TimeQuest Timing Analyzer report for CII_Starter_USB_API
Thu Mar 06 21:08:15 2014
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 16. Slow Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'CLOCK_50'
 34. Fast Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 35. Fast Model Hold: 'CLOCK_50'
 36. Fast Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 37. Fast Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 38. Fast Model Minimum Pulse Width: 'CLOCK_50'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Progagation Delay
 55. Minimum Progagation Delay
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; CII_Starter_USB_API                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C20F484C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; CII_Starter_USB_API.sdc ; OK     ; Thu Mar 06 21:08:11 2014 ;
+-------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                                                                                ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0] ; { inst|u3|u1|sdram_pll1|altpll_component|pll|clk[0] } ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0] ; { inst|u3|u1|sdram_pll1|altpll_component|pll|clk[2] } ;
; CLOCK_50                                                                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
; 88.6 MHz   ; 88.6 MHz        ; CLOCK_50                                                                                                  ;      ;
; 191.79 MHz ; 191.79 MHz      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; 8.713  ; 0.000         ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 11.651 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; -2.140 ; -25.146       ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.445  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 8.889 ; 0.000         ;
; CLOCK_50                                                                                                  ; 8.889 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                          ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.713  ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 11.326     ;
; 8.995  ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 11.050     ;
; 9.031  ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 11.001     ;
; 9.051  ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.988     ;
; 9.079  ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 10.966     ;
; 9.094  ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 10.951     ;
; 9.141  ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.897     ;
; 9.144  ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.895     ;
; 9.213  ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.825     ;
; 9.223  ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.816     ;
; 9.313  ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.725     ;
; 9.349  ; Laser_Controller:inst10|TicksToRun[11]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.690     ;
; 9.356  ; Laser_Controller:inst10|Ticks[7]                  ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 10.689     ;
; 9.359  ; Laser_Controller:inst10|TicksToRun[18]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.679     ;
; 9.361  ; Laser_Controller:inst10|Ticks[11]                 ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 10.684     ;
; 9.368  ; Laser_Controller:inst10|TicksToRun[14]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.670     ;
; 9.369  ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.663     ;
; 9.397  ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.641     ;
; 9.412  ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.626     ;
; 9.429  ; Laser_Controller:inst10|TicksToRun[15]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.609     ;
; 9.433  ; Laser_Controller:inst10|Ticks[8]                  ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 10.612     ;
; 9.452  ; Laser_Controller:inst10|Ticks[12]                 ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 10.590     ;
; 9.453  ; Laser_Controller:inst10|Ticks[13]                 ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 10.589     ;
; 9.459  ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.572     ;
; 9.462  ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.570     ;
; 9.503  ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.535     ;
; 9.510  ; Laser_Controller:inst10|TicksToRun[16]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.528     ;
; 9.512  ; Laser_Controller:inst10|Ticks[9]                  ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 10.533     ;
; 9.531  ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.500     ;
; 9.536  ; Laser_Controller:inst10|TicksToRun[6]             ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 10.509     ;
; 9.539  ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|LaserState[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.498     ;
; 9.540  ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|LaserState[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.497     ;
; 9.541  ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.491     ;
; 9.598  ; Laser_Controller:inst10|Ticks[10]                 ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 10.447     ;
; 9.640  ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.392     ;
; 9.667  ; Laser_Controller:inst10|TicksToRun[11]            ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.365     ;
; 9.674  ; Laser_Controller:inst10|Ticks[7]                  ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.364     ;
; 9.677  ; Laser_Controller:inst10|TicksToRun[18]            ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.354     ;
; 9.679  ; Laser_Controller:inst10|Ticks[11]                 ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.359     ;
; 9.686  ; Laser_Controller:inst10|TicksToRun[14]            ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.345     ;
; 9.747  ; Laser_Controller:inst10|TicksToRun[15]            ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.284     ;
; 9.751  ; Laser_Controller:inst10|Ticks[8]                  ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.287     ;
; 9.770  ; Laser_Controller:inst10|Ticks[12]                 ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 10.265     ;
; 9.771  ; Laser_Controller:inst10|Ticks[13]                 ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 10.264     ;
; 9.785  ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 10.259     ;
; 9.788  ; Laser_Controller:inst10|TicksToRun[19]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.250     ;
; 9.818  ; Laser_Controller:inst10|Ticks[15]                 ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 10.224     ;
; 9.821  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.210     ;
; 9.821  ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|LaserState[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.222     ;
; 9.822  ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|LaserState[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.221     ;
; 9.828  ; Laser_Controller:inst10|TicksToRun[16]            ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 10.203     ;
; 9.830  ; Laser_Controller:inst10|Ticks[9]                  ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.208     ;
; 9.841  ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.197     ;
; 9.854  ; Laser_Controller:inst10|TicksToRun[6]             ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.184     ;
; 9.865  ; Laser_Controller:inst10|TicksToRun[22]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.173     ;
; 9.869  ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 10.175     ;
; 9.877  ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|LaserState[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.160     ;
; 9.878  ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|LaserState[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.159     ;
; 9.884  ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 10.160     ;
; 9.902  ; Laser_Controller:inst10|TicksToRun[21]            ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.136     ;
; 9.905  ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|LaserState[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.138     ;
; 9.906  ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|LaserState[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.137     ;
; 9.916  ; Laser_Controller:inst10|Ticks[10]                 ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.122     ;
; 9.920  ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|LaserState[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.123     ;
; 9.921  ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|LaserState[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 10.122     ;
; 9.922  ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|TicksToRun[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.116     ;
; 9.931  ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.106     ;
; 9.934  ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.104     ;
; 9.938  ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[16]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.101     ;
; 9.967  ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|LaserState[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.069     ;
; 9.968  ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|LaserState[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 10.068     ;
; 9.970  ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|LaserState[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.067     ;
; 9.971  ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|LaserState[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.066     ;
; 9.978  ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|TicksToRun[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 10.054     ;
; 9.983  ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[12]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 10.056     ;
; 10.003 ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 10.034     ;
; 10.006 ; Laser_Controller:inst10|Ticks[14]                 ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 10.036     ;
; 10.006 ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|TicksToRun[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.032     ;
; 10.013 ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.025     ;
; 10.021 ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|TicksToRun[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 10.017     ;
; 10.039 ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|LaserState[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.997      ;
; 10.040 ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|LaserState[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.996      ;
; 10.042 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 9.966      ;
; 10.042 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 9.966      ;
; 10.049 ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|LaserState[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.988      ;
; 10.050 ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|LaserState[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.987      ;
; 10.068 ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|TicksToRun[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 9.963      ;
; 10.071 ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|TicksToRun[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 9.961      ;
; 10.106 ; Laser_Controller:inst10|TicksToRun[19]            ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 9.925      ;
; 10.108 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[15]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.931      ;
; 10.110 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FLASH     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 9.925      ;
; 10.125 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[21]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.914      ;
; 10.136 ; Laser_Controller:inst10|Ticks[16]                 ; Laser_Controller:inst10|TicksToRun[20]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.906      ;
; 10.136 ; Laser_Controller:inst10|Ticks[15]                 ; Laser_Controller:inst10|TicksToRun[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 9.899      ;
; 10.138 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|LaserState[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.899      ;
; 10.139 ; Laser_Controller:inst10|TicksToRun[11]            ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.899      ;
; 10.140 ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|TicksToRun[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 9.891      ;
; 10.146 ; Laser_Controller:inst10|Ticks[7]                  ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 9.898      ;
; 10.149 ; Laser_Controller:inst10|TicksToRun[18]            ; Laser_Controller:inst10|TicksToRun[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.888      ;
; 10.150 ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|TicksToRun[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 9.882      ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 11.651 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.764     ; 5.623      ;
; 11.907 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.764     ; 5.367      ;
; 12.111 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 5.168      ;
; 12.111 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 5.168      ;
; 12.241 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.758     ; 5.039      ;
; 12.367 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 4.912      ;
; 12.367 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 4.912      ;
; 12.497 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.758     ; 4.783      ;
; 12.755 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.765     ; 4.518      ;
; 12.917 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 4.362      ;
; 13.011 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.765     ; 4.262      ;
; 13.260 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 4.019      ;
; 13.377 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.907      ;
; 13.377 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.907      ;
; 13.429 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.758     ; 3.851      ;
; 13.465 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 3.813      ;
; 13.507 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.753     ; 3.778      ;
; 13.720 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.564      ;
; 13.720 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.564      ;
; 13.730 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.758     ; 3.550      ;
; 13.835 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.758     ; 3.445      ;
; 13.850 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.753     ; 3.435      ;
; 13.925 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 3.358      ;
; 13.925 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 3.358      ;
; 13.996 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.758     ; 3.284      ;
; 14.021 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 3.257      ;
; 14.055 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.229      ;
; 14.170 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.114      ;
; 14.171 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.113      ;
; 14.173 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.111      ;
; 14.173 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.111      ;
; 14.174 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.110      ;
; 14.174 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.110      ;
; 14.225 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.758     ; 3.055      ;
; 14.350 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 2.932      ;
; 14.353 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 2.929      ;
; 14.353 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 2.929      ;
; 14.364 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 2.914      ;
; 14.366 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 2.911      ;
; 14.442 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 2.841      ;
; 14.443 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 2.840      ;
; 14.444 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 2.839      ;
; 14.445 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 2.838      ;
; 14.445 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 2.838      ;
; 14.446 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 2.837      ;
; 14.474 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 2.803      ;
; 14.475 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 2.809      ;
; 14.476 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 2.801      ;
; 14.476 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 2.801      ;
; 14.478 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 2.799      ;
; 14.565 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 2.714      ;
; 14.566 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 2.713      ;
; 14.566 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 2.713      ;
; 14.568 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 2.711      ;
; 14.569 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 2.710      ;
; 14.574 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 2.705      ;
; 14.783 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 2.499      ;
; 14.785 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 2.497      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.252      ;
; 14.786 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 2.496      ;
; 14.793 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 2.484      ;
; 14.794 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 2.483      ;
; 14.796 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 2.481      ;
; 14.797 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 2.480      ;
; 14.804 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 2.480      ;
; 14.816 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 2.463      ;
; 14.823 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.759     ; 2.456      ;
; 14.837 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.758     ; 2.443      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.191      ;
; 14.918 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.753     ; 2.367      ;
; 14.941 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_ADDR[19]                                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 2.337      ;
; 14.964 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.074      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                 ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.140 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.900      ;
; -1.992 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 1.048      ;
; -1.760 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_DONE    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.755      ; 1.281      ;
; -1.608 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.761      ; 1.439      ;
; -1.603 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.761      ; 1.444      ;
; -1.327 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.711      ;
; -1.322 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.716      ;
; -1.317 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.721      ;
; -1.317 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.721      ;
; -1.313 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.725      ;
; -1.307 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.731      ;
; -1.186 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.852      ;
; -1.185 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.853      ;
; -1.185 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.853      ;
; -1.180 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.858      ;
; -1.177 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.861      ;
; -1.168 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.752      ; 1.870      ;
; -1.059 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.755      ; 1.982      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                            ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD         ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART               ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|ControlBits[0]                                   ; Laser_Controller:inst10|ControlBits[0]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish                ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|ControlBits[1]                                   ; Laser_Controller:inst10|ControlBits[1]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[23]                                   ; Laser_Controller:inst10|TicksToRun[23]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_PrepNextInstruction                            ; Laser_Controller:inst10|f_PrepNextInstruction                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData              ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_State.0001                                     ; Laser_Controller:inst10|f_State.0001                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[22]                                   ; Laser_Controller:inst10|TicksToRun[22]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                         ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP                ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx                                      ; CII_Starter_USB_API:inst|uart:u1|rx                                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|oExperimentStop                                  ; Laser_Controller:inst10|oExperimentStop                                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[21]                                   ; Laser_Controller:inst10|TicksToRun[21]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                     ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete               ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[20]                                   ; Laser_Controller:inst10|TicksToRun[20]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_InstructionState.0001                          ; Laser_Controller:inst10|f_InstructionState.0001                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                          ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                 ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_MainsPhase                                     ; Laser_Controller:inst10|f_MainsPhase                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered             ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[19]                                   ; Laser_Controller:inst10|TicksToRun[19]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM115           ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM115          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART             ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START               ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[18]                                   ; Laser_Controller:inst10|TicksToRun[18]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|BufferSmoothed                                   ; Laser_Controller:inst10|BufferSmoothed                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[17]                                   ; Laser_Controller:inst10|TicksToRun[17]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|oSD_DATA_REQUEST                                 ; Laser_Controller:inst10|oSD_DATA_REQUEST                                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[16]                                   ; Laser_Controller:inst10|TicksToRun[16]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[15]                                   ; Laser_Controller:inst10|TicksToRun[15]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.899      ;
; 0.615 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.901      ;
; 0.617 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.904      ;
; 0.620 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.907      ;
; 0.623 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.912      ;
; 0.629 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.915      ;
; 0.641 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.927      ;
; 0.646 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.932      ;
; 0.660 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.946      ;
; 0.660 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.946      ;
; 0.665 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.951      ;
; 0.667 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.953      ;
; 0.670 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.956      ;
; 0.671 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.957      ;
; 0.673 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.959      ;
; 0.675 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.961      ;
; 0.678 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.964      ;
; 0.722 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.008      ;
; 0.760 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.046      ;
; 0.762 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.762 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.048      ;
; 0.766 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.052      ;
; 0.776 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.062      ;
; 0.777 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.063      ;
; 0.781 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.067      ;
; 0.849 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 1.134      ;
; 0.852 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.139      ;
; 0.874 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.160      ;
; 0.879 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.165      ;
; 0.909 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|INIT_REQ       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 1.178      ;
; 0.918 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 1.187      ;
; 0.938 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.225      ;
; 0.945 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.232      ;
; 0.945 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.231      ;
; 0.946 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.232      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.948 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.235      ;
; 0.949 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.236      ;
; 0.951 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.238      ;
; 0.951 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.238      ;
; 0.953 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.239      ;
; 0.961 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.247      ;
; 0.962 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.248      ;
; 0.964 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.250      ;
; 0.965 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.251      ;
; 0.965 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.251      ;
; 0.965 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.251      ;
; 0.966 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.252      ;
; 0.967 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.254      ;
; 0.974 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.260      ;
; 0.975 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.985 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.272      ;
; 0.987 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.273      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; 7.846 ; 7.846 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; 7.013 ; 7.013 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; 7.010 ; 7.010 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; 7.541 ; 7.541 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; 7.846 ; 7.846 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; 7.391 ; 7.391 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; 7.442 ; 7.442 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 6.607 ; 6.607 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 6.612 ; 6.612 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 6.754 ; 6.754 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 7.167 ; 7.167 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 7.195 ; 7.195 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 7.097 ; 7.097 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 8.839 ; 8.839 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; 8.839 ; 8.839 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 7.188 ; 7.188 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; 7.188 ; 7.188 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; 5.323 ; 5.323 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; 4.664 ; 4.664 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; 4.948 ; 4.948 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; 5.209 ; 5.209 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; 4.685 ; 4.685 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; 6.289 ; 6.289 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; 5.283 ; 5.283 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; 5.285 ; 5.285 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; 5.252 ; 5.252 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; 5.699 ; 5.699 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; 5.186 ; 5.186 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; 5.585 ; 5.585 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; 6.260 ; 6.260 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; 6.289 ; 6.289 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; 5.416 ; 5.416 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; 5.473 ; 5.473 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; 5.183 ; 5.183 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; 5.168 ; 5.168 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; 5.512 ; 5.512 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; 6.158 ; 6.158 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; 5.539 ; 5.539 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; 5.542 ; 5.542 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; 4.468 ; 4.468 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; -6.359 ; -6.359 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; -6.765 ; -6.765 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; -6.928 ; -6.928 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; -6.866 ; -6.866 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; -6.762 ; -6.762 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; -7.293 ; -7.293 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; -7.598 ; -7.598 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; -7.143 ; -7.143 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; -7.194 ; -7.194 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -6.359 ; -6.359 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -6.364 ; -6.364 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -6.651 ; -6.651 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -6.506 ; -6.506 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -6.919 ; -6.919 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -6.947 ; -6.947 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -6.849 ; -6.849 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -6.928 ; -6.928 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -7.212 ; -7.212 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; -7.212 ; -7.212 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -5.211 ; -5.211 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; -5.211 ; -5.211 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; -4.832 ; -4.832 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; -4.413 ; -4.413 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; -4.504 ; -4.504 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; -4.762 ; -4.762 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; -4.437 ; -4.437 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; -4.920 ; -4.920 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; -5.035 ; -5.035 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; -5.037 ; -5.037 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; -5.004 ; -5.004 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; -5.451 ; -5.451 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; -4.938 ; -4.938 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; -5.337 ; -5.337 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; -6.012 ; -6.012 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; -6.041 ; -6.041 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; -5.168 ; -5.168 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; -5.225 ; -5.225 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; -4.935 ; -4.935 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; -4.920 ; -4.920 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; -5.264 ; -5.264 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; -5.910 ; -5.910 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; -5.291 ; -5.291 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; -5.294 ; -5.294 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; -4.220 ; -4.220 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.098  ; 6.098  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.098  ; 6.098  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.071  ; 5.071  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.015  ; 6.015  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.614  ; 5.614  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.616  ; 5.616  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.551  ; 5.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.239  ; 5.239  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.719  ; 5.719  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.231  ; 5.231  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.952  ; 5.952  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.207  ; 5.207  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.578  ; 5.578  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 5.780  ; 5.780  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.945  ; 5.945  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 4.114  ; 4.114  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 4.143  ; 4.143  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.017  ; 6.017  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.903  ; 5.903  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.036  ; 5.036  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.327  ; 5.327  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.790  ; 5.790  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.448  ; 5.448  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.468  ; 5.468  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.017  ; 6.017  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.926  ; 5.926  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.221  ; 5.221  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.364  ; 5.364  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.521  ; 5.521  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.514  ; 5.514  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.473  ; 5.473  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.252  ; 5.252  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.645  ; 4.645  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.383  ; 5.383  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 6.014  ; 6.014  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.981  ; 4.981  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.133  ; 5.133  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.609  ; 5.609  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 8.847  ; 8.847  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 11.970 ; 11.970 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 11.953 ; 11.953 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 10.538 ; 10.538 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 11.414 ; 11.414 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 11.137 ; 11.137 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 11.463 ; 11.463 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 11.009 ; 11.009 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 11.970 ; 11.970 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.064 ; 11.064 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 11.643 ; 11.643 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.536 ; 10.536 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.829 ; 10.829 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 10.508 ; 10.508 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.622  ; 9.622  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.350  ; 9.350  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.376  ; 9.376  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.955  ; 9.955  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 10.210 ; 10.210 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.892  ; 9.892  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.626  ; 9.626  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.962  ; 9.962  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 11.486 ; 11.486 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.004  ; 9.004  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.509  ; 9.509  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 9.023  ; 9.023  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.861  ; 9.861  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 11.486 ; 11.486 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 9.328  ; 9.328  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 9.461  ; 9.461  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.163 ; 10.163 ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 8.485  ; 8.485  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 10.845 ; 10.845 ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 10.426 ; 10.426 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 10.700 ; 10.700 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 10.204 ; 10.204 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 10.330 ; 10.330 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 10.230 ; 10.230 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 10.492 ; 10.492 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 10.390 ; 10.390 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 10.746 ; 10.746 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 10.781 ; 10.781 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 8.836  ; 8.836  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 10.213 ; 10.213 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 7.924  ; 7.924  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 9.767  ; 9.767  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 8.911  ; 8.911  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 8.980  ; 8.980  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 10.213 ; 10.213 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 9.698  ; 9.698  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.294  ; 9.294  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 9.407  ; 9.407  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.785  ; 8.785  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.875  ; 8.875  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 11.383 ; 11.383 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 10.555 ; 10.555 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 10.655 ; 10.655 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 9.953  ; 9.953  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 10.835 ; 10.835 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 11.439 ; 11.439 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 11.315 ; 11.315 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 10.263 ; 10.263 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 10.382 ; 10.382 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 11.191 ; 11.191 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.719 ; 10.719 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.473 ; 10.473 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.983  ; 9.983  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.725  ; 9.725  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 9.789  ; 9.789  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.076 ; 10.076 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.528  ; 8.528  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.119  ; 9.119  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.365  ; 8.365  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.508  ; 9.508  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.013  ; 9.013  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.548  ; 9.548  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.812  ; 9.812  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.099  ; 9.099  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.135  ; 9.135  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.681 ; 10.681 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.719 ; 10.719 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.549  ; 9.549  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 10.119 ; 10.119 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 10.025 ; 10.025 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.973  ; 9.973  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.848  ; 9.848  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 10.015 ; 10.015 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.910  ; 8.910  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.041  ; 9.041  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.711  ; 8.711  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.732  ; 8.732  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.348  ; 9.348  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.312  ; 9.312  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.478  ; 9.478  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.009  ; 9.009  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.138  ; 9.138  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.844  ; 9.844  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.893  ; 9.893  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 10.119 ; 10.119 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 10.271 ; 10.271 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 9.656  ; 9.656  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 9.131  ; 9.131  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.071  ; 5.071  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.098  ; 6.098  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.071  ; 5.071  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.015  ; 6.015  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.614  ; 5.614  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.616  ; 5.616  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.551  ; 5.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.239  ; 5.239  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.719  ; 5.719  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.231  ; 5.231  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.952  ; 5.952  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.207  ; 5.207  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.578  ; 5.578  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 5.780  ; 5.780  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.945  ; 5.945  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 4.114  ; 4.114  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 4.143  ; 4.143  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.645  ; 4.645  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.903  ; 5.903  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.036  ; 5.036  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.327  ; 5.327  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.790  ; 5.790  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.448  ; 5.448  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.468  ; 5.468  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.017  ; 6.017  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.926  ; 5.926  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.221  ; 5.221  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.364  ; 5.364  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.521  ; 5.521  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.514  ; 5.514  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.473  ; 5.473  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.252  ; 5.252  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.645  ; 4.645  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.383  ; 5.383  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 6.014  ; 6.014  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.981  ; 4.981  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.133  ; 5.133  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.609  ; 5.609  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 8.847  ; 8.847  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 8.205  ; 8.205  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 9.529  ; 9.529  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 8.643  ; 8.643  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 9.276  ; 9.276  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 9.237  ; 9.237  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 9.047  ; 9.047  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 9.102  ; 9.102  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 9.571  ; 9.571  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 9.202  ; 9.202  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 9.236  ; 9.236  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.677  ; 8.677  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 8.417  ; 8.417  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 8.842  ; 8.842  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 8.676  ; 8.676  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 8.219  ; 8.219  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.269  ; 8.269  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 8.205  ; 8.205  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 8.423  ; 8.423  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.007  ; 9.007  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.054  ; 9.054  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.737  ; 8.737  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 8.983  ; 8.983  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.526  ; 9.526  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 8.344  ; 8.344  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 8.565  ; 8.565  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 8.344  ; 8.344  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 8.586  ; 8.586  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 8.349  ; 8.349  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 9.170  ; 9.170  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 8.901  ; 8.901  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 9.019  ; 9.019  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 9.783  ; 9.783  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 8.485  ; 8.485  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 8.138  ; 8.138  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 9.553  ; 9.553  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 8.758  ; 8.758  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 9.023  ; 9.023  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 9.683  ; 9.683  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 9.528  ; 9.528  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 9.769  ; 9.769  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 8.816  ; 8.816  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 9.711  ; 9.711  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 9.296  ; 9.296  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 9.097  ; 9.097  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 8.836  ; 8.836  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 8.836  ; 8.836  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 7.924  ; 7.924  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 7.924  ; 7.924  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 9.767  ; 9.767  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 8.911  ; 8.911  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 8.980  ; 8.980  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 10.213 ; 10.213 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 9.698  ; 9.698  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.294  ; 9.294  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 9.407  ; 9.407  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.785  ; 8.785  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.875  ; 8.875  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 10.091 ; 10.091 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 8.887  ; 8.887  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 8.978  ; 8.978  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 9.432  ; 9.432  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 10.033 ; 10.033 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 10.978 ; 10.978 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 9.639  ; 9.639  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 9.584  ; 9.584  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 8.932  ; 8.932  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 9.507  ; 9.507  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 7.886  ; 7.886  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.717  ; 9.717  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.599  ; 9.599  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.472  ; 9.472  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 9.525  ; 9.525  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.523  ; 9.523  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 7.886  ; 7.886  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.215  ; 8.215  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.452  ; 8.452  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.090  ; 8.090  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.348  ; 8.348  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.118  ; 8.118  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.390  ; 8.390  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.651  ; 8.651  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.727  ; 8.727  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.759  ; 8.759  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.521  ; 9.521  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 9.561  ; 9.561  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 8.950  ; 8.950  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.162  ; 8.162  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.296  ; 9.296  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.509  ; 9.509  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.112  ; 9.112  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.950  ; 8.950  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.422  ; 8.422  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.553  ; 8.553  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.162  ; 8.162  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.163  ; 8.163  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.213  ; 9.213  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.190  ; 9.190  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.139  ; 9.139  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.689  ; 8.689  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.794  ; 8.794  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 8.980  ; 8.980  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.026  ; 9.026  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 9.241  ; 9.241  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 9.638  ; 9.638  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 9.036  ; 9.036  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 9.131  ; 9.131  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+----------------+-------------+--------+--------+--------+--------+
; Input Port     ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+----------------+-------------+--------+--------+--------+--------+
; LaserLockIn729 ; LEDG[6]     ;        ; 10.733 ; 10.733 ;        ;
; MainsTrigIn    ; LEDG[7]     ; 10.705 ;        ;        ; 10.705 ;
; PMT_In_A       ; HEX0[0]     ; 10.676 ;        ;        ; 10.676 ;
; PMT_In_B       ; HEX1[0]     ; 10.281 ;        ;        ; 10.281 ;
+----------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+----------------+-------------+--------+--------+--------+--------+
; Input Port     ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+----------------+-------------+--------+--------+--------+--------+
; LaserLockIn729 ; LEDG[6]     ;        ; 10.733 ; 10.733 ;        ;
; MainsTrigIn    ; LEDG[7]     ; 10.705 ;        ;        ; 10.705 ;
; PMT_In_A       ; HEX0[0]     ; 10.676 ;        ;        ; 10.676 ;
; PMT_In_B       ; HEX1[0]     ; 10.281 ;        ;        ; 10.281 ;
+----------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.197  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.553  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.553  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.570  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.570  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.587  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.557  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.597  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.597  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.562  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.562  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.557  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.557  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.197  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.197  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.197  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.197  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.212  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.453  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.449  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.445  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.212  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.393  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.404  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.697  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.687  ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.400  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.003 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.013 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.008 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.018 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.434  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.434  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.400  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.410  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.733  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.733  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.978  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.723  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.784  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.988  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.983  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.245 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                       ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.197 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.553 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.553 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.570 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.570 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.587 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.557 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.597 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.597 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.562 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.562 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.557 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.557 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.197 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.197 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.197 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.197 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.212 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.453 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.449 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.445 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.212 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.393 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.404 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.697 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.687 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.780 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.383 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.393 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.388 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.398 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.814 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.814 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.780 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.790 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.113 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.113 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.358 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.103 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.164 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.368 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.363 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.625 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.553     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.553     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.570     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.570     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.587     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.557     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.597     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.597     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.562     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.562     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.557     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.557     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.212     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.453     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.449     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.445     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.212     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.393     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.404     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.697     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.687     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.400     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.003    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.013    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.008    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.018    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.434     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.434     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.400     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.410     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.733     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.733     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.978     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.723     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.784     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.988     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.983     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.245    ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.553     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.553     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.570     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.570     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.587     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.557     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.597     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.597     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.562     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.562     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.557     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.557     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.197     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.212     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.453     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.449     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.445     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.212     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 8.393     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.404     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.697     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.687     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.780     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.383     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.393     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.388     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.398     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.814     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.814     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.780     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 8.790     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.113     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.113     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.358     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.103     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.164     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.368     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.363     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 9.625     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; 15.674 ; 0.000         ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 15.842 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; -1.820 ; -27.481       ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 9.000 ; 0.000         ;
; CLOCK_50                                                                                                  ; 9.000 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                           ;
+--------+---------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.674 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.360      ;
; 15.715 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.313      ;
; 15.775 ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.259      ;
; 15.785 ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.254      ;
; 15.788 ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.250      ;
; 15.790 ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.249      ;
; 15.816 ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.212      ;
; 15.826 ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.207      ;
; 15.829 ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.203      ;
; 15.831 ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.202      ;
; 15.839 ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.195      ;
; 15.850 ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.182      ;
; 15.876 ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.156      ;
; 15.876 ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.158      ;
; 15.880 ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.148      ;
; 15.891 ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.135      ;
; 15.917 ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.109      ;
; 15.917 ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.111      ;
; 15.919 ; Laser_Controller:inst10|Ticks[7]                  ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.120      ;
; 15.928 ; Laser_Controller:inst10|TicksToRun[11]            ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.106      ;
; 15.936 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.096      ;
; 15.944 ; Laser_Controller:inst10|Ticks[11]                 ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.095      ;
; 15.951 ; Laser_Controller:inst10|Ticks[8]                  ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.088      ;
; 15.960 ; Laser_Controller:inst10|Ticks[7]                  ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.073      ;
; 15.964 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|LaserState[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.067      ;
; 15.965 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|LaserState[8]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.066      ;
; 15.969 ; Laser_Controller:inst10|TicksToRun[11]            ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.059      ;
; 15.977 ; Laser_Controller:inst10|TicksToRun[18]            ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.055      ;
; 15.977 ; Laser_Controller:inst10|TicksToRun[6]             ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.061      ;
; 15.981 ; Laser_Controller:inst10|TicksToRun[14]            ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.051      ;
; 15.981 ; Laser_Controller:inst10|Ticks[12]                 ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.056      ;
; 15.985 ; Laser_Controller:inst10|Ticks[9]                  ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.054      ;
; 15.985 ; Laser_Controller:inst10|Ticks[11]                 ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.048      ;
; 15.992 ; Laser_Controller:inst10|Ticks[8]                  ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.041      ;
; 15.994 ; Laser_Controller:inst10|Ticks[13]                 ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 4.043      ;
; 16.003 ; Laser_Controller:inst10|TicksToRun[15]            ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.029      ;
; 16.013 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 4.015      ;
; 16.018 ; Laser_Controller:inst10|TicksToRun[18]            ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.008      ;
; 16.018 ; Laser_Controller:inst10|TicksToRun[6]             ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.014      ;
; 16.022 ; Laser_Controller:inst10|Ticks[10]                 ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.017      ;
; 16.022 ; Laser_Controller:inst10|TicksToRun[14]            ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.004      ;
; 16.022 ; Laser_Controller:inst10|Ticks[12]                 ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 4.009      ;
; 16.026 ; Laser_Controller:inst10|Ticks[9]                  ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.007      ;
; 16.031 ; Laser_Controller:inst10|TicksToRun[16]            ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 4.001      ;
; 16.035 ; Laser_Controller:inst10|Ticks[13]                 ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.996      ;
; 16.037 ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.995      ;
; 16.042 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 3.963      ;
; 16.042 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 3.963      ;
; 16.044 ; Laser_Controller:inst10|TicksToRun[15]            ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 3.982      ;
; 16.047 ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.990      ;
; 16.050 ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 3.986      ;
; 16.052 ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.985      ;
; 16.063 ; Laser_Controller:inst10|Ticks[10]                 ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.970      ;
; 16.065 ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|LaserState[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.966      ;
; 16.066 ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|LaserState[8]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.965      ;
; 16.072 ; Laser_Controller:inst10|TicksToRun[16]            ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 3.954      ;
; 16.075 ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|LaserState[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 3.961      ;
; 16.076 ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|LaserState[8]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 3.960      ;
; 16.078 ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|LaserState[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.957      ;
; 16.079 ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|LaserState[8]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.956      ;
; 16.080 ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|LaserState[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 3.956      ;
; 16.081 ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|LaserState[8]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 3.955      ;
; 16.101 ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.931      ;
; 16.112 ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.918      ;
; 16.114 ; Laser_Controller:inst10|TicksToRun[8]             ; Laser_Controller:inst10|TicksToRun[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 3.914      ;
; 16.124 ; Laser_Controller:inst10|Ticks[6]                  ; Laser_Controller:inst10|TicksToRun[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.909      ;
; 16.127 ; Laser_Controller:inst10|TicksToRun[5]             ; Laser_Controller:inst10|TicksToRun[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.905      ;
; 16.128 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[16]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.906      ;
; 16.129 ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|LaserState[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.902      ;
; 16.129 ; Laser_Controller:inst10|Ticks[5]                  ; Laser_Controller:inst10|TicksToRun[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.904      ;
; 16.130 ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|LaserState[8]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.901      ;
; 16.138 ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 3.892      ;
; 16.138 ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.894      ;
; 16.140 ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|LaserState[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.889      ;
; 16.141 ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|LaserState[8]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.888      ;
; 16.150 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 3.876      ;
; 16.154 ; Laser_Controller:inst10|TicksToRun[19]            ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.878      ;
; 16.156 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[12]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.878      ;
; 16.157 ; Laser_Controller:inst10|Ticks[15]                 ; Laser_Controller:inst10|TicksToRun[20]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.880      ;
; 16.166 ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|LaserState[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.863      ;
; 16.166 ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|LaserState[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.865      ;
; 16.167 ; Laser_Controller:inst10|TicksToRun[13]            ; Laser_Controller:inst10|LaserState[8]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.862      ;
; 16.167 ; Laser_Controller:inst10|TicksToRun[10]            ; Laser_Controller:inst10|LaserState[8]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.864      ;
; 16.169 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[15]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.865      ;
; 16.176 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|TicksToRun[21]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.858      ;
; 16.178 ; Laser_Controller:inst10|TicksToRun[9]             ; Laser_Controller:inst10|TicksToRun[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 3.850      ;
; 16.181 ; Laser_Controller:inst10|Ticks[7]                  ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.856      ;
; 16.189 ; Laser_Controller:inst10|TicksToRun[12]            ; Laser_Controller:inst10|TicksToRun[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 3.837      ;
; 16.190 ; Laser_Controller:inst10|TicksToRun[11]            ; Laser_Controller:inst10|TicksToRun[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.842      ;
; 16.191 ; Laser_Controller:inst10|TicksToRun[7]             ; Laser_Controller:inst10|LaserState[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.840      ;
; 16.191 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.820      ;
; 16.191 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.820      ;
; 16.191 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.820      ;
; 16.191 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.820      ;
; 16.191 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.820      ;
; 16.195 ; Laser_Controller:inst10|TicksToRun[19]            ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 3.831      ;
; 16.197 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 3.818      ;
; 16.197 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 3.818      ;
; 16.197 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 3.818      ;
; 16.198 ; Laser_Controller:inst10|Ticks[15]                 ; Laser_Controller:inst10|TicksToRun[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.833      ;
+--------+---------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 15.842 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 2.123      ;
; 15.930 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.067     ; 2.035      ;
; 15.948 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 2.022      ;
; 15.948 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 2.022      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.934      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.934      ;
; 16.104 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.867      ;
; 16.192 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.779      ;
; 16.262 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 1.702      ;
; 16.322 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.647      ;
; 16.350 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 1.614      ;
; 16.428 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.546      ;
; 16.428 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.546      ;
; 16.434 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.535      ;
; 16.492 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.479      ;
; 16.516 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.452      ;
; 16.540 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.434      ;
; 16.540 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.434      ;
; 16.569 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.402      ;
; 16.577 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.394      ;
; 16.584 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 1.391      ;
; 16.622 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.351      ;
; 16.622 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.351      ;
; 16.694 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.277      ;
; 16.696 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 1.279      ;
; 16.697 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.277      ;
; 16.698 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.276      ;
; 16.699 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.275      ;
; 16.699 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.275      ;
; 16.699 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.275      ;
; 16.700 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.274      ;
; 16.742 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.226      ;
; 16.778 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.196      ;
; 16.780 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.193      ;
; 16.783 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.190      ;
; 16.783 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.190      ;
; 16.791 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.178      ;
; 16.792 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 1.179      ;
; 16.793 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.176      ;
; 16.793 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.176      ;
; 16.793 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.176      ;
; 16.793 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.180      ;
; 16.794 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.179      ;
; 16.794 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.175      ;
; 16.795 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.178      ;
; 16.795 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.178      ;
; 16.796 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.177      ;
; 16.797 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.176      ;
; 16.798 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.171      ;
; 16.811 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.157      ;
; 16.814 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.154      ;
; 16.814 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.154      ;
; 16.815 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.153      ;
; 16.833 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.141      ;
; 16.854 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.114      ;
; 16.858 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 1.109      ;
; 16.909 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.060      ;
; 16.915 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.054      ;
; 16.942 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.032      ;
; 16.946 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.022      ;
; 16.947 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.021      ;
; 16.947 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.021      ;
; 16.951 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 1.017      ;
; 16.952 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.021      ;
; 16.954 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.019      ;
; 16.955 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.018      ;
; 16.973 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 0.998      ;
; 16.987 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_ADDR[19]                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 0.981      ;
; 17.017 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.958      ;
; 17.020 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.955      ;
; 17.033 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 0.944      ;
; 17.034 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 0.943      ;
; 17.056 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.919      ;
; 17.061 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.914      ;
; 17.063 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.911      ;
; 17.064 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.910      ;
; 17.065 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.909      ;
; 17.065 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.909      ;
; 17.065 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.904      ;
; 17.066 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.908      ;
; 17.066 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.907      ;
; 17.067 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.902      ;
; 17.067 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.906      ;
; 17.067 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.902      ;
; 17.068 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.907      ;
; 17.068 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.901      ;
; 17.068 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.905      ;
; 17.069 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.900      ;
; 17.069 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.904      ;
; 17.070 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.899      ;
; 17.070 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.899      ;
; 17.070 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.899      ;
; 17.071 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.904      ;
; 17.072 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.903      ;
; 17.072 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.903      ;
; 17.072 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.901      ;
; 17.073 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.902      ;
; 17.074 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.901      ;
; 17.074 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.900      ;
; 17.075 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.898      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                 ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.820 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.390      ;
; -1.733 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.477      ;
; -1.651 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_DONE    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.559      ;
; -1.621 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.064      ; 0.595      ;
; -1.619 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.064      ; 0.597      ;
; -1.515 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.694      ;
; -1.512 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.697      ;
; -1.510 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.699      ;
; -1.509 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.700      ;
; -1.508 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.701      ;
; -1.503 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.706      ;
; -1.448 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.762      ;
; -1.430 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.779      ;
; -1.427 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.782      ;
; -1.426 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.783      ;
; -1.424 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.785      ;
; -1.418 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.791      ;
; -1.407 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.057      ; 0.802      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                            ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD         ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART               ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|ControlBits[0]                                   ; Laser_Controller:inst10|ControlBits[0]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish                ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|ControlBits[1]                                   ; Laser_Controller:inst10|ControlBits[1]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[23]                                   ; Laser_Controller:inst10|TicksToRun[23]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_PrepNextInstruction                            ; Laser_Controller:inst10|f_PrepNextInstruction                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData              ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_State.0001                                     ; Laser_Controller:inst10|f_State.0001                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[22]                                   ; Laser_Controller:inst10|TicksToRun[22]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                         ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP                ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx                                      ; CII_Starter_USB_API:inst|uart:u1|rx                                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|oExperimentStop                                  ; Laser_Controller:inst10|oExperimentStop                                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[21]                                   ; Laser_Controller:inst10|TicksToRun[21]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                     ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete               ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[20]                                   ; Laser_Controller:inst10|TicksToRun[20]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_InstructionState.0001                          ; Laser_Controller:inst10|f_InstructionState.0001                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                          ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                 ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_MainsPhase                                     ; Laser_Controller:inst10|f_MainsPhase                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered             ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[19]                                   ; Laser_Controller:inst10|TicksToRun[19]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM115           ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM115          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART             ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START               ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[18]                                   ; Laser_Controller:inst10|TicksToRun[18]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|BufferSmoothed                                   ; Laser_Controller:inst10|BufferSmoothed                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[17]                                   ; Laser_Controller:inst10|TicksToRun[17]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|oSD_DATA_REQUEST                                 ; Laser_Controller:inst10|oSD_DATA_REQUEST                                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[16]                                   ; Laser_Controller:inst10|TicksToRun[16]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[15]                                   ; Laser_Controller:inst10|TicksToRun[15]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[11]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[0]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.256 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.411      ;
; 0.262 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.414      ;
; 0.263 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.415      ;
; 0.265 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.417      ;
; 0.265 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.418      ;
; 0.269 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.421      ;
; 0.271 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.423      ;
; 0.273 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.425      ;
; 0.297 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.449      ;
; 0.298 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.450      ;
; 0.301 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.453      ;
; 0.314 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.466      ;
; 0.321 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.472      ;
; 0.322 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.476      ;
; 0.325 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.332 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.484      ;
; 0.338 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.490      ;
; 0.354 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|INIT_REQ       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.013     ; 0.496      ;
; 0.357 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.013     ; 0.498      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.519      ;
; 0.367 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.524      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; 4.424 ; 4.424 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; 4.029 ; 4.029 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; 4.106 ; 4.106 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; 4.006 ; 4.006 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; 4.256 ; 4.256 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; 4.424 ; 4.424 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; 4.258 ; 4.258 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 3.822 ; 3.822 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 3.825 ; 3.825 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 3.932 ; 3.932 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 3.912 ; 3.912 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 4.093 ; 4.093 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 4.115 ; 4.115 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 4.048 ; 4.048 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 4.093 ; 4.093 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 4.768 ; 4.768 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; 4.768 ; 4.768 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 3.166 ; 3.166 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; 3.166 ; 3.166 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; 2.372 ; 2.372 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; 2.159 ; 2.159 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; 2.241 ; 2.241 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; 2.336 ; 2.336 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; 2.209 ; 2.209 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; 2.736 ; 2.736 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; 2.308 ; 2.308 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; 2.319 ; 2.319 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; 2.269 ; 2.269 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; 2.458 ; 2.458 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; 2.245 ; 2.245 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; 2.447 ; 2.447 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; 2.636 ; 2.636 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; 2.669 ; 2.669 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; 2.427 ; 2.427 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; 2.434 ; 2.434 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; 2.319 ; 2.319 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; 2.275 ; 2.275 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; 2.435 ; 2.435 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; 2.736 ; 2.736 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; 2.484 ; 2.484 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; 2.470 ; 2.470 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; 2.035 ; 2.035 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; -3.702 ; -3.702 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; -3.909 ; -3.909 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; -3.986 ; -3.986 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; -3.944 ; -3.944 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; -3.886 ; -3.886 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; -4.136 ; -4.136 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; -4.304 ; -4.304 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; -4.138 ; -4.138 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; -4.076 ; -4.076 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -3.702 ; -3.702 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -3.705 ; -3.705 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -3.812 ; -3.812 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -3.792 ; -3.792 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -3.973 ; -3.973 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -3.995 ; -3.995 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -3.928 ; -3.928 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -3.973 ; -3.973 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -4.173 ; -4.173 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; -4.173 ; -4.173 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -2.406 ; -2.406 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; -2.406 ; -2.406 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; -2.202 ; -2.202 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; -2.036 ; -2.036 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; -2.049 ; -2.049 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; -2.180 ; -2.180 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; -2.125 ; -2.125 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; -2.188 ; -2.188 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; -2.199 ; -2.199 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; -2.149 ; -2.149 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; -2.338 ; -2.338 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; -2.125 ; -2.125 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; -2.327 ; -2.327 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; -2.516 ; -2.516 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; -2.549 ; -2.549 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; -2.307 ; -2.307 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; -2.314 ; -2.314 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; -2.199 ; -2.199 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; -2.155 ; -2.155 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; -2.315 ; -2.315 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; -2.616 ; -2.616 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; -2.364 ; -2.364 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; -2.350 ; -2.350 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; -1.915 ; -1.915 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.462  ; 2.462  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.462  ; 2.462  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.077  ; 2.077  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.418  ; 2.418  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.249  ; 2.249  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.230  ; 2.230  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.194  ; 2.194  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.075  ; 2.075  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.282  ; 2.282  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.070  ; 2.070  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.064  ; 2.064  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.375  ; 2.375  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.045  ; 2.045  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.217  ; 2.217  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.362  ; 2.362  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.373  ; 2.373  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 1.641  ; 1.641  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 1.668  ; 1.668  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.431  ; 2.431  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.353  ; 2.353  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.073  ; 2.073  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.190  ; 2.190  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.260  ; 2.260  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.250  ; 2.250  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.431  ; 2.431  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.381  ; 2.381  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.124  ; 2.124  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.147  ; 2.147  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.189  ; 2.189  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.185  ; 2.185  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.207  ; 2.207  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.092  ; 2.092  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.906  ; 1.906  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.171  ; 2.171  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.453  ; 2.453  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.026  ; 2.026  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.059  ; 2.059  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.238  ; 2.238  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.563  ; 4.563  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 5.673  ; 5.673  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.673  ; 5.673  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 5.128  ; 5.128  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 5.465  ; 5.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 5.362  ; 5.362  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.494  ; 5.494  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.333  ; 5.333  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.667  ; 5.667  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 5.313  ; 5.313  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 5.537  ; 5.537  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 5.121  ; 5.121  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 5.233  ; 5.233  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 5.093  ; 5.093  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.797  ; 4.797  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.699  ; 4.699  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.733  ; 4.733  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.694  ; 4.694  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.709  ; 4.709  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.979  ; 4.979  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 5.010  ; 5.010  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.880  ; 4.880  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.788  ; 4.788  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.974  ; 4.974  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 5.509  ; 5.509  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.558  ; 4.558  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.751  ; 4.751  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.575  ; 4.575  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.892  ; 4.892  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.509  ; 5.509  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.747  ; 4.747  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.760  ; 4.760  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.033  ; 5.033  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.403  ; 4.403  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.732  ; 4.732  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 5.248  ; 5.248  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 5.092  ; 5.092  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 5.207  ; 5.207  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 4.985  ; 4.985  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 5.062  ; 5.062  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 5.033  ; 5.033  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 5.110  ; 5.110  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 5.027  ; 5.027  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 5.167  ; 5.167  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 5.210  ; 5.210  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.715  ; 4.715  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 4.468  ; 4.468  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 4.715  ; 4.715  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 5.079  ; 5.079  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.150  ; 4.150  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.887  ; 4.887  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.535  ; 4.535  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 5.079  ; 5.079  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.943  ; 4.943  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.668  ; 4.668  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.834  ; 4.834  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.465  ; 4.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.470  ; 4.470  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 5.447  ; 5.447  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 5.181  ; 5.181  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 5.234  ; 5.234  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 4.941  ; 4.941  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 5.324  ; 5.324  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 5.593  ; 5.593  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 5.502  ; 5.502  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 5.059  ; 5.059  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 5.102  ; 5.102  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 5.420  ; 5.420  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.272  ; 5.272  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.138  ; 5.138  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.004  ; 5.004  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.907  ; 4.907  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.895  ; 4.895  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.999  ; 4.999  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.442  ; 4.442  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.643  ; 4.643  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.746  ; 4.746  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.785  ; 4.785  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.812  ; 4.812  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.912  ; 4.912  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.646  ; 4.646  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.723  ; 4.723  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.243  ; 5.243  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.272  ; 5.272  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.868  ; 4.868  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.035  ; 5.035  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.027  ; 5.027  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.972  ; 4.972  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.939  ; 4.939  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.035  ; 5.035  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.666  ; 4.666  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.498  ; 4.498  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.521  ; 4.521  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.747  ; 4.747  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.732  ; 4.732  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.758  ; 4.758  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.609  ; 4.609  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.659  ; 4.659  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.936  ; 4.936  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.964  ; 4.964  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.033  ; 5.033  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 5.050  ; 5.050  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.806  ; 4.806  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.583  ; 4.583  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.045  ; 2.045  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.462  ; 2.462  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.077  ; 2.077  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.418  ; 2.418  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.249  ; 2.249  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.230  ; 2.230  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.194  ; 2.194  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.075  ; 2.075  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.282  ; 2.282  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.070  ; 2.070  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.064  ; 2.064  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.375  ; 2.375  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.045  ; 2.045  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.217  ; 2.217  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.362  ; 2.362  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.373  ; 2.373  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 1.641  ; 1.641  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 1.668  ; 1.668  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.906  ; 1.906  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.353  ; 2.353  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.073  ; 2.073  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.190  ; 2.190  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.260  ; 2.260  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.250  ; 2.250  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.431  ; 2.431  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.381  ; 2.381  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.124  ; 2.124  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.147  ; 2.147  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.189  ; 2.189  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.185  ; 2.185  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.207  ; 2.207  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.092  ; 2.092  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.906  ; 1.906  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.171  ; 2.171  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.453  ; 2.453  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.026  ; 2.026  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.059  ; 2.059  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.238  ; 2.238  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.563  ; 4.563  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 4.295  ; 4.295  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.771  ; 4.771  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.656  ; 4.656  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.643  ; 4.643  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.599  ; 4.599  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.610  ; 4.610  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 4.603  ; 4.603  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.646  ; 4.646  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.339  ; 4.339  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.465  ; 4.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.445  ; 4.445  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.304  ; 4.304  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.295  ; 4.295  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.354  ; 4.354  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.626  ; 4.626  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.605  ; 4.605  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.476  ; 4.476  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.581  ; 4.581  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.812  ; 4.812  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 4.332  ; 4.332  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.427  ; 4.427  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.332  ; 4.332  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.447  ; 4.447  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.334  ; 4.334  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.670  ; 4.670  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.561  ; 4.561  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.626  ; 4.626  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.858  ; 4.858  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.403  ; 4.403  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.283  ; 4.283  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 4.720  ; 4.720  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 4.459  ; 4.459  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 4.785  ; 4.785  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 4.769  ; 4.769  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 4.454  ; 4.454  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 4.779  ; 4.779  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 4.613  ; 4.613  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 4.549  ; 4.549  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.468  ; 4.468  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 4.468  ; 4.468  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 4.715  ; 4.715  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.150  ; 4.150  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.150  ; 4.150  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.887  ; 4.887  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.535  ; 4.535  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 5.079  ; 5.079  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.943  ; 4.943  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.668  ; 4.668  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.834  ; 4.834  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.465  ; 4.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.470  ; 4.470  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 4.919  ; 4.919  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 4.548  ; 4.548  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 4.579  ; 4.579  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 4.741  ; 4.741  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 5.031  ; 5.031  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 5.407  ; 5.407  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 4.846  ; 4.846  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 4.811  ; 4.811  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 4.548  ; 4.548  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 4.759  ; 4.759  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.182  ; 4.182  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.879  ; 4.879  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.851  ; 4.851  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.838  ; 4.838  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.821  ; 4.821  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.817  ; 4.817  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.182  ; 4.182  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.313  ; 4.313  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.395  ; 4.395  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.264  ; 4.264  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.323  ; 4.323  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.240  ; 4.240  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.352  ; 4.352  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.451  ; 4.451  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.580  ; 4.580  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.780  ; 4.780  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.811  ; 4.811  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.616  ; 4.616  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.251  ; 4.251  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.741  ; 4.741  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.815  ; 4.815  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.649  ; 4.649  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.630  ; 4.630  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.360  ; 4.360  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.445  ; 4.445  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.251  ; 4.251  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.256  ; 4.256  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.688  ; 4.688  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.673  ; 4.673  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.642  ; 4.642  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.443  ; 4.443  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.547  ; 4.547  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.559  ; 4.559  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.584  ; 4.584  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.648  ; 4.648  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 4.812  ; 4.812  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.576  ; 4.576  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.583  ; 4.583  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; LaserLockIn729 ; LEDG[6]     ;       ; 5.546 ; 5.546 ;       ;
; MainsTrigIn    ; LEDG[7]     ; 5.581 ;       ;       ; 5.581 ;
; PMT_In_A       ; HEX0[0]     ; 5.523 ;       ;       ; 5.523 ;
; PMT_In_B       ; HEX1[0]     ; 5.392 ;       ;       ; 5.392 ;
+----------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; LaserLockIn729 ; LEDG[6]     ;       ; 5.546 ; 5.546 ;       ;
; MainsTrigIn    ; LEDG[7]     ; 5.581 ;       ;       ; 5.581 ;
; PMT_In_A       ; HEX0[0]     ; 5.523 ;       ;       ; 5.523 ;
; PMT_In_B       ; HEX1[0]     ; 5.392 ;       ;       ; 5.392 ;
+----------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                               ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.188 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.188 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.202 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.202 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.218 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.188 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.228 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.228 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.198 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.198 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.193 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.193 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.306 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.383 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.380 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.377 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.306 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.348 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.359 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.470 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.460 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.707 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.955 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.965 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.956 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.966 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.739 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.739 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.707 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.717 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.847 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.847 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.926 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.837 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.882 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.936 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.935 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.024 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                       ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.188 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.188 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.202 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.202 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.218 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.188 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.228 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.228 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.198 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.198 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.193 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.193 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.046 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.306 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.383 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.380 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.377 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.306 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.348 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.359 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.470 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.460 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.477 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.725 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.735 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.726 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.736 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.509 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.509 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.477 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.487 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.617 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.617 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.696 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.607 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.652 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.706 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.705 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.794 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.188     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.188     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.202     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.202     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.218     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.188     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.228     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.228     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.198     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.198     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.193     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.193     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.306     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.383     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.380     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.377     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.306     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.348     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.359     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.470     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.460     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.707     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.955     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.965     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.956     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.966     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.739     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.739     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.707     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.717     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.847     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.847     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.926     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.837     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.882     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.936     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.935     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.024     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.188     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.188     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.202     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.202     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.218     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.188     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.228     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.228     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.198     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.198     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.193     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.193     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.306     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.383     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.380     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.377     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.306     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.348     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.359     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.470     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.460     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.477     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.725     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.735     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.726     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.736     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.509     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.509     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.477     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.487     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.617     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.617     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.696     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.607     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.652     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.706     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.705     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.794     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                                                      ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                           ; 8.713  ; -2.140  ; N/A      ; N/A     ; 8.889               ;
;  CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 11.651 ; 0.215   ; N/A      ; N/A     ; 8.889               ;
;  CLOCK_50                                                                                                  ; 8.713  ; -2.140  ; N/A      ; N/A     ; 8.889               ;
; Design-wide TNS                                                                                            ; 0.0    ; -27.481 ; 0.0      ; 0.0     ; 0.0                 ;
;  CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                                                  ; 0.000  ; -27.481 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; 7.846 ; 7.846 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; 7.013 ; 7.013 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; 7.010 ; 7.010 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; 7.541 ; 7.541 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; 7.846 ; 7.846 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; 7.391 ; 7.391 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; 7.442 ; 7.442 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 6.607 ; 6.607 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 6.612 ; 6.612 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 6.899 ; 6.899 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 6.754 ; 6.754 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 7.167 ; 7.167 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 7.195 ; 7.195 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 7.097 ; 7.097 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 7.176 ; 7.176 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 8.839 ; 8.839 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; 8.839 ; 8.839 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 7.188 ; 7.188 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; 7.188 ; 7.188 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; 5.323 ; 5.323 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; 4.664 ; 4.664 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; 4.948 ; 4.948 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; 5.209 ; 5.209 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; 4.685 ; 4.685 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; 6.289 ; 6.289 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; 5.283 ; 5.283 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; 5.285 ; 5.285 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; 5.252 ; 5.252 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; 5.699 ; 5.699 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; 5.186 ; 5.186 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; 5.585 ; 5.585 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; 6.260 ; 6.260 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; 6.289 ; 6.289 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; 5.416 ; 5.416 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; 5.473 ; 5.473 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; 5.183 ; 5.183 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; 5.168 ; 5.168 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; 5.512 ; 5.512 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; 6.158 ; 6.158 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; 5.539 ; 5.539 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; 5.542 ; 5.542 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; 4.468 ; 4.468 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; -3.702 ; -3.702 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; -3.909 ; -3.909 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; -3.986 ; -3.986 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; -3.944 ; -3.944 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; -3.886 ; -3.886 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; -4.136 ; -4.136 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; -4.304 ; -4.304 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; -4.138 ; -4.138 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; -4.076 ; -4.076 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -3.702 ; -3.702 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -3.705 ; -3.705 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -3.812 ; -3.812 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -3.792 ; -3.792 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -3.973 ; -3.973 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -3.995 ; -3.995 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -3.928 ; -3.928 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -3.973 ; -3.973 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -4.173 ; -4.173 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; -4.173 ; -4.173 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -2.406 ; -2.406 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; -2.406 ; -2.406 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; -2.202 ; -2.202 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; -2.036 ; -2.036 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; -2.049 ; -2.049 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; -2.180 ; -2.180 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; -2.125 ; -2.125 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; -2.188 ; -2.188 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; -2.199 ; -2.199 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; -2.149 ; -2.149 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; -2.338 ; -2.338 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; -2.125 ; -2.125 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; -2.327 ; -2.327 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; -2.516 ; -2.516 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; -2.549 ; -2.549 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; -2.307 ; -2.307 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; -2.314 ; -2.314 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; -2.199 ; -2.199 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; -2.155 ; -2.155 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; -2.315 ; -2.315 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; -2.616 ; -2.616 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; -2.364 ; -2.364 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; -2.350 ; -2.350 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; -1.915 ; -1.915 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.098  ; 6.098  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.098  ; 6.098  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.071  ; 5.071  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.015  ; 6.015  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.614  ; 5.614  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.616  ; 5.616  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.551  ; 5.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.239  ; 5.239  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.719  ; 5.719  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.231  ; 5.231  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.219  ; 5.219  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.952  ; 5.952  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.207  ; 5.207  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.578  ; 5.578  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 5.780  ; 5.780  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.945  ; 5.945  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 4.114  ; 4.114  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 4.143  ; 4.143  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.017  ; 6.017  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.903  ; 5.903  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.036  ; 5.036  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.327  ; 5.327  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.790  ; 5.790  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.448  ; 5.448  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.468  ; 5.468  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.017  ; 6.017  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.926  ; 5.926  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.221  ; 5.221  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.364  ; 5.364  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.521  ; 5.521  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.514  ; 5.514  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.473  ; 5.473  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.252  ; 5.252  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.645  ; 4.645  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.383  ; 5.383  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 6.014  ; 6.014  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.981  ; 4.981  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.133  ; 5.133  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.609  ; 5.609  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 8.847  ; 8.847  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 11.970 ; 11.970 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 11.953 ; 11.953 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 10.538 ; 10.538 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 11.414 ; 11.414 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 11.137 ; 11.137 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 11.463 ; 11.463 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 11.009 ; 11.009 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 11.970 ; 11.970 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.064 ; 11.064 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 11.643 ; 11.643 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.536 ; 10.536 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.829 ; 10.829 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 10.508 ; 10.508 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.622  ; 9.622  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.350  ; 9.350  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.376  ; 9.376  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.955  ; 9.955  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 10.210 ; 10.210 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.892  ; 9.892  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.626  ; 9.626  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.962  ; 9.962  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 11.486 ; 11.486 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.004  ; 9.004  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.509  ; 9.509  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 9.023  ; 9.023  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.861  ; 9.861  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 11.486 ; 11.486 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 9.328  ; 9.328  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 9.461  ; 9.461  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.163 ; 10.163 ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 8.485  ; 8.485  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 9.498  ; 9.498  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 10.845 ; 10.845 ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 10.426 ; 10.426 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 10.700 ; 10.700 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 10.204 ; 10.204 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 10.330 ; 10.330 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 10.230 ; 10.230 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 10.492 ; 10.492 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 10.390 ; 10.390 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 10.746 ; 10.746 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 10.781 ; 10.781 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 8.836  ; 8.836  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 10.213 ; 10.213 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 7.924  ; 7.924  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 9.767  ; 9.767  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 8.911  ; 8.911  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 8.980  ; 8.980  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 10.213 ; 10.213 ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 9.698  ; 9.698  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.294  ; 9.294  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 9.407  ; 9.407  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.785  ; 8.785  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.875  ; 8.875  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 11.383 ; 11.383 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 10.555 ; 10.555 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 10.655 ; 10.655 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 9.953  ; 9.953  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 10.835 ; 10.835 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 11.439 ; 11.439 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 11.315 ; 11.315 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 10.263 ; 10.263 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 10.382 ; 10.382 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 11.191 ; 11.191 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.719 ; 10.719 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.473 ; 10.473 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.983  ; 9.983  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.725  ; 9.725  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 9.789  ; 9.789  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.076 ; 10.076 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.528  ; 8.528  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.119  ; 9.119  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.365  ; 8.365  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.508  ; 9.508  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.013  ; 9.013  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 9.548  ; 9.548  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.812  ; 9.812  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.099  ; 9.099  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.135  ; 9.135  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.681 ; 10.681 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.719 ; 10.719 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.549  ; 9.549  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 10.119 ; 10.119 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 10.025 ; 10.025 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.973  ; 9.973  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.848  ; 9.848  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 10.015 ; 10.015 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.910  ; 8.910  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.041  ; 9.041  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.711  ; 8.711  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.732  ; 8.732  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.348  ; 9.348  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.312  ; 9.312  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 9.478  ; 9.478  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.009  ; 9.009  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.138  ; 9.138  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.844  ; 9.844  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 9.893  ; 9.893  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 10.119 ; 10.119 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 10.271 ; 10.271 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 9.656  ; 9.656  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 9.131  ; 9.131  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.045  ; 2.045  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.462  ; 2.462  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.077  ; 2.077  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.418  ; 2.418  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.249  ; 2.249  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.230  ; 2.230  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.194  ; 2.194  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.075  ; 2.075  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.282  ; 2.282  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.070  ; 2.070  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.064  ; 2.064  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.375  ; 2.375  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.045  ; 2.045  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.217  ; 2.217  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.362  ; 2.362  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.373  ; 2.373  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 1.641  ; 1.641  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 1.668  ; 1.668  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.906  ; 1.906  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.353  ; 2.353  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.073  ; 2.073  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.190  ; 2.190  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.260  ; 2.260  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.250  ; 2.250  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.431  ; 2.431  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.381  ; 2.381  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.124  ; 2.124  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.147  ; 2.147  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.189  ; 2.189  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.185  ; 2.185  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.207  ; 2.207  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.092  ; 2.092  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.906  ; 1.906  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.171  ; 2.171  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.453  ; 2.453  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.026  ; 2.026  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.059  ; 2.059  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.238  ; 2.238  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.563  ; 4.563  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 4.295  ; 4.295  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 4.771  ; 4.771  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.656  ; 4.656  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.643  ; 4.643  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.599  ; 4.599  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.610  ; 4.610  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 4.603  ; 4.603  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.646  ; 4.646  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.339  ; 4.339  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.465  ; 4.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.445  ; 4.445  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.304  ; 4.304  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.295  ; 4.295  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.354  ; 4.354  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.626  ; 4.626  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.605  ; 4.605  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.476  ; 4.476  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.581  ; 4.581  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.812  ; 4.812  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 4.332  ; 4.332  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.427  ; 4.427  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.332  ; 4.332  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.447  ; 4.447  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.334  ; 4.334  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.670  ; 4.670  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.561  ; 4.561  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.626  ; 4.626  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.858  ; 4.858  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.403  ; 4.403  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.283  ; 4.283  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 4.720  ; 4.720  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 4.459  ; 4.459  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 4.785  ; 4.785  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 4.769  ; 4.769  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 4.847  ; 4.847  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 4.454  ; 4.454  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 4.779  ; 4.779  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 4.613  ; 4.613  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 4.549  ; 4.549  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.468  ; 4.468  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 4.468  ; 4.468  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 4.715  ; 4.715  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.150  ; 4.150  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.150  ; 4.150  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.887  ; 4.887  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.535  ; 4.535  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 5.079  ; 5.079  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.943  ; 4.943  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.668  ; 4.668  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.834  ; 4.834  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.465  ; 4.465  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.470  ; 4.470  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 4.919  ; 4.919  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 4.548  ; 4.548  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 4.579  ; 4.579  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 4.741  ; 4.741  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 5.031  ; 5.031  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 5.407  ; 5.407  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 4.846  ; 4.846  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 4.811  ; 4.811  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 4.548  ; 4.548  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 4.759  ; 4.759  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.182  ; 4.182  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.879  ; 4.879  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.851  ; 4.851  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.838  ; 4.838  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.821  ; 4.821  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.817  ; 4.817  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.182  ; 4.182  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.313  ; 4.313  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.395  ; 4.395  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.264  ; 4.264  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.323  ; 4.323  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.240  ; 4.240  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.352  ; 4.352  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.451  ; 4.451  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.580  ; 4.580  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.780  ; 4.780  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 4.811  ; 4.811  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.616  ; 4.616  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.251  ; 4.251  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.741  ; 4.741  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.815  ; 4.815  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.649  ; 4.649  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.630  ; 4.630  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.360  ; 4.360  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.445  ; 4.445  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.251  ; 4.251  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.256  ; 4.256  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.688  ; 4.688  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.673  ; 4.673  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.642  ; 4.642  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.443  ; 4.443  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.547  ; 4.547  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.559  ; 4.559  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.584  ; 4.584  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.648  ; 4.648  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 4.812  ; 4.812  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.576  ; 4.576  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.583  ; 4.583  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Progagation Delay                                                ;
+----------------+-------------+--------+--------+--------+--------+
; Input Port     ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+----------------+-------------+--------+--------+--------+--------+
; LaserLockIn729 ; LEDG[6]     ;        ; 10.733 ; 10.733 ;        ;
; MainsTrigIn    ; LEDG[7]     ; 10.705 ;        ;        ; 10.705 ;
; PMT_In_A       ; HEX0[0]     ; 10.676 ;        ;        ; 10.676 ;
; PMT_In_B       ; HEX1[0]     ; 10.281 ;        ;        ; 10.281 ;
+----------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Progagation Delay                                    ;
+----------------+-------------+-------+-------+-------+-------+
; Input Port     ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+----------------+-------------+-------+-------+-------+-------+
; LaserLockIn729 ; LEDG[6]     ;       ; 5.546 ; 5.546 ;       ;
; MainsTrigIn    ; LEDG[7]     ; 5.581 ;       ;       ; 5.581 ;
; PMT_In_A       ; HEX0[0]     ; 5.523 ;       ;       ; 5.523 ;
; PMT_In_B       ; HEX1[0]     ; 5.392 ;       ;       ; 5.392 ;
+----------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 1376     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 192      ; 0        ; 0        ; 0        ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50                                                                                                  ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CLOCK_50                                                                                                  ; 45482    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 1376     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 192      ; 0        ; 0        ; 0        ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50                                                                                                  ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CLOCK_50                                                                                                  ; 45482    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 41    ; 41   ;
; Unconstrained Input Port Paths  ; 324   ; 324  ;
; Unconstrained Output Ports      ; 144   ; 144  ;
; Unconstrained Output Port Paths ; 438   ; 438  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 06 21:08:07 2014
Info: Command: quartus_sta CII_Starter_USB_API -c CII_Starter_USB_API
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Reading SDC File: 'CII_Starter_USB_API.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0} {inst|u3|u1|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2} {inst|u3|u1|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Ignored filter at CII_Starter_USB_API.sdc(25): TCK could not be matched with a port or pin or register or keeper or net
Warning: Ignored create_clock at CII_Starter_USB_API.sdc(25): Argument <targets> is not an object ID
    Info: create_clock -period "2.500 ns" \
             -name {TCK} {TCK}
Warning: Ignored filter at CII_Starter_USB_API.sdc(73): TCK could not be matched with a clock
Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment.
Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 8.713
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.713         0.000 CLOCK_50 
    Info:    11.651         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -2.140
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.140       -25.146 CLOCK_50 
    Info:     0.445         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 8.889
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.889         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.889         0.000 CLOCK_50 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment.
Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 15.674
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    15.674         0.000 CLOCK_50 
    Info:    15.842         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -1.820
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.820       -27.481 CLOCK_50 
    Info:     0.215         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.000         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 CLOCK_50 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Thu Mar 06 21:08:15 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


