$date
	Sat Oct 22 21:52:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#588931
b1101 !
1"
#588934
b1101 &
b1101 %
1$
#588935
0"
#588938
b101000 &
b101000 %
#588942
b10100 &
b10100 %
#588946
b1010 &
b1010 %
#588950
b101 &
b101 %
#588954
b10000 &
b10000 %
#588958
b1000 &
b1000 %
#588962
b100 &
b100 %
#588966
b10 &
b10 %
#588970
b1 &
b1 %
1#
#588974
b0 &
0#
b0 %
0$
#1585964
b11100 !
1"
#1585966
b11100 &
b11100 %
1$
#1585967
0"
#1585970
b1110 &
b1110 %
#1585974
b111 &
b111 %
#1585978
b10110 &
b10110 %
#1585982
b1011 &
b1011 %
#1585986
b100010 &
b100010 %
#1585990
b10001 &
b10001 %
#1585994
b110100 &
b110100 %
#1585998
b11010 &
b11010 %
#1586002
b1101 &
b1101 %
#1586006
b101000 &
b101000 %
#1586010
b10100 &
b10100 %
#1586014
b1010 &
b1010 %
#1586018
b101 &
b101 %
#1586022
b10000 &
b10000 %
#1586026
b1000 &
b1000 %
#1586030
b100 &
b100 %
#1586034
b10 &
b10 %
#1586038
b1 &
1#
b1 %
#1586042
b0 &
b0 %
0#
0$
#2615683
b1 !
1"
#2615686
b1 &
b1 %
1$
#2615687
0"
#2615690
1#
#2615694
b0 &
0#
b0 %
0$
#4500012
