-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    input_1_V : IN STD_LOGIC_VECTOR (911 downto 0);
    layer6_out_0_V : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    input_1_V_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.263500,HLS_SYN_LAT=115,HLS_SYN_TPT=114,HLS_SYN_MEM=102,HLS_SYN_DSP=0,HLS_SYN_FF=9331,HLS_SYN_LUT=5465,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal myproject_entry181_U0_ap_start : STD_LOGIC;
    signal myproject_entry181_U0_start_full_n : STD_LOGIC;
    signal myproject_entry181_U0_ap_done : STD_LOGIC;
    signal myproject_entry181_U0_ap_continue : STD_LOGIC;
    signal myproject_entry181_U0_ap_idle : STD_LOGIC;
    signal myproject_entry181_U0_ap_ready : STD_LOGIC;
    signal myproject_entry181_U0_start_out : STD_LOGIC;
    signal myproject_entry181_U0_start_write : STD_LOGIC;
    signal myproject_entry181_U0_input_1_V_out_din : STD_LOGIC_VECTOR (911 downto 0);
    signal myproject_entry181_U0_input_1_V_out_write : STD_LOGIC;
    signal myproject_entry181_U0_input_1_V_out1_din : STD_LOGIC_VECTOR (911 downto 0);
    signal myproject_entry181_U0_input_1_V_out1_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read : STD_LOGIC;
    signal input_1_V_c_full_n : STD_LOGIC;
    signal input_1_V_c_dout : STD_LOGIC_VECTOR (911 downto 0);
    signal input_1_V_c_empty_n : STD_LOGIC;
    signal input_1_V_c1_full_n : STD_LOGIC;
    signal input_1_V_c1_dout : STD_LOGIC_VECTOR (911 downto 0);
    signal input_1_V_c1_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_full_n : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_full_n : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_write : STD_LOGIC;

    component myproject_entry181 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_1_V : IN STD_LOGIC_VECTOR (911 downto 0);
        input_1_V_ap_vld : IN STD_LOGIC;
        input_1_V_out_din : OUT STD_LOGIC_VECTOR (911 downto 0);
        input_1_V_out_full_n : IN STD_LOGIC;
        input_1_V_out_write : OUT STD_LOGIC;
        input_1_V_out1_din : OUT STD_LOGIC_VECTOR (911 downto 0);
        input_1_V_out1_full_n : IN STD_LOGIC;
        input_1_V_out1_write : OUT STD_LOGIC );
    end component;


    component pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_dout : IN STD_LOGIC_VECTOR (911 downto 0);
        data_V_empty_n : IN STD_LOGIC;
        data_V_read : OUT STD_LOGIC );
    end component;


    component pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_dout : IN STD_LOGIC_VECTOR (911 downto 0);
        data_V_empty_n : IN STD_LOGIC;
        data_V_read : OUT STD_LOGIC );
    end component;


    component fifo_w912_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (911 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (911 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    myproject_entry181_U0 : component myproject_entry181
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => myproject_entry181_U0_ap_start,
        start_full_n => myproject_entry181_U0_start_full_n,
        ap_done => myproject_entry181_U0_ap_done,
        ap_continue => myproject_entry181_U0_ap_continue,
        ap_idle => myproject_entry181_U0_ap_idle,
        ap_ready => myproject_entry181_U0_ap_ready,
        start_out => myproject_entry181_U0_start_out,
        start_write => myproject_entry181_U0_start_write,
        input_1_V => input_1_V,
        input_1_V_ap_vld => input_1_V_ap_vld,
        input_1_V_out_din => myproject_entry181_U0_input_1_V_out_din,
        input_1_V_out_full_n => input_1_V_c_full_n,
        input_1_V_out_write => myproject_entry181_U0_input_1_V_out_write,
        input_1_V_out1_din => myproject_entry181_U0_input_1_V_out1_din,
        input_1_V_out1_full_n => input_1_V_c1_full_n,
        input_1_V_out1_write => myproject_entry181_U0_input_1_V_out1_write);

    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0 : component pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start,
        ap_done => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done,
        ap_continue => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue,
        ap_idle => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle,
        ap_ready => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready,
        data_V_dout => input_1_V_c_dout,
        data_V_empty_n => input_1_V_c_empty_n,
        data_V_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read);

    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0 : component pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start,
        ap_done => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done,
        ap_continue => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue,
        ap_idle => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle,
        ap_ready => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready,
        data_V_dout => input_1_V_c1_dout,
        data_V_empty_n => input_1_V_c1_empty_n,
        data_V_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read);

    input_1_V_c_U : component fifo_w912_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => myproject_entry181_U0_input_1_V_out_din,
        if_full_n => input_1_V_c_full_n,
        if_write => myproject_entry181_U0_input_1_V_out_write,
        if_dout => input_1_V_c_dout,
        if_empty_n => input_1_V_c_empty_n,
        if_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read);

    input_1_V_c1_U : component fifo_w912_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => myproject_entry181_U0_input_1_V_out1_din,
        if_full_n => input_1_V_c1_full_n,
        if_write => myproject_entry181_U0_input_1_V_out1_write,
        if_dout => input_1_V_c1_dout,
        if_empty_n => input_1_V_c1_empty_n,
        if_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read);

    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_U : component start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din,
        if_full_n => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n,
        if_write => myproject_entry181_U0_start_write,
        if_dout => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_dout,
        if_empty_n => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n,
        if_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_U : component start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din,
        if_full_n => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n,
        if_write => myproject_entry181_U0_start_write,
        if_dout => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_dout,
        if_empty_n => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n,
        if_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);




    ap_done <= ap_sync_done;
    ap_idle <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle and myproject_entry181_U0_ap_idle);
    ap_ready <= myproject_entry181_U0_ap_ready;
    ap_sync_continue <= ap_sync_done;
    ap_sync_done <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done);
    ap_sync_ready <= myproject_entry181_U0_ap_ready;
    myproject_entry181_U0_ap_continue <= ap_const_logic_1;
    myproject_entry181_U0_ap_start <= ap_start;
    myproject_entry181_U0_start_full_n <= (start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n and start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n);
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue <= ap_sync_done;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start <= start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_full_n <= ap_const_logic_1;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_write <= ap_const_logic_0;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue <= ap_sync_done;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start <= start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_full_n <= ap_const_logic_1;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_write <= ap_const_logic_0;
    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
