// Seed: 43436793
module module_0 #(
    parameter id_2 = 32'd64
) (
    input supply1 id_0
);
  parameter id_2 = -1;
  localparam id_3 = 1 || id_2, id_4 = id_2, id_5 = -1;
  logic id_6;
  ;
  initial id_6[id_2] <= id_0 == 1;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_25 = 32'd67
) (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wire id_7,
    input tri0 id_8,
    input supply0 id_9,
    output tri1 id_10,
    output tri id_11,
    input supply0 id_12,
    input tri id_13,
    output wor id_14,
    input wire id_15,
    input tri id_16,
    input uwire id_17,
    input wor id_18
    , id_35,
    input wor id_19,
    input tri1 id_20,
    input tri1 id_21,
    input wand id_22,
    input uwire id_23,
    input supply0 id_24,
    output tri1 _id_25,
    output tri1 id_26,
    output wand id_27,
    input uwire id_28,
    input supply1 id_29,
    output uwire id_30,
    input tri id_31,
    output wand id_32,
    input supply1 id_33
);
  module_0 modCall_1 (id_33);
  logic [1 : id_25] id_36;
endmodule
