// Seed: 3355782286
`timescale 1 ps / 1 ps
module module_0;
  logic id_1;
  logic id_2 = id_1;
  assign id_1 = id_2;
  assign id_1 = id_0;
  logic id_3;
  initial begin
    if (1 << id_0) begin
      id_1 = id_3;
    end
  end
  defparam id_4.id_5 = 1'd0;
  logic id_6;
  logic id_7;
  assign id_5 = id_2;
endmodule
