{"vcs1":{"timestamp_begin":1683323035.637806440, "rt":0.58, "ut":0.26, "st":0.15}}
{"vcselab":{"timestamp_begin":1683323036.287369937, "rt":2.45, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1683323038.791774592, "rt":0.24, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683323035.277832250}
{"VCS_COMP_START_TIME": 1683323035.277832250}
{"VCS_COMP_END_TIME": 1683323039.101659371}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341524}}
{"stitch_vcselab": {"peak_mem": 238988}}
