Sarita V. Adve , Kourosh Gharachorloo, Shared Memory Consistency Models: A Tutorial, Computer, v.29 n.12, p.66-76, December 1996[doi>10.1109/2.546611]
Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Colin Blundell, E. Christopher Lewis, and Milo Martin. 2005. Deconstructing transactional semantics: The subtleties of atomicity. In Proceedings of the Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD’05). 48--55.
Bochs. 2014. Bochs Home Page. Retrieved July 30, 2015, from http://bochs.sourceforge.net.
Daniel Bovet , Marco Cesati, Understanding The Linux Kernel, Oreilly & Associates Inc, 2005
Sebastian Burckhardt , Rajeev Alur , Milo M. K. Martin, CheckFence: checking consistency of concurrent data types on relaxed memory models, Proceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250737]
Harold W. Cain , Maged M. Michael , Brad Frey , Cathy May , Derek Williams , Hung Le, Robust architectural support for transactional memory in the power architecture, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485942]
Luis Ceze , James Tuck , Pablo Montesinos , Josep Torrellas, BulkSC: bulk enforcement of sequential consistency, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250697]
Jaewoong Chung, M. Dalton, H. Kannan, and C. Kozyrakis. 2008. Thread-safe dynamic binary translation using transactional memory. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA’08). 279--289.
Dave Dice , Nir Shavit, TLRW: return of the read-write lock, Proceedings of the twenty-second annual ACM symposium on Parallelism in algorithms and architectures, June 13-15, 2010, Thira, Santorini, Greece[doi>10.1145/1810479.1810531]
Edsger Wybe Dijkstra, Cooperating Sequential Processes, Technical Report EWD-123, 1965
Jiun-Hung Ding , Po-Chun Chang , Wei-Chung Hsu , Yeh-Ching Chung, PQEMU: A Parallel System Emulator Based on QEMU, Proceedings of the 2011 IEEE 17th International Conference on Parallel and Distributed Systems, p.276-283, December 07-09, 2011[doi>10.1109/ICPADS.2011.102]
Yuelu Duan , Xiaobing Feng , Lei Wang , Chao Zhang , Pen-Chung Yew, Detecting and Eliminating Potential Violations of Sequential Consistency for Concurrent C/C++ Programs, Proceedings of the 7th annual IEEE/ACM International Symposium on Code Generation and Optimization, p.25-34, March 22-25, 2009[doi>10.1109/CGO.2009.29]
Xing Fang , Jaejin Lee , Samuel P. Midkiff, Automatic fence insertion for shared memory multiprocessing, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782854]
Marco Galluzzi , Enrique Vallejo , Adrián Cristal , Fernando Vallejo , Ramón Beivide , Per Stenström , James E. Smith , Mateo Valero, Implicit transactional memory in kilo-instruction multiprocessors, Proceedings of the 12th Asia-Pacific conference on Advances in Computer Systems Architecture, p.339-353, August 23-25, 2007, Seoul, Korea
Lance Hammond , Brian D. Carlstrom , Vicky Wong , Ben Hertzberg , Mike Chen , Christos Kozyrakis , Kunle Olukotun, Programming with transactional coherence and consistency (TCC), Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024395]
Lance Hammond , Vicky Wong , Mike Chen , Brian D. Carlstrom , John D. Davis , Ben Hertzberg , Manohar K. Prabhu , Honggo Wijaya , Christos Kozyrakis , Kunle Olukotun, Transactional Memory Coherence and Consistency, Proceedings of the 31st annual international symposium on Computer architecture, p.102, June 19-23, 2004, München, Germany
Intel Corporation. 2013. Intel Architecture Instruction Set Extensions Programming Reference. Available at http://intel.com.
Christian Jacobi , Timothy Slegel , Dan Greiner, Transactional Memory Architecture and Implementation for IBM System Z, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.25-36, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.12]
Michael Kuperstein , Martin Vechev , Eran Yahav, Automatic inference of memory fences, Proceedings of the 2010 Conference on Formal Methods in Computer-Aided Design, October 20-23, 2010, Lugano, Switzerland
L. Lamport, How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs, IEEE Transactions on Computers, v.28 n.9, p.690-691, September 1979[doi>10.1109/TC.1979.1675439]
Changhui Lin , Vijay Nagarajan , Rajiv Gupta, Efficient sequential consistency using conditional fences, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854312]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Luc Maranget, Susmit Sarkar, and Peter Sewell. 2012. A Tutorial Introduction to the ARM and POWER Relaxed Memory Models. Retrieved July 30, 2015, from https://www.cl.cam.ac.uk/∼pes20/ppc-supplemental/test7.pdf.
Scott Owens , Susmit Sarkar , Peter Sewell, A Better x86 Memory Model: x86-TSO, Proceedings of the 22nd International Conference on Theorem Proving in Higher Order Logics, August 17-20, 2009, Munich, Germany[doi>10.1007/978-3-642-03359-9_27]
Gary L. Peterson. 1981. Myths about the mutual exclusion problem. Information Processing Letters 12, 3, 115--116.
Ravi Rajwar , James R. Goodman, Speculative lock elision: enabling highly concurrent multithreaded execution, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Carl G. Ritson and Frederick R. M. Barnes. 2013. An evaluation of Intel’s restricted transactional memory for CPAs. In Proceedings of the Conference on Communicating Process Architectures. 271--291.
Dennis Shasha , Marc Snir, Efficient and correct execution of parallel programs that share memory, ACM Transactions on Programming Languages and Systems (TOPLAS), v.10 n.2, p.282-312, April 1988[doi>10.1145/42190.42277]
Jim Smith , Ravi Nair, Virtual Machines: Versatile Platforms for Systems and Processes (The Morgan Kaufmann Series in Computer Architecture and Design), Morgan Kaufmann Publishers Inc., San Francisco, CA, 2005
Christoph von Praun , Harold W. Cain , Jong-Deok Choi , Kyung Dong Ryu, Conditional Memory Ordering, Proceedings of the 33rd annual international symposium on Computer Architecture, p.41-52, June 17-21, 2006[doi>10.1109/ISCA.2006.16]
Zhaoguo Wang , Ran Liu , Yufei Chen , Xi Wu , Haibo Chen , Weihua Zhang , Binyu Zang, COREMU: a scalable and portable parallel full-system emulator, Proceedings of the 16th ACM symposium on Principles and practice of parallel programming, February 12-16, 2011, San Antonio, TX, USA[doi>10.1145/1941553.1941583]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
