// Seed: 1586966803
module module_0 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2
    , id_11,
    input wand id_3,
    output supply1 id_4,
    output wire id_5,
    input wire id_6,
    input wand id_7,
    output wire id_8,
    input wand id_9
);
  tri0 id_12 = 1 - 1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wand id_2,
    output supply0 id_3,
    input uwire id_4
);
  assign id_0 = id_1;
  not primCall (id_2, id_1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4
  );
endmodule
