#--  Synopsys, Inc.
#--  Version L-2016.09M-SP1-5
#--  Project file C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP_syn.prj
#--  Written on Tue Jul 28 14:06:58 2020


#project files
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/rdata_choice.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/adc_acq.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/component/work/ADC_TOP/ADC_TOP.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/smartgen/MUX2/MUX2.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/address_encoder.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/cmd_decoder.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/edib_ctrl_reg.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/edib_m2m5m7_clkgen.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/edib_m5m7_clkgen.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/edib_mode2_clkgen.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/trans_m2.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/trans_m5m7.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/trans_m7.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/hdl/tri_state_ctrl.v"
add_file -verilog "C:/Users/Administrator/Desktop/MultiEMRT_MAIN_FPGA_20200804/component/work/MAIN_TOP/MAIN_TOP.v"



#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology ProASIC3
set_option -part A3P1000
set_option -package FBGA144
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "MAIN_TOP"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -report_path 4000
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0

# Microsemi 500K
set_option -globalthreshold 50

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 0

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./MAIN_TOP.edn"
impl -active "synthesis"
