#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020cdd6268a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020cdd626a30 .scope module, "tb_sample_ram" "tb_sample_ram" 3 3;
 .timescale -9 -12;
v0000020cdd5dbd20_0 .var "clk", 0 0;
v0000020cdd5f26a0_0 .var "raddr", 7 0;
v0000020cdd5f2740_0 .net "rdata", 15 0, v0000020cdd626c60_0;  1 drivers
v0000020cdd5f27e0_0 .var "waddr", 7 0;
v0000020cdd5f2880_0 .var "wdata", 15 0;
v0000020cdd5f2920_0 .var "we", 0 0;
S_0000020cdd5f2510 .scope module, "dut" "sample_ram" 3 13, 4 4 0, S_0000020cdd626a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "waddr";
    .port_info 3 /INPUT 16 "wdata";
    .port_info 4 /INPUT 8 "raddr";
    .port_info 5 /OUTPUT 16 "rdata";
v0000020cdd5f2b90_0 .net "clk", 0 0, v0000020cdd5dbd20_0;  1 drivers
v0000020cdd5d97c0 .array "mem", 255 0, 15 0;
v0000020cdd626bc0_0 .net "raddr", 7 0, v0000020cdd5f26a0_0;  1 drivers
v0000020cdd626c60_0 .var "rdata", 15 0;
v0000020cdd5dbb40_0 .net "waddr", 7 0, v0000020cdd5f27e0_0;  1 drivers
v0000020cdd5dbbe0_0 .net "wdata", 15 0, v0000020cdd5f2880_0;  1 drivers
v0000020cdd5dbc80_0 .net "we", 0 0, v0000020cdd5f2920_0;  1 drivers
E_0000020cdd627c20 .event posedge, v0000020cdd5f2b90_0;
    .scope S_0000020cdd5f2510;
T_0 ;
    %wait E_0000020cdd627c20;
    %load/vec4 v0000020cdd5dbc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000020cdd5dbbe0_0;
    %load/vec4 v0000020cdd5dbb40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020cdd5d97c0, 0, 4;
T_0.0 ;
    %load/vec4 v0000020cdd626bc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000020cdd5d97c0, 4;
    %assign/vec4 v0000020cdd626c60_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020cdd626a30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cdd5dbd20_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0000020cdd626a30;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000020cdd5dbd20_0;
    %inv;
    %store/vec4 v0000020cdd5dbd20_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020cdd626a30;
T_3 ;
    %vpi_call/w 3 23 "$dumpfile", "tb_sample_ram.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020cdd626a30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cdd5f2920_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020cdd5f27e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020cdd5f26a0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000020cdd5f2880_0, 0, 16;
    %wait E_0000020cdd627c20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020cdd5f2920_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020cdd5f27e0_0, 0, 8;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0000020cdd5f2880_0, 0, 16;
    %wait E_0000020cdd627c20;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000020cdd5f27e0_0, 0, 8;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0000020cdd5f2880_0, 0, 16;
    %wait E_0000020cdd627c20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020cdd5f2920_0, 0, 1;
    %wait E_0000020cdd627c20;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020cdd5f26a0_0, 0, 8;
    %wait E_0000020cdd627c20;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000020cdd5f26a0_0, 0, 8;
    %delay 50000, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim\tb_sample_ram.v";
    "rtl\sample_ram.v";
