-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_p_ZL9golden_w1_9_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 128
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_p_ZL9golden_w1_9_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "11000000010101000100001010111110", 1 => "00111111111000011111000110111111", 2 => "10010100111111100001011101101111", 3 => "00000001001100100101010111000000", 
    4 => "01111111010111110010110111111111", 5 => "10000010011111111111111010111111", 6 => "10011111111111000110110011111111", 7 => "11110010100010000101111001110000", 
    8 => "00000000000000001101100001010000", 9 => "11100000010111010001011001100111", 10 => "11100000110010111101000110111111", 11 => "11010010100011111100000001110000", 
    12 => "00000000001000000000100001001000", 13 => "00000011111101111000000001100000", 14 => "10000111101011011011011101111100", 15 => "00000001100110000011101000000001", 
    16 => "00101011101001001001000010000101", 17 => "11101011011111000010101100110100", 18 => "10111000011111000101100100010101", 19 => "00001111111111101101000100000000", 
    20 => "00000010000000011110111110000000", 21 => "11001111110100000001111100000101", 22 => "00000001111111001011111010000000", 23 => "11111100000001011111101110110111", 
    24 => "00011111010011110100001110100011", 25 => "10100111001001100011010111011011", 26 => "00000011111111000101010111001100", 27 => "11100000000111110111100100111110", 
    28 => "11011100010111111001111100101001", 29 => "00111111111011101001100110001010", 30 => "00111100111101000001001110110111", 31 => "11110001100100100000101000111100", 
    32 => "11111110000000000100001100001011", 33 => "10111100000000001010010111101011", 34 => "00100111010110111110101001000100", 35 => "01110010000000000110110001111110", 
    36 => "00000111010000011100001011100101", 37 => "11111010101011010101100010111111", 38 => "01100000010001100010110101101111", 39 => "11010111111100101010011110011100", 
    40 => "00000011100000001000100100000000", 41 => "10100111111100010111111100001111", 42 => "00100000001000100000101100000000", 43 => "10111000011111101010100001111111", 
    44 => "00010000111111101111101011001010", 45 => "11100010110110111111110010101001", 46 => "01111111000000011011011011111111", 47 => "00000011111111111001101000000001", 
    48 => "00000010100101000010010000000000", 49 => "11111000000000000000111001011111", 50 => "11111111100001101101110111111111", 51 => "00000000111111110001111100000000", 
    52 => "01100110100000001001011111000100", 53 => "11111001111001011101010101101000", 54 => "11100100000111000001101001011111", 55 => "00100000000000000111110100101110", 
    56 => "11010101111010011111111001100000", 57 => "10110101111111111011011110111111", 58 => "00000001111100110111100100000001", 59 => "10010000111101000010110101110111", 
    60 => "00000000110100000100000100000000", 61 => "00011110101110011000110111110101", 62 => "10000001000000000010010100001011", 63 => "00111111111001111010001111001001", 
    64 => "01101000000000000001001010101100", 65 => "00000100001000000110101000100100", 66 => "00100011110101000000101111100000", 67 => "10000111111100000100111010101000", 
    68 => "00000010111001000111010111111011", 69 => "10111110000111111000111111111111", 70 => "00111000110010100101100001001101", 71 => "00010000000100000110111001010011", 
    72 => "01111100011111011001001110010011", 73 => "00111111000011001011110111111011", 74 => "10100010000000010101111011100010", 75 => "00011111110001000010001001001110", 
    76 => "11111110000001111100101011111111", 77 => "11100001000000010110101001111101", 78 => "10000011111111111000110101100000", 79 => "10111100000000011100111000000111", 
    80 => "11110000000000001110111010011111", 81 => "00101111111111111101011010010010", 82 => "11111000111111000010010011111101", 83 => "01110110000111110101111001101111", 
    84 => "11111000111110111100111100111111", 85 => "11111000110101001000101110011110", 86 => "01001011111101101000110001100010", 87 => "01000111100011011100111011101001", 
    88 => "11110101000011110100010001111111", 89 => "00000000111110101001001010101000", 90 => "11111111100010001011101010111101", 91 => "10100011010100000001111001010110", 
    92 => "01011000111111101011010100111011", 93 => "01111011111001001101110000010000", 94 => "00000111111111011101110101110000", 95 => "10110000010101100100101000110000", 
    96 => "01100101110011011101111101011000", 97 => "01100010001110111001000111111111", 98 => "01010101000000010100110100011110", 99 => "10001111101011100001001001101001", 
    100 => "10000001110000000010111000010111", 101 => "10011111000000000001011111111110", 102 => "11110111110000001101110110111111", 103 => "00001011111111001100111001100011", 
    104 => "00000100011110111011001110110100", 105 => "01100100001011111110100001111100", 106 => "11011001111111000001101000111111", 107 => "11011000010100100110110111100001", 
    108 => "00000100111111101000011011101000", 109 => "00000000100010100111000011000000", 110 => "11111110001101101110001111111111", 111 => "00000000110000000000011100010110", 
    112 => "10001011111111100011110101010001", 113 => "10000001001111100100011010100000", 114 => "11111111000010000110011111111111", 115 => "00000000110111000000000000100000", 
    116 => "01111111111111111100111101011111", 117 => "00000011111000001110111001000000", 118 => "00000010110101010000100010000100", 119 => "11111100000010010000010001111111", 
    120 => "11001000001011110010111000111001", 121 => "11110000001111100001001000110110", 122 => "11001100001100111110010101111100", 123 => "11111001000100001111001010111100", 
    124 => "11010110100001010010101110001011", 125 => "10110111101011111001011101111101", 126 => "00000000000000000010110011000010", 127 => "11111110001000010100011101111111");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

