[2025-09-17 04:20:48] START suite=qualcomm_srv trace=srv696_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv696_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2602409 heartbeat IPC: 3.843 cumulative IPC: 3.843 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5051187 heartbeat IPC: 4.084 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5051187 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5051187 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14172927 heartbeat IPC: 1.096 cumulative IPC: 1.096 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23324526 heartbeat IPC: 1.093 cumulative IPC: 1.094 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 32377855 heartbeat IPC: 1.105 cumulative IPC: 1.098 (Simulation time: 00 hr 04 min 45 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 41498875 heartbeat IPC: 1.096 cumulative IPC: 1.097 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 50582102 heartbeat IPC: 1.101 cumulative IPC: 1.098 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 59671725 heartbeat IPC: 1.1 cumulative IPC: 1.098 (Simulation time: 00 hr 08 min 17 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 68695030 heartbeat IPC: 1.108 cumulative IPC: 1.1 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 77784489 heartbeat IPC: 1.1 cumulative IPC: 1.1 (Simulation time: 00 hr 10 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv696_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 86924048 heartbeat IPC: 1.094 cumulative IPC: 1.099 (Simulation time: 00 hr 11 min 34 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 91009663 cumulative IPC: 1.099 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 91009663 cumulative IPC: 1.099 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv696_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.099 instructions: 100000003 cycles: 91009663
CPU 0 Branch Prediction Accuracy: 90.95% MPKI: 15.92 Average ROB Occupancy at Mispredict: 25.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3812
BRANCH_INDIRECT: 0.4161
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.9169
BRANCH_INDIRECT_CALL: 0.602
BRANCH_RETURN: 0.6145


====Backend Stall Breakdown====
ROB_STALL: 88999
LQ_STALL: 0
SQ_STALL: 529379


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 147.2619
REPLAY_LOAD: 103.029854
NON_REPLAY_LOAD: 21.882675

== Total ==
ADDR_TRANS: 6185
REPLAY_LOAD: 6903
NON_REPLAY_LOAD: 75911

== Counts ==
ADDR_TRANS: 42
REPLAY_LOAD: 67
NON_REPLAY_LOAD: 3469

cpu0->cpu0_STLB TOTAL        ACCESS:    1869188 HIT:    1865096 MISS:       4092 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1869188 HIT:    1865096 MISS:       4092 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 216.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8311256 HIT:    7230360 MISS:    1080896 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6756886 HIT:    5822264 MISS:     934622 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     557683 HIT:     435913 MISS:     121770 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     989259 HIT:     971712 MISS:      17547 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7428 HIT:        471 MISS:       6957 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.96 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15020383 HIT:    8036433 MISS:    6983950 MSHR_MERGE:    1658523
cpu0->cpu0_L1I LOAD         ACCESS:   15020383 HIT:    8036433 MISS:    6983950 MSHR_MERGE:    1658523
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30497416 HIT:   27019651 MISS:    3477765 MSHR_MERGE:    1481195
cpu0->cpu0_L1D LOAD         ACCESS:   17138194 HIT:   15329751 MISS:    1808443 MSHR_MERGE:     376984
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13350905 HIT:   11689105 MISS:    1661800 MSHR_MERGE:    1104117
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8317 HIT:        795 MISS:       7522 MSHR_MERGE:         94
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.35 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12461813 HIT:   10545178 MISS:    1916635 MSHR_MERGE:     963980
cpu0->cpu0_ITLB LOAD         ACCESS:   12461813 HIT:   10545178 MISS:    1916635 MSHR_MERGE:     963980
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.063 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28927564 HIT:   27699655 MISS:    1227909 MSHR_MERGE:     311376
cpu0->cpu0_DTLB LOAD         ACCESS:   28927564 HIT:   27699655 MISS:    1227909 MSHR_MERGE:     311376
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.908 cycles
cpu0->LLC TOTAL        ACCESS:    1263662 HIT:    1213068 MISS:      50594 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     934622 HIT:     916223 MISS:      18399 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     121770 HIT:      93610 MISS:      28160 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     200313 HIT:     200091 MISS:        222 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6957 HIT:       3144 MISS:       3813 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3220
  ROW_BUFFER_MISS:      47149
  AVG DBUS CONGESTED CYCLE: 3.431
Channel 0 WQ ROW_BUFFER_HIT:        877
  ROW_BUFFER_MISS:      19863
  FULL:          0
Channel 0 REFRESHES ISSUED:       7585

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518431       445687        69699         2485
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          155          321          284
  STLB miss resolved @ L2C                0           31          100          215           81
  STLB miss resolved @ LLC                0          161          374         1507          604
  STLB miss resolved @ MEM                0            3          324         2215         2050

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164884        48946      1243008       164436          286
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           32           97           17
  STLB miss resolved @ L2C                0            5           59           33            4
  STLB miss resolved @ LLC                0           73          198          444           53
  STLB miss resolved @ MEM                0            0           68          198           35
[2025-09-17 04:33:30] END   suite=qualcomm_srv trace=srv696_ap (rc=0)
