

================================================================
== Vivado HLS Report for 'hls_cropping_strm'
================================================================
* Date:           Tue Jul 14 18:12:56 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        hls_cropping
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     15.18|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  125|  255|  126|  256| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |                                         |                              |  Latency  |  Interval | Pipeline|
        |                 Instance                |            Module            | min | max | min | max |   Type  |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |grp_hls_cropping_strm_Block_proc_fu_295  |hls_cropping_strm_Block_proc  |  125|  255|  125|  255|   none  |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    6114|   4430|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    6115|   4430|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       5|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+------+------+
    |             Instance            |            Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+------------------------------+---------+-------+------+------+
    |hls_cropping_strm_Block_proc_U0  |hls_cropping_strm_Block_proc  |        0|      0|  6114|  4430|
    +---------------------------------+------------------------------+---------+-------+------+------+
    |Total                            |                              |        0|      0|  6114|  4430|
    +---------------------------------+------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------+---+----+-----+-----------+
    |  Name | FF| LUT| Bits| Const Bits|
    +-------+---+----+-----+-----------+
    |ap_CS  |  1|   0|    1|          0|
    +-------+---+----+-----+-----------+
    |Total  |  1|   0|    1|          0|
    +-------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+------------------+-----+-----+--------------+-------------------+--------------+
|src_TDATA         |  in |    8|     axis     |    src_V_data_V   |    pointer   |
|src_TKEEP         |  in |    1|     axis     |    src_V_keep_V   |    pointer   |
|src_TSTRB         |  in |    1|     axis     |    src_V_strb_V   |    pointer   |
|src_TUSER         |  in |    1|     axis     |    src_V_user_V   |    pointer   |
|src_TLAST         |  in |    1|     axis     |    src_V_last_V   |    pointer   |
|src_TID           |  in |    1|     axis     |     src_V_id_V    |    pointer   |
|src_TDEST         |  in |    1|     axis     |    src_V_dest_V   |    pointer   |
|src_TVALID        |  in |    1|     axis     |    src_V_dest_V   |    pointer   |
|src_TREADY        | out |    1|     axis     |    src_V_dest_V   |    pointer   |
|dst_V_V_TDATA     | out |   16|     axis     |      dst_V_V      |    pointer   |
|dst_V_V_TVALID    | out |    1|     axis     |      dst_V_V      |    pointer   |
|dst_V_V_TREADY    |  in |    1|     axis     |      dst_V_V      |    pointer   |
|dst_valid         | out |    1|    ap_vld    |     dst_valid     |    pointer   |
|dst_valid_ap_vld  | out |    1|    ap_vld    |     dst_valid     |    pointer   |
|sof_sig           | out |    1|    ap_vld    |      sof_sig      |    pointer   |
|sof_sig_ap_vld    | out |    1|    ap_vld    |      sof_sig      |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_none | hls_cropping_strm | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none | hls_cropping_strm | return value |
+------------------+-----+-----+--------------+-------------------+--------------+

