Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: DECSTAGE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DECSTAGE.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DECSTAGE"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DECSTAGE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/regist.vhd" into library work
Parsing entity <regist>.
Parsing architecture <regist> of entity <regist>.
Parsing VHDL file "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/mux_32to1.vhd" into library work
Parsing entity <mux_32to1>.
Parsing architecture <multiplexer> of entity <mux_32to1>.
Parsing VHDL file "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/decoder_5to32.vhd" into library work
Parsing entity <decoder_5to32>.
Parsing architecture <decoder> of entity <decoder_5to32>.
Parsing VHDL file "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/register_file.vhd" into library work
Parsing entity <register_file>.
Parsing architecture <register_file> of entity <register_file>.
Parsing VHDL file "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/mux_2to1_5bit.vhd" into library work
Parsing entity <mux_2to1_5bit>.
Parsing architecture <multiplexer> of entity <mux_2to1_5bit>.
Parsing VHDL file "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/mux_2to1.vhd" into library work
Parsing entity <mux_2to1>.
Parsing architecture <multiplexer> of entity <mux_2to1>.
Parsing VHDL file "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/immed_extender.vhd" into library work
Parsing entity <immed_extender>.
Parsing architecture <extender> of entity <immed_extender>.
Parsing VHDL file "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/DECSTAGE.vhd" into library work
Parsing entity <DECSTAGE>.
Parsing architecture <dec_stage> of entity <decstage>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DECSTAGE> (architecture <dec_stage>) from library <work>.

Elaborating entity <mux_2to1> (architecture <multiplexer>) from library <work>.

Elaborating entity <mux_2to1_5bit> (architecture <multiplexer>) from library <work>.

Elaborating entity <immed_extender> (architecture <extender>) from library <work>.

Elaborating entity <register_file> (architecture <register_file>) from library <work>.

Elaborating entity <regist> (architecture <regist>) from library <work>.

Elaborating entity <decoder_5to32> (architecture <decoder>) from library <work>.

Elaborating entity <mux_32to1> (architecture <multiplexer>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DECSTAGE>.
    Related source file is "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/DECSTAGE.vhd".
WARNING:Xst:647 - Input <Instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RF_WrEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <DECSTAGE> synthesized.

Synthesizing Unit <mux_2to1>.
    Related source file is "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/mux_2to1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2to1> synthesized.

Synthesizing Unit <mux_2to1_5bit>.
    Related source file is "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/mux_2to1_5bit.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2to1_5bit> synthesized.

Synthesizing Unit <immed_extender>.
    Related source file is "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/immed_extender.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <extended> created at line 40.
    Summary:
	inferred   1 Multiplexer(s).
Unit <immed_extender> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/register_file.vhd".
    Summary:
	no macro.
Unit <register_file> synthesized.

Synthesizing Unit <regist>.
    Related source file is "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/regist.vhd".
    Found 32-bit register for signal <Dataout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <regist> synthesized.

Synthesizing Unit <decoder_5to32>.
    Related source file is "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/decoder_5to32.vhd".
    Found 32-bit shifter logical left for signal <Aout> created at line 27
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <decoder_5to32> synthesized.

Synthesizing Unit <mux_32to1>.
    Related source file is "/home/carioca/Desktop/comp_arch_help/HPY302_LAB/mux_32to1.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <Dataout> created at line 69.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32to1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 5
 32-bit 2-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <Dataout_31> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_30> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_29> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_28> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_27> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_26> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_25> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_24> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_23> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_22> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_21> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_20> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_19> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_18> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_17> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_16> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_15> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_14> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_13> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_12> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_11> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_10> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_9> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_8> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_7> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_6> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_5> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_4> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_3> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_2> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_1> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dataout_0> (without init value) has a constant value of 0 in block <register_generator[0].registers>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 5
 32-bit 2-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <regist> ...

Optimizing unit <DECSTAGE> ...

Optimizing unit <register_file> ...
WARNING:Xst:1710 - FF/Latch <RF/register_generator[0].registers/Dataout_0> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_1> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_2> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_3> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_4> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_5> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_6> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_7> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_8> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_9> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_10> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_11> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_12> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_13> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_14> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_15> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_16> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_17> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_18> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_19> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_20> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_21> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_22> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_23> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_24> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_25> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_26> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_27> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_28> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_29> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_30> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF/register_generator[0].registers/Dataout_31> (without init value) has a constant value of 0 in block <DECSTAGE>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DECSTAGE, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 992
 Flip-Flops                                            : 992

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DECSTAGE.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 805
#      GND                         : 1
#      LUT3                        : 39
#      LUT4                        : 30
#      LUT5                        : 31
#      LUT6                        : 640
#      MUXF7                       : 64
# FlipFlops/Latches                : 992
#      FDRE                        : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 190
#      IBUF                        : 94
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             992  out of  126800     0%  
 Number of Slice LUTs:                  740  out of  63400     1%  
    Number used as Logic:               740  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1122
   Number with an unused Flip Flop:     130  out of   1122    11%  
   Number with an unused LUT:           382  out of   1122    34%  
   Number of fully used LUT-FF pairs:   610  out of   1122    54%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                         198
 Number of bonded IOBs:                 191  out of    210    90%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 992   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 1.369ns
   Maximum output required time after clock: 2.230ns
   Maximum combinational path delay: 2.771ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 7936 / 1984
-------------------------------------------------------------------------
Offset:              1.369ns (Levels of Logic = 2)
  Source:            Instr<16> (PAD)
  Destination:       RF/register_generator[31].registers/Dataout_31 (FF)
  Destination Clock: Clk rising

  Data Path: Instr<16> to RF/register_generator[31].registers/Dataout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.790  Instr_16_IBUF (Instr_16_IBUF)
     LUT5:I0->O           32   0.097   0.386  RF/Sh941 (RF/Sh94)
     FDRE:CE                   0.095          RF/register_generator[30].registers/Dataout_0
    ----------------------------------------
    Total                      1.369ns (0.193ns logic, 1.176ns route)
                                       (14.1% logic, 85.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1984 / 64
-------------------------------------------------------------------------
Offset:              2.230ns (Levels of Logic = 4)
  Source:            RF/register_generator[26].registers/Dataout_31 (FF)
  Destination:       RF_A<31> (PAD)
  Source Clock:      Clk rising

  Data Path: RF/register_generator[26].registers/Dataout_31 to RF_A<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.561  RF/register_generator[26].registers/Dataout_31 (RF/register_generator[26].registers/Dataout_31)
     LUT6:I2->O            1   0.097   0.556  RF/mux2/Mmux_Dataout_873 (RF/mux2/Mmux_Dataout_873)
     LUT6:I2->O            1   0.097   0.000  RF/mux2/Mmux_Dataout_324 (RF/mux2/Mmux_Dataout_324)
     MUXF7:I1->O           1   0.279   0.279  RF/mux2/Mmux_Dataout_2_f7_23 (RF_B_31_OBUF)
     OBUF:I->O                 0.000          RF_B_31_OBUF (RF_B<31>)
    ----------------------------------------
    Total                      2.230ns (0.834ns logic, 1.396ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2814 / 96
-------------------------------------------------------------------------
Delay:               2.771ns (Levels of Logic = 6)
  Source:            RF_B_sel (PAD)
  Destination:       RF_B<31> (PAD)

  Data Path: RF_B_sel to RF_B<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.530  RF_B_sel_IBUF (RF_B_sel_IBUF)
     LUT3:I0->O          256   0.097   0.834  Instr_mux/Mmux_Dataout21 (read_register_2<1>)
     LUT6:I0->O            1   0.097   0.556  RF/mux2/Mmux_Dataout_81 (RF/mux2/Mmux_Dataout_81)
     LUT6:I2->O            1   0.097   0.000  RF/mux2/Mmux_Dataout_3 (RF/mux2/Mmux_Dataout_3)
     MUXF7:I1->O           1   0.279   0.279  RF/mux2/Mmux_Dataout_2_f7 (RF_B_0_OBUF)
     OBUF:I->O                 0.000          RF_B_0_OBUF (RF_B<0>)
    ----------------------------------------
    Total                      2.771ns (0.571ns logic, 2.200ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.03 secs
 
--> 


Total memory usage is 500556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    0 (   0 filtered)

