---
title: Introduction
taxonomy:
    category:
        - docs
child_type: docs
---

### Chapter 0

# Introduction

A VHDL and Verilog Processor designed for academic purposes and future potential as a soft-core processor build for space

STEPS:
* EDAplayground for a System Verilog test bench and DUT
* Have test bench use UVM
* Move test bnech and DUT to open source software COCOTB, IVerilog, and GHDL
* Compare options

## Schedule
|#|Title|Progress|Hourse|Due Date|
|---|---|-------|---|---|
|1.| EDA Plyaground Simple Project| [==>--------]| 3 hours|  Due March 3|
