// Seed: 3767855572
module module_0;
  tri1 id_1 = 1;
  assign id_1 = id_2;
  wire id_4;
  assign id_2 = 1;
  tri1 id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    input wor id_1,
    output wor id_2,
    output supply0 id_3
    , id_15,
    output wand id_4,
    output wand id_5,
    input supply0 id_6,
    input tri id_7,
    output tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply0 id_12,
    input wand id_13
);
  id_16(
      .id_0(id_1), .id_1(1), .id_2(id_4)
  );
endmodule
module module_3 (
    input supply1 id_0,
    input tri id_1,
    output uwire id_2
);
  wor   id_4;
  uwire id_5;
  wire  id_6;
  module_2(
      id_2, id_0, id_2, id_2, id_2, id_2, id_1, id_0, id_2, id_1, id_1, id_2, id_1, id_1
  ); id_7(
      .id_0(id_5)
  );
  assign id_2 = 1'b0;
  wire id_8;
  assign id_5 = id_4 - 1;
  wire id_9;
endmodule
