abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 651082111
maxLevel = 4
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 16049010 us
--------------- round 2 ---------------
seed = 2542630896
maxLevel = 4
n1083 is replaced by n534 with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 26925056 us
--------------- round 3 ---------------
seed = 3040210685
maxLevel = 4
n755 is replaced by n485 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 42670704 us
--------------- round 4 ---------------
seed = 2811202913
maxLevel = 4
n728 is replaced by n727 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 57316316 us
--------------- round 5 ---------------
seed = 51051019
maxLevel = 4
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 73741092 us
--------------- round 6 ---------------
seed = 2968250302
maxLevel = 4
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 90023157 us
--------------- round 7 ---------------
seed = 143495751
maxLevel = 4
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 106550798 us
--------------- round 8 ---------------
seed = 202132383
maxLevel = 4
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 124612023 us
--------------- round 9 ---------------
seed = 14343544
maxLevel = 4
n379 is replaced by 308 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 142580351 us
--------------- round 10 ---------------
seed = 2623355392
maxLevel = 4
n470 is replaced by 234 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 159164580 us
--------------- round 11 ---------------
seed = 3842558255
maxLevel = 4
n463 is replaced by 210 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 176153679 us
--------------- round 12 ---------------
seed = 177691424
maxLevel = 4
n448 is replaced by 265 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 193054804 us
--------------- round 13 ---------------
seed = 3938964084
maxLevel = 4
n389 is replaced by 341 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2407_47.5.blif
time = 210594911 us
--------------- round 14 ---------------
seed = 1262824953
maxLevel = 4
n396 is replaced by 324 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2405_47.5.blif
time = 227258984 us
--------------- round 15 ---------------
seed = 1003909557
maxLevel = 4
n413 is replaced by 316 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2403_47.5.blif
time = 242996959 us
--------------- round 16 ---------------
seed = 3246710387
maxLevel = 4
n366 is replaced by 351 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit appNtk/c5315_16_0_2401_47.5.blif
time = 261695566 us
--------------- round 17 ---------------
seed = 280190282
maxLevel = 4
n422 is replaced by 206 with estimated error 0
error = 0
area = 2399
delay = 47.5
#gates = 948
output circuit appNtk/c5315_17_0_2399_47.5.blif
time = 276253626 us
--------------- round 18 ---------------
seed = 3960564727
maxLevel = 4
n426 is replaced by 257 with estimated error 0
error = 0
area = 2397
delay = 47.5
#gates = 947
output circuit appNtk/c5315_18_0_2397_47.5.blif
time = 290758671 us
--------------- round 19 ---------------
seed = 2150339098
maxLevel = 4
n434 is replaced by 226 with estimated error 0
error = 0
area = 2395
delay = 47.5
#gates = 946
output circuit appNtk/c5315_19_0_2395_47.5.blif
time = 308903111 us
--------------- round 20 ---------------
seed = 101139028
maxLevel = 4
n441 is replaced by 281 with estimated error 0
error = 0
area = 2393
delay = 47.5
#gates = 945
output circuit appNtk/c5315_20_0_2393_47.5.blif
time = 323177479 us
--------------- round 21 ---------------
seed = 2278632553
maxLevel = 4
n455 is replaced by 273 with estimated error 0
error = 0
area = 2391
delay = 47.5
#gates = 944
output circuit appNtk/c5315_21_0_2391_47.5.blif
time = 337495050 us
--------------- round 22 ---------------
seed = 4279057548
maxLevel = 4
n477 is replaced by 218 with estimated error 0
error = 0
area = 2389
delay = 47.5
#gates = 943
output circuit appNtk/c5315_22_0_2389_47.5.blif
time = 350343066 us
--------------- round 23 ---------------
seed = 2385934024
maxLevel = 4
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2387
delay = 47.5
#gates = 942
output circuit appNtk/c5315_23_0_2387_47.5.blif
time = 363781817 us
--------------- round 24 ---------------
seed = 643274699
maxLevel = 4
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 941
output circuit appNtk/c5315_24_0_2386_47.5.blif
time = 374447333 us
--------------- round 25 ---------------
seed = 1077629747
maxLevel = 4
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 941
output circuit appNtk/c5315_25_0_2385_47.4.blif
time = 390129705 us
--------------- round 26 ---------------
seed = 957990731
maxLevel = 4
n799 is replaced by n534 with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 940
output circuit appNtk/c5315_26_0_2384_47.4.blif
time = 404196786 us
--------------- round 27 ---------------
seed = 3230951235
maxLevel = 4
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 418124867 us
--------------- round 28 ---------------
seed = 331487409
maxLevel = 4
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 429688752 us
--------------- round 29 ---------------
seed = 1419240832
maxLevel = 4
n784 is replaced by n520 with estimated error 0.00098
error = 0.00098
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00098_2371_47.4.blif
time = 438287849 us
--------------- round 30 ---------------
seed = 3739535859
maxLevel = 4
n809 is replaced by n554 with estimated error 0.00192
error = 0.00192
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00192_2362_47.4.blif
time = 445858056 us
--------------- round 31 ---------------
seed = 1549337637
maxLevel = 4
n938 is replaced by zero with estimated error 0.00409
error = 0.00409
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00409_2351_47.4.blif
time = 451475030 us
--------------- round 32 ---------------
seed = 3628762260
maxLevel = 4
n787 is replaced by n594 with inverter with estimated error 0.00561
error = 0.00561
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00561_2346_47.4.blif
time = 457561312 us
--------------- round 33 ---------------
seed = 2403744542
maxLevel = 4
n794 is replaced by zero with estimated error 0.00536
error = 0.00536
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.00536_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 463920394 us
--------------- round 34 ---------------
seed = 293706509
maxLevel = 4
n521 is replaced by zero with estimated error 0.00644
error = 0.00644
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00644_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 471086949 us
--------------- round 35 ---------------
seed = 1720191239
maxLevel = 4
n522 is replaced by zero with estimated error 0.00619
error = 0.00619
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00619_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 477732807 us
--------------- round 36 ---------------
seed = 3348676158
maxLevel = 4
n558 is replaced by zero with estimated error 0.00631
error = 0.00631
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00631_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 484599601 us
--------------- round 37 ---------------
seed = 4193423198
maxLevel = 4
n810 is replaced by zero with estimated error 0.00717
error = 0.00717
area = 2331
delay = 47.4
#gates = 920
output circuit appNtk/c5315_37_0.00717_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 491548695 us
--------------- round 38 ---------------
seed = 792671771
maxLevel = 4
n555 is replaced by zero with estimated error 0.00848
error = 0.00848
area = 2324
delay = 47.4
#gates = 917
output circuit appNtk/c5315_38_0.00848_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 498149527 us
--------------- round 39 ---------------
seed = 3126364827
maxLevel = 4
n556 is replaced by zero with estimated error 0.00829
error = 0.00829
area = 2323
delay = 47.4
#gates = 916
output circuit appNtk/c5315_39_0.00829_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 502847569 us
--------------- round 40 ---------------
seed = 351978039
maxLevel = 4
n557 is replaced by zero with estimated error 0.00803
error = 0.00803
area = 2322
delay = 47.4
#gates = 915
output circuit appNtk/c5315_40_0.00803_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 508075054 us
--------------- round 41 ---------------
seed = 2921811341
maxLevel = 4
n785 is replaced by n593 with estimated error 0.00934
error = 0.00934
area = 2321
delay = 47.4
#gates = 914
output circuit appNtk/c5315_41_0.00934_2321_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 513491271 us
--------------- round 42 ---------------
seed = 2131815537
maxLevel = 4
n781 is replaced by n593 with estimated error 0.00998
error = 0.00998
area = 2319
delay = 47.4
#gates = 913
output circuit appNtk/c5315_42_0.00998_2319_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 518945704 us
--------------- round 43 ---------------
seed = 2614228850
maxLevel = 4
exceed error bound
