#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c99280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c8a4a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c9a540 .functor NOT 1, L_0x1cd2df0, C4<0>, C4<0>, C4<0>;
L_0x1cd2b50 .functor XOR 1, L_0x1cd29f0, L_0x1cd2ab0, C4<0>, C4<0>;
L_0x1cd2ce0 .functor XOR 1, L_0x1cd2b50, L_0x1cd2c10, C4<0>, C4<0>;
v0x1ccfeb0_0 .net *"_ivl_10", 0 0, L_0x1cd2c10;  1 drivers
v0x1ccffb0_0 .net *"_ivl_12", 0 0, L_0x1cd2ce0;  1 drivers
v0x1cd0090_0 .net *"_ivl_2", 0 0, L_0x1cd2950;  1 drivers
v0x1cd0150_0 .net *"_ivl_4", 0 0, L_0x1cd29f0;  1 drivers
v0x1cd0230_0 .net *"_ivl_6", 0 0, L_0x1cd2ab0;  1 drivers
v0x1cd0360_0 .net *"_ivl_8", 0 0, L_0x1cd2b50;  1 drivers
v0x1cd0440_0 .var "clk", 0 0;
v0x1cd04e0_0 .net "f_dut", 0 0, L_0x1cd2550;  1 drivers
v0x1cd0580_0 .net "f_ref", 0 0, L_0x1cd1660;  1 drivers
v0x1cd0620_0 .var/2u "stats1", 159 0;
v0x1cd06c0_0 .var/2u "strobe", 0 0;
v0x1cd0760_0 .net "tb_match", 0 0, L_0x1cd2df0;  1 drivers
v0x1cd0820_0 .net "tb_mismatch", 0 0, L_0x1c9a540;  1 drivers
v0x1cd08e0_0 .net "wavedrom_enable", 0 0, v0x1cce4f0_0;  1 drivers
v0x1cd0980_0 .net "wavedrom_title", 511 0, v0x1cce5b0_0;  1 drivers
v0x1cd0a50_0 .net "x1", 0 0, v0x1cce670_0;  1 drivers
v0x1cd0af0_0 .net "x2", 0 0, v0x1cce710_0;  1 drivers
v0x1cd0ca0_0 .net "x3", 0 0, v0x1cce800_0;  1 drivers
L_0x1cd2950 .concat [ 1 0 0 0], L_0x1cd1660;
L_0x1cd29f0 .concat [ 1 0 0 0], L_0x1cd1660;
L_0x1cd2ab0 .concat [ 1 0 0 0], L_0x1cd2550;
L_0x1cd2c10 .concat [ 1 0 0 0], L_0x1cd1660;
L_0x1cd2df0 .cmp/eeq 1, L_0x1cd2950, L_0x1cd2ce0;
S_0x1ca22b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1c8a4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1c8e630 .functor NOT 1, v0x1cce800_0, C4<0>, C4<0>, C4<0>;
L_0x1ca2cf0 .functor AND 1, L_0x1c8e630, v0x1cce710_0, C4<1>, C4<1>;
L_0x1c9a5b0 .functor NOT 1, v0x1cce670_0, C4<0>, C4<0>, C4<0>;
L_0x1cd0f40 .functor AND 1, L_0x1ca2cf0, L_0x1c9a5b0, C4<1>, C4<1>;
L_0x1cd1010 .functor NOT 1, v0x1cce800_0, C4<0>, C4<0>, C4<0>;
L_0x1cd1080 .functor AND 1, L_0x1cd1010, v0x1cce710_0, C4<1>, C4<1>;
L_0x1cd1130 .functor AND 1, L_0x1cd1080, v0x1cce670_0, C4<1>, C4<1>;
L_0x1cd11f0 .functor OR 1, L_0x1cd0f40, L_0x1cd1130, C4<0>, C4<0>;
L_0x1cd1350 .functor NOT 1, v0x1cce710_0, C4<0>, C4<0>, C4<0>;
L_0x1cd13c0 .functor AND 1, v0x1cce800_0, L_0x1cd1350, C4<1>, C4<1>;
L_0x1cd14e0 .functor AND 1, L_0x1cd13c0, v0x1cce670_0, C4<1>, C4<1>;
L_0x1cd1550 .functor OR 1, L_0x1cd11f0, L_0x1cd14e0, C4<0>, C4<0>;
L_0x1cd16d0 .functor AND 1, v0x1cce800_0, v0x1cce710_0, C4<1>, C4<1>;
L_0x1cd1740 .functor AND 1, L_0x1cd16d0, v0x1cce670_0, C4<1>, C4<1>;
L_0x1cd1660 .functor OR 1, L_0x1cd1550, L_0x1cd1740, C4<0>, C4<0>;
v0x1c9a7b0_0 .net *"_ivl_0", 0 0, L_0x1c8e630;  1 drivers
v0x1c9a850_0 .net *"_ivl_10", 0 0, L_0x1cd1080;  1 drivers
v0x1c8e6a0_0 .net *"_ivl_12", 0 0, L_0x1cd1130;  1 drivers
v0x1ccce50_0 .net *"_ivl_14", 0 0, L_0x1cd11f0;  1 drivers
v0x1cccf30_0 .net *"_ivl_16", 0 0, L_0x1cd1350;  1 drivers
v0x1ccd060_0 .net *"_ivl_18", 0 0, L_0x1cd13c0;  1 drivers
v0x1ccd140_0 .net *"_ivl_2", 0 0, L_0x1ca2cf0;  1 drivers
v0x1ccd220_0 .net *"_ivl_20", 0 0, L_0x1cd14e0;  1 drivers
v0x1ccd300_0 .net *"_ivl_22", 0 0, L_0x1cd1550;  1 drivers
v0x1ccd470_0 .net *"_ivl_24", 0 0, L_0x1cd16d0;  1 drivers
v0x1ccd550_0 .net *"_ivl_26", 0 0, L_0x1cd1740;  1 drivers
v0x1ccd630_0 .net *"_ivl_4", 0 0, L_0x1c9a5b0;  1 drivers
v0x1ccd710_0 .net *"_ivl_6", 0 0, L_0x1cd0f40;  1 drivers
v0x1ccd7f0_0 .net *"_ivl_8", 0 0, L_0x1cd1010;  1 drivers
v0x1ccd8d0_0 .net "f", 0 0, L_0x1cd1660;  alias, 1 drivers
v0x1ccd990_0 .net "x1", 0 0, v0x1cce670_0;  alias, 1 drivers
v0x1ccda50_0 .net "x2", 0 0, v0x1cce710_0;  alias, 1 drivers
v0x1ccdb10_0 .net "x3", 0 0, v0x1cce800_0;  alias, 1 drivers
S_0x1ccdc50 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1c8a4a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1cce430_0 .net "clk", 0 0, v0x1cd0440_0;  1 drivers
v0x1cce4f0_0 .var "wavedrom_enable", 0 0;
v0x1cce5b0_0 .var "wavedrom_title", 511 0;
v0x1cce670_0 .var "x1", 0 0;
v0x1cce710_0 .var "x2", 0 0;
v0x1cce800_0 .var "x3", 0 0;
E_0x1c9d120/0 .event negedge, v0x1cce430_0;
E_0x1c9d120/1 .event posedge, v0x1cce430_0;
E_0x1c9d120 .event/or E_0x1c9d120/0, E_0x1c9d120/1;
E_0x1c9ceb0 .event negedge, v0x1cce430_0;
E_0x1c879f0 .event posedge, v0x1cce430_0;
S_0x1ccdf30 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1ccdc50;
 .timescale -12 -12;
v0x1cce130_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cce230 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1ccdc50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cce900 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1c8a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1cd1970 .functor NOT 1, v0x1cce800_0, C4<0>, C4<0>, C4<0>;
L_0x1cd1af0 .functor AND 1, L_0x1cd1970, v0x1cce710_0, C4<1>, C4<1>;
L_0x1cd1ce0 .functor NOT 1, v0x1cce670_0, C4<0>, C4<0>, C4<0>;
L_0x1cd1e60 .functor AND 1, L_0x1cd1af0, L_0x1cd1ce0, C4<1>, C4<1>;
L_0x1cd1fa0 .functor NOT 1, v0x1cce800_0, C4<0>, C4<0>, C4<0>;
L_0x1cd2010 .functor AND 1, L_0x1cd1fa0, v0x1cce710_0, C4<1>, C4<1>;
L_0x1cd2110 .functor AND 1, L_0x1cd2010, v0x1cce670_0, C4<1>, C4<1>;
L_0x1cd21d0 .functor NOT 1, v0x1cce710_0, C4<0>, C4<0>, C4<0>;
L_0x1cd2290 .functor AND 1, v0x1cce800_0, L_0x1cd21d0, C4<1>, C4<1>;
L_0x1cd2350 .functor AND 1, L_0x1cd2290, v0x1cce670_0, C4<1>, C4<1>;
L_0x1cd2470 .functor AND 1, v0x1cce800_0, v0x1cce710_0, C4<1>, C4<1>;
L_0x1cd24e0 .functor AND 1, L_0x1cd2470, v0x1cce670_0, C4<1>, C4<1>;
L_0x1cd25c0 .functor OR 1, L_0x1cd1e60, L_0x1cd2110, C4<0>, C4<0>;
L_0x1cd26d0 .functor OR 1, L_0x1cd25c0, L_0x1cd2350, C4<0>, C4<0>;
L_0x1cd2550 .functor OR 1, L_0x1cd26d0, L_0x1cd24e0, C4<0>, C4<0>;
v0x1cceb10_0 .net *"_ivl_0", 0 0, L_0x1cd1970;  1 drivers
v0x1ccebf0_0 .net *"_ivl_10", 0 0, L_0x1cd2010;  1 drivers
v0x1ccecd0_0 .net *"_ivl_14", 0 0, L_0x1cd21d0;  1 drivers
v0x1ccedc0_0 .net *"_ivl_16", 0 0, L_0x1cd2290;  1 drivers
v0x1cceea0_0 .net *"_ivl_2", 0 0, L_0x1cd1af0;  1 drivers
v0x1ccefd0_0 .net *"_ivl_20", 0 0, L_0x1cd2470;  1 drivers
v0x1ccf0b0_0 .net *"_ivl_24", 0 0, L_0x1cd25c0;  1 drivers
v0x1ccf190_0 .net *"_ivl_26", 0 0, L_0x1cd26d0;  1 drivers
v0x1ccf270_0 .net *"_ivl_4", 0 0, L_0x1cd1ce0;  1 drivers
v0x1ccf3e0_0 .net *"_ivl_8", 0 0, L_0x1cd1fa0;  1 drivers
v0x1ccf4c0_0 .net "condition1", 0 0, L_0x1cd1e60;  1 drivers
v0x1ccf580_0 .net "condition2", 0 0, L_0x1cd2110;  1 drivers
v0x1ccf640_0 .net "condition3", 0 0, L_0x1cd2350;  1 drivers
v0x1ccf700_0 .net "condition4", 0 0, L_0x1cd24e0;  1 drivers
v0x1ccf7c0_0 .net "f", 0 0, L_0x1cd2550;  alias, 1 drivers
v0x1ccf880_0 .net "x1", 0 0, v0x1cce670_0;  alias, 1 drivers
v0x1ccf920_0 .net "x2", 0 0, v0x1cce710_0;  alias, 1 drivers
v0x1ccfb20_0 .net "x3", 0 0, v0x1cce800_0;  alias, 1 drivers
S_0x1ccfc90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1c8a4a0;
 .timescale -12 -12;
E_0x1c9d370 .event anyedge, v0x1cd06c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cd06c0_0;
    %nor/r;
    %assign/vec4 v0x1cd06c0_0, 0;
    %wait E_0x1c9d370;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ccdc50;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cce670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cce710_0, 0;
    %assign/vec4 v0x1cce800_0, 0;
    %wait E_0x1c9ceb0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c879f0;
    %load/vec4 v0x1cce800_0;
    %load/vec4 v0x1cce710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1cce670_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1cce670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cce710_0, 0;
    %assign/vec4 v0x1cce800_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c9ceb0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cce230;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c9d120;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1cce670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cce710_0, 0;
    %assign/vec4 v0x1cce800_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c8a4a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd0440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cd06c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c8a4a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cd0440_0;
    %inv;
    %store/vec4 v0x1cd0440_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c8a4a0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cce430_0, v0x1cd0820_0, v0x1cd0ca0_0, v0x1cd0af0_0, v0x1cd0a50_0, v0x1cd0580_0, v0x1cd04e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c8a4a0;
T_7 ;
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c8a4a0;
T_8 ;
    %wait E_0x1c9d120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd0620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0620_0, 4, 32;
    %load/vec4 v0x1cd0760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0620_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cd0620_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0620_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cd0580_0;
    %load/vec4 v0x1cd0580_0;
    %load/vec4 v0x1cd04e0_0;
    %xor;
    %load/vec4 v0x1cd0580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0620_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cd0620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cd0620_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/truthtable1/iter0/response51/top_module.sv";
