# VM definition
#
# (c) Mit authors 1994-2019
#
# The package is distributed under the MIT/X11 License.
#
# THIS PROGRAM IS PROVIDED AS IS, WITH NO WARRANTY. USE IS AT THE USERâ€™S
# RISK.

import os
from enum import Enum, IntEnum, unique

import yaml

from .autonumber import AutoNumber
from .code_util import Code
from .instruction import InstructionEnum


with open(os.path.join(os.path.dirname(__file__), 'mit_spec.yaml')) as f:
    spec = yaml.safe_load(f.read())


class RegisterEnum(AutoNumber):
    def __init__(self, read_only=False, type='mit_uword'):
        self.read_only = read_only
        self.type = type

register = {r: () for r in spec['Register']}
register.update({
    # Registers that are not part of the spec
    'memory': (True, 'mit_word *'),
    'stack': (True, 'mit_word * restrict'),
    'memory_bytes': (True,),
    'stack_words': (True,),
})
Register = unique(RegisterEnum('Register', register))
Register.__doc__ = 'VM registers.'

MitErrorCode = unique(IntEnum('MitErrorCode', spec['ErrorCode']))

def instruction_enum(enum_name, docstring, spec, code):
    enum = unique(InstructionEnum(
        enum_name,
        ((
            name,
            (i['opcode'], (i['args'], i['results']), code[name],
             i.get('terminal', False)),
        ) for name, i in spec.items())
    ))
    enum.__doc__ = docstring
    return enum

Instruction = instruction_enum(
    'Instruction',
    'VM instruction opcodes.',
    spec['Instruction'],
    {
        'NEXT': Code('DO_NEXT;'),

        'JUMP': Code('''\
            S->pc = (mit_uword)addr;
            CHECK_ALIGNED(S->pc);
            DO_NEXT;'''
        ),

        'JUMPZ': Code('''\
            if (flag == 0) {
                S->pc = (mit_uword)addr;
                CHECK_ALIGNED(S->pc);
                DO_NEXT;
            }
        '''),

        'CALL': Code('''\
            ret_addr = S->pc;
            S->pc = (mit_uword)addr;
            CHECK_ALIGNED(S->pc);
            DO_NEXT;'''
        ),

        'POP': Code(),
        'DUP': Code(),
        'SWAP': Code(),

        'PUSH_STACK_DEPTH': Code('n = S->stack_depth;'),

        'LOAD': Code('''\
            int ret = load(S->memory, S->memory_bytes, addr, size, &x);
            if (ret != 0) {
                S->bad = addr;
                RAISE(ret);
            }'''
        ),

        'STORE': Code('''\
            int ret = store(S->memory, S->memory_bytes, addr, size, x);
            if (ret != 0) {
                S->bad = addr;
                RAISE(ret);
            }'''
        ),

        'LIT': Code('FETCH_PC(n);'),

        'LIT_PC_REL': Code('''\
            FETCH_PC(n);
            n += S->pc - MIT_WORD_BYTES;'''
        ),

        'LIT_0': Code(),
        'LIT_1': Code(),
        'LIT_2': Code(),
        'LIT_3': Code(),

        'LT': Code('flag = a < b;'),
        'ULT': Code('flag = (mit_uword)a < (mit_uword)b;'),

        'NEGATE': Code('r = -a;'),
        'ADD': Code('r = a + b;'),
        'MUL': Code('r = a * b;'),

        'DIVMOD': Code('''\
            if (b == 0)
              RAISE(MIT_ERROR_DIVISION_BY_ZERO);
            q = a / b;
            r = a % b;'''
        ),

        'UDIVMOD': Code('''\
            if (b == 0)
              RAISE(MIT_ERROR_DIVISION_BY_ZERO);
            q = (mit_word)((mit_uword)a / (mit_uword)b);
            r = (mit_word)((mit_uword)a % (mit_uword)b);'''
        ),

        'NOT': Code('r = ~x;'),
            'AND': Code('r = x & y;'),
            'OR': Code('r = x | y;'),
            'XOR': Code('r = x ^ y;'),

        'LSHIFT': Code('r = n < (mit_word)MIT_WORD_BIT ? x << n : 0;'),
            'RSHIFT': Code('''\
            r = n < (mit_word)MIT_WORD_BIT ?
                (mit_word)((mit_uword)x >> n) : 0;'''
            ),
            'ARSHIFT': Code('r = ARSHIFT(x, n);'),

        'SIGN_EXTEND': Code('''\
            n2 = n1 << (MIT_WORD_BYTES - (1 << size)) * MIT_BYTE_BIT;
            n2 = ARSHIFT(n2, (MIT_WORD_BYTES - (1 << size)) * MIT_BYTE_BIT);'''
        ),
    },
)

InternalExtraInstruction = instruction_enum(
    'InternalExtraInstruction',
    'Internal extra instruction opcodes.',
    spec['InternalExtraInstruction'],
    {
        'HALT': Code('RAISE(MIT_ERROR_HALT);'),
    },
)
