// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "test.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const int test::C_S_AXI_DATA_WIDTH = "100000";
const int test::C_S_AXI_WSTRB_WIDTH = "100";
const int test::C_S_AXI_ADDR_WIDTH = "100000";
const sc_logic test::ap_const_logic_1 = sc_dt::Log_1;
const int test::C_M_AXI_GMEM_USER_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int test::C_M_AXI_GMEM_PROT_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int test::C_M_AXI_GMEM_CACHE_VALUE = "11";
const int test::C_M_AXI_ID_WIDTH = "1";
const int test::C_M_AXI_ADDR_WIDTH = "100000";
const int test::C_M_AXI_DATA_WIDTH = "100000";
const int test::C_M_AXI_WSTRB_WIDTH = "100";
const int test::C_M_AXI_AWUSER_WIDTH = "1";
const int test::C_M_AXI_ARUSER_WIDTH = "1";
const int test::C_M_AXI_WUSER_WIDTH = "1";
const int test::C_M_AXI_RUSER_WIDTH = "1";
const int test::C_M_AXI_BUSER_WIDTH = "1";
const sc_logic test::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<2> test::ap_const_lv2_0 = "00";
const sc_lv<2> test::ap_const_lv2_1 = "1";
const sc_lv<1> test::ap_const_lv1_0 = "0";
const sc_lv<1> test::ap_const_lv1_1 = "1";
const sc_lv<32> test::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> test::ap_const_lv32_1 = "1";

test::test(sc_module_name name) : sc_module(name), mVcdFile(0) {
    test_control_s_axi_U = new test_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>("test_control_s_axi_U");
    test_control_s_axi_U->AWVALID(s_axi_control_AWVALID);
    test_control_s_axi_U->AWREADY(s_axi_control_AWREADY);
    test_control_s_axi_U->AWADDR(s_axi_control_AWADDR);
    test_control_s_axi_U->WVALID(s_axi_control_WVALID);
    test_control_s_axi_U->WREADY(s_axi_control_WREADY);
    test_control_s_axi_U->WDATA(s_axi_control_WDATA);
    test_control_s_axi_U->WSTRB(s_axi_control_WSTRB);
    test_control_s_axi_U->ARVALID(s_axi_control_ARVALID);
    test_control_s_axi_U->ARREADY(s_axi_control_ARREADY);
    test_control_s_axi_U->ARADDR(s_axi_control_ARADDR);
    test_control_s_axi_U->RVALID(s_axi_control_RVALID);
    test_control_s_axi_U->RREADY(s_axi_control_RREADY);
    test_control_s_axi_U->RDATA(s_axi_control_RDATA);
    test_control_s_axi_U->RRESP(s_axi_control_RRESP);
    test_control_s_axi_U->BVALID(s_axi_control_BVALID);
    test_control_s_axi_U->BREADY(s_axi_control_BREADY);
    test_control_s_axi_U->BRESP(s_axi_control_BRESP);
    test_control_s_axi_U->ACLK(ap_clk);
    test_control_s_axi_U->ARESET(ap_rst_n_inv);
    test_control_s_axi_U->ACLK_EN(ap_var_for_const0);
    test_control_s_axi_U->ap_start(ap_start);
    test_control_s_axi_U->interrupt(interrupt);
    test_control_s_axi_U->ap_ready(ap_ready);
    test_control_s_axi_U->ap_done(ap_done);
    test_control_s_axi_U->ap_idle(ap_idle);
    test_control_s_axi_U->input_image(input_image);
    test_control_s_axi_U->result(result);
    test_gmem_m_axi_U = new test_gmem_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>("test_gmem_m_axi_U");
    test_gmem_m_axi_U->AWVALID(m_axi_gmem_AWVALID);
    test_gmem_m_axi_U->AWREADY(m_axi_gmem_AWREADY);
    test_gmem_m_axi_U->AWADDR(m_axi_gmem_AWADDR);
    test_gmem_m_axi_U->AWID(m_axi_gmem_AWID);
    test_gmem_m_axi_U->AWLEN(m_axi_gmem_AWLEN);
    test_gmem_m_axi_U->AWSIZE(m_axi_gmem_AWSIZE);
    test_gmem_m_axi_U->AWBURST(m_axi_gmem_AWBURST);
    test_gmem_m_axi_U->AWLOCK(m_axi_gmem_AWLOCK);
    test_gmem_m_axi_U->AWCACHE(m_axi_gmem_AWCACHE);
    test_gmem_m_axi_U->AWPROT(m_axi_gmem_AWPROT);
    test_gmem_m_axi_U->AWQOS(m_axi_gmem_AWQOS);
    test_gmem_m_axi_U->AWREGION(m_axi_gmem_AWREGION);
    test_gmem_m_axi_U->AWUSER(m_axi_gmem_AWUSER);
    test_gmem_m_axi_U->WVALID(m_axi_gmem_WVALID);
    test_gmem_m_axi_U->WREADY(m_axi_gmem_WREADY);
    test_gmem_m_axi_U->WDATA(m_axi_gmem_WDATA);
    test_gmem_m_axi_U->WSTRB(m_axi_gmem_WSTRB);
    test_gmem_m_axi_U->WLAST(m_axi_gmem_WLAST);
    test_gmem_m_axi_U->WID(m_axi_gmem_WID);
    test_gmem_m_axi_U->WUSER(m_axi_gmem_WUSER);
    test_gmem_m_axi_U->ARVALID(m_axi_gmem_ARVALID);
    test_gmem_m_axi_U->ARREADY(m_axi_gmem_ARREADY);
    test_gmem_m_axi_U->ARADDR(m_axi_gmem_ARADDR);
    test_gmem_m_axi_U->ARID(m_axi_gmem_ARID);
    test_gmem_m_axi_U->ARLEN(m_axi_gmem_ARLEN);
    test_gmem_m_axi_U->ARSIZE(m_axi_gmem_ARSIZE);
    test_gmem_m_axi_U->ARBURST(m_axi_gmem_ARBURST);
    test_gmem_m_axi_U->ARLOCK(m_axi_gmem_ARLOCK);
    test_gmem_m_axi_U->ARCACHE(m_axi_gmem_ARCACHE);
    test_gmem_m_axi_U->ARPROT(m_axi_gmem_ARPROT);
    test_gmem_m_axi_U->ARQOS(m_axi_gmem_ARQOS);
    test_gmem_m_axi_U->ARREGION(m_axi_gmem_ARREGION);
    test_gmem_m_axi_U->ARUSER(m_axi_gmem_ARUSER);
    test_gmem_m_axi_U->RVALID(m_axi_gmem_RVALID);
    test_gmem_m_axi_U->RREADY(m_axi_gmem_RREADY);
    test_gmem_m_axi_U->RDATA(m_axi_gmem_RDATA);
    test_gmem_m_axi_U->RLAST(m_axi_gmem_RLAST);
    test_gmem_m_axi_U->RID(m_axi_gmem_RID);
    test_gmem_m_axi_U->RUSER(m_axi_gmem_RUSER);
    test_gmem_m_axi_U->RRESP(m_axi_gmem_RRESP);
    test_gmem_m_axi_U->BVALID(m_axi_gmem_BVALID);
    test_gmem_m_axi_U->BREADY(m_axi_gmem_BREADY);
    test_gmem_m_axi_U->BRESP(m_axi_gmem_BRESP);
    test_gmem_m_axi_U->BID(m_axi_gmem_BID);
    test_gmem_m_axi_U->BUSER(m_axi_gmem_BUSER);
    test_gmem_m_axi_U->ACLK(ap_clk);
    test_gmem_m_axi_U->ARESET(ap_rst_n_inv);
    test_gmem_m_axi_U->ACLK_EN(ap_var_for_const0);
    test_gmem_m_axi_U->I_ARVALID(conv113_U0_m_axi_input_image_ARVALID);
    test_gmem_m_axi_U->I_ARREADY(gmem_ARREADY);
    test_gmem_m_axi_U->I_ARADDR(conv113_U0_m_axi_input_image_ARADDR);
    test_gmem_m_axi_U->I_ARID(conv113_U0_m_axi_input_image_ARID);
    test_gmem_m_axi_U->I_ARLEN(conv113_U0_m_axi_input_image_ARLEN);
    test_gmem_m_axi_U->I_ARSIZE(conv113_U0_m_axi_input_image_ARSIZE);
    test_gmem_m_axi_U->I_ARLOCK(conv113_U0_m_axi_input_image_ARLOCK);
    test_gmem_m_axi_U->I_ARCACHE(conv113_U0_m_axi_input_image_ARCACHE);
    test_gmem_m_axi_U->I_ARQOS(conv113_U0_m_axi_input_image_ARQOS);
    test_gmem_m_axi_U->I_ARPROT(conv113_U0_m_axi_input_image_ARPROT);
    test_gmem_m_axi_U->I_ARUSER(conv113_U0_m_axi_input_image_ARUSER);
    test_gmem_m_axi_U->I_ARBURST(conv113_U0_m_axi_input_image_ARBURST);
    test_gmem_m_axi_U->I_ARREGION(conv113_U0_m_axi_input_image_ARREGION);
    test_gmem_m_axi_U->I_RVALID(gmem_RVALID);
    test_gmem_m_axi_U->I_RREADY(conv113_U0_m_axi_input_image_RREADY);
    test_gmem_m_axi_U->I_RDATA(gmem_RDATA);
    test_gmem_m_axi_U->I_RID(gmem_RID);
    test_gmem_m_axi_U->I_RUSER(gmem_RUSER);
    test_gmem_m_axi_U->I_RRESP(gmem_RRESP);
    test_gmem_m_axi_U->I_RLAST(gmem_RLAST);
    test_gmem_m_axi_U->I_AWVALID(relu_bn8_U0_m_axi_result_AWVALID);
    test_gmem_m_axi_U->I_AWREADY(gmem_AWREADY);
    test_gmem_m_axi_U->I_AWADDR(relu_bn8_U0_m_axi_result_AWADDR);
    test_gmem_m_axi_U->I_AWID(relu_bn8_U0_m_axi_result_AWID);
    test_gmem_m_axi_U->I_AWLEN(relu_bn8_U0_m_axi_result_AWLEN);
    test_gmem_m_axi_U->I_AWSIZE(relu_bn8_U0_m_axi_result_AWSIZE);
    test_gmem_m_axi_U->I_AWLOCK(relu_bn8_U0_m_axi_result_AWLOCK);
    test_gmem_m_axi_U->I_AWCACHE(relu_bn8_U0_m_axi_result_AWCACHE);
    test_gmem_m_axi_U->I_AWQOS(relu_bn8_U0_m_axi_result_AWQOS);
    test_gmem_m_axi_U->I_AWPROT(relu_bn8_U0_m_axi_result_AWPROT);
    test_gmem_m_axi_U->I_AWUSER(relu_bn8_U0_m_axi_result_AWUSER);
    test_gmem_m_axi_U->I_AWBURST(relu_bn8_U0_m_axi_result_AWBURST);
    test_gmem_m_axi_U->I_AWREGION(relu_bn8_U0_m_axi_result_AWREGION);
    test_gmem_m_axi_U->I_WVALID(relu_bn8_U0_m_axi_result_WVALID);
    test_gmem_m_axi_U->I_WREADY(gmem_WREADY);
    test_gmem_m_axi_U->I_WDATA(relu_bn8_U0_m_axi_result_WDATA);
    test_gmem_m_axi_U->I_WID(relu_bn8_U0_m_axi_result_WID);
    test_gmem_m_axi_U->I_WUSER(relu_bn8_U0_m_axi_result_WUSER);
    test_gmem_m_axi_U->I_WLAST(relu_bn8_U0_m_axi_result_WLAST);
    test_gmem_m_axi_U->I_WSTRB(relu_bn8_U0_m_axi_result_WSTRB);
    test_gmem_m_axi_U->I_BVALID(gmem_BVALID);
    test_gmem_m_axi_U->I_BREADY(relu_bn8_U0_m_axi_result_BREADY);
    test_gmem_m_axi_U->I_BRESP(gmem_BRESP);
    test_gmem_m_axi_U->I_BID(gmem_BID);
    test_gmem_m_axi_U->I_BUSER(gmem_BUSER);
    conv113_U0 = new conv113("conv113_U0");
    conv113_U0->ap_clk(ap_clk);
    conv113_U0->ap_rst(ap_rst_n_inv);
    conv113_U0->ap_start(conv113_U0_ap_start);
    conv113_U0->start_full_n(conv113_U0_start_full_n);
    conv113_U0->ap_done(conv113_U0_ap_done);
    conv113_U0->ap_continue(conv113_U0_ap_continue);
    conv113_U0->ap_idle(conv113_U0_ap_idle);
    conv113_U0->ap_ready(conv113_U0_ap_ready);
    conv113_U0->start_out(conv113_U0_start_out);
    conv113_U0->start_write(conv113_U0_start_write);
    conv113_U0->m_axi_input_image_AWVALID(conv113_U0_m_axi_input_image_AWVALID);
    conv113_U0->m_axi_input_image_AWREADY(ap_var_for_const1);
    conv113_U0->m_axi_input_image_AWADDR(conv113_U0_m_axi_input_image_AWADDR);
    conv113_U0->m_axi_input_image_AWID(conv113_U0_m_axi_input_image_AWID);
    conv113_U0->m_axi_input_image_AWLEN(conv113_U0_m_axi_input_image_AWLEN);
    conv113_U0->m_axi_input_image_AWSIZE(conv113_U0_m_axi_input_image_AWSIZE);
    conv113_U0->m_axi_input_image_AWBURST(conv113_U0_m_axi_input_image_AWBURST);
    conv113_U0->m_axi_input_image_AWLOCK(conv113_U0_m_axi_input_image_AWLOCK);
    conv113_U0->m_axi_input_image_AWCACHE(conv113_U0_m_axi_input_image_AWCACHE);
    conv113_U0->m_axi_input_image_AWPROT(conv113_U0_m_axi_input_image_AWPROT);
    conv113_U0->m_axi_input_image_AWQOS(conv113_U0_m_axi_input_image_AWQOS);
    conv113_U0->m_axi_input_image_AWREGION(conv113_U0_m_axi_input_image_AWREGION);
    conv113_U0->m_axi_input_image_AWUSER(conv113_U0_m_axi_input_image_AWUSER);
    conv113_U0->m_axi_input_image_WVALID(conv113_U0_m_axi_input_image_WVALID);
    conv113_U0->m_axi_input_image_WREADY(ap_var_for_const1);
    conv113_U0->m_axi_input_image_WDATA(conv113_U0_m_axi_input_image_WDATA);
    conv113_U0->m_axi_input_image_WSTRB(conv113_U0_m_axi_input_image_WSTRB);
    conv113_U0->m_axi_input_image_WLAST(conv113_U0_m_axi_input_image_WLAST);
    conv113_U0->m_axi_input_image_WID(conv113_U0_m_axi_input_image_WID);
    conv113_U0->m_axi_input_image_WUSER(conv113_U0_m_axi_input_image_WUSER);
    conv113_U0->m_axi_input_image_ARVALID(conv113_U0_m_axi_input_image_ARVALID);
    conv113_U0->m_axi_input_image_ARREADY(gmem_ARREADY);
    conv113_U0->m_axi_input_image_ARADDR(conv113_U0_m_axi_input_image_ARADDR);
    conv113_U0->m_axi_input_image_ARID(conv113_U0_m_axi_input_image_ARID);
    conv113_U0->m_axi_input_image_ARLEN(conv113_U0_m_axi_input_image_ARLEN);
    conv113_U0->m_axi_input_image_ARSIZE(conv113_U0_m_axi_input_image_ARSIZE);
    conv113_U0->m_axi_input_image_ARBURST(conv113_U0_m_axi_input_image_ARBURST);
    conv113_U0->m_axi_input_image_ARLOCK(conv113_U0_m_axi_input_image_ARLOCK);
    conv113_U0->m_axi_input_image_ARCACHE(conv113_U0_m_axi_input_image_ARCACHE);
    conv113_U0->m_axi_input_image_ARPROT(conv113_U0_m_axi_input_image_ARPROT);
    conv113_U0->m_axi_input_image_ARQOS(conv113_U0_m_axi_input_image_ARQOS);
    conv113_U0->m_axi_input_image_ARREGION(conv113_U0_m_axi_input_image_ARREGION);
    conv113_U0->m_axi_input_image_ARUSER(conv113_U0_m_axi_input_image_ARUSER);
    conv113_U0->m_axi_input_image_RVALID(gmem_RVALID);
    conv113_U0->m_axi_input_image_RREADY(conv113_U0_m_axi_input_image_RREADY);
    conv113_U0->m_axi_input_image_RDATA(gmem_RDATA);
    conv113_U0->m_axi_input_image_RLAST(gmem_RLAST);
    conv113_U0->m_axi_input_image_RID(gmem_RID);
    conv113_U0->m_axi_input_image_RUSER(gmem_RUSER);
    conv113_U0->m_axi_input_image_RRESP(gmem_RRESP);
    conv113_U0->m_axi_input_image_BVALID(ap_var_for_const1);
    conv113_U0->m_axi_input_image_BREADY(conv113_U0_m_axi_input_image_BREADY);
    conv113_U0->m_axi_input_image_BRESP(ap_var_for_const2);
    conv113_U0->m_axi_input_image_BID(ap_var_for_const3);
    conv113_U0->m_axi_input_image_BUSER(ap_var_for_const3);
    conv113_U0->input_image_offset(input_image);
    conv113_U0->conv1_pipe_1_V_V_din(conv113_U0_conv1_pipe_1_V_V_din);
    conv113_U0->conv1_pipe_1_V_V_full_n(conv1_pipe_1_V_V_full_n);
    conv113_U0->conv1_pipe_1_V_V_write(conv113_U0_conv1_pipe_1_V_V_write);
    conv113_U0->result(result);
    conv113_U0->result_out_din(conv113_U0_result_out_din);
    conv113_U0->result_out_full_n(result_c_full_n);
    conv113_U0->result_out_write(conv113_U0_result_out_write);
    relu_bn1_U0 = new relu_bn1("relu_bn1_U0");
    relu_bn1_U0->ap_clk(ap_clk);
    relu_bn1_U0->ap_rst(ap_rst_n_inv);
    relu_bn1_U0->ap_start(relu_bn1_U0_ap_start);
    relu_bn1_U0->start_full_n(start_for_maxpool1_U0_full_n);
    relu_bn1_U0->ap_done(relu_bn1_U0_ap_done);
    relu_bn1_U0->ap_continue(relu_bn1_U0_ap_continue);
    relu_bn1_U0->ap_idle(relu_bn1_U0_ap_idle);
    relu_bn1_U0->ap_ready(relu_bn1_U0_ap_ready);
    relu_bn1_U0->start_out(relu_bn1_U0_start_out);
    relu_bn1_U0->start_write(relu_bn1_U0_start_write);
    relu_bn1_U0->conv1_pipe_1_V_V_dout(conv1_pipe_1_V_V_dout);
    relu_bn1_U0->conv1_pipe_1_V_V_empty_n(conv1_pipe_1_V_V_empty_n);
    relu_bn1_U0->conv1_pipe_1_V_V_read(relu_bn1_U0_conv1_pipe_1_V_V_read);
    relu_bn1_U0->relu1_pipe_2_V_V_din(relu_bn1_U0_relu1_pipe_2_V_V_din);
    relu_bn1_U0->relu1_pipe_2_V_V_full_n(relu1_pipe_2_V_V_full_n);
    relu_bn1_U0->relu1_pipe_2_V_V_write(relu_bn1_U0_relu1_pipe_2_V_V_write);
    maxpool1_U0 = new maxpool1("maxpool1_U0");
    maxpool1_U0->ap_clk(ap_clk);
    maxpool1_U0->ap_rst(ap_rst_n_inv);
    maxpool1_U0->ap_start(maxpool1_U0_ap_start);
    maxpool1_U0->start_full_n(start_for_conv2_U0_full_n);
    maxpool1_U0->ap_done(maxpool1_U0_ap_done);
    maxpool1_U0->ap_continue(maxpool1_U0_ap_continue);
    maxpool1_U0->ap_idle(maxpool1_U0_ap_idle);
    maxpool1_U0->ap_ready(maxpool1_U0_ap_ready);
    maxpool1_U0->start_out(maxpool1_U0_start_out);
    maxpool1_U0->start_write(maxpool1_U0_start_write);
    maxpool1_U0->relu1_pipe_2_V_V_dout(relu1_pipe_2_V_V_dout);
    maxpool1_U0->relu1_pipe_2_V_V_empty_n(relu1_pipe_2_V_V_empty_n);
    maxpool1_U0->relu1_pipe_2_V_V_read(maxpool1_U0_relu1_pipe_2_V_V_read);
    maxpool1_U0->pool1_pipe_2_V_V_din(maxpool1_U0_pool1_pipe_2_V_V_din);
    maxpool1_U0->pool1_pipe_2_V_V_full_n(pool1_pipe_2_V_V_full_n);
    maxpool1_U0->pool1_pipe_2_V_V_write(maxpool1_U0_pool1_pipe_2_V_V_write);
    conv2_U0 = new conv2("conv2_U0");
    conv2_U0->ap_clk(ap_clk);
    conv2_U0->ap_rst(ap_rst_n_inv);
    conv2_U0->ap_start(conv2_U0_ap_start);
    conv2_U0->start_full_n(start_for_relu_bn2_U0_full_n);
    conv2_U0->ap_done(conv2_U0_ap_done);
    conv2_U0->ap_continue(conv2_U0_ap_continue);
    conv2_U0->ap_idle(conv2_U0_ap_idle);
    conv2_U0->ap_ready(conv2_U0_ap_ready);
    conv2_U0->start_out(conv2_U0_start_out);
    conv2_U0->start_write(conv2_U0_start_write);
    conv2_U0->pool1_pipe_2_V_V_dout(pool1_pipe_2_V_V_dout);
    conv2_U0->pool1_pipe_2_V_V_empty_n(pool1_pipe_2_V_V_empty_n);
    conv2_U0->pool1_pipe_2_V_V_read(conv2_U0_pool1_pipe_2_V_V_read);
    conv2_U0->conv2_pipe_3_V_V_din(conv2_U0_conv2_pipe_3_V_V_din);
    conv2_U0->conv2_pipe_3_V_V_full_n(conv2_pipe_3_V_V_full_n);
    conv2_U0->conv2_pipe_3_V_V_write(conv2_U0_conv2_pipe_3_V_V_write);
    relu_bn2_U0 = new relu_bn2("relu_bn2_U0");
    relu_bn2_U0->ap_clk(ap_clk);
    relu_bn2_U0->ap_rst(ap_rst_n_inv);
    relu_bn2_U0->ap_start(relu_bn2_U0_ap_start);
    relu_bn2_U0->start_full_n(start_for_maxpool2_U0_full_n);
    relu_bn2_U0->ap_done(relu_bn2_U0_ap_done);
    relu_bn2_U0->ap_continue(relu_bn2_U0_ap_continue);
    relu_bn2_U0->ap_idle(relu_bn2_U0_ap_idle);
    relu_bn2_U0->ap_ready(relu_bn2_U0_ap_ready);
    relu_bn2_U0->start_out(relu_bn2_U0_start_out);
    relu_bn2_U0->start_write(relu_bn2_U0_start_write);
    relu_bn2_U0->conv2_pipe_3_V_V_dout(conv2_pipe_3_V_V_dout);
    relu_bn2_U0->conv2_pipe_3_V_V_empty_n(conv2_pipe_3_V_V_empty_n);
    relu_bn2_U0->conv2_pipe_3_V_V_read(relu_bn2_U0_conv2_pipe_3_V_V_read);
    relu_bn2_U0->relu2_pipe_4_V_V_din(relu_bn2_U0_relu2_pipe_4_V_V_din);
    relu_bn2_U0->relu2_pipe_4_V_V_full_n(relu2_pipe_4_V_V_full_n);
    relu_bn2_U0->relu2_pipe_4_V_V_write(relu_bn2_U0_relu2_pipe_4_V_V_write);
    maxpool2_U0 = new maxpool2("maxpool2_U0");
    maxpool2_U0->ap_clk(ap_clk);
    maxpool2_U0->ap_rst(ap_rst_n_inv);
    maxpool2_U0->ap_start(maxpool2_U0_ap_start);
    maxpool2_U0->start_full_n(start_for_conv3_U0_full_n);
    maxpool2_U0->ap_done(maxpool2_U0_ap_done);
    maxpool2_U0->ap_continue(maxpool2_U0_ap_continue);
    maxpool2_U0->ap_idle(maxpool2_U0_ap_idle);
    maxpool2_U0->ap_ready(maxpool2_U0_ap_ready);
    maxpool2_U0->start_out(maxpool2_U0_start_out);
    maxpool2_U0->start_write(maxpool2_U0_start_write);
    maxpool2_U0->relu2_pipe_4_V_V_dout(relu2_pipe_4_V_V_dout);
    maxpool2_U0->relu2_pipe_4_V_V_empty_n(relu2_pipe_4_V_V_empty_n);
    maxpool2_U0->relu2_pipe_4_V_V_read(maxpool2_U0_relu2_pipe_4_V_V_read);
    maxpool2_U0->pool2_pipe_4_V_V_din(maxpool2_U0_pool2_pipe_4_V_V_din);
    maxpool2_U0->pool2_pipe_4_V_V_full_n(pool2_pipe_4_V_V_full_n);
    maxpool2_U0->pool2_pipe_4_V_V_write(maxpool2_U0_pool2_pipe_4_V_V_write);
    conv3_U0 = new conv3("conv3_U0");
    conv3_U0->ap_clk(ap_clk);
    conv3_U0->ap_rst(ap_rst_n_inv);
    conv3_U0->ap_start(conv3_U0_ap_start);
    conv3_U0->start_full_n(start_for_relu_bn3_U0_full_n);
    conv3_U0->ap_done(conv3_U0_ap_done);
    conv3_U0->ap_continue(conv3_U0_ap_continue);
    conv3_U0->ap_idle(conv3_U0_ap_idle);
    conv3_U0->ap_ready(conv3_U0_ap_ready);
    conv3_U0->start_out(conv3_U0_start_out);
    conv3_U0->start_write(conv3_U0_start_write);
    conv3_U0->pool2_pipe_4_V_V_dout(pool2_pipe_4_V_V_dout);
    conv3_U0->pool2_pipe_4_V_V_empty_n(pool2_pipe_4_V_V_empty_n);
    conv3_U0->pool2_pipe_4_V_V_read(conv3_U0_pool2_pipe_4_V_V_read);
    conv3_U0->conv3_pipe_5_V_V_din(conv3_U0_conv3_pipe_5_V_V_din);
    conv3_U0->conv3_pipe_5_V_V_full_n(conv3_pipe_5_V_V_full_n);
    conv3_U0->conv3_pipe_5_V_V_write(conv3_U0_conv3_pipe_5_V_V_write);
    relu_bn3_U0 = new relu_bn3("relu_bn3_U0");
    relu_bn3_U0->ap_clk(ap_clk);
    relu_bn3_U0->ap_rst(ap_rst_n_inv);
    relu_bn3_U0->ap_start(relu_bn3_U0_ap_start);
    relu_bn3_U0->start_full_n(start_for_maxpool3_U0_full_n);
    relu_bn3_U0->ap_done(relu_bn3_U0_ap_done);
    relu_bn3_U0->ap_continue(relu_bn3_U0_ap_continue);
    relu_bn3_U0->ap_idle(relu_bn3_U0_ap_idle);
    relu_bn3_U0->ap_ready(relu_bn3_U0_ap_ready);
    relu_bn3_U0->start_out(relu_bn3_U0_start_out);
    relu_bn3_U0->start_write(relu_bn3_U0_start_write);
    relu_bn3_U0->conv3_pipe_5_V_V_dout(conv3_pipe_5_V_V_dout);
    relu_bn3_U0->conv3_pipe_5_V_V_empty_n(conv3_pipe_5_V_V_empty_n);
    relu_bn3_U0->conv3_pipe_5_V_V_read(relu_bn3_U0_conv3_pipe_5_V_V_read);
    relu_bn3_U0->relu3_pipe_6_V_V_din(relu_bn3_U0_relu3_pipe_6_V_V_din);
    relu_bn3_U0->relu3_pipe_6_V_V_full_n(relu3_pipe_6_V_V_full_n);
    relu_bn3_U0->relu3_pipe_6_V_V_write(relu_bn3_U0_relu3_pipe_6_V_V_write);
    maxpool3_U0 = new maxpool3("maxpool3_U0");
    maxpool3_U0->ap_clk(ap_clk);
    maxpool3_U0->ap_rst(ap_rst_n_inv);
    maxpool3_U0->ap_start(maxpool3_U0_ap_start);
    maxpool3_U0->start_full_n(start_for_conv4_U0_full_n);
    maxpool3_U0->ap_done(maxpool3_U0_ap_done);
    maxpool3_U0->ap_continue(maxpool3_U0_ap_continue);
    maxpool3_U0->ap_idle(maxpool3_U0_ap_idle);
    maxpool3_U0->ap_ready(maxpool3_U0_ap_ready);
    maxpool3_U0->start_out(maxpool3_U0_start_out);
    maxpool3_U0->start_write(maxpool3_U0_start_write);
    maxpool3_U0->relu3_pipe_6_V_V_dout(relu3_pipe_6_V_V_dout);
    maxpool3_U0->relu3_pipe_6_V_V_empty_n(relu3_pipe_6_V_V_empty_n);
    maxpool3_U0->relu3_pipe_6_V_V_read(maxpool3_U0_relu3_pipe_6_V_V_read);
    maxpool3_U0->pool3_pipe_6_V_V_din(maxpool3_U0_pool3_pipe_6_V_V_din);
    maxpool3_U0->pool3_pipe_6_V_V_full_n(pool3_pipe_6_V_V_full_n);
    maxpool3_U0->pool3_pipe_6_V_V_write(maxpool3_U0_pool3_pipe_6_V_V_write);
    conv4_U0 = new conv4("conv4_U0");
    conv4_U0->ap_clk(ap_clk);
    conv4_U0->ap_rst(ap_rst_n_inv);
    conv4_U0->ap_start(conv4_U0_ap_start);
    conv4_U0->start_full_n(start_for_relu_bn4_U0_full_n);
    conv4_U0->ap_done(conv4_U0_ap_done);
    conv4_U0->ap_continue(conv4_U0_ap_continue);
    conv4_U0->ap_idle(conv4_U0_ap_idle);
    conv4_U0->ap_ready(conv4_U0_ap_ready);
    conv4_U0->start_out(conv4_U0_start_out);
    conv4_U0->start_write(conv4_U0_start_write);
    conv4_U0->pool3_pipe_6_V_V_dout(pool3_pipe_6_V_V_dout);
    conv4_U0->pool3_pipe_6_V_V_empty_n(pool3_pipe_6_V_V_empty_n);
    conv4_U0->pool3_pipe_6_V_V_read(conv4_U0_pool3_pipe_6_V_V_read);
    conv4_U0->conv4_pipe_7_V_V_din(conv4_U0_conv4_pipe_7_V_V_din);
    conv4_U0->conv4_pipe_7_V_V_full_n(conv4_pipe_7_V_V_full_n);
    conv4_U0->conv4_pipe_7_V_V_write(conv4_U0_conv4_pipe_7_V_V_write);
    relu_bn4_U0 = new relu_bn4("relu_bn4_U0");
    relu_bn4_U0->ap_clk(ap_clk);
    relu_bn4_U0->ap_rst(ap_rst_n_inv);
    relu_bn4_U0->ap_start(relu_bn4_U0_ap_start);
    relu_bn4_U0->start_full_n(start_for_maxpool4_U0_full_n);
    relu_bn4_U0->ap_done(relu_bn4_U0_ap_done);
    relu_bn4_U0->ap_continue(relu_bn4_U0_ap_continue);
    relu_bn4_U0->ap_idle(relu_bn4_U0_ap_idle);
    relu_bn4_U0->ap_ready(relu_bn4_U0_ap_ready);
    relu_bn4_U0->start_out(relu_bn4_U0_start_out);
    relu_bn4_U0->start_write(relu_bn4_U0_start_write);
    relu_bn4_U0->conv4_pipe_7_V_V_dout(conv4_pipe_7_V_V_dout);
    relu_bn4_U0->conv4_pipe_7_V_V_empty_n(conv4_pipe_7_V_V_empty_n);
    relu_bn4_U0->conv4_pipe_7_V_V_read(relu_bn4_U0_conv4_pipe_7_V_V_read);
    relu_bn4_U0->relu4_pipe_8_V_V_din(relu_bn4_U0_relu4_pipe_8_V_V_din);
    relu_bn4_U0->relu4_pipe_8_V_V_full_n(relu4_pipe_8_V_V_full_n);
    relu_bn4_U0->relu4_pipe_8_V_V_write(relu_bn4_U0_relu4_pipe_8_V_V_write);
    maxpool4_U0 = new maxpool4("maxpool4_U0");
    maxpool4_U0->ap_clk(ap_clk);
    maxpool4_U0->ap_rst(ap_rst_n_inv);
    maxpool4_U0->ap_start(maxpool4_U0_ap_start);
    maxpool4_U0->start_full_n(start_for_conv5_U0_full_n);
    maxpool4_U0->ap_done(maxpool4_U0_ap_done);
    maxpool4_U0->ap_continue(maxpool4_U0_ap_continue);
    maxpool4_U0->ap_idle(maxpool4_U0_ap_idle);
    maxpool4_U0->ap_ready(maxpool4_U0_ap_ready);
    maxpool4_U0->start_out(maxpool4_U0_start_out);
    maxpool4_U0->start_write(maxpool4_U0_start_write);
    maxpool4_U0->relu4_pipe_8_V_V_dout(relu4_pipe_8_V_V_dout);
    maxpool4_U0->relu4_pipe_8_V_V_empty_n(relu4_pipe_8_V_V_empty_n);
    maxpool4_U0->relu4_pipe_8_V_V_read(maxpool4_U0_relu4_pipe_8_V_V_read);
    maxpool4_U0->pool4_pipe_8_V_V_din(maxpool4_U0_pool4_pipe_8_V_V_din);
    maxpool4_U0->pool4_pipe_8_V_V_full_n(pool4_pipe_8_V_V_full_n);
    maxpool4_U0->pool4_pipe_8_V_V_write(maxpool4_U0_pool4_pipe_8_V_V_write);
    conv5_U0 = new conv5("conv5_U0");
    conv5_U0->ap_clk(ap_clk);
    conv5_U0->ap_rst(ap_rst_n_inv);
    conv5_U0->ap_start(conv5_U0_ap_start);
    conv5_U0->start_full_n(start_for_relu_bn5_U0_full_n);
    conv5_U0->ap_done(conv5_U0_ap_done);
    conv5_U0->ap_continue(conv5_U0_ap_continue);
    conv5_U0->ap_idle(conv5_U0_ap_idle);
    conv5_U0->ap_ready(conv5_U0_ap_ready);
    conv5_U0->start_out(conv5_U0_start_out);
    conv5_U0->start_write(conv5_U0_start_write);
    conv5_U0->pool4_pipe_8_V_V_dout(pool4_pipe_8_V_V_dout);
    conv5_U0->pool4_pipe_8_V_V_empty_n(pool4_pipe_8_V_V_empty_n);
    conv5_U0->pool4_pipe_8_V_V_read(conv5_U0_pool4_pipe_8_V_V_read);
    conv5_U0->conv5_pipe_9_V_V_din(conv5_U0_conv5_pipe_9_V_V_din);
    conv5_U0->conv5_pipe_9_V_V_full_n(conv5_pipe_9_V_V_full_n);
    conv5_U0->conv5_pipe_9_V_V_write(conv5_U0_conv5_pipe_9_V_V_write);
    relu_bn5_U0 = new relu_bn5("relu_bn5_U0");
    relu_bn5_U0->ap_clk(ap_clk);
    relu_bn5_U0->ap_rst(ap_rst_n_inv);
    relu_bn5_U0->ap_start(relu_bn5_U0_ap_start);
    relu_bn5_U0->start_full_n(start_for_conv6_U0_full_n);
    relu_bn5_U0->ap_done(relu_bn5_U0_ap_done);
    relu_bn5_U0->ap_continue(relu_bn5_U0_ap_continue);
    relu_bn5_U0->ap_idle(relu_bn5_U0_ap_idle);
    relu_bn5_U0->ap_ready(relu_bn5_U0_ap_ready);
    relu_bn5_U0->start_out(relu_bn5_U0_start_out);
    relu_bn5_U0->start_write(relu_bn5_U0_start_write);
    relu_bn5_U0->conv5_pipe_9_V_V_dout(conv5_pipe_9_V_V_dout);
    relu_bn5_U0->conv5_pipe_9_V_V_empty_n(conv5_pipe_9_V_V_empty_n);
    relu_bn5_U0->conv5_pipe_9_V_V_read(relu_bn5_U0_conv5_pipe_9_V_V_read);
    relu_bn5_U0->relu5_pipe_10_V_V_din(relu_bn5_U0_relu5_pipe_10_V_V_din);
    relu_bn5_U0->relu5_pipe_10_V_V_full_n(relu5_pipe_10_V_V_full_n);
    relu_bn5_U0->relu5_pipe_10_V_V_write(relu_bn5_U0_relu5_pipe_10_V_V_write);
    conv6_U0 = new conv6("conv6_U0");
    conv6_U0->ap_clk(ap_clk);
    conv6_U0->ap_rst(ap_rst_n_inv);
    conv6_U0->ap_start(conv6_U0_ap_start);
    conv6_U0->start_full_n(start_for_relu_bn6_U0_full_n);
    conv6_U0->ap_done(conv6_U0_ap_done);
    conv6_U0->ap_continue(conv6_U0_ap_continue);
    conv6_U0->ap_idle(conv6_U0_ap_idle);
    conv6_U0->ap_ready(conv6_U0_ap_ready);
    conv6_U0->start_out(conv6_U0_start_out);
    conv6_U0->start_write(conv6_U0_start_write);
    conv6_U0->relu5_pipe_10_V_V_dout(relu5_pipe_10_V_V_dout);
    conv6_U0->relu5_pipe_10_V_V_empty_n(relu5_pipe_10_V_V_empty_n);
    conv6_U0->relu5_pipe_10_V_V_read(conv6_U0_relu5_pipe_10_V_V_read);
    conv6_U0->conv6_pipe_11_V_V_din(conv6_U0_conv6_pipe_11_V_V_din);
    conv6_U0->conv6_pipe_11_V_V_full_n(conv6_pipe_11_V_V_full_n);
    conv6_U0->conv6_pipe_11_V_V_write(conv6_U0_conv6_pipe_11_V_V_write);
    relu_bn6_U0 = new relu_bn6("relu_bn6_U0");
    relu_bn6_U0->ap_clk(ap_clk);
    relu_bn6_U0->ap_rst(ap_rst_n_inv);
    relu_bn6_U0->ap_start(relu_bn6_U0_ap_start);
    relu_bn6_U0->start_full_n(start_for_conv7_U0_full_n);
    relu_bn6_U0->ap_done(relu_bn6_U0_ap_done);
    relu_bn6_U0->ap_continue(relu_bn6_U0_ap_continue);
    relu_bn6_U0->ap_idle(relu_bn6_U0_ap_idle);
    relu_bn6_U0->ap_ready(relu_bn6_U0_ap_ready);
    relu_bn6_U0->start_out(relu_bn6_U0_start_out);
    relu_bn6_U0->start_write(relu_bn6_U0_start_write);
    relu_bn6_U0->conv6_pipe_11_V_V_dout(conv6_pipe_11_V_V_dout);
    relu_bn6_U0->conv6_pipe_11_V_V_empty_n(conv6_pipe_11_V_V_empty_n);
    relu_bn6_U0->conv6_pipe_11_V_V_read(relu_bn6_U0_conv6_pipe_11_V_V_read);
    relu_bn6_U0->relu6_pipe_12_V_V_din(relu_bn6_U0_relu6_pipe_12_V_V_din);
    relu_bn6_U0->relu6_pipe_12_V_V_full_n(relu6_pipe_12_V_V_full_n);
    relu_bn6_U0->relu6_pipe_12_V_V_write(relu_bn6_U0_relu6_pipe_12_V_V_write);
    conv7_U0 = new conv7("conv7_U0");
    conv7_U0->ap_clk(ap_clk);
    conv7_U0->ap_rst(ap_rst_n_inv);
    conv7_U0->ap_start(conv7_U0_ap_start);
    conv7_U0->start_full_n(start_for_relu_bn7_U0_full_n);
    conv7_U0->ap_done(conv7_U0_ap_done);
    conv7_U0->ap_continue(conv7_U0_ap_continue);
    conv7_U0->ap_idle(conv7_U0_ap_idle);
    conv7_U0->ap_ready(conv7_U0_ap_ready);
    conv7_U0->start_out(conv7_U0_start_out);
    conv7_U0->start_write(conv7_U0_start_write);
    conv7_U0->relu6_pipe_12_V_V_dout(relu6_pipe_12_V_V_dout);
    conv7_U0->relu6_pipe_12_V_V_empty_n(relu6_pipe_12_V_V_empty_n);
    conv7_U0->relu6_pipe_12_V_V_read(conv7_U0_relu6_pipe_12_V_V_read);
    conv7_U0->conv7_pipe_13_V_V_din(conv7_U0_conv7_pipe_13_V_V_din);
    conv7_U0->conv7_pipe_13_V_V_full_n(conv7_pipe_13_V_V_full_n);
    conv7_U0->conv7_pipe_13_V_V_write(conv7_U0_conv7_pipe_13_V_V_write);
    relu_bn7_U0 = new relu_bn7("relu_bn7_U0");
    relu_bn7_U0->ap_clk(ap_clk);
    relu_bn7_U0->ap_rst(ap_rst_n_inv);
    relu_bn7_U0->ap_start(relu_bn7_U0_ap_start);
    relu_bn7_U0->start_full_n(start_for_conv8_U0_full_n);
    relu_bn7_U0->ap_done(relu_bn7_U0_ap_done);
    relu_bn7_U0->ap_continue(relu_bn7_U0_ap_continue);
    relu_bn7_U0->ap_idle(relu_bn7_U0_ap_idle);
    relu_bn7_U0->ap_ready(relu_bn7_U0_ap_ready);
    relu_bn7_U0->start_out(relu_bn7_U0_start_out);
    relu_bn7_U0->start_write(relu_bn7_U0_start_write);
    relu_bn7_U0->conv7_pipe_13_V_V_dout(conv7_pipe_13_V_V_dout);
    relu_bn7_U0->conv7_pipe_13_V_V_empty_n(conv7_pipe_13_V_V_empty_n);
    relu_bn7_U0->conv7_pipe_13_V_V_read(relu_bn7_U0_conv7_pipe_13_V_V_read);
    relu_bn7_U0->relu7_pipe_14_V_V_din(relu_bn7_U0_relu7_pipe_14_V_V_din);
    relu_bn7_U0->relu7_pipe_14_V_V_full_n(relu7_pipe_14_V_V_full_n);
    relu_bn7_U0->relu7_pipe_14_V_V_write(relu_bn7_U0_relu7_pipe_14_V_V_write);
    conv8_U0 = new conv8("conv8_U0");
    conv8_U0->ap_clk(ap_clk);
    conv8_U0->ap_rst(ap_rst_n_inv);
    conv8_U0->ap_start(conv8_U0_ap_start);
    conv8_U0->ap_done(conv8_U0_ap_done);
    conv8_U0->ap_continue(conv8_U0_ap_continue);
    conv8_U0->ap_idle(conv8_U0_ap_idle);
    conv8_U0->ap_ready(conv8_U0_ap_ready);
    conv8_U0->relu7_pipe_14_V_V_dout(relu7_pipe_14_V_V_dout);
    conv8_U0->relu7_pipe_14_V_V_empty_n(relu7_pipe_14_V_V_empty_n);
    conv8_U0->relu7_pipe_14_V_V_read(conv8_U0_relu7_pipe_14_V_V_read);
    conv8_U0->conv8_pipe_15_V_V_din(conv8_U0_conv8_pipe_15_V_V_din);
    conv8_U0->conv8_pipe_15_V_V_full_n(conv8_pipe_15_V_V_full_n);
    conv8_U0->conv8_pipe_15_V_V_write(conv8_U0_conv8_pipe_15_V_V_write);
    relu_bn8_U0 = new relu_bn8("relu_bn8_U0");
    relu_bn8_U0->ap_clk(ap_clk);
    relu_bn8_U0->ap_rst(ap_rst_n_inv);
    relu_bn8_U0->ap_start(relu_bn8_U0_ap_start);
    relu_bn8_U0->ap_done(relu_bn8_U0_ap_done);
    relu_bn8_U0->ap_continue(relu_bn8_U0_ap_continue);
    relu_bn8_U0->ap_idle(relu_bn8_U0_ap_idle);
    relu_bn8_U0->ap_ready(relu_bn8_U0_ap_ready);
    relu_bn8_U0->conv8_pipe_15_V_V_dout(conv8_pipe_15_V_V_dout);
    relu_bn8_U0->conv8_pipe_15_V_V_empty_n(conv8_pipe_15_V_V_empty_n);
    relu_bn8_U0->conv8_pipe_15_V_V_read(relu_bn8_U0_conv8_pipe_15_V_V_read);
    relu_bn8_U0->m_axi_result_AWVALID(relu_bn8_U0_m_axi_result_AWVALID);
    relu_bn8_U0->m_axi_result_AWREADY(gmem_AWREADY);
    relu_bn8_U0->m_axi_result_AWADDR(relu_bn8_U0_m_axi_result_AWADDR);
    relu_bn8_U0->m_axi_result_AWID(relu_bn8_U0_m_axi_result_AWID);
    relu_bn8_U0->m_axi_result_AWLEN(relu_bn8_U0_m_axi_result_AWLEN);
    relu_bn8_U0->m_axi_result_AWSIZE(relu_bn8_U0_m_axi_result_AWSIZE);
    relu_bn8_U0->m_axi_result_AWBURST(relu_bn8_U0_m_axi_result_AWBURST);
    relu_bn8_U0->m_axi_result_AWLOCK(relu_bn8_U0_m_axi_result_AWLOCK);
    relu_bn8_U0->m_axi_result_AWCACHE(relu_bn8_U0_m_axi_result_AWCACHE);
    relu_bn8_U0->m_axi_result_AWPROT(relu_bn8_U0_m_axi_result_AWPROT);
    relu_bn8_U0->m_axi_result_AWQOS(relu_bn8_U0_m_axi_result_AWQOS);
    relu_bn8_U0->m_axi_result_AWREGION(relu_bn8_U0_m_axi_result_AWREGION);
    relu_bn8_U0->m_axi_result_AWUSER(relu_bn8_U0_m_axi_result_AWUSER);
    relu_bn8_U0->m_axi_result_WVALID(relu_bn8_U0_m_axi_result_WVALID);
    relu_bn8_U0->m_axi_result_WREADY(gmem_WREADY);
    relu_bn8_U0->m_axi_result_WDATA(relu_bn8_U0_m_axi_result_WDATA);
    relu_bn8_U0->m_axi_result_WSTRB(relu_bn8_U0_m_axi_result_WSTRB);
    relu_bn8_U0->m_axi_result_WLAST(relu_bn8_U0_m_axi_result_WLAST);
    relu_bn8_U0->m_axi_result_WID(relu_bn8_U0_m_axi_result_WID);
    relu_bn8_U0->m_axi_result_WUSER(relu_bn8_U0_m_axi_result_WUSER);
    relu_bn8_U0->m_axi_result_ARVALID(relu_bn8_U0_m_axi_result_ARVALID);
    relu_bn8_U0->m_axi_result_ARREADY(ap_var_for_const1);
    relu_bn8_U0->m_axi_result_ARADDR(relu_bn8_U0_m_axi_result_ARADDR);
    relu_bn8_U0->m_axi_result_ARID(relu_bn8_U0_m_axi_result_ARID);
    relu_bn8_U0->m_axi_result_ARLEN(relu_bn8_U0_m_axi_result_ARLEN);
    relu_bn8_U0->m_axi_result_ARSIZE(relu_bn8_U0_m_axi_result_ARSIZE);
    relu_bn8_U0->m_axi_result_ARBURST(relu_bn8_U0_m_axi_result_ARBURST);
    relu_bn8_U0->m_axi_result_ARLOCK(relu_bn8_U0_m_axi_result_ARLOCK);
    relu_bn8_U0->m_axi_result_ARCACHE(relu_bn8_U0_m_axi_result_ARCACHE);
    relu_bn8_U0->m_axi_result_ARPROT(relu_bn8_U0_m_axi_result_ARPROT);
    relu_bn8_U0->m_axi_result_ARQOS(relu_bn8_U0_m_axi_result_ARQOS);
    relu_bn8_U0->m_axi_result_ARREGION(relu_bn8_U0_m_axi_result_ARREGION);
    relu_bn8_U0->m_axi_result_ARUSER(relu_bn8_U0_m_axi_result_ARUSER);
    relu_bn8_U0->m_axi_result_RVALID(ap_var_for_const1);
    relu_bn8_U0->m_axi_result_RREADY(relu_bn8_U0_m_axi_result_RREADY);
    relu_bn8_U0->m_axi_result_RDATA(ap_var_for_const4);
    relu_bn8_U0->m_axi_result_RLAST(ap_var_for_const1);
    relu_bn8_U0->m_axi_result_RID(ap_var_for_const3);
    relu_bn8_U0->m_axi_result_RUSER(ap_var_for_const3);
    relu_bn8_U0->m_axi_result_RRESP(ap_var_for_const2);
    relu_bn8_U0->m_axi_result_BVALID(gmem_BVALID);
    relu_bn8_U0->m_axi_result_BREADY(relu_bn8_U0_m_axi_result_BREADY);
    relu_bn8_U0->m_axi_result_BRESP(gmem_BRESP);
    relu_bn8_U0->m_axi_result_BID(gmem_BID);
    relu_bn8_U0->m_axi_result_BUSER(gmem_BUSER);
    relu_bn8_U0->result_offset_dout(result_c_dout);
    relu_bn8_U0->result_offset_empty_n(result_c_empty_n);
    relu_bn8_U0->result_offset_read(relu_bn8_U0_result_offset_read);
    conv1_pipe_1_V_V_U = new fifo_w16_d128_A("conv1_pipe_1_V_V_U");
    conv1_pipe_1_V_V_U->clk(ap_clk);
    conv1_pipe_1_V_V_U->reset(ap_rst_n_inv);
    conv1_pipe_1_V_V_U->if_read_ce(ap_var_for_const0);
    conv1_pipe_1_V_V_U->if_write_ce(ap_var_for_const0);
    conv1_pipe_1_V_V_U->if_din(conv113_U0_conv1_pipe_1_V_V_din);
    conv1_pipe_1_V_V_U->if_full_n(conv1_pipe_1_V_V_full_n);
    conv1_pipe_1_V_V_U->if_write(conv113_U0_conv1_pipe_1_V_V_write);
    conv1_pipe_1_V_V_U->if_dout(conv1_pipe_1_V_V_dout);
    conv1_pipe_1_V_V_U->if_empty_n(conv1_pipe_1_V_V_empty_n);
    conv1_pipe_1_V_V_U->if_read(relu_bn1_U0_conv1_pipe_1_V_V_read);
    result_c_U = new fifo_w32_d20_A("result_c_U");
    result_c_U->clk(ap_clk);
    result_c_U->reset(ap_rst_n_inv);
    result_c_U->if_read_ce(ap_var_for_const0);
    result_c_U->if_write_ce(ap_var_for_const0);
    result_c_U->if_din(conv113_U0_result_out_din);
    result_c_U->if_full_n(result_c_full_n);
    result_c_U->if_write(conv113_U0_result_out_write);
    result_c_U->if_dout(result_c_dout);
    result_c_U->if_empty_n(result_c_empty_n);
    result_c_U->if_read(relu_bn8_U0_result_offset_read);
    relu1_pipe_2_V_V_U = new fifo_w5_d128_A("relu1_pipe_2_V_V_U");
    relu1_pipe_2_V_V_U->clk(ap_clk);
    relu1_pipe_2_V_V_U->reset(ap_rst_n_inv);
    relu1_pipe_2_V_V_U->if_read_ce(ap_var_for_const0);
    relu1_pipe_2_V_V_U->if_write_ce(ap_var_for_const0);
    relu1_pipe_2_V_V_U->if_din(relu_bn1_U0_relu1_pipe_2_V_V_din);
    relu1_pipe_2_V_V_U->if_full_n(relu1_pipe_2_V_V_full_n);
    relu1_pipe_2_V_V_U->if_write(relu_bn1_U0_relu1_pipe_2_V_V_write);
    relu1_pipe_2_V_V_U->if_dout(relu1_pipe_2_V_V_dout);
    relu1_pipe_2_V_V_U->if_empty_n(relu1_pipe_2_V_V_empty_n);
    relu1_pipe_2_V_V_U->if_read(maxpool1_U0_relu1_pipe_2_V_V_read);
    pool1_pipe_2_V_V_U = new fifo_w5_d128_A("pool1_pipe_2_V_V_U");
    pool1_pipe_2_V_V_U->clk(ap_clk);
    pool1_pipe_2_V_V_U->reset(ap_rst_n_inv);
    pool1_pipe_2_V_V_U->if_read_ce(ap_var_for_const0);
    pool1_pipe_2_V_V_U->if_write_ce(ap_var_for_const0);
    pool1_pipe_2_V_V_U->if_din(maxpool1_U0_pool1_pipe_2_V_V_din);
    pool1_pipe_2_V_V_U->if_full_n(pool1_pipe_2_V_V_full_n);
    pool1_pipe_2_V_V_U->if_write(maxpool1_U0_pool1_pipe_2_V_V_write);
    pool1_pipe_2_V_V_U->if_dout(pool1_pipe_2_V_V_dout);
    pool1_pipe_2_V_V_U->if_empty_n(pool1_pipe_2_V_V_empty_n);
    pool1_pipe_2_V_V_U->if_read(conv2_U0_pool1_pipe_2_V_V_read);
    conv2_pipe_3_V_V_U = new fifo_w16_d128_A("conv2_pipe_3_V_V_U");
    conv2_pipe_3_V_V_U->clk(ap_clk);
    conv2_pipe_3_V_V_U->reset(ap_rst_n_inv);
    conv2_pipe_3_V_V_U->if_read_ce(ap_var_for_const0);
    conv2_pipe_3_V_V_U->if_write_ce(ap_var_for_const0);
    conv2_pipe_3_V_V_U->if_din(conv2_U0_conv2_pipe_3_V_V_din);
    conv2_pipe_3_V_V_U->if_full_n(conv2_pipe_3_V_V_full_n);
    conv2_pipe_3_V_V_U->if_write(conv2_U0_conv2_pipe_3_V_V_write);
    conv2_pipe_3_V_V_U->if_dout(conv2_pipe_3_V_V_dout);
    conv2_pipe_3_V_V_U->if_empty_n(conv2_pipe_3_V_V_empty_n);
    conv2_pipe_3_V_V_U->if_read(relu_bn2_U0_conv2_pipe_3_V_V_read);
    relu2_pipe_4_V_V_U = new fifo_w5_d128_A("relu2_pipe_4_V_V_U");
    relu2_pipe_4_V_V_U->clk(ap_clk);
    relu2_pipe_4_V_V_U->reset(ap_rst_n_inv);
    relu2_pipe_4_V_V_U->if_read_ce(ap_var_for_const0);
    relu2_pipe_4_V_V_U->if_write_ce(ap_var_for_const0);
    relu2_pipe_4_V_V_U->if_din(relu_bn2_U0_relu2_pipe_4_V_V_din);
    relu2_pipe_4_V_V_U->if_full_n(relu2_pipe_4_V_V_full_n);
    relu2_pipe_4_V_V_U->if_write(relu_bn2_U0_relu2_pipe_4_V_V_write);
    relu2_pipe_4_V_V_U->if_dout(relu2_pipe_4_V_V_dout);
    relu2_pipe_4_V_V_U->if_empty_n(relu2_pipe_4_V_V_empty_n);
    relu2_pipe_4_V_V_U->if_read(maxpool2_U0_relu2_pipe_4_V_V_read);
    pool2_pipe_4_V_V_U = new fifo_w5_d128_A("pool2_pipe_4_V_V_U");
    pool2_pipe_4_V_V_U->clk(ap_clk);
    pool2_pipe_4_V_V_U->reset(ap_rst_n_inv);
    pool2_pipe_4_V_V_U->if_read_ce(ap_var_for_const0);
    pool2_pipe_4_V_V_U->if_write_ce(ap_var_for_const0);
    pool2_pipe_4_V_V_U->if_din(maxpool2_U0_pool2_pipe_4_V_V_din);
    pool2_pipe_4_V_V_U->if_full_n(pool2_pipe_4_V_V_full_n);
    pool2_pipe_4_V_V_U->if_write(maxpool2_U0_pool2_pipe_4_V_V_write);
    pool2_pipe_4_V_V_U->if_dout(pool2_pipe_4_V_V_dout);
    pool2_pipe_4_V_V_U->if_empty_n(pool2_pipe_4_V_V_empty_n);
    pool2_pipe_4_V_V_U->if_read(conv3_U0_pool2_pipe_4_V_V_read);
    conv3_pipe_5_V_V_U = new fifo_w16_d128_A("conv3_pipe_5_V_V_U");
    conv3_pipe_5_V_V_U->clk(ap_clk);
    conv3_pipe_5_V_V_U->reset(ap_rst_n_inv);
    conv3_pipe_5_V_V_U->if_read_ce(ap_var_for_const0);
    conv3_pipe_5_V_V_U->if_write_ce(ap_var_for_const0);
    conv3_pipe_5_V_V_U->if_din(conv3_U0_conv3_pipe_5_V_V_din);
    conv3_pipe_5_V_V_U->if_full_n(conv3_pipe_5_V_V_full_n);
    conv3_pipe_5_V_V_U->if_write(conv3_U0_conv3_pipe_5_V_V_write);
    conv3_pipe_5_V_V_U->if_dout(conv3_pipe_5_V_V_dout);
    conv3_pipe_5_V_V_U->if_empty_n(conv3_pipe_5_V_V_empty_n);
    conv3_pipe_5_V_V_U->if_read(relu_bn3_U0_conv3_pipe_5_V_V_read);
    relu3_pipe_6_V_V_U = new fifo_w5_d128_A("relu3_pipe_6_V_V_U");
    relu3_pipe_6_V_V_U->clk(ap_clk);
    relu3_pipe_6_V_V_U->reset(ap_rst_n_inv);
    relu3_pipe_6_V_V_U->if_read_ce(ap_var_for_const0);
    relu3_pipe_6_V_V_U->if_write_ce(ap_var_for_const0);
    relu3_pipe_6_V_V_U->if_din(relu_bn3_U0_relu3_pipe_6_V_V_din);
    relu3_pipe_6_V_V_U->if_full_n(relu3_pipe_6_V_V_full_n);
    relu3_pipe_6_V_V_U->if_write(relu_bn3_U0_relu3_pipe_6_V_V_write);
    relu3_pipe_6_V_V_U->if_dout(relu3_pipe_6_V_V_dout);
    relu3_pipe_6_V_V_U->if_empty_n(relu3_pipe_6_V_V_empty_n);
    relu3_pipe_6_V_V_U->if_read(maxpool3_U0_relu3_pipe_6_V_V_read);
    pool3_pipe_6_V_V_U = new fifo_w5_d128_A("pool3_pipe_6_V_V_U");
    pool3_pipe_6_V_V_U->clk(ap_clk);
    pool3_pipe_6_V_V_U->reset(ap_rst_n_inv);
    pool3_pipe_6_V_V_U->if_read_ce(ap_var_for_const0);
    pool3_pipe_6_V_V_U->if_write_ce(ap_var_for_const0);
    pool3_pipe_6_V_V_U->if_din(maxpool3_U0_pool3_pipe_6_V_V_din);
    pool3_pipe_6_V_V_U->if_full_n(pool3_pipe_6_V_V_full_n);
    pool3_pipe_6_V_V_U->if_write(maxpool3_U0_pool3_pipe_6_V_V_write);
    pool3_pipe_6_V_V_U->if_dout(pool3_pipe_6_V_V_dout);
    pool3_pipe_6_V_V_U->if_empty_n(pool3_pipe_6_V_V_empty_n);
    pool3_pipe_6_V_V_U->if_read(conv4_U0_pool3_pipe_6_V_V_read);
    conv4_pipe_7_V_V_U = new fifo_w16_d128_A("conv4_pipe_7_V_V_U");
    conv4_pipe_7_V_V_U->clk(ap_clk);
    conv4_pipe_7_V_V_U->reset(ap_rst_n_inv);
    conv4_pipe_7_V_V_U->if_read_ce(ap_var_for_const0);
    conv4_pipe_7_V_V_U->if_write_ce(ap_var_for_const0);
    conv4_pipe_7_V_V_U->if_din(conv4_U0_conv4_pipe_7_V_V_din);
    conv4_pipe_7_V_V_U->if_full_n(conv4_pipe_7_V_V_full_n);
    conv4_pipe_7_V_V_U->if_write(conv4_U0_conv4_pipe_7_V_V_write);
    conv4_pipe_7_V_V_U->if_dout(conv4_pipe_7_V_V_dout);
    conv4_pipe_7_V_V_U->if_empty_n(conv4_pipe_7_V_V_empty_n);
    conv4_pipe_7_V_V_U->if_read(relu_bn4_U0_conv4_pipe_7_V_V_read);
    relu4_pipe_8_V_V_U = new fifo_w5_d128_A("relu4_pipe_8_V_V_U");
    relu4_pipe_8_V_V_U->clk(ap_clk);
    relu4_pipe_8_V_V_U->reset(ap_rst_n_inv);
    relu4_pipe_8_V_V_U->if_read_ce(ap_var_for_const0);
    relu4_pipe_8_V_V_U->if_write_ce(ap_var_for_const0);
    relu4_pipe_8_V_V_U->if_din(relu_bn4_U0_relu4_pipe_8_V_V_din);
    relu4_pipe_8_V_V_U->if_full_n(relu4_pipe_8_V_V_full_n);
    relu4_pipe_8_V_V_U->if_write(relu_bn4_U0_relu4_pipe_8_V_V_write);
    relu4_pipe_8_V_V_U->if_dout(relu4_pipe_8_V_V_dout);
    relu4_pipe_8_V_V_U->if_empty_n(relu4_pipe_8_V_V_empty_n);
    relu4_pipe_8_V_V_U->if_read(maxpool4_U0_relu4_pipe_8_V_V_read);
    pool4_pipe_8_V_V_U = new fifo_w5_d128_A("pool4_pipe_8_V_V_U");
    pool4_pipe_8_V_V_U->clk(ap_clk);
    pool4_pipe_8_V_V_U->reset(ap_rst_n_inv);
    pool4_pipe_8_V_V_U->if_read_ce(ap_var_for_const0);
    pool4_pipe_8_V_V_U->if_write_ce(ap_var_for_const0);
    pool4_pipe_8_V_V_U->if_din(maxpool4_U0_pool4_pipe_8_V_V_din);
    pool4_pipe_8_V_V_U->if_full_n(pool4_pipe_8_V_V_full_n);
    pool4_pipe_8_V_V_U->if_write(maxpool4_U0_pool4_pipe_8_V_V_write);
    pool4_pipe_8_V_V_U->if_dout(pool4_pipe_8_V_V_dout);
    pool4_pipe_8_V_V_U->if_empty_n(pool4_pipe_8_V_V_empty_n);
    pool4_pipe_8_V_V_U->if_read(conv5_U0_pool4_pipe_8_V_V_read);
    conv5_pipe_9_V_V_U = new fifo_w16_d128_A("conv5_pipe_9_V_V_U");
    conv5_pipe_9_V_V_U->clk(ap_clk);
    conv5_pipe_9_V_V_U->reset(ap_rst_n_inv);
    conv5_pipe_9_V_V_U->if_read_ce(ap_var_for_const0);
    conv5_pipe_9_V_V_U->if_write_ce(ap_var_for_const0);
    conv5_pipe_9_V_V_U->if_din(conv5_U0_conv5_pipe_9_V_V_din);
    conv5_pipe_9_V_V_U->if_full_n(conv5_pipe_9_V_V_full_n);
    conv5_pipe_9_V_V_U->if_write(conv5_U0_conv5_pipe_9_V_V_write);
    conv5_pipe_9_V_V_U->if_dout(conv5_pipe_9_V_V_dout);
    conv5_pipe_9_V_V_U->if_empty_n(conv5_pipe_9_V_V_empty_n);
    conv5_pipe_9_V_V_U->if_read(relu_bn5_U0_conv5_pipe_9_V_V_read);
    relu5_pipe_10_V_V_U = new fifo_w5_d128_A("relu5_pipe_10_V_V_U");
    relu5_pipe_10_V_V_U->clk(ap_clk);
    relu5_pipe_10_V_V_U->reset(ap_rst_n_inv);
    relu5_pipe_10_V_V_U->if_read_ce(ap_var_for_const0);
    relu5_pipe_10_V_V_U->if_write_ce(ap_var_for_const0);
    relu5_pipe_10_V_V_U->if_din(relu_bn5_U0_relu5_pipe_10_V_V_din);
    relu5_pipe_10_V_V_U->if_full_n(relu5_pipe_10_V_V_full_n);
    relu5_pipe_10_V_V_U->if_write(relu_bn5_U0_relu5_pipe_10_V_V_write);
    relu5_pipe_10_V_V_U->if_dout(relu5_pipe_10_V_V_dout);
    relu5_pipe_10_V_V_U->if_empty_n(relu5_pipe_10_V_V_empty_n);
    relu5_pipe_10_V_V_U->if_read(conv6_U0_relu5_pipe_10_V_V_read);
    conv6_pipe_11_V_V_U = new fifo_w16_d128_A("conv6_pipe_11_V_V_U");
    conv6_pipe_11_V_V_U->clk(ap_clk);
    conv6_pipe_11_V_V_U->reset(ap_rst_n_inv);
    conv6_pipe_11_V_V_U->if_read_ce(ap_var_for_const0);
    conv6_pipe_11_V_V_U->if_write_ce(ap_var_for_const0);
    conv6_pipe_11_V_V_U->if_din(conv6_U0_conv6_pipe_11_V_V_din);
    conv6_pipe_11_V_V_U->if_full_n(conv6_pipe_11_V_V_full_n);
    conv6_pipe_11_V_V_U->if_write(conv6_U0_conv6_pipe_11_V_V_write);
    conv6_pipe_11_V_V_U->if_dout(conv6_pipe_11_V_V_dout);
    conv6_pipe_11_V_V_U->if_empty_n(conv6_pipe_11_V_V_empty_n);
    conv6_pipe_11_V_V_U->if_read(relu_bn6_U0_conv6_pipe_11_V_V_read);
    relu6_pipe_12_V_V_U = new fifo_w5_d128_A("relu6_pipe_12_V_V_U");
    relu6_pipe_12_V_V_U->clk(ap_clk);
    relu6_pipe_12_V_V_U->reset(ap_rst_n_inv);
    relu6_pipe_12_V_V_U->if_read_ce(ap_var_for_const0);
    relu6_pipe_12_V_V_U->if_write_ce(ap_var_for_const0);
    relu6_pipe_12_V_V_U->if_din(relu_bn6_U0_relu6_pipe_12_V_V_din);
    relu6_pipe_12_V_V_U->if_full_n(relu6_pipe_12_V_V_full_n);
    relu6_pipe_12_V_V_U->if_write(relu_bn6_U0_relu6_pipe_12_V_V_write);
    relu6_pipe_12_V_V_U->if_dout(relu6_pipe_12_V_V_dout);
    relu6_pipe_12_V_V_U->if_empty_n(relu6_pipe_12_V_V_empty_n);
    relu6_pipe_12_V_V_U->if_read(conv7_U0_relu6_pipe_12_V_V_read);
    conv7_pipe_13_V_V_U = new fifo_w16_d128_A("conv7_pipe_13_V_V_U");
    conv7_pipe_13_V_V_U->clk(ap_clk);
    conv7_pipe_13_V_V_U->reset(ap_rst_n_inv);
    conv7_pipe_13_V_V_U->if_read_ce(ap_var_for_const0);
    conv7_pipe_13_V_V_U->if_write_ce(ap_var_for_const0);
    conv7_pipe_13_V_V_U->if_din(conv7_U0_conv7_pipe_13_V_V_din);
    conv7_pipe_13_V_V_U->if_full_n(conv7_pipe_13_V_V_full_n);
    conv7_pipe_13_V_V_U->if_write(conv7_U0_conv7_pipe_13_V_V_write);
    conv7_pipe_13_V_V_U->if_dout(conv7_pipe_13_V_V_dout);
    conv7_pipe_13_V_V_U->if_empty_n(conv7_pipe_13_V_V_empty_n);
    conv7_pipe_13_V_V_U->if_read(relu_bn7_U0_conv7_pipe_13_V_V_read);
    relu7_pipe_14_V_V_U = new fifo_w5_d128_A("relu7_pipe_14_V_V_U");
    relu7_pipe_14_V_V_U->clk(ap_clk);
    relu7_pipe_14_V_V_U->reset(ap_rst_n_inv);
    relu7_pipe_14_V_V_U->if_read_ce(ap_var_for_const0);
    relu7_pipe_14_V_V_U->if_write_ce(ap_var_for_const0);
    relu7_pipe_14_V_V_U->if_din(relu_bn7_U0_relu7_pipe_14_V_V_din);
    relu7_pipe_14_V_V_U->if_full_n(relu7_pipe_14_V_V_full_n);
    relu7_pipe_14_V_V_U->if_write(relu_bn7_U0_relu7_pipe_14_V_V_write);
    relu7_pipe_14_V_V_U->if_dout(relu7_pipe_14_V_V_dout);
    relu7_pipe_14_V_V_U->if_empty_n(relu7_pipe_14_V_V_empty_n);
    relu7_pipe_14_V_V_U->if_read(conv8_U0_relu7_pipe_14_V_V_read);
    conv8_pipe_15_V_V_U = new fifo_w16_d128_A("conv8_pipe_15_V_V_U");
    conv8_pipe_15_V_V_U->clk(ap_clk);
    conv8_pipe_15_V_V_U->reset(ap_rst_n_inv);
    conv8_pipe_15_V_V_U->if_read_ce(ap_var_for_const0);
    conv8_pipe_15_V_V_U->if_write_ce(ap_var_for_const0);
    conv8_pipe_15_V_V_U->if_din(conv8_U0_conv8_pipe_15_V_V_din);
    conv8_pipe_15_V_V_U->if_full_n(conv8_pipe_15_V_V_full_n);
    conv8_pipe_15_V_V_U->if_write(conv8_U0_conv8_pipe_15_V_V_write);
    conv8_pipe_15_V_V_U->if_dout(conv8_pipe_15_V_V_dout);
    conv8_pipe_15_V_V_U->if_empty_n(conv8_pipe_15_V_V_empty_n);
    conv8_pipe_15_V_V_U->if_read(relu_bn8_U0_conv8_pipe_15_V_V_read);
    start_for_relu_bnCfe_U = new start_for_relu_bnCfe("start_for_relu_bnCfe_U");
    start_for_relu_bnCfe_U->clk(ap_clk);
    start_for_relu_bnCfe_U->reset(ap_rst_n_inv);
    start_for_relu_bnCfe_U->if_read_ce(ap_var_for_const0);
    start_for_relu_bnCfe_U->if_write_ce(ap_var_for_const0);
    start_for_relu_bnCfe_U->if_din(start_for_relu_bn1_U0_din);
    start_for_relu_bnCfe_U->if_full_n(start_for_relu_bn1_U0_full_n);
    start_for_relu_bnCfe_U->if_write(conv113_U0_start_write);
    start_for_relu_bnCfe_U->if_dout(start_for_relu_bn1_U0_dout);
    start_for_relu_bnCfe_U->if_empty_n(start_for_relu_bn1_U0_empty_n);
    start_for_relu_bnCfe_U->if_read(relu_bn1_U0_ap_ready);
    start_for_relu_bnCge_U = new start_for_relu_bnCge("start_for_relu_bnCge_U");
    start_for_relu_bnCge_U->clk(ap_clk);
    start_for_relu_bnCge_U->reset(ap_rst_n_inv);
    start_for_relu_bnCge_U->if_read_ce(ap_var_for_const0);
    start_for_relu_bnCge_U->if_write_ce(ap_var_for_const0);
    start_for_relu_bnCge_U->if_din(start_for_relu_bn8_U0_din);
    start_for_relu_bnCge_U->if_full_n(start_for_relu_bn8_U0_full_n);
    start_for_relu_bnCge_U->if_write(conv113_U0_start_write);
    start_for_relu_bnCge_U->if_dout(start_for_relu_bn8_U0_dout);
    start_for_relu_bnCge_U->if_empty_n(start_for_relu_bn8_U0_empty_n);
    start_for_relu_bnCge_U->if_read(relu_bn8_U0_ap_ready);
    start_for_maxpoolChe_U = new start_for_maxpoolChe("start_for_maxpoolChe_U");
    start_for_maxpoolChe_U->clk(ap_clk);
    start_for_maxpoolChe_U->reset(ap_rst_n_inv);
    start_for_maxpoolChe_U->if_read_ce(ap_var_for_const0);
    start_for_maxpoolChe_U->if_write_ce(ap_var_for_const0);
    start_for_maxpoolChe_U->if_din(start_for_maxpool1_U0_din);
    start_for_maxpoolChe_U->if_full_n(start_for_maxpool1_U0_full_n);
    start_for_maxpoolChe_U->if_write(relu_bn1_U0_start_write);
    start_for_maxpoolChe_U->if_dout(start_for_maxpool1_U0_dout);
    start_for_maxpoolChe_U->if_empty_n(start_for_maxpool1_U0_empty_n);
    start_for_maxpoolChe_U->if_read(maxpool1_U0_ap_ready);
    start_for_conv2_U0_U = new start_for_conv2_U0("start_for_conv2_U0_U");
    start_for_conv2_U0_U->clk(ap_clk);
    start_for_conv2_U0_U->reset(ap_rst_n_inv);
    start_for_conv2_U0_U->if_read_ce(ap_var_for_const0);
    start_for_conv2_U0_U->if_write_ce(ap_var_for_const0);
    start_for_conv2_U0_U->if_din(start_for_conv2_U0_din);
    start_for_conv2_U0_U->if_full_n(start_for_conv2_U0_full_n);
    start_for_conv2_U0_U->if_write(maxpool1_U0_start_write);
    start_for_conv2_U0_U->if_dout(start_for_conv2_U0_dout);
    start_for_conv2_U0_U->if_empty_n(start_for_conv2_U0_empty_n);
    start_for_conv2_U0_U->if_read(conv2_U0_ap_ready);
    start_for_relu_bnCie_U = new start_for_relu_bnCie("start_for_relu_bnCie_U");
    start_for_relu_bnCie_U->clk(ap_clk);
    start_for_relu_bnCie_U->reset(ap_rst_n_inv);
    start_for_relu_bnCie_U->if_read_ce(ap_var_for_const0);
    start_for_relu_bnCie_U->if_write_ce(ap_var_for_const0);
    start_for_relu_bnCie_U->if_din(start_for_relu_bn2_U0_din);
    start_for_relu_bnCie_U->if_full_n(start_for_relu_bn2_U0_full_n);
    start_for_relu_bnCie_U->if_write(conv2_U0_start_write);
    start_for_relu_bnCie_U->if_dout(start_for_relu_bn2_U0_dout);
    start_for_relu_bnCie_U->if_empty_n(start_for_relu_bn2_U0_empty_n);
    start_for_relu_bnCie_U->if_read(relu_bn2_U0_ap_ready);
    start_for_maxpoolCje_U = new start_for_maxpoolCje("start_for_maxpoolCje_U");
    start_for_maxpoolCje_U->clk(ap_clk);
    start_for_maxpoolCje_U->reset(ap_rst_n_inv);
    start_for_maxpoolCje_U->if_read_ce(ap_var_for_const0);
    start_for_maxpoolCje_U->if_write_ce(ap_var_for_const0);
    start_for_maxpoolCje_U->if_din(start_for_maxpool2_U0_din);
    start_for_maxpoolCje_U->if_full_n(start_for_maxpool2_U0_full_n);
    start_for_maxpoolCje_U->if_write(relu_bn2_U0_start_write);
    start_for_maxpoolCje_U->if_dout(start_for_maxpool2_U0_dout);
    start_for_maxpoolCje_U->if_empty_n(start_for_maxpool2_U0_empty_n);
    start_for_maxpoolCje_U->if_read(maxpool2_U0_ap_ready);
    start_for_conv3_U0_U = new start_for_conv3_U0("start_for_conv3_U0_U");
    start_for_conv3_U0_U->clk(ap_clk);
    start_for_conv3_U0_U->reset(ap_rst_n_inv);
    start_for_conv3_U0_U->if_read_ce(ap_var_for_const0);
    start_for_conv3_U0_U->if_write_ce(ap_var_for_const0);
    start_for_conv3_U0_U->if_din(start_for_conv3_U0_din);
    start_for_conv3_U0_U->if_full_n(start_for_conv3_U0_full_n);
    start_for_conv3_U0_U->if_write(maxpool2_U0_start_write);
    start_for_conv3_U0_U->if_dout(start_for_conv3_U0_dout);
    start_for_conv3_U0_U->if_empty_n(start_for_conv3_U0_empty_n);
    start_for_conv3_U0_U->if_read(conv3_U0_ap_ready);
    start_for_relu_bnCke_U = new start_for_relu_bnCke("start_for_relu_bnCke_U");
    start_for_relu_bnCke_U->clk(ap_clk);
    start_for_relu_bnCke_U->reset(ap_rst_n_inv);
    start_for_relu_bnCke_U->if_read_ce(ap_var_for_const0);
    start_for_relu_bnCke_U->if_write_ce(ap_var_for_const0);
    start_for_relu_bnCke_U->if_din(start_for_relu_bn3_U0_din);
    start_for_relu_bnCke_U->if_full_n(start_for_relu_bn3_U0_full_n);
    start_for_relu_bnCke_U->if_write(conv3_U0_start_write);
    start_for_relu_bnCke_U->if_dout(start_for_relu_bn3_U0_dout);
    start_for_relu_bnCke_U->if_empty_n(start_for_relu_bn3_U0_empty_n);
    start_for_relu_bnCke_U->if_read(relu_bn3_U0_ap_ready);
    start_for_maxpoolCle_U = new start_for_maxpoolCle("start_for_maxpoolCle_U");
    start_for_maxpoolCle_U->clk(ap_clk);
    start_for_maxpoolCle_U->reset(ap_rst_n_inv);
    start_for_maxpoolCle_U->if_read_ce(ap_var_for_const0);
    start_for_maxpoolCle_U->if_write_ce(ap_var_for_const0);
    start_for_maxpoolCle_U->if_din(start_for_maxpool3_U0_din);
    start_for_maxpoolCle_U->if_full_n(start_for_maxpool3_U0_full_n);
    start_for_maxpoolCle_U->if_write(relu_bn3_U0_start_write);
    start_for_maxpoolCle_U->if_dout(start_for_maxpool3_U0_dout);
    start_for_maxpoolCle_U->if_empty_n(start_for_maxpool3_U0_empty_n);
    start_for_maxpoolCle_U->if_read(maxpool3_U0_ap_ready);
    start_for_conv4_U0_U = new start_for_conv4_U0("start_for_conv4_U0_U");
    start_for_conv4_U0_U->clk(ap_clk);
    start_for_conv4_U0_U->reset(ap_rst_n_inv);
    start_for_conv4_U0_U->if_read_ce(ap_var_for_const0);
    start_for_conv4_U0_U->if_write_ce(ap_var_for_const0);
    start_for_conv4_U0_U->if_din(start_for_conv4_U0_din);
    start_for_conv4_U0_U->if_full_n(start_for_conv4_U0_full_n);
    start_for_conv4_U0_U->if_write(maxpool3_U0_start_write);
    start_for_conv4_U0_U->if_dout(start_for_conv4_U0_dout);
    start_for_conv4_U0_U->if_empty_n(start_for_conv4_U0_empty_n);
    start_for_conv4_U0_U->if_read(conv4_U0_ap_ready);
    start_for_relu_bnCme_U = new start_for_relu_bnCme("start_for_relu_bnCme_U");
    start_for_relu_bnCme_U->clk(ap_clk);
    start_for_relu_bnCme_U->reset(ap_rst_n_inv);
    start_for_relu_bnCme_U->if_read_ce(ap_var_for_const0);
    start_for_relu_bnCme_U->if_write_ce(ap_var_for_const0);
    start_for_relu_bnCme_U->if_din(start_for_relu_bn4_U0_din);
    start_for_relu_bnCme_U->if_full_n(start_for_relu_bn4_U0_full_n);
    start_for_relu_bnCme_U->if_write(conv4_U0_start_write);
    start_for_relu_bnCme_U->if_dout(start_for_relu_bn4_U0_dout);
    start_for_relu_bnCme_U->if_empty_n(start_for_relu_bn4_U0_empty_n);
    start_for_relu_bnCme_U->if_read(relu_bn4_U0_ap_ready);
    start_for_maxpoolCne_U = new start_for_maxpoolCne("start_for_maxpoolCne_U");
    start_for_maxpoolCne_U->clk(ap_clk);
    start_for_maxpoolCne_U->reset(ap_rst_n_inv);
    start_for_maxpoolCne_U->if_read_ce(ap_var_for_const0);
    start_for_maxpoolCne_U->if_write_ce(ap_var_for_const0);
    start_for_maxpoolCne_U->if_din(start_for_maxpool4_U0_din);
    start_for_maxpoolCne_U->if_full_n(start_for_maxpool4_U0_full_n);
    start_for_maxpoolCne_U->if_write(relu_bn4_U0_start_write);
    start_for_maxpoolCne_U->if_dout(start_for_maxpool4_U0_dout);
    start_for_maxpoolCne_U->if_empty_n(start_for_maxpool4_U0_empty_n);
    start_for_maxpoolCne_U->if_read(maxpool4_U0_ap_ready);
    start_for_conv5_U0_U = new start_for_conv5_U0("start_for_conv5_U0_U");
    start_for_conv5_U0_U->clk(ap_clk);
    start_for_conv5_U0_U->reset(ap_rst_n_inv);
    start_for_conv5_U0_U->if_read_ce(ap_var_for_const0);
    start_for_conv5_U0_U->if_write_ce(ap_var_for_const0);
    start_for_conv5_U0_U->if_din(start_for_conv5_U0_din);
    start_for_conv5_U0_U->if_full_n(start_for_conv5_U0_full_n);
    start_for_conv5_U0_U->if_write(maxpool4_U0_start_write);
    start_for_conv5_U0_U->if_dout(start_for_conv5_U0_dout);
    start_for_conv5_U0_U->if_empty_n(start_for_conv5_U0_empty_n);
    start_for_conv5_U0_U->if_read(conv5_U0_ap_ready);
    start_for_relu_bnCoe_U = new start_for_relu_bnCoe("start_for_relu_bnCoe_U");
    start_for_relu_bnCoe_U->clk(ap_clk);
    start_for_relu_bnCoe_U->reset(ap_rst_n_inv);
    start_for_relu_bnCoe_U->if_read_ce(ap_var_for_const0);
    start_for_relu_bnCoe_U->if_write_ce(ap_var_for_const0);
    start_for_relu_bnCoe_U->if_din(start_for_relu_bn5_U0_din);
    start_for_relu_bnCoe_U->if_full_n(start_for_relu_bn5_U0_full_n);
    start_for_relu_bnCoe_U->if_write(conv5_U0_start_write);
    start_for_relu_bnCoe_U->if_dout(start_for_relu_bn5_U0_dout);
    start_for_relu_bnCoe_U->if_empty_n(start_for_relu_bn5_U0_empty_n);
    start_for_relu_bnCoe_U->if_read(relu_bn5_U0_ap_ready);
    start_for_conv6_U0_U = new start_for_conv6_U0("start_for_conv6_U0_U");
    start_for_conv6_U0_U->clk(ap_clk);
    start_for_conv6_U0_U->reset(ap_rst_n_inv);
    start_for_conv6_U0_U->if_read_ce(ap_var_for_const0);
    start_for_conv6_U0_U->if_write_ce(ap_var_for_const0);
    start_for_conv6_U0_U->if_din(start_for_conv6_U0_din);
    start_for_conv6_U0_U->if_full_n(start_for_conv6_U0_full_n);
    start_for_conv6_U0_U->if_write(relu_bn5_U0_start_write);
    start_for_conv6_U0_U->if_dout(start_for_conv6_U0_dout);
    start_for_conv6_U0_U->if_empty_n(start_for_conv6_U0_empty_n);
    start_for_conv6_U0_U->if_read(conv6_U0_ap_ready);
    start_for_relu_bnCpe_U = new start_for_relu_bnCpe("start_for_relu_bnCpe_U");
    start_for_relu_bnCpe_U->clk(ap_clk);
    start_for_relu_bnCpe_U->reset(ap_rst_n_inv);
    start_for_relu_bnCpe_U->if_read_ce(ap_var_for_const0);
    start_for_relu_bnCpe_U->if_write_ce(ap_var_for_const0);
    start_for_relu_bnCpe_U->if_din(start_for_relu_bn6_U0_din);
    start_for_relu_bnCpe_U->if_full_n(start_for_relu_bn6_U0_full_n);
    start_for_relu_bnCpe_U->if_write(conv6_U0_start_write);
    start_for_relu_bnCpe_U->if_dout(start_for_relu_bn6_U0_dout);
    start_for_relu_bnCpe_U->if_empty_n(start_for_relu_bn6_U0_empty_n);
    start_for_relu_bnCpe_U->if_read(relu_bn6_U0_ap_ready);
    start_for_conv7_U0_U = new start_for_conv7_U0("start_for_conv7_U0_U");
    start_for_conv7_U0_U->clk(ap_clk);
    start_for_conv7_U0_U->reset(ap_rst_n_inv);
    start_for_conv7_U0_U->if_read_ce(ap_var_for_const0);
    start_for_conv7_U0_U->if_write_ce(ap_var_for_const0);
    start_for_conv7_U0_U->if_din(start_for_conv7_U0_din);
    start_for_conv7_U0_U->if_full_n(start_for_conv7_U0_full_n);
    start_for_conv7_U0_U->if_write(relu_bn6_U0_start_write);
    start_for_conv7_U0_U->if_dout(start_for_conv7_U0_dout);
    start_for_conv7_U0_U->if_empty_n(start_for_conv7_U0_empty_n);
    start_for_conv7_U0_U->if_read(conv7_U0_ap_ready);
    start_for_relu_bnCqe_U = new start_for_relu_bnCqe("start_for_relu_bnCqe_U");
    start_for_relu_bnCqe_U->clk(ap_clk);
    start_for_relu_bnCqe_U->reset(ap_rst_n_inv);
    start_for_relu_bnCqe_U->if_read_ce(ap_var_for_const0);
    start_for_relu_bnCqe_U->if_write_ce(ap_var_for_const0);
    start_for_relu_bnCqe_U->if_din(start_for_relu_bn7_U0_din);
    start_for_relu_bnCqe_U->if_full_n(start_for_relu_bn7_U0_full_n);
    start_for_relu_bnCqe_U->if_write(conv7_U0_start_write);
    start_for_relu_bnCqe_U->if_dout(start_for_relu_bn7_U0_dout);
    start_for_relu_bnCqe_U->if_empty_n(start_for_relu_bn7_U0_empty_n);
    start_for_relu_bnCqe_U->if_read(relu_bn7_U0_ap_ready);
    start_for_conv8_U0_U = new start_for_conv8_U0("start_for_conv8_U0_U");
    start_for_conv8_U0_U->clk(ap_clk);
    start_for_conv8_U0_U->reset(ap_rst_n_inv);
    start_for_conv8_U0_U->if_read_ce(ap_var_for_const0);
    start_for_conv8_U0_U->if_write_ce(ap_var_for_const0);
    start_for_conv8_U0_U->if_din(start_for_conv8_U0_din);
    start_for_conv8_U0_U->if_full_n(start_for_conv8_U0_full_n);
    start_for_conv8_U0_U->if_write(relu_bn7_U0_start_write);
    start_for_conv8_U0_U->if_dout(start_for_conv8_U0_dout);
    start_for_conv8_U0_U->if_empty_n(start_for_conv8_U0_empty_n);
    start_for_conv8_U0_U->if_read(conv8_U0_ap_ready);

    SC_METHOD(thread_ap_done);
    sensitive << ( relu_bn8_U0_ap_done );

    SC_METHOD(thread_ap_idle);
    sensitive << ( conv113_U0_ap_idle );
    sensitive << ( relu_bn1_U0_ap_idle );
    sensitive << ( maxpool1_U0_ap_idle );
    sensitive << ( conv2_U0_ap_idle );
    sensitive << ( relu_bn2_U0_ap_idle );
    sensitive << ( maxpool2_U0_ap_idle );
    sensitive << ( conv3_U0_ap_idle );
    sensitive << ( relu_bn3_U0_ap_idle );
    sensitive << ( maxpool3_U0_ap_idle );
    sensitive << ( conv4_U0_ap_idle );
    sensitive << ( relu_bn4_U0_ap_idle );
    sensitive << ( maxpool4_U0_ap_idle );
    sensitive << ( conv5_U0_ap_idle );
    sensitive << ( relu_bn5_U0_ap_idle );
    sensitive << ( conv6_U0_ap_idle );
    sensitive << ( relu_bn6_U0_ap_idle );
    sensitive << ( conv7_U0_ap_idle );
    sensitive << ( relu_bn7_U0_ap_idle );
    sensitive << ( conv8_U0_ap_idle );
    sensitive << ( relu_bn8_U0_ap_idle );

    SC_METHOD(thread_ap_ready);
    sensitive << ( conv113_U0_ap_ready );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_ap_sync_continue);

    SC_METHOD(thread_ap_sync_done);
    sensitive << ( relu_bn8_U0_ap_done );

    SC_METHOD(thread_ap_sync_ready);
    sensitive << ( conv113_U0_ap_ready );

    SC_METHOD(thread_conv113_U0_ap_continue);

    SC_METHOD(thread_conv113_U0_ap_start);
    sensitive << ( ap_start );

    SC_METHOD(thread_conv113_U0_start_full_n);
    sensitive << ( start_for_relu_bn1_U0_full_n );
    sensitive << ( start_for_relu_bn8_U0_full_n );

    SC_METHOD(thread_conv2_U0_ap_continue);

    SC_METHOD(thread_conv2_U0_ap_start);
    sensitive << ( start_for_conv2_U0_empty_n );

    SC_METHOD(thread_conv3_U0_ap_continue);

    SC_METHOD(thread_conv3_U0_ap_start);
    sensitive << ( start_for_conv3_U0_empty_n );

    SC_METHOD(thread_conv4_U0_ap_continue);

    SC_METHOD(thread_conv4_U0_ap_start);
    sensitive << ( start_for_conv4_U0_empty_n );

    SC_METHOD(thread_conv5_U0_ap_continue);

    SC_METHOD(thread_conv5_U0_ap_start);
    sensitive << ( start_for_conv5_U0_empty_n );

    SC_METHOD(thread_conv6_U0_ap_continue);

    SC_METHOD(thread_conv6_U0_ap_start);
    sensitive << ( start_for_conv6_U0_empty_n );

    SC_METHOD(thread_conv7_U0_ap_continue);

    SC_METHOD(thread_conv7_U0_ap_start);
    sensitive << ( start_for_conv7_U0_empty_n );

    SC_METHOD(thread_conv8_U0_ap_continue);

    SC_METHOD(thread_conv8_U0_ap_start);
    sensitive << ( start_for_conv8_U0_empty_n );

    SC_METHOD(thread_conv8_U0_start_full_n);

    SC_METHOD(thread_conv8_U0_start_write);

    SC_METHOD(thread_maxpool1_U0_ap_continue);

    SC_METHOD(thread_maxpool1_U0_ap_start);
    sensitive << ( start_for_maxpool1_U0_empty_n );

    SC_METHOD(thread_maxpool2_U0_ap_continue);

    SC_METHOD(thread_maxpool2_U0_ap_start);
    sensitive << ( start_for_maxpool2_U0_empty_n );

    SC_METHOD(thread_maxpool3_U0_ap_continue);

    SC_METHOD(thread_maxpool3_U0_ap_start);
    sensitive << ( start_for_maxpool3_U0_empty_n );

    SC_METHOD(thread_maxpool4_U0_ap_continue);

    SC_METHOD(thread_maxpool4_U0_ap_start);
    sensitive << ( start_for_maxpool4_U0_empty_n );

    SC_METHOD(thread_relu_bn1_U0_ap_continue);

    SC_METHOD(thread_relu_bn1_U0_ap_start);
    sensitive << ( start_for_relu_bn1_U0_empty_n );

    SC_METHOD(thread_relu_bn2_U0_ap_continue);

    SC_METHOD(thread_relu_bn2_U0_ap_start);
    sensitive << ( start_for_relu_bn2_U0_empty_n );

    SC_METHOD(thread_relu_bn3_U0_ap_continue);

    SC_METHOD(thread_relu_bn3_U0_ap_start);
    sensitive << ( start_for_relu_bn3_U0_empty_n );

    SC_METHOD(thread_relu_bn4_U0_ap_continue);

    SC_METHOD(thread_relu_bn4_U0_ap_start);
    sensitive << ( start_for_relu_bn4_U0_empty_n );

    SC_METHOD(thread_relu_bn5_U0_ap_continue);

    SC_METHOD(thread_relu_bn5_U0_ap_start);
    sensitive << ( start_for_relu_bn5_U0_empty_n );

    SC_METHOD(thread_relu_bn6_U0_ap_continue);

    SC_METHOD(thread_relu_bn6_U0_ap_start);
    sensitive << ( start_for_relu_bn6_U0_empty_n );

    SC_METHOD(thread_relu_bn7_U0_ap_continue);

    SC_METHOD(thread_relu_bn7_U0_ap_start);
    sensitive << ( start_for_relu_bn7_U0_empty_n );

    SC_METHOD(thread_relu_bn8_U0_ap_continue);

    SC_METHOD(thread_relu_bn8_U0_ap_start);
    sensitive << ( start_for_relu_bn8_U0_empty_n );

    SC_METHOD(thread_relu_bn8_U0_start_full_n);

    SC_METHOD(thread_relu_bn8_U0_start_write);

    SC_METHOD(thread_start_for_conv2_U0_din);

    SC_METHOD(thread_start_for_conv3_U0_din);

    SC_METHOD(thread_start_for_conv4_U0_din);

    SC_METHOD(thread_start_for_conv5_U0_din);

    SC_METHOD(thread_start_for_conv6_U0_din);

    SC_METHOD(thread_start_for_conv7_U0_din);

    SC_METHOD(thread_start_for_conv8_U0_din);

    SC_METHOD(thread_start_for_maxpool1_U0_din);

    SC_METHOD(thread_start_for_maxpool2_U0_din);

    SC_METHOD(thread_start_for_maxpool3_U0_din);

    SC_METHOD(thread_start_for_maxpool4_U0_din);

    SC_METHOD(thread_start_for_relu_bn1_U0_din);

    SC_METHOD(thread_start_for_relu_bn2_U0_din);

    SC_METHOD(thread_start_for_relu_bn3_U0_din);

    SC_METHOD(thread_start_for_relu_bn4_U0_din);

    SC_METHOD(thread_start_for_relu_bn5_U0_din);

    SC_METHOD(thread_start_for_relu_bn6_U0_din);

    SC_METHOD(thread_start_for_relu_bn7_U0_din);

    SC_METHOD(thread_start_for_relu_bn8_U0_din);

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "test_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, s_axi_control_AWVALID, "(port)s_axi_control_AWVALID");
    sc_trace(mVcdFile, s_axi_control_AWREADY, "(port)s_axi_control_AWREADY");
    sc_trace(mVcdFile, s_axi_control_AWADDR, "(port)s_axi_control_AWADDR");
    sc_trace(mVcdFile, s_axi_control_WVALID, "(port)s_axi_control_WVALID");
    sc_trace(mVcdFile, s_axi_control_WREADY, "(port)s_axi_control_WREADY");
    sc_trace(mVcdFile, s_axi_control_WDATA, "(port)s_axi_control_WDATA");
    sc_trace(mVcdFile, s_axi_control_WSTRB, "(port)s_axi_control_WSTRB");
    sc_trace(mVcdFile, s_axi_control_ARVALID, "(port)s_axi_control_ARVALID");
    sc_trace(mVcdFile, s_axi_control_ARREADY, "(port)s_axi_control_ARREADY");
    sc_trace(mVcdFile, s_axi_control_ARADDR, "(port)s_axi_control_ARADDR");
    sc_trace(mVcdFile, s_axi_control_RVALID, "(port)s_axi_control_RVALID");
    sc_trace(mVcdFile, s_axi_control_RREADY, "(port)s_axi_control_RREADY");
    sc_trace(mVcdFile, s_axi_control_RDATA, "(port)s_axi_control_RDATA");
    sc_trace(mVcdFile, s_axi_control_RRESP, "(port)s_axi_control_RRESP");
    sc_trace(mVcdFile, s_axi_control_BVALID, "(port)s_axi_control_BVALID");
    sc_trace(mVcdFile, s_axi_control_BREADY, "(port)s_axi_control_BREADY");
    sc_trace(mVcdFile, s_axi_control_BRESP, "(port)s_axi_control_BRESP");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
    sc_trace(mVcdFile, m_axi_gmem_AWVALID, "(port)m_axi_gmem_AWVALID");
    sc_trace(mVcdFile, m_axi_gmem_AWREADY, "(port)m_axi_gmem_AWREADY");
    sc_trace(mVcdFile, m_axi_gmem_AWADDR, "(port)m_axi_gmem_AWADDR");
    sc_trace(mVcdFile, m_axi_gmem_AWID, "(port)m_axi_gmem_AWID");
    sc_trace(mVcdFile, m_axi_gmem_AWLEN, "(port)m_axi_gmem_AWLEN");
    sc_trace(mVcdFile, m_axi_gmem_AWSIZE, "(port)m_axi_gmem_AWSIZE");
    sc_trace(mVcdFile, m_axi_gmem_AWBURST, "(port)m_axi_gmem_AWBURST");
    sc_trace(mVcdFile, m_axi_gmem_AWLOCK, "(port)m_axi_gmem_AWLOCK");
    sc_trace(mVcdFile, m_axi_gmem_AWCACHE, "(port)m_axi_gmem_AWCACHE");
    sc_trace(mVcdFile, m_axi_gmem_AWPROT, "(port)m_axi_gmem_AWPROT");
    sc_trace(mVcdFile, m_axi_gmem_AWQOS, "(port)m_axi_gmem_AWQOS");
    sc_trace(mVcdFile, m_axi_gmem_AWREGION, "(port)m_axi_gmem_AWREGION");
    sc_trace(mVcdFile, m_axi_gmem_AWUSER, "(port)m_axi_gmem_AWUSER");
    sc_trace(mVcdFile, m_axi_gmem_WVALID, "(port)m_axi_gmem_WVALID");
    sc_trace(mVcdFile, m_axi_gmem_WREADY, "(port)m_axi_gmem_WREADY");
    sc_trace(mVcdFile, m_axi_gmem_WDATA, "(port)m_axi_gmem_WDATA");
    sc_trace(mVcdFile, m_axi_gmem_WSTRB, "(port)m_axi_gmem_WSTRB");
    sc_trace(mVcdFile, m_axi_gmem_WLAST, "(port)m_axi_gmem_WLAST");
    sc_trace(mVcdFile, m_axi_gmem_WID, "(port)m_axi_gmem_WID");
    sc_trace(mVcdFile, m_axi_gmem_WUSER, "(port)m_axi_gmem_WUSER");
    sc_trace(mVcdFile, m_axi_gmem_ARVALID, "(port)m_axi_gmem_ARVALID");
    sc_trace(mVcdFile, m_axi_gmem_ARREADY, "(port)m_axi_gmem_ARREADY");
    sc_trace(mVcdFile, m_axi_gmem_ARADDR, "(port)m_axi_gmem_ARADDR");
    sc_trace(mVcdFile, m_axi_gmem_ARID, "(port)m_axi_gmem_ARID");
    sc_trace(mVcdFile, m_axi_gmem_ARLEN, "(port)m_axi_gmem_ARLEN");
    sc_trace(mVcdFile, m_axi_gmem_ARSIZE, "(port)m_axi_gmem_ARSIZE");
    sc_trace(mVcdFile, m_axi_gmem_ARBURST, "(port)m_axi_gmem_ARBURST");
    sc_trace(mVcdFile, m_axi_gmem_ARLOCK, "(port)m_axi_gmem_ARLOCK");
    sc_trace(mVcdFile, m_axi_gmem_ARCACHE, "(port)m_axi_gmem_ARCACHE");
    sc_trace(mVcdFile, m_axi_gmem_ARPROT, "(port)m_axi_gmem_ARPROT");
    sc_trace(mVcdFile, m_axi_gmem_ARQOS, "(port)m_axi_gmem_ARQOS");
    sc_trace(mVcdFile, m_axi_gmem_ARREGION, "(port)m_axi_gmem_ARREGION");
    sc_trace(mVcdFile, m_axi_gmem_ARUSER, "(port)m_axi_gmem_ARUSER");
    sc_trace(mVcdFile, m_axi_gmem_RVALID, "(port)m_axi_gmem_RVALID");
    sc_trace(mVcdFile, m_axi_gmem_RREADY, "(port)m_axi_gmem_RREADY");
    sc_trace(mVcdFile, m_axi_gmem_RDATA, "(port)m_axi_gmem_RDATA");
    sc_trace(mVcdFile, m_axi_gmem_RLAST, "(port)m_axi_gmem_RLAST");
    sc_trace(mVcdFile, m_axi_gmem_RID, "(port)m_axi_gmem_RID");
    sc_trace(mVcdFile, m_axi_gmem_RUSER, "(port)m_axi_gmem_RUSER");
    sc_trace(mVcdFile, m_axi_gmem_RRESP, "(port)m_axi_gmem_RRESP");
    sc_trace(mVcdFile, m_axi_gmem_BVALID, "(port)m_axi_gmem_BVALID");
    sc_trace(mVcdFile, m_axi_gmem_BREADY, "(port)m_axi_gmem_BREADY");
    sc_trace(mVcdFile, m_axi_gmem_BRESP, "(port)m_axi_gmem_BRESP");
    sc_trace(mVcdFile, m_axi_gmem_BID, "(port)m_axi_gmem_BID");
    sc_trace(mVcdFile, m_axi_gmem_BUSER, "(port)m_axi_gmem_BUSER");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, input_image, "input_image");
    sc_trace(mVcdFile, result, "result");
    sc_trace(mVcdFile, gmem_AWREADY, "gmem_AWREADY");
    sc_trace(mVcdFile, gmem_WREADY, "gmem_WREADY");
    sc_trace(mVcdFile, gmem_ARREADY, "gmem_ARREADY");
    sc_trace(mVcdFile, gmem_RVALID, "gmem_RVALID");
    sc_trace(mVcdFile, gmem_RDATA, "gmem_RDATA");
    sc_trace(mVcdFile, gmem_RLAST, "gmem_RLAST");
    sc_trace(mVcdFile, gmem_RID, "gmem_RID");
    sc_trace(mVcdFile, gmem_RUSER, "gmem_RUSER");
    sc_trace(mVcdFile, gmem_RRESP, "gmem_RRESP");
    sc_trace(mVcdFile, gmem_BVALID, "gmem_BVALID");
    sc_trace(mVcdFile, gmem_BRESP, "gmem_BRESP");
    sc_trace(mVcdFile, gmem_BID, "gmem_BID");
    sc_trace(mVcdFile, gmem_BUSER, "gmem_BUSER");
    sc_trace(mVcdFile, conv113_U0_ap_start, "conv113_U0_ap_start");
    sc_trace(mVcdFile, conv113_U0_start_full_n, "conv113_U0_start_full_n");
    sc_trace(mVcdFile, conv113_U0_ap_done, "conv113_U0_ap_done");
    sc_trace(mVcdFile, conv113_U0_ap_continue, "conv113_U0_ap_continue");
    sc_trace(mVcdFile, conv113_U0_ap_idle, "conv113_U0_ap_idle");
    sc_trace(mVcdFile, conv113_U0_ap_ready, "conv113_U0_ap_ready");
    sc_trace(mVcdFile, conv113_U0_start_out, "conv113_U0_start_out");
    sc_trace(mVcdFile, conv113_U0_start_write, "conv113_U0_start_write");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWVALID, "conv113_U0_m_axi_input_image_AWVALID");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWADDR, "conv113_U0_m_axi_input_image_AWADDR");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWID, "conv113_U0_m_axi_input_image_AWID");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWLEN, "conv113_U0_m_axi_input_image_AWLEN");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWSIZE, "conv113_U0_m_axi_input_image_AWSIZE");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWBURST, "conv113_U0_m_axi_input_image_AWBURST");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWLOCK, "conv113_U0_m_axi_input_image_AWLOCK");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWCACHE, "conv113_U0_m_axi_input_image_AWCACHE");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWPROT, "conv113_U0_m_axi_input_image_AWPROT");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWQOS, "conv113_U0_m_axi_input_image_AWQOS");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWREGION, "conv113_U0_m_axi_input_image_AWREGION");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_AWUSER, "conv113_U0_m_axi_input_image_AWUSER");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_WVALID, "conv113_U0_m_axi_input_image_WVALID");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_WDATA, "conv113_U0_m_axi_input_image_WDATA");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_WSTRB, "conv113_U0_m_axi_input_image_WSTRB");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_WLAST, "conv113_U0_m_axi_input_image_WLAST");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_WID, "conv113_U0_m_axi_input_image_WID");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_WUSER, "conv113_U0_m_axi_input_image_WUSER");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARVALID, "conv113_U0_m_axi_input_image_ARVALID");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARADDR, "conv113_U0_m_axi_input_image_ARADDR");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARID, "conv113_U0_m_axi_input_image_ARID");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARLEN, "conv113_U0_m_axi_input_image_ARLEN");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARSIZE, "conv113_U0_m_axi_input_image_ARSIZE");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARBURST, "conv113_U0_m_axi_input_image_ARBURST");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARLOCK, "conv113_U0_m_axi_input_image_ARLOCK");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARCACHE, "conv113_U0_m_axi_input_image_ARCACHE");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARPROT, "conv113_U0_m_axi_input_image_ARPROT");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARQOS, "conv113_U0_m_axi_input_image_ARQOS");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARREGION, "conv113_U0_m_axi_input_image_ARREGION");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_ARUSER, "conv113_U0_m_axi_input_image_ARUSER");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_RREADY, "conv113_U0_m_axi_input_image_RREADY");
    sc_trace(mVcdFile, conv113_U0_m_axi_input_image_BREADY, "conv113_U0_m_axi_input_image_BREADY");
    sc_trace(mVcdFile, conv113_U0_conv1_pipe_1_V_V_din, "conv113_U0_conv1_pipe_1_V_V_din");
    sc_trace(mVcdFile, conv113_U0_conv1_pipe_1_V_V_write, "conv113_U0_conv1_pipe_1_V_V_write");
    sc_trace(mVcdFile, conv113_U0_result_out_din, "conv113_U0_result_out_din");
    sc_trace(mVcdFile, conv113_U0_result_out_write, "conv113_U0_result_out_write");
    sc_trace(mVcdFile, relu_bn1_U0_ap_start, "relu_bn1_U0_ap_start");
    sc_trace(mVcdFile, relu_bn1_U0_ap_done, "relu_bn1_U0_ap_done");
    sc_trace(mVcdFile, relu_bn1_U0_ap_continue, "relu_bn1_U0_ap_continue");
    sc_trace(mVcdFile, relu_bn1_U0_ap_idle, "relu_bn1_U0_ap_idle");
    sc_trace(mVcdFile, relu_bn1_U0_ap_ready, "relu_bn1_U0_ap_ready");
    sc_trace(mVcdFile, relu_bn1_U0_start_out, "relu_bn1_U0_start_out");
    sc_trace(mVcdFile, relu_bn1_U0_start_write, "relu_bn1_U0_start_write");
    sc_trace(mVcdFile, relu_bn1_U0_conv1_pipe_1_V_V_read, "relu_bn1_U0_conv1_pipe_1_V_V_read");
    sc_trace(mVcdFile, relu_bn1_U0_relu1_pipe_2_V_V_din, "relu_bn1_U0_relu1_pipe_2_V_V_din");
    sc_trace(mVcdFile, relu_bn1_U0_relu1_pipe_2_V_V_write, "relu_bn1_U0_relu1_pipe_2_V_V_write");
    sc_trace(mVcdFile, maxpool1_U0_ap_start, "maxpool1_U0_ap_start");
    sc_trace(mVcdFile, maxpool1_U0_ap_done, "maxpool1_U0_ap_done");
    sc_trace(mVcdFile, maxpool1_U0_ap_continue, "maxpool1_U0_ap_continue");
    sc_trace(mVcdFile, maxpool1_U0_ap_idle, "maxpool1_U0_ap_idle");
    sc_trace(mVcdFile, maxpool1_U0_ap_ready, "maxpool1_U0_ap_ready");
    sc_trace(mVcdFile, maxpool1_U0_start_out, "maxpool1_U0_start_out");
    sc_trace(mVcdFile, maxpool1_U0_start_write, "maxpool1_U0_start_write");
    sc_trace(mVcdFile, maxpool1_U0_relu1_pipe_2_V_V_read, "maxpool1_U0_relu1_pipe_2_V_V_read");
    sc_trace(mVcdFile, maxpool1_U0_pool1_pipe_2_V_V_din, "maxpool1_U0_pool1_pipe_2_V_V_din");
    sc_trace(mVcdFile, maxpool1_U0_pool1_pipe_2_V_V_write, "maxpool1_U0_pool1_pipe_2_V_V_write");
    sc_trace(mVcdFile, conv2_U0_ap_start, "conv2_U0_ap_start");
    sc_trace(mVcdFile, conv2_U0_ap_done, "conv2_U0_ap_done");
    sc_trace(mVcdFile, conv2_U0_ap_continue, "conv2_U0_ap_continue");
    sc_trace(mVcdFile, conv2_U0_ap_idle, "conv2_U0_ap_idle");
    sc_trace(mVcdFile, conv2_U0_ap_ready, "conv2_U0_ap_ready");
    sc_trace(mVcdFile, conv2_U0_start_out, "conv2_U0_start_out");
    sc_trace(mVcdFile, conv2_U0_start_write, "conv2_U0_start_write");
    sc_trace(mVcdFile, conv2_U0_pool1_pipe_2_V_V_read, "conv2_U0_pool1_pipe_2_V_V_read");
    sc_trace(mVcdFile, conv2_U0_conv2_pipe_3_V_V_din, "conv2_U0_conv2_pipe_3_V_V_din");
    sc_trace(mVcdFile, conv2_U0_conv2_pipe_3_V_V_write, "conv2_U0_conv2_pipe_3_V_V_write");
    sc_trace(mVcdFile, relu_bn2_U0_ap_start, "relu_bn2_U0_ap_start");
    sc_trace(mVcdFile, relu_bn2_U0_ap_done, "relu_bn2_U0_ap_done");
    sc_trace(mVcdFile, relu_bn2_U0_ap_continue, "relu_bn2_U0_ap_continue");
    sc_trace(mVcdFile, relu_bn2_U0_ap_idle, "relu_bn2_U0_ap_idle");
    sc_trace(mVcdFile, relu_bn2_U0_ap_ready, "relu_bn2_U0_ap_ready");
    sc_trace(mVcdFile, relu_bn2_U0_start_out, "relu_bn2_U0_start_out");
    sc_trace(mVcdFile, relu_bn2_U0_start_write, "relu_bn2_U0_start_write");
    sc_trace(mVcdFile, relu_bn2_U0_conv2_pipe_3_V_V_read, "relu_bn2_U0_conv2_pipe_3_V_V_read");
    sc_trace(mVcdFile, relu_bn2_U0_relu2_pipe_4_V_V_din, "relu_bn2_U0_relu2_pipe_4_V_V_din");
    sc_trace(mVcdFile, relu_bn2_U0_relu2_pipe_4_V_V_write, "relu_bn2_U0_relu2_pipe_4_V_V_write");
    sc_trace(mVcdFile, maxpool2_U0_ap_start, "maxpool2_U0_ap_start");
    sc_trace(mVcdFile, maxpool2_U0_ap_done, "maxpool2_U0_ap_done");
    sc_trace(mVcdFile, maxpool2_U0_ap_continue, "maxpool2_U0_ap_continue");
    sc_trace(mVcdFile, maxpool2_U0_ap_idle, "maxpool2_U0_ap_idle");
    sc_trace(mVcdFile, maxpool2_U0_ap_ready, "maxpool2_U0_ap_ready");
    sc_trace(mVcdFile, maxpool2_U0_start_out, "maxpool2_U0_start_out");
    sc_trace(mVcdFile, maxpool2_U0_start_write, "maxpool2_U0_start_write");
    sc_trace(mVcdFile, maxpool2_U0_relu2_pipe_4_V_V_read, "maxpool2_U0_relu2_pipe_4_V_V_read");
    sc_trace(mVcdFile, maxpool2_U0_pool2_pipe_4_V_V_din, "maxpool2_U0_pool2_pipe_4_V_V_din");
    sc_trace(mVcdFile, maxpool2_U0_pool2_pipe_4_V_V_write, "maxpool2_U0_pool2_pipe_4_V_V_write");
    sc_trace(mVcdFile, conv3_U0_ap_start, "conv3_U0_ap_start");
    sc_trace(mVcdFile, conv3_U0_ap_done, "conv3_U0_ap_done");
    sc_trace(mVcdFile, conv3_U0_ap_continue, "conv3_U0_ap_continue");
    sc_trace(mVcdFile, conv3_U0_ap_idle, "conv3_U0_ap_idle");
    sc_trace(mVcdFile, conv3_U0_ap_ready, "conv3_U0_ap_ready");
    sc_trace(mVcdFile, conv3_U0_start_out, "conv3_U0_start_out");
    sc_trace(mVcdFile, conv3_U0_start_write, "conv3_U0_start_write");
    sc_trace(mVcdFile, conv3_U0_pool2_pipe_4_V_V_read, "conv3_U0_pool2_pipe_4_V_V_read");
    sc_trace(mVcdFile, conv3_U0_conv3_pipe_5_V_V_din, "conv3_U0_conv3_pipe_5_V_V_din");
    sc_trace(mVcdFile, conv3_U0_conv3_pipe_5_V_V_write, "conv3_U0_conv3_pipe_5_V_V_write");
    sc_trace(mVcdFile, relu_bn3_U0_ap_start, "relu_bn3_U0_ap_start");
    sc_trace(mVcdFile, relu_bn3_U0_ap_done, "relu_bn3_U0_ap_done");
    sc_trace(mVcdFile, relu_bn3_U0_ap_continue, "relu_bn3_U0_ap_continue");
    sc_trace(mVcdFile, relu_bn3_U0_ap_idle, "relu_bn3_U0_ap_idle");
    sc_trace(mVcdFile, relu_bn3_U0_ap_ready, "relu_bn3_U0_ap_ready");
    sc_trace(mVcdFile, relu_bn3_U0_start_out, "relu_bn3_U0_start_out");
    sc_trace(mVcdFile, relu_bn3_U0_start_write, "relu_bn3_U0_start_write");
    sc_trace(mVcdFile, relu_bn3_U0_conv3_pipe_5_V_V_read, "relu_bn3_U0_conv3_pipe_5_V_V_read");
    sc_trace(mVcdFile, relu_bn3_U0_relu3_pipe_6_V_V_din, "relu_bn3_U0_relu3_pipe_6_V_V_din");
    sc_trace(mVcdFile, relu_bn3_U0_relu3_pipe_6_V_V_write, "relu_bn3_U0_relu3_pipe_6_V_V_write");
    sc_trace(mVcdFile, maxpool3_U0_ap_start, "maxpool3_U0_ap_start");
    sc_trace(mVcdFile, maxpool3_U0_ap_done, "maxpool3_U0_ap_done");
    sc_trace(mVcdFile, maxpool3_U0_ap_continue, "maxpool3_U0_ap_continue");
    sc_trace(mVcdFile, maxpool3_U0_ap_idle, "maxpool3_U0_ap_idle");
    sc_trace(mVcdFile, maxpool3_U0_ap_ready, "maxpool3_U0_ap_ready");
    sc_trace(mVcdFile, maxpool3_U0_start_out, "maxpool3_U0_start_out");
    sc_trace(mVcdFile, maxpool3_U0_start_write, "maxpool3_U0_start_write");
    sc_trace(mVcdFile, maxpool3_U0_relu3_pipe_6_V_V_read, "maxpool3_U0_relu3_pipe_6_V_V_read");
    sc_trace(mVcdFile, maxpool3_U0_pool3_pipe_6_V_V_din, "maxpool3_U0_pool3_pipe_6_V_V_din");
    sc_trace(mVcdFile, maxpool3_U0_pool3_pipe_6_V_V_write, "maxpool3_U0_pool3_pipe_6_V_V_write");
    sc_trace(mVcdFile, conv4_U0_ap_start, "conv4_U0_ap_start");
    sc_trace(mVcdFile, conv4_U0_ap_done, "conv4_U0_ap_done");
    sc_trace(mVcdFile, conv4_U0_ap_continue, "conv4_U0_ap_continue");
    sc_trace(mVcdFile, conv4_U0_ap_idle, "conv4_U0_ap_idle");
    sc_trace(mVcdFile, conv4_U0_ap_ready, "conv4_U0_ap_ready");
    sc_trace(mVcdFile, conv4_U0_start_out, "conv4_U0_start_out");
    sc_trace(mVcdFile, conv4_U0_start_write, "conv4_U0_start_write");
    sc_trace(mVcdFile, conv4_U0_pool3_pipe_6_V_V_read, "conv4_U0_pool3_pipe_6_V_V_read");
    sc_trace(mVcdFile, conv4_U0_conv4_pipe_7_V_V_din, "conv4_U0_conv4_pipe_7_V_V_din");
    sc_trace(mVcdFile, conv4_U0_conv4_pipe_7_V_V_write, "conv4_U0_conv4_pipe_7_V_V_write");
    sc_trace(mVcdFile, relu_bn4_U0_ap_start, "relu_bn4_U0_ap_start");
    sc_trace(mVcdFile, relu_bn4_U0_ap_done, "relu_bn4_U0_ap_done");
    sc_trace(mVcdFile, relu_bn4_U0_ap_continue, "relu_bn4_U0_ap_continue");
    sc_trace(mVcdFile, relu_bn4_U0_ap_idle, "relu_bn4_U0_ap_idle");
    sc_trace(mVcdFile, relu_bn4_U0_ap_ready, "relu_bn4_U0_ap_ready");
    sc_trace(mVcdFile, relu_bn4_U0_start_out, "relu_bn4_U0_start_out");
    sc_trace(mVcdFile, relu_bn4_U0_start_write, "relu_bn4_U0_start_write");
    sc_trace(mVcdFile, relu_bn4_U0_conv4_pipe_7_V_V_read, "relu_bn4_U0_conv4_pipe_7_V_V_read");
    sc_trace(mVcdFile, relu_bn4_U0_relu4_pipe_8_V_V_din, "relu_bn4_U0_relu4_pipe_8_V_V_din");
    sc_trace(mVcdFile, relu_bn4_U0_relu4_pipe_8_V_V_write, "relu_bn4_U0_relu4_pipe_8_V_V_write");
    sc_trace(mVcdFile, maxpool4_U0_ap_start, "maxpool4_U0_ap_start");
    sc_trace(mVcdFile, maxpool4_U0_ap_done, "maxpool4_U0_ap_done");
    sc_trace(mVcdFile, maxpool4_U0_ap_continue, "maxpool4_U0_ap_continue");
    sc_trace(mVcdFile, maxpool4_U0_ap_idle, "maxpool4_U0_ap_idle");
    sc_trace(mVcdFile, maxpool4_U0_ap_ready, "maxpool4_U0_ap_ready");
    sc_trace(mVcdFile, maxpool4_U0_start_out, "maxpool4_U0_start_out");
    sc_trace(mVcdFile, maxpool4_U0_start_write, "maxpool4_U0_start_write");
    sc_trace(mVcdFile, maxpool4_U0_relu4_pipe_8_V_V_read, "maxpool4_U0_relu4_pipe_8_V_V_read");
    sc_trace(mVcdFile, maxpool4_U0_pool4_pipe_8_V_V_din, "maxpool4_U0_pool4_pipe_8_V_V_din");
    sc_trace(mVcdFile, maxpool4_U0_pool4_pipe_8_V_V_write, "maxpool4_U0_pool4_pipe_8_V_V_write");
    sc_trace(mVcdFile, conv5_U0_ap_start, "conv5_U0_ap_start");
    sc_trace(mVcdFile, conv5_U0_ap_done, "conv5_U0_ap_done");
    sc_trace(mVcdFile, conv5_U0_ap_continue, "conv5_U0_ap_continue");
    sc_trace(mVcdFile, conv5_U0_ap_idle, "conv5_U0_ap_idle");
    sc_trace(mVcdFile, conv5_U0_ap_ready, "conv5_U0_ap_ready");
    sc_trace(mVcdFile, conv5_U0_start_out, "conv5_U0_start_out");
    sc_trace(mVcdFile, conv5_U0_start_write, "conv5_U0_start_write");
    sc_trace(mVcdFile, conv5_U0_pool4_pipe_8_V_V_read, "conv5_U0_pool4_pipe_8_V_V_read");
    sc_trace(mVcdFile, conv5_U0_conv5_pipe_9_V_V_din, "conv5_U0_conv5_pipe_9_V_V_din");
    sc_trace(mVcdFile, conv5_U0_conv5_pipe_9_V_V_write, "conv5_U0_conv5_pipe_9_V_V_write");
    sc_trace(mVcdFile, relu_bn5_U0_ap_start, "relu_bn5_U0_ap_start");
    sc_trace(mVcdFile, relu_bn5_U0_ap_done, "relu_bn5_U0_ap_done");
    sc_trace(mVcdFile, relu_bn5_U0_ap_continue, "relu_bn5_U0_ap_continue");
    sc_trace(mVcdFile, relu_bn5_U0_ap_idle, "relu_bn5_U0_ap_idle");
    sc_trace(mVcdFile, relu_bn5_U0_ap_ready, "relu_bn5_U0_ap_ready");
    sc_trace(mVcdFile, relu_bn5_U0_start_out, "relu_bn5_U0_start_out");
    sc_trace(mVcdFile, relu_bn5_U0_start_write, "relu_bn5_U0_start_write");
    sc_trace(mVcdFile, relu_bn5_U0_conv5_pipe_9_V_V_read, "relu_bn5_U0_conv5_pipe_9_V_V_read");
    sc_trace(mVcdFile, relu_bn5_U0_relu5_pipe_10_V_V_din, "relu_bn5_U0_relu5_pipe_10_V_V_din");
    sc_trace(mVcdFile, relu_bn5_U0_relu5_pipe_10_V_V_write, "relu_bn5_U0_relu5_pipe_10_V_V_write");
    sc_trace(mVcdFile, conv6_U0_ap_start, "conv6_U0_ap_start");
    sc_trace(mVcdFile, conv6_U0_ap_done, "conv6_U0_ap_done");
    sc_trace(mVcdFile, conv6_U0_ap_continue, "conv6_U0_ap_continue");
    sc_trace(mVcdFile, conv6_U0_ap_idle, "conv6_U0_ap_idle");
    sc_trace(mVcdFile, conv6_U0_ap_ready, "conv6_U0_ap_ready");
    sc_trace(mVcdFile, conv6_U0_start_out, "conv6_U0_start_out");
    sc_trace(mVcdFile, conv6_U0_start_write, "conv6_U0_start_write");
    sc_trace(mVcdFile, conv6_U0_relu5_pipe_10_V_V_read, "conv6_U0_relu5_pipe_10_V_V_read");
    sc_trace(mVcdFile, conv6_U0_conv6_pipe_11_V_V_din, "conv6_U0_conv6_pipe_11_V_V_din");
    sc_trace(mVcdFile, conv6_U0_conv6_pipe_11_V_V_write, "conv6_U0_conv6_pipe_11_V_V_write");
    sc_trace(mVcdFile, relu_bn6_U0_ap_start, "relu_bn6_U0_ap_start");
    sc_trace(mVcdFile, relu_bn6_U0_ap_done, "relu_bn6_U0_ap_done");
    sc_trace(mVcdFile, relu_bn6_U0_ap_continue, "relu_bn6_U0_ap_continue");
    sc_trace(mVcdFile, relu_bn6_U0_ap_idle, "relu_bn6_U0_ap_idle");
    sc_trace(mVcdFile, relu_bn6_U0_ap_ready, "relu_bn6_U0_ap_ready");
    sc_trace(mVcdFile, relu_bn6_U0_start_out, "relu_bn6_U0_start_out");
    sc_trace(mVcdFile, relu_bn6_U0_start_write, "relu_bn6_U0_start_write");
    sc_trace(mVcdFile, relu_bn6_U0_conv6_pipe_11_V_V_read, "relu_bn6_U0_conv6_pipe_11_V_V_read");
    sc_trace(mVcdFile, relu_bn6_U0_relu6_pipe_12_V_V_din, "relu_bn6_U0_relu6_pipe_12_V_V_din");
    sc_trace(mVcdFile, relu_bn6_U0_relu6_pipe_12_V_V_write, "relu_bn6_U0_relu6_pipe_12_V_V_write");
    sc_trace(mVcdFile, conv7_U0_ap_start, "conv7_U0_ap_start");
    sc_trace(mVcdFile, conv7_U0_ap_done, "conv7_U0_ap_done");
    sc_trace(mVcdFile, conv7_U0_ap_continue, "conv7_U0_ap_continue");
    sc_trace(mVcdFile, conv7_U0_ap_idle, "conv7_U0_ap_idle");
    sc_trace(mVcdFile, conv7_U0_ap_ready, "conv7_U0_ap_ready");
    sc_trace(mVcdFile, conv7_U0_start_out, "conv7_U0_start_out");
    sc_trace(mVcdFile, conv7_U0_start_write, "conv7_U0_start_write");
    sc_trace(mVcdFile, conv7_U0_relu6_pipe_12_V_V_read, "conv7_U0_relu6_pipe_12_V_V_read");
    sc_trace(mVcdFile, conv7_U0_conv7_pipe_13_V_V_din, "conv7_U0_conv7_pipe_13_V_V_din");
    sc_trace(mVcdFile, conv7_U0_conv7_pipe_13_V_V_write, "conv7_U0_conv7_pipe_13_V_V_write");
    sc_trace(mVcdFile, relu_bn7_U0_ap_start, "relu_bn7_U0_ap_start");
    sc_trace(mVcdFile, relu_bn7_U0_ap_done, "relu_bn7_U0_ap_done");
    sc_trace(mVcdFile, relu_bn7_U0_ap_continue, "relu_bn7_U0_ap_continue");
    sc_trace(mVcdFile, relu_bn7_U0_ap_idle, "relu_bn7_U0_ap_idle");
    sc_trace(mVcdFile, relu_bn7_U0_ap_ready, "relu_bn7_U0_ap_ready");
    sc_trace(mVcdFile, relu_bn7_U0_start_out, "relu_bn7_U0_start_out");
    sc_trace(mVcdFile, relu_bn7_U0_start_write, "relu_bn7_U0_start_write");
    sc_trace(mVcdFile, relu_bn7_U0_conv7_pipe_13_V_V_read, "relu_bn7_U0_conv7_pipe_13_V_V_read");
    sc_trace(mVcdFile, relu_bn7_U0_relu7_pipe_14_V_V_din, "relu_bn7_U0_relu7_pipe_14_V_V_din");
    sc_trace(mVcdFile, relu_bn7_U0_relu7_pipe_14_V_V_write, "relu_bn7_U0_relu7_pipe_14_V_V_write");
    sc_trace(mVcdFile, conv8_U0_ap_start, "conv8_U0_ap_start");
    sc_trace(mVcdFile, conv8_U0_ap_done, "conv8_U0_ap_done");
    sc_trace(mVcdFile, conv8_U0_ap_continue, "conv8_U0_ap_continue");
    sc_trace(mVcdFile, conv8_U0_ap_idle, "conv8_U0_ap_idle");
    sc_trace(mVcdFile, conv8_U0_ap_ready, "conv8_U0_ap_ready");
    sc_trace(mVcdFile, conv8_U0_relu7_pipe_14_V_V_read, "conv8_U0_relu7_pipe_14_V_V_read");
    sc_trace(mVcdFile, conv8_U0_conv8_pipe_15_V_V_din, "conv8_U0_conv8_pipe_15_V_V_din");
    sc_trace(mVcdFile, conv8_U0_conv8_pipe_15_V_V_write, "conv8_U0_conv8_pipe_15_V_V_write");
    sc_trace(mVcdFile, relu_bn8_U0_ap_start, "relu_bn8_U0_ap_start");
    sc_trace(mVcdFile, relu_bn8_U0_ap_done, "relu_bn8_U0_ap_done");
    sc_trace(mVcdFile, relu_bn8_U0_ap_continue, "relu_bn8_U0_ap_continue");
    sc_trace(mVcdFile, relu_bn8_U0_ap_idle, "relu_bn8_U0_ap_idle");
    sc_trace(mVcdFile, relu_bn8_U0_ap_ready, "relu_bn8_U0_ap_ready");
    sc_trace(mVcdFile, relu_bn8_U0_conv8_pipe_15_V_V_read, "relu_bn8_U0_conv8_pipe_15_V_V_read");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWVALID, "relu_bn8_U0_m_axi_result_AWVALID");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWADDR, "relu_bn8_U0_m_axi_result_AWADDR");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWID, "relu_bn8_U0_m_axi_result_AWID");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWLEN, "relu_bn8_U0_m_axi_result_AWLEN");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWSIZE, "relu_bn8_U0_m_axi_result_AWSIZE");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWBURST, "relu_bn8_U0_m_axi_result_AWBURST");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWLOCK, "relu_bn8_U0_m_axi_result_AWLOCK");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWCACHE, "relu_bn8_U0_m_axi_result_AWCACHE");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWPROT, "relu_bn8_U0_m_axi_result_AWPROT");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWQOS, "relu_bn8_U0_m_axi_result_AWQOS");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWREGION, "relu_bn8_U0_m_axi_result_AWREGION");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_AWUSER, "relu_bn8_U0_m_axi_result_AWUSER");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_WVALID, "relu_bn8_U0_m_axi_result_WVALID");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_WDATA, "relu_bn8_U0_m_axi_result_WDATA");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_WSTRB, "relu_bn8_U0_m_axi_result_WSTRB");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_WLAST, "relu_bn8_U0_m_axi_result_WLAST");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_WID, "relu_bn8_U0_m_axi_result_WID");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_WUSER, "relu_bn8_U0_m_axi_result_WUSER");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARVALID, "relu_bn8_U0_m_axi_result_ARVALID");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARADDR, "relu_bn8_U0_m_axi_result_ARADDR");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARID, "relu_bn8_U0_m_axi_result_ARID");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARLEN, "relu_bn8_U0_m_axi_result_ARLEN");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARSIZE, "relu_bn8_U0_m_axi_result_ARSIZE");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARBURST, "relu_bn8_U0_m_axi_result_ARBURST");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARLOCK, "relu_bn8_U0_m_axi_result_ARLOCK");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARCACHE, "relu_bn8_U0_m_axi_result_ARCACHE");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARPROT, "relu_bn8_U0_m_axi_result_ARPROT");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARQOS, "relu_bn8_U0_m_axi_result_ARQOS");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARREGION, "relu_bn8_U0_m_axi_result_ARREGION");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_ARUSER, "relu_bn8_U0_m_axi_result_ARUSER");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_RREADY, "relu_bn8_U0_m_axi_result_RREADY");
    sc_trace(mVcdFile, relu_bn8_U0_m_axi_result_BREADY, "relu_bn8_U0_m_axi_result_BREADY");
    sc_trace(mVcdFile, relu_bn8_U0_result_offset_read, "relu_bn8_U0_result_offset_read");
    sc_trace(mVcdFile, ap_sync_continue, "ap_sync_continue");
    sc_trace(mVcdFile, conv1_pipe_1_V_V_full_n, "conv1_pipe_1_V_V_full_n");
    sc_trace(mVcdFile, conv1_pipe_1_V_V_dout, "conv1_pipe_1_V_V_dout");
    sc_trace(mVcdFile, conv1_pipe_1_V_V_empty_n, "conv1_pipe_1_V_V_empty_n");
    sc_trace(mVcdFile, result_c_full_n, "result_c_full_n");
    sc_trace(mVcdFile, result_c_dout, "result_c_dout");
    sc_trace(mVcdFile, result_c_empty_n, "result_c_empty_n");
    sc_trace(mVcdFile, relu1_pipe_2_V_V_full_n, "relu1_pipe_2_V_V_full_n");
    sc_trace(mVcdFile, relu1_pipe_2_V_V_dout, "relu1_pipe_2_V_V_dout");
    sc_trace(mVcdFile, relu1_pipe_2_V_V_empty_n, "relu1_pipe_2_V_V_empty_n");
    sc_trace(mVcdFile, pool1_pipe_2_V_V_full_n, "pool1_pipe_2_V_V_full_n");
    sc_trace(mVcdFile, pool1_pipe_2_V_V_dout, "pool1_pipe_2_V_V_dout");
    sc_trace(mVcdFile, pool1_pipe_2_V_V_empty_n, "pool1_pipe_2_V_V_empty_n");
    sc_trace(mVcdFile, conv2_pipe_3_V_V_full_n, "conv2_pipe_3_V_V_full_n");
    sc_trace(mVcdFile, conv2_pipe_3_V_V_dout, "conv2_pipe_3_V_V_dout");
    sc_trace(mVcdFile, conv2_pipe_3_V_V_empty_n, "conv2_pipe_3_V_V_empty_n");
    sc_trace(mVcdFile, relu2_pipe_4_V_V_full_n, "relu2_pipe_4_V_V_full_n");
    sc_trace(mVcdFile, relu2_pipe_4_V_V_dout, "relu2_pipe_4_V_V_dout");
    sc_trace(mVcdFile, relu2_pipe_4_V_V_empty_n, "relu2_pipe_4_V_V_empty_n");
    sc_trace(mVcdFile, pool2_pipe_4_V_V_full_n, "pool2_pipe_4_V_V_full_n");
    sc_trace(mVcdFile, pool2_pipe_4_V_V_dout, "pool2_pipe_4_V_V_dout");
    sc_trace(mVcdFile, pool2_pipe_4_V_V_empty_n, "pool2_pipe_4_V_V_empty_n");
    sc_trace(mVcdFile, conv3_pipe_5_V_V_full_n, "conv3_pipe_5_V_V_full_n");
    sc_trace(mVcdFile, conv3_pipe_5_V_V_dout, "conv3_pipe_5_V_V_dout");
    sc_trace(mVcdFile, conv3_pipe_5_V_V_empty_n, "conv3_pipe_5_V_V_empty_n");
    sc_trace(mVcdFile, relu3_pipe_6_V_V_full_n, "relu3_pipe_6_V_V_full_n");
    sc_trace(mVcdFile, relu3_pipe_6_V_V_dout, "relu3_pipe_6_V_V_dout");
    sc_trace(mVcdFile, relu3_pipe_6_V_V_empty_n, "relu3_pipe_6_V_V_empty_n");
    sc_trace(mVcdFile, pool3_pipe_6_V_V_full_n, "pool3_pipe_6_V_V_full_n");
    sc_trace(mVcdFile, pool3_pipe_6_V_V_dout, "pool3_pipe_6_V_V_dout");
    sc_trace(mVcdFile, pool3_pipe_6_V_V_empty_n, "pool3_pipe_6_V_V_empty_n");
    sc_trace(mVcdFile, conv4_pipe_7_V_V_full_n, "conv4_pipe_7_V_V_full_n");
    sc_trace(mVcdFile, conv4_pipe_7_V_V_dout, "conv4_pipe_7_V_V_dout");
    sc_trace(mVcdFile, conv4_pipe_7_V_V_empty_n, "conv4_pipe_7_V_V_empty_n");
    sc_trace(mVcdFile, relu4_pipe_8_V_V_full_n, "relu4_pipe_8_V_V_full_n");
    sc_trace(mVcdFile, relu4_pipe_8_V_V_dout, "relu4_pipe_8_V_V_dout");
    sc_trace(mVcdFile, relu4_pipe_8_V_V_empty_n, "relu4_pipe_8_V_V_empty_n");
    sc_trace(mVcdFile, pool4_pipe_8_V_V_full_n, "pool4_pipe_8_V_V_full_n");
    sc_trace(mVcdFile, pool4_pipe_8_V_V_dout, "pool4_pipe_8_V_V_dout");
    sc_trace(mVcdFile, pool4_pipe_8_V_V_empty_n, "pool4_pipe_8_V_V_empty_n");
    sc_trace(mVcdFile, conv5_pipe_9_V_V_full_n, "conv5_pipe_9_V_V_full_n");
    sc_trace(mVcdFile, conv5_pipe_9_V_V_dout, "conv5_pipe_9_V_V_dout");
    sc_trace(mVcdFile, conv5_pipe_9_V_V_empty_n, "conv5_pipe_9_V_V_empty_n");
    sc_trace(mVcdFile, relu5_pipe_10_V_V_full_n, "relu5_pipe_10_V_V_full_n");
    sc_trace(mVcdFile, relu5_pipe_10_V_V_dout, "relu5_pipe_10_V_V_dout");
    sc_trace(mVcdFile, relu5_pipe_10_V_V_empty_n, "relu5_pipe_10_V_V_empty_n");
    sc_trace(mVcdFile, conv6_pipe_11_V_V_full_n, "conv6_pipe_11_V_V_full_n");
    sc_trace(mVcdFile, conv6_pipe_11_V_V_dout, "conv6_pipe_11_V_V_dout");
    sc_trace(mVcdFile, conv6_pipe_11_V_V_empty_n, "conv6_pipe_11_V_V_empty_n");
    sc_trace(mVcdFile, relu6_pipe_12_V_V_full_n, "relu6_pipe_12_V_V_full_n");
    sc_trace(mVcdFile, relu6_pipe_12_V_V_dout, "relu6_pipe_12_V_V_dout");
    sc_trace(mVcdFile, relu6_pipe_12_V_V_empty_n, "relu6_pipe_12_V_V_empty_n");
    sc_trace(mVcdFile, conv7_pipe_13_V_V_full_n, "conv7_pipe_13_V_V_full_n");
    sc_trace(mVcdFile, conv7_pipe_13_V_V_dout, "conv7_pipe_13_V_V_dout");
    sc_trace(mVcdFile, conv7_pipe_13_V_V_empty_n, "conv7_pipe_13_V_V_empty_n");
    sc_trace(mVcdFile, relu7_pipe_14_V_V_full_n, "relu7_pipe_14_V_V_full_n");
    sc_trace(mVcdFile, relu7_pipe_14_V_V_dout, "relu7_pipe_14_V_V_dout");
    sc_trace(mVcdFile, relu7_pipe_14_V_V_empty_n, "relu7_pipe_14_V_V_empty_n");
    sc_trace(mVcdFile, conv8_pipe_15_V_V_full_n, "conv8_pipe_15_V_V_full_n");
    sc_trace(mVcdFile, conv8_pipe_15_V_V_dout, "conv8_pipe_15_V_V_dout");
    sc_trace(mVcdFile, conv8_pipe_15_V_V_empty_n, "conv8_pipe_15_V_V_empty_n");
    sc_trace(mVcdFile, ap_sync_done, "ap_sync_done");
    sc_trace(mVcdFile, ap_sync_ready, "ap_sync_ready");
    sc_trace(mVcdFile, start_for_relu_bn1_U0_din, "start_for_relu_bn1_U0_din");
    sc_trace(mVcdFile, start_for_relu_bn1_U0_full_n, "start_for_relu_bn1_U0_full_n");
    sc_trace(mVcdFile, start_for_relu_bn1_U0_dout, "start_for_relu_bn1_U0_dout");
    sc_trace(mVcdFile, start_for_relu_bn1_U0_empty_n, "start_for_relu_bn1_U0_empty_n");
    sc_trace(mVcdFile, start_for_relu_bn8_U0_din, "start_for_relu_bn8_U0_din");
    sc_trace(mVcdFile, start_for_relu_bn8_U0_full_n, "start_for_relu_bn8_U0_full_n");
    sc_trace(mVcdFile, start_for_relu_bn8_U0_dout, "start_for_relu_bn8_U0_dout");
    sc_trace(mVcdFile, start_for_relu_bn8_U0_empty_n, "start_for_relu_bn8_U0_empty_n");
    sc_trace(mVcdFile, start_for_maxpool1_U0_din, "start_for_maxpool1_U0_din");
    sc_trace(mVcdFile, start_for_maxpool1_U0_full_n, "start_for_maxpool1_U0_full_n");
    sc_trace(mVcdFile, start_for_maxpool1_U0_dout, "start_for_maxpool1_U0_dout");
    sc_trace(mVcdFile, start_for_maxpool1_U0_empty_n, "start_for_maxpool1_U0_empty_n");
    sc_trace(mVcdFile, start_for_conv2_U0_din, "start_for_conv2_U0_din");
    sc_trace(mVcdFile, start_for_conv2_U0_full_n, "start_for_conv2_U0_full_n");
    sc_trace(mVcdFile, start_for_conv2_U0_dout, "start_for_conv2_U0_dout");
    sc_trace(mVcdFile, start_for_conv2_U0_empty_n, "start_for_conv2_U0_empty_n");
    sc_trace(mVcdFile, start_for_relu_bn2_U0_din, "start_for_relu_bn2_U0_din");
    sc_trace(mVcdFile, start_for_relu_bn2_U0_full_n, "start_for_relu_bn2_U0_full_n");
    sc_trace(mVcdFile, start_for_relu_bn2_U0_dout, "start_for_relu_bn2_U0_dout");
    sc_trace(mVcdFile, start_for_relu_bn2_U0_empty_n, "start_for_relu_bn2_U0_empty_n");
    sc_trace(mVcdFile, start_for_maxpool2_U0_din, "start_for_maxpool2_U0_din");
    sc_trace(mVcdFile, start_for_maxpool2_U0_full_n, "start_for_maxpool2_U0_full_n");
    sc_trace(mVcdFile, start_for_maxpool2_U0_dout, "start_for_maxpool2_U0_dout");
    sc_trace(mVcdFile, start_for_maxpool2_U0_empty_n, "start_for_maxpool2_U0_empty_n");
    sc_trace(mVcdFile, start_for_conv3_U0_din, "start_for_conv3_U0_din");
    sc_trace(mVcdFile, start_for_conv3_U0_full_n, "start_for_conv3_U0_full_n");
    sc_trace(mVcdFile, start_for_conv3_U0_dout, "start_for_conv3_U0_dout");
    sc_trace(mVcdFile, start_for_conv3_U0_empty_n, "start_for_conv3_U0_empty_n");
    sc_trace(mVcdFile, start_for_relu_bn3_U0_din, "start_for_relu_bn3_U0_din");
    sc_trace(mVcdFile, start_for_relu_bn3_U0_full_n, "start_for_relu_bn3_U0_full_n");
    sc_trace(mVcdFile, start_for_relu_bn3_U0_dout, "start_for_relu_bn3_U0_dout");
    sc_trace(mVcdFile, start_for_relu_bn3_U0_empty_n, "start_for_relu_bn3_U0_empty_n");
    sc_trace(mVcdFile, start_for_maxpool3_U0_din, "start_for_maxpool3_U0_din");
    sc_trace(mVcdFile, start_for_maxpool3_U0_full_n, "start_for_maxpool3_U0_full_n");
    sc_trace(mVcdFile, start_for_maxpool3_U0_dout, "start_for_maxpool3_U0_dout");
    sc_trace(mVcdFile, start_for_maxpool3_U0_empty_n, "start_for_maxpool3_U0_empty_n");
    sc_trace(mVcdFile, start_for_conv4_U0_din, "start_for_conv4_U0_din");
    sc_trace(mVcdFile, start_for_conv4_U0_full_n, "start_for_conv4_U0_full_n");
    sc_trace(mVcdFile, start_for_conv4_U0_dout, "start_for_conv4_U0_dout");
    sc_trace(mVcdFile, start_for_conv4_U0_empty_n, "start_for_conv4_U0_empty_n");
    sc_trace(mVcdFile, start_for_relu_bn4_U0_din, "start_for_relu_bn4_U0_din");
    sc_trace(mVcdFile, start_for_relu_bn4_U0_full_n, "start_for_relu_bn4_U0_full_n");
    sc_trace(mVcdFile, start_for_relu_bn4_U0_dout, "start_for_relu_bn4_U0_dout");
    sc_trace(mVcdFile, start_for_relu_bn4_U0_empty_n, "start_for_relu_bn4_U0_empty_n");
    sc_trace(mVcdFile, start_for_maxpool4_U0_din, "start_for_maxpool4_U0_din");
    sc_trace(mVcdFile, start_for_maxpool4_U0_full_n, "start_for_maxpool4_U0_full_n");
    sc_trace(mVcdFile, start_for_maxpool4_U0_dout, "start_for_maxpool4_U0_dout");
    sc_trace(mVcdFile, start_for_maxpool4_U0_empty_n, "start_for_maxpool4_U0_empty_n");
    sc_trace(mVcdFile, start_for_conv5_U0_din, "start_for_conv5_U0_din");
    sc_trace(mVcdFile, start_for_conv5_U0_full_n, "start_for_conv5_U0_full_n");
    sc_trace(mVcdFile, start_for_conv5_U0_dout, "start_for_conv5_U0_dout");
    sc_trace(mVcdFile, start_for_conv5_U0_empty_n, "start_for_conv5_U0_empty_n");
    sc_trace(mVcdFile, start_for_relu_bn5_U0_din, "start_for_relu_bn5_U0_din");
    sc_trace(mVcdFile, start_for_relu_bn5_U0_full_n, "start_for_relu_bn5_U0_full_n");
    sc_trace(mVcdFile, start_for_relu_bn5_U0_dout, "start_for_relu_bn5_U0_dout");
    sc_trace(mVcdFile, start_for_relu_bn5_U0_empty_n, "start_for_relu_bn5_U0_empty_n");
    sc_trace(mVcdFile, start_for_conv6_U0_din, "start_for_conv6_U0_din");
    sc_trace(mVcdFile, start_for_conv6_U0_full_n, "start_for_conv6_U0_full_n");
    sc_trace(mVcdFile, start_for_conv6_U0_dout, "start_for_conv6_U0_dout");
    sc_trace(mVcdFile, start_for_conv6_U0_empty_n, "start_for_conv6_U0_empty_n");
    sc_trace(mVcdFile, start_for_relu_bn6_U0_din, "start_for_relu_bn6_U0_din");
    sc_trace(mVcdFile, start_for_relu_bn6_U0_full_n, "start_for_relu_bn6_U0_full_n");
    sc_trace(mVcdFile, start_for_relu_bn6_U0_dout, "start_for_relu_bn6_U0_dout");
    sc_trace(mVcdFile, start_for_relu_bn6_U0_empty_n, "start_for_relu_bn6_U0_empty_n");
    sc_trace(mVcdFile, start_for_conv7_U0_din, "start_for_conv7_U0_din");
    sc_trace(mVcdFile, start_for_conv7_U0_full_n, "start_for_conv7_U0_full_n");
    sc_trace(mVcdFile, start_for_conv7_U0_dout, "start_for_conv7_U0_dout");
    sc_trace(mVcdFile, start_for_conv7_U0_empty_n, "start_for_conv7_U0_empty_n");
    sc_trace(mVcdFile, start_for_relu_bn7_U0_din, "start_for_relu_bn7_U0_din");
    sc_trace(mVcdFile, start_for_relu_bn7_U0_full_n, "start_for_relu_bn7_U0_full_n");
    sc_trace(mVcdFile, start_for_relu_bn7_U0_dout, "start_for_relu_bn7_U0_dout");
    sc_trace(mVcdFile, start_for_relu_bn7_U0_empty_n, "start_for_relu_bn7_U0_empty_n");
    sc_trace(mVcdFile, start_for_conv8_U0_din, "start_for_conv8_U0_din");
    sc_trace(mVcdFile, start_for_conv8_U0_full_n, "start_for_conv8_U0_full_n");
    sc_trace(mVcdFile, start_for_conv8_U0_dout, "start_for_conv8_U0_dout");
    sc_trace(mVcdFile, start_for_conv8_U0_empty_n, "start_for_conv8_U0_empty_n");
    sc_trace(mVcdFile, conv8_U0_start_full_n, "conv8_U0_start_full_n");
    sc_trace(mVcdFile, conv8_U0_start_write, "conv8_U0_start_write");
    sc_trace(mVcdFile, relu_bn8_U0_start_full_n, "relu_bn8_U0_start_full_n");
    sc_trace(mVcdFile, relu_bn8_U0_start_write, "relu_bn8_U0_start_write");
#endif

    }
    mHdltvinHandle.open("test.hdltvin.dat");
    mHdltvoutHandle.open("test.hdltvout.dat");
}

test::~test() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete test_control_s_axi_U;
    delete test_gmem_m_axi_U;
    delete conv113_U0;
    delete relu_bn1_U0;
    delete maxpool1_U0;
    delete conv2_U0;
    delete relu_bn2_U0;
    delete maxpool2_U0;
    delete conv3_U0;
    delete relu_bn3_U0;
    delete maxpool3_U0;
    delete conv4_U0;
    delete relu_bn4_U0;
    delete maxpool4_U0;
    delete conv5_U0;
    delete relu_bn5_U0;
    delete conv6_U0;
    delete relu_bn6_U0;
    delete conv7_U0;
    delete relu_bn7_U0;
    delete conv8_U0;
    delete relu_bn8_U0;
    delete conv1_pipe_1_V_V_U;
    delete result_c_U;
    delete relu1_pipe_2_V_V_U;
    delete pool1_pipe_2_V_V_U;
    delete conv2_pipe_3_V_V_U;
    delete relu2_pipe_4_V_V_U;
    delete pool2_pipe_4_V_V_U;
    delete conv3_pipe_5_V_V_U;
    delete relu3_pipe_6_V_V_U;
    delete pool3_pipe_6_V_V_U;
    delete conv4_pipe_7_V_V_U;
    delete relu4_pipe_8_V_V_U;
    delete pool4_pipe_8_V_V_U;
    delete conv5_pipe_9_V_V_U;
    delete relu5_pipe_10_V_V_U;
    delete conv6_pipe_11_V_V_U;
    delete relu6_pipe_12_V_V_U;
    delete conv7_pipe_13_V_V_U;
    delete relu7_pipe_14_V_V_U;
    delete conv8_pipe_15_V_V_U;
    delete start_for_relu_bnCfe_U;
    delete start_for_relu_bnCge_U;
    delete start_for_maxpoolChe_U;
    delete start_for_conv2_U0_U;
    delete start_for_relu_bnCie_U;
    delete start_for_maxpoolCje_U;
    delete start_for_conv3_U0_U;
    delete start_for_relu_bnCke_U;
    delete start_for_maxpoolCle_U;
    delete start_for_conv4_U0_U;
    delete start_for_relu_bnCme_U;
    delete start_for_maxpoolCne_U;
    delete start_for_conv5_U0_U;
    delete start_for_relu_bnCoe_U;
    delete start_for_conv6_U0_U;
    delete start_for_relu_bnCpe_U;
    delete start_for_conv7_U0_U;
    delete start_for_relu_bnCqe_U;
    delete start_for_conv8_U0_U;
}

void test::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void test::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_logic_0;
}

void test::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv2_0;
}

void test::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv1_0;
}

void test::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv32_0;
}

void test::thread_ap_done() {
    ap_done = relu_bn8_U0_ap_done.read();
}

void test::thread_ap_idle() {
    ap_idle = (conv113_U0_ap_idle.read() & relu_bn1_U0_ap_idle.read() & maxpool1_U0_ap_idle.read() & conv2_U0_ap_idle.read() & relu_bn2_U0_ap_idle.read() & maxpool2_U0_ap_idle.read() & conv3_U0_ap_idle.read() & relu_bn3_U0_ap_idle.read() & maxpool3_U0_ap_idle.read() & conv4_U0_ap_idle.read() & relu_bn4_U0_ap_idle.read() & maxpool4_U0_ap_idle.read() & conv5_U0_ap_idle.read() & relu_bn5_U0_ap_idle.read() & conv6_U0_ap_idle.read() & relu_bn6_U0_ap_idle.read() & conv7_U0_ap_idle.read() & relu_bn7_U0_ap_idle.read() & conv8_U0_ap_idle.read() & relu_bn8_U0_ap_idle.read());
}

void test::thread_ap_ready() {
    ap_ready = conv113_U0_ap_ready.read();
}

void test::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void test::thread_ap_sync_continue() {
    ap_sync_continue = ap_const_logic_1;
}

void test::thread_ap_sync_done() {
    ap_sync_done = relu_bn8_U0_ap_done.read();
}

void test::thread_ap_sync_ready() {
    ap_sync_ready = conv113_U0_ap_ready.read();
}

void test::thread_conv113_U0_ap_continue() {
    conv113_U0_ap_continue = ap_const_logic_1;
}

void test::thread_conv113_U0_ap_start() {
    conv113_U0_ap_start = ap_start.read();
}

void test::thread_conv113_U0_start_full_n() {
    conv113_U0_start_full_n = (start_for_relu_bn1_U0_full_n.read() & start_for_relu_bn8_U0_full_n.read());
}

void test::thread_conv2_U0_ap_continue() {
    conv2_U0_ap_continue = ap_const_logic_1;
}

void test::thread_conv2_U0_ap_start() {
    conv2_U0_ap_start = start_for_conv2_U0_empty_n.read();
}

void test::thread_conv3_U0_ap_continue() {
    conv3_U0_ap_continue = ap_const_logic_1;
}

void test::thread_conv3_U0_ap_start() {
    conv3_U0_ap_start = start_for_conv3_U0_empty_n.read();
}

void test::thread_conv4_U0_ap_continue() {
    conv4_U0_ap_continue = ap_const_logic_1;
}

void test::thread_conv4_U0_ap_start() {
    conv4_U0_ap_start = start_for_conv4_U0_empty_n.read();
}

void test::thread_conv5_U0_ap_continue() {
    conv5_U0_ap_continue = ap_const_logic_1;
}

void test::thread_conv5_U0_ap_start() {
    conv5_U0_ap_start = start_for_conv5_U0_empty_n.read();
}

void test::thread_conv6_U0_ap_continue() {
    conv6_U0_ap_continue = ap_const_logic_1;
}

void test::thread_conv6_U0_ap_start() {
    conv6_U0_ap_start = start_for_conv6_U0_empty_n.read();
}

void test::thread_conv7_U0_ap_continue() {
    conv7_U0_ap_continue = ap_const_logic_1;
}

void test::thread_conv7_U0_ap_start() {
    conv7_U0_ap_start = start_for_conv7_U0_empty_n.read();
}

void test::thread_conv8_U0_ap_continue() {
    conv8_U0_ap_continue = ap_const_logic_1;
}

void test::thread_conv8_U0_ap_start() {
    conv8_U0_ap_start = start_for_conv8_U0_empty_n.read();
}

void test::thread_conv8_U0_start_full_n() {
    conv8_U0_start_full_n = ap_const_logic_1;
}

void test::thread_conv8_U0_start_write() {
    conv8_U0_start_write = ap_const_logic_0;
}

void test::thread_maxpool1_U0_ap_continue() {
    maxpool1_U0_ap_continue = ap_const_logic_1;
}

void test::thread_maxpool1_U0_ap_start() {
    maxpool1_U0_ap_start = start_for_maxpool1_U0_empty_n.read();
}

void test::thread_maxpool2_U0_ap_continue() {
    maxpool2_U0_ap_continue = ap_const_logic_1;
}

void test::thread_maxpool2_U0_ap_start() {
    maxpool2_U0_ap_start = start_for_maxpool2_U0_empty_n.read();
}

void test::thread_maxpool3_U0_ap_continue() {
    maxpool3_U0_ap_continue = ap_const_logic_1;
}

void test::thread_maxpool3_U0_ap_start() {
    maxpool3_U0_ap_start = start_for_maxpool3_U0_empty_n.read();
}

void test::thread_maxpool4_U0_ap_continue() {
    maxpool4_U0_ap_continue = ap_const_logic_1;
}

void test::thread_maxpool4_U0_ap_start() {
    maxpool4_U0_ap_start = start_for_maxpool4_U0_empty_n.read();
}

void test::thread_relu_bn1_U0_ap_continue() {
    relu_bn1_U0_ap_continue = ap_const_logic_1;
}

void test::thread_relu_bn1_U0_ap_start() {
    relu_bn1_U0_ap_start = start_for_relu_bn1_U0_empty_n.read();
}

void test::thread_relu_bn2_U0_ap_continue() {
    relu_bn2_U0_ap_continue = ap_const_logic_1;
}

void test::thread_relu_bn2_U0_ap_start() {
    relu_bn2_U0_ap_start = start_for_relu_bn2_U0_empty_n.read();
}

void test::thread_relu_bn3_U0_ap_continue() {
    relu_bn3_U0_ap_continue = ap_const_logic_1;
}

void test::thread_relu_bn3_U0_ap_start() {
    relu_bn3_U0_ap_start = start_for_relu_bn3_U0_empty_n.read();
}

void test::thread_relu_bn4_U0_ap_continue() {
    relu_bn4_U0_ap_continue = ap_const_logic_1;
}

void test::thread_relu_bn4_U0_ap_start() {
    relu_bn4_U0_ap_start = start_for_relu_bn4_U0_empty_n.read();
}

void test::thread_relu_bn5_U0_ap_continue() {
    relu_bn5_U0_ap_continue = ap_const_logic_1;
}

void test::thread_relu_bn5_U0_ap_start() {
    relu_bn5_U0_ap_start = start_for_relu_bn5_U0_empty_n.read();
}

void test::thread_relu_bn6_U0_ap_continue() {
    relu_bn6_U0_ap_continue = ap_const_logic_1;
}

void test::thread_relu_bn6_U0_ap_start() {
    relu_bn6_U0_ap_start = start_for_relu_bn6_U0_empty_n.read();
}

void test::thread_relu_bn7_U0_ap_continue() {
    relu_bn7_U0_ap_continue = ap_const_logic_1;
}

void test::thread_relu_bn7_U0_ap_start() {
    relu_bn7_U0_ap_start = start_for_relu_bn7_U0_empty_n.read();
}

void test::thread_relu_bn8_U0_ap_continue() {
    relu_bn8_U0_ap_continue = ap_const_logic_1;
}

void test::thread_relu_bn8_U0_ap_start() {
    relu_bn8_U0_ap_start = start_for_relu_bn8_U0_empty_n.read();
}

void test::thread_relu_bn8_U0_start_full_n() {
    relu_bn8_U0_start_full_n = ap_const_logic_1;
}

void test::thread_relu_bn8_U0_start_write() {
    relu_bn8_U0_start_write = ap_const_logic_0;
}

void test::thread_start_for_conv2_U0_din() {
    start_for_conv2_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_conv3_U0_din() {
    start_for_conv3_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_conv4_U0_din() {
    start_for_conv4_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_conv5_U0_din() {
    start_for_conv5_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_conv6_U0_din() {
    start_for_conv6_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_conv7_U0_din() {
    start_for_conv7_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_conv8_U0_din() {
    start_for_conv8_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_maxpool1_U0_din() {
    start_for_maxpool1_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_maxpool2_U0_din() {
    start_for_maxpool2_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_maxpool3_U0_din() {
    start_for_maxpool3_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_maxpool4_U0_din() {
    start_for_maxpool4_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_relu_bn1_U0_din() {
    start_for_relu_bn1_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_relu_bn2_U0_din() {
    start_for_relu_bn2_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_relu_bn3_U0_din() {
    start_for_relu_bn3_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_relu_bn4_U0_din() {
    start_for_relu_bn4_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_relu_bn5_U0_din() {
    start_for_relu_bn5_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_relu_bn6_U0_din() {
    start_for_relu_bn6_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_relu_bn7_U0_din() {
    start_for_relu_bn7_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_start_for_relu_bn8_U0_din() {
    start_for_relu_bn8_U0_din =  (sc_lv<1>) (ap_const_logic_1);
}

void test::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"s_axi_control_AWVALID\" :  \"" << s_axi_control_AWVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"s_axi_control_AWREADY\" :  \"" << s_axi_control_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_AWADDR\" :  \"" << s_axi_control_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WVALID\" :  \"" << s_axi_control_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_WREADY\" :  \"" << s_axi_control_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WDATA\" :  \"" << s_axi_control_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_WSTRB\" :  \"" << s_axi_control_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_ARVALID\" :  \"" << s_axi_control_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_ARREADY\" :  \"" << s_axi_control_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_ARADDR\" :  \"" << s_axi_control_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RVALID\" :  \"" << s_axi_control_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_RREADY\" :  \"" << s_axi_control_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RDATA\" :  \"" << s_axi_control_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_RRESP\" :  \"" << s_axi_control_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_BVALID\" :  \"" << s_axi_control_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_control_BREADY\" :  \"" << s_axi_control_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_control_BRESP\" :  \"" << s_axi_control_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWVALID\" :  \"" << m_axi_gmem_AWVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_AWREADY\" :  \"" << m_axi_gmem_AWREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWADDR\" :  \"" << m_axi_gmem_AWADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWID\" :  \"" << m_axi_gmem_AWID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWLEN\" :  \"" << m_axi_gmem_AWLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWSIZE\" :  \"" << m_axi_gmem_AWSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWBURST\" :  \"" << m_axi_gmem_AWBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWLOCK\" :  \"" << m_axi_gmem_AWLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWCACHE\" :  \"" << m_axi_gmem_AWCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWPROT\" :  \"" << m_axi_gmem_AWPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWQOS\" :  \"" << m_axi_gmem_AWQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWREGION\" :  \"" << m_axi_gmem_AWREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_AWUSER\" :  \"" << m_axi_gmem_AWUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_WVALID\" :  \"" << m_axi_gmem_WVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_WREADY\" :  \"" << m_axi_gmem_WREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_WDATA\" :  \"" << m_axi_gmem_WDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_WSTRB\" :  \"" << m_axi_gmem_WSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_WLAST\" :  \"" << m_axi_gmem_WLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_WID\" :  \"" << m_axi_gmem_WID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_WUSER\" :  \"" << m_axi_gmem_WUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARVALID\" :  \"" << m_axi_gmem_ARVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_ARREADY\" :  \"" << m_axi_gmem_ARREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARADDR\" :  \"" << m_axi_gmem_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARID\" :  \"" << m_axi_gmem_ARID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARLEN\" :  \"" << m_axi_gmem_ARLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARSIZE\" :  \"" << m_axi_gmem_ARSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARBURST\" :  \"" << m_axi_gmem_ARBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARLOCK\" :  \"" << m_axi_gmem_ARLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARCACHE\" :  \"" << m_axi_gmem_ARCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARPROT\" :  \"" << m_axi_gmem_ARPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARQOS\" :  \"" << m_axi_gmem_ARQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARREGION\" :  \"" << m_axi_gmem_ARREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_ARUSER\" :  \"" << m_axi_gmem_ARUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_RVALID\" :  \"" << m_axi_gmem_RVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_RREADY\" :  \"" << m_axi_gmem_RREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_RDATA\" :  \"" << m_axi_gmem_RDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_RLAST\" :  \"" << m_axi_gmem_RLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_RID\" :  \"" << m_axi_gmem_RID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_RUSER\" :  \"" << m_axi_gmem_RUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_RRESP\" :  \"" << m_axi_gmem_RRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_BVALID\" :  \"" << m_axi_gmem_BVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_gmem_BREADY\" :  \"" << m_axi_gmem_BREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_BRESP\" :  \"" << m_axi_gmem_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_BID\" :  \"" << m_axi_gmem_BID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_gmem_BUSER\" :  \"" << m_axi_gmem_BUSER.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

