<!DOCTYPE html>

<html lang="en" data-content_root="../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />
<meta content="AD9081 high speed MxFE clocking model." name="description" />

    <title>Converter Reference &#8212; pyadi-jif v0.0.1 documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8e8a900e" />
    <link rel="stylesheet" type="text/css" href="../_static/app.min.css?v=fc454092" />
    <link rel="stylesheet" type="text/css" href="../_static/css/style.css?v=632a43e7" />
    <script defer="" src="../_static/app.umd.js?v=a81630d9"></script>
    <link rel="icon" href="../_static/favicon.png"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Clock Chip Reference" href="clocks.html" />
    <link rel="prev" title="Reference APIs" href="index.html" />
   
  
  <meta name="repository" content="pyadi-jif">
  <meta name="version" content="">
  
    <meta name="page_source_suffix" content=".md">
  
  


<style>
  body {
    
  }

  body.dark {
    
  }

  @media (prefers-color-scheme: dark) {
    body:not(.light) {
      
    }
  }
</style>
  </head><body>
  <input type="checkbox" id="input-show-toc">
  <input type="checkbox" id="input-show-localtoc">
  <input type="checkbox" id="input-show-repotoc">

  
  <div class="search-area">
    <form action="" method="get">
      <input type="text" name="q" aria-labelledby="search-documentation" value="" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" role="search" placeholder="Search"/>
      <button class="icon"></button>
    </form>
  </div>
  

  <header>
    <div id="left">
      <label id="show-sidebar" class="icon" for="input-show-toc" title="Show/hide index"></label>
    </div>
    <div id="right">
      <span>
        <a id="logo-org" href="https://analog.com" aria-label="Analog Devices Inc. landing page"></a>
        <div class="vertical-divider"></div>
        <label id="show-repotoc" for="input-show-repotoc" title="Show/hide docs" tabindex="0">Docs</label>
        <a id="logo" href="../index.html">
          <div>pyadi-jif</div>
        </a>
      </span>
      <span class="reverse">
        <label id="show-localtoc" class="icon" for="input-show-localtoc" title="Show/hide contents"></label>
      </span>
    </div>
  </header>


  <div class="repotoc-tree overlay">
    <root>
  <a href="../index.html" class="current">pyadi-jif</a>
</root>

  </div>
    <div class="localtoc">
      <div class="tocwrapper">
        <div>
          <div class="localtoc-header"></div>
          <a id="scroll-up" href="#top-anchor" title="Back to top"></a>
        </div>
        <nav>
          <ul>
<li><a class="reference internal" href="#">Converter Reference</a><ul>
<li><a class="reference internal" href="#module-adijif.converters.ad9081">AD9081</a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081"><code class="docutils literal notranslate"><span class="pre">ad9081</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081.get_required_clock_names"><code class="docutils literal notranslate"><span class="pre">ad9081.get_required_clock_names()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081.get_required_clocks"><code class="docutils literal notranslate"><span class="pre">ad9081.get_required_clocks()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081.validate_config"><code class="docutils literal notranslate"><span class="pre">ad9081.validate_config()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_core"><code class="docutils literal notranslate"><span class="pre">ad9081_core</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_core.device_clock_available"><code class="docutils literal notranslate"><span class="pre">ad9081_core.device_clock_available</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_core.device_clock_ranges"><code class="docutils literal notranslate"><span class="pre">ad9081_core.device_clock_ranges</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_core.get_config"><code class="docutils literal notranslate"><span class="pre">ad9081_core.get_config()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_core.get_required_clock_names"><code class="docutils literal notranslate"><span class="pre">ad9081_core.get_required_clock_names()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_core.get_required_clocks"><code class="docutils literal notranslate"><span class="pre">ad9081_core.get_required_clocks()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_rx"><code class="docutils literal notranslate"><span class="pre">ad9081_rx</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_rx.decimation"><code class="docutils literal notranslate"><span class="pre">ad9081_rx.decimation</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_tx"><code class="docutils literal notranslate"><span class="pre">ad9081_tx</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9081_tx.interpolation"><code class="docutils literal notranslate"><span class="pre">ad9081_tx.interpolation</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9082"><code class="docutils literal notranslate"><span class="pre">ad9082</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9082.get_required_clock_names"><code class="docutils literal notranslate"><span class="pre">ad9082.get_required_clock_names()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9082_rx"><code class="docutils literal notranslate"><span class="pre">ad9082_rx</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9081.ad9082_tx"><code class="docutils literal notranslate"><span class="pre">ad9082_tx</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#module-adijif.converters.ad9084">AD9084</a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9084.ad9084_core"><code class="docutils literal notranslate"><span class="pre">ad9084_core</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9084.ad9084_core.apply_profile_settings"><code class="docutils literal notranslate"><span class="pre">ad9084_core.apply_profile_settings()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9084.ad9084_core.device_clock_available"><code class="docutils literal notranslate"><span class="pre">ad9084_core.device_clock_available</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9084.ad9084_core.device_clock_ranges"><code class="docutils literal notranslate"><span class="pre">ad9084_core.device_clock_ranges</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9084.ad9084_core.get_config"><code class="docutils literal notranslate"><span class="pre">ad9084_core.get_config()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9084.ad9084_core.get_required_clock_names"><code class="docutils literal notranslate"><span class="pre">ad9084_core.get_required_clock_names()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9084.ad9084_core.get_required_clocks"><code class="docutils literal notranslate"><span class="pre">ad9084_core.get_required_clocks()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.ad9084.ad9084_rx"><code class="docutils literal notranslate"><span class="pre">ad9084_rx</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9084.ad9084_rx.decimation"><code class="docutils literal notranslate"><span class="pre">ad9084_rx.decimation</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#module-adijif.converters.ad9680">AD9680</a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9680.ad9680"><code class="docutils literal notranslate"><span class="pre">ad9680</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9680.ad9680.get_config"><code class="docutils literal notranslate"><span class="pre">ad9680.get_config()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9680.ad9680.get_required_clock_names"><code class="docutils literal notranslate"><span class="pre">ad9680.get_required_clock_names()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9680.ad9680.get_required_clocks"><code class="docutils literal notranslate"><span class="pre">ad9680.get_required_clocks()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9680.ad9680.input_clock_max"><code class="docutils literal notranslate"><span class="pre">ad9680.input_clock_max</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#module-adijif.converters.ad9144">AD9144</a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9144.ad9144"><code class="docutils literal notranslate"><span class="pre">ad9144</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.ad9144.ad9144.get_config"><code class="docutils literal notranslate"><span class="pre">ad9144.get_config()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9144.ad9144.get_required_clock_names"><code class="docutils literal notranslate"><span class="pre">ad9144.get_required_clock_names()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.ad9144.ad9144.get_required_clocks"><code class="docutils literal notranslate"><span class="pre">ad9144.get_required_clocks()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#module-adijif.converters.adrv9009">ADRV9009</a><ul>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009"><code class="docutils literal notranslate"><span class="pre">adrv9009</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009.get_required_clocks"><code class="docutils literal notranslate"><span class="pre">adrv9009.get_required_clocks()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009.validate_config"><code class="docutils literal notranslate"><span class="pre">adrv9009.validate_config()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_clock_common"><code class="docutils literal notranslate"><span class="pre">adrv9009_clock_common</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_clock_common.get_config"><code class="docutils literal notranslate"><span class="pre">adrv9009_clock_common.get_config()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_clock_common.get_required_clocks"><code class="docutils literal notranslate"><span class="pre">adrv9009_clock_common.get_required_clocks()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core"><code class="docutils literal notranslate"><span class="pre">adrv9009_core</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core.device_clock_available"><code class="docutils literal notranslate"><span class="pre">adrv9009_core.device_clock_available</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core.device_clock_ranges"><code class="docutils literal notranslate"><span class="pre">adrv9009_core.device_clock_ranges</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core.get_config"><code class="docutils literal notranslate"><span class="pre">adrv9009_core.get_config()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core.get_required_clock_names"><code class="docutils literal notranslate"><span class="pre">adrv9009_core.get_required_clock_names()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core.quick_configuration_modes"><code class="docutils literal notranslate"><span class="pre">adrv9009_core.quick_configuration_modes</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_rx"><code class="docutils literal notranslate"><span class="pre">adrv9009_rx</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_rx.decimation_available"><code class="docutils literal notranslate"><span class="pre">adrv9009_rx.decimation_available</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_rx.get_required_clock_names"><code class="docutils literal notranslate"><span class="pre">adrv9009_rx.get_required_clock_names()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_tx"><code class="docutils literal notranslate"><span class="pre">adrv9009_tx</span></code></a><ul>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_tx.get_required_clock_names"><code class="docutils literal notranslate"><span class="pre">adrv9009_tx.get_required_clock_names()</span></code></a></li>
<li><a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_tx.interpolation_available"><code class="docutils literal notranslate"><span class="pre">adrv9009_tx.interpolation_available</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>

        </nav>
      </div>
    </div>

  
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
    <a id="logo" href="../index.html">
      <img class="only-light" src="../_static/logos/PyADI-JIF_logo_cropped.png"/>
      <img class="only-dark" src="../_static/logos/PyADI-JIF_logo_w_cropped.png"/>
    </a><input id="input-switch-toc" type="checkbox">
<label id="show-repotoc" for="input-switch-toc">
All content
</label>
<label id="show-toc" for="input-switch-toc">
Content on this topic
</label>
<div class="repotoc-tree">
  <root>
  <a href="../index.html" class="current">pyadi-jif</a>
</root>

</div>
<div class="toc-tree">
  <html>
  <body><ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../install.html">Installing PyADI-JIF</a></li>
<li class="toctree-l1"><a class="reference internal" href="../flow.html">Usage Flows</a></li>
<li class="toctree-l1"><a class="reference internal" href="../converters.html">Data converters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../clocks.html">Clock chips</a></li>
<li class="toctree-l1"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-1" id="toctree-collapse-1"/><div class="collapse"><a class="reference internal" href="../fpgas/index.html">FPGAs</a><label for="toctree-collapse-1"><div class="icon"></div></label></div><ul>
<li class="toctree-l2"><a class="reference internal" href="../fpgas/fpgas.html">FPGA Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgas/fpga_internal.html">FPGA Clocking</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../parts.html">Supported Parts</a></li>
<li class="toctree-l1"><a class="reference internal" href="../defs.html">JESD204 Definitions</a></li>
<li class="toctree-l1 current"><input class="toctree-collapse" type="checkbox" name="toctree-collapse-2" id="toctree-collapse-2" checked=""/><div class="collapse"><a class="reference internal" href="index.html">Reference APIs</a><label for="toctree-collapse-2"><div class="icon"></div></label></div><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">Converter Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="clocks.html">Clock Chip Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="plls.html">PLLs Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="fpga_ref.html">FPGA Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="jesd.html">JESD204 Reference</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../draw.html">Drawings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../developers.html">Developer documentation</a></li>
</ul>
</body>
</html>

</div>
        </div>
      </div>

  <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper" id="top-anchor">
          <div class="body-header">
    <nav class="breadcrumb">
        <ol>
          <li><a href="index.html">Reference APIs</a></li>
          </ol>
    </nav>
  </div>

          <div class="body" role="main">
            
  <section id="converter-reference">
<h1>Converter Reference<a class="headerlink" href="#converter-reference" title="Link to this heading"></a></h1>
<section id="module-adijif.converters.ad9081">
<span id="ad9081"></span><span id="adijif-converters-ad9081"></span><h2>AD9081<a class="headerlink" href="#module-adijif.converters.ad9081" title="Link to this heading"></a></h2>
<p>AD9081 high speed MxFE clocking model.</p>
<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9081.</span></span><span class="sig-name descname"><span class="pre">ad9081</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9081.ad9081" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#adijif.converters.ad9081.ad9081_core" title="adijif.converters.ad9081.ad9081_core"><code class="xref py py-class docutils literal notranslate"><span class="pre">ad9081_core</span></code></a></p>
<p>AD9081 combined transmit and receive model.</p>
<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081.get_required_clock_names">
<span class="sig-name descname"><span class="pre">get_required_clock_names</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.ad9081.ad9081.get_required_clock_names" title="Link to this definition"></a></dt>
<dd><p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by get_required_clocks</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List[str]: List of strings of clock names in order</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081.get_required_clocks">
<span class="sig-name descname"><span class="pre">get_required_clocks</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span></span></span><a class="headerlink" href="#adijif.converters.ad9081.ad9081.get_required_clocks" title="Link to this definition"></a></dt>
<dd><p>Generate list required clocks.</p>
<p>For AD9081 this will contain [converter clock, sysref requirement SOS]</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List: List of solver variables, equations, and constants</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081.validate_config">
<span class="sig-name descname"><span class="pre">validate_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#adijif.converters.ad9081.ad9081.validate_config" title="Link to this definition"></a></dt>
<dd><p>Validate device configurations including JESD and clocks of both ADC and DAC.</p>
<p>This check only is for static configuration that does not include
variables which are solved.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_core">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9081.</span></span><span class="sig-name descname"><span class="pre">ad9081_core</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9081.ad9081_core" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">converter</span></code></p>
<p>AD9081 high speed MxFE model.</p>
<p>This model supports both direct clock configurations and on-board
generation</p>
<p>Clocking: AD9081 can internally generate or leverage external clocks. The
high speed clock within the system is referred to as the DAC clock and
the ADC clock will be a divided down version of the clock:
adc_clock  == dac_clock / L, where L = 1,2,3,4</p>
<p>For internal generation, the DAC clock is generated through an integer PLL
through the following relation:
dac_clock == ((m_vco * n_vco) / R * ref_clock) / D</p>
<p>For external clocks, the clock must be provided at the DAC clock rate</p>
<p>Once we have the DAC clock the data rates can be directly evaluated into
each JESD framer:</p>
<p>rx_baseband_sample_rate = (dac_clock / L) / datapath_decimation
tx_baseband_sample_rate = dac_clock / datapath_interpolation</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_core.device_clock_available">
<span class="sig-name descname"><span class="pre">device_clock_available</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">None</span></em><a class="headerlink" href="#adijif.converters.ad9081.ad9081_core.device_clock_available" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_core.device_clock_ranges">
<span class="sig-name descname"><span class="pre">device_clock_ranges</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">None</span></em><a class="headerlink" href="#adijif.converters.ad9081.ad9081_core.device_clock_ranges" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_core.get_config">
<span class="sig-name descname"><span class="pre">get_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">solution</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">CpoSolveResult</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Dict</span></span></span><a class="headerlink" href="#adijif.converters.ad9081.ad9081_core.get_config" title="Link to this definition"></a></dt>
<dd><p>Extract configurations from solver results.</p>
<p>Collect internal converter configuration and output clock definitions
leading to connected devices (clock chips, FPGAs)</p>
<dl class="simple">
<dt>Args:</dt><dd><p>solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</p>
</dd>
<dt>Returns:</dt><dd><p>Dict: Dictionary of clocking rates and dividers for configuration</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_core.get_required_clock_names">
<span class="sig-name descname"><span class="pre">get_required_clock_names</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.ad9081.ad9081_core.get_required_clock_names" title="Link to this definition"></a></dt>
<dd><p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by get_required_clocks</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List[str]: List of strings of clock names in order</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_core.get_required_clocks">
<span class="sig-name descname"><span class="pre">get_required_clocks</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span></span></span><a class="headerlink" href="#adijif.converters.ad9081.ad9081_core.get_required_clocks" title="Link to this definition"></a></dt>
<dd><p>Generate list required clocks.</p>
<p>For AD9081 this will contain [converter clock, sysref requirement SOS]</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List: List of solver variables, equations, and constants</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_rx">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9081.</span></span><span class="sig-name descname"><span class="pre">ad9081_rx</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9081.ad9081_rx" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">adc</span></code>, <a class="reference internal" href="#adijif.converters.ad9081.ad9081_core" title="adijif.converters.ad9081.ad9081_core"><code class="xref py py-class docutils literal notranslate"><span class="pre">ad9081_core</span></code></a></p>
<p>AD9081 Receive model.</p>
<dl class="py property">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_rx.decimation">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">decimation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><a class="headerlink" href="#adijif.converters.ad9081.ad9081_rx.decimation" title="Link to this definition"></a></dt>
<dd><p>Decimation factor. This is the product of the coarse and fine decimation.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_tx">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9081.</span></span><span class="sig-name descname"><span class="pre">ad9081_tx</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9081.ad9081_tx" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">dac</span></code>, <a class="reference internal" href="#adijif.converters.ad9081.ad9081_core" title="adijif.converters.ad9081.ad9081_core"><code class="xref py py-class docutils literal notranslate"><span class="pre">ad9081_core</span></code></a></p>
<p>AD9081 Transmit model.</p>
<dl class="py property">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9081_tx.interpolation">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">interpolation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><a class="headerlink" href="#adijif.converters.ad9081.ad9081_tx.interpolation" title="Link to this definition"></a></dt>
<dd><p>Interpolation factor.</p>
<p>This is the product of the coarse and fine interpolation.</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>int: Interpolation factor</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9082">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9081.</span></span><span class="sig-name descname"><span class="pre">ad9082</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9081.ad9082" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#adijif.converters.ad9081.ad9081" title="adijif.converters.ad9081.ad9081"><code class="xref py py-class docutils literal notranslate"><span class="pre">ad9081</span></code></a></p>
<p>AD9081 combined transmit and receive model.</p>
<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9082.get_required_clock_names">
<span class="sig-name descname"><span class="pre">get_required_clock_names</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.ad9081.ad9082.get_required_clock_names" title="Link to this definition"></a></dt>
<dd><p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by get_required_clocks</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List[str]: List of strings of clock names in order</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9082_rx">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9081.</span></span><span class="sig-name descname"><span class="pre">ad9082_rx</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9081.ad9082_rx" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#adijif.converters.ad9081.ad9081_rx" title="adijif.converters.ad9081.ad9081_rx"><code class="xref py py-class docutils literal notranslate"><span class="pre">ad9081_rx</span></code></a></p>
<p>AD9082 MxFE RX Clocking Model.</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9081.ad9082_tx">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9081.</span></span><span class="sig-name descname"><span class="pre">ad9082_tx</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9081.ad9082_tx" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#adijif.converters.ad9081.ad9081_tx" title="adijif.converters.ad9081.ad9081_tx"><code class="xref py py-class docutils literal notranslate"><span class="pre">ad9081_tx</span></code></a></p>
<p>AD9082 MxFE TX Clocking Model.</p>
</dd></dl>

</section>
<section id="module-adijif.converters.ad9084">
<span id="ad9084"></span><span id="adijif-converters-ad9084"></span><h2>AD9084<a class="headerlink" href="#module-adijif.converters.ad9084" title="Link to this heading"></a></h2>
<p>AD9084 high speed MxFE clocking model.</p>
<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9084.ad9084_core">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9084.</span></span><span class="sig-name descname"><span class="pre">ad9084_core</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9084.ad9084_core" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">ad9084_draw</span></code>, <code class="xref py py-class docutils literal notranslate"><span class="pre">converter</span></code></p>
<p>AD9084 high speed MxFE model.</p>
<p>FIXME: This model supports both direct clock configurations and on-board
generation</p>
<p>Once we have the DAC clock the data rates can be directly evaluated into
each JESD framer:</p>
<p>rx_baseband_sample_rate = (dac_clock / L) / datapath_decimation
tx_baseband_sample_rate = dac_clock / datapath_interpolation</p>
<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9084.ad9084_core.apply_profile_settings">
<span class="sig-name descname"><span class="pre">apply_profile_settings</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">profile_json</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bypass_version_check</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">bool</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#adijif.converters.ad9084.ad9084_core.apply_profile_settings" title="Link to this definition"></a></dt>
<dd><p>Parse Apollo profiles and apply settings to the model.</p>
<dl class="simple">
<dt>Args:</dt><dd><p>profile_json (str): Path to the profile JSON file.
bypass_version_check (bool): Bypass the version check for profile</p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.ad9084.ad9084_core.device_clock_available">
<span class="sig-name descname"><span class="pre">device_clock_available</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">None</span></em><a class="headerlink" href="#adijif.converters.ad9084.ad9084_core.device_clock_available" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.ad9084.ad9084_core.device_clock_ranges">
<span class="sig-name descname"><span class="pre">device_clock_ranges</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">None</span></em><a class="headerlink" href="#adijif.converters.ad9084.ad9084_core.device_clock_ranges" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9084.ad9084_core.get_config">
<span class="sig-name descname"><span class="pre">get_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">solution</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">CpoSolveResult</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Dict</span></span></span><a class="headerlink" href="#adijif.converters.ad9084.ad9084_core.get_config" title="Link to this definition"></a></dt>
<dd><p>Extract configurations from solver results.</p>
<p>Collect internal converter configuration and output clock definitions
leading to connected devices (clock chips, FPGAs)</p>
<dl class="simple">
<dt>Args:</dt><dd><p>solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</p>
</dd>
<dt>Returns:</dt><dd><p>Dict: Dictionary of clocking rates and dividers for configuration</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9084.ad9084_core.get_required_clock_names">
<span class="sig-name descname"><span class="pre">get_required_clock_names</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.ad9084.ad9084_core.get_required_clock_names" title="Link to this definition"></a></dt>
<dd><p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by get_required_clocks</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List[str]: List of strings of clock names in order</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9084.ad9084_core.get_required_clocks">
<span class="sig-name descname"><span class="pre">get_required_clocks</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span></span></span><a class="headerlink" href="#adijif.converters.ad9084.ad9084_core.get_required_clocks" title="Link to this definition"></a></dt>
<dd><p>Generate list required clocks.</p>
<p>For AD9084 this will contain [converter clock, sysref requirement SOS]</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List: List of solver variables, equations, and constants</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9084.ad9084_rx">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9084.</span></span><span class="sig-name descname"><span class="pre">ad9084_rx</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9084.ad9084_rx" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">adc</span></code>, <a class="reference internal" href="#adijif.converters.ad9084.ad9084_core" title="adijif.converters.ad9084.ad9084_core"><code class="xref py py-class docutils literal notranslate"><span class="pre">ad9084_core</span></code></a></p>
<p>AD9084 Receive model.</p>
<dl class="py property">
<dt class="sig sig-object py" id="adijif.converters.ad9084.ad9084_rx.decimation">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">decimation</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><a class="headerlink" href="#adijif.converters.ad9084.ad9084_rx.decimation" title="Link to this definition"></a></dt>
<dd><p>Decimation factor. This is the product of the coarse and fine decimation.</p>
</dd></dl>

</dd></dl>

</section>
<section id="module-adijif.converters.ad9680">
<span id="ad9680"></span><span id="adijif-converters-ad9680"></span><h2>AD9680<a class="headerlink" href="#module-adijif.converters.ad9680" title="Link to this heading"></a></h2>
<p>AD9680 high speed ADC clocking model.</p>
<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9680.ad9680">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9680.</span></span><span class="sig-name descname"><span class="pre">ad9680</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9680.ad9680" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">ad9680_draw</span></code>, <code class="xref py py-class docutils literal notranslate"><span class="pre">ad9680_bf</span></code></p>
<p>AD9680 high speed ADC model.</p>
<p>This model supports direct clock configurations</p>
<p>Clocking: AD9680 has directly clocked ADC that have optional input dividers.
The sample rate can be determined as follows:</p>
<blockquote>
<div><p>baseband_sample_rate = (input_clock / input_clock_divider) / datapath_decimation</p>
</div></blockquote>
<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9680.ad9680.get_config">
<span class="sig-name descname"><span class="pre">get_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">solution</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">CpoSolveResult</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Dict</span></span></span><a class="headerlink" href="#adijif.converters.ad9680.ad9680.get_config" title="Link to this definition"></a></dt>
<dd><p>Extract configurations from solver results.</p>
<p>Collect internal converter configuration and output clock definitions
leading to connected devices (clock chips, FPGAs)</p>
<dl class="simple">
<dt>Args:</dt><dd><p>solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</p>
</dd>
<dt>Returns:</dt><dd><p>Dict: Dictionary of clocking rates and dividers for configuration</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9680.ad9680.get_required_clock_names">
<span class="sig-name descname"><span class="pre">get_required_clock_names</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.ad9680.ad9680.get_required_clock_names" title="Link to this definition"></a></dt>
<dd><p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by get_required_clocks</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List[str]: List of strings of clock names in order</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9680.ad9680.get_required_clocks">
<span class="sig-name descname"><span class="pre">get_required_clocks</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span></span></span><a class="headerlink" href="#adijif.converters.ad9680.ad9680.get_required_clocks" title="Link to this definition"></a></dt>
<dd><p>Generate list required clocks.</p>
<p>For AD9680 this will contain [converter clock, sysref requirement SOS]</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List: List of solver variables, equations, and constants</p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.ad9680.ad9680.input_clock_max">
<span class="sig-name descname"><span class="pre">input_clock_max</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4000000000.0</span></em><a class="headerlink" href="#adijif.converters.ad9680.ad9680.input_clock_max" title="Link to this definition"></a></dt>
<dd><p>Clocking
AD9680 has directly clocked ADCs that have optional input dividers.
The sample rate can be determined as follows:</p>
<p>baseband_sample_rate = (input_clock / input_clock_divider) / datapath_decimation</p>
</dd></dl>

</dd></dl>

</section>
<section id="module-adijif.converters.ad9144">
<span id="ad9144"></span><span id="adijif-converters-ad9144"></span><h2>AD9144<a class="headerlink" href="#module-adijif.converters.ad9144" title="Link to this heading"></a></h2>
<p>AD9144 high speed DAC clocking model.</p>
<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.ad9144.ad9144">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.ad9144.</span></span><span class="sig-name descname"><span class="pre">ad9144</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.ad9144.ad9144" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">ad9144_bf</span></code></p>
<p>AD9144 high speed DAC model.</p>
<p>This model supports both direct clock configurations and on-board
generation</p>
<p>Clocking: AD9144 has directly clocked DAC that have optional input dividers.
The sample rate can be determined as follows:</p>
<blockquote>
<div><p>baseband_sample_rate = (input_clock / input_clock_divider) / datapath_decimation</p>
</div></blockquote>
<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9144.ad9144.get_config">
<span class="sig-name descname"><span class="pre">get_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">solution</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">CpoSolveResult</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Dict</span></span></span><a class="headerlink" href="#adijif.converters.ad9144.ad9144.get_config" title="Link to this definition"></a></dt>
<dd><p>Extract configurations from solver results.</p>
<p>Collect internal converter configuration and output clock definitions
leading to connected devices (clock chips, FPGAs)</p>
<dl class="simple">
<dt>Args:</dt><dd><p>solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</p>
</dd>
<dt>Returns:</dt><dd><p>Dict: Dictionary of clocking rates and dividers for configuration</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9144.ad9144.get_required_clock_names">
<span class="sig-name descname"><span class="pre">get_required_clock_names</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.ad9144.ad9144.get_required_clock_names" title="Link to this definition"></a></dt>
<dd><p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by get_required_clocks</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List[str]: List of strings of clock names in order</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.ad9144.ad9144.get_required_clocks">
<span class="sig-name descname"><span class="pre">get_required_clocks</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span></span></span><a class="headerlink" href="#adijif.converters.ad9144.ad9144.get_required_clocks" title="Link to this definition"></a></dt>
<dd><p>Generate list required clocks.</p>
<p>For AD9144 this will contain [converter clock, sysref requirement SOS]</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List: List of dictionaries of solver components</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

</section>
<section id="module-adijif.converters.adrv9009">
<span id="adrv9009"></span><span id="adijif-converters-adrv9009"></span><h2>ADRV9009<a class="headerlink" href="#module-adijif.converters.adrv9009" title="Link to this heading"></a></h2>
<p>ADRV9009 transceiver clocking model.</p>
<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.adrv9009.</span></span><span class="sig-name descname"><span class="pre">adrv9009</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core" title="adijif.converters.adrv9009.adrv9009_core"><code class="xref py py-class docutils literal notranslate"><span class="pre">adrv9009_core</span></code></a></p>
<p>ADRV9009 combined transmit and receive model.</p>
<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009.get_required_clocks">
<span class="sig-name descname"><span class="pre">get_required_clocks</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">Dict</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009.get_required_clocks" title="Link to this definition"></a></dt>
<dd><p>Generate list of required clocks.</p>
<p>For ADRV9009 this will contain:
[device clock requirement SOS, sysref requirement SOS]</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>list[dict]: List of dictionaries of solver variables, equations, and constants</p>
</dd>
<dt>Raises:</dt><dd><p>Exception: Invalid relation of rates between RX and TX
AssertionError: Gekko called</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009.validate_config">
<span class="sig-name descname"><span class="pre">validate_config</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009.validate_config" title="Link to this definition"></a></dt>
<dd><p>Validate device configurations including JESD and clocks of both ADC and DAC.</p>
<p>This check only is for static configuration that does not include
variables which are solved.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_clock_common">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.adrv9009.</span></span><span class="sig-name descname"><span class="pre">adrv9009_clock_common</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_clock_common" title="Link to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core" title="adijif.converters.adrv9009.adrv9009_core"><code class="xref py py-class docutils literal notranslate"><span class="pre">adrv9009_core</span></code></a>, <code class="xref py py-class docutils literal notranslate"><span class="pre">adrv9009_bf</span></code></p>
<p>ADRV9009 class managing common singleton (Rx,Tx) methods.</p>
<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_clock_common.get_config">
<span class="sig-name descname"><span class="pre">get_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">solution</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">CpoSolveResult</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Dict</span></span></span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_clock_common.get_config" title="Link to this definition"></a></dt>
<dd><p>Extract configurations from solver results.</p>
<p>Collect internal converter configuration and output clock definitions
leading to connected devices (clock chips, FPGAs)</p>
<dl class="simple">
<dt>Args:</dt><dd><p>solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</p>
</dd>
<dt>Returns:</dt><dd><p>Dict: Dictionary of clocking rates and dividers for configuration</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_clock_common.get_required_clocks">
<span class="sig-name descname"><span class="pre">get_required_clocks</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">Dict</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_clock_common.get_required_clocks" title="Link to this definition"></a></dt>
<dd><p>Generate list of required clocks.</p>
<p>For ADRV9009 this will contain:
[device clock requirement SOS, sysref requirement SOS]</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>list[dict]: List of dictionaries of solver variables, equations, and constants</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_core">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.adrv9009.</span></span><span class="sig-name descname"><span class="pre">adrv9009_core</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">model</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">None</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">CpoModel</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">solver</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_core" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">converter</span></code></p>
<p>ADRV9009 transceiver clocking model.</p>
<p>This model manage the JESD configuration and input clock constraints.
External LO constraints are not modeled.</p>
<p>Clocking: ADRV9009 uses onboard PLLs to generate the JESD clocks</p>
<blockquote>
<div><p>Lane Rate = I/Q Sample Rate * M * Np * (10 / 8) / L
Lane Rate = sample_clock * M * Np * (10 / 8) / L</p>
</div></blockquote>
<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_core.device_clock_available">
<span class="sig-name descname"><span class="pre">device_clock_available</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">None</span></em><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_core.device_clock_available" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_core.device_clock_ranges">
<span class="sig-name descname"><span class="pre">device_clock_ranges</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">None</span></em><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_core.device_clock_ranges" title="Link to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_core.get_config">
<span class="sig-name descname"><span class="pre">get_config</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">solution</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">CpoSolveResult</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">None</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Dict</span></span></span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_core.get_config" title="Link to this definition"></a></dt>
<dd><p>Extract configurations from solver results.</p>
<p>Collect internal converter configuration and output clock definitions
leading to connected devices (clock chips, FPGAs)</p>
<dl class="simple">
<dt>Args:</dt><dd><p>solution (CpoSolveResult): CPlex solution. Only needed for CPlex solver</p>
</dd>
<dt>Returns:</dt><dd><p>Dict: Dictionary of clocking rates and dividers for configuration</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_core.get_required_clock_names">
<span class="sig-name descname"><span class="pre">get_required_clock_names</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_core.get_required_clock_names" title="Link to this definition"></a></dt>
<dd><p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by
get_required_clocks</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List[str]: List of strings of clock names mapped by get_required_clocks</p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_core.quick_configuration_modes">
<span class="sig-name descname"><span class="pre">quick_configuration_modes</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">None</span></em><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_core.quick_configuration_modes" title="Link to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_rx">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.adrv9009.</span></span><span class="sig-name descname"><span class="pre">adrv9009_rx</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_rx" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">adc</span></code>, <a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_clock_common" title="adijif.converters.adrv9009.adrv9009_clock_common"><code class="xref py py-class docutils literal notranslate"><span class="pre">adrv9009_clock_common</span></code></a>, <a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core" title="adijif.converters.adrv9009.adrv9009_core"><code class="xref py py-class docutils literal notranslate"><span class="pre">adrv9009_core</span></code></a></p>
<p>ADRV9009 Receive model.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_rx.decimation_available">
<span class="sig-name descname"><span class="pre">decimation_available</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[4,</span> <span class="pre">5,</span> <span class="pre">8,</span> <span class="pre">10,</span> <span class="pre">16,</span> <span class="pre">20,</span> <span class="pre">32,</span> <span class="pre">40]</span></em><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_rx.decimation_available" title="Link to this definition"></a></dt>
<dd><p>ADRV9009 Rx decimation stages.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>    +-----------+
    +-----------+ Dec 5 (5) +---------+
    |           +-----------+         |
    |                                 |
    |   +----------+   +----------+   |  +------------+   +--------------+
&gt;---+---+ RHB3 (2) +---+ RHB2 (2) +---+--+ RHB1 (1,2) +---+ RFIR (1,2,4) +
        +----------+   +----------+      +------------+   +--------------+
</pre></div>
</div>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_rx.get_required_clock_names">
<span class="sig-name descname"><span class="pre">get_required_clock_names</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_rx.get_required_clock_names" title="Link to this definition"></a></dt>
<dd><p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by
get_required_clocks</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List[str]: List of strings of clock names mapped by get_required_clocks</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_tx">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">adijif.converters.adrv9009.</span></span><span class="sig-name descname"><span class="pre">adrv9009_tx</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Any</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_tx" title="Link to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">dac</span></code>, <a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_clock_common" title="adijif.converters.adrv9009.adrv9009_clock_common"><code class="xref py py-class docutils literal notranslate"><span class="pre">adrv9009_clock_common</span></code></a>, <a class="reference internal" href="#adijif.converters.adrv9009.adrv9009_core" title="adijif.converters.adrv9009.adrv9009_core"><code class="xref py py-class docutils literal notranslate"><span class="pre">adrv9009_core</span></code></a></p>
<p>ADRV9009 Transmit model.</p>
<dl class="py method">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_tx.get_required_clock_names">
<span class="sig-name descname"><span class="pre">get_required_clock_names</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_tx.get_required_clock_names" title="Link to this definition"></a></dt>
<dd><p>Get list of strings of names of requested clocks.</p>
<p>This list of names is for the clocks defined by
get_required_clocks</p>
<dl class="simple">
<dt>Returns:</dt><dd><p>List[str]: List of strings of clock names mapped by get_required_clocks</p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="adijif.converters.adrv9009.adrv9009_tx.interpolation_available">
<span class="sig-name descname"><span class="pre">interpolation_available</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[1,</span> <span class="pre">2,</span> <span class="pre">4,</span> <span class="pre">5,</span> <span class="pre">8,</span> <span class="pre">10,</span> <span class="pre">16,</span> <span class="pre">20,</span> <span class="pre">32]</span></em><a class="headerlink" href="#adijif.converters.adrv9009.adrv9009_tx.interpolation_available" title="Link to this definition"></a></dt>
<dd><p>ADRV9009 Tx interpolation stages.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>                        +------------+
    +--------------------+ Int 5  (5) +--------------------+
    |                    +------------+                    |
    |                                                      |
    |   +------------+   +------------+   +------------+   |   +--------------+
&lt;---+---+ THB3 (1,2) +---+ THB2 (1,2) +---+ THB1 (1,2) +---+---+ TFIR (1,2,4) +
        +------------+   +------------+   +------------+       +--------------+
</pre></div>
</div>
</dd></dl>

</dd></dl>

</section>
</section>


          </div>
              <div class="related">
                &nbsp;
    <a href="index.html" title="Previous document (Alt+Shift+LeftArrow)" class="prev">Reference APIs</a>
    <a href="clocks.html" title="Next document (Alt+Shift+RightArrow)" class="next">Clock Chip Reference</a>
              </div>
          
        </div>
      </div>
  </div>

  <label id="cancel-area-show-toc" for="input-show-toc"></label>
  <label id="cancel-area-show-localtoc" for="input-show-localtoc"></label>
    <footer>
      &#169;2020-2025, Analog Devices Inc.
      
      |
      Made with <a href="https://www.sphinx-doc.org/">Sphinx</a>
      &amp; <a href="https://github.com/analogdevicesinc/doctools">Doctools</a>
      
    </footer>
  </body>
</html>