<stg><name>DNN_Pipeline_VITIS_LOOP_153_11</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %s_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %s_reload

]]></Node>
<StgValue><ssdm name="s_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader1:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:2 %icmp_ln153 = icmp_eq  i4 %i_2, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:4 %add_ln153 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5 %br_ln153 = br i1 %icmp_ln153, void %.split2, void %.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
.split2:0 %i_7_cast = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:2 %temp_output_addr = getelementptr i32 %temp_output, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="temp_output_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
.split2:3 %temp_output_load = load i4 %temp_output_addr

]]></Node>
<StgValue><ssdm name="temp_output_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:7 %store_ln153 = store i4 %add_ln153, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
.split2:3 %temp_output_load = load i4 %temp_output_addr

]]></Node>
<StgValue><ssdm name="temp_output_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:4 %div = fdiv i32 %temp_output_load, i32 %s_reload_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:4 %div = fdiv i32 %temp_output_load, i32 %s_reload_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="28" st_id="4" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:4 %div = fdiv i32 %temp_output_load, i32 %s_reload_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="29" st_id="5" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:4 %div = fdiv i32 %temp_output_load, i32 %s_reload_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="30" st_id="6" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:4 %div = fdiv i32 %temp_output_load, i32 %s_reload_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="31" st_id="7" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:4 %div = fdiv i32 %temp_output_load, i32 %s_reload_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="32" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln153"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:4 %div = fdiv i32 %temp_output_load, i32 %s_reload_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="34" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %output_addr = getelementptr i32 %output_r, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split2:6 %store_ln154 = store i32 %div, i4 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.split2:8 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="temp_output" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="s_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_reload"/></StgValue>
</port>
<port id="61" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="StgValue_62" to="i" fromId="62" toId="11">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.float" to="s_reload_read" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="s_reload" to="s_reload_read" fromId="60" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="69" from="i" to="store_ln0" fromId="11" toId="13">
</dataflow>
<dataflow id="70" from="i" to="i_2" fromId="11" toId="15">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="71" toId="16">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="16">
</dataflow>
<dataflow id="77" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="16">
</dataflow>
<dataflow id="80" from="p_str" to="specpipeline_ln0" fromId="79" toId="16">
</dataflow>
<dataflow id="81" from="i_2" to="icmp_ln153" fromId="15" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_82" to="icmp_ln153" fromId="82" toId="17">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="84" toId="18">
</dataflow>
<dataflow id="87" from="StgValue_86" to="empty" fromId="86" toId="18">
</dataflow>
<dataflow id="88" from="StgValue_86" to="empty" fromId="86" toId="18">
</dataflow>
<dataflow id="89" from="StgValue_86" to="empty" fromId="86" toId="18">
</dataflow>
<dataflow id="90" from="i_2" to="add_ln153" fromId="15" toId="19">
</dataflow>
<dataflow id="92" from="StgValue_91" to="add_ln153" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="icmp_ln153" to="br_ln153" fromId="17" toId="20">
</dataflow>
<dataflow id="94" from="i_2" to="i_7_cast" fromId="15" toId="21">
</dataflow>
<dataflow id="95" from="temp_output" to="temp_output_addr" fromId="59" toId="22">
</dataflow>
<dataflow id="97" from="StgValue_96" to="temp_output_addr" fromId="96" toId="22">
</dataflow>
<dataflow id="98" from="i_7_cast" to="temp_output_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="99" from="temp_output_addr" to="temp_output_load" fromId="22" toId="23">
</dataflow>
<dataflow id="100" from="add_ln153" to="store_ln153" fromId="19" toId="24">
</dataflow>
<dataflow id="101" from="i" to="store_ln153" fromId="11" toId="24">
</dataflow>
<dataflow id="102" from="temp_output_addr" to="temp_output_load" fromId="22" toId="25">
</dataflow>
<dataflow id="103" from="temp_output_load" to="div" fromId="25" toId="26">
</dataflow>
<dataflow id="104" from="s_reload_read" to="div" fromId="12" toId="26">
</dataflow>
<dataflow id="105" from="temp_output_load" to="div" fromId="25" toId="27">
</dataflow>
<dataflow id="106" from="s_reload_read" to="div" fromId="12" toId="27">
</dataflow>
<dataflow id="107" from="temp_output_load" to="div" fromId="25" toId="28">
</dataflow>
<dataflow id="108" from="s_reload_read" to="div" fromId="12" toId="28">
</dataflow>
<dataflow id="109" from="temp_output_load" to="div" fromId="25" toId="29">
</dataflow>
<dataflow id="110" from="s_reload_read" to="div" fromId="12" toId="29">
</dataflow>
<dataflow id="111" from="temp_output_load" to="div" fromId="25" toId="30">
</dataflow>
<dataflow id="112" from="s_reload_read" to="div" fromId="12" toId="30">
</dataflow>
<dataflow id="113" from="temp_output_load" to="div" fromId="25" toId="31">
</dataflow>
<dataflow id="114" from="s_reload_read" to="div" fromId="12" toId="31">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopName" to="specloopname_ln153" fromId="115" toId="32">
</dataflow>
<dataflow id="118" from="empty_9" to="specloopname_ln153" fromId="117" toId="32">
</dataflow>
<dataflow id="119" from="temp_output_load" to="div" fromId="25" toId="33">
</dataflow>
<dataflow id="120" from="s_reload_read" to="div" fromId="12" toId="33">
</dataflow>
<dataflow id="121" from="output_r" to="output_addr" fromId="61" toId="34">
</dataflow>
<dataflow id="122" from="StgValue_96" to="output_addr" fromId="96" toId="34">
</dataflow>
<dataflow id="123" from="i_7_cast" to="output_addr" fromId="21" toId="34">
</dataflow>
<dataflow id="124" from="div" to="store_ln154" fromId="33" toId="35">
</dataflow>
<dataflow id="125" from="output_addr" to="store_ln154" fromId="34" toId="35">
</dataflow>
<dataflow id="126" from="icmp_ln153" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="127" from="icmp_ln153" to="StgValue_8" fromId="17" toId="8">
</dataflow>
</dataflows>


</stg>
