<profile>

<section name = "Vivado HLS Report for 'Filter2D'" level="0">
<item name = "Date">Thu Jan 31 14:03:42 2019
</item>
<item name = "Version">2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)</item>
<item name = "Project">SubSample</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.625, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1775780, 1775780, 1775780, 1775780, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2, 2, 1, -, -, 3, no</column>
<column name="- loop_height">1775776, 1775776, 1688, -, -, 1052, no</column>
<column name=" + loop_width">1685, 1685, 5, 1, 1, 1682, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 1101</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 270</column>
<column name="Memory">9, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 222</column>
<column name="Register">0, -, 700, 64</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">7, 0, 1, 9</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="subsamble_mux_32_ncg_U23">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U24">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U25">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U26">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U27">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U28">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U29">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U30">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U31">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U32">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U33">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U34">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U35">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U36">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U37">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U38">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U39">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
<column name="subsamble_mux_32_ncg_U40">subsamble_mux_32_ncg, 0, 0, 0, 15</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_buf_0_val_3_U">Filter2D_k_buf_0_eOg, 1, 0, 0, 1680, 8, 1, 13440</column>
<column name="k_buf_0_val_4_U">Filter2D_k_buf_0_eOg, 1, 0, 0, 1680, 8, 1, 13440</column>
<column name="k_buf_0_val_5_U">Filter2D_k_buf_0_eOg, 1, 0, 0, 1680, 8, 1, 13440</column>
<column name="k_buf_1_val_3_U">Filter2D_k_buf_0_eOg, 1, 0, 0, 1680, 8, 1, 13440</column>
<column name="k_buf_1_val_4_U">Filter2D_k_buf_0_eOg, 1, 0, 0, 1680, 8, 1, 13440</column>
<column name="k_buf_1_val_5_U">Filter2D_k_buf_0_eOg, 1, 0, 0, 1680, 8, 1, 13440</column>
<column name="k_buf_2_val_3_U">Filter2D_k_buf_0_eOg, 1, 0, 0, 1680, 8, 1, 13440</column>
<column name="k_buf_2_val_4_U">Filter2D_k_buf_0_eOg, 1, 0, 0, 1680, 8, 1, 13440</column>
<column name="k_buf_2_val_5_U">Filter2D_k_buf_0_eOg, 1, 0, 0, 1680, 8, 1, 13440</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ImagLoc_x_fu_901_p2">+, 0, 0, 12, 2, 12</column>
<column name="i_V_fu_561_p2">+, 0, 0, 13, 11, 1</column>
<column name="j_V_fu_879_p2">+, 0, 0, 13, 11, 1</column>
<column name="p_Val2_1_fu_1685_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_Val2_2_fu_1654_p2">+, 0, 0, 8, 11, 11</column>
<column name="p_Val2_3_fu_1853_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_Val2_5_fu_1822_p2">+, 0, 0, 8, 11, 11</column>
<column name="p_Val2_6_fu_2021_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_Val2_s_fu_1990_p2">+, 0, 0, 8, 11, 11</column>
<column name="p_assign_6_0_1_fu_683_p2">+, 0, 0, 12, 12, 3</column>
<column name="p_assign_6_0_2_fu_727_p2">+, 0, 0, 12, 12, 3</column>
<column name="tmp56_fu_1632_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp57_fu_1638_p2">+, 0, 0, 14, 10, 10</column>
<column name="tmp58_fu_1648_p2">+, 0, 0, 8, 11, 11</column>
<column name="tmp59_fu_1668_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp60_fu_1674_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp61_fu_1679_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp71_fu_1800_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp72_fu_1806_p2">+, 0, 0, 14, 10, 10</column>
<column name="tmp73_fu_1816_p2">+, 0, 0, 8, 11, 11</column>
<column name="tmp75_fu_1836_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp76_fu_1842_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp77_fu_1847_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp83_fu_1968_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp84_fu_1984_p2">+, 0, 0, 8, 11, 11</column>
<column name="tmp85_fu_1974_p2">+, 0, 0, 14, 10, 10</column>
<column name="tmp86_fu_2004_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp87_fu_2015_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp88_fu_2010_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_4_fu_613_p2">+, 0, 0, 12, 12, 2</column>
<column name="tmp_6_fu_539_p2">+, 0, 0, 10, 2, 1</column>
<column name="p_Val2_10_0_0_2_fu_1555_p2">-, 0, 0, 15, 9, 9</column>
<column name="p_Val2_10_1_0_2_fu_1723_p2">-, 0, 0, 15, 9, 9</column>
<column name="p_Val2_10_2_0_2_fu_1891_p2">-, 0, 0, 15, 9, 9</column>
<column name="p_assign_1_fu_945_p2">-, 0, 0, 12, 1, 12</column>
<column name="p_assign_2_fu_969_p2">-, 0, 0, 19, 12, 14</column>
<column name="p_assign_7_fu_653_p2">-, 0, 0, 12, 1, 12</column>
<column name="p_assign_8_fu_677_p2">-, 0, 0, 19, 12, 14</column>
<column name="r_V_7_0_1_fu_1577_p2">-, 0, 0, 14, 1, 10</column>
<column name="r_V_7_0_2_fu_1615_p2">-, 0, 0, 15, 1, 9</column>
<column name="r_V_7_1_1_fu_1745_p2">-, 0, 0, 14, 1, 10</column>
<column name="r_V_7_1_2_fu_1783_p2">-, 0, 0, 15, 1, 9</column>
<column name="r_V_7_2_1_fu_1913_p2">-, 0, 0, 14, 1, 10</column>
<column name="r_V_7_2_2_fu_1951_p2">-, 0, 0, 15, 1, 9</column>
<column name="row_assign_9_0_1_t_fu_817_p2">-, 0, 0, 10, 1, 2</column>
<column name="row_assign_9_0_2_t_fu_831_p2">-, 0, 0, 10, 1, 2</column>
<column name="row_assign_9_1_0_t_fu_863_p2">-, 0, 0, 10, 1, 2</column>
<column name="tmp_15_fu_709_p2">-, 0, 0, 12, 3, 2</column>
<column name="tmp_33_fu_803_p2">-, 0, 0, 10, 1, 2</column>
<column name="tmp_41_fu_837_p2">-, 0, 0, 12, 3, 2</column>
<column name="ap_condition_570">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_576">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op222_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op234_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i412_i_fu_639_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_fu_1018_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_i_fu_931_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_1_fu_2187_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_2_fu_2218_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_2156_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp2_fu_995_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_555_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="exitcond_fu_873_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="icmp1_fu_895_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="icmp_fu_589_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="not_i_i_i1_fu_1869_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="not_i_i_i2_fu_2037_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="not_i_i_i_fu_1701_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="tmp_117_0_1_fu_601_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="tmp_11_fu_671_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="tmp_1_fu_567_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_2_fu_595_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="tmp_30_fu_925_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="tmp_32_fu_963_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="tmp_3_fu_607_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_7_fu_545_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="tmp_9_fu_633_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_1013_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp1_fu_989_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_i_i1_58_fu_2200_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_i_i2_60_fu_2231_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_i_i_56_fu_2169_p2">or, 0, 0, 2, 1, 1</column>
<column name="col_buf_0_val_0_0_fu_1083_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_1_0_fu_1102_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_2_0_fu_1121_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_1_val_0_0_fu_1251_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_1_val_1_0_fu_1270_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_1_val_2_0_fu_1289_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_2_val_0_0_fu_1410_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_2_val_1_0_fu_1429_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_2_val_2_0_fu_1448_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_dst_data_stream_0_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_dst_data_stream_1_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_dst_data_stream_2_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_mux_i_i30_cast_fu_2192_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mux_i_i39_cast_fu_2223_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mux_i_i_cast_fu_2161_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_p2_i413_i_fu_659_p3">select, 0, 0, 12, 1, 12</column>
<column name="p_p2_i_i_fu_951_p3">select, 0, 0, 12, 1, 12</column>
<column name="sel_tmp_fu_975_p3">select, 0, 0, 14, 1, 14</column>
<column name="src_kernel_win_0_va_6_fu_1178_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_7_fu_1196_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_8_fu_1214_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_1_va_6_fu_1346_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_1_va_7_fu_1364_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_1_va_8_fu_1382_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_2_va_10_fu_1514_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_2_va_11_fu_1532_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_2_va_9_fu_1496_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_18_fu_719_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_24_fu_763_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_29_fu_787_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_31_fu_795_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_34_fu_809_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_40_fu_823_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_42_fu_843_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_44_fu_855_p3">select, 0, 0, 2, 1, 2</column>
<column name="x_fu_1001_p3">select, 0, 0, 14, 1, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="col_assign_2_0_t_fu_1066_p2">xor, 0, 0, 2, 2, 2</column>
<column name="rev1_fu_919_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_627_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_22_fu_753_p2">xor, 0, 0, 2, 2, 2</column>
<column name="tmp_30_not_fu_983_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_73_0_0_not_fu_573_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_i_i1_fu_2182_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_i_i2_fu_2213_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_i_i_fu_2151_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="k_buf_0_val_4_d1">15, 3, 8, 24</column>
<column name="k_buf_0_val_5_d1">15, 3, 8, 24</column>
<column name="k_buf_1_val_4_d1">15, 3, 8, 24</column>
<column name="k_buf_1_val_5_d1">15, 3, 8, 24</column>
<column name="k_buf_2_val_4_d1">15, 3, 8, 24</column>
<column name="k_buf_2_val_5_d1">15, 3, 8, 24</column>
<column name="p_dst_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="p_dst_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="p_dst_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_2_reg_528">9, 2, 11, 22</column>
<column name="t_V_reg_517">9, 2, 11, 22</column>
<column name="tmp_5_reg_506">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="brmerge_reg_2566">1, 0, 1, 0</column>
<column name="brmerge_reg_2566_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond_reg_2543">1, 0, 1, 0</column>
<column name="i_V_reg_2478">11, 0, 11, 0</column>
<column name="icmp_reg_2492">1, 0, 1, 0</column>
<column name="isneg_1_reg_2713">1, 0, 1, 0</column>
<column name="isneg_2_reg_2729">1, 0, 1, 0</column>
<column name="isneg_reg_2697">1, 0, 1, 0</column>
<column name="k_buf_0_val_3_addr_reg_2583">11, 0, 11, 0</column>
<column name="k_buf_0_val_4_addr_reg_2589">11, 0, 11, 0</column>
<column name="k_buf_0_val_5_addr_reg_2595">11, 0, 11, 0</column>
<column name="k_buf_1_val_3_addr_reg_2601">11, 0, 11, 0</column>
<column name="k_buf_1_val_4_addr_reg_2607">11, 0, 11, 0</column>
<column name="k_buf_1_val_5_addr_reg_2613">11, 0, 11, 0</column>
<column name="k_buf_2_val_3_addr_reg_2619">11, 0, 11, 0</column>
<column name="k_buf_2_val_4_addr_reg_2625">11, 0, 11, 0</column>
<column name="k_buf_2_val_5_addr_reg_2631">11, 0, 11, 0</column>
<column name="not_i_i_i1_reg_2724">1, 0, 1, 0</column>
<column name="not_i_i_i2_reg_2740">1, 0, 1, 0</column>
<column name="not_i_i_i_reg_2708">1, 0, 1, 0</column>
<column name="or_cond_i_i_reg_2552">1, 0, 1, 0</column>
<column name="or_cond_i_i_reg_2552_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_cond_i_reg_2579">1, 0, 1, 0</column>
<column name="p_Val2_1_reg_2703">8, 0, 8, 0</column>
<column name="p_Val2_3_reg_2719">8, 0, 8, 0</column>
<column name="p_Val2_6_reg_2735">8, 0, 8, 0</column>
<column name="right_border_buf_0_1_fu_240">8, 0, 8, 0</column>
<column name="right_border_buf_0_2_fu_248">8, 0, 8, 0</column>
<column name="right_border_buf_0_3_fu_252">8, 0, 8, 0</column>
<column name="right_border_buf_0_4_fu_260">8, 0, 8, 0</column>
<column name="right_border_buf_0_5_fu_264">8, 0, 8, 0</column>
<column name="right_border_buf_0_s_fu_236">8, 0, 8, 0</column>
<column name="right_border_buf_1_1_fu_276">8, 0, 8, 0</column>
<column name="right_border_buf_1_2_fu_284">8, 0, 8, 0</column>
<column name="right_border_buf_1_3_fu_288">8, 0, 8, 0</column>
<column name="right_border_buf_1_4_fu_296">8, 0, 8, 0</column>
<column name="right_border_buf_1_5_fu_300">8, 0, 8, 0</column>
<column name="right_border_buf_1_s_fu_272">8, 0, 8, 0</column>
<column name="right_border_buf_2_1_fu_256">8, 0, 8, 0</column>
<column name="right_border_buf_2_2_fu_268">8, 0, 8, 0</column>
<column name="right_border_buf_2_3_fu_280">8, 0, 8, 0</column>
<column name="right_border_buf_2_4_fu_292">8, 0, 8, 0</column>
<column name="right_border_buf_2_5_fu_304">8, 0, 8, 0</column>
<column name="right_border_buf_2_s_fu_244">8, 0, 8, 0</column>
<column name="row_assign_9_0_1_t_reg_2523">2, 0, 2, 0</column>
<column name="row_assign_9_0_2_t_reg_2530">2, 0, 2, 0</column>
<column name="row_assign_9_1_0_t_reg_2537">2, 0, 2, 0</column>
<column name="src_kernel_win_0_va_1_fu_168">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_2_fu_172">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_3_fu_176">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_4_fu_180">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_5_fu_184">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_6_reg_2637">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_7_reg_2644">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_8_reg_2651">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_fu_164">8, 0, 8, 0</column>
<column name="src_kernel_win_1_va_1_fu_192">8, 0, 8, 0</column>
<column name="src_kernel_win_1_va_2_fu_196">8, 0, 8, 0</column>
<column name="src_kernel_win_1_va_3_fu_200">8, 0, 8, 0</column>
<column name="src_kernel_win_1_va_4_fu_204">8, 0, 8, 0</column>
<column name="src_kernel_win_1_va_5_fu_208">8, 0, 8, 0</column>
<column name="src_kernel_win_1_va_6_reg_2657">8, 0, 8, 0</column>
<column name="src_kernel_win_1_va_7_reg_2664">8, 0, 8, 0</column>
<column name="src_kernel_win_1_va_8_reg_2671">8, 0, 8, 0</column>
<column name="src_kernel_win_1_va_fu_188">8, 0, 8, 0</column>
<column name="src_kernel_win_2_va_10_reg_2684">8, 0, 8, 0</column>
<column name="src_kernel_win_2_va_11_reg_2691">8, 0, 8, 0</column>
<column name="src_kernel_win_2_va_1_fu_216">8, 0, 8, 0</column>
<column name="src_kernel_win_2_va_2_fu_220">8, 0, 8, 0</column>
<column name="src_kernel_win_2_va_3_fu_224">8, 0, 8, 0</column>
<column name="src_kernel_win_2_va_4_fu_228">8, 0, 8, 0</column>
<column name="src_kernel_win_2_va_5_fu_232">8, 0, 8, 0</column>
<column name="src_kernel_win_2_va_9_reg_2677">8, 0, 8, 0</column>
<column name="src_kernel_win_2_va_fu_212">8, 0, 8, 0</column>
<column name="t_V_2_reg_528">11, 0, 11, 0</column>
<column name="t_V_reg_517">11, 0, 11, 0</column>
<column name="tmp_117_0_1_reg_2501">1, 0, 1, 0</column>
<column name="tmp_1_reg_2483">1, 0, 1, 0</column>
<column name="tmp_2_reg_2497">1, 0, 1, 0</column>
<column name="tmp_33_reg_2518">2, 0, 2, 0</column>
<column name="tmp_3_reg_2505">1, 0, 1, 0</column>
<column name="tmp_49_reg_2561">2, 0, 2, 0</column>
<column name="tmp_49_reg_2561_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="tmp_5_reg_506">2, 0, 2, 0</column>
<column name="tmp_73_0_0_not_reg_2487">1, 0, 1, 0</column>
<column name="x_reg_2556">14, 0, 14, 0</column>
<column name="exitcond_reg_2543">64, 32, 1, 0</column>
<column name="or_cond_i_reg_2579">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="p_src_data_stream_0_V_dout">in, 8, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_empty_n">in, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_read">out, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_1_V_dout">in, 8, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_empty_n">in, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_read">out, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_2_V_dout">in, 8, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_empty_n">in, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_read">out, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_0_V_din">out, 8, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_full_n">in, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_write">out, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_1_V_din">out, 8, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_full_n">in, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_write">out, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_2_V_din">out, 8, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_full_n">in, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_write">out, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
