
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003578                       # Number of seconds simulated
sim_ticks                                  3578030136                       # Number of ticks simulated
final_tick                               533149374390                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335982                       # Simulator instruction rate (inst/s)
host_op_rate                                   434764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 303289                       # Simulator tick rate (ticks/s)
host_mem_usage                               16921196                       # Number of bytes of host memory used
host_seconds                                 11797.44                       # Real time elapsed on the host
sim_insts                                  3963729086                       # Number of instructions simulated
sim_ops                                    5129099807                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       286592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       232576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       302208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       108800                       # Number of bytes read from this memory
system.physmem.bytes_read::total               951040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       246272                       # Number of bytes written to this memory
system.physmem.bytes_written::total            246272                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2239                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1817                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2361                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          850                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7430                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1924                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1924                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1502503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80097704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1430955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65001129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1430955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     84462117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1466729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     30407793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               265799885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1502503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1430955                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1430955                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1466729                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5831141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68828934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68828934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68828934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1502503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80097704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1430955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65001129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1430955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     84462117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1466729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     30407793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              334628819                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8580409                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3089170                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535746                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206831                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1249764                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193399                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300041                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8781                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16808115                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3089170                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493440                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3599515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039477                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        709103                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634313                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8458004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.438756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4858489     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355365      4.20%     61.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335252      3.96%     65.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315402      3.73%     69.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261444      3.09%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189255      2.24%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134988      1.60%     76.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209516      2.48%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798293     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8458004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360026                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.958894                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476398                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       675039                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3439020                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41897                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825647                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496766                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3878                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19982574                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10457                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825647                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3659857                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         322495                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        70688                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290734                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288580                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19381055                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           55                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156822                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81346                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26879558                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90280480                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90280480                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10084388                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3579                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1870                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704884                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23383                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       415471                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18056915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3486                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14611492                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23314                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5724330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17491425                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          232                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8458004                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727534                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841719                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2977041     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713434     20.26%     55.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353108     16.00%     71.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816173      9.65%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       837115      9.90%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379624      4.49%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244150      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67029      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70330      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8458004                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64223     58.36%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21479     19.52%     77.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24352     22.13%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12018354     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200525      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543601     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847418      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14611492                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.702890                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110054                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007532                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37814353                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23784952                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14721546                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45335                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667697                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          413                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231648                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825647                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         236156                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13977                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18060402                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84797                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900059                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013619                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1863                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1384                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122309                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116967                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239276                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369460                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465894                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242029                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299898                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018734                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834004                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674682                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14248972                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238374                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205668                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24912314                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659405                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369523                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5821960                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205959                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7632357                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603593                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3042328     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050122     26.86%     66.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850454     11.14%     77.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429545      5.63%     83.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450353      5.90%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226218      2.96%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155169      2.03%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89334      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338834      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7632357                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338834                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25354518                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36948479                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 122405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858041                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858041                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165446                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165446                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64950598                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19486758                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18743814                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8580409                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3071564                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2675051                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201929                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1543316                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1484678                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216997                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6170                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3744953                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17051600                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3071564                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1701675                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3616129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         937408                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        369307                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1841180                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96316                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8464619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.325307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4848490     57.28%     57.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          644690      7.62%     64.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          319879      3.78%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237139      2.80%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196582      2.32%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170508      2.01%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59078      0.70%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212391      2.51%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1775862     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8464619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357974                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987271                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3878299                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       343744                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3493767                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17621                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        731184                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340379                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3059                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19087237                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4571                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        731184                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4040176                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         147851                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43373                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3348068                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       153963                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18484672                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76968                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63540                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24514247                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84203646                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84203646                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16121266                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8392977                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2330                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1237                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           392724                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2810529                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646063                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8166                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       262377                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17395568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14829198                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19190                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4989452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13663211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8464619                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751904                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.855694                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3006212     35.52%     35.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1797338     21.23%     56.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       945588     11.17%     67.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1074321     12.69%     80.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       791343      9.35%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514168      6.07%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       218771      2.58%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66141      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50737      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8464619                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63392     73.37%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13416     15.53%     88.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9587     11.10%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11656351     78.60%     78.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118988      0.80%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1086      0.01%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2521812     17.01%     96.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       530961      3.58%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14829198                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.728262                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86395                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005826                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38228600                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22387477                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14322165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14915593                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        23891                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       782381                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168589                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        731184                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          82766                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7662                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17397910                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67405                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2810529                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646063                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1235                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118509                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221126                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14512091                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2413619                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       317107                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2931075                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2174543                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            517456                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.691305                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14348769                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14322165                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8633752                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21333747                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.669170                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404699                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10795236                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12287340                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5110696                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2217                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200040                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7733435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.588859                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294124                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3587721     46.39%     46.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1660891     21.48%     67.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       897799     11.61%     79.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329024      4.25%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       285305      3.69%     87.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127210      1.64%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       307528      3.98%     93.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82315      1.06%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       455642      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7733435                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10795236                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12287340                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2505622                       # Number of memory references committed
system.switch_cpus1.commit.loads              2028148                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1920838                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10733472                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167903                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       455642                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24675725                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35528255                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 115790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10795236                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12287340                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10795236                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794833                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794833                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.258126                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.258126                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67159933                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18824347                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19650337                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8580409                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3143631                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2549146                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213732                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1302725                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1235481                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          333392                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9289                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3286272                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17318149                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3143631                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1568873                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3654766                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1124946                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        577138                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1616763                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8424500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.534172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.327338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4769734     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          228426      2.71%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259476      3.08%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          475908      5.65%     68.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215096      2.55%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          327508      3.89%     74.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          179452      2.13%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          151807      1.80%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1817093     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8424500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366373                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.018336                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3468542                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       528910                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3487428                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35375                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        904242                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       535692                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2964                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20611313                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4819                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        904242                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3658150                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         141272                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       127656                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3328699                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       264474                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19804643                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4046                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        141801                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        77209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          829                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27733498                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92247264                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92247264                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17063759                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10669611                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4166                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2509                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           682818                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1845415                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       944231                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13933                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       280433                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18604856                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4164                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14981529                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29762                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6278325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18806818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8424500                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778329                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.925088                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2944066     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1793167     21.29%     56.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1208121     14.34%     70.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       844716     10.03%     80.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       712458      8.46%     89.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381534      4.53%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       377333      4.48%     98.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        88368      1.05%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74737      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8424500                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108629     76.43%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15165     10.67%     87.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18331     12.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12488175     83.36%     83.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211971      1.41%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1651      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1492852      9.96%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       786880      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14981529                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.746016                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142126                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009487                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38559445                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24887500                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14546502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15123655                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29803                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       719844                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238851                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        904242                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          56473                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9298                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18609023                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1845415                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       944231                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2480                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          167                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125595                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248946                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14697738                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1393328                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       283790                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2148280                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2082140                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            754952                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.712941                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14558045                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14546502                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9518934                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26707095                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.695316                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356420                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10001634                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12283894                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6325082                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3375                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216479                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7520258                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.164032                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2960671     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2052019     27.29%     66.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       842358     11.20%     77.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       420177      5.59%     83.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       427761      5.69%     89.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167070      2.22%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       183240      2.44%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94902      1.26%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       372060      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7520258                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10001634                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12283894                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1830939                       # Number of memory references committed
system.switch_cpus2.commit.loads              1125562                       # Number of loads committed
system.switch_cpus2.commit.membars               1678                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1765995                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11066856                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249940                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       372060                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25757005                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38123116                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 155909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10001634                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12283894                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10001634                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.857901                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.857901                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.165636                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.165636                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66074191                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20106410                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19074534                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8580409                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3183675                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2592045                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215564                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1317602                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1243911                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          336743                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9627                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3341145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17370232                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3183675                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1580654                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3853603                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1105686                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        461686                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1637103                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8544612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.514737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.325017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4691009     54.90%     54.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          399082      4.67%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          398436      4.66%     64.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          497136      5.82%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          153629      1.80%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          194708      2.28%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161623      1.89%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          149617      1.75%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1899372     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8544612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.371040                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.024406                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3503993                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       434085                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3684337                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34324                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        887866                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540420                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20711620                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1798                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        887866                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3662065                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51876                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       199756                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3558449                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       184593                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20001969                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        114403                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49680                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28078719                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93200032                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93200032                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17473187                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10605532                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3701                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1960                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           505263                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1851257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       960745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8774                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       289595                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18806157                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3718                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15164863                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31613                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6245090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18848594                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8544612                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.774787                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.911189                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3019593     35.34%     35.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1783106     20.87%     56.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1185929     13.88%     70.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       828281      9.69%     79.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       824475      9.65%     89.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395779      4.63%     94.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       375311      4.39%     98.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60709      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        71429      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8544612                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96443     75.94%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15534     12.23%     88.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15025     11.83%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12672595     83.57%     83.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189813      1.25%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1733      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1502314      9.91%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       798408      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15164863                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.767382                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127002                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008375                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39032953                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25055087                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14741060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15291865                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18884                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       710733                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       236690                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        887866                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28714                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4609                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18809879                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        41593                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1851257                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       960745                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1950                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3621                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130845                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251908                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14902322                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1401789                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       262541                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2173379                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2129022                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            771590                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.736785                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14758396                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14741060                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9571168                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27010267                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.717990                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354353                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10163874                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12528983                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6280937                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3546                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217156                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7656746                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636333                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.163907                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2999380     39.17%     39.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2097238     27.39%     66.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       854007     11.15%     77.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       463913      6.06%     83.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       406887      5.31%     89.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166047      2.17%     91.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185296      2.42%     93.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109391      1.43%     95.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374587      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7656746                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10163874                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12528983                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1864579                       # Number of memory references committed
system.switch_cpus3.commit.loads              1140524                       # Number of loads committed
system.switch_cpus3.commit.membars               1762                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1818213                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11278523                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258940                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374587                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26091897                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38508544                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  35797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10163874                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12528983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10163874                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.844207                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.844207                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.184544                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.184544                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66895412                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20485608                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19133734                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3540                       # number of misc regfile writes
system.l2.replacements                           7429                       # number of replacements
system.l2.tagsinuse                      16379.678896                       # Cycle average of tags in use
system.l2.total_refs                           830532                       # Total number of references to valid blocks.
system.l2.sampled_refs                          23809                       # Sample count of references to valid blocks.
system.l2.avg_refs                          34.883111                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           113.569957                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.189889                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1115.342122                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     35.429144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    948.183846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     36.962984                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1148.844775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.754711                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    433.882461                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3912.870397                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3455.626116                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3339.627350                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1764.395144                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006932                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002270                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068075                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002162                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.057873                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002256                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.070120                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.026482                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.238823                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.210915                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.203835                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.107690                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999736                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8113                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3825                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5175                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3108                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20230                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4981                       # number of Writeback hits
system.l2.Writeback_hits::total                  4981                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   175                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3849                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5236                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3150                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20405                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8161                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3849                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5236                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3150                       # number of overall hits
system.l2.overall_hits::total                   20405                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1817                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2361                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          850                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7430                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1817                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2361                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          850                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7430                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2239                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1817                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2361                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          850                       # number of overall misses
system.l2.overall_misses::total                  7430                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1846296                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    107984301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1857930                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     83659311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1960644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    105182686                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1918884                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     38646952                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       343057004                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1846296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    107984301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1857930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     83659311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1960644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    105182686                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1918884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     38646952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        343057004                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1846296                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    107984301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1857930                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     83659311                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1960644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    105182686                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1918884                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     38646952                       # number of overall miss cycles
system.l2.overall_miss_latency::total       343057004                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27660                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4981                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4981                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               175                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5666                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4000                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27835                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5666                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4000                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27835                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.216287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.322049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.313296                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.214755                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.268619                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.215288                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.320685                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.310781                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.212500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266930                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.215288                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.320685                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.310781                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.212500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266930                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43959.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48228.807950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46448.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46042.548707                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49016.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 44550.057603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46802.048780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45467.002353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46171.871332                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43959.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48228.807950                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46448.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46042.548707                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49016.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 44550.057603                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46802.048780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45467.002353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46171.871332                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43959.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48228.807950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46448.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46042.548707                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49016.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 44550.057603                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46802.048780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45467.002353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46171.871332                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1924                       # number of writebacks
system.l2.writebacks::total                      1924                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1817                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2361                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          850                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7430                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7430                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1605392                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     95181844                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1628945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     73137063                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1730333                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     91528481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1684734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     33746608                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    300243400                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1605392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     95181844                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1628945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     73137063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1730333                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     91528481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1684734                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     33746608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    300243400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1605392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     95181844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1628945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     73137063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1730333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     91528481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1684734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     33746608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    300243400                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.216287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.322049                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.313296                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.214755                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.268619                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.320685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.310781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.212500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266930                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.320685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.310781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.212500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266930                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38223.619048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42510.872711                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40723.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40251.548156                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43258.325000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38766.828039                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41091.073171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39701.891765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40409.609690                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38223.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42510.872711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40723.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40251.548156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43258.325000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 38766.828039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41091.073171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39701.891765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40409.609690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38223.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42510.872711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40723.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40251.548156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43258.325000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 38766.828039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41091.073171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39701.891765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40409.609690                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               576.856170                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642952                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715142.041096                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.813499                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.042671                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062201                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862248                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924449                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634258                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634258                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634258                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634258                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634258                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634258                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2917808                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2917808                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2917808                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2917808                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2917808                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2917808                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634313                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634313                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634313                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634313                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634313                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634313                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53051.054545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53051.054545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53051.054545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53051.054545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53051.054545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53051.054545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2313525                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2313525                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2313525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2313525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2313525                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2313525                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53802.906977                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53802.906977                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53802.906977                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53802.906977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53802.906977                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53802.906977                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10400                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374823                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10656                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16364.003660                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.265881                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.734119                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899476                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100524                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130055                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130055                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908541                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908541                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908541                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908541                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36927                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36927                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37086                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37086                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37086                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37086                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1150826424                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1150826424                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4802231                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4802231                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1155628655                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1155628655                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1155628655                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1155628655                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945627                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945627                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945627                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945627                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031643                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031643                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019061                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019061                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019061                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019061                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31164.904379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31164.904379                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30202.710692                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30202.710692                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31160.779135                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31160.779135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31160.779135                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31160.779135                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1670                       # number of writebacks
system.cpu0.dcache.writebacks::total             1670                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26575                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26575                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26686                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26686                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10352                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10352                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10400                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10400                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    195099267                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    195099267                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1046559                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1046559                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    196145826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    196145826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    196145826                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    196145826                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18846.528883                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18846.528883                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21803.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21803.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18860.175577                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18860.175577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18860.175577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18860.175577                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               554.661711                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913282439                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1627954.436720                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.323476                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.338236                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063018                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825863                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.888881                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1841130                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1841130                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1841130                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1841130                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1841130                       # number of overall hits
system.cpu1.icache.overall_hits::total        1841130                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2574281                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2574281                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2574281                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2574281                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2574281                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2574281                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1841180                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1841180                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1841180                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1841180                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1841180                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1841180                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51485.620000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51485.620000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51485.620000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51485.620000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51485.620000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51485.620000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2264956                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2264956                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2264956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2264956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2264956                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2264956                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52673.395349                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52673.395349                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52673.395349                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52673.395349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52673.395349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52673.395349                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5666                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206881693                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5922                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34934.429753                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.464235                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.535765                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802595                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197405                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2195786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2195786                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       475121                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        475121                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1213                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1213                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1107                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1107                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2670907                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2670907                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2670907                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2670907                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18210                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18210                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18282                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18282                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18282                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18282                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    708196780                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    708196780                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2649708                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2649708                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    710846488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    710846488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    710846488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    710846488                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2213996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2213996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       475193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2689189                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2689189                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2689189                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2689189                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008225                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006798                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006798                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006798                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006798                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38890.542559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38890.542559                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36801.500000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36801.500000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38882.315283                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38882.315283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38882.315283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38882.315283                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          959                       # number of writebacks
system.cpu1.dcache.writebacks::total              959                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12568                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12568                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12616                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12616                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12616                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12616                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5642                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5666                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5666                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122927841                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122927841                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       631712                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       631712                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    123559553                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    123559553                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    123559553                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    123559553                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21787.990252                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21787.990252                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26321.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26321.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21807.192552                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21807.192552                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21807.192552                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21807.192552                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               513.036210                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006660957                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1950893.327519                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.036210                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065763                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.822173                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1616711                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1616711                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1616711                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1616711                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1616711                       # number of overall hits
system.cpu2.icache.overall_hits::total        1616711                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2818106                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2818106                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2818106                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2818106                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2818106                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2818106                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1616763                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1616763                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1616763                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1616763                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1616763                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1616763                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54194.346154                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54194.346154                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54194.346154                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54194.346154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54194.346154                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54194.346154                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2372594                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2372594                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2372594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2372594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2372594                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2372594                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53922.590909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53922.590909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53922.590909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53922.590909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53922.590909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53922.590909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7597                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165347150                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7853                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21055.284605                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.127754                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.872246                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.887218                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.112782                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1085826                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1085826                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       701712                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        701712                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2410                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2410                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1684                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1787538                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1787538                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1787538                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1787538                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14734                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14734                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          226                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          226                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14960                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14960                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14960                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14960                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    466613963                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    466613963                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9491275                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9491275                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    476105238                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    476105238                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    476105238                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    476105238                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1100560                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1100560                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       701938                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       701938                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1802498                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1802498                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1802498                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1802498                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013388                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013388                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000322                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000322                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008300                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008300                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008300                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008300                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31669.197977                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31669.197977                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 41996.792035                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41996.792035                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31825.216444                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31825.216444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31825.216444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31825.216444                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1461                       # number of writebacks
system.cpu2.dcache.writebacks::total             1461                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7197                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7197                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          166                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          166                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7363                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7363                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7363                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7363                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7537                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7537                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           60                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7597                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7597                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    162916870                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    162916870                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1682467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1682467                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    164599337                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    164599337                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    164599337                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    164599337                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004215                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004215                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004215                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004215                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21615.612313                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21615.612313                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 28041.116667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28041.116667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21666.360011                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21666.360011                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21666.360011                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21666.360011                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               508.236722                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007969798                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1976411.368627                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.236722                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064482                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.814482                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1637050                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1637050                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1637050                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1637050                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1637050                       # number of overall hits
system.cpu3.icache.overall_hits::total        1637050                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2838165                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2838165                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2838165                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2838165                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2838165                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2838165                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1637103                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1637103                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1637103                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1637103                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1637103                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1637103                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53550.283019                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53550.283019                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53550.283019                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53550.283019                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53550.283019                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53550.283019                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2272509                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2272509                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2272509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2272509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2272509                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2272509                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54107.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54107.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 54107.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54107.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 54107.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54107.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4000                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148895966                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4256                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34984.954417                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.213312                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.786688                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871927                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128073                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1098347                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1098347                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720221                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720221                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1889                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1889                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1770                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1770                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1818568                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1818568                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1818568                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1818568                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7918                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7918                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          177                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          177                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8095                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8095                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8095                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8095                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    228670189                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    228670189                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6446966                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6446966                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    235117155                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    235117155                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    235117155                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    235117155                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1106265                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1106265                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720398                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720398                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1826663                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1826663                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1826663                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1826663                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007157                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007157                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000246                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000246                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004432                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004432                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004432                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004432                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28879.791488                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28879.791488                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 36423.536723                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 36423.536723                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29044.738110                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29044.738110                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29044.738110                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29044.738110                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          891                       # number of writebacks
system.cpu3.dcache.writebacks::total              891                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3960                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3960                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          135                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          135                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4095                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4095                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4095                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4095                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3958                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3958                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4000                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4000                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4000                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4000                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     73875243                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     73875243                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1131883                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1131883                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     75007126                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     75007126                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     75007126                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     75007126                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003578                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003578                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002190                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002190                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002190                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002190                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18664.791056                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18664.791056                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26949.595238                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26949.595238                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18751.781500                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18751.781500                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18751.781500                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18751.781500                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
