# ğŸ“˜ Day 2 â€” Common Source Amplifier & Differential Amplifier Analysis  
**Analog IC Design & Layout Considerations**

---

## ğŸ¯ Objective
- Design and analyze **Common Source (CS) Amplifiers**
- Compare **three circuit variants** to study gain improvement
- Study **DC response, region of operation, and transient behavior**
- Design and simulate a **Differential Amplifier**
- Strengthen understanding of **MOSFET small-signal gain and biasing**

---

## ğŸ”¹ Part 1 â€” Common Source Amplifier Gain Analysis

---

### ğŸ“Œ Circuit 1 â€” Basic Common Source Amplifier  
Initial implementation of a standard CS amplifier to observe baseline gain.
Here the size of the resistor is large ang gain Av={-(gm * Rd)}

![Circuit 1 Schematic](Common_Source_amplifier_gain_analysis/Images-CS_Amplifier_Analysis/Analysis_1stCkt.png)

---

### ğŸ“Œ Circuit 2 â€” Improved Gain Configuration  
Modified transistor sizing / biasing to enhance gain performance.
We have replaced the Resistor with a 'diode connected transistor' which now, behaves as a current source.
Here the gain is Av={-gm1 / gm2}. Yet, the gain is not as desired.

![Circuit 2 Schematic](Common_Source_amplifier_gain_analysis/Images-CS_Amplifier_Analysis/Analysis_2ndCkt.png)

---

### ğŸ“Œ Circuit 3 â€” Optimized Gain Configuration  
Final optimized CS amplifier with improved gain and operating region stability.
We now give seperate voltage sources to each of the MOSFETs to get the desired gain.

![Circuit 3 Schematic](Common_Source_amplifier_gain_analysis/Images-CS_Amplifier_Analysis/Analysis_3rdCkt.png)

---

## ğŸ“Š DC Gain Comparison Across Three Circuits

### ğŸ”¹ Gain for 120nm Channel Length
![DC Gain 120nm](Common_Source_amplifier_gain_analysis/Images-CS_Amplifier_Analysis/DC_Response_120nm_Gain.png)

### ğŸ”¹ Gain for 1Âµm Channel Length
![DC Gain 1Âµm](Common_Source_amplifier_gain_analysis/Images-CS_Amplifier_Analysis/DC_Response_1u_Gain.png)

---

## ğŸ“ Gain Equation Used

\[
A_v = -g_m \times R_D
\]

Where:
- \( g_m = \frac{2I_D}{V_{OV}} \)
- \( R_D \) = Drain resistance  
- Negative sign indicates **phase inversion**

---

## ğŸ”¹ Region of Operation Verification (Circuit 3)

Ensured MOSFET remains in **saturation region** for maximum gain.

![Region Operation](Common_Source_amplifier_gain_analysis/Images-CS_Amplifier_Analysis/Region_3rdCkt.png)

---

## â± Transient Response â€” Circuit 3

Observed time-domain amplification and signal behavior.

![Transient Response](Common_Source_amplifier_gain_analysis/Images-CS_Amplifier_Analysis/Transient_response_3rdckt.png)

---

## ğŸ§ª Three-Circuit Comparison Summary

| Circuit | Modification | Result |
|--------|-------------|--------|
| Circuit 1 | Basic CS | Low baseline gain |
| Circuit 2 | Improved biasing | Higher gain |
| Circuit 3 | Optimized sizing | **Best gain & stability** |

### ğŸ“Œ Key Insight
- Gain improves with **higher gm**
- Longer channel length increases **output resistance**
- Proper biasing ensures **stable saturation operation**

---

## ğŸ”¹ Part 2 â€” Differential Amplifier Design / Operational Transconductance Amplifier (OTA)

---

### ğŸ“Œ Differential Amplifier Schematic

![Diff Amp Schematic](Day 2/Diffrential_Amplifier/Images-Diffrential_Amplifier/DiffAmp_Schematic.png)

---

### ğŸ“Œ Alternate Schematic View

![Diff Amp Schematic Alt](Day%202/Differential_Amplifier/Images-Differential_Amplifier/DiffAmp_Schematic1.png)

---

### ğŸ“Š Differential Output Response

![Diff Amp Output](Day%202/Differential_Amplifier/Images-Differential_Amplifier/DiffAmp_Output.png)

---

## ğŸ“ Differential Gain Equation

\[
A_d = g_m \times R_D
\]

### Common Mode Rejection Ratio (CMRR)

\[
CMRR = \frac{A_d}{A_{cm}}
\]

---

## ğŸ“ Key Learnings

### Common Source Amplifier
- Gain depends on **gm and load resistance**
- Channel length affects **gain & output resistance**
- Biasing determines **region of operation**
- Comparing circuit variants improves **design optimization**

### Differential Amplifier
- Amplifies **difference between two inputs**
- Rejects **common-mode noise**
- Core block for **op-amps & analog ICs**

---

## ğŸ›  Tools Used
- Cadence Virtuoso  
- Spectre Simulator  
- Analog Design Environment (ADE)

---

## ğŸ“ˆ Outcome
Successfully designed and analyzed:
- **Three CS amplifier variants with gain comparison**
- **A functional Differential Amplifier**
- Improved understanding of **analog gain, MOS biasing, and circuit optimization**

---

