// Seed: 842653622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout tri id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[1] = -1;
  assign id_8 = id_5 == 1;
  wire id_10;
  logic [-1 : -1] id_11;
  wire id_12;
endmodule
module module_1 #(
    parameter id_11 = 32'd90,
    parameter id_13 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  module_0 modCall_1 (
      id_5,
      id_20,
      id_2,
      id_3,
      id_14,
      id_3,
      id_2,
      id_12,
      id_14
  );
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire _id_13;
  inout wire id_12;
  input wire _id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_21 = 1 == 1;
  wire  [id_11 : 1] id_22;
  logic [1 : 1 'b0] id_23;
  assign id_10 = id_23;
  wire  id_24;
  logic id_25 = !-1;
  wire  id_26;
endmodule
