
EmbLab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ccc  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b24  08008e7c  08008e7c  00009e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099a0  080099a0  0000b074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080099a0  080099a0  0000a9a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099a8  080099a8  0000b074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099a8  080099a8  0000a9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080099ac  080099ac  0000a9ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080099b0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b074  2**0
                  CONTENTS
 10 .bss          00004700  20000074  20000074  0000b074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004774  20004774  0000b074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018d77  00000000  00000000  0000b0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000422c  00000000  00000000  00023e1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001758  00000000  00000000  00028048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001201  00000000  00000000  000297a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027f97  00000000  00000000  0002a9a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e54e  00000000  00000000  00052938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e681b  00000000  00000000  00070e86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001576a1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a88  00000000  00000000  001576e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0015e16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008e64 	.word	0x08008e64

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08008e64 	.word	0x08008e64

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <Buzzer_Init>:
#include "buzzer.h"
#include "tim.h"

#define BUZZER_TIMER_CLOCK  16000000UL  // HSI = 16 MHz

void Buzzer_Init (void) {
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
	// Просто подготавливаем таймер, PWM будет запускаться при воспроизведении
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
	...

080005dc <Buzzer_Set_Freq>:

void Buzzer_Set_Freq (uint16_t freq) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b086      	sub	sp, #24
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	80fb      	strh	r3, [r7, #6]
	if (freq == 0) return;
 80005e6:	88fb      	ldrh	r3, [r7, #6]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d026      	beq.n	800063a <Buzzer_Set_Freq+0x5e>
	
	// Вычисляем ARR и PSC для нужной частоты
	// f = TIMER_CLOCK / ((PSC + 1) * (ARR + 1))
	// Используем фиксированный PSC = 15, тогда ARR = TIMER_CLOCK / (16 * freq) - 1
	uint32_t psc = 15;
 80005ec:	230f      	movs	r3, #15
 80005ee:	617b      	str	r3, [r7, #20]
	uint32_t arr = (BUZZER_TIMER_CLOCK / ((psc + 1) * freq)) - 1;
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	3301      	adds	r3, #1
 80005f4:	88fa      	ldrh	r2, [r7, #6]
 80005f6:	fb02 f303 	mul.w	r3, r2, r3
 80005fa:	4a12      	ldr	r2, [pc, #72]	@ (8000644 <Buzzer_Set_Freq+0x68>)
 80005fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000600:	3b01      	subs	r3, #1
 8000602:	613b      	str	r3, [r7, #16]
	uint32_t ccr = arr / 2;  // 50% duty cycle для максимальной громкости
 8000604:	693b      	ldr	r3, [r7, #16]
 8000606:	085b      	lsrs	r3, r3, #1
 8000608:	60fb      	str	r3, [r7, #12]
	
	__HAL_TIM_SET_PRESCALER(&htim2, psc);
 800060a:	4b0f      	ldr	r3, [pc, #60]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	697a      	ldr	r2, [r7, #20]
 8000610:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(&htim2, arr);
 8000612:	4b0d      	ldr	r3, [pc, #52]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	62da      	str	r2, [r3, #44]	@ 0x2c
 800061a:	4a0b      	ldr	r2, [pc, #44]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, ccr);
 8000620:	4b09      	ldr	r3, [pc, #36]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	68fa      	ldr	r2, [r7, #12]
 8000626:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000628:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2200      	movs	r2, #0
 800062e:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_GenerateEvent(&htim2, TIM_EVENTSOURCE_UPDATE);
 8000630:	2101      	movs	r1, #1
 8000632:	4805      	ldr	r0, [pc, #20]	@ (8000648 <Buzzer_Set_Freq+0x6c>)
 8000634:	f004 f8e0 	bl	80047f8 <HAL_TIM_GenerateEvent>
 8000638:	e000      	b.n	800063c <Buzzer_Set_Freq+0x60>
	if (freq == 0) return;
 800063a:	bf00      	nop
}
 800063c:	3718      	adds	r7, #24
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	00f42400 	.word	0x00f42400
 8000648:	20000840 	.word	0x20000840

0800064c <Buzzer_Set_Volume>:

void Buzzer_Set_Volume (uint16_t volume) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	80fb      	strh	r3, [r7, #6]
	// Для простоты: volume > 0 = звук, volume = 0 = тишина
	if (volume > 0) {
 8000656:	88fb      	ldrh	r3, [r7, #6]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d004      	beq.n	8000666 <Buzzer_Set_Volume+0x1a>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800065c:	2100      	movs	r1, #0
 800065e:	4806      	ldr	r0, [pc, #24]	@ (8000678 <Buzzer_Set_Volume+0x2c>)
 8000660:	f003 fed0 	bl	8004404 <HAL_TIM_PWM_Start>
	} else {
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
	}
}
 8000664:	e003      	b.n	800066e <Buzzer_Set_Volume+0x22>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000666:	2100      	movs	r1, #0
 8000668:	4803      	ldr	r0, [pc, #12]	@ (8000678 <Buzzer_Set_Volume+0x2c>)
 800066a:	f003 ff93 	bl	8004594 <HAL_TIM_PWM_Stop>
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	20000840 	.word	0x20000840

0800067c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	60f8      	str	r0, [r7, #12]
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	4a07      	ldr	r2, [pc, #28]	@ (80006a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800068c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800068e:	68bb      	ldr	r3, [r7, #8]
 8000690:	4a06      	ldr	r2, [pc, #24]	@ (80006ac <vApplicationGetIdleTaskMemory+0x30>)
 8000692:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	2280      	movs	r2, #128	@ 0x80
 8000698:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800069a:	bf00      	nop
 800069c:	3714      	adds	r7, #20
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	20000094 	.word	0x20000094
 80006ac:	200000e8 	.word	0x200000e8

080006b0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	b088      	sub	sp, #32
 80006b4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80006b6:	4b0a      	ldr	r3, [pc, #40]	@ (80006e0 <MX_FREERTOS_Init+0x30>)
 80006b8:	1d3c      	adds	r4, r7, #4
 80006ba:	461d      	mov	r5, r3
 80006bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2100      	movs	r1, #0
 80006cc:	4618      	mov	r0, r3
 80006ce:	f004 ffde 	bl	800568e <osThreadCreate>
 80006d2:	4603      	mov	r3, r0
 80006d4:	4a03      	ldr	r2, [pc, #12]	@ (80006e4 <MX_FREERTOS_Init+0x34>)
 80006d6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80006d8:	bf00      	nop
 80006da:	3720      	adds	r7, #32
 80006dc:	46bd      	mov	sp, r7
 80006de:	bdb0      	pop	{r4, r5, r7, pc}
 80006e0:	08008e88 	.word	0x08008e88
 80006e4:	20000090 	.word	0x20000090

080006e8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006f0:	2001      	movs	r0, #1
 80006f2:	f005 f818 	bl	8005726 <osDelay>
 80006f6:	e7fb      	b.n	80006f0 <StartDefaultTask+0x8>

080006f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006fe:	2300      	movs	r3, #0
 8000700:	60fb      	str	r3, [r7, #12]
 8000702:	4b1e      	ldr	r3, [pc, #120]	@ (800077c <MX_GPIO_Init+0x84>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000706:	4a1d      	ldr	r2, [pc, #116]	@ (800077c <MX_GPIO_Init+0x84>)
 8000708:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800070c:	6313      	str	r3, [r2, #48]	@ 0x30
 800070e:	4b1b      	ldr	r3, [pc, #108]	@ (800077c <MX_GPIO_Init+0x84>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	60bb      	str	r3, [r7, #8]
 800071e:	4b17      	ldr	r3, [pc, #92]	@ (800077c <MX_GPIO_Init+0x84>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	4a16      	ldr	r2, [pc, #88]	@ (800077c <MX_GPIO_Init+0x84>)
 8000724:	f043 0301 	orr.w	r3, r3, #1
 8000728:	6313      	str	r3, [r2, #48]	@ 0x30
 800072a:	4b14      	ldr	r3, [pc, #80]	@ (800077c <MX_GPIO_Init+0x84>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	f003 0301 	and.w	r3, r3, #1
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	4b10      	ldr	r3, [pc, #64]	@ (800077c <MX_GPIO_Init+0x84>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	4a0f      	ldr	r2, [pc, #60]	@ (800077c <MX_GPIO_Init+0x84>)
 8000740:	f043 0304 	orr.w	r3, r3, #4
 8000744:	6313      	str	r3, [r2, #48]	@ 0x30
 8000746:	4b0d      	ldr	r3, [pc, #52]	@ (800077c <MX_GPIO_Init+0x84>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	f003 0304 	and.w	r3, r3, #4
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	603b      	str	r3, [r7, #0]
 8000756:	4b09      	ldr	r3, [pc, #36]	@ (800077c <MX_GPIO_Init+0x84>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	4a08      	ldr	r2, [pc, #32]	@ (800077c <MX_GPIO_Init+0x84>)
 800075c:	f043 0302 	orr.w	r3, r3, #2
 8000760:	6313      	str	r3, [r2, #48]	@ 0x30
 8000762:	4b06      	ldr	r3, [pc, #24]	@ (800077c <MX_GPIO_Init+0x84>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	f003 0302 	and.w	r3, r3, #2
 800076a:	603b      	str	r3, [r7, #0]
 800076c:	683b      	ldr	r3, [r7, #0]

}
 800076e:	bf00      	nop
 8000770:	3714      	adds	r7, #20
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800

08000780 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000784:	4b1b      	ldr	r3, [pc, #108]	@ (80007f4 <MX_I2C1_Init+0x74>)
 8000786:	4a1c      	ldr	r2, [pc, #112]	@ (80007f8 <MX_I2C1_Init+0x78>)
 8000788:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800078a:	4b1a      	ldr	r3, [pc, #104]	@ (80007f4 <MX_I2C1_Init+0x74>)
 800078c:	4a1b      	ldr	r2, [pc, #108]	@ (80007fc <MX_I2C1_Init+0x7c>)
 800078e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000790:	4b18      	ldr	r3, [pc, #96]	@ (80007f4 <MX_I2C1_Init+0x74>)
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000796:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <MX_I2C1_Init+0x74>)
 8000798:	2200      	movs	r2, #0
 800079a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800079c:	4b15      	ldr	r3, [pc, #84]	@ (80007f4 <MX_I2C1_Init+0x74>)
 800079e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a4:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <MX_I2C1_Init+0x74>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007aa:	4b12      	ldr	r3, [pc, #72]	@ (80007f4 <MX_I2C1_Init+0x74>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b0:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <MX_I2C1_Init+0x74>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007b6:	4b0f      	ldr	r3, [pc, #60]	@ (80007f4 <MX_I2C1_Init+0x74>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007bc:	480d      	ldr	r0, [pc, #52]	@ (80007f4 <MX_I2C1_Init+0x74>)
 80007be:	f002 f8d9 	bl	8002974 <HAL_I2C_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007c8:	f000 fbc8 	bl	8000f5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 80007cc:	2110      	movs	r1, #16
 80007ce:	4809      	ldr	r0, [pc, #36]	@ (80007f4 <MX_I2C1_Init+0x74>)
 80007d0:	f003 f8f4 	bl	80039bc <HAL_I2CEx_ConfigAnalogFilter>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80007da:	f000 fbbf 	bl	8000f5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007de:	2100      	movs	r1, #0
 80007e0:	4804      	ldr	r0, [pc, #16]	@ (80007f4 <MX_I2C1_Init+0x74>)
 80007e2:	f003 f927 	bl	8003a34 <HAL_I2CEx_ConfigDigitalFilter>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80007ec:	f000 fbb6 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	200002e8 	.word	0x200002e8
 80007f8:	40005400 	.word	0x40005400
 80007fc:	000186a0 	.word	0x000186a0

08000800 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08a      	sub	sp, #40	@ 0x28
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
 8000814:	60da      	str	r2, [r3, #12]
 8000816:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a19      	ldr	r2, [pc, #100]	@ (8000884 <HAL_I2C_MspInit+0x84>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d12c      	bne.n	800087c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
 8000826:	4b18      	ldr	r3, [pc, #96]	@ (8000888 <HAL_I2C_MspInit+0x88>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	4a17      	ldr	r2, [pc, #92]	@ (8000888 <HAL_I2C_MspInit+0x88>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	6313      	str	r3, [r2, #48]	@ 0x30
 8000832:	4b15      	ldr	r3, [pc, #84]	@ (8000888 <HAL_I2C_MspInit+0x88>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	613b      	str	r3, [r7, #16]
 800083c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800083e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000842:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000844:	2312      	movs	r3, #18
 8000846:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800084c:	2303      	movs	r3, #3
 800084e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000850:	2304      	movs	r3, #4
 8000852:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000854:	f107 0314 	add.w	r3, r7, #20
 8000858:	4619      	mov	r1, r3
 800085a:	480c      	ldr	r0, [pc, #48]	@ (800088c <HAL_I2C_MspInit+0x8c>)
 800085c:	f001 fede 	bl	800261c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <HAL_I2C_MspInit+0x88>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000868:	4a07      	ldr	r2, [pc, #28]	@ (8000888 <HAL_I2C_MspInit+0x88>)
 800086a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800086e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000870:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <HAL_I2C_MspInit+0x88>)
 8000872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000874:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800087c:	bf00      	nop
 800087e:	3728      	adds	r7, #40	@ 0x28
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40005400 	.word	0x40005400
 8000888:	40023800 	.word	0x40023800
 800088c:	40020400 	.word	0x40020400

08000890 <Set_Keyboard>:
#include "sdk_uart.h"
#include "usart.h"

#define KBRD_ADDR 0xE2

HAL_StatusTypeDef Set_Keyboard( void ) {
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret = HAL_OK;
 8000896:	2300      	movs	r3, #0
 8000898:	71fb      	strb	r3, [r7, #7]
	uint8_t buf;

	buf = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	71bb      	strb	r3, [r7, #6]
	ret = PCA9538_Write_Register(KBRD_ADDR, POLARITY_INVERSION, &buf);
 800089e:	1dbb      	adds	r3, r7, #6
 80008a0:	461a      	mov	r2, r3
 80008a2:	2102      	movs	r1, #2
 80008a4:	20e2      	movs	r0, #226	@ 0xe2
 80008a6:	f000 fdeb 	bl	8001480 <PCA9538_Write_Register>
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
	if( ret != HAL_OK ) {
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d003      	beq.n	80008bc <Set_Keyboard+0x2c>
		UART_Transmit((uint8_t*)"Error write polarity\n");
 80008b4:	480d      	ldr	r0, [pc, #52]	@ (80008ec <Set_Keyboard+0x5c>)
 80008b6:	f000 fe15 	bl	80014e4 <UART_Transmit>
		goto exit;
 80008ba:	e011      	b.n	80008e0 <Set_Keyboard+0x50>
	}

	buf = 0;
 80008bc:	2300      	movs	r3, #0
 80008be:	71bb      	strb	r3, [r7, #6]
	ret = PCA9538_Write_Register(KBRD_ADDR, OUTPUT_PORT, &buf);
 80008c0:	1dbb      	adds	r3, r7, #6
 80008c2:	461a      	mov	r2, r3
 80008c4:	2101      	movs	r1, #1
 80008c6:	20e2      	movs	r0, #226	@ 0xe2
 80008c8:	f000 fdda 	bl	8001480 <PCA9538_Write_Register>
 80008cc:	4603      	mov	r3, r0
 80008ce:	71fb      	strb	r3, [r7, #7]
	if( ret != HAL_OK ) {
 80008d0:	79fb      	ldrb	r3, [r7, #7]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d003      	beq.n	80008de <Set_Keyboard+0x4e>
		UART_Transmit((uint8_t*)"Error write output\n");
 80008d6:	4806      	ldr	r0, [pc, #24]	@ (80008f0 <Set_Keyboard+0x60>)
 80008d8:	f000 fe04 	bl	80014e4 <UART_Transmit>
 80008dc:	e000      	b.n	80008e0 <Set_Keyboard+0x50>
	}

exit:
 80008de:	bf00      	nop
	return ret;
 80008e0:	79fb      	ldrb	r3, [r7, #7]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	08008ea4 	.word	0x08008ea4
 80008f0:	08008ebc 	.word	0x08008ebc

080008f4 <Check_Row>:

uint8_t Check_Row( uint8_t  Nrow ) {
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	4603      	mov	r3, r0
 80008fc:	71fb      	strb	r3, [r7, #7]
	uint8_t Nkey = 0x00;
 80008fe:	2300      	movs	r3, #0
 8000900:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef ret = HAL_OK;
 8000902:	2300      	movs	r3, #0
 8000904:	73bb      	strb	r3, [r7, #14]
	uint8_t buf;
	uint8_t kbd_in;

	ret = Set_Keyboard();
 8000906:	f7ff ffc3 	bl	8000890 <Set_Keyboard>
 800090a:	4603      	mov	r3, r0
 800090c:	73bb      	strb	r3, [r7, #14]
	if( ret != HAL_OK ) {
 800090e:	7bbb      	ldrb	r3, [r7, #14]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d002      	beq.n	800091a <Check_Row+0x26>
		UART_Transmit((uint8_t*)"Error write init\n");
 8000914:	4855      	ldr	r0, [pc, #340]	@ (8000a6c <Check_Row+0x178>)
 8000916:	f000 fde5 	bl	80014e4 <UART_Transmit>
	}

	buf = Nrow;
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	733b      	strb	r3, [r7, #12]
	ret = PCA9538_Write_Register(KBRD_ADDR, CONFIG, &buf);
 800091e:	f107 030c 	add.w	r3, r7, #12
 8000922:	461a      	mov	r2, r3
 8000924:	2103      	movs	r1, #3
 8000926:	20e2      	movs	r0, #226	@ 0xe2
 8000928:	f000 fdaa 	bl	8001480 <PCA9538_Write_Register>
 800092c:	4603      	mov	r3, r0
 800092e:	73bb      	strb	r3, [r7, #14]
	if( ret != HAL_OK ) {
 8000930:	7bbb      	ldrb	r3, [r7, #14]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d002      	beq.n	800093c <Check_Row+0x48>
		UART_Transmit((uint8_t*)"Error write config\n");
 8000936:	484e      	ldr	r0, [pc, #312]	@ (8000a70 <Check_Row+0x17c>)
 8000938:	f000 fdd4 	bl	80014e4 <UART_Transmit>
	}

	ret = PCA9538_Read_Inputs(KBRD_ADDR, &buf);
 800093c:	f107 030c 	add.w	r3, r7, #12
 8000940:	4619      	mov	r1, r3
 8000942:	20e2      	movs	r0, #226	@ 0xe2
 8000944:	f000 fdbc 	bl	80014c0 <PCA9538_Read_Inputs>
 8000948:	4603      	mov	r3, r0
 800094a:	73bb      	strb	r3, [r7, #14]
	if( ret != HAL_OK ) {
 800094c:	7bbb      	ldrb	r3, [r7, #14]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d002      	beq.n	8000958 <Check_Row+0x64>
		UART_Transmit((uint8_t*)"Read error\n");
 8000952:	4848      	ldr	r0, [pc, #288]	@ (8000a74 <Check_Row+0x180>)
 8000954:	f000 fdc6 	bl	80014e4 <UART_Transmit>
	}

	kbd_in = buf & 0x70;
 8000958:	7b3b      	ldrb	r3, [r7, #12]
 800095a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800095e:	737b      	strb	r3, [r7, #13]
	Nkey = kbd_in;
 8000960:	7b7b      	ldrb	r3, [r7, #13]
 8000962:	73fb      	strb	r3, [r7, #15]
	if( kbd_in != 0x70) {
 8000964:	7b7b      	ldrb	r3, [r7, #13]
 8000966:	2b70      	cmp	r3, #112	@ 0x70
 8000968:	d078      	beq.n	8000a5c <Check_Row+0x168>
		if( !(kbd_in & 0x10) ) {
 800096a:	7b7b      	ldrb	r3, [r7, #13]
 800096c:	f003 0310 	and.w	r3, r3, #16
 8000970:	2b00      	cmp	r3, #0
 8000972:	d123      	bne.n	80009bc <Check_Row+0xc8>
			switch (Nrow) {
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	3bf7      	subs	r3, #247	@ 0xf7
 8000978:	2b07      	cmp	r3, #7
 800097a:	d81f      	bhi.n	80009bc <Check_Row+0xc8>
 800097c:	a201      	add	r2, pc, #4	@ (adr r2, 8000984 <Check_Row+0x90>)
 800097e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000982:	bf00      	nop
 8000984:	080009b7 	.word	0x080009b7
 8000988:	080009bd 	.word	0x080009bd
 800098c:	080009bd 	.word	0x080009bd
 8000990:	080009bd 	.word	0x080009bd
 8000994:	080009b1 	.word	0x080009b1
 8000998:	080009bd 	.word	0x080009bd
 800099c:	080009ab 	.word	0x080009ab
 80009a0:	080009a5 	.word	0x080009a5
				case ROW1:
					Nkey = 0x04;
 80009a4:	2304      	movs	r3, #4
 80009a6:	73fb      	strb	r3, [r7, #15]
					break;
 80009a8:	e008      	b.n	80009bc <Check_Row+0xc8>
				case ROW2:
					Nkey = 0x04;
 80009aa:	2304      	movs	r3, #4
 80009ac:	73fb      	strb	r3, [r7, #15]
					break;
 80009ae:	e005      	b.n	80009bc <Check_Row+0xc8>
				case ROW3:
					Nkey = 0x04;
 80009b0:	2304      	movs	r3, #4
 80009b2:	73fb      	strb	r3, [r7, #15]
					break;
 80009b4:	e002      	b.n	80009bc <Check_Row+0xc8>
				case ROW4:
					Nkey = 0x04;
 80009b6:	2304      	movs	r3, #4
 80009b8:	73fb      	strb	r3, [r7, #15]
					break;
 80009ba:	bf00      	nop
			}
		}
		if( !(kbd_in & 0x20) ) {
 80009bc:	7b7b      	ldrb	r3, [r7, #13]
 80009be:	f003 0320 	and.w	r3, r3, #32
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d122      	bne.n	8000a0c <Check_Row+0x118>
			switch (Nrow) {
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	3bf7      	subs	r3, #247	@ 0xf7
 80009ca:	2b07      	cmp	r3, #7
 80009cc:	d81e      	bhi.n	8000a0c <Check_Row+0x118>
 80009ce:	a201      	add	r2, pc, #4	@ (adr r2, 80009d4 <Check_Row+0xe0>)
 80009d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009d4:	08000a07 	.word	0x08000a07
 80009d8:	08000a0d 	.word	0x08000a0d
 80009dc:	08000a0d 	.word	0x08000a0d
 80009e0:	08000a0d 	.word	0x08000a0d
 80009e4:	08000a01 	.word	0x08000a01
 80009e8:	08000a0d 	.word	0x08000a0d
 80009ec:	080009fb 	.word	0x080009fb
 80009f0:	080009f5 	.word	0x080009f5
				case ROW1:
					Nkey = 0x02;
 80009f4:	2302      	movs	r3, #2
 80009f6:	73fb      	strb	r3, [r7, #15]
					break;
 80009f8:	e008      	b.n	8000a0c <Check_Row+0x118>
				case ROW2:
					Nkey = 0x02;
 80009fa:	2302      	movs	r3, #2
 80009fc:	73fb      	strb	r3, [r7, #15]
					break;
 80009fe:	e005      	b.n	8000a0c <Check_Row+0x118>
				case ROW3:
					Nkey = 0x02;
 8000a00:	2302      	movs	r3, #2
 8000a02:	73fb      	strb	r3, [r7, #15]
					break;
 8000a04:	e002      	b.n	8000a0c <Check_Row+0x118>
				case ROW4:
					Nkey = 0x02;
 8000a06:	2302      	movs	r3, #2
 8000a08:	73fb      	strb	r3, [r7, #15]
					break;
 8000a0a:	bf00      	nop
			}
		}
		if( !(kbd_in & 0x40) ) {
 8000a0c:	7b7b      	ldrb	r3, [r7, #13]
 8000a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d124      	bne.n	8000a60 <Check_Row+0x16c>
			switch (Nrow) {
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	3bf7      	subs	r3, #247	@ 0xf7
 8000a1a:	2b07      	cmp	r3, #7
 8000a1c:	d820      	bhi.n	8000a60 <Check_Row+0x16c>
 8000a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8000a24 <Check_Row+0x130>)
 8000a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a24:	08000a57 	.word	0x08000a57
 8000a28:	08000a61 	.word	0x08000a61
 8000a2c:	08000a61 	.word	0x08000a61
 8000a30:	08000a61 	.word	0x08000a61
 8000a34:	08000a51 	.word	0x08000a51
 8000a38:	08000a61 	.word	0x08000a61
 8000a3c:	08000a4b 	.word	0x08000a4b
 8000a40:	08000a45 	.word	0x08000a45
				case ROW1:
					Nkey = 0x01;
 8000a44:	2301      	movs	r3, #1
 8000a46:	73fb      	strb	r3, [r7, #15]
					break;
 8000a48:	e00a      	b.n	8000a60 <Check_Row+0x16c>
				case ROW2:
					Nkey = 0x01;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	73fb      	strb	r3, [r7, #15]
					break;
 8000a4e:	e007      	b.n	8000a60 <Check_Row+0x16c>
				case ROW3:
					Nkey = 0x01;
 8000a50:	2301      	movs	r3, #1
 8000a52:	73fb      	strb	r3, [r7, #15]
					break;
 8000a54:	e004      	b.n	8000a60 <Check_Row+0x16c>
				case ROW4:
					Nkey = 0x01;
 8000a56:	2301      	movs	r3, #1
 8000a58:	73fb      	strb	r3, [r7, #15]
					break;
 8000a5a:	e001      	b.n	8000a60 <Check_Row+0x16c>
			}
		}
	}
	else Nkey = 0x00;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	73fb      	strb	r3, [r7, #15]

	return Nkey;
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	08008ed0 	.word	0x08008ed0
 8000a70:	08008ee4 	.word	0x08008ee4
 8000a74:	08008ef8 	.word	0x08008ef8

08000a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a7e:	f001 fc51 	bl	8002324 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a82:	f000 f87b 	bl	8000b7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a86:	f7ff fe37 	bl	80006f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a8a:	f7ff fe79 	bl	8000780 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8000a8e:	f001 fbad 	bl	80021ec <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8000a92:	f001 fafb 	bl	800208c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  oled_Init();
 8000a96:	f000 fa7f 	bl	8000f98 <oled_Init>
  UART_Transmit((uint8_t*)"Tetris Game with FreeRTOS\r\n");
 8000a9a:	482d      	ldr	r0, [pc, #180]	@ (8000b50 <main+0xd8>)
 8000a9c:	f000 fd22 	bl	80014e4 <UART_Transmit>
  
  // Инициализация игры
  Tetris_Init(&tetris_game);
 8000aa0:	482c      	ldr	r0, [pc, #176]	@ (8000b54 <main+0xdc>)
 8000aa2:	f000 fe61 	bl	8001768 <Tetris_Init>
  
  // Инициализация buzzer
  Buzzer_Init();
 8000aa6:	f7ff fd91 	bl	80005cc <Buzzer_Init>
  Buzzer_Set_Volume(BUZZER_VOLUME_MUTE);
 8000aaa:	2000      	movs	r0, #0
 8000aac:	f7ff fdce 	bl	800064c <Buzzer_Set_Volume>
  
  // Создание очереди для клавиатуры
  key_queue = xQueueCreate(10, sizeof(uint8_t));
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	2101      	movs	r1, #1
 8000ab4:	200a      	movs	r0, #10
 8000ab6:	f004 ff69 	bl	800598c <xQueueGenericCreate>
 8000aba:	4603      	mov	r3, r0
 8000abc:	4a26      	ldr	r2, [pc, #152]	@ (8000b58 <main+0xe0>)
 8000abe:	6013      	str	r3, [r2, #0]
  if (key_queue == NULL) {
 8000ac0:	4b25      	ldr	r3, [pc, #148]	@ (8000b58 <main+0xe0>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d101      	bne.n	8000acc <main+0x54>
    Error_Handler();
 8000ac8:	f000 fa48 	bl	8000f5c <Error_Handler>
  }
  
  // Создание мьютекса для дисплея
  display_mutex = xSemaphoreCreateMutex();
 8000acc:	2001      	movs	r0, #1
 8000ace:	f004 ffd1 	bl	8005a74 <xQueueCreateMutex>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	4a21      	ldr	r2, [pc, #132]	@ (8000b5c <main+0xe4>)
 8000ad6:	6013      	str	r3, [r2, #0]
  if (display_mutex == NULL) {
 8000ad8:	4b20      	ldr	r3, [pc, #128]	@ (8000b5c <main+0xe4>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d101      	bne.n	8000ae4 <main+0x6c>
    Error_Handler();
 8000ae0:	f000 fa3c 	bl	8000f5c <Error_Handler>
  }
  
  // Создание мьютекса для игры
  game_mutex = xSemaphoreCreateMutex();
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	f004 ffc5 	bl	8005a74 <xQueueCreateMutex>
 8000aea:	4603      	mov	r3, r0
 8000aec:	4a1c      	ldr	r2, [pc, #112]	@ (8000b60 <main+0xe8>)
 8000aee:	6013      	str	r3, [r2, #0]
  if (game_mutex == NULL) {
 8000af0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b60 <main+0xe8>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d101      	bne.n	8000afc <main+0x84>
    Error_Handler();
 8000af8:	f000 fa30 	bl	8000f5c <Error_Handler>
  }
  
  // Создание задач FreeRTOS
  xTaskCreate(vKeyboardTask, "Keyboard", configMINIMAL_STACK_SIZE * 2, NULL, 2, NULL);
 8000afc:	2300      	movs	r3, #0
 8000afe:	9301      	str	r3, [sp, #4]
 8000b00:	2302      	movs	r3, #2
 8000b02:	9300      	str	r3, [sp, #0]
 8000b04:	2300      	movs	r3, #0
 8000b06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b0a:	4916      	ldr	r1, [pc, #88]	@ (8000b64 <main+0xec>)
 8000b0c:	4816      	ldr	r0, [pc, #88]	@ (8000b68 <main+0xf0>)
 8000b0e:	f005 fc45 	bl	800639c <xTaskCreate>
  xTaskCreate(vGameTask, "Game", configMINIMAL_STACK_SIZE * 4, NULL, 3, NULL);
 8000b12:	2300      	movs	r3, #0
 8000b14:	9301      	str	r3, [sp, #4]
 8000b16:	2303      	movs	r3, #3
 8000b18:	9300      	str	r3, [sp, #0]
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b20:	4912      	ldr	r1, [pc, #72]	@ (8000b6c <main+0xf4>)
 8000b22:	4813      	ldr	r0, [pc, #76]	@ (8000b70 <main+0xf8>)
 8000b24:	f005 fc3a 	bl	800639c <xTaskCreate>
  xTaskCreate(vDisplayTask, "Display", configMINIMAL_STACK_SIZE * 4, NULL, 1, NULL);
 8000b28:	2300      	movs	r3, #0
 8000b2a:	9301      	str	r3, [sp, #4]
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	9300      	str	r3, [sp, #0]
 8000b30:	2300      	movs	r3, #0
 8000b32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b36:	490f      	ldr	r1, [pc, #60]	@ (8000b74 <main+0xfc>)
 8000b38:	480f      	ldr	r0, [pc, #60]	@ (8000b78 <main+0x100>)
 8000b3a:	f005 fc2f 	bl	800639c <xTaskCreate>
  
  // Запуск планировщика FreeRTOS
  vTaskStartScheduler();
 8000b3e:	f005 fd9b 	bl	8006678 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000b42:	f7ff fdb5 	bl	80006b0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000b46:	f004 fd9b 	bl	8005680 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b4a:	bf00      	nop
 8000b4c:	e7fd      	b.n	8000b4a <main+0xd2>
 8000b4e:	bf00      	nop
 8000b50:	08008f04 	.word	0x08008f04
 8000b54:	2000033c 	.word	0x2000033c
 8000b58:	20000424 	.word	0x20000424
 8000b5c:	20000428 	.word	0x20000428
 8000b60:	2000042c 	.word	0x2000042c
 8000b64:	08008f20 	.word	0x08008f20
 8000b68:	08000cbd 	.word	0x08000cbd
 8000b6c:	08008f2c 	.word	0x08008f2c
 8000b70:	08000d91 	.word	0x08000d91
 8000b74:	08008f34 	.word	0x08008f34
 8000b78:	08000ef1 	.word	0x08000ef1

08000b7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b094      	sub	sp, #80	@ 0x50
 8000b80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b82:	f107 0320 	add.w	r3, r7, #32
 8000b86:	2230      	movs	r2, #48	@ 0x30
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f007 f91b 	bl	8007dc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b90:	f107 030c 	add.w	r3, r7, #12
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60bb      	str	r3, [r7, #8]
 8000ba4:	4b23      	ldr	r3, [pc, #140]	@ (8000c34 <SystemClock_Config+0xb8>)
 8000ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba8:	4a22      	ldr	r2, [pc, #136]	@ (8000c34 <SystemClock_Config+0xb8>)
 8000baa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bb0:	4b20      	ldr	r3, [pc, #128]	@ (8000c34 <SystemClock_Config+0xb8>)
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	607b      	str	r3, [r7, #4]
 8000bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8000c38 <SystemClock_Config+0xbc>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8000c38 <SystemClock_Config+0xbc>)
 8000bca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	4b19      	ldr	r3, [pc, #100]	@ (8000c38 <SystemClock_Config+0xbc>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bd8:	607b      	str	r3, [r7, #4]
 8000bda:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000be0:	2301      	movs	r3, #1
 8000be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000be4:	2310      	movs	r3, #16
 8000be6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000be8:	2300      	movs	r3, #0
 8000bea:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bec:	f107 0320 	add.w	r3, r7, #32
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f002 ff5f 	bl	8003ab4 <HAL_RCC_OscConfig>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000bfc:	f000 f9ae 	bl	8000f5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c00:	230f      	movs	r3, #15
 8000c02:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c04:	2300      	movs	r3, #0
 8000c06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c10:	2300      	movs	r3, #0
 8000c12:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c14:	f107 030c 	add.w	r3, r7, #12
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f003 f9c2 	bl	8003fa4 <HAL_RCC_ClockConfig>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000c26:	f000 f999 	bl	8000f5c <Error_Handler>
  }
}
 8000c2a:	bf00      	nop
 8000c2c:	3750      	adds	r7, #80	@ 0x50
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40007000 	.word	0x40007000

08000c3c <Get_KeyCode>:

/* USER CODE BEGIN 4 */
uint8_t Get_KeyCode(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
  const uint8_t row_constants[4] = {ROW1, ROW2, ROW3, ROW4};
 8000c42:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb8 <Get_KeyCode+0x7c>)
 8000c44:	603b      	str	r3, [r7, #0]
  for (uint8_t row = 0; row < 4; row++) {
 8000c46:	2300      	movs	r3, #0
 8000c48:	71fb      	strb	r3, [r7, #7]
 8000c4a:	e02d      	b.n	8000ca8 <Get_KeyCode+0x6c>
    uint8_t col_code = Check_Row(row_constants[row]);
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	3308      	adds	r3, #8
 8000c50:	443b      	add	r3, r7
 8000c52:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff fe4c 	bl	80008f4 <Check_Row>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	717b      	strb	r3, [r7, #5]
    if (col_code != 0x00) {
 8000c60:	797b      	ldrb	r3, [r7, #5]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d01d      	beq.n	8000ca2 <Get_KeyCode+0x66>
      uint8_t col;
      switch (col_code) { case 0x01: col = 2; break; case 0x02: col = 1; break; case 0x04: col = 0; break; default: return 0xFF; }
 8000c66:	797b      	ldrb	r3, [r7, #5]
 8000c68:	2b04      	cmp	r3, #4
 8000c6a:	d00c      	beq.n	8000c86 <Get_KeyCode+0x4a>
 8000c6c:	2b04      	cmp	r3, #4
 8000c6e:	dc0d      	bgt.n	8000c8c <Get_KeyCode+0x50>
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d002      	beq.n	8000c7a <Get_KeyCode+0x3e>
 8000c74:	2b02      	cmp	r3, #2
 8000c76:	d003      	beq.n	8000c80 <Get_KeyCode+0x44>
 8000c78:	e008      	b.n	8000c8c <Get_KeyCode+0x50>
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	71bb      	strb	r3, [r7, #6]
 8000c7e:	e007      	b.n	8000c90 <Get_KeyCode+0x54>
 8000c80:	2301      	movs	r3, #1
 8000c82:	71bb      	strb	r3, [r7, #6]
 8000c84:	e004      	b.n	8000c90 <Get_KeyCode+0x54>
 8000c86:	2300      	movs	r3, #0
 8000c88:	71bb      	strb	r3, [r7, #6]
 8000c8a:	e001      	b.n	8000c90 <Get_KeyCode+0x54>
 8000c8c:	23ff      	movs	r3, #255	@ 0xff
 8000c8e:	e00f      	b.n	8000cb0 <Get_KeyCode+0x74>
      return (uint8_t)(row * 3 + col);
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	461a      	mov	r2, r3
 8000c94:	0052      	lsls	r2, r2, #1
 8000c96:	4413      	add	r3, r2
 8000c98:	b2da      	uxtb	r2, r3
 8000c9a:	79bb      	ldrb	r3, [r7, #6]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	e006      	b.n	8000cb0 <Get_KeyCode+0x74>
  for (uint8_t row = 0; row < 4; row++) {
 8000ca2:	79fb      	ldrb	r3, [r7, #7]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	71fb      	strb	r3, [r7, #7]
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	2b03      	cmp	r3, #3
 8000cac:	d9ce      	bls.n	8000c4c <Get_KeyCode+0x10>
    }
  }
  return 0xFF;
 8000cae:	23ff      	movs	r3, #255	@ 0xff
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	f7fbfdfe 	.word	0xf7fbfdfe

08000cbc <vKeyboardTask>:

// Задача обработки клавиатуры
void vKeyboardTask(void *pvParameters)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  uint8_t old_code = 0xFF;
 8000cc4:	23ff      	movs	r3, #255	@ 0xff
 8000cc6:	75fb      	strb	r3, [r7, #23]
  uint8_t code;
  uint32_t last_send_time = 0;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	613b      	str	r3, [r7, #16]
  
  (void)pvParameters;
  
  while (1) {
    code = Get_KeyCode();
 8000ccc:	f7ff ffb6 	bl	8000c3c <Get_KeyCode>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	72fb      	strb	r3, [r7, #11]
    
    if (code == 0xFF) {
 8000cd4:	7afb      	ldrb	r3, [r7, #11]
 8000cd6:	2bff      	cmp	r3, #255	@ 0xff
 8000cd8:	d116      	bne.n	8000d08 <vKeyboardTask+0x4c>
      old_code = 0xFF;
 8000cda:	23ff      	movs	r3, #255	@ 0xff
 8000cdc:	75fb      	strb	r3, [r7, #23]
      // Сбросить флаг ускоренного падения
      if (xSemaphoreTake(game_mutex, pdMS_TO_TICKS(10)) == pdTRUE) {
 8000cde:	4b29      	ldr	r3, [pc, #164]	@ (8000d84 <vKeyboardTask+0xc8>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	210a      	movs	r1, #10
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f005 f8c1 	bl	8005e6c <xQueueSemaphoreTake>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d145      	bne.n	8000d7c <vKeyboardTask+0xc0>
        tetris_game.fast_drop = false;
 8000cf0:	4b25      	ldr	r3, [pc, #148]	@ (8000d88 <vKeyboardTask+0xcc>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        xSemaphoreGive(game_mutex);
 8000cf8:	4b22      	ldr	r3, [pc, #136]	@ (8000d84 <vKeyboardTask+0xc8>)
 8000cfa:	6818      	ldr	r0, [r3, #0]
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2100      	movs	r1, #0
 8000d02:	f004 fecf 	bl	8005aa4 <xQueueGenericSend>
 8000d06:	e039      	b.n	8000d7c <vKeyboardTask+0xc0>
      }
    } else {
      uint32_t current_time = HAL_GetTick();
 8000d08:	f001 fb72 	bl	80023f0 <HAL_GetTick>
 8000d0c:	60f8      	str	r0, [r7, #12]
      
      if (code != old_code) {
 8000d0e:	7afb      	ldrb	r3, [r7, #11]
 8000d10:	7dfa      	ldrb	r2, [r7, #23]
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d00c      	beq.n	8000d30 <vKeyboardTask+0x74>
        // Новая кнопка нажата - отправить в очередь
        xQueueSend(key_queue, &code, 0);
 8000d16:	4b1d      	ldr	r3, [pc, #116]	@ (8000d8c <vKeyboardTask+0xd0>)
 8000d18:	6818      	ldr	r0, [r3, #0]
 8000d1a:	f107 010b 	add.w	r1, r7, #11
 8000d1e:	2300      	movs	r3, #0
 8000d20:	2200      	movs	r2, #0
 8000d22:	f004 febf 	bl	8005aa4 <xQueueGenericSend>
        old_code = code;
 8000d26:	7afb      	ldrb	r3, [r7, #11]
 8000d28:	75fb      	strb	r3, [r7, #23]
        last_send_time = current_time;
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	613b      	str	r3, [r7, #16]
 8000d2e:	e025      	b.n	8000d7c <vKeyboardTask+0xc0>
      } else {
        // Та же кнопка удерживается
        // Для кнопки вниз (код 7) отправляем повторно для ускорения
        if (code == 7 && (current_time - last_send_time) >= 100) {
 8000d30:	7afb      	ldrb	r3, [r7, #11]
 8000d32:	2b07      	cmp	r3, #7
 8000d34:	d122      	bne.n	8000d7c <vKeyboardTask+0xc0>
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	693b      	ldr	r3, [r7, #16]
 8000d3a:	1ad3      	subs	r3, r2, r3
 8000d3c:	2b63      	cmp	r3, #99	@ 0x63
 8000d3e:	d91d      	bls.n	8000d7c <vKeyboardTask+0xc0>
          xQueueSend(key_queue, &code, 0);
 8000d40:	4b12      	ldr	r3, [pc, #72]	@ (8000d8c <vKeyboardTask+0xd0>)
 8000d42:	6818      	ldr	r0, [r3, #0]
 8000d44:	f107 010b 	add.w	r1, r7, #11
 8000d48:	2300      	movs	r3, #0
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f004 feaa 	bl	8005aa4 <xQueueGenericSend>
          last_send_time = current_time;
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	613b      	str	r3, [r7, #16]
          // Установить флаг ускоренного падения
          if (xSemaphoreTake(game_mutex, pdMS_TO_TICKS(10)) == pdTRUE) {
 8000d54:	4b0b      	ldr	r3, [pc, #44]	@ (8000d84 <vKeyboardTask+0xc8>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	210a      	movs	r1, #10
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f005 f886 	bl	8005e6c <xQueueSemaphoreTake>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d10a      	bne.n	8000d7c <vKeyboardTask+0xc0>
            tetris_game.fast_drop = true;
 8000d66:	4b08      	ldr	r3, [pc, #32]	@ (8000d88 <vKeyboardTask+0xcc>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
            xSemaphoreGive(game_mutex);
 8000d6e:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <vKeyboardTask+0xc8>)
 8000d70:	6818      	ldr	r0, [r3, #0]
 8000d72:	2300      	movs	r3, #0
 8000d74:	2200      	movs	r2, #0
 8000d76:	2100      	movs	r1, #0
 8000d78:	f004 fe94 	bl	8005aa4 <xQueueGenericSend>
          }
        }
      }
    }
    
    vTaskDelay(pdMS_TO_TICKS(20)); // Задержка 20 мс для более быстрой реакции
 8000d7c:	2014      	movs	r0, #20
 8000d7e:	f005 fc45 	bl	800660c <vTaskDelay>
    code = Get_KeyCode();
 8000d82:	e7a3      	b.n	8000ccc <vKeyboardTask+0x10>
 8000d84:	2000042c 	.word	0x2000042c
 8000d88:	2000033c 	.word	0x2000033c
 8000d8c:	20000424 	.word	0x20000424

08000d90 <vGameTask>:
  }
}

// Задача игровой логики
void vGameTask(void *pvParameters)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  
  (void)pvParameters;
  
  while (1) {
    // Обработка нажатий клавиш
    if (xQueueReceive(key_queue, &key_code, pdMS_TO_TICKS(10)) == pdTRUE) {
 8000d98:	4b51      	ldr	r3, [pc, #324]	@ (8000ee0 <vGameTask+0x150>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f107 010f 	add.w	r1, r7, #15
 8000da0:	220a      	movs	r2, #10
 8000da2:	4618      	mov	r0, r3
 8000da4:	f004 ff80 	bl	8005ca8 <xQueueReceive>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d15f      	bne.n	8000e6e <vGameTask+0xde>
      // Захватить мьютекс для безопасного доступа к игре
      if (xSemaphoreTake(game_mutex, portMAX_DELAY) == pdTRUE) {
 8000dae:	4b4d      	ldr	r3, [pc, #308]	@ (8000ee4 <vGameTask+0x154>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f04f 31ff 	mov.w	r1, #4294967295
 8000db6:	4618      	mov	r0, r3
 8000db8:	f005 f858 	bl	8005e6c <xQueueSemaphoreTake>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d155      	bne.n	8000e6e <vGameTask+0xde>
        // 2 - вниз (быстрое падение, ускорение при удержании)
        // 5 - поворот по часовой стрелке
        // 8 - поворот против часовой стрелки (кнопка 1)
        // 0 - пауза/продолжить
        
        if (!tetris_game.game_over) {
 8000dc2:	4b49      	ldr	r3, [pc, #292]	@ (8000ee8 <vGameTask+0x158>)
 8000dc4:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8000dc8:	f083 0301 	eor.w	r3, r3, #1
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d041      	beq.n	8000e56 <vGameTask+0xc6>
          switch (key_code) {
 8000dd2:	7bfb      	ldrb	r3, [r7, #15]
 8000dd4:	3b03      	subs	r3, #3
 8000dd6:	2b07      	cmp	r3, #7
 8000dd8:	d841      	bhi.n	8000e5e <vGameTask+0xce>
 8000dda:	a201      	add	r2, pc, #4	@ (adr r2, 8000de0 <vGameTask+0x50>)
 8000ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000de0:	08000e01 	.word	0x08000e01
 8000de4:	08000e23 	.word	0x08000e23
 8000de8:	08000e0f 	.word	0x08000e0f
 8000dec:	08000e2b 	.word	0x08000e2b
 8000df0:	08000e1b 	.word	0x08000e1b
 8000df4:	08000e5f 	.word	0x08000e5f
 8000df8:	08000e5f 	.word	0x08000e5f
 8000dfc:	08000e33 	.word	0x08000e33
            case 3: // Кнопка 4 (влево)
              Tetris_MovePiece(&tetris_game, -1, 0);
 8000e00:	2200      	movs	r2, #0
 8000e02:	f04f 31ff 	mov.w	r1, #4294967295
 8000e06:	4838      	ldr	r0, [pc, #224]	@ (8000ee8 <vGameTask+0x158>)
 8000e08:	f000 fd93 	bl	8001932 <Tetris_MovePiece>
              break;
 8000e0c:	e028      	b.n	8000e60 <vGameTask+0xd0>
            case 5: // Кнопка 6 (вправо)
              Tetris_MovePiece(&tetris_game, 1, 0);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2101      	movs	r1, #1
 8000e12:	4835      	ldr	r0, [pc, #212]	@ (8000ee8 <vGameTask+0x158>)
 8000e14:	f000 fd8d 	bl	8001932 <Tetris_MovePiece>
              break;
 8000e18:	e022      	b.n	8000e60 <vGameTask+0xd0>
            case 7: // Кнопка 2 (вниз)
              Tetris_DropPiece(&tetris_game);
 8000e1a:	4833      	ldr	r0, [pc, #204]	@ (8000ee8 <vGameTask+0x158>)
 8000e1c:	f000 fe3a 	bl	8001a94 <Tetris_DropPiece>
              break;
 8000e20:	e01e      	b.n	8000e60 <vGameTask+0xd0>
            case 4: // Кнопка 5 (поворот по часовой)
              Tetris_RotatePiece(&tetris_game);
 8000e22:	4831      	ldr	r0, [pc, #196]	@ (8000ee8 <vGameTask+0x158>)
 8000e24:	f000 fdc8 	bl	80019b8 <Tetris_RotatePiece>
              break;
 8000e28:	e01a      	b.n	8000e60 <vGameTask+0xd0>
            case 6: // Кнопка 1 (поворот против часовой)
              Tetris_RotatePieceCounterClockwise(&tetris_game);
 8000e2a:	482f      	ldr	r0, [pc, #188]	@ (8000ee8 <vGameTask+0x158>)
 8000e2c:	f000 fdfb 	bl	8001a26 <Tetris_RotatePieceCounterClockwise>
              break;
 8000e30:	e016      	b.n	8000e60 <vGameTask+0xd0>
            case 10: // Кнопка 0 (пауза)
              tetris_game.paused = !tetris_game.paused;
 8000e32:	4b2d      	ldr	r3, [pc, #180]	@ (8000ee8 <vGameTask+0x158>)
 8000e34:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	bf14      	ite	ne
 8000e3c:	2301      	movne	r3, #1
 8000e3e:	2300      	moveq	r3, #0
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f083 0301 	eor.w	r3, r3, #1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	f003 0301 	and.w	r3, r3, #1
 8000e4c:	b2da      	uxtb	r2, r3
 8000e4e:	4b26      	ldr	r3, [pc, #152]	@ (8000ee8 <vGameTask+0x158>)
 8000e50:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
              break;
 8000e54:	e004      	b.n	8000e60 <vGameTask+0xd0>
            default:
              break;
          }
        } else {
          // После окончания игры любая клавиша перезапускает игру
          Tetris_Init(&tetris_game);
 8000e56:	4824      	ldr	r0, [pc, #144]	@ (8000ee8 <vGameTask+0x158>)
 8000e58:	f000 fc86 	bl	8001768 <Tetris_Init>
 8000e5c:	e000      	b.n	8000e60 <vGameTask+0xd0>
              break;
 8000e5e:	bf00      	nop
        }
        
        // Освободить мьютекс
        xSemaphoreGive(game_mutex);
 8000e60:	4b20      	ldr	r3, [pc, #128]	@ (8000ee4 <vGameTask+0x154>)
 8000e62:	6818      	ldr	r0, [r3, #0]
 8000e64:	2300      	movs	r3, #0
 8000e66:	2200      	movs	r2, #0
 8000e68:	2100      	movs	r1, #0
 8000e6a:	f004 fe1b 	bl	8005aa4 <xQueueGenericSend>
      }
    }
    
    // Обновление игровой логики
    if (xSemaphoreTake(game_mutex, pdMS_TO_TICKS(10)) == pdTRUE) {
 8000e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee4 <vGameTask+0x154>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	210a      	movs	r1, #10
 8000e74:	4618      	mov	r0, r3
 8000e76:	f004 fff9 	bl	8005e6c <xQueueSemaphoreTake>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d119      	bne.n	8000eb4 <vGameTask+0x124>
      uint32_t lines_cleared_before = tetris_game.lines_cleared;
 8000e80:	4b19      	ldr	r3, [pc, #100]	@ (8000ee8 <vGameTask+0x158>)
 8000e82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e86:	617b      	str	r3, [r7, #20]
      Tetris_Update(&tetris_game);
 8000e88:	4817      	ldr	r0, [pc, #92]	@ (8000ee8 <vGameTask+0x158>)
 8000e8a:	f000 ff25 	bl	8001cd8 <Tetris_Update>
      
      // Если линии были удалены, установить время выключения звука
      if (tetris_game.lines_cleared > lines_cleared_before) {
 8000e8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ee8 <vGameTask+0x158>)
 8000e90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e94:	697a      	ldr	r2, [r7, #20]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d205      	bcs.n	8000ea6 <vGameTask+0x116>
        // Звук уже включен в Tetris_ClearLines, выключим через 150мс
        sound_off_time = HAL_GetTick() + 150;
 8000e9a:	f001 faa9 	bl	80023f0 <HAL_GetTick>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	3396      	adds	r3, #150	@ 0x96
 8000ea2:	4a12      	ldr	r2, [pc, #72]	@ (8000eec <vGameTask+0x15c>)
 8000ea4:	6013      	str	r3, [r2, #0]
      }
      
      xSemaphoreGive(game_mutex);
 8000ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee4 <vGameTask+0x154>)
 8000ea8:	6818      	ldr	r0, [r3, #0]
 8000eaa:	2300      	movs	r3, #0
 8000eac:	2200      	movs	r2, #0
 8000eae:	2100      	movs	r1, #0
 8000eb0:	f004 fdf8 	bl	8005aa4 <xQueueGenericSend>
    }
    
    // Выключить звук если прошло достаточно времени
    uint32_t current_time = HAL_GetTick();
 8000eb4:	f001 fa9c 	bl	80023f0 <HAL_GetTick>
 8000eb8:	6138      	str	r0, [r7, #16]
    if (sound_off_time > 0 && current_time >= sound_off_time) {
 8000eba:	4b0c      	ldr	r3, [pc, #48]	@ (8000eec <vGameTask+0x15c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d00a      	beq.n	8000ed8 <vGameTask+0x148>
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8000eec <vGameTask+0x15c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d305      	bcc.n	8000ed8 <vGameTask+0x148>
      Buzzer_Set_Volume(BUZZER_VOLUME_MUTE);
 8000ecc:	2000      	movs	r0, #0
 8000ece:	f7ff fbbd 	bl	800064c <Buzzer_Set_Volume>
      sound_off_time = 0;
 8000ed2:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <vGameTask+0x15c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
    }
    
    vTaskDelay(pdMS_TO_TICKS(10)); // Небольшая задержка
 8000ed8:	200a      	movs	r0, #10
 8000eda:	f005 fb97 	bl	800660c <vTaskDelay>
  while (1) {
 8000ede:	e75b      	b.n	8000d98 <vGameTask+0x8>
 8000ee0:	20000424 	.word	0x20000424
 8000ee4:	2000042c 	.word	0x2000042c
 8000ee8:	2000033c 	.word	0x2000033c
 8000eec:	20000430 	.word	0x20000430

08000ef0 <vDisplayTask>:
  }
}

// Задача отрисовки
void vDisplayTask(void *pvParameters)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  (void)pvParameters;
  
  while (1) {
    // Захватить мьютексы для безопасного доступа к игре и дисплею
    if (xSemaphoreTake(game_mutex, portMAX_DELAY) == pdTRUE) {
 8000ef8:	4b15      	ldr	r3, [pc, #84]	@ (8000f50 <vDisplayTask+0x60>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f04f 31ff 	mov.w	r1, #4294967295
 8000f00:	4618      	mov	r0, r3
 8000f02:	f004 ffb3 	bl	8005e6c <xQueueSemaphoreTake>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d11c      	bne.n	8000f46 <vDisplayTask+0x56>
      if (xSemaphoreTake(display_mutex, portMAX_DELAY) == pdTRUE) {
 8000f0c:	4b11      	ldr	r3, [pc, #68]	@ (8000f54 <vDisplayTask+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f04f 31ff 	mov.w	r1, #4294967295
 8000f14:	4618      	mov	r0, r3
 8000f16:	f004 ffa9 	bl	8005e6c <xQueueSemaphoreTake>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d10b      	bne.n	8000f38 <vDisplayTask+0x48>
        // Отрисовать игру
        Tetris_Draw(&tetris_game);
 8000f20:	480d      	ldr	r0, [pc, #52]	@ (8000f58 <vDisplayTask+0x68>)
 8000f22:	f000 ff2b 	bl	8001d7c <Tetris_Draw>
        oled_UpdateScreen();
 8000f26:	f000 f8c7 	bl	80010b8 <oled_UpdateScreen>
        
        // Освободить мьютексы
        xSemaphoreGive(display_mutex);
 8000f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f54 <vDisplayTask+0x64>)
 8000f2c:	6818      	ldr	r0, [r3, #0]
 8000f2e:	2300      	movs	r3, #0
 8000f30:	2200      	movs	r2, #0
 8000f32:	2100      	movs	r1, #0
 8000f34:	f004 fdb6 	bl	8005aa4 <xQueueGenericSend>
      }
      xSemaphoreGive(game_mutex);
 8000f38:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <vDisplayTask+0x60>)
 8000f3a:	6818      	ldr	r0, [r3, #0]
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2100      	movs	r1, #0
 8000f42:	f004 fdaf 	bl	8005aa4 <xQueueGenericSend>
    }
    
    vTaskDelay(pdMS_TO_TICKS(50)); // Обновление экрана каждые 50 мс
 8000f46:	2032      	movs	r0, #50	@ 0x32
 8000f48:	f005 fb60 	bl	800660c <vTaskDelay>
    if (xSemaphoreTake(game_mutex, portMAX_DELAY) == pdTRUE) {
 8000f4c:	e7d4      	b.n	8000ef8 <vDisplayTask+0x8>
 8000f4e:	bf00      	nop
 8000f50:	2000042c 	.word	0x2000042c
 8000f54:	20000428 	.word	0x20000428
 8000f58:	2000033c 	.word	0x2000033c

08000f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f60:	b672      	cpsid	i
}
 8000f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <Error_Handler+0x8>

08000f68 <oled_WriteCommand>:
static uint8_t OLED_Buffer[1024];

static OLED_t OLED;


static void oled_WriteCommand(uint8_t command) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af04      	add	r7, sp, #16
 8000f6e:	4603      	mov	r3, r0
 8000f70:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x00,1,&command,1,10);
 8000f72:	230a      	movs	r3, #10
 8000f74:	9302      	str	r3, [sp, #8]
 8000f76:	2301      	movs	r3, #1
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	1dfb      	adds	r3, r7, #7
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2301      	movs	r3, #1
 8000f80:	2200      	movs	r2, #0
 8000f82:	2178      	movs	r1, #120	@ 0x78
 8000f84:	4803      	ldr	r0, [pc, #12]	@ (8000f94 <oled_WriteCommand+0x2c>)
 8000f86:	f001 fe39 	bl	8002bfc <HAL_I2C_Mem_Write>
}
 8000f8a:	bf00      	nop
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200002e8 	.word	0x200002e8

08000f98 <oled_Init>:


uint8_t oled_Init(void) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8000f9c:	2064      	movs	r0, #100	@ 0x64
 8000f9e:	f001 fa33 	bl	8002408 <HAL_Delay>

	oled_WriteCommand(0xAE);
 8000fa2:	20ae      	movs	r0, #174	@ 0xae
 8000fa4:	f7ff ffe0 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x20);
 8000fa8:	2020      	movs	r0, #32
 8000faa:	f7ff ffdd 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x10);
 8000fae:	2010      	movs	r0, #16
 8000fb0:	f7ff ffda 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xB0);
 8000fb4:	20b0      	movs	r0, #176	@ 0xb0
 8000fb6:	f7ff ffd7 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xC8);
 8000fba:	20c8      	movs	r0, #200	@ 0xc8
 8000fbc:	f7ff ffd4 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x00);
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f7ff ffd1 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x10);
 8000fc6:	2010      	movs	r0, #16
 8000fc8:	f7ff ffce 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x40);
 8000fcc:	2040      	movs	r0, #64	@ 0x40
 8000fce:	f7ff ffcb 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x81);
 8000fd2:	2081      	movs	r0, #129	@ 0x81
 8000fd4:	f7ff ffc8 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xFF);
 8000fd8:	20ff      	movs	r0, #255	@ 0xff
 8000fda:	f7ff ffc5 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xA1);
 8000fde:	20a1      	movs	r0, #161	@ 0xa1
 8000fe0:	f7ff ffc2 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xA6);
 8000fe4:	20a6      	movs	r0, #166	@ 0xa6
 8000fe6:	f7ff ffbf 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xA8);
 8000fea:	20a8      	movs	r0, #168	@ 0xa8
 8000fec:	f7ff ffbc 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x3F);
 8000ff0:	203f      	movs	r0, #63	@ 0x3f
 8000ff2:	f7ff ffb9 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xA4);
 8000ff6:	20a4      	movs	r0, #164	@ 0xa4
 8000ff8:	f7ff ffb6 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xD3);
 8000ffc:	20d3      	movs	r0, #211	@ 0xd3
 8000ffe:	f7ff ffb3 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x00);
 8001002:	2000      	movs	r0, #0
 8001004:	f7ff ffb0 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xD5);
 8001008:	20d5      	movs	r0, #213	@ 0xd5
 800100a:	f7ff ffad 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xF0);
 800100e:	20f0      	movs	r0, #240	@ 0xf0
 8001010:	f7ff ffaa 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xD9);
 8001014:	20d9      	movs	r0, #217	@ 0xd9
 8001016:	f7ff ffa7 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x22);
 800101a:	2022      	movs	r0, #34	@ 0x22
 800101c:	f7ff ffa4 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xDA);
 8001020:	20da      	movs	r0, #218	@ 0xda
 8001022:	f7ff ffa1 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x12);
 8001026:	2012      	movs	r0, #18
 8001028:	f7ff ff9e 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xDB);
 800102c:	20db      	movs	r0, #219	@ 0xdb
 800102e:	f7ff ff9b 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x20);
 8001032:	2020      	movs	r0, #32
 8001034:	f7ff ff98 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x8D);
 8001038:	208d      	movs	r0, #141	@ 0x8d
 800103a:	f7ff ff95 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0x14);
 800103e:	2014      	movs	r0, #20
 8001040:	f7ff ff92 	bl	8000f68 <oled_WriteCommand>
	oled_WriteCommand(0xAF);
 8001044:	20af      	movs	r0, #175	@ 0xaf
 8001046:	f7ff ff8f 	bl	8000f68 <oled_WriteCommand>

	oled_Fill(Black);
 800104a:	2000      	movs	r0, #0
 800104c:	f000 f810 	bl	8001070 <oled_Fill>

	oled_UpdateScreen();
 8001050:	f000 f832 	bl	80010b8 <oled_UpdateScreen>

	OLED.CurrentX = 0;
 8001054:	4b05      	ldr	r3, [pc, #20]	@ (800106c <oled_Init+0xd4>)
 8001056:	2200      	movs	r2, #0
 8001058:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = 0;
 800105a:	4b04      	ldr	r3, [pc, #16]	@ (800106c <oled_Init+0xd4>)
 800105c:	2200      	movs	r2, #0
 800105e:	805a      	strh	r2, [r3, #2]

	OLED.Initialized = 1;
 8001060:	4b02      	ldr	r3, [pc, #8]	@ (800106c <oled_Init+0xd4>)
 8001062:	2201      	movs	r2, #1
 8001064:	715a      	strb	r2, [r3, #5]

	return 1;
 8001066:	2301      	movs	r3, #1
}
 8001068:	4618      	mov	r0, r3
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000834 	.word	0x20000834

08001070 <oled_Fill>:

void oled_Fill(OLED_COLOR color) {
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
	uint32_t i;

	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	e00d      	b.n	800109c <oled_Fill+0x2c>
		OLED_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d101      	bne.n	800108a <oled_Fill+0x1a>
 8001086:	2100      	movs	r1, #0
 8001088:	e000      	b.n	800108c <oled_Fill+0x1c>
 800108a:	21ff      	movs	r1, #255	@ 0xff
 800108c:	4a09      	ldr	r2, [pc, #36]	@ (80010b4 <oled_Fill+0x44>)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	4413      	add	r3, r2
 8001092:	460a      	mov	r2, r1
 8001094:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(OLED_Buffer); i++) {
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	3301      	adds	r3, #1
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010a2:	d3ed      	bcc.n	8001080 <oled_Fill+0x10>
	}
}
 80010a4:	bf00      	nop
 80010a6:	bf00      	nop
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	20000434 	.word	0x20000434

080010b8 <oled_UpdateScreen>:


void oled_UpdateScreen(void) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af04      	add	r7, sp, #16
	uint8_t i;

	for (i = 0; i < 8; i++) {
 80010be:	2300      	movs	r3, #0
 80010c0:	71fb      	strb	r3, [r7, #7]
 80010c2:	e01d      	b.n	8001100 <oled_UpdateScreen+0x48>
		oled_WriteCommand(0xB0 + i);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	3b50      	subs	r3, #80	@ 0x50
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff ff4c 	bl	8000f68 <oled_WriteCommand>
		oled_WriteCommand(0x00);
 80010d0:	2000      	movs	r0, #0
 80010d2:	f7ff ff49 	bl	8000f68 <oled_WriteCommand>
		oled_WriteCommand(0x10);
 80010d6:	2010      	movs	r0, #16
 80010d8:	f7ff ff46 	bl	8000f68 <oled_WriteCommand>

		HAL_I2C_Mem_Write(&hi2c1,OLED_I2C_ADDR,0x40,1,&OLED_Buffer[OLED_WIDTH * i],OLED_WIDTH,100);
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	01db      	lsls	r3, r3, #7
 80010e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001110 <oled_UpdateScreen+0x58>)
 80010e2:	4413      	add	r3, r2
 80010e4:	2264      	movs	r2, #100	@ 0x64
 80010e6:	9202      	str	r2, [sp, #8]
 80010e8:	2280      	movs	r2, #128	@ 0x80
 80010ea:	9201      	str	r2, [sp, #4]
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	2301      	movs	r3, #1
 80010f0:	2240      	movs	r2, #64	@ 0x40
 80010f2:	2178      	movs	r1, #120	@ 0x78
 80010f4:	4807      	ldr	r0, [pc, #28]	@ (8001114 <oled_UpdateScreen+0x5c>)
 80010f6:	f001 fd81 	bl	8002bfc <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	3301      	adds	r3, #1
 80010fe:	71fb      	strb	r3, [r7, #7]
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	2b07      	cmp	r3, #7
 8001104:	d9de      	bls.n	80010c4 <oled_UpdateScreen+0xc>
	}
}
 8001106:	bf00      	nop
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000434 	.word	0x20000434
 8001114:	200002e8 	.word	0x200002e8

08001118 <oled_DrawPixel>:

void oled_DrawPixel(uint8_t x, uint8_t y, OLED_COLOR color) {
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
 8001122:	460b      	mov	r3, r1
 8001124:	71bb      	strb	r3, [r7, #6]
 8001126:	4613      	mov	r3, r2
 8001128:	717b      	strb	r3, [r7, #5]
	if (x >= OLED_WIDTH || y >= OLED_HEIGHT) {
 800112a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112e:	2b00      	cmp	r3, #0
 8001130:	db48      	blt.n	80011c4 <oled_DrawPixel+0xac>
 8001132:	79bb      	ldrb	r3, [r7, #6]
 8001134:	2b3f      	cmp	r3, #63	@ 0x3f
 8001136:	d845      	bhi.n	80011c4 <oled_DrawPixel+0xac>
		return;
	}

	if (OLED.Inverted) {
 8001138:	4b25      	ldr	r3, [pc, #148]	@ (80011d0 <oled_DrawPixel+0xb8>)
 800113a:	791b      	ldrb	r3, [r3, #4]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d006      	beq.n	800114e <oled_DrawPixel+0x36>
		color = (OLED_COLOR)!color;
 8001140:	797b      	ldrb	r3, [r7, #5]
 8001142:	2b00      	cmp	r3, #0
 8001144:	bf0c      	ite	eq
 8001146:	2301      	moveq	r3, #1
 8001148:	2300      	movne	r3, #0
 800114a:	b2db      	uxtb	r3, r3
 800114c:	717b      	strb	r3, [r7, #5]
	}

	if (color == White) {
 800114e:	797b      	ldrb	r3, [r7, #5]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d11a      	bne.n	800118a <oled_DrawPixel+0x72>
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] |= 1 << (y % 8);
 8001154:	79fa      	ldrb	r2, [r7, #7]
 8001156:	79bb      	ldrb	r3, [r7, #6]
 8001158:	08db      	lsrs	r3, r3, #3
 800115a:	b2d8      	uxtb	r0, r3
 800115c:	4603      	mov	r3, r0
 800115e:	01db      	lsls	r3, r3, #7
 8001160:	4413      	add	r3, r2
 8001162:	4a1c      	ldr	r2, [pc, #112]	@ (80011d4 <oled_DrawPixel+0xbc>)
 8001164:	5cd3      	ldrb	r3, [r2, r3]
 8001166:	b25a      	sxtb	r2, r3
 8001168:	79bb      	ldrb	r3, [r7, #6]
 800116a:	f003 0307 	and.w	r3, r3, #7
 800116e:	2101      	movs	r1, #1
 8001170:	fa01 f303 	lsl.w	r3, r1, r3
 8001174:	b25b      	sxtb	r3, r3
 8001176:	4313      	orrs	r3, r2
 8001178:	b259      	sxtb	r1, r3
 800117a:	79fa      	ldrb	r2, [r7, #7]
 800117c:	4603      	mov	r3, r0
 800117e:	01db      	lsls	r3, r3, #7
 8001180:	4413      	add	r3, r2
 8001182:	b2c9      	uxtb	r1, r1
 8001184:	4a13      	ldr	r2, [pc, #76]	@ (80011d4 <oled_DrawPixel+0xbc>)
 8001186:	54d1      	strb	r1, [r2, r3]
 8001188:	e01d      	b.n	80011c6 <oled_DrawPixel+0xae>
	} else {
		OLED_Buffer[x + (y / 8) * OLED_WIDTH] &= ~(1 << (y % 8));
 800118a:	79fa      	ldrb	r2, [r7, #7]
 800118c:	79bb      	ldrb	r3, [r7, #6]
 800118e:	08db      	lsrs	r3, r3, #3
 8001190:	b2d8      	uxtb	r0, r3
 8001192:	4603      	mov	r3, r0
 8001194:	01db      	lsls	r3, r3, #7
 8001196:	4413      	add	r3, r2
 8001198:	4a0e      	ldr	r2, [pc, #56]	@ (80011d4 <oled_DrawPixel+0xbc>)
 800119a:	5cd3      	ldrb	r3, [r2, r3]
 800119c:	b25a      	sxtb	r2, r3
 800119e:	79bb      	ldrb	r3, [r7, #6]
 80011a0:	f003 0307 	and.w	r3, r3, #7
 80011a4:	2101      	movs	r1, #1
 80011a6:	fa01 f303 	lsl.w	r3, r1, r3
 80011aa:	b25b      	sxtb	r3, r3
 80011ac:	43db      	mvns	r3, r3
 80011ae:	b25b      	sxtb	r3, r3
 80011b0:	4013      	ands	r3, r2
 80011b2:	b259      	sxtb	r1, r3
 80011b4:	79fa      	ldrb	r2, [r7, #7]
 80011b6:	4603      	mov	r3, r0
 80011b8:	01db      	lsls	r3, r3, #7
 80011ba:	4413      	add	r3, r2
 80011bc:	b2c9      	uxtb	r1, r1
 80011be:	4a05      	ldr	r2, [pc, #20]	@ (80011d4 <oled_DrawPixel+0xbc>)
 80011c0:	54d1      	strb	r1, [r2, r3]
 80011c2:	e000      	b.n	80011c6 <oled_DrawPixel+0xae>
		return;
 80011c4:	bf00      	nop
	}
}
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	20000834 	.word	0x20000834
 80011d4:	20000434 	.word	0x20000434

080011d8 <oled_DrawHLine>:

void oled_DrawHLine(uint8_t x1, uint8_t x2, uint8_t y, OLED_COLOR color) {
 80011d8:	b590      	push	{r4, r7, lr}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4604      	mov	r4, r0
 80011e0:	4608      	mov	r0, r1
 80011e2:	4611      	mov	r1, r2
 80011e4:	461a      	mov	r2, r3
 80011e6:	4623      	mov	r3, r4
 80011e8:	71fb      	strb	r3, [r7, #7]
 80011ea:	4603      	mov	r3, r0
 80011ec:	71bb      	strb	r3, [r7, #6]
 80011ee:	460b      	mov	r3, r1
 80011f0:	717b      	strb	r3, [r7, #5]
 80011f2:	4613      	mov	r3, r2
 80011f4:	713b      	strb	r3, [r7, #4]
	for(int i = x1; i <= x2; i++) {
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	e009      	b.n	8001210 <oled_DrawHLine+0x38>
		oled_DrawPixel(i, y, color);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	793a      	ldrb	r2, [r7, #4]
 8001202:	7979      	ldrb	r1, [r7, #5]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ff87 	bl	8001118 <oled_DrawPixel>
	for(int i = x1; i <= x2; i++) {
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	3301      	adds	r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	79bb      	ldrb	r3, [r7, #6]
 8001212:	68fa      	ldr	r2, [r7, #12]
 8001214:	429a      	cmp	r2, r3
 8001216:	ddf1      	ble.n	80011fc <oled_DrawHLine+0x24>
	}
}
 8001218:	bf00      	nop
 800121a:	bf00      	nop
 800121c:	3714      	adds	r7, #20
 800121e:	46bd      	mov	sp, r7
 8001220:	bd90      	pop	{r4, r7, pc}

08001222 <oled_DrawVLine>:
void oled_DrawVLine(uint8_t y1, uint8_t y2, uint8_t x, OLED_COLOR color) {
 8001222:	b590      	push	{r4, r7, lr}
 8001224:	b085      	sub	sp, #20
 8001226:	af00      	add	r7, sp, #0
 8001228:	4604      	mov	r4, r0
 800122a:	4608      	mov	r0, r1
 800122c:	4611      	mov	r1, r2
 800122e:	461a      	mov	r2, r3
 8001230:	4623      	mov	r3, r4
 8001232:	71fb      	strb	r3, [r7, #7]
 8001234:	4603      	mov	r3, r0
 8001236:	71bb      	strb	r3, [r7, #6]
 8001238:	460b      	mov	r3, r1
 800123a:	717b      	strb	r3, [r7, #5]
 800123c:	4613      	mov	r3, r2
 800123e:	713b      	strb	r3, [r7, #4]
	for(int i = y1; i <= y2; i++) {
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	e009      	b.n	800125a <oled_DrawVLine+0x38>
		oled_DrawPixel(x, i, color);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	b2d9      	uxtb	r1, r3
 800124a:	793a      	ldrb	r2, [r7, #4]
 800124c:	797b      	ldrb	r3, [r7, #5]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff62 	bl	8001118 <oled_DrawPixel>
	for(int i = y1; i <= y2; i++) {
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	3301      	adds	r3, #1
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	79bb      	ldrb	r3, [r7, #6]
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	429a      	cmp	r2, r3
 8001260:	ddf1      	ble.n	8001246 <oled_DrawVLine+0x24>
	}
}
 8001262:	bf00      	nop
 8001264:	bf00      	nop
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	bd90      	pop	{r4, r7, pc}

0800126c <oled_DrawSquare>:
void oled_DrawSquare(uint8_t x1, uint8_t x2, uint8_t y1, uint8_t y2, OLED_COLOR color) {
 800126c:	b590      	push	{r4, r7, lr}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	4604      	mov	r4, r0
 8001274:	4608      	mov	r0, r1
 8001276:	4611      	mov	r1, r2
 8001278:	461a      	mov	r2, r3
 800127a:	4623      	mov	r3, r4
 800127c:	71fb      	strb	r3, [r7, #7]
 800127e:	4603      	mov	r3, r0
 8001280:	71bb      	strb	r3, [r7, #6]
 8001282:	460b      	mov	r3, r1
 8001284:	717b      	strb	r3, [r7, #5]
 8001286:	4613      	mov	r3, r2
 8001288:	713b      	strb	r3, [r7, #4]
	oled_DrawHLine(x1, x2, y1, color);
 800128a:	7e3b      	ldrb	r3, [r7, #24]
 800128c:	797a      	ldrb	r2, [r7, #5]
 800128e:	79b9      	ldrb	r1, [r7, #6]
 8001290:	79f8      	ldrb	r0, [r7, #7]
 8001292:	f7ff ffa1 	bl	80011d8 <oled_DrawHLine>
	oled_DrawHLine(x1, x2, y2, color);
 8001296:	7e3b      	ldrb	r3, [r7, #24]
 8001298:	793a      	ldrb	r2, [r7, #4]
 800129a:	79b9      	ldrb	r1, [r7, #6]
 800129c:	79f8      	ldrb	r0, [r7, #7]
 800129e:	f7ff ff9b 	bl	80011d8 <oled_DrawHLine>
	oled_DrawVLine(y1, y2, x1, color);
 80012a2:	7e3b      	ldrb	r3, [r7, #24]
 80012a4:	79fa      	ldrb	r2, [r7, #7]
 80012a6:	7939      	ldrb	r1, [r7, #4]
 80012a8:	7978      	ldrb	r0, [r7, #5]
 80012aa:	f7ff ffba 	bl	8001222 <oled_DrawVLine>
	oled_DrawVLine(y1, y2, x2, color);
 80012ae:	7e3b      	ldrb	r3, [r7, #24]
 80012b0:	79ba      	ldrb	r2, [r7, #6]
 80012b2:	7939      	ldrb	r1, [r7, #4]
 80012b4:	7978      	ldrb	r0, [r7, #5]
 80012b6:	f7ff ffb4 	bl	8001222 <oled_DrawVLine>
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd90      	pop	{r4, r7, pc}
	...

080012c4 <oled_WriteChar>:
char oled_WriteChar(char ch, FontDef Font, OLED_COLOR color) {
 80012c4:	b590      	push	{r4, r7, lr}
 80012c6:	b089      	sub	sp, #36	@ 0x24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4604      	mov	r4, r0
 80012cc:	1d38      	adds	r0, r7, #4
 80012ce:	e880 0006 	stmia.w	r0, {r1, r2}
 80012d2:	461a      	mov	r2, r3
 80012d4:	4623      	mov	r3, r4
 80012d6:	73fb      	strb	r3, [r7, #15]
 80012d8:	4613      	mov	r3, r2
 80012da:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 80012dc:	4b38      	ldr	r3, [pc, #224]	@ (80013c0 <oled_WriteChar+0xfc>)
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	461a      	mov	r2, r3
 80012e2:	793b      	ldrb	r3, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80012e8:	dc06      	bgt.n	80012f8 <oled_WriteChar+0x34>
			OLED_HEIGHT <= (OLED.CurrentY + Font.FontHeight)) {
 80012ea:	4b35      	ldr	r3, [pc, #212]	@ (80013c0 <oled_WriteChar+0xfc>)
 80012ec:	885b      	ldrh	r3, [r3, #2]
 80012ee:	461a      	mov	r2, r3
 80012f0:	797b      	ldrb	r3, [r7, #5]
 80012f2:	4413      	add	r3, r2
	if (OLED_WIDTH <= (OLED.CurrentX + Font.FontWidth) ||
 80012f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80012f6:	dd01      	ble.n	80012fc <oled_WriteChar+0x38>
		return 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	e05c      	b.n	80013b6 <oled_WriteChar+0xf2>
	}

	for (i = 0; i < Font.FontHeight; i++) {
 80012fc:	2300      	movs	r3, #0
 80012fe:	61fb      	str	r3, [r7, #28]
 8001300:	e04c      	b.n	800139c <oled_WriteChar+0xd8>
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001302:	68ba      	ldr	r2, [r7, #8]
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	3b20      	subs	r3, #32
 8001308:	7979      	ldrb	r1, [r7, #5]
 800130a:	fb01 f303 	mul.w	r3, r1, r3
 800130e:	4619      	mov	r1, r3
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	440b      	add	r3, r1
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	4413      	add	r3, r2
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++) {
 800131c:	2300      	movs	r3, #0
 800131e:	61bb      	str	r3, [r7, #24]
 8001320:	e034      	b.n	800138c <oled_WriteChar+0xc8>
			if ((b << j) & 0x8000) {
 8001322:	697a      	ldr	r2, [r7, #20]
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d012      	beq.n	8001358 <oled_WriteChar+0x94>
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR) color);
 8001332:	4b23      	ldr	r3, [pc, #140]	@ (80013c0 <oled_WriteChar+0xfc>)
 8001334:	881b      	ldrh	r3, [r3, #0]
 8001336:	b2da      	uxtb	r2, r3
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	b2db      	uxtb	r3, r3
 800133c:	4413      	add	r3, r2
 800133e:	b2d8      	uxtb	r0, r3
 8001340:	4b1f      	ldr	r3, [pc, #124]	@ (80013c0 <oled_WriteChar+0xfc>)
 8001342:	885b      	ldrh	r3, [r3, #2]
 8001344:	b2da      	uxtb	r2, r3
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	4413      	add	r3, r2
 800134c:	b2db      	uxtb	r3, r3
 800134e:	7bba      	ldrb	r2, [r7, #14]
 8001350:	4619      	mov	r1, r3
 8001352:	f7ff fee1 	bl	8001118 <oled_DrawPixel>
 8001356:	e016      	b.n	8001386 <oled_WriteChar+0xc2>
			} else {
				oled_DrawPixel(OLED.CurrentX + j, (OLED.CurrentY + i), (OLED_COLOR)!color);
 8001358:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <oled_WriteChar+0xfc>)
 800135a:	881b      	ldrh	r3, [r3, #0]
 800135c:	b2da      	uxtb	r2, r3
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	b2db      	uxtb	r3, r3
 8001362:	4413      	add	r3, r2
 8001364:	b2d8      	uxtb	r0, r3
 8001366:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <oled_WriteChar+0xfc>)
 8001368:	885b      	ldrh	r3, [r3, #2]
 800136a:	b2da      	uxtb	r2, r3
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	4413      	add	r3, r2
 8001372:	b2d9      	uxtb	r1, r3
 8001374:	7bbb      	ldrb	r3, [r7, #14]
 8001376:	2b00      	cmp	r3, #0
 8001378:	bf0c      	ite	eq
 800137a:	2301      	moveq	r3, #1
 800137c:	2300      	movne	r3, #0
 800137e:	b2db      	uxtb	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	f7ff fec9 	bl	8001118 <oled_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++) {
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	3301      	adds	r3, #1
 800138a:	61bb      	str	r3, [r7, #24]
 800138c:	793b      	ldrb	r3, [r7, #4]
 800138e:	461a      	mov	r2, r3
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	4293      	cmp	r3, r2
 8001394:	d3c5      	bcc.n	8001322 <oled_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++) {
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	3301      	adds	r3, #1
 800139a:	61fb      	str	r3, [r7, #28]
 800139c:	797b      	ldrb	r3, [r7, #5]
 800139e:	461a      	mov	r2, r3
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d3ad      	bcc.n	8001302 <oled_WriteChar+0x3e>
			}
		}
	}

	OLED.CurrentX += Font.FontWidth;
 80013a6:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <oled_WriteChar+0xfc>)
 80013a8:	881b      	ldrh	r3, [r3, #0]
 80013aa:	793a      	ldrb	r2, [r7, #4]
 80013ac:	4413      	add	r3, r2
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	4b03      	ldr	r3, [pc, #12]	@ (80013c0 <oled_WriteChar+0xfc>)
 80013b2:	801a      	strh	r2, [r3, #0]

	return ch;
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3724      	adds	r7, #36	@ 0x24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd90      	pop	{r4, r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000834 	.word	0x20000834

080013c4 <oled_WriteString>:


char oled_WriteString(char* str, FontDef Font, OLED_COLOR color) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60f8      	str	r0, [r7, #12]
 80013cc:	1d38      	adds	r0, r7, #4
 80013ce:	e880 0006 	stmia.w	r0, {r1, r2}
 80013d2:	70fb      	strb	r3, [r7, #3]
	while (*str) {
 80013d4:	e012      	b.n	80013fc <oled_WriteString+0x38>
		if (oled_WriteChar(*str, Font, color) != *str) {
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	7818      	ldrb	r0, [r3, #0]
 80013da:	78fb      	ldrb	r3, [r7, #3]
 80013dc:	1d3a      	adds	r2, r7, #4
 80013de:	ca06      	ldmia	r2, {r1, r2}
 80013e0:	f7ff ff70 	bl	80012c4 <oled_WriteChar>
 80013e4:	4603      	mov	r3, r0
 80013e6:	461a      	mov	r2, r3
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d002      	beq.n	80013f6 <oled_WriteString+0x32>
			return *str;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	e008      	b.n	8001408 <oled_WriteString+0x44>
		}
		str++;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	3301      	adds	r3, #1
 80013fa:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d1e8      	bne.n	80013d6 <oled_WriteString+0x12>
	}
	return *str;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	781b      	ldrb	r3, [r3, #0]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <oled_SetCursor>:

void oled_SetCursor(uint8_t x, uint8_t y) {
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	460a      	mov	r2, r1
 800141a:	71fb      	strb	r3, [r7, #7]
 800141c:	4613      	mov	r3, r2
 800141e:	71bb      	strb	r3, [r7, #6]
	OLED.CurrentX = x;
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	b29a      	uxth	r2, r3
 8001424:	4b05      	ldr	r3, [pc, #20]	@ (800143c <oled_SetCursor+0x2c>)
 8001426:	801a      	strh	r2, [r3, #0]
	OLED.CurrentY = y;
 8001428:	79bb      	ldrb	r3, [r7, #6]
 800142a:	b29a      	uxth	r2, r3
 800142c:	4b03      	ldr	r3, [pc, #12]	@ (800143c <oled_SetCursor+0x2c>)
 800142e:	805a      	strh	r2, [r3, #2]
}
 8001430:	bf00      	nop
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	20000834 	.word	0x20000834

08001440 <PCA9538_Read_Register>:
#include "main.h"
#include "i2c.h"
#include "sdk_uart.h"
#include "pca9538.h"

HAL_StatusTypeDef PCA9538_Read_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af04      	add	r7, sp, #16
 8001446:	4603      	mov	r3, r0
 8001448:	603a      	str	r2, [r7, #0]
 800144a:	80fb      	strh	r3, [r7, #6]
 800144c:	460b      	mov	r3, r1
 800144e:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Read(&hi2c1, addr | 1, reg, 1, buf, 1, 100);
 8001450:	88fb      	ldrh	r3, [r7, #6]
 8001452:	f043 0301 	orr.w	r3, r3, #1
 8001456:	b299      	uxth	r1, r3
 8001458:	797b      	ldrb	r3, [r7, #5]
 800145a:	b29a      	uxth	r2, r3
 800145c:	2364      	movs	r3, #100	@ 0x64
 800145e:	9302      	str	r3, [sp, #8]
 8001460:	2301      	movs	r3, #1
 8001462:	9301      	str	r3, [sp, #4]
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	2301      	movs	r3, #1
 800146a:	4804      	ldr	r0, [pc, #16]	@ (800147c <PCA9538_Read_Register+0x3c>)
 800146c:	f001 fcc0 	bl	8002df0 <HAL_I2C_Mem_Read>
 8001470:	4603      	mov	r3, r0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	200002e8 	.word	0x200002e8

08001480 <PCA9538_Write_Register>:


HAL_StatusTypeDef PCA9538_Write_Register(uint16_t addr, pca9538_regs_t reg, uint8_t* buf) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af04      	add	r7, sp, #16
 8001486:	4603      	mov	r3, r0
 8001488:	603a      	str	r2, [r7, #0]
 800148a:	80fb      	strh	r3, [r7, #6]
 800148c:	460b      	mov	r3, r1
 800148e:	717b      	strb	r3, [r7, #5]
	return HAL_I2C_Mem_Write(&hi2c1, addr & 0xFFFE, reg, 1, buf, 1, 100);
 8001490:	88fb      	ldrh	r3, [r7, #6]
 8001492:	f023 0301 	bic.w	r3, r3, #1
 8001496:	b299      	uxth	r1, r3
 8001498:	797b      	ldrb	r3, [r7, #5]
 800149a:	b29a      	uxth	r2, r3
 800149c:	2364      	movs	r3, #100	@ 0x64
 800149e:	9302      	str	r3, [sp, #8]
 80014a0:	2301      	movs	r3, #1
 80014a2:	9301      	str	r3, [sp, #4]
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	2301      	movs	r3, #1
 80014aa:	4804      	ldr	r0, [pc, #16]	@ (80014bc <PCA9538_Write_Register+0x3c>)
 80014ac:	f001 fba6 	bl	8002bfc <HAL_I2C_Mem_Write>
 80014b0:	4603      	mov	r3, r0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	200002e8 	.word	0x200002e8

080014c0 <PCA9538_Read_Inputs>:
	}

	return ret;
}

HAL_StatusTypeDef PCA9538_Read_Inputs(uint16_t addr, uint8_t* buf) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	6039      	str	r1, [r7, #0]
 80014ca:	80fb      	strh	r3, [r7, #6]
	return PCA9538_Read_Register(addr, INPUT_PORT, buf);
 80014cc:	88fb      	ldrh	r3, [r7, #6]
 80014ce:	683a      	ldr	r2, [r7, #0]
 80014d0:	2100      	movs	r1, #0
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff ffb4 	bl	8001440 <PCA9538_Read_Register>
 80014d8:	4603      	mov	r3, r0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <UART_Transmit>:
#include "sdk_uart.h"
#include "usart.h"
#include <string.h>


void UART_Transmit(uint8_t data[]){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, data, strlen((const char*)data), 1000);
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f7fe fe7f 	bl	80001f0 <strlen>
 80014f2:	4603      	mov	r3, r0
 80014f4:	b29a      	uxth	r2, r3
 80014f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014fa:	6879      	ldr	r1, [r7, #4]
 80014fc:	4803      	ldr	r0, [pc, #12]	@ (800150c <UART_Transmit+0x28>)
 80014fe:	f003 fceb 	bl	8004ed8 <HAL_UART_Transmit>
}
 8001502:	bf00      	nop
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000888 	.word	0x20000888

08001510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	607b      	str	r3, [r7, #4]
 800151a:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <HAL_MspInit+0x54>)
 800151c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800151e:	4a11      	ldr	r2, [pc, #68]	@ (8001564 <HAL_MspInit+0x54>)
 8001520:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001524:	6453      	str	r3, [r2, #68]	@ 0x44
 8001526:	4b0f      	ldr	r3, [pc, #60]	@ (8001564 <HAL_MspInit+0x54>)
 8001528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800152a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	603b      	str	r3, [r7, #0]
 8001536:	4b0b      	ldr	r3, [pc, #44]	@ (8001564 <HAL_MspInit+0x54>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153a:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <HAL_MspInit+0x54>)
 800153c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001540:	6413      	str	r3, [r2, #64]	@ 0x40
 8001542:	4b08      	ldr	r3, [pc, #32]	@ (8001564 <HAL_MspInit+0x54>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154a:	603b      	str	r3, [r7, #0]
 800154c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	210f      	movs	r1, #15
 8001552:	f06f 0001 	mvn.w	r0, #1
 8001556:	f001 f838 	bl	80025ca <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40023800 	.word	0x40023800

08001568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <NMI_Handler+0x4>

08001570 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <HardFault_Handler+0x4>

08001578 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <MemManage_Handler+0x4>

08001580 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001584:	bf00      	nop
 8001586:	e7fd      	b.n	8001584 <BusFault_Handler+0x4>

08001588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <UsageFault_Handler+0x4>

08001590 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800159e:	b580      	push	{r7, lr}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015a2:	f000 ff11 	bl	80023c8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80015a6:	f005 fc71 	bl	8006e8c <xTaskGetSchedulerState>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d001      	beq.n	80015b4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80015b0:	f006 f852 	bl	8007658 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  return 1;
 80015bc:	2301      	movs	r3, #1
}
 80015be:	4618      	mov	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <_kill>:

int _kill(int pid, int sig)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015d2:	f006 fc47 	bl	8007e64 <__errno>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2216      	movs	r2, #22
 80015da:	601a      	str	r2, [r3, #0]
  return -1;
 80015dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <_exit>:

void _exit (int status)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015f0:	f04f 31ff 	mov.w	r1, #4294967295
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff ffe7 	bl	80015c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015fa:	bf00      	nop
 80015fc:	e7fd      	b.n	80015fa <_exit+0x12>

080015fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b086      	sub	sp, #24
 8001602:	af00      	add	r7, sp, #0
 8001604:	60f8      	str	r0, [r7, #12]
 8001606:	60b9      	str	r1, [r7, #8]
 8001608:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]
 800160e:	e00a      	b.n	8001626 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001610:	f3af 8000 	nop.w
 8001614:	4601      	mov	r1, r0
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	1c5a      	adds	r2, r3, #1
 800161a:	60ba      	str	r2, [r7, #8]
 800161c:	b2ca      	uxtb	r2, r1
 800161e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	3301      	adds	r3, #1
 8001624:	617b      	str	r3, [r7, #20]
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	429a      	cmp	r2, r3
 800162c:	dbf0      	blt.n	8001610 <_read+0x12>
  }

  return len;
 800162e:	687b      	ldr	r3, [r7, #4]
}
 8001630:	4618      	mov	r0, r3
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	e009      	b.n	800165e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	1c5a      	adds	r2, r3, #1
 800164e:	60ba      	str	r2, [r7, #8]
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	4618      	mov	r0, r3
 8001654:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	3301      	adds	r3, #1
 800165c:	617b      	str	r3, [r7, #20]
 800165e:	697a      	ldr	r2, [r7, #20]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	429a      	cmp	r2, r3
 8001664:	dbf1      	blt.n	800164a <_write+0x12>
  }
  return len;
 8001666:	687b      	ldr	r3, [r7, #4]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3718      	adds	r7, #24
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <_close>:

int _close(int file)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001678:	f04f 33ff 	mov.w	r3, #4294967295
}
 800167c:	4618      	mov	r0, r3
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001698:	605a      	str	r2, [r3, #4]
  return 0;
 800169a:	2300      	movs	r3, #0
}
 800169c:	4618      	mov	r0, r3
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <_isatty>:

int _isatty(int file)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016b0:	2301      	movs	r3, #1
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	370c      	adds	r7, #12
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr

080016be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016be:	b480      	push	{r7}
 80016c0:	b085      	sub	sp, #20
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	60f8      	str	r0, [r7, #12]
 80016c6:	60b9      	str	r1, [r7, #8]
 80016c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016ca:	2300      	movs	r3, #0
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3714      	adds	r7, #20
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016e0:	4a14      	ldr	r2, [pc, #80]	@ (8001734 <_sbrk+0x5c>)
 80016e2:	4b15      	ldr	r3, [pc, #84]	@ (8001738 <_sbrk+0x60>)
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016ec:	4b13      	ldr	r3, [pc, #76]	@ (800173c <_sbrk+0x64>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d102      	bne.n	80016fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016f4:	4b11      	ldr	r3, [pc, #68]	@ (800173c <_sbrk+0x64>)
 80016f6:	4a12      	ldr	r2, [pc, #72]	@ (8001740 <_sbrk+0x68>)
 80016f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016fa:	4b10      	ldr	r3, [pc, #64]	@ (800173c <_sbrk+0x64>)
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4413      	add	r3, r2
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	429a      	cmp	r2, r3
 8001706:	d207      	bcs.n	8001718 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001708:	f006 fbac 	bl	8007e64 <__errno>
 800170c:	4603      	mov	r3, r0
 800170e:	220c      	movs	r2, #12
 8001710:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001712:	f04f 33ff 	mov.w	r3, #4294967295
 8001716:	e009      	b.n	800172c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001718:	4b08      	ldr	r3, [pc, #32]	@ (800173c <_sbrk+0x64>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800171e:	4b07      	ldr	r3, [pc, #28]	@ (800173c <_sbrk+0x64>)
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4413      	add	r3, r2
 8001726:	4a05      	ldr	r2, [pc, #20]	@ (800173c <_sbrk+0x64>)
 8001728:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800172a:	68fb      	ldr	r3, [r7, #12]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3718      	adds	r7, #24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20030000 	.word	0x20030000
 8001738:	00000400 	.word	0x00000400
 800173c:	2000083c 	.word	0x2000083c
 8001740:	20004778 	.word	0x20004778

08001744 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001748:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <SystemInit+0x20>)
 800174a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800174e:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <SystemInit+0x20>)
 8001750:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001754:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	e000ed00 	.word	0xe000ed00

08001768 <Tetris_Init>:
        {0,0,0,0, 1,1,1,0, 1,0,0,0, 0,0,0,0},
        {1,1,0,0, 0,1,0,0, 0,1,0,0, 0,0,0,0}
    }
};

void Tetris_Init(TetrisGame* game) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
    memset(game, 0, sizeof(TetrisGame));
 8001770:	22e8      	movs	r2, #232	@ 0xe8
 8001772:	2100      	movs	r1, #0
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f006 fb26 	bl	8007dc6 <memset>
    game->current_piece.type = TETRIS_NONE;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2207      	movs	r2, #7
 800177e:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
    game->next_piece.type = TETRIS_NONE;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2207      	movs	r2, #7
 8001786:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
    game->last_drop_time = HAL_GetTick();
 800178a:	f000 fe31 	bl	80023f0 <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    Tetris_NewPiece(game);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 f804 	bl	80017a4 <Tetris_NewPiece>
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <Tetris_NewPiece>:

void Tetris_NewPiece(TetrisGame* game) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
    // Переместить следующую фигуру в текущую
    game->current_piece = game->next_piece;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	f8d2 20cc 	ldr.w	r2, [r2, #204]	@ 0xcc
 80017b4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    
    // Создать новую случайную фигуру
    TetrisPieceType new_type = (TetrisPieceType)(rand() % 7);
 80017b8:	f006 f98c 	bl	8007ad4 <rand>
 80017bc:	4602      	mov	r2, r0
 80017be:	4b29      	ldr	r3, [pc, #164]	@ (8001864 <Tetris_NewPiece+0xc0>)
 80017c0:	fb83 1302 	smull	r1, r3, r3, r2
 80017c4:	4413      	add	r3, r2
 80017c6:	1099      	asrs	r1, r3, #2
 80017c8:	17d3      	asrs	r3, r2, #31
 80017ca:	1ac9      	subs	r1, r1, r3
 80017cc:	460b      	mov	r3, r1
 80017ce:	00db      	lsls	r3, r3, #3
 80017d0:	1a5b      	subs	r3, r3, r1
 80017d2:	1ad1      	subs	r1, r2, r3
 80017d4:	460b      	mov	r3, r1
 80017d6:	73fb      	strb	r3, [r7, #15]
    game->next_piece.type = new_type;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	7bfa      	ldrb	r2, [r7, #15]
 80017dc:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
    game->next_piece.x = BOARD_WIDTH / 2 - 2;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2203      	movs	r2, #3
 80017e4:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc
    game->next_piece.y = 0;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd
    game->next_piece.rotation = 0;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf
    
    // Если текущая фигура пустая, создать её тоже
    if (game->current_piece.type == TETRIS_NONE) {
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 80017fe:	2b07      	cmp	r3, #7
 8001800:	d119      	bne.n	8001836 <Tetris_NewPiece+0x92>
        game->current_piece = game->next_piece;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	f8d2 20cc 	ldr.w	r2, [r2, #204]	@ 0xcc
 800180a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        TetrisPieceType next_new_type = (TetrisPieceType)(rand() % 7);
 800180e:	f006 f961 	bl	8007ad4 <rand>
 8001812:	4602      	mov	r2, r0
 8001814:	4b13      	ldr	r3, [pc, #76]	@ (8001864 <Tetris_NewPiece+0xc0>)
 8001816:	fb83 1302 	smull	r1, r3, r3, r2
 800181a:	4413      	add	r3, r2
 800181c:	1099      	asrs	r1, r3, #2
 800181e:	17d3      	asrs	r3, r2, #31
 8001820:	1ac9      	subs	r1, r1, r3
 8001822:	460b      	mov	r3, r1
 8001824:	00db      	lsls	r3, r3, #3
 8001826:	1a5b      	subs	r3, r3, r1
 8001828:	1ad1      	subs	r1, r2, r3
 800182a:	460b      	mov	r3, r1
 800182c:	73bb      	strb	r3, [r7, #14]
        game->next_piece.type = next_new_type;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	7bba      	ldrb	r2, [r7, #14]
 8001832:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
    }
    
    // Проверить коллизию при появлении
    if (Tetris_CheckCollision(game, game->current_piece.x, game->current_piece.y, game->current_piece.rotation)) {
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f993 10c8 	ldrsb.w	r1, [r3, #200]	@ 0xc8
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f993 20c9 	ldrsb.w	r2, [r3, #201]	@ 0xc9
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f893 30cb 	ldrb.w	r3, [r3, #203]	@ 0xcb
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f000 f80d 	bl	8001868 <Tetris_CheckCollision>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d003      	beq.n	800185c <Tetris_NewPiece+0xb8>
        game->game_over = true;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2201      	movs	r2, #1
 8001858:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
    }
}
 800185c:	bf00      	nop
 800185e:	3710      	adds	r7, #16
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	92492493 	.word	0x92492493

08001868 <Tetris_CheckCollision>:

bool Tetris_CheckCollision(TetrisGame* game, int8_t x, int8_t y, uint8_t rotation) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	4608      	mov	r0, r1
 8001872:	4611      	mov	r1, r2
 8001874:	461a      	mov	r2, r3
 8001876:	4603      	mov	r3, r0
 8001878:	70fb      	strb	r3, [r7, #3]
 800187a:	460b      	mov	r3, r1
 800187c:	70bb      	strb	r3, [r7, #2]
 800187e:	4613      	mov	r3, r2
 8001880:	707b      	strb	r3, [r7, #1]
    const uint8_t* shape = Tetris_GetPieceShape(game->current_piece.type, rotation);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 8001888:	787a      	ldrb	r2, [r7, #1]
 800188a:	4611      	mov	r1, r2
 800188c:	4618      	mov	r0, r3
 800188e:	f000 fbe1 	bl	8002054 <Tetris_GetPieceShape>
 8001892:	60f8      	str	r0, [r7, #12]
    
    for (int py = 0; py < 4; py++) {
 8001894:	2300      	movs	r3, #0
 8001896:	617b      	str	r3, [r7, #20]
 8001898:	e043      	b.n	8001922 <Tetris_CheckCollision+0xba>
        for (int px = 0; px < 4; px++) {
 800189a:	2300      	movs	r3, #0
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	e03a      	b.n	8001916 <Tetris_CheckCollision+0xae>
            if (shape[py * 4 + px]) {
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	009a      	lsls	r2, r3, #2
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4413      	add	r3, r2
 80018a8:	461a      	mov	r2, r3
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4413      	add	r3, r2
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d02d      	beq.n	8001910 <Tetris_CheckCollision+0xa8>
                int8_t board_x = x + px;
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	b2da      	uxtb	r2, r3
 80018b8:	78fb      	ldrb	r3, [r7, #3]
 80018ba:	4413      	add	r3, r2
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	72fb      	strb	r3, [r7, #11]
                int8_t board_y = y + py;
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	78bb      	ldrb	r3, [r7, #2]
 80018c6:	4413      	add	r3, r2
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	72bb      	strb	r3, [r7, #10]
                
                // Проверка границ
                if (board_x < 0 || board_x >= BOARD_WIDTH || board_y >= BOARD_HEIGHT) {
 80018cc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	db07      	blt.n	80018e4 <Tetris_CheckCollision+0x7c>
 80018d4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80018d8:	2b09      	cmp	r3, #9
 80018da:	dc03      	bgt.n	80018e4 <Tetris_CheckCollision+0x7c>
 80018dc:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80018e0:	2b13      	cmp	r3, #19
 80018e2:	dd01      	ble.n	80018e8 <Tetris_CheckCollision+0x80>
                    return true;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e020      	b.n	800192a <Tetris_CheckCollision+0xc2>
                }
                
                // Проверка столкновения с уже установленными блоками
                if (board_y >= 0 && game->board[board_y][board_x]) {
 80018e8:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	db0f      	blt.n	8001910 <Tetris_CheckCollision+0xa8>
 80018f0:	f997 200a 	ldrsb.w	r2, [r7, #10]
 80018f4:	f997 100b 	ldrsb.w	r1, [r7, #11]
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	4613      	mov	r3, r2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	4413      	add	r3, r2
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4403      	add	r3, r0
 8001904:	440b      	add	r3, r1
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <Tetris_CheckCollision+0xa8>
                    return true;
 800190c:	2301      	movs	r3, #1
 800190e:	e00c      	b.n	800192a <Tetris_CheckCollision+0xc2>
        for (int px = 0; px < 4; px++) {
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	3301      	adds	r3, #1
 8001914:	613b      	str	r3, [r7, #16]
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	2b03      	cmp	r3, #3
 800191a:	ddc1      	ble.n	80018a0 <Tetris_CheckCollision+0x38>
    for (int py = 0; py < 4; py++) {
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	3301      	adds	r3, #1
 8001920:	617b      	str	r3, [r7, #20]
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	2b03      	cmp	r3, #3
 8001926:	ddb8      	ble.n	800189a <Tetris_CheckCollision+0x32>
                }
            }
        }
    }
    return false;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <Tetris_MovePiece>:

bool Tetris_MovePiece(TetrisGame* game, int8_t dx, int8_t dy) {
 8001932:	b580      	push	{r7, lr}
 8001934:	b084      	sub	sp, #16
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	460b      	mov	r3, r1
 800193c:	70fb      	strb	r3, [r7, #3]
 800193e:	4613      	mov	r3, r2
 8001940:	70bb      	strb	r3, [r7, #2]
    if (game->game_over || game->paused) return false;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001948:	2b00      	cmp	r3, #0
 800194a:	d104      	bne.n	8001956 <Tetris_MovePiece+0x24>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <Tetris_MovePiece+0x28>
 8001956:	2300      	movs	r3, #0
 8001958:	e02a      	b.n	80019b0 <Tetris_MovePiece+0x7e>
    
    int8_t new_x = game->current_piece.x + dx;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f993 30c8 	ldrsb.w	r3, [r3, #200]	@ 0xc8
 8001960:	b2da      	uxtb	r2, r3
 8001962:	78fb      	ldrb	r3, [r7, #3]
 8001964:	4413      	add	r3, r2
 8001966:	b2db      	uxtb	r3, r3
 8001968:	73fb      	strb	r3, [r7, #15]
    int8_t new_y = game->current_piece.y + dy;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f993 30c9 	ldrsb.w	r3, [r3, #201]	@ 0xc9
 8001970:	b2da      	uxtb	r2, r3
 8001972:	78bb      	ldrb	r3, [r7, #2]
 8001974:	4413      	add	r3, r2
 8001976:	b2db      	uxtb	r3, r3
 8001978:	73bb      	strb	r3, [r7, #14]
    
    if (!Tetris_CheckCollision(game, new_x, new_y, game->current_piece.rotation)) {
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f893 30cb 	ldrb.w	r3, [r3, #203]	@ 0xcb
 8001980:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001984:	f997 100f 	ldrsb.w	r1, [r7, #15]
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff6d 	bl	8001868 <Tetris_CheckCollision>
 800198e:	4603      	mov	r3, r0
 8001990:	f083 0301 	eor.w	r3, r3, #1
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d009      	beq.n	80019ae <Tetris_MovePiece+0x7c>
        game->current_piece.x = new_x;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	7bfa      	ldrb	r2, [r7, #15]
 800199e:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
        game->current_piece.y = new_y;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	7bba      	ldrb	r2, [r7, #14]
 80019a6:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
        return true;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e000      	b.n	80019b0 <Tetris_MovePiece+0x7e>
    }
    return false;
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <Tetris_RotatePiece>:

bool Tetris_RotatePiece(TetrisGame* game) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
    if (game->game_over || game->paused) return false;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d104      	bne.n	80019d4 <Tetris_RotatePiece+0x1c>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <Tetris_RotatePiece+0x20>
 80019d4:	2300      	movs	r3, #0
 80019d6:	e022      	b.n	8001a1e <Tetris_RotatePiece+0x66>
    
    uint8_t new_rotation = (game->current_piece.rotation + 1) % 4;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f893 30cb 	ldrb.w	r3, [r3, #203]	@ 0xcb
 80019de:	3301      	adds	r3, #1
 80019e0:	425a      	negs	r2, r3
 80019e2:	f003 0303 	and.w	r3, r3, #3
 80019e6:	f002 0203 	and.w	r2, r2, #3
 80019ea:	bf58      	it	pl
 80019ec:	4253      	negpl	r3, r2
 80019ee:	73fb      	strb	r3, [r7, #15]
    
    if (!Tetris_CheckCollision(game, game->current_piece.x, game->current_piece.y, new_rotation)) {
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f993 10c8 	ldrsb.w	r1, [r3, #200]	@ 0xc8
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f993 20c9 	ldrsb.w	r2, [r3, #201]	@ 0xc9
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff ff32 	bl	8001868 <Tetris_CheckCollision>
 8001a04:	4603      	mov	r3, r0
 8001a06:	f083 0301 	eor.w	r3, r3, #1
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d005      	beq.n	8001a1c <Tetris_RotatePiece+0x64>
        game->current_piece.rotation = new_rotation;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	7bfa      	ldrb	r2, [r7, #15]
 8001a14:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
        return true;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e000      	b.n	8001a1e <Tetris_RotatePiece+0x66>
    }
    return false;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <Tetris_RotatePieceCounterClockwise>:

bool Tetris_RotatePieceCounterClockwise(TetrisGame* game) {
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b084      	sub	sp, #16
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
    if (game->game_over || game->paused) return false;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d104      	bne.n	8001a42 <Tetris_RotatePieceCounterClockwise+0x1c>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <Tetris_RotatePieceCounterClockwise+0x20>
 8001a42:	2300      	movs	r3, #0
 8001a44:	e022      	b.n	8001a8c <Tetris_RotatePieceCounterClockwise+0x66>
    
    uint8_t new_rotation = (game->current_piece.rotation + 3) % 4; // +3 эквивалентно -1 по модулю 4
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f893 30cb 	ldrb.w	r3, [r3, #203]	@ 0xcb
 8001a4c:	3303      	adds	r3, #3
 8001a4e:	425a      	negs	r2, r3
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	f002 0203 	and.w	r2, r2, #3
 8001a58:	bf58      	it	pl
 8001a5a:	4253      	negpl	r3, r2
 8001a5c:	73fb      	strb	r3, [r7, #15]
    
    if (!Tetris_CheckCollision(game, game->current_piece.x, game->current_piece.y, new_rotation)) {
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f993 10c8 	ldrsb.w	r1, [r3, #200]	@ 0xc8
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f993 20c9 	ldrsb.w	r2, [r3, #201]	@ 0xc9
 8001a6a:	7bfb      	ldrb	r3, [r7, #15]
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f7ff fefb 	bl	8001868 <Tetris_CheckCollision>
 8001a72:	4603      	mov	r3, r0
 8001a74:	f083 0301 	eor.w	r3, r3, #1
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d005      	beq.n	8001a8a <Tetris_RotatePieceCounterClockwise+0x64>
        game->current_piece.rotation = new_rotation;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	7bfa      	ldrb	r2, [r7, #15]
 8001a82:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
        return true;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e000      	b.n	8001a8c <Tetris_RotatePieceCounterClockwise+0x66>
    }
    return false;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3710      	adds	r7, #16
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <Tetris_DropPiece>:

bool Tetris_DropPiece(TetrisGame* game) {
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
    if (game->game_over || game->paused) return false;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d104      	bne.n	8001ab0 <Tetris_DropPiece+0x1c>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <Tetris_DropPiece+0x20>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	e005      	b.n	8001ac0 <Tetris_DropPiece+0x2c>
    
    return Tetris_MovePiece(game, 0, 1);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f7ff ff3a 	bl	8001932 <Tetris_MovePiece>
 8001abe:	4603      	mov	r3, r0
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <Tetris_LockPiece>:

void Tetris_LockPiece(TetrisGame* game) {
 8001ac8:	b590      	push	{r4, r7, lr}
 8001aca:	b087      	sub	sp, #28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
    const uint8_t* shape = Tetris_GetPieceShape(game->current_piece.type, game->current_piece.rotation);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f893 20ca 	ldrb.w	r2, [r3, #202]	@ 0xca
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 30cb 	ldrb.w	r3, [r3, #203]	@ 0xcb
 8001adc:	4619      	mov	r1, r3
 8001ade:	4610      	mov	r0, r2
 8001ae0:	f000 fab8 	bl	8002054 <Tetris_GetPieceShape>
 8001ae4:	60f8      	str	r0, [r7, #12]
    
    for (int py = 0; py < 4; py++) {
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	e049      	b.n	8001b80 <Tetris_LockPiece+0xb8>
        for (int px = 0; px < 4; px++) {
 8001aec:	2300      	movs	r3, #0
 8001aee:	613b      	str	r3, [r7, #16]
 8001af0:	e040      	b.n	8001b74 <Tetris_LockPiece+0xac>
            if (shape[py * 4 + px]) {
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	009a      	lsls	r2, r3, #2
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	4413      	add	r3, r2
 8001afa:	461a      	mov	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	4413      	add	r3, r2
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d033      	beq.n	8001b6e <Tetris_LockPiece+0xa6>
                int8_t board_x = game->current_piece.x + px;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f993 30c8 	ldrsb.w	r3, [r3, #200]	@ 0xc8
 8001b0c:	b2da      	uxtb	r2, r3
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	4413      	add	r3, r2
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	72fb      	strb	r3, [r7, #11]
                int8_t board_y = game->current_piece.y + py;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f993 30c9 	ldrsb.w	r3, [r3, #201]	@ 0xc9
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	4413      	add	r3, r2
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	72bb      	strb	r3, [r7, #10]
                
                if (board_x >= 0 && board_x < BOARD_WIDTH && 
 8001b2a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	db1d      	blt.n	8001b6e <Tetris_LockPiece+0xa6>
 8001b32:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001b36:	2b09      	cmp	r3, #9
 8001b38:	dc19      	bgt.n	8001b6e <Tetris_LockPiece+0xa6>
 8001b3a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	db15      	blt.n	8001b6e <Tetris_LockPiece+0xa6>
                    board_y >= 0 && board_y < BOARD_HEIGHT) {
 8001b42:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001b46:	2b13      	cmp	r3, #19
 8001b48:	dc11      	bgt.n	8001b6e <Tetris_LockPiece+0xa6>
                    game->board[board_y][board_x] = game->current_piece.type + 1;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 8001b50:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8001b54:	f997 100b 	ldrsb.w	r1, [r7, #11]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	b2dc      	uxtb	r4, r3
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	4413      	add	r3, r2
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	4403      	add	r3, r0
 8001b68:	440b      	add	r3, r1
 8001b6a:	4622      	mov	r2, r4
 8001b6c:	701a      	strb	r2, [r3, #0]
        for (int px = 0; px < 4; px++) {
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	3301      	adds	r3, #1
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	ddbb      	ble.n	8001af2 <Tetris_LockPiece+0x2a>
    for (int py = 0; py < 4; py++) {
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	2b03      	cmp	r3, #3
 8001b84:	ddb2      	ble.n	8001aec <Tetris_LockPiece+0x24>
                }
            }
        }
    }
}
 8001b86:	bf00      	nop
 8001b88:	bf00      	nop
 8001b8a:	371c      	adds	r7, #28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd90      	pop	{r4, r7, pc}

08001b90 <Tetris_ClearLines>:

uint8_t Tetris_ClearLines(TetrisGame* game) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	@ 0x28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
    uint8_t lines_cleared = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    for (int y = BOARD_HEIGHT - 1; y >= 0; y--) {
 8001b9e:	2313      	movs	r3, #19
 8001ba0:	623b      	str	r3, [r7, #32]
 8001ba2:	e05d      	b.n	8001c60 <Tetris_ClearLines+0xd0>
        bool full_line = true;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	77fb      	strb	r3, [r7, #31]
        for (int x = 0; x < BOARD_WIDTH; x++) {
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61bb      	str	r3, [r7, #24]
 8001bac:	e011      	b.n	8001bd2 <Tetris_ClearLines+0x42>
            if (!game->board[y][x]) {
 8001bae:	6879      	ldr	r1, [r7, #4]
 8001bb0:	6a3a      	ldr	r2, [r7, #32]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4413      	add	r3, r2
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	18ca      	adds	r2, r1, r3
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d102      	bne.n	8001bcc <Tetris_ClearLines+0x3c>
                full_line = false;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	77fb      	strb	r3, [r7, #31]
                break;
 8001bca:	e005      	b.n	8001bd8 <Tetris_ClearLines+0x48>
        for (int x = 0; x < BOARD_WIDTH; x++) {
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	61bb      	str	r3, [r7, #24]
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	2b09      	cmp	r3, #9
 8001bd6:	ddea      	ble.n	8001bae <Tetris_ClearLines+0x1e>
            }
        }
        
        if (full_line) {
 8001bd8:	7ffb      	ldrb	r3, [r7, #31]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d03d      	beq.n	8001c5a <Tetris_ClearLines+0xca>
            // Сдвинуть все линии вниз
            for (int move_y = y; move_y > 0; move_y--) {
 8001bde:	6a3b      	ldr	r3, [r7, #32]
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	e021      	b.n	8001c28 <Tetris_ClearLines+0x98>
                for (int x = 0; x < BOARD_WIDTH; x++) {
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	e018      	b.n	8001c1c <Tetris_ClearLines+0x8c>
                    game->board[move_y][x] = game->board[move_y - 1][x];
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	1e5a      	subs	r2, r3, #1
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	4413      	add	r3, r2
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	18ca      	adds	r2, r1, r3
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	7818      	ldrb	r0, [r3, #0]
 8001c00:	6879      	ldr	r1, [r7, #4]
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	4613      	mov	r3, r2
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	4413      	add	r3, r2
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	18ca      	adds	r2, r1, r3
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4413      	add	r3, r2
 8001c12:	4602      	mov	r2, r0
 8001c14:	701a      	strb	r2, [r3, #0]
                for (int x = 0; x < BOARD_WIDTH; x++) {
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	613b      	str	r3, [r7, #16]
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	2b09      	cmp	r3, #9
 8001c20:	dde3      	ble.n	8001bea <Tetris_ClearLines+0x5a>
            for (int move_y = y; move_y > 0; move_y--) {
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	3b01      	subs	r3, #1
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	dcda      	bgt.n	8001be4 <Tetris_ClearLines+0x54>
                }
            }
            // Очистить верхнюю линию
            for (int x = 0; x < BOARD_WIDTH; x++) {
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60fb      	str	r3, [r7, #12]
 8001c32:	e007      	b.n	8001c44 <Tetris_ClearLines+0xb4>
                game->board[0][x] = 0;
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	4413      	add	r3, r2
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	701a      	strb	r2, [r3, #0]
            for (int x = 0; x < BOARD_WIDTH; x++) {
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	3301      	adds	r3, #1
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2b09      	cmp	r3, #9
 8001c48:	ddf4      	ble.n	8001c34 <Tetris_ClearLines+0xa4>
            }
            lines_cleared++;
 8001c4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001c4e:	3301      	adds	r3, #1
 8001c50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            y++; // Проверить эту же линию снова
 8001c54:	6a3b      	ldr	r3, [r7, #32]
 8001c56:	3301      	adds	r3, #1
 8001c58:	623b      	str	r3, [r7, #32]
    for (int y = BOARD_HEIGHT - 1; y >= 0; y--) {
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	623b      	str	r3, [r7, #32]
 8001c60:	6a3b      	ldr	r3, [r7, #32]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	da9e      	bge.n	8001ba4 <Tetris_ClearLines+0x14>
        }
    }
    
    if (lines_cleared > 0) {
 8001c66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d006      	beq.n	8001c7c <Tetris_ClearLines+0xec>
        // Воспроизвести звук при удалении линий (484 Hz)
        Buzzer_Set_Freq(484);
 8001c6e:	f44f 70f2 	mov.w	r0, #484	@ 0x1e4
 8001c72:	f7fe fcb3 	bl	80005dc <Buzzer_Set_Freq>
        Buzzer_Set_Volume(BUZZER_VOLUME_MAX);
 8001c76:	200a      	movs	r0, #10
 8001c78:	f7fe fce8 	bl	800064c <Buzzer_Set_Volume>
        // Звук будет выключен в задаче GameTask через небольшую задержку
    }
    
    game->lines_cleared += lines_cleared;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8001c82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001c86:	441a      	add	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    game->score += lines_cleared * 100 * (game->level + 1);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8001c94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001c98:	6879      	ldr	r1, [r7, #4]
 8001c9a:	f8d1 10d4 	ldr.w	r1, [r1, #212]	@ 0xd4
 8001c9e:	3101      	adds	r1, #1
 8001ca0:	fb01 f303 	mul.w	r3, r1, r3
 8001ca4:	2164      	movs	r1, #100	@ 0x64
 8001ca6:	fb01 f303 	mul.w	r3, r1, r3
 8001caa:	441a      	add	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    game->level = game->lines_cleared / 10;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001cb8:	4a06      	ldr	r2, [pc, #24]	@ (8001cd4 <Tetris_ClearLines+0x144>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	08da      	lsrs	r2, r3, #3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    
    return lines_cleared;
 8001cc6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3728      	adds	r7, #40	@ 0x28
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	cccccccd 	.word	0xcccccccd

08001cd8 <Tetris_Update>:

void Tetris_Update(TetrisGame* game) {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
    if (game->game_over || game->paused) return;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d144      	bne.n	8001d74 <Tetris_Update+0x9c>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d13f      	bne.n	8001d74 <Tetris_Update+0x9c>
    
    // Автоматическое падение фигуры
    uint32_t current_time = HAL_GetTick();
 8001cf4:	f000 fb7c 	bl	80023f0 <HAL_GetTick>
 8001cf8:	60b8      	str	r0, [r7, #8]
    
    // Инициализация времени при первом вызове
    if (game->last_drop_time == 0) {
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d103      	bne.n	8001d0c <Tetris_Update+0x34>
        game->last_drop_time = current_time;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }
    
    uint32_t drop_interval = 100 - (game->level * 50); // Ускоряется с уровнем
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d12:	2232      	movs	r2, #50	@ 0x32
 8001d14:	fb02 f303 	mul.w	r3, r2, r3
 8001d18:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 8001d1c:	60fb      	str	r3, [r7, #12]
    //uint32_t drop_interval = 1000 - (game->level * 50);
    if (drop_interval < 100) drop_interval = 100;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2b63      	cmp	r3, #99	@ 0x63
 8001d22:	d801      	bhi.n	8001d28 <Tetris_Update+0x50>
 8001d24:	2364      	movs	r3, #100	@ 0x64
 8001d26:	60fb      	str	r3, [r7, #12]
    
    // Если удерживается кнопка вниз, ускоряем падение
    if (game->fast_drop) {
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <Tetris_Update+0x5e>
        drop_interval = 50; // Быстрое падение при удержании
 8001d32:	2332      	movs	r3, #50	@ 0x32
 8001d34:	60fb      	str	r3, [r7, #12]
    }
    
    if (current_time - game->last_drop_time >= drop_interval) {
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d3c:	68ba      	ldr	r2, [r7, #8]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d817      	bhi.n	8001d76 <Tetris_Update+0x9e>
        if (!Tetris_DropPiece(game)) {
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f7ff fea4 	bl	8001a94 <Tetris_DropPiece>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	f083 0301 	eor.w	r3, r3, #1
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d008      	beq.n	8001d6a <Tetris_Update+0x92>
            // Фигура не может упасть дальше
            Tetris_LockPiece(game);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff feb5 	bl	8001ac8 <Tetris_LockPiece>
            Tetris_ClearLines(game);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7ff ff16 	bl	8001b90 <Tetris_ClearLines>
            Tetris_NewPiece(game);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff fd1d 	bl	80017a4 <Tetris_NewPiece>
        }
        game->last_drop_time = current_time;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	68ba      	ldr	r2, [r7, #8]
 8001d6e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001d72:	e000      	b.n	8001d76 <Tetris_Update+0x9e>
    if (game->game_over || game->paused) return;
 8001d74:	bf00      	nop
    }
}
 8001d76:	3710      	adds	r7, #16
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <Tetris_Draw>:

void Tetris_Draw(TetrisGame* game) {
 8001d7c:	b590      	push	{r4, r7, lr}
 8001d7e:	b095      	sub	sp, #84	@ 0x54
 8001d80:	af02      	add	r7, sp, #8
 8001d82:	6078      	str	r0, [r7, #4]
    oled_Fill(Black);
 8001d84:	2000      	movs	r0, #0
 8001d86:	f7ff f973 	bl	8001070 <oled_Fill>
    
    // Рисуем границы игрового поля
    uint8_t board_pixel_width = BOARD_WIDTH * CELL_SIZE;
 8001d8a:	231e      	movs	r3, #30
 8001d8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t board_pixel_height = BOARD_HEIGHT * CELL_SIZE;
 8001d90:	233c      	movs	r3, #60	@ 0x3c
 8001d92:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    
    // Левая граница
    oled_DrawVLine(BOARD_Y, BOARD_Y + board_pixel_height, BOARD_X, White);
 8001d96:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001d9a:	3305      	adds	r3, #5
 8001d9c:	b2d9      	uxtb	r1, r3
 8001d9e:	2301      	movs	r3, #1
 8001da0:	2214      	movs	r2, #20
 8001da2:	2005      	movs	r0, #5
 8001da4:	f7ff fa3d 	bl	8001222 <oled_DrawVLine>
    // Правая граница
    oled_DrawVLine(BOARD_Y, BOARD_Y + board_pixel_height, BOARD_X + board_pixel_width, White);
 8001da8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001dac:	3305      	adds	r3, #5
 8001dae:	b2d9      	uxtb	r1, r3
 8001db0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001db4:	3314      	adds	r3, #20
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	2301      	movs	r3, #1
 8001dba:	2005      	movs	r0, #5
 8001dbc:	f7ff fa31 	bl	8001222 <oled_DrawVLine>
    // Верхняя граница
    oled_DrawHLine(BOARD_X, BOARD_X + board_pixel_width, BOARD_Y, White);
 8001dc0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001dc4:	3314      	adds	r3, #20
 8001dc6:	b2d9      	uxtb	r1, r3
 8001dc8:	2301      	movs	r3, #1
 8001dca:	2205      	movs	r2, #5
 8001dcc:	2014      	movs	r0, #20
 8001dce:	f7ff fa03 	bl	80011d8 <oled_DrawHLine>
    // Нижняя граница
    oled_DrawHLine(BOARD_X, BOARD_X + board_pixel_width, BOARD_Y + board_pixel_height, White);
 8001dd2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001dd6:	3314      	adds	r3, #20
 8001dd8:	b2d9      	uxtb	r1, r3
 8001dda:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001dde:	3305      	adds	r3, #5
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	2301      	movs	r3, #1
 8001de4:	2014      	movs	r0, #20
 8001de6:	f7ff f9f7 	bl	80011d8 <oled_DrawHLine>
    
    // Рисуем установленные блоки
    for (int y = 0; y < BOARD_HEIGHT; y++) {
 8001dea:	2300      	movs	r3, #0
 8001dec:	647b      	str	r3, [r7, #68]	@ 0x44
 8001dee:	e039      	b.n	8001e64 <Tetris_Draw+0xe8>
        for (int x = 0; x < BOARD_WIDTH; x++) {
 8001df0:	2300      	movs	r3, #0
 8001df2:	643b      	str	r3, [r7, #64]	@ 0x40
 8001df4:	e030      	b.n	8001e58 <Tetris_Draw+0xdc>
            if (game->board[y][x]) {
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	18ca      	adds	r2, r1, r3
 8001e04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e06:	4413      	add	r3, r2
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d021      	beq.n	8001e52 <Tetris_Draw+0xd6>
                uint8_t px = BOARD_X + x * CELL_SIZE + 1;
 8001e0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	461a      	mov	r2, r3
 8001e14:	0052      	lsls	r2, r2, #1
 8001e16:	4413      	add	r3, r2
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	3315      	adds	r3, #21
 8001e1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                uint8_t py = BOARD_Y + y * CELL_SIZE + 1;
 8001e20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	461a      	mov	r2, r3
 8001e26:	0052      	lsls	r2, r2, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	3306      	adds	r3, #6
 8001e2e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                oled_DrawSquare(px, px + CELL_SIZE - 2, py, py + CELL_SIZE - 2, White);
 8001e32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001e36:	3301      	adds	r3, #1
 8001e38:	b2d9      	uxtb	r1, r3
 8001e3a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001e3e:	3301      	adds	r3, #1
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8001e46:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8001e4a:	2401      	movs	r4, #1
 8001e4c:	9400      	str	r4, [sp, #0]
 8001e4e:	f7ff fa0d 	bl	800126c <oled_DrawSquare>
        for (int x = 0; x < BOARD_WIDTH; x++) {
 8001e52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e54:	3301      	adds	r3, #1
 8001e56:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e5a:	2b09      	cmp	r3, #9
 8001e5c:	ddcb      	ble.n	8001df6 <Tetris_Draw+0x7a>
    for (int y = 0; y < BOARD_HEIGHT; y++) {
 8001e5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e60:	3301      	adds	r3, #1
 8001e62:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e66:	2b13      	cmp	r3, #19
 8001e68:	ddc2      	ble.n	8001df0 <Tetris_Draw+0x74>
            }
        }
    }
    
    // Рисуем текущую фигуру
    if (game->current_piece.type != TETRIS_NONE) {
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 8001e70:	2b07      	cmp	r3, #7
 8001e72:	d06c      	beq.n	8001f4e <Tetris_Draw+0x1d2>
        const uint8_t* shape = Tetris_GetPieceShape(game->current_piece.type, game->current_piece.rotation);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 20ca 	ldrb.w	r2, [r3, #202]	@ 0xca
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f893 30cb 	ldrb.w	r3, [r3, #203]	@ 0xcb
 8001e80:	4619      	mov	r1, r3
 8001e82:	4610      	mov	r0, r2
 8001e84:	f000 f8e6 	bl	8002054 <Tetris_GetPieceShape>
 8001e88:	6338      	str	r0, [r7, #48]	@ 0x30
        
        for (int py = 0; py < 4; py++) {
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e8e:	e05b      	b.n	8001f48 <Tetris_Draw+0x1cc>
            for (int px = 0; px < 4; px++) {
 8001e90:	2300      	movs	r3, #0
 8001e92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e94:	e052      	b.n	8001f3c <Tetris_Draw+0x1c0>
                if (shape[py * 4 + px]) {
 8001e96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e98:	009a      	lsls	r2, r3, #2
 8001e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e9c:	4413      	add	r3, r2
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea2:	4413      	add	r3, r2
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d045      	beq.n	8001f36 <Tetris_Draw+0x1ba>
                    int8_t board_x = game->current_piece.x + px;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f993 30c8 	ldrsb.w	r3, [r3, #200]	@ 0xc8
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	4413      	add	r3, r2
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    int8_t board_y = game->current_piece.y + py;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f993 30c9 	ldrsb.w	r3, [r3, #201]	@ 0xc9
 8001ec4:	b2da      	uxtb	r2, r3
 8001ec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	4413      	add	r3, r2
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    
                    if (board_x >= 0 && board_x < BOARD_WIDTH && 
 8001ed2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	db2d      	blt.n	8001f36 <Tetris_Draw+0x1ba>
 8001eda:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001ede:	2b09      	cmp	r3, #9
 8001ee0:	dc29      	bgt.n	8001f36 <Tetris_Draw+0x1ba>
 8001ee2:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	db25      	blt.n	8001f36 <Tetris_Draw+0x1ba>
                        board_y >= 0 && board_y < BOARD_HEIGHT) {
 8001eea:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8001eee:	2b13      	cmp	r3, #19
 8001ef0:	dc21      	bgt.n	8001f36 <Tetris_Draw+0x1ba>
                        uint8_t screen_x = BOARD_X + board_x * CELL_SIZE + 1;
 8001ef2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	0052      	lsls	r2, r2, #1
 8001efa:	4413      	add	r3, r2
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	3315      	adds	r3, #21
 8001f00:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                        uint8_t screen_y = BOARD_Y + board_y * CELL_SIZE + 1;
 8001f04:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f08:	461a      	mov	r2, r3
 8001f0a:	0052      	lsls	r2, r2, #1
 8001f0c:	4413      	add	r3, r2
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	3306      	adds	r3, #6
 8001f12:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                        oled_DrawSquare(screen_x, screen_x + CELL_SIZE - 2, 
 8001f16:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	b2d9      	uxtb	r1, r3
 8001f1e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001f22:	3301      	adds	r3, #1
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001f2a:	f897 002d 	ldrb.w	r0, [r7, #45]	@ 0x2d
 8001f2e:	2401      	movs	r4, #1
 8001f30:	9400      	str	r4, [sp, #0]
 8001f32:	f7ff f99b 	bl	800126c <oled_DrawSquare>
            for (int px = 0; px < 4; px++) {
 8001f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f38:	3301      	adds	r3, #1
 8001f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f3e:	2b03      	cmp	r3, #3
 8001f40:	dda9      	ble.n	8001e96 <Tetris_Draw+0x11a>
        for (int py = 0; py < 4; py++) {
 8001f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f44:	3301      	adds	r3, #1
 8001f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001f48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f4a:	2b03      	cmp	r3, #3
 8001f4c:	dda0      	ble.n	8001e90 <Tetris_Draw+0x114>
        }
    }
    
    // Рисуем информацию справа
    char buf[32];
    oled_SetCursor(BOARD_X + board_pixel_width + 5, 5);
 8001f4e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f52:	3319      	adds	r3, #25
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2105      	movs	r1, #5
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff fa59 	bl	8001410 <oled_SetCursor>
    snprintf(buf, sizeof(buf), "Score:%lu", (unsigned long)game->score);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001f64:	f107 0008 	add.w	r0, r7, #8
 8001f68:	4a34      	ldr	r2, [pc, #208]	@ (800203c <Tetris_Draw+0x2c0>)
 8001f6a:	2120      	movs	r1, #32
 8001f6c:	f005 feb2 	bl	8007cd4 <sniprintf>
    oled_WriteString(buf, Font_7x10, White);
 8001f70:	4a33      	ldr	r2, [pc, #204]	@ (8002040 <Tetris_Draw+0x2c4>)
 8001f72:	f107 0008 	add.w	r0, r7, #8
 8001f76:	2301      	movs	r3, #1
 8001f78:	ca06      	ldmia	r2, {r1, r2}
 8001f7a:	f7ff fa23 	bl	80013c4 <oled_WriteString>
    
    oled_SetCursor(BOARD_X + board_pixel_width + 5, 17);
 8001f7e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f82:	3319      	adds	r3, #25
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	2111      	movs	r1, #17
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff fa41 	bl	8001410 <oled_SetCursor>
    snprintf(buf, sizeof(buf), "Level:%lu", (unsigned long)game->level);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f94:	f107 0008 	add.w	r0, r7, #8
 8001f98:	4a2a      	ldr	r2, [pc, #168]	@ (8002044 <Tetris_Draw+0x2c8>)
 8001f9a:	2120      	movs	r1, #32
 8001f9c:	f005 fe9a 	bl	8007cd4 <sniprintf>
    oled_WriteString(buf, Font_7x10, White);
 8001fa0:	4a27      	ldr	r2, [pc, #156]	@ (8002040 <Tetris_Draw+0x2c4>)
 8001fa2:	f107 0008 	add.w	r0, r7, #8
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	ca06      	ldmia	r2, {r1, r2}
 8001faa:	f7ff fa0b 	bl	80013c4 <oled_WriteString>
    
    oled_SetCursor(BOARD_X + board_pixel_width + 5, 29);
 8001fae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001fb2:	3319      	adds	r3, #25
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	211d      	movs	r1, #29
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff fa29 	bl	8001410 <oled_SetCursor>
    snprintf(buf, sizeof(buf), "Lines:%lu", (unsigned long)game->lines_cleared);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001fc4:	f107 0008 	add.w	r0, r7, #8
 8001fc8:	4a1f      	ldr	r2, [pc, #124]	@ (8002048 <Tetris_Draw+0x2cc>)
 8001fca:	2120      	movs	r1, #32
 8001fcc:	f005 fe82 	bl	8007cd4 <sniprintf>
    oled_WriteString(buf, Font_7x10, White);
 8001fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8002040 <Tetris_Draw+0x2c4>)
 8001fd2:	f107 0008 	add.w	r0, r7, #8
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	ca06      	ldmia	r2, {r1, r2}
 8001fda:	f7ff f9f3 	bl	80013c4 <oled_WriteString>
    
    if (game->game_over) {
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d010      	beq.n	800200a <Tetris_Draw+0x28e>
        oled_SetCursor(BOARD_X + 10, BOARD_Y + board_pixel_height / 2);
 8001fe8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001fec:	085b      	lsrs	r3, r3, #1
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	3305      	adds	r3, #5
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	201e      	movs	r0, #30
 8001ff8:	f7ff fa0a 	bl	8001410 <oled_SetCursor>
        oled_WriteString("GAME OVER", Font_7x10, White);
 8001ffc:	4a10      	ldr	r2, [pc, #64]	@ (8002040 <Tetris_Draw+0x2c4>)
 8001ffe:	2301      	movs	r3, #1
 8002000:	ca06      	ldmia	r2, {r1, r2}
 8002002:	4812      	ldr	r0, [pc, #72]	@ (800204c <Tetris_Draw+0x2d0>)
 8002004:	f7ff f9de 	bl	80013c4 <oled_WriteString>
    } else if (game->paused) {
        oled_SetCursor(BOARD_X + 15, BOARD_Y + board_pixel_height / 2);
        oled_WriteString("PAUSED", Font_7x10, White);
    }
}
 8002008:	e014      	b.n	8002034 <Tetris_Draw+0x2b8>
    } else if (game->paused) {
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8002010:	2b00      	cmp	r3, #0
 8002012:	d00f      	beq.n	8002034 <Tetris_Draw+0x2b8>
        oled_SetCursor(BOARD_X + 15, BOARD_Y + board_pixel_height / 2);
 8002014:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002018:	085b      	lsrs	r3, r3, #1
 800201a:	b2db      	uxtb	r3, r3
 800201c:	3305      	adds	r3, #5
 800201e:	b2db      	uxtb	r3, r3
 8002020:	4619      	mov	r1, r3
 8002022:	2023      	movs	r0, #35	@ 0x23
 8002024:	f7ff f9f4 	bl	8001410 <oled_SetCursor>
        oled_WriteString("PAUSED", Font_7x10, White);
 8002028:	4a05      	ldr	r2, [pc, #20]	@ (8002040 <Tetris_Draw+0x2c4>)
 800202a:	2301      	movs	r3, #1
 800202c:	ca06      	ldmia	r2, {r1, r2}
 800202e:	4808      	ldr	r0, [pc, #32]	@ (8002050 <Tetris_Draw+0x2d4>)
 8002030:	f7ff f9c8 	bl	80013c4 <oled_WriteString>
}
 8002034:	bf00      	nop
 8002036:	374c      	adds	r7, #76	@ 0x4c
 8002038:	46bd      	mov	sp, r7
 800203a:	bd90      	pop	{r4, r7, pc}
 800203c:	08008f3c 	.word	0x08008f3c
 8002040:	20000000 	.word	0x20000000
 8002044:	08008f48 	.word	0x08008f48
 8002048:	08008f54 	.word	0x08008f54
 800204c:	08008f60 	.word	0x08008f60
 8002050:	08008f6c 	.word	0x08008f6c

08002054 <Tetris_GetPieceShape>:

const uint8_t* Tetris_GetPieceShape(TetrisPieceType type, uint8_t rotation) {
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	460a      	mov	r2, r1
 800205e:	71fb      	strb	r3, [r7, #7]
 8002060:	4613      	mov	r3, r2
 8002062:	71bb      	strb	r3, [r7, #6]
    if (type >= TETRIS_NONE) return NULL;
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	2b06      	cmp	r3, #6
 8002068:	d901      	bls.n	800206e <Tetris_GetPieceShape+0x1a>
 800206a:	2300      	movs	r3, #0
 800206c:	e006      	b.n	800207c <Tetris_GetPieceShape+0x28>
    return (const uint8_t*)piece_shapes[type][rotation];
 800206e:	79fa      	ldrb	r2, [r7, #7]
 8002070:	79bb      	ldrb	r3, [r7, #6]
 8002072:	0092      	lsls	r2, r2, #2
 8002074:	4413      	add	r3, r2
 8002076:	011b      	lsls	r3, r3, #4
 8002078:	4a03      	ldr	r2, [pc, #12]	@ (8002088 <Tetris_GetPieceShape+0x34>)
 800207a:	4413      	add	r3, r2
}
 800207c:	4618      	mov	r0, r3
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr
 8002088:	08009700 	.word	0x08009700

0800208c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08a      	sub	sp, #40	@ 0x28
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002092:	f107 0320 	add.w	r3, r7, #32
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800209c:	1d3b      	adds	r3, r7, #4
 800209e:	2200      	movs	r2, #0
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	605a      	str	r2, [r3, #4]
 80020a4:	609a      	str	r2, [r3, #8]
 80020a6:	60da      	str	r2, [r3, #12]
 80020a8:	611a      	str	r2, [r3, #16]
 80020aa:	615a      	str	r2, [r3, #20]
 80020ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020ae:	4b22      	ldr	r3, [pc, #136]	@ (8002138 <MX_TIM2_Init+0xac>)
 80020b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020b6:	4b20      	ldr	r3, [pc, #128]	@ (8002138 <MX_TIM2_Init+0xac>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002138 <MX_TIM2_Init+0xac>)
 80020be:	2200      	movs	r2, #0
 80020c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002138 <MX_TIM2_Init+0xac>)
 80020c4:	f04f 32ff 	mov.w	r2, #4294967295
 80020c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002138 <MX_TIM2_Init+0xac>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d0:	4b19      	ldr	r3, [pc, #100]	@ (8002138 <MX_TIM2_Init+0xac>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020d6:	4818      	ldr	r0, [pc, #96]	@ (8002138 <MX_TIM2_Init+0xac>)
 80020d8:	f002 f944 	bl	8004364 <HAL_TIM_PWM_Init>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80020e2:	f7fe ff3b 	bl	8000f5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e6:	2300      	movs	r3, #0
 80020e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020ee:	f107 0320 	add.w	r3, r7, #32
 80020f2:	4619      	mov	r1, r3
 80020f4:	4810      	ldr	r0, [pc, #64]	@ (8002138 <MX_TIM2_Init+0xac>)
 80020f6:	f002 fe23 	bl	8004d40 <HAL_TIMEx_MasterConfigSynchronization>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002100:	f7fe ff2c 	bl	8000f5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002104:	2360      	movs	r3, #96	@ 0x60
 8002106:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800210c:	2300      	movs	r3, #0
 800210e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002114:	1d3b      	adds	r3, r7, #4
 8002116:	2200      	movs	r2, #0
 8002118:	4619      	mov	r1, r3
 800211a:	4807      	ldr	r0, [pc, #28]	@ (8002138 <MX_TIM2_Init+0xac>)
 800211c:	f002 faaa 	bl	8004674 <HAL_TIM_PWM_ConfigChannel>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002126:	f7fe ff19 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800212a:	4803      	ldr	r0, [pc, #12]	@ (8002138 <MX_TIM2_Init+0xac>)
 800212c:	f000 f826 	bl	800217c <HAL_TIM_MspPostInit>

}
 8002130:	bf00      	nop
 8002132:	3728      	adds	r7, #40	@ 0x28
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	20000840 	.word	0x20000840

0800213c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800214c:	d10d      	bne.n	800216a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <HAL_TIM_PWM_MspInit+0x3c>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002156:	4a08      	ldr	r2, [pc, #32]	@ (8002178 <HAL_TIM_PWM_MspInit+0x3c>)
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	6413      	str	r3, [r2, #64]	@ 0x40
 800215e:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <HAL_TIM_PWM_MspInit+0x3c>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800216a:	bf00      	nop
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	40023800 	.word	0x40023800

0800217c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b088      	sub	sp, #32
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002184:	f107 030c 	add.w	r3, r7, #12
 8002188:	2200      	movs	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
 800218c:	605a      	str	r2, [r3, #4]
 800218e:	609a      	str	r2, [r3, #8]
 8002190:	60da      	str	r2, [r3, #12]
 8002192:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800219c:	d11d      	bne.n	80021da <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60bb      	str	r3, [r7, #8]
 80021a2:	4b10      	ldr	r3, [pc, #64]	@ (80021e4 <HAL_TIM_MspPostInit+0x68>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	4a0f      	ldr	r2, [pc, #60]	@ (80021e4 <HAL_TIM_MspPostInit+0x68>)
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ae:	4b0d      	ldr	r3, [pc, #52]	@ (80021e4 <HAL_TIM_MspPostInit+0x68>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	60bb      	str	r3, [r7, #8]
 80021b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80021ba:	2320      	movs	r3, #32
 80021bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021ca:	2301      	movs	r3, #1
 80021cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ce:	f107 030c 	add.w	r3, r7, #12
 80021d2:	4619      	mov	r1, r3
 80021d4:	4804      	ldr	r0, [pc, #16]	@ (80021e8 <HAL_TIM_MspPostInit+0x6c>)
 80021d6:	f000 fa21 	bl	800261c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021da:	bf00      	nop
 80021dc:	3720      	adds	r7, #32
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40020000 	.word	0x40020000

080021ec <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80021f0:	4b11      	ldr	r3, [pc, #68]	@ (8002238 <MX_USART6_UART_Init+0x4c>)
 80021f2:	4a12      	ldr	r2, [pc, #72]	@ (800223c <MX_USART6_UART_Init+0x50>)
 80021f4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80021f6:	4b10      	ldr	r3, [pc, #64]	@ (8002238 <MX_USART6_UART_Init+0x4c>)
 80021f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021fc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80021fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002238 <MX_USART6_UART_Init+0x4c>)
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002204:	4b0c      	ldr	r3, [pc, #48]	@ (8002238 <MX_USART6_UART_Init+0x4c>)
 8002206:	2200      	movs	r2, #0
 8002208:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800220a:	4b0b      	ldr	r3, [pc, #44]	@ (8002238 <MX_USART6_UART_Init+0x4c>)
 800220c:	2200      	movs	r2, #0
 800220e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002210:	4b09      	ldr	r3, [pc, #36]	@ (8002238 <MX_USART6_UART_Init+0x4c>)
 8002212:	220c      	movs	r2, #12
 8002214:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002216:	4b08      	ldr	r3, [pc, #32]	@ (8002238 <MX_USART6_UART_Init+0x4c>)
 8002218:	2200      	movs	r2, #0
 800221a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800221c:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <MX_USART6_UART_Init+0x4c>)
 800221e:	2200      	movs	r2, #0
 8002220:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002222:	4805      	ldr	r0, [pc, #20]	@ (8002238 <MX_USART6_UART_Init+0x4c>)
 8002224:	f002 fe08 	bl	8004e38 <HAL_UART_Init>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800222e:	f7fe fe95 	bl	8000f5c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000888 	.word	0x20000888
 800223c:	40011400 	.word	0x40011400

08002240 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b08a      	sub	sp, #40	@ 0x28
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	f107 0314 	add.w	r3, r7, #20
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a19      	ldr	r2, [pc, #100]	@ (80022c4 <HAL_UART_MspInit+0x84>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d12b      	bne.n	80022ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	4b18      	ldr	r3, [pc, #96]	@ (80022c8 <HAL_UART_MspInit+0x88>)
 8002268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226a:	4a17      	ldr	r2, [pc, #92]	@ (80022c8 <HAL_UART_MspInit+0x88>)
 800226c:	f043 0320 	orr.w	r3, r3, #32
 8002270:	6453      	str	r3, [r2, #68]	@ 0x44
 8002272:	4b15      	ldr	r3, [pc, #84]	@ (80022c8 <HAL_UART_MspInit+0x88>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002276:	f003 0320 	and.w	r3, r3, #32
 800227a:	613b      	str	r3, [r7, #16]
 800227c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	4b11      	ldr	r3, [pc, #68]	@ (80022c8 <HAL_UART_MspInit+0x88>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	4a10      	ldr	r2, [pc, #64]	@ (80022c8 <HAL_UART_MspInit+0x88>)
 8002288:	f043 0304 	orr.w	r3, r3, #4
 800228c:	6313      	str	r3, [r2, #48]	@ 0x30
 800228e:	4b0e      	ldr	r3, [pc, #56]	@ (80022c8 <HAL_UART_MspInit+0x88>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800229a:	23c0      	movs	r3, #192	@ 0xc0
 800229c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229e:	2302      	movs	r3, #2
 80022a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a2:	2300      	movs	r3, #0
 80022a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a6:	2303      	movs	r3, #3
 80022a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80022aa:	2308      	movs	r3, #8
 80022ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ae:	f107 0314 	add.w	r3, r7, #20
 80022b2:	4619      	mov	r1, r3
 80022b4:	4805      	ldr	r0, [pc, #20]	@ (80022cc <HAL_UART_MspInit+0x8c>)
 80022b6:	f000 f9b1 	bl	800261c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80022ba:	bf00      	nop
 80022bc:	3728      	adds	r7, #40	@ 0x28
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	40011400 	.word	0x40011400
 80022c8:	40023800 	.word	0x40023800
 80022cc:	40020800 	.word	0x40020800

080022d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80022d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002308 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022d4:	f7ff fa36 	bl	8001744 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022d8:	480c      	ldr	r0, [pc, #48]	@ (800230c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022da:	490d      	ldr	r1, [pc, #52]	@ (8002310 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002314 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022e0:	e002      	b.n	80022e8 <LoopCopyDataInit>

080022e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022e6:	3304      	adds	r3, #4

080022e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022ec:	d3f9      	bcc.n	80022e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002318 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022f0:	4c0a      	ldr	r4, [pc, #40]	@ (800231c <LoopFillZerobss+0x22>)
  movs r3, #0
 80022f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022f4:	e001      	b.n	80022fa <LoopFillZerobss>

080022f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022f8:	3204      	adds	r2, #4

080022fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022fc:	d3fb      	bcc.n	80022f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80022fe:	f005 fdb7 	bl	8007e70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002302:	f7fe fbb9 	bl	8000a78 <main>
  bx  lr    
 8002306:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002308:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800230c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002310:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002314:	080099b0 	.word	0x080099b0
  ldr r2, =_sbss
 8002318:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800231c:	20004774 	.word	0x20004774

08002320 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002320:	e7fe      	b.n	8002320 <ADC_IRQHandler>
	...

08002324 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002328:	4b0e      	ldr	r3, [pc, #56]	@ (8002364 <HAL_Init+0x40>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a0d      	ldr	r2, [pc, #52]	@ (8002364 <HAL_Init+0x40>)
 800232e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002332:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002334:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <HAL_Init+0x40>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a0a      	ldr	r2, [pc, #40]	@ (8002364 <HAL_Init+0x40>)
 800233a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800233e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002340:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <HAL_Init+0x40>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a07      	ldr	r2, [pc, #28]	@ (8002364 <HAL_Init+0x40>)
 8002346:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800234a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800234c:	2003      	movs	r0, #3
 800234e:	f000 f931 	bl	80025b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002352:	200f      	movs	r0, #15
 8002354:	f000 f808 	bl	8002368 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002358:	f7ff f8da 	bl	8001510 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40023c00 	.word	0x40023c00

08002368 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002370:	4b12      	ldr	r3, [pc, #72]	@ (80023bc <HAL_InitTick+0x54>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	4b12      	ldr	r3, [pc, #72]	@ (80023c0 <HAL_InitTick+0x58>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	4619      	mov	r1, r3
 800237a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800237e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002382:	fbb2 f3f3 	udiv	r3, r2, r3
 8002386:	4618      	mov	r0, r3
 8002388:	f000 f93b 	bl	8002602 <HAL_SYSTICK_Config>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e00e      	b.n	80023b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b0f      	cmp	r3, #15
 800239a:	d80a      	bhi.n	80023b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800239c:	2200      	movs	r2, #0
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	f04f 30ff 	mov.w	r0, #4294967295
 80023a4:	f000 f911 	bl	80025ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023a8:	4a06      	ldr	r2, [pc, #24]	@ (80023c4 <HAL_InitTick+0x5c>)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	e000      	b.n	80023b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20000008 	.word	0x20000008
 80023c0:	20000010 	.word	0x20000010
 80023c4:	2000000c 	.word	0x2000000c

080023c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023cc:	4b06      	ldr	r3, [pc, #24]	@ (80023e8 <HAL_IncTick+0x20>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	461a      	mov	r2, r3
 80023d2:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <HAL_IncTick+0x24>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4413      	add	r3, r2
 80023d8:	4a04      	ldr	r2, [pc, #16]	@ (80023ec <HAL_IncTick+0x24>)
 80023da:	6013      	str	r3, [r2, #0]
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	20000010 	.word	0x20000010
 80023ec:	200008d0 	.word	0x200008d0

080023f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  return uwTick;
 80023f4:	4b03      	ldr	r3, [pc, #12]	@ (8002404 <HAL_GetTick+0x14>)
 80023f6:	681b      	ldr	r3, [r3, #0]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	200008d0 	.word	0x200008d0

08002408 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002410:	f7ff ffee 	bl	80023f0 <HAL_GetTick>
 8002414:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002420:	d005      	beq.n	800242e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002422:	4b0a      	ldr	r3, [pc, #40]	@ (800244c <HAL_Delay+0x44>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	461a      	mov	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4413      	add	r3, r2
 800242c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800242e:	bf00      	nop
 8002430:	f7ff ffde 	bl	80023f0 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	68fa      	ldr	r2, [r7, #12]
 800243c:	429a      	cmp	r2, r3
 800243e:	d8f7      	bhi.n	8002430 <HAL_Delay+0x28>
  {
  }
}
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000010 	.word	0x20000010

08002450 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002460:	4b0c      	ldr	r3, [pc, #48]	@ (8002494 <__NVIC_SetPriorityGrouping+0x44>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800246c:	4013      	ands	r3, r2
 800246e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002478:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800247c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002480:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002482:	4a04      	ldr	r2, [pc, #16]	@ (8002494 <__NVIC_SetPriorityGrouping+0x44>)
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	60d3      	str	r3, [r2, #12]
}
 8002488:	bf00      	nop
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	e000ed00 	.word	0xe000ed00

08002498 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800249c:	4b04      	ldr	r3, [pc, #16]	@ (80024b0 <__NVIC_GetPriorityGrouping+0x18>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	0a1b      	lsrs	r3, r3, #8
 80024a2:	f003 0307 	and.w	r3, r3, #7
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	6039      	str	r1, [r7, #0]
 80024be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	db0a      	blt.n	80024de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	b2da      	uxtb	r2, r3
 80024cc:	490c      	ldr	r1, [pc, #48]	@ (8002500 <__NVIC_SetPriority+0x4c>)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	0112      	lsls	r2, r2, #4
 80024d4:	b2d2      	uxtb	r2, r2
 80024d6:	440b      	add	r3, r1
 80024d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024dc:	e00a      	b.n	80024f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	4908      	ldr	r1, [pc, #32]	@ (8002504 <__NVIC_SetPriority+0x50>)
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	3b04      	subs	r3, #4
 80024ec:	0112      	lsls	r2, r2, #4
 80024ee:	b2d2      	uxtb	r2, r2
 80024f0:	440b      	add	r3, r1
 80024f2:	761a      	strb	r2, [r3, #24]
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	e000e100 	.word	0xe000e100
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002508:	b480      	push	{r7}
 800250a:	b089      	sub	sp, #36	@ 0x24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	f1c3 0307 	rsb	r3, r3, #7
 8002522:	2b04      	cmp	r3, #4
 8002524:	bf28      	it	cs
 8002526:	2304      	movcs	r3, #4
 8002528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3304      	adds	r3, #4
 800252e:	2b06      	cmp	r3, #6
 8002530:	d902      	bls.n	8002538 <NVIC_EncodePriority+0x30>
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	3b03      	subs	r3, #3
 8002536:	e000      	b.n	800253a <NVIC_EncodePriority+0x32>
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800253c:	f04f 32ff 	mov.w	r2, #4294967295
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43da      	mvns	r2, r3
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	401a      	ands	r2, r3
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002550:	f04f 31ff 	mov.w	r1, #4294967295
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	fa01 f303 	lsl.w	r3, r1, r3
 800255a:	43d9      	mvns	r1, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002560:	4313      	orrs	r3, r2
         );
}
 8002562:	4618      	mov	r0, r3
 8002564:	3724      	adds	r7, #36	@ 0x24
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
	...

08002570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3b01      	subs	r3, #1
 800257c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002580:	d301      	bcc.n	8002586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002582:	2301      	movs	r3, #1
 8002584:	e00f      	b.n	80025a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002586:	4a0a      	ldr	r2, [pc, #40]	@ (80025b0 <SysTick_Config+0x40>)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3b01      	subs	r3, #1
 800258c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800258e:	210f      	movs	r1, #15
 8002590:	f04f 30ff 	mov.w	r0, #4294967295
 8002594:	f7ff ff8e 	bl	80024b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002598:	4b05      	ldr	r3, [pc, #20]	@ (80025b0 <SysTick_Config+0x40>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800259e:	4b04      	ldr	r3, [pc, #16]	@ (80025b0 <SysTick_Config+0x40>)
 80025a0:	2207      	movs	r2, #7
 80025a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	e000e010 	.word	0xe000e010

080025b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff ff47 	bl	8002450 <__NVIC_SetPriorityGrouping>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b086      	sub	sp, #24
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	4603      	mov	r3, r0
 80025d2:	60b9      	str	r1, [r7, #8]
 80025d4:	607a      	str	r2, [r7, #4]
 80025d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025dc:	f7ff ff5c 	bl	8002498 <__NVIC_GetPriorityGrouping>
 80025e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	68b9      	ldr	r1, [r7, #8]
 80025e6:	6978      	ldr	r0, [r7, #20]
 80025e8:	f7ff ff8e 	bl	8002508 <NVIC_EncodePriority>
 80025ec:	4602      	mov	r2, r0
 80025ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f2:	4611      	mov	r1, r2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff ff5d 	bl	80024b4 <__NVIC_SetPriority>
}
 80025fa:	bf00      	nop
 80025fc:	3718      	adds	r7, #24
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ffb0 	bl	8002570 <SysTick_Config>
 8002610:	4603      	mov	r3, r0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
	...

0800261c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800261c:	b480      	push	{r7}
 800261e:	b089      	sub	sp, #36	@ 0x24
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800262e:	2300      	movs	r3, #0
 8002630:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002632:	2300      	movs	r3, #0
 8002634:	61fb      	str	r3, [r7, #28]
 8002636:	e177      	b.n	8002928 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002638:	2201      	movs	r2, #1
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	4013      	ands	r3, r2
 800264a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	429a      	cmp	r2, r3
 8002652:	f040 8166 	bne.w	8002922 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f003 0303 	and.w	r3, r3, #3
 800265e:	2b01      	cmp	r3, #1
 8002660:	d005      	beq.n	800266e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800266a:	2b02      	cmp	r3, #2
 800266c:	d130      	bne.n	80026d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	2203      	movs	r2, #3
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	43db      	mvns	r3, r3
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	4013      	ands	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	68da      	ldr	r2, [r3, #12]
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	4313      	orrs	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026a4:	2201      	movs	r2, #1
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	091b      	lsrs	r3, r3, #4
 80026ba:	f003 0201 	and.w	r2, r3, #1
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	2b03      	cmp	r3, #3
 80026da:	d017      	beq.n	800270c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	2203      	movs	r2, #3
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	4013      	ands	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4313      	orrs	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 0303 	and.w	r3, r3, #3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d123      	bne.n	8002760 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	08da      	lsrs	r2, r3, #3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3208      	adds	r2, #8
 8002720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002724:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	f003 0307 	and.w	r3, r3, #7
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	220f      	movs	r2, #15
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	43db      	mvns	r3, r3
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4013      	ands	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	691a      	ldr	r2, [r3, #16]
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4313      	orrs	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	08da      	lsrs	r2, r3, #3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3208      	adds	r2, #8
 800275a:	69b9      	ldr	r1, [r7, #24]
 800275c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	2203      	movs	r2, #3
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	4013      	ands	r3, r2
 8002776:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f003 0203 	and.w	r2, r3, #3
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	4313      	orrs	r3, r2
 800278c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 80c0 	beq.w	8002922 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	4b66      	ldr	r3, [pc, #408]	@ (8002940 <HAL_GPIO_Init+0x324>)
 80027a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027aa:	4a65      	ldr	r2, [pc, #404]	@ (8002940 <HAL_GPIO_Init+0x324>)
 80027ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027b2:	4b63      	ldr	r3, [pc, #396]	@ (8002940 <HAL_GPIO_Init+0x324>)
 80027b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027be:	4a61      	ldr	r2, [pc, #388]	@ (8002944 <HAL_GPIO_Init+0x328>)
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	089b      	lsrs	r3, r3, #2
 80027c4:	3302      	adds	r3, #2
 80027c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f003 0303 	and.w	r3, r3, #3
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	220f      	movs	r2, #15
 80027d6:	fa02 f303 	lsl.w	r3, r2, r3
 80027da:	43db      	mvns	r3, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4013      	ands	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a58      	ldr	r2, [pc, #352]	@ (8002948 <HAL_GPIO_Init+0x32c>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d037      	beq.n	800285a <HAL_GPIO_Init+0x23e>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a57      	ldr	r2, [pc, #348]	@ (800294c <HAL_GPIO_Init+0x330>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d031      	beq.n	8002856 <HAL_GPIO_Init+0x23a>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a56      	ldr	r2, [pc, #344]	@ (8002950 <HAL_GPIO_Init+0x334>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d02b      	beq.n	8002852 <HAL_GPIO_Init+0x236>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a55      	ldr	r2, [pc, #340]	@ (8002954 <HAL_GPIO_Init+0x338>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d025      	beq.n	800284e <HAL_GPIO_Init+0x232>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a54      	ldr	r2, [pc, #336]	@ (8002958 <HAL_GPIO_Init+0x33c>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d01f      	beq.n	800284a <HAL_GPIO_Init+0x22e>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a53      	ldr	r2, [pc, #332]	@ (800295c <HAL_GPIO_Init+0x340>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d019      	beq.n	8002846 <HAL_GPIO_Init+0x22a>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a52      	ldr	r2, [pc, #328]	@ (8002960 <HAL_GPIO_Init+0x344>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d013      	beq.n	8002842 <HAL_GPIO_Init+0x226>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a51      	ldr	r2, [pc, #324]	@ (8002964 <HAL_GPIO_Init+0x348>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d00d      	beq.n	800283e <HAL_GPIO_Init+0x222>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a50      	ldr	r2, [pc, #320]	@ (8002968 <HAL_GPIO_Init+0x34c>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d007      	beq.n	800283a <HAL_GPIO_Init+0x21e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a4f      	ldr	r2, [pc, #316]	@ (800296c <HAL_GPIO_Init+0x350>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d101      	bne.n	8002836 <HAL_GPIO_Init+0x21a>
 8002832:	2309      	movs	r3, #9
 8002834:	e012      	b.n	800285c <HAL_GPIO_Init+0x240>
 8002836:	230a      	movs	r3, #10
 8002838:	e010      	b.n	800285c <HAL_GPIO_Init+0x240>
 800283a:	2308      	movs	r3, #8
 800283c:	e00e      	b.n	800285c <HAL_GPIO_Init+0x240>
 800283e:	2307      	movs	r3, #7
 8002840:	e00c      	b.n	800285c <HAL_GPIO_Init+0x240>
 8002842:	2306      	movs	r3, #6
 8002844:	e00a      	b.n	800285c <HAL_GPIO_Init+0x240>
 8002846:	2305      	movs	r3, #5
 8002848:	e008      	b.n	800285c <HAL_GPIO_Init+0x240>
 800284a:	2304      	movs	r3, #4
 800284c:	e006      	b.n	800285c <HAL_GPIO_Init+0x240>
 800284e:	2303      	movs	r3, #3
 8002850:	e004      	b.n	800285c <HAL_GPIO_Init+0x240>
 8002852:	2302      	movs	r3, #2
 8002854:	e002      	b.n	800285c <HAL_GPIO_Init+0x240>
 8002856:	2301      	movs	r3, #1
 8002858:	e000      	b.n	800285c <HAL_GPIO_Init+0x240>
 800285a:	2300      	movs	r3, #0
 800285c:	69fa      	ldr	r2, [r7, #28]
 800285e:	f002 0203 	and.w	r2, r2, #3
 8002862:	0092      	lsls	r2, r2, #2
 8002864:	4093      	lsls	r3, r2
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4313      	orrs	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800286c:	4935      	ldr	r1, [pc, #212]	@ (8002944 <HAL_GPIO_Init+0x328>)
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	089b      	lsrs	r3, r3, #2
 8002872:	3302      	adds	r3, #2
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800287a:	4b3d      	ldr	r3, [pc, #244]	@ (8002970 <HAL_GPIO_Init+0x354>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	43db      	mvns	r3, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4013      	ands	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	4313      	orrs	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800289e:	4a34      	ldr	r2, [pc, #208]	@ (8002970 <HAL_GPIO_Init+0x354>)
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028a4:	4b32      	ldr	r3, [pc, #200]	@ (8002970 <HAL_GPIO_Init+0x354>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	43db      	mvns	r3, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4013      	ands	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d003      	beq.n	80028c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028c8:	4a29      	ldr	r2, [pc, #164]	@ (8002970 <HAL_GPIO_Init+0x354>)
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028ce:	4b28      	ldr	r3, [pc, #160]	@ (8002970 <HAL_GPIO_Init+0x354>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	43db      	mvns	r3, r3
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	4013      	ands	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002970 <HAL_GPIO_Init+0x354>)
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002970 <HAL_GPIO_Init+0x354>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	43db      	mvns	r3, r3
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	4013      	ands	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d003      	beq.n	800291c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	4313      	orrs	r3, r2
 800291a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800291c:	4a14      	ldr	r2, [pc, #80]	@ (8002970 <HAL_GPIO_Init+0x354>)
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	3301      	adds	r3, #1
 8002926:	61fb      	str	r3, [r7, #28]
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	2b0f      	cmp	r3, #15
 800292c:	f67f ae84 	bls.w	8002638 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002930:	bf00      	nop
 8002932:	bf00      	nop
 8002934:	3724      	adds	r7, #36	@ 0x24
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	40023800 	.word	0x40023800
 8002944:	40013800 	.word	0x40013800
 8002948:	40020000 	.word	0x40020000
 800294c:	40020400 	.word	0x40020400
 8002950:	40020800 	.word	0x40020800
 8002954:	40020c00 	.word	0x40020c00
 8002958:	40021000 	.word	0x40021000
 800295c:	40021400 	.word	0x40021400
 8002960:	40021800 	.word	0x40021800
 8002964:	40021c00 	.word	0x40021c00
 8002968:	40022000 	.word	0x40022000
 800296c:	40022400 	.word	0x40022400
 8002970:	40013c00 	.word	0x40013c00

08002974 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e12b      	b.n	8002bde <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d106      	bne.n	80029a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f7fd ff30 	bl	8000800 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2224      	movs	r2, #36	@ 0x24
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 0201 	bic.w	r2, r2, #1
 80029b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029d8:	f001 fc9c 	bl	8004314 <HAL_RCC_GetPCLK1Freq>
 80029dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	4a81      	ldr	r2, [pc, #516]	@ (8002be8 <HAL_I2C_Init+0x274>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d807      	bhi.n	80029f8 <HAL_I2C_Init+0x84>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	4a80      	ldr	r2, [pc, #512]	@ (8002bec <HAL_I2C_Init+0x278>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	bf94      	ite	ls
 80029f0:	2301      	movls	r3, #1
 80029f2:	2300      	movhi	r3, #0
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	e006      	b.n	8002a06 <HAL_I2C_Init+0x92>
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4a7d      	ldr	r2, [pc, #500]	@ (8002bf0 <HAL_I2C_Init+0x27c>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	bf94      	ite	ls
 8002a00:	2301      	movls	r3, #1
 8002a02:	2300      	movhi	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e0e7      	b.n	8002bde <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	4a78      	ldr	r2, [pc, #480]	@ (8002bf4 <HAL_I2C_Init+0x280>)
 8002a12:	fba2 2303 	umull	r2, r3, r2, r3
 8002a16:	0c9b      	lsrs	r3, r3, #18
 8002a18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4a6a      	ldr	r2, [pc, #424]	@ (8002be8 <HAL_I2C_Init+0x274>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d802      	bhi.n	8002a48 <HAL_I2C_Init+0xd4>
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	3301      	adds	r3, #1
 8002a46:	e009      	b.n	8002a5c <HAL_I2C_Init+0xe8>
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a4e:	fb02 f303 	mul.w	r3, r2, r3
 8002a52:	4a69      	ldr	r2, [pc, #420]	@ (8002bf8 <HAL_I2C_Init+0x284>)
 8002a54:	fba2 2303 	umull	r2, r3, r2, r3
 8002a58:	099b      	lsrs	r3, r3, #6
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6812      	ldr	r2, [r2, #0]
 8002a60:	430b      	orrs	r3, r1
 8002a62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a6e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	495c      	ldr	r1, [pc, #368]	@ (8002be8 <HAL_I2C_Init+0x274>)
 8002a78:	428b      	cmp	r3, r1
 8002a7a:	d819      	bhi.n	8002ab0 <HAL_I2C_Init+0x13c>
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	1e59      	subs	r1, r3, #1
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a8a:	1c59      	adds	r1, r3, #1
 8002a8c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a90:	400b      	ands	r3, r1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00a      	beq.n	8002aac <HAL_I2C_Init+0x138>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	1e59      	subs	r1, r3, #1
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aaa:	e051      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002aac:	2304      	movs	r3, #4
 8002aae:	e04f      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d111      	bne.n	8002adc <HAL_I2C_Init+0x168>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	1e58      	subs	r0, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6859      	ldr	r1, [r3, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	440b      	add	r3, r1
 8002ac6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002aca:	3301      	adds	r3, #1
 8002acc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	bf0c      	ite	eq
 8002ad4:	2301      	moveq	r3, #1
 8002ad6:	2300      	movne	r3, #0
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	e012      	b.n	8002b02 <HAL_I2C_Init+0x18e>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	1e58      	subs	r0, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6859      	ldr	r1, [r3, #4]
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	0099      	lsls	r1, r3, #2
 8002aec:	440b      	add	r3, r1
 8002aee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002af2:	3301      	adds	r3, #1
 8002af4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	bf0c      	ite	eq
 8002afc:	2301      	moveq	r3, #1
 8002afe:	2300      	movne	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_I2C_Init+0x196>
 8002b06:	2301      	movs	r3, #1
 8002b08:	e022      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10e      	bne.n	8002b30 <HAL_I2C_Init+0x1bc>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	1e58      	subs	r0, r3, #1
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6859      	ldr	r1, [r3, #4]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	440b      	add	r3, r1
 8002b20:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b24:	3301      	adds	r3, #1
 8002b26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b2e:	e00f      	b.n	8002b50 <HAL_I2C_Init+0x1dc>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	1e58      	subs	r0, r3, #1
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6859      	ldr	r1, [r3, #4]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	0099      	lsls	r1, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b46:	3301      	adds	r3, #1
 8002b48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b50:	6879      	ldr	r1, [r7, #4]
 8002b52:	6809      	ldr	r1, [r1, #0]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69da      	ldr	r2, [r3, #28]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6911      	ldr	r1, [r2, #16]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	68d2      	ldr	r2, [r2, #12]
 8002b8a:	4311      	orrs	r1, r2
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	6812      	ldr	r2, [r2, #0]
 8002b90:	430b      	orrs	r3, r1
 8002b92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	695a      	ldr	r2, [r3, #20]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	430a      	orrs	r2, r1
 8002bae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f042 0201 	orr.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2220      	movs	r2, #32
 8002bca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	000186a0 	.word	0x000186a0
 8002bec:	001e847f 	.word	0x001e847f
 8002bf0:	003d08ff 	.word	0x003d08ff
 8002bf4:	431bde83 	.word	0x431bde83
 8002bf8:	10624dd3 	.word	0x10624dd3

08002bfc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b088      	sub	sp, #32
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	4608      	mov	r0, r1
 8002c06:	4611      	mov	r1, r2
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	817b      	strh	r3, [r7, #10]
 8002c0e:	460b      	mov	r3, r1
 8002c10:	813b      	strh	r3, [r7, #8]
 8002c12:	4613      	mov	r3, r2
 8002c14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c16:	f7ff fbeb 	bl	80023f0 <HAL_GetTick>
 8002c1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b20      	cmp	r3, #32
 8002c26:	f040 80d9 	bne.w	8002ddc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	2319      	movs	r3, #25
 8002c30:	2201      	movs	r2, #1
 8002c32:	496d      	ldr	r1, [pc, #436]	@ (8002de8 <HAL_I2C_Mem_Write+0x1ec>)
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 fc8b 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002c40:	2302      	movs	r3, #2
 8002c42:	e0cc      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d101      	bne.n	8002c52 <HAL_I2C_Mem_Write+0x56>
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e0c5      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d007      	beq.n	8002c78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f042 0201 	orr.w	r2, r2, #1
 8002c76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2221      	movs	r2, #33	@ 0x21
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2240      	movs	r2, #64	@ 0x40
 8002c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a3a      	ldr	r2, [r7, #32]
 8002ca2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ca8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	4a4d      	ldr	r2, [pc, #308]	@ (8002dec <HAL_I2C_Mem_Write+0x1f0>)
 8002cb8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cba:	88f8      	ldrh	r0, [r7, #6]
 8002cbc:	893a      	ldrh	r2, [r7, #8]
 8002cbe:	8979      	ldrh	r1, [r7, #10]
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	9301      	str	r3, [sp, #4]
 8002cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	4603      	mov	r3, r0
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 fac2 	bl	8003254 <I2C_RequestMemoryWrite>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d052      	beq.n	8002d7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e081      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 fd50 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00d      	beq.n	8002d06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d107      	bne.n	8002d02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e06b      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0a:	781a      	ldrb	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d20:	3b01      	subs	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	695b      	ldr	r3, [r3, #20]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d11b      	bne.n	8002d7c <HAL_I2C_Mem_Write+0x180>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d017      	beq.n	8002d7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	781a      	ldrb	r2, [r3, #0]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5c:	1c5a      	adds	r2, r3, #1
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d66:	3b01      	subs	r3, #1
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1aa      	bne.n	8002cda <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d84:	697a      	ldr	r2, [r7, #20]
 8002d86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 fd43 	bl	8003814 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00d      	beq.n	8002db0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d107      	bne.n	8002dac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002daa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e016      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	e000      	b.n	8002dde <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ddc:	2302      	movs	r3, #2
  }
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3718      	adds	r7, #24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	00100002 	.word	0x00100002
 8002dec:	ffff0000 	.word	0xffff0000

08002df0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08c      	sub	sp, #48	@ 0x30
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	4608      	mov	r0, r1
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4603      	mov	r3, r0
 8002e00:	817b      	strh	r3, [r7, #10]
 8002e02:	460b      	mov	r3, r1
 8002e04:	813b      	strh	r3, [r7, #8]
 8002e06:	4613      	mov	r3, r2
 8002e08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e0a:	f7ff faf1 	bl	80023f0 <HAL_GetTick>
 8002e0e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b20      	cmp	r3, #32
 8002e1a:	f040 8214 	bne.w	8003246 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e20:	9300      	str	r3, [sp, #0]
 8002e22:	2319      	movs	r3, #25
 8002e24:	2201      	movs	r2, #1
 8002e26:	497b      	ldr	r1, [pc, #492]	@ (8003014 <HAL_I2C_Mem_Read+0x224>)
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f000 fb91 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002e34:	2302      	movs	r3, #2
 8002e36:	e207      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d101      	bne.n	8002e46 <HAL_I2C_Mem_Read+0x56>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e200      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d007      	beq.n	8002e6c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2222      	movs	r2, #34	@ 0x22
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2240      	movs	r2, #64	@ 0x40
 8002e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002e9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4a5b      	ldr	r2, [pc, #364]	@ (8003018 <HAL_I2C_Mem_Read+0x228>)
 8002eac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002eae:	88f8      	ldrh	r0, [r7, #6]
 8002eb0:	893a      	ldrh	r2, [r7, #8]
 8002eb2:	8979      	ldrh	r1, [r7, #10]
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	9301      	str	r3, [sp, #4]
 8002eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 fa5e 	bl	8003380 <I2C_RequestMemoryRead>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e1bc      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d113      	bne.n	8002efe <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	623b      	str	r3, [r7, #32]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	623b      	str	r3, [r7, #32]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	623b      	str	r3, [r7, #32]
 8002eea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	e190      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d11b      	bne.n	8002f3e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f16:	2300      	movs	r3, #0
 8002f18:	61fb      	str	r3, [r7, #28]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	61fb      	str	r3, [r7, #28]
 8002f2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	e170      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d11b      	bne.n	8002f7e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f54:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	61bb      	str	r3, [r7, #24]
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	e150      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	617b      	str	r3, [r7, #20]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	617b      	str	r3, [r7, #20]
 8002f92:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002f94:	e144      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	f200 80f1 	bhi.w	8003182 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d123      	bne.n	8002ff0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002faa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 fc79 	bl	80038a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e145      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002fee:	e117      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d14e      	bne.n	8003096 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ffe:	2200      	movs	r2, #0
 8003000:	4906      	ldr	r1, [pc, #24]	@ (800301c <HAL_I2C_Mem_Read+0x22c>)
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 faa4 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d008      	beq.n	8003020 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e11a      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
 8003012:	bf00      	nop
 8003014:	00100002 	.word	0x00100002
 8003018:	ffff0000 	.word	0xffff0000
 800301c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800302e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	691a      	ldr	r2, [r3, #16]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003042:	1c5a      	adds	r2, r3, #1
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003058:	b29b      	uxth	r3, r3
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	691a      	ldr	r2, [r3, #16]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003074:	1c5a      	adds	r2, r3, #1
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800307e:	3b01      	subs	r3, #1
 8003080:	b29a      	uxth	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800308a:	b29b      	uxth	r3, r3
 800308c:	3b01      	subs	r3, #1
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003094:	e0c4      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800309c:	2200      	movs	r2, #0
 800309e:	496c      	ldr	r1, [pc, #432]	@ (8003250 <HAL_I2C_Mem_Read+0x460>)
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 fa55 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e0cb      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691a      	ldr	r2, [r3, #16]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030dc:	3b01      	subs	r3, #1
 80030de:	b29a      	uxth	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	3b01      	subs	r3, #1
 80030ec:	b29a      	uxth	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f8:	2200      	movs	r2, #0
 80030fa:	4955      	ldr	r1, [pc, #340]	@ (8003250 <HAL_I2C_Mem_Read+0x460>)
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 fa27 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e09d      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800311a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	b2d2      	uxtb	r2, r2
 8003128:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312e:	1c5a      	adds	r2, r3, #1
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	691a      	ldr	r2, [r3, #16]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	1c5a      	adds	r2, r3, #1
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800316a:	3b01      	subs	r3, #1
 800316c:	b29a      	uxth	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003176:	b29b      	uxth	r3, r3
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003180:	e04e      	b.n	8003220 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003184:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 fb8c 	bl	80038a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e058      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	b2d2      	uxtb	r2, r2
 80031a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	f003 0304 	and.w	r3, r3, #4
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d124      	bne.n	8003220 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031da:	2b03      	cmp	r3, #3
 80031dc:	d107      	bne.n	80031ee <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031ec:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	691a      	ldr	r2, [r3, #16]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f8:	b2d2      	uxtb	r2, r2
 80031fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003200:	1c5a      	adds	r2, r3, #1
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800320a:	3b01      	subs	r3, #1
 800320c:	b29a      	uxth	r2, r3
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003216:	b29b      	uxth	r3, r3
 8003218:	3b01      	subs	r3, #1
 800321a:	b29a      	uxth	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003224:	2b00      	cmp	r3, #0
 8003226:	f47f aeb6 	bne.w	8002f96 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2220      	movs	r2, #32
 800322e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003242:	2300      	movs	r3, #0
 8003244:	e000      	b.n	8003248 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003246:	2302      	movs	r3, #2
  }
}
 8003248:	4618      	mov	r0, r3
 800324a:	3728      	adds	r7, #40	@ 0x28
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	00010004 	.word	0x00010004

08003254 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b088      	sub	sp, #32
 8003258:	af02      	add	r7, sp, #8
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	4608      	mov	r0, r1
 800325e:	4611      	mov	r1, r2
 8003260:	461a      	mov	r2, r3
 8003262:	4603      	mov	r3, r0
 8003264:	817b      	strh	r3, [r7, #10]
 8003266:	460b      	mov	r3, r1
 8003268:	813b      	strh	r3, [r7, #8]
 800326a:	4613      	mov	r3, r2
 800326c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800327c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800327e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003280:	9300      	str	r3, [sp, #0]
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	2200      	movs	r2, #0
 8003286:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 f960 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00d      	beq.n	80032b2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032a4:	d103      	bne.n	80032ae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e05f      	b.n	8003372 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032b2:	897b      	ldrh	r3, [r7, #10]
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	461a      	mov	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c4:	6a3a      	ldr	r2, [r7, #32]
 80032c6:	492d      	ldr	r1, [pc, #180]	@ (800337c <I2C_RequestMemoryWrite+0x128>)
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 f9bb 	bl	8003644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d001      	beq.n	80032d8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e04c      	b.n	8003372 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032d8:	2300      	movs	r3, #0
 80032da:	617b      	str	r3, [r7, #20]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	695b      	ldr	r3, [r3, #20]
 80032e2:	617b      	str	r3, [r7, #20]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	617b      	str	r3, [r7, #20]
 80032ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032f0:	6a39      	ldr	r1, [r7, #32]
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 fa46 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00d      	beq.n	800331a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003302:	2b04      	cmp	r3, #4
 8003304:	d107      	bne.n	8003316 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003314:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e02b      	b.n	8003372 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800331a:	88fb      	ldrh	r3, [r7, #6]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d105      	bne.n	800332c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003320:	893b      	ldrh	r3, [r7, #8]
 8003322:	b2da      	uxtb	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	611a      	str	r2, [r3, #16]
 800332a:	e021      	b.n	8003370 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800332c:	893b      	ldrh	r3, [r7, #8]
 800332e:	0a1b      	lsrs	r3, r3, #8
 8003330:	b29b      	uxth	r3, r3
 8003332:	b2da      	uxtb	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800333a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800333c:	6a39      	ldr	r1, [r7, #32]
 800333e:	68f8      	ldr	r0, [r7, #12]
 8003340:	f000 fa20 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00d      	beq.n	8003366 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	2b04      	cmp	r3, #4
 8003350:	d107      	bne.n	8003362 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003360:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e005      	b.n	8003372 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003366:	893b      	ldrh	r3, [r7, #8]
 8003368:	b2da      	uxtb	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3718      	adds	r7, #24
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	00010002 	.word	0x00010002

08003380 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b088      	sub	sp, #32
 8003384:	af02      	add	r7, sp, #8
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	4608      	mov	r0, r1
 800338a:	4611      	mov	r1, r2
 800338c:	461a      	mov	r2, r3
 800338e:	4603      	mov	r3, r0
 8003390:	817b      	strh	r3, [r7, #10]
 8003392:	460b      	mov	r3, r1
 8003394:	813b      	strh	r3, [r7, #8]
 8003396:	4613      	mov	r3, r2
 8003398:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80033a8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033bc:	9300      	str	r3, [sp, #0]
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	2200      	movs	r2, #0
 80033c2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f8c2 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00d      	beq.n	80033ee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033e0:	d103      	bne.n	80033ea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e0aa      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033ee:	897b      	ldrh	r3, [r7, #10]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	461a      	mov	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003400:	6a3a      	ldr	r2, [r7, #32]
 8003402:	4952      	ldr	r1, [pc, #328]	@ (800354c <I2C_RequestMemoryRead+0x1cc>)
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f000 f91d 	bl	8003644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e097      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003414:	2300      	movs	r3, #0
 8003416:	617b      	str	r3, [r7, #20]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	617b      	str	r3, [r7, #20]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	617b      	str	r3, [r7, #20]
 8003428:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800342a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800342c:	6a39      	ldr	r1, [r7, #32]
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 f9a8 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00d      	beq.n	8003456 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343e:	2b04      	cmp	r3, #4
 8003440:	d107      	bne.n	8003452 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003450:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e076      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003456:	88fb      	ldrh	r3, [r7, #6]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d105      	bne.n	8003468 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800345c:	893b      	ldrh	r3, [r7, #8]
 800345e:	b2da      	uxtb	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	611a      	str	r2, [r3, #16]
 8003466:	e021      	b.n	80034ac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003468:	893b      	ldrh	r3, [r7, #8]
 800346a:	0a1b      	lsrs	r3, r3, #8
 800346c:	b29b      	uxth	r3, r3
 800346e:	b2da      	uxtb	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003478:	6a39      	ldr	r1, [r7, #32]
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f982 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00d      	beq.n	80034a2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348a:	2b04      	cmp	r3, #4
 800348c:	d107      	bne.n	800349e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800349c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e050      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034a2:	893b      	ldrh	r3, [r7, #8]
 80034a4:	b2da      	uxtb	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034ae:	6a39      	ldr	r1, [r7, #32]
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	f000 f967 	bl	8003784 <I2C_WaitOnTXEFlagUntilTimeout>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d00d      	beq.n	80034d8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d107      	bne.n	80034d4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034d2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e035      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034e6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ea:	9300      	str	r3, [sp, #0]
 80034ec:	6a3b      	ldr	r3, [r7, #32]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 f82b 	bl	8003550 <I2C_WaitOnFlagUntilTimeout>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00d      	beq.n	800351c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800350e:	d103      	bne.n	8003518 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003516:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e013      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800351c:	897b      	ldrh	r3, [r7, #10]
 800351e:	b2db      	uxtb	r3, r3
 8003520:	f043 0301 	orr.w	r3, r3, #1
 8003524:	b2da      	uxtb	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800352c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352e:	6a3a      	ldr	r2, [r7, #32]
 8003530:	4906      	ldr	r1, [pc, #24]	@ (800354c <I2C_RequestMemoryRead+0x1cc>)
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f000 f886 	bl	8003644 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	3718      	adds	r7, #24
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	00010002 	.word	0x00010002

08003550 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	4613      	mov	r3, r2
 800355e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003560:	e048      	b.n	80035f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003568:	d044      	beq.n	80035f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800356a:	f7fe ff41 	bl	80023f0 <HAL_GetTick>
 800356e:	4602      	mov	r2, r0
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d302      	bcc.n	8003580 <I2C_WaitOnFlagUntilTimeout+0x30>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d139      	bne.n	80035f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	0c1b      	lsrs	r3, r3, #16
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b01      	cmp	r3, #1
 8003588:	d10d      	bne.n	80035a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	43da      	mvns	r2, r3
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	4013      	ands	r3, r2
 8003596:	b29b      	uxth	r3, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	bf0c      	ite	eq
 800359c:	2301      	moveq	r3, #1
 800359e:	2300      	movne	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	461a      	mov	r2, r3
 80035a4:	e00c      	b.n	80035c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	43da      	mvns	r2, r3
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	4013      	ands	r3, r2
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	bf0c      	ite	eq
 80035b8:	2301      	moveq	r3, #1
 80035ba:	2300      	movne	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	461a      	mov	r2, r3
 80035c0:	79fb      	ldrb	r3, [r7, #7]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d116      	bne.n	80035f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e0:	f043 0220 	orr.w	r2, r3, #32
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e023      	b.n	800363c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	0c1b      	lsrs	r3, r3, #16
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d10d      	bne.n	800361a <I2C_WaitOnFlagUntilTimeout+0xca>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	43da      	mvns	r2, r3
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	4013      	ands	r3, r2
 800360a:	b29b      	uxth	r3, r3
 800360c:	2b00      	cmp	r3, #0
 800360e:	bf0c      	ite	eq
 8003610:	2301      	moveq	r3, #1
 8003612:	2300      	movne	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	461a      	mov	r2, r3
 8003618:	e00c      	b.n	8003634 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	43da      	mvns	r2, r3
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	4013      	ands	r3, r2
 8003626:	b29b      	uxth	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	bf0c      	ite	eq
 800362c:	2301      	moveq	r3, #1
 800362e:	2300      	movne	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	461a      	mov	r2, r3
 8003634:	79fb      	ldrb	r3, [r7, #7]
 8003636:	429a      	cmp	r2, r3
 8003638:	d093      	beq.n	8003562 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
 8003650:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003652:	e071      	b.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800365e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003662:	d123      	bne.n	80036ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003672:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800367c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2200      	movs	r2, #0
 8003682:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2220      	movs	r2, #32
 8003688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003698:	f043 0204 	orr.w	r2, r3, #4
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e067      	b.n	800377c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b2:	d041      	beq.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036b4:	f7fe fe9c 	bl	80023f0 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d302      	bcc.n	80036ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d136      	bne.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	0c1b      	lsrs	r3, r3, #16
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d10c      	bne.n	80036ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	43da      	mvns	r2, r3
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	4013      	ands	r3, r2
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	bf14      	ite	ne
 80036e6:	2301      	movne	r3, #1
 80036e8:	2300      	moveq	r3, #0
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	e00b      	b.n	8003706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	43da      	mvns	r2, r3
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	4013      	ands	r3, r2
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	bf14      	ite	ne
 8003700:	2301      	movne	r3, #1
 8003702:	2300      	moveq	r3, #0
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b00      	cmp	r3, #0
 8003708:	d016      	beq.n	8003738 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003724:	f043 0220 	orr.w	r2, r3, #32
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e021      	b.n	800377c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	0c1b      	lsrs	r3, r3, #16
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b01      	cmp	r3, #1
 8003740:	d10c      	bne.n	800375c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	43da      	mvns	r2, r3
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	4013      	ands	r3, r2
 800374e:	b29b      	uxth	r3, r3
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf14      	ite	ne
 8003754:	2301      	movne	r3, #1
 8003756:	2300      	moveq	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	e00b      	b.n	8003774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	43da      	mvns	r2, r3
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	4013      	ands	r3, r2
 8003768:	b29b      	uxth	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	bf14      	ite	ne
 800376e:	2301      	movne	r3, #1
 8003770:	2300      	moveq	r3, #0
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	f47f af6d 	bne.w	8003654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003790:	e034      	b.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 f8e3 	bl	800395e <I2C_IsAcknowledgeFailed>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e034      	b.n	800380c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a8:	d028      	beq.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037aa:	f7fe fe21 	bl	80023f0 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	68ba      	ldr	r2, [r7, #8]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d302      	bcc.n	80037c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d11d      	bne.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037ca:	2b80      	cmp	r3, #128	@ 0x80
 80037cc:	d016      	beq.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2220      	movs	r2, #32
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	f043 0220 	orr.w	r2, r3, #32
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e007      	b.n	800380c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003806:	2b80      	cmp	r3, #128	@ 0x80
 8003808:	d1c3      	bne.n	8003792 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	60b9      	str	r1, [r7, #8]
 800381e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003820:	e034      	b.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 f89b 	bl	800395e <I2C_IsAcknowledgeFailed>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e034      	b.n	800389c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003838:	d028      	beq.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800383a:	f7fe fdd9 	bl	80023f0 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	429a      	cmp	r2, r3
 8003848:	d302      	bcc.n	8003850 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d11d      	bne.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f003 0304 	and.w	r3, r3, #4
 800385a:	2b04      	cmp	r3, #4
 800385c:	d016      	beq.n	800388c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003878:	f043 0220 	orr.w	r2, r3, #32
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e007      	b.n	800389c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b04      	cmp	r3, #4
 8003898:	d1c3      	bne.n	8003822 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038b0:	e049      	b.n	8003946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	f003 0310 	and.w	r3, r3, #16
 80038bc:	2b10      	cmp	r3, #16
 80038be:	d119      	bne.n	80038f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f06f 0210 	mvn.w	r2, #16
 80038c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2220      	movs	r2, #32
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e030      	b.n	8003956 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038f4:	f7fe fd7c 	bl	80023f0 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	429a      	cmp	r2, r3
 8003902:	d302      	bcc.n	800390a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d11d      	bne.n	8003946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003914:	2b40      	cmp	r3, #64	@ 0x40
 8003916:	d016      	beq.n	8003946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2220      	movs	r2, #32
 8003922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003932:	f043 0220 	orr.w	r2, r3, #32
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e007      	b.n	8003956 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003950:	2b40      	cmp	r3, #64	@ 0x40
 8003952:	d1ae      	bne.n	80038b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3710      	adds	r7, #16
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003970:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003974:	d11b      	bne.n	80039ae <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800397e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2220      	movs	r2, #32
 800398a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399a:	f043 0204 	orr.w	r2, r3, #4
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b20      	cmp	r3, #32
 80039d0:	d129      	bne.n	8003a26 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2224      	movs	r2, #36	@ 0x24
 80039d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 0201 	bic.w	r2, r2, #1
 80039e8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 0210 	bic.w	r2, r2, #16
 80039f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f042 0201 	orr.w	r2, r2, #1
 8003a18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	e000      	b.n	8003a28 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003a26:	2302      	movs	r3, #2
  }
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b20      	cmp	r3, #32
 8003a4c:	d12a      	bne.n	8003aa4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2224      	movs	r2, #36	@ 0x24
 8003a52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0201 	bic.w	r2, r2, #1
 8003a64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003a6e:	89fb      	ldrh	r3, [r7, #14]
 8003a70:	f023 030f 	bic.w	r3, r3, #15
 8003a74:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	b29a      	uxth	r2, r3
 8003a7a:	89fb      	ldrh	r3, [r7, #14]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	89fa      	ldrh	r2, [r7, #14]
 8003a86:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0201 	orr.w	r2, r2, #1
 8003a96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	e000      	b.n	8003aa6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003aa4:	2302      	movs	r3, #2
  }
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3714      	adds	r7, #20
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr
	...

08003ab4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e267      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d075      	beq.n	8003bbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ad2:	4b88      	ldr	r3, [pc, #544]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 030c 	and.w	r3, r3, #12
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	d00c      	beq.n	8003af8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ade:	4b85      	ldr	r3, [pc, #532]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ae6:	2b08      	cmp	r3, #8
 8003ae8:	d112      	bne.n	8003b10 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003aea:	4b82      	ldr	r3, [pc, #520]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003af2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003af6:	d10b      	bne.n	8003b10 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af8:	4b7e      	ldr	r3, [pc, #504]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d05b      	beq.n	8003bbc <HAL_RCC_OscConfig+0x108>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d157      	bne.n	8003bbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e242      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b18:	d106      	bne.n	8003b28 <HAL_RCC_OscConfig+0x74>
 8003b1a:	4b76      	ldr	r3, [pc, #472]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a75      	ldr	r2, [pc, #468]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	e01d      	b.n	8003b64 <HAL_RCC_OscConfig+0xb0>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b30:	d10c      	bne.n	8003b4c <HAL_RCC_OscConfig+0x98>
 8003b32:	4b70      	ldr	r3, [pc, #448]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a6f      	ldr	r2, [pc, #444]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b3c:	6013      	str	r3, [r2, #0]
 8003b3e:	4b6d      	ldr	r3, [pc, #436]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a6c      	ldr	r2, [pc, #432]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b48:	6013      	str	r3, [r2, #0]
 8003b4a:	e00b      	b.n	8003b64 <HAL_RCC_OscConfig+0xb0>
 8003b4c:	4b69      	ldr	r3, [pc, #420]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a68      	ldr	r2, [pc, #416]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b56:	6013      	str	r3, [r2, #0]
 8003b58:	4b66      	ldr	r3, [pc, #408]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a65      	ldr	r2, [pc, #404]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d013      	beq.n	8003b94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6c:	f7fe fc40 	bl	80023f0 <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b74:	f7fe fc3c 	bl	80023f0 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b64      	cmp	r3, #100	@ 0x64
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e207      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b86:	4b5b      	ldr	r3, [pc, #364]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0f0      	beq.n	8003b74 <HAL_RCC_OscConfig+0xc0>
 8003b92:	e014      	b.n	8003bbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b94:	f7fe fc2c 	bl	80023f0 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b9c:	f7fe fc28 	bl	80023f0 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b64      	cmp	r3, #100	@ 0x64
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e1f3      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bae:	4b51      	ldr	r3, [pc, #324]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1f0      	bne.n	8003b9c <HAL_RCC_OscConfig+0xe8>
 8003bba:	e000      	b.n	8003bbe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d063      	beq.n	8003c92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003bca:	4b4a      	ldr	r3, [pc, #296]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 030c 	and.w	r3, r3, #12
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00b      	beq.n	8003bee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bd6:	4b47      	ldr	r3, [pc, #284]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d11c      	bne.n	8003c1c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003be2:	4b44      	ldr	r3, [pc, #272]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d116      	bne.n	8003c1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bee:	4b41      	ldr	r3, [pc, #260]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d005      	beq.n	8003c06 <HAL_RCC_OscConfig+0x152>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d001      	beq.n	8003c06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e1c7      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c06:	4b3b      	ldr	r3, [pc, #236]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	4937      	ldr	r1, [pc, #220]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c1a:	e03a      	b.n	8003c92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d020      	beq.n	8003c66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c24:	4b34      	ldr	r3, [pc, #208]	@ (8003cf8 <HAL_RCC_OscConfig+0x244>)
 8003c26:	2201      	movs	r2, #1
 8003c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2a:	f7fe fbe1 	bl	80023f0 <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c30:	e008      	b.n	8003c44 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c32:	f7fe fbdd 	bl	80023f0 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d901      	bls.n	8003c44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e1a8      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c44:	4b2b      	ldr	r3, [pc, #172]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d0f0      	beq.n	8003c32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c50:	4b28      	ldr	r3, [pc, #160]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	00db      	lsls	r3, r3, #3
 8003c5e:	4925      	ldr	r1, [pc, #148]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	600b      	str	r3, [r1, #0]
 8003c64:	e015      	b.n	8003c92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c66:	4b24      	ldr	r3, [pc, #144]	@ (8003cf8 <HAL_RCC_OscConfig+0x244>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6c:	f7fe fbc0 	bl	80023f0 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c74:	f7fe fbbc 	bl	80023f0 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e187      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c86:	4b1b      	ldr	r3, [pc, #108]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0308 	and.w	r3, r3, #8
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d036      	beq.n	8003d0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d016      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ca6:	4b15      	ldr	r3, [pc, #84]	@ (8003cfc <HAL_RCC_OscConfig+0x248>)
 8003ca8:	2201      	movs	r2, #1
 8003caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cac:	f7fe fba0 	bl	80023f0 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cb4:	f7fe fb9c 	bl	80023f0 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e167      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x200>
 8003cd2:	e01b      	b.n	8003d0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cd4:	4b09      	ldr	r3, [pc, #36]	@ (8003cfc <HAL_RCC_OscConfig+0x248>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cda:	f7fe fb89 	bl	80023f0 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ce0:	e00e      	b.n	8003d00 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ce2:	f7fe fb85 	bl	80023f0 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d907      	bls.n	8003d00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e150      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
 8003cf4:	40023800 	.word	0x40023800
 8003cf8:	42470000 	.word	0x42470000
 8003cfc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d00:	4b88      	ldr	r3, [pc, #544]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1ea      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0304 	and.w	r3, r3, #4
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 8097 	beq.w	8003e48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d1e:	4b81      	ldr	r3, [pc, #516]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10f      	bne.n	8003d4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	60bb      	str	r3, [r7, #8]
 8003d2e:	4b7d      	ldr	r3, [pc, #500]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d32:	4a7c      	ldr	r2, [pc, #496]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d3a:	4b7a      	ldr	r3, [pc, #488]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d42:	60bb      	str	r3, [r7, #8]
 8003d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d46:	2301      	movs	r3, #1
 8003d48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d4a:	4b77      	ldr	r3, [pc, #476]	@ (8003f28 <HAL_RCC_OscConfig+0x474>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d118      	bne.n	8003d88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d56:	4b74      	ldr	r3, [pc, #464]	@ (8003f28 <HAL_RCC_OscConfig+0x474>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a73      	ldr	r2, [pc, #460]	@ (8003f28 <HAL_RCC_OscConfig+0x474>)
 8003d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d62:	f7fe fb45 	bl	80023f0 <HAL_GetTick>
 8003d66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6a:	f7fe fb41 	bl	80023f0 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e10c      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d7c:	4b6a      	ldr	r3, [pc, #424]	@ (8003f28 <HAL_RCC_OscConfig+0x474>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0f0      	beq.n	8003d6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d106      	bne.n	8003d9e <HAL_RCC_OscConfig+0x2ea>
 8003d90:	4b64      	ldr	r3, [pc, #400]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d94:	4a63      	ldr	r2, [pc, #396]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d96:	f043 0301 	orr.w	r3, r3, #1
 8003d9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d9c:	e01c      	b.n	8003dd8 <HAL_RCC_OscConfig+0x324>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	2b05      	cmp	r3, #5
 8003da4:	d10c      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x30c>
 8003da6:	4b5f      	ldr	r3, [pc, #380]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003daa:	4a5e      	ldr	r2, [pc, #376]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dac:	f043 0304 	orr.w	r3, r3, #4
 8003db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003db2:	4b5c      	ldr	r3, [pc, #368]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003db6:	4a5b      	ldr	r2, [pc, #364]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003db8:	f043 0301 	orr.w	r3, r3, #1
 8003dbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dbe:	e00b      	b.n	8003dd8 <HAL_RCC_OscConfig+0x324>
 8003dc0:	4b58      	ldr	r3, [pc, #352]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc4:	4a57      	ldr	r2, [pc, #348]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dc6:	f023 0301 	bic.w	r3, r3, #1
 8003dca:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dcc:	4b55      	ldr	r3, [pc, #340]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dd0:	4a54      	ldr	r2, [pc, #336]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dd2:	f023 0304 	bic.w	r3, r3, #4
 8003dd6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d015      	beq.n	8003e0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de0:	f7fe fb06 	bl	80023f0 <HAL_GetTick>
 8003de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003de6:	e00a      	b.n	8003dfe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003de8:	f7fe fb02 	bl	80023f0 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e0cb      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dfe:	4b49      	ldr	r3, [pc, #292]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0ee      	beq.n	8003de8 <HAL_RCC_OscConfig+0x334>
 8003e0a:	e014      	b.n	8003e36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e0c:	f7fe faf0 	bl	80023f0 <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e12:	e00a      	b.n	8003e2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e14:	f7fe faec 	bl	80023f0 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e0b5      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1ee      	bne.n	8003e14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e36:	7dfb      	ldrb	r3, [r7, #23]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d105      	bne.n	8003e48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e3c:	4b39      	ldr	r3, [pc, #228]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e40:	4a38      	ldr	r2, [pc, #224]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80a1 	beq.w	8003f94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e52:	4b34      	ldr	r3, [pc, #208]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 030c 	and.w	r3, r3, #12
 8003e5a:	2b08      	cmp	r3, #8
 8003e5c:	d05c      	beq.n	8003f18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d141      	bne.n	8003eea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e66:	4b31      	ldr	r3, [pc, #196]	@ (8003f2c <HAL_RCC_OscConfig+0x478>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e6c:	f7fe fac0 	bl	80023f0 <HAL_GetTick>
 8003e70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e72:	e008      	b.n	8003e86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e74:	f7fe fabc 	bl	80023f0 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d901      	bls.n	8003e86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e087      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e86:	4b27      	ldr	r3, [pc, #156]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1f0      	bne.n	8003e74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	69da      	ldr	r2, [r3, #28]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea0:	019b      	lsls	r3, r3, #6
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea8:	085b      	lsrs	r3, r3, #1
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	041b      	lsls	r3, r3, #16
 8003eae:	431a      	orrs	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb4:	061b      	lsls	r3, r3, #24
 8003eb6:	491b      	ldr	r1, [pc, #108]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8003f2c <HAL_RCC_OscConfig+0x478>)
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec2:	f7fe fa95 	bl	80023f0 <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ec8:	e008      	b.n	8003edc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eca:	f7fe fa91 	bl	80023f0 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e05c      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003edc:	4b11      	ldr	r3, [pc, #68]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d0f0      	beq.n	8003eca <HAL_RCC_OscConfig+0x416>
 8003ee8:	e054      	b.n	8003f94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eea:	4b10      	ldr	r3, [pc, #64]	@ (8003f2c <HAL_RCC_OscConfig+0x478>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef0:	f7fe fa7e 	bl	80023f0 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef8:	f7fe fa7a 	bl	80023f0 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e045      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f0a:	4b06      	ldr	r3, [pc, #24]	@ (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f0      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x444>
 8003f16:	e03d      	b.n	8003f94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d107      	bne.n	8003f30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e038      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
 8003f24:	40023800 	.word	0x40023800
 8003f28:	40007000 	.word	0x40007000
 8003f2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f30:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa0 <HAL_RCC_OscConfig+0x4ec>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d028      	beq.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d121      	bne.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d11a      	bne.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003f60:	4013      	ands	r3, r2
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d111      	bne.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f76:	085b      	lsrs	r3, r3, #1
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d107      	bne.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d001      	beq.n	8003f94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e000      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3718      	adds	r7, #24
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	40023800 	.word	0x40023800

08003fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e0cc      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fb8:	4b68      	ldr	r3, [pc, #416]	@ (800415c <HAL_RCC_ClockConfig+0x1b8>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 030f 	and.w	r3, r3, #15
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d90c      	bls.n	8003fe0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc6:	4b65      	ldr	r3, [pc, #404]	@ (800415c <HAL_RCC_ClockConfig+0x1b8>)
 8003fc8:	683a      	ldr	r2, [r7, #0]
 8003fca:	b2d2      	uxtb	r2, r2
 8003fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fce:	4b63      	ldr	r3, [pc, #396]	@ (800415c <HAL_RCC_ClockConfig+0x1b8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 030f 	and.w	r3, r3, #15
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d001      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e0b8      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d020      	beq.n	800402e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d005      	beq.n	8004004 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ff8:	4b59      	ldr	r3, [pc, #356]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	4a58      	ldr	r2, [pc, #352]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8003ffe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004002:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0308 	and.w	r3, r3, #8
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004010:	4b53      	ldr	r3, [pc, #332]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	4a52      	ldr	r2, [pc, #328]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004016:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800401a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800401c:	4b50      	ldr	r3, [pc, #320]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	494d      	ldr	r1, [pc, #308]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 800402a:	4313      	orrs	r3, r2
 800402c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	d044      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	2b01      	cmp	r3, #1
 8004040:	d107      	bne.n	8004052 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004042:	4b47      	ldr	r3, [pc, #284]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d119      	bne.n	8004082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e07f      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2b02      	cmp	r3, #2
 8004058:	d003      	beq.n	8004062 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800405e:	2b03      	cmp	r3, #3
 8004060:	d107      	bne.n	8004072 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004062:	4b3f      	ldr	r3, [pc, #252]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d109      	bne.n	8004082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e06f      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004072:	4b3b      	ldr	r3, [pc, #236]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d101      	bne.n	8004082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e067      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004082:	4b37      	ldr	r3, [pc, #220]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f023 0203 	bic.w	r2, r3, #3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	4934      	ldr	r1, [pc, #208]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004090:	4313      	orrs	r3, r2
 8004092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004094:	f7fe f9ac 	bl	80023f0 <HAL_GetTick>
 8004098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800409a:	e00a      	b.n	80040b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800409c:	f7fe f9a8 	bl	80023f0 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e04f      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b2:	4b2b      	ldr	r3, [pc, #172]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 020c 	and.w	r2, r3, #12
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d1eb      	bne.n	800409c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040c4:	4b25      	ldr	r3, [pc, #148]	@ (800415c <HAL_RCC_ClockConfig+0x1b8>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 030f 	and.w	r3, r3, #15
 80040cc:	683a      	ldr	r2, [r7, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d20c      	bcs.n	80040ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d2:	4b22      	ldr	r3, [pc, #136]	@ (800415c <HAL_RCC_ClockConfig+0x1b8>)
 80040d4:	683a      	ldr	r2, [r7, #0]
 80040d6:	b2d2      	uxtb	r2, r2
 80040d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040da:	4b20      	ldr	r3, [pc, #128]	@ (800415c <HAL_RCC_ClockConfig+0x1b8>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 030f 	and.w	r3, r3, #15
 80040e2:	683a      	ldr	r2, [r7, #0]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d001      	beq.n	80040ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e032      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0304 	and.w	r3, r3, #4
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040f8:	4b19      	ldr	r3, [pc, #100]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	4916      	ldr	r1, [pc, #88]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004106:	4313      	orrs	r3, r2
 8004108:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0308 	and.w	r3, r3, #8
 8004112:	2b00      	cmp	r3, #0
 8004114:	d009      	beq.n	800412a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004116:	4b12      	ldr	r3, [pc, #72]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	490e      	ldr	r1, [pc, #56]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004126:	4313      	orrs	r3, r2
 8004128:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800412a:	f000 f821 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 800412e:	4602      	mov	r2, r0
 8004130:	4b0b      	ldr	r3, [pc, #44]	@ (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	091b      	lsrs	r3, r3, #4
 8004136:	f003 030f 	and.w	r3, r3, #15
 800413a:	490a      	ldr	r1, [pc, #40]	@ (8004164 <HAL_RCC_ClockConfig+0x1c0>)
 800413c:	5ccb      	ldrb	r3, [r1, r3]
 800413e:	fa22 f303 	lsr.w	r3, r2, r3
 8004142:	4a09      	ldr	r2, [pc, #36]	@ (8004168 <HAL_RCC_ClockConfig+0x1c4>)
 8004144:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004146:	4b09      	ldr	r3, [pc, #36]	@ (800416c <HAL_RCC_ClockConfig+0x1c8>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f7fe f90c 	bl	8002368 <HAL_InitTick>

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40023c00 	.word	0x40023c00
 8004160:	40023800 	.word	0x40023800
 8004164:	080096e8 	.word	0x080096e8
 8004168:	20000008 	.word	0x20000008
 800416c:	2000000c 	.word	0x2000000c

08004170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004174:	b090      	sub	sp, #64	@ 0x40
 8004176:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004178:	2300      	movs	r3, #0
 800417a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800417c:	2300      	movs	r3, #0
 800417e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004180:	2300      	movs	r3, #0
 8004182:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004184:	2300      	movs	r3, #0
 8004186:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004188:	4b59      	ldr	r3, [pc, #356]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f003 030c 	and.w	r3, r3, #12
 8004190:	2b08      	cmp	r3, #8
 8004192:	d00d      	beq.n	80041b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004194:	2b08      	cmp	r3, #8
 8004196:	f200 80a1 	bhi.w	80042dc <HAL_RCC_GetSysClockFreq+0x16c>
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <HAL_RCC_GetSysClockFreq+0x34>
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d003      	beq.n	80041aa <HAL_RCC_GetSysClockFreq+0x3a>
 80041a2:	e09b      	b.n	80042dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041a4:	4b53      	ldr	r3, [pc, #332]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80041a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80041a8:	e09b      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041aa:	4b53      	ldr	r3, [pc, #332]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80041ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80041ae:	e098      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041b0:	4b4f      	ldr	r3, [pc, #316]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041ba:	4b4d      	ldr	r3, [pc, #308]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d028      	beq.n	8004218 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041c6:	4b4a      	ldr	r3, [pc, #296]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	099b      	lsrs	r3, r3, #6
 80041cc:	2200      	movs	r2, #0
 80041ce:	623b      	str	r3, [r7, #32]
 80041d0:	627a      	str	r2, [r7, #36]	@ 0x24
 80041d2:	6a3b      	ldr	r3, [r7, #32]
 80041d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80041d8:	2100      	movs	r1, #0
 80041da:	4b47      	ldr	r3, [pc, #284]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80041dc:	fb03 f201 	mul.w	r2, r3, r1
 80041e0:	2300      	movs	r3, #0
 80041e2:	fb00 f303 	mul.w	r3, r0, r3
 80041e6:	4413      	add	r3, r2
 80041e8:	4a43      	ldr	r2, [pc, #268]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80041ea:	fba0 1202 	umull	r1, r2, r0, r2
 80041ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041f0:	460a      	mov	r2, r1
 80041f2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80041f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041f6:	4413      	add	r3, r2
 80041f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041fc:	2200      	movs	r2, #0
 80041fe:	61bb      	str	r3, [r7, #24]
 8004200:	61fa      	str	r2, [r7, #28]
 8004202:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004206:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800420a:	f7fc f849 	bl	80002a0 <__aeabi_uldivmod>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	4613      	mov	r3, r2
 8004214:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004216:	e053      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004218:	4b35      	ldr	r3, [pc, #212]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	099b      	lsrs	r3, r3, #6
 800421e:	2200      	movs	r2, #0
 8004220:	613b      	str	r3, [r7, #16]
 8004222:	617a      	str	r2, [r7, #20]
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800422a:	f04f 0b00 	mov.w	fp, #0
 800422e:	4652      	mov	r2, sl
 8004230:	465b      	mov	r3, fp
 8004232:	f04f 0000 	mov.w	r0, #0
 8004236:	f04f 0100 	mov.w	r1, #0
 800423a:	0159      	lsls	r1, r3, #5
 800423c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004240:	0150      	lsls	r0, r2, #5
 8004242:	4602      	mov	r2, r0
 8004244:	460b      	mov	r3, r1
 8004246:	ebb2 080a 	subs.w	r8, r2, sl
 800424a:	eb63 090b 	sbc.w	r9, r3, fp
 800424e:	f04f 0200 	mov.w	r2, #0
 8004252:	f04f 0300 	mov.w	r3, #0
 8004256:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800425a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800425e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004262:	ebb2 0408 	subs.w	r4, r2, r8
 8004266:	eb63 0509 	sbc.w	r5, r3, r9
 800426a:	f04f 0200 	mov.w	r2, #0
 800426e:	f04f 0300 	mov.w	r3, #0
 8004272:	00eb      	lsls	r3, r5, #3
 8004274:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004278:	00e2      	lsls	r2, r4, #3
 800427a:	4614      	mov	r4, r2
 800427c:	461d      	mov	r5, r3
 800427e:	eb14 030a 	adds.w	r3, r4, sl
 8004282:	603b      	str	r3, [r7, #0]
 8004284:	eb45 030b 	adc.w	r3, r5, fp
 8004288:	607b      	str	r3, [r7, #4]
 800428a:	f04f 0200 	mov.w	r2, #0
 800428e:	f04f 0300 	mov.w	r3, #0
 8004292:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004296:	4629      	mov	r1, r5
 8004298:	028b      	lsls	r3, r1, #10
 800429a:	4621      	mov	r1, r4
 800429c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042a0:	4621      	mov	r1, r4
 80042a2:	028a      	lsls	r2, r1, #10
 80042a4:	4610      	mov	r0, r2
 80042a6:	4619      	mov	r1, r3
 80042a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042aa:	2200      	movs	r2, #0
 80042ac:	60bb      	str	r3, [r7, #8]
 80042ae:	60fa      	str	r2, [r7, #12]
 80042b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042b4:	f7fb fff4 	bl	80002a0 <__aeabi_uldivmod>
 80042b8:	4602      	mov	r2, r0
 80042ba:	460b      	mov	r3, r1
 80042bc:	4613      	mov	r3, r2
 80042be:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80042c0:	4b0b      	ldr	r3, [pc, #44]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	0c1b      	lsrs	r3, r3, #16
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	3301      	adds	r3, #1
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80042d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80042d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80042da:	e002      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042dc:	4b05      	ldr	r3, [pc, #20]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80042de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80042e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3740      	adds	r7, #64	@ 0x40
 80042e8:	46bd      	mov	sp, r7
 80042ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042ee:	bf00      	nop
 80042f0:	40023800 	.word	0x40023800
 80042f4:	00f42400 	.word	0x00f42400
 80042f8:	017d7840 	.word	0x017d7840

080042fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004300:	4b03      	ldr	r3, [pc, #12]	@ (8004310 <HAL_RCC_GetHCLKFreq+0x14>)
 8004302:	681b      	ldr	r3, [r3, #0]
}
 8004304:	4618      	mov	r0, r3
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	20000008 	.word	0x20000008

08004314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004318:	f7ff fff0 	bl	80042fc <HAL_RCC_GetHCLKFreq>
 800431c:	4602      	mov	r2, r0
 800431e:	4b05      	ldr	r3, [pc, #20]	@ (8004334 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	0a9b      	lsrs	r3, r3, #10
 8004324:	f003 0307 	and.w	r3, r3, #7
 8004328:	4903      	ldr	r1, [pc, #12]	@ (8004338 <HAL_RCC_GetPCLK1Freq+0x24>)
 800432a:	5ccb      	ldrb	r3, [r1, r3]
 800432c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004330:	4618      	mov	r0, r3
 8004332:	bd80      	pop	{r7, pc}
 8004334:	40023800 	.word	0x40023800
 8004338:	080096f8 	.word	0x080096f8

0800433c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004340:	f7ff ffdc 	bl	80042fc <HAL_RCC_GetHCLKFreq>
 8004344:	4602      	mov	r2, r0
 8004346:	4b05      	ldr	r3, [pc, #20]	@ (800435c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	0b5b      	lsrs	r3, r3, #13
 800434c:	f003 0307 	and.w	r3, r3, #7
 8004350:	4903      	ldr	r1, [pc, #12]	@ (8004360 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004352:	5ccb      	ldrb	r3, [r1, r3]
 8004354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004358:	4618      	mov	r0, r3
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40023800 	.word	0x40023800
 8004360:	080096f8 	.word	0x080096f8

08004364 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e041      	b.n	80043fa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d106      	bne.n	8004390 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7fd fed6 	bl	800213c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2202      	movs	r2, #2
 8004394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	3304      	adds	r3, #4
 80043a0:	4619      	mov	r1, r3
 80043a2:	4610      	mov	r0, r2
 80043a4:	f000 fa50 	bl	8004848 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3708      	adds	r7, #8
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}
	...

08004404 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d109      	bne.n	8004428 <HAL_TIM_PWM_Start+0x24>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b01      	cmp	r3, #1
 800441e:	bf14      	ite	ne
 8004420:	2301      	movne	r3, #1
 8004422:	2300      	moveq	r3, #0
 8004424:	b2db      	uxtb	r3, r3
 8004426:	e022      	b.n	800446e <HAL_TIM_PWM_Start+0x6a>
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	2b04      	cmp	r3, #4
 800442c:	d109      	bne.n	8004442 <HAL_TIM_PWM_Start+0x3e>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b01      	cmp	r3, #1
 8004438:	bf14      	ite	ne
 800443a:	2301      	movne	r3, #1
 800443c:	2300      	moveq	r3, #0
 800443e:	b2db      	uxtb	r3, r3
 8004440:	e015      	b.n	800446e <HAL_TIM_PWM_Start+0x6a>
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	2b08      	cmp	r3, #8
 8004446:	d109      	bne.n	800445c <HAL_TIM_PWM_Start+0x58>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2b01      	cmp	r3, #1
 8004452:	bf14      	ite	ne
 8004454:	2301      	movne	r3, #1
 8004456:	2300      	moveq	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	e008      	b.n	800446e <HAL_TIM_PWM_Start+0x6a>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b01      	cmp	r3, #1
 8004466:	bf14      	ite	ne
 8004468:	2301      	movne	r3, #1
 800446a:	2300      	moveq	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e07c      	b.n	8004570 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d104      	bne.n	8004486 <HAL_TIM_PWM_Start+0x82>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004484:	e013      	b.n	80044ae <HAL_TIM_PWM_Start+0xaa>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b04      	cmp	r3, #4
 800448a:	d104      	bne.n	8004496 <HAL_TIM_PWM_Start+0x92>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2202      	movs	r2, #2
 8004490:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004494:	e00b      	b.n	80044ae <HAL_TIM_PWM_Start+0xaa>
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	2b08      	cmp	r3, #8
 800449a:	d104      	bne.n	80044a6 <HAL_TIM_PWM_Start+0xa2>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2202      	movs	r2, #2
 80044a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044a4:	e003      	b.n	80044ae <HAL_TIM_PWM_Start+0xaa>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2202      	movs	r2, #2
 80044aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2201      	movs	r2, #1
 80044b4:	6839      	ldr	r1, [r7, #0]
 80044b6:	4618      	mov	r0, r3
 80044b8:	f000 fc1c 	bl	8004cf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004578 <HAL_TIM_PWM_Start+0x174>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d004      	beq.n	80044d0 <HAL_TIM_PWM_Start+0xcc>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a2c      	ldr	r2, [pc, #176]	@ (800457c <HAL_TIM_PWM_Start+0x178>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d101      	bne.n	80044d4 <HAL_TIM_PWM_Start+0xd0>
 80044d0:	2301      	movs	r3, #1
 80044d2:	e000      	b.n	80044d6 <HAL_TIM_PWM_Start+0xd2>
 80044d4:	2300      	movs	r3, #0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d007      	beq.n	80044ea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a22      	ldr	r2, [pc, #136]	@ (8004578 <HAL_TIM_PWM_Start+0x174>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d022      	beq.n	800453a <HAL_TIM_PWM_Start+0x136>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044fc:	d01d      	beq.n	800453a <HAL_TIM_PWM_Start+0x136>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a1f      	ldr	r2, [pc, #124]	@ (8004580 <HAL_TIM_PWM_Start+0x17c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d018      	beq.n	800453a <HAL_TIM_PWM_Start+0x136>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a1d      	ldr	r2, [pc, #116]	@ (8004584 <HAL_TIM_PWM_Start+0x180>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d013      	beq.n	800453a <HAL_TIM_PWM_Start+0x136>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a1c      	ldr	r2, [pc, #112]	@ (8004588 <HAL_TIM_PWM_Start+0x184>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d00e      	beq.n	800453a <HAL_TIM_PWM_Start+0x136>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a16      	ldr	r2, [pc, #88]	@ (800457c <HAL_TIM_PWM_Start+0x178>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d009      	beq.n	800453a <HAL_TIM_PWM_Start+0x136>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a18      	ldr	r2, [pc, #96]	@ (800458c <HAL_TIM_PWM_Start+0x188>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d004      	beq.n	800453a <HAL_TIM_PWM_Start+0x136>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a16      	ldr	r2, [pc, #88]	@ (8004590 <HAL_TIM_PWM_Start+0x18c>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d111      	bne.n	800455e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f003 0307 	and.w	r3, r3, #7
 8004544:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2b06      	cmp	r3, #6
 800454a:	d010      	beq.n	800456e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f042 0201 	orr.w	r2, r2, #1
 800455a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800455c:	e007      	b.n	800456e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f042 0201 	orr.w	r2, r2, #1
 800456c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	40010000 	.word	0x40010000
 800457c:	40010400 	.word	0x40010400
 8004580:	40000400 	.word	0x40000400
 8004584:	40000800 	.word	0x40000800
 8004588:	40000c00 	.word	0x40000c00
 800458c:	40014000 	.word	0x40014000
 8004590:	40001800 	.word	0x40001800

08004594 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2200      	movs	r2, #0
 80045a4:	6839      	ldr	r1, [r7, #0]
 80045a6:	4618      	mov	r0, r3
 80045a8:	f000 fba4 	bl	8004cf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a2e      	ldr	r2, [pc, #184]	@ (800466c <HAL_TIM_PWM_Stop+0xd8>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d004      	beq.n	80045c0 <HAL_TIM_PWM_Stop+0x2c>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004670 <HAL_TIM_PWM_Stop+0xdc>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d101      	bne.n	80045c4 <HAL_TIM_PWM_Stop+0x30>
 80045c0:	2301      	movs	r3, #1
 80045c2:	e000      	b.n	80045c6 <HAL_TIM_PWM_Stop+0x32>
 80045c4:	2300      	movs	r3, #0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d017      	beq.n	80045fa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6a1a      	ldr	r2, [r3, #32]
 80045d0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80045d4:	4013      	ands	r3, r2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d10f      	bne.n	80045fa <HAL_TIM_PWM_Stop+0x66>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6a1a      	ldr	r2, [r3, #32]
 80045e0:	f240 4344 	movw	r3, #1092	@ 0x444
 80045e4:	4013      	ands	r3, r2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d107      	bne.n	80045fa <HAL_TIM_PWM_Stop+0x66>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	6a1a      	ldr	r2, [r3, #32]
 8004600:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004604:	4013      	ands	r3, r2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d10f      	bne.n	800462a <HAL_TIM_PWM_Stop+0x96>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	6a1a      	ldr	r2, [r3, #32]
 8004610:	f240 4344 	movw	r3, #1092	@ 0x444
 8004614:	4013      	ands	r3, r2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d107      	bne.n	800462a <HAL_TIM_PWM_Stop+0x96>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f022 0201 	bic.w	r2, r2, #1
 8004628:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d104      	bne.n	800463a <HAL_TIM_PWM_Stop+0xa6>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004638:	e013      	b.n	8004662 <HAL_TIM_PWM_Stop+0xce>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b04      	cmp	r3, #4
 800463e:	d104      	bne.n	800464a <HAL_TIM_PWM_Stop+0xb6>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004648:	e00b      	b.n	8004662 <HAL_TIM_PWM_Stop+0xce>
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b08      	cmp	r3, #8
 800464e:	d104      	bne.n	800465a <HAL_TIM_PWM_Stop+0xc6>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004658:	e003      	b.n	8004662 <HAL_TIM_PWM_Stop+0xce>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004662:	2300      	movs	r3, #0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3708      	adds	r7, #8
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40010000 	.word	0x40010000
 8004670:	40010400 	.word	0x40010400

08004674 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004680:	2300      	movs	r3, #0
 8004682:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800468a:	2b01      	cmp	r3, #1
 800468c:	d101      	bne.n	8004692 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800468e:	2302      	movs	r3, #2
 8004690:	e0ae      	b.n	80047f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2201      	movs	r2, #1
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2b0c      	cmp	r3, #12
 800469e:	f200 809f 	bhi.w	80047e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80046a2:	a201      	add	r2, pc, #4	@ (adr r2, 80046a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80046a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a8:	080046dd 	.word	0x080046dd
 80046ac:	080047e1 	.word	0x080047e1
 80046b0:	080047e1 	.word	0x080047e1
 80046b4:	080047e1 	.word	0x080047e1
 80046b8:	0800471d 	.word	0x0800471d
 80046bc:	080047e1 	.word	0x080047e1
 80046c0:	080047e1 	.word	0x080047e1
 80046c4:	080047e1 	.word	0x080047e1
 80046c8:	0800475f 	.word	0x0800475f
 80046cc:	080047e1 	.word	0x080047e1
 80046d0:	080047e1 	.word	0x080047e1
 80046d4:	080047e1 	.word	0x080047e1
 80046d8:	0800479f 	.word	0x0800479f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68b9      	ldr	r1, [r7, #8]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 f956 	bl	8004994 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	699a      	ldr	r2, [r3, #24]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f042 0208 	orr.w	r2, r2, #8
 80046f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699a      	ldr	r2, [r3, #24]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0204 	bic.w	r2, r2, #4
 8004706:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	6999      	ldr	r1, [r3, #24]
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	691a      	ldr	r2, [r3, #16]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	619a      	str	r2, [r3, #24]
      break;
 800471a:	e064      	b.n	80047e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68b9      	ldr	r1, [r7, #8]
 8004722:	4618      	mov	r0, r3
 8004724:	f000 f9a6 	bl	8004a74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	699a      	ldr	r2, [r3, #24]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004736:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	699a      	ldr	r2, [r3, #24]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004746:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	6999      	ldr	r1, [r3, #24]
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	021a      	lsls	r2, r3, #8
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	430a      	orrs	r2, r1
 800475a:	619a      	str	r2, [r3, #24]
      break;
 800475c:	e043      	b.n	80047e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	68b9      	ldr	r1, [r7, #8]
 8004764:	4618      	mov	r0, r3
 8004766:	f000 f9fb 	bl	8004b60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	69da      	ldr	r2, [r3, #28]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f042 0208 	orr.w	r2, r2, #8
 8004778:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	69da      	ldr	r2, [r3, #28]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f022 0204 	bic.w	r2, r2, #4
 8004788:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	69d9      	ldr	r1, [r3, #28]
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	691a      	ldr	r2, [r3, #16]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	430a      	orrs	r2, r1
 800479a:	61da      	str	r2, [r3, #28]
      break;
 800479c:	e023      	b.n	80047e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68b9      	ldr	r1, [r7, #8]
 80047a4:	4618      	mov	r0, r3
 80047a6:	f000 fa4f 	bl	8004c48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	69da      	ldr	r2, [r3, #28]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	69da      	ldr	r2, [r3, #28]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	69d9      	ldr	r1, [r3, #28]
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	021a      	lsls	r2, r3, #8
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	430a      	orrs	r2, r1
 80047dc:	61da      	str	r2, [r3, #28]
      break;
 80047de:	e002      	b.n	80047e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	75fb      	strb	r3, [r7, #23]
      break;
 80047e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3718      	adds	r7, #24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004808:	2b01      	cmp	r3, #1
 800480a:	d101      	bne.n	8004810 <HAL_TIM_GenerateEvent+0x18>
 800480c:	2302      	movs	r3, #2
 800480e:	e014      	b.n	800483a <HAL_TIM_GenerateEvent+0x42>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	4618      	mov	r0, r3
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
	...

08004848 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a43      	ldr	r2, [pc, #268]	@ (8004968 <TIM_Base_SetConfig+0x120>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d013      	beq.n	8004888 <TIM_Base_SetConfig+0x40>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004866:	d00f      	beq.n	8004888 <TIM_Base_SetConfig+0x40>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a40      	ldr	r2, [pc, #256]	@ (800496c <TIM_Base_SetConfig+0x124>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d00b      	beq.n	8004888 <TIM_Base_SetConfig+0x40>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a3f      	ldr	r2, [pc, #252]	@ (8004970 <TIM_Base_SetConfig+0x128>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d007      	beq.n	8004888 <TIM_Base_SetConfig+0x40>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a3e      	ldr	r2, [pc, #248]	@ (8004974 <TIM_Base_SetConfig+0x12c>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d003      	beq.n	8004888 <TIM_Base_SetConfig+0x40>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a3d      	ldr	r2, [pc, #244]	@ (8004978 <TIM_Base_SetConfig+0x130>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d108      	bne.n	800489a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800488e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a32      	ldr	r2, [pc, #200]	@ (8004968 <TIM_Base_SetConfig+0x120>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d02b      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a8:	d027      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a2f      	ldr	r2, [pc, #188]	@ (800496c <TIM_Base_SetConfig+0x124>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d023      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a2e      	ldr	r2, [pc, #184]	@ (8004970 <TIM_Base_SetConfig+0x128>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d01f      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a2d      	ldr	r2, [pc, #180]	@ (8004974 <TIM_Base_SetConfig+0x12c>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d01b      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004978 <TIM_Base_SetConfig+0x130>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d017      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a2b      	ldr	r2, [pc, #172]	@ (800497c <TIM_Base_SetConfig+0x134>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d013      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004980 <TIM_Base_SetConfig+0x138>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d00f      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a29      	ldr	r2, [pc, #164]	@ (8004984 <TIM_Base_SetConfig+0x13c>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d00b      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a28      	ldr	r2, [pc, #160]	@ (8004988 <TIM_Base_SetConfig+0x140>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d007      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a27      	ldr	r2, [pc, #156]	@ (800498c <TIM_Base_SetConfig+0x144>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d003      	beq.n	80048fa <TIM_Base_SetConfig+0xb2>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a26      	ldr	r2, [pc, #152]	@ (8004990 <TIM_Base_SetConfig+0x148>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d108      	bne.n	800490c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004900:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	4313      	orrs	r3, r2
 800490a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a0e      	ldr	r2, [pc, #56]	@ (8004968 <TIM_Base_SetConfig+0x120>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d003      	beq.n	800493a <TIM_Base_SetConfig+0xf2>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a10      	ldr	r2, [pc, #64]	@ (8004978 <TIM_Base_SetConfig+0x130>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d103      	bne.n	8004942 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	691a      	ldr	r2, [r3, #16]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f043 0204 	orr.w	r2, r3, #4
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	601a      	str	r2, [r3, #0]
}
 800495a:	bf00      	nop
 800495c:	3714      	adds	r7, #20
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	40010000 	.word	0x40010000
 800496c:	40000400 	.word	0x40000400
 8004970:	40000800 	.word	0x40000800
 8004974:	40000c00 	.word	0x40000c00
 8004978:	40010400 	.word	0x40010400
 800497c:	40014000 	.word	0x40014000
 8004980:	40014400 	.word	0x40014400
 8004984:	40014800 	.word	0x40014800
 8004988:	40001800 	.word	0x40001800
 800498c:	40001c00 	.word	0x40001c00
 8004990:	40002000 	.word	0x40002000

08004994 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004994:	b480      	push	{r7}
 8004996:	b087      	sub	sp, #28
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	f023 0201 	bic.w	r2, r3, #1
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	699b      	ldr	r3, [r3, #24]
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f023 0303 	bic.w	r3, r3, #3
 80049ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f023 0302 	bic.w	r3, r3, #2
 80049dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	697a      	ldr	r2, [r7, #20]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a20      	ldr	r2, [pc, #128]	@ (8004a6c <TIM_OC1_SetConfig+0xd8>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d003      	beq.n	80049f8 <TIM_OC1_SetConfig+0x64>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a1f      	ldr	r2, [pc, #124]	@ (8004a70 <TIM_OC1_SetConfig+0xdc>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d10c      	bne.n	8004a12 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	f023 0308 	bic.w	r3, r3, #8
 80049fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	f023 0304 	bic.w	r3, r3, #4
 8004a10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a15      	ldr	r2, [pc, #84]	@ (8004a6c <TIM_OC1_SetConfig+0xd8>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d003      	beq.n	8004a22 <TIM_OC1_SetConfig+0x8e>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a14      	ldr	r2, [pc, #80]	@ (8004a70 <TIM_OC1_SetConfig+0xdc>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d111      	bne.n	8004a46 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	621a      	str	r2, [r3, #32]
}
 8004a60:	bf00      	nop
 8004a62:	371c      	adds	r7, #28
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	40010000 	.word	0x40010000
 8004a70:	40010400 	.word	0x40010400

08004a74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b087      	sub	sp, #28
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a1b      	ldr	r3, [r3, #32]
 8004a88:	f023 0210 	bic.w	r2, r3, #16
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	021b      	lsls	r3, r3, #8
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f023 0320 	bic.w	r3, r3, #32
 8004abe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	011b      	lsls	r3, r3, #4
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a22      	ldr	r2, [pc, #136]	@ (8004b58 <TIM_OC2_SetConfig+0xe4>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d003      	beq.n	8004adc <TIM_OC2_SetConfig+0x68>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a21      	ldr	r2, [pc, #132]	@ (8004b5c <TIM_OC2_SetConfig+0xe8>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d10d      	bne.n	8004af8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ae2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	011b      	lsls	r3, r3, #4
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004af6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a17      	ldr	r2, [pc, #92]	@ (8004b58 <TIM_OC2_SetConfig+0xe4>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d003      	beq.n	8004b08 <TIM_OC2_SetConfig+0x94>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a16      	ldr	r2, [pc, #88]	@ (8004b5c <TIM_OC2_SetConfig+0xe8>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d113      	bne.n	8004b30 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	695b      	ldr	r3, [r3, #20]
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	693a      	ldr	r2, [r7, #16]
 8004b34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	68fa      	ldr	r2, [r7, #12]
 8004b3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	685a      	ldr	r2, [r3, #4]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	621a      	str	r2, [r3, #32]
}
 8004b4a:	bf00      	nop
 8004b4c:	371c      	adds	r7, #28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	40010000 	.word	0x40010000
 8004b5c:	40010400 	.word	0x40010400

08004b60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	69db      	ldr	r3, [r3, #28]
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f023 0303 	bic.w	r3, r3, #3
 8004b96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	021b      	lsls	r3, r3, #8
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a21      	ldr	r2, [pc, #132]	@ (8004c40 <TIM_OC3_SetConfig+0xe0>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d003      	beq.n	8004bc6 <TIM_OC3_SetConfig+0x66>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a20      	ldr	r2, [pc, #128]	@ (8004c44 <TIM_OC3_SetConfig+0xe4>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d10d      	bne.n	8004be2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	021b      	lsls	r3, r3, #8
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004be0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a16      	ldr	r2, [pc, #88]	@ (8004c40 <TIM_OC3_SetConfig+0xe0>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d003      	beq.n	8004bf2 <TIM_OC3_SetConfig+0x92>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a15      	ldr	r2, [pc, #84]	@ (8004c44 <TIM_OC3_SetConfig+0xe4>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d113      	bne.n	8004c1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	011b      	lsls	r3, r3, #4
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	621a      	str	r2, [r3, #32]
}
 8004c34:	bf00      	nop
 8004c36:	371c      	adds	r7, #28
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr
 8004c40:	40010000 	.word	0x40010000
 8004c44:	40010400 	.word	0x40010400

08004c48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b087      	sub	sp, #28
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a1b      	ldr	r3, [r3, #32]
 8004c5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	69db      	ldr	r3, [r3, #28]
 8004c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	021b      	lsls	r3, r3, #8
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	031b      	lsls	r3, r3, #12
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a12      	ldr	r2, [pc, #72]	@ (8004cec <TIM_OC4_SetConfig+0xa4>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d003      	beq.n	8004cb0 <TIM_OC4_SetConfig+0x68>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a11      	ldr	r2, [pc, #68]	@ (8004cf0 <TIM_OC4_SetConfig+0xa8>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d109      	bne.n	8004cc4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	695b      	ldr	r3, [r3, #20]
 8004cbc:	019b      	lsls	r3, r3, #6
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	621a      	str	r2, [r3, #32]
}
 8004cde:	bf00      	nop
 8004ce0:	371c      	adds	r7, #28
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	40010000 	.word	0x40010000
 8004cf0:	40010400 	.word	0x40010400

08004cf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b087      	sub	sp, #28
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	f003 031f 	and.w	r3, r3, #31
 8004d06:	2201      	movs	r2, #1
 8004d08:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6a1a      	ldr	r2, [r3, #32]
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	43db      	mvns	r3, r3
 8004d16:	401a      	ands	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a1a      	ldr	r2, [r3, #32]
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f003 031f 	and.w	r3, r3, #31
 8004d26:	6879      	ldr	r1, [r7, #4]
 8004d28:	fa01 f303 	lsl.w	r3, r1, r3
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	621a      	str	r2, [r3, #32]
}
 8004d32:	bf00      	nop
 8004d34:	371c      	adds	r7, #28
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
	...

08004d40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d101      	bne.n	8004d58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d54:	2302      	movs	r3, #2
 8004d56:	e05a      	b.n	8004e0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2202      	movs	r2, #2
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a21      	ldr	r2, [pc, #132]	@ (8004e1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d022      	beq.n	8004de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da4:	d01d      	beq.n	8004de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a1d      	ldr	r2, [pc, #116]	@ (8004e20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d018      	beq.n	8004de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a1b      	ldr	r2, [pc, #108]	@ (8004e24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d013      	beq.n	8004de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a1a      	ldr	r2, [pc, #104]	@ (8004e28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d00e      	beq.n	8004de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a18      	ldr	r2, [pc, #96]	@ (8004e2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d009      	beq.n	8004de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a17      	ldr	r2, [pc, #92]	@ (8004e30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d004      	beq.n	8004de2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a15      	ldr	r2, [pc, #84]	@ (8004e34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d10c      	bne.n	8004dfc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004de8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	68ba      	ldr	r2, [r7, #8]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3714      	adds	r7, #20
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	40010000 	.word	0x40010000
 8004e20:	40000400 	.word	0x40000400
 8004e24:	40000800 	.word	0x40000800
 8004e28:	40000c00 	.word	0x40000c00
 8004e2c:	40010400 	.word	0x40010400
 8004e30:	40014000 	.word	0x40014000
 8004e34:	40001800 	.word	0x40001800

08004e38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e042      	b.n	8004ed0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d106      	bne.n	8004e64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7fd f9ee 	bl	8002240 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2224      	movs	r2, #36	@ 0x24
 8004e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68da      	ldr	r2, [r3, #12]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 f973 	bl	8005168 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	691a      	ldr	r2, [r3, #16]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695a      	ldr	r2, [r3, #20]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ea0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68da      	ldr	r2, [r3, #12]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004eb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2220      	movs	r2, #32
 8004ec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3708      	adds	r7, #8
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b08a      	sub	sp, #40	@ 0x28
 8004edc:	af02      	add	r7, sp, #8
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	603b      	str	r3, [r7, #0]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b20      	cmp	r3, #32
 8004ef6:	d175      	bne.n	8004fe4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d002      	beq.n	8004f04 <HAL_UART_Transmit+0x2c>
 8004efe:	88fb      	ldrh	r3, [r7, #6]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d101      	bne.n	8004f08 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e06e      	b.n	8004fe6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2221      	movs	r2, #33	@ 0x21
 8004f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f16:	f7fd fa6b 	bl	80023f0 <HAL_GetTick>
 8004f1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	88fa      	ldrh	r2, [r7, #6]
 8004f20:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	88fa      	ldrh	r2, [r7, #6]
 8004f26:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f30:	d108      	bne.n	8004f44 <HAL_UART_Transmit+0x6c>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d104      	bne.n	8004f44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	61bb      	str	r3, [r7, #24]
 8004f42:	e003      	b.n	8004f4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f4c:	e02e      	b.n	8004fac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	2200      	movs	r2, #0
 8004f56:	2180      	movs	r1, #128	@ 0x80
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f000 f848 	bl	8004fee <UART_WaitOnFlagUntilTimeout>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d005      	beq.n	8004f70 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2220      	movs	r2, #32
 8004f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e03a      	b.n	8004fe6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10b      	bne.n	8004f8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	881b      	ldrh	r3, [r3, #0]
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	3302      	adds	r3, #2
 8004f8a:	61bb      	str	r3, [r7, #24]
 8004f8c:	e007      	b.n	8004f9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	781a      	ldrb	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	3b01      	subs	r3, #1
 8004fa6:	b29a      	uxth	r2, r3
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d1cb      	bne.n	8004f4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	2140      	movs	r1, #64	@ 0x40
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 f814 	bl	8004fee <UART_WaitOnFlagUntilTimeout>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d005      	beq.n	8004fd8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2220      	movs	r2, #32
 8004fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e006      	b.n	8004fe6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	e000      	b.n	8004fe6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004fe4:	2302      	movs	r3, #2
  }
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3720      	adds	r7, #32
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b086      	sub	sp, #24
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	60f8      	str	r0, [r7, #12]
 8004ff6:	60b9      	str	r1, [r7, #8]
 8004ff8:	603b      	str	r3, [r7, #0]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ffe:	e03b      	b.n	8005078 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005000:	6a3b      	ldr	r3, [r7, #32]
 8005002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005006:	d037      	beq.n	8005078 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005008:	f7fd f9f2 	bl	80023f0 <HAL_GetTick>
 800500c:	4602      	mov	r2, r0
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	6a3a      	ldr	r2, [r7, #32]
 8005014:	429a      	cmp	r2, r3
 8005016:	d302      	bcc.n	800501e <UART_WaitOnFlagUntilTimeout+0x30>
 8005018:	6a3b      	ldr	r3, [r7, #32]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d101      	bne.n	8005022 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e03a      	b.n	8005098 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	f003 0304 	and.w	r3, r3, #4
 800502c:	2b00      	cmp	r3, #0
 800502e:	d023      	beq.n	8005078 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2b80      	cmp	r3, #128	@ 0x80
 8005034:	d020      	beq.n	8005078 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	2b40      	cmp	r3, #64	@ 0x40
 800503a:	d01d      	beq.n	8005078 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 0308 	and.w	r3, r3, #8
 8005046:	2b08      	cmp	r3, #8
 8005048:	d116      	bne.n	8005078 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800504a:	2300      	movs	r3, #0
 800504c:	617b      	str	r3, [r7, #20]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	617b      	str	r3, [r7, #20]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	617b      	str	r3, [r7, #20]
 800505e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f000 f81d 	bl	80050a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2208      	movs	r2, #8
 800506a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e00f      	b.n	8005098 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	4013      	ands	r3, r2
 8005082:	68ba      	ldr	r2, [r7, #8]
 8005084:	429a      	cmp	r2, r3
 8005086:	bf0c      	ite	eq
 8005088:	2301      	moveq	r3, #1
 800508a:	2300      	movne	r3, #0
 800508c:	b2db      	uxtb	r3, r3
 800508e:	461a      	mov	r2, r3
 8005090:	79fb      	ldrb	r3, [r7, #7]
 8005092:	429a      	cmp	r2, r3
 8005094:	d0b4      	beq.n	8005000 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3718      	adds	r7, #24
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b095      	sub	sp, #84	@ 0x54
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	330c      	adds	r3, #12
 80050ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050b2:	e853 3f00 	ldrex	r3, [r3]
 80050b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	330c      	adds	r3, #12
 80050c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80050c8:	643a      	str	r2, [r7, #64]	@ 0x40
 80050ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050d0:	e841 2300 	strex	r3, r2, [r1]
 80050d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1e5      	bne.n	80050a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	3314      	adds	r3, #20
 80050e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e4:	6a3b      	ldr	r3, [r7, #32]
 80050e6:	e853 3f00 	ldrex	r3, [r3]
 80050ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	f023 0301 	bic.w	r3, r3, #1
 80050f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	3314      	adds	r3, #20
 80050fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005100:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005104:	e841 2300 	strex	r3, r2, [r1]
 8005108:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800510a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1e5      	bne.n	80050dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005114:	2b01      	cmp	r3, #1
 8005116:	d119      	bne.n	800514c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	330c      	adds	r3, #12
 800511e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	e853 3f00 	ldrex	r3, [r3]
 8005126:	60bb      	str	r3, [r7, #8]
   return(result);
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	f023 0310 	bic.w	r3, r3, #16
 800512e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	330c      	adds	r3, #12
 8005136:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005138:	61ba      	str	r2, [r7, #24]
 800513a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513c:	6979      	ldr	r1, [r7, #20]
 800513e:	69ba      	ldr	r2, [r7, #24]
 8005140:	e841 2300 	strex	r3, r2, [r1]
 8005144:	613b      	str	r3, [r7, #16]
   return(result);
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d1e5      	bne.n	8005118 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2220      	movs	r2, #32
 8005150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800515a:	bf00      	nop
 800515c:	3754      	adds	r7, #84	@ 0x54
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
	...

08005168 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005168:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800516c:	b0c0      	sub	sp, #256	@ 0x100
 800516e:	af00      	add	r7, sp, #0
 8005170:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005184:	68d9      	ldr	r1, [r3, #12]
 8005186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	ea40 0301 	orr.w	r3, r0, r1
 8005190:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005196:	689a      	ldr	r2, [r3, #8]
 8005198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	431a      	orrs	r2, r3
 80051a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	431a      	orrs	r2, r3
 80051a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80051b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80051c0:	f021 010c 	bic.w	r1, r1, #12
 80051c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051ce:	430b      	orrs	r3, r1
 80051d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	695b      	ldr	r3, [r3, #20]
 80051da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80051de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051e2:	6999      	ldr	r1, [r3, #24]
 80051e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	ea40 0301 	orr.w	r3, r0, r1
 80051ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	4b8f      	ldr	r3, [pc, #572]	@ (8005434 <UART_SetConfig+0x2cc>)
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d005      	beq.n	8005208 <UART_SetConfig+0xa0>
 80051fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	4b8d      	ldr	r3, [pc, #564]	@ (8005438 <UART_SetConfig+0x2d0>)
 8005204:	429a      	cmp	r2, r3
 8005206:	d104      	bne.n	8005212 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005208:	f7ff f898 	bl	800433c <HAL_RCC_GetPCLK2Freq>
 800520c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005210:	e003      	b.n	800521a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005212:	f7ff f87f 	bl	8004314 <HAL_RCC_GetPCLK1Freq>
 8005216:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800521a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800521e:	69db      	ldr	r3, [r3, #28]
 8005220:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005224:	f040 810c 	bne.w	8005440 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005228:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800522c:	2200      	movs	r2, #0
 800522e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005232:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005236:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800523a:	4622      	mov	r2, r4
 800523c:	462b      	mov	r3, r5
 800523e:	1891      	adds	r1, r2, r2
 8005240:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005242:	415b      	adcs	r3, r3
 8005244:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005246:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800524a:	4621      	mov	r1, r4
 800524c:	eb12 0801 	adds.w	r8, r2, r1
 8005250:	4629      	mov	r1, r5
 8005252:	eb43 0901 	adc.w	r9, r3, r1
 8005256:	f04f 0200 	mov.w	r2, #0
 800525a:	f04f 0300 	mov.w	r3, #0
 800525e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005262:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005266:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800526a:	4690      	mov	r8, r2
 800526c:	4699      	mov	r9, r3
 800526e:	4623      	mov	r3, r4
 8005270:	eb18 0303 	adds.w	r3, r8, r3
 8005274:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005278:	462b      	mov	r3, r5
 800527a:	eb49 0303 	adc.w	r3, r9, r3
 800527e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800528e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005292:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005296:	460b      	mov	r3, r1
 8005298:	18db      	adds	r3, r3, r3
 800529a:	653b      	str	r3, [r7, #80]	@ 0x50
 800529c:	4613      	mov	r3, r2
 800529e:	eb42 0303 	adc.w	r3, r2, r3
 80052a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80052a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80052a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80052ac:	f7fa fff8 	bl	80002a0 <__aeabi_uldivmod>
 80052b0:	4602      	mov	r2, r0
 80052b2:	460b      	mov	r3, r1
 80052b4:	4b61      	ldr	r3, [pc, #388]	@ (800543c <UART_SetConfig+0x2d4>)
 80052b6:	fba3 2302 	umull	r2, r3, r3, r2
 80052ba:	095b      	lsrs	r3, r3, #5
 80052bc:	011c      	lsls	r4, r3, #4
 80052be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052c2:	2200      	movs	r2, #0
 80052c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80052cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80052d0:	4642      	mov	r2, r8
 80052d2:	464b      	mov	r3, r9
 80052d4:	1891      	adds	r1, r2, r2
 80052d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80052d8:	415b      	adcs	r3, r3
 80052da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80052e0:	4641      	mov	r1, r8
 80052e2:	eb12 0a01 	adds.w	sl, r2, r1
 80052e6:	4649      	mov	r1, r9
 80052e8:	eb43 0b01 	adc.w	fp, r3, r1
 80052ec:	f04f 0200 	mov.w	r2, #0
 80052f0:	f04f 0300 	mov.w	r3, #0
 80052f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005300:	4692      	mov	sl, r2
 8005302:	469b      	mov	fp, r3
 8005304:	4643      	mov	r3, r8
 8005306:	eb1a 0303 	adds.w	r3, sl, r3
 800530a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800530e:	464b      	mov	r3, r9
 8005310:	eb4b 0303 	adc.w	r3, fp, r3
 8005314:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005324:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005328:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800532c:	460b      	mov	r3, r1
 800532e:	18db      	adds	r3, r3, r3
 8005330:	643b      	str	r3, [r7, #64]	@ 0x40
 8005332:	4613      	mov	r3, r2
 8005334:	eb42 0303 	adc.w	r3, r2, r3
 8005338:	647b      	str	r3, [r7, #68]	@ 0x44
 800533a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800533e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005342:	f7fa ffad 	bl	80002a0 <__aeabi_uldivmod>
 8005346:	4602      	mov	r2, r0
 8005348:	460b      	mov	r3, r1
 800534a:	4611      	mov	r1, r2
 800534c:	4b3b      	ldr	r3, [pc, #236]	@ (800543c <UART_SetConfig+0x2d4>)
 800534e:	fba3 2301 	umull	r2, r3, r3, r1
 8005352:	095b      	lsrs	r3, r3, #5
 8005354:	2264      	movs	r2, #100	@ 0x64
 8005356:	fb02 f303 	mul.w	r3, r2, r3
 800535a:	1acb      	subs	r3, r1, r3
 800535c:	00db      	lsls	r3, r3, #3
 800535e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005362:	4b36      	ldr	r3, [pc, #216]	@ (800543c <UART_SetConfig+0x2d4>)
 8005364:	fba3 2302 	umull	r2, r3, r3, r2
 8005368:	095b      	lsrs	r3, r3, #5
 800536a:	005b      	lsls	r3, r3, #1
 800536c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005370:	441c      	add	r4, r3
 8005372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005376:	2200      	movs	r2, #0
 8005378:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800537c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005380:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005384:	4642      	mov	r2, r8
 8005386:	464b      	mov	r3, r9
 8005388:	1891      	adds	r1, r2, r2
 800538a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800538c:	415b      	adcs	r3, r3
 800538e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005390:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005394:	4641      	mov	r1, r8
 8005396:	1851      	adds	r1, r2, r1
 8005398:	6339      	str	r1, [r7, #48]	@ 0x30
 800539a:	4649      	mov	r1, r9
 800539c:	414b      	adcs	r3, r1
 800539e:	637b      	str	r3, [r7, #52]	@ 0x34
 80053a0:	f04f 0200 	mov.w	r2, #0
 80053a4:	f04f 0300 	mov.w	r3, #0
 80053a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80053ac:	4659      	mov	r1, fp
 80053ae:	00cb      	lsls	r3, r1, #3
 80053b0:	4651      	mov	r1, sl
 80053b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053b6:	4651      	mov	r1, sl
 80053b8:	00ca      	lsls	r2, r1, #3
 80053ba:	4610      	mov	r0, r2
 80053bc:	4619      	mov	r1, r3
 80053be:	4603      	mov	r3, r0
 80053c0:	4642      	mov	r2, r8
 80053c2:	189b      	adds	r3, r3, r2
 80053c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053c8:	464b      	mov	r3, r9
 80053ca:	460a      	mov	r2, r1
 80053cc:	eb42 0303 	adc.w	r3, r2, r3
 80053d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80053e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80053e8:	460b      	mov	r3, r1
 80053ea:	18db      	adds	r3, r3, r3
 80053ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053ee:	4613      	mov	r3, r2
 80053f0:	eb42 0303 	adc.w	r3, r2, r3
 80053f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80053fe:	f7fa ff4f 	bl	80002a0 <__aeabi_uldivmod>
 8005402:	4602      	mov	r2, r0
 8005404:	460b      	mov	r3, r1
 8005406:	4b0d      	ldr	r3, [pc, #52]	@ (800543c <UART_SetConfig+0x2d4>)
 8005408:	fba3 1302 	umull	r1, r3, r3, r2
 800540c:	095b      	lsrs	r3, r3, #5
 800540e:	2164      	movs	r1, #100	@ 0x64
 8005410:	fb01 f303 	mul.w	r3, r1, r3
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	00db      	lsls	r3, r3, #3
 8005418:	3332      	adds	r3, #50	@ 0x32
 800541a:	4a08      	ldr	r2, [pc, #32]	@ (800543c <UART_SetConfig+0x2d4>)
 800541c:	fba2 2303 	umull	r2, r3, r2, r3
 8005420:	095b      	lsrs	r3, r3, #5
 8005422:	f003 0207 	and.w	r2, r3, #7
 8005426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4422      	add	r2, r4
 800542e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005430:	e106      	b.n	8005640 <UART_SetConfig+0x4d8>
 8005432:	bf00      	nop
 8005434:	40011000 	.word	0x40011000
 8005438:	40011400 	.word	0x40011400
 800543c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005440:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005444:	2200      	movs	r2, #0
 8005446:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800544a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800544e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005452:	4642      	mov	r2, r8
 8005454:	464b      	mov	r3, r9
 8005456:	1891      	adds	r1, r2, r2
 8005458:	6239      	str	r1, [r7, #32]
 800545a:	415b      	adcs	r3, r3
 800545c:	627b      	str	r3, [r7, #36]	@ 0x24
 800545e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005462:	4641      	mov	r1, r8
 8005464:	1854      	adds	r4, r2, r1
 8005466:	4649      	mov	r1, r9
 8005468:	eb43 0501 	adc.w	r5, r3, r1
 800546c:	f04f 0200 	mov.w	r2, #0
 8005470:	f04f 0300 	mov.w	r3, #0
 8005474:	00eb      	lsls	r3, r5, #3
 8005476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800547a:	00e2      	lsls	r2, r4, #3
 800547c:	4614      	mov	r4, r2
 800547e:	461d      	mov	r5, r3
 8005480:	4643      	mov	r3, r8
 8005482:	18e3      	adds	r3, r4, r3
 8005484:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005488:	464b      	mov	r3, r9
 800548a:	eb45 0303 	adc.w	r3, r5, r3
 800548e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800549e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80054a2:	f04f 0200 	mov.w	r2, #0
 80054a6:	f04f 0300 	mov.w	r3, #0
 80054aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80054ae:	4629      	mov	r1, r5
 80054b0:	008b      	lsls	r3, r1, #2
 80054b2:	4621      	mov	r1, r4
 80054b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054b8:	4621      	mov	r1, r4
 80054ba:	008a      	lsls	r2, r1, #2
 80054bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80054c0:	f7fa feee 	bl	80002a0 <__aeabi_uldivmod>
 80054c4:	4602      	mov	r2, r0
 80054c6:	460b      	mov	r3, r1
 80054c8:	4b60      	ldr	r3, [pc, #384]	@ (800564c <UART_SetConfig+0x4e4>)
 80054ca:	fba3 2302 	umull	r2, r3, r3, r2
 80054ce:	095b      	lsrs	r3, r3, #5
 80054d0:	011c      	lsls	r4, r3, #4
 80054d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054d6:	2200      	movs	r2, #0
 80054d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80054dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80054e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80054e4:	4642      	mov	r2, r8
 80054e6:	464b      	mov	r3, r9
 80054e8:	1891      	adds	r1, r2, r2
 80054ea:	61b9      	str	r1, [r7, #24]
 80054ec:	415b      	adcs	r3, r3
 80054ee:	61fb      	str	r3, [r7, #28]
 80054f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054f4:	4641      	mov	r1, r8
 80054f6:	1851      	adds	r1, r2, r1
 80054f8:	6139      	str	r1, [r7, #16]
 80054fa:	4649      	mov	r1, r9
 80054fc:	414b      	adcs	r3, r1
 80054fe:	617b      	str	r3, [r7, #20]
 8005500:	f04f 0200 	mov.w	r2, #0
 8005504:	f04f 0300 	mov.w	r3, #0
 8005508:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800550c:	4659      	mov	r1, fp
 800550e:	00cb      	lsls	r3, r1, #3
 8005510:	4651      	mov	r1, sl
 8005512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005516:	4651      	mov	r1, sl
 8005518:	00ca      	lsls	r2, r1, #3
 800551a:	4610      	mov	r0, r2
 800551c:	4619      	mov	r1, r3
 800551e:	4603      	mov	r3, r0
 8005520:	4642      	mov	r2, r8
 8005522:	189b      	adds	r3, r3, r2
 8005524:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005528:	464b      	mov	r3, r9
 800552a:	460a      	mov	r2, r1
 800552c:	eb42 0303 	adc.w	r3, r2, r3
 8005530:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800553e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005540:	f04f 0200 	mov.w	r2, #0
 8005544:	f04f 0300 	mov.w	r3, #0
 8005548:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800554c:	4649      	mov	r1, r9
 800554e:	008b      	lsls	r3, r1, #2
 8005550:	4641      	mov	r1, r8
 8005552:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005556:	4641      	mov	r1, r8
 8005558:	008a      	lsls	r2, r1, #2
 800555a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800555e:	f7fa fe9f 	bl	80002a0 <__aeabi_uldivmod>
 8005562:	4602      	mov	r2, r0
 8005564:	460b      	mov	r3, r1
 8005566:	4611      	mov	r1, r2
 8005568:	4b38      	ldr	r3, [pc, #224]	@ (800564c <UART_SetConfig+0x4e4>)
 800556a:	fba3 2301 	umull	r2, r3, r3, r1
 800556e:	095b      	lsrs	r3, r3, #5
 8005570:	2264      	movs	r2, #100	@ 0x64
 8005572:	fb02 f303 	mul.w	r3, r2, r3
 8005576:	1acb      	subs	r3, r1, r3
 8005578:	011b      	lsls	r3, r3, #4
 800557a:	3332      	adds	r3, #50	@ 0x32
 800557c:	4a33      	ldr	r2, [pc, #204]	@ (800564c <UART_SetConfig+0x4e4>)
 800557e:	fba2 2303 	umull	r2, r3, r2, r3
 8005582:	095b      	lsrs	r3, r3, #5
 8005584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005588:	441c      	add	r4, r3
 800558a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800558e:	2200      	movs	r2, #0
 8005590:	673b      	str	r3, [r7, #112]	@ 0x70
 8005592:	677a      	str	r2, [r7, #116]	@ 0x74
 8005594:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005598:	4642      	mov	r2, r8
 800559a:	464b      	mov	r3, r9
 800559c:	1891      	adds	r1, r2, r2
 800559e:	60b9      	str	r1, [r7, #8]
 80055a0:	415b      	adcs	r3, r3
 80055a2:	60fb      	str	r3, [r7, #12]
 80055a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80055a8:	4641      	mov	r1, r8
 80055aa:	1851      	adds	r1, r2, r1
 80055ac:	6039      	str	r1, [r7, #0]
 80055ae:	4649      	mov	r1, r9
 80055b0:	414b      	adcs	r3, r1
 80055b2:	607b      	str	r3, [r7, #4]
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80055c0:	4659      	mov	r1, fp
 80055c2:	00cb      	lsls	r3, r1, #3
 80055c4:	4651      	mov	r1, sl
 80055c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055ca:	4651      	mov	r1, sl
 80055cc:	00ca      	lsls	r2, r1, #3
 80055ce:	4610      	mov	r0, r2
 80055d0:	4619      	mov	r1, r3
 80055d2:	4603      	mov	r3, r0
 80055d4:	4642      	mov	r2, r8
 80055d6:	189b      	adds	r3, r3, r2
 80055d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055da:	464b      	mov	r3, r9
 80055dc:	460a      	mov	r2, r1
 80055de:	eb42 0303 	adc.w	r3, r2, r3
 80055e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80055ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80055f0:	f04f 0200 	mov.w	r2, #0
 80055f4:	f04f 0300 	mov.w	r3, #0
 80055f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80055fc:	4649      	mov	r1, r9
 80055fe:	008b      	lsls	r3, r1, #2
 8005600:	4641      	mov	r1, r8
 8005602:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005606:	4641      	mov	r1, r8
 8005608:	008a      	lsls	r2, r1, #2
 800560a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800560e:	f7fa fe47 	bl	80002a0 <__aeabi_uldivmod>
 8005612:	4602      	mov	r2, r0
 8005614:	460b      	mov	r3, r1
 8005616:	4b0d      	ldr	r3, [pc, #52]	@ (800564c <UART_SetConfig+0x4e4>)
 8005618:	fba3 1302 	umull	r1, r3, r3, r2
 800561c:	095b      	lsrs	r3, r3, #5
 800561e:	2164      	movs	r1, #100	@ 0x64
 8005620:	fb01 f303 	mul.w	r3, r1, r3
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	011b      	lsls	r3, r3, #4
 8005628:	3332      	adds	r3, #50	@ 0x32
 800562a:	4a08      	ldr	r2, [pc, #32]	@ (800564c <UART_SetConfig+0x4e4>)
 800562c:	fba2 2303 	umull	r2, r3, r2, r3
 8005630:	095b      	lsrs	r3, r3, #5
 8005632:	f003 020f 	and.w	r2, r3, #15
 8005636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4422      	add	r2, r4
 800563e:	609a      	str	r2, [r3, #8]
}
 8005640:	bf00      	nop
 8005642:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005646:	46bd      	mov	sp, r7
 8005648:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800564c:	51eb851f 	.word	0x51eb851f

08005650 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	4603      	mov	r3, r0
 8005658:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800565a:	2300      	movs	r3, #0
 800565c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800565e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005662:	2b84      	cmp	r3, #132	@ 0x84
 8005664:	d005      	beq.n	8005672 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005666:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	4413      	add	r3, r2
 800566e:	3303      	adds	r3, #3
 8005670:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005672:	68fb      	ldr	r3, [r7, #12]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005684:	f000 fff8 	bl	8006678 <vTaskStartScheduler>
  
  return osOK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	4618      	mov	r0, r3
 800568c:	bd80      	pop	{r7, pc}

0800568e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800568e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005690:	b089      	sub	sp, #36	@ 0x24
 8005692:	af04      	add	r7, sp, #16
 8005694:	6078      	str	r0, [r7, #4]
 8005696:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d020      	beq.n	80056e2 <osThreadCreate+0x54>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	699b      	ldr	r3, [r3, #24]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d01c      	beq.n	80056e2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685c      	ldr	r4, [r3, #4]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	691e      	ldr	r6, [r3, #16]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff ffc8 	bl	8005650 <makeFreeRtosPriority>
 80056c0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	695b      	ldr	r3, [r3, #20]
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056ca:	9202      	str	r2, [sp, #8]
 80056cc:	9301      	str	r3, [sp, #4]
 80056ce:	9100      	str	r1, [sp, #0]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	4632      	mov	r2, r6
 80056d4:	4629      	mov	r1, r5
 80056d6:	4620      	mov	r0, r4
 80056d8:	f000 fe00 	bl	80062dc <xTaskCreateStatic>
 80056dc:	4603      	mov	r3, r0
 80056de:	60fb      	str	r3, [r7, #12]
 80056e0:	e01c      	b.n	800571c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685c      	ldr	r4, [r3, #4]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056ee:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7ff ffaa 	bl	8005650 <makeFreeRtosPriority>
 80056fc:	4602      	mov	r2, r0
 80056fe:	f107 030c 	add.w	r3, r7, #12
 8005702:	9301      	str	r3, [sp, #4]
 8005704:	9200      	str	r2, [sp, #0]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	4632      	mov	r2, r6
 800570a:	4629      	mov	r1, r5
 800570c:	4620      	mov	r0, r4
 800570e:	f000 fe45 	bl	800639c <xTaskCreate>
 8005712:	4603      	mov	r3, r0
 8005714:	2b01      	cmp	r3, #1
 8005716:	d001      	beq.n	800571c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005718:	2300      	movs	r3, #0
 800571a:	e000      	b.n	800571e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800571c:	68fb      	ldr	r3, [r7, #12]
}
 800571e:	4618      	mov	r0, r3
 8005720:	3714      	adds	r7, #20
 8005722:	46bd      	mov	sp, r7
 8005724:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005726 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b084      	sub	sp, #16
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d001      	beq.n	800573c <osDelay+0x16>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	e000      	b.n	800573e <osDelay+0x18>
 800573c:	2301      	movs	r3, #1
 800573e:	4618      	mov	r0, r3
 8005740:	f000 ff64 	bl	800660c <vTaskDelay>
  
  return osOK;
 8005744:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005746:	4618      	mov	r0, r3
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800574e:	b480      	push	{r7}
 8005750:	b083      	sub	sp, #12
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f103 0208 	add.w	r2, r3, #8
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f04f 32ff 	mov.w	r2, #4294967295
 8005766:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f103 0208 	add.w	r2, r3, #8
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f103 0208 	add.w	r2, r3, #8
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005782:	bf00      	nop
 8005784:	370c      	adds	r7, #12
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr

0800578e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800578e:	b480      	push	{r7}
 8005790:	b083      	sub	sp, #12
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	689a      	ldr	r2, [r3, #8]
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	683a      	ldr	r2, [r7, #0]
 80057cc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	601a      	str	r2, [r3, #0]
}
 80057e4:	bf00      	nop
 80057e6:	3714      	adds	r7, #20
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005806:	d103      	bne.n	8005810 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	60fb      	str	r3, [r7, #12]
 800580e:	e00c      	b.n	800582a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	3308      	adds	r3, #8
 8005814:	60fb      	str	r3, [r7, #12]
 8005816:	e002      	b.n	800581e <vListInsert+0x2e>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	60fb      	str	r3, [r7, #12]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	429a      	cmp	r2, r3
 8005828:	d2f6      	bcs.n	8005818 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	685a      	ldr	r2, [r3, #4]
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	683a      	ldr	r2, [r7, #0]
 8005838:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	683a      	ldr	r2, [r7, #0]
 8005844:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	1c5a      	adds	r2, r3, #1
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	601a      	str	r2, [r3, #0]
}
 8005856:	bf00      	nop
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr

08005862 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005862:	b480      	push	{r7}
 8005864:	b085      	sub	sp, #20
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	6892      	ldr	r2, [r2, #8]
 8005878:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	6852      	ldr	r2, [r2, #4]
 8005882:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	429a      	cmp	r2, r3
 800588c:	d103      	bne.n	8005896 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	689a      	ldr	r2, [r3, #8]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2200      	movs	r2, #0
 800589a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	1e5a      	subs	r2, r3, #1
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3714      	adds	r7, #20
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
	...

080058b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d10b      	bne.n	80058e4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80058cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d0:	f383 8811 	msr	BASEPRI, r3
 80058d4:	f3bf 8f6f 	isb	sy
 80058d8:	f3bf 8f4f 	dsb	sy
 80058dc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80058de:	bf00      	nop
 80058e0:	bf00      	nop
 80058e2:	e7fd      	b.n	80058e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80058e4:	f001 fe28 	bl	8007538 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058f0:	68f9      	ldr	r1, [r7, #12]
 80058f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058f4:	fb01 f303 	mul.w	r3, r1, r3
 80058f8:	441a      	add	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005914:	3b01      	subs	r3, #1
 8005916:	68f9      	ldr	r1, [r7, #12]
 8005918:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800591a:	fb01 f303 	mul.w	r3, r1, r3
 800591e:	441a      	add	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	22ff      	movs	r2, #255	@ 0xff
 8005928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	22ff      	movs	r2, #255	@ 0xff
 8005930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d114      	bne.n	8005964 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d01a      	beq.n	8005978 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	3310      	adds	r3, #16
 8005946:	4618      	mov	r0, r3
 8005948:	f001 f8e0 	bl	8006b0c <xTaskRemoveFromEventList>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d012      	beq.n	8005978 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005952:	4b0d      	ldr	r3, [pc, #52]	@ (8005988 <xQueueGenericReset+0xd0>)
 8005954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005958:	601a      	str	r2, [r3, #0]
 800595a:	f3bf 8f4f 	dsb	sy
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	e009      	b.n	8005978 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	3310      	adds	r3, #16
 8005968:	4618      	mov	r0, r3
 800596a:	f7ff fef0 	bl	800574e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	3324      	adds	r3, #36	@ 0x24
 8005972:	4618      	mov	r0, r3
 8005974:	f7ff feeb 	bl	800574e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005978:	f001 fe10 	bl	800759c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800597c:	2301      	movs	r3, #1
}
 800597e:	4618      	mov	r0, r3
 8005980:	3710      	adds	r7, #16
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	e000ed04 	.word	0xe000ed04

0800598c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800598c:	b580      	push	{r7, lr}
 800598e:	b08a      	sub	sp, #40	@ 0x28
 8005990:	af02      	add	r7, sp, #8
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	4613      	mov	r3, r2
 8005998:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10b      	bne.n	80059b8 <xQueueGenericCreate+0x2c>
	__asm volatile
 80059a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059a4:	f383 8811 	msr	BASEPRI, r3
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	613b      	str	r3, [r7, #16]
}
 80059b2:	bf00      	nop
 80059b4:	bf00      	nop
 80059b6:	e7fd      	b.n	80059b4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	68ba      	ldr	r2, [r7, #8]
 80059bc:	fb02 f303 	mul.w	r3, r2, r3
 80059c0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	3348      	adds	r3, #72	@ 0x48
 80059c6:	4618      	mov	r0, r3
 80059c8:	f001 fe96 	bl	80076f8 <pvPortMalloc>
 80059cc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d011      	beq.n	80059f8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	3348      	adds	r3, #72	@ 0x48
 80059dc:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80059e6:	79fa      	ldrb	r2, [r7, #7]
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	4613      	mov	r3, r2
 80059ee:	697a      	ldr	r2, [r7, #20]
 80059f0:	68b9      	ldr	r1, [r7, #8]
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f000 f805 	bl	8005a02 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80059f8:	69bb      	ldr	r3, [r7, #24]
	}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3720      	adds	r7, #32
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}

08005a02 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005a02:	b580      	push	{r7, lr}
 8005a04:	b084      	sub	sp, #16
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	60f8      	str	r0, [r7, #12]
 8005a0a:	60b9      	str	r1, [r7, #8]
 8005a0c:	607a      	str	r2, [r7, #4]
 8005a0e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d103      	bne.n	8005a1e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	601a      	str	r2, [r3, #0]
 8005a1c:	e002      	b.n	8005a24 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	68ba      	ldr	r2, [r7, #8]
 8005a2e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005a30:	2101      	movs	r1, #1
 8005a32:	69b8      	ldr	r0, [r7, #24]
 8005a34:	f7ff ff40 	bl	80058b8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005a38:	bf00      	nop
 8005a3a:	3710      	adds	r7, #16
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b082      	sub	sp, #8
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00e      	beq.n	8005a6c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005a60:	2300      	movs	r3, #0
 8005a62:	2200      	movs	r2, #0
 8005a64:	2100      	movs	r1, #0
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f81c 	bl	8005aa4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005a6c:	bf00      	nop
 8005a6e:	3708      	adds	r7, #8
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b086      	sub	sp, #24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	617b      	str	r3, [r7, #20]
 8005a82:	2300      	movs	r3, #0
 8005a84:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005a86:	79fb      	ldrb	r3, [r7, #7]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	6939      	ldr	r1, [r7, #16]
 8005a8c:	6978      	ldr	r0, [r7, #20]
 8005a8e:	f7ff ff7d 	bl	800598c <xQueueGenericCreate>
 8005a92:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005a94:	68f8      	ldr	r0, [r7, #12]
 8005a96:	f7ff ffd3 	bl	8005a40 <prvInitialiseMutex>

		return xNewQueue;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
	}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3718      	adds	r7, #24
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b08e      	sub	sp, #56	@ 0x38
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
 8005ab0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10b      	bne.n	8005ad8 <xQueueGenericSend+0x34>
	__asm volatile
 8005ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac4:	f383 8811 	msr	BASEPRI, r3
 8005ac8:	f3bf 8f6f 	isb	sy
 8005acc:	f3bf 8f4f 	dsb	sy
 8005ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005ad2:	bf00      	nop
 8005ad4:	bf00      	nop
 8005ad6:	e7fd      	b.n	8005ad4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d103      	bne.n	8005ae6 <xQueueGenericSend+0x42>
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d101      	bne.n	8005aea <xQueueGenericSend+0x46>
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e000      	b.n	8005aec <xQueueGenericSend+0x48>
 8005aea:	2300      	movs	r3, #0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10b      	bne.n	8005b08 <xQueueGenericSend+0x64>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b02:	bf00      	nop
 8005b04:	bf00      	nop
 8005b06:	e7fd      	b.n	8005b04 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d103      	bne.n	8005b16 <xQueueGenericSend+0x72>
 8005b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d101      	bne.n	8005b1a <xQueueGenericSend+0x76>
 8005b16:	2301      	movs	r3, #1
 8005b18:	e000      	b.n	8005b1c <xQueueGenericSend+0x78>
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d10b      	bne.n	8005b38 <xQueueGenericSend+0x94>
	__asm volatile
 8005b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b24:	f383 8811 	msr	BASEPRI, r3
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	f3bf 8f4f 	dsb	sy
 8005b30:	623b      	str	r3, [r7, #32]
}
 8005b32:	bf00      	nop
 8005b34:	bf00      	nop
 8005b36:	e7fd      	b.n	8005b34 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b38:	f001 f9a8 	bl	8006e8c <xTaskGetSchedulerState>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d102      	bne.n	8005b48 <xQueueGenericSend+0xa4>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d101      	bne.n	8005b4c <xQueueGenericSend+0xa8>
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e000      	b.n	8005b4e <xQueueGenericSend+0xaa>
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d10b      	bne.n	8005b6a <xQueueGenericSend+0xc6>
	__asm volatile
 8005b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b56:	f383 8811 	msr	BASEPRI, r3
 8005b5a:	f3bf 8f6f 	isb	sy
 8005b5e:	f3bf 8f4f 	dsb	sy
 8005b62:	61fb      	str	r3, [r7, #28]
}
 8005b64:	bf00      	nop
 8005b66:	bf00      	nop
 8005b68:	e7fd      	b.n	8005b66 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b6a:	f001 fce5 	bl	8007538 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d302      	bcc.n	8005b80 <xQueueGenericSend+0xdc>
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b02      	cmp	r3, #2
 8005b7e:	d129      	bne.n	8005bd4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	68b9      	ldr	r1, [r7, #8]
 8005b84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b86:	f000 fa99 	bl	80060bc <prvCopyDataToQueue>
 8005b8a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d010      	beq.n	8005bb6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b96:	3324      	adds	r3, #36	@ 0x24
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f000 ffb7 	bl	8006b0c <xTaskRemoveFromEventList>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d013      	beq.n	8005bcc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005ba4:	4b3f      	ldr	r3, [pc, #252]	@ (8005ca4 <xQueueGenericSend+0x200>)
 8005ba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005baa:	601a      	str	r2, [r3, #0]
 8005bac:	f3bf 8f4f 	dsb	sy
 8005bb0:	f3bf 8f6f 	isb	sy
 8005bb4:	e00a      	b.n	8005bcc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d007      	beq.n	8005bcc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005bbc:	4b39      	ldr	r3, [pc, #228]	@ (8005ca4 <xQueueGenericSend+0x200>)
 8005bbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005bcc:	f001 fce6 	bl	800759c <vPortExitCritical>
				return pdPASS;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e063      	b.n	8005c9c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d103      	bne.n	8005be2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005bda:	f001 fcdf 	bl	800759c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005bde:	2300      	movs	r3, #0
 8005be0:	e05c      	b.n	8005c9c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d106      	bne.n	8005bf6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005be8:	f107 0314 	add.w	r3, r7, #20
 8005bec:	4618      	mov	r0, r3
 8005bee:	f000 fff1 	bl	8006bd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005bf6:	f001 fcd1 	bl	800759c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005bfa:	f000 fd9f 	bl	800673c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005bfe:	f001 fc9b 	bl	8007538 <vPortEnterCritical>
 8005c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c08:	b25b      	sxtb	r3, r3
 8005c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0e:	d103      	bne.n	8005c18 <xQueueGenericSend+0x174>
 8005c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c12:	2200      	movs	r2, #0
 8005c14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c1e:	b25b      	sxtb	r3, r3
 8005c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c24:	d103      	bne.n	8005c2e <xQueueGenericSend+0x18a>
 8005c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c2e:	f001 fcb5 	bl	800759c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c32:	1d3a      	adds	r2, r7, #4
 8005c34:	f107 0314 	add.w	r3, r7, #20
 8005c38:	4611      	mov	r1, r2
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f000 ffe0 	bl	8006c00 <xTaskCheckForTimeOut>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d124      	bne.n	8005c90 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005c46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c48:	f000 fb30 	bl	80062ac <prvIsQueueFull>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d018      	beq.n	8005c84 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c54:	3310      	adds	r3, #16
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	4611      	mov	r1, r2
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 ff30 	bl	8006ac0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005c60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c62:	f000 fabb 	bl	80061dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005c66:	f000 fd77 	bl	8006758 <xTaskResumeAll>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f47f af7c 	bne.w	8005b6a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005c72:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca4 <xQueueGenericSend+0x200>)
 8005c74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c78:	601a      	str	r2, [r3, #0]
 8005c7a:	f3bf 8f4f 	dsb	sy
 8005c7e:	f3bf 8f6f 	isb	sy
 8005c82:	e772      	b.n	8005b6a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005c84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c86:	f000 faa9 	bl	80061dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c8a:	f000 fd65 	bl	8006758 <xTaskResumeAll>
 8005c8e:	e76c      	b.n	8005b6a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005c90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c92:	f000 faa3 	bl	80061dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c96:	f000 fd5f 	bl	8006758 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005c9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3738      	adds	r7, #56	@ 0x38
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	e000ed04 	.word	0xe000ed04

08005ca8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08c      	sub	sp, #48	@ 0x30
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d10b      	bne.n	8005cda <xQueueReceive+0x32>
	__asm volatile
 8005cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc6:	f383 8811 	msr	BASEPRI, r3
 8005cca:	f3bf 8f6f 	isb	sy
 8005cce:	f3bf 8f4f 	dsb	sy
 8005cd2:	623b      	str	r3, [r7, #32]
}
 8005cd4:	bf00      	nop
 8005cd6:	bf00      	nop
 8005cd8:	e7fd      	b.n	8005cd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d103      	bne.n	8005ce8 <xQueueReceive+0x40>
 8005ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d101      	bne.n	8005cec <xQueueReceive+0x44>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e000      	b.n	8005cee <xQueueReceive+0x46>
 8005cec:	2300      	movs	r3, #0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10b      	bne.n	8005d0a <xQueueReceive+0x62>
	__asm volatile
 8005cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf6:	f383 8811 	msr	BASEPRI, r3
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	61fb      	str	r3, [r7, #28]
}
 8005d04:	bf00      	nop
 8005d06:	bf00      	nop
 8005d08:	e7fd      	b.n	8005d06 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d0a:	f001 f8bf 	bl	8006e8c <xTaskGetSchedulerState>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d102      	bne.n	8005d1a <xQueueReceive+0x72>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <xQueueReceive+0x76>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e000      	b.n	8005d20 <xQueueReceive+0x78>
 8005d1e:	2300      	movs	r3, #0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10b      	bne.n	8005d3c <xQueueReceive+0x94>
	__asm volatile
 8005d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d28:	f383 8811 	msr	BASEPRI, r3
 8005d2c:	f3bf 8f6f 	isb	sy
 8005d30:	f3bf 8f4f 	dsb	sy
 8005d34:	61bb      	str	r3, [r7, #24]
}
 8005d36:	bf00      	nop
 8005d38:	bf00      	nop
 8005d3a:	e7fd      	b.n	8005d38 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005d3c:	f001 fbfc 	bl	8007538 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d44:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d01f      	beq.n	8005d8c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d4c:	68b9      	ldr	r1, [r7, #8]
 8005d4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d50:	f000 fa1e 	bl	8006190 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d56:	1e5a      	subs	r2, r3, #1
 8005d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00f      	beq.n	8005d84 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d66:	3310      	adds	r3, #16
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f000 fecf 	bl	8006b0c <xTaskRemoveFromEventList>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d007      	beq.n	8005d84 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005d74:	4b3c      	ldr	r3, [pc, #240]	@ (8005e68 <xQueueReceive+0x1c0>)
 8005d76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d7a:	601a      	str	r2, [r3, #0]
 8005d7c:	f3bf 8f4f 	dsb	sy
 8005d80:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005d84:	f001 fc0a 	bl	800759c <vPortExitCritical>
				return pdPASS;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e069      	b.n	8005e60 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d103      	bne.n	8005d9a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005d92:	f001 fc03 	bl	800759c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005d96:	2300      	movs	r3, #0
 8005d98:	e062      	b.n	8005e60 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d106      	bne.n	8005dae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005da0:	f107 0310 	add.w	r3, r7, #16
 8005da4:	4618      	mov	r0, r3
 8005da6:	f000 ff15 	bl	8006bd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005daa:	2301      	movs	r3, #1
 8005dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005dae:	f001 fbf5 	bl	800759c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005db2:	f000 fcc3 	bl	800673c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005db6:	f001 fbbf 	bl	8007538 <vPortEnterCritical>
 8005dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005dc0:	b25b      	sxtb	r3, r3
 8005dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc6:	d103      	bne.n	8005dd0 <xQueueReceive+0x128>
 8005dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005dd6:	b25b      	sxtb	r3, r3
 8005dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ddc:	d103      	bne.n	8005de6 <xQueueReceive+0x13e>
 8005dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005de6:	f001 fbd9 	bl	800759c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005dea:	1d3a      	adds	r2, r7, #4
 8005dec:	f107 0310 	add.w	r3, r7, #16
 8005df0:	4611      	mov	r1, r2
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 ff04 	bl	8006c00 <xTaskCheckForTimeOut>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d123      	bne.n	8005e46 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005dfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e00:	f000 fa3e 	bl	8006280 <prvIsQueueEmpty>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d017      	beq.n	8005e3a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0c:	3324      	adds	r3, #36	@ 0x24
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	4611      	mov	r1, r2
 8005e12:	4618      	mov	r0, r3
 8005e14:	f000 fe54 	bl	8006ac0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005e18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e1a:	f000 f9df 	bl	80061dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005e1e:	f000 fc9b 	bl	8006758 <xTaskResumeAll>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d189      	bne.n	8005d3c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005e28:	4b0f      	ldr	r3, [pc, #60]	@ (8005e68 <xQueueReceive+0x1c0>)
 8005e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e2e:	601a      	str	r2, [r3, #0]
 8005e30:	f3bf 8f4f 	dsb	sy
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	e780      	b.n	8005d3c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005e3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e3c:	f000 f9ce 	bl	80061dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005e40:	f000 fc8a 	bl	8006758 <xTaskResumeAll>
 8005e44:	e77a      	b.n	8005d3c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005e46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e48:	f000 f9c8 	bl	80061dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e4c:	f000 fc84 	bl	8006758 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e52:	f000 fa15 	bl	8006280 <prvIsQueueEmpty>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	f43f af6f 	beq.w	8005d3c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005e5e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3730      	adds	r7, #48	@ 0x30
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	e000ed04 	.word	0xe000ed04

08005e6c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b08e      	sub	sp, #56	@ 0x38
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005e76:	2300      	movs	r3, #0
 8005e78:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10b      	bne.n	8005ea0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e8c:	f383 8811 	msr	BASEPRI, r3
 8005e90:	f3bf 8f6f 	isb	sy
 8005e94:	f3bf 8f4f 	dsb	sy
 8005e98:	623b      	str	r3, [r7, #32]
}
 8005e9a:	bf00      	nop
 8005e9c:	bf00      	nop
 8005e9e:	e7fd      	b.n	8005e9c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d00b      	beq.n	8005ec0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eac:	f383 8811 	msr	BASEPRI, r3
 8005eb0:	f3bf 8f6f 	isb	sy
 8005eb4:	f3bf 8f4f 	dsb	sy
 8005eb8:	61fb      	str	r3, [r7, #28]
}
 8005eba:	bf00      	nop
 8005ebc:	bf00      	nop
 8005ebe:	e7fd      	b.n	8005ebc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ec0:	f000 ffe4 	bl	8006e8c <xTaskGetSchedulerState>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d102      	bne.n	8005ed0 <xQueueSemaphoreTake+0x64>
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <xQueueSemaphoreTake+0x68>
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e000      	b.n	8005ed6 <xQueueSemaphoreTake+0x6a>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10b      	bne.n	8005ef2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ede:	f383 8811 	msr	BASEPRI, r3
 8005ee2:	f3bf 8f6f 	isb	sy
 8005ee6:	f3bf 8f4f 	dsb	sy
 8005eea:	61bb      	str	r3, [r7, #24]
}
 8005eec:	bf00      	nop
 8005eee:	bf00      	nop
 8005ef0:	e7fd      	b.n	8005eee <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ef2:	f001 fb21 	bl	8007538 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005efa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d024      	beq.n	8005f4c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f04:	1e5a      	subs	r2, r3, #1
 8005f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f08:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d104      	bne.n	8005f1c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005f12:	f001 f967 	bl	80071e4 <pvTaskIncrementMutexHeldCount>
 8005f16:	4602      	mov	r2, r0
 8005f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f1a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00f      	beq.n	8005f44 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f26:	3310      	adds	r3, #16
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f000 fdef 	bl	8006b0c <xTaskRemoveFromEventList>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d007      	beq.n	8005f44 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005f34:	4b54      	ldr	r3, [pc, #336]	@ (8006088 <xQueueSemaphoreTake+0x21c>)
 8005f36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f3a:	601a      	str	r2, [r3, #0]
 8005f3c:	f3bf 8f4f 	dsb	sy
 8005f40:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005f44:	f001 fb2a 	bl	800759c <vPortExitCritical>
				return pdPASS;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e098      	b.n	800607e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d112      	bne.n	8005f78 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00b      	beq.n	8005f70 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5c:	f383 8811 	msr	BASEPRI, r3
 8005f60:	f3bf 8f6f 	isb	sy
 8005f64:	f3bf 8f4f 	dsb	sy
 8005f68:	617b      	str	r3, [r7, #20]
}
 8005f6a:	bf00      	nop
 8005f6c:	bf00      	nop
 8005f6e:	e7fd      	b.n	8005f6c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005f70:	f001 fb14 	bl	800759c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005f74:	2300      	movs	r3, #0
 8005f76:	e082      	b.n	800607e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d106      	bne.n	8005f8c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f7e:	f107 030c 	add.w	r3, r7, #12
 8005f82:	4618      	mov	r0, r3
 8005f84:	f000 fe26 	bl	8006bd4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f8c:	f001 fb06 	bl	800759c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f90:	f000 fbd4 	bl	800673c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f94:	f001 fad0 	bl	8007538 <vPortEnterCritical>
 8005f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f9a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f9e:	b25b      	sxtb	r3, r3
 8005fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa4:	d103      	bne.n	8005fae <xQueueSemaphoreTake+0x142>
 8005fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fb4:	b25b      	sxtb	r3, r3
 8005fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fba:	d103      	bne.n	8005fc4 <xQueueSemaphoreTake+0x158>
 8005fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fc4:	f001 faea 	bl	800759c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005fc8:	463a      	mov	r2, r7
 8005fca:	f107 030c 	add.w	r3, r7, #12
 8005fce:	4611      	mov	r1, r2
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f000 fe15 	bl	8006c00 <xTaskCheckForTimeOut>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d132      	bne.n	8006042 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005fdc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005fde:	f000 f94f 	bl	8006280 <prvIsQueueEmpty>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d026      	beq.n	8006036 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d109      	bne.n	8006004 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005ff0:	f001 faa2 	bl	8007538 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f000 ff65 	bl	8006ec8 <xTaskPriorityInherit>
 8005ffe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006000:	f001 facc 	bl	800759c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006006:	3324      	adds	r3, #36	@ 0x24
 8006008:	683a      	ldr	r2, [r7, #0]
 800600a:	4611      	mov	r1, r2
 800600c:	4618      	mov	r0, r3
 800600e:	f000 fd57 	bl	8006ac0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006012:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006014:	f000 f8e2 	bl	80061dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006018:	f000 fb9e 	bl	8006758 <xTaskResumeAll>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	f47f af67 	bne.w	8005ef2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006024:	4b18      	ldr	r3, [pc, #96]	@ (8006088 <xQueueSemaphoreTake+0x21c>)
 8006026:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800602a:	601a      	str	r2, [r3, #0]
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	f3bf 8f6f 	isb	sy
 8006034:	e75d      	b.n	8005ef2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006036:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006038:	f000 f8d0 	bl	80061dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800603c:	f000 fb8c 	bl	8006758 <xTaskResumeAll>
 8006040:	e757      	b.n	8005ef2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006042:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006044:	f000 f8ca 	bl	80061dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006048:	f000 fb86 	bl	8006758 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800604c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800604e:	f000 f917 	bl	8006280 <prvIsQueueEmpty>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	f43f af4c 	beq.w	8005ef2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800605a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00d      	beq.n	800607c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006060:	f001 fa6a 	bl	8007538 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006064:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006066:	f000 f811 	bl	800608c <prvGetDisinheritPriorityAfterTimeout>
 800606a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800606c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006072:	4618      	mov	r0, r3
 8006074:	f001 f826 	bl	80070c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006078:	f001 fa90 	bl	800759c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800607c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800607e:	4618      	mov	r0, r3
 8006080:	3738      	adds	r7, #56	@ 0x38
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	e000ed04 	.word	0xe000ed04

0800608c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006098:	2b00      	cmp	r3, #0
 800609a:	d006      	beq.n	80060aa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f1c3 0307 	rsb	r3, r3, #7
 80060a6:	60fb      	str	r3, [r7, #12]
 80060a8:	e001      	b.n	80060ae <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80060aa:	2300      	movs	r3, #0
 80060ac:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80060ae:	68fb      	ldr	r3, [r7, #12]
	}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80060c8:	2300      	movs	r3, #0
 80060ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d10d      	bne.n	80060f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d14d      	bne.n	800617e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 ff64 	bl	8006fb4 <xTaskPriorityDisinherit>
 80060ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	609a      	str	r2, [r3, #8]
 80060f4:	e043      	b.n	800617e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d119      	bne.n	8006130 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6858      	ldr	r0, [r3, #4]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006104:	461a      	mov	r2, r3
 8006106:	68b9      	ldr	r1, [r7, #8]
 8006108:	f001 fed9 	bl	8007ebe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	685a      	ldr	r2, [r3, #4]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006114:	441a      	add	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	685a      	ldr	r2, [r3, #4]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	429a      	cmp	r2, r3
 8006124:	d32b      	bcc.n	800617e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	605a      	str	r2, [r3, #4]
 800612e:	e026      	b.n	800617e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	68d8      	ldr	r0, [r3, #12]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006138:	461a      	mov	r2, r3
 800613a:	68b9      	ldr	r1, [r7, #8]
 800613c:	f001 febf 	bl	8007ebe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	68da      	ldr	r2, [r3, #12]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006148:	425b      	negs	r3, r3
 800614a:	441a      	add	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	68da      	ldr	r2, [r3, #12]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	429a      	cmp	r2, r3
 800615a:	d207      	bcs.n	800616c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	689a      	ldr	r2, [r3, #8]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006164:	425b      	negs	r3, r3
 8006166:	441a      	add	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b02      	cmp	r3, #2
 8006170:	d105      	bne.n	800617e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d002      	beq.n	800617e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	3b01      	subs	r3, #1
 800617c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	1c5a      	adds	r2, r3, #1
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006186:	697b      	ldr	r3, [r7, #20]
}
 8006188:	4618      	mov	r0, r3
 800618a:	3718      	adds	r7, #24
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d018      	beq.n	80061d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	68da      	ldr	r2, [r3, #12]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061aa:	441a      	add	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	68da      	ldr	r2, [r3, #12]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d303      	bcc.n	80061c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68d9      	ldr	r1, [r3, #12]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061cc:	461a      	mov	r2, r3
 80061ce:	6838      	ldr	r0, [r7, #0]
 80061d0:	f001 fe75 	bl	8007ebe <memcpy>
	}
}
 80061d4:	bf00      	nop
 80061d6:	3708      	adds	r7, #8
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80061e4:	f001 f9a8 	bl	8007538 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80061f0:	e011      	b.n	8006216 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d012      	beq.n	8006220 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	3324      	adds	r3, #36	@ 0x24
 80061fe:	4618      	mov	r0, r3
 8006200:	f000 fc84 	bl	8006b0c <xTaskRemoveFromEventList>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d001      	beq.n	800620e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800620a:	f000 fd5d 	bl	8006cc8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800620e:	7bfb      	ldrb	r3, [r7, #15]
 8006210:	3b01      	subs	r3, #1
 8006212:	b2db      	uxtb	r3, r3
 8006214:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800621a:	2b00      	cmp	r3, #0
 800621c:	dce9      	bgt.n	80061f2 <prvUnlockQueue+0x16>
 800621e:	e000      	b.n	8006222 <prvUnlockQueue+0x46>
					break;
 8006220:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	22ff      	movs	r2, #255	@ 0xff
 8006226:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800622a:	f001 f9b7 	bl	800759c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800622e:	f001 f983 	bl	8007538 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006238:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800623a:	e011      	b.n	8006260 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	691b      	ldr	r3, [r3, #16]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d012      	beq.n	800626a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	3310      	adds	r3, #16
 8006248:	4618      	mov	r0, r3
 800624a:	f000 fc5f 	bl	8006b0c <xTaskRemoveFromEventList>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006254:	f000 fd38 	bl	8006cc8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006258:	7bbb      	ldrb	r3, [r7, #14]
 800625a:	3b01      	subs	r3, #1
 800625c:	b2db      	uxtb	r3, r3
 800625e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006260:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006264:	2b00      	cmp	r3, #0
 8006266:	dce9      	bgt.n	800623c <prvUnlockQueue+0x60>
 8006268:	e000      	b.n	800626c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800626a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	22ff      	movs	r2, #255	@ 0xff
 8006270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006274:	f001 f992 	bl	800759c <vPortExitCritical>
}
 8006278:	bf00      	nop
 800627a:	3710      	adds	r7, #16
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006288:	f001 f956 	bl	8007538 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006290:	2b00      	cmp	r3, #0
 8006292:	d102      	bne.n	800629a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006294:	2301      	movs	r3, #1
 8006296:	60fb      	str	r3, [r7, #12]
 8006298:	e001      	b.n	800629e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800629a:	2300      	movs	r3, #0
 800629c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800629e:	f001 f97d 	bl	800759c <vPortExitCritical>

	return xReturn;
 80062a2:	68fb      	ldr	r3, [r7, #12]
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3710      	adds	r7, #16
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80062b4:	f001 f940 	bl	8007538 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d102      	bne.n	80062ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80062c4:	2301      	movs	r3, #1
 80062c6:	60fb      	str	r3, [r7, #12]
 80062c8:	e001      	b.n	80062ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80062ca:	2300      	movs	r3, #0
 80062cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80062ce:	f001 f965 	bl	800759c <vPortExitCritical>

	return xReturn;
 80062d2:	68fb      	ldr	r3, [r7, #12]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b08e      	sub	sp, #56	@ 0x38
 80062e0:	af04      	add	r7, sp, #16
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
 80062e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80062ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10b      	bne.n	8006308 <xTaskCreateStatic+0x2c>
	__asm volatile
 80062f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f4:	f383 8811 	msr	BASEPRI, r3
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	f3bf 8f4f 	dsb	sy
 8006300:	623b      	str	r3, [r7, #32]
}
 8006302:	bf00      	nop
 8006304:	bf00      	nop
 8006306:	e7fd      	b.n	8006304 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10b      	bne.n	8006326 <xTaskCreateStatic+0x4a>
	__asm volatile
 800630e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006312:	f383 8811 	msr	BASEPRI, r3
 8006316:	f3bf 8f6f 	isb	sy
 800631a:	f3bf 8f4f 	dsb	sy
 800631e:	61fb      	str	r3, [r7, #28]
}
 8006320:	bf00      	nop
 8006322:	bf00      	nop
 8006324:	e7fd      	b.n	8006322 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006326:	2354      	movs	r3, #84	@ 0x54
 8006328:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	2b54      	cmp	r3, #84	@ 0x54
 800632e:	d00b      	beq.n	8006348 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006334:	f383 8811 	msr	BASEPRI, r3
 8006338:	f3bf 8f6f 	isb	sy
 800633c:	f3bf 8f4f 	dsb	sy
 8006340:	61bb      	str	r3, [r7, #24]
}
 8006342:	bf00      	nop
 8006344:	bf00      	nop
 8006346:	e7fd      	b.n	8006344 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006348:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800634a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800634c:	2b00      	cmp	r3, #0
 800634e:	d01e      	beq.n	800638e <xTaskCreateStatic+0xb2>
 8006350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006352:	2b00      	cmp	r3, #0
 8006354:	d01b      	beq.n	800638e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006358:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800635a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800635e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006362:	2202      	movs	r2, #2
 8006364:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006368:	2300      	movs	r3, #0
 800636a:	9303      	str	r3, [sp, #12]
 800636c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636e:	9302      	str	r3, [sp, #8]
 8006370:	f107 0314 	add.w	r3, r7, #20
 8006374:	9301      	str	r3, [sp, #4]
 8006376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	68b9      	ldr	r1, [r7, #8]
 8006380:	68f8      	ldr	r0, [r7, #12]
 8006382:	f000 f850 	bl	8006426 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006386:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006388:	f000 f8d6 	bl	8006538 <prvAddNewTaskToReadyList>
 800638c:	e001      	b.n	8006392 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800638e:	2300      	movs	r3, #0
 8006390:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006392:	697b      	ldr	r3, [r7, #20]
	}
 8006394:	4618      	mov	r0, r3
 8006396:	3728      	adds	r7, #40	@ 0x28
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}

0800639c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800639c:	b580      	push	{r7, lr}
 800639e:	b08c      	sub	sp, #48	@ 0x30
 80063a0:	af04      	add	r7, sp, #16
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	603b      	str	r3, [r7, #0]
 80063a8:	4613      	mov	r3, r2
 80063aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80063ac:	88fb      	ldrh	r3, [r7, #6]
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	4618      	mov	r0, r3
 80063b2:	f001 f9a1 	bl	80076f8 <pvPortMalloc>
 80063b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00e      	beq.n	80063dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80063be:	2054      	movs	r0, #84	@ 0x54
 80063c0:	f001 f99a 	bl	80076f8 <pvPortMalloc>
 80063c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d003      	beq.n	80063d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	697a      	ldr	r2, [r7, #20]
 80063d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80063d2:	e005      	b.n	80063e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80063d4:	6978      	ldr	r0, [r7, #20]
 80063d6:	f001 fa5d 	bl	8007894 <vPortFree>
 80063da:	e001      	b.n	80063e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80063dc:	2300      	movs	r3, #0
 80063de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d017      	beq.n	8006416 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80063ee:	88fa      	ldrh	r2, [r7, #6]
 80063f0:	2300      	movs	r3, #0
 80063f2:	9303      	str	r3, [sp, #12]
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	9302      	str	r3, [sp, #8]
 80063f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063fa:	9301      	str	r3, [sp, #4]
 80063fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	68b9      	ldr	r1, [r7, #8]
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f000 f80e 	bl	8006426 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800640a:	69f8      	ldr	r0, [r7, #28]
 800640c:	f000 f894 	bl	8006538 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006410:	2301      	movs	r3, #1
 8006412:	61bb      	str	r3, [r7, #24]
 8006414:	e002      	b.n	800641c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006416:	f04f 33ff 	mov.w	r3, #4294967295
 800641a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800641c:	69bb      	ldr	r3, [r7, #24]
	}
 800641e:	4618      	mov	r0, r3
 8006420:	3720      	adds	r7, #32
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b088      	sub	sp, #32
 800642a:	af00      	add	r7, sp, #0
 800642c:	60f8      	str	r0, [r7, #12]
 800642e:	60b9      	str	r1, [r7, #8]
 8006430:	607a      	str	r2, [r7, #4]
 8006432:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006436:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800643e:	3b01      	subs	r3, #1
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	4413      	add	r3, r2
 8006444:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	f023 0307 	bic.w	r3, r3, #7
 800644c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	f003 0307 	and.w	r3, r3, #7
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00b      	beq.n	8006470 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800645c:	f383 8811 	msr	BASEPRI, r3
 8006460:	f3bf 8f6f 	isb	sy
 8006464:	f3bf 8f4f 	dsb	sy
 8006468:	617b      	str	r3, [r7, #20]
}
 800646a:	bf00      	nop
 800646c:	bf00      	nop
 800646e:	e7fd      	b.n	800646c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d01f      	beq.n	80064b6 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006476:	2300      	movs	r3, #0
 8006478:	61fb      	str	r3, [r7, #28]
 800647a:	e012      	b.n	80064a2 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800647c:	68ba      	ldr	r2, [r7, #8]
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	4413      	add	r3, r2
 8006482:	7819      	ldrb	r1, [r3, #0]
 8006484:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	4413      	add	r3, r2
 800648a:	3334      	adds	r3, #52	@ 0x34
 800648c:	460a      	mov	r2, r1
 800648e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006490:	68ba      	ldr	r2, [r7, #8]
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	4413      	add	r3, r2
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d006      	beq.n	80064aa <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	3301      	adds	r3, #1
 80064a0:	61fb      	str	r3, [r7, #28]
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	2b0f      	cmp	r3, #15
 80064a6:	d9e9      	bls.n	800647c <prvInitialiseNewTask+0x56>
 80064a8:	e000      	b.n	80064ac <prvInitialiseNewTask+0x86>
			{
				break;
 80064aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80064ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80064b4:	e003      	b.n	80064be <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80064b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80064be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c0:	2b06      	cmp	r3, #6
 80064c2:	d901      	bls.n	80064c8 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80064c4:	2306      	movs	r3, #6
 80064c6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80064c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064cc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80064ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064d2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80064d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d6:	2200      	movs	r2, #0
 80064d8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80064da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064dc:	3304      	adds	r3, #4
 80064de:	4618      	mov	r0, r3
 80064e0:	f7ff f955 	bl	800578e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80064e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064e6:	3318      	adds	r3, #24
 80064e8:	4618      	mov	r0, r3
 80064ea:	f7ff f950 	bl	800578e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80064ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064f6:	f1c3 0207 	rsb	r2, r3, #7
 80064fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80064fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006500:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006502:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006506:	2200      	movs	r2, #0
 8006508:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800650a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650c:	2200      	movs	r2, #0
 800650e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006512:	683a      	ldr	r2, [r7, #0]
 8006514:	68f9      	ldr	r1, [r7, #12]
 8006516:	69b8      	ldr	r0, [r7, #24]
 8006518:	f000 fede 	bl	80072d8 <pxPortInitialiseStack>
 800651c:	4602      	mov	r2, r0
 800651e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006520:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006524:	2b00      	cmp	r3, #0
 8006526:	d002      	beq.n	800652e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800652a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800652c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800652e:	bf00      	nop
 8006530:	3720      	adds	r7, #32
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
	...

08006538 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b082      	sub	sp, #8
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006540:	f000 fffa 	bl	8007538 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006544:	4b2a      	ldr	r3, [pc, #168]	@ (80065f0 <prvAddNewTaskToReadyList+0xb8>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	3301      	adds	r3, #1
 800654a:	4a29      	ldr	r2, [pc, #164]	@ (80065f0 <prvAddNewTaskToReadyList+0xb8>)
 800654c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800654e:	4b29      	ldr	r3, [pc, #164]	@ (80065f4 <prvAddNewTaskToReadyList+0xbc>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d109      	bne.n	800656a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006556:	4a27      	ldr	r2, [pc, #156]	@ (80065f4 <prvAddNewTaskToReadyList+0xbc>)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800655c:	4b24      	ldr	r3, [pc, #144]	@ (80065f0 <prvAddNewTaskToReadyList+0xb8>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d110      	bne.n	8006586 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006564:	f000 fbd4 	bl	8006d10 <prvInitialiseTaskLists>
 8006568:	e00d      	b.n	8006586 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800656a:	4b23      	ldr	r3, [pc, #140]	@ (80065f8 <prvAddNewTaskToReadyList+0xc0>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d109      	bne.n	8006586 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006572:	4b20      	ldr	r3, [pc, #128]	@ (80065f4 <prvAddNewTaskToReadyList+0xbc>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800657c:	429a      	cmp	r2, r3
 800657e:	d802      	bhi.n	8006586 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006580:	4a1c      	ldr	r2, [pc, #112]	@ (80065f4 <prvAddNewTaskToReadyList+0xbc>)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006586:	4b1d      	ldr	r3, [pc, #116]	@ (80065fc <prvAddNewTaskToReadyList+0xc4>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3301      	adds	r3, #1
 800658c:	4a1b      	ldr	r2, [pc, #108]	@ (80065fc <prvAddNewTaskToReadyList+0xc4>)
 800658e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006594:	2201      	movs	r2, #1
 8006596:	409a      	lsls	r2, r3
 8006598:	4b19      	ldr	r3, [pc, #100]	@ (8006600 <prvAddNewTaskToReadyList+0xc8>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4313      	orrs	r3, r2
 800659e:	4a18      	ldr	r2, [pc, #96]	@ (8006600 <prvAddNewTaskToReadyList+0xc8>)
 80065a0:	6013      	str	r3, [r2, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065a6:	4613      	mov	r3, r2
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	4413      	add	r3, r2
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	4a15      	ldr	r2, [pc, #84]	@ (8006604 <prvAddNewTaskToReadyList+0xcc>)
 80065b0:	441a      	add	r2, r3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	3304      	adds	r3, #4
 80065b6:	4619      	mov	r1, r3
 80065b8:	4610      	mov	r0, r2
 80065ba:	f7ff f8f5 	bl	80057a8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80065be:	f000 ffed 	bl	800759c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80065c2:	4b0d      	ldr	r3, [pc, #52]	@ (80065f8 <prvAddNewTaskToReadyList+0xc0>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00e      	beq.n	80065e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80065ca:	4b0a      	ldr	r3, [pc, #40]	@ (80065f4 <prvAddNewTaskToReadyList+0xbc>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d207      	bcs.n	80065e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80065d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006608 <prvAddNewTaskToReadyList+0xd0>)
 80065da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065de:	601a      	str	r2, [r3, #0]
 80065e0:	f3bf 8f4f 	dsb	sy
 80065e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065e8:	bf00      	nop
 80065ea:	3708      	adds	r7, #8
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	200009d4 	.word	0x200009d4
 80065f4:	200008d4 	.word	0x200008d4
 80065f8:	200009e0 	.word	0x200009e0
 80065fc:	200009f0 	.word	0x200009f0
 8006600:	200009dc 	.word	0x200009dc
 8006604:	200008d8 	.word	0x200008d8
 8006608:	e000ed04 	.word	0xe000ed04

0800660c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006614:	2300      	movs	r3, #0
 8006616:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d018      	beq.n	8006650 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800661e:	4b14      	ldr	r3, [pc, #80]	@ (8006670 <vTaskDelay+0x64>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00b      	beq.n	800663e <vTaskDelay+0x32>
	__asm volatile
 8006626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800662a:	f383 8811 	msr	BASEPRI, r3
 800662e:	f3bf 8f6f 	isb	sy
 8006632:	f3bf 8f4f 	dsb	sy
 8006636:	60bb      	str	r3, [r7, #8]
}
 8006638:	bf00      	nop
 800663a:	bf00      	nop
 800663c:	e7fd      	b.n	800663a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800663e:	f000 f87d 	bl	800673c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006642:	2100      	movs	r1, #0
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f000 fde1 	bl	800720c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800664a:	f000 f885 	bl	8006758 <xTaskResumeAll>
 800664e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d107      	bne.n	8006666 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006656:	4b07      	ldr	r3, [pc, #28]	@ (8006674 <vTaskDelay+0x68>)
 8006658:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800665c:	601a      	str	r2, [r3, #0]
 800665e:	f3bf 8f4f 	dsb	sy
 8006662:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006666:	bf00      	nop
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	200009fc 	.word	0x200009fc
 8006674:	e000ed04 	.word	0xe000ed04

08006678 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b08a      	sub	sp, #40	@ 0x28
 800667c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800667e:	2300      	movs	r3, #0
 8006680:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006682:	2300      	movs	r3, #0
 8006684:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006686:	463a      	mov	r2, r7
 8006688:	1d39      	adds	r1, r7, #4
 800668a:	f107 0308 	add.w	r3, r7, #8
 800668e:	4618      	mov	r0, r3
 8006690:	f7f9 fff4 	bl	800067c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006694:	6839      	ldr	r1, [r7, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	68ba      	ldr	r2, [r7, #8]
 800669a:	9202      	str	r2, [sp, #8]
 800669c:	9301      	str	r3, [sp, #4]
 800669e:	2300      	movs	r3, #0
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	2300      	movs	r3, #0
 80066a4:	460a      	mov	r2, r1
 80066a6:	491f      	ldr	r1, [pc, #124]	@ (8006724 <vTaskStartScheduler+0xac>)
 80066a8:	481f      	ldr	r0, [pc, #124]	@ (8006728 <vTaskStartScheduler+0xb0>)
 80066aa:	f7ff fe17 	bl	80062dc <xTaskCreateStatic>
 80066ae:	4603      	mov	r3, r0
 80066b0:	4a1e      	ldr	r2, [pc, #120]	@ (800672c <vTaskStartScheduler+0xb4>)
 80066b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80066b4:	4b1d      	ldr	r3, [pc, #116]	@ (800672c <vTaskStartScheduler+0xb4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d002      	beq.n	80066c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80066bc:	2301      	movs	r3, #1
 80066be:	617b      	str	r3, [r7, #20]
 80066c0:	e001      	b.n	80066c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80066c2:	2300      	movs	r3, #0
 80066c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d116      	bne.n	80066fa <vTaskStartScheduler+0x82>
	__asm volatile
 80066cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d0:	f383 8811 	msr	BASEPRI, r3
 80066d4:	f3bf 8f6f 	isb	sy
 80066d8:	f3bf 8f4f 	dsb	sy
 80066dc:	613b      	str	r3, [r7, #16]
}
 80066de:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80066e0:	4b13      	ldr	r3, [pc, #76]	@ (8006730 <vTaskStartScheduler+0xb8>)
 80066e2:	f04f 32ff 	mov.w	r2, #4294967295
 80066e6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80066e8:	4b12      	ldr	r3, [pc, #72]	@ (8006734 <vTaskStartScheduler+0xbc>)
 80066ea:	2201      	movs	r2, #1
 80066ec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80066ee:	4b12      	ldr	r3, [pc, #72]	@ (8006738 <vTaskStartScheduler+0xc0>)
 80066f0:	2200      	movs	r2, #0
 80066f2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80066f4:	f000 fe7c 	bl	80073f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80066f8:	e00f      	b.n	800671a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006700:	d10b      	bne.n	800671a <vTaskStartScheduler+0xa2>
	__asm volatile
 8006702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	60fb      	str	r3, [r7, #12]
}
 8006714:	bf00      	nop
 8006716:	bf00      	nop
 8006718:	e7fd      	b.n	8006716 <vTaskStartScheduler+0x9e>
}
 800671a:	bf00      	nop
 800671c:	3718      	adds	r7, #24
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	08008f74 	.word	0x08008f74
 8006728:	08006ce1 	.word	0x08006ce1
 800672c:	200009f8 	.word	0x200009f8
 8006730:	200009f4 	.word	0x200009f4
 8006734:	200009e0 	.word	0x200009e0
 8006738:	200009d8 	.word	0x200009d8

0800673c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800673c:	b480      	push	{r7}
 800673e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006740:	4b04      	ldr	r3, [pc, #16]	@ (8006754 <vTaskSuspendAll+0x18>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	3301      	adds	r3, #1
 8006746:	4a03      	ldr	r2, [pc, #12]	@ (8006754 <vTaskSuspendAll+0x18>)
 8006748:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800674a:	bf00      	nop
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr
 8006754:	200009fc 	.word	0x200009fc

08006758 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800675e:	2300      	movs	r3, #0
 8006760:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006762:	2300      	movs	r3, #0
 8006764:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006766:	4b42      	ldr	r3, [pc, #264]	@ (8006870 <xTaskResumeAll+0x118>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d10b      	bne.n	8006786 <xTaskResumeAll+0x2e>
	__asm volatile
 800676e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006772:	f383 8811 	msr	BASEPRI, r3
 8006776:	f3bf 8f6f 	isb	sy
 800677a:	f3bf 8f4f 	dsb	sy
 800677e:	603b      	str	r3, [r7, #0]
}
 8006780:	bf00      	nop
 8006782:	bf00      	nop
 8006784:	e7fd      	b.n	8006782 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006786:	f000 fed7 	bl	8007538 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800678a:	4b39      	ldr	r3, [pc, #228]	@ (8006870 <xTaskResumeAll+0x118>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3b01      	subs	r3, #1
 8006790:	4a37      	ldr	r2, [pc, #220]	@ (8006870 <xTaskResumeAll+0x118>)
 8006792:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006794:	4b36      	ldr	r3, [pc, #216]	@ (8006870 <xTaskResumeAll+0x118>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d161      	bne.n	8006860 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800679c:	4b35      	ldr	r3, [pc, #212]	@ (8006874 <xTaskResumeAll+0x11c>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d05d      	beq.n	8006860 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80067a4:	e02e      	b.n	8006804 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067a6:	4b34      	ldr	r3, [pc, #208]	@ (8006878 <xTaskResumeAll+0x120>)
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	3318      	adds	r3, #24
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7ff f855 	bl	8005862 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	3304      	adds	r3, #4
 80067bc:	4618      	mov	r0, r3
 80067be:	f7ff f850 	bl	8005862 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c6:	2201      	movs	r2, #1
 80067c8:	409a      	lsls	r2, r3
 80067ca:	4b2c      	ldr	r3, [pc, #176]	@ (800687c <xTaskResumeAll+0x124>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	4a2a      	ldr	r2, [pc, #168]	@ (800687c <xTaskResumeAll+0x124>)
 80067d2:	6013      	str	r3, [r2, #0]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067d8:	4613      	mov	r3, r2
 80067da:	009b      	lsls	r3, r3, #2
 80067dc:	4413      	add	r3, r2
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4a27      	ldr	r2, [pc, #156]	@ (8006880 <xTaskResumeAll+0x128>)
 80067e2:	441a      	add	r2, r3
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	3304      	adds	r3, #4
 80067e8:	4619      	mov	r1, r3
 80067ea:	4610      	mov	r0, r2
 80067ec:	f7fe ffdc 	bl	80057a8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067f4:	4b23      	ldr	r3, [pc, #140]	@ (8006884 <xTaskResumeAll+0x12c>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d302      	bcc.n	8006804 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80067fe:	4b22      	ldr	r3, [pc, #136]	@ (8006888 <xTaskResumeAll+0x130>)
 8006800:	2201      	movs	r2, #1
 8006802:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006804:	4b1c      	ldr	r3, [pc, #112]	@ (8006878 <xTaskResumeAll+0x120>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1cc      	bne.n	80067a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d001      	beq.n	8006816 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006812:	f000 fb1b 	bl	8006e4c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006816:	4b1d      	ldr	r3, [pc, #116]	@ (800688c <xTaskResumeAll+0x134>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d010      	beq.n	8006844 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006822:	f000 f837 	bl	8006894 <xTaskIncrementTick>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d002      	beq.n	8006832 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800682c:	4b16      	ldr	r3, [pc, #88]	@ (8006888 <xTaskResumeAll+0x130>)
 800682e:	2201      	movs	r2, #1
 8006830:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	3b01      	subs	r3, #1
 8006836:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1f1      	bne.n	8006822 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800683e:	4b13      	ldr	r3, [pc, #76]	@ (800688c <xTaskResumeAll+0x134>)
 8006840:	2200      	movs	r2, #0
 8006842:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006844:	4b10      	ldr	r3, [pc, #64]	@ (8006888 <xTaskResumeAll+0x130>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d009      	beq.n	8006860 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800684c:	2301      	movs	r3, #1
 800684e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006850:	4b0f      	ldr	r3, [pc, #60]	@ (8006890 <xTaskResumeAll+0x138>)
 8006852:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006856:	601a      	str	r2, [r3, #0]
 8006858:	f3bf 8f4f 	dsb	sy
 800685c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006860:	f000 fe9c 	bl	800759c <vPortExitCritical>

	return xAlreadyYielded;
 8006864:	68bb      	ldr	r3, [r7, #8]
}
 8006866:	4618      	mov	r0, r3
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	200009fc 	.word	0x200009fc
 8006874:	200009d4 	.word	0x200009d4
 8006878:	20000994 	.word	0x20000994
 800687c:	200009dc 	.word	0x200009dc
 8006880:	200008d8 	.word	0x200008d8
 8006884:	200008d4 	.word	0x200008d4
 8006888:	200009e8 	.word	0x200009e8
 800688c:	200009e4 	.word	0x200009e4
 8006890:	e000ed04 	.word	0xe000ed04

08006894 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b086      	sub	sp, #24
 8006898:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800689a:	2300      	movs	r3, #0
 800689c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800689e:	4b4f      	ldr	r3, [pc, #316]	@ (80069dc <xTaskIncrementTick+0x148>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	f040 808f 	bne.w	80069c6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80068a8:	4b4d      	ldr	r3, [pc, #308]	@ (80069e0 <xTaskIncrementTick+0x14c>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	3301      	adds	r3, #1
 80068ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80068b0:	4a4b      	ldr	r2, [pc, #300]	@ (80069e0 <xTaskIncrementTick+0x14c>)
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d121      	bne.n	8006900 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80068bc:	4b49      	ldr	r3, [pc, #292]	@ (80069e4 <xTaskIncrementTick+0x150>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00b      	beq.n	80068de <xTaskIncrementTick+0x4a>
	__asm volatile
 80068c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ca:	f383 8811 	msr	BASEPRI, r3
 80068ce:	f3bf 8f6f 	isb	sy
 80068d2:	f3bf 8f4f 	dsb	sy
 80068d6:	603b      	str	r3, [r7, #0]
}
 80068d8:	bf00      	nop
 80068da:	bf00      	nop
 80068dc:	e7fd      	b.n	80068da <xTaskIncrementTick+0x46>
 80068de:	4b41      	ldr	r3, [pc, #260]	@ (80069e4 <xTaskIncrementTick+0x150>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	60fb      	str	r3, [r7, #12]
 80068e4:	4b40      	ldr	r3, [pc, #256]	@ (80069e8 <xTaskIncrementTick+0x154>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a3e      	ldr	r2, [pc, #248]	@ (80069e4 <xTaskIncrementTick+0x150>)
 80068ea:	6013      	str	r3, [r2, #0]
 80068ec:	4a3e      	ldr	r2, [pc, #248]	@ (80069e8 <xTaskIncrementTick+0x154>)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	4b3e      	ldr	r3, [pc, #248]	@ (80069ec <xTaskIncrementTick+0x158>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3301      	adds	r3, #1
 80068f8:	4a3c      	ldr	r2, [pc, #240]	@ (80069ec <xTaskIncrementTick+0x158>)
 80068fa:	6013      	str	r3, [r2, #0]
 80068fc:	f000 faa6 	bl	8006e4c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006900:	4b3b      	ldr	r3, [pc, #236]	@ (80069f0 <xTaskIncrementTick+0x15c>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	429a      	cmp	r2, r3
 8006908:	d348      	bcc.n	800699c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800690a:	4b36      	ldr	r3, [pc, #216]	@ (80069e4 <xTaskIncrementTick+0x150>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d104      	bne.n	800691e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006914:	4b36      	ldr	r3, [pc, #216]	@ (80069f0 <xTaskIncrementTick+0x15c>)
 8006916:	f04f 32ff 	mov.w	r2, #4294967295
 800691a:	601a      	str	r2, [r3, #0]
					break;
 800691c:	e03e      	b.n	800699c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800691e:	4b31      	ldr	r3, [pc, #196]	@ (80069e4 <xTaskIncrementTick+0x150>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800692e:	693a      	ldr	r2, [r7, #16]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	429a      	cmp	r2, r3
 8006934:	d203      	bcs.n	800693e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006936:	4a2e      	ldr	r2, [pc, #184]	@ (80069f0 <xTaskIncrementTick+0x15c>)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800693c:	e02e      	b.n	800699c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	3304      	adds	r3, #4
 8006942:	4618      	mov	r0, r3
 8006944:	f7fe ff8d 	bl	8005862 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800694c:	2b00      	cmp	r3, #0
 800694e:	d004      	beq.n	800695a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	3318      	adds	r3, #24
 8006954:	4618      	mov	r0, r3
 8006956:	f7fe ff84 	bl	8005862 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695e:	2201      	movs	r2, #1
 8006960:	409a      	lsls	r2, r3
 8006962:	4b24      	ldr	r3, [pc, #144]	@ (80069f4 <xTaskIncrementTick+0x160>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4313      	orrs	r3, r2
 8006968:	4a22      	ldr	r2, [pc, #136]	@ (80069f4 <xTaskIncrementTick+0x160>)
 800696a:	6013      	str	r3, [r2, #0]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006970:	4613      	mov	r3, r2
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	4a1f      	ldr	r2, [pc, #124]	@ (80069f8 <xTaskIncrementTick+0x164>)
 800697a:	441a      	add	r2, r3
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	3304      	adds	r3, #4
 8006980:	4619      	mov	r1, r3
 8006982:	4610      	mov	r0, r2
 8006984:	f7fe ff10 	bl	80057a8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800698c:	4b1b      	ldr	r3, [pc, #108]	@ (80069fc <xTaskIncrementTick+0x168>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006992:	429a      	cmp	r2, r3
 8006994:	d3b9      	bcc.n	800690a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006996:	2301      	movs	r3, #1
 8006998:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800699a:	e7b6      	b.n	800690a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800699c:	4b17      	ldr	r3, [pc, #92]	@ (80069fc <xTaskIncrementTick+0x168>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069a2:	4915      	ldr	r1, [pc, #84]	@ (80069f8 <xTaskIncrementTick+0x164>)
 80069a4:	4613      	mov	r3, r2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	4413      	add	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	440b      	add	r3, r1
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d901      	bls.n	80069b8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80069b4:	2301      	movs	r3, #1
 80069b6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80069b8:	4b11      	ldr	r3, [pc, #68]	@ (8006a00 <xTaskIncrementTick+0x16c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d007      	beq.n	80069d0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80069c0:	2301      	movs	r3, #1
 80069c2:	617b      	str	r3, [r7, #20]
 80069c4:	e004      	b.n	80069d0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80069c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006a04 <xTaskIncrementTick+0x170>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	3301      	adds	r3, #1
 80069cc:	4a0d      	ldr	r2, [pc, #52]	@ (8006a04 <xTaskIncrementTick+0x170>)
 80069ce:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80069d0:	697b      	ldr	r3, [r7, #20]
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3718      	adds	r7, #24
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	bf00      	nop
 80069dc:	200009fc 	.word	0x200009fc
 80069e0:	200009d8 	.word	0x200009d8
 80069e4:	2000098c 	.word	0x2000098c
 80069e8:	20000990 	.word	0x20000990
 80069ec:	200009ec 	.word	0x200009ec
 80069f0:	200009f4 	.word	0x200009f4
 80069f4:	200009dc 	.word	0x200009dc
 80069f8:	200008d8 	.word	0x200008d8
 80069fc:	200008d4 	.word	0x200008d4
 8006a00:	200009e8 	.word	0x200009e8
 8006a04:	200009e4 	.word	0x200009e4

08006a08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b087      	sub	sp, #28
 8006a0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006a0e:	4b27      	ldr	r3, [pc, #156]	@ (8006aac <vTaskSwitchContext+0xa4>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006a16:	4b26      	ldr	r3, [pc, #152]	@ (8006ab0 <vTaskSwitchContext+0xa8>)
 8006a18:	2201      	movs	r2, #1
 8006a1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006a1c:	e040      	b.n	8006aa0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8006a1e:	4b24      	ldr	r3, [pc, #144]	@ (8006ab0 <vTaskSwitchContext+0xa8>)
 8006a20:	2200      	movs	r2, #0
 8006a22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a24:	4b23      	ldr	r3, [pc, #140]	@ (8006ab4 <vTaskSwitchContext+0xac>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	fab3 f383 	clz	r3, r3
 8006a30:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006a32:	7afb      	ldrb	r3, [r7, #11]
 8006a34:	f1c3 031f 	rsb	r3, r3, #31
 8006a38:	617b      	str	r3, [r7, #20]
 8006a3a:	491f      	ldr	r1, [pc, #124]	@ (8006ab8 <vTaskSwitchContext+0xb0>)
 8006a3c:	697a      	ldr	r2, [r7, #20]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	4413      	add	r3, r2
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	440b      	add	r3, r1
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10b      	bne.n	8006a66 <vTaskSwitchContext+0x5e>
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	607b      	str	r3, [r7, #4]
}
 8006a60:	bf00      	nop
 8006a62:	bf00      	nop
 8006a64:	e7fd      	b.n	8006a62 <vTaskSwitchContext+0x5a>
 8006a66:	697a      	ldr	r2, [r7, #20]
 8006a68:	4613      	mov	r3, r2
 8006a6a:	009b      	lsls	r3, r3, #2
 8006a6c:	4413      	add	r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4a11      	ldr	r2, [pc, #68]	@ (8006ab8 <vTaskSwitchContext+0xb0>)
 8006a72:	4413      	add	r3, r2
 8006a74:	613b      	str	r3, [r7, #16]
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	685a      	ldr	r2, [r3, #4]
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	605a      	str	r2, [r3, #4]
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	3308      	adds	r3, #8
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d104      	bne.n	8006a96 <vTaskSwitchContext+0x8e>
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	685a      	ldr	r2, [r3, #4]
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	605a      	str	r2, [r3, #4]
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	4a07      	ldr	r2, [pc, #28]	@ (8006abc <vTaskSwitchContext+0xb4>)
 8006a9e:	6013      	str	r3, [r2, #0]
}
 8006aa0:	bf00      	nop
 8006aa2:	371c      	adds	r7, #28
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr
 8006aac:	200009fc 	.word	0x200009fc
 8006ab0:	200009e8 	.word	0x200009e8
 8006ab4:	200009dc 	.word	0x200009dc
 8006ab8:	200008d8 	.word	0x200008d8
 8006abc:	200008d4 	.word	0x200008d4

08006ac0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10b      	bne.n	8006ae8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad4:	f383 8811 	msr	BASEPRI, r3
 8006ad8:	f3bf 8f6f 	isb	sy
 8006adc:	f3bf 8f4f 	dsb	sy
 8006ae0:	60fb      	str	r3, [r7, #12]
}
 8006ae2:	bf00      	nop
 8006ae4:	bf00      	nop
 8006ae6:	e7fd      	b.n	8006ae4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006ae8:	4b07      	ldr	r3, [pc, #28]	@ (8006b08 <vTaskPlaceOnEventList+0x48>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	3318      	adds	r3, #24
 8006aee:	4619      	mov	r1, r3
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f7fe fe7d 	bl	80057f0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006af6:	2101      	movs	r1, #1
 8006af8:	6838      	ldr	r0, [r7, #0]
 8006afa:	f000 fb87 	bl	800720c <prvAddCurrentTaskToDelayedList>
}
 8006afe:	bf00      	nop
 8006b00:	3710      	adds	r7, #16
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	200008d4 	.word	0x200008d4

08006b0c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b086      	sub	sp, #24
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10b      	bne.n	8006b3a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b26:	f383 8811 	msr	BASEPRI, r3
 8006b2a:	f3bf 8f6f 	isb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	60fb      	str	r3, [r7, #12]
}
 8006b34:	bf00      	nop
 8006b36:	bf00      	nop
 8006b38:	e7fd      	b.n	8006b36 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	3318      	adds	r3, #24
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f7fe fe8f 	bl	8005862 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b44:	4b1d      	ldr	r3, [pc, #116]	@ (8006bbc <xTaskRemoveFromEventList+0xb0>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d11c      	bne.n	8006b86 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	3304      	adds	r3, #4
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7fe fe86 	bl	8005862 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	409a      	lsls	r2, r3
 8006b5e:	4b18      	ldr	r3, [pc, #96]	@ (8006bc0 <xTaskRemoveFromEventList+0xb4>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	4a16      	ldr	r2, [pc, #88]	@ (8006bc0 <xTaskRemoveFromEventList+0xb4>)
 8006b66:	6013      	str	r3, [r2, #0]
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	4413      	add	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4a13      	ldr	r2, [pc, #76]	@ (8006bc4 <xTaskRemoveFromEventList+0xb8>)
 8006b76:	441a      	add	r2, r3
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	3304      	adds	r3, #4
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	4610      	mov	r0, r2
 8006b80:	f7fe fe12 	bl	80057a8 <vListInsertEnd>
 8006b84:	e005      	b.n	8006b92 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	3318      	adds	r3, #24
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	480e      	ldr	r0, [pc, #56]	@ (8006bc8 <xTaskRemoveFromEventList+0xbc>)
 8006b8e:	f7fe fe0b 	bl	80057a8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b96:	4b0d      	ldr	r3, [pc, #52]	@ (8006bcc <xTaskRemoveFromEventList+0xc0>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d905      	bls.n	8006bac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd0 <xTaskRemoveFromEventList+0xc4>)
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	601a      	str	r2, [r3, #0]
 8006baa:	e001      	b.n	8006bb0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006bac:	2300      	movs	r3, #0
 8006bae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006bb0:	697b      	ldr	r3, [r7, #20]
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3718      	adds	r7, #24
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	200009fc 	.word	0x200009fc
 8006bc0:	200009dc 	.word	0x200009dc
 8006bc4:	200008d8 	.word	0x200008d8
 8006bc8:	20000994 	.word	0x20000994
 8006bcc:	200008d4 	.word	0x200008d4
 8006bd0:	200009e8 	.word	0x200009e8

08006bd4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006bdc:	4b06      	ldr	r3, [pc, #24]	@ (8006bf8 <vTaskInternalSetTimeOutState+0x24>)
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006be4:	4b05      	ldr	r3, [pc, #20]	@ (8006bfc <vTaskInternalSetTimeOutState+0x28>)
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	605a      	str	r2, [r3, #4]
}
 8006bec:	bf00      	nop
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr
 8006bf8:	200009ec 	.word	0x200009ec
 8006bfc:	200009d8 	.word	0x200009d8

08006c00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b088      	sub	sp, #32
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
 8006c08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10b      	bne.n	8006c28 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	613b      	str	r3, [r7, #16]
}
 8006c22:	bf00      	nop
 8006c24:	bf00      	nop
 8006c26:	e7fd      	b.n	8006c24 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d10b      	bne.n	8006c46 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c32:	f383 8811 	msr	BASEPRI, r3
 8006c36:	f3bf 8f6f 	isb	sy
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	60fb      	str	r3, [r7, #12]
}
 8006c40:	bf00      	nop
 8006c42:	bf00      	nop
 8006c44:	e7fd      	b.n	8006c42 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006c46:	f000 fc77 	bl	8007538 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8006cc0 <xTaskCheckForTimeOut+0xc0>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	69ba      	ldr	r2, [r7, #24]
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c62:	d102      	bne.n	8006c6a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006c64:	2300      	movs	r3, #0
 8006c66:	61fb      	str	r3, [r7, #28]
 8006c68:	e023      	b.n	8006cb2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	4b15      	ldr	r3, [pc, #84]	@ (8006cc4 <xTaskCheckForTimeOut+0xc4>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d007      	beq.n	8006c86 <xTaskCheckForTimeOut+0x86>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	69ba      	ldr	r2, [r7, #24]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d302      	bcc.n	8006c86 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006c80:	2301      	movs	r3, #1
 8006c82:	61fb      	str	r3, [r7, #28]
 8006c84:	e015      	b.n	8006cb2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	697a      	ldr	r2, [r7, #20]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d20b      	bcs.n	8006ca8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	1ad2      	subs	r2, r2, r3
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f7ff ff99 	bl	8006bd4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	61fb      	str	r3, [r7, #28]
 8006ca6:	e004      	b.n	8006cb2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	2200      	movs	r2, #0
 8006cac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006cb2:	f000 fc73 	bl	800759c <vPortExitCritical>

	return xReturn;
 8006cb6:	69fb      	ldr	r3, [r7, #28]
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3720      	adds	r7, #32
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	200009d8 	.word	0x200009d8
 8006cc4:	200009ec 	.word	0x200009ec

08006cc8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006cc8:	b480      	push	{r7}
 8006cca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006ccc:	4b03      	ldr	r3, [pc, #12]	@ (8006cdc <vTaskMissedYield+0x14>)
 8006cce:	2201      	movs	r2, #1
 8006cd0:	601a      	str	r2, [r3, #0]
}
 8006cd2:	bf00      	nop
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr
 8006cdc:	200009e8 	.word	0x200009e8

08006ce0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b082      	sub	sp, #8
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006ce8:	f000 f852 	bl	8006d90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006cec:	4b06      	ldr	r3, [pc, #24]	@ (8006d08 <prvIdleTask+0x28>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d9f9      	bls.n	8006ce8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006cf4:	4b05      	ldr	r3, [pc, #20]	@ (8006d0c <prvIdleTask+0x2c>)
 8006cf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cfa:	601a      	str	r2, [r3, #0]
 8006cfc:	f3bf 8f4f 	dsb	sy
 8006d00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006d04:	e7f0      	b.n	8006ce8 <prvIdleTask+0x8>
 8006d06:	bf00      	nop
 8006d08:	200008d8 	.word	0x200008d8
 8006d0c:	e000ed04 	.word	0xe000ed04

08006d10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b082      	sub	sp, #8
 8006d14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d16:	2300      	movs	r3, #0
 8006d18:	607b      	str	r3, [r7, #4]
 8006d1a:	e00c      	b.n	8006d36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	4413      	add	r3, r2
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	4a12      	ldr	r2, [pc, #72]	@ (8006d70 <prvInitialiseTaskLists+0x60>)
 8006d28:	4413      	add	r3, r2
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7fe fd0f 	bl	800574e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	3301      	adds	r3, #1
 8006d34:	607b      	str	r3, [r7, #4]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2b06      	cmp	r3, #6
 8006d3a:	d9ef      	bls.n	8006d1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006d3c:	480d      	ldr	r0, [pc, #52]	@ (8006d74 <prvInitialiseTaskLists+0x64>)
 8006d3e:	f7fe fd06 	bl	800574e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006d42:	480d      	ldr	r0, [pc, #52]	@ (8006d78 <prvInitialiseTaskLists+0x68>)
 8006d44:	f7fe fd03 	bl	800574e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006d48:	480c      	ldr	r0, [pc, #48]	@ (8006d7c <prvInitialiseTaskLists+0x6c>)
 8006d4a:	f7fe fd00 	bl	800574e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006d4e:	480c      	ldr	r0, [pc, #48]	@ (8006d80 <prvInitialiseTaskLists+0x70>)
 8006d50:	f7fe fcfd 	bl	800574e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006d54:	480b      	ldr	r0, [pc, #44]	@ (8006d84 <prvInitialiseTaskLists+0x74>)
 8006d56:	f7fe fcfa 	bl	800574e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d88 <prvInitialiseTaskLists+0x78>)
 8006d5c:	4a05      	ldr	r2, [pc, #20]	@ (8006d74 <prvInitialiseTaskLists+0x64>)
 8006d5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d60:	4b0a      	ldr	r3, [pc, #40]	@ (8006d8c <prvInitialiseTaskLists+0x7c>)
 8006d62:	4a05      	ldr	r2, [pc, #20]	@ (8006d78 <prvInitialiseTaskLists+0x68>)
 8006d64:	601a      	str	r2, [r3, #0]
}
 8006d66:	bf00      	nop
 8006d68:	3708      	adds	r7, #8
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	200008d8 	.word	0x200008d8
 8006d74:	20000964 	.word	0x20000964
 8006d78:	20000978 	.word	0x20000978
 8006d7c:	20000994 	.word	0x20000994
 8006d80:	200009a8 	.word	0x200009a8
 8006d84:	200009c0 	.word	0x200009c0
 8006d88:	2000098c 	.word	0x2000098c
 8006d8c:	20000990 	.word	0x20000990

08006d90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d96:	e019      	b.n	8006dcc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d98:	f000 fbce 	bl	8007538 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d9c:	4b10      	ldr	r3, [pc, #64]	@ (8006de0 <prvCheckTasksWaitingTermination+0x50>)
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	3304      	adds	r3, #4
 8006da8:	4618      	mov	r0, r3
 8006daa:	f7fe fd5a 	bl	8005862 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006dae:	4b0d      	ldr	r3, [pc, #52]	@ (8006de4 <prvCheckTasksWaitingTermination+0x54>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	3b01      	subs	r3, #1
 8006db4:	4a0b      	ldr	r2, [pc, #44]	@ (8006de4 <prvCheckTasksWaitingTermination+0x54>)
 8006db6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006db8:	4b0b      	ldr	r3, [pc, #44]	@ (8006de8 <prvCheckTasksWaitingTermination+0x58>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8006de8 <prvCheckTasksWaitingTermination+0x58>)
 8006dc0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006dc2:	f000 fbeb 	bl	800759c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 f810 	bl	8006dec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006dcc:	4b06      	ldr	r3, [pc, #24]	@ (8006de8 <prvCheckTasksWaitingTermination+0x58>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1e1      	bne.n	8006d98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006dd4:	bf00      	nop
 8006dd6:	bf00      	nop
 8006dd8:	3708      	adds	r7, #8
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	bf00      	nop
 8006de0:	200009a8 	.word	0x200009a8
 8006de4:	200009d4 	.word	0x200009d4
 8006de8:	200009bc 	.word	0x200009bc

08006dec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d108      	bne.n	8006e10 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e02:	4618      	mov	r0, r3
 8006e04:	f000 fd46 	bl	8007894 <vPortFree>
				vPortFree( pxTCB );
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 fd43 	bl	8007894 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006e0e:	e019      	b.n	8006e44 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d103      	bne.n	8006e22 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 fd3a 	bl	8007894 <vPortFree>
	}
 8006e20:	e010      	b.n	8006e44 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d00b      	beq.n	8006e44 <prvDeleteTCB+0x58>
	__asm volatile
 8006e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e30:	f383 8811 	msr	BASEPRI, r3
 8006e34:	f3bf 8f6f 	isb	sy
 8006e38:	f3bf 8f4f 	dsb	sy
 8006e3c:	60fb      	str	r3, [r7, #12]
}
 8006e3e:	bf00      	nop
 8006e40:	bf00      	nop
 8006e42:	e7fd      	b.n	8006e40 <prvDeleteTCB+0x54>
	}
 8006e44:	bf00      	nop
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b083      	sub	sp, #12
 8006e50:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e52:	4b0c      	ldr	r3, [pc, #48]	@ (8006e84 <prvResetNextTaskUnblockTime+0x38>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d104      	bne.n	8006e66 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e88 <prvResetNextTaskUnblockTime+0x3c>)
 8006e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e62:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e64:	e008      	b.n	8006e78 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e66:	4b07      	ldr	r3, [pc, #28]	@ (8006e84 <prvResetNextTaskUnblockTime+0x38>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	68db      	ldr	r3, [r3, #12]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	4a04      	ldr	r2, [pc, #16]	@ (8006e88 <prvResetNextTaskUnblockTime+0x3c>)
 8006e76:	6013      	str	r3, [r2, #0]
}
 8006e78:	bf00      	nop
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr
 8006e84:	2000098c 	.word	0x2000098c
 8006e88:	200009f4 	.word	0x200009f4

08006e8c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e92:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec0 <xTaskGetSchedulerState+0x34>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d102      	bne.n	8006ea0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	607b      	str	r3, [r7, #4]
 8006e9e:	e008      	b.n	8006eb2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ea0:	4b08      	ldr	r3, [pc, #32]	@ (8006ec4 <xTaskGetSchedulerState+0x38>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d102      	bne.n	8006eae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	607b      	str	r3, [r7, #4]
 8006eac:	e001      	b.n	8006eb2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006eb2:	687b      	ldr	r3, [r7, #4]
	}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr
 8006ec0:	200009e0 	.word	0x200009e0
 8006ec4:	200009fc 	.word	0x200009fc

08006ec8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b084      	sub	sp, #16
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d05e      	beq.n	8006f9c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ee2:	4b31      	ldr	r3, [pc, #196]	@ (8006fa8 <xTaskPriorityInherit+0xe0>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d24e      	bcs.n	8006f8a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	699b      	ldr	r3, [r3, #24]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	db06      	blt.n	8006f02 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ef4:	4b2c      	ldr	r3, [pc, #176]	@ (8006fa8 <xTaskPriorityInherit+0xe0>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efa:	f1c3 0207 	rsb	r2, r3, #7
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	6959      	ldr	r1, [r3, #20]
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f0a:	4613      	mov	r3, r2
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	4413      	add	r3, r2
 8006f10:	009b      	lsls	r3, r3, #2
 8006f12:	4a26      	ldr	r2, [pc, #152]	@ (8006fac <xTaskPriorityInherit+0xe4>)
 8006f14:	4413      	add	r3, r2
 8006f16:	4299      	cmp	r1, r3
 8006f18:	d12f      	bne.n	8006f7a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	3304      	adds	r3, #4
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7fe fc9f 	bl	8005862 <uxListRemove>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d10a      	bne.n	8006f40 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2e:	2201      	movs	r2, #1
 8006f30:	fa02 f303 	lsl.w	r3, r2, r3
 8006f34:	43da      	mvns	r2, r3
 8006f36:	4b1e      	ldr	r3, [pc, #120]	@ (8006fb0 <xTaskPriorityInherit+0xe8>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4013      	ands	r3, r2
 8006f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8006fb0 <xTaskPriorityInherit+0xe8>)
 8006f3e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f40:	4b19      	ldr	r3, [pc, #100]	@ (8006fa8 <xTaskPriorityInherit+0xe0>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4e:	2201      	movs	r2, #1
 8006f50:	409a      	lsls	r2, r3
 8006f52:	4b17      	ldr	r3, [pc, #92]	@ (8006fb0 <xTaskPriorityInherit+0xe8>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	4a15      	ldr	r2, [pc, #84]	@ (8006fb0 <xTaskPriorityInherit+0xe8>)
 8006f5a:	6013      	str	r3, [r2, #0]
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f60:	4613      	mov	r3, r2
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	4413      	add	r3, r2
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	4a10      	ldr	r2, [pc, #64]	@ (8006fac <xTaskPriorityInherit+0xe4>)
 8006f6a:	441a      	add	r2, r3
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	3304      	adds	r3, #4
 8006f70:	4619      	mov	r1, r3
 8006f72:	4610      	mov	r0, r2
 8006f74:	f7fe fc18 	bl	80057a8 <vListInsertEnd>
 8006f78:	e004      	b.n	8006f84 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8006fa8 <xTaskPriorityInherit+0xe0>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006f84:	2301      	movs	r3, #1
 8006f86:	60fb      	str	r3, [r7, #12]
 8006f88:	e008      	b.n	8006f9c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f8e:	4b06      	ldr	r3, [pc, #24]	@ (8006fa8 <xTaskPriorityInherit+0xe0>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d201      	bcs.n	8006f9c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
	}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	200008d4 	.word	0x200008d4
 8006fac:	200008d8 	.word	0x200008d8
 8006fb0:	200009dc 	.word	0x200009dc

08006fb4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b086      	sub	sp, #24
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d070      	beq.n	80070ac <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006fca:	4b3b      	ldr	r3, [pc, #236]	@ (80070b8 <xTaskPriorityDisinherit+0x104>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	693a      	ldr	r2, [r7, #16]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d00b      	beq.n	8006fec <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd8:	f383 8811 	msr	BASEPRI, r3
 8006fdc:	f3bf 8f6f 	isb	sy
 8006fe0:	f3bf 8f4f 	dsb	sy
 8006fe4:	60fb      	str	r3, [r7, #12]
}
 8006fe6:	bf00      	nop
 8006fe8:	bf00      	nop
 8006fea:	e7fd      	b.n	8006fe8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10b      	bne.n	800700c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff8:	f383 8811 	msr	BASEPRI, r3
 8006ffc:	f3bf 8f6f 	isb	sy
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	60bb      	str	r3, [r7, #8]
}
 8007006:	bf00      	nop
 8007008:	bf00      	nop
 800700a:	e7fd      	b.n	8007008 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007010:	1e5a      	subs	r2, r3, #1
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800701e:	429a      	cmp	r2, r3
 8007020:	d044      	beq.n	80070ac <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007026:	2b00      	cmp	r3, #0
 8007028:	d140      	bne.n	80070ac <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	3304      	adds	r3, #4
 800702e:	4618      	mov	r0, r3
 8007030:	f7fe fc17 	bl	8005862 <uxListRemove>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d115      	bne.n	8007066 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800703e:	491f      	ldr	r1, [pc, #124]	@ (80070bc <xTaskPriorityDisinherit+0x108>)
 8007040:	4613      	mov	r3, r2
 8007042:	009b      	lsls	r3, r3, #2
 8007044:	4413      	add	r3, r2
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	440b      	add	r3, r1
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10a      	bne.n	8007066 <xTaskPriorityDisinherit+0xb2>
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007054:	2201      	movs	r2, #1
 8007056:	fa02 f303 	lsl.w	r3, r2, r3
 800705a:	43da      	mvns	r2, r3
 800705c:	4b18      	ldr	r3, [pc, #96]	@ (80070c0 <xTaskPriorityDisinherit+0x10c>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4013      	ands	r3, r2
 8007062:	4a17      	ldr	r2, [pc, #92]	@ (80070c0 <xTaskPriorityDisinherit+0x10c>)
 8007064:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007072:	f1c3 0207 	rsb	r2, r3, #7
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800707e:	2201      	movs	r2, #1
 8007080:	409a      	lsls	r2, r3
 8007082:	4b0f      	ldr	r3, [pc, #60]	@ (80070c0 <xTaskPriorityDisinherit+0x10c>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4313      	orrs	r3, r2
 8007088:	4a0d      	ldr	r2, [pc, #52]	@ (80070c0 <xTaskPriorityDisinherit+0x10c>)
 800708a:	6013      	str	r3, [r2, #0]
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007090:	4613      	mov	r3, r2
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	4413      	add	r3, r2
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	4a08      	ldr	r2, [pc, #32]	@ (80070bc <xTaskPriorityDisinherit+0x108>)
 800709a:	441a      	add	r2, r3
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	3304      	adds	r3, #4
 80070a0:	4619      	mov	r1, r3
 80070a2:	4610      	mov	r0, r2
 80070a4:	f7fe fb80 	bl	80057a8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80070a8:	2301      	movs	r3, #1
 80070aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80070ac:	697b      	ldr	r3, [r7, #20]
	}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3718      	adds	r7, #24
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	200008d4 	.word	0x200008d4
 80070bc:	200008d8 	.word	0x200008d8
 80070c0:	200009dc 	.word	0x200009dc

080070c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b088      	sub	sp, #32
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
 80070cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80070d2:	2301      	movs	r3, #1
 80070d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d079      	beq.n	80071d0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d10b      	bne.n	80070fc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80070e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e8:	f383 8811 	msr	BASEPRI, r3
 80070ec:	f3bf 8f6f 	isb	sy
 80070f0:	f3bf 8f4f 	dsb	sy
 80070f4:	60fb      	str	r3, [r7, #12]
}
 80070f6:	bf00      	nop
 80070f8:	bf00      	nop
 80070fa:	e7fd      	b.n	80070f8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007100:	683a      	ldr	r2, [r7, #0]
 8007102:	429a      	cmp	r2, r3
 8007104:	d902      	bls.n	800710c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	61fb      	str	r3, [r7, #28]
 800710a:	e002      	b.n	8007112 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800710c:	69bb      	ldr	r3, [r7, #24]
 800710e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007110:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007116:	69fa      	ldr	r2, [r7, #28]
 8007118:	429a      	cmp	r2, r3
 800711a:	d059      	beq.n	80071d0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	429a      	cmp	r2, r3
 8007124:	d154      	bne.n	80071d0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007126:	4b2c      	ldr	r3, [pc, #176]	@ (80071d8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	69ba      	ldr	r2, [r7, #24]
 800712c:	429a      	cmp	r2, r3
 800712e:	d10b      	bne.n	8007148 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007134:	f383 8811 	msr	BASEPRI, r3
 8007138:	f3bf 8f6f 	isb	sy
 800713c:	f3bf 8f4f 	dsb	sy
 8007140:	60bb      	str	r3, [r7, #8]
}
 8007142:	bf00      	nop
 8007144:	bf00      	nop
 8007146:	e7fd      	b.n	8007144 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800714c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800714e:	69bb      	ldr	r3, [r7, #24]
 8007150:	69fa      	ldr	r2, [r7, #28]
 8007152:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	699b      	ldr	r3, [r3, #24]
 8007158:	2b00      	cmp	r3, #0
 800715a:	db04      	blt.n	8007166 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	f1c3 0207 	rsb	r2, r3, #7
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	6959      	ldr	r1, [r3, #20]
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	4613      	mov	r3, r2
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	4413      	add	r3, r2
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	4a19      	ldr	r2, [pc, #100]	@ (80071dc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007176:	4413      	add	r3, r2
 8007178:	4299      	cmp	r1, r3
 800717a:	d129      	bne.n	80071d0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	3304      	adds	r3, #4
 8007180:	4618      	mov	r0, r3
 8007182:	f7fe fb6e 	bl	8005862 <uxListRemove>
 8007186:	4603      	mov	r3, r0
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10a      	bne.n	80071a2 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007190:	2201      	movs	r2, #1
 8007192:	fa02 f303 	lsl.w	r3, r2, r3
 8007196:	43da      	mvns	r2, r3
 8007198:	4b11      	ldr	r3, [pc, #68]	@ (80071e0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4013      	ands	r3, r2
 800719e:	4a10      	ldr	r2, [pc, #64]	@ (80071e0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80071a0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80071a2:	69bb      	ldr	r3, [r7, #24]
 80071a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071a6:	2201      	movs	r2, #1
 80071a8:	409a      	lsls	r2, r3
 80071aa:	4b0d      	ldr	r3, [pc, #52]	@ (80071e0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	4a0b      	ldr	r2, [pc, #44]	@ (80071e0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80071b2:	6013      	str	r3, [r2, #0]
 80071b4:	69bb      	ldr	r3, [r7, #24]
 80071b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071b8:	4613      	mov	r3, r2
 80071ba:	009b      	lsls	r3, r3, #2
 80071bc:	4413      	add	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4a06      	ldr	r2, [pc, #24]	@ (80071dc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80071c2:	441a      	add	r2, r3
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	3304      	adds	r3, #4
 80071c8:	4619      	mov	r1, r3
 80071ca:	4610      	mov	r0, r2
 80071cc:	f7fe faec 	bl	80057a8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80071d0:	bf00      	nop
 80071d2:	3720      	adds	r7, #32
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	200008d4 	.word	0x200008d4
 80071dc:	200008d8 	.word	0x200008d8
 80071e0:	200009dc 	.word	0x200009dc

080071e4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80071e4:	b480      	push	{r7}
 80071e6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80071e8:	4b07      	ldr	r3, [pc, #28]	@ (8007208 <pvTaskIncrementMutexHeldCount+0x24>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d004      	beq.n	80071fa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80071f0:	4b05      	ldr	r3, [pc, #20]	@ (8007208 <pvTaskIncrementMutexHeldCount+0x24>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80071f6:	3201      	adds	r2, #1
 80071f8:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80071fa:	4b03      	ldr	r3, [pc, #12]	@ (8007208 <pvTaskIncrementMutexHeldCount+0x24>)
 80071fc:	681b      	ldr	r3, [r3, #0]
	}
 80071fe:	4618      	mov	r0, r3
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr
 8007208:	200008d4 	.word	0x200008d4

0800720c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007216:	4b29      	ldr	r3, [pc, #164]	@ (80072bc <prvAddCurrentTaskToDelayedList+0xb0>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800721c:	4b28      	ldr	r3, [pc, #160]	@ (80072c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3304      	adds	r3, #4
 8007222:	4618      	mov	r0, r3
 8007224:	f7fe fb1d 	bl	8005862 <uxListRemove>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d10b      	bne.n	8007246 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800722e:	4b24      	ldr	r3, [pc, #144]	@ (80072c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007234:	2201      	movs	r2, #1
 8007236:	fa02 f303 	lsl.w	r3, r2, r3
 800723a:	43da      	mvns	r2, r3
 800723c:	4b21      	ldr	r3, [pc, #132]	@ (80072c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4013      	ands	r3, r2
 8007242:	4a20      	ldr	r2, [pc, #128]	@ (80072c4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007244:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800724c:	d10a      	bne.n	8007264 <prvAddCurrentTaskToDelayedList+0x58>
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d007      	beq.n	8007264 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007254:	4b1a      	ldr	r3, [pc, #104]	@ (80072c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	3304      	adds	r3, #4
 800725a:	4619      	mov	r1, r3
 800725c:	481a      	ldr	r0, [pc, #104]	@ (80072c8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800725e:	f7fe faa3 	bl	80057a8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007262:	e026      	b.n	80072b2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007264:	68fa      	ldr	r2, [r7, #12]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4413      	add	r3, r2
 800726a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800726c:	4b14      	ldr	r3, [pc, #80]	@ (80072c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	68ba      	ldr	r2, [r7, #8]
 8007272:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007274:	68ba      	ldr	r2, [r7, #8]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	429a      	cmp	r2, r3
 800727a:	d209      	bcs.n	8007290 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800727c:	4b13      	ldr	r3, [pc, #76]	@ (80072cc <prvAddCurrentTaskToDelayedList+0xc0>)
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	4b0f      	ldr	r3, [pc, #60]	@ (80072c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3304      	adds	r3, #4
 8007286:	4619      	mov	r1, r3
 8007288:	4610      	mov	r0, r2
 800728a:	f7fe fab1 	bl	80057f0 <vListInsert>
}
 800728e:	e010      	b.n	80072b2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007290:	4b0f      	ldr	r3, [pc, #60]	@ (80072d0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	4b0a      	ldr	r3, [pc, #40]	@ (80072c0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	3304      	adds	r3, #4
 800729a:	4619      	mov	r1, r3
 800729c:	4610      	mov	r0, r2
 800729e:	f7fe faa7 	bl	80057f0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80072a2:	4b0c      	ldr	r3, [pc, #48]	@ (80072d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	68ba      	ldr	r2, [r7, #8]
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d202      	bcs.n	80072b2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80072ac:	4a09      	ldr	r2, [pc, #36]	@ (80072d4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	6013      	str	r3, [r2, #0]
}
 80072b2:	bf00      	nop
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	200009d8 	.word	0x200009d8
 80072c0:	200008d4 	.word	0x200008d4
 80072c4:	200009dc 	.word	0x200009dc
 80072c8:	200009c0 	.word	0x200009c0
 80072cc:	20000990 	.word	0x20000990
 80072d0:	2000098c 	.word	0x2000098c
 80072d4:	200009f4 	.word	0x200009f4

080072d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80072d8:	b480      	push	{r7}
 80072da:	b085      	sub	sp, #20
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	3b04      	subs	r3, #4
 80072e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80072f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	3b04      	subs	r3, #4
 80072f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	f023 0201 	bic.w	r2, r3, #1
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	3b04      	subs	r3, #4
 8007306:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007308:	4a0c      	ldr	r2, [pc, #48]	@ (800733c <pxPortInitialiseStack+0x64>)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	3b14      	subs	r3, #20
 8007312:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	3b04      	subs	r3, #4
 800731e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f06f 0202 	mvn.w	r2, #2
 8007326:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	3b20      	subs	r3, #32
 800732c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800732e:	68fb      	ldr	r3, [r7, #12]
}
 8007330:	4618      	mov	r0, r3
 8007332:	3714      	adds	r7, #20
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr
 800733c:	08007341 	.word	0x08007341

08007340 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007346:	2300      	movs	r3, #0
 8007348:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800734a:	4b13      	ldr	r3, [pc, #76]	@ (8007398 <prvTaskExitError+0x58>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007352:	d00b      	beq.n	800736c <prvTaskExitError+0x2c>
	__asm volatile
 8007354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007358:	f383 8811 	msr	BASEPRI, r3
 800735c:	f3bf 8f6f 	isb	sy
 8007360:	f3bf 8f4f 	dsb	sy
 8007364:	60fb      	str	r3, [r7, #12]
}
 8007366:	bf00      	nop
 8007368:	bf00      	nop
 800736a:	e7fd      	b.n	8007368 <prvTaskExitError+0x28>
	__asm volatile
 800736c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007370:	f383 8811 	msr	BASEPRI, r3
 8007374:	f3bf 8f6f 	isb	sy
 8007378:	f3bf 8f4f 	dsb	sy
 800737c:	60bb      	str	r3, [r7, #8]
}
 800737e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007380:	bf00      	nop
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d0fc      	beq.n	8007382 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007388:	bf00      	nop
 800738a:	bf00      	nop
 800738c:	3714      	adds	r7, #20
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr
 8007396:	bf00      	nop
 8007398:	20000014 	.word	0x20000014
 800739c:	00000000 	.word	0x00000000

080073a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80073a0:	4b07      	ldr	r3, [pc, #28]	@ (80073c0 <pxCurrentTCBConst2>)
 80073a2:	6819      	ldr	r1, [r3, #0]
 80073a4:	6808      	ldr	r0, [r1, #0]
 80073a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073aa:	f380 8809 	msr	PSP, r0
 80073ae:	f3bf 8f6f 	isb	sy
 80073b2:	f04f 0000 	mov.w	r0, #0
 80073b6:	f380 8811 	msr	BASEPRI, r0
 80073ba:	4770      	bx	lr
 80073bc:	f3af 8000 	nop.w

080073c0 <pxCurrentTCBConst2>:
 80073c0:	200008d4 	.word	0x200008d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80073c4:	bf00      	nop
 80073c6:	bf00      	nop

080073c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80073c8:	4808      	ldr	r0, [pc, #32]	@ (80073ec <prvPortStartFirstTask+0x24>)
 80073ca:	6800      	ldr	r0, [r0, #0]
 80073cc:	6800      	ldr	r0, [r0, #0]
 80073ce:	f380 8808 	msr	MSP, r0
 80073d2:	f04f 0000 	mov.w	r0, #0
 80073d6:	f380 8814 	msr	CONTROL, r0
 80073da:	b662      	cpsie	i
 80073dc:	b661      	cpsie	f
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	df00      	svc	0
 80073e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80073ea:	bf00      	nop
 80073ec:	e000ed08 	.word	0xe000ed08

080073f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b086      	sub	sp, #24
 80073f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80073f6:	4b47      	ldr	r3, [pc, #284]	@ (8007514 <xPortStartScheduler+0x124>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a47      	ldr	r2, [pc, #284]	@ (8007518 <xPortStartScheduler+0x128>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d10b      	bne.n	8007418 <xPortStartScheduler+0x28>
	__asm volatile
 8007400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007404:	f383 8811 	msr	BASEPRI, r3
 8007408:	f3bf 8f6f 	isb	sy
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	60fb      	str	r3, [r7, #12]
}
 8007412:	bf00      	nop
 8007414:	bf00      	nop
 8007416:	e7fd      	b.n	8007414 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007418:	4b3e      	ldr	r3, [pc, #248]	@ (8007514 <xPortStartScheduler+0x124>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a3f      	ldr	r2, [pc, #252]	@ (800751c <xPortStartScheduler+0x12c>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d10b      	bne.n	800743a <xPortStartScheduler+0x4a>
	__asm volatile
 8007422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007426:	f383 8811 	msr	BASEPRI, r3
 800742a:	f3bf 8f6f 	isb	sy
 800742e:	f3bf 8f4f 	dsb	sy
 8007432:	613b      	str	r3, [r7, #16]
}
 8007434:	bf00      	nop
 8007436:	bf00      	nop
 8007438:	e7fd      	b.n	8007436 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800743a:	4b39      	ldr	r3, [pc, #228]	@ (8007520 <xPortStartScheduler+0x130>)
 800743c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	b2db      	uxtb	r3, r3
 8007444:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	22ff      	movs	r2, #255	@ 0xff
 800744a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	781b      	ldrb	r3, [r3, #0]
 8007450:	b2db      	uxtb	r3, r3
 8007452:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007454:	78fb      	ldrb	r3, [r7, #3]
 8007456:	b2db      	uxtb	r3, r3
 8007458:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800745c:	b2da      	uxtb	r2, r3
 800745e:	4b31      	ldr	r3, [pc, #196]	@ (8007524 <xPortStartScheduler+0x134>)
 8007460:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007462:	4b31      	ldr	r3, [pc, #196]	@ (8007528 <xPortStartScheduler+0x138>)
 8007464:	2207      	movs	r2, #7
 8007466:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007468:	e009      	b.n	800747e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800746a:	4b2f      	ldr	r3, [pc, #188]	@ (8007528 <xPortStartScheduler+0x138>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	3b01      	subs	r3, #1
 8007470:	4a2d      	ldr	r2, [pc, #180]	@ (8007528 <xPortStartScheduler+0x138>)
 8007472:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007474:	78fb      	ldrb	r3, [r7, #3]
 8007476:	b2db      	uxtb	r3, r3
 8007478:	005b      	lsls	r3, r3, #1
 800747a:	b2db      	uxtb	r3, r3
 800747c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800747e:	78fb      	ldrb	r3, [r7, #3]
 8007480:	b2db      	uxtb	r3, r3
 8007482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007486:	2b80      	cmp	r3, #128	@ 0x80
 8007488:	d0ef      	beq.n	800746a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800748a:	4b27      	ldr	r3, [pc, #156]	@ (8007528 <xPortStartScheduler+0x138>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f1c3 0307 	rsb	r3, r3, #7
 8007492:	2b04      	cmp	r3, #4
 8007494:	d00b      	beq.n	80074ae <xPortStartScheduler+0xbe>
	__asm volatile
 8007496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749a:	f383 8811 	msr	BASEPRI, r3
 800749e:	f3bf 8f6f 	isb	sy
 80074a2:	f3bf 8f4f 	dsb	sy
 80074a6:	60bb      	str	r3, [r7, #8]
}
 80074a8:	bf00      	nop
 80074aa:	bf00      	nop
 80074ac:	e7fd      	b.n	80074aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80074ae:	4b1e      	ldr	r3, [pc, #120]	@ (8007528 <xPortStartScheduler+0x138>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	021b      	lsls	r3, r3, #8
 80074b4:	4a1c      	ldr	r2, [pc, #112]	@ (8007528 <xPortStartScheduler+0x138>)
 80074b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80074b8:	4b1b      	ldr	r3, [pc, #108]	@ (8007528 <xPortStartScheduler+0x138>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80074c0:	4a19      	ldr	r2, [pc, #100]	@ (8007528 <xPortStartScheduler+0x138>)
 80074c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	b2da      	uxtb	r2, r3
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80074cc:	4b17      	ldr	r3, [pc, #92]	@ (800752c <xPortStartScheduler+0x13c>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a16      	ldr	r2, [pc, #88]	@ (800752c <xPortStartScheduler+0x13c>)
 80074d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80074d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80074d8:	4b14      	ldr	r3, [pc, #80]	@ (800752c <xPortStartScheduler+0x13c>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a13      	ldr	r2, [pc, #76]	@ (800752c <xPortStartScheduler+0x13c>)
 80074de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80074e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80074e4:	f000 f8da 	bl	800769c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80074e8:	4b11      	ldr	r3, [pc, #68]	@ (8007530 <xPortStartScheduler+0x140>)
 80074ea:	2200      	movs	r2, #0
 80074ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80074ee:	f000 f8f9 	bl	80076e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80074f2:	4b10      	ldr	r3, [pc, #64]	@ (8007534 <xPortStartScheduler+0x144>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a0f      	ldr	r2, [pc, #60]	@ (8007534 <xPortStartScheduler+0x144>)
 80074f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80074fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80074fe:	f7ff ff63 	bl	80073c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007502:	f7ff fa81 	bl	8006a08 <vTaskSwitchContext>
	prvTaskExitError();
 8007506:	f7ff ff1b 	bl	8007340 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800750a:	2300      	movs	r3, #0
}
 800750c:	4618      	mov	r0, r3
 800750e:	3718      	adds	r7, #24
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	e000ed00 	.word	0xe000ed00
 8007518:	410fc271 	.word	0x410fc271
 800751c:	410fc270 	.word	0x410fc270
 8007520:	e000e400 	.word	0xe000e400
 8007524:	20000a00 	.word	0x20000a00
 8007528:	20000a04 	.word	0x20000a04
 800752c:	e000ed20 	.word	0xe000ed20
 8007530:	20000014 	.word	0x20000014
 8007534:	e000ef34 	.word	0xe000ef34

08007538 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
	__asm volatile
 800753e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007542:	f383 8811 	msr	BASEPRI, r3
 8007546:	f3bf 8f6f 	isb	sy
 800754a:	f3bf 8f4f 	dsb	sy
 800754e:	607b      	str	r3, [r7, #4]
}
 8007550:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007552:	4b10      	ldr	r3, [pc, #64]	@ (8007594 <vPortEnterCritical+0x5c>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3301      	adds	r3, #1
 8007558:	4a0e      	ldr	r2, [pc, #56]	@ (8007594 <vPortEnterCritical+0x5c>)
 800755a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800755c:	4b0d      	ldr	r3, [pc, #52]	@ (8007594 <vPortEnterCritical+0x5c>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2b01      	cmp	r3, #1
 8007562:	d110      	bne.n	8007586 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007564:	4b0c      	ldr	r3, [pc, #48]	@ (8007598 <vPortEnterCritical+0x60>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00b      	beq.n	8007586 <vPortEnterCritical+0x4e>
	__asm volatile
 800756e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007572:	f383 8811 	msr	BASEPRI, r3
 8007576:	f3bf 8f6f 	isb	sy
 800757a:	f3bf 8f4f 	dsb	sy
 800757e:	603b      	str	r3, [r7, #0]
}
 8007580:	bf00      	nop
 8007582:	bf00      	nop
 8007584:	e7fd      	b.n	8007582 <vPortEnterCritical+0x4a>
	}
}
 8007586:	bf00      	nop
 8007588:	370c      	adds	r7, #12
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	20000014 	.word	0x20000014
 8007598:	e000ed04 	.word	0xe000ed04

0800759c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80075a2:	4b12      	ldr	r3, [pc, #72]	@ (80075ec <vPortExitCritical+0x50>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d10b      	bne.n	80075c2 <vPortExitCritical+0x26>
	__asm volatile
 80075aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ae:	f383 8811 	msr	BASEPRI, r3
 80075b2:	f3bf 8f6f 	isb	sy
 80075b6:	f3bf 8f4f 	dsb	sy
 80075ba:	607b      	str	r3, [r7, #4]
}
 80075bc:	bf00      	nop
 80075be:	bf00      	nop
 80075c0:	e7fd      	b.n	80075be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80075c2:	4b0a      	ldr	r3, [pc, #40]	@ (80075ec <vPortExitCritical+0x50>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3b01      	subs	r3, #1
 80075c8:	4a08      	ldr	r2, [pc, #32]	@ (80075ec <vPortExitCritical+0x50>)
 80075ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80075cc:	4b07      	ldr	r3, [pc, #28]	@ (80075ec <vPortExitCritical+0x50>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d105      	bne.n	80075e0 <vPortExitCritical+0x44>
 80075d4:	2300      	movs	r3, #0
 80075d6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80075de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80075e0:	bf00      	nop
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr
 80075ec:	20000014 	.word	0x20000014

080075f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80075f0:	f3ef 8009 	mrs	r0, PSP
 80075f4:	f3bf 8f6f 	isb	sy
 80075f8:	4b15      	ldr	r3, [pc, #84]	@ (8007650 <pxCurrentTCBConst>)
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	f01e 0f10 	tst.w	lr, #16
 8007600:	bf08      	it	eq
 8007602:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007606:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760a:	6010      	str	r0, [r2, #0]
 800760c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007610:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007614:	f380 8811 	msr	BASEPRI, r0
 8007618:	f3bf 8f4f 	dsb	sy
 800761c:	f3bf 8f6f 	isb	sy
 8007620:	f7ff f9f2 	bl	8006a08 <vTaskSwitchContext>
 8007624:	f04f 0000 	mov.w	r0, #0
 8007628:	f380 8811 	msr	BASEPRI, r0
 800762c:	bc09      	pop	{r0, r3}
 800762e:	6819      	ldr	r1, [r3, #0]
 8007630:	6808      	ldr	r0, [r1, #0]
 8007632:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007636:	f01e 0f10 	tst.w	lr, #16
 800763a:	bf08      	it	eq
 800763c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007640:	f380 8809 	msr	PSP, r0
 8007644:	f3bf 8f6f 	isb	sy
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	f3af 8000 	nop.w

08007650 <pxCurrentTCBConst>:
 8007650:	200008d4 	.word	0x200008d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007654:	bf00      	nop
 8007656:	bf00      	nop

08007658 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
	__asm volatile
 800765e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007662:	f383 8811 	msr	BASEPRI, r3
 8007666:	f3bf 8f6f 	isb	sy
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	607b      	str	r3, [r7, #4]
}
 8007670:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007672:	f7ff f90f 	bl	8006894 <xTaskIncrementTick>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d003      	beq.n	8007684 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800767c:	4b06      	ldr	r3, [pc, #24]	@ (8007698 <xPortSysTickHandler+0x40>)
 800767e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007682:	601a      	str	r2, [r3, #0]
 8007684:	2300      	movs	r3, #0
 8007686:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	f383 8811 	msr	BASEPRI, r3
}
 800768e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007690:	bf00      	nop
 8007692:	3708      	adds	r7, #8
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}
 8007698:	e000ed04 	.word	0xe000ed04

0800769c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800769c:	b480      	push	{r7}
 800769e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80076a0:	4b0b      	ldr	r3, [pc, #44]	@ (80076d0 <vPortSetupTimerInterrupt+0x34>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80076a6:	4b0b      	ldr	r3, [pc, #44]	@ (80076d4 <vPortSetupTimerInterrupt+0x38>)
 80076a8:	2200      	movs	r2, #0
 80076aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80076ac:	4b0a      	ldr	r3, [pc, #40]	@ (80076d8 <vPortSetupTimerInterrupt+0x3c>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a0a      	ldr	r2, [pc, #40]	@ (80076dc <vPortSetupTimerInterrupt+0x40>)
 80076b2:	fba2 2303 	umull	r2, r3, r2, r3
 80076b6:	099b      	lsrs	r3, r3, #6
 80076b8:	4a09      	ldr	r2, [pc, #36]	@ (80076e0 <vPortSetupTimerInterrupt+0x44>)
 80076ba:	3b01      	subs	r3, #1
 80076bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80076be:	4b04      	ldr	r3, [pc, #16]	@ (80076d0 <vPortSetupTimerInterrupt+0x34>)
 80076c0:	2207      	movs	r2, #7
 80076c2:	601a      	str	r2, [r3, #0]
}
 80076c4:	bf00      	nop
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	e000e010 	.word	0xe000e010
 80076d4:	e000e018 	.word	0xe000e018
 80076d8:	20000008 	.word	0x20000008
 80076dc:	10624dd3 	.word	0x10624dd3
 80076e0:	e000e014 	.word	0xe000e014

080076e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80076e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80076f4 <vPortEnableVFP+0x10>
 80076e8:	6801      	ldr	r1, [r0, #0]
 80076ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80076ee:	6001      	str	r1, [r0, #0]
 80076f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80076f2:	bf00      	nop
 80076f4:	e000ed88 	.word	0xe000ed88

080076f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b08a      	sub	sp, #40	@ 0x28
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007700:	2300      	movs	r3, #0
 8007702:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007704:	f7ff f81a 	bl	800673c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007708:	4b5c      	ldr	r3, [pc, #368]	@ (800787c <pvPortMalloc+0x184>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d101      	bne.n	8007714 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007710:	f000 f924 	bl	800795c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007714:	4b5a      	ldr	r3, [pc, #360]	@ (8007880 <pvPortMalloc+0x188>)
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4013      	ands	r3, r2
 800771c:	2b00      	cmp	r3, #0
 800771e:	f040 8095 	bne.w	800784c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d01e      	beq.n	8007766 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007728:	2208      	movs	r2, #8
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4413      	add	r3, r2
 800772e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f003 0307 	and.w	r3, r3, #7
 8007736:	2b00      	cmp	r3, #0
 8007738:	d015      	beq.n	8007766 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f023 0307 	bic.w	r3, r3, #7
 8007740:	3308      	adds	r3, #8
 8007742:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f003 0307 	and.w	r3, r3, #7
 800774a:	2b00      	cmp	r3, #0
 800774c:	d00b      	beq.n	8007766 <pvPortMalloc+0x6e>
	__asm volatile
 800774e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	617b      	str	r3, [r7, #20]
}
 8007760:	bf00      	nop
 8007762:	bf00      	nop
 8007764:	e7fd      	b.n	8007762 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d06f      	beq.n	800784c <pvPortMalloc+0x154>
 800776c:	4b45      	ldr	r3, [pc, #276]	@ (8007884 <pvPortMalloc+0x18c>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	687a      	ldr	r2, [r7, #4]
 8007772:	429a      	cmp	r2, r3
 8007774:	d86a      	bhi.n	800784c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007776:	4b44      	ldr	r3, [pc, #272]	@ (8007888 <pvPortMalloc+0x190>)
 8007778:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800777a:	4b43      	ldr	r3, [pc, #268]	@ (8007888 <pvPortMalloc+0x190>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007780:	e004      	b.n	800778c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007784:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800778c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778e:	685b      	ldr	r3, [r3, #4]
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	429a      	cmp	r2, r3
 8007794:	d903      	bls.n	800779e <pvPortMalloc+0xa6>
 8007796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d1f1      	bne.n	8007782 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800779e:	4b37      	ldr	r3, [pc, #220]	@ (800787c <pvPortMalloc+0x184>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d051      	beq.n	800784c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80077a8:	6a3b      	ldr	r3, [r7, #32]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2208      	movs	r2, #8
 80077ae:	4413      	add	r3, r2
 80077b0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80077b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	6a3b      	ldr	r3, [r7, #32]
 80077b8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80077ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077bc:	685a      	ldr	r2, [r3, #4]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	1ad2      	subs	r2, r2, r3
 80077c2:	2308      	movs	r3, #8
 80077c4:	005b      	lsls	r3, r3, #1
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d920      	bls.n	800780c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80077ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	4413      	add	r3, r2
 80077d0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077d2:	69bb      	ldr	r3, [r7, #24]
 80077d4:	f003 0307 	and.w	r3, r3, #7
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d00b      	beq.n	80077f4 <pvPortMalloc+0xfc>
	__asm volatile
 80077dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e0:	f383 8811 	msr	BASEPRI, r3
 80077e4:	f3bf 8f6f 	isb	sy
 80077e8:	f3bf 8f4f 	dsb	sy
 80077ec:	613b      	str	r3, [r7, #16]
}
 80077ee:	bf00      	nop
 80077f0:	bf00      	nop
 80077f2:	e7fd      	b.n	80077f0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80077f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f6:	685a      	ldr	r2, [r3, #4]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	1ad2      	subs	r2, r2, r3
 80077fc:	69bb      	ldr	r3, [r7, #24]
 80077fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007806:	69b8      	ldr	r0, [r7, #24]
 8007808:	f000 f90a 	bl	8007a20 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800780c:	4b1d      	ldr	r3, [pc, #116]	@ (8007884 <pvPortMalloc+0x18c>)
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	1ad3      	subs	r3, r2, r3
 8007816:	4a1b      	ldr	r2, [pc, #108]	@ (8007884 <pvPortMalloc+0x18c>)
 8007818:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800781a:	4b1a      	ldr	r3, [pc, #104]	@ (8007884 <pvPortMalloc+0x18c>)
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	4b1b      	ldr	r3, [pc, #108]	@ (800788c <pvPortMalloc+0x194>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	429a      	cmp	r2, r3
 8007824:	d203      	bcs.n	800782e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007826:	4b17      	ldr	r3, [pc, #92]	@ (8007884 <pvPortMalloc+0x18c>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a18      	ldr	r2, [pc, #96]	@ (800788c <pvPortMalloc+0x194>)
 800782c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800782e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007830:	685a      	ldr	r2, [r3, #4]
 8007832:	4b13      	ldr	r3, [pc, #76]	@ (8007880 <pvPortMalloc+0x188>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	431a      	orrs	r2, r3
 8007838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800783c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783e:	2200      	movs	r2, #0
 8007840:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007842:	4b13      	ldr	r3, [pc, #76]	@ (8007890 <pvPortMalloc+0x198>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	3301      	adds	r3, #1
 8007848:	4a11      	ldr	r2, [pc, #68]	@ (8007890 <pvPortMalloc+0x198>)
 800784a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800784c:	f7fe ff84 	bl	8006758 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	f003 0307 	and.w	r3, r3, #7
 8007856:	2b00      	cmp	r3, #0
 8007858:	d00b      	beq.n	8007872 <pvPortMalloc+0x17a>
	__asm volatile
 800785a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800785e:	f383 8811 	msr	BASEPRI, r3
 8007862:	f3bf 8f6f 	isb	sy
 8007866:	f3bf 8f4f 	dsb	sy
 800786a:	60fb      	str	r3, [r7, #12]
}
 800786c:	bf00      	nop
 800786e:	bf00      	nop
 8007870:	e7fd      	b.n	800786e <pvPortMalloc+0x176>
	return pvReturn;
 8007872:	69fb      	ldr	r3, [r7, #28]
}
 8007874:	4618      	mov	r0, r3
 8007876:	3728      	adds	r7, #40	@ 0x28
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	20004610 	.word	0x20004610
 8007880:	20004624 	.word	0x20004624
 8007884:	20004614 	.word	0x20004614
 8007888:	20004608 	.word	0x20004608
 800788c:	20004618 	.word	0x20004618
 8007890:	2000461c 	.word	0x2000461c

08007894 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b086      	sub	sp, #24
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d04f      	beq.n	8007946 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80078a6:	2308      	movs	r3, #8
 80078a8:	425b      	negs	r3, r3
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	4413      	add	r3, r2
 80078ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	685a      	ldr	r2, [r3, #4]
 80078b8:	4b25      	ldr	r3, [pc, #148]	@ (8007950 <vPortFree+0xbc>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4013      	ands	r3, r2
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10b      	bne.n	80078da <vPortFree+0x46>
	__asm volatile
 80078c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	60fb      	str	r3, [r7, #12]
}
 80078d4:	bf00      	nop
 80078d6:	bf00      	nop
 80078d8:	e7fd      	b.n	80078d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00b      	beq.n	80078fa <vPortFree+0x66>
	__asm volatile
 80078e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e6:	f383 8811 	msr	BASEPRI, r3
 80078ea:	f3bf 8f6f 	isb	sy
 80078ee:	f3bf 8f4f 	dsb	sy
 80078f2:	60bb      	str	r3, [r7, #8]
}
 80078f4:	bf00      	nop
 80078f6:	bf00      	nop
 80078f8:	e7fd      	b.n	80078f6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	685a      	ldr	r2, [r3, #4]
 80078fe:	4b14      	ldr	r3, [pc, #80]	@ (8007950 <vPortFree+0xbc>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4013      	ands	r3, r2
 8007904:	2b00      	cmp	r3, #0
 8007906:	d01e      	beq.n	8007946 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d11a      	bne.n	8007946 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	685a      	ldr	r2, [r3, #4]
 8007914:	4b0e      	ldr	r3, [pc, #56]	@ (8007950 <vPortFree+0xbc>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	43db      	mvns	r3, r3
 800791a:	401a      	ands	r2, r3
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007920:	f7fe ff0c 	bl	800673c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	685a      	ldr	r2, [r3, #4]
 8007928:	4b0a      	ldr	r3, [pc, #40]	@ (8007954 <vPortFree+0xc0>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4413      	add	r3, r2
 800792e:	4a09      	ldr	r2, [pc, #36]	@ (8007954 <vPortFree+0xc0>)
 8007930:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007932:	6938      	ldr	r0, [r7, #16]
 8007934:	f000 f874 	bl	8007a20 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007938:	4b07      	ldr	r3, [pc, #28]	@ (8007958 <vPortFree+0xc4>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	3301      	adds	r3, #1
 800793e:	4a06      	ldr	r2, [pc, #24]	@ (8007958 <vPortFree+0xc4>)
 8007940:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007942:	f7fe ff09 	bl	8006758 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007946:	bf00      	nop
 8007948:	3718      	adds	r7, #24
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	20004624 	.word	0x20004624
 8007954:	20004614 	.word	0x20004614
 8007958:	20004620 	.word	0x20004620

0800795c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800795c:	b480      	push	{r7}
 800795e:	b085      	sub	sp, #20
 8007960:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007962:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007966:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007968:	4b27      	ldr	r3, [pc, #156]	@ (8007a08 <prvHeapInit+0xac>)
 800796a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f003 0307 	and.w	r3, r3, #7
 8007972:	2b00      	cmp	r3, #0
 8007974:	d00c      	beq.n	8007990 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	3307      	adds	r3, #7
 800797a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f023 0307 	bic.w	r3, r3, #7
 8007982:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	1ad3      	subs	r3, r2, r3
 800798a:	4a1f      	ldr	r2, [pc, #124]	@ (8007a08 <prvHeapInit+0xac>)
 800798c:	4413      	add	r3, r2
 800798e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007994:	4a1d      	ldr	r2, [pc, #116]	@ (8007a0c <prvHeapInit+0xb0>)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800799a:	4b1c      	ldr	r3, [pc, #112]	@ (8007a0c <prvHeapInit+0xb0>)
 800799c:	2200      	movs	r2, #0
 800799e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	68ba      	ldr	r2, [r7, #8]
 80079a4:	4413      	add	r3, r2
 80079a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80079a8:	2208      	movs	r2, #8
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	1a9b      	subs	r3, r3, r2
 80079ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f023 0307 	bic.w	r3, r3, #7
 80079b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	4a15      	ldr	r2, [pc, #84]	@ (8007a10 <prvHeapInit+0xb4>)
 80079bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80079be:	4b14      	ldr	r3, [pc, #80]	@ (8007a10 <prvHeapInit+0xb4>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2200      	movs	r2, #0
 80079c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80079c6:	4b12      	ldr	r3, [pc, #72]	@ (8007a10 <prvHeapInit+0xb4>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2200      	movs	r2, #0
 80079cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	1ad2      	subs	r2, r2, r3
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80079dc:	4b0c      	ldr	r3, [pc, #48]	@ (8007a10 <prvHeapInit+0xb4>)
 80079de:	681a      	ldr	r2, [r3, #0]
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	4a0a      	ldr	r2, [pc, #40]	@ (8007a14 <prvHeapInit+0xb8>)
 80079ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	4a09      	ldr	r2, [pc, #36]	@ (8007a18 <prvHeapInit+0xbc>)
 80079f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80079f4:	4b09      	ldr	r3, [pc, #36]	@ (8007a1c <prvHeapInit+0xc0>)
 80079f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80079fa:	601a      	str	r2, [r3, #0]
}
 80079fc:	bf00      	nop
 80079fe:	3714      	adds	r7, #20
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr
 8007a08:	20000a08 	.word	0x20000a08
 8007a0c:	20004608 	.word	0x20004608
 8007a10:	20004610 	.word	0x20004610
 8007a14:	20004618 	.word	0x20004618
 8007a18:	20004614 	.word	0x20004614
 8007a1c:	20004624 	.word	0x20004624

08007a20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007a20:	b480      	push	{r7}
 8007a22:	b085      	sub	sp, #20
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007a28:	4b28      	ldr	r3, [pc, #160]	@ (8007acc <prvInsertBlockIntoFreeList+0xac>)
 8007a2a:	60fb      	str	r3, [r7, #12]
 8007a2c:	e002      	b.n	8007a34 <prvInsertBlockIntoFreeList+0x14>
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	60fb      	str	r3, [r7, #12]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d8f7      	bhi.n	8007a2e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	68ba      	ldr	r2, [r7, #8]
 8007a48:	4413      	add	r3, r2
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d108      	bne.n	8007a62 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	685a      	ldr	r2, [r3, #4]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	441a      	add	r2, r3
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	68ba      	ldr	r2, [r7, #8]
 8007a6c:	441a      	add	r2, r3
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d118      	bne.n	8007aa8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	4b15      	ldr	r3, [pc, #84]	@ (8007ad0 <prvInsertBlockIntoFreeList+0xb0>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d00d      	beq.n	8007a9e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	685a      	ldr	r2, [r3, #4]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	441a      	add	r2, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	601a      	str	r2, [r3, #0]
 8007a9c:	e008      	b.n	8007ab0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007ad0 <prvInsertBlockIntoFreeList+0xb0>)
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	601a      	str	r2, [r3, #0]
 8007aa6:	e003      	b.n	8007ab0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007ab0:	68fa      	ldr	r2, [r7, #12]
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d002      	beq.n	8007abe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007abe:	bf00      	nop
 8007ac0:	3714      	adds	r7, #20
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	20004608 	.word	0x20004608
 8007ad0:	20004610 	.word	0x20004610

08007ad4 <rand>:
 8007ad4:	4b16      	ldr	r3, [pc, #88]	@ (8007b30 <rand+0x5c>)
 8007ad6:	b510      	push	{r4, lr}
 8007ad8:	681c      	ldr	r4, [r3, #0]
 8007ada:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007adc:	b9b3      	cbnz	r3, 8007b0c <rand+0x38>
 8007ade:	2018      	movs	r0, #24
 8007ae0:	f000 fa64 	bl	8007fac <malloc>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	6320      	str	r0, [r4, #48]	@ 0x30
 8007ae8:	b920      	cbnz	r0, 8007af4 <rand+0x20>
 8007aea:	4b12      	ldr	r3, [pc, #72]	@ (8007b34 <rand+0x60>)
 8007aec:	4812      	ldr	r0, [pc, #72]	@ (8007b38 <rand+0x64>)
 8007aee:	2152      	movs	r1, #82	@ 0x52
 8007af0:	f000 f9f4 	bl	8007edc <__assert_func>
 8007af4:	4911      	ldr	r1, [pc, #68]	@ (8007b3c <rand+0x68>)
 8007af6:	4b12      	ldr	r3, [pc, #72]	@ (8007b40 <rand+0x6c>)
 8007af8:	e9c0 1300 	strd	r1, r3, [r0]
 8007afc:	4b11      	ldr	r3, [pc, #68]	@ (8007b44 <rand+0x70>)
 8007afe:	6083      	str	r3, [r0, #8]
 8007b00:	230b      	movs	r3, #11
 8007b02:	8183      	strh	r3, [r0, #12]
 8007b04:	2100      	movs	r1, #0
 8007b06:	2001      	movs	r0, #1
 8007b08:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007b0c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007b0e:	480e      	ldr	r0, [pc, #56]	@ (8007b48 <rand+0x74>)
 8007b10:	690b      	ldr	r3, [r1, #16]
 8007b12:	694c      	ldr	r4, [r1, #20]
 8007b14:	4a0d      	ldr	r2, [pc, #52]	@ (8007b4c <rand+0x78>)
 8007b16:	4358      	muls	r0, r3
 8007b18:	fb02 0004 	mla	r0, r2, r4, r0
 8007b1c:	fba3 3202 	umull	r3, r2, r3, r2
 8007b20:	3301      	adds	r3, #1
 8007b22:	eb40 0002 	adc.w	r0, r0, r2
 8007b26:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007b2a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007b2e:	bd10      	pop	{r4, pc}
 8007b30:	20000024 	.word	0x20000024
 8007b34:	080098c0 	.word	0x080098c0
 8007b38:	080098d7 	.word	0x080098d7
 8007b3c:	abcd330e 	.word	0xabcd330e
 8007b40:	e66d1234 	.word	0xe66d1234
 8007b44:	0005deec 	.word	0x0005deec
 8007b48:	5851f42d 	.word	0x5851f42d
 8007b4c:	4c957f2d 	.word	0x4c957f2d

08007b50 <std>:
 8007b50:	2300      	movs	r3, #0
 8007b52:	b510      	push	{r4, lr}
 8007b54:	4604      	mov	r4, r0
 8007b56:	e9c0 3300 	strd	r3, r3, [r0]
 8007b5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b5e:	6083      	str	r3, [r0, #8]
 8007b60:	8181      	strh	r1, [r0, #12]
 8007b62:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b64:	81c2      	strh	r2, [r0, #14]
 8007b66:	6183      	str	r3, [r0, #24]
 8007b68:	4619      	mov	r1, r3
 8007b6a:	2208      	movs	r2, #8
 8007b6c:	305c      	adds	r0, #92	@ 0x5c
 8007b6e:	f000 f92a 	bl	8007dc6 <memset>
 8007b72:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba8 <std+0x58>)
 8007b74:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b76:	4b0d      	ldr	r3, [pc, #52]	@ (8007bac <std+0x5c>)
 8007b78:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb0 <std+0x60>)
 8007b7c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb4 <std+0x64>)
 8007b80:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b82:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb8 <std+0x68>)
 8007b84:	6224      	str	r4, [r4, #32]
 8007b86:	429c      	cmp	r4, r3
 8007b88:	d006      	beq.n	8007b98 <std+0x48>
 8007b8a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b8e:	4294      	cmp	r4, r2
 8007b90:	d002      	beq.n	8007b98 <std+0x48>
 8007b92:	33d0      	adds	r3, #208	@ 0xd0
 8007b94:	429c      	cmp	r4, r3
 8007b96:	d105      	bne.n	8007ba4 <std+0x54>
 8007b98:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ba0:	f000 b98a 	b.w	8007eb8 <__retarget_lock_init_recursive>
 8007ba4:	bd10      	pop	{r4, pc}
 8007ba6:	bf00      	nop
 8007ba8:	08007d41 	.word	0x08007d41
 8007bac:	08007d63 	.word	0x08007d63
 8007bb0:	08007d9b 	.word	0x08007d9b
 8007bb4:	08007dbf 	.word	0x08007dbf
 8007bb8:	20004628 	.word	0x20004628

08007bbc <stdio_exit_handler>:
 8007bbc:	4a02      	ldr	r2, [pc, #8]	@ (8007bc8 <stdio_exit_handler+0xc>)
 8007bbe:	4903      	ldr	r1, [pc, #12]	@ (8007bcc <stdio_exit_handler+0x10>)
 8007bc0:	4803      	ldr	r0, [pc, #12]	@ (8007bd0 <stdio_exit_handler+0x14>)
 8007bc2:	f000 b869 	b.w	8007c98 <_fwalk_sglue>
 8007bc6:	bf00      	nop
 8007bc8:	20000018 	.word	0x20000018
 8007bcc:	080087e9 	.word	0x080087e9
 8007bd0:	20000028 	.word	0x20000028

08007bd4 <cleanup_stdio>:
 8007bd4:	6841      	ldr	r1, [r0, #4]
 8007bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8007c08 <cleanup_stdio+0x34>)
 8007bd8:	4299      	cmp	r1, r3
 8007bda:	b510      	push	{r4, lr}
 8007bdc:	4604      	mov	r4, r0
 8007bde:	d001      	beq.n	8007be4 <cleanup_stdio+0x10>
 8007be0:	f000 fe02 	bl	80087e8 <_fflush_r>
 8007be4:	68a1      	ldr	r1, [r4, #8]
 8007be6:	4b09      	ldr	r3, [pc, #36]	@ (8007c0c <cleanup_stdio+0x38>)
 8007be8:	4299      	cmp	r1, r3
 8007bea:	d002      	beq.n	8007bf2 <cleanup_stdio+0x1e>
 8007bec:	4620      	mov	r0, r4
 8007bee:	f000 fdfb 	bl	80087e8 <_fflush_r>
 8007bf2:	68e1      	ldr	r1, [r4, #12]
 8007bf4:	4b06      	ldr	r3, [pc, #24]	@ (8007c10 <cleanup_stdio+0x3c>)
 8007bf6:	4299      	cmp	r1, r3
 8007bf8:	d004      	beq.n	8007c04 <cleanup_stdio+0x30>
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c00:	f000 bdf2 	b.w	80087e8 <_fflush_r>
 8007c04:	bd10      	pop	{r4, pc}
 8007c06:	bf00      	nop
 8007c08:	20004628 	.word	0x20004628
 8007c0c:	20004690 	.word	0x20004690
 8007c10:	200046f8 	.word	0x200046f8

08007c14 <global_stdio_init.part.0>:
 8007c14:	b510      	push	{r4, lr}
 8007c16:	4b0b      	ldr	r3, [pc, #44]	@ (8007c44 <global_stdio_init.part.0+0x30>)
 8007c18:	4c0b      	ldr	r4, [pc, #44]	@ (8007c48 <global_stdio_init.part.0+0x34>)
 8007c1a:	4a0c      	ldr	r2, [pc, #48]	@ (8007c4c <global_stdio_init.part.0+0x38>)
 8007c1c:	601a      	str	r2, [r3, #0]
 8007c1e:	4620      	mov	r0, r4
 8007c20:	2200      	movs	r2, #0
 8007c22:	2104      	movs	r1, #4
 8007c24:	f7ff ff94 	bl	8007b50 <std>
 8007c28:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	2109      	movs	r1, #9
 8007c30:	f7ff ff8e 	bl	8007b50 <std>
 8007c34:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007c38:	2202      	movs	r2, #2
 8007c3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c3e:	2112      	movs	r1, #18
 8007c40:	f7ff bf86 	b.w	8007b50 <std>
 8007c44:	20004760 	.word	0x20004760
 8007c48:	20004628 	.word	0x20004628
 8007c4c:	08007bbd 	.word	0x08007bbd

08007c50 <__sfp_lock_acquire>:
 8007c50:	4801      	ldr	r0, [pc, #4]	@ (8007c58 <__sfp_lock_acquire+0x8>)
 8007c52:	f000 b932 	b.w	8007eba <__retarget_lock_acquire_recursive>
 8007c56:	bf00      	nop
 8007c58:	20004769 	.word	0x20004769

08007c5c <__sfp_lock_release>:
 8007c5c:	4801      	ldr	r0, [pc, #4]	@ (8007c64 <__sfp_lock_release+0x8>)
 8007c5e:	f000 b92d 	b.w	8007ebc <__retarget_lock_release_recursive>
 8007c62:	bf00      	nop
 8007c64:	20004769 	.word	0x20004769

08007c68 <__sinit>:
 8007c68:	b510      	push	{r4, lr}
 8007c6a:	4604      	mov	r4, r0
 8007c6c:	f7ff fff0 	bl	8007c50 <__sfp_lock_acquire>
 8007c70:	6a23      	ldr	r3, [r4, #32]
 8007c72:	b11b      	cbz	r3, 8007c7c <__sinit+0x14>
 8007c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c78:	f7ff bff0 	b.w	8007c5c <__sfp_lock_release>
 8007c7c:	4b04      	ldr	r3, [pc, #16]	@ (8007c90 <__sinit+0x28>)
 8007c7e:	6223      	str	r3, [r4, #32]
 8007c80:	4b04      	ldr	r3, [pc, #16]	@ (8007c94 <__sinit+0x2c>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1f5      	bne.n	8007c74 <__sinit+0xc>
 8007c88:	f7ff ffc4 	bl	8007c14 <global_stdio_init.part.0>
 8007c8c:	e7f2      	b.n	8007c74 <__sinit+0xc>
 8007c8e:	bf00      	nop
 8007c90:	08007bd5 	.word	0x08007bd5
 8007c94:	20004760 	.word	0x20004760

08007c98 <_fwalk_sglue>:
 8007c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c9c:	4607      	mov	r7, r0
 8007c9e:	4688      	mov	r8, r1
 8007ca0:	4614      	mov	r4, r2
 8007ca2:	2600      	movs	r6, #0
 8007ca4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ca8:	f1b9 0901 	subs.w	r9, r9, #1
 8007cac:	d505      	bpl.n	8007cba <_fwalk_sglue+0x22>
 8007cae:	6824      	ldr	r4, [r4, #0]
 8007cb0:	2c00      	cmp	r4, #0
 8007cb2:	d1f7      	bne.n	8007ca4 <_fwalk_sglue+0xc>
 8007cb4:	4630      	mov	r0, r6
 8007cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cba:	89ab      	ldrh	r3, [r5, #12]
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d907      	bls.n	8007cd0 <_fwalk_sglue+0x38>
 8007cc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	d003      	beq.n	8007cd0 <_fwalk_sglue+0x38>
 8007cc8:	4629      	mov	r1, r5
 8007cca:	4638      	mov	r0, r7
 8007ccc:	47c0      	blx	r8
 8007cce:	4306      	orrs	r6, r0
 8007cd0:	3568      	adds	r5, #104	@ 0x68
 8007cd2:	e7e9      	b.n	8007ca8 <_fwalk_sglue+0x10>

08007cd4 <sniprintf>:
 8007cd4:	b40c      	push	{r2, r3}
 8007cd6:	b530      	push	{r4, r5, lr}
 8007cd8:	4b18      	ldr	r3, [pc, #96]	@ (8007d3c <sniprintf+0x68>)
 8007cda:	1e0c      	subs	r4, r1, #0
 8007cdc:	681d      	ldr	r5, [r3, #0]
 8007cde:	b09d      	sub	sp, #116	@ 0x74
 8007ce0:	da08      	bge.n	8007cf4 <sniprintf+0x20>
 8007ce2:	238b      	movs	r3, #139	@ 0x8b
 8007ce4:	602b      	str	r3, [r5, #0]
 8007ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8007cea:	b01d      	add	sp, #116	@ 0x74
 8007cec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007cf0:	b002      	add	sp, #8
 8007cf2:	4770      	bx	lr
 8007cf4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007cf8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007cfc:	f04f 0300 	mov.w	r3, #0
 8007d00:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007d02:	bf14      	ite	ne
 8007d04:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007d08:	4623      	moveq	r3, r4
 8007d0a:	9304      	str	r3, [sp, #16]
 8007d0c:	9307      	str	r3, [sp, #28]
 8007d0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d12:	9002      	str	r0, [sp, #8]
 8007d14:	9006      	str	r0, [sp, #24]
 8007d16:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007d1a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007d1c:	ab21      	add	r3, sp, #132	@ 0x84
 8007d1e:	a902      	add	r1, sp, #8
 8007d20:	4628      	mov	r0, r5
 8007d22:	9301      	str	r3, [sp, #4]
 8007d24:	f000 fa54 	bl	80081d0 <_svfiprintf_r>
 8007d28:	1c43      	adds	r3, r0, #1
 8007d2a:	bfbc      	itt	lt
 8007d2c:	238b      	movlt	r3, #139	@ 0x8b
 8007d2e:	602b      	strlt	r3, [r5, #0]
 8007d30:	2c00      	cmp	r4, #0
 8007d32:	d0da      	beq.n	8007cea <sniprintf+0x16>
 8007d34:	9b02      	ldr	r3, [sp, #8]
 8007d36:	2200      	movs	r2, #0
 8007d38:	701a      	strb	r2, [r3, #0]
 8007d3a:	e7d6      	b.n	8007cea <sniprintf+0x16>
 8007d3c:	20000024 	.word	0x20000024

08007d40 <__sread>:
 8007d40:	b510      	push	{r4, lr}
 8007d42:	460c      	mov	r4, r1
 8007d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d48:	f000 f868 	bl	8007e1c <_read_r>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	bfab      	itete	ge
 8007d50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d52:	89a3      	ldrhlt	r3, [r4, #12]
 8007d54:	181b      	addge	r3, r3, r0
 8007d56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d5a:	bfac      	ite	ge
 8007d5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d5e:	81a3      	strhlt	r3, [r4, #12]
 8007d60:	bd10      	pop	{r4, pc}

08007d62 <__swrite>:
 8007d62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d66:	461f      	mov	r7, r3
 8007d68:	898b      	ldrh	r3, [r1, #12]
 8007d6a:	05db      	lsls	r3, r3, #23
 8007d6c:	4605      	mov	r5, r0
 8007d6e:	460c      	mov	r4, r1
 8007d70:	4616      	mov	r6, r2
 8007d72:	d505      	bpl.n	8007d80 <__swrite+0x1e>
 8007d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d78:	2302      	movs	r3, #2
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f000 f83c 	bl	8007df8 <_lseek_r>
 8007d80:	89a3      	ldrh	r3, [r4, #12]
 8007d82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d8a:	81a3      	strh	r3, [r4, #12]
 8007d8c:	4632      	mov	r2, r6
 8007d8e:	463b      	mov	r3, r7
 8007d90:	4628      	mov	r0, r5
 8007d92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d96:	f000 b853 	b.w	8007e40 <_write_r>

08007d9a <__sseek>:
 8007d9a:	b510      	push	{r4, lr}
 8007d9c:	460c      	mov	r4, r1
 8007d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da2:	f000 f829 	bl	8007df8 <_lseek_r>
 8007da6:	1c43      	adds	r3, r0, #1
 8007da8:	89a3      	ldrh	r3, [r4, #12]
 8007daa:	bf15      	itete	ne
 8007dac:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007dae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007db2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007db6:	81a3      	strheq	r3, [r4, #12]
 8007db8:	bf18      	it	ne
 8007dba:	81a3      	strhne	r3, [r4, #12]
 8007dbc:	bd10      	pop	{r4, pc}

08007dbe <__sclose>:
 8007dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dc2:	f000 b809 	b.w	8007dd8 <_close_r>

08007dc6 <memset>:
 8007dc6:	4402      	add	r2, r0
 8007dc8:	4603      	mov	r3, r0
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d100      	bne.n	8007dd0 <memset+0xa>
 8007dce:	4770      	bx	lr
 8007dd0:	f803 1b01 	strb.w	r1, [r3], #1
 8007dd4:	e7f9      	b.n	8007dca <memset+0x4>
	...

08007dd8 <_close_r>:
 8007dd8:	b538      	push	{r3, r4, r5, lr}
 8007dda:	4d06      	ldr	r5, [pc, #24]	@ (8007df4 <_close_r+0x1c>)
 8007ddc:	2300      	movs	r3, #0
 8007dde:	4604      	mov	r4, r0
 8007de0:	4608      	mov	r0, r1
 8007de2:	602b      	str	r3, [r5, #0]
 8007de4:	f7f9 fc44 	bl	8001670 <_close>
 8007de8:	1c43      	adds	r3, r0, #1
 8007dea:	d102      	bne.n	8007df2 <_close_r+0x1a>
 8007dec:	682b      	ldr	r3, [r5, #0]
 8007dee:	b103      	cbz	r3, 8007df2 <_close_r+0x1a>
 8007df0:	6023      	str	r3, [r4, #0]
 8007df2:	bd38      	pop	{r3, r4, r5, pc}
 8007df4:	20004764 	.word	0x20004764

08007df8 <_lseek_r>:
 8007df8:	b538      	push	{r3, r4, r5, lr}
 8007dfa:	4d07      	ldr	r5, [pc, #28]	@ (8007e18 <_lseek_r+0x20>)
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	4608      	mov	r0, r1
 8007e00:	4611      	mov	r1, r2
 8007e02:	2200      	movs	r2, #0
 8007e04:	602a      	str	r2, [r5, #0]
 8007e06:	461a      	mov	r2, r3
 8007e08:	f7f9 fc59 	bl	80016be <_lseek>
 8007e0c:	1c43      	adds	r3, r0, #1
 8007e0e:	d102      	bne.n	8007e16 <_lseek_r+0x1e>
 8007e10:	682b      	ldr	r3, [r5, #0]
 8007e12:	b103      	cbz	r3, 8007e16 <_lseek_r+0x1e>
 8007e14:	6023      	str	r3, [r4, #0]
 8007e16:	bd38      	pop	{r3, r4, r5, pc}
 8007e18:	20004764 	.word	0x20004764

08007e1c <_read_r>:
 8007e1c:	b538      	push	{r3, r4, r5, lr}
 8007e1e:	4d07      	ldr	r5, [pc, #28]	@ (8007e3c <_read_r+0x20>)
 8007e20:	4604      	mov	r4, r0
 8007e22:	4608      	mov	r0, r1
 8007e24:	4611      	mov	r1, r2
 8007e26:	2200      	movs	r2, #0
 8007e28:	602a      	str	r2, [r5, #0]
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	f7f9 fbe7 	bl	80015fe <_read>
 8007e30:	1c43      	adds	r3, r0, #1
 8007e32:	d102      	bne.n	8007e3a <_read_r+0x1e>
 8007e34:	682b      	ldr	r3, [r5, #0]
 8007e36:	b103      	cbz	r3, 8007e3a <_read_r+0x1e>
 8007e38:	6023      	str	r3, [r4, #0]
 8007e3a:	bd38      	pop	{r3, r4, r5, pc}
 8007e3c:	20004764 	.word	0x20004764

08007e40 <_write_r>:
 8007e40:	b538      	push	{r3, r4, r5, lr}
 8007e42:	4d07      	ldr	r5, [pc, #28]	@ (8007e60 <_write_r+0x20>)
 8007e44:	4604      	mov	r4, r0
 8007e46:	4608      	mov	r0, r1
 8007e48:	4611      	mov	r1, r2
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	602a      	str	r2, [r5, #0]
 8007e4e:	461a      	mov	r2, r3
 8007e50:	f7f9 fbf2 	bl	8001638 <_write>
 8007e54:	1c43      	adds	r3, r0, #1
 8007e56:	d102      	bne.n	8007e5e <_write_r+0x1e>
 8007e58:	682b      	ldr	r3, [r5, #0]
 8007e5a:	b103      	cbz	r3, 8007e5e <_write_r+0x1e>
 8007e5c:	6023      	str	r3, [r4, #0]
 8007e5e:	bd38      	pop	{r3, r4, r5, pc}
 8007e60:	20004764 	.word	0x20004764

08007e64 <__errno>:
 8007e64:	4b01      	ldr	r3, [pc, #4]	@ (8007e6c <__errno+0x8>)
 8007e66:	6818      	ldr	r0, [r3, #0]
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	20000024 	.word	0x20000024

08007e70 <__libc_init_array>:
 8007e70:	b570      	push	{r4, r5, r6, lr}
 8007e72:	4d0d      	ldr	r5, [pc, #52]	@ (8007ea8 <__libc_init_array+0x38>)
 8007e74:	4c0d      	ldr	r4, [pc, #52]	@ (8007eac <__libc_init_array+0x3c>)
 8007e76:	1b64      	subs	r4, r4, r5
 8007e78:	10a4      	asrs	r4, r4, #2
 8007e7a:	2600      	movs	r6, #0
 8007e7c:	42a6      	cmp	r6, r4
 8007e7e:	d109      	bne.n	8007e94 <__libc_init_array+0x24>
 8007e80:	4d0b      	ldr	r5, [pc, #44]	@ (8007eb0 <__libc_init_array+0x40>)
 8007e82:	4c0c      	ldr	r4, [pc, #48]	@ (8007eb4 <__libc_init_array+0x44>)
 8007e84:	f000 ffee 	bl	8008e64 <_init>
 8007e88:	1b64      	subs	r4, r4, r5
 8007e8a:	10a4      	asrs	r4, r4, #2
 8007e8c:	2600      	movs	r6, #0
 8007e8e:	42a6      	cmp	r6, r4
 8007e90:	d105      	bne.n	8007e9e <__libc_init_array+0x2e>
 8007e92:	bd70      	pop	{r4, r5, r6, pc}
 8007e94:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e98:	4798      	blx	r3
 8007e9a:	3601      	adds	r6, #1
 8007e9c:	e7ee      	b.n	8007e7c <__libc_init_array+0xc>
 8007e9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ea2:	4798      	blx	r3
 8007ea4:	3601      	adds	r6, #1
 8007ea6:	e7f2      	b.n	8007e8e <__libc_init_array+0x1e>
 8007ea8:	080099a8 	.word	0x080099a8
 8007eac:	080099a8 	.word	0x080099a8
 8007eb0:	080099a8 	.word	0x080099a8
 8007eb4:	080099ac 	.word	0x080099ac

08007eb8 <__retarget_lock_init_recursive>:
 8007eb8:	4770      	bx	lr

08007eba <__retarget_lock_acquire_recursive>:
 8007eba:	4770      	bx	lr

08007ebc <__retarget_lock_release_recursive>:
 8007ebc:	4770      	bx	lr

08007ebe <memcpy>:
 8007ebe:	440a      	add	r2, r1
 8007ec0:	4291      	cmp	r1, r2
 8007ec2:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ec6:	d100      	bne.n	8007eca <memcpy+0xc>
 8007ec8:	4770      	bx	lr
 8007eca:	b510      	push	{r4, lr}
 8007ecc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ed0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ed4:	4291      	cmp	r1, r2
 8007ed6:	d1f9      	bne.n	8007ecc <memcpy+0xe>
 8007ed8:	bd10      	pop	{r4, pc}
	...

08007edc <__assert_func>:
 8007edc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ede:	4614      	mov	r4, r2
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	4b09      	ldr	r3, [pc, #36]	@ (8007f08 <__assert_func+0x2c>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4605      	mov	r5, r0
 8007ee8:	68d8      	ldr	r0, [r3, #12]
 8007eea:	b14c      	cbz	r4, 8007f00 <__assert_func+0x24>
 8007eec:	4b07      	ldr	r3, [pc, #28]	@ (8007f0c <__assert_func+0x30>)
 8007eee:	9100      	str	r1, [sp, #0]
 8007ef0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ef4:	4906      	ldr	r1, [pc, #24]	@ (8007f10 <__assert_func+0x34>)
 8007ef6:	462b      	mov	r3, r5
 8007ef8:	f000 fc9e 	bl	8008838 <fiprintf>
 8007efc:	f000 fcd8 	bl	80088b0 <abort>
 8007f00:	4b04      	ldr	r3, [pc, #16]	@ (8007f14 <__assert_func+0x38>)
 8007f02:	461c      	mov	r4, r3
 8007f04:	e7f3      	b.n	8007eee <__assert_func+0x12>
 8007f06:	bf00      	nop
 8007f08:	20000024 	.word	0x20000024
 8007f0c:	0800992f 	.word	0x0800992f
 8007f10:	0800993c 	.word	0x0800993c
 8007f14:	0800996a 	.word	0x0800996a

08007f18 <_free_r>:
 8007f18:	b538      	push	{r3, r4, r5, lr}
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	2900      	cmp	r1, #0
 8007f1e:	d041      	beq.n	8007fa4 <_free_r+0x8c>
 8007f20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f24:	1f0c      	subs	r4, r1, #4
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	bfb8      	it	lt
 8007f2a:	18e4      	addlt	r4, r4, r3
 8007f2c:	f000 f8e8 	bl	8008100 <__malloc_lock>
 8007f30:	4a1d      	ldr	r2, [pc, #116]	@ (8007fa8 <_free_r+0x90>)
 8007f32:	6813      	ldr	r3, [r2, #0]
 8007f34:	b933      	cbnz	r3, 8007f44 <_free_r+0x2c>
 8007f36:	6063      	str	r3, [r4, #4]
 8007f38:	6014      	str	r4, [r2, #0]
 8007f3a:	4628      	mov	r0, r5
 8007f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f40:	f000 b8e4 	b.w	800810c <__malloc_unlock>
 8007f44:	42a3      	cmp	r3, r4
 8007f46:	d908      	bls.n	8007f5a <_free_r+0x42>
 8007f48:	6820      	ldr	r0, [r4, #0]
 8007f4a:	1821      	adds	r1, r4, r0
 8007f4c:	428b      	cmp	r3, r1
 8007f4e:	bf01      	itttt	eq
 8007f50:	6819      	ldreq	r1, [r3, #0]
 8007f52:	685b      	ldreq	r3, [r3, #4]
 8007f54:	1809      	addeq	r1, r1, r0
 8007f56:	6021      	streq	r1, [r4, #0]
 8007f58:	e7ed      	b.n	8007f36 <_free_r+0x1e>
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	b10b      	cbz	r3, 8007f64 <_free_r+0x4c>
 8007f60:	42a3      	cmp	r3, r4
 8007f62:	d9fa      	bls.n	8007f5a <_free_r+0x42>
 8007f64:	6811      	ldr	r1, [r2, #0]
 8007f66:	1850      	adds	r0, r2, r1
 8007f68:	42a0      	cmp	r0, r4
 8007f6a:	d10b      	bne.n	8007f84 <_free_r+0x6c>
 8007f6c:	6820      	ldr	r0, [r4, #0]
 8007f6e:	4401      	add	r1, r0
 8007f70:	1850      	adds	r0, r2, r1
 8007f72:	4283      	cmp	r3, r0
 8007f74:	6011      	str	r1, [r2, #0]
 8007f76:	d1e0      	bne.n	8007f3a <_free_r+0x22>
 8007f78:	6818      	ldr	r0, [r3, #0]
 8007f7a:	685b      	ldr	r3, [r3, #4]
 8007f7c:	6053      	str	r3, [r2, #4]
 8007f7e:	4408      	add	r0, r1
 8007f80:	6010      	str	r0, [r2, #0]
 8007f82:	e7da      	b.n	8007f3a <_free_r+0x22>
 8007f84:	d902      	bls.n	8007f8c <_free_r+0x74>
 8007f86:	230c      	movs	r3, #12
 8007f88:	602b      	str	r3, [r5, #0]
 8007f8a:	e7d6      	b.n	8007f3a <_free_r+0x22>
 8007f8c:	6820      	ldr	r0, [r4, #0]
 8007f8e:	1821      	adds	r1, r4, r0
 8007f90:	428b      	cmp	r3, r1
 8007f92:	bf04      	itt	eq
 8007f94:	6819      	ldreq	r1, [r3, #0]
 8007f96:	685b      	ldreq	r3, [r3, #4]
 8007f98:	6063      	str	r3, [r4, #4]
 8007f9a:	bf04      	itt	eq
 8007f9c:	1809      	addeq	r1, r1, r0
 8007f9e:	6021      	streq	r1, [r4, #0]
 8007fa0:	6054      	str	r4, [r2, #4]
 8007fa2:	e7ca      	b.n	8007f3a <_free_r+0x22>
 8007fa4:	bd38      	pop	{r3, r4, r5, pc}
 8007fa6:	bf00      	nop
 8007fa8:	20004770 	.word	0x20004770

08007fac <malloc>:
 8007fac:	4b02      	ldr	r3, [pc, #8]	@ (8007fb8 <malloc+0xc>)
 8007fae:	4601      	mov	r1, r0
 8007fb0:	6818      	ldr	r0, [r3, #0]
 8007fb2:	f000 b825 	b.w	8008000 <_malloc_r>
 8007fb6:	bf00      	nop
 8007fb8:	20000024 	.word	0x20000024

08007fbc <sbrk_aligned>:
 8007fbc:	b570      	push	{r4, r5, r6, lr}
 8007fbe:	4e0f      	ldr	r6, [pc, #60]	@ (8007ffc <sbrk_aligned+0x40>)
 8007fc0:	460c      	mov	r4, r1
 8007fc2:	6831      	ldr	r1, [r6, #0]
 8007fc4:	4605      	mov	r5, r0
 8007fc6:	b911      	cbnz	r1, 8007fce <sbrk_aligned+0x12>
 8007fc8:	f000 fc62 	bl	8008890 <_sbrk_r>
 8007fcc:	6030      	str	r0, [r6, #0]
 8007fce:	4621      	mov	r1, r4
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	f000 fc5d 	bl	8008890 <_sbrk_r>
 8007fd6:	1c43      	adds	r3, r0, #1
 8007fd8:	d103      	bne.n	8007fe2 <sbrk_aligned+0x26>
 8007fda:	f04f 34ff 	mov.w	r4, #4294967295
 8007fde:	4620      	mov	r0, r4
 8007fe0:	bd70      	pop	{r4, r5, r6, pc}
 8007fe2:	1cc4      	adds	r4, r0, #3
 8007fe4:	f024 0403 	bic.w	r4, r4, #3
 8007fe8:	42a0      	cmp	r0, r4
 8007fea:	d0f8      	beq.n	8007fde <sbrk_aligned+0x22>
 8007fec:	1a21      	subs	r1, r4, r0
 8007fee:	4628      	mov	r0, r5
 8007ff0:	f000 fc4e 	bl	8008890 <_sbrk_r>
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	d1f2      	bne.n	8007fde <sbrk_aligned+0x22>
 8007ff8:	e7ef      	b.n	8007fda <sbrk_aligned+0x1e>
 8007ffa:	bf00      	nop
 8007ffc:	2000476c 	.word	0x2000476c

08008000 <_malloc_r>:
 8008000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008004:	1ccd      	adds	r5, r1, #3
 8008006:	f025 0503 	bic.w	r5, r5, #3
 800800a:	3508      	adds	r5, #8
 800800c:	2d0c      	cmp	r5, #12
 800800e:	bf38      	it	cc
 8008010:	250c      	movcc	r5, #12
 8008012:	2d00      	cmp	r5, #0
 8008014:	4606      	mov	r6, r0
 8008016:	db01      	blt.n	800801c <_malloc_r+0x1c>
 8008018:	42a9      	cmp	r1, r5
 800801a:	d904      	bls.n	8008026 <_malloc_r+0x26>
 800801c:	230c      	movs	r3, #12
 800801e:	6033      	str	r3, [r6, #0]
 8008020:	2000      	movs	r0, #0
 8008022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008026:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80080fc <_malloc_r+0xfc>
 800802a:	f000 f869 	bl	8008100 <__malloc_lock>
 800802e:	f8d8 3000 	ldr.w	r3, [r8]
 8008032:	461c      	mov	r4, r3
 8008034:	bb44      	cbnz	r4, 8008088 <_malloc_r+0x88>
 8008036:	4629      	mov	r1, r5
 8008038:	4630      	mov	r0, r6
 800803a:	f7ff ffbf 	bl	8007fbc <sbrk_aligned>
 800803e:	1c43      	adds	r3, r0, #1
 8008040:	4604      	mov	r4, r0
 8008042:	d158      	bne.n	80080f6 <_malloc_r+0xf6>
 8008044:	f8d8 4000 	ldr.w	r4, [r8]
 8008048:	4627      	mov	r7, r4
 800804a:	2f00      	cmp	r7, #0
 800804c:	d143      	bne.n	80080d6 <_malloc_r+0xd6>
 800804e:	2c00      	cmp	r4, #0
 8008050:	d04b      	beq.n	80080ea <_malloc_r+0xea>
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	4639      	mov	r1, r7
 8008056:	4630      	mov	r0, r6
 8008058:	eb04 0903 	add.w	r9, r4, r3
 800805c:	f000 fc18 	bl	8008890 <_sbrk_r>
 8008060:	4581      	cmp	r9, r0
 8008062:	d142      	bne.n	80080ea <_malloc_r+0xea>
 8008064:	6821      	ldr	r1, [r4, #0]
 8008066:	1a6d      	subs	r5, r5, r1
 8008068:	4629      	mov	r1, r5
 800806a:	4630      	mov	r0, r6
 800806c:	f7ff ffa6 	bl	8007fbc <sbrk_aligned>
 8008070:	3001      	adds	r0, #1
 8008072:	d03a      	beq.n	80080ea <_malloc_r+0xea>
 8008074:	6823      	ldr	r3, [r4, #0]
 8008076:	442b      	add	r3, r5
 8008078:	6023      	str	r3, [r4, #0]
 800807a:	f8d8 3000 	ldr.w	r3, [r8]
 800807e:	685a      	ldr	r2, [r3, #4]
 8008080:	bb62      	cbnz	r2, 80080dc <_malloc_r+0xdc>
 8008082:	f8c8 7000 	str.w	r7, [r8]
 8008086:	e00f      	b.n	80080a8 <_malloc_r+0xa8>
 8008088:	6822      	ldr	r2, [r4, #0]
 800808a:	1b52      	subs	r2, r2, r5
 800808c:	d420      	bmi.n	80080d0 <_malloc_r+0xd0>
 800808e:	2a0b      	cmp	r2, #11
 8008090:	d917      	bls.n	80080c2 <_malloc_r+0xc2>
 8008092:	1961      	adds	r1, r4, r5
 8008094:	42a3      	cmp	r3, r4
 8008096:	6025      	str	r5, [r4, #0]
 8008098:	bf18      	it	ne
 800809a:	6059      	strne	r1, [r3, #4]
 800809c:	6863      	ldr	r3, [r4, #4]
 800809e:	bf08      	it	eq
 80080a0:	f8c8 1000 	streq.w	r1, [r8]
 80080a4:	5162      	str	r2, [r4, r5]
 80080a6:	604b      	str	r3, [r1, #4]
 80080a8:	4630      	mov	r0, r6
 80080aa:	f000 f82f 	bl	800810c <__malloc_unlock>
 80080ae:	f104 000b 	add.w	r0, r4, #11
 80080b2:	1d23      	adds	r3, r4, #4
 80080b4:	f020 0007 	bic.w	r0, r0, #7
 80080b8:	1ac2      	subs	r2, r0, r3
 80080ba:	bf1c      	itt	ne
 80080bc:	1a1b      	subne	r3, r3, r0
 80080be:	50a3      	strne	r3, [r4, r2]
 80080c0:	e7af      	b.n	8008022 <_malloc_r+0x22>
 80080c2:	6862      	ldr	r2, [r4, #4]
 80080c4:	42a3      	cmp	r3, r4
 80080c6:	bf0c      	ite	eq
 80080c8:	f8c8 2000 	streq.w	r2, [r8]
 80080cc:	605a      	strne	r2, [r3, #4]
 80080ce:	e7eb      	b.n	80080a8 <_malloc_r+0xa8>
 80080d0:	4623      	mov	r3, r4
 80080d2:	6864      	ldr	r4, [r4, #4]
 80080d4:	e7ae      	b.n	8008034 <_malloc_r+0x34>
 80080d6:	463c      	mov	r4, r7
 80080d8:	687f      	ldr	r7, [r7, #4]
 80080da:	e7b6      	b.n	800804a <_malloc_r+0x4a>
 80080dc:	461a      	mov	r2, r3
 80080de:	685b      	ldr	r3, [r3, #4]
 80080e0:	42a3      	cmp	r3, r4
 80080e2:	d1fb      	bne.n	80080dc <_malloc_r+0xdc>
 80080e4:	2300      	movs	r3, #0
 80080e6:	6053      	str	r3, [r2, #4]
 80080e8:	e7de      	b.n	80080a8 <_malloc_r+0xa8>
 80080ea:	230c      	movs	r3, #12
 80080ec:	6033      	str	r3, [r6, #0]
 80080ee:	4630      	mov	r0, r6
 80080f0:	f000 f80c 	bl	800810c <__malloc_unlock>
 80080f4:	e794      	b.n	8008020 <_malloc_r+0x20>
 80080f6:	6005      	str	r5, [r0, #0]
 80080f8:	e7d6      	b.n	80080a8 <_malloc_r+0xa8>
 80080fa:	bf00      	nop
 80080fc:	20004770 	.word	0x20004770

08008100 <__malloc_lock>:
 8008100:	4801      	ldr	r0, [pc, #4]	@ (8008108 <__malloc_lock+0x8>)
 8008102:	f7ff beda 	b.w	8007eba <__retarget_lock_acquire_recursive>
 8008106:	bf00      	nop
 8008108:	20004768 	.word	0x20004768

0800810c <__malloc_unlock>:
 800810c:	4801      	ldr	r0, [pc, #4]	@ (8008114 <__malloc_unlock+0x8>)
 800810e:	f7ff bed5 	b.w	8007ebc <__retarget_lock_release_recursive>
 8008112:	bf00      	nop
 8008114:	20004768 	.word	0x20004768

08008118 <__ssputs_r>:
 8008118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800811c:	688e      	ldr	r6, [r1, #8]
 800811e:	461f      	mov	r7, r3
 8008120:	42be      	cmp	r6, r7
 8008122:	680b      	ldr	r3, [r1, #0]
 8008124:	4682      	mov	sl, r0
 8008126:	460c      	mov	r4, r1
 8008128:	4690      	mov	r8, r2
 800812a:	d82d      	bhi.n	8008188 <__ssputs_r+0x70>
 800812c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008130:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008134:	d026      	beq.n	8008184 <__ssputs_r+0x6c>
 8008136:	6965      	ldr	r5, [r4, #20]
 8008138:	6909      	ldr	r1, [r1, #16]
 800813a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800813e:	eba3 0901 	sub.w	r9, r3, r1
 8008142:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008146:	1c7b      	adds	r3, r7, #1
 8008148:	444b      	add	r3, r9
 800814a:	106d      	asrs	r5, r5, #1
 800814c:	429d      	cmp	r5, r3
 800814e:	bf38      	it	cc
 8008150:	461d      	movcc	r5, r3
 8008152:	0553      	lsls	r3, r2, #21
 8008154:	d527      	bpl.n	80081a6 <__ssputs_r+0x8e>
 8008156:	4629      	mov	r1, r5
 8008158:	f7ff ff52 	bl	8008000 <_malloc_r>
 800815c:	4606      	mov	r6, r0
 800815e:	b360      	cbz	r0, 80081ba <__ssputs_r+0xa2>
 8008160:	6921      	ldr	r1, [r4, #16]
 8008162:	464a      	mov	r2, r9
 8008164:	f7ff feab 	bl	8007ebe <memcpy>
 8008168:	89a3      	ldrh	r3, [r4, #12]
 800816a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800816e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008172:	81a3      	strh	r3, [r4, #12]
 8008174:	6126      	str	r6, [r4, #16]
 8008176:	6165      	str	r5, [r4, #20]
 8008178:	444e      	add	r6, r9
 800817a:	eba5 0509 	sub.w	r5, r5, r9
 800817e:	6026      	str	r6, [r4, #0]
 8008180:	60a5      	str	r5, [r4, #8]
 8008182:	463e      	mov	r6, r7
 8008184:	42be      	cmp	r6, r7
 8008186:	d900      	bls.n	800818a <__ssputs_r+0x72>
 8008188:	463e      	mov	r6, r7
 800818a:	6820      	ldr	r0, [r4, #0]
 800818c:	4632      	mov	r2, r6
 800818e:	4641      	mov	r1, r8
 8008190:	f000 fb64 	bl	800885c <memmove>
 8008194:	68a3      	ldr	r3, [r4, #8]
 8008196:	1b9b      	subs	r3, r3, r6
 8008198:	60a3      	str	r3, [r4, #8]
 800819a:	6823      	ldr	r3, [r4, #0]
 800819c:	4433      	add	r3, r6
 800819e:	6023      	str	r3, [r4, #0]
 80081a0:	2000      	movs	r0, #0
 80081a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081a6:	462a      	mov	r2, r5
 80081a8:	f000 fb89 	bl	80088be <_realloc_r>
 80081ac:	4606      	mov	r6, r0
 80081ae:	2800      	cmp	r0, #0
 80081b0:	d1e0      	bne.n	8008174 <__ssputs_r+0x5c>
 80081b2:	6921      	ldr	r1, [r4, #16]
 80081b4:	4650      	mov	r0, sl
 80081b6:	f7ff feaf 	bl	8007f18 <_free_r>
 80081ba:	230c      	movs	r3, #12
 80081bc:	f8ca 3000 	str.w	r3, [sl]
 80081c0:	89a3      	ldrh	r3, [r4, #12]
 80081c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081c6:	81a3      	strh	r3, [r4, #12]
 80081c8:	f04f 30ff 	mov.w	r0, #4294967295
 80081cc:	e7e9      	b.n	80081a2 <__ssputs_r+0x8a>
	...

080081d0 <_svfiprintf_r>:
 80081d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d4:	4698      	mov	r8, r3
 80081d6:	898b      	ldrh	r3, [r1, #12]
 80081d8:	061b      	lsls	r3, r3, #24
 80081da:	b09d      	sub	sp, #116	@ 0x74
 80081dc:	4607      	mov	r7, r0
 80081de:	460d      	mov	r5, r1
 80081e0:	4614      	mov	r4, r2
 80081e2:	d510      	bpl.n	8008206 <_svfiprintf_r+0x36>
 80081e4:	690b      	ldr	r3, [r1, #16]
 80081e6:	b973      	cbnz	r3, 8008206 <_svfiprintf_r+0x36>
 80081e8:	2140      	movs	r1, #64	@ 0x40
 80081ea:	f7ff ff09 	bl	8008000 <_malloc_r>
 80081ee:	6028      	str	r0, [r5, #0]
 80081f0:	6128      	str	r0, [r5, #16]
 80081f2:	b930      	cbnz	r0, 8008202 <_svfiprintf_r+0x32>
 80081f4:	230c      	movs	r3, #12
 80081f6:	603b      	str	r3, [r7, #0]
 80081f8:	f04f 30ff 	mov.w	r0, #4294967295
 80081fc:	b01d      	add	sp, #116	@ 0x74
 80081fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008202:	2340      	movs	r3, #64	@ 0x40
 8008204:	616b      	str	r3, [r5, #20]
 8008206:	2300      	movs	r3, #0
 8008208:	9309      	str	r3, [sp, #36]	@ 0x24
 800820a:	2320      	movs	r3, #32
 800820c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008210:	f8cd 800c 	str.w	r8, [sp, #12]
 8008214:	2330      	movs	r3, #48	@ 0x30
 8008216:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80083b4 <_svfiprintf_r+0x1e4>
 800821a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800821e:	f04f 0901 	mov.w	r9, #1
 8008222:	4623      	mov	r3, r4
 8008224:	469a      	mov	sl, r3
 8008226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800822a:	b10a      	cbz	r2, 8008230 <_svfiprintf_r+0x60>
 800822c:	2a25      	cmp	r2, #37	@ 0x25
 800822e:	d1f9      	bne.n	8008224 <_svfiprintf_r+0x54>
 8008230:	ebba 0b04 	subs.w	fp, sl, r4
 8008234:	d00b      	beq.n	800824e <_svfiprintf_r+0x7e>
 8008236:	465b      	mov	r3, fp
 8008238:	4622      	mov	r2, r4
 800823a:	4629      	mov	r1, r5
 800823c:	4638      	mov	r0, r7
 800823e:	f7ff ff6b 	bl	8008118 <__ssputs_r>
 8008242:	3001      	adds	r0, #1
 8008244:	f000 80a7 	beq.w	8008396 <_svfiprintf_r+0x1c6>
 8008248:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800824a:	445a      	add	r2, fp
 800824c:	9209      	str	r2, [sp, #36]	@ 0x24
 800824e:	f89a 3000 	ldrb.w	r3, [sl]
 8008252:	2b00      	cmp	r3, #0
 8008254:	f000 809f 	beq.w	8008396 <_svfiprintf_r+0x1c6>
 8008258:	2300      	movs	r3, #0
 800825a:	f04f 32ff 	mov.w	r2, #4294967295
 800825e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008262:	f10a 0a01 	add.w	sl, sl, #1
 8008266:	9304      	str	r3, [sp, #16]
 8008268:	9307      	str	r3, [sp, #28]
 800826a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800826e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008270:	4654      	mov	r4, sl
 8008272:	2205      	movs	r2, #5
 8008274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008278:	484e      	ldr	r0, [pc, #312]	@ (80083b4 <_svfiprintf_r+0x1e4>)
 800827a:	f7f7 ffc1 	bl	8000200 <memchr>
 800827e:	9a04      	ldr	r2, [sp, #16]
 8008280:	b9d8      	cbnz	r0, 80082ba <_svfiprintf_r+0xea>
 8008282:	06d0      	lsls	r0, r2, #27
 8008284:	bf44      	itt	mi
 8008286:	2320      	movmi	r3, #32
 8008288:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800828c:	0711      	lsls	r1, r2, #28
 800828e:	bf44      	itt	mi
 8008290:	232b      	movmi	r3, #43	@ 0x2b
 8008292:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008296:	f89a 3000 	ldrb.w	r3, [sl]
 800829a:	2b2a      	cmp	r3, #42	@ 0x2a
 800829c:	d015      	beq.n	80082ca <_svfiprintf_r+0xfa>
 800829e:	9a07      	ldr	r2, [sp, #28]
 80082a0:	4654      	mov	r4, sl
 80082a2:	2000      	movs	r0, #0
 80082a4:	f04f 0c0a 	mov.w	ip, #10
 80082a8:	4621      	mov	r1, r4
 80082aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082ae:	3b30      	subs	r3, #48	@ 0x30
 80082b0:	2b09      	cmp	r3, #9
 80082b2:	d94b      	bls.n	800834c <_svfiprintf_r+0x17c>
 80082b4:	b1b0      	cbz	r0, 80082e4 <_svfiprintf_r+0x114>
 80082b6:	9207      	str	r2, [sp, #28]
 80082b8:	e014      	b.n	80082e4 <_svfiprintf_r+0x114>
 80082ba:	eba0 0308 	sub.w	r3, r0, r8
 80082be:	fa09 f303 	lsl.w	r3, r9, r3
 80082c2:	4313      	orrs	r3, r2
 80082c4:	9304      	str	r3, [sp, #16]
 80082c6:	46a2      	mov	sl, r4
 80082c8:	e7d2      	b.n	8008270 <_svfiprintf_r+0xa0>
 80082ca:	9b03      	ldr	r3, [sp, #12]
 80082cc:	1d19      	adds	r1, r3, #4
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	9103      	str	r1, [sp, #12]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	bfbb      	ittet	lt
 80082d6:	425b      	neglt	r3, r3
 80082d8:	f042 0202 	orrlt.w	r2, r2, #2
 80082dc:	9307      	strge	r3, [sp, #28]
 80082de:	9307      	strlt	r3, [sp, #28]
 80082e0:	bfb8      	it	lt
 80082e2:	9204      	strlt	r2, [sp, #16]
 80082e4:	7823      	ldrb	r3, [r4, #0]
 80082e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80082e8:	d10a      	bne.n	8008300 <_svfiprintf_r+0x130>
 80082ea:	7863      	ldrb	r3, [r4, #1]
 80082ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80082ee:	d132      	bne.n	8008356 <_svfiprintf_r+0x186>
 80082f0:	9b03      	ldr	r3, [sp, #12]
 80082f2:	1d1a      	adds	r2, r3, #4
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	9203      	str	r2, [sp, #12]
 80082f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80082fc:	3402      	adds	r4, #2
 80082fe:	9305      	str	r3, [sp, #20]
 8008300:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80083c4 <_svfiprintf_r+0x1f4>
 8008304:	7821      	ldrb	r1, [r4, #0]
 8008306:	2203      	movs	r2, #3
 8008308:	4650      	mov	r0, sl
 800830a:	f7f7 ff79 	bl	8000200 <memchr>
 800830e:	b138      	cbz	r0, 8008320 <_svfiprintf_r+0x150>
 8008310:	9b04      	ldr	r3, [sp, #16]
 8008312:	eba0 000a 	sub.w	r0, r0, sl
 8008316:	2240      	movs	r2, #64	@ 0x40
 8008318:	4082      	lsls	r2, r0
 800831a:	4313      	orrs	r3, r2
 800831c:	3401      	adds	r4, #1
 800831e:	9304      	str	r3, [sp, #16]
 8008320:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008324:	4824      	ldr	r0, [pc, #144]	@ (80083b8 <_svfiprintf_r+0x1e8>)
 8008326:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800832a:	2206      	movs	r2, #6
 800832c:	f7f7 ff68 	bl	8000200 <memchr>
 8008330:	2800      	cmp	r0, #0
 8008332:	d036      	beq.n	80083a2 <_svfiprintf_r+0x1d2>
 8008334:	4b21      	ldr	r3, [pc, #132]	@ (80083bc <_svfiprintf_r+0x1ec>)
 8008336:	bb1b      	cbnz	r3, 8008380 <_svfiprintf_r+0x1b0>
 8008338:	9b03      	ldr	r3, [sp, #12]
 800833a:	3307      	adds	r3, #7
 800833c:	f023 0307 	bic.w	r3, r3, #7
 8008340:	3308      	adds	r3, #8
 8008342:	9303      	str	r3, [sp, #12]
 8008344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008346:	4433      	add	r3, r6
 8008348:	9309      	str	r3, [sp, #36]	@ 0x24
 800834a:	e76a      	b.n	8008222 <_svfiprintf_r+0x52>
 800834c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008350:	460c      	mov	r4, r1
 8008352:	2001      	movs	r0, #1
 8008354:	e7a8      	b.n	80082a8 <_svfiprintf_r+0xd8>
 8008356:	2300      	movs	r3, #0
 8008358:	3401      	adds	r4, #1
 800835a:	9305      	str	r3, [sp, #20]
 800835c:	4619      	mov	r1, r3
 800835e:	f04f 0c0a 	mov.w	ip, #10
 8008362:	4620      	mov	r0, r4
 8008364:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008368:	3a30      	subs	r2, #48	@ 0x30
 800836a:	2a09      	cmp	r2, #9
 800836c:	d903      	bls.n	8008376 <_svfiprintf_r+0x1a6>
 800836e:	2b00      	cmp	r3, #0
 8008370:	d0c6      	beq.n	8008300 <_svfiprintf_r+0x130>
 8008372:	9105      	str	r1, [sp, #20]
 8008374:	e7c4      	b.n	8008300 <_svfiprintf_r+0x130>
 8008376:	fb0c 2101 	mla	r1, ip, r1, r2
 800837a:	4604      	mov	r4, r0
 800837c:	2301      	movs	r3, #1
 800837e:	e7f0      	b.n	8008362 <_svfiprintf_r+0x192>
 8008380:	ab03      	add	r3, sp, #12
 8008382:	9300      	str	r3, [sp, #0]
 8008384:	462a      	mov	r2, r5
 8008386:	4b0e      	ldr	r3, [pc, #56]	@ (80083c0 <_svfiprintf_r+0x1f0>)
 8008388:	a904      	add	r1, sp, #16
 800838a:	4638      	mov	r0, r7
 800838c:	f3af 8000 	nop.w
 8008390:	1c42      	adds	r2, r0, #1
 8008392:	4606      	mov	r6, r0
 8008394:	d1d6      	bne.n	8008344 <_svfiprintf_r+0x174>
 8008396:	89ab      	ldrh	r3, [r5, #12]
 8008398:	065b      	lsls	r3, r3, #25
 800839a:	f53f af2d 	bmi.w	80081f8 <_svfiprintf_r+0x28>
 800839e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80083a0:	e72c      	b.n	80081fc <_svfiprintf_r+0x2c>
 80083a2:	ab03      	add	r3, sp, #12
 80083a4:	9300      	str	r3, [sp, #0]
 80083a6:	462a      	mov	r2, r5
 80083a8:	4b05      	ldr	r3, [pc, #20]	@ (80083c0 <_svfiprintf_r+0x1f0>)
 80083aa:	a904      	add	r1, sp, #16
 80083ac:	4638      	mov	r0, r7
 80083ae:	f000 f879 	bl	80084a4 <_printf_i>
 80083b2:	e7ed      	b.n	8008390 <_svfiprintf_r+0x1c0>
 80083b4:	0800996b 	.word	0x0800996b
 80083b8:	08009975 	.word	0x08009975
 80083bc:	00000000 	.word	0x00000000
 80083c0:	08008119 	.word	0x08008119
 80083c4:	08009971 	.word	0x08009971

080083c8 <_printf_common>:
 80083c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083cc:	4616      	mov	r6, r2
 80083ce:	4698      	mov	r8, r3
 80083d0:	688a      	ldr	r2, [r1, #8]
 80083d2:	690b      	ldr	r3, [r1, #16]
 80083d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80083d8:	4293      	cmp	r3, r2
 80083da:	bfb8      	it	lt
 80083dc:	4613      	movlt	r3, r2
 80083de:	6033      	str	r3, [r6, #0]
 80083e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80083e4:	4607      	mov	r7, r0
 80083e6:	460c      	mov	r4, r1
 80083e8:	b10a      	cbz	r2, 80083ee <_printf_common+0x26>
 80083ea:	3301      	adds	r3, #1
 80083ec:	6033      	str	r3, [r6, #0]
 80083ee:	6823      	ldr	r3, [r4, #0]
 80083f0:	0699      	lsls	r1, r3, #26
 80083f2:	bf42      	ittt	mi
 80083f4:	6833      	ldrmi	r3, [r6, #0]
 80083f6:	3302      	addmi	r3, #2
 80083f8:	6033      	strmi	r3, [r6, #0]
 80083fa:	6825      	ldr	r5, [r4, #0]
 80083fc:	f015 0506 	ands.w	r5, r5, #6
 8008400:	d106      	bne.n	8008410 <_printf_common+0x48>
 8008402:	f104 0a19 	add.w	sl, r4, #25
 8008406:	68e3      	ldr	r3, [r4, #12]
 8008408:	6832      	ldr	r2, [r6, #0]
 800840a:	1a9b      	subs	r3, r3, r2
 800840c:	42ab      	cmp	r3, r5
 800840e:	dc26      	bgt.n	800845e <_printf_common+0x96>
 8008410:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008414:	6822      	ldr	r2, [r4, #0]
 8008416:	3b00      	subs	r3, #0
 8008418:	bf18      	it	ne
 800841a:	2301      	movne	r3, #1
 800841c:	0692      	lsls	r2, r2, #26
 800841e:	d42b      	bmi.n	8008478 <_printf_common+0xb0>
 8008420:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008424:	4641      	mov	r1, r8
 8008426:	4638      	mov	r0, r7
 8008428:	47c8      	blx	r9
 800842a:	3001      	adds	r0, #1
 800842c:	d01e      	beq.n	800846c <_printf_common+0xa4>
 800842e:	6823      	ldr	r3, [r4, #0]
 8008430:	6922      	ldr	r2, [r4, #16]
 8008432:	f003 0306 	and.w	r3, r3, #6
 8008436:	2b04      	cmp	r3, #4
 8008438:	bf02      	ittt	eq
 800843a:	68e5      	ldreq	r5, [r4, #12]
 800843c:	6833      	ldreq	r3, [r6, #0]
 800843e:	1aed      	subeq	r5, r5, r3
 8008440:	68a3      	ldr	r3, [r4, #8]
 8008442:	bf0c      	ite	eq
 8008444:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008448:	2500      	movne	r5, #0
 800844a:	4293      	cmp	r3, r2
 800844c:	bfc4      	itt	gt
 800844e:	1a9b      	subgt	r3, r3, r2
 8008450:	18ed      	addgt	r5, r5, r3
 8008452:	2600      	movs	r6, #0
 8008454:	341a      	adds	r4, #26
 8008456:	42b5      	cmp	r5, r6
 8008458:	d11a      	bne.n	8008490 <_printf_common+0xc8>
 800845a:	2000      	movs	r0, #0
 800845c:	e008      	b.n	8008470 <_printf_common+0xa8>
 800845e:	2301      	movs	r3, #1
 8008460:	4652      	mov	r2, sl
 8008462:	4641      	mov	r1, r8
 8008464:	4638      	mov	r0, r7
 8008466:	47c8      	blx	r9
 8008468:	3001      	adds	r0, #1
 800846a:	d103      	bne.n	8008474 <_printf_common+0xac>
 800846c:	f04f 30ff 	mov.w	r0, #4294967295
 8008470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008474:	3501      	adds	r5, #1
 8008476:	e7c6      	b.n	8008406 <_printf_common+0x3e>
 8008478:	18e1      	adds	r1, r4, r3
 800847a:	1c5a      	adds	r2, r3, #1
 800847c:	2030      	movs	r0, #48	@ 0x30
 800847e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008482:	4422      	add	r2, r4
 8008484:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008488:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800848c:	3302      	adds	r3, #2
 800848e:	e7c7      	b.n	8008420 <_printf_common+0x58>
 8008490:	2301      	movs	r3, #1
 8008492:	4622      	mov	r2, r4
 8008494:	4641      	mov	r1, r8
 8008496:	4638      	mov	r0, r7
 8008498:	47c8      	blx	r9
 800849a:	3001      	adds	r0, #1
 800849c:	d0e6      	beq.n	800846c <_printf_common+0xa4>
 800849e:	3601      	adds	r6, #1
 80084a0:	e7d9      	b.n	8008456 <_printf_common+0x8e>
	...

080084a4 <_printf_i>:
 80084a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084a8:	7e0f      	ldrb	r7, [r1, #24]
 80084aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80084ac:	2f78      	cmp	r7, #120	@ 0x78
 80084ae:	4691      	mov	r9, r2
 80084b0:	4680      	mov	r8, r0
 80084b2:	460c      	mov	r4, r1
 80084b4:	469a      	mov	sl, r3
 80084b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80084ba:	d807      	bhi.n	80084cc <_printf_i+0x28>
 80084bc:	2f62      	cmp	r7, #98	@ 0x62
 80084be:	d80a      	bhi.n	80084d6 <_printf_i+0x32>
 80084c0:	2f00      	cmp	r7, #0
 80084c2:	f000 80d1 	beq.w	8008668 <_printf_i+0x1c4>
 80084c6:	2f58      	cmp	r7, #88	@ 0x58
 80084c8:	f000 80b8 	beq.w	800863c <_printf_i+0x198>
 80084cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80084d4:	e03a      	b.n	800854c <_printf_i+0xa8>
 80084d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80084da:	2b15      	cmp	r3, #21
 80084dc:	d8f6      	bhi.n	80084cc <_printf_i+0x28>
 80084de:	a101      	add	r1, pc, #4	@ (adr r1, 80084e4 <_printf_i+0x40>)
 80084e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80084e4:	0800853d 	.word	0x0800853d
 80084e8:	08008551 	.word	0x08008551
 80084ec:	080084cd 	.word	0x080084cd
 80084f0:	080084cd 	.word	0x080084cd
 80084f4:	080084cd 	.word	0x080084cd
 80084f8:	080084cd 	.word	0x080084cd
 80084fc:	08008551 	.word	0x08008551
 8008500:	080084cd 	.word	0x080084cd
 8008504:	080084cd 	.word	0x080084cd
 8008508:	080084cd 	.word	0x080084cd
 800850c:	080084cd 	.word	0x080084cd
 8008510:	0800864f 	.word	0x0800864f
 8008514:	0800857b 	.word	0x0800857b
 8008518:	08008609 	.word	0x08008609
 800851c:	080084cd 	.word	0x080084cd
 8008520:	080084cd 	.word	0x080084cd
 8008524:	08008671 	.word	0x08008671
 8008528:	080084cd 	.word	0x080084cd
 800852c:	0800857b 	.word	0x0800857b
 8008530:	080084cd 	.word	0x080084cd
 8008534:	080084cd 	.word	0x080084cd
 8008538:	08008611 	.word	0x08008611
 800853c:	6833      	ldr	r3, [r6, #0]
 800853e:	1d1a      	adds	r2, r3, #4
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	6032      	str	r2, [r6, #0]
 8008544:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008548:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800854c:	2301      	movs	r3, #1
 800854e:	e09c      	b.n	800868a <_printf_i+0x1e6>
 8008550:	6833      	ldr	r3, [r6, #0]
 8008552:	6820      	ldr	r0, [r4, #0]
 8008554:	1d19      	adds	r1, r3, #4
 8008556:	6031      	str	r1, [r6, #0]
 8008558:	0606      	lsls	r6, r0, #24
 800855a:	d501      	bpl.n	8008560 <_printf_i+0xbc>
 800855c:	681d      	ldr	r5, [r3, #0]
 800855e:	e003      	b.n	8008568 <_printf_i+0xc4>
 8008560:	0645      	lsls	r5, r0, #25
 8008562:	d5fb      	bpl.n	800855c <_printf_i+0xb8>
 8008564:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008568:	2d00      	cmp	r5, #0
 800856a:	da03      	bge.n	8008574 <_printf_i+0xd0>
 800856c:	232d      	movs	r3, #45	@ 0x2d
 800856e:	426d      	negs	r5, r5
 8008570:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008574:	4858      	ldr	r0, [pc, #352]	@ (80086d8 <_printf_i+0x234>)
 8008576:	230a      	movs	r3, #10
 8008578:	e011      	b.n	800859e <_printf_i+0xfa>
 800857a:	6821      	ldr	r1, [r4, #0]
 800857c:	6833      	ldr	r3, [r6, #0]
 800857e:	0608      	lsls	r0, r1, #24
 8008580:	f853 5b04 	ldr.w	r5, [r3], #4
 8008584:	d402      	bmi.n	800858c <_printf_i+0xe8>
 8008586:	0649      	lsls	r1, r1, #25
 8008588:	bf48      	it	mi
 800858a:	b2ad      	uxthmi	r5, r5
 800858c:	2f6f      	cmp	r7, #111	@ 0x6f
 800858e:	4852      	ldr	r0, [pc, #328]	@ (80086d8 <_printf_i+0x234>)
 8008590:	6033      	str	r3, [r6, #0]
 8008592:	bf14      	ite	ne
 8008594:	230a      	movne	r3, #10
 8008596:	2308      	moveq	r3, #8
 8008598:	2100      	movs	r1, #0
 800859a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800859e:	6866      	ldr	r6, [r4, #4]
 80085a0:	60a6      	str	r6, [r4, #8]
 80085a2:	2e00      	cmp	r6, #0
 80085a4:	db05      	blt.n	80085b2 <_printf_i+0x10e>
 80085a6:	6821      	ldr	r1, [r4, #0]
 80085a8:	432e      	orrs	r6, r5
 80085aa:	f021 0104 	bic.w	r1, r1, #4
 80085ae:	6021      	str	r1, [r4, #0]
 80085b0:	d04b      	beq.n	800864a <_printf_i+0x1a6>
 80085b2:	4616      	mov	r6, r2
 80085b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80085b8:	fb03 5711 	mls	r7, r3, r1, r5
 80085bc:	5dc7      	ldrb	r7, [r0, r7]
 80085be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80085c2:	462f      	mov	r7, r5
 80085c4:	42bb      	cmp	r3, r7
 80085c6:	460d      	mov	r5, r1
 80085c8:	d9f4      	bls.n	80085b4 <_printf_i+0x110>
 80085ca:	2b08      	cmp	r3, #8
 80085cc:	d10b      	bne.n	80085e6 <_printf_i+0x142>
 80085ce:	6823      	ldr	r3, [r4, #0]
 80085d0:	07df      	lsls	r7, r3, #31
 80085d2:	d508      	bpl.n	80085e6 <_printf_i+0x142>
 80085d4:	6923      	ldr	r3, [r4, #16]
 80085d6:	6861      	ldr	r1, [r4, #4]
 80085d8:	4299      	cmp	r1, r3
 80085da:	bfde      	ittt	le
 80085dc:	2330      	movle	r3, #48	@ 0x30
 80085de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80085e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80085e6:	1b92      	subs	r2, r2, r6
 80085e8:	6122      	str	r2, [r4, #16]
 80085ea:	f8cd a000 	str.w	sl, [sp]
 80085ee:	464b      	mov	r3, r9
 80085f0:	aa03      	add	r2, sp, #12
 80085f2:	4621      	mov	r1, r4
 80085f4:	4640      	mov	r0, r8
 80085f6:	f7ff fee7 	bl	80083c8 <_printf_common>
 80085fa:	3001      	adds	r0, #1
 80085fc:	d14a      	bne.n	8008694 <_printf_i+0x1f0>
 80085fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008602:	b004      	add	sp, #16
 8008604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008608:	6823      	ldr	r3, [r4, #0]
 800860a:	f043 0320 	orr.w	r3, r3, #32
 800860e:	6023      	str	r3, [r4, #0]
 8008610:	4832      	ldr	r0, [pc, #200]	@ (80086dc <_printf_i+0x238>)
 8008612:	2778      	movs	r7, #120	@ 0x78
 8008614:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008618:	6823      	ldr	r3, [r4, #0]
 800861a:	6831      	ldr	r1, [r6, #0]
 800861c:	061f      	lsls	r7, r3, #24
 800861e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008622:	d402      	bmi.n	800862a <_printf_i+0x186>
 8008624:	065f      	lsls	r7, r3, #25
 8008626:	bf48      	it	mi
 8008628:	b2ad      	uxthmi	r5, r5
 800862a:	6031      	str	r1, [r6, #0]
 800862c:	07d9      	lsls	r1, r3, #31
 800862e:	bf44      	itt	mi
 8008630:	f043 0320 	orrmi.w	r3, r3, #32
 8008634:	6023      	strmi	r3, [r4, #0]
 8008636:	b11d      	cbz	r5, 8008640 <_printf_i+0x19c>
 8008638:	2310      	movs	r3, #16
 800863a:	e7ad      	b.n	8008598 <_printf_i+0xf4>
 800863c:	4826      	ldr	r0, [pc, #152]	@ (80086d8 <_printf_i+0x234>)
 800863e:	e7e9      	b.n	8008614 <_printf_i+0x170>
 8008640:	6823      	ldr	r3, [r4, #0]
 8008642:	f023 0320 	bic.w	r3, r3, #32
 8008646:	6023      	str	r3, [r4, #0]
 8008648:	e7f6      	b.n	8008638 <_printf_i+0x194>
 800864a:	4616      	mov	r6, r2
 800864c:	e7bd      	b.n	80085ca <_printf_i+0x126>
 800864e:	6833      	ldr	r3, [r6, #0]
 8008650:	6825      	ldr	r5, [r4, #0]
 8008652:	6961      	ldr	r1, [r4, #20]
 8008654:	1d18      	adds	r0, r3, #4
 8008656:	6030      	str	r0, [r6, #0]
 8008658:	062e      	lsls	r6, r5, #24
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	d501      	bpl.n	8008662 <_printf_i+0x1be>
 800865e:	6019      	str	r1, [r3, #0]
 8008660:	e002      	b.n	8008668 <_printf_i+0x1c4>
 8008662:	0668      	lsls	r0, r5, #25
 8008664:	d5fb      	bpl.n	800865e <_printf_i+0x1ba>
 8008666:	8019      	strh	r1, [r3, #0]
 8008668:	2300      	movs	r3, #0
 800866a:	6123      	str	r3, [r4, #16]
 800866c:	4616      	mov	r6, r2
 800866e:	e7bc      	b.n	80085ea <_printf_i+0x146>
 8008670:	6833      	ldr	r3, [r6, #0]
 8008672:	1d1a      	adds	r2, r3, #4
 8008674:	6032      	str	r2, [r6, #0]
 8008676:	681e      	ldr	r6, [r3, #0]
 8008678:	6862      	ldr	r2, [r4, #4]
 800867a:	2100      	movs	r1, #0
 800867c:	4630      	mov	r0, r6
 800867e:	f7f7 fdbf 	bl	8000200 <memchr>
 8008682:	b108      	cbz	r0, 8008688 <_printf_i+0x1e4>
 8008684:	1b80      	subs	r0, r0, r6
 8008686:	6060      	str	r0, [r4, #4]
 8008688:	6863      	ldr	r3, [r4, #4]
 800868a:	6123      	str	r3, [r4, #16]
 800868c:	2300      	movs	r3, #0
 800868e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008692:	e7aa      	b.n	80085ea <_printf_i+0x146>
 8008694:	6923      	ldr	r3, [r4, #16]
 8008696:	4632      	mov	r2, r6
 8008698:	4649      	mov	r1, r9
 800869a:	4640      	mov	r0, r8
 800869c:	47d0      	blx	sl
 800869e:	3001      	adds	r0, #1
 80086a0:	d0ad      	beq.n	80085fe <_printf_i+0x15a>
 80086a2:	6823      	ldr	r3, [r4, #0]
 80086a4:	079b      	lsls	r3, r3, #30
 80086a6:	d413      	bmi.n	80086d0 <_printf_i+0x22c>
 80086a8:	68e0      	ldr	r0, [r4, #12]
 80086aa:	9b03      	ldr	r3, [sp, #12]
 80086ac:	4298      	cmp	r0, r3
 80086ae:	bfb8      	it	lt
 80086b0:	4618      	movlt	r0, r3
 80086b2:	e7a6      	b.n	8008602 <_printf_i+0x15e>
 80086b4:	2301      	movs	r3, #1
 80086b6:	4632      	mov	r2, r6
 80086b8:	4649      	mov	r1, r9
 80086ba:	4640      	mov	r0, r8
 80086bc:	47d0      	blx	sl
 80086be:	3001      	adds	r0, #1
 80086c0:	d09d      	beq.n	80085fe <_printf_i+0x15a>
 80086c2:	3501      	adds	r5, #1
 80086c4:	68e3      	ldr	r3, [r4, #12]
 80086c6:	9903      	ldr	r1, [sp, #12]
 80086c8:	1a5b      	subs	r3, r3, r1
 80086ca:	42ab      	cmp	r3, r5
 80086cc:	dcf2      	bgt.n	80086b4 <_printf_i+0x210>
 80086ce:	e7eb      	b.n	80086a8 <_printf_i+0x204>
 80086d0:	2500      	movs	r5, #0
 80086d2:	f104 0619 	add.w	r6, r4, #25
 80086d6:	e7f5      	b.n	80086c4 <_printf_i+0x220>
 80086d8:	0800997c 	.word	0x0800997c
 80086dc:	0800998d 	.word	0x0800998d

080086e0 <__sflush_r>:
 80086e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086e8:	0716      	lsls	r6, r2, #28
 80086ea:	4605      	mov	r5, r0
 80086ec:	460c      	mov	r4, r1
 80086ee:	d454      	bmi.n	800879a <__sflush_r+0xba>
 80086f0:	684b      	ldr	r3, [r1, #4]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	dc02      	bgt.n	80086fc <__sflush_r+0x1c>
 80086f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	dd48      	ble.n	800878e <__sflush_r+0xae>
 80086fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086fe:	2e00      	cmp	r6, #0
 8008700:	d045      	beq.n	800878e <__sflush_r+0xae>
 8008702:	2300      	movs	r3, #0
 8008704:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008708:	682f      	ldr	r7, [r5, #0]
 800870a:	6a21      	ldr	r1, [r4, #32]
 800870c:	602b      	str	r3, [r5, #0]
 800870e:	d030      	beq.n	8008772 <__sflush_r+0x92>
 8008710:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008712:	89a3      	ldrh	r3, [r4, #12]
 8008714:	0759      	lsls	r1, r3, #29
 8008716:	d505      	bpl.n	8008724 <__sflush_r+0x44>
 8008718:	6863      	ldr	r3, [r4, #4]
 800871a:	1ad2      	subs	r2, r2, r3
 800871c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800871e:	b10b      	cbz	r3, 8008724 <__sflush_r+0x44>
 8008720:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008722:	1ad2      	subs	r2, r2, r3
 8008724:	2300      	movs	r3, #0
 8008726:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008728:	6a21      	ldr	r1, [r4, #32]
 800872a:	4628      	mov	r0, r5
 800872c:	47b0      	blx	r6
 800872e:	1c43      	adds	r3, r0, #1
 8008730:	89a3      	ldrh	r3, [r4, #12]
 8008732:	d106      	bne.n	8008742 <__sflush_r+0x62>
 8008734:	6829      	ldr	r1, [r5, #0]
 8008736:	291d      	cmp	r1, #29
 8008738:	d82b      	bhi.n	8008792 <__sflush_r+0xb2>
 800873a:	4a2a      	ldr	r2, [pc, #168]	@ (80087e4 <__sflush_r+0x104>)
 800873c:	40ca      	lsrs	r2, r1
 800873e:	07d6      	lsls	r6, r2, #31
 8008740:	d527      	bpl.n	8008792 <__sflush_r+0xb2>
 8008742:	2200      	movs	r2, #0
 8008744:	6062      	str	r2, [r4, #4]
 8008746:	04d9      	lsls	r1, r3, #19
 8008748:	6922      	ldr	r2, [r4, #16]
 800874a:	6022      	str	r2, [r4, #0]
 800874c:	d504      	bpl.n	8008758 <__sflush_r+0x78>
 800874e:	1c42      	adds	r2, r0, #1
 8008750:	d101      	bne.n	8008756 <__sflush_r+0x76>
 8008752:	682b      	ldr	r3, [r5, #0]
 8008754:	b903      	cbnz	r3, 8008758 <__sflush_r+0x78>
 8008756:	6560      	str	r0, [r4, #84]	@ 0x54
 8008758:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800875a:	602f      	str	r7, [r5, #0]
 800875c:	b1b9      	cbz	r1, 800878e <__sflush_r+0xae>
 800875e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008762:	4299      	cmp	r1, r3
 8008764:	d002      	beq.n	800876c <__sflush_r+0x8c>
 8008766:	4628      	mov	r0, r5
 8008768:	f7ff fbd6 	bl	8007f18 <_free_r>
 800876c:	2300      	movs	r3, #0
 800876e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008770:	e00d      	b.n	800878e <__sflush_r+0xae>
 8008772:	2301      	movs	r3, #1
 8008774:	4628      	mov	r0, r5
 8008776:	47b0      	blx	r6
 8008778:	4602      	mov	r2, r0
 800877a:	1c50      	adds	r0, r2, #1
 800877c:	d1c9      	bne.n	8008712 <__sflush_r+0x32>
 800877e:	682b      	ldr	r3, [r5, #0]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d0c6      	beq.n	8008712 <__sflush_r+0x32>
 8008784:	2b1d      	cmp	r3, #29
 8008786:	d001      	beq.n	800878c <__sflush_r+0xac>
 8008788:	2b16      	cmp	r3, #22
 800878a:	d11e      	bne.n	80087ca <__sflush_r+0xea>
 800878c:	602f      	str	r7, [r5, #0]
 800878e:	2000      	movs	r0, #0
 8008790:	e022      	b.n	80087d8 <__sflush_r+0xf8>
 8008792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008796:	b21b      	sxth	r3, r3
 8008798:	e01b      	b.n	80087d2 <__sflush_r+0xf2>
 800879a:	690f      	ldr	r7, [r1, #16]
 800879c:	2f00      	cmp	r7, #0
 800879e:	d0f6      	beq.n	800878e <__sflush_r+0xae>
 80087a0:	0793      	lsls	r3, r2, #30
 80087a2:	680e      	ldr	r6, [r1, #0]
 80087a4:	bf08      	it	eq
 80087a6:	694b      	ldreq	r3, [r1, #20]
 80087a8:	600f      	str	r7, [r1, #0]
 80087aa:	bf18      	it	ne
 80087ac:	2300      	movne	r3, #0
 80087ae:	eba6 0807 	sub.w	r8, r6, r7
 80087b2:	608b      	str	r3, [r1, #8]
 80087b4:	f1b8 0f00 	cmp.w	r8, #0
 80087b8:	dde9      	ble.n	800878e <__sflush_r+0xae>
 80087ba:	6a21      	ldr	r1, [r4, #32]
 80087bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80087be:	4643      	mov	r3, r8
 80087c0:	463a      	mov	r2, r7
 80087c2:	4628      	mov	r0, r5
 80087c4:	47b0      	blx	r6
 80087c6:	2800      	cmp	r0, #0
 80087c8:	dc08      	bgt.n	80087dc <__sflush_r+0xfc>
 80087ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087d2:	81a3      	strh	r3, [r4, #12]
 80087d4:	f04f 30ff 	mov.w	r0, #4294967295
 80087d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087dc:	4407      	add	r7, r0
 80087de:	eba8 0800 	sub.w	r8, r8, r0
 80087e2:	e7e7      	b.n	80087b4 <__sflush_r+0xd4>
 80087e4:	20400001 	.word	0x20400001

080087e8 <_fflush_r>:
 80087e8:	b538      	push	{r3, r4, r5, lr}
 80087ea:	690b      	ldr	r3, [r1, #16]
 80087ec:	4605      	mov	r5, r0
 80087ee:	460c      	mov	r4, r1
 80087f0:	b913      	cbnz	r3, 80087f8 <_fflush_r+0x10>
 80087f2:	2500      	movs	r5, #0
 80087f4:	4628      	mov	r0, r5
 80087f6:	bd38      	pop	{r3, r4, r5, pc}
 80087f8:	b118      	cbz	r0, 8008802 <_fflush_r+0x1a>
 80087fa:	6a03      	ldr	r3, [r0, #32]
 80087fc:	b90b      	cbnz	r3, 8008802 <_fflush_r+0x1a>
 80087fe:	f7ff fa33 	bl	8007c68 <__sinit>
 8008802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d0f3      	beq.n	80087f2 <_fflush_r+0xa>
 800880a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800880c:	07d0      	lsls	r0, r2, #31
 800880e:	d404      	bmi.n	800881a <_fflush_r+0x32>
 8008810:	0599      	lsls	r1, r3, #22
 8008812:	d402      	bmi.n	800881a <_fflush_r+0x32>
 8008814:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008816:	f7ff fb50 	bl	8007eba <__retarget_lock_acquire_recursive>
 800881a:	4628      	mov	r0, r5
 800881c:	4621      	mov	r1, r4
 800881e:	f7ff ff5f 	bl	80086e0 <__sflush_r>
 8008822:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008824:	07da      	lsls	r2, r3, #31
 8008826:	4605      	mov	r5, r0
 8008828:	d4e4      	bmi.n	80087f4 <_fflush_r+0xc>
 800882a:	89a3      	ldrh	r3, [r4, #12]
 800882c:	059b      	lsls	r3, r3, #22
 800882e:	d4e1      	bmi.n	80087f4 <_fflush_r+0xc>
 8008830:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008832:	f7ff fb43 	bl	8007ebc <__retarget_lock_release_recursive>
 8008836:	e7dd      	b.n	80087f4 <_fflush_r+0xc>

08008838 <fiprintf>:
 8008838:	b40e      	push	{r1, r2, r3}
 800883a:	b503      	push	{r0, r1, lr}
 800883c:	4601      	mov	r1, r0
 800883e:	ab03      	add	r3, sp, #12
 8008840:	4805      	ldr	r0, [pc, #20]	@ (8008858 <fiprintf+0x20>)
 8008842:	f853 2b04 	ldr.w	r2, [r3], #4
 8008846:	6800      	ldr	r0, [r0, #0]
 8008848:	9301      	str	r3, [sp, #4]
 800884a:	f000 f88f 	bl	800896c <_vfiprintf_r>
 800884e:	b002      	add	sp, #8
 8008850:	f85d eb04 	ldr.w	lr, [sp], #4
 8008854:	b003      	add	sp, #12
 8008856:	4770      	bx	lr
 8008858:	20000024 	.word	0x20000024

0800885c <memmove>:
 800885c:	4288      	cmp	r0, r1
 800885e:	b510      	push	{r4, lr}
 8008860:	eb01 0402 	add.w	r4, r1, r2
 8008864:	d902      	bls.n	800886c <memmove+0x10>
 8008866:	4284      	cmp	r4, r0
 8008868:	4623      	mov	r3, r4
 800886a:	d807      	bhi.n	800887c <memmove+0x20>
 800886c:	1e43      	subs	r3, r0, #1
 800886e:	42a1      	cmp	r1, r4
 8008870:	d008      	beq.n	8008884 <memmove+0x28>
 8008872:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008876:	f803 2f01 	strb.w	r2, [r3, #1]!
 800887a:	e7f8      	b.n	800886e <memmove+0x12>
 800887c:	4402      	add	r2, r0
 800887e:	4601      	mov	r1, r0
 8008880:	428a      	cmp	r2, r1
 8008882:	d100      	bne.n	8008886 <memmove+0x2a>
 8008884:	bd10      	pop	{r4, pc}
 8008886:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800888a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800888e:	e7f7      	b.n	8008880 <memmove+0x24>

08008890 <_sbrk_r>:
 8008890:	b538      	push	{r3, r4, r5, lr}
 8008892:	4d06      	ldr	r5, [pc, #24]	@ (80088ac <_sbrk_r+0x1c>)
 8008894:	2300      	movs	r3, #0
 8008896:	4604      	mov	r4, r0
 8008898:	4608      	mov	r0, r1
 800889a:	602b      	str	r3, [r5, #0]
 800889c:	f7f8 ff1c 	bl	80016d8 <_sbrk>
 80088a0:	1c43      	adds	r3, r0, #1
 80088a2:	d102      	bne.n	80088aa <_sbrk_r+0x1a>
 80088a4:	682b      	ldr	r3, [r5, #0]
 80088a6:	b103      	cbz	r3, 80088aa <_sbrk_r+0x1a>
 80088a8:	6023      	str	r3, [r4, #0]
 80088aa:	bd38      	pop	{r3, r4, r5, pc}
 80088ac:	20004764 	.word	0x20004764

080088b0 <abort>:
 80088b0:	b508      	push	{r3, lr}
 80088b2:	2006      	movs	r0, #6
 80088b4:	f000 fa2e 	bl	8008d14 <raise>
 80088b8:	2001      	movs	r0, #1
 80088ba:	f7f8 fe95 	bl	80015e8 <_exit>

080088be <_realloc_r>:
 80088be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088c2:	4607      	mov	r7, r0
 80088c4:	4614      	mov	r4, r2
 80088c6:	460d      	mov	r5, r1
 80088c8:	b921      	cbnz	r1, 80088d4 <_realloc_r+0x16>
 80088ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088ce:	4611      	mov	r1, r2
 80088d0:	f7ff bb96 	b.w	8008000 <_malloc_r>
 80088d4:	b92a      	cbnz	r2, 80088e2 <_realloc_r+0x24>
 80088d6:	f7ff fb1f 	bl	8007f18 <_free_r>
 80088da:	4625      	mov	r5, r4
 80088dc:	4628      	mov	r0, r5
 80088de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088e2:	f000 fa33 	bl	8008d4c <_malloc_usable_size_r>
 80088e6:	4284      	cmp	r4, r0
 80088e8:	4606      	mov	r6, r0
 80088ea:	d802      	bhi.n	80088f2 <_realloc_r+0x34>
 80088ec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80088f0:	d8f4      	bhi.n	80088dc <_realloc_r+0x1e>
 80088f2:	4621      	mov	r1, r4
 80088f4:	4638      	mov	r0, r7
 80088f6:	f7ff fb83 	bl	8008000 <_malloc_r>
 80088fa:	4680      	mov	r8, r0
 80088fc:	b908      	cbnz	r0, 8008902 <_realloc_r+0x44>
 80088fe:	4645      	mov	r5, r8
 8008900:	e7ec      	b.n	80088dc <_realloc_r+0x1e>
 8008902:	42b4      	cmp	r4, r6
 8008904:	4622      	mov	r2, r4
 8008906:	4629      	mov	r1, r5
 8008908:	bf28      	it	cs
 800890a:	4632      	movcs	r2, r6
 800890c:	f7ff fad7 	bl	8007ebe <memcpy>
 8008910:	4629      	mov	r1, r5
 8008912:	4638      	mov	r0, r7
 8008914:	f7ff fb00 	bl	8007f18 <_free_r>
 8008918:	e7f1      	b.n	80088fe <_realloc_r+0x40>

0800891a <__sfputc_r>:
 800891a:	6893      	ldr	r3, [r2, #8]
 800891c:	3b01      	subs	r3, #1
 800891e:	2b00      	cmp	r3, #0
 8008920:	b410      	push	{r4}
 8008922:	6093      	str	r3, [r2, #8]
 8008924:	da08      	bge.n	8008938 <__sfputc_r+0x1e>
 8008926:	6994      	ldr	r4, [r2, #24]
 8008928:	42a3      	cmp	r3, r4
 800892a:	db01      	blt.n	8008930 <__sfputc_r+0x16>
 800892c:	290a      	cmp	r1, #10
 800892e:	d103      	bne.n	8008938 <__sfputc_r+0x1e>
 8008930:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008934:	f000 b932 	b.w	8008b9c <__swbuf_r>
 8008938:	6813      	ldr	r3, [r2, #0]
 800893a:	1c58      	adds	r0, r3, #1
 800893c:	6010      	str	r0, [r2, #0]
 800893e:	7019      	strb	r1, [r3, #0]
 8008940:	4608      	mov	r0, r1
 8008942:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008946:	4770      	bx	lr

08008948 <__sfputs_r>:
 8008948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800894a:	4606      	mov	r6, r0
 800894c:	460f      	mov	r7, r1
 800894e:	4614      	mov	r4, r2
 8008950:	18d5      	adds	r5, r2, r3
 8008952:	42ac      	cmp	r4, r5
 8008954:	d101      	bne.n	800895a <__sfputs_r+0x12>
 8008956:	2000      	movs	r0, #0
 8008958:	e007      	b.n	800896a <__sfputs_r+0x22>
 800895a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800895e:	463a      	mov	r2, r7
 8008960:	4630      	mov	r0, r6
 8008962:	f7ff ffda 	bl	800891a <__sfputc_r>
 8008966:	1c43      	adds	r3, r0, #1
 8008968:	d1f3      	bne.n	8008952 <__sfputs_r+0xa>
 800896a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800896c <_vfiprintf_r>:
 800896c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008970:	460d      	mov	r5, r1
 8008972:	b09d      	sub	sp, #116	@ 0x74
 8008974:	4614      	mov	r4, r2
 8008976:	4698      	mov	r8, r3
 8008978:	4606      	mov	r6, r0
 800897a:	b118      	cbz	r0, 8008984 <_vfiprintf_r+0x18>
 800897c:	6a03      	ldr	r3, [r0, #32]
 800897e:	b90b      	cbnz	r3, 8008984 <_vfiprintf_r+0x18>
 8008980:	f7ff f972 	bl	8007c68 <__sinit>
 8008984:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008986:	07d9      	lsls	r1, r3, #31
 8008988:	d405      	bmi.n	8008996 <_vfiprintf_r+0x2a>
 800898a:	89ab      	ldrh	r3, [r5, #12]
 800898c:	059a      	lsls	r2, r3, #22
 800898e:	d402      	bmi.n	8008996 <_vfiprintf_r+0x2a>
 8008990:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008992:	f7ff fa92 	bl	8007eba <__retarget_lock_acquire_recursive>
 8008996:	89ab      	ldrh	r3, [r5, #12]
 8008998:	071b      	lsls	r3, r3, #28
 800899a:	d501      	bpl.n	80089a0 <_vfiprintf_r+0x34>
 800899c:	692b      	ldr	r3, [r5, #16]
 800899e:	b99b      	cbnz	r3, 80089c8 <_vfiprintf_r+0x5c>
 80089a0:	4629      	mov	r1, r5
 80089a2:	4630      	mov	r0, r6
 80089a4:	f000 f938 	bl	8008c18 <__swsetup_r>
 80089a8:	b170      	cbz	r0, 80089c8 <_vfiprintf_r+0x5c>
 80089aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089ac:	07dc      	lsls	r4, r3, #31
 80089ae:	d504      	bpl.n	80089ba <_vfiprintf_r+0x4e>
 80089b0:	f04f 30ff 	mov.w	r0, #4294967295
 80089b4:	b01d      	add	sp, #116	@ 0x74
 80089b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ba:	89ab      	ldrh	r3, [r5, #12]
 80089bc:	0598      	lsls	r0, r3, #22
 80089be:	d4f7      	bmi.n	80089b0 <_vfiprintf_r+0x44>
 80089c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089c2:	f7ff fa7b 	bl	8007ebc <__retarget_lock_release_recursive>
 80089c6:	e7f3      	b.n	80089b0 <_vfiprintf_r+0x44>
 80089c8:	2300      	movs	r3, #0
 80089ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80089cc:	2320      	movs	r3, #32
 80089ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80089d6:	2330      	movs	r3, #48	@ 0x30
 80089d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008b88 <_vfiprintf_r+0x21c>
 80089dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089e0:	f04f 0901 	mov.w	r9, #1
 80089e4:	4623      	mov	r3, r4
 80089e6:	469a      	mov	sl, r3
 80089e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089ec:	b10a      	cbz	r2, 80089f2 <_vfiprintf_r+0x86>
 80089ee:	2a25      	cmp	r2, #37	@ 0x25
 80089f0:	d1f9      	bne.n	80089e6 <_vfiprintf_r+0x7a>
 80089f2:	ebba 0b04 	subs.w	fp, sl, r4
 80089f6:	d00b      	beq.n	8008a10 <_vfiprintf_r+0xa4>
 80089f8:	465b      	mov	r3, fp
 80089fa:	4622      	mov	r2, r4
 80089fc:	4629      	mov	r1, r5
 80089fe:	4630      	mov	r0, r6
 8008a00:	f7ff ffa2 	bl	8008948 <__sfputs_r>
 8008a04:	3001      	adds	r0, #1
 8008a06:	f000 80a7 	beq.w	8008b58 <_vfiprintf_r+0x1ec>
 8008a0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a0c:	445a      	add	r2, fp
 8008a0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a10:	f89a 3000 	ldrb.w	r3, [sl]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f000 809f 	beq.w	8008b58 <_vfiprintf_r+0x1ec>
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a24:	f10a 0a01 	add.w	sl, sl, #1
 8008a28:	9304      	str	r3, [sp, #16]
 8008a2a:	9307      	str	r3, [sp, #28]
 8008a2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a30:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a32:	4654      	mov	r4, sl
 8008a34:	2205      	movs	r2, #5
 8008a36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a3a:	4853      	ldr	r0, [pc, #332]	@ (8008b88 <_vfiprintf_r+0x21c>)
 8008a3c:	f7f7 fbe0 	bl	8000200 <memchr>
 8008a40:	9a04      	ldr	r2, [sp, #16]
 8008a42:	b9d8      	cbnz	r0, 8008a7c <_vfiprintf_r+0x110>
 8008a44:	06d1      	lsls	r1, r2, #27
 8008a46:	bf44      	itt	mi
 8008a48:	2320      	movmi	r3, #32
 8008a4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a4e:	0713      	lsls	r3, r2, #28
 8008a50:	bf44      	itt	mi
 8008a52:	232b      	movmi	r3, #43	@ 0x2b
 8008a54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a58:	f89a 3000 	ldrb.w	r3, [sl]
 8008a5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a5e:	d015      	beq.n	8008a8c <_vfiprintf_r+0x120>
 8008a60:	9a07      	ldr	r2, [sp, #28]
 8008a62:	4654      	mov	r4, sl
 8008a64:	2000      	movs	r0, #0
 8008a66:	f04f 0c0a 	mov.w	ip, #10
 8008a6a:	4621      	mov	r1, r4
 8008a6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a70:	3b30      	subs	r3, #48	@ 0x30
 8008a72:	2b09      	cmp	r3, #9
 8008a74:	d94b      	bls.n	8008b0e <_vfiprintf_r+0x1a2>
 8008a76:	b1b0      	cbz	r0, 8008aa6 <_vfiprintf_r+0x13a>
 8008a78:	9207      	str	r2, [sp, #28]
 8008a7a:	e014      	b.n	8008aa6 <_vfiprintf_r+0x13a>
 8008a7c:	eba0 0308 	sub.w	r3, r0, r8
 8008a80:	fa09 f303 	lsl.w	r3, r9, r3
 8008a84:	4313      	orrs	r3, r2
 8008a86:	9304      	str	r3, [sp, #16]
 8008a88:	46a2      	mov	sl, r4
 8008a8a:	e7d2      	b.n	8008a32 <_vfiprintf_r+0xc6>
 8008a8c:	9b03      	ldr	r3, [sp, #12]
 8008a8e:	1d19      	adds	r1, r3, #4
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	9103      	str	r1, [sp, #12]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	bfbb      	ittet	lt
 8008a98:	425b      	neglt	r3, r3
 8008a9a:	f042 0202 	orrlt.w	r2, r2, #2
 8008a9e:	9307      	strge	r3, [sp, #28]
 8008aa0:	9307      	strlt	r3, [sp, #28]
 8008aa2:	bfb8      	it	lt
 8008aa4:	9204      	strlt	r2, [sp, #16]
 8008aa6:	7823      	ldrb	r3, [r4, #0]
 8008aa8:	2b2e      	cmp	r3, #46	@ 0x2e
 8008aaa:	d10a      	bne.n	8008ac2 <_vfiprintf_r+0x156>
 8008aac:	7863      	ldrb	r3, [r4, #1]
 8008aae:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ab0:	d132      	bne.n	8008b18 <_vfiprintf_r+0x1ac>
 8008ab2:	9b03      	ldr	r3, [sp, #12]
 8008ab4:	1d1a      	adds	r2, r3, #4
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	9203      	str	r2, [sp, #12]
 8008aba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008abe:	3402      	adds	r4, #2
 8008ac0:	9305      	str	r3, [sp, #20]
 8008ac2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008b98 <_vfiprintf_r+0x22c>
 8008ac6:	7821      	ldrb	r1, [r4, #0]
 8008ac8:	2203      	movs	r2, #3
 8008aca:	4650      	mov	r0, sl
 8008acc:	f7f7 fb98 	bl	8000200 <memchr>
 8008ad0:	b138      	cbz	r0, 8008ae2 <_vfiprintf_r+0x176>
 8008ad2:	9b04      	ldr	r3, [sp, #16]
 8008ad4:	eba0 000a 	sub.w	r0, r0, sl
 8008ad8:	2240      	movs	r2, #64	@ 0x40
 8008ada:	4082      	lsls	r2, r0
 8008adc:	4313      	orrs	r3, r2
 8008ade:	3401      	adds	r4, #1
 8008ae0:	9304      	str	r3, [sp, #16]
 8008ae2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ae6:	4829      	ldr	r0, [pc, #164]	@ (8008b8c <_vfiprintf_r+0x220>)
 8008ae8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008aec:	2206      	movs	r2, #6
 8008aee:	f7f7 fb87 	bl	8000200 <memchr>
 8008af2:	2800      	cmp	r0, #0
 8008af4:	d03f      	beq.n	8008b76 <_vfiprintf_r+0x20a>
 8008af6:	4b26      	ldr	r3, [pc, #152]	@ (8008b90 <_vfiprintf_r+0x224>)
 8008af8:	bb1b      	cbnz	r3, 8008b42 <_vfiprintf_r+0x1d6>
 8008afa:	9b03      	ldr	r3, [sp, #12]
 8008afc:	3307      	adds	r3, #7
 8008afe:	f023 0307 	bic.w	r3, r3, #7
 8008b02:	3308      	adds	r3, #8
 8008b04:	9303      	str	r3, [sp, #12]
 8008b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b08:	443b      	add	r3, r7
 8008b0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b0c:	e76a      	b.n	80089e4 <_vfiprintf_r+0x78>
 8008b0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b12:	460c      	mov	r4, r1
 8008b14:	2001      	movs	r0, #1
 8008b16:	e7a8      	b.n	8008a6a <_vfiprintf_r+0xfe>
 8008b18:	2300      	movs	r3, #0
 8008b1a:	3401      	adds	r4, #1
 8008b1c:	9305      	str	r3, [sp, #20]
 8008b1e:	4619      	mov	r1, r3
 8008b20:	f04f 0c0a 	mov.w	ip, #10
 8008b24:	4620      	mov	r0, r4
 8008b26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b2a:	3a30      	subs	r2, #48	@ 0x30
 8008b2c:	2a09      	cmp	r2, #9
 8008b2e:	d903      	bls.n	8008b38 <_vfiprintf_r+0x1cc>
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d0c6      	beq.n	8008ac2 <_vfiprintf_r+0x156>
 8008b34:	9105      	str	r1, [sp, #20]
 8008b36:	e7c4      	b.n	8008ac2 <_vfiprintf_r+0x156>
 8008b38:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b3c:	4604      	mov	r4, r0
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e7f0      	b.n	8008b24 <_vfiprintf_r+0x1b8>
 8008b42:	ab03      	add	r3, sp, #12
 8008b44:	9300      	str	r3, [sp, #0]
 8008b46:	462a      	mov	r2, r5
 8008b48:	4b12      	ldr	r3, [pc, #72]	@ (8008b94 <_vfiprintf_r+0x228>)
 8008b4a:	a904      	add	r1, sp, #16
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	f3af 8000 	nop.w
 8008b52:	4607      	mov	r7, r0
 8008b54:	1c78      	adds	r0, r7, #1
 8008b56:	d1d6      	bne.n	8008b06 <_vfiprintf_r+0x19a>
 8008b58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b5a:	07d9      	lsls	r1, r3, #31
 8008b5c:	d405      	bmi.n	8008b6a <_vfiprintf_r+0x1fe>
 8008b5e:	89ab      	ldrh	r3, [r5, #12]
 8008b60:	059a      	lsls	r2, r3, #22
 8008b62:	d402      	bmi.n	8008b6a <_vfiprintf_r+0x1fe>
 8008b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b66:	f7ff f9a9 	bl	8007ebc <__retarget_lock_release_recursive>
 8008b6a:	89ab      	ldrh	r3, [r5, #12]
 8008b6c:	065b      	lsls	r3, r3, #25
 8008b6e:	f53f af1f 	bmi.w	80089b0 <_vfiprintf_r+0x44>
 8008b72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b74:	e71e      	b.n	80089b4 <_vfiprintf_r+0x48>
 8008b76:	ab03      	add	r3, sp, #12
 8008b78:	9300      	str	r3, [sp, #0]
 8008b7a:	462a      	mov	r2, r5
 8008b7c:	4b05      	ldr	r3, [pc, #20]	@ (8008b94 <_vfiprintf_r+0x228>)
 8008b7e:	a904      	add	r1, sp, #16
 8008b80:	4630      	mov	r0, r6
 8008b82:	f7ff fc8f 	bl	80084a4 <_printf_i>
 8008b86:	e7e4      	b.n	8008b52 <_vfiprintf_r+0x1e6>
 8008b88:	0800996b 	.word	0x0800996b
 8008b8c:	08009975 	.word	0x08009975
 8008b90:	00000000 	.word	0x00000000
 8008b94:	08008949 	.word	0x08008949
 8008b98:	08009971 	.word	0x08009971

08008b9c <__swbuf_r>:
 8008b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b9e:	460e      	mov	r6, r1
 8008ba0:	4614      	mov	r4, r2
 8008ba2:	4605      	mov	r5, r0
 8008ba4:	b118      	cbz	r0, 8008bae <__swbuf_r+0x12>
 8008ba6:	6a03      	ldr	r3, [r0, #32]
 8008ba8:	b90b      	cbnz	r3, 8008bae <__swbuf_r+0x12>
 8008baa:	f7ff f85d 	bl	8007c68 <__sinit>
 8008bae:	69a3      	ldr	r3, [r4, #24]
 8008bb0:	60a3      	str	r3, [r4, #8]
 8008bb2:	89a3      	ldrh	r3, [r4, #12]
 8008bb4:	071a      	lsls	r2, r3, #28
 8008bb6:	d501      	bpl.n	8008bbc <__swbuf_r+0x20>
 8008bb8:	6923      	ldr	r3, [r4, #16]
 8008bba:	b943      	cbnz	r3, 8008bce <__swbuf_r+0x32>
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	f000 f82a 	bl	8008c18 <__swsetup_r>
 8008bc4:	b118      	cbz	r0, 8008bce <__swbuf_r+0x32>
 8008bc6:	f04f 37ff 	mov.w	r7, #4294967295
 8008bca:	4638      	mov	r0, r7
 8008bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bce:	6823      	ldr	r3, [r4, #0]
 8008bd0:	6922      	ldr	r2, [r4, #16]
 8008bd2:	1a98      	subs	r0, r3, r2
 8008bd4:	6963      	ldr	r3, [r4, #20]
 8008bd6:	b2f6      	uxtb	r6, r6
 8008bd8:	4283      	cmp	r3, r0
 8008bda:	4637      	mov	r7, r6
 8008bdc:	dc05      	bgt.n	8008bea <__swbuf_r+0x4e>
 8008bde:	4621      	mov	r1, r4
 8008be0:	4628      	mov	r0, r5
 8008be2:	f7ff fe01 	bl	80087e8 <_fflush_r>
 8008be6:	2800      	cmp	r0, #0
 8008be8:	d1ed      	bne.n	8008bc6 <__swbuf_r+0x2a>
 8008bea:	68a3      	ldr	r3, [r4, #8]
 8008bec:	3b01      	subs	r3, #1
 8008bee:	60a3      	str	r3, [r4, #8]
 8008bf0:	6823      	ldr	r3, [r4, #0]
 8008bf2:	1c5a      	adds	r2, r3, #1
 8008bf4:	6022      	str	r2, [r4, #0]
 8008bf6:	701e      	strb	r6, [r3, #0]
 8008bf8:	6962      	ldr	r2, [r4, #20]
 8008bfa:	1c43      	adds	r3, r0, #1
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d004      	beq.n	8008c0a <__swbuf_r+0x6e>
 8008c00:	89a3      	ldrh	r3, [r4, #12]
 8008c02:	07db      	lsls	r3, r3, #31
 8008c04:	d5e1      	bpl.n	8008bca <__swbuf_r+0x2e>
 8008c06:	2e0a      	cmp	r6, #10
 8008c08:	d1df      	bne.n	8008bca <__swbuf_r+0x2e>
 8008c0a:	4621      	mov	r1, r4
 8008c0c:	4628      	mov	r0, r5
 8008c0e:	f7ff fdeb 	bl	80087e8 <_fflush_r>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d0d9      	beq.n	8008bca <__swbuf_r+0x2e>
 8008c16:	e7d6      	b.n	8008bc6 <__swbuf_r+0x2a>

08008c18 <__swsetup_r>:
 8008c18:	b538      	push	{r3, r4, r5, lr}
 8008c1a:	4b29      	ldr	r3, [pc, #164]	@ (8008cc0 <__swsetup_r+0xa8>)
 8008c1c:	4605      	mov	r5, r0
 8008c1e:	6818      	ldr	r0, [r3, #0]
 8008c20:	460c      	mov	r4, r1
 8008c22:	b118      	cbz	r0, 8008c2c <__swsetup_r+0x14>
 8008c24:	6a03      	ldr	r3, [r0, #32]
 8008c26:	b90b      	cbnz	r3, 8008c2c <__swsetup_r+0x14>
 8008c28:	f7ff f81e 	bl	8007c68 <__sinit>
 8008c2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c30:	0719      	lsls	r1, r3, #28
 8008c32:	d422      	bmi.n	8008c7a <__swsetup_r+0x62>
 8008c34:	06da      	lsls	r2, r3, #27
 8008c36:	d407      	bmi.n	8008c48 <__swsetup_r+0x30>
 8008c38:	2209      	movs	r2, #9
 8008c3a:	602a      	str	r2, [r5, #0]
 8008c3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c40:	81a3      	strh	r3, [r4, #12]
 8008c42:	f04f 30ff 	mov.w	r0, #4294967295
 8008c46:	e033      	b.n	8008cb0 <__swsetup_r+0x98>
 8008c48:	0758      	lsls	r0, r3, #29
 8008c4a:	d512      	bpl.n	8008c72 <__swsetup_r+0x5a>
 8008c4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c4e:	b141      	cbz	r1, 8008c62 <__swsetup_r+0x4a>
 8008c50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c54:	4299      	cmp	r1, r3
 8008c56:	d002      	beq.n	8008c5e <__swsetup_r+0x46>
 8008c58:	4628      	mov	r0, r5
 8008c5a:	f7ff f95d 	bl	8007f18 <_free_r>
 8008c5e:	2300      	movs	r3, #0
 8008c60:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c62:	89a3      	ldrh	r3, [r4, #12]
 8008c64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008c68:	81a3      	strh	r3, [r4, #12]
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	6063      	str	r3, [r4, #4]
 8008c6e:	6923      	ldr	r3, [r4, #16]
 8008c70:	6023      	str	r3, [r4, #0]
 8008c72:	89a3      	ldrh	r3, [r4, #12]
 8008c74:	f043 0308 	orr.w	r3, r3, #8
 8008c78:	81a3      	strh	r3, [r4, #12]
 8008c7a:	6923      	ldr	r3, [r4, #16]
 8008c7c:	b94b      	cbnz	r3, 8008c92 <__swsetup_r+0x7a>
 8008c7e:	89a3      	ldrh	r3, [r4, #12]
 8008c80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008c84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c88:	d003      	beq.n	8008c92 <__swsetup_r+0x7a>
 8008c8a:	4621      	mov	r1, r4
 8008c8c:	4628      	mov	r0, r5
 8008c8e:	f000 f88b 	bl	8008da8 <__smakebuf_r>
 8008c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c96:	f013 0201 	ands.w	r2, r3, #1
 8008c9a:	d00a      	beq.n	8008cb2 <__swsetup_r+0x9a>
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	60a2      	str	r2, [r4, #8]
 8008ca0:	6962      	ldr	r2, [r4, #20]
 8008ca2:	4252      	negs	r2, r2
 8008ca4:	61a2      	str	r2, [r4, #24]
 8008ca6:	6922      	ldr	r2, [r4, #16]
 8008ca8:	b942      	cbnz	r2, 8008cbc <__swsetup_r+0xa4>
 8008caa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008cae:	d1c5      	bne.n	8008c3c <__swsetup_r+0x24>
 8008cb0:	bd38      	pop	{r3, r4, r5, pc}
 8008cb2:	0799      	lsls	r1, r3, #30
 8008cb4:	bf58      	it	pl
 8008cb6:	6962      	ldrpl	r2, [r4, #20]
 8008cb8:	60a2      	str	r2, [r4, #8]
 8008cba:	e7f4      	b.n	8008ca6 <__swsetup_r+0x8e>
 8008cbc:	2000      	movs	r0, #0
 8008cbe:	e7f7      	b.n	8008cb0 <__swsetup_r+0x98>
 8008cc0:	20000024 	.word	0x20000024

08008cc4 <_raise_r>:
 8008cc4:	291f      	cmp	r1, #31
 8008cc6:	b538      	push	{r3, r4, r5, lr}
 8008cc8:	4605      	mov	r5, r0
 8008cca:	460c      	mov	r4, r1
 8008ccc:	d904      	bls.n	8008cd8 <_raise_r+0x14>
 8008cce:	2316      	movs	r3, #22
 8008cd0:	6003      	str	r3, [r0, #0]
 8008cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8008cd6:	bd38      	pop	{r3, r4, r5, pc}
 8008cd8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008cda:	b112      	cbz	r2, 8008ce2 <_raise_r+0x1e>
 8008cdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ce0:	b94b      	cbnz	r3, 8008cf6 <_raise_r+0x32>
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	f000 f830 	bl	8008d48 <_getpid_r>
 8008ce8:	4622      	mov	r2, r4
 8008cea:	4601      	mov	r1, r0
 8008cec:	4628      	mov	r0, r5
 8008cee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cf2:	f000 b817 	b.w	8008d24 <_kill_r>
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	d00a      	beq.n	8008d10 <_raise_r+0x4c>
 8008cfa:	1c59      	adds	r1, r3, #1
 8008cfc:	d103      	bne.n	8008d06 <_raise_r+0x42>
 8008cfe:	2316      	movs	r3, #22
 8008d00:	6003      	str	r3, [r0, #0]
 8008d02:	2001      	movs	r0, #1
 8008d04:	e7e7      	b.n	8008cd6 <_raise_r+0x12>
 8008d06:	2100      	movs	r1, #0
 8008d08:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	4798      	blx	r3
 8008d10:	2000      	movs	r0, #0
 8008d12:	e7e0      	b.n	8008cd6 <_raise_r+0x12>

08008d14 <raise>:
 8008d14:	4b02      	ldr	r3, [pc, #8]	@ (8008d20 <raise+0xc>)
 8008d16:	4601      	mov	r1, r0
 8008d18:	6818      	ldr	r0, [r3, #0]
 8008d1a:	f7ff bfd3 	b.w	8008cc4 <_raise_r>
 8008d1e:	bf00      	nop
 8008d20:	20000024 	.word	0x20000024

08008d24 <_kill_r>:
 8008d24:	b538      	push	{r3, r4, r5, lr}
 8008d26:	4d07      	ldr	r5, [pc, #28]	@ (8008d44 <_kill_r+0x20>)
 8008d28:	2300      	movs	r3, #0
 8008d2a:	4604      	mov	r4, r0
 8008d2c:	4608      	mov	r0, r1
 8008d2e:	4611      	mov	r1, r2
 8008d30:	602b      	str	r3, [r5, #0]
 8008d32:	f7f8 fc49 	bl	80015c8 <_kill>
 8008d36:	1c43      	adds	r3, r0, #1
 8008d38:	d102      	bne.n	8008d40 <_kill_r+0x1c>
 8008d3a:	682b      	ldr	r3, [r5, #0]
 8008d3c:	b103      	cbz	r3, 8008d40 <_kill_r+0x1c>
 8008d3e:	6023      	str	r3, [r4, #0]
 8008d40:	bd38      	pop	{r3, r4, r5, pc}
 8008d42:	bf00      	nop
 8008d44:	20004764 	.word	0x20004764

08008d48 <_getpid_r>:
 8008d48:	f7f8 bc36 	b.w	80015b8 <_getpid>

08008d4c <_malloc_usable_size_r>:
 8008d4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d50:	1f18      	subs	r0, r3, #4
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	bfbc      	itt	lt
 8008d56:	580b      	ldrlt	r3, [r1, r0]
 8008d58:	18c0      	addlt	r0, r0, r3
 8008d5a:	4770      	bx	lr

08008d5c <__swhatbuf_r>:
 8008d5c:	b570      	push	{r4, r5, r6, lr}
 8008d5e:	460c      	mov	r4, r1
 8008d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d64:	2900      	cmp	r1, #0
 8008d66:	b096      	sub	sp, #88	@ 0x58
 8008d68:	4615      	mov	r5, r2
 8008d6a:	461e      	mov	r6, r3
 8008d6c:	da0d      	bge.n	8008d8a <__swhatbuf_r+0x2e>
 8008d6e:	89a3      	ldrh	r3, [r4, #12]
 8008d70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d74:	f04f 0100 	mov.w	r1, #0
 8008d78:	bf14      	ite	ne
 8008d7a:	2340      	movne	r3, #64	@ 0x40
 8008d7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d80:	2000      	movs	r0, #0
 8008d82:	6031      	str	r1, [r6, #0]
 8008d84:	602b      	str	r3, [r5, #0]
 8008d86:	b016      	add	sp, #88	@ 0x58
 8008d88:	bd70      	pop	{r4, r5, r6, pc}
 8008d8a:	466a      	mov	r2, sp
 8008d8c:	f000 f848 	bl	8008e20 <_fstat_r>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	dbec      	blt.n	8008d6e <__swhatbuf_r+0x12>
 8008d94:	9901      	ldr	r1, [sp, #4]
 8008d96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d9e:	4259      	negs	r1, r3
 8008da0:	4159      	adcs	r1, r3
 8008da2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008da6:	e7eb      	b.n	8008d80 <__swhatbuf_r+0x24>

08008da8 <__smakebuf_r>:
 8008da8:	898b      	ldrh	r3, [r1, #12]
 8008daa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dac:	079d      	lsls	r5, r3, #30
 8008dae:	4606      	mov	r6, r0
 8008db0:	460c      	mov	r4, r1
 8008db2:	d507      	bpl.n	8008dc4 <__smakebuf_r+0x1c>
 8008db4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008db8:	6023      	str	r3, [r4, #0]
 8008dba:	6123      	str	r3, [r4, #16]
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	6163      	str	r3, [r4, #20]
 8008dc0:	b003      	add	sp, #12
 8008dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dc4:	ab01      	add	r3, sp, #4
 8008dc6:	466a      	mov	r2, sp
 8008dc8:	f7ff ffc8 	bl	8008d5c <__swhatbuf_r>
 8008dcc:	9f00      	ldr	r7, [sp, #0]
 8008dce:	4605      	mov	r5, r0
 8008dd0:	4639      	mov	r1, r7
 8008dd2:	4630      	mov	r0, r6
 8008dd4:	f7ff f914 	bl	8008000 <_malloc_r>
 8008dd8:	b948      	cbnz	r0, 8008dee <__smakebuf_r+0x46>
 8008dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dde:	059a      	lsls	r2, r3, #22
 8008de0:	d4ee      	bmi.n	8008dc0 <__smakebuf_r+0x18>
 8008de2:	f023 0303 	bic.w	r3, r3, #3
 8008de6:	f043 0302 	orr.w	r3, r3, #2
 8008dea:	81a3      	strh	r3, [r4, #12]
 8008dec:	e7e2      	b.n	8008db4 <__smakebuf_r+0xc>
 8008dee:	89a3      	ldrh	r3, [r4, #12]
 8008df0:	6020      	str	r0, [r4, #0]
 8008df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008df6:	81a3      	strh	r3, [r4, #12]
 8008df8:	9b01      	ldr	r3, [sp, #4]
 8008dfa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008dfe:	b15b      	cbz	r3, 8008e18 <__smakebuf_r+0x70>
 8008e00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e04:	4630      	mov	r0, r6
 8008e06:	f000 f81d 	bl	8008e44 <_isatty_r>
 8008e0a:	b128      	cbz	r0, 8008e18 <__smakebuf_r+0x70>
 8008e0c:	89a3      	ldrh	r3, [r4, #12]
 8008e0e:	f023 0303 	bic.w	r3, r3, #3
 8008e12:	f043 0301 	orr.w	r3, r3, #1
 8008e16:	81a3      	strh	r3, [r4, #12]
 8008e18:	89a3      	ldrh	r3, [r4, #12]
 8008e1a:	431d      	orrs	r5, r3
 8008e1c:	81a5      	strh	r5, [r4, #12]
 8008e1e:	e7cf      	b.n	8008dc0 <__smakebuf_r+0x18>

08008e20 <_fstat_r>:
 8008e20:	b538      	push	{r3, r4, r5, lr}
 8008e22:	4d07      	ldr	r5, [pc, #28]	@ (8008e40 <_fstat_r+0x20>)
 8008e24:	2300      	movs	r3, #0
 8008e26:	4604      	mov	r4, r0
 8008e28:	4608      	mov	r0, r1
 8008e2a:	4611      	mov	r1, r2
 8008e2c:	602b      	str	r3, [r5, #0]
 8008e2e:	f7f8 fc2b 	bl	8001688 <_fstat>
 8008e32:	1c43      	adds	r3, r0, #1
 8008e34:	d102      	bne.n	8008e3c <_fstat_r+0x1c>
 8008e36:	682b      	ldr	r3, [r5, #0]
 8008e38:	b103      	cbz	r3, 8008e3c <_fstat_r+0x1c>
 8008e3a:	6023      	str	r3, [r4, #0]
 8008e3c:	bd38      	pop	{r3, r4, r5, pc}
 8008e3e:	bf00      	nop
 8008e40:	20004764 	.word	0x20004764

08008e44 <_isatty_r>:
 8008e44:	b538      	push	{r3, r4, r5, lr}
 8008e46:	4d06      	ldr	r5, [pc, #24]	@ (8008e60 <_isatty_r+0x1c>)
 8008e48:	2300      	movs	r3, #0
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	4608      	mov	r0, r1
 8008e4e:	602b      	str	r3, [r5, #0]
 8008e50:	f7f8 fc2a 	bl	80016a8 <_isatty>
 8008e54:	1c43      	adds	r3, r0, #1
 8008e56:	d102      	bne.n	8008e5e <_isatty_r+0x1a>
 8008e58:	682b      	ldr	r3, [r5, #0]
 8008e5a:	b103      	cbz	r3, 8008e5e <_isatty_r+0x1a>
 8008e5c:	6023      	str	r3, [r4, #0]
 8008e5e:	bd38      	pop	{r3, r4, r5, pc}
 8008e60:	20004764 	.word	0x20004764

08008e64 <_init>:
 8008e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e66:	bf00      	nop
 8008e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e6a:	bc08      	pop	{r3}
 8008e6c:	469e      	mov	lr, r3
 8008e6e:	4770      	bx	lr

08008e70 <_fini>:
 8008e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e72:	bf00      	nop
 8008e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e76:	bc08      	pop	{r3}
 8008e78:	469e      	mov	lr, r3
 8008e7a:	4770      	bx	lr
