Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto fbfc43121fe147818ae3413d30bf2f5e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot GCTestBench_behav xil_defaultlib.GCTestBench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/Ali Gholami/Desktop/onGoing/Digital Design of Computer Systems/assignments/Assignment_3/_VHDL/grade_classifier/grade_classifier.srcs/sim_1/new/grade_classifier_test.vhd, line 40. Unresolved signal "outputvector" is multiply driven.
