
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkg-config_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000403480 <.init>:
  403480:	stp	x29, x30, [sp, #-16]!
  403484:	mov	x29, sp
  403488:	bl	404070 <ferror@plt+0x60>
  40348c:	ldp	x29, x30, [sp], #16
  403490:	ret

Disassembly of section .plt:

00000000004034a0 <memcpy@plt-0x20>:
  4034a0:	stp	x16, x30, [sp, #-16]!
  4034a4:	adrp	x16, 4ae000 <ferror@plt+0xa9ff0>
  4034a8:	ldr	x17, [x16, #4088]
  4034ac:	add	x16, x16, #0xff8
  4034b0:	br	x17
  4034b4:	nop
  4034b8:	nop
  4034bc:	nop

00000000004034c0 <memcpy@plt>:
  4034c0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4034c4:	ldr	x17, [x16]
  4034c8:	add	x16, x16, #0x0
  4034cc:	br	x17

00000000004034d0 <getpwnam_r@plt>:
  4034d0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4034d4:	ldr	x17, [x16, #8]
  4034d8:	add	x16, x16, #0x8
  4034dc:	br	x17

00000000004034e0 <memmove@plt>:
  4034e0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4034e4:	ldr	x17, [x16, #16]
  4034e8:	add	x16, x16, #0x10
  4034ec:	br	x17

00000000004034f0 <pthread_sigmask@plt>:
  4034f0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4034f4:	ldr	x17, [x16, #24]
  4034f8:	add	x16, x16, #0x18
  4034fc:	br	x17

0000000000403500 <_exit@plt>:
  403500:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403504:	ldr	x17, [x16, #32]
  403508:	add	x16, x16, #0x20
  40350c:	br	x17

0000000000403510 <getcwd@plt>:
  403510:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403514:	ldr	x17, [x16, #40]
  403518:	add	x16, x16, #0x28
  40351c:	br	x17

0000000000403520 <strtoul@plt>:
  403520:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403524:	ldr	x17, [x16, #48]
  403528:	add	x16, x16, #0x30
  40352c:	br	x17

0000000000403530 <strlen@plt>:
  403530:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403534:	ldr	x17, [x16, #56]
  403538:	add	x16, x16, #0x38
  40353c:	br	x17

0000000000403540 <pthread_mutexattr_settype@plt>:
  403540:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403544:	ldr	x17, [x16, #64]
  403548:	add	x16, x16, #0x40
  40354c:	br	x17

0000000000403550 <fputs@plt>:
  403550:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403554:	ldr	x17, [x16, #72]
  403558:	add	x16, x16, #0x48
  40355c:	br	x17

0000000000403560 <exit@plt>:
  403560:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403564:	ldr	x17, [x16, #80]
  403568:	add	x16, x16, #0x50
  40356c:	br	x17

0000000000403570 <raise@plt>:
  403570:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403574:	ldr	x17, [x16, #88]
  403578:	add	x16, x16, #0x58
  40357c:	br	x17

0000000000403580 <strtoll_l@plt>:
  403580:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403584:	ldr	x17, [x16, #96]
  403588:	add	x16, x16, #0x60
  40358c:	br	x17

0000000000403590 <getegid@plt>:
  403590:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403594:	ldr	x17, [x16, #104]
  403598:	add	x16, x16, #0x68
  40359c:	br	x17

00000000004035a0 <strtod@plt>:
  4035a0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4035a4:	ldr	x17, [x16, #112]
  4035a8:	add	x16, x16, #0x70
  4035ac:	br	x17

00000000004035b0 <geteuid@plt>:
  4035b0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4035b4:	ldr	x17, [x16, #120]
  4035b8:	add	x16, x16, #0x78
  4035bc:	br	x17

00000000004035c0 <iconv_close@plt>:
  4035c0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4035c4:	ldr	x17, [x16, #128]
  4035c8:	add	x16, x16, #0x80
  4035cc:	br	x17

00000000004035d0 <remove@plt>:
  4035d0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4035d4:	ldr	x17, [x16, #136]
  4035d8:	add	x16, x16, #0x88
  4035dc:	br	x17

00000000004035e0 <getresuid@plt>:
  4035e0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4035e4:	ldr	x17, [x16, #144]
  4035e8:	add	x16, x16, #0x90
  4035ec:	br	x17

00000000004035f0 <pthread_mutex_trylock@plt>:
  4035f0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4035f4:	ldr	x17, [x16, #152]
  4035f8:	add	x16, x16, #0x98
  4035fc:	br	x17

0000000000403600 <pthread_key_create@plt>:
  403600:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403604:	ldr	x17, [x16, #160]
  403608:	add	x16, x16, #0xa0
  40360c:	br	x17

0000000000403610 <setenv@plt>:
  403610:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403614:	ldr	x17, [x16, #168]
  403618:	add	x16, x16, #0xa8
  40361c:	br	x17

0000000000403620 <readlink@plt>:
  403620:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403624:	ldr	x17, [x16, #176]
  403628:	add	x16, x16, #0xb0
  40362c:	br	x17

0000000000403630 <pthread_mutexattr_init@plt>:
  403630:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403634:	ldr	x17, [x16, #184]
  403638:	add	x16, x16, #0xb8
  40363c:	br	x17

0000000000403640 <sprintf@plt>:
  403640:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403644:	ldr	x17, [x16, #192]
  403648:	add	x16, x16, #0xc0
  40364c:	br	x17

0000000000403650 <getuid@plt>:
  403650:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403654:	ldr	x17, [x16, #200]
  403658:	add	x16, x16, #0xc8
  40365c:	br	x17

0000000000403660 <pipe@plt>:
  403660:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403664:	ldr	x17, [x16, #208]
  403668:	add	x16, x16, #0xd0
  40366c:	br	x17

0000000000403670 <opendir@plt>:
  403670:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403674:	ldr	x17, [x16, #216]
  403678:	add	x16, x16, #0xd8
  40367c:	br	x17

0000000000403680 <__cxa_atexit@plt>:
  403680:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403684:	ldr	x17, [x16, #224]
  403688:	add	x16, x16, #0xe0
  40368c:	br	x17

0000000000403690 <pthread_attr_init@plt>:
  403690:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403694:	ldr	x17, [x16, #232]
  403698:	add	x16, x16, #0xe8
  40369c:	br	x17

00000000004036a0 <fputc@plt>:
  4036a0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4036a4:	ldr	x17, [x16, #240]
  4036a8:	add	x16, x16, #0xf0
  4036ac:	br	x17

00000000004036b0 <clock_gettime@plt>:
  4036b0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4036b4:	ldr	x17, [x16, #248]
  4036b8:	add	x16, x16, #0xf8
  4036bc:	br	x17

00000000004036c0 <setrlimit@plt>:
  4036c0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4036c4:	ldr	x17, [x16, #256]
  4036c8:	add	x16, x16, #0x100
  4036cc:	br	x17

00000000004036d0 <setvbuf@plt>:
  4036d0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4036d4:	ldr	x17, [x16, #264]
  4036d8:	add	x16, x16, #0x108
  4036dc:	br	x17

00000000004036e0 <kill@plt>:
  4036e0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4036e4:	ldr	x17, [x16, #272]
  4036e8:	add	x16, x16, #0x110
  4036ec:	br	x17

00000000004036f0 <getpwuid_r@plt>:
  4036f0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4036f4:	ldr	x17, [x16, #280]
  4036f8:	add	x16, x16, #0x118
  4036fc:	br	x17

0000000000403700 <fork@plt>:
  403700:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403704:	ldr	x17, [x16, #288]
  403708:	add	x16, x16, #0x120
  40370c:	br	x17

0000000000403710 <pthread_rwlock_trywrlock@plt>:
  403710:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403714:	ldr	x17, [x16, #296]
  403718:	add	x16, x16, #0x128
  40371c:	br	x17

0000000000403720 <lseek@plt>:
  403720:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403724:	ldr	x17, [x16, #304]
  403728:	add	x16, x16, #0x130
  40372c:	br	x17

0000000000403730 <pthread_mutexattr_destroy@plt>:
  403730:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403734:	ldr	x17, [x16, #312]
  403738:	add	x16, x16, #0x138
  40373c:	br	x17

0000000000403740 <sigfillset@plt>:
  403740:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403744:	ldr	x17, [x16, #320]
  403748:	add	x16, x16, #0x140
  40374c:	br	x17

0000000000403750 <strtoull_l@plt>:
  403750:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403754:	ldr	x17, [x16, #328]
  403758:	add	x16, x16, #0x148
  40375c:	br	x17

0000000000403760 <snprintf@plt>:
  403760:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403764:	ldr	x17, [x16, #336]
  403768:	add	x16, x16, #0x150
  40376c:	br	x17

0000000000403770 <stpcpy@plt>:
  403770:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403774:	ldr	x17, [x16, #344]
  403778:	add	x16, x16, #0x158
  40377c:	br	x17

0000000000403780 <signal@plt>:
  403780:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403784:	ldr	x17, [x16, #352]
  403788:	add	x16, x16, #0x160
  40378c:	br	x17

0000000000403790 <fclose@plt>:
  403790:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403794:	ldr	x17, [x16, #360]
  403798:	add	x16, x16, #0x168
  40379c:	br	x17

00000000004037a0 <fsync@plt>:
  4037a0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4037a4:	ldr	x17, [x16, #368]
  4037a8:	add	x16, x16, #0x170
  4037ac:	br	x17

00000000004037b0 <getpid@plt>:
  4037b0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4037b4:	ldr	x17, [x16, #376]
  4037b8:	add	x16, x16, #0x178
  4037bc:	br	x17

00000000004037c0 <nl_langinfo@plt>:
  4037c0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4037c4:	ldr	x17, [x16, #384]
  4037c8:	add	x16, x16, #0x180
  4037cc:	br	x17

00000000004037d0 <fopen@plt>:
  4037d0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4037d4:	ldr	x17, [x16, #392]
  4037d8:	add	x16, x16, #0x188
  4037dc:	br	x17

00000000004037e0 <malloc@plt>:
  4037e0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4037e4:	ldr	x17, [x16, #400]
  4037e8:	add	x16, x16, #0x190
  4037ec:	br	x17

00000000004037f0 <toupper@plt>:
  4037f0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4037f4:	ldr	x17, [x16, #408]
  4037f8:	add	x16, x16, #0x198
  4037fc:	br	x17

0000000000403800 <chmod@plt>:
  403800:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403804:	ldr	x17, [x16, #416]
  403808:	add	x16, x16, #0x1a0
  40380c:	br	x17

0000000000403810 <open@plt>:
  403810:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403814:	ldr	x17, [x16, #424]
  403818:	add	x16, x16, #0x1a8
  40381c:	br	x17

0000000000403820 <pthread_condattr_destroy@plt>:
  403820:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403824:	ldr	x17, [x16, #432]
  403828:	add	x16, x16, #0x1b0
  40382c:	br	x17

0000000000403830 <poll@plt>:
  403830:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403834:	ldr	x17, [x16, #440]
  403838:	add	x16, x16, #0x1b8
  40383c:	br	x17

0000000000403840 <pthread_attr_destroy@plt>:
  403840:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403844:	ldr	x17, [x16, #448]
  403848:	add	x16, x16, #0x1c0
  40384c:	br	x17

0000000000403850 <__isoc99_fscanf@plt>:
  403850:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403854:	ldr	x17, [x16, #456]
  403858:	add	x16, x16, #0x1c8
  40385c:	br	x17

0000000000403860 <getppid@plt>:
  403860:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403864:	ldr	x17, [x16, #464]
  403868:	add	x16, x16, #0x1d0
  40386c:	br	x17

0000000000403870 <sigemptyset@plt>:
  403870:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403874:	ldr	x17, [x16, #472]
  403878:	add	x16, x16, #0x1d8
  40387c:	br	x17

0000000000403880 <pthread_cond_signal@plt>:
  403880:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403884:	ldr	x17, [x16, #480]
  403888:	add	x16, x16, #0x1e0
  40388c:	br	x17

0000000000403890 <strncmp@plt>:
  403890:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403894:	ldr	x17, [x16, #488]
  403898:	add	x16, x16, #0x1e8
  40389c:	br	x17

00000000004038a0 <__libc_start_main@plt>:
  4038a0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4038a4:	ldr	x17, [x16, #496]
  4038a8:	add	x16, x16, #0x1f0
  4038ac:	br	x17

00000000004038b0 <strtod_l@plt>:
  4038b0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4038b4:	ldr	x17, [x16, #504]
  4038b8:	add	x16, x16, #0x1f8
  4038bc:	br	x17

00000000004038c0 <pthread_detach@plt>:
  4038c0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4038c4:	ldr	x17, [x16, #512]
  4038c8:	add	x16, x16, #0x200
  4038cc:	br	x17

00000000004038d0 <fstatfs@plt>:
  4038d0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4038d4:	ldr	x17, [x16, #520]
  4038d8:	add	x16, x16, #0x208
  4038dc:	br	x17

00000000004038e0 <memset@plt>:
  4038e0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4038e4:	ldr	x17, [x16, #528]
  4038e8:	add	x16, x16, #0x210
  4038ec:	br	x17

00000000004038f0 <fdopen@plt>:
  4038f0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4038f4:	ldr	x17, [x16, #536]
  4038f8:	add	x16, x16, #0x218
  4038fc:	br	x17

0000000000403900 <strpbrk@plt>:
  403900:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403904:	ldr	x17, [x16, #544]
  403908:	add	x16, x16, #0x220
  40390c:	br	x17

0000000000403910 <gettimeofday@plt>:
  403910:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403914:	ldr	x17, [x16, #552]
  403918:	add	x16, x16, #0x228
  40391c:	br	x17

0000000000403920 <gmtime_r@plt>:
  403920:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403924:	ldr	x17, [x16, #560]
  403928:	add	x16, x16, #0x230
  40392c:	br	x17

0000000000403930 <posix_memalign@plt>:
  403930:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403934:	ldr	x17, [x16, #568]
  403938:	add	x16, x16, #0x238
  40393c:	br	x17

0000000000403940 <pthread_attr_setstacksize@plt>:
  403940:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403944:	ldr	x17, [x16, #576]
  403948:	add	x16, x16, #0x240
  40394c:	br	x17

0000000000403950 <calloc@plt>:
  403950:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403954:	ldr	x17, [x16, #584]
  403958:	add	x16, x16, #0x248
  40395c:	br	x17

0000000000403960 <pthread_rwlock_destroy@plt>:
  403960:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403964:	ldr	x17, [x16, #592]
  403968:	add	x16, x16, #0x250
  40396c:	br	x17

0000000000403970 <pthread_cond_broadcast@plt>:
  403970:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403974:	ldr	x17, [x16, #600]
  403978:	add	x16, x16, #0x258
  40397c:	br	x17

0000000000403980 <bsearch@plt>:
  403980:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403984:	ldr	x17, [x16, #608]
  403988:	add	x16, x16, #0x260
  40398c:	br	x17

0000000000403990 <execv@plt>:
  403990:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403994:	ldr	x17, [x16, #616]
  403998:	add	x16, x16, #0x268
  40399c:	br	x17

00000000004039a0 <strcasecmp@plt>:
  4039a0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4039a4:	ldr	x17, [x16, #624]
  4039a8:	add	x16, x16, #0x270
  4039ac:	br	x17

00000000004039b0 <pthread_getspecific@plt>:
  4039b0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4039b4:	ldr	x17, [x16, #632]
  4039b8:	add	x16, x16, #0x278
  4039bc:	br	x17

00000000004039c0 <readdir@plt>:
  4039c0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4039c4:	ldr	x17, [x16, #640]
  4039c8:	add	x16, x16, #0x280
  4039cc:	br	x17

00000000004039d0 <realloc@plt>:
  4039d0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4039d4:	ldr	x17, [x16, #648]
  4039d8:	add	x16, x16, #0x288
  4039dc:	br	x17

00000000004039e0 <getc@plt>:
  4039e0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4039e4:	ldr	x17, [x16, #656]
  4039e8:	add	x16, x16, #0x290
  4039ec:	br	x17

00000000004039f0 <closedir@plt>:
  4039f0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  4039f4:	ldr	x17, [x16, #664]
  4039f8:	add	x16, x16, #0x298
  4039fc:	br	x17

0000000000403a00 <strerror@plt>:
  403a00:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a04:	ldr	x17, [x16, #672]
  403a08:	add	x16, x16, #0x2a0
  403a0c:	br	x17

0000000000403a10 <pthread_mutex_init@plt>:
  403a10:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a14:	ldr	x17, [x16, #680]
  403a18:	add	x16, x16, #0x2a8
  403a1c:	br	x17

0000000000403a20 <close@plt>:
  403a20:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a24:	ldr	x17, [x16, #688]
  403a28:	add	x16, x16, #0x2b0
  403a2c:	br	x17

0000000000403a30 <sigaction@plt>:
  403a30:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a34:	ldr	x17, [x16, #696]
  403a38:	add	x16, x16, #0x2b8
  403a3c:	br	x17

0000000000403a40 <strrchr@plt>:
  403a40:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a44:	ldr	x17, [x16, #704]
  403a48:	add	x16, x16, #0x2c0
  403a4c:	br	x17

0000000000403a50 <pthread_create@plt>:
  403a50:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a54:	ldr	x17, [x16, #712]
  403a58:	add	x16, x16, #0x2c8
  403a5c:	br	x17

0000000000403a60 <__gmon_start__@plt>:
  403a60:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a64:	ldr	x17, [x16, #720]
  403a68:	add	x16, x16, #0x2d0
  403a6c:	br	x17

0000000000403a70 <mktime@plt>:
  403a70:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a74:	ldr	x17, [x16, #728]
  403a78:	add	x16, x16, #0x2d8
  403a7c:	br	x17

0000000000403a80 <write@plt>:
  403a80:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a84:	ldr	x17, [x16, #736]
  403a88:	add	x16, x16, #0x2e0
  403a8c:	br	x17

0000000000403a90 <pthread_join@plt>:
  403a90:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403a94:	ldr	x17, [x16, #744]
  403a98:	add	x16, x16, #0x2e8
  403a9c:	br	x17

0000000000403aa0 <abort@plt>:
  403aa0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403aa4:	ldr	x17, [x16, #752]
  403aa8:	add	x16, x16, #0x2f0
  403aac:	br	x17

0000000000403ab0 <eventfd@plt>:
  403ab0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ab4:	ldr	x17, [x16, #760]
  403ab8:	add	x16, x16, #0x2f8
  403abc:	br	x17

0000000000403ac0 <pthread_exit@plt>:
  403ac0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ac4:	ldr	x17, [x16, #768]
  403ac8:	add	x16, x16, #0x300
  403acc:	br	x17

0000000000403ad0 <access@plt>:
  403ad0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ad4:	ldr	x17, [x16, #776]
  403ad8:	add	x16, x16, #0x308
  403adc:	br	x17

0000000000403ae0 <feof@plt>:
  403ae0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ae4:	ldr	x17, [x16, #784]
  403ae8:	add	x16, x16, #0x310
  403aec:	br	x17

0000000000403af0 <puts@plt>:
  403af0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403af4:	ldr	x17, [x16, #792]
  403af8:	add	x16, x16, #0x318
  403afc:	br	x17

0000000000403b00 <pipe2@plt>:
  403b00:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b04:	ldr	x17, [x16, #800]
  403b08:	add	x16, x16, #0x320
  403b0c:	br	x17

0000000000403b10 <memcmp@plt>:
  403b10:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b14:	ldr	x17, [x16, #808]
  403b18:	add	x16, x16, #0x328
  403b1c:	br	x17

0000000000403b20 <pthread_rwlock_tryrdlock@plt>:
  403b20:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b24:	ldr	x17, [x16, #816]
  403b28:	add	x16, x16, #0x330
  403b2c:	br	x17

0000000000403b30 <strcmp@plt>:
  403b30:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b34:	ldr	x17, [x16, #824]
  403b38:	add	x16, x16, #0x338
  403b3c:	br	x17

0000000000403b40 <getpwuid@plt>:
  403b40:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b44:	ldr	x17, [x16, #832]
  403b48:	add	x16, x16, #0x340
  403b4c:	br	x17

0000000000403b50 <iconv@plt>:
  403b50:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b54:	ldr	x17, [x16, #840]
  403b58:	add	x16, x16, #0x348
  403b5c:	br	x17

0000000000403b60 <__ctype_b_loc@plt>:
  403b60:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b64:	ldr	x17, [x16, #848]
  403b68:	add	x16, x16, #0x350
  403b6c:	br	x17

0000000000403b70 <uselocale@plt>:
  403b70:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b74:	ldr	x17, [x16, #856]
  403b78:	add	x16, x16, #0x358
  403b7c:	br	x17

0000000000403b80 <rewinddir@plt>:
  403b80:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b84:	ldr	x17, [x16, #864]
  403b88:	add	x16, x16, #0x360
  403b8c:	br	x17

0000000000403b90 <rmdir@plt>:
  403b90:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403b94:	ldr	x17, [x16, #872]
  403b98:	add	x16, x16, #0x368
  403b9c:	br	x17

0000000000403ba0 <strtol@plt>:
  403ba0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ba4:	ldr	x17, [x16, #880]
  403ba8:	add	x16, x16, #0x370
  403bac:	br	x17

0000000000403bb0 <sched_yield@plt>:
  403bb0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403bb4:	ldr	x17, [x16, #888]
  403bb8:	add	x16, x16, #0x378
  403bbc:	br	x17

0000000000403bc0 <fread@plt>:
  403bc0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403bc4:	ldr	x17, [x16, #896]
  403bc8:	add	x16, x16, #0x380
  403bcc:	br	x17

0000000000403bd0 <pthread_rwlock_rdlock@plt>:
  403bd0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403bd4:	ldr	x17, [x16, #904]
  403bd8:	add	x16, x16, #0x388
  403bdc:	br	x17

0000000000403be0 <chdir@plt>:
  403be0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403be4:	ldr	x17, [x16, #912]
  403be8:	add	x16, x16, #0x390
  403bec:	br	x17

0000000000403bf0 <free@plt>:
  403bf0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403bf4:	ldr	x17, [x16, #920]
  403bf8:	add	x16, x16, #0x398
  403bfc:	br	x17

0000000000403c00 <ungetc@plt>:
  403c00:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c04:	ldr	x17, [x16, #928]
  403c08:	add	x16, x16, #0x3a0
  403c0c:	br	x17

0000000000403c10 <getgid@plt>:
  403c10:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c14:	ldr	x17, [x16, #936]
  403c18:	add	x16, x16, #0x3a8
  403c1c:	br	x17

0000000000403c20 <pthread_rwlock_wrlock@plt>:
  403c20:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c24:	ldr	x17, [x16, #944]
  403c28:	add	x16, x16, #0x3b0
  403c2c:	br	x17

0000000000403c30 <pthread_cond_wait@plt>:
  403c30:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c34:	ldr	x17, [x16, #952]
  403c38:	add	x16, x16, #0x3b8
  403c3c:	br	x17

0000000000403c40 <pthread_key_delete@plt>:
  403c40:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c44:	ldr	x17, [x16, #960]
  403c48:	add	x16, x16, #0x3c0
  403c4c:	br	x17

0000000000403c50 <strncasecmp@plt>:
  403c50:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c54:	ldr	x17, [x16, #968]
  403c58:	add	x16, x16, #0x3c8
  403c5c:	br	x17

0000000000403c60 <nanosleep@plt>:
  403c60:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c64:	ldr	x17, [x16, #976]
  403c68:	add	x16, x16, #0x3d0
  403c6c:	br	x17

0000000000403c70 <vasprintf@plt>:
  403c70:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c74:	ldr	x17, [x16, #984]
  403c78:	add	x16, x16, #0x3d8
  403c7c:	br	x17

0000000000403c80 <freopen@plt>:
  403c80:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c84:	ldr	x17, [x16, #992]
  403c88:	add	x16, x16, #0x3e0
  403c8c:	br	x17

0000000000403c90 <pthread_condattr_init@plt>:
  403c90:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403c94:	ldr	x17, [x16, #1000]
  403c98:	add	x16, x16, #0x3e8
  403c9c:	br	x17

0000000000403ca0 <strchr@plt>:
  403ca0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ca4:	ldr	x17, [x16, #1008]
  403ca8:	add	x16, x16, #0x3f0
  403cac:	br	x17

0000000000403cb0 <pthread_setspecific@plt>:
  403cb0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403cb4:	ldr	x17, [x16, #1016]
  403cb8:	add	x16, x16, #0x3f8
  403cbc:	br	x17

0000000000403cc0 <execve@plt>:
  403cc0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403cc4:	ldr	x17, [x16, #1024]
  403cc8:	add	x16, x16, #0x400
  403ccc:	br	x17

0000000000403cd0 <rename@plt>:
  403cd0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403cd4:	ldr	x17, [x16, #1032]
  403cd8:	add	x16, x16, #0x408
  403cdc:	br	x17

0000000000403ce0 <fwrite@plt>:
  403ce0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ce4:	ldr	x17, [x16, #1040]
  403ce8:	add	x16, x16, #0x410
  403cec:	br	x17

0000000000403cf0 <utime@plt>:
  403cf0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403cf4:	ldr	x17, [x16, #1048]
  403cf8:	add	x16, x16, #0x418
  403cfc:	br	x17

0000000000403d00 <fcntl@plt>:
  403d00:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d04:	ldr	x17, [x16, #1056]
  403d08:	add	x16, x16, #0x420
  403d0c:	br	x17

0000000000403d10 <fflush@plt>:
  403d10:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d14:	ldr	x17, [x16, #1064]
  403d18:	add	x16, x16, #0x428
  403d1c:	br	x17

0000000000403d20 <pthread_mutex_destroy@plt>:
  403d20:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d24:	ldr	x17, [x16, #1072]
  403d28:	add	x16, x16, #0x430
  403d2c:	br	x17

0000000000403d30 <strcpy@plt>:
  403d30:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d34:	ldr	x17, [x16, #1080]
  403d38:	add	x16, x16, #0x438
  403d3c:	br	x17

0000000000403d40 <dirfd@plt>:
  403d40:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d44:	ldr	x17, [x16, #1088]
  403d48:	add	x16, x16, #0x440
  403d4c:	br	x17

0000000000403d50 <pthread_cond_init@plt>:
  403d50:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d54:	ldr	x17, [x16, #1096]
  403d58:	add	x16, x16, #0x448
  403d5c:	br	x17

0000000000403d60 <getrlimit@plt>:
  403d60:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d64:	ldr	x17, [x16, #1104]
  403d68:	add	x16, x16, #0x450
  403d6c:	br	x17

0000000000403d70 <unsetenv@plt>:
  403d70:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d74:	ldr	x17, [x16, #1112]
  403d78:	add	x16, x16, #0x458
  403d7c:	br	x17

0000000000403d80 <iconv_open@plt>:
  403d80:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d84:	ldr	x17, [x16, #1120]
  403d88:	add	x16, x16, #0x460
  403d8c:	br	x17

0000000000403d90 <vsprintf@plt>:
  403d90:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403d94:	ldr	x17, [x16, #1128]
  403d98:	add	x16, x16, #0x468
  403d9c:	br	x17

0000000000403da0 <__lxstat@plt>:
  403da0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403da4:	ldr	x17, [x16, #1136]
  403da8:	add	x16, x16, #0x470
  403dac:	br	x17

0000000000403db0 <read@plt>:
  403db0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403db4:	ldr	x17, [x16, #1144]
  403db8:	add	x16, x16, #0x478
  403dbc:	br	x17

0000000000403dc0 <memchr@plt>:
  403dc0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403dc4:	ldr	x17, [x16, #1152]
  403dc8:	add	x16, x16, #0x480
  403dcc:	br	x17

0000000000403dd0 <getresgid@plt>:
  403dd0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403dd4:	ldr	x17, [x16, #1160]
  403dd8:	add	x16, x16, #0x488
  403ddc:	br	x17

0000000000403de0 <sysconf@plt>:
  403de0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403de4:	ldr	x17, [x16, #1168]
  403de8:	add	x16, x16, #0x490
  403dec:	br	x17

0000000000403df0 <gethostname@plt>:
  403df0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403df4:	ldr	x17, [x16, #1176]
  403df8:	add	x16, x16, #0x498
  403dfc:	br	x17

0000000000403e00 <pthread_condattr_setclock@plt>:
  403e00:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e04:	ldr	x17, [x16, #1184]
  403e08:	add	x16, x16, #0x4a0
  403e0c:	br	x17

0000000000403e10 <select@plt>:
  403e10:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e14:	ldr	x17, [x16, #1192]
  403e18:	add	x16, x16, #0x4a8
  403e1c:	br	x17

0000000000403e20 <vprintf@plt>:
  403e20:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e24:	ldr	x17, [x16, #1200]
  403e28:	add	x16, x16, #0x4b0
  403e2c:	br	x17

0000000000403e30 <__fxstat@plt>:
  403e30:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e34:	ldr	x17, [x16, #1208]
  403e38:	add	x16, x16, #0x4b8
  403e3c:	br	x17

0000000000403e40 <strstr@plt>:
  403e40:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e44:	ldr	x17, [x16, #1216]
  403e48:	add	x16, x16, #0x4c0
  403e4c:	br	x17

0000000000403e50 <pthread_rwlock_init@plt>:
  403e50:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e54:	ldr	x17, [x16, #1224]
  403e58:	add	x16, x16, #0x4c8
  403e5c:	br	x17

0000000000403e60 <vsnprintf@plt>:
  403e60:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e64:	ldr	x17, [x16, #1232]
  403e68:	add	x16, x16, #0x4d0
  403e6c:	br	x17

0000000000403e70 <dup2@plt>:
  403e70:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e74:	ldr	x17, [x16, #1240]
  403e78:	add	x16, x16, #0x4d8
  403e7c:	br	x17

0000000000403e80 <strncpy@plt>:
  403e80:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e84:	ldr	x17, [x16, #1248]
  403e88:	add	x16, x16, #0x4e0
  403e8c:	br	x17

0000000000403e90 <strsignal@plt>:
  403e90:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403e94:	ldr	x17, [x16, #1256]
  403e98:	add	x16, x16, #0x4e8
  403e9c:	br	x17

0000000000403ea0 <fallocate@plt>:
  403ea0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ea4:	ldr	x17, [x16, #1264]
  403ea8:	add	x16, x16, #0x4f0
  403eac:	br	x17

0000000000403eb0 <pthread_cond_destroy@plt>:
  403eb0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403eb4:	ldr	x17, [x16, #1272]
  403eb8:	add	x16, x16, #0x4f8
  403ebc:	br	x17

0000000000403ec0 <vfprintf@plt>:
  403ec0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ec4:	ldr	x17, [x16, #1280]
  403ec8:	add	x16, x16, #0x500
  403ecc:	br	x17

0000000000403ed0 <printf@plt>:
  403ed0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ed4:	ldr	x17, [x16, #1288]
  403ed8:	add	x16, x16, #0x508
  403edc:	br	x17

0000000000403ee0 <pthread_rwlock_unlock@plt>:
  403ee0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ee4:	ldr	x17, [x16, #1296]
  403ee8:	add	x16, x16, #0x510
  403eec:	br	x17

0000000000403ef0 <__errno_location@plt>:
  403ef0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ef4:	ldr	x17, [x16, #1304]
  403ef8:	add	x16, x16, #0x518
  403efc:	br	x17

0000000000403f00 <tolower@plt>:
  403f00:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f04:	ldr	x17, [x16, #1312]
  403f08:	add	x16, x16, #0x520
  403f0c:	br	x17

0000000000403f10 <getenv@plt>:
  403f10:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f14:	ldr	x17, [x16, #1320]
  403f18:	add	x16, x16, #0x528
  403f1c:	br	x17

0000000000403f20 <putchar@plt>:
  403f20:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f24:	ldr	x17, [x16, #1328]
  403f28:	add	x16, x16, #0x530
  403f2c:	br	x17

0000000000403f30 <__xstat@plt>:
  403f30:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f34:	ldr	x17, [x16, #1336]
  403f38:	add	x16, x16, #0x538
  403f3c:	br	x17

0000000000403f40 <prctl@plt>:
  403f40:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f44:	ldr	x17, [x16, #1344]
  403f48:	add	x16, x16, #0x540
  403f4c:	br	x17

0000000000403f50 <pthread_mutex_lock@plt>:
  403f50:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f54:	ldr	x17, [x16, #1352]
  403f58:	add	x16, x16, #0x548
  403f5c:	br	x17

0000000000403f60 <timegm@plt>:
  403f60:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f64:	ldr	x17, [x16, #1360]
  403f68:	add	x16, x16, #0x550
  403f6c:	br	x17

0000000000403f70 <pthread_mutex_unlock@plt>:
  403f70:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f74:	ldr	x17, [x16, #1368]
  403f78:	add	x16, x16, #0x558
  403f7c:	br	x17

0000000000403f80 <waitpid@plt>:
  403f80:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f84:	ldr	x17, [x16, #1376]
  403f88:	add	x16, x16, #0x560
  403f8c:	br	x17

0000000000403f90 <unlink@plt>:
  403f90:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403f94:	ldr	x17, [x16, #1384]
  403f98:	add	x16, x16, #0x568
  403f9c:	br	x17

0000000000403fa0 <mkdir@plt>:
  403fa0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403fa4:	ldr	x17, [x16, #1392]
  403fa8:	add	x16, x16, #0x570
  403fac:	br	x17

0000000000403fb0 <newlocale@plt>:
  403fb0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403fb4:	ldr	x17, [x16, #1400]
  403fb8:	add	x16, x16, #0x578
  403fbc:	br	x17

0000000000403fc0 <fprintf@plt>:
  403fc0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403fc4:	ldr	x17, [x16, #1408]
  403fc8:	add	x16, x16, #0x580
  403fcc:	br	x17

0000000000403fd0 <fgets@plt>:
  403fd0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403fd4:	ldr	x17, [x16, #1416]
  403fd8:	add	x16, x16, #0x588
  403fdc:	br	x17

0000000000403fe0 <pthread_cond_timedwait@plt>:
  403fe0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403fe4:	ldr	x17, [x16, #1424]
  403fe8:	add	x16, x16, #0x590
  403fec:	br	x17

0000000000403ff0 <creat@plt>:
  403ff0:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  403ff4:	ldr	x17, [x16, #1432]
  403ff8:	add	x16, x16, #0x598
  403ffc:	br	x17

0000000000404000 <setlocale@plt>:
  404000:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  404004:	ldr	x17, [x16, #1440]
  404008:	add	x16, x16, #0x5a0
  40400c:	br	x17

0000000000404010 <ferror@plt>:
  404010:	adrp	x16, 4af000 <ferror@plt+0xaaff0>
  404014:	ldr	x17, [x16, #1448]
  404018:	add	x16, x16, #0x5a8
  40401c:	br	x17

Disassembly of section .text:

0000000000404020 <.text>:
  404020:	mov	x29, #0x0                   	// #0
  404024:	mov	x30, #0x0                   	// #0
  404028:	mov	x5, x0
  40402c:	ldr	x1, [sp]
  404030:	add	x2, sp, #0x8
  404034:	mov	x6, sp
  404038:	movz	x0, #0x0, lsl #48
  40403c:	movk	x0, #0x0, lsl #32
  404040:	movk	x0, #0x40, lsl #16
  404044:	movk	x0, #0xa584
  404048:	movz	x3, #0x0, lsl #48
  40404c:	movk	x3, #0x0, lsl #32
  404050:	movk	x3, #0x45, lsl #16
  404054:	movk	x3, #0x2c68
  404058:	movz	x4, #0x0, lsl #48
  40405c:	movk	x4, #0x0, lsl #32
  404060:	movk	x4, #0x45, lsl #16
  404064:	movk	x4, #0x2ce8
  404068:	bl	4038a0 <__libc_start_main@plt>
  40406c:	bl	403aa0 <abort@plt>
  404070:	adrp	x0, 4ae000 <ferror@plt+0xa9ff0>
  404074:	ldr	x0, [x0, #4064]
  404078:	cbz	x0, 404080 <ferror@plt+0x70>
  40407c:	b	403a60 <__gmon_start__@plt>
  404080:	ret
  404084:	stp	x29, x30, [sp, #-32]!
  404088:	mov	x29, sp
  40408c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404090:	add	x0, x0, #0x938
  404094:	str	x0, [sp, #24]
  404098:	ldr	x0, [sp, #24]
  40409c:	str	x0, [sp, #24]
  4040a0:	ldr	x1, [sp, #24]
  4040a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4040a8:	add	x0, x0, #0x938
  4040ac:	cmp	x1, x0
  4040b0:	b.eq	4040ec <ferror@plt+0xdc>  // b.none
  4040b4:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  4040b8:	add	x0, x0, #0xd48
  4040bc:	ldr	x0, [x0]
  4040c0:	str	x0, [sp, #16]
  4040c4:	ldr	x0, [sp, #16]
  4040c8:	str	x0, [sp, #16]
  4040cc:	ldr	x0, [sp, #16]
  4040d0:	cmp	x0, #0x0
  4040d4:	b.eq	4040f0 <ferror@plt+0xe0>  // b.none
  4040d8:	ldr	x1, [sp, #16]
  4040dc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4040e0:	add	x0, x0, #0x938
  4040e4:	blr	x1
  4040e8:	b	4040f0 <ferror@plt+0xe0>
  4040ec:	nop
  4040f0:	ldp	x29, x30, [sp], #32
  4040f4:	ret
  4040f8:	stp	x29, x30, [sp, #-48]!
  4040fc:	mov	x29, sp
  404100:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404104:	add	x0, x0, #0x938
  404108:	str	x0, [sp, #40]
  40410c:	ldr	x0, [sp, #40]
  404110:	str	x0, [sp, #40]
  404114:	ldr	x1, [sp, #40]
  404118:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40411c:	add	x0, x0, #0x938
  404120:	sub	x0, x1, x0
  404124:	asr	x0, x0, #3
  404128:	lsr	x1, x0, #63
  40412c:	add	x0, x1, x0
  404130:	asr	x0, x0, #1
  404134:	str	x0, [sp, #32]
  404138:	ldr	x0, [sp, #32]
  40413c:	cmp	x0, #0x0
  404140:	b.eq	404180 <ferror@plt+0x170>  // b.none
  404144:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  404148:	add	x0, x0, #0xd50
  40414c:	ldr	x0, [x0]
  404150:	str	x0, [sp, #24]
  404154:	ldr	x0, [sp, #24]
  404158:	str	x0, [sp, #24]
  40415c:	ldr	x0, [sp, #24]
  404160:	cmp	x0, #0x0
  404164:	b.eq	404184 <ferror@plt+0x174>  // b.none
  404168:	ldr	x2, [sp, #24]
  40416c:	ldr	x1, [sp, #32]
  404170:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404174:	add	x0, x0, #0x938
  404178:	blr	x2
  40417c:	b	404184 <ferror@plt+0x174>
  404180:	nop
  404184:	ldp	x29, x30, [sp], #48
  404188:	ret
  40418c:	stp	x29, x30, [sp, #-16]!
  404190:	mov	x29, sp
  404194:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404198:	add	x0, x0, #0x950
  40419c:	ldrb	w0, [x0]
  4041a0:	and	x0, x0, #0xff
  4041a4:	cmp	x0, #0x0
  4041a8:	b.ne	4041c4 <ferror@plt+0x1b4>  // b.any
  4041ac:	bl	404084 <ferror@plt+0x74>
  4041b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4041b4:	add	x0, x0, #0x950
  4041b8:	mov	w1, #0x1                   	// #1
  4041bc:	strb	w1, [x0]
  4041c0:	b	4041c8 <ferror@plt+0x1b8>
  4041c4:	nop
  4041c8:	ldp	x29, x30, [sp], #16
  4041cc:	ret
  4041d0:	stp	x29, x30, [sp, #-16]!
  4041d4:	mov	x29, sp
  4041d8:	bl	4040f8 <ferror@plt+0xe8>
  4041dc:	nop
  4041e0:	ldp	x29, x30, [sp], #16
  4041e4:	ret
  4041e8:	stp	x29, x30, [sp, #-32]!
  4041ec:	mov	x29, sp
  4041f0:	str	x0, [sp, #24]
  4041f4:	strb	w1, [sp, #23]
  4041f8:	ldr	x0, [sp, #24]
  4041fc:	ldr	x0, [x0, #8]
  404200:	add	x1, x0, #0x1
  404204:	ldr	x0, [sp, #24]
  404208:	ldr	x0, [x0, #16]
  40420c:	cmp	x1, x0
  404210:	b.cs	404258 <ferror@plt+0x248>  // b.hs, b.nlast
  404214:	ldr	x0, [sp, #24]
  404218:	ldr	x1, [x0]
  40421c:	ldr	x0, [sp, #24]
  404220:	ldr	x0, [x0, #8]
  404224:	add	x3, x0, #0x1
  404228:	ldr	x2, [sp, #24]
  40422c:	str	x3, [x2, #8]
  404230:	add	x0, x1, x0
  404234:	ldrb	w1, [sp, #23]
  404238:	strb	w1, [x0]
  40423c:	ldr	x0, [sp, #24]
  404240:	ldr	x1, [x0]
  404244:	ldr	x0, [sp, #24]
  404248:	ldr	x0, [x0, #8]
  40424c:	add	x0, x1, x0
  404250:	strb	wzr, [x0]
  404254:	b	404268 <ferror@plt+0x258>
  404258:	ldrb	w2, [sp, #23]
  40425c:	mov	x1, #0xffffffffffffffff    	// #-1
  404260:	ldr	x0, [sp, #24]
  404264:	bl	42cda8 <ferror@plt+0x28d98>
  404268:	ldr	x0, [sp, #24]
  40426c:	ldp	x29, x30, [sp], #32
  404270:	ret
  404274:	stp	x29, x30, [sp, #-48]!
  404278:	mov	x29, sp
  40427c:	str	x19, [sp, #16]
  404280:	str	x0, [sp, #40]
  404284:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404288:	add	x0, x0, #0x970
  40428c:	ldr	x19, [x0]
  404290:	ldr	x0, [sp, #40]
  404294:	bl	428d58 <ferror@plt+0x24d48>
  404298:	mov	x1, x0
  40429c:	mov	x0, x19
  4042a0:	bl	410f54 <ferror@plt+0xcf44>
  4042a4:	mov	x1, x0
  4042a8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4042ac:	add	x0, x0, #0x970
  4042b0:	str	x1, [x0]
  4042b4:	nop
  4042b8:	ldr	x19, [sp, #16]
  4042bc:	ldp	x29, x30, [sp], #48
  4042c0:	ret
  4042c4:	stp	x29, x30, [sp, #-48]!
  4042c8:	mov	x29, sp
  4042cc:	str	x0, [sp, #24]
  4042d0:	str	x1, [sp, #16]
  4042d4:	mov	w2, #0xffffffff            	// #-1
  4042d8:	ldr	x1, [sp, #16]
  4042dc:	ldr	x0, [sp, #24]
  4042e0:	bl	42aaa4 <ferror@plt+0x26a94>
  4042e4:	str	x0, [sp, #32]
  4042e8:	ldr	x0, [sp, #32]
  4042ec:	str	x0, [sp, #40]
  4042f0:	b	404324 <ferror@plt+0x314>
  4042f4:	ldr	x0, [sp, #40]
  4042f8:	ldr	x0, [x0]
  4042fc:	mov	x1, x0
  404300:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  404304:	add	x0, x0, #0xd58
  404308:	bl	40968c <ferror@plt+0x567c>
  40430c:	ldr	x0, [sp, #40]
  404310:	ldr	x0, [x0]
  404314:	bl	404274 <ferror@plt+0x264>
  404318:	ldr	x0, [sp, #40]
  40431c:	add	x0, x0, #0x8
  404320:	str	x0, [sp, #40]
  404324:	ldr	x0, [sp, #40]
  404328:	ldr	x0, [x0]
  40432c:	cmp	x0, #0x0
  404330:	b.ne	4042f4 <ferror@plt+0x2e4>  // b.any
  404334:	ldr	x0, [sp, #32]
  404338:	bl	42af6c <ferror@plt+0x26f5c>
  40433c:	nop
  404340:	ldp	x29, x30, [sp], #48
  404344:	ret
  404348:	stp	x29, x30, [sp, #-48]!
  40434c:	mov	x29, sp
  404350:	str	x0, [sp, #24]
  404354:	ldr	x0, [sp, #24]
  404358:	bl	403530 <strlen@plt>
  40435c:	str	w0, [sp, #44]
  404360:	ldr	w0, [sp, #44]
  404364:	cmp	w0, #0x3
  404368:	b.le	4043c8 <ferror@plt+0x3b8>
  40436c:	ldrsw	x0, [sp, #44]
  404370:	sub	x0, x0, #0x3
  404374:	ldr	x1, [sp, #24]
  404378:	add	x0, x1, x0
  40437c:	ldrb	w0, [x0]
  404380:	cmp	w0, #0x2e
  404384:	b.ne	4043c8 <ferror@plt+0x3b8>  // b.any
  404388:	ldrsw	x0, [sp, #44]
  40438c:	sub	x0, x0, #0x2
  404390:	ldr	x1, [sp, #24]
  404394:	add	x0, x1, x0
  404398:	ldrb	w0, [x0]
  40439c:	cmp	w0, #0x70
  4043a0:	b.ne	4043c8 <ferror@plt+0x3b8>  // b.any
  4043a4:	ldrsw	x0, [sp, #44]
  4043a8:	sub	x0, x0, #0x1
  4043ac:	ldr	x1, [sp, #24]
  4043b0:	add	x0, x1, x0
  4043b4:	ldrb	w0, [x0]
  4043b8:	cmp	w0, #0x63
  4043bc:	b.ne	4043c8 <ferror@plt+0x3b8>  // b.any
  4043c0:	mov	w0, #0x1                   	// #1
  4043c4:	b	4043cc <ferror@plt+0x3bc>
  4043c8:	mov	w0, #0x0                   	// #0
  4043cc:	ldp	x29, x30, [sp], #48
  4043d0:	ret
  4043d4:	stp	x29, x30, [sp, #-48]!
  4043d8:	mov	x29, sp
  4043dc:	str	x0, [sp, #24]
  4043e0:	ldr	x0, [sp, #24]
  4043e4:	bl	403530 <strlen@plt>
  4043e8:	str	w0, [sp, #44]
  4043ec:	ldr	w0, [sp, #44]
  4043f0:	cmp	w0, #0xc
  4043f4:	b.le	404428 <ferror@plt+0x418>
  4043f8:	ldrsw	x0, [sp, #44]
  4043fc:	sub	x0, x0, #0xc
  404400:	ldr	x1, [sp, #24]
  404404:	add	x2, x1, x0
  404408:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  40440c:	add	x1, x0, #0xd88
  404410:	mov	x0, x2
  404414:	bl	403b30 <strcmp@plt>
  404418:	cmp	w0, #0x0
  40441c:	b.ne	404428 <ferror@plt+0x418>  // b.any
  404420:	mov	w0, #0x1                   	// #1
  404424:	b	40442c <ferror@plt+0x41c>
  404428:	mov	w0, #0x0                   	// #0
  40442c:	ldp	x29, x30, [sp], #48
  404430:	ret
  404434:	stp	x29, x30, [sp, #-80]!
  404438:	mov	x29, sp
  40443c:	str	x0, [sp, #24]
  404440:	ldr	x0, [sp, #24]
  404444:	bl	403530 <strlen@plt>
  404448:	str	w0, [sp, #76]
  40444c:	ldr	x0, [sp, #24]
  404450:	bl	428d58 <ferror@plt+0x24d48>
  404454:	str	x0, [sp, #64]
  404458:	ldr	w0, [sp, #76]
  40445c:	cmp	w0, #0x1
  404460:	b.le	40449c <ferror@plt+0x48c>
  404464:	ldrsw	x0, [sp, #76]
  404468:	sub	x0, x0, #0x1
  40446c:	ldr	x1, [sp, #24]
  404470:	add	x0, x1, x0
  404474:	ldrb	w0, [x0]
  404478:	cmp	w0, #0x2f
  40447c:	b.ne	40449c <ferror@plt+0x48c>  // b.any
  404480:	ldr	w0, [sp, #76]
  404484:	sub	w0, w0, #0x1
  404488:	str	w0, [sp, #76]
  40448c:	ldrsw	x0, [sp, #76]
  404490:	ldr	x1, [sp, #64]
  404494:	add	x0, x1, x0
  404498:	strb	wzr, [x0]
  40449c:	mov	x2, #0x0                   	// #0
  4044a0:	mov	w1, #0x0                   	// #0
  4044a4:	ldr	x0, [sp, #64]
  4044a8:	bl	40b1ec <ferror@plt+0x71dc>
  4044ac:	str	x0, [sp, #56]
  4044b0:	ldr	x0, [sp, #64]
  4044b4:	bl	4185e0 <ferror@plt+0x145d0>
  4044b8:	ldr	x0, [sp, #56]
  4044bc:	cmp	x0, #0x0
  4044c0:	b.ne	4044e8 <ferror@plt+0x4d8>  // b.any
  4044c4:	bl	403ef0 <__errno_location@plt>
  4044c8:	ldr	w0, [x0]
  4044cc:	bl	42953c <ferror@plt+0x2552c>
  4044d0:	mov	x2, x0
  4044d4:	ldr	x1, [sp, #24]
  4044d8:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  4044dc:	add	x0, x0, #0xd98
  4044e0:	bl	40968c <ferror@plt+0x567c>
  4044e4:	b	404544 <ferror@plt+0x534>
  4044e8:	ldr	x1, [sp, #24]
  4044ec:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  4044f0:	add	x0, x0, #0xdd0
  4044f4:	bl	40968c <ferror@plt+0x567c>
  4044f8:	b	404524 <ferror@plt+0x514>
  4044fc:	mov	x2, #0x0                   	// #0
  404500:	ldr	x1, [sp, #48]
  404504:	ldr	x0, [sp, #24]
  404508:	bl	40e198 <ferror@plt+0xa188>
  40450c:	str	x0, [sp, #40]
  404510:	mov	w1, #0x0                   	// #0
  404514:	ldr	x0, [sp, #40]
  404518:	bl	4046fc <ferror@plt+0x6ec>
  40451c:	ldr	x0, [sp, #40]
  404520:	bl	4185e0 <ferror@plt+0x145d0>
  404524:	ldr	x0, [sp, #56]
  404528:	bl	40b300 <ferror@plt+0x72f0>
  40452c:	str	x0, [sp, #48]
  404530:	ldr	x0, [sp, #48]
  404534:	cmp	x0, #0x0
  404538:	b.ne	4044fc <ferror@plt+0x4ec>  // b.any
  40453c:	ldr	x0, [sp, #56]
  404540:	bl	40b41c <ferror@plt+0x740c>
  404544:	ldp	x29, x30, [sp], #80
  404548:	ret
  40454c:	stp	x29, x30, [sp, #-32]!
  404550:	mov	x29, sp
  404554:	str	xzr, [sp, #24]
  404558:	mov	x1, #0x90                  	// #144
  40455c:	mov	x0, #0x1                   	// #1
  404560:	bl	418820 <ferror@plt+0x14810>
  404564:	str	x0, [sp, #24]
  404568:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  40456c:	add	x0, x0, #0xdf0
  404570:	bl	428d58 <ferror@plt+0x24d48>
  404574:	mov	x1, x0
  404578:	ldr	x0, [sp, #24]
  40457c:	str	x1, [x0]
  404580:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  404584:	add	x0, x0, #0xe00
  404588:	bl	428d58 <ferror@plt+0x24d48>
  40458c:	mov	x1, x0
  404590:	ldr	x0, [sp, #24]
  404594:	str	x1, [x0, #16]
  404598:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  40459c:	add	x0, x0, #0xdf0
  4045a0:	bl	428d58 <ferror@plt+0x24d48>
  4045a4:	mov	x1, x0
  4045a8:	ldr	x0, [sp, #24]
  4045ac:	str	x1, [x0, #8]
  4045b0:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  4045b4:	add	x0, x0, #0xe08
  4045b8:	bl	428d58 <ferror@plt+0x24d48>
  4045bc:	mov	x1, x0
  4045c0:	ldr	x0, [sp, #24]
  4045c4:	str	x1, [x0, #24]
  4045c8:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  4045cc:	add	x0, x0, #0xe50
  4045d0:	bl	428d58 <ferror@plt+0x24d48>
  4045d4:	mov	x1, x0
  4045d8:	ldr	x0, [sp, #24]
  4045dc:	str	x1, [x0, #32]
  4045e0:	ldr	x0, [sp, #24]
  4045e4:	ldr	x0, [x0, #96]
  4045e8:	cmp	x0, #0x0
  4045ec:	b.ne	404610 <ferror@plt+0x600>  // b.any
  4045f0:	adrp	x0, 410000 <ferror@plt+0xbff0>
  4045f4:	add	x1, x0, #0xd00
  4045f8:	adrp	x0, 410000 <ferror@plt+0xbff0>
  4045fc:	add	x0, x0, #0xd40
  404600:	bl	40f628 <ferror@plt+0xb618>
  404604:	mov	x1, x0
  404608:	ldr	x0, [sp, #24]
  40460c:	str	x1, [x0, #96]
  404610:	ldr	x0, [sp, #24]
  404614:	ldr	x3, [x0, #96]
  404618:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40461c:	add	x0, x0, #0x988
  404620:	ldr	x0, [x0]
  404624:	mov	x2, x0
  404628:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  40462c:	add	x1, x0, #0xe78
  404630:	mov	x0, x3
  404634:	bl	4102e0 <ferror@plt+0xc2d0>
  404638:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  40463c:	add	x0, x0, #0xe80
  404640:	bl	40968c <ferror@plt+0x567c>
  404644:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404648:	add	x0, x0, #0x960
  40464c:	ldr	x3, [x0]
  404650:	ldr	x0, [sp, #24]
  404654:	ldr	x0, [x0]
  404658:	ldr	x2, [sp, #24]
  40465c:	mov	x1, x0
  404660:	mov	x0, x3
  404664:	bl	4102e0 <ferror@plt+0xc2d0>
  404668:	ldr	x0, [sp, #24]
  40466c:	ldp	x29, x30, [sp], #32
  404670:	ret
  404674:	stp	x29, x30, [sp, #-32]!
  404678:	mov	x29, sp
  40467c:	str	w0, [sp, #28]
  404680:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404684:	add	x0, x0, #0x960
  404688:	ldr	x0, [x0]
  40468c:	cmp	x0, #0x0
  404690:	b.ne	4046f0 <ferror@plt+0x6e0>  // b.any
  404694:	adrp	x0, 410000 <ferror@plt+0xbff0>
  404698:	add	x1, x0, #0xd00
  40469c:	adrp	x0, 410000 <ferror@plt+0xbff0>
  4046a0:	add	x0, x0, #0xd40
  4046a4:	bl	40f628 <ferror@plt+0xb618>
  4046a8:	mov	x1, x0
  4046ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4046b0:	add	x0, x0, #0x960
  4046b4:	str	x1, [x0]
  4046b8:	ldr	w0, [sp, #28]
  4046bc:	cmp	w0, #0x0
  4046c0:	b.eq	4046e8 <ferror@plt+0x6d8>  // b.none
  4046c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4046c8:	add	x0, x0, #0x970
  4046cc:	ldr	x3, [x0]
  4046d0:	mov	x2, #0x0                   	// #0
  4046d4:	adrp	x0, 404000 <setlocale@plt>
  4046d8:	add	x1, x0, #0x434
  4046dc:	mov	x0, x3
  4046e0:	bl	411ac0 <ferror@plt+0xdab0>
  4046e4:	b	4046f4 <ferror@plt+0x6e4>
  4046e8:	bl	40454c <ferror@plt+0x53c>
  4046ec:	b	4046f4 <ferror@plt+0x6e4>
  4046f0:	nop
  4046f4:	ldp	x29, x30, [sp], #32
  4046f8:	ret
  4046fc:	stp	x29, x30, [sp, #-128]!
  404700:	mov	x29, sp
  404704:	str	x0, [sp, #24]
  404708:	str	w1, [sp, #20]
  40470c:	str	xzr, [sp, #80]
  404710:	str	xzr, [sp, #120]
  404714:	str	xzr, [sp, #112]
  404718:	str	wzr, [sp, #108]
  40471c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404720:	add	x0, x0, #0x960
  404724:	ldr	x0, [x0]
  404728:	ldr	x1, [sp, #24]
  40472c:	bl	4100cc <ferror@plt+0xc0bc>
  404730:	str	x0, [sp, #80]
  404734:	ldr	x0, [sp, #80]
  404738:	cmp	x0, #0x0
  40473c:	b.eq	404748 <ferror@plt+0x738>  // b.none
  404740:	ldr	x0, [sp, #80]
  404744:	b	404cdc <ferror@plt+0xccc>
  404748:	ldr	x1, [sp, #24]
  40474c:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  404750:	add	x0, x0, #0xec0
  404754:	bl	40968c <ferror@plt+0x567c>
  404758:	ldr	x0, [sp, #24]
  40475c:	bl	404348 <ferror@plt+0x338>
  404760:	cmp	w0, #0x0
  404764:	b.eq	404794 <ferror@plt+0x784>  // b.none
  404768:	ldr	x1, [sp, #24]
  40476c:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  404770:	add	x0, x0, #0xee0
  404774:	bl	40968c <ferror@plt+0x567c>
  404778:	ldr	x0, [sp, #24]
  40477c:	bl	428d58 <ferror@plt+0x24d48>
  404780:	str	x0, [sp, #112]
  404784:	ldr	x0, [sp, #24]
  404788:	bl	428d58 <ferror@plt+0x24d48>
  40478c:	str	x0, [sp, #120]
  404790:	b	4048a4 <ferror@plt+0x894>
  404794:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404798:	add	x0, x0, #0x958
  40479c:	ldr	w0, [x0]
  4047a0:	cmp	w0, #0x0
  4047a4:	b.ne	40480c <ferror@plt+0x7fc>  // b.any
  4047a8:	ldr	x0, [sp, #24]
  4047ac:	bl	4043d4 <ferror@plt+0x3c4>
  4047b0:	cmp	w0, #0x0
  4047b4:	b.ne	40480c <ferror@plt+0x7fc>  // b.any
  4047b8:	mov	x2, #0x0                   	// #0
  4047bc:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  4047c0:	add	x1, x0, #0xd88
  4047c4:	ldr	x0, [sp, #24]
  4047c8:	bl	42903c <ferror@plt+0x2502c>
  4047cc:	str	x0, [sp, #72]
  4047d0:	mov	w1, #0x0                   	// #0
  4047d4:	ldr	x0, [sp, #72]
  4047d8:	bl	4046fc <ferror@plt+0x6ec>
  4047dc:	str	x0, [sp, #80]
  4047e0:	ldr	x0, [sp, #72]
  4047e4:	bl	4185e0 <ferror@plt+0x145d0>
  4047e8:	ldr	x0, [sp, #80]
  4047ec:	cmp	x0, #0x0
  4047f0:	b.eq	40480c <ferror@plt+0x7fc>  // b.none
  4047f4:	ldr	x1, [sp, #24]
  4047f8:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  4047fc:	add	x0, x0, #0xf20
  404800:	bl	40968c <ferror@plt+0x567c>
  404804:	ldr	x0, [sp, #80]
  404808:	b	404cdc <ferror@plt+0xccc>
  40480c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404810:	add	x0, x0, #0x970
  404814:	ldr	x0, [x0]
  404818:	str	x0, [sp, #88]
  40481c:	b	404890 <ferror@plt+0x880>
  404820:	ldr	w0, [sp, #108]
  404824:	add	w0, w0, #0x1
  404828:	str	w0, [sp, #108]
  40482c:	ldr	x0, [sp, #88]
  404830:	ldr	x0, [x0]
  404834:	ldr	x3, [sp, #24]
  404838:	mov	w2, #0x2f                  	// #47
  40483c:	mov	x1, x0
  404840:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  404844:	add	x0, x0, #0xf50
  404848:	bl	428f94 <ferror@plt+0x24f84>
  40484c:	str	x0, [sp, #112]
  404850:	mov	w1, #0x1                   	// #1
  404854:	ldr	x0, [sp, #112]
  404858:	bl	40c66c <ferror@plt+0x865c>
  40485c:	cmp	w0, #0x0
  404860:	b.ne	4048a0 <ferror@plt+0x890>  // b.any
  404864:	ldr	x0, [sp, #112]
  404868:	bl	4185e0 <ferror@plt+0x145d0>
  40486c:	str	xzr, [sp, #112]
  404870:	ldr	x0, [sp, #88]
  404874:	cmp	x0, #0x0
  404878:	b.eq	404888 <ferror@plt+0x878>  // b.none
  40487c:	ldr	x0, [sp, #88]
  404880:	ldr	x0, [x0, #8]
  404884:	b	40488c <ferror@plt+0x87c>
  404888:	mov	x0, #0x0                   	// #0
  40488c:	str	x0, [sp, #88]
  404890:	ldr	x0, [sp, #88]
  404894:	cmp	x0, #0x0
  404898:	b.ne	404820 <ferror@plt+0x810>  // b.any
  40489c:	b	4048a4 <ferror@plt+0x894>
  4048a0:	nop
  4048a4:	ldr	x0, [sp, #112]
  4048a8:	cmp	x0, #0x0
  4048ac:	b.ne	4048d8 <ferror@plt+0x8c8>  // b.any
  4048b0:	ldr	w0, [sp, #20]
  4048b4:	cmp	w0, #0x0
  4048b8:	b.eq	4048d0 <ferror@plt+0x8c0>  // b.none
  4048bc:	ldr	x2, [sp, #24]
  4048c0:	ldr	x1, [sp, #24]
  4048c4:	adrp	x0, 452000 <ferror@plt+0x4dff0>
  4048c8:	add	x0, x0, #0xf60
  4048cc:	bl	4097c8 <ferror@plt+0x57b8>
  4048d0:	mov	x0, #0x0                   	// #0
  4048d4:	b	404cdc <ferror@plt+0xccc>
  4048d8:	ldr	x0, [sp, #120]
  4048dc:	cmp	x0, #0x0
  4048e0:	b.ne	4048f4 <ferror@plt+0x8e4>  // b.any
  4048e4:	ldr	x0, [sp, #24]
  4048e8:	bl	428d58 <ferror@plt+0x24d48>
  4048ec:	str	x0, [sp, #120]
  4048f0:	b	404918 <ferror@plt+0x908>
  4048f4:	ldr	x0, [sp, #24]
  4048f8:	bl	40e494 <ferror@plt+0xa484>
  4048fc:	str	x0, [sp, #120]
  404900:	ldr	x0, [sp, #120]
  404904:	bl	403530 <strlen@plt>
  404908:	sub	x0, x0, #0x3
  40490c:	ldr	x1, [sp, #120]
  404910:	add	x0, x1, x0
  404914:	strb	wzr, [x0]
  404918:	ldr	x2, [sp, #112]
  40491c:	ldr	x1, [sp, #24]
  404920:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404924:	add	x0, x0, #0x0
  404928:	bl	40968c <ferror@plt+0x567c>
  40492c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404930:	add	x0, x0, #0x95c
  404934:	ldr	w1, [x0]
  404938:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40493c:	add	x0, x0, #0x5c4
  404940:	ldr	w2, [x0]
  404944:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404948:	add	x0, x0, #0x5c0
  40494c:	ldr	w0, [x0]
  404950:	mov	w4, w0
  404954:	mov	w3, w2
  404958:	mov	w2, w1
  40495c:	ldr	x1, [sp, #112]
  404960:	ldr	x0, [sp, #120]
  404964:	bl	408ef4 <ferror@plt+0x4ee4>
  404968:	str	x0, [sp, #80]
  40496c:	ldr	x0, [sp, #120]
  404970:	bl	4185e0 <ferror@plt+0x145d0>
  404974:	ldr	x0, [sp, #80]
  404978:	cmp	x0, #0x0
  40497c:	b.eq	4049a4 <ferror@plt+0x994>  // b.none
  404980:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404984:	add	x1, x0, #0x20
  404988:	ldr	x0, [sp, #112]
  40498c:	bl	403e40 <strstr@plt>
  404990:	cmp	x0, #0x0
  404994:	b.eq	4049a4 <ferror@plt+0x994>  // b.none
  404998:	ldr	x0, [sp, #80]
  40499c:	mov	w1, #0x1                   	// #1
  4049a0:	str	w1, [x0, #120]
  4049a4:	ldr	x0, [sp, #112]
  4049a8:	bl	4185e0 <ferror@plt+0x145d0>
  4049ac:	ldr	x0, [sp, #80]
  4049b0:	cmp	x0, #0x0
  4049b4:	b.ne	4049d0 <ferror@plt+0x9c0>  // b.any
  4049b8:	ldr	x1, [sp, #112]
  4049bc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4049c0:	add	x0, x0, #0x30
  4049c4:	bl	40968c <ferror@plt+0x567c>
  4049c8:	mov	x0, #0x0                   	// #0
  4049cc:	b	404cdc <ferror@plt+0xccc>
  4049d0:	ldr	w1, [sp, #108]
  4049d4:	ldr	x0, [sp, #80]
  4049d8:	str	w1, [x0, #124]
  4049dc:	ldr	x0, [sp, #80]
  4049e0:	ldr	x1, [x0]
  4049e4:	ldr	x0, [sp, #80]
  4049e8:	ldr	w0, [x0, #124]
  4049ec:	mov	w2, w0
  4049f0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4049f4:	add	x0, x0, #0x48
  4049f8:	bl	40968c <ferror@plt+0x567c>
  4049fc:	ldr	x0, [sp, #80]
  404a00:	ldr	x0, [x0]
  404a04:	mov	x1, x0
  404a08:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404a0c:	add	x0, x0, #0x68
  404a10:	bl	40968c <ferror@plt+0x567c>
  404a14:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404a18:	add	x0, x0, #0x960
  404a1c:	ldr	x3, [x0]
  404a20:	ldr	x0, [sp, #80]
  404a24:	ldr	x0, [x0]
  404a28:	ldr	x2, [sp, #80]
  404a2c:	mov	x1, x0
  404a30:	mov	x0, x3
  404a34:	bl	4102e0 <ferror@plt+0xc2d0>
  404a38:	ldr	x0, [sp, #80]
  404a3c:	ldr	x0, [x0, #48]
  404a40:	str	x0, [sp, #96]
  404a44:	b	404b48 <ferror@plt+0xb38>
  404a48:	ldr	x0, [sp, #96]
  404a4c:	ldr	x0, [x0]
  404a50:	str	x0, [sp, #48]
  404a54:	ldr	x0, [sp, #80]
  404a58:	ldr	x1, [x0]
  404a5c:	ldr	x0, [sp, #48]
  404a60:	ldr	x0, [x0]
  404a64:	mov	x2, x0
  404a68:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404a6c:	add	x0, x0, #0x90
  404a70:	bl	40968c <ferror@plt+0x567c>
  404a74:	ldr	x0, [sp, #48]
  404a78:	ldr	x0, [x0]
  404a7c:	ldr	w1, [sp, #20]
  404a80:	bl	4046fc <ferror@plt+0x6ec>
  404a84:	str	x0, [sp, #40]
  404a88:	ldr	x0, [sp, #40]
  404a8c:	cmp	x0, #0x0
  404a90:	b.ne	404abc <ferror@plt+0xaac>  // b.any
  404a94:	ldr	x0, [sp, #48]
  404a98:	ldr	x1, [x0]
  404a9c:	ldr	x0, [sp, #80]
  404aa0:	ldr	x0, [x0]
  404aa4:	mov	x2, x0
  404aa8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404aac:	add	x0, x0, #0xb8
  404ab0:	bl	4097c8 <ferror@plt+0x57b8>
  404ab4:	mov	w0, #0x1                   	// #1
  404ab8:	bl	403560 <exit@plt>
  404abc:	ldr	x0, [sp, #80]
  404ac0:	ldr	x0, [x0, #104]
  404ac4:	cmp	x0, #0x0
  404ac8:	b.ne	404aec <ferror@plt+0xadc>  // b.any
  404acc:	adrp	x0, 410000 <ferror@plt+0xbff0>
  404ad0:	add	x1, x0, #0xd00
  404ad4:	adrp	x0, 410000 <ferror@plt+0xbff0>
  404ad8:	add	x0, x0, #0xd40
  404adc:	bl	40f628 <ferror@plt+0xb618>
  404ae0:	mov	x1, x0
  404ae4:	ldr	x0, [sp, #80]
  404ae8:	str	x1, [x0, #104]
  404aec:	ldr	x0, [sp, #80]
  404af0:	ldr	x3, [x0, #104]
  404af4:	ldr	x0, [sp, #48]
  404af8:	ldr	x0, [x0]
  404afc:	ldr	x2, [sp, #48]
  404b00:	mov	x1, x0
  404b04:	mov	x0, x3
  404b08:	bl	4102e0 <ferror@plt+0xc2d0>
  404b0c:	ldr	x0, [sp, #80]
  404b10:	ldr	x0, [x0, #56]
  404b14:	ldr	x1, [sp, #40]
  404b18:	bl	410fd0 <ferror@plt+0xcfc0>
  404b1c:	mov	x1, x0
  404b20:	ldr	x0, [sp, #80]
  404b24:	str	x1, [x0, #56]
  404b28:	ldr	x0, [sp, #96]
  404b2c:	cmp	x0, #0x0
  404b30:	b.eq	404b40 <ferror@plt+0xb30>  // b.none
  404b34:	ldr	x0, [sp, #96]
  404b38:	ldr	x0, [x0, #8]
  404b3c:	b	404b44 <ferror@plt+0xb34>
  404b40:	mov	x0, #0x0                   	// #0
  404b44:	str	x0, [sp, #96]
  404b48:	ldr	x0, [sp, #96]
  404b4c:	cmp	x0, #0x0
  404b50:	b.ne	404a48 <ferror@plt+0xa38>  // b.any
  404b54:	ldr	x0, [sp, #80]
  404b58:	ldr	x0, [x0, #64]
  404b5c:	str	x0, [sp, #96]
  404b60:	b	404c64 <ferror@plt+0xc54>
  404b64:	ldr	x0, [sp, #96]
  404b68:	ldr	x0, [x0]
  404b6c:	str	x0, [sp, #64]
  404b70:	ldr	x0, [sp, #80]
  404b74:	ldr	x1, [x0]
  404b78:	ldr	x0, [sp, #64]
  404b7c:	ldr	x0, [x0]
  404b80:	mov	x2, x0
  404b84:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404b88:	add	x0, x0, #0xe8
  404b8c:	bl	40968c <ferror@plt+0x567c>
  404b90:	ldr	x0, [sp, #64]
  404b94:	ldr	x0, [x0]
  404b98:	ldr	w1, [sp, #20]
  404b9c:	bl	4046fc <ferror@plt+0x6ec>
  404ba0:	str	x0, [sp, #56]
  404ba4:	ldr	x0, [sp, #56]
  404ba8:	cmp	x0, #0x0
  404bac:	b.ne	404bd8 <ferror@plt+0xbc8>  // b.any
  404bb0:	ldr	x0, [sp, #64]
  404bb4:	ldr	x1, [x0]
  404bb8:	ldr	x0, [sp, #80]
  404bbc:	ldr	x0, [x0]
  404bc0:	mov	x2, x0
  404bc4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404bc8:	add	x0, x0, #0xb8
  404bcc:	bl	4097c8 <ferror@plt+0x57b8>
  404bd0:	mov	w0, #0x1                   	// #1
  404bd4:	bl	403560 <exit@plt>
  404bd8:	ldr	x0, [sp, #80]
  404bdc:	ldr	x0, [x0, #104]
  404be0:	cmp	x0, #0x0
  404be4:	b.ne	404c08 <ferror@plt+0xbf8>  // b.any
  404be8:	adrp	x0, 410000 <ferror@plt+0xbff0>
  404bec:	add	x1, x0, #0xd00
  404bf0:	adrp	x0, 410000 <ferror@plt+0xbff0>
  404bf4:	add	x0, x0, #0xd40
  404bf8:	bl	40f628 <ferror@plt+0xb618>
  404bfc:	mov	x1, x0
  404c00:	ldr	x0, [sp, #80]
  404c04:	str	x1, [x0, #104]
  404c08:	ldr	x0, [sp, #80]
  404c0c:	ldr	x3, [x0, #104]
  404c10:	ldr	x0, [sp, #64]
  404c14:	ldr	x0, [x0]
  404c18:	ldr	x2, [sp, #64]
  404c1c:	mov	x1, x0
  404c20:	mov	x0, x3
  404c24:	bl	4102e0 <ferror@plt+0xc2d0>
  404c28:	ldr	x0, [sp, #80]
  404c2c:	ldr	x0, [x0, #72]
  404c30:	ldr	x1, [sp, #56]
  404c34:	bl	410fd0 <ferror@plt+0xcfc0>
  404c38:	mov	x1, x0
  404c3c:	ldr	x0, [sp, #80]
  404c40:	str	x1, [x0, #72]
  404c44:	ldr	x0, [sp, #96]
  404c48:	cmp	x0, #0x0
  404c4c:	b.eq	404c5c <ferror@plt+0xc4c>  // b.none
  404c50:	ldr	x0, [sp, #96]
  404c54:	ldr	x0, [x0, #8]
  404c58:	b	404c60 <ferror@plt+0xc50>
  404c5c:	mov	x0, #0x0                   	// #0
  404c60:	str	x0, [sp, #96]
  404c64:	ldr	x0, [sp, #96]
  404c68:	cmp	x0, #0x0
  404c6c:	b.ne	404b64 <ferror@plt+0xb54>  // b.any
  404c70:	ldr	x0, [sp, #80]
  404c74:	ldr	x0, [x0, #56]
  404c78:	bl	4115d0 <ferror@plt+0xd5c0>
  404c7c:	mov	x2, x0
  404c80:	ldr	x0, [sp, #80]
  404c84:	ldr	x0, [x0, #72]
  404c88:	mov	x1, x0
  404c8c:	mov	x0, x2
  404c90:	bl	4112cc <ferror@plt+0xd2bc>
  404c94:	mov	x1, x0
  404c98:	ldr	x0, [sp, #80]
  404c9c:	str	x1, [x0, #72]
  404ca0:	ldr	x0, [sp, #80]
  404ca4:	ldr	x0, [x0, #56]
  404ca8:	bl	411720 <ferror@plt+0xd710>
  404cac:	mov	x1, x0
  404cb0:	ldr	x0, [sp, #80]
  404cb4:	str	x1, [x0, #56]
  404cb8:	ldr	x0, [sp, #80]
  404cbc:	ldr	x0, [x0, #72]
  404cc0:	bl	411720 <ferror@plt+0xd710>
  404cc4:	mov	x1, x0
  404cc8:	ldr	x0, [sp, #80]
  404ccc:	str	x1, [x0, #72]
  404cd0:	ldr	x0, [sp, #80]
  404cd4:	bl	405544 <ferror@plt+0x1534>
  404cd8:	ldr	x0, [sp, #80]
  404cdc:	ldp	x29, x30, [sp], #128
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-32]!
  404ce8:	mov	x29, sp
  404cec:	str	x0, [sp, #24]
  404cf0:	mov	w1, #0x1                   	// #1
  404cf4:	ldr	x0, [sp, #24]
  404cf8:	bl	4046fc <ferror@plt+0x6ec>
  404cfc:	ldp	x29, x30, [sp], #32
  404d00:	ret
  404d04:	stp	x29, x30, [sp, #-32]!
  404d08:	mov	x29, sp
  404d0c:	str	x0, [sp, #24]
  404d10:	mov	w1, #0x0                   	// #0
  404d14:	ldr	x0, [sp, #24]
  404d18:	bl	4046fc <ferror@plt+0x6ec>
  404d1c:	ldp	x29, x30, [sp], #32
  404d20:	ret
  404d24:	stp	x29, x30, [sp, #-64]!
  404d28:	mov	x29, sp
  404d2c:	str	x0, [sp, #24]
  404d30:	ldr	x0, [sp, #24]
  404d34:	cmp	x0, #0x0
  404d38:	b.eq	404d48 <ferror@plt+0xd38>  // b.none
  404d3c:	ldr	x0, [sp, #24]
  404d40:	ldr	x0, [x0, #8]
  404d44:	b	404d4c <ferror@plt+0xd3c>
  404d48:	mov	x0, #0x0                   	// #0
  404d4c:	str	x0, [sp, #56]
  404d50:	b	404e1c <ferror@plt+0xe0c>
  404d54:	ldr	x0, [sp, #56]
  404d58:	ldr	x0, [x0]
  404d5c:	str	x0, [sp, #48]
  404d60:	ldr	x0, [sp, #56]
  404d64:	ldr	x0, [x0, #16]
  404d68:	ldr	x0, [x0]
  404d6c:	str	x0, [sp, #40]
  404d70:	ldr	x0, [sp, #48]
  404d74:	ldrb	w1, [x0]
  404d78:	ldr	x0, [sp, #40]
  404d7c:	ldrb	w0, [x0]
  404d80:	cmp	w1, w0
  404d84:	b.ne	404dfc <ferror@plt+0xdec>  // b.any
  404d88:	ldr	x0, [sp, #48]
  404d8c:	ldr	x2, [x0, #8]
  404d90:	ldr	x0, [sp, #40]
  404d94:	ldr	x0, [x0, #8]
  404d98:	mov	x1, x0
  404d9c:	mov	x0, x2
  404da0:	bl	431de4 <ferror@plt+0x2ddd4>
  404da4:	cmp	w0, #0x0
  404da8:	b.ne	404dfc <ferror@plt+0xdec>  // b.any
  404dac:	ldr	x0, [sp, #56]
  404db0:	str	x0, [sp, #32]
  404db4:	ldr	x0, [sp, #48]
  404db8:	ldr	x0, [x0, #8]
  404dbc:	mov	x1, x0
  404dc0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404dc4:	add	x0, x0, #0x118
  404dc8:	bl	40968c <ferror@plt+0x567c>
  404dcc:	ldr	x0, [sp, #56]
  404dd0:	cmp	x0, #0x0
  404dd4:	b.eq	404de4 <ferror@plt+0xdd4>  // b.none
  404dd8:	ldr	x0, [sp, #56]
  404ddc:	ldr	x0, [x0, #16]
  404de0:	b	404de8 <ferror@plt+0xdd8>
  404de4:	mov	x0, #0x0                   	// #0
  404de8:	str	x0, [sp, #56]
  404dec:	ldr	x1, [sp, #32]
  404df0:	ldr	x0, [sp, #24]
  404df4:	bl	411574 <ferror@plt+0xd564>
  404df8:	str	x0, [sp, #24]
  404dfc:	ldr	x0, [sp, #56]
  404e00:	cmp	x0, #0x0
  404e04:	b.eq	404e14 <ferror@plt+0xe04>  // b.none
  404e08:	ldr	x0, [sp, #56]
  404e0c:	ldr	x0, [x0, #8]
  404e10:	b	404e18 <ferror@plt+0xe08>
  404e14:	mov	x0, #0x0                   	// #0
  404e18:	str	x0, [sp, #56]
  404e1c:	ldr	x0, [sp, #56]
  404e20:	cmp	x0, #0x0
  404e24:	b.ne	404d54 <ferror@plt+0xd44>  // b.any
  404e28:	ldr	x0, [sp, #24]
  404e2c:	ldp	x29, x30, [sp], #64
  404e30:	ret
  404e34:	stp	x29, x30, [sp, #-80]!
  404e38:	mov	x29, sp
  404e3c:	str	x0, [sp, #24]
  404e40:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404e44:	add	x0, x0, #0x138
  404e48:	bl	42be58 <ferror@plt+0x27e48>
  404e4c:	str	x0, [sp, #64]
  404e50:	ldr	x0, [sp, #24]
  404e54:	str	x0, [sp, #72]
  404e58:	b	405008 <ferror@plt+0xff8>
  404e5c:	ldr	x0, [sp, #72]
  404e60:	ldr	x0, [x0]
  404e64:	str	x0, [sp, #48]
  404e68:	ldr	x0, [sp, #48]
  404e6c:	ldr	x0, [x0, #8]
  404e70:	str	x0, [sp, #40]
  404e74:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404e78:	add	x0, x0, #0x980
  404e7c:	ldr	x0, [x0]
  404e80:	cmp	x0, #0x0
  404e84:	b.eq	404fd0 <ferror@plt+0xfc0>  // b.none
  404e88:	ldr	x0, [sp, #48]
  404e8c:	ldrb	w0, [x0]
  404e90:	mov	w1, w0
  404e94:	mov	w0, #0xa                   	// #10
  404e98:	and	w0, w1, w0
  404e9c:	cmp	w0, #0x0
  404ea0:	b.eq	404fd0 <ferror@plt+0xfc0>  // b.none
  404ea4:	ldr	x0, [sp, #48]
  404ea8:	ldrb	w0, [x0]
  404eac:	and	w0, w0, #0x8
  404eb0:	cmp	w0, #0x0
  404eb4:	b.eq	404f7c <ferror@plt+0xf6c>  // b.none
  404eb8:	mov	x2, #0x2                   	// #2
  404ebc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404ec0:	add	x1, x0, #0x140
  404ec4:	ldr	x0, [sp, #40]
  404ec8:	bl	403890 <strncmp@plt>
  404ecc:	cmp	w0, #0x0
  404ed0:	b.eq	404f7c <ferror@plt+0xf6c>  // b.none
  404ed4:	mov	w1, #0x20                  	// #32
  404ed8:	ldr	x0, [sp, #40]
  404edc:	bl	403ca0 <strchr@plt>
  404ee0:	str	x0, [sp, #32]
  404ee4:	ldr	x0, [sp, #32]
  404ee8:	cmp	x0, #0x0
  404eec:	b.eq	404f04 <ferror@plt+0xef4>  // b.none
  404ef0:	ldr	x0, [sp, #32]
  404ef4:	add	x0, x0, #0x1
  404ef8:	ldrb	w0, [x0]
  404efc:	cmp	w0, #0x0
  404f00:	b.ne	404f28 <ferror@plt+0xf18>  // b.any
  404f04:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404f08:	add	x4, x0, #0x148
  404f0c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404f10:	add	x3, x0, #0x670
  404f14:	mov	w2, #0x1ba                 	// #442
  404f18:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  404f1c:	add	x1, x0, #0x170
  404f20:	mov	x0, #0x0                   	// #0
  404f24:	bl	4319d8 <ferror@plt+0x2d9c8>
  404f28:	ldr	x1, [sp, #32]
  404f2c:	ldr	x0, [sp, #40]
  404f30:	sub	x0, x1, x0
  404f34:	add	x0, x0, #0x1
  404f38:	mov	x2, x0
  404f3c:	ldr	x1, [sp, #40]
  404f40:	ldr	x0, [sp, #64]
  404f44:	bl	42c9bc <ferror@plt+0x289ac>
  404f48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404f4c:	add	x0, x0, #0x980
  404f50:	ldr	x0, [x0]
  404f54:	mov	x1, x0
  404f58:	ldr	x0, [sp, #64]
  404f5c:	bl	42c930 <ferror@plt+0x28920>
  404f60:	ldr	x0, [sp, #32]
  404f64:	add	x0, x0, #0x1
  404f68:	mov	x1, x0
  404f6c:	ldr	x0, [sp, #64]
  404f70:	bl	42c930 <ferror@plt+0x28920>
  404f74:	nop
  404f78:	b	404fdc <ferror@plt+0xfcc>
  404f7c:	mov	w1, #0x2d                  	// #45
  404f80:	ldr	x0, [sp, #64]
  404f84:	bl	4041e8 <ferror@plt+0x1d8>
  404f88:	ldr	x0, [sp, #40]
  404f8c:	add	x0, x0, #0x1
  404f90:	ldrb	w0, [x0]
  404f94:	mov	w1, w0
  404f98:	ldr	x0, [sp, #64]
  404f9c:	bl	4041e8 <ferror@plt+0x1d8>
  404fa0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  404fa4:	add	x0, x0, #0x980
  404fa8:	ldr	x0, [x0]
  404fac:	mov	x1, x0
  404fb0:	ldr	x0, [sp, #64]
  404fb4:	bl	42c930 <ferror@plt+0x28920>
  404fb8:	ldr	x0, [sp, #40]
  404fbc:	add	x0, x0, #0x2
  404fc0:	mov	x1, x0
  404fc4:	ldr	x0, [sp, #64]
  404fc8:	bl	42c930 <ferror@plt+0x28920>
  404fcc:	b	404fdc <ferror@plt+0xfcc>
  404fd0:	ldr	x1, [sp, #40]
  404fd4:	ldr	x0, [sp, #64]
  404fd8:	bl	42c930 <ferror@plt+0x28920>
  404fdc:	mov	w1, #0x20                  	// #32
  404fe0:	ldr	x0, [sp, #64]
  404fe4:	bl	4041e8 <ferror@plt+0x1d8>
  404fe8:	ldr	x0, [sp, #72]
  404fec:	cmp	x0, #0x0
  404ff0:	b.eq	405000 <ferror@plt+0xff0>  // b.none
  404ff4:	ldr	x0, [sp, #72]
  404ff8:	ldr	x0, [x0, #8]
  404ffc:	b	405004 <ferror@plt+0xff4>
  405000:	mov	x0, #0x0                   	// #0
  405004:	str	x0, [sp, #72]
  405008:	ldr	x0, [sp, #72]
  40500c:	cmp	x0, #0x0
  405010:	b.ne	404e5c <ferror@plt+0xe4c>  // b.any
  405014:	ldr	x0, [sp, #64]
  405018:	ldr	x0, [x0]
  40501c:	str	x0, [sp, #56]
  405020:	mov	w1, #0x0                   	// #0
  405024:	ldr	x0, [sp, #64]
  405028:	bl	42bf2c <ferror@plt+0x27f1c>
  40502c:	ldr	x0, [sp, #56]
  405030:	ldp	x29, x30, [sp], #80
  405034:	ret
  405038:	sub	sp, sp, #0x20
  40503c:	str	x0, [sp, #8]
  405040:	str	x1, [sp]
  405044:	ldr	x0, [sp, #8]
  405048:	str	x0, [sp, #24]
  40504c:	ldr	x0, [sp]
  405050:	str	x0, [sp, #16]
  405054:	ldr	x0, [sp, #24]
  405058:	ldr	w1, [x0, #124]
  40505c:	ldr	x0, [sp, #16]
  405060:	ldr	w0, [x0, #124]
  405064:	cmp	w1, w0
  405068:	b.ge	405074 <ferror@plt+0x1064>  // b.tcont
  40506c:	mov	w0, #0xffffffff            	// #-1
  405070:	b	405098 <ferror@plt+0x1088>
  405074:	ldr	x0, [sp, #24]
  405078:	ldr	w1, [x0, #124]
  40507c:	ldr	x0, [sp, #16]
  405080:	ldr	w0, [x0, #124]
  405084:	cmp	w1, w0
  405088:	b.le	405094 <ferror@plt+0x1084>
  40508c:	mov	w0, #0x1                   	// #1
  405090:	b	405098 <ferror@plt+0x1088>
  405094:	mov	w0, #0x0                   	// #0
  405098:	add	sp, sp, #0x20
  40509c:	ret
  4050a0:	stp	x29, x30, [sp, #-48]!
  4050a4:	mov	x29, sp
  4050a8:	str	x0, [sp, #24]
  4050ac:	str	x1, [sp, #16]
  4050b0:	ldr	x1, [sp, #24]
  4050b4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4050b8:	add	x0, x0, #0x178
  4050bc:	bl	40968c <ferror@plt+0x567c>
  4050c0:	ldr	x0, [sp, #16]
  4050c4:	str	x0, [sp, #40]
  4050c8:	b	4050fc <ferror@plt+0x10ec>
  4050cc:	ldr	x0, [sp, #40]
  4050d0:	ldr	x0, [x0]
  4050d4:	str	x0, [sp, #32]
  4050d8:	ldr	x0, [sp, #32]
  4050dc:	ldr	x0, [x0]
  4050e0:	mov	x1, x0
  4050e4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4050e8:	add	x0, x0, #0x180
  4050ec:	bl	40968c <ferror@plt+0x567c>
  4050f0:	ldr	x0, [sp, #40]
  4050f4:	ldr	x0, [x0, #8]
  4050f8:	str	x0, [sp, #40]
  4050fc:	ldr	x0, [sp, #40]
  405100:	cmp	x0, #0x0
  405104:	b.ne	4050cc <ferror@plt+0x10bc>  // b.any
  405108:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40510c:	add	x0, x0, #0x188
  405110:	bl	40968c <ferror@plt+0x567c>
  405114:	nop
  405118:	ldp	x29, x30, [sp], #48
  40511c:	ret
  405120:	stp	x29, x30, [sp, #-32]!
  405124:	mov	x29, sp
  405128:	str	x0, [sp, #24]
  40512c:	adrp	x0, 405000 <ferror@plt+0xff0>
  405130:	add	x1, x0, #0x38
  405134:	ldr	x0, [sp, #24]
  405138:	bl	411f24 <ferror@plt+0xdf14>
  40513c:	ldp	x29, x30, [sp], #32
  405140:	ret
  405144:	stp	x29, x30, [sp, #-64]!
  405148:	mov	x29, sp
  40514c:	str	x0, [sp, #40]
  405150:	str	w1, [sp, #36]
  405154:	str	x2, [sp, #24]
  405158:	str	x3, [sp, #16]
  40515c:	ldr	x0, [sp, #40]
  405160:	ldr	x0, [x0]
  405164:	mov	x3, #0x0                   	// #0
  405168:	mov	x2, #0x0                   	// #0
  40516c:	mov	x1, x0
  405170:	ldr	x0, [sp, #24]
  405174:	bl	41016c <ferror@plt+0xc15c>
  405178:	cmp	w0, #0x0
  40517c:	b.eq	40519c <ferror@plt+0x118c>  // b.none
  405180:	ldr	x0, [sp, #40]
  405184:	ldr	x0, [x0]
  405188:	mov	x1, x0
  40518c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405190:	add	x0, x0, #0x190
  405194:	bl	40968c <ferror@plt+0x567c>
  405198:	b	40524c <ferror@plt+0x123c>
  40519c:	ldr	x0, [sp, #40]
  4051a0:	ldr	x1, [x0]
  4051a4:	ldr	x0, [sp, #40]
  4051a8:	ldr	x0, [x0]
  4051ac:	mov	x2, x0
  4051b0:	ldr	x0, [sp, #24]
  4051b4:	bl	410314 <ferror@plt+0xc304>
  4051b8:	ldr	w0, [sp, #36]
  4051bc:	cmp	w0, #0x0
  4051c0:	b.eq	4051d0 <ferror@plt+0x11c0>  // b.none
  4051c4:	ldr	x0, [sp, #40]
  4051c8:	ldr	x0, [x0, #72]
  4051cc:	b	4051d8 <ferror@plt+0x11c8>
  4051d0:	ldr	x0, [sp, #40]
  4051d4:	ldr	x0, [x0, #56]
  4051d8:	str	x0, [sp, #56]
  4051dc:	ldr	x0, [sp, #56]
  4051e0:	bl	411a00 <ferror@plt+0xd9f0>
  4051e4:	str	x0, [sp, #56]
  4051e8:	b	405224 <ferror@plt+0x1214>
  4051ec:	ldr	x0, [sp, #56]
  4051f0:	ldr	x0, [x0]
  4051f4:	ldr	x3, [sp, #16]
  4051f8:	ldr	x2, [sp, #24]
  4051fc:	ldr	w1, [sp, #36]
  405200:	bl	405144 <ferror@plt+0x1134>
  405204:	ldr	x0, [sp, #56]
  405208:	cmp	x0, #0x0
  40520c:	b.eq	40521c <ferror@plt+0x120c>  // b.none
  405210:	ldr	x0, [sp, #56]
  405214:	ldr	x0, [x0, #16]
  405218:	b	405220 <ferror@plt+0x1210>
  40521c:	mov	x0, #0x0                   	// #0
  405220:	str	x0, [sp, #56]
  405224:	ldr	x0, [sp, #56]
  405228:	cmp	x0, #0x0
  40522c:	b.ne	4051ec <ferror@plt+0x11dc>  // b.any
  405230:	ldr	x0, [sp, #16]
  405234:	ldr	x0, [x0]
  405238:	ldr	x1, [sp, #40]
  40523c:	bl	410fd0 <ferror@plt+0xcfc0>
  405240:	mov	x1, x0
  405244:	ldr	x0, [sp, #16]
  405248:	str	x1, [x0]
  40524c:	ldp	x29, x30, [sp], #64
  405250:	ret
  405254:	stp	x29, x30, [sp, #-80]!
  405258:	mov	x29, sp
  40525c:	str	x0, [sp, #24]
  405260:	strb	w1, [sp, #23]
  405264:	str	xzr, [sp, #72]
  405268:	str	xzr, [sp, #64]
  40526c:	b	40538c <ferror@plt+0x137c>
  405270:	ldr	x0, [sp, #24]
  405274:	ldr	x0, [x0]
  405278:	str	x0, [sp, #48]
  40527c:	ldrb	w0, [sp, #23]
  405280:	and	w0, w0, #0x7
  405284:	cmp	w0, #0x0
  405288:	b.eq	405298 <ferror@plt+0x1288>  // b.none
  40528c:	ldr	x0, [sp, #48]
  405290:	ldr	x0, [x0, #80]
  405294:	b	4052a0 <ferror@plt+0x1290>
  405298:	ldr	x0, [sp, #48]
  40529c:	ldr	x0, [x0, #88]
  4052a0:	str	x0, [sp, #56]
  4052a4:	b	405360 <ferror@plt+0x1350>
  4052a8:	ldr	x0, [sp, #56]
  4052ac:	ldr	x0, [x0]
  4052b0:	str	x0, [sp, #40]
  4052b4:	ldr	x0, [sp, #40]
  4052b8:	ldrb	w1, [x0]
  4052bc:	ldrb	w0, [sp, #23]
  4052c0:	and	w0, w1, w0
  4052c4:	and	w0, w0, #0xff
  4052c8:	cmp	w0, #0x0
  4052cc:	b.eq	405340 <ferror@plt+0x1330>  // b.none
  4052d0:	ldr	x0, [sp, #72]
  4052d4:	cmp	x0, #0x0
  4052d8:	b.ne	405300 <ferror@plt+0x12f0>  // b.any
  4052dc:	ldr	x0, [sp, #56]
  4052e0:	ldr	x0, [x0]
  4052e4:	mov	x1, x0
  4052e8:	mov	x0, #0x0                   	// #0
  4052ec:	bl	410fd0 <ferror@plt+0xcfc0>
  4052f0:	str	x0, [sp, #64]
  4052f4:	ldr	x0, [sp, #64]
  4052f8:	str	x0, [sp, #72]
  4052fc:	b	405340 <ferror@plt+0x1330>
  405300:	ldr	x0, [sp, #56]
  405304:	ldr	x0, [x0]
  405308:	mov	x1, x0
  40530c:	ldr	x0, [sp, #72]
  405310:	bl	410f54 <ferror@plt+0xcf44>
  405314:	cmp	x0, #0x0
  405318:	b.eq	405338 <ferror@plt+0x1328>  // b.none
  40531c:	ldr	x0, [sp, #56]
  405320:	ldr	x0, [x0]
  405324:	mov	x1, x0
  405328:	ldr	x0, [sp, #72]
  40532c:	bl	410f54 <ferror@plt+0xcf44>
  405330:	ldr	x0, [x0, #8]
  405334:	b	40533c <ferror@plt+0x132c>
  405338:	mov	x0, #0x0                   	// #0
  40533c:	str	x0, [sp, #72]
  405340:	ldr	x0, [sp, #56]
  405344:	cmp	x0, #0x0
  405348:	b.eq	405358 <ferror@plt+0x1348>  // b.none
  40534c:	ldr	x0, [sp, #56]
  405350:	ldr	x0, [x0, #8]
  405354:	b	40535c <ferror@plt+0x134c>
  405358:	mov	x0, #0x0                   	// #0
  40535c:	str	x0, [sp, #56]
  405360:	ldr	x0, [sp, #56]
  405364:	cmp	x0, #0x0
  405368:	b.ne	4052a8 <ferror@plt+0x1298>  // b.any
  40536c:	ldr	x0, [sp, #24]
  405370:	cmp	x0, #0x0
  405374:	b.eq	405384 <ferror@plt+0x1374>  // b.none
  405378:	ldr	x0, [sp, #24]
  40537c:	ldr	x0, [x0, #8]
  405380:	b	405388 <ferror@plt+0x1378>
  405384:	mov	x0, #0x0                   	// #0
  405388:	str	x0, [sp, #24]
  40538c:	ldr	x0, [sp, #24]
  405390:	cmp	x0, #0x0
  405394:	b.ne	405270 <ferror@plt+0x1260>  // b.any
  405398:	ldr	x0, [sp, #64]
  40539c:	ldp	x29, x30, [sp], #80
  4053a0:	ret
  4053a4:	stp	x29, x30, [sp, #-80]!
  4053a8:	mov	x29, sp
  4053ac:	str	x0, [sp, #40]
  4053b0:	strb	w1, [sp, #39]
  4053b4:	str	w2, [sp, #32]
  4053b8:	str	w3, [sp, #28]
  4053bc:	str	xzr, [sp, #48]
  4053c0:	adrp	x0, 410000 <ferror@plt+0xbff0>
  4053c4:	add	x1, x0, #0xd00
  4053c8:	adrp	x0, 410000 <ferror@plt+0xbff0>
  4053cc:	add	x0, x0, #0xd40
  4053d0:	bl	40f628 <ferror@plt+0xb618>
  4053d4:	str	x0, [sp, #64]
  4053d8:	ldr	x0, [sp, #40]
  4053dc:	bl	411a00 <ferror@plt+0xd9f0>
  4053e0:	str	x0, [sp, #72]
  4053e4:	b	405424 <ferror@plt+0x1414>
  4053e8:	ldr	x0, [sp, #72]
  4053ec:	ldr	x0, [x0]
  4053f0:	add	x1, sp, #0x30
  4053f4:	mov	x3, x1
  4053f8:	ldr	x2, [sp, #64]
  4053fc:	ldr	w1, [sp, #28]
  405400:	bl	405144 <ferror@plt+0x1134>
  405404:	ldr	x0, [sp, #72]
  405408:	cmp	x0, #0x0
  40540c:	b.eq	40541c <ferror@plt+0x140c>  // b.none
  405410:	ldr	x0, [sp, #72]
  405414:	ldr	x0, [x0, #16]
  405418:	b	405420 <ferror@plt+0x1410>
  40541c:	mov	x0, #0x0                   	// #0
  405420:	str	x0, [sp, #72]
  405424:	ldr	x0, [sp, #72]
  405428:	cmp	x0, #0x0
  40542c:	b.ne	4053e8 <ferror@plt+0x13d8>  // b.any
  405430:	ldr	x0, [sp, #64]
  405434:	bl	41007c <ferror@plt+0xc06c>
  405438:	ldr	x0, [sp, #48]
  40543c:	mov	x1, x0
  405440:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405444:	add	x0, x0, #0x1c0
  405448:	bl	4050a0 <ferror@plt+0x1090>
  40544c:	ldr	w0, [sp, #32]
  405450:	cmp	w0, #0x0
  405454:	b.eq	40548c <ferror@plt+0x147c>  // b.none
  405458:	ldr	x0, [sp, #48]
  40545c:	mov	x1, x0
  405460:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405464:	add	x0, x0, #0x1d0
  405468:	bl	4050a0 <ferror@plt+0x1090>
  40546c:	ldr	x0, [sp, #48]
  405470:	bl	405120 <ferror@plt+0x1110>
  405474:	str	x0, [sp, #48]
  405478:	ldr	x0, [sp, #48]
  40547c:	mov	x1, x0
  405480:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405484:	add	x0, x0, #0x1e0
  405488:	bl	4050a0 <ferror@plt+0x1090>
  40548c:	ldr	x0, [sp, #48]
  405490:	ldrb	w1, [sp, #39]
  405494:	bl	405254 <ferror@plt+0x1244>
  405498:	str	x0, [sp, #56]
  40549c:	ldr	x0, [sp, #48]
  4054a0:	bl	410ed4 <ferror@plt+0xcec4>
  4054a4:	ldr	x0, [sp, #56]
  4054a8:	ldp	x29, x30, [sp], #80
  4054ac:	ret
  4054b0:	stp	x29, x30, [sp, #-48]!
  4054b4:	mov	x29, sp
  4054b8:	str	x0, [sp, #24]
  4054bc:	str	x1, [sp, #16]
  4054c0:	mov	w2, #0x0                   	// #0
  4054c4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4054c8:	add	x1, x0, #0x1f0
  4054cc:	ldr	x0, [sp, #16]
  4054d0:	bl	42aaa4 <ferror@plt+0x26a94>
  4054d4:	str	x0, [sp, #32]
  4054d8:	str	wzr, [sp, #44]
  4054dc:	b	405514 <ferror@plt+0x1504>
  4054e0:	ldrsw	x0, [sp, #44]
  4054e4:	lsl	x0, x0, #3
  4054e8:	ldr	x1, [sp, #32]
  4054ec:	add	x0, x1, x0
  4054f0:	ldr	x0, [x0]
  4054f4:	bl	428d58 <ferror@plt+0x24d48>
  4054f8:	mov	x1, x0
  4054fc:	ldr	x0, [sp, #24]
  405500:	bl	410f54 <ferror@plt+0xcf44>
  405504:	str	x0, [sp, #24]
  405508:	ldr	w0, [sp, #44]
  40550c:	add	w0, w0, #0x1
  405510:	str	w0, [sp, #44]
  405514:	ldrsw	x0, [sp, #44]
  405518:	lsl	x0, x0, #3
  40551c:	ldr	x1, [sp, #32]
  405520:	add	x0, x1, x0
  405524:	ldr	x0, [x0]
  405528:	cmp	x0, #0x0
  40552c:	b.ne	4054e0 <ferror@plt+0x14d0>  // b.any
  405530:	ldr	x0, [sp, #32]
  405534:	bl	42af6c <ferror@plt+0x26f5c>
  405538:	ldr	x0, [sp, #24]
  40553c:	ldp	x29, x30, [sp], #48
  405540:	ret
  405544:	stp	x29, x30, [sp, #-256]!
  405548:	mov	x29, sp
  40554c:	stp	x19, x20, [sp, #16]
  405550:	str	x21, [sp, #32]
  405554:	str	x0, [sp, #56]
  405558:	str	xzr, [sp, #72]
  40555c:	str	xzr, [sp, #152]
  405560:	str	xzr, [sp, #248]
  405564:	str	xzr, [sp, #216]
  405568:	ldr	x0, [sp, #56]
  40556c:	ldr	x0, [x0]
  405570:	cmp	x0, #0x0
  405574:	b.ne	4055a4 <ferror@plt+0x1594>  // b.any
  405578:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40557c:	add	x0, x0, #0x938
  405580:	ldr	x0, [x0]
  405584:	mov	x3, x0
  405588:	mov	x2, #0x49                  	// #73
  40558c:	mov	x1, #0x1                   	// #1
  405590:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405594:	add	x0, x0, #0x228
  405598:	bl	403ce0 <fwrite@plt>
  40559c:	mov	w0, #0x1                   	// #1
  4055a0:	bl	403560 <exit@plt>
  4055a4:	ldr	x0, [sp, #56]
  4055a8:	ldr	x0, [x0, #8]
  4055ac:	cmp	x0, #0x0
  4055b0:	b.ne	4055d4 <ferror@plt+0x15c4>  // b.any
  4055b4:	ldr	x0, [sp, #56]
  4055b8:	ldr	x0, [x0]
  4055bc:	mov	x1, x0
  4055c0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4055c4:	add	x0, x0, #0x278
  4055c8:	bl	4097c8 <ferror@plt+0x57b8>
  4055cc:	mov	w0, #0x1                   	// #1
  4055d0:	bl	403560 <exit@plt>
  4055d4:	ldr	x0, [sp, #56]
  4055d8:	ldr	x0, [x0, #16]
  4055dc:	cmp	x0, #0x0
  4055e0:	b.ne	405604 <ferror@plt+0x15f4>  // b.any
  4055e4:	ldr	x0, [sp, #56]
  4055e8:	ldr	x0, [x0]
  4055ec:	mov	x1, x0
  4055f0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4055f4:	add	x0, x0, #0x2a0
  4055f8:	bl	4097c8 <ferror@plt+0x57b8>
  4055fc:	mov	w0, #0x1                   	// #1
  405600:	bl	403560 <exit@plt>
  405604:	ldr	x0, [sp, #56]
  405608:	ldr	x0, [x0, #24]
  40560c:	cmp	x0, #0x0
  405610:	b.ne	405634 <ferror@plt+0x1624>  // b.any
  405614:	ldr	x0, [sp, #56]
  405618:	ldr	x0, [x0]
  40561c:	mov	x1, x0
  405620:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405624:	add	x0, x0, #0x2c8
  405628:	bl	4097c8 <ferror@plt+0x57b8>
  40562c:	mov	w0, #0x1                   	// #1
  405630:	bl	403560 <exit@plt>
  405634:	ldr	x0, [sp, #56]
  405638:	ldr	x0, [x0, #72]
  40563c:	str	x0, [sp, #240]
  405640:	b	40576c <ferror@plt+0x175c>
  405644:	ldr	x0, [sp, #240]
  405648:	ldr	x0, [x0]
  40564c:	str	x0, [sp, #80]
  405650:	str	xzr, [sp, #184]
  405654:	ldr	x0, [sp, #56]
  405658:	ldr	x0, [x0, #104]
  40565c:	cmp	x0, #0x0
  405660:	b.eq	405684 <ferror@plt+0x1674>  // b.none
  405664:	ldr	x0, [sp, #56]
  405668:	ldr	x2, [x0, #104]
  40566c:	ldr	x0, [sp, #80]
  405670:	ldr	x0, [x0]
  405674:	mov	x1, x0
  405678:	mov	x0, x2
  40567c:	bl	4100cc <ferror@plt+0xc0bc>
  405680:	str	x0, [sp, #184]
  405684:	ldr	x0, [sp, #184]
  405688:	cmp	x0, #0x0
  40568c:	b.eq	40574c <ferror@plt+0x173c>  // b.none
  405690:	ldr	x0, [sp, #184]
  405694:	ldr	w3, [x0, #8]
  405698:	ldr	x0, [sp, #80]
  40569c:	ldr	x1, [x0, #16]
  4056a0:	ldr	x0, [sp, #184]
  4056a4:	ldr	x0, [x0, #16]
  4056a8:	mov	x2, x0
  4056ac:	mov	w0, w3
  4056b0:	bl	406394 <ferror@plt+0x2384>
  4056b4:	cmp	w0, #0x0
  4056b8:	b.ne	40574c <ferror@plt+0x173c>  // b.any
  4056bc:	ldr	x0, [sp, #56]
  4056c0:	ldr	x19, [x0]
  4056c4:	ldr	x0, [sp, #80]
  4056c8:	ldr	x20, [x0]
  4056cc:	ldr	x0, [sp, #184]
  4056d0:	ldr	w0, [x0, #8]
  4056d4:	bl	406510 <ferror@plt+0x2500>
  4056d8:	mov	x3, x0
  4056dc:	ldr	x0, [sp, #184]
  4056e0:	ldr	x1, [x0, #16]
  4056e4:	ldr	x0, [sp, #80]
  4056e8:	ldr	x2, [x0]
  4056ec:	ldr	x0, [sp, #80]
  4056f0:	ldr	x0, [x0, #16]
  4056f4:	mov	x6, x0
  4056f8:	mov	x5, x2
  4056fc:	mov	x4, x1
  405700:	mov	x2, x20
  405704:	mov	x1, x19
  405708:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40570c:	add	x0, x0, #0x2f0
  405710:	bl	4097c8 <ferror@plt+0x57b8>
  405714:	ldr	x0, [sp, #80]
  405718:	ldr	x0, [x0, #32]
  40571c:	cmp	x0, #0x0
  405720:	b.eq	405744 <ferror@plt+0x1734>  // b.none
  405724:	ldr	x0, [sp, #80]
  405728:	ldr	x1, [x0, #8]
  40572c:	ldr	x0, [sp, #80]
  405730:	ldr	x0, [x0, #32]
  405734:	mov	x2, x0
  405738:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40573c:	add	x0, x0, #0x330
  405740:	bl	4097c8 <ferror@plt+0x57b8>
  405744:	mov	w0, #0x1                   	// #1
  405748:	bl	403560 <exit@plt>
  40574c:	ldr	x0, [sp, #240]
  405750:	cmp	x0, #0x0
  405754:	b.eq	405764 <ferror@plt+0x1754>  // b.none
  405758:	ldr	x0, [sp, #240]
  40575c:	ldr	x0, [x0, #8]
  405760:	b	405768 <ferror@plt+0x1758>
  405764:	mov	x0, #0x0                   	// #0
  405768:	str	x0, [sp, #240]
  40576c:	ldr	x0, [sp, #240]
  405770:	cmp	x0, #0x0
  405774:	b.ne	405644 <ferror@plt+0x1634>  // b.any
  405778:	adrp	x0, 410000 <ferror@plt+0xbff0>
  40577c:	add	x1, x0, #0xd00
  405780:	adrp	x0, 410000 <ferror@plt+0xbff0>
  405784:	add	x0, x0, #0xd40
  405788:	bl	40f628 <ferror@plt+0xb618>
  40578c:	str	x0, [sp, #144]
  405790:	add	x0, sp, #0x48
  405794:	mov	x3, x0
  405798:	ldr	x2, [sp, #144]
  40579c:	mov	w1, #0x1                   	// #1
  4057a0:	ldr	x0, [sp, #56]
  4057a4:	bl	405144 <ferror@plt+0x1134>
  4057a8:	ldr	x0, [sp, #144]
  4057ac:	bl	41007c <ferror@plt+0xc06c>
  4057b0:	ldr	x0, [sp, #56]
  4057b4:	ldr	x0, [x0, #112]
  4057b8:	str	x0, [sp, #152]
  4057bc:	ldr	x0, [sp, #72]
  4057c0:	str	x0, [sp, #232]
  4057c4:	b	40591c <ferror@plt+0x190c>
  4057c8:	ldr	x0, [sp, #232]
  4057cc:	ldr	x0, [x0]
  4057d0:	str	x0, [sp, #96]
  4057d4:	ldr	x0, [sp, #152]
  4057d8:	str	x0, [sp, #224]
  4057dc:	b	4058f0 <ferror@plt+0x18e0>
  4057e0:	ldr	x0, [sp, #224]
  4057e4:	ldr	x0, [x0]
  4057e8:	str	x0, [sp, #88]
  4057ec:	ldr	x0, [sp, #88]
  4057f0:	ldr	x2, [x0]
  4057f4:	ldr	x0, [sp, #96]
  4057f8:	ldr	x0, [x0]
  4057fc:	mov	x1, x0
  405800:	mov	x0, x2
  405804:	bl	403b30 <strcmp@plt>
  405808:	cmp	w0, #0x0
  40580c:	b.ne	4058d0 <ferror@plt+0x18c0>  // b.any
  405810:	ldr	x0, [sp, #88]
  405814:	ldr	w3, [x0, #8]
  405818:	ldr	x0, [sp, #96]
  40581c:	ldr	x1, [x0, #16]
  405820:	ldr	x0, [sp, #88]
  405824:	ldr	x0, [x0, #16]
  405828:	mov	x2, x0
  40582c:	mov	w0, w3
  405830:	bl	406394 <ferror@plt+0x2384>
  405834:	cmp	w0, #0x0
  405838:	b.eq	4058d0 <ferror@plt+0x18c0>  // b.none
  40583c:	ldr	x0, [sp, #96]
  405840:	ldr	x19, [x0, #16]
  405844:	ldr	x0, [sp, #96]
  405848:	ldr	x20, [x0]
  40584c:	ldr	x0, [sp, #88]
  405850:	ldr	x21, [x0]
  405854:	ldr	x0, [sp, #88]
  405858:	ldr	w0, [x0, #8]
  40585c:	bl	406510 <ferror@plt+0x2500>
  405860:	mov	x3, x0
  405864:	ldr	x0, [sp, #88]
  405868:	ldr	x0, [x0, #16]
  40586c:	cmp	x0, #0x0
  405870:	b.eq	405880 <ferror@plt+0x1870>  // b.none
  405874:	ldr	x0, [sp, #88]
  405878:	ldr	x0, [x0, #16]
  40587c:	b	405888 <ferror@plt+0x1878>
  405880:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405884:	add	x0, x0, #0x358
  405888:	ldr	x1, [sp, #88]
  40588c:	ldr	x1, [x1, #24]
  405890:	ldr	x2, [x1]
  405894:	ldr	x1, [sp, #88]
  405898:	ldr	x1, [x1, #24]
  40589c:	ldr	x1, [x1, #16]
  4058a0:	mov	x7, x1
  4058a4:	mov	x6, x2
  4058a8:	mov	x5, x0
  4058ac:	mov	x4, x3
  4058b0:	mov	x3, x21
  4058b4:	mov	x2, x20
  4058b8:	mov	x1, x19
  4058bc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4058c0:	add	x0, x0, #0x360
  4058c4:	bl	4097c8 <ferror@plt+0x57b8>
  4058c8:	mov	w0, #0x1                   	// #1
  4058cc:	bl	403560 <exit@plt>
  4058d0:	ldr	x0, [sp, #224]
  4058d4:	cmp	x0, #0x0
  4058d8:	b.eq	4058e8 <ferror@plt+0x18d8>  // b.none
  4058dc:	ldr	x0, [sp, #224]
  4058e0:	ldr	x0, [x0, #8]
  4058e4:	b	4058ec <ferror@plt+0x18dc>
  4058e8:	mov	x0, #0x0                   	// #0
  4058ec:	str	x0, [sp, #224]
  4058f0:	ldr	x0, [sp, #224]
  4058f4:	cmp	x0, #0x0
  4058f8:	b.ne	4057e0 <ferror@plt+0x17d0>  // b.any
  4058fc:	ldr	x0, [sp, #232]
  405900:	cmp	x0, #0x0
  405904:	b.eq	405914 <ferror@plt+0x1904>  // b.none
  405908:	ldr	x0, [sp, #232]
  40590c:	ldr	x0, [x0, #8]
  405910:	b	405918 <ferror@plt+0x1908>
  405914:	mov	x0, #0x0                   	// #0
  405918:	str	x0, [sp, #232]
  40591c:	ldr	x0, [sp, #232]
  405920:	cmp	x0, #0x0
  405924:	b.ne	4057c8 <ferror@plt+0x17b8>  // b.any
  405928:	ldr	x0, [sp, #72]
  40592c:	bl	410ed4 <ferror@plt+0xcec4>
  405930:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405934:	add	x0, x0, #0x3a8
  405938:	bl	40b8cc <ferror@plt+0x78bc>
  40593c:	str	x0, [sp, #200]
  405940:	ldr	x0, [sp, #200]
  405944:	cmp	x0, #0x0
  405948:	b.ne	405958 <ferror@plt+0x1948>  // b.any
  40594c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405950:	add	x0, x0, #0x3c8
  405954:	str	x0, [sp, #200]
  405958:	ldr	x1, [sp, #200]
  40595c:	ldr	x0, [sp, #248]
  405960:	bl	4054b0 <ferror@plt+0x14a0>
  405964:	str	x0, [sp, #248]
  405968:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40596c:	add	x0, x0, #0x5c8
  405970:	str	x0, [sp, #136]
  405974:	ldr	x0, [sp, #136]
  405978:	str	x0, [sp, #192]
  40597c:	b	4059b8 <ferror@plt+0x19a8>
  405980:	ldr	x0, [sp, #192]
  405984:	ldr	x0, [x0]
  405988:	bl	40b8cc <ferror@plt+0x78bc>
  40598c:	str	x0, [sp, #200]
  405990:	ldr	x0, [sp, #200]
  405994:	cmp	x0, #0x0
  405998:	b.eq	4059ac <ferror@plt+0x199c>  // b.none
  40599c:	ldr	x1, [sp, #200]
  4059a0:	ldr	x0, [sp, #248]
  4059a4:	bl	4054b0 <ferror@plt+0x14a0>
  4059a8:	str	x0, [sp, #248]
  4059ac:	ldr	x0, [sp, #192]
  4059b0:	add	x0, x0, #0x8
  4059b4:	str	x0, [sp, #192]
  4059b8:	ldr	x0, [sp, #192]
  4059bc:	ldr	x0, [x0]
  4059c0:	cmp	x0, #0x0
  4059c4:	b.ne	405980 <ferror@plt+0x1970>  // b.any
  4059c8:	str	wzr, [sp, #212]
  4059cc:	ldr	x0, [sp, #56]
  4059d0:	ldr	x0, [x0, #88]
  4059d4:	str	x0, [sp, #240]
  4059d8:	b	405b5c <ferror@plt+0x1b4c>
  4059dc:	str	wzr, [sp, #180]
  4059e0:	ldr	x0, [sp, #240]
  4059e4:	ldr	x0, [x0]
  4059e8:	str	x0, [sp, #104]
  4059ec:	ldr	x0, [sp, #104]
  4059f0:	ldrb	w0, [x0]
  4059f4:	and	w0, w0, #0x8
  4059f8:	cmp	w0, #0x0
  4059fc:	b.eq	405b38 <ferror@plt+0x1b28>  // b.none
  405a00:	ldr	x0, [sp, #104]
  405a04:	ldr	x3, [x0, #8]
  405a08:	mov	x2, #0x2                   	// #2
  405a0c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405a10:	add	x1, x0, #0x140
  405a14:	mov	x0, x3
  405a18:	bl	403890 <strncmp@plt>
  405a1c:	cmp	w0, #0x0
  405a20:	b.ne	405a30 <ferror@plt+0x1a20>  // b.any
  405a24:	mov	w0, #0x2                   	// #2
  405a28:	str	w0, [sp, #180]
  405a2c:	b	405a5c <ferror@plt+0x1a4c>
  405a30:	ldr	x0, [sp, #104]
  405a34:	ldr	x3, [x0, #8]
  405a38:	mov	x2, #0x3                   	// #3
  405a3c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405a40:	add	x1, x0, #0x3d8
  405a44:	mov	x0, x3
  405a48:	bl	403890 <strncmp@plt>
  405a4c:	cmp	w0, #0x0
  405a50:	b.ne	405b3c <ferror@plt+0x1b2c>  // b.any
  405a54:	mov	w0, #0x3                   	// #3
  405a58:	str	w0, [sp, #180]
  405a5c:	ldr	w0, [sp, #180]
  405a60:	cmp	w0, #0x0
  405a64:	b.ne	405a78 <ferror@plt+0x1a68>  // b.any
  405a68:	ldr	x0, [sp, #240]
  405a6c:	ldr	x0, [x0, #8]
  405a70:	str	x0, [sp, #240]
  405a74:	b	405b3c <ferror@plt+0x1b2c>
  405a78:	ldr	x0, [sp, #248]
  405a7c:	str	x0, [sp, #216]
  405a80:	b	405b28 <ferror@plt+0x1b18>
  405a84:	ldr	x0, [sp, #216]
  405a88:	ldr	x2, [x0]
  405a8c:	ldr	x0, [sp, #104]
  405a90:	ldr	x1, [x0, #8]
  405a94:	ldrsw	x0, [sp, #180]
  405a98:	add	x0, x1, x0
  405a9c:	mov	x1, x0
  405aa0:	mov	x0, x2
  405aa4:	bl	403b30 <strcmp@plt>
  405aa8:	cmp	w0, #0x0
  405aac:	b.ne	405b1c <ferror@plt+0x1b0c>  // b.any
  405ab0:	ldr	x0, [sp, #56]
  405ab4:	ldr	x1, [x0]
  405ab8:	ldr	x0, [sp, #104]
  405abc:	ldr	x0, [x0, #8]
  405ac0:	mov	x2, x0
  405ac4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405ac8:	add	x0, x0, #0x3e0
  405acc:	bl	40968c <ferror@plt+0x567c>
  405ad0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405ad4:	add	x0, x0, #0x400
  405ad8:	bl	40b8cc <ferror@plt+0x78bc>
  405adc:	cmp	x0, #0x0
  405ae0:	b.ne	405b1c <ferror@plt+0x1b0c>  // b.any
  405ae4:	ldr	x0, [sp, #104]
  405ae8:	ldr	x1, [x0, #8]
  405aec:	ldr	x0, [sp, #56]
  405af0:	ldr	x0, [x0]
  405af4:	mov	x2, x0
  405af8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405afc:	add	x0, x0, #0x420
  405b00:	bl	40968c <ferror@plt+0x567c>
  405b04:	ldr	w0, [sp, #212]
  405b08:	add	w0, w0, #0x1
  405b0c:	str	w0, [sp, #212]
  405b10:	ldr	x0, [sp, #240]
  405b14:	str	xzr, [x0]
  405b18:	b	405b3c <ferror@plt+0x1b2c>
  405b1c:	ldr	x0, [sp, #216]
  405b20:	ldr	x0, [x0, #8]
  405b24:	str	x0, [sp, #216]
  405b28:	ldr	x0, [sp, #216]
  405b2c:	cmp	x0, #0x0
  405b30:	b.ne	405a84 <ferror@plt+0x1a74>  // b.any
  405b34:	b	405b3c <ferror@plt+0x1b2c>
  405b38:	nop
  405b3c:	ldr	x0, [sp, #240]
  405b40:	cmp	x0, #0x0
  405b44:	b.eq	405b54 <ferror@plt+0x1b44>  // b.none
  405b48:	ldr	x0, [sp, #240]
  405b4c:	ldr	x0, [x0, #8]
  405b50:	b	405b58 <ferror@plt+0x1b48>
  405b54:	mov	x0, #0x0                   	// #0
  405b58:	str	x0, [sp, #240]
  405b5c:	ldr	x0, [sp, #240]
  405b60:	cmp	x0, #0x0
  405b64:	b.ne	4059dc <ferror@plt+0x19cc>  // b.any
  405b68:	b	405b94 <ferror@plt+0x1b84>
  405b6c:	ldr	x0, [sp, #56]
  405b70:	ldr	x0, [x0, #88]
  405b74:	mov	x1, #0x0                   	// #0
  405b78:	bl	41143c <ferror@plt+0xd42c>
  405b7c:	mov	x1, x0
  405b80:	ldr	x0, [sp, #56]
  405b84:	str	x1, [x0, #88]
  405b88:	ldr	w0, [sp, #212]
  405b8c:	sub	w0, w0, #0x1
  405b90:	str	w0, [sp, #212]
  405b94:	ldr	w0, [sp, #212]
  405b98:	cmp	w0, #0x0
  405b9c:	b.ne	405b6c <ferror@plt+0x1b5c>  // b.any
  405ba0:	mov	x2, #0x0                   	// #0
  405ba4:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  405ba8:	add	x1, x0, #0x5e0
  405bac:	ldr	x0, [sp, #248]
  405bb0:	bl	411ac0 <ferror@plt+0xdab0>
  405bb4:	ldr	x0, [sp, #248]
  405bb8:	bl	410ed4 <ferror@plt+0xcec4>
  405bbc:	str	xzr, [sp, #248]
  405bc0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405bc4:	add	x0, x0, #0x440
  405bc8:	bl	40b8cc <ferror@plt+0x78bc>
  405bcc:	str	x0, [sp, #200]
  405bd0:	ldr	x0, [sp, #200]
  405bd4:	cmp	x0, #0x0
  405bd8:	b.ne	405be8 <ferror@plt+0x1bd8>  // b.any
  405bdc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405be0:	add	x0, x0, #0x460
  405be4:	str	x0, [sp, #200]
  405be8:	ldr	x1, [sp, #200]
  405bec:	ldr	x0, [sp, #248]
  405bf0:	bl	4054b0 <ferror@plt+0x14a0>
  405bf4:	str	x0, [sp, #248]
  405bf8:	str	wzr, [sp, #212]
  405bfc:	ldr	x0, [sp, #56]
  405c00:	ldr	x0, [x0, #80]
  405c04:	str	x0, [sp, #240]
  405c08:	b	405d80 <ferror@plt+0x1d70>
  405c0c:	ldr	x0, [sp, #248]
  405c10:	str	x0, [sp, #168]
  405c14:	ldr	x0, [sp, #240]
  405c18:	ldr	x0, [x0]
  405c1c:	str	x0, [sp, #128]
  405c20:	ldr	x0, [sp, #128]
  405c24:	ldrb	w0, [x0]
  405c28:	and	w0, w0, #0x2
  405c2c:	cmp	w0, #0x0
  405c30:	b.eq	405d5c <ferror@plt+0x1d4c>  // b.none
  405c34:	b	405d4c <ferror@plt+0x1d3c>
  405c38:	str	wzr, [sp, #164]
  405c3c:	ldr	x0, [sp, #128]
  405c40:	ldr	x0, [x0, #8]
  405c44:	str	x0, [sp, #120]
  405c48:	ldr	x0, [sp, #168]
  405c4c:	ldr	x0, [x0]
  405c50:	str	x0, [sp, #112]
  405c54:	mov	x2, #0x3                   	// #3
  405c58:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405c5c:	add	x1, x0, #0x470
  405c60:	ldr	x0, [sp, #120]
  405c64:	bl	403890 <strncmp@plt>
  405c68:	cmp	w0, #0x0
  405c6c:	b.ne	405c94 <ferror@plt+0x1c84>  // b.any
  405c70:	ldr	x0, [sp, #120]
  405c74:	add	x0, x0, #0x3
  405c78:	ldr	x1, [sp, #112]
  405c7c:	bl	403b30 <strcmp@plt>
  405c80:	cmp	w0, #0x0
  405c84:	b.ne	405c94 <ferror@plt+0x1c84>  // b.any
  405c88:	mov	w0, #0x1                   	// #1
  405c8c:	str	w0, [sp, #164]
  405c90:	b	405cd0 <ferror@plt+0x1cc0>
  405c94:	mov	x2, #0x2                   	// #2
  405c98:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405c9c:	add	x1, x0, #0x478
  405ca0:	ldr	x0, [sp, #120]
  405ca4:	bl	403890 <strncmp@plt>
  405ca8:	cmp	w0, #0x0
  405cac:	b.ne	405cd0 <ferror@plt+0x1cc0>  // b.any
  405cb0:	ldr	x0, [sp, #120]
  405cb4:	add	x0, x0, #0x2
  405cb8:	ldr	x1, [sp, #112]
  405cbc:	bl	403b30 <strcmp@plt>
  405cc0:	cmp	w0, #0x0
  405cc4:	b.ne	405cd0 <ferror@plt+0x1cc0>  // b.any
  405cc8:	mov	w0, #0x1                   	// #1
  405ccc:	str	w0, [sp, #164]
  405cd0:	ldr	w0, [sp, #164]
  405cd4:	cmp	w0, #0x0
  405cd8:	b.eq	405d40 <ferror@plt+0x1d30>  // b.none
  405cdc:	ldr	x0, [sp, #56]
  405ce0:	ldr	x0, [x0]
  405ce4:	ldr	x2, [sp, #112]
  405ce8:	mov	x1, x0
  405cec:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405cf0:	add	x0, x0, #0x480
  405cf4:	bl	40968c <ferror@plt+0x567c>
  405cf8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405cfc:	add	x0, x0, #0x4a0
  405d00:	bl	40b8cc <ferror@plt+0x78bc>
  405d04:	cmp	x0, #0x0
  405d08:	b.ne	405d40 <ferror@plt+0x1d30>  // b.any
  405d0c:	ldr	x0, [sp, #240]
  405d10:	str	xzr, [x0]
  405d14:	ldr	w0, [sp, #212]
  405d18:	add	w0, w0, #0x1
  405d1c:	str	w0, [sp, #212]
  405d20:	ldr	x0, [sp, #56]
  405d24:	ldr	x0, [x0]
  405d28:	mov	x2, x0
  405d2c:	ldr	x1, [sp, #112]
  405d30:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405d34:	add	x0, x0, #0x4c0
  405d38:	bl	40968c <ferror@plt+0x567c>
  405d3c:	b	405d60 <ferror@plt+0x1d50>
  405d40:	ldr	x0, [sp, #168]
  405d44:	ldr	x0, [x0, #8]
  405d48:	str	x0, [sp, #168]
  405d4c:	ldr	x0, [sp, #168]
  405d50:	cmp	x0, #0x0
  405d54:	b.ne	405c38 <ferror@plt+0x1c28>  // b.any
  405d58:	b	405d60 <ferror@plt+0x1d50>
  405d5c:	nop
  405d60:	ldr	x0, [sp, #240]
  405d64:	cmp	x0, #0x0
  405d68:	b.eq	405d78 <ferror@plt+0x1d68>  // b.none
  405d6c:	ldr	x0, [sp, #240]
  405d70:	ldr	x0, [x0, #8]
  405d74:	b	405d7c <ferror@plt+0x1d6c>
  405d78:	mov	x0, #0x0                   	// #0
  405d7c:	str	x0, [sp, #240]
  405d80:	ldr	x0, [sp, #240]
  405d84:	cmp	x0, #0x0
  405d88:	b.ne	405c0c <ferror@plt+0x1bfc>  // b.any
  405d8c:	ldr	x0, [sp, #248]
  405d90:	bl	410ed4 <ferror@plt+0xcec4>
  405d94:	b	405dc0 <ferror@plt+0x1db0>
  405d98:	ldr	x0, [sp, #56]
  405d9c:	ldr	x0, [x0, #80]
  405da0:	mov	x1, #0x0                   	// #0
  405da4:	bl	41143c <ferror@plt+0xd42c>
  405da8:	mov	x1, x0
  405dac:	ldr	x0, [sp, #56]
  405db0:	str	x1, [x0, #80]
  405db4:	ldr	w0, [sp, #212]
  405db8:	sub	w0, w0, #0x1
  405dbc:	str	w0, [sp, #212]
  405dc0:	ldr	w0, [sp, #212]
  405dc4:	cmp	w0, #0x0
  405dc8:	b.ne	405d98 <ferror@plt+0x1d88>  // b.any
  405dcc:	nop
  405dd0:	nop
  405dd4:	ldp	x19, x20, [sp, #16]
  405dd8:	ldr	x21, [sp, #32]
  405ddc:	ldp	x29, x30, [sp], #256
  405de0:	ret
  405de4:	stp	x29, x30, [sp, #-64]!
  405de8:	mov	x29, sp
  405dec:	str	x0, [sp, #40]
  405df0:	strb	w1, [sp, #39]
  405df4:	str	w2, [sp, #32]
  405df8:	str	w3, [sp, #28]
  405dfc:	ldr	w3, [sp, #28]
  405e00:	ldr	w2, [sp, #32]
  405e04:	ldrb	w1, [sp, #39]
  405e08:	ldr	x0, [sp, #40]
  405e0c:	bl	4053a4 <ferror@plt+0x1394>
  405e10:	str	x0, [sp, #56]
  405e14:	ldr	x0, [sp, #56]
  405e18:	bl	404d24 <ferror@plt+0xd14>
  405e1c:	str	x0, [sp, #56]
  405e20:	ldr	x0, [sp, #56]
  405e24:	bl	404e34 <ferror@plt+0xe24>
  405e28:	str	x0, [sp, #48]
  405e2c:	ldr	x0, [sp, #56]
  405e30:	bl	410ed4 <ferror@plt+0xcec4>
  405e34:	ldr	x0, [sp, #48]
  405e38:	ldp	x29, x30, [sp], #64
  405e3c:	ret
  405e40:	stp	x29, x30, [sp, #-48]!
  405e44:	mov	x29, sp
  405e48:	str	x0, [sp, #24]
  405e4c:	strb	w1, [sp, #23]
  405e50:	mov	x0, #0x0                   	// #0
  405e54:	bl	42be58 <ferror@plt+0x27e48>
  405e58:	str	x0, [sp, #40]
  405e5c:	ldrb	w0, [sp, #23]
  405e60:	and	w0, w0, #0x10
  405e64:	cmp	w0, #0x0
  405e68:	b.eq	405ea8 <ferror@plt+0x1e98>  // b.none
  405e6c:	mov	w3, #0x1                   	// #1
  405e70:	mov	w2, #0x0                   	// #0
  405e74:	mov	w1, #0x10                  	// #16
  405e78:	ldr	x0, [sp, #24]
  405e7c:	bl	405de4 <ferror@plt+0x1dd4>
  405e80:	str	x0, [sp, #32]
  405e84:	ldr	x1, [sp, #32]
  405e88:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405e8c:	add	x0, x0, #0x4e8
  405e90:	bl	40968c <ferror@plt+0x567c>
  405e94:	ldr	x1, [sp, #32]
  405e98:	ldr	x0, [sp, #40]
  405e9c:	bl	42c930 <ferror@plt+0x28920>
  405ea0:	ldr	x0, [sp, #32]
  405ea4:	bl	4185e0 <ferror@plt+0x145d0>
  405ea8:	ldrb	w0, [sp, #23]
  405eac:	and	w0, w0, #0x8
  405eb0:	cmp	w0, #0x0
  405eb4:	b.eq	405ef4 <ferror@plt+0x1ee4>  // b.none
  405eb8:	mov	w3, #0x1                   	// #1
  405ebc:	mov	w2, #0x1                   	// #1
  405ec0:	mov	w1, #0x8                   	// #8
  405ec4:	ldr	x0, [sp, #24]
  405ec8:	bl	405de4 <ferror@plt+0x1dd4>
  405ecc:	str	x0, [sp, #32]
  405ed0:	ldr	x1, [sp, #32]
  405ed4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405ed8:	add	x0, x0, #0x510
  405edc:	bl	40968c <ferror@plt+0x567c>
  405ee0:	ldr	x1, [sp, #32]
  405ee4:	ldr	x0, [sp, #40]
  405ee8:	bl	42c930 <ferror@plt+0x28920>
  405eec:	ldr	x0, [sp, #32]
  405ef0:	bl	4185e0 <ferror@plt+0x145d0>
  405ef4:	ldrb	w0, [sp, #23]
  405ef8:	and	w0, w0, #0x2
  405efc:	cmp	w0, #0x0
  405f00:	b.eq	405f58 <ferror@plt+0x1f48>  // b.none
  405f04:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  405f08:	add	x0, x0, #0x5c4
  405f0c:	ldr	w0, [x0]
  405f10:	cmp	w0, #0x0
  405f14:	cset	w0, eq  // eq = none
  405f18:	and	w0, w0, #0xff
  405f1c:	mov	w3, w0
  405f20:	mov	w2, #0x1                   	// #1
  405f24:	mov	w1, #0x2                   	// #2
  405f28:	ldr	x0, [sp, #24]
  405f2c:	bl	405de4 <ferror@plt+0x1dd4>
  405f30:	str	x0, [sp, #32]
  405f34:	ldr	x1, [sp, #32]
  405f38:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405f3c:	add	x0, x0, #0x530
  405f40:	bl	40968c <ferror@plt+0x567c>
  405f44:	ldr	x1, [sp, #32]
  405f48:	ldr	x0, [sp, #40]
  405f4c:	bl	42c930 <ferror@plt+0x28920>
  405f50:	ldr	x0, [sp, #32]
  405f54:	bl	4185e0 <ferror@plt+0x145d0>
  405f58:	ldrb	w1, [sp, #23]
  405f5c:	mov	w0, #0x5                   	// #5
  405f60:	and	w0, w1, w0
  405f64:	cmp	w0, #0x0
  405f68:	b.eq	405fcc <ferror@plt+0x1fbc>  // b.none
  405f6c:	ldrb	w1, [sp, #23]
  405f70:	mov	w0, #0x5                   	// #5
  405f74:	and	w0, w1, w0
  405f78:	and	w1, w0, #0xff
  405f7c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  405f80:	add	x0, x0, #0x5c4
  405f84:	ldr	w0, [x0]
  405f88:	cmp	w0, #0x0
  405f8c:	cset	w0, eq  // eq = none
  405f90:	and	w0, w0, #0xff
  405f94:	mov	w3, w0
  405f98:	mov	w2, #0x0                   	// #0
  405f9c:	ldr	x0, [sp, #24]
  405fa0:	bl	405de4 <ferror@plt+0x1dd4>
  405fa4:	str	x0, [sp, #32]
  405fa8:	ldr	x1, [sp, #32]
  405fac:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  405fb0:	add	x0, x0, #0x550
  405fb4:	bl	40968c <ferror@plt+0x567c>
  405fb8:	ldr	x1, [sp, #32]
  405fbc:	ldr	x0, [sp, #40]
  405fc0:	bl	42c930 <ferror@plt+0x28920>
  405fc4:	ldr	x0, [sp, #32]
  405fc8:	bl	4185e0 <ferror@plt+0x145d0>
  405fcc:	ldr	x0, [sp, #40]
  405fd0:	ldr	x0, [x0, #8]
  405fd4:	cmp	x0, #0x0
  405fd8:	b.eq	406018 <ferror@plt+0x2008>  // b.none
  405fdc:	ldr	x0, [sp, #40]
  405fe0:	ldr	x1, [x0]
  405fe4:	ldr	x0, [sp, #40]
  405fe8:	ldr	x0, [x0, #8]
  405fec:	sub	x0, x0, #0x1
  405ff0:	add	x0, x1, x0
  405ff4:	ldrb	w0, [x0]
  405ff8:	cmp	w0, #0x20
  405ffc:	b.ne	406018 <ferror@plt+0x2008>  // b.any
  406000:	ldr	x0, [sp, #40]
  406004:	ldr	x0, [x0, #8]
  406008:	sub	x0, x0, #0x1
  40600c:	mov	x1, x0
  406010:	ldr	x0, [sp, #40]
  406014:	bl	42c1f4 <ferror@plt+0x281e4>
  406018:	ldr	x0, [sp, #40]
  40601c:	ldr	x0, [x0]
  406020:	mov	x1, x0
  406024:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406028:	add	x0, x0, #0x578
  40602c:	bl	40968c <ferror@plt+0x567c>
  406030:	mov	w1, #0x0                   	// #0
  406034:	ldr	x0, [sp, #40]
  406038:	bl	42bf2c <ferror@plt+0x27f1c>
  40603c:	ldp	x29, x30, [sp], #48
  406040:	ret
  406044:	stp	x29, x30, [sp, #-48]!
  406048:	mov	x29, sp
  40604c:	stp	x19, x20, [sp, #16]
  406050:	str	x0, [sp, #40]
  406054:	str	x1, [sp, #32]
  406058:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40605c:	add	x0, x0, #0x968
  406060:	ldr	x0, [x0]
  406064:	cmp	x0, #0x0
  406068:	b.ne	406090 <ferror@plt+0x2080>  // b.any
  40606c:	adrp	x0, 410000 <ferror@plt+0xbff0>
  406070:	add	x1, x0, #0xd00
  406074:	adrp	x0, 410000 <ferror@plt+0xbff0>
  406078:	add	x0, x0, #0xd40
  40607c:	bl	40f628 <ferror@plt+0xb618>
  406080:	mov	x1, x0
  406084:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406088:	add	x0, x0, #0x968
  40608c:	str	x1, [x0]
  406090:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406094:	add	x0, x0, #0x968
  406098:	ldr	x0, [x0]
  40609c:	ldr	x1, [sp, #40]
  4060a0:	bl	4100cc <ferror@plt+0xc0bc>
  4060a4:	cmp	x0, #0x0
  4060a8:	b.eq	4060c4 <ferror@plt+0x20b4>  // b.none
  4060ac:	ldr	x1, [sp, #40]
  4060b0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4060b4:	add	x0, x0, #0x598
  4060b8:	bl	4097c8 <ferror@plt+0x57b8>
  4060bc:	mov	w0, #0x1                   	// #1
  4060c0:	bl	403560 <exit@plt>
  4060c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4060c8:	add	x0, x0, #0x968
  4060cc:	ldr	x19, [x0]
  4060d0:	ldr	x0, [sp, #40]
  4060d4:	bl	428d58 <ferror@plt+0x24d48>
  4060d8:	mov	x20, x0
  4060dc:	ldr	x0, [sp, #32]
  4060e0:	bl	428d58 <ferror@plt+0x24d48>
  4060e4:	mov	x2, x0
  4060e8:	mov	x1, x20
  4060ec:	mov	x0, x19
  4060f0:	bl	4102e0 <ferror@plt+0xc2d0>
  4060f4:	ldr	x2, [sp, #32]
  4060f8:	ldr	x1, [sp, #40]
  4060fc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406100:	add	x0, x0, #0x5c0
  406104:	bl	40968c <ferror@plt+0x567c>
  406108:	nop
  40610c:	ldp	x19, x20, [sp, #16]
  406110:	ldp	x29, x30, [sp], #48
  406114:	ret
  406118:	stp	x29, x30, [sp, #-64]!
  40611c:	mov	x29, sp
  406120:	str	x0, [sp, #24]
  406124:	str	x1, [sp, #16]
  406128:	mov	x4, #0x0                   	// #0
  40612c:	ldr	x3, [sp, #16]
  406130:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406134:	add	x2, x0, #0x5e8
  406138:	ldr	x1, [sp, #24]
  40613c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406140:	add	x0, x0, #0x5f0
  406144:	bl	42903c <ferror@plt+0x2502c>
  406148:	str	x0, [sp, #40]
  40614c:	ldr	x0, [sp, #40]
  406150:	str	x0, [sp, #56]
  406154:	b	4061b0 <ferror@plt+0x21a0>
  406158:	ldr	x0, [sp, #56]
  40615c:	ldrb	w0, [x0]
  406160:	bl	429c8c <ferror@plt+0x25c7c>
  406164:	strb	w0, [sp, #55]
  406168:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  40616c:	add	x0, x0, #0xf8
  406170:	ldr	x1, [x0]
  406174:	ldrb	w0, [sp, #55]
  406178:	lsl	x0, x0, #1
  40617c:	add	x0, x1, x0
  406180:	ldrh	w0, [x0]
  406184:	and	w0, w0, #0x1
  406188:	cmp	w0, #0x0
  40618c:	b.ne	406198 <ferror@plt+0x2188>  // b.any
  406190:	mov	w0, #0x5f                  	// #95
  406194:	strb	w0, [sp, #55]
  406198:	ldr	x0, [sp, #56]
  40619c:	ldrb	w1, [sp, #55]
  4061a0:	strb	w1, [x0]
  4061a4:	ldr	x0, [sp, #56]
  4061a8:	add	x0, x0, #0x1
  4061ac:	str	x0, [sp, #56]
  4061b0:	ldr	x0, [sp, #56]
  4061b4:	ldrb	w0, [x0]
  4061b8:	cmp	w0, #0x0
  4061bc:	b.ne	406158 <ferror@plt+0x2148>  // b.any
  4061c0:	ldr	x0, [sp, #40]
  4061c4:	ldp	x29, x30, [sp], #64
  4061c8:	ret
  4061cc:	stp	x29, x30, [sp, #-64]!
  4061d0:	mov	x29, sp
  4061d4:	str	x0, [sp, #24]
  4061d8:	str	x1, [sp, #16]
  4061dc:	str	xzr, [sp, #56]
  4061e0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4061e4:	add	x0, x0, #0x968
  4061e8:	ldr	x0, [x0]
  4061ec:	cmp	x0, #0x0
  4061f0:	b.eq	406210 <ferror@plt+0x2200>  // b.none
  4061f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4061f8:	add	x0, x0, #0x968
  4061fc:	ldr	x0, [x0]
  406200:	ldr	x1, [sp, #16]
  406204:	bl	4100cc <ferror@plt+0xc0bc>
  406208:	bl	428d58 <ferror@plt+0x24d48>
  40620c:	str	x0, [sp, #56]
  406210:	ldr	x0, [sp, #24]
  406214:	ldr	x0, [x0]
  406218:	cmp	x0, #0x0
  40621c:	b.eq	406270 <ferror@plt+0x2260>  // b.none
  406220:	ldr	x0, [sp, #24]
  406224:	ldr	x0, [x0]
  406228:	ldr	x1, [sp, #16]
  40622c:	bl	406118 <ferror@plt+0x2108>
  406230:	str	x0, [sp, #48]
  406234:	ldr	x0, [sp, #48]
  406238:	bl	40b8cc <ferror@plt+0x78bc>
  40623c:	str	x0, [sp, #40]
  406240:	ldr	x0, [sp, #48]
  406244:	bl	4185e0 <ferror@plt+0x145d0>
  406248:	ldr	x0, [sp, #40]
  40624c:	cmp	x0, #0x0
  406250:	b.eq	406270 <ferror@plt+0x2260>  // b.none
  406254:	ldr	x1, [sp, #16]
  406258:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40625c:	add	x0, x0, #0x600
  406260:	bl	40968c <ferror@plt+0x567c>
  406264:	ldr	x0, [sp, #40]
  406268:	bl	428d58 <ferror@plt+0x24d48>
  40626c:	b	4062a8 <ferror@plt+0x2298>
  406270:	ldr	x0, [sp, #56]
  406274:	cmp	x0, #0x0
  406278:	b.ne	4062a4 <ferror@plt+0x2294>  // b.any
  40627c:	ldr	x0, [sp, #24]
  406280:	ldr	x0, [x0, #96]
  406284:	cmp	x0, #0x0
  406288:	b.eq	4062a4 <ferror@plt+0x2294>  // b.none
  40628c:	ldr	x0, [sp, #24]
  406290:	ldr	x0, [x0, #96]
  406294:	ldr	x1, [sp, #16]
  406298:	bl	4100cc <ferror@plt+0xc0bc>
  40629c:	bl	428d58 <ferror@plt+0x24d48>
  4062a0:	str	x0, [sp, #56]
  4062a4:	ldr	x0, [sp, #56]
  4062a8:	ldp	x29, x30, [sp], #64
  4062ac:	ret
  4062b0:	stp	x29, x30, [sp, #-64]!
  4062b4:	mov	x29, sp
  4062b8:	str	x0, [sp, #24]
  4062bc:	str	x1, [sp, #16]
  4062c0:	mov	x0, #0x0                   	// #0
  4062c4:	bl	42be58 <ferror@plt+0x27e48>
  4062c8:	str	x0, [sp, #48]
  4062cc:	ldr	x0, [sp, #24]
  4062d0:	str	x0, [sp, #56]
  4062d4:	b	406350 <ferror@plt+0x2340>
  4062d8:	ldr	x0, [sp, #56]
  4062dc:	ldr	x0, [x0]
  4062e0:	str	x0, [sp, #40]
  4062e4:	ldr	x1, [sp, #16]
  4062e8:	ldr	x0, [sp, #40]
  4062ec:	bl	4090f8 <ferror@plt+0x50e8>
  4062f0:	str	x0, [sp, #32]
  4062f4:	ldr	x0, [sp, #32]
  4062f8:	cmp	x0, #0x0
  4062fc:	b.eq	406330 <ferror@plt+0x2320>  // b.none
  406300:	ldr	x0, [sp, #48]
  406304:	ldr	x0, [x0, #8]
  406308:	cmp	x0, #0x0
  40630c:	b.eq	40631c <ferror@plt+0x230c>  // b.none
  406310:	mov	w1, #0x20                  	// #32
  406314:	ldr	x0, [sp, #48]
  406318:	bl	4041e8 <ferror@plt+0x1d8>
  40631c:	ldr	x1, [sp, #32]
  406320:	ldr	x0, [sp, #48]
  406324:	bl	42c930 <ferror@plt+0x28920>
  406328:	ldr	x0, [sp, #32]
  40632c:	bl	4185e0 <ferror@plt+0x145d0>
  406330:	ldr	x0, [sp, #56]
  406334:	cmp	x0, #0x0
  406338:	b.eq	406348 <ferror@plt+0x2338>  // b.none
  40633c:	ldr	x0, [sp, #56]
  406340:	ldr	x0, [x0, #8]
  406344:	b	40634c <ferror@plt+0x233c>
  406348:	mov	x0, #0x0                   	// #0
  40634c:	str	x0, [sp, #56]
  406350:	ldr	x0, [sp, #56]
  406354:	cmp	x0, #0x0
  406358:	b.ne	4062d8 <ferror@plt+0x22c8>  // b.any
  40635c:	mov	w1, #0x0                   	// #0
  406360:	ldr	x0, [sp, #48]
  406364:	bl	42bf2c <ferror@plt+0x27f1c>
  406368:	ldp	x29, x30, [sp], #64
  40636c:	ret
  406370:	stp	x29, x30, [sp, #-32]!
  406374:	mov	x29, sp
  406378:	str	x0, [sp, #24]
  40637c:	str	x1, [sp, #16]
  406380:	ldr	x1, [sp, #16]
  406384:	ldr	x0, [sp, #24]
  406388:	bl	4091d0 <ferror@plt+0x51c0>
  40638c:	ldp	x29, x30, [sp], #32
  406390:	ret
  406394:	stp	x29, x30, [sp, #-48]!
  406398:	mov	x29, sp
  40639c:	str	w0, [sp, #44]
  4063a0:	str	x1, [sp, #32]
  4063a4:	str	x2, [sp, #24]
  4063a8:	ldr	w0, [sp, #44]
  4063ac:	cmp	w0, #0x6
  4063b0:	b.eq	4064e0 <ferror@plt+0x24d0>  // b.none
  4063b4:	ldr	w0, [sp, #44]
  4063b8:	cmp	w0, #0x6
  4063bc:	b.hi	4064e8 <ferror@plt+0x24d8>  // b.pmore
  4063c0:	ldr	w0, [sp, #44]
  4063c4:	cmp	w0, #0x5
  4063c8:	b.eq	4064c4 <ferror@plt+0x24b4>  // b.none
  4063cc:	ldr	w0, [sp, #44]
  4063d0:	cmp	w0, #0x5
  4063d4:	b.hi	4064e8 <ferror@plt+0x24d8>  // b.pmore
  4063d8:	ldr	w0, [sp, #44]
  4063dc:	cmp	w0, #0x4
  4063e0:	b.eq	4064a8 <ferror@plt+0x2498>  // b.none
  4063e4:	ldr	w0, [sp, #44]
  4063e8:	cmp	w0, #0x4
  4063ec:	b.hi	4064e8 <ferror@plt+0x24d8>  // b.pmore
  4063f0:	ldr	w0, [sp, #44]
  4063f4:	cmp	w0, #0x3
  4063f8:	b.eq	40648c <ferror@plt+0x247c>  // b.none
  4063fc:	ldr	w0, [sp, #44]
  406400:	cmp	w0, #0x3
  406404:	b.hi	4064e8 <ferror@plt+0x24d8>  // b.pmore
  406408:	ldr	w0, [sp, #44]
  40640c:	cmp	w0, #0x2
  406410:	b.eq	406470 <ferror@plt+0x2460>  // b.none
  406414:	ldr	w0, [sp, #44]
  406418:	cmp	w0, #0x2
  40641c:	b.hi	4064e8 <ferror@plt+0x24d8>  // b.pmore
  406420:	ldr	w0, [sp, #44]
  406424:	cmp	w0, #0x0
  406428:	b.eq	40643c <ferror@plt+0x242c>  // b.none
  40642c:	ldr	w0, [sp, #44]
  406430:	cmp	w0, #0x1
  406434:	b.eq	406454 <ferror@plt+0x2444>  // b.none
  406438:	b	4064e8 <ferror@plt+0x24d8>
  40643c:	ldr	x1, [sp, #24]
  406440:	ldr	x0, [sp, #32]
  406444:	bl	406370 <ferror@plt+0x2360>
  406448:	lsr	w0, w0, #31
  40644c:	and	w0, w0, #0xff
  406450:	b	406508 <ferror@plt+0x24f8>
  406454:	ldr	x1, [sp, #24]
  406458:	ldr	x0, [sp, #32]
  40645c:	bl	406370 <ferror@plt+0x2360>
  406460:	cmp	w0, #0x0
  406464:	cset	w0, gt
  406468:	and	w0, w0, #0xff
  40646c:	b	406508 <ferror@plt+0x24f8>
  406470:	ldr	x1, [sp, #24]
  406474:	ldr	x0, [sp, #32]
  406478:	bl	406370 <ferror@plt+0x2360>
  40647c:	cmp	w0, #0x0
  406480:	cset	w0, le
  406484:	and	w0, w0, #0xff
  406488:	b	406508 <ferror@plt+0x24f8>
  40648c:	ldr	x1, [sp, #24]
  406490:	ldr	x0, [sp, #32]
  406494:	bl	406370 <ferror@plt+0x2360>
  406498:	mvn	w0, w0
  40649c:	lsr	w0, w0, #31
  4064a0:	and	w0, w0, #0xff
  4064a4:	b	406508 <ferror@plt+0x24f8>
  4064a8:	ldr	x1, [sp, #24]
  4064ac:	ldr	x0, [sp, #32]
  4064b0:	bl	406370 <ferror@plt+0x2360>
  4064b4:	cmp	w0, #0x0
  4064b8:	cset	w0, eq  // eq = none
  4064bc:	and	w0, w0, #0xff
  4064c0:	b	406508 <ferror@plt+0x24f8>
  4064c4:	ldr	x1, [sp, #24]
  4064c8:	ldr	x0, [sp, #32]
  4064cc:	bl	406370 <ferror@plt+0x2360>
  4064d0:	cmp	w0, #0x0
  4064d4:	cset	w0, ne  // ne = any
  4064d8:	and	w0, w0, #0xff
  4064dc:	b	406508 <ferror@plt+0x24f8>
  4064e0:	mov	w0, #0x1                   	// #1
  4064e4:	b	406508 <ferror@plt+0x24f8>
  4064e8:	mov	x4, #0x0                   	// #0
  4064ec:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4064f0:	add	x3, x0, #0x688
  4064f4:	mov	w2, #0x45b                 	// #1115
  4064f8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4064fc:	add	x1, x0, #0x170
  406500:	mov	x0, #0x0                   	// #0
  406504:	bl	4319d8 <ferror@plt+0x2d9c8>
  406508:	ldp	x29, x30, [sp], #48
  40650c:	ret
  406510:	stp	x29, x30, [sp, #-32]!
  406514:	mov	x29, sp
  406518:	str	w0, [sp, #28]
  40651c:	ldr	w0, [sp, #28]
  406520:	cmp	w0, #0x6
  406524:	b.eq	4065f8 <ferror@plt+0x25e8>  // b.none
  406528:	ldr	w0, [sp, #28]
  40652c:	cmp	w0, #0x6
  406530:	b.hi	406604 <ferror@plt+0x25f4>  // b.pmore
  406534:	ldr	w0, [sp, #28]
  406538:	cmp	w0, #0x5
  40653c:	b.eq	4065ec <ferror@plt+0x25dc>  // b.none
  406540:	ldr	w0, [sp, #28]
  406544:	cmp	w0, #0x5
  406548:	b.hi	406604 <ferror@plt+0x25f4>  // b.pmore
  40654c:	ldr	w0, [sp, #28]
  406550:	cmp	w0, #0x4
  406554:	b.eq	4065e0 <ferror@plt+0x25d0>  // b.none
  406558:	ldr	w0, [sp, #28]
  40655c:	cmp	w0, #0x4
  406560:	b.hi	406604 <ferror@plt+0x25f4>  // b.pmore
  406564:	ldr	w0, [sp, #28]
  406568:	cmp	w0, #0x3
  40656c:	b.eq	4065d4 <ferror@plt+0x25c4>  // b.none
  406570:	ldr	w0, [sp, #28]
  406574:	cmp	w0, #0x3
  406578:	b.hi	406604 <ferror@plt+0x25f4>  // b.pmore
  40657c:	ldr	w0, [sp, #28]
  406580:	cmp	w0, #0x2
  406584:	b.eq	4065c8 <ferror@plt+0x25b8>  // b.none
  406588:	ldr	w0, [sp, #28]
  40658c:	cmp	w0, #0x2
  406590:	b.hi	406604 <ferror@plt+0x25f4>  // b.pmore
  406594:	ldr	w0, [sp, #28]
  406598:	cmp	w0, #0x0
  40659c:	b.eq	4065b0 <ferror@plt+0x25a0>  // b.none
  4065a0:	ldr	w0, [sp, #28]
  4065a4:	cmp	w0, #0x1
  4065a8:	b.eq	4065bc <ferror@plt+0x25ac>  // b.none
  4065ac:	b	406604 <ferror@plt+0x25f4>
  4065b0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4065b4:	add	x0, x0, #0x630
  4065b8:	b	406624 <ferror@plt+0x2614>
  4065bc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4065c0:	add	x0, x0, #0x638
  4065c4:	b	406624 <ferror@plt+0x2614>
  4065c8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4065cc:	add	x0, x0, #0x640
  4065d0:	b	406624 <ferror@plt+0x2614>
  4065d4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4065d8:	add	x0, x0, #0x648
  4065dc:	b	406624 <ferror@plt+0x2614>
  4065e0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4065e4:	add	x0, x0, #0x650
  4065e8:	b	406624 <ferror@plt+0x2614>
  4065ec:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4065f0:	add	x0, x0, #0x658
  4065f4:	b	406624 <ferror@plt+0x2614>
  4065f8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4065fc:	add	x0, x0, #0x358
  406600:	b	406624 <ferror@plt+0x2614>
  406604:	mov	x4, #0x0                   	// #0
  406608:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40660c:	add	x3, x0, #0x698
  406610:	mov	w2, #0x484                 	// #1156
  406614:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406618:	add	x1, x0, #0x170
  40661c:	mov	x0, #0x0                   	// #0
  406620:	bl	4319d8 <ferror@plt+0x2d9c8>
  406624:	ldp	x29, x30, [sp], #32
  406628:	ret
  40662c:	stp	x29, x30, [sp, #-80]!
  406630:	mov	x29, sp
  406634:	str	x19, [sp, #16]
  406638:	str	x0, [sp, #56]
  40663c:	str	x1, [sp, #48]
  406640:	str	x2, [sp, #40]
  406644:	ldr	x0, [sp, #40]
  406648:	str	x0, [sp, #72]
  40664c:	ldr	x0, [sp, #72]
  406650:	ldr	w0, [x0]
  406654:	sxtw	x19, w0
  406658:	ldr	x0, [sp, #56]
  40665c:	bl	403530 <strlen@plt>
  406660:	cmp	x19, x0
  406664:	b.ls	406674 <ferror@plt+0x2664>  // b.plast
  406668:	ldr	x0, [sp, #72]
  40666c:	ldr	w0, [x0]
  406670:	b	40667c <ferror@plt+0x266c>
  406674:	ldr	x0, [sp, #56]
  406678:	bl	403530 <strlen@plt>
  40667c:	ldr	x1, [sp, #72]
  406680:	str	w0, [x1]
  406684:	nop
  406688:	ldr	x19, [sp, #16]
  40668c:	ldp	x29, x30, [sp], #80
  406690:	ret
  406694:	stp	x29, x30, [sp, #-80]!
  406698:	mov	x29, sp
  40669c:	str	x19, [sp, #16]
  4066a0:	str	x0, [sp, #56]
  4066a4:	str	x1, [sp, #48]
  4066a8:	str	x2, [sp, #40]
  4066ac:	ldr	x0, [sp, #48]
  4066b0:	str	x0, [sp, #72]
  4066b4:	ldr	x0, [sp, #40]
  4066b8:	sxtw	x19, w0
  4066bc:	ldr	x0, [sp, #72]
  4066c0:	ldr	x0, [x0]
  4066c4:	bl	403530 <strlen@plt>
  4066c8:	sub	x0, x19, x0
  4066cc:	mov	w1, #0x20                  	// #32
  4066d0:	bl	428e68 <ferror@plt+0x24e58>
  4066d4:	str	x0, [sp, #64]
  4066d8:	ldr	x0, [sp, #72]
  4066dc:	ldr	x1, [x0]
  4066e0:	ldr	x0, [sp, #72]
  4066e4:	ldr	x2, [x0, #8]
  4066e8:	ldr	x0, [sp, #72]
  4066ec:	ldr	x0, [x0, #24]
  4066f0:	mov	x4, x0
  4066f4:	mov	x3, x2
  4066f8:	ldr	x2, [sp, #64]
  4066fc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406700:	add	x0, x0, #0x660
  406704:	bl	403ed0 <printf@plt>
  406708:	ldr	x0, [sp, #64]
  40670c:	bl	4185e0 <ferror@plt+0x145d0>
  406710:	nop
  406714:	ldr	x19, [sp, #16]
  406718:	ldp	x29, x30, [sp], #80
  40671c:	ret
  406720:	stp	x29, x30, [sp, #-32]!
  406724:	mov	x29, sp
  406728:	str	wzr, [sp, #28]
  40672c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406730:	add	x0, x0, #0x95c
  406734:	mov	w1, #0x1                   	// #1
  406738:	str	w1, [x0]
  40673c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406740:	add	x0, x0, #0x5c0
  406744:	mov	w1, #0x1                   	// #1
  406748:	str	w1, [x0]
  40674c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406750:	add	x0, x0, #0x960
  406754:	ldr	x3, [x0]
  406758:	add	x0, sp, #0x1c
  40675c:	mov	x2, x0
  406760:	adrp	x0, 406000 <ferror@plt+0x1ff0>
  406764:	add	x1, x0, #0x62c
  406768:	mov	x0, x3
  40676c:	bl	410870 <ferror@plt+0xc860>
  406770:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406774:	add	x0, x0, #0x960
  406778:	ldr	x3, [x0]
  40677c:	ldr	w0, [sp, #28]
  406780:	add	w0, w0, #0x1
  406784:	sxtw	x0, w0
  406788:	mov	x2, x0
  40678c:	adrp	x0, 406000 <ferror@plt+0x1ff0>
  406790:	add	x1, x0, #0x694
  406794:	mov	x0, x3
  406798:	bl	410870 <ferror@plt+0xc860>
  40679c:	nop
  4067a0:	ldp	x29, x30, [sp], #32
  4067a4:	ret
  4067a8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4067ac:	add	x0, x0, #0x5c4
  4067b0:	str	wzr, [x0]
  4067b4:	nop
  4067b8:	ret
  4067bc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4067c0:	add	x0, x0, #0x5c4
  4067c4:	mov	w1, #0x1                   	// #1
  4067c8:	str	w1, [x0]
  4067cc:	nop
  4067d0:	ret
  4067d4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4067d8:	add	x0, x0, #0x95c
  4067dc:	str	wzr, [x0]
  4067e0:	nop
  4067e4:	ret
  4067e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4067ec:	add	x0, x0, #0x95c
  4067f0:	mov	w1, #0x1                   	// #1
  4067f4:	str	w1, [x0]
  4067f8:	nop
  4067fc:	ret
  406800:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406804:	add	x0, x0, #0x5c0
  406808:	str	wzr, [x0]
  40680c:	nop
  406810:	ret
  406814:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406818:	add	x0, x0, #0x5c0
  40681c:	mov	w1, #0x1                   	// #1
  406820:	str	w1, [x0]
  406824:	nop
  406828:	ret
  40682c:	stp	x29, x30, [sp, #-32]!
  406830:	mov	x29, sp
  406834:	str	x0, [sp, #24]
  406838:	strb	w1, [sp, #23]
  40683c:	ldr	x0, [sp, #24]
  406840:	ldr	x0, [x0, #8]
  406844:	add	x1, x0, #0x1
  406848:	ldr	x0, [sp, #24]
  40684c:	ldr	x0, [x0, #16]
  406850:	cmp	x1, x0
  406854:	b.cs	40689c <ferror@plt+0x288c>  // b.hs, b.nlast
  406858:	ldr	x0, [sp, #24]
  40685c:	ldr	x1, [x0]
  406860:	ldr	x0, [sp, #24]
  406864:	ldr	x0, [x0, #8]
  406868:	add	x3, x0, #0x1
  40686c:	ldr	x2, [sp, #24]
  406870:	str	x3, [x2, #8]
  406874:	add	x0, x1, x0
  406878:	ldrb	w1, [sp, #23]
  40687c:	strb	w1, [x0]
  406880:	ldr	x0, [sp, #24]
  406884:	ldr	x1, [x0]
  406888:	ldr	x0, [sp, #24]
  40688c:	ldr	x0, [x0, #8]
  406890:	add	x0, x1, x0
  406894:	strb	wzr, [x0]
  406898:	b	4068ac <ferror@plt+0x289c>
  40689c:	ldrb	w2, [sp, #23]
  4068a0:	mov	x1, #0xffffffffffffffff    	// #-1
  4068a4:	ldr	x0, [sp, #24]
  4068a8:	bl	42cda8 <ferror@plt+0x28d98>
  4068ac:	ldr	x0, [sp, #24]
  4068b0:	ldp	x29, x30, [sp], #32
  4068b4:	ret
  4068b8:	stp	x29, x30, [sp, #-64]!
  4068bc:	mov	x29, sp
  4068c0:	str	x0, [sp, #24]
  4068c4:	str	x1, [sp, #16]
  4068c8:	str	wzr, [sp, #60]
  4068cc:	str	wzr, [sp, #56]
  4068d0:	str	wzr, [sp, #52]
  4068d4:	mov	x1, #0x0                   	// #0
  4068d8:	ldr	x0, [sp, #16]
  4068dc:	bl	42c1f4 <ferror@plt+0x281e4>
  4068e0:	ldr	x0, [sp, #24]
  4068e4:	bl	4039e0 <getc@plt>
  4068e8:	str	w0, [sp, #48]
  4068ec:	ldr	w0, [sp, #48]
  4068f0:	cmn	w0, #0x1
  4068f4:	b.ne	406914 <ferror@plt+0x2904>  // b.any
  4068f8:	ldr	w0, [sp, #60]
  4068fc:	cmp	w0, #0x0
  406900:	b.eq	406ad0 <ferror@plt+0x2ac0>  // b.none
  406904:	mov	w1, #0x5c                  	// #92
  406908:	ldr	x0, [sp, #16]
  40690c:	bl	40682c <ferror@plt+0x281c>
  406910:	b	406ad0 <ferror@plt+0x2ac0>
  406914:	ldr	w0, [sp, #52]
  406918:	add	w0, w0, #0x1
  40691c:	str	w0, [sp, #52]
  406920:	ldr	w0, [sp, #60]
  406924:	cmp	w0, #0x0
  406928:	b.eq	4069f0 <ferror@plt+0x29e0>  // b.none
  40692c:	str	wzr, [sp, #60]
  406930:	ldr	w0, [sp, #48]
  406934:	cmp	w0, #0x23
  406938:	b.eq	406964 <ferror@plt+0x2954>  // b.none
  40693c:	ldr	w0, [sp, #48]
  406940:	cmp	w0, #0x23
  406944:	b.gt	4069cc <ferror@plt+0x29bc>
  406948:	ldr	w0, [sp, #48]
  40694c:	cmp	w0, #0xa
  406950:	b.eq	406974 <ferror@plt+0x2964>  // b.none
  406954:	ldr	w0, [sp, #48]
  406958:	cmp	w0, #0xd
  40695c:	b.eq	406974 <ferror@plt+0x2964>  // b.none
  406960:	b	4069cc <ferror@plt+0x29bc>
  406964:	mov	w1, #0x23                  	// #35
  406968:	ldr	x0, [sp, #16]
  40696c:	bl	40682c <ferror@plt+0x281c>
  406970:	b	406acc <ferror@plt+0x2abc>
  406974:	ldr	x0, [sp, #24]
  406978:	bl	4039e0 <getc@plt>
  40697c:	str	w0, [sp, #40]
  406980:	ldr	w0, [sp, #48]
  406984:	cmn	w0, #0x1
  406988:	b.eq	406ac0 <ferror@plt+0x2ab0>  // b.none
  40698c:	ldr	w0, [sp, #48]
  406990:	cmp	w0, #0xd
  406994:	b.ne	4069a4 <ferror@plt+0x2994>  // b.any
  406998:	ldr	w0, [sp, #40]
  40699c:	cmp	w0, #0xa
  4069a0:	b.eq	406ac0 <ferror@plt+0x2ab0>  // b.none
  4069a4:	ldr	w0, [sp, #48]
  4069a8:	cmp	w0, #0xa
  4069ac:	b.ne	4069bc <ferror@plt+0x29ac>  // b.any
  4069b0:	ldr	w0, [sp, #40]
  4069b4:	cmp	w0, #0xd
  4069b8:	b.eq	406ac0 <ferror@plt+0x2ab0>  // b.none
  4069bc:	ldr	x1, [sp, #24]
  4069c0:	ldr	w0, [sp, #40]
  4069c4:	bl	403c00 <ungetc@plt>
  4069c8:	b	406ac0 <ferror@plt+0x2ab0>
  4069cc:	mov	w1, #0x5c                  	// #92
  4069d0:	ldr	x0, [sp, #16]
  4069d4:	bl	40682c <ferror@plt+0x281c>
  4069d8:	ldr	w0, [sp, #48]
  4069dc:	and	w0, w0, #0xff
  4069e0:	mov	w1, w0
  4069e4:	ldr	x0, [sp, #16]
  4069e8:	bl	40682c <ferror@plt+0x281c>
  4069ec:	b	4068e0 <ferror@plt+0x28d0>
  4069f0:	ldr	w0, [sp, #48]
  4069f4:	cmp	w0, #0x5c
  4069f8:	b.eq	406a2c <ferror@plt+0x2a1c>  // b.none
  4069fc:	ldr	w0, [sp, #48]
  406a00:	cmp	w0, #0x5c
  406a04:	b.gt	406a9c <ferror@plt+0x2a8c>
  406a08:	ldr	w0, [sp, #48]
  406a0c:	cmp	w0, #0xa
  406a10:	b.eq	406a44 <ferror@plt+0x2a34>  // b.none
  406a14:	ldr	w0, [sp, #48]
  406a18:	cmp	w0, #0x23
  406a1c:	b.ne	406a9c <ferror@plt+0x2a8c>  // b.any
  406a20:	mov	w0, #0x1                   	// #1
  406a24:	str	w0, [sp, #56]
  406a28:	b	406acc <ferror@plt+0x2abc>
  406a2c:	ldr	w0, [sp, #56]
  406a30:	cmp	w0, #0x0
  406a34:	b.ne	406ac8 <ferror@plt+0x2ab8>  // b.any
  406a38:	mov	w0, #0x1                   	// #1
  406a3c:	str	w0, [sp, #60]
  406a40:	b	406ac8 <ferror@plt+0x2ab8>
  406a44:	ldr	x0, [sp, #24]
  406a48:	bl	4039e0 <getc@plt>
  406a4c:	str	w0, [sp, #44]
  406a50:	ldr	w0, [sp, #48]
  406a54:	cmn	w0, #0x1
  406a58:	b.eq	406ad8 <ferror@plt+0x2ac8>  // b.none
  406a5c:	ldr	w0, [sp, #48]
  406a60:	cmp	w0, #0xd
  406a64:	b.ne	406a74 <ferror@plt+0x2a64>  // b.any
  406a68:	ldr	w0, [sp, #44]
  406a6c:	cmp	w0, #0xa
  406a70:	b.eq	406ad8 <ferror@plt+0x2ac8>  // b.none
  406a74:	ldr	w0, [sp, #48]
  406a78:	cmp	w0, #0xa
  406a7c:	b.ne	406a8c <ferror@plt+0x2a7c>  // b.any
  406a80:	ldr	w0, [sp, #44]
  406a84:	cmp	w0, #0xd
  406a88:	b.eq	406ad8 <ferror@plt+0x2ac8>  // b.none
  406a8c:	ldr	x1, [sp, #24]
  406a90:	ldr	w0, [sp, #44]
  406a94:	bl	403c00 <ungetc@plt>
  406a98:	b	406ad8 <ferror@plt+0x2ac8>
  406a9c:	ldr	w0, [sp, #56]
  406aa0:	cmp	w0, #0x0
  406aa4:	b.ne	4068e0 <ferror@plt+0x28d0>  // b.any
  406aa8:	ldr	w0, [sp, #48]
  406aac:	and	w0, w0, #0xff
  406ab0:	mov	w1, w0
  406ab4:	ldr	x0, [sp, #16]
  406ab8:	bl	40682c <ferror@plt+0x281c>
  406abc:	b	4068e0 <ferror@plt+0x28d0>
  406ac0:	nop
  406ac4:	b	4068e0 <ferror@plt+0x28d0>
  406ac8:	nop
  406acc:	b	4068e0 <ferror@plt+0x28d0>
  406ad0:	nop
  406ad4:	b	406adc <ferror@plt+0x2acc>
  406ad8:	nop
  406adc:	ldr	w0, [sp, #52]
  406ae0:	cmp	w0, #0x0
  406ae4:	cset	w0, gt
  406ae8:	and	w0, w0, #0xff
  406aec:	ldp	x29, x30, [sp], #64
  406af0:	ret
  406af4:	stp	x29, x30, [sp, #-48]!
  406af8:	mov	x29, sp
  406afc:	str	x0, [sp, #24]
  406b00:	ldr	x0, [sp, #24]
  406b04:	cmp	x0, #0x0
  406b08:	b.ne	406b38 <ferror@plt+0x2b28>  // b.any
  406b0c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406b10:	add	x2, x0, #0x6b8
  406b14:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406b18:	add	x1, x0, #0xd20
  406b1c:	mov	x0, #0x0                   	// #0
  406b20:	bl	41aa2c <ferror@plt+0x16a1c>
  406b24:	mov	x0, #0x0                   	// #0
  406b28:	b	406be4 <ferror@plt+0x2bd4>
  406b2c:	ldr	x0, [sp, #24]
  406b30:	add	x0, x0, #0x1
  406b34:	str	x0, [sp, #24]
  406b38:	ldr	x0, [sp, #24]
  406b3c:	ldrb	w0, [x0]
  406b40:	cmp	w0, #0x0
  406b44:	b.eq	406b74 <ferror@plt+0x2b64>  // b.none
  406b48:	bl	403b60 <__ctype_b_loc@plt>
  406b4c:	ldr	x1, [x0]
  406b50:	ldr	x0, [sp, #24]
  406b54:	ldrb	w0, [x0]
  406b58:	and	x0, x0, #0xff
  406b5c:	lsl	x0, x0, #1
  406b60:	add	x0, x1, x0
  406b64:	ldrh	w0, [x0]
  406b68:	and	w0, w0, #0x2000
  406b6c:	cmp	w0, #0x0
  406b70:	b.ne	406b2c <ferror@plt+0x2b1c>  // b.any
  406b74:	ldr	x0, [sp, #24]
  406b78:	bl	403530 <strlen@plt>
  406b7c:	str	w0, [sp, #44]
  406b80:	b	406b90 <ferror@plt+0x2b80>
  406b84:	ldr	w0, [sp, #44]
  406b88:	sub	w0, w0, #0x1
  406b8c:	str	w0, [sp, #44]
  406b90:	ldr	w0, [sp, #44]
  406b94:	cmp	w0, #0x0
  406b98:	b.le	406bd4 <ferror@plt+0x2bc4>
  406b9c:	bl	403b60 <__ctype_b_loc@plt>
  406ba0:	ldr	x1, [x0]
  406ba4:	ldrsw	x0, [sp, #44]
  406ba8:	sub	x0, x0, #0x1
  406bac:	ldr	x2, [sp, #24]
  406bb0:	add	x0, x2, x0
  406bb4:	ldrb	w0, [x0]
  406bb8:	and	x0, x0, #0xff
  406bbc:	lsl	x0, x0, #1
  406bc0:	add	x0, x1, x0
  406bc4:	ldrh	w0, [x0]
  406bc8:	and	w0, w0, #0x2000
  406bcc:	cmp	w0, #0x0
  406bd0:	b.ne	406b84 <ferror@plt+0x2b74>  // b.any
  406bd4:	ldrsw	x0, [sp, #44]
  406bd8:	mov	x1, x0
  406bdc:	ldr	x0, [sp, #24]
  406be0:	bl	428e04 <ferror@plt+0x24df4>
  406be4:	ldp	x29, x30, [sp], #48
  406be8:	ret
  406bec:	stp	x29, x30, [sp, #-96]!
  406bf0:	mov	x29, sp
  406bf4:	str	x0, [sp, #40]
  406bf8:	str	x1, [sp, #32]
  406bfc:	str	x2, [sp, #24]
  406c00:	ldr	x0, [sp, #32]
  406c04:	bl	406af4 <ferror@plt+0x2ae4>
  406c08:	str	x0, [sp, #80]
  406c0c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406c10:	add	x0, x0, #0x6c8
  406c14:	bl	42be58 <ferror@plt+0x27e48>
  406c18:	str	x0, [sp, #72]
  406c1c:	ldr	x0, [sp, #80]
  406c20:	str	x0, [sp, #88]
  406c24:	b	406d7c <ferror@plt+0x2d6c>
  406c28:	ldr	x0, [sp, #88]
  406c2c:	ldrb	w0, [x0]
  406c30:	cmp	w0, #0x24
  406c34:	b.ne	406c68 <ferror@plt+0x2c58>  // b.any
  406c38:	ldr	x0, [sp, #88]
  406c3c:	add	x0, x0, #0x1
  406c40:	ldrb	w0, [x0]
  406c44:	cmp	w0, #0x24
  406c48:	b.ne	406c68 <ferror@plt+0x2c58>  // b.any
  406c4c:	mov	w1, #0x24                  	// #36
  406c50:	ldr	x0, [sp, #72]
  406c54:	bl	40682c <ferror@plt+0x281c>
  406c58:	ldr	x0, [sp, #88]
  406c5c:	add	x0, x0, #0x2
  406c60:	str	x0, [sp, #88]
  406c64:	b	406d7c <ferror@plt+0x2d6c>
  406c68:	ldr	x0, [sp, #88]
  406c6c:	ldrb	w0, [x0]
  406c70:	cmp	w0, #0x24
  406c74:	b.ne	406d5c <ferror@plt+0x2d4c>  // b.any
  406c78:	ldr	x0, [sp, #88]
  406c7c:	add	x0, x0, #0x1
  406c80:	ldrb	w0, [x0]
  406c84:	cmp	w0, #0x7b
  406c88:	b.ne	406d5c <ferror@plt+0x2d4c>  // b.any
  406c8c:	ldr	x0, [sp, #88]
  406c90:	add	x0, x0, #0x2
  406c94:	str	x0, [sp, #64]
  406c98:	b	406ca8 <ferror@plt+0x2c98>
  406c9c:	ldr	x0, [sp, #88]
  406ca0:	add	x0, x0, #0x1
  406ca4:	str	x0, [sp, #88]
  406ca8:	ldr	x0, [sp, #88]
  406cac:	ldrb	w0, [x0]
  406cb0:	cmp	w0, #0x0
  406cb4:	b.eq	406cc8 <ferror@plt+0x2cb8>  // b.none
  406cb8:	ldr	x0, [sp, #88]
  406cbc:	ldrb	w0, [x0]
  406cc0:	cmp	w0, #0x7d
  406cc4:	b.ne	406c9c <ferror@plt+0x2c8c>  // b.any
  406cc8:	ldr	x1, [sp, #88]
  406ccc:	ldr	x0, [sp, #64]
  406cd0:	sub	x0, x1, x0
  406cd4:	mov	x1, x0
  406cd8:	ldr	x0, [sp, #64]
  406cdc:	bl	428e04 <ferror@plt+0x24df4>
  406ce0:	str	x0, [sp, #56]
  406ce4:	ldr	x0, [sp, #88]
  406ce8:	add	x0, x0, #0x1
  406cec:	str	x0, [sp, #88]
  406cf0:	ldr	x1, [sp, #56]
  406cf4:	ldr	x0, [sp, #40]
  406cf8:	bl	4061cc <ferror@plt+0x21bc>
  406cfc:	str	x0, [sp, #48]
  406d00:	ldr	x0, [sp, #48]
  406d04:	cmp	x0, #0x0
  406d08:	b.ne	406d3c <ferror@plt+0x2d2c>  // b.any
  406d0c:	ldr	x2, [sp, #24]
  406d10:	ldr	x1, [sp, #56]
  406d14:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406d18:	add	x0, x0, #0x6d0
  406d1c:	bl	4097c8 <ferror@plt+0x57b8>
  406d20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406d24:	add	x0, x0, #0x5e8
  406d28:	ldr	w0, [x0]
  406d2c:	cmp	w0, #0x0
  406d30:	b.eq	406d3c <ferror@plt+0x2d2c>  // b.none
  406d34:	mov	w0, #0x1                   	// #1
  406d38:	bl	403560 <exit@plt>
  406d3c:	ldr	x0, [sp, #56]
  406d40:	bl	4185e0 <ferror@plt+0x145d0>
  406d44:	ldr	x1, [sp, #48]
  406d48:	ldr	x0, [sp, #72]
  406d4c:	bl	42c930 <ferror@plt+0x28920>
  406d50:	ldr	x0, [sp, #48]
  406d54:	bl	4185e0 <ferror@plt+0x145d0>
  406d58:	b	406d7c <ferror@plt+0x2d6c>
  406d5c:	ldr	x0, [sp, #88]
  406d60:	ldrb	w0, [x0]
  406d64:	mov	w1, w0
  406d68:	ldr	x0, [sp, #72]
  406d6c:	bl	40682c <ferror@plt+0x281c>
  406d70:	ldr	x0, [sp, #88]
  406d74:	add	x0, x0, #0x1
  406d78:	str	x0, [sp, #88]
  406d7c:	ldr	x0, [sp, #88]
  406d80:	ldrb	w0, [x0]
  406d84:	cmp	w0, #0x0
  406d88:	b.ne	406c28 <ferror@plt+0x2c18>  // b.any
  406d8c:	ldr	x0, [sp, #80]
  406d90:	bl	4185e0 <ferror@plt+0x145d0>
  406d94:	ldr	x0, [sp, #72]
  406d98:	ldr	x0, [x0]
  406d9c:	str	x0, [sp, #88]
  406da0:	mov	w1, #0x0                   	// #0
  406da4:	ldr	x0, [sp, #72]
  406da8:	bl	42bf2c <ferror@plt+0x27f1c>
  406dac:	ldr	x0, [sp, #88]
  406db0:	ldp	x29, x30, [sp], #96
  406db4:	ret
  406db8:	stp	x29, x30, [sp, #-48]!
  406dbc:	mov	x29, sp
  406dc0:	str	x0, [sp, #40]
  406dc4:	str	x1, [sp, #32]
  406dc8:	str	x2, [sp, #24]
  406dcc:	ldr	x0, [sp, #40]
  406dd0:	ldr	x0, [x0, #8]
  406dd4:	cmp	x0, #0x0
  406dd8:	b.eq	406e08 <ferror@plt+0x2df8>  // b.none
  406ddc:	ldr	x1, [sp, #24]
  406de0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406de4:	add	x0, x0, #0x6f8
  406de8:	bl	4097c8 <ferror@plt+0x57b8>
  406dec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406df0:	add	x0, x0, #0x5e8
  406df4:	ldr	w0, [x0]
  406df8:	cmp	w0, #0x0
  406dfc:	b.eq	406e28 <ferror@plt+0x2e18>  // b.none
  406e00:	mov	w0, #0x1                   	// #1
  406e04:	bl	403560 <exit@plt>
  406e08:	ldr	x2, [sp, #24]
  406e0c:	ldr	x1, [sp, #32]
  406e10:	ldr	x0, [sp, #40]
  406e14:	bl	406bec <ferror@plt+0x2bdc>
  406e18:	mov	x1, x0
  406e1c:	ldr	x0, [sp, #40]
  406e20:	str	x1, [x0, #8]
  406e24:	b	406e2c <ferror@plt+0x2e1c>
  406e28:	nop
  406e2c:	ldp	x29, x30, [sp], #48
  406e30:	ret
  406e34:	stp	x29, x30, [sp, #-48]!
  406e38:	mov	x29, sp
  406e3c:	str	x0, [sp, #40]
  406e40:	str	x1, [sp, #32]
  406e44:	str	x2, [sp, #24]
  406e48:	ldr	x0, [sp, #40]
  406e4c:	ldr	x0, [x0, #16]
  406e50:	cmp	x0, #0x0
  406e54:	b.eq	406e84 <ferror@plt+0x2e74>  // b.none
  406e58:	ldr	x1, [sp, #24]
  406e5c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406e60:	add	x0, x0, #0x720
  406e64:	bl	4097c8 <ferror@plt+0x57b8>
  406e68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406e6c:	add	x0, x0, #0x5e8
  406e70:	ldr	w0, [x0]
  406e74:	cmp	w0, #0x0
  406e78:	b.eq	406ea4 <ferror@plt+0x2e94>  // b.none
  406e7c:	mov	w0, #0x1                   	// #1
  406e80:	bl	403560 <exit@plt>
  406e84:	ldr	x2, [sp, #24]
  406e88:	ldr	x1, [sp, #32]
  406e8c:	ldr	x0, [sp, #40]
  406e90:	bl	406bec <ferror@plt+0x2bdc>
  406e94:	mov	x1, x0
  406e98:	ldr	x0, [sp, #40]
  406e9c:	str	x1, [x0, #16]
  406ea0:	b	406ea8 <ferror@plt+0x2e98>
  406ea4:	nop
  406ea8:	ldp	x29, x30, [sp], #48
  406eac:	ret
  406eb0:	stp	x29, x30, [sp, #-48]!
  406eb4:	mov	x29, sp
  406eb8:	str	x0, [sp, #40]
  406ebc:	str	x1, [sp, #32]
  406ec0:	str	x2, [sp, #24]
  406ec4:	ldr	x0, [sp, #40]
  406ec8:	ldr	x0, [x0, #24]
  406ecc:	cmp	x0, #0x0
  406ed0:	b.eq	406f00 <ferror@plt+0x2ef0>  // b.none
  406ed4:	ldr	x1, [sp, #24]
  406ed8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  406edc:	add	x0, x0, #0x748
  406ee0:	bl	4097c8 <ferror@plt+0x57b8>
  406ee4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  406ee8:	add	x0, x0, #0x5e8
  406eec:	ldr	w0, [x0]
  406ef0:	cmp	w0, #0x0
  406ef4:	b.eq	406f20 <ferror@plt+0x2f10>  // b.none
  406ef8:	mov	w0, #0x1                   	// #1
  406efc:	bl	403560 <exit@plt>
  406f00:	ldr	x2, [sp, #24]
  406f04:	ldr	x1, [sp, #32]
  406f08:	ldr	x0, [sp, #40]
  406f0c:	bl	406bec <ferror@plt+0x2bdc>
  406f10:	mov	x1, x0
  406f14:	ldr	x0, [sp, #40]
  406f18:	str	x1, [x0, #24]
  406f1c:	b	406f24 <ferror@plt+0x2f14>
  406f20:	nop
  406f24:	ldp	x29, x30, [sp], #48
  406f28:	ret
  406f2c:	stp	x29, x30, [sp, #-96]!
  406f30:	mov	x29, sp
  406f34:	str	x0, [sp, #24]
  406f38:	str	x1, [sp, #16]
  406f3c:	str	xzr, [sp, #88]
  406f40:	str	wzr, [sp, #68]
  406f44:	str	wzr, [sp, #64]
  406f48:	ldr	x0, [sp, #24]
  406f4c:	str	x0, [sp, #72]
  406f50:	ldr	x0, [sp, #24]
  406f54:	str	x0, [sp, #80]
  406f58:	b	4073a4 <ferror@plt+0x3394>
  406f5c:	ldr	w0, [sp, #68]
  406f60:	cmp	w0, #0x5
  406f64:	b.eq	4072b4 <ferror@plt+0x32a4>  // b.none
  406f68:	ldr	w0, [sp, #68]
  406f6c:	cmp	w0, #0x5
  406f70:	b.hi	4072f8 <ferror@plt+0x32e8>  // b.pmore
  406f74:	ldr	w0, [sp, #68]
  406f78:	cmp	w0, #0x4
  406f7c:	b.eq	40727c <ferror@plt+0x326c>  // b.none
  406f80:	ldr	w0, [sp, #68]
  406f84:	cmp	w0, #0x4
  406f88:	b.hi	4072f8 <ferror@plt+0x32e8>  // b.pmore
  406f8c:	ldr	w0, [sp, #68]
  406f90:	cmp	w0, #0x3
  406f94:	b.eq	407230 <ferror@plt+0x3220>  // b.none
  406f98:	ldr	w0, [sp, #68]
  406f9c:	cmp	w0, #0x3
  406fa0:	b.hi	4072f8 <ferror@plt+0x32e8>  // b.pmore
  406fa4:	ldr	w0, [sp, #68]
  406fa8:	cmp	w0, #0x2
  406fac:	b.eq	407198 <ferror@plt+0x3188>  // b.none
  406fb0:	ldr	w0, [sp, #68]
  406fb4:	cmp	w0, #0x2
  406fb8:	b.hi	4072f8 <ferror@plt+0x32e8>  // b.pmore
  406fbc:	ldr	w0, [sp, #68]
  406fc0:	cmp	w0, #0x0
  406fc4:	b.eq	406fd8 <ferror@plt+0x2fc8>  // b.none
  406fc8:	ldr	w0, [sp, #68]
  406fcc:	cmp	w0, #0x1
  406fd0:	b.eq	407020 <ferror@plt+0x3010>  // b.none
  406fd4:	b	4072f8 <ferror@plt+0x32e8>
  406fd8:	ldr	x0, [sp, #80]
  406fdc:	ldrb	w0, [x0]
  406fe0:	cmp	w0, #0x2c
  406fe4:	b.eq	407318 <ferror@plt+0x3308>  // b.none
  406fe8:	bl	403b60 <__ctype_b_loc@plt>
  406fec:	ldr	x1, [x0]
  406ff0:	ldr	x0, [sp, #80]
  406ff4:	ldrb	w0, [x0]
  406ff8:	and	x0, x0, #0xff
  406ffc:	lsl	x0, x0, #1
  407000:	add	x0, x1, x0
  407004:	ldrh	w0, [x0]
  407008:	and	w0, w0, #0x2000
  40700c:	cmp	w0, #0x0
  407010:	b.ne	407318 <ferror@plt+0x3308>  // b.any
  407014:	mov	w0, #0x1                   	// #1
  407018:	str	w0, [sp, #68]
  40701c:	b	407318 <ferror@plt+0x3308>
  407020:	bl	403b60 <__ctype_b_loc@plt>
  407024:	ldr	x1, [x0]
  407028:	ldr	x0, [sp, #80]
  40702c:	ldrb	w0, [x0]
  407030:	and	x0, x0, #0xff
  407034:	lsl	x0, x0, #1
  407038:	add	x0, x1, x0
  40703c:	ldrh	w0, [x0]
  407040:	and	w0, w0, #0x2000
  407044:	cmp	w0, #0x0
  407048:	b.eq	407150 <ferror@plt+0x3140>  // b.none
  40704c:	ldr	x0, [sp, #80]
  407050:	str	x0, [sp, #56]
  407054:	b	407064 <ferror@plt+0x3054>
  407058:	ldr	x0, [sp, #56]
  40705c:	add	x0, x0, #0x1
  407060:	str	x0, [sp, #56]
  407064:	ldr	x0, [sp, #56]
  407068:	ldrb	w0, [x0]
  40706c:	cmp	w0, #0x0
  407070:	b.eq	4070a0 <ferror@plt+0x3090>  // b.none
  407074:	bl	403b60 <__ctype_b_loc@plt>
  407078:	ldr	x1, [x0]
  40707c:	ldr	x0, [sp, #56]
  407080:	ldrb	w0, [x0]
  407084:	and	x0, x0, #0xff
  407088:	lsl	x0, x0, #1
  40708c:	add	x0, x1, x0
  407090:	ldrh	w0, [x0]
  407094:	and	w0, w0, #0x2000
  407098:	cmp	w0, #0x0
  40709c:	b.ne	407058 <ferror@plt+0x3048>  // b.any
  4070a0:	ldr	x0, [sp, #56]
  4070a4:	ldrb	w0, [x0]
  4070a8:	cmp	w0, #0x0
  4070ac:	b.ne	4070b8 <ferror@plt+0x30a8>  // b.any
  4070b0:	str	wzr, [sp, #68]
  4070b4:	b	407320 <ferror@plt+0x3310>
  4070b8:	ldr	x0, [sp, #56]
  4070bc:	ldrb	w0, [x0]
  4070c0:	cmp	w0, #0x2c
  4070c4:	b.eq	4070f4 <ferror@plt+0x30e4>  // b.none
  4070c8:	bl	403b60 <__ctype_b_loc@plt>
  4070cc:	ldr	x1, [x0]
  4070d0:	ldr	x0, [sp, #56]
  4070d4:	ldrb	w0, [x0]
  4070d8:	and	x0, x0, #0xff
  4070dc:	lsl	x0, x0, #1
  4070e0:	add	x0, x1, x0
  4070e4:	ldrh	w0, [x0]
  4070e8:	and	w0, w0, #0x2000
  4070ec:	cmp	w0, #0x0
  4070f0:	b.eq	4070fc <ferror@plt+0x30ec>  // b.none
  4070f4:	str	wzr, [sp, #68]
  4070f8:	b	407194 <ferror@plt+0x3184>
  4070fc:	ldr	x0, [sp, #56]
  407100:	ldrb	w0, [x0]
  407104:	cmp	w0, #0x3c
  407108:	b.eq	40713c <ferror@plt+0x312c>  // b.none
  40710c:	ldr	x0, [sp, #56]
  407110:	ldrb	w0, [x0]
  407114:	cmp	w0, #0x3e
  407118:	b.eq	40713c <ferror@plt+0x312c>  // b.none
  40711c:	ldr	x0, [sp, #56]
  407120:	ldrb	w0, [x0]
  407124:	cmp	w0, #0x21
  407128:	b.eq	40713c <ferror@plt+0x312c>  // b.none
  40712c:	ldr	x0, [sp, #56]
  407130:	ldrb	w0, [x0]
  407134:	cmp	w0, #0x3d
  407138:	b.ne	407148 <ferror@plt+0x3138>  // b.any
  40713c:	mov	w0, #0x2                   	// #2
  407140:	str	w0, [sp, #68]
  407144:	b	407194 <ferror@plt+0x3184>
  407148:	str	wzr, [sp, #68]
  40714c:	b	407320 <ferror@plt+0x3310>
  407150:	ldr	x0, [sp, #80]
  407154:	ldrb	w0, [x0]
  407158:	cmp	w0, #0x2c
  40715c:	b.eq	40718c <ferror@plt+0x317c>  // b.none
  407160:	bl	403b60 <__ctype_b_loc@plt>
  407164:	ldr	x1, [x0]
  407168:	ldr	x0, [sp, #80]
  40716c:	ldrb	w0, [x0]
  407170:	and	x0, x0, #0xff
  407174:	lsl	x0, x0, #1
  407178:	add	x0, x1, x0
  40717c:	ldrh	w0, [x0]
  407180:	and	w0, w0, #0x2000
  407184:	cmp	w0, #0x0
  407188:	b.eq	407320 <ferror@plt+0x3310>  // b.none
  40718c:	str	wzr, [sp, #68]
  407190:	b	407320 <ferror@plt+0x3310>
  407194:	b	407320 <ferror@plt+0x3310>
  407198:	bl	403b60 <__ctype_b_loc@plt>
  40719c:	ldr	x1, [x0]
  4071a0:	ldr	x0, [sp, #80]
  4071a4:	ldrb	w0, [x0]
  4071a8:	and	x0, x0, #0xff
  4071ac:	lsl	x0, x0, #1
  4071b0:	add	x0, x1, x0
  4071b4:	ldrh	w0, [x0]
  4071b8:	and	w0, w0, #0x2000
  4071bc:	cmp	w0, #0x0
  4071c0:	b.ne	407328 <ferror@plt+0x3318>  // b.any
  4071c4:	ldr	x0, [sp, #80]
  4071c8:	ldrb	w0, [x0]
  4071cc:	cmp	w0, #0x3c
  4071d0:	b.eq	407204 <ferror@plt+0x31f4>  // b.none
  4071d4:	ldr	x0, [sp, #80]
  4071d8:	ldrb	w0, [x0]
  4071dc:	cmp	w0, #0x3e
  4071e0:	b.eq	407204 <ferror@plt+0x31f4>  // b.none
  4071e4:	ldr	x0, [sp, #80]
  4071e8:	ldrb	w0, [x0]
  4071ec:	cmp	w0, #0x21
  4071f0:	b.eq	407204 <ferror@plt+0x31f4>  // b.none
  4071f4:	ldr	x0, [sp, #80]
  4071f8:	ldrb	w0, [x0]
  4071fc:	cmp	w0, #0x3d
  407200:	b.ne	407210 <ferror@plt+0x3200>  // b.any
  407204:	mov	w0, #0x3                   	// #3
  407208:	str	w0, [sp, #68]
  40720c:	b	407328 <ferror@plt+0x3318>
  407210:	mov	x4, #0x0                   	// #0
  407214:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407218:	add	x3, x0, #0xd30
  40721c:	mov	w2, #0x160                 	// #352
  407220:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407224:	add	x1, x0, #0x770
  407228:	mov	x0, #0x0                   	// #0
  40722c:	bl	4319d8 <ferror@plt+0x2d9c8>
  407230:	ldr	x0, [sp, #80]
  407234:	ldrb	w0, [x0]
  407238:	cmp	w0, #0x3c
  40723c:	b.eq	407330 <ferror@plt+0x3320>  // b.none
  407240:	ldr	x0, [sp, #80]
  407244:	ldrb	w0, [x0]
  407248:	cmp	w0, #0x3e
  40724c:	b.eq	407330 <ferror@plt+0x3320>  // b.none
  407250:	ldr	x0, [sp, #80]
  407254:	ldrb	w0, [x0]
  407258:	cmp	w0, #0x21
  40725c:	b.eq	407330 <ferror@plt+0x3320>  // b.none
  407260:	ldr	x0, [sp, #80]
  407264:	ldrb	w0, [x0]
  407268:	cmp	w0, #0x3d
  40726c:	b.eq	407330 <ferror@plt+0x3320>  // b.none
  407270:	mov	w0, #0x4                   	// #4
  407274:	str	w0, [sp, #68]
  407278:	b	407330 <ferror@plt+0x3320>
  40727c:	bl	403b60 <__ctype_b_loc@plt>
  407280:	ldr	x1, [x0]
  407284:	ldr	x0, [sp, #80]
  407288:	ldrb	w0, [x0]
  40728c:	and	x0, x0, #0xff
  407290:	lsl	x0, x0, #1
  407294:	add	x0, x1, x0
  407298:	ldrh	w0, [x0]
  40729c:	and	w0, w0, #0x2000
  4072a0:	cmp	w0, #0x0
  4072a4:	b.ne	407338 <ferror@plt+0x3328>  // b.any
  4072a8:	mov	w0, #0x5                   	// #5
  4072ac:	str	w0, [sp, #68]
  4072b0:	b	407338 <ferror@plt+0x3328>
  4072b4:	ldr	x0, [sp, #80]
  4072b8:	ldrb	w0, [x0]
  4072bc:	cmp	w0, #0x2c
  4072c0:	b.eq	4072f0 <ferror@plt+0x32e0>  // b.none
  4072c4:	bl	403b60 <__ctype_b_loc@plt>
  4072c8:	ldr	x1, [x0]
  4072cc:	ldr	x0, [sp, #80]
  4072d0:	ldrb	w0, [x0]
  4072d4:	and	x0, x0, #0xff
  4072d8:	lsl	x0, x0, #1
  4072dc:	add	x0, x1, x0
  4072e0:	ldrh	w0, [x0]
  4072e4:	and	w0, w0, #0x2000
  4072e8:	cmp	w0, #0x0
  4072ec:	b.eq	407340 <ferror@plt+0x3330>  // b.none
  4072f0:	str	wzr, [sp, #68]
  4072f4:	b	407340 <ferror@plt+0x3330>
  4072f8:	mov	x4, #0x0                   	// #0
  4072fc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407300:	add	x3, x0, #0xd30
  407304:	mov	w2, #0x173                 	// #371
  407308:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40730c:	add	x1, x0, #0x770
  407310:	mov	x0, #0x0                   	// #0
  407314:	bl	4319d8 <ferror@plt+0x2d9c8>
  407318:	nop
  40731c:	b	407344 <ferror@plt+0x3334>
  407320:	nop
  407324:	b	407344 <ferror@plt+0x3334>
  407328:	nop
  40732c:	b	407344 <ferror@plt+0x3334>
  407330:	nop
  407334:	b	407344 <ferror@plt+0x3334>
  407338:	nop
  40733c:	b	407344 <ferror@plt+0x3334>
  407340:	nop
  407344:	ldr	w0, [sp, #68]
  407348:	cmp	w0, #0x0
  40734c:	b.ne	407390 <ferror@plt+0x3380>  // b.any
  407350:	ldr	w0, [sp, #64]
  407354:	cmp	w0, #0x0
  407358:	b.eq	407390 <ferror@plt+0x3380>  // b.none
  40735c:	ldr	x1, [sp, #80]
  407360:	ldr	x0, [sp, #72]
  407364:	sub	x0, x1, x0
  407368:	mov	x1, x0
  40736c:	ldr	x0, [sp, #72]
  407370:	bl	428e04 <ferror@plt+0x24df4>
  407374:	str	x0, [sp, #40]
  407378:	ldr	x1, [sp, #40]
  40737c:	ldr	x0, [sp, #88]
  407380:	bl	410fd0 <ferror@plt+0xcfc0>
  407384:	str	x0, [sp, #88]
  407388:	ldr	x0, [sp, #80]
  40738c:	str	x0, [sp, #72]
  407390:	ldr	w0, [sp, #68]
  407394:	str	w0, [sp, #64]
  407398:	ldr	x0, [sp, #80]
  40739c:	add	x0, x0, #0x1
  4073a0:	str	x0, [sp, #80]
  4073a4:	ldr	x0, [sp, #80]
  4073a8:	ldrb	w0, [x0]
  4073ac:	cmp	w0, #0x0
  4073b0:	b.ne	406f5c <ferror@plt+0x2f4c>  // b.any
  4073b4:	ldr	x1, [sp, #80]
  4073b8:	ldr	x0, [sp, #72]
  4073bc:	cmp	x1, x0
  4073c0:	b.eq	4073f0 <ferror@plt+0x33e0>  // b.none
  4073c4:	ldr	x1, [sp, #80]
  4073c8:	ldr	x0, [sp, #72]
  4073cc:	sub	x0, x1, x0
  4073d0:	mov	x1, x0
  4073d4:	ldr	x0, [sp, #72]
  4073d8:	bl	428e04 <ferror@plt+0x24df4>
  4073dc:	str	x0, [sp, #48]
  4073e0:	ldr	x1, [sp, #48]
  4073e4:	ldr	x0, [sp, #88]
  4073e8:	bl	410fd0 <ferror@plt+0xcfc0>
  4073ec:	str	x0, [sp, #88]
  4073f0:	ldr	x0, [sp, #88]
  4073f4:	bl	411720 <ferror@plt+0xd710>
  4073f8:	str	x0, [sp, #88]
  4073fc:	ldr	x0, [sp, #88]
  407400:	ldp	x29, x30, [sp], #96
  407404:	ret
  407408:	stp	x29, x30, [sp, #-96]!
  40740c:	mov	x29, sp
  407410:	str	x0, [sp, #40]
  407414:	str	x1, [sp, #32]
  407418:	str	x2, [sp, #24]
  40741c:	str	xzr, [sp, #80]
  407420:	ldr	x1, [sp, #24]
  407424:	ldr	x0, [sp, #32]
  407428:	bl	406f2c <ferror@plt+0x2f1c>
  40742c:	str	x0, [sp, #64]
  407430:	ldr	x0, [sp, #64]
  407434:	str	x0, [sp, #88]
  407438:	b	407984 <ferror@plt+0x3974>
  40743c:	ldr	x0, [sp, #88]
  407440:	ldr	x0, [x0]
  407444:	str	x0, [sp, #72]
  407448:	mov	x1, #0x20                  	// #32
  40744c:	mov	x0, #0x1                   	// #1
  407450:	bl	418820 <ferror@plt+0x14810>
  407454:	str	x0, [sp, #56]
  407458:	ldr	x0, [sp, #56]
  40745c:	mov	w1, #0x6                   	// #6
  407460:	str	w1, [x0, #8]
  407464:	ldr	x0, [sp, #56]
  407468:	ldr	x1, [sp, #40]
  40746c:	str	x1, [x0, #24]
  407470:	ldr	x1, [sp, #56]
  407474:	ldr	x0, [sp, #80]
  407478:	bl	410fd0 <ferror@plt+0xcfc0>
  40747c:	str	x0, [sp, #80]
  407480:	b	407490 <ferror@plt+0x3480>
  407484:	ldr	x0, [sp, #72]
  407488:	add	x0, x0, #0x1
  40748c:	str	x0, [sp, #72]
  407490:	ldr	x0, [sp, #72]
  407494:	ldrb	w0, [x0]
  407498:	cmp	w0, #0x0
  40749c:	b.eq	4074dc <ferror@plt+0x34cc>  // b.none
  4074a0:	ldr	x0, [sp, #72]
  4074a4:	ldrb	w0, [x0]
  4074a8:	cmp	w0, #0x2c
  4074ac:	b.eq	407484 <ferror@plt+0x3474>  // b.none
  4074b0:	bl	403b60 <__ctype_b_loc@plt>
  4074b4:	ldr	x1, [x0]
  4074b8:	ldr	x0, [sp, #72]
  4074bc:	ldrb	w0, [x0]
  4074c0:	and	x0, x0, #0xff
  4074c4:	lsl	x0, x0, #1
  4074c8:	add	x0, x1, x0
  4074cc:	ldrh	w0, [x0]
  4074d0:	and	w0, w0, #0x2000
  4074d4:	cmp	w0, #0x0
  4074d8:	b.ne	407484 <ferror@plt+0x3474>  // b.any
  4074dc:	ldr	x0, [sp, #72]
  4074e0:	str	x0, [sp, #48]
  4074e4:	b	4074f4 <ferror@plt+0x34e4>
  4074e8:	ldr	x0, [sp, #72]
  4074ec:	add	x0, x0, #0x1
  4074f0:	str	x0, [sp, #72]
  4074f4:	ldr	x0, [sp, #72]
  4074f8:	ldrb	w0, [x0]
  4074fc:	cmp	w0, #0x0
  407500:	b.eq	407548 <ferror@plt+0x3538>  // b.none
  407504:	bl	403b60 <__ctype_b_loc@plt>
  407508:	ldr	x1, [x0]
  40750c:	ldr	x0, [sp, #72]
  407510:	ldrb	w0, [x0]
  407514:	and	x0, x0, #0xff
  407518:	lsl	x0, x0, #1
  40751c:	add	x0, x1, x0
  407520:	ldrh	w0, [x0]
  407524:	and	w0, w0, #0x2000
  407528:	cmp	w0, #0x0
  40752c:	b.eq	4074e8 <ferror@plt+0x34d8>  // b.none
  407530:	b	407548 <ferror@plt+0x3538>
  407534:	ldr	x0, [sp, #72]
  407538:	strb	wzr, [x0]
  40753c:	ldr	x0, [sp, #72]
  407540:	add	x0, x0, #0x1
  407544:	str	x0, [sp, #72]
  407548:	ldr	x0, [sp, #72]
  40754c:	ldrb	w0, [x0]
  407550:	cmp	w0, #0x0
  407554:	b.eq	407594 <ferror@plt+0x3584>  // b.none
  407558:	ldr	x0, [sp, #72]
  40755c:	ldrb	w0, [x0]
  407560:	cmp	w0, #0x2c
  407564:	b.eq	407534 <ferror@plt+0x3524>  // b.none
  407568:	bl	403b60 <__ctype_b_loc@plt>
  40756c:	ldr	x1, [x0]
  407570:	ldr	x0, [sp, #72]
  407574:	ldrb	w0, [x0]
  407578:	and	x0, x0, #0xff
  40757c:	lsl	x0, x0, #1
  407580:	add	x0, x1, x0
  407584:	ldrh	w0, [x0]
  407588:	and	w0, w0, #0x2000
  40758c:	cmp	w0, #0x0
  407590:	b.ne	407534 <ferror@plt+0x3524>  // b.any
  407594:	ldr	x0, [sp, #48]
  407598:	ldrb	w0, [x0]
  40759c:	cmp	w0, #0x0
  4075a0:	b.ne	4075d0 <ferror@plt+0x35c0>  // b.any
  4075a4:	ldr	x1, [sp, #24]
  4075a8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4075ac:	add	x0, x0, #0x778
  4075b0:	bl	4097c8 <ferror@plt+0x57b8>
  4075b4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4075b8:	add	x0, x0, #0x5e8
  4075bc:	ldr	w0, [x0]
  4075c0:	cmp	w0, #0x0
  4075c4:	b.eq	407958 <ferror@plt+0x3948>  // b.none
  4075c8:	mov	w0, #0x1                   	// #1
  4075cc:	bl	403560 <exit@plt>
  4075d0:	ldr	x0, [sp, #48]
  4075d4:	bl	428d58 <ferror@plt+0x24d48>
  4075d8:	mov	x1, x0
  4075dc:	ldr	x0, [sp, #56]
  4075e0:	str	x1, [x0]
  4075e4:	ldr	x0, [sp, #72]
  4075e8:	str	x0, [sp, #48]
  4075ec:	b	4075fc <ferror@plt+0x35ec>
  4075f0:	ldr	x0, [sp, #72]
  4075f4:	add	x0, x0, #0x1
  4075f8:	str	x0, [sp, #72]
  4075fc:	ldr	x0, [sp, #72]
  407600:	ldrb	w0, [x0]
  407604:	cmp	w0, #0x0
  407608:	b.eq	407650 <ferror@plt+0x3640>  // b.none
  40760c:	bl	403b60 <__ctype_b_loc@plt>
  407610:	ldr	x1, [x0]
  407614:	ldr	x0, [sp, #72]
  407618:	ldrb	w0, [x0]
  40761c:	and	x0, x0, #0xff
  407620:	lsl	x0, x0, #1
  407624:	add	x0, x1, x0
  407628:	ldrh	w0, [x0]
  40762c:	and	w0, w0, #0x2000
  407630:	cmp	w0, #0x0
  407634:	b.eq	4075f0 <ferror@plt+0x35e0>  // b.none
  407638:	b	407650 <ferror@plt+0x3640>
  40763c:	ldr	x0, [sp, #72]
  407640:	strb	wzr, [x0]
  407644:	ldr	x0, [sp, #72]
  407648:	add	x0, x0, #0x1
  40764c:	str	x0, [sp, #72]
  407650:	ldr	x0, [sp, #72]
  407654:	ldrb	w0, [x0]
  407658:	cmp	w0, #0x0
  40765c:	b.eq	40768c <ferror@plt+0x367c>  // b.none
  407660:	bl	403b60 <__ctype_b_loc@plt>
  407664:	ldr	x1, [x0]
  407668:	ldr	x0, [sp, #72]
  40766c:	ldrb	w0, [x0]
  407670:	and	x0, x0, #0xff
  407674:	lsl	x0, x0, #1
  407678:	add	x0, x1, x0
  40767c:	ldrh	w0, [x0]
  407680:	and	w0, w0, #0x2000
  407684:	cmp	w0, #0x0
  407688:	b.ne	40763c <ferror@plt+0x362c>  // b.any
  40768c:	ldr	x0, [sp, #48]
  407690:	ldrb	w0, [x0]
  407694:	cmp	w0, #0x0
  407698:	b.eq	4077c4 <ferror@plt+0x37b4>  // b.none
  40769c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4076a0:	add	x1, x0, #0x7b8
  4076a4:	ldr	x0, [sp, #48]
  4076a8:	bl	403b30 <strcmp@plt>
  4076ac:	cmp	w0, #0x0
  4076b0:	b.ne	4076c4 <ferror@plt+0x36b4>  // b.any
  4076b4:	ldr	x0, [sp, #56]
  4076b8:	mov	w1, #0x4                   	// #4
  4076bc:	str	w1, [x0, #8]
  4076c0:	b	4077c4 <ferror@plt+0x37b4>
  4076c4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4076c8:	add	x1, x0, #0x7c0
  4076cc:	ldr	x0, [sp, #48]
  4076d0:	bl	403b30 <strcmp@plt>
  4076d4:	cmp	w0, #0x0
  4076d8:	b.ne	4076ec <ferror@plt+0x36dc>  // b.any
  4076dc:	ldr	x0, [sp, #56]
  4076e0:	mov	w1, #0x3                   	// #3
  4076e4:	str	w1, [x0, #8]
  4076e8:	b	4077c4 <ferror@plt+0x37b4>
  4076ec:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4076f0:	add	x1, x0, #0x7c8
  4076f4:	ldr	x0, [sp, #48]
  4076f8:	bl	403b30 <strcmp@plt>
  4076fc:	cmp	w0, #0x0
  407700:	b.ne	407714 <ferror@plt+0x3704>  // b.any
  407704:	ldr	x0, [sp, #56]
  407708:	mov	w1, #0x2                   	// #2
  40770c:	str	w1, [x0, #8]
  407710:	b	4077c4 <ferror@plt+0x37b4>
  407714:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407718:	add	x1, x0, #0x7d0
  40771c:	ldr	x0, [sp, #48]
  407720:	bl	403b30 <strcmp@plt>
  407724:	cmp	w0, #0x0
  407728:	b.ne	40773c <ferror@plt+0x372c>  // b.any
  40772c:	ldr	x0, [sp, #56]
  407730:	mov	w1, #0x1                   	// #1
  407734:	str	w1, [x0, #8]
  407738:	b	4077c4 <ferror@plt+0x37b4>
  40773c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407740:	add	x1, x0, #0x7d8
  407744:	ldr	x0, [sp, #48]
  407748:	bl	403b30 <strcmp@plt>
  40774c:	cmp	w0, #0x0
  407750:	b.ne	407760 <ferror@plt+0x3750>  // b.any
  407754:	ldr	x0, [sp, #56]
  407758:	str	wzr, [x0, #8]
  40775c:	b	4077c4 <ferror@plt+0x37b4>
  407760:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407764:	add	x1, x0, #0x7e0
  407768:	ldr	x0, [sp, #48]
  40776c:	bl	403b30 <strcmp@plt>
  407770:	cmp	w0, #0x0
  407774:	b.ne	407788 <ferror@plt+0x3778>  // b.any
  407778:	ldr	x0, [sp, #56]
  40777c:	mov	w1, #0x5                   	// #5
  407780:	str	w1, [x0, #8]
  407784:	b	4077c4 <ferror@plt+0x37b4>
  407788:	ldr	x0, [sp, #56]
  40778c:	ldr	x0, [x0]
  407790:	ldr	x3, [sp, #24]
  407794:	mov	x2, x0
  407798:	ldr	x1, [sp, #48]
  40779c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4077a0:	add	x0, x0, #0x7e8
  4077a4:	bl	4097c8 <ferror@plt+0x57b8>
  4077a8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4077ac:	add	x0, x0, #0x5e8
  4077b0:	ldr	w0, [x0]
  4077b4:	cmp	w0, #0x0
  4077b8:	b.eq	407960 <ferror@plt+0x3950>  // b.none
  4077bc:	mov	w0, #0x1                   	// #1
  4077c0:	bl	403560 <exit@plt>
  4077c4:	ldr	x0, [sp, #72]
  4077c8:	str	x0, [sp, #48]
  4077cc:	b	4077dc <ferror@plt+0x37cc>
  4077d0:	ldr	x0, [sp, #72]
  4077d4:	add	x0, x0, #0x1
  4077d8:	str	x0, [sp, #72]
  4077dc:	ldr	x0, [sp, #72]
  4077e0:	ldrb	w0, [x0]
  4077e4:	cmp	w0, #0x0
  4077e8:	b.eq	407840 <ferror@plt+0x3830>  // b.none
  4077ec:	ldr	x0, [sp, #72]
  4077f0:	ldrb	w0, [x0]
  4077f4:	cmp	w0, #0x2c
  4077f8:	b.eq	407840 <ferror@plt+0x3830>  // b.none
  4077fc:	bl	403b60 <__ctype_b_loc@plt>
  407800:	ldr	x1, [x0]
  407804:	ldr	x0, [sp, #72]
  407808:	ldrb	w0, [x0]
  40780c:	and	x0, x0, #0xff
  407810:	lsl	x0, x0, #1
  407814:	add	x0, x1, x0
  407818:	ldrh	w0, [x0]
  40781c:	and	w0, w0, #0x2000
  407820:	cmp	w0, #0x0
  407824:	b.eq	4077d0 <ferror@plt+0x37c0>  // b.none
  407828:	b	407840 <ferror@plt+0x3830>
  40782c:	ldr	x0, [sp, #72]
  407830:	strb	wzr, [x0]
  407834:	ldr	x0, [sp, #72]
  407838:	add	x0, x0, #0x1
  40783c:	str	x0, [sp, #72]
  407840:	ldr	x0, [sp, #72]
  407844:	ldrb	w0, [x0]
  407848:	cmp	w0, #0x0
  40784c:	b.eq	40788c <ferror@plt+0x387c>  // b.none
  407850:	ldr	x0, [sp, #72]
  407854:	ldrb	w0, [x0]
  407858:	cmp	w0, #0x2c
  40785c:	b.eq	40782c <ferror@plt+0x381c>  // b.none
  407860:	bl	403b60 <__ctype_b_loc@plt>
  407864:	ldr	x1, [x0]
  407868:	ldr	x0, [sp, #72]
  40786c:	ldrb	w0, [x0]
  407870:	and	x0, x0, #0xff
  407874:	lsl	x0, x0, #1
  407878:	add	x0, x1, x0
  40787c:	ldrh	w0, [x0]
  407880:	and	w0, w0, #0x2000
  407884:	cmp	w0, #0x0
  407888:	b.ne	40782c <ferror@plt+0x381c>  // b.any
  40788c:	ldr	x0, [sp, #56]
  407890:	ldr	w0, [x0, #8]
  407894:	cmp	w0, #0x6
  407898:	b.eq	407900 <ferror@plt+0x38f0>  // b.none
  40789c:	ldr	x0, [sp, #48]
  4078a0:	ldrb	w0, [x0]
  4078a4:	cmp	w0, #0x0
  4078a8:	b.ne	407900 <ferror@plt+0x38f0>  // b.any
  4078ac:	ldr	x0, [sp, #56]
  4078b0:	ldr	x0, [x0]
  4078b4:	ldr	x2, [sp, #24]
  4078b8:	mov	x1, x0
  4078bc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4078c0:	add	x0, x0, #0x838
  4078c4:	bl	4097c8 <ferror@plt+0x57b8>
  4078c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4078cc:	add	x0, x0, #0x5e8
  4078d0:	ldr	w0, [x0]
  4078d4:	cmp	w0, #0x0
  4078d8:	b.eq	4078e4 <ferror@plt+0x38d4>  // b.none
  4078dc:	mov	w0, #0x1                   	// #1
  4078e0:	bl	403560 <exit@plt>
  4078e4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4078e8:	add	x0, x0, #0x888
  4078ec:	bl	428d58 <ferror@plt+0x24d48>
  4078f0:	mov	x1, x0
  4078f4:	ldr	x0, [sp, #56]
  4078f8:	str	x1, [x0, #16]
  4078fc:	b	407964 <ferror@plt+0x3954>
  407900:	ldr	x0, [sp, #48]
  407904:	ldrb	w0, [x0]
  407908:	cmp	w0, #0x0
  40790c:	b.eq	407924 <ferror@plt+0x3914>  // b.none
  407910:	ldr	x0, [sp, #48]
  407914:	bl	428d58 <ferror@plt+0x24d48>
  407918:	mov	x1, x0
  40791c:	ldr	x0, [sp, #56]
  407920:	str	x1, [x0, #16]
  407924:	ldr	x0, [sp, #56]
  407928:	ldr	x0, [x0]
  40792c:	cmp	x0, #0x0
  407930:	b.ne	407964 <ferror@plt+0x3954>  // b.any
  407934:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407938:	add	x4, x0, #0x890
  40793c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407940:	add	x3, x0, #0xd48
  407944:	mov	w2, #0x20b                 	// #523
  407948:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40794c:	add	x1, x0, #0x770
  407950:	mov	x0, #0x0                   	// #0
  407954:	bl	4319d8 <ferror@plt+0x2d9c8>
  407958:	nop
  40795c:	b	407964 <ferror@plt+0x3954>
  407960:	nop
  407964:	ldr	x0, [sp, #88]
  407968:	cmp	x0, #0x0
  40796c:	b.eq	40797c <ferror@plt+0x396c>  // b.none
  407970:	ldr	x0, [sp, #88]
  407974:	ldr	x0, [x0, #8]
  407978:	b	407980 <ferror@plt+0x3970>
  40797c:	mov	x0, #0x0                   	// #0
  407980:	str	x0, [sp, #88]
  407984:	ldr	x0, [sp, #88]
  407988:	cmp	x0, #0x0
  40798c:	b.ne	40743c <ferror@plt+0x342c>  // b.any
  407990:	mov	x2, #0x0                   	// #0
  407994:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  407998:	add	x1, x0, #0x5e0
  40799c:	ldr	x0, [sp, #64]
  4079a0:	bl	411ac0 <ferror@plt+0xdab0>
  4079a4:	ldr	x0, [sp, #64]
  4079a8:	bl	410ed4 <ferror@plt+0xcec4>
  4079ac:	ldr	x0, [sp, #80]
  4079b0:	bl	411720 <ferror@plt+0xd710>
  4079b4:	str	x0, [sp, #80]
  4079b8:	ldr	x0, [sp, #80]
  4079bc:	ldp	x29, x30, [sp], #96
  4079c0:	ret
  4079c4:	stp	x29, x30, [sp, #-64]!
  4079c8:	mov	x29, sp
  4079cc:	str	x0, [sp, #40]
  4079d0:	str	x1, [sp, #32]
  4079d4:	str	x2, [sp, #24]
  4079d8:	ldr	x0, [sp, #40]
  4079dc:	ldr	x0, [x0, #56]
  4079e0:	cmp	x0, #0x0
  4079e4:	b.eq	407a14 <ferror@plt+0x3a04>  // b.none
  4079e8:	ldr	x1, [sp, #24]
  4079ec:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4079f0:	add	x0, x0, #0x8a0
  4079f4:	bl	4097c8 <ferror@plt+0x57b8>
  4079f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4079fc:	add	x0, x0, #0x5e8
  407a00:	ldr	w0, [x0]
  407a04:	cmp	w0, #0x0
  407a08:	b.eq	407a50 <ferror@plt+0x3a40>  // b.none
  407a0c:	mov	w0, #0x1                   	// #1
  407a10:	bl	403560 <exit@plt>
  407a14:	ldr	x2, [sp, #24]
  407a18:	ldr	x1, [sp, #32]
  407a1c:	ldr	x0, [sp, #40]
  407a20:	bl	406bec <ferror@plt+0x2bdc>
  407a24:	str	x0, [sp, #56]
  407a28:	ldr	x2, [sp, #24]
  407a2c:	ldr	x1, [sp, #56]
  407a30:	ldr	x0, [sp, #40]
  407a34:	bl	407408 <ferror@plt+0x33f8>
  407a38:	mov	x1, x0
  407a3c:	ldr	x0, [sp, #40]
  407a40:	str	x1, [x0, #48]
  407a44:	ldr	x0, [sp, #56]
  407a48:	bl	4185e0 <ferror@plt+0x145d0>
  407a4c:	b	407a54 <ferror@plt+0x3a44>
  407a50:	nop
  407a54:	ldp	x29, x30, [sp], #64
  407a58:	ret
  407a5c:	stp	x29, x30, [sp, #-64]!
  407a60:	mov	x29, sp
  407a64:	str	x0, [sp, #40]
  407a68:	str	x1, [sp, #32]
  407a6c:	str	x2, [sp, #24]
  407a70:	ldr	x0, [sp, #40]
  407a74:	ldr	x0, [x0, #72]
  407a78:	cmp	x0, #0x0
  407a7c:	b.eq	407aac <ferror@plt+0x3a9c>  // b.none
  407a80:	ldr	x1, [sp, #24]
  407a84:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407a88:	add	x0, x0, #0x8c8
  407a8c:	bl	4097c8 <ferror@plt+0x57b8>
  407a90:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  407a94:	add	x0, x0, #0x5e8
  407a98:	ldr	w0, [x0]
  407a9c:	cmp	w0, #0x0
  407aa0:	b.eq	407ae8 <ferror@plt+0x3ad8>  // b.none
  407aa4:	mov	w0, #0x1                   	// #1
  407aa8:	bl	403560 <exit@plt>
  407aac:	ldr	x2, [sp, #24]
  407ab0:	ldr	x1, [sp, #32]
  407ab4:	ldr	x0, [sp, #40]
  407ab8:	bl	406bec <ferror@plt+0x2bdc>
  407abc:	str	x0, [sp, #56]
  407ac0:	ldr	x2, [sp, #24]
  407ac4:	ldr	x1, [sp, #56]
  407ac8:	ldr	x0, [sp, #40]
  407acc:	bl	407408 <ferror@plt+0x33f8>
  407ad0:	mov	x1, x0
  407ad4:	ldr	x0, [sp, #40]
  407ad8:	str	x1, [x0, #64]
  407adc:	ldr	x0, [sp, #56]
  407ae0:	bl	4185e0 <ferror@plt+0x145d0>
  407ae4:	b	407aec <ferror@plt+0x3adc>
  407ae8:	nop
  407aec:	ldp	x29, x30, [sp], #64
  407af0:	ret
  407af4:	stp	x29, x30, [sp, #-64]!
  407af8:	mov	x29, sp
  407afc:	str	x0, [sp, #40]
  407b00:	str	x1, [sp, #32]
  407b04:	str	x2, [sp, #24]
  407b08:	ldr	x0, [sp, #40]
  407b0c:	ldr	x0, [x0, #112]
  407b10:	cmp	x0, #0x0
  407b14:	b.eq	407b44 <ferror@plt+0x3b34>  // b.none
  407b18:	ldr	x1, [sp, #24]
  407b1c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407b20:	add	x0, x0, #0x8f8
  407b24:	bl	4097c8 <ferror@plt+0x57b8>
  407b28:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  407b2c:	add	x0, x0, #0x5e8
  407b30:	ldr	w0, [x0]
  407b34:	cmp	w0, #0x0
  407b38:	b.eq	407b80 <ferror@plt+0x3b70>  // b.none
  407b3c:	mov	w0, #0x1                   	// #1
  407b40:	bl	403560 <exit@plt>
  407b44:	ldr	x2, [sp, #24]
  407b48:	ldr	x1, [sp, #32]
  407b4c:	ldr	x0, [sp, #40]
  407b50:	bl	406bec <ferror@plt+0x2bdc>
  407b54:	str	x0, [sp, #56]
  407b58:	ldr	x2, [sp, #24]
  407b5c:	ldr	x1, [sp, #56]
  407b60:	ldr	x0, [sp, #40]
  407b64:	bl	407408 <ferror@plt+0x33f8>
  407b68:	mov	x1, x0
  407b6c:	ldr	x0, [sp, #40]
  407b70:	str	x1, [x0, #112]
  407b74:	ldr	x0, [sp, #56]
  407b78:	bl	4185e0 <ferror@plt+0x145d0>
  407b7c:	b	407b84 <ferror@plt+0x3b74>
  407b80:	nop
  407b84:	ldp	x29, x30, [sp], #64
  407b88:	ret
  407b8c:	stp	x29, x30, [sp, #-64]!
  407b90:	mov	x29, sp
  407b94:	str	x0, [sp, #24]
  407b98:	ldr	x0, [sp, #24]
  407b9c:	bl	403530 <strlen@plt>
  407ba0:	add	x0, x0, #0xa
  407ba4:	str	x0, [sp, #56]
  407ba8:	str	xzr, [sp, #48]
  407bac:	ldr	x0, [sp, #56]
  407bb0:	bl	41844c <ferror@plt+0x1443c>
  407bb4:	str	x0, [sp, #40]
  407bb8:	b	407d2c <ferror@plt+0x3d1c>
  407bbc:	ldr	x0, [sp, #24]
  407bc0:	ldrb	w0, [x0]
  407bc4:	cmp	w0, #0x23
  407bc8:	b.ls	407cac <ferror@plt+0x3c9c>  // b.plast
  407bcc:	ldr	x0, [sp, #24]
  407bd0:	ldrb	w0, [x0]
  407bd4:	cmp	w0, #0x24
  407bd8:	b.ls	407bec <ferror@plt+0x3bdc>  // b.plast
  407bdc:	ldr	x0, [sp, #24]
  407be0:	ldrb	w0, [x0]
  407be4:	cmp	w0, #0x27
  407be8:	b.ls	407cac <ferror@plt+0x3c9c>  // b.plast
  407bec:	ldr	x0, [sp, #24]
  407bf0:	ldrb	w0, [x0]
  407bf4:	cmp	w0, #0x29
  407bf8:	b.ls	407c0c <ferror@plt+0x3bfc>  // b.plast
  407bfc:	ldr	x0, [sp, #24]
  407c00:	ldrb	w0, [x0]
  407c04:	cmp	w0, #0x2a
  407c08:	b.ls	407cac <ferror@plt+0x3c9c>  // b.plast
  407c0c:	ldr	x0, [sp, #24]
  407c10:	ldrb	w0, [x0]
  407c14:	cmp	w0, #0x3a
  407c18:	b.ls	407c2c <ferror@plt+0x3c1c>  // b.plast
  407c1c:	ldr	x0, [sp, #24]
  407c20:	ldrb	w0, [x0]
  407c24:	cmp	w0, #0x3c
  407c28:	b.ls	407cac <ferror@plt+0x3c9c>  // b.plast
  407c2c:	ldr	x0, [sp, #24]
  407c30:	ldrb	w0, [x0]
  407c34:	cmp	w0, #0x3d
  407c38:	b.ls	407c4c <ferror@plt+0x3c3c>  // b.plast
  407c3c:	ldr	x0, [sp, #24]
  407c40:	ldrb	w0, [x0]
  407c44:	cmp	w0, #0x3f
  407c48:	b.ls	407cac <ferror@plt+0x3c9c>  // b.plast
  407c4c:	ldr	x0, [sp, #24]
  407c50:	ldrb	w0, [x0]
  407c54:	cmp	w0, #0x5a
  407c58:	b.ls	407c6c <ferror@plt+0x3c5c>  // b.plast
  407c5c:	ldr	x0, [sp, #24]
  407c60:	ldrb	w0, [x0]
  407c64:	cmp	w0, #0x5d
  407c68:	b.ls	407cac <ferror@plt+0x3c9c>  // b.plast
  407c6c:	ldr	x0, [sp, #24]
  407c70:	ldrb	w0, [x0]
  407c74:	cmp	w0, #0x60
  407c78:	b.eq	407cac <ferror@plt+0x3c9c>  // b.none
  407c7c:	ldr	x0, [sp, #24]
  407c80:	ldrb	w0, [x0]
  407c84:	cmp	w0, #0x7a
  407c88:	b.ls	407c9c <ferror@plt+0x3c8c>  // b.plast
  407c8c:	ldr	x0, [sp, #24]
  407c90:	ldrb	w0, [x0]
  407c94:	cmp	w0, #0x7d
  407c98:	b.ls	407cac <ferror@plt+0x3c9c>  // b.plast
  407c9c:	ldr	x0, [sp, #24]
  407ca0:	ldrb	w0, [x0]
  407ca4:	cmp	w0, #0x7e
  407ca8:	b.ls	407ccc <ferror@plt+0x3cbc>  // b.plast
  407cac:	ldr	x1, [sp, #40]
  407cb0:	ldr	x0, [sp, #48]
  407cb4:	add	x0, x1, x0
  407cb8:	mov	w1, #0x5c                  	// #92
  407cbc:	strb	w1, [x0]
  407cc0:	ldr	x0, [sp, #48]
  407cc4:	add	x0, x0, #0x1
  407cc8:	str	x0, [sp, #48]
  407ccc:	ldr	x1, [sp, #40]
  407cd0:	ldr	x0, [sp, #48]
  407cd4:	add	x0, x1, x0
  407cd8:	ldr	x1, [sp, #24]
  407cdc:	ldrb	w1, [x1]
  407ce0:	strb	w1, [x0]
  407ce4:	ldr	x0, [sp, #48]
  407ce8:	add	x0, x0, #0x1
  407cec:	str	x0, [sp, #48]
  407cf0:	ldr	x0, [sp, #48]
  407cf4:	add	x0, x0, #0x2
  407cf8:	ldr	x1, [sp, #56]
  407cfc:	cmp	x1, x0
  407d00:	b.hi	407d20 <ferror@plt+0x3d10>  // b.pmore
  407d04:	ldr	x0, [sp, #56]
  407d08:	lsl	x0, x0, #1
  407d0c:	str	x0, [sp, #56]
  407d10:	ldr	x1, [sp, #56]
  407d14:	ldr	x0, [sp, #40]
  407d18:	bl	418540 <ferror@plt+0x14530>
  407d1c:	str	x0, [sp, #40]
  407d20:	ldr	x0, [sp, #24]
  407d24:	add	x0, x0, #0x1
  407d28:	str	x0, [sp, #24]
  407d2c:	ldr	x0, [sp, #24]
  407d30:	ldrb	w0, [x0]
  407d34:	cmp	w0, #0x0
  407d38:	b.ne	407bbc <ferror@plt+0x3bac>  // b.any
  407d3c:	ldr	x1, [sp, #40]
  407d40:	ldr	x0, [sp, #48]
  407d44:	add	x0, x1, x0
  407d48:	strb	wzr, [x0]
  407d4c:	ldr	x0, [sp, #40]
  407d50:	ldp	x29, x30, [sp], #64
  407d54:	ret
  407d58:	stp	x29, x30, [sp, #-128]!
  407d5c:	mov	x29, sp
  407d60:	str	x0, [sp, #40]
  407d64:	str	w1, [sp, #36]
  407d68:	str	x2, [sp, #24]
  407d6c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407d70:	add	x0, x0, #0x920
  407d74:	str	x0, [sp, #104]
  407d78:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407d7c:	add	x0, x0, #0x928
  407d80:	str	x0, [sp, #96]
  407d84:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407d88:	add	x0, x0, #0x6c8
  407d8c:	str	x0, [sp, #88]
  407d90:	str	wzr, [sp, #124]
  407d94:	b	4080d0 <ferror@plt+0x40c0>
  407d98:	mov	x1, #0x10                  	// #16
  407d9c:	mov	x0, #0x1                   	// #1
  407da0:	bl	418798 <ferror@plt+0x14788>
  407da4:	str	x0, [sp, #80]
  407da8:	ldrsw	x0, [sp, #124]
  407dac:	lsl	x0, x0, #3
  407db0:	ldr	x1, [sp, #24]
  407db4:	add	x0, x1, x0
  407db8:	ldr	x0, [x0]
  407dbc:	bl	406af4 <ferror@plt+0x2ae4>
  407dc0:	str	x0, [sp, #72]
  407dc4:	ldr	x0, [sp, #72]
  407dc8:	bl	407b8c <ferror@plt+0x3b7c>
  407dcc:	str	x0, [sp, #64]
  407dd0:	ldr	x0, [sp, #64]
  407dd4:	str	x0, [sp, #112]
  407dd8:	ldr	x0, [sp, #72]
  407ddc:	bl	4185e0 <ferror@plt+0x145d0>
  407de0:	ldr	x0, [sp, #112]
  407de4:	ldrb	w0, [x0]
  407de8:	cmp	w0, #0x2d
  407dec:	b.ne	407ec4 <ferror@plt+0x3eb4>  // b.any
  407df0:	ldr	x0, [sp, #112]
  407df4:	add	x0, x0, #0x1
  407df8:	ldrb	w0, [x0]
  407dfc:	cmp	w0, #0x6c
  407e00:	b.ne	407ec4 <ferror@plt+0x3eb4>  // b.any
  407e04:	mov	x2, #0x5                   	// #5
  407e08:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407e0c:	add	x1, x0, #0x930
  407e10:	ldr	x0, [sp, #112]
  407e14:	bl	403890 <strncmp@plt>
  407e18:	cmp	w0, #0x0
  407e1c:	b.eq	407ec4 <ferror@plt+0x3eb4>  // b.none
  407e20:	ldr	x0, [sp, #112]
  407e24:	add	x0, x0, #0x2
  407e28:	str	x0, [sp, #112]
  407e2c:	b	407e3c <ferror@plt+0x3e2c>
  407e30:	ldr	x0, [sp, #112]
  407e34:	add	x0, x0, #0x1
  407e38:	str	x0, [sp, #112]
  407e3c:	ldr	x0, [sp, #112]
  407e40:	ldrb	w0, [x0]
  407e44:	cmp	w0, #0x0
  407e48:	b.eq	407e78 <ferror@plt+0x3e68>  // b.none
  407e4c:	bl	403b60 <__ctype_b_loc@plt>
  407e50:	ldr	x1, [x0]
  407e54:	ldr	x0, [sp, #112]
  407e58:	ldrb	w0, [x0]
  407e5c:	and	x0, x0, #0xff
  407e60:	lsl	x0, x0, #1
  407e64:	add	x0, x1, x0
  407e68:	ldrh	w0, [x0]
  407e6c:	and	w0, w0, #0x2000
  407e70:	cmp	w0, #0x0
  407e74:	b.ne	407e30 <ferror@plt+0x3e20>  // b.any
  407e78:	ldr	x0, [sp, #80]
  407e7c:	mov	w1, #0x1                   	// #1
  407e80:	strb	w1, [x0]
  407e84:	mov	x3, #0x0                   	// #0
  407e88:	ldr	x2, [sp, #88]
  407e8c:	ldr	x1, [sp, #112]
  407e90:	ldr	x0, [sp, #96]
  407e94:	bl	42903c <ferror@plt+0x2502c>
  407e98:	mov	x1, x0
  407e9c:	ldr	x0, [sp, #80]
  407ea0:	str	x1, [x0, #8]
  407ea4:	ldr	x0, [sp, #40]
  407ea8:	ldr	x0, [x0, #80]
  407eac:	ldr	x1, [sp, #80]
  407eb0:	bl	410fd0 <ferror@plt+0xcfc0>
  407eb4:	mov	x1, x0
  407eb8:	ldr	x0, [sp, #40]
  407ebc:	str	x1, [x0, #80]
  407ec0:	b	4080bc <ferror@plt+0x40ac>
  407ec4:	ldr	x0, [sp, #112]
  407ec8:	ldrb	w0, [x0]
  407ecc:	cmp	w0, #0x2d
  407ed0:	b.ne	407f88 <ferror@plt+0x3f78>  // b.any
  407ed4:	ldr	x0, [sp, #112]
  407ed8:	add	x0, x0, #0x1
  407edc:	ldrb	w0, [x0]
  407ee0:	cmp	w0, #0x4c
  407ee4:	b.ne	407f88 <ferror@plt+0x3f78>  // b.any
  407ee8:	ldr	x0, [sp, #112]
  407eec:	add	x0, x0, #0x2
  407ef0:	str	x0, [sp, #112]
  407ef4:	b	407f04 <ferror@plt+0x3ef4>
  407ef8:	ldr	x0, [sp, #112]
  407efc:	add	x0, x0, #0x1
  407f00:	str	x0, [sp, #112]
  407f04:	ldr	x0, [sp, #112]
  407f08:	ldrb	w0, [x0]
  407f0c:	cmp	w0, #0x0
  407f10:	b.eq	407f40 <ferror@plt+0x3f30>  // b.none
  407f14:	bl	403b60 <__ctype_b_loc@plt>
  407f18:	ldr	x1, [x0]
  407f1c:	ldr	x0, [sp, #112]
  407f20:	ldrb	w0, [x0]
  407f24:	and	x0, x0, #0xff
  407f28:	lsl	x0, x0, #1
  407f2c:	add	x0, x1, x0
  407f30:	ldrh	w0, [x0]
  407f34:	and	w0, w0, #0x2000
  407f38:	cmp	w0, #0x0
  407f3c:	b.ne	407ef8 <ferror@plt+0x3ee8>  // b.any
  407f40:	ldr	x0, [sp, #80]
  407f44:	mov	w1, #0x2                   	// #2
  407f48:	strb	w1, [x0]
  407f4c:	mov	x2, #0x0                   	// #0
  407f50:	ldr	x1, [sp, #112]
  407f54:	ldr	x0, [sp, #104]
  407f58:	bl	42903c <ferror@plt+0x2502c>
  407f5c:	mov	x1, x0
  407f60:	ldr	x0, [sp, #80]
  407f64:	str	x1, [x0, #8]
  407f68:	ldr	x0, [sp, #40]
  407f6c:	ldr	x0, [x0, #80]
  407f70:	ldr	x1, [sp, #80]
  407f74:	bl	410fd0 <ferror@plt+0xcfc0>
  407f78:	mov	x1, x0
  407f7c:	ldr	x0, [sp, #40]
  407f80:	str	x1, [x0, #80]
  407f84:	b	4080bc <ferror@plt+0x40ac>
  407f88:	ldr	x1, [sp, #112]
  407f8c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407f90:	add	x0, x0, #0x938
  407f94:	bl	403b30 <strcmp@plt>
  407f98:	cmp	w0, #0x0
  407f9c:	b.eq	407fb8 <ferror@plt+0x3fa8>  // b.none
  407fa0:	ldr	x1, [sp, #112]
  407fa4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  407fa8:	add	x0, x0, #0x948
  407fac:	bl	403b30 <strcmp@plt>
  407fb0:	cmp	w0, #0x0
  407fb4:	b.ne	408064 <ferror@plt+0x4054>  // b.any
  407fb8:	ldr	w0, [sp, #124]
  407fbc:	add	w0, w0, #0x1
  407fc0:	ldr	w1, [sp, #36]
  407fc4:	cmp	w1, w0
  407fc8:	b.le	408064 <ferror@plt+0x4054>
  407fcc:	ldrsw	x0, [sp, #124]
  407fd0:	add	x0, x0, #0x1
  407fd4:	lsl	x0, x0, #3
  407fd8:	ldr	x1, [sp, #24]
  407fdc:	add	x0, x1, x0
  407fe0:	ldr	x0, [x0]
  407fe4:	bl	406af4 <ferror@plt+0x2ae4>
  407fe8:	str	x0, [sp, #56]
  407fec:	ldr	x0, [sp, #56]
  407ff0:	bl	407b8c <ferror@plt+0x3b7c>
  407ff4:	str	x0, [sp, #48]
  407ff8:	ldr	x0, [sp, #80]
  407ffc:	mov	w1, #0x4                   	// #4
  408000:	strb	w1, [x0]
  408004:	mov	x3, #0x0                   	// #0
  408008:	ldr	x2, [sp, #48]
  40800c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408010:	add	x1, x0, #0x958
  408014:	ldr	x0, [sp, #64]
  408018:	bl	42903c <ferror@plt+0x2502c>
  40801c:	mov	x1, x0
  408020:	ldr	x0, [sp, #80]
  408024:	str	x1, [x0, #8]
  408028:	ldr	x0, [sp, #40]
  40802c:	ldr	x0, [x0, #80]
  408030:	ldr	x1, [sp, #80]
  408034:	bl	410fd0 <ferror@plt+0xcfc0>
  408038:	mov	x1, x0
  40803c:	ldr	x0, [sp, #40]
  408040:	str	x1, [x0, #80]
  408044:	ldr	w0, [sp, #124]
  408048:	add	w0, w0, #0x1
  40804c:	str	w0, [sp, #124]
  408050:	ldr	x0, [sp, #48]
  408054:	bl	4185e0 <ferror@plt+0x145d0>
  408058:	ldr	x0, [sp, #56]
  40805c:	bl	4185e0 <ferror@plt+0x145d0>
  408060:	b	4080bc <ferror@plt+0x40ac>
  408064:	ldr	x0, [sp, #64]
  408068:	ldrb	w0, [x0]
  40806c:	cmp	w0, #0x0
  408070:	b.eq	4080b4 <ferror@plt+0x40a4>  // b.none
  408074:	ldr	x0, [sp, #80]
  408078:	mov	w1, #0x4                   	// #4
  40807c:	strb	w1, [x0]
  408080:	ldr	x0, [sp, #64]
  408084:	bl	428d58 <ferror@plt+0x24d48>
  408088:	mov	x1, x0
  40808c:	ldr	x0, [sp, #80]
  408090:	str	x1, [x0, #8]
  408094:	ldr	x0, [sp, #40]
  408098:	ldr	x0, [x0, #80]
  40809c:	ldr	x1, [sp, #80]
  4080a0:	bl	410fd0 <ferror@plt+0xcfc0>
  4080a4:	mov	x1, x0
  4080a8:	ldr	x0, [sp, #40]
  4080ac:	str	x1, [x0, #80]
  4080b0:	b	4080bc <ferror@plt+0x40ac>
  4080b4:	ldr	x0, [sp, #80]
  4080b8:	bl	4185e0 <ferror@plt+0x145d0>
  4080bc:	ldr	x0, [sp, #64]
  4080c0:	bl	4185e0 <ferror@plt+0x145d0>
  4080c4:	ldr	w0, [sp, #124]
  4080c8:	add	w0, w0, #0x1
  4080cc:	str	w0, [sp, #124]
  4080d0:	ldr	w1, [sp, #124]
  4080d4:	ldr	w0, [sp, #36]
  4080d8:	cmp	w1, w0
  4080dc:	b.lt	407d98 <ferror@plt+0x3d88>  // b.tstop
  4080e0:	nop
  4080e4:	nop
  4080e8:	ldp	x29, x30, [sp], #128
  4080ec:	ret
  4080f0:	stp	x29, x30, [sp, #-80]!
  4080f4:	mov	x29, sp
  4080f8:	str	x0, [sp, #40]
  4080fc:	str	x1, [sp, #32]
  408100:	str	x2, [sp, #24]
  408104:	str	xzr, [sp, #64]
  408108:	str	wzr, [sp, #60]
  40810c:	str	xzr, [sp, #48]
  408110:	ldr	x0, [sp, #40]
  408114:	ldr	w0, [x0, #128]
  408118:	cmp	w0, #0x0
  40811c:	b.le	40814c <ferror@plt+0x413c>
  408120:	ldr	x1, [sp, #24]
  408124:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408128:	add	x0, x0, #0x960
  40812c:	bl	4097c8 <ferror@plt+0x57b8>
  408130:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  408134:	add	x0, x0, #0x5e8
  408138:	ldr	w0, [x0]
  40813c:	cmp	w0, #0x0
  408140:	b.eq	40823c <ferror@plt+0x422c>  // b.none
  408144:	mov	w0, #0x1                   	// #1
  408148:	bl	403560 <exit@plt>
  40814c:	ldr	x2, [sp, #24]
  408150:	ldr	x1, [sp, #32]
  408154:	ldr	x0, [sp, #40]
  408158:	bl	406bec <ferror@plt+0x2bdc>
  40815c:	str	x0, [sp, #72]
  408160:	ldr	x0, [sp, #72]
  408164:	cmp	x0, #0x0
  408168:	b.eq	4081fc <ferror@plt+0x41ec>  // b.none
  40816c:	ldr	x0, [sp, #72]
  408170:	ldrb	w0, [x0]
  408174:	cmp	w0, #0x0
  408178:	b.eq	4081fc <ferror@plt+0x41ec>  // b.none
  40817c:	add	x2, sp, #0x30
  408180:	add	x1, sp, #0x40
  408184:	add	x0, sp, #0x3c
  408188:	mov	x3, x2
  40818c:	mov	x2, x1
  408190:	mov	x1, x0
  408194:	ldr	x0, [sp, #72]
  408198:	bl	4249cc <ferror@plt+0x209bc>
  40819c:	cmp	w0, #0x0
  4081a0:	b.ne	4081fc <ferror@plt+0x41ec>  // b.any
  4081a4:	ldr	x0, [sp, #48]
  4081a8:	cmp	x0, #0x0
  4081ac:	b.eq	4081bc <ferror@plt+0x41ac>  // b.none
  4081b0:	ldr	x0, [sp, #48]
  4081b4:	ldr	x0, [x0, #8]
  4081b8:	b	4081c4 <ferror@plt+0x41b4>
  4081bc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4081c0:	add	x0, x0, #0x988
  4081c4:	mov	x1, x0
  4081c8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4081cc:	add	x0, x0, #0x990
  4081d0:	bl	4097c8 <ferror@plt+0x57b8>
  4081d4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4081d8:	add	x0, x0, #0x5e8
  4081dc:	ldr	w0, [x0]
  4081e0:	cmp	w0, #0x0
  4081e4:	b.eq	4081f0 <ferror@plt+0x41e0>  // b.none
  4081e8:	mov	w0, #0x1                   	// #1
  4081ec:	bl	403560 <exit@plt>
  4081f0:	ldr	x0, [sp, #72]
  4081f4:	bl	4185e0 <ferror@plt+0x145d0>
  4081f8:	b	408240 <ferror@plt+0x4230>
  4081fc:	ldr	w0, [sp, #60]
  408200:	ldr	x1, [sp, #64]
  408204:	mov	x2, x1
  408208:	mov	w1, w0
  40820c:	ldr	x0, [sp, #40]
  408210:	bl	407d58 <ferror@plt+0x3d48>
  408214:	ldr	x0, [sp, #72]
  408218:	bl	4185e0 <ferror@plt+0x145d0>
  40821c:	ldr	x0, [sp, #64]
  408220:	bl	42af6c <ferror@plt+0x26f5c>
  408224:	ldr	x0, [sp, #40]
  408228:	ldr	w0, [x0, #128]
  40822c:	add	w1, w0, #0x1
  408230:	ldr	x0, [sp, #40]
  408234:	str	w1, [x0, #128]
  408238:	b	408240 <ferror@plt+0x4230>
  40823c:	nop
  408240:	ldp	x29, x30, [sp], #80
  408244:	ret
  408248:	stp	x29, x30, [sp, #-80]!
  40824c:	mov	x29, sp
  408250:	str	x0, [sp, #40]
  408254:	str	x1, [sp, #32]
  408258:	str	x2, [sp, #24]
  40825c:	str	xzr, [sp, #64]
  408260:	str	wzr, [sp, #60]
  408264:	str	xzr, [sp, #48]
  408268:	ldr	x0, [sp, #40]
  40826c:	ldr	w0, [x0, #132]
  408270:	cmp	w0, #0x0
  408274:	b.le	4082a4 <ferror@plt+0x4294>
  408278:	ldr	x1, [sp, #24]
  40827c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408280:	add	x0, x0, #0x9c8
  408284:	bl	4097c8 <ferror@plt+0x57b8>
  408288:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40828c:	add	x0, x0, #0x5e8
  408290:	ldr	w0, [x0]
  408294:	cmp	w0, #0x0
  408298:	b.eq	408394 <ferror@plt+0x4384>  // b.none
  40829c:	mov	w0, #0x1                   	// #1
  4082a0:	bl	403560 <exit@plt>
  4082a4:	ldr	x2, [sp, #24]
  4082a8:	ldr	x1, [sp, #32]
  4082ac:	ldr	x0, [sp, #40]
  4082b0:	bl	406bec <ferror@plt+0x2bdc>
  4082b4:	str	x0, [sp, #72]
  4082b8:	ldr	x0, [sp, #72]
  4082bc:	cmp	x0, #0x0
  4082c0:	b.eq	408354 <ferror@plt+0x4344>  // b.none
  4082c4:	ldr	x0, [sp, #72]
  4082c8:	ldrb	w0, [x0]
  4082cc:	cmp	w0, #0x0
  4082d0:	b.eq	408354 <ferror@plt+0x4344>  // b.none
  4082d4:	add	x2, sp, #0x30
  4082d8:	add	x1, sp, #0x40
  4082dc:	add	x0, sp, #0x3c
  4082e0:	mov	x3, x2
  4082e4:	mov	x2, x1
  4082e8:	mov	x1, x0
  4082ec:	ldr	x0, [sp, #72]
  4082f0:	bl	4249cc <ferror@plt+0x209bc>
  4082f4:	cmp	w0, #0x0
  4082f8:	b.ne	408354 <ferror@plt+0x4344>  // b.any
  4082fc:	ldr	x0, [sp, #48]
  408300:	cmp	x0, #0x0
  408304:	b.eq	408314 <ferror@plt+0x4304>  // b.none
  408308:	ldr	x0, [sp, #48]
  40830c:	ldr	x0, [x0, #8]
  408310:	b	40831c <ferror@plt+0x430c>
  408314:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408318:	add	x0, x0, #0x988
  40831c:	mov	x1, x0
  408320:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408324:	add	x0, x0, #0x9f8
  408328:	bl	4097c8 <ferror@plt+0x57b8>
  40832c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  408330:	add	x0, x0, #0x5e8
  408334:	ldr	w0, [x0]
  408338:	cmp	w0, #0x0
  40833c:	b.eq	408348 <ferror@plt+0x4338>  // b.none
  408340:	mov	w0, #0x1                   	// #1
  408344:	bl	403560 <exit@plt>
  408348:	ldr	x0, [sp, #72]
  40834c:	bl	4185e0 <ferror@plt+0x145d0>
  408350:	b	408398 <ferror@plt+0x4388>
  408354:	ldr	w0, [sp, #60]
  408358:	ldr	x1, [sp, #64]
  40835c:	mov	x2, x1
  408360:	mov	w1, w0
  408364:	ldr	x0, [sp, #40]
  408368:	bl	407d58 <ferror@plt+0x3d48>
  40836c:	ldr	x0, [sp, #64]
  408370:	bl	42af6c <ferror@plt+0x26f5c>
  408374:	ldr	x0, [sp, #72]
  408378:	bl	4185e0 <ferror@plt+0x145d0>
  40837c:	ldr	x0, [sp, #40]
  408380:	ldr	w0, [x0, #132]
  408384:	add	w1, w0, #0x1
  408388:	ldr	x0, [sp, #40]
  40838c:	str	w1, [x0, #132]
  408390:	b	408398 <ferror@plt+0x4388>
  408394:	nop
  408398:	ldp	x29, x30, [sp], #80
  40839c:	ret
  4083a0:	stp	x29, x30, [sp, #-144]!
  4083a4:	mov	x29, sp
  4083a8:	str	x0, [sp, #40]
  4083ac:	str	x1, [sp, #32]
  4083b0:	str	x2, [sp, #24]
  4083b4:	str	xzr, [sp, #72]
  4083b8:	str	wzr, [sp, #68]
  4083bc:	str	xzr, [sp, #56]
  4083c0:	ldr	x0, [sp, #40]
  4083c4:	ldr	x0, [x0, #88]
  4083c8:	cmp	x0, #0x0
  4083cc:	b.eq	4083fc <ferror@plt+0x43ec>  // b.none
  4083d0:	ldr	x1, [sp, #24]
  4083d4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4083d8:	add	x0, x0, #0xa38
  4083dc:	bl	4097c8 <ferror@plt+0x57b8>
  4083e0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4083e4:	add	x0, x0, #0x5e8
  4083e8:	ldr	w0, [x0]
  4083ec:	cmp	w0, #0x0
  4083f0:	b.eq	408730 <ferror@plt+0x4720>  // b.none
  4083f4:	mov	w0, #0x1                   	// #1
  4083f8:	bl	403560 <exit@plt>
  4083fc:	ldr	x2, [sp, #24]
  408400:	ldr	x1, [sp, #32]
  408404:	ldr	x0, [sp, #40]
  408408:	bl	406bec <ferror@plt+0x2bdc>
  40840c:	str	x0, [sp, #120]
  408410:	ldr	x0, [sp, #120]
  408414:	cmp	x0, #0x0
  408418:	b.eq	4084ac <ferror@plt+0x449c>  // b.none
  40841c:	ldr	x0, [sp, #120]
  408420:	ldrb	w0, [x0]
  408424:	cmp	w0, #0x0
  408428:	b.eq	4084ac <ferror@plt+0x449c>  // b.none
  40842c:	add	x2, sp, #0x38
  408430:	add	x1, sp, #0x48
  408434:	add	x0, sp, #0x44
  408438:	mov	x3, x2
  40843c:	mov	x2, x1
  408440:	mov	x1, x0
  408444:	ldr	x0, [sp, #120]
  408448:	bl	4249cc <ferror@plt+0x209bc>
  40844c:	cmp	w0, #0x0
  408450:	b.ne	4084ac <ferror@plt+0x449c>  // b.any
  408454:	ldr	x0, [sp, #56]
  408458:	cmp	x0, #0x0
  40845c:	b.eq	40846c <ferror@plt+0x445c>  // b.none
  408460:	ldr	x0, [sp, #56]
  408464:	ldr	x0, [x0, #8]
  408468:	b	408474 <ferror@plt+0x4464>
  40846c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408470:	add	x0, x0, #0x988
  408474:	mov	x1, x0
  408478:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40847c:	add	x0, x0, #0xa60
  408480:	bl	4097c8 <ferror@plt+0x57b8>
  408484:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  408488:	add	x0, x0, #0x5e8
  40848c:	ldr	w0, [x0]
  408490:	cmp	w0, #0x0
  408494:	b.eq	4084a0 <ferror@plt+0x4490>  // b.none
  408498:	mov	w0, #0x1                   	// #1
  40849c:	bl	403560 <exit@plt>
  4084a0:	ldr	x0, [sp, #120]
  4084a4:	bl	4185e0 <ferror@plt+0x145d0>
  4084a8:	b	408734 <ferror@plt+0x4724>
  4084ac:	str	wzr, [sp, #140]
  4084b0:	b	40870c <ferror@plt+0x46fc>
  4084b4:	mov	x1, #0x10                  	// #16
  4084b8:	mov	x0, #0x1                   	// #1
  4084bc:	bl	418798 <ferror@plt+0x14788>
  4084c0:	str	x0, [sp, #112]
  4084c4:	ldr	x1, [sp, #72]
  4084c8:	ldrsw	x0, [sp, #140]
  4084cc:	lsl	x0, x0, #3
  4084d0:	add	x0, x1, x0
  4084d4:	ldr	x0, [x0]
  4084d8:	bl	406af4 <ferror@plt+0x2ae4>
  4084dc:	str	x0, [sp, #104]
  4084e0:	ldr	x0, [sp, #104]
  4084e4:	bl	407b8c <ferror@plt+0x3b7c>
  4084e8:	str	x0, [sp, #96]
  4084ec:	ldr	x0, [sp, #96]
  4084f0:	str	x0, [sp, #128]
  4084f4:	ldr	x0, [sp, #104]
  4084f8:	bl	4185e0 <ferror@plt+0x145d0>
  4084fc:	ldr	x0, [sp, #128]
  408500:	ldrb	w0, [x0]
  408504:	cmp	w0, #0x2d
  408508:	b.ne	4085c4 <ferror@plt+0x45b4>  // b.any
  40850c:	ldr	x0, [sp, #128]
  408510:	add	x0, x0, #0x1
  408514:	ldrb	w0, [x0]
  408518:	cmp	w0, #0x49
  40851c:	b.ne	4085c4 <ferror@plt+0x45b4>  // b.any
  408520:	ldr	x0, [sp, #128]
  408524:	add	x0, x0, #0x2
  408528:	str	x0, [sp, #128]
  40852c:	b	40853c <ferror@plt+0x452c>
  408530:	ldr	x0, [sp, #128]
  408534:	add	x0, x0, #0x1
  408538:	str	x0, [sp, #128]
  40853c:	ldr	x0, [sp, #128]
  408540:	ldrb	w0, [x0]
  408544:	cmp	w0, #0x0
  408548:	b.eq	408578 <ferror@plt+0x4568>  // b.none
  40854c:	bl	403b60 <__ctype_b_loc@plt>
  408550:	ldr	x1, [x0]
  408554:	ldr	x0, [sp, #128]
  408558:	ldrb	w0, [x0]
  40855c:	and	x0, x0, #0xff
  408560:	lsl	x0, x0, #1
  408564:	add	x0, x1, x0
  408568:	ldrh	w0, [x0]
  40856c:	and	w0, w0, #0x2000
  408570:	cmp	w0, #0x0
  408574:	b.ne	408530 <ferror@plt+0x4520>  // b.any
  408578:	ldr	x0, [sp, #112]
  40857c:	mov	w1, #0x8                   	// #8
  408580:	strb	w1, [x0]
  408584:	mov	x2, #0x0                   	// #0
  408588:	ldr	x1, [sp, #128]
  40858c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408590:	add	x0, x0, #0xaa0
  408594:	bl	42903c <ferror@plt+0x2502c>
  408598:	mov	x1, x0
  40859c:	ldr	x0, [sp, #112]
  4085a0:	str	x1, [x0, #8]
  4085a4:	ldr	x0, [sp, #40]
  4085a8:	ldr	x0, [x0, #88]
  4085ac:	ldr	x1, [sp, #112]
  4085b0:	bl	410fd0 <ferror@plt+0xcfc0>
  4085b4:	mov	x1, x0
  4085b8:	ldr	x0, [sp, #40]
  4085bc:	str	x1, [x0, #88]
  4085c0:	b	4086f8 <ferror@plt+0x46e8>
  4085c4:	ldr	x1, [sp, #96]
  4085c8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4085cc:	add	x0, x0, #0xaa8
  4085d0:	bl	403b30 <strcmp@plt>
  4085d4:	cmp	w0, #0x0
  4085d8:	b.eq	4085f4 <ferror@plt+0x45e4>  // b.none
  4085dc:	ldr	x1, [sp, #96]
  4085e0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4085e4:	add	x0, x0, #0xab8
  4085e8:	bl	403b30 <strcmp@plt>
  4085ec:	cmp	w0, #0x0
  4085f0:	b.ne	4086a0 <ferror@plt+0x4690>  // b.any
  4085f4:	ldr	w0, [sp, #140]
  4085f8:	add	w1, w0, #0x1
  4085fc:	ldr	w0, [sp, #68]
  408600:	cmp	w1, w0
  408604:	b.ge	4086a0 <ferror@plt+0x4690>  // b.tcont
  408608:	ldr	x1, [sp, #72]
  40860c:	ldrsw	x0, [sp, #140]
  408610:	add	x0, x0, #0x1
  408614:	lsl	x0, x0, #3
  408618:	add	x0, x1, x0
  40861c:	ldr	x0, [x0]
  408620:	bl	406af4 <ferror@plt+0x2ae4>
  408624:	str	x0, [sp, #88]
  408628:	ldr	x0, [sp, #88]
  40862c:	bl	407b8c <ferror@plt+0x3b7c>
  408630:	str	x0, [sp, #80]
  408634:	ldr	x0, [sp, #112]
  408638:	mov	w1, #0x8                   	// #8
  40863c:	strb	w1, [x0]
  408640:	mov	x3, #0x0                   	// #0
  408644:	ldr	x2, [sp, #80]
  408648:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40864c:	add	x1, x0, #0x958
  408650:	ldr	x0, [sp, #96]
  408654:	bl	42903c <ferror@plt+0x2502c>
  408658:	mov	x1, x0
  40865c:	ldr	x0, [sp, #112]
  408660:	str	x1, [x0, #8]
  408664:	ldr	x0, [sp, #40]
  408668:	ldr	x0, [x0, #88]
  40866c:	ldr	x1, [sp, #112]
  408670:	bl	410fd0 <ferror@plt+0xcfc0>
  408674:	mov	x1, x0
  408678:	ldr	x0, [sp, #40]
  40867c:	str	x1, [x0, #88]
  408680:	ldr	w0, [sp, #140]
  408684:	add	w0, w0, #0x1
  408688:	str	w0, [sp, #140]
  40868c:	ldr	x0, [sp, #80]
  408690:	bl	4185e0 <ferror@plt+0x145d0>
  408694:	ldr	x0, [sp, #88]
  408698:	bl	4185e0 <ferror@plt+0x145d0>
  40869c:	b	4086f8 <ferror@plt+0x46e8>
  4086a0:	ldr	x0, [sp, #96]
  4086a4:	ldrb	w0, [x0]
  4086a8:	cmp	w0, #0x0
  4086ac:	b.eq	4086f0 <ferror@plt+0x46e0>  // b.none
  4086b0:	ldr	x0, [sp, #112]
  4086b4:	mov	w1, #0x10                  	// #16
  4086b8:	strb	w1, [x0]
  4086bc:	ldr	x0, [sp, #96]
  4086c0:	bl	428d58 <ferror@plt+0x24d48>
  4086c4:	mov	x1, x0
  4086c8:	ldr	x0, [sp, #112]
  4086cc:	str	x1, [x0, #8]
  4086d0:	ldr	x0, [sp, #40]
  4086d4:	ldr	x0, [x0, #88]
  4086d8:	ldr	x1, [sp, #112]
  4086dc:	bl	410fd0 <ferror@plt+0xcfc0>
  4086e0:	mov	x1, x0
  4086e4:	ldr	x0, [sp, #40]
  4086e8:	str	x1, [x0, #88]
  4086ec:	b	4086f8 <ferror@plt+0x46e8>
  4086f0:	ldr	x0, [sp, #112]
  4086f4:	bl	4185e0 <ferror@plt+0x145d0>
  4086f8:	ldr	x0, [sp, #96]
  4086fc:	bl	4185e0 <ferror@plt+0x145d0>
  408700:	ldr	w0, [sp, #140]
  408704:	add	w0, w0, #0x1
  408708:	str	w0, [sp, #140]
  40870c:	ldr	w0, [sp, #68]
  408710:	ldr	w1, [sp, #140]
  408714:	cmp	w1, w0
  408718:	b.lt	4084b4 <ferror@plt+0x44a4>  // b.tstop
  40871c:	ldr	x0, [sp, #72]
  408720:	bl	42af6c <ferror@plt+0x26f5c>
  408724:	ldr	x0, [sp, #120]
  408728:	bl	4185e0 <ferror@plt+0x145d0>
  40872c:	b	408734 <ferror@plt+0x4724>
  408730:	nop
  408734:	ldp	x29, x30, [sp], #144
  408738:	ret
  40873c:	stp	x29, x30, [sp, #-48]!
  408740:	mov	x29, sp
  408744:	str	x0, [sp, #40]
  408748:	str	x1, [sp, #32]
  40874c:	str	x2, [sp, #24]
  408750:	ldr	x0, [sp, #40]
  408754:	ldr	x0, [x0, #32]
  408758:	cmp	x0, #0x0
  40875c:	b.eq	40878c <ferror@plt+0x477c>  // b.none
  408760:	ldr	x1, [sp, #24]
  408764:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408768:	add	x0, x0, #0xac8
  40876c:	bl	4097c8 <ferror@plt+0x57b8>
  408770:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  408774:	add	x0, x0, #0x5e8
  408778:	ldr	w0, [x0]
  40877c:	cmp	w0, #0x0
  408780:	b.eq	4087ac <ferror@plt+0x479c>  // b.none
  408784:	mov	w0, #0x1                   	// #1
  408788:	bl	403560 <exit@plt>
  40878c:	ldr	x2, [sp, #24]
  408790:	ldr	x1, [sp, #32]
  408794:	ldr	x0, [sp, #40]
  408798:	bl	406bec <ferror@plt+0x2bdc>
  40879c:	mov	x1, x0
  4087a0:	ldr	x0, [sp, #40]
  4087a4:	str	x1, [x0, #32]
  4087a8:	b	4087b0 <ferror@plt+0x47a0>
  4087ac:	nop
  4087b0:	ldp	x29, x30, [sp], #48
  4087b4:	ret
  4087b8:	stp	x29, x30, [sp, #-160]!
  4087bc:	mov	x29, sp
  4087c0:	str	x19, [sp, #16]
  4087c4:	str	x0, [sp, #72]
  4087c8:	str	x1, [sp, #64]
  4087cc:	str	x2, [sp, #56]
  4087d0:	str	w3, [sp, #52]
  4087d4:	str	w4, [sp, #48]
  4087d8:	str	w5, [sp, #44]
  4087dc:	ldr	x1, [sp, #64]
  4087e0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4087e4:	add	x0, x0, #0xae8
  4087e8:	bl	40968c <ferror@plt+0x567c>
  4087ec:	ldr	x0, [sp, #64]
  4087f0:	bl	406af4 <ferror@plt+0x2ae4>
  4087f4:	str	x0, [sp, #152]
  4087f8:	ldr	x0, [sp, #152]
  4087fc:	ldrb	w0, [x0]
  408800:	cmp	w0, #0x0
  408804:	b.ne	408814 <ferror@plt+0x4804>  // b.any
  408808:	ldr	x0, [sp, #152]
  40880c:	bl	4185e0 <ferror@plt+0x145d0>
  408810:	b	408ee8 <ferror@plt+0x4ed8>
  408814:	ldr	x0, [sp, #152]
  408818:	str	x0, [sp, #144]
  40881c:	b	40882c <ferror@plt+0x481c>
  408820:	ldr	x0, [sp, #144]
  408824:	add	x0, x0, #0x1
  408828:	str	x0, [sp, #144]
  40882c:	ldr	x0, [sp, #144]
  408830:	ldrb	w0, [x0]
  408834:	cmp	w0, #0x40
  408838:	b.ls	40884c <ferror@plt+0x483c>  // b.plast
  40883c:	ldr	x0, [sp, #144]
  408840:	ldrb	w0, [x0]
  408844:	cmp	w0, #0x5a
  408848:	b.ls	408820 <ferror@plt+0x4810>  // b.plast
  40884c:	ldr	x0, [sp, #144]
  408850:	ldrb	w0, [x0]
  408854:	cmp	w0, #0x60
  408858:	b.ls	40886c <ferror@plt+0x485c>  // b.plast
  40885c:	ldr	x0, [sp, #144]
  408860:	ldrb	w0, [x0]
  408864:	cmp	w0, #0x7a
  408868:	b.ls	408820 <ferror@plt+0x4810>  // b.plast
  40886c:	ldr	x0, [sp, #144]
  408870:	ldrb	w0, [x0]
  408874:	cmp	w0, #0x2f
  408878:	b.ls	40888c <ferror@plt+0x487c>  // b.plast
  40887c:	ldr	x0, [sp, #144]
  408880:	ldrb	w0, [x0]
  408884:	cmp	w0, #0x39
  408888:	b.ls	408820 <ferror@plt+0x4810>  // b.plast
  40888c:	ldr	x0, [sp, #144]
  408890:	ldrb	w0, [x0]
  408894:	cmp	w0, #0x5f
  408898:	b.eq	408820 <ferror@plt+0x4810>  // b.none
  40889c:	ldr	x0, [sp, #144]
  4088a0:	ldrb	w0, [x0]
  4088a4:	cmp	w0, #0x2e
  4088a8:	b.eq	408820 <ferror@plt+0x4810>  // b.none
  4088ac:	ldr	x1, [sp, #144]
  4088b0:	ldr	x0, [sp, #152]
  4088b4:	sub	x0, x1, x0
  4088b8:	mov	x1, x0
  4088bc:	ldr	x0, [sp, #152]
  4088c0:	bl	428e04 <ferror@plt+0x24df4>
  4088c4:	str	x0, [sp, #128]
  4088c8:	b	4088d8 <ferror@plt+0x48c8>
  4088cc:	ldr	x0, [sp, #144]
  4088d0:	add	x0, x0, #0x1
  4088d4:	str	x0, [sp, #144]
  4088d8:	ldr	x0, [sp, #144]
  4088dc:	ldrb	w0, [x0]
  4088e0:	cmp	w0, #0x0
  4088e4:	b.eq	408914 <ferror@plt+0x4904>  // b.none
  4088e8:	bl	403b60 <__ctype_b_loc@plt>
  4088ec:	ldr	x1, [x0]
  4088f0:	ldr	x0, [sp, #144]
  4088f4:	ldrb	w0, [x0]
  4088f8:	and	x0, x0, #0xff
  4088fc:	lsl	x0, x0, #1
  408900:	add	x0, x1, x0
  408904:	ldrh	w0, [x0]
  408908:	and	w0, w0, #0x2000
  40890c:	cmp	w0, #0x0
  408910:	b.ne	4088cc <ferror@plt+0x48bc>  // b.any
  408914:	ldr	x0, [sp, #144]
  408918:	ldrb	w0, [x0]
  40891c:	cmp	w0, #0x3a
  408920:	b.ne	408b88 <ferror@plt+0x4b78>  // b.any
  408924:	ldr	x0, [sp, #144]
  408928:	add	x0, x0, #0x1
  40892c:	str	x0, [sp, #144]
  408930:	b	408940 <ferror@plt+0x4930>
  408934:	ldr	x0, [sp, #144]
  408938:	add	x0, x0, #0x1
  40893c:	str	x0, [sp, #144]
  408940:	ldr	x0, [sp, #144]
  408944:	ldrb	w0, [x0]
  408948:	cmp	w0, #0x0
  40894c:	b.eq	40897c <ferror@plt+0x496c>  // b.none
  408950:	bl	403b60 <__ctype_b_loc@plt>
  408954:	ldr	x1, [x0]
  408958:	ldr	x0, [sp, #144]
  40895c:	ldrb	w0, [x0]
  408960:	and	x0, x0, #0xff
  408964:	lsl	x0, x0, #1
  408968:	add	x0, x1, x0
  40896c:	ldrh	w0, [x0]
  408970:	and	w0, w0, #0x2000
  408974:	cmp	w0, #0x0
  408978:	b.ne	408934 <ferror@plt+0x4924>  // b.any
  40897c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408980:	add	x1, x0, #0xaf8
  408984:	ldr	x0, [sp, #128]
  408988:	bl	403b30 <strcmp@plt>
  40898c:	cmp	w0, #0x0
  408990:	b.ne	4089a8 <ferror@plt+0x4998>  // b.any
  408994:	ldr	x2, [sp, #56]
  408998:	ldr	x1, [sp, #144]
  40899c:	ldr	x0, [sp, #72]
  4089a0:	bl	406db8 <ferror@plt+0x2da8>
  4089a4:	b	408ed8 <ferror@plt+0x4ec8>
  4089a8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4089ac:	add	x1, x0, #0xb00
  4089b0:	ldr	x0, [sp, #128]
  4089b4:	bl	403b30 <strcmp@plt>
  4089b8:	cmp	w0, #0x0
  4089bc:	b.ne	4089d4 <ferror@plt+0x49c4>  // b.any
  4089c0:	ldr	x2, [sp, #56]
  4089c4:	ldr	x1, [sp, #144]
  4089c8:	ldr	x0, [sp, #72]
  4089cc:	bl	406eb0 <ferror@plt+0x2ea0>
  4089d0:	b	408ed8 <ferror@plt+0x4ec8>
  4089d4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4089d8:	add	x1, x0, #0xb10
  4089dc:	ldr	x0, [sp, #128]
  4089e0:	bl	403b30 <strcmp@plt>
  4089e4:	cmp	w0, #0x0
  4089e8:	b.ne	408a00 <ferror@plt+0x49f0>  // b.any
  4089ec:	ldr	x2, [sp, #56]
  4089f0:	ldr	x1, [sp, #144]
  4089f4:	ldr	x0, [sp, #72]
  4089f8:	bl	406e34 <ferror@plt+0x2e24>
  4089fc:	b	408ed8 <ferror@plt+0x4ec8>
  408a00:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408a04:	add	x1, x0, #0xb18
  408a08:	ldr	x0, [sp, #128]
  408a0c:	bl	403b30 <strcmp@plt>
  408a10:	cmp	w0, #0x0
  408a14:	b.ne	408a38 <ferror@plt+0x4a28>  // b.any
  408a18:	ldr	w0, [sp, #44]
  408a1c:	cmp	w0, #0x0
  408a20:	b.ne	408ed8 <ferror@plt+0x4ec8>  // b.any
  408a24:	ldr	x2, [sp, #56]
  408a28:	ldr	x1, [sp, #144]
  408a2c:	ldr	x0, [sp, #72]
  408a30:	bl	407a5c <ferror@plt+0x3a4c>
  408a34:	b	408ed8 <ferror@plt+0x4ec8>
  408a38:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408a3c:	add	x1, x0, #0xb30
  408a40:	ldr	x0, [sp, #128]
  408a44:	bl	403b30 <strcmp@plt>
  408a48:	cmp	w0, #0x0
  408a4c:	b.ne	408a70 <ferror@plt+0x4a60>  // b.any
  408a50:	ldr	w0, [sp, #52]
  408a54:	cmp	w0, #0x0
  408a58:	b.ne	408ec4 <ferror@plt+0x4eb4>  // b.any
  408a5c:	ldr	x2, [sp, #56]
  408a60:	ldr	x1, [sp, #144]
  408a64:	ldr	x0, [sp, #72]
  408a68:	bl	4079c4 <ferror@plt+0x39b4>
  408a6c:	b	408ed8 <ferror@plt+0x4ec8>
  408a70:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408a74:	add	x1, x0, #0xb40
  408a78:	ldr	x0, [sp, #128]
  408a7c:	bl	403b30 <strcmp@plt>
  408a80:	cmp	w0, #0x0
  408a84:	b.ne	408aa8 <ferror@plt+0x4a98>  // b.any
  408a88:	ldr	w0, [sp, #48]
  408a8c:	cmp	w0, #0x0
  408a90:	b.ne	408aa8 <ferror@plt+0x4a98>  // b.any
  408a94:	ldr	x2, [sp, #56]
  408a98:	ldr	x1, [sp, #144]
  408a9c:	ldr	x0, [sp, #72]
  408aa0:	bl	408248 <ferror@plt+0x4238>
  408aa4:	b	408ed8 <ferror@plt+0x4ec8>
  408aa8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408aac:	add	x1, x0, #0xb50
  408ab0:	ldr	x0, [sp, #128]
  408ab4:	bl	403b30 <strcmp@plt>
  408ab8:	cmp	w0, #0x0
  408abc:	b.ne	408ad4 <ferror@plt+0x4ac4>  // b.any
  408ac0:	ldr	x2, [sp, #56]
  408ac4:	ldr	x1, [sp, #144]
  408ac8:	ldr	x0, [sp, #72]
  408acc:	bl	4080f0 <ferror@plt+0x40e0>
  408ad0:	b	408ed8 <ferror@plt+0x4ec8>
  408ad4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408ad8:	add	x1, x0, #0xb58
  408adc:	ldr	x0, [sp, #128]
  408ae0:	bl	403b30 <strcmp@plt>
  408ae4:	cmp	w0, #0x0
  408ae8:	b.eq	408b04 <ferror@plt+0x4af4>  // b.none
  408aec:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408af0:	add	x1, x0, #0xb60
  408af4:	ldr	x0, [sp, #128]
  408af8:	bl	403b30 <strcmp@plt>
  408afc:	cmp	w0, #0x0
  408b00:	b.ne	408b18 <ferror@plt+0x4b08>  // b.any
  408b04:	ldr	x2, [sp, #56]
  408b08:	ldr	x1, [sp, #144]
  408b0c:	ldr	x0, [sp, #72]
  408b10:	bl	4083a0 <ferror@plt+0x4390>
  408b14:	b	408ed8 <ferror@plt+0x4ec8>
  408b18:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408b1c:	add	x1, x0, #0xb68
  408b20:	ldr	x0, [sp, #128]
  408b24:	bl	403b30 <strcmp@plt>
  408b28:	cmp	w0, #0x0
  408b2c:	b.ne	408b44 <ferror@plt+0x4b34>  // b.any
  408b30:	ldr	x2, [sp, #56]
  408b34:	ldr	x1, [sp, #144]
  408b38:	ldr	x0, [sp, #72]
  408b3c:	bl	407af4 <ferror@plt+0x3ae4>
  408b40:	b	408ed8 <ferror@plt+0x4ec8>
  408b44:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408b48:	add	x1, x0, #0xb78
  408b4c:	ldr	x0, [sp, #128]
  408b50:	bl	403b30 <strcmp@plt>
  408b54:	cmp	w0, #0x0
  408b58:	b.ne	408b70 <ferror@plt+0x4b60>  // b.any
  408b5c:	ldr	x2, [sp, #56]
  408b60:	ldr	x1, [sp, #144]
  408b64:	ldr	x0, [sp, #72]
  408b68:	bl	40873c <ferror@plt+0x472c>
  408b6c:	b	408ed8 <ferror@plt+0x4ec8>
  408b70:	ldr	x2, [sp, #56]
  408b74:	ldr	x1, [sp, #128]
  408b78:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408b7c:	add	x0, x0, #0xb80
  408b80:	bl	40968c <ferror@plt+0x567c>
  408b84:	b	408ed8 <ferror@plt+0x4ec8>
  408b88:	ldr	x0, [sp, #144]
  408b8c:	ldrb	w0, [x0]
  408b90:	cmp	w0, #0x3d
  408b94:	b.ne	408ecc <ferror@plt+0x4ebc>  // b.any
  408b98:	ldr	x0, [sp, #144]
  408b9c:	add	x0, x0, #0x1
  408ba0:	str	x0, [sp, #144]
  408ba4:	b	408bb4 <ferror@plt+0x4ba4>
  408ba8:	ldr	x0, [sp, #144]
  408bac:	add	x0, x0, #0x1
  408bb0:	str	x0, [sp, #144]
  408bb4:	ldr	x0, [sp, #144]
  408bb8:	ldrb	w0, [x0]
  408bbc:	cmp	w0, #0x0
  408bc0:	b.eq	408bf0 <ferror@plt+0x4be0>  // b.none
  408bc4:	bl	403b60 <__ctype_b_loc@plt>
  408bc8:	ldr	x1, [x0]
  408bcc:	ldr	x0, [sp, #144]
  408bd0:	ldrb	w0, [x0]
  408bd4:	and	x0, x0, #0xff
  408bd8:	lsl	x0, x0, #1
  408bdc:	add	x0, x1, x0
  408be0:	ldrh	w0, [x0]
  408be4:	and	w0, w0, #0x2000
  408be8:	cmp	w0, #0x0
  408bec:	b.ne	408ba8 <ferror@plt+0x4b98>  // b.any
  408bf0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  408bf4:	add	x0, x0, #0x978
  408bf8:	ldr	w0, [x0]
  408bfc:	cmp	w0, #0x0
  408c00:	b.eq	408d38 <ferror@plt+0x4d28>  // b.none
  408c04:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  408c08:	add	x0, x0, #0x5f0
  408c0c:	ldr	x0, [x0]
  408c10:	mov	x1, x0
  408c14:	ldr	x0, [sp, #128]
  408c18:	bl	403b30 <strcmp@plt>
  408c1c:	cmp	w0, #0x0
  408c20:	b.ne	408d38 <ferror@plt+0x4d28>  // b.any
  408c24:	ldr	x0, [sp, #72]
  408c28:	ldr	x0, [x0, #40]
  408c2c:	bl	40e494 <ferror@plt+0xa484>
  408c30:	str	x0, [sp, #120]
  408c34:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408c38:	add	x1, x0, #0xba0
  408c3c:	ldr	x0, [sp, #120]
  408c40:	bl	429d7c <ferror@plt+0x25d6c>
  408c44:	cmp	w0, #0x0
  408c48:	cset	w0, eq  // eq = none
  408c4c:	and	w0, w0, #0xff
  408c50:	str	w0, [sp, #116]
  408c54:	ldr	x0, [sp, #120]
  408c58:	bl	4185e0 <ferror@plt+0x145d0>
  408c5c:	ldr	w0, [sp, #116]
  408c60:	cmp	w0, #0x0
  408c64:	b.eq	408e2c <ferror@plt+0x4e1c>  // b.none
  408c68:	ldr	x0, [sp, #144]
  408c6c:	bl	428d58 <ferror@plt+0x24d48>
  408c70:	mov	x1, x0
  408c74:	ldr	x0, [sp, #72]
  408c78:	str	x1, [x0, #136]
  408c7c:	ldr	x0, [sp, #72]
  408c80:	ldr	x0, [x0, #40]
  408c84:	bl	40e5e8 <ferror@plt+0xa5d8>
  408c88:	str	x0, [sp, #136]
  408c8c:	ldr	x0, [sp, #136]
  408c90:	bl	40e5e8 <ferror@plt+0xa5d8>
  408c94:	str	x0, [sp, #104]
  408c98:	ldr	x0, [sp, #136]
  408c9c:	bl	4185e0 <ferror@plt+0x145d0>
  408ca0:	ldr	x0, [sp, #104]
  408ca4:	str	x0, [sp, #136]
  408ca8:	b	408cd4 <ferror@plt+0x4cc4>
  408cac:	ldr	x0, [sp, #136]
  408cb0:	ldrb	w0, [x0]
  408cb4:	cmp	w0, #0x5c
  408cb8:	b.ne	408cc8 <ferror@plt+0x4cb8>  // b.any
  408cbc:	ldr	x0, [sp, #136]
  408cc0:	mov	w1, #0x2f                  	// #47
  408cc4:	strb	w1, [x0]
  408cc8:	ldr	x0, [sp, #136]
  408ccc:	add	x0, x0, #0x1
  408cd0:	str	x0, [sp, #136]
  408cd4:	ldr	x0, [sp, #136]
  408cd8:	ldrb	w0, [x0]
  408cdc:	cmp	w0, #0x0
  408ce0:	b.ne	408cac <ferror@plt+0x4c9c>  // b.any
  408ce4:	ldr	x0, [sp, #104]
  408ce8:	str	x0, [sp, #136]
  408cec:	ldr	x0, [sp, #104]
  408cf0:	bl	407b8c <ferror@plt+0x3b7c>
  408cf4:	str	x0, [sp, #104]
  408cf8:	ldr	x0, [sp, #136]
  408cfc:	bl	4185e0 <ferror@plt+0x145d0>
  408d00:	ldr	x0, [sp, #128]
  408d04:	bl	428d58 <ferror@plt+0x24d48>
  408d08:	str	x0, [sp, #96]
  408d0c:	ldr	x2, [sp, #104]
  408d10:	ldr	x1, [sp, #128]
  408d14:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408d18:	add	x0, x0, #0xbb0
  408d1c:	bl	40968c <ferror@plt+0x567c>
  408d20:	ldr	x0, [sp, #72]
  408d24:	ldr	x0, [x0, #96]
  408d28:	ldr	x2, [sp, #104]
  408d2c:	ldr	x1, [sp, #96]
  408d30:	bl	4102e0 <ferror@plt+0xc2d0>
  408d34:	b	408ed8 <ferror@plt+0x4ec8>
  408d38:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  408d3c:	add	x0, x0, #0x978
  408d40:	ldr	w0, [x0]
  408d44:	cmp	w0, #0x0
  408d48:	b.eq	408e30 <ferror@plt+0x4e20>  // b.none
  408d4c:	ldr	x0, [sp, #72]
  408d50:	ldr	x0, [x0, #136]
  408d54:	cmp	x0, #0x0
  408d58:	b.eq	408e30 <ferror@plt+0x4e20>  // b.none
  408d5c:	ldr	x0, [sp, #72]
  408d60:	ldr	x0, [x0, #136]
  408d64:	ldrb	w0, [x0]
  408d68:	cmp	w0, #0x0
  408d6c:	b.eq	408e30 <ferror@plt+0x4e20>  // b.none
  408d70:	ldr	x0, [sp, #72]
  408d74:	ldr	x19, [x0, #136]
  408d78:	ldr	x0, [sp, #72]
  408d7c:	ldr	x0, [x0, #136]
  408d80:	bl	403530 <strlen@plt>
  408d84:	mov	x2, x0
  408d88:	mov	x1, x19
  408d8c:	ldr	x0, [sp, #144]
  408d90:	bl	403890 <strncmp@plt>
  408d94:	cmp	w0, #0x0
  408d98:	b.ne	408e30 <ferror@plt+0x4e20>  // b.any
  408d9c:	ldr	x0, [sp, #72]
  408da0:	ldr	x0, [x0, #136]
  408da4:	bl	403530 <strlen@plt>
  408da8:	mov	x1, x0
  408dac:	ldr	x0, [sp, #144]
  408db0:	add	x0, x0, x1
  408db4:	ldrb	w0, [x0]
  408db8:	cmp	w0, #0x2f
  408dbc:	b.ne	408e30 <ferror@plt+0x4e20>  // b.any
  408dc0:	ldr	x0, [sp, #152]
  408dc4:	str	x0, [sp, #88]
  408dc8:	ldr	x0, [sp, #72]
  408dcc:	ldr	x2, [x0, #96]
  408dd0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  408dd4:	add	x0, x0, #0x5f0
  408dd8:	ldr	x0, [x0]
  408ddc:	mov	x1, x0
  408de0:	mov	x0, x2
  408de4:	bl	4100cc <ferror@plt+0xc0bc>
  408de8:	mov	x19, x0
  408dec:	ldr	x0, [sp, #72]
  408df0:	ldr	x0, [x0, #136]
  408df4:	bl	403530 <strlen@plt>
  408df8:	mov	x1, x0
  408dfc:	ldr	x0, [sp, #144]
  408e00:	add	x0, x0, x1
  408e04:	mov	x2, #0x0                   	// #0
  408e08:	mov	x1, x0
  408e0c:	mov	x0, x19
  408e10:	bl	42903c <ferror@plt+0x2502c>
  408e14:	str	x0, [sp, #152]
  408e18:	ldr	x0, [sp, #152]
  408e1c:	str	x0, [sp, #144]
  408e20:	ldr	x0, [sp, #88]
  408e24:	bl	4185e0 <ferror@plt+0x145d0>
  408e28:	b	408e30 <ferror@plt+0x4e20>
  408e2c:	nop
  408e30:	ldr	x0, [sp, #72]
  408e34:	ldr	x0, [x0, #96]
  408e38:	ldr	x1, [sp, #128]
  408e3c:	bl	4100cc <ferror@plt+0xc0bc>
  408e40:	cmp	x0, #0x0
  408e44:	b.eq	408e78 <ferror@plt+0x4e68>  // b.none
  408e48:	ldr	x2, [sp, #56]
  408e4c:	ldr	x1, [sp, #128]
  408e50:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408e54:	add	x0, x0, #0xbe8
  408e58:	bl	4097c8 <ferror@plt+0x57b8>
  408e5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  408e60:	add	x0, x0, #0x5e8
  408e64:	ldr	w0, [x0]
  408e68:	cmp	w0, #0x0
  408e6c:	b.eq	408ed4 <ferror@plt+0x4ec4>  // b.none
  408e70:	mov	w0, #0x1                   	// #1
  408e74:	bl	403560 <exit@plt>
  408e78:	ldr	x0, [sp, #128]
  408e7c:	bl	428d58 <ferror@plt+0x24d48>
  408e80:	str	x0, [sp, #96]
  408e84:	ldr	x2, [sp, #56]
  408e88:	ldr	x1, [sp, #144]
  408e8c:	ldr	x0, [sp, #72]
  408e90:	bl	406bec <ferror@plt+0x2bdc>
  408e94:	str	x0, [sp, #80]
  408e98:	ldr	x2, [sp, #80]
  408e9c:	ldr	x1, [sp, #96]
  408ea0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408ea4:	add	x0, x0, #0xc18
  408ea8:	bl	40968c <ferror@plt+0x567c>
  408eac:	ldr	x0, [sp, #72]
  408eb0:	ldr	x0, [x0, #96]
  408eb4:	ldr	x2, [sp, #80]
  408eb8:	ldr	x1, [sp, #96]
  408ebc:	bl	4102e0 <ferror@plt+0xc2d0>
  408ec0:	b	408ed8 <ferror@plt+0x4ec8>
  408ec4:	nop
  408ec8:	b	408ed8 <ferror@plt+0x4ec8>
  408ecc:	nop
  408ed0:	b	408ed8 <ferror@plt+0x4ec8>
  408ed4:	nop
  408ed8:	ldr	x0, [sp, #152]
  408edc:	bl	4185e0 <ferror@plt+0x145d0>
  408ee0:	ldr	x0, [sp, #128]
  408ee4:	bl	4185e0 <ferror@plt+0x145d0>
  408ee8:	ldr	x19, [sp, #16]
  408eec:	ldp	x29, x30, [sp], #160
  408ef0:	ret
  408ef4:	stp	x29, x30, [sp, #-80]!
  408ef8:	mov	x29, sp
  408efc:	str	x0, [sp, #40]
  408f00:	str	x1, [sp, #32]
  408f04:	str	w2, [sp, #28]
  408f08:	str	w3, [sp, #24]
  408f0c:	str	w4, [sp, #20]
  408f10:	str	wzr, [sp, #76]
  408f14:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408f18:	add	x1, x0, #0xc48
  408f1c:	ldr	x0, [sp, #32]
  408f20:	bl	4037d0 <fopen@plt>
  408f24:	str	x0, [sp, #64]
  408f28:	ldr	x0, [sp, #64]
  408f2c:	cmp	x0, #0x0
  408f30:	b.ne	408f5c <ferror@plt+0x4f4c>  // b.any
  408f34:	bl	403ef0 <__errno_location@plt>
  408f38:	ldr	w0, [x0]
  408f3c:	bl	403a00 <strerror@plt>
  408f40:	mov	x2, x0
  408f44:	ldr	x1, [sp, #32]
  408f48:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408f4c:	add	x0, x0, #0xc50
  408f50:	bl	4097c8 <ferror@plt+0x57b8>
  408f54:	mov	x0, #0x0                   	// #0
  408f58:	b	4090f0 <ferror@plt+0x50e0>
  408f5c:	ldr	x1, [sp, #32]
  408f60:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408f64:	add	x0, x0, #0xc70
  408f68:	bl	40968c <ferror@plt+0x567c>
  408f6c:	mov	x1, #0x90                  	// #144
  408f70:	mov	x0, #0x1                   	// #1
  408f74:	bl	418820 <ferror@plt+0x14810>
  408f78:	str	x0, [sp, #56]
  408f7c:	ldr	x0, [sp, #40]
  408f80:	bl	428d58 <ferror@plt+0x24d48>
  408f84:	mov	x1, x0
  408f88:	ldr	x0, [sp, #56]
  408f8c:	str	x1, [x0]
  408f90:	ldr	x0, [sp, #32]
  408f94:	cmp	x0, #0x0
  408f98:	b.eq	408fb4 <ferror@plt+0x4fa4>  // b.none
  408f9c:	ldr	x0, [sp, #32]
  408fa0:	bl	40e5e8 <ferror@plt+0xa5d8>
  408fa4:	mov	x1, x0
  408fa8:	ldr	x0, [sp, #56]
  408fac:	str	x1, [x0, #40]
  408fb0:	b	408fd8 <ferror@plt+0x4fc8>
  408fb4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408fb8:	add	x0, x0, #0xc90
  408fbc:	bl	40968c <ferror@plt+0x567c>
  408fc0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  408fc4:	add	x0, x0, #0xcb8
  408fc8:	bl	428d58 <ferror@plt+0x24d48>
  408fcc:	mov	x1, x0
  408fd0:	ldr	x0, [sp, #56]
  408fd4:	str	x1, [x0, #40]
  408fd8:	ldr	x0, [sp, #56]
  408fdc:	ldr	x0, [x0, #96]
  408fe0:	cmp	x0, #0x0
  408fe4:	b.ne	409008 <ferror@plt+0x4ff8>  // b.any
  408fe8:	adrp	x0, 410000 <ferror@plt+0xbff0>
  408fec:	add	x1, x0, #0xd00
  408ff0:	adrp	x0, 410000 <ferror@plt+0xbff0>
  408ff4:	add	x0, x0, #0xd40
  408ff8:	bl	40f628 <ferror@plt+0xb618>
  408ffc:	mov	x1, x0
  409000:	ldr	x0, [sp, #56]
  409004:	str	x1, [x0, #96]
  409008:	ldr	x0, [sp, #56]
  40900c:	ldr	x3, [x0, #96]
  409010:	ldr	x0, [sp, #56]
  409014:	ldr	x0, [x0, #40]
  409018:	mov	x2, x0
  40901c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409020:	add	x1, x0, #0xcc0
  409024:	mov	x0, x3
  409028:	bl	4102e0 <ferror@plt+0xc2d0>
  40902c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409030:	add	x0, x0, #0x6c8
  409034:	bl	42be58 <ferror@plt+0x27e48>
  409038:	str	x0, [sp, #48]
  40903c:	b	409078 <ferror@plt+0x5068>
  409040:	mov	w0, #0x1                   	// #1
  409044:	str	w0, [sp, #76]
  409048:	ldr	x0, [sp, #48]
  40904c:	ldr	x0, [x0]
  409050:	ldr	w5, [sp, #20]
  409054:	ldr	w4, [sp, #24]
  409058:	ldr	w3, [sp, #28]
  40905c:	ldr	x2, [sp, #32]
  409060:	mov	x1, x0
  409064:	ldr	x0, [sp, #56]
  409068:	bl	4087b8 <ferror@plt+0x47a8>
  40906c:	mov	x1, #0x0                   	// #0
  409070:	ldr	x0, [sp, #48]
  409074:	bl	42c1f4 <ferror@plt+0x281e4>
  409078:	ldr	x1, [sp, #48]
  40907c:	ldr	x0, [sp, #64]
  409080:	bl	4068b8 <ferror@plt+0x28a8>
  409084:	cmp	w0, #0x0
  409088:	b.ne	409040 <ferror@plt+0x5030>  // b.any
  40908c:	ldr	w0, [sp, #76]
  409090:	cmp	w0, #0x0
  409094:	b.ne	4090a8 <ferror@plt+0x5098>  // b.any
  409098:	ldr	x1, [sp, #32]
  40909c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4090a0:	add	x0, x0, #0xcd0
  4090a4:	bl	4097c8 <ferror@plt+0x57b8>
  4090a8:	mov	w1, #0x1                   	// #1
  4090ac:	ldr	x0, [sp, #48]
  4090b0:	bl	42bf2c <ferror@plt+0x27f1c>
  4090b4:	ldr	x0, [sp, #64]
  4090b8:	bl	403790 <fclose@plt>
  4090bc:	ldr	x0, [sp, #56]
  4090c0:	ldr	x0, [x0, #88]
  4090c4:	bl	411720 <ferror@plt+0xd710>
  4090c8:	mov	x1, x0
  4090cc:	ldr	x0, [sp, #56]
  4090d0:	str	x1, [x0, #88]
  4090d4:	ldr	x0, [sp, #56]
  4090d8:	ldr	x0, [x0, #80]
  4090dc:	bl	411720 <ferror@plt+0xd710>
  4090e0:	mov	x1, x0
  4090e4:	ldr	x0, [sp, #56]
  4090e8:	str	x1, [x0, #80]
  4090ec:	ldr	x0, [sp, #56]
  4090f0:	ldp	x29, x30, [sp], #80
  4090f4:	ret
  4090f8:	stp	x29, x30, [sp, #-64]!
  4090fc:	mov	x29, sp
  409100:	str	x0, [sp, #24]
  409104:	str	x1, [sp, #16]
  409108:	str	xzr, [sp, #40]
  40910c:	ldr	x1, [sp, #16]
  409110:	ldr	x0, [sp, #24]
  409114:	bl	4061cc <ferror@plt+0x21bc>
  409118:	str	x0, [sp, #56]
  40911c:	ldr	x0, [sp, #56]
  409120:	cmp	x0, #0x0
  409124:	b.ne	409130 <ferror@plt+0x5120>  // b.any
  409128:	mov	x0, #0x0                   	// #0
  40912c:	b	4091c8 <ferror@plt+0x51b8>
  409130:	ldr	x0, [sp, #56]
  409134:	ldrb	w0, [x0]
  409138:	cmp	w0, #0x22
  40913c:	b.eq	409158 <ferror@plt+0x5148>  // b.none
  409140:	ldr	x0, [sp, #56]
  409144:	ldrb	w0, [x0]
  409148:	cmp	w0, #0x27
  40914c:	b.eq	409158 <ferror@plt+0x5148>  // b.none
  409150:	ldr	x0, [sp, #56]
  409154:	b	4091c8 <ferror@plt+0x51b8>
  409158:	add	x0, sp, #0x28
  40915c:	mov	x1, x0
  409160:	ldr	x0, [sp, #56]
  409164:	bl	424308 <ferror@plt+0x202f8>
  409168:	str	x0, [sp, #48]
  40916c:	ldr	x0, [sp, #48]
  409170:	cmp	x0, #0x0
  409174:	b.eq	409188 <ferror@plt+0x5178>  // b.none
  409178:	ldr	x0, [sp, #56]
  40917c:	bl	4185e0 <ferror@plt+0x145d0>
  409180:	ldr	x0, [sp, #48]
  409184:	b	4091c8 <ferror@plt+0x51b8>
  409188:	ldr	x0, [sp, #40]
  40918c:	cmp	x0, #0x0
  409190:	b.eq	4091a0 <ferror@plt+0x5190>  // b.none
  409194:	ldr	x0, [sp, #40]
  409198:	ldr	x0, [x0, #8]
  40919c:	b	4091a8 <ferror@plt+0x5198>
  4091a0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4091a4:	add	x0, x0, #0x988
  4091a8:	mov	x2, x0
  4091ac:	ldr	x1, [sp, #16]
  4091b0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4091b4:	add	x0, x0, #0xcf8
  4091b8:	bl	40968c <ferror@plt+0x567c>
  4091bc:	add	x0, sp, #0x28
  4091c0:	bl	40c218 <ferror@plt+0x8208>
  4091c4:	ldr	x0, [sp, #56]
  4091c8:	ldp	x29, x30, [sp], #64
  4091cc:	ret
  4091d0:	stp	x29, x30, [sp, #-96]!
  4091d4:	mov	x29, sp
  4091d8:	str	x19, [sp, #16]
  4091dc:	str	x0, [x29, #40]
  4091e0:	str	x1, [x29, #32]
  4091e4:	ldr	x1, [x29, #32]
  4091e8:	ldr	x0, [x29, #40]
  4091ec:	bl	403b30 <strcmp@plt>
  4091f0:	cmp	w0, #0x0
  4091f4:	b.ne	409200 <ferror@plt+0x51f0>  // b.any
  4091f8:	mov	w0, #0x0                   	// #0
  4091fc:	b	40967c <ferror@plt+0x566c>
  409200:	ldr	x0, [x29, #40]
  409204:	bl	403530 <strlen@plt>
  409208:	add	x0, x0, #0x1
  40920c:	add	x0, x0, #0xf
  409210:	lsr	x0, x0, #4
  409214:	lsl	x0, x0, #4
  409218:	sub	sp, sp, x0
  40921c:	mov	x0, sp
  409220:	add	x0, x0, #0xf
  409224:	lsr	x0, x0, #4
  409228:	lsl	x0, x0, #4
  40922c:	str	x0, [x29, #88]
  409230:	ldr	x0, [x29, #32]
  409234:	bl	403530 <strlen@plt>
  409238:	add	x0, x0, #0x1
  40923c:	add	x0, x0, #0xf
  409240:	lsr	x0, x0, #4
  409244:	lsl	x0, x0, #4
  409248:	sub	sp, sp, x0
  40924c:	mov	x0, sp
  409250:	add	x0, x0, #0xf
  409254:	lsr	x0, x0, #4
  409258:	lsl	x0, x0, #4
  40925c:	str	x0, [x29, #80]
  409260:	ldr	x1, [x29, #40]
  409264:	ldr	x0, [x29, #88]
  409268:	bl	403d30 <strcpy@plt>
  40926c:	ldr	x1, [x29, #32]
  409270:	ldr	x0, [x29, #80]
  409274:	bl	403d30 <strcpy@plt>
  409278:	ldr	x0, [x29, #88]
  40927c:	str	x0, [x29, #72]
  409280:	ldr	x0, [x29, #80]
  409284:	str	x0, [x29, #64]
  409288:	b	409618 <ferror@plt+0x5608>
  40928c:	ldr	x0, [x29, #72]
  409290:	add	x0, x0, #0x1
  409294:	str	x0, [x29, #72]
  409298:	ldr	x0, [x29, #72]
  40929c:	ldrb	w0, [x0]
  4092a0:	cmp	w0, #0x0
  4092a4:	b.eq	4092e4 <ferror@plt+0x52d4>  // b.none
  4092a8:	bl	403b60 <__ctype_b_loc@plt>
  4092ac:	ldr	x1, [x0]
  4092b0:	ldr	x0, [x29, #72]
  4092b4:	ldrb	w0, [x0]
  4092b8:	and	x0, x0, #0xff
  4092bc:	lsl	x0, x0, #1
  4092c0:	add	x0, x1, x0
  4092c4:	ldrh	w0, [x0]
  4092c8:	and	w0, w0, #0x8
  4092cc:	cmp	w0, #0x0
  4092d0:	b.eq	40928c <ferror@plt+0x527c>  // b.none
  4092d4:	b	4092e4 <ferror@plt+0x52d4>
  4092d8:	ldr	x0, [x29, #64]
  4092dc:	add	x0, x0, #0x1
  4092e0:	str	x0, [x29, #64]
  4092e4:	ldr	x0, [x29, #64]
  4092e8:	ldrb	w0, [x0]
  4092ec:	cmp	w0, #0x0
  4092f0:	b.eq	409320 <ferror@plt+0x5310>  // b.none
  4092f4:	bl	403b60 <__ctype_b_loc@plt>
  4092f8:	ldr	x1, [x0]
  4092fc:	ldr	x0, [x29, #64]
  409300:	ldrb	w0, [x0]
  409304:	and	x0, x0, #0xff
  409308:	lsl	x0, x0, #1
  40930c:	add	x0, x1, x0
  409310:	ldrh	w0, [x0]
  409314:	and	w0, w0, #0x8
  409318:	cmp	w0, #0x0
  40931c:	b.eq	4092d8 <ferror@plt+0x52c8>  // b.none
  409320:	ldr	x0, [x29, #72]
  409324:	ldrb	w0, [x0]
  409328:	cmp	w0, #0x0
  40932c:	b.eq	409638 <ferror@plt+0x5628>  // b.none
  409330:	ldr	x0, [x29, #64]
  409334:	ldrb	w0, [x0]
  409338:	cmp	w0, #0x0
  40933c:	b.eq	409638 <ferror@plt+0x5628>  // b.none
  409340:	ldr	x0, [x29, #72]
  409344:	str	x0, [x29, #88]
  409348:	ldr	x0, [x29, #64]
  40934c:	str	x0, [x29, #80]
  409350:	bl	403b60 <__ctype_b_loc@plt>
  409354:	ldr	x1, [x0]
  409358:	ldr	x0, [x29, #88]
  40935c:	ldrb	w0, [x0]
  409360:	and	x0, x0, #0xff
  409364:	lsl	x0, x0, #1
  409368:	add	x0, x1, x0
  40936c:	ldrh	w0, [x0]
  409370:	and	w0, w0, #0x800
  409374:	cmp	w0, #0x0
  409378:	b.eq	40942c <ferror@plt+0x541c>  // b.none
  40937c:	b	40938c <ferror@plt+0x537c>
  409380:	ldr	x0, [x29, #88]
  409384:	add	x0, x0, #0x1
  409388:	str	x0, [x29, #88]
  40938c:	ldr	x0, [x29, #88]
  409390:	ldrb	w0, [x0]
  409394:	cmp	w0, #0x0
  409398:	b.eq	4093d8 <ferror@plt+0x53c8>  // b.none
  40939c:	bl	403b60 <__ctype_b_loc@plt>
  4093a0:	ldr	x1, [x0]
  4093a4:	ldr	x0, [x29, #88]
  4093a8:	ldrb	w0, [x0]
  4093ac:	and	x0, x0, #0xff
  4093b0:	lsl	x0, x0, #1
  4093b4:	add	x0, x1, x0
  4093b8:	ldrh	w0, [x0]
  4093bc:	and	w0, w0, #0x800
  4093c0:	cmp	w0, #0x0
  4093c4:	b.ne	409380 <ferror@plt+0x5370>  // b.any
  4093c8:	b	4093d8 <ferror@plt+0x53c8>
  4093cc:	ldr	x0, [x29, #80]
  4093d0:	add	x0, x0, #0x1
  4093d4:	str	x0, [x29, #80]
  4093d8:	ldr	x0, [x29, #80]
  4093dc:	ldrb	w0, [x0]
  4093e0:	cmp	w0, #0x0
  4093e4:	b.eq	409414 <ferror@plt+0x5404>  // b.none
  4093e8:	bl	403b60 <__ctype_b_loc@plt>
  4093ec:	ldr	x1, [x0]
  4093f0:	ldr	x0, [x29, #80]
  4093f4:	ldrb	w0, [x0]
  4093f8:	and	x0, x0, #0xff
  4093fc:	lsl	x0, x0, #1
  409400:	add	x0, x1, x0
  409404:	ldrh	w0, [x0]
  409408:	and	w0, w0, #0x800
  40940c:	cmp	w0, #0x0
  409410:	b.ne	4093cc <ferror@plt+0x53bc>  // b.any
  409414:	mov	w0, #0x1                   	// #1
  409418:	str	w0, [x29, #60]
  40941c:	b	4094b8 <ferror@plt+0x54a8>
  409420:	ldr	x0, [x29, #88]
  409424:	add	x0, x0, #0x1
  409428:	str	x0, [x29, #88]
  40942c:	ldr	x0, [x29, #88]
  409430:	ldrb	w0, [x0]
  409434:	cmp	w0, #0x0
  409438:	b.eq	409478 <ferror@plt+0x5468>  // b.none
  40943c:	bl	403b60 <__ctype_b_loc@plt>
  409440:	ldr	x1, [x0]
  409444:	ldr	x0, [x29, #88]
  409448:	ldrb	w0, [x0]
  40944c:	and	x0, x0, #0xff
  409450:	lsl	x0, x0, #1
  409454:	add	x0, x1, x0
  409458:	ldrh	w0, [x0]
  40945c:	and	w0, w0, #0x400
  409460:	cmp	w0, #0x0
  409464:	b.ne	409420 <ferror@plt+0x5410>  // b.any
  409468:	b	409478 <ferror@plt+0x5468>
  40946c:	ldr	x0, [x29, #80]
  409470:	add	x0, x0, #0x1
  409474:	str	x0, [x29, #80]
  409478:	ldr	x0, [x29, #80]
  40947c:	ldrb	w0, [x0]
  409480:	cmp	w0, #0x0
  409484:	b.eq	4094b4 <ferror@plt+0x54a4>  // b.none
  409488:	bl	403b60 <__ctype_b_loc@plt>
  40948c:	ldr	x1, [x0]
  409490:	ldr	x0, [x29, #80]
  409494:	ldrb	w0, [x0]
  409498:	and	x0, x0, #0xff
  40949c:	lsl	x0, x0, #1
  4094a0:	add	x0, x1, x0
  4094a4:	ldrh	w0, [x0]
  4094a8:	and	w0, w0, #0x400
  4094ac:	cmp	w0, #0x0
  4094b0:	b.ne	40946c <ferror@plt+0x545c>  // b.any
  4094b4:	str	wzr, [x29, #60]
  4094b8:	ldr	x0, [x29, #88]
  4094bc:	ldrb	w0, [x0]
  4094c0:	strb	w0, [x29, #59]
  4094c4:	ldr	x0, [x29, #88]
  4094c8:	strb	wzr, [x0]
  4094cc:	ldr	x0, [x29, #80]
  4094d0:	ldrb	w0, [x0]
  4094d4:	strb	w0, [x29, #58]
  4094d8:	ldr	x0, [x29, #80]
  4094dc:	strb	wzr, [x0]
  4094e0:	ldr	x1, [x29, #72]
  4094e4:	ldr	x0, [x29, #88]
  4094e8:	cmp	x1, x0
  4094ec:	b.ne	4094f8 <ferror@plt+0x54e8>  // b.any
  4094f0:	mov	w0, #0xffffffff            	// #-1
  4094f4:	b	40967c <ferror@plt+0x566c>
  4094f8:	ldr	x1, [x29, #64]
  4094fc:	ldr	x0, [x29, #80]
  409500:	cmp	x1, x0
  409504:	b.ne	409524 <ferror@plt+0x5514>  // b.any
  409508:	ldr	w0, [x29, #60]
  40950c:	cmp	w0, #0x0
  409510:	b.eq	40951c <ferror@plt+0x550c>  // b.none
  409514:	mov	w0, #0x1                   	// #1
  409518:	b	40967c <ferror@plt+0x566c>
  40951c:	mov	w0, #0xffffffff            	// #-1
  409520:	b	40967c <ferror@plt+0x566c>
  409524:	ldr	w0, [x29, #60]
  409528:	cmp	w0, #0x0
  40952c:	b.eq	4095b8 <ferror@plt+0x55a8>  // b.none
  409530:	b	409540 <ferror@plt+0x5530>
  409534:	ldr	x0, [x29, #72]
  409538:	add	x0, x0, #0x1
  40953c:	str	x0, [x29, #72]
  409540:	ldr	x0, [x29, #72]
  409544:	ldrb	w0, [x0]
  409548:	cmp	w0, #0x30
  40954c:	b.eq	409534 <ferror@plt+0x5524>  // b.none
  409550:	b	409560 <ferror@plt+0x5550>
  409554:	ldr	x0, [x29, #64]
  409558:	add	x0, x0, #0x1
  40955c:	str	x0, [x29, #64]
  409560:	ldr	x0, [x29, #64]
  409564:	ldrb	w0, [x0]
  409568:	cmp	w0, #0x30
  40956c:	b.eq	409554 <ferror@plt+0x5544>  // b.none
  409570:	ldr	x0, [x29, #72]
  409574:	bl	403530 <strlen@plt>
  409578:	mov	x19, x0
  40957c:	ldr	x0, [x29, #64]
  409580:	bl	403530 <strlen@plt>
  409584:	cmp	x19, x0
  409588:	b.ls	409594 <ferror@plt+0x5584>  // b.plast
  40958c:	mov	w0, #0x1                   	// #1
  409590:	b	40967c <ferror@plt+0x566c>
  409594:	ldr	x0, [x29, #64]
  409598:	bl	403530 <strlen@plt>
  40959c:	mov	x19, x0
  4095a0:	ldr	x0, [x29, #72]
  4095a4:	bl	403530 <strlen@plt>
  4095a8:	cmp	x19, x0
  4095ac:	b.ls	4095b8 <ferror@plt+0x55a8>  // b.plast
  4095b0:	mov	w0, #0xffffffff            	// #-1
  4095b4:	b	40967c <ferror@plt+0x566c>
  4095b8:	ldr	x1, [x29, #64]
  4095bc:	ldr	x0, [x29, #72]
  4095c0:	bl	403b30 <strcmp@plt>
  4095c4:	str	w0, [x29, #52]
  4095c8:	ldr	w0, [x29, #52]
  4095cc:	cmp	w0, #0x0
  4095d0:	b.eq	4095f0 <ferror@plt+0x55e0>  // b.none
  4095d4:	ldr	w0, [x29, #52]
  4095d8:	cmp	w0, #0x0
  4095dc:	b.gt	4095e8 <ferror@plt+0x55d8>
  4095e0:	mov	w0, #0xffffffff            	// #-1
  4095e4:	b	40967c <ferror@plt+0x566c>
  4095e8:	mov	w0, #0x1                   	// #1
  4095ec:	b	40967c <ferror@plt+0x566c>
  4095f0:	ldr	x0, [x29, #88]
  4095f4:	ldrb	w1, [x29, #59]
  4095f8:	strb	w1, [x0]
  4095fc:	ldr	x0, [x29, #88]
  409600:	str	x0, [x29, #72]
  409604:	ldr	x0, [x29, #80]
  409608:	ldrb	w1, [x29, #58]
  40960c:	strb	w1, [x0]
  409610:	ldr	x0, [x29, #80]
  409614:	str	x0, [x29, #64]
  409618:	ldr	x0, [x29, #72]
  40961c:	ldrb	w0, [x0]
  409620:	cmp	w0, #0x0
  409624:	b.eq	409638 <ferror@plt+0x5628>  // b.none
  409628:	ldr	x0, [x29, #64]
  40962c:	ldrb	w0, [x0]
  409630:	cmp	w0, #0x0
  409634:	b.ne	409298 <ferror@plt+0x5288>  // b.any
  409638:	ldr	x0, [x29, #72]
  40963c:	ldrb	w0, [x0]
  409640:	cmp	w0, #0x0
  409644:	b.ne	409660 <ferror@plt+0x5650>  // b.any
  409648:	ldr	x0, [x29, #64]
  40964c:	ldrb	w0, [x0]
  409650:	cmp	w0, #0x0
  409654:	b.ne	409660 <ferror@plt+0x5650>  // b.any
  409658:	mov	w0, #0x0                   	// #0
  40965c:	b	40967c <ferror@plt+0x566c>
  409660:	ldr	x0, [x29, #72]
  409664:	ldrb	w0, [x0]
  409668:	cmp	w0, #0x0
  40966c:	b.ne	409678 <ferror@plt+0x5668>  // b.any
  409670:	mov	w0, #0xffffffff            	// #-1
  409674:	b	40967c <ferror@plt+0x566c>
  409678:	mov	w0, #0x1                   	// #1
  40967c:	mov	sp, x29
  409680:	ldr	x19, [sp, #16]
  409684:	ldp	x29, x30, [sp], #96
  409688:	ret
  40968c:	stp	x29, x30, [sp, #-304]!
  409690:	mov	x29, sp
  409694:	str	x0, [sp, #56]
  409698:	str	x1, [sp, #248]
  40969c:	str	x2, [sp, #256]
  4096a0:	str	x3, [sp, #264]
  4096a4:	str	x4, [sp, #272]
  4096a8:	str	x5, [sp, #280]
  4096ac:	str	x6, [sp, #288]
  4096b0:	str	x7, [sp, #296]
  4096b4:	str	q0, [sp, #112]
  4096b8:	str	q1, [sp, #128]
  4096bc:	str	q2, [sp, #144]
  4096c0:	str	q3, [sp, #160]
  4096c4:	str	q4, [sp, #176]
  4096c8:	str	q5, [sp, #192]
  4096cc:	str	q6, [sp, #208]
  4096d0:	str	q7, [sp, #224]
  4096d4:	ldr	x0, [sp, #56]
  4096d8:	cmp	x0, #0x0
  4096dc:	b.ne	4096fc <ferror@plt+0x56ec>  // b.any
  4096e0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  4096e4:	add	x2, x0, #0xd60
  4096e8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4096ec:	add	x1, x0, #0x310
  4096f0:	mov	x0, #0x0                   	// #0
  4096f4:	bl	41aa2c <ferror@plt+0x16a1c>
  4096f8:	b	4097c0 <ferror@plt+0x57b0>
  4096fc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409700:	add	x0, x0, #0x9f8
  409704:	ldr	w0, [x0]
  409708:	cmp	w0, #0x0
  40970c:	b.eq	4097bc <ferror@plt+0x57ac>  // b.none
  409710:	add	x0, sp, #0x130
  409714:	str	x0, [sp, #64]
  409718:	add	x0, sp, #0x130
  40971c:	str	x0, [sp, #72]
  409720:	add	x0, sp, #0xf0
  409724:	str	x0, [sp, #80]
  409728:	mov	w0, #0xffffffc8            	// #-56
  40972c:	str	w0, [sp, #88]
  409730:	mov	w0, #0xffffff80            	// #-128
  409734:	str	w0, [sp, #92]
  409738:	add	x2, sp, #0x10
  40973c:	add	x3, sp, #0x40
  409740:	ldp	x0, x1, [x3]
  409744:	stp	x0, x1, [x2]
  409748:	ldp	x0, x1, [x3, #16]
  40974c:	stp	x0, x1, [x2, #16]
  409750:	add	x0, sp, #0x10
  409754:	mov	x1, x0
  409758:	ldr	x0, [sp, #56]
  40975c:	bl	428f40 <ferror@plt+0x24f30>
  409760:	str	x0, [sp, #96]
  409764:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409768:	add	x0, x0, #0xa00
  40976c:	ldr	w0, [x0]
  409770:	cmp	w0, #0x0
  409774:	b.eq	40978c <ferror@plt+0x577c>  // b.none
  409778:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40977c:	add	x0, x0, #0x940
  409780:	ldr	x0, [x0]
  409784:	str	x0, [sp, #104]
  409788:	b	40979c <ferror@plt+0x578c>
  40978c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409790:	add	x0, x0, #0x938
  409794:	ldr	x0, [x0]
  409798:	str	x0, [sp, #104]
  40979c:	ldr	x1, [sp, #104]
  4097a0:	ldr	x0, [sp, #96]
  4097a4:	bl	403550 <fputs@plt>
  4097a8:	ldr	x0, [sp, #104]
  4097ac:	bl	403d10 <fflush@plt>
  4097b0:	ldr	x0, [sp, #96]
  4097b4:	bl	4185e0 <ferror@plt+0x145d0>
  4097b8:	b	4097c0 <ferror@plt+0x57b0>
  4097bc:	nop
  4097c0:	ldp	x29, x30, [sp], #304
  4097c4:	ret
  4097c8:	stp	x29, x30, [sp, #-304]!
  4097cc:	mov	x29, sp
  4097d0:	str	x0, [sp, #56]
  4097d4:	str	x1, [sp, #248]
  4097d8:	str	x2, [sp, #256]
  4097dc:	str	x3, [sp, #264]
  4097e0:	str	x4, [sp, #272]
  4097e4:	str	x5, [sp, #280]
  4097e8:	str	x6, [sp, #288]
  4097ec:	str	x7, [sp, #296]
  4097f0:	str	q0, [sp, #112]
  4097f4:	str	q1, [sp, #128]
  4097f8:	str	q2, [sp, #144]
  4097fc:	str	q3, [sp, #160]
  409800:	str	q4, [sp, #176]
  409804:	str	q5, [sp, #192]
  409808:	str	q6, [sp, #208]
  40980c:	str	q7, [sp, #224]
  409810:	ldr	x0, [sp, #56]
  409814:	cmp	x0, #0x0
  409818:	b.ne	409838 <ferror@plt+0x5828>  // b.any
  40981c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409820:	add	x2, x0, #0xd60
  409824:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  409828:	add	x1, x0, #0x320
  40982c:	mov	x0, #0x0                   	// #0
  409830:	bl	41aa2c <ferror@plt+0x16a1c>
  409834:	b	4098fc <ferror@plt+0x58ec>
  409838:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40983c:	add	x0, x0, #0x9fc
  409840:	ldr	w0, [x0]
  409844:	cmp	w0, #0x0
  409848:	b.eq	4098f8 <ferror@plt+0x58e8>  // b.none
  40984c:	add	x0, sp, #0x130
  409850:	str	x0, [sp, #64]
  409854:	add	x0, sp, #0x130
  409858:	str	x0, [sp, #72]
  40985c:	add	x0, sp, #0xf0
  409860:	str	x0, [sp, #80]
  409864:	mov	w0, #0xffffffc8            	// #-56
  409868:	str	w0, [sp, #88]
  40986c:	mov	w0, #0xffffff80            	// #-128
  409870:	str	w0, [sp, #92]
  409874:	add	x2, sp, #0x10
  409878:	add	x3, sp, #0x40
  40987c:	ldp	x0, x1, [x3]
  409880:	stp	x0, x1, [x2]
  409884:	ldp	x0, x1, [x3, #16]
  409888:	stp	x0, x1, [x2, #16]
  40988c:	add	x0, sp, #0x10
  409890:	mov	x1, x0
  409894:	ldr	x0, [sp, #56]
  409898:	bl	428f40 <ferror@plt+0x24f30>
  40989c:	str	x0, [sp, #96]
  4098a0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4098a4:	add	x0, x0, #0xa00
  4098a8:	ldr	w0, [x0]
  4098ac:	cmp	w0, #0x0
  4098b0:	b.eq	4098c8 <ferror@plt+0x58b8>  // b.none
  4098b4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4098b8:	add	x0, x0, #0x940
  4098bc:	ldr	x0, [x0]
  4098c0:	str	x0, [sp, #104]
  4098c4:	b	4098d8 <ferror@plt+0x58c8>
  4098c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4098cc:	add	x0, x0, #0x938
  4098d0:	ldr	x0, [x0]
  4098d4:	str	x0, [sp, #104]
  4098d8:	ldr	x1, [sp, #104]
  4098dc:	ldr	x0, [sp, #96]
  4098e0:	bl	403550 <fputs@plt>
  4098e4:	ldr	x0, [sp, #104]
  4098e8:	bl	403d10 <fflush@plt>
  4098ec:	ldr	x0, [sp, #96]
  4098f0:	bl	4185e0 <ferror@plt+0x145d0>
  4098f4:	b	4098fc <ferror@plt+0x58ec>
  4098f8:	nop
  4098fc:	ldp	x29, x30, [sp], #304
  409900:	ret
  409904:	stp	x29, x30, [sp, #-80]!
  409908:	mov	x29, sp
  40990c:	str	x0, [sp, #40]
  409910:	str	x1, [sp, #32]
  409914:	str	x2, [sp, #24]
  409918:	str	x3, [sp, #16]
  40991c:	ldr	x0, [sp, #32]
  409920:	bl	428d58 <ferror@plt+0x24d48>
  409924:	str	x0, [sp, #56]
  409928:	ldr	x0, [sp, #56]
  40992c:	str	x0, [sp, #72]
  409930:	b	409940 <ferror@plt+0x5930>
  409934:	ldr	x0, [sp, #72]
  409938:	add	x0, x0, #0x1
  40993c:	str	x0, [sp, #72]
  409940:	ldr	x0, [sp, #72]
  409944:	ldrb	w0, [x0]
  409948:	cmp	w0, #0x0
  40994c:	b.eq	40997c <ferror@plt+0x596c>  // b.none
  409950:	bl	403b60 <__ctype_b_loc@plt>
  409954:	ldr	x1, [x0]
  409958:	ldr	x0, [sp, #72]
  40995c:	ldrb	w0, [x0]
  409960:	and	x0, x0, #0xff
  409964:	lsl	x0, x0, #1
  409968:	add	x0, x1, x0
  40996c:	ldrh	w0, [x0]
  409970:	and	w0, w0, #0x2000
  409974:	cmp	w0, #0x0
  409978:	b.ne	409934 <ferror@plt+0x5924>  // b.any
  40997c:	ldr	x0, [sp, #72]
  409980:	str	x0, [sp, #64]
  409984:	b	409994 <ferror@plt+0x5984>
  409988:	ldr	x0, [sp, #64]
  40998c:	add	x0, x0, #0x1
  409990:	str	x0, [sp, #64]
  409994:	ldr	x0, [sp, #64]
  409998:	ldrb	w0, [x0]
  40999c:	cmp	w0, #0x0
  4099a0:	b.eq	4099dc <ferror@plt+0x59cc>  // b.none
  4099a4:	ldr	x0, [sp, #64]
  4099a8:	ldrb	w0, [x0]
  4099ac:	cmp	w0, #0x3d
  4099b0:	b.eq	4099dc <ferror@plt+0x59cc>  // b.none
  4099b4:	ldr	x0, [sp, #64]
  4099b8:	ldrb	w0, [x0]
  4099bc:	cmp	w0, #0x20
  4099c0:	b.ne	409988 <ferror@plt+0x5978>  // b.any
  4099c4:	b	4099dc <ferror@plt+0x59cc>
  4099c8:	ldr	x0, [sp, #64]
  4099cc:	strb	wzr, [x0]
  4099d0:	ldr	x0, [sp, #64]
  4099d4:	add	x0, x0, #0x1
  4099d8:	str	x0, [sp, #64]
  4099dc:	ldr	x0, [sp, #64]
  4099e0:	ldrb	w0, [x0]
  4099e4:	cmp	w0, #0x0
  4099e8:	b.eq	409a0c <ferror@plt+0x59fc>  // b.none
  4099ec:	ldr	x0, [sp, #64]
  4099f0:	ldrb	w0, [x0]
  4099f4:	cmp	w0, #0x3d
  4099f8:	b.eq	4099c8 <ferror@plt+0x59b8>  // b.none
  4099fc:	ldr	x0, [sp, #64]
  409a00:	ldrb	w0, [x0]
  409a04:	cmp	w0, #0x20
  409a08:	b.eq	4099c8 <ferror@plt+0x59b8>  // b.none
  409a0c:	ldr	x0, [sp, #64]
  409a10:	ldrb	w0, [x0]
  409a14:	cmp	w0, #0x0
  409a18:	b.ne	409a48 <ferror@plt+0x5a38>  // b.any
  409a1c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409a20:	add	x0, x0, #0x938
  409a24:	ldr	x0, [x0]
  409a28:	mov	x3, x0
  409a2c:	mov	x2, #0x42                  	// #66
  409a30:	mov	x1, #0x1                   	// #1
  409a34:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409a38:	add	x0, x0, #0xd70
  409a3c:	bl	403ce0 <fwrite@plt>
  409a40:	mov	w0, #0x1                   	// #1
  409a44:	bl	403560 <exit@plt>
  409a48:	ldr	x1, [sp, #64]
  409a4c:	ldr	x0, [sp, #72]
  409a50:	bl	406044 <ferror@plt+0x2034>
  409a54:	ldr	x0, [sp, #56]
  409a58:	bl	4185e0 <ferror@plt+0x145d0>
  409a5c:	mov	w0, #0x1                   	// #1
  409a60:	ldp	x29, x30, [sp], #80
  409a64:	ret
  409a68:	stp	x29, x30, [sp, #-64]!
  409a6c:	mov	x29, sp
  409a70:	str	x0, [sp, #40]
  409a74:	str	x1, [sp, #32]
  409a78:	str	x2, [sp, #24]
  409a7c:	str	x3, [sp, #16]
  409a80:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409a84:	add	x0, x0, #0xa04
  409a88:	ldr	w0, [x0]
  409a8c:	cmp	w0, #0x0
  409a90:	b.eq	409c70 <ferror@plt+0x5c60>  // b.none
  409a94:	mov	w0, #0x1                   	// #1
  409a98:	str	w0, [sp, #60]
  409a9c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409aa0:	add	x0, x0, #0x998
  409aa4:	ldrb	w0, [x0]
  409aa8:	cmp	w0, #0x0
  409aac:	b.eq	409b5c <ferror@plt+0x5b4c>  // b.none
  409ab0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409ab4:	add	x1, x0, #0xdb8
  409ab8:	ldr	x0, [sp, #40]
  409abc:	bl	403b30 <strcmp@plt>
  409ac0:	cmp	w0, #0x0
  409ac4:	b.eq	409b58 <ferror@plt+0x5b48>  // b.none
  409ac8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409acc:	add	x1, x0, #0xdc0
  409ad0:	ldr	x0, [sp, #40]
  409ad4:	bl	403b30 <strcmp@plt>
  409ad8:	cmp	w0, #0x0
  409adc:	b.eq	409b58 <ferror@plt+0x5b48>  // b.none
  409ae0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409ae4:	add	x1, x0, #0xdd0
  409ae8:	ldr	x0, [sp, #40]
  409aec:	bl	403b30 <strcmp@plt>
  409af0:	cmp	w0, #0x0
  409af4:	b.eq	409b58 <ferror@plt+0x5b48>  // b.none
  409af8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409afc:	add	x1, x0, #0xde8
  409b00:	ldr	x0, [sp, #40]
  409b04:	bl	403b30 <strcmp@plt>
  409b08:	cmp	w0, #0x0
  409b0c:	b.eq	409b58 <ferror@plt+0x5b48>  // b.none
  409b10:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409b14:	add	x1, x0, #0xdf8
  409b18:	ldr	x0, [sp, #40]
  409b1c:	bl	403b30 <strcmp@plt>
  409b20:	cmp	w0, #0x0
  409b24:	b.eq	409b58 <ferror@plt+0x5b48>  // b.none
  409b28:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409b2c:	add	x1, x0, #0xe08
  409b30:	ldr	x0, [sp, #40]
  409b34:	bl	403b30 <strcmp@plt>
  409b38:	cmp	w0, #0x0
  409b3c:	b.eq	409b58 <ferror@plt+0x5b48>  // b.none
  409b40:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409b44:	add	x1, x0, #0xe18
  409b48:	ldr	x0, [sp, #40]
  409b4c:	bl	403b30 <strcmp@plt>
  409b50:	cmp	w0, #0x0
  409b54:	b.ne	409b5c <ferror@plt+0x5b4c>  // b.any
  409b58:	str	wzr, [sp, #60]
  409b5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409b60:	add	x0, x0, #0x9c0
  409b64:	ldr	w0, [x0]
  409b68:	cmp	w0, #0x0
  409b6c:	b.eq	409b88 <ferror@plt+0x5b78>  // b.none
  409b70:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409b74:	add	x1, x0, #0xe30
  409b78:	ldr	x0, [sp, #40]
  409b7c:	bl	403b30 <strcmp@plt>
  409b80:	cmp	w0, #0x0
  409b84:	b.eq	409bb4 <ferror@plt+0x5ba4>  // b.none
  409b88:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409b8c:	add	x0, x0, #0x9c4
  409b90:	ldr	w0, [x0]
  409b94:	cmp	w0, #0x0
  409b98:	b.eq	409bb8 <ferror@plt+0x5ba8>  // b.none
  409b9c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409ba0:	add	x1, x0, #0xe50
  409ba4:	ldr	x0, [sp, #40]
  409ba8:	bl	403b30 <strcmp@plt>
  409bac:	cmp	w0, #0x0
  409bb0:	b.ne	409bb8 <ferror@plt+0x5ba8>  // b.any
  409bb4:	str	wzr, [sp, #60]
  409bb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409bbc:	add	x0, x0, #0x9b8
  409bc0:	ldr	w0, [x0]
  409bc4:	cmp	w0, #0x0
  409bc8:	b.eq	409c2c <ferror@plt+0x5c1c>  // b.none
  409bcc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409bd0:	add	x0, x0, #0xa08
  409bd4:	ldr	w0, [x0]
  409bd8:	cmp	w0, #0x0
  409bdc:	b.ne	409c2c <ferror@plt+0x5c1c>  // b.any
  409be0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409be4:	add	x1, x0, #0xe68
  409be8:	ldr	x0, [sp, #40]
  409bec:	bl	403b30 <strcmp@plt>
  409bf0:	cmp	w0, #0x0
  409bf4:	b.eq	409c28 <ferror@plt+0x5c18>  // b.none
  409bf8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409bfc:	add	x1, x0, #0xe80
  409c00:	ldr	x0, [sp, #40]
  409c04:	bl	403b30 <strcmp@plt>
  409c08:	cmp	w0, #0x0
  409c0c:	b.eq	409c28 <ferror@plt+0x5c18>  // b.none
  409c10:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409c14:	add	x1, x0, #0xe90
  409c18:	ldr	x0, [sp, #40]
  409c1c:	bl	403b30 <strcmp@plt>
  409c20:	cmp	w0, #0x0
  409c24:	b.ne	409c2c <ferror@plt+0x5c1c>  // b.any
  409c28:	str	wzr, [sp, #60]
  409c2c:	ldr	w0, [sp, #60]
  409c30:	cmp	w0, #0x0
  409c34:	b.eq	409c70 <ferror@plt+0x5c60>  // b.none
  409c38:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409c3c:	add	x0, x0, #0x938
  409c40:	ldr	x3, [x0]
  409c44:	ldr	x2, [sp, #40]
  409c48:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409c4c:	add	x1, x0, #0xea0
  409c50:	mov	x0, x3
  409c54:	bl	403fc0 <fprintf@plt>
  409c58:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409c5c:	add	x0, x0, #0x938
  409c60:	ldr	x0, [x0]
  409c64:	bl	403d10 <fflush@plt>
  409c68:	mov	w0, #0x1                   	// #1
  409c6c:	b	40a118 <ferror@plt+0x6108>
  409c70:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409c74:	add	x1, x0, #0xed0
  409c78:	ldr	x0, [sp, #40]
  409c7c:	bl	403b30 <strcmp@plt>
  409c80:	cmp	w0, #0x0
  409c84:	b.ne	409c9c <ferror@plt+0x5c8c>  // b.any
  409c88:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409c8c:	add	x0, x0, #0x990
  409c90:	mov	w1, #0x1                   	// #1
  409c94:	str	w1, [x0]
  409c98:	b	40a104 <ferror@plt+0x60f4>
  409c9c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409ca0:	add	x1, x0, #0xee0
  409ca4:	ldr	x0, [sp, #40]
  409ca8:	bl	403b30 <strcmp@plt>
  409cac:	cmp	w0, #0x0
  409cb0:	b.ne	409cc8 <ferror@plt+0x5cb8>  // b.any
  409cb4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409cb8:	add	x0, x0, #0x994
  409cbc:	mov	w1, #0x1                   	// #1
  409cc0:	str	w1, [x0]
  409cc4:	b	40a104 <ferror@plt+0x60f4>
  409cc8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409ccc:	add	x1, x0, #0xdb8
  409cd0:	ldr	x0, [sp, #40]
  409cd4:	bl	403b30 <strcmp@plt>
  409cd8:	cmp	w0, #0x0
  409cdc:	b.ne	409d04 <ferror@plt+0x5cf4>  // b.any
  409ce0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409ce4:	add	x0, x0, #0x998
  409ce8:	ldrb	w0, [x0]
  409cec:	orr	w0, w0, #0x7
  409cf0:	and	w1, w0, #0xff
  409cf4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409cf8:	add	x0, x0, #0x998
  409cfc:	strb	w1, [x0]
  409d00:	b	40a104 <ferror@plt+0x60f4>
  409d04:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409d08:	add	x1, x0, #0xdc0
  409d0c:	ldr	x0, [sp, #40]
  409d10:	bl	403b30 <strcmp@plt>
  409d14:	cmp	w0, #0x0
  409d18:	b.ne	409d40 <ferror@plt+0x5d30>  // b.any
  409d1c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409d20:	add	x0, x0, #0x998
  409d24:	ldrb	w0, [x0]
  409d28:	orr	w0, w0, #0x1
  409d2c:	and	w1, w0, #0xff
  409d30:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409d34:	add	x0, x0, #0x998
  409d38:	strb	w1, [x0]
  409d3c:	b	40a104 <ferror@plt+0x60f4>
  409d40:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409d44:	add	x1, x0, #0xdd0
  409d48:	ldr	x0, [sp, #40]
  409d4c:	bl	403b30 <strcmp@plt>
  409d50:	cmp	w0, #0x0
  409d54:	b.ne	409d7c <ferror@plt+0x5d6c>  // b.any
  409d58:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409d5c:	add	x0, x0, #0x998
  409d60:	ldrb	w0, [x0]
  409d64:	orr	w0, w0, #0x4
  409d68:	and	w1, w0, #0xff
  409d6c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409d70:	add	x0, x0, #0x998
  409d74:	strb	w1, [x0]
  409d78:	b	40a104 <ferror@plt+0x60f4>
  409d7c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409d80:	add	x1, x0, #0xde8
  409d84:	ldr	x0, [sp, #40]
  409d88:	bl	403b30 <strcmp@plt>
  409d8c:	cmp	w0, #0x0
  409d90:	b.ne	409db8 <ferror@plt+0x5da8>  // b.any
  409d94:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409d98:	add	x0, x0, #0x998
  409d9c:	ldrb	w0, [x0]
  409da0:	orr	w0, w0, #0x2
  409da4:	and	w1, w0, #0xff
  409da8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409dac:	add	x0, x0, #0x998
  409db0:	strb	w1, [x0]
  409db4:	b	40a104 <ferror@plt+0x60f4>
  409db8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409dbc:	add	x1, x0, #0xdf8
  409dc0:	ldr	x0, [sp, #40]
  409dc4:	bl	403b30 <strcmp@plt>
  409dc8:	cmp	w0, #0x0
  409dcc:	b.ne	409df4 <ferror@plt+0x5de4>  // b.any
  409dd0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409dd4:	add	x0, x0, #0x998
  409dd8:	ldrb	w0, [x0]
  409ddc:	orr	w0, w0, #0x18
  409de0:	and	w1, w0, #0xff
  409de4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409de8:	add	x0, x0, #0x998
  409dec:	strb	w1, [x0]
  409df0:	b	40a104 <ferror@plt+0x60f4>
  409df4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409df8:	add	x1, x0, #0xe08
  409dfc:	ldr	x0, [sp, #40]
  409e00:	bl	403b30 <strcmp@plt>
  409e04:	cmp	w0, #0x0
  409e08:	b.ne	409e30 <ferror@plt+0x5e20>  // b.any
  409e0c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409e10:	add	x0, x0, #0x998
  409e14:	ldrb	w0, [x0]
  409e18:	orr	w0, w0, #0x8
  409e1c:	and	w1, w0, #0xff
  409e20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409e24:	add	x0, x0, #0x998
  409e28:	strb	w1, [x0]
  409e2c:	b	40a104 <ferror@plt+0x60f4>
  409e30:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409e34:	add	x1, x0, #0xe18
  409e38:	ldr	x0, [sp, #40]
  409e3c:	bl	403b30 <strcmp@plt>
  409e40:	cmp	w0, #0x0
  409e44:	b.ne	409e6c <ferror@plt+0x5e5c>  // b.any
  409e48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409e4c:	add	x0, x0, #0x998
  409e50:	ldrb	w0, [x0]
  409e54:	orr	w0, w0, #0x10
  409e58:	and	w1, w0, #0xff
  409e5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409e60:	add	x0, x0, #0x998
  409e64:	strb	w1, [x0]
  409e68:	b	40a104 <ferror@plt+0x60f4>
  409e6c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409e70:	add	x1, x0, #0xef0
  409e74:	ldr	x0, [sp, #40]
  409e78:	bl	403b30 <strcmp@plt>
  409e7c:	cmp	w0, #0x0
  409e80:	b.ne	409ea0 <ferror@plt+0x5e90>  // b.any
  409e84:	ldr	x0, [sp, #32]
  409e88:	bl	428d58 <ferror@plt+0x24d48>
  409e8c:	mov	x1, x0
  409e90:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409e94:	add	x0, x0, #0x9b0
  409e98:	str	x1, [x0]
  409e9c:	b	40a104 <ferror@plt+0x60f4>
  409ea0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409ea4:	add	x1, x0, #0xf00
  409ea8:	ldr	x0, [sp, #40]
  409eac:	bl	403b30 <strcmp@plt>
  409eb0:	cmp	w0, #0x0
  409eb4:	b.ne	409ecc <ferror@plt+0x5ebc>  // b.any
  409eb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409ebc:	add	x0, x0, #0x9b8
  409ec0:	mov	w1, #0x1                   	// #1
  409ec4:	str	w1, [x0]
  409ec8:	b	40a104 <ferror@plt+0x60f4>
  409ecc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409ed0:	add	x1, x0, #0xf10
  409ed4:	ldr	x0, [sp, #40]
  409ed8:	bl	403b30 <strcmp@plt>
  409edc:	cmp	w0, #0x0
  409ee0:	b.ne	409ef8 <ferror@plt+0x5ee8>  // b.any
  409ee4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409ee8:	add	x0, x0, #0x9f4
  409eec:	mov	w1, #0x1                   	// #1
  409ef0:	str	w1, [x0]
  409ef4:	b	40a104 <ferror@plt+0x60f4>
  409ef8:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409efc:	add	x1, x0, #0xf28
  409f00:	ldr	x0, [sp, #40]
  409f04:	bl	403b30 <strcmp@plt>
  409f08:	cmp	w0, #0x0
  409f0c:	b.ne	409f24 <ferror@plt+0x5f14>  // b.any
  409f10:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409f14:	add	x0, x0, #0x9a8
  409f18:	mov	w1, #0x1                   	// #1
  409f1c:	str	w1, [x0]
  409f20:	b	40a104 <ferror@plt+0x60f4>
  409f24:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409f28:	add	x1, x0, #0xe68
  409f2c:	ldr	x0, [sp, #40]
  409f30:	bl	403b30 <strcmp@plt>
  409f34:	cmp	w0, #0x0
  409f38:	b.ne	409f78 <ferror@plt+0x5f68>  // b.any
  409f3c:	ldr	x0, [sp, #32]
  409f40:	bl	428d58 <ferror@plt+0x24d48>
  409f44:	mov	x1, x0
  409f48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409f4c:	add	x0, x0, #0x9d0
  409f50:	str	x1, [x0]
  409f54:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409f58:	add	x0, x0, #0x9b8
  409f5c:	mov	w1, #0x1                   	// #1
  409f60:	str	w1, [x0]
  409f64:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409f68:	add	x0, x0, #0xa08
  409f6c:	mov	w1, #0x1                   	// #1
  409f70:	str	w1, [x0]
  409f74:	b	40a104 <ferror@plt+0x60f4>
  409f78:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409f7c:	add	x1, x0, #0xe80
  409f80:	ldr	x0, [sp, #40]
  409f84:	bl	403b30 <strcmp@plt>
  409f88:	cmp	w0, #0x0
  409f8c:	b.ne	409fcc <ferror@plt+0x5fbc>  // b.any
  409f90:	ldr	x0, [sp, #32]
  409f94:	bl	428d58 <ferror@plt+0x24d48>
  409f98:	mov	x1, x0
  409f9c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409fa0:	add	x0, x0, #0x9d8
  409fa4:	str	x1, [x0]
  409fa8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409fac:	add	x0, x0, #0x9b8
  409fb0:	mov	w1, #0x1                   	// #1
  409fb4:	str	w1, [x0]
  409fb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409fbc:	add	x0, x0, #0xa08
  409fc0:	mov	w1, #0x1                   	// #1
  409fc4:	str	w1, [x0]
  409fc8:	b	40a104 <ferror@plt+0x60f4>
  409fcc:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  409fd0:	add	x1, x0, #0xe90
  409fd4:	ldr	x0, [sp, #40]
  409fd8:	bl	403b30 <strcmp@plt>
  409fdc:	cmp	w0, #0x0
  409fe0:	b.ne	40a020 <ferror@plt+0x6010>  // b.any
  409fe4:	ldr	x0, [sp, #32]
  409fe8:	bl	428d58 <ferror@plt+0x24d48>
  409fec:	mov	x1, x0
  409ff0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  409ff4:	add	x0, x0, #0x9e0
  409ff8:	str	x1, [x0]
  409ffc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a000:	add	x0, x0, #0x9b8
  40a004:	mov	w1, #0x1                   	// #1
  40a008:	str	w1, [x0]
  40a00c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a010:	add	x0, x0, #0xa08
  40a014:	mov	w1, #0x1                   	// #1
  40a018:	str	w1, [x0]
  40a01c:	b	40a104 <ferror@plt+0x60f4>
  40a020:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a024:	add	x1, x0, #0xf38
  40a028:	ldr	x0, [sp, #40]
  40a02c:	bl	403b30 <strcmp@plt>
  40a030:	cmp	w0, #0x0
  40a034:	b.ne	40a04c <ferror@plt+0x603c>  // b.any
  40a038:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a03c:	add	x0, x0, #0x99c
  40a040:	mov	w1, #0x1                   	// #1
  40a044:	str	w1, [x0]
  40a048:	b	40a104 <ferror@plt+0x60f4>
  40a04c:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a050:	add	x1, x0, #0xf48
  40a054:	ldr	x0, [sp, #40]
  40a058:	bl	403b30 <strcmp@plt>
  40a05c:	cmp	w0, #0x0
  40a060:	b.ne	40a078 <ferror@plt+0x6068>  // b.any
  40a064:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a068:	add	x0, x0, #0x9bc
  40a06c:	mov	w1, #0x1                   	// #1
  40a070:	str	w1, [x0]
  40a074:	b	40a104 <ferror@plt+0x60f4>
  40a078:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a07c:	add	x1, x0, #0xe50
  40a080:	ldr	x0, [sp, #40]
  40a084:	bl	403b30 <strcmp@plt>
  40a088:	cmp	w0, #0x0
  40a08c:	b.ne	40a0a4 <ferror@plt+0x6094>  // b.any
  40a090:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a094:	add	x0, x0, #0x9c0
  40a098:	mov	w1, #0x1                   	// #1
  40a09c:	str	w1, [x0]
  40a0a0:	b	40a104 <ferror@plt+0x60f4>
  40a0a4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a0a8:	add	x1, x0, #0xe30
  40a0ac:	ldr	x0, [sp, #40]
  40a0b0:	bl	403b30 <strcmp@plt>
  40a0b4:	cmp	w0, #0x0
  40a0b8:	b.ne	40a0d0 <ferror@plt+0x60c0>  // b.any
  40a0bc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a0c0:	add	x0, x0, #0x9c4
  40a0c4:	mov	w1, #0x1                   	// #1
  40a0c8:	str	w1, [x0]
  40a0cc:	b	40a104 <ferror@plt+0x60f4>
  40a0d0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a0d4:	add	x1, x0, #0xf60
  40a0d8:	ldr	x0, [sp, #40]
  40a0dc:	bl	403b30 <strcmp@plt>
  40a0e0:	cmp	w0, #0x0
  40a0e4:	b.ne	40a0fc <ferror@plt+0x60ec>  // b.any
  40a0e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a0ec:	add	x0, x0, #0x9c8
  40a0f0:	mov	w1, #0x1                   	// #1
  40a0f4:	str	w1, [x0]
  40a0f8:	b	40a104 <ferror@plt+0x60f4>
  40a0fc:	mov	w0, #0x0                   	// #0
  40a100:	b	40a118 <ferror@plt+0x6108>
  40a104:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a108:	add	x0, x0, #0xa04
  40a10c:	mov	w1, #0x1                   	// #1
  40a110:	str	w1, [x0]
  40a114:	mov	w0, #0x1                   	// #1
  40a118:	ldp	x29, x30, [sp], #64
  40a11c:	ret
  40a120:	stp	x29, x30, [sp, #-48]!
  40a124:	mov	x29, sp
  40a128:	str	x0, [sp, #24]
  40a12c:	ldr	x0, [sp, #24]
  40a130:	ldr	w0, [x0, #120]
  40a134:	cmp	w0, #0x0
  40a138:	b.eq	40a144 <ferror@plt+0x6134>  // b.none
  40a13c:	mov	w0, #0x1                   	// #1
  40a140:	b	40a1a8 <ferror@plt+0x6198>
  40a144:	ldr	x0, [sp, #24]
  40a148:	ldr	x0, [x0, #56]
  40a14c:	str	x0, [sp, #40]
  40a150:	b	40a198 <ferror@plt+0x6188>
  40a154:	ldr	x0, [sp, #40]
  40a158:	ldr	x0, [x0]
  40a15c:	str	x0, [sp, #32]
  40a160:	ldr	x0, [sp, #32]
  40a164:	bl	40a120 <ferror@plt+0x6110>
  40a168:	cmp	w0, #0x0
  40a16c:	b.eq	40a178 <ferror@plt+0x6168>  // b.none
  40a170:	mov	w0, #0x1                   	// #1
  40a174:	b	40a1a8 <ferror@plt+0x6198>
  40a178:	ldr	x0, [sp, #40]
  40a17c:	cmp	x0, #0x0
  40a180:	b.eq	40a190 <ferror@plt+0x6180>  // b.none
  40a184:	ldr	x0, [sp, #40]
  40a188:	ldr	x0, [x0, #8]
  40a18c:	b	40a194 <ferror@plt+0x6184>
  40a190:	mov	x0, #0x0                   	// #0
  40a194:	str	x0, [sp, #40]
  40a198:	ldr	x0, [sp, #40]
  40a19c:	cmp	x0, #0x0
  40a1a0:	b.ne	40a154 <ferror@plt+0x6144>  // b.any
  40a1a4:	mov	w0, #0x0                   	// #0
  40a1a8:	ldp	x29, x30, [sp], #48
  40a1ac:	ret
  40a1b0:	stp	x29, x30, [sp, #-32]!
  40a1b4:	mov	x29, sp
  40a1b8:	str	x0, [sp, #24]
  40a1bc:	str	x1, [sp, #16]
  40a1c0:	ldr	x1, [sp, #24]
  40a1c4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a1c8:	add	x0, x0, #0xf70
  40a1cc:	bl	41b438 <ferror@plt+0x17428>
  40a1d0:	nop
  40a1d4:	ldp	x29, x30, [sp], #32
  40a1d8:	ret
  40a1dc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a1e0:	add	x0, x0, #0x988
  40a1e4:	adrp	x1, 453000 <ferror@plt+0x4eff0>
  40a1e8:	add	x1, x1, #0xf78
  40a1ec:	str	x1, [x0]
  40a1f0:	nop
  40a1f4:	ret
  40a1f8:	stp	x29, x30, [sp, #-96]!
  40a1fc:	mov	x29, sp
  40a200:	str	x19, [sp, #16]
  40a204:	str	x0, [sp, #56]
  40a208:	str	x1, [sp, #48]
  40a20c:	str	x2, [sp, #40]
  40a210:	mov	w0, #0x1                   	// #1
  40a214:	str	w0, [sp, #92]
  40a218:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a21c:	add	x2, x0, #0xfa0
  40a220:	ldr	x1, [sp, #56]
  40a224:	mov	x0, #0x0                   	// #0
  40a228:	bl	407408 <ferror@plt+0x33f8>
  40a22c:	str	x0, [sp, #80]
  40a230:	ldr	x0, [sp, #80]
  40a234:	cmp	x0, #0x0
  40a238:	b.ne	40a550 <ferror@plt+0x6540>  // b.any
  40a23c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a240:	add	x0, x0, #0x938
  40a244:	ldr	x0, [x0]
  40a248:	mov	x3, x0
  40a24c:	mov	x2, #0x2f                  	// #47
  40a250:	mov	x1, #0x1                   	// #1
  40a254:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a258:	add	x0, x0, #0xfc0
  40a25c:	bl	403ce0 <fwrite@plt>
  40a260:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a264:	add	x0, x0, #0x938
  40a268:	ldr	x0, [x0]
  40a26c:	bl	403d10 <fflush@plt>
  40a270:	mov	w0, #0x0                   	// #0
  40a274:	b	40a578 <ferror@plt+0x6568>
  40a278:	ldr	x0, [sp, #80]
  40a27c:	ldr	x0, [x0]
  40a280:	str	x0, [sp, #64]
  40a284:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a288:	add	x0, x0, #0x9d8
  40a28c:	ldr	x0, [x0]
  40a290:	cmp	x0, #0x0
  40a294:	b.eq	40a2d0 <ferror@plt+0x62c0>  // b.none
  40a298:	ldr	x0, [sp, #64]
  40a29c:	ldr	x0, [x0, #16]
  40a2a0:	bl	4185e0 <ferror@plt+0x145d0>
  40a2a4:	ldr	x0, [sp, #64]
  40a2a8:	mov	w1, #0x4                   	// #4
  40a2ac:	str	w1, [x0, #8]
  40a2b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a2b4:	add	x0, x0, #0x9d8
  40a2b8:	ldr	x0, [x0]
  40a2bc:	bl	428d58 <ferror@plt+0x24d48>
  40a2c0:	mov	x1, x0
  40a2c4:	ldr	x0, [sp, #64]
  40a2c8:	str	x1, [x0, #16]
  40a2cc:	b	40a364 <ferror@plt+0x6354>
  40a2d0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a2d4:	add	x0, x0, #0x9d0
  40a2d8:	ldr	x0, [x0]
  40a2dc:	cmp	x0, #0x0
  40a2e0:	b.eq	40a31c <ferror@plt+0x630c>  // b.none
  40a2e4:	ldr	x0, [sp, #64]
  40a2e8:	ldr	x0, [x0, #16]
  40a2ec:	bl	4185e0 <ferror@plt+0x145d0>
  40a2f0:	ldr	x0, [sp, #64]
  40a2f4:	mov	w1, #0x3                   	// #3
  40a2f8:	str	w1, [x0, #8]
  40a2fc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a300:	add	x0, x0, #0x9d0
  40a304:	ldr	x0, [x0]
  40a308:	bl	428d58 <ferror@plt+0x24d48>
  40a30c:	mov	x1, x0
  40a310:	ldr	x0, [sp, #64]
  40a314:	str	x1, [x0, #16]
  40a318:	b	40a364 <ferror@plt+0x6354>
  40a31c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a320:	add	x0, x0, #0x9e0
  40a324:	ldr	x0, [x0]
  40a328:	cmp	x0, #0x0
  40a32c:	b.eq	40a364 <ferror@plt+0x6354>  // b.none
  40a330:	ldr	x0, [sp, #64]
  40a334:	ldr	x0, [x0, #16]
  40a338:	bl	4185e0 <ferror@plt+0x145d0>
  40a33c:	ldr	x0, [sp, #64]
  40a340:	mov	w1, #0x2                   	// #2
  40a344:	str	w1, [x0, #8]
  40a348:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a34c:	add	x0, x0, #0x9e0
  40a350:	ldr	x0, [x0]
  40a354:	bl	428d58 <ferror@plt+0x24d48>
  40a358:	mov	x1, x0
  40a35c:	ldr	x0, [sp, #64]
  40a360:	str	x1, [x0, #16]
  40a364:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a368:	add	x0, x0, #0x9a4
  40a36c:	ldr	w0, [x0]
  40a370:	cmp	w0, #0x0
  40a374:	b.eq	40a38c <ferror@plt+0x637c>  // b.none
  40a378:	ldr	x0, [sp, #64]
  40a37c:	ldr	x0, [x0]
  40a380:	bl	404d04 <ferror@plt+0xcf4>
  40a384:	str	x0, [sp, #72]
  40a388:	b	40a39c <ferror@plt+0x638c>
  40a38c:	ldr	x0, [sp, #64]
  40a390:	ldr	x0, [x0]
  40a394:	bl	404ce4 <ferror@plt+0xcd4>
  40a398:	str	x0, [sp, #72]
  40a39c:	ldr	x0, [sp, #40]
  40a3a0:	cmp	x0, #0x0
  40a3a4:	b.eq	40a42c <ferror@plt+0x641c>  // b.none
  40a3a8:	ldr	x0, [sp, #72]
  40a3ac:	cmp	x0, #0x0
  40a3b0:	b.ne	40a3d4 <ferror@plt+0x63c4>  // b.any
  40a3b4:	ldr	x0, [sp, #64]
  40a3b8:	ldr	x0, [x0]
  40a3bc:	mov	x2, x0
  40a3c0:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a3c4:	add	x1, x0, #0xff0
  40a3c8:	ldr	x0, [sp, #40]
  40a3cc:	bl	403fc0 <fprintf@plt>
  40a3d0:	b	40a42c <ferror@plt+0x641c>
  40a3d4:	ldr	x0, [sp, #64]
  40a3d8:	ldr	x19, [x0]
  40a3dc:	ldr	x0, [sp, #64]
  40a3e0:	ldr	w0, [x0, #8]
  40a3e4:	bl	406510 <ferror@plt+0x2500>
  40a3e8:	mov	x1, x0
  40a3ec:	ldr	x0, [sp, #64]
  40a3f0:	ldr	x0, [x0, #16]
  40a3f4:	cmp	x0, #0x0
  40a3f8:	b.eq	40a408 <ferror@plt+0x63f8>  // b.none
  40a3fc:	ldr	x0, [sp, #64]
  40a400:	ldr	x0, [x0, #16]
  40a404:	b	40a410 <ferror@plt+0x6400>
  40a408:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a40c:	add	x0, x0, #0x0
  40a410:	mov	x4, x0
  40a414:	mov	x3, x1
  40a418:	mov	x2, x19
  40a41c:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a420:	add	x1, x0, #0x8
  40a424:	ldr	x0, [sp, #40]
  40a428:	bl	403fc0 <fprintf@plt>
  40a42c:	ldr	x0, [sp, #72]
  40a430:	cmp	x0, #0x0
  40a434:	b.ne	40a458 <ferror@plt+0x6448>  // b.any
  40a438:	str	wzr, [sp, #92]
  40a43c:	ldr	x0, [sp, #64]
  40a440:	ldr	x0, [x0]
  40a444:	mov	x1, x0
  40a448:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a44c:	add	x0, x0, #0x18
  40a450:	bl	4097c8 <ferror@plt+0x57b8>
  40a454:	b	40a530 <ferror@plt+0x6520>
  40a458:	ldr	x0, [sp, #64]
  40a45c:	ldr	w3, [x0, #8]
  40a460:	ldr	x0, [sp, #72]
  40a464:	ldr	x1, [x0, #16]
  40a468:	ldr	x0, [sp, #64]
  40a46c:	ldr	x0, [x0, #16]
  40a470:	mov	x2, x0
  40a474:	mov	w0, w3
  40a478:	bl	406394 <ferror@plt+0x2384>
  40a47c:	cmp	w0, #0x0
  40a480:	b.ne	40a50c <ferror@plt+0x64fc>  // b.any
  40a484:	str	wzr, [sp, #92]
  40a488:	ldr	x0, [sp, #64]
  40a48c:	ldr	x19, [x0]
  40a490:	ldr	x0, [sp, #64]
  40a494:	ldr	w0, [x0, #8]
  40a498:	bl	406510 <ferror@plt+0x2500>
  40a49c:	mov	x6, x0
  40a4a0:	ldr	x0, [sp, #64]
  40a4a4:	ldr	x1, [x0, #16]
  40a4a8:	ldr	x0, [sp, #72]
  40a4ac:	ldr	x2, [x0, #8]
  40a4b0:	ldr	x0, [sp, #72]
  40a4b4:	ldr	x0, [x0, #16]
  40a4b8:	mov	x5, x0
  40a4bc:	mov	x4, x2
  40a4c0:	mov	x3, x1
  40a4c4:	mov	x2, x6
  40a4c8:	mov	x1, x19
  40a4cc:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a4d0:	add	x0, x0, #0x30
  40a4d4:	bl	4097c8 <ferror@plt+0x57b8>
  40a4d8:	ldr	x0, [sp, #72]
  40a4dc:	ldr	x0, [x0, #32]
  40a4e0:	cmp	x0, #0x0
  40a4e4:	b.eq	40a52c <ferror@plt+0x651c>  // b.none
  40a4e8:	ldr	x0, [sp, #72]
  40a4ec:	ldr	x1, [x0, #8]
  40a4f0:	ldr	x0, [sp, #72]
  40a4f4:	ldr	x0, [x0, #32]
  40a4f8:	mov	x2, x0
  40a4fc:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a500:	add	x0, x0, #0x60
  40a504:	bl	4097c8 <ferror@plt+0x57b8>
  40a508:	b	40a52c <ferror@plt+0x651c>
  40a50c:	ldr	x0, [sp, #48]
  40a510:	ldr	x0, [x0]
  40a514:	ldr	x1, [sp, #72]
  40a518:	bl	410fd0 <ferror@plt+0xcfc0>
  40a51c:	mov	x1, x0
  40a520:	ldr	x0, [sp, #48]
  40a524:	str	x1, [x0]
  40a528:	b	40a530 <ferror@plt+0x6520>
  40a52c:	nop
  40a530:	ldr	x0, [sp, #80]
  40a534:	cmp	x0, #0x0
  40a538:	b.eq	40a548 <ferror@plt+0x6538>  // b.none
  40a53c:	ldr	x0, [sp, #80]
  40a540:	ldr	x0, [x0, #8]
  40a544:	b	40a54c <ferror@plt+0x653c>
  40a548:	mov	x0, #0x0                   	// #0
  40a54c:	str	x0, [sp, #80]
  40a550:	ldr	x0, [sp, #80]
  40a554:	cmp	x0, #0x0
  40a558:	b.ne	40a278 <ferror@plt+0x6268>  // b.any
  40a55c:	ldr	x0, [sp, #48]
  40a560:	ldr	x0, [x0]
  40a564:	bl	411720 <ferror@plt+0xd710>
  40a568:	mov	x1, x0
  40a56c:	ldr	x0, [sp, #48]
  40a570:	str	x1, [x0]
  40a574:	ldr	w0, [sp, #92]
  40a578:	ldr	x19, [sp, #16]
  40a57c:	ldp	x29, x30, [sp], #96
  40a580:	ret
  40a584:	stp	x29, x30, [sp, #-288]!
  40a588:	mov	x29, sp
  40a58c:	str	x19, [sp, #16]
  40a590:	str	w0, [sp, #44]
  40a594:	str	x1, [sp, #32]
  40a598:	str	xzr, [sp, #56]
  40a59c:	str	xzr, [sp, #272]
  40a5a0:	str	xzr, [sp, #48]
  40a5a4:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a5a8:	add	x0, x0, #0xf80
  40a5ac:	bl	403f10 <getenv@plt>
  40a5b0:	cmp	x0, #0x0
  40a5b4:	b.eq	40a5f0 <ferror@plt+0x65e0>  // b.none
  40a5b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a5bc:	add	x0, x0, #0x9f8
  40a5c0:	mov	w1, #0x1                   	// #1
  40a5c4:	str	w1, [x0]
  40a5c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a5cc:	add	x0, x0, #0x9fc
  40a5d0:	mov	w1, #0x1                   	// #1
  40a5d4:	str	w1, [x0]
  40a5d8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a5dc:	add	x0, x0, #0x9f0
  40a5e0:	str	wzr, [x0]
  40a5e4:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a5e8:	add	x0, x0, #0xf98
  40a5ec:	bl	40968c <ferror@plt+0x567c>
  40a5f0:	bl	40a1dc <ferror@plt+0x61cc>
  40a5f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a5f8:	add	x0, x0, #0x988
  40a5fc:	ldr	x0, [x0]
  40a600:	cmp	x0, #0x0
  40a604:	b.ne	40a61c <ferror@plt+0x660c>  // b.any
  40a608:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a60c:	add	x0, x0, #0xfd0
  40a610:	bl	4097c8 <ferror@plt+0x57b8>
  40a614:	mov	w0, #0x1                   	// #1
  40a618:	bl	403560 <exit@plt>
  40a61c:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a620:	add	x0, x0, #0xff8
  40a624:	bl	403f10 <getenv@plt>
  40a628:	str	x0, [sp, #192]
  40a62c:	ldr	x0, [sp, #192]
  40a630:	cmp	x0, #0x0
  40a634:	b.eq	40a648 <ferror@plt+0x6638>  // b.none
  40a638:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a63c:	add	x1, x0, #0x8
  40a640:	ldr	x0, [sp, #192]
  40a644:	bl	4042c4 <ferror@plt+0x2b4>
  40a648:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a64c:	add	x0, x0, #0x10
  40a650:	bl	403f10 <getenv@plt>
  40a654:	cmp	x0, #0x0
  40a658:	b.eq	40a680 <ferror@plt+0x6670>  // b.none
  40a65c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a660:	add	x0, x0, #0x10
  40a664:	bl	403f10 <getenv@plt>
  40a668:	mov	x2, x0
  40a66c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a670:	add	x1, x0, #0x8
  40a674:	mov	x0, x2
  40a678:	bl	4042c4 <ferror@plt+0x2b4>
  40a67c:	b	40a69c <ferror@plt+0x668c>
  40a680:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a684:	add	x0, x0, #0x988
  40a688:	ldr	x2, [x0]
  40a68c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a690:	add	x1, x0, #0x8
  40a694:	mov	x0, x2
  40a698:	bl	4042c4 <ferror@plt+0x2b4>
  40a69c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a6a0:	add	x0, x0, #0x28
  40a6a4:	bl	403f10 <getenv@plt>
  40a6a8:	mov	x1, x0
  40a6ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a6b0:	add	x0, x0, #0x980
  40a6b4:	str	x1, [x0]
  40a6b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a6bc:	add	x0, x0, #0x980
  40a6c0:	ldr	x0, [x0]
  40a6c4:	cmp	x0, #0x0
  40a6c8:	b.eq	40a6ec <ferror@plt+0x66dc>  // b.none
  40a6cc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a6d0:	add	x0, x0, #0x980
  40a6d4:	ldr	x0, [x0]
  40a6d8:	mov	x1, x0
  40a6dc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a6e0:	add	x0, x0, #0x40
  40a6e4:	bl	406044 <ferror@plt+0x2034>
  40a6e8:	b	40a700 <ferror@plt+0x66f0>
  40a6ec:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a6f0:	add	x1, x0, #0x50
  40a6f4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a6f8:	add	x0, x0, #0x40
  40a6fc:	bl	406044 <ferror@plt+0x2034>
  40a700:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a704:	add	x0, x0, #0x58
  40a708:	bl	403f10 <getenv@plt>
  40a70c:	str	x0, [sp, #184]
  40a710:	ldr	x0, [sp, #184]
  40a714:	cmp	x0, #0x0
  40a718:	b.eq	40a730 <ferror@plt+0x6720>  // b.none
  40a71c:	ldr	x1, [sp, #184]
  40a720:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a724:	add	x0, x0, #0x78
  40a728:	bl	406044 <ferror@plt+0x2034>
  40a72c:	b	40a744 <ferror@plt+0x6734>
  40a730:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a734:	add	x1, x0, #0x88
  40a738:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a73c:	add	x0, x0, #0x78
  40a740:	bl	406044 <ferror@plt+0x2034>
  40a744:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a748:	add	x0, x0, #0x98
  40a74c:	bl	403f10 <getenv@plt>
  40a750:	cmp	x0, #0x0
  40a754:	b.eq	40a774 <ferror@plt+0x6764>  // b.none
  40a758:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a75c:	add	x0, x0, #0xb8
  40a760:	bl	40968c <ferror@plt+0x567c>
  40a764:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a768:	add	x0, x0, #0x958
  40a76c:	mov	w1, #0x1                   	// #1
  40a770:	str	w1, [x0]
  40a774:	mov	x0, #0x0                   	// #0
  40a778:	bl	41b94c <ferror@plt+0x1793c>
  40a77c:	str	x0, [sp, #176]
  40a780:	mov	x2, #0x0                   	// #0
  40a784:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a788:	add	x1, x0, #0x950
  40a78c:	ldr	x0, [sp, #176]
  40a790:	bl	41beb8 <ferror@plt+0x17ea8>
  40a794:	add	x2, sp, #0x30
  40a798:	add	x1, sp, #0x20
  40a79c:	add	x0, sp, #0x2c
  40a7a0:	mov	x3, x2
  40a7a4:	mov	x2, x1
  40a7a8:	mov	x1, x0
  40a7ac:	ldr	x0, [sp, #176]
  40a7b0:	bl	41ecc4 <ferror@plt+0x1acb4>
  40a7b4:	cmp	w0, #0x0
  40a7b8:	b.ne	40a7ec <ferror@plt+0x67dc>  // b.any
  40a7bc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a7c0:	add	x0, x0, #0x938
  40a7c4:	ldr	x3, [x0]
  40a7c8:	ldr	x0, [sp, #48]
  40a7cc:	ldr	x0, [x0, #8]
  40a7d0:	mov	x2, x0
  40a7d4:	adrp	x0, 453000 <ferror@plt+0x4eff0>
  40a7d8:	add	x1, x0, #0xf70
  40a7dc:	mov	x0, x3
  40a7e0:	bl	403fc0 <fprintf@plt>
  40a7e4:	mov	w0, #0x1                   	// #1
  40a7e8:	b	40b16c <ferror@plt+0x715c>
  40a7ec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a7f0:	add	x0, x0, #0xa04
  40a7f4:	ldr	w0, [x0]
  40a7f8:	cmp	w0, #0x0
  40a7fc:	b.ne	40a81c <ferror@plt+0x680c>  // b.any
  40a800:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a804:	add	x0, x0, #0xf0
  40a808:	bl	40968c <ferror@plt+0x567c>
  40a80c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a810:	add	x0, x0, #0x9b8
  40a814:	mov	w1, #0x1                   	// #1
  40a818:	str	w1, [x0]
  40a81c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a820:	add	x0, x0, #0x9b8
  40a824:	ldr	w0, [x0]
  40a828:	cmp	w0, #0x0
  40a82c:	b.ne	40a844 <ferror@plt+0x6834>  // b.any
  40a830:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a834:	add	x0, x0, #0x99c
  40a838:	ldr	w0, [x0]
  40a83c:	cmp	w0, #0x0
  40a840:	b.eq	40a864 <ferror@plt+0x6854>  // b.none
  40a844:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a848:	add	x0, x0, #0x9fc
  40a84c:	ldr	w0, [x0]
  40a850:	mov	w1, w0
  40a854:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a858:	add	x0, x0, #0x120
  40a85c:	bl	40968c <ferror@plt+0x567c>
  40a860:	b	40a8c8 <ferror@plt+0x68b8>
  40a864:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a868:	add	x0, x0, #0x9f0
  40a86c:	ldr	w0, [x0]
  40a870:	mov	w1, w0
  40a874:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a878:	add	x0, x0, #0x1d0
  40a87c:	bl	40968c <ferror@plt+0x567c>
  40a880:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a884:	add	x0, x0, #0x9f0
  40a888:	ldr	w0, [x0]
  40a88c:	cmp	w0, #0x0
  40a890:	b.eq	40a8b8 <ferror@plt+0x68a8>  // b.none
  40a894:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40a898:	add	x0, x0, #0xf80
  40a89c:	bl	403f10 <getenv@plt>
  40a8a0:	cmp	x0, #0x0
  40a8a4:	b.ne	40a8b8 <ferror@plt+0x68a8>  // b.any
  40a8a8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a8ac:	add	x0, x0, #0x9fc
  40a8b0:	str	wzr, [x0]
  40a8b4:	b	40a8c8 <ferror@plt+0x68b8>
  40a8b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a8bc:	add	x0, x0, #0x9fc
  40a8c0:	mov	w1, #0x1                   	// #1
  40a8c4:	str	w1, [x0]
  40a8c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a8cc:	add	x0, x0, #0x9fc
  40a8d0:	ldr	w0, [x0]
  40a8d4:	cmp	w0, #0x0
  40a8d8:	b.eq	40a8ec <ferror@plt+0x68dc>  // b.none
  40a8dc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a8e0:	add	x0, x0, #0x270
  40a8e4:	bl	40968c <ferror@plt+0x567c>
  40a8e8:	b	40a8f8 <ferror@plt+0x68e8>
  40a8ec:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40a8f0:	add	x0, x0, #0x288
  40a8f4:	bl	40968c <ferror@plt+0x567c>
  40a8f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a8fc:	add	x0, x0, #0x9a0
  40a900:	ldr	w0, [x0]
  40a904:	cmp	w0, #0x0
  40a908:	b.eq	40a914 <ferror@plt+0x6904>  // b.none
  40a90c:	bl	4067a8 <ferror@plt+0x2798>
  40a910:	b	40a918 <ferror@plt+0x6908>
  40a914:	bl	4067bc <ferror@plt+0x27ac>
  40a918:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a91c:	add	x0, x0, #0x998
  40a920:	ldrb	w0, [x0]
  40a924:	and	w0, w0, #0x18
  40a928:	cmp	w0, #0x0
  40a92c:	b.ne	40a984 <ferror@plt+0x6974>  // b.any
  40a930:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a934:	add	x0, x0, #0x9c4
  40a938:	ldr	w0, [x0]
  40a93c:	cmp	w0, #0x0
  40a940:	b.ne	40a984 <ferror@plt+0x6974>  // b.any
  40a944:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a948:	add	x0, x0, #0x9b8
  40a94c:	ldr	w0, [x0]
  40a950:	cmp	w0, #0x0
  40a954:	b.ne	40a984 <ferror@plt+0x6974>  // b.any
  40a958:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a95c:	add	x0, x0, #0x9a0
  40a960:	ldr	w0, [x0]
  40a964:	cmp	w0, #0x0
  40a968:	b.eq	40a988 <ferror@plt+0x6978>  // b.none
  40a96c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a970:	add	x0, x0, #0x998
  40a974:	ldrb	w0, [x0]
  40a978:	and	w0, w0, #0x7
  40a97c:	cmp	w0, #0x0
  40a980:	b.eq	40a988 <ferror@plt+0x6978>  // b.none
  40a984:	bl	406800 <ferror@plt+0x27f0>
  40a988:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a98c:	add	x0, x0, #0x998
  40a990:	ldrb	w0, [x0]
  40a994:	cmp	w0, #0x0
  40a998:	b.ne	40a9c8 <ferror@plt+0x69b8>  // b.any
  40a99c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a9a0:	add	x0, x0, #0x9c0
  40a9a4:	ldr	w0, [x0]
  40a9a8:	cmp	w0, #0x0
  40a9ac:	b.ne	40a9c8 <ferror@plt+0x69b8>  // b.any
  40a9b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a9b4:	add	x0, x0, #0x9b8
  40a9b8:	ldr	w0, [x0]
  40a9bc:	cmp	w0, #0x0
  40a9c0:	b.ne	40a9c8 <ferror@plt+0x69b8>  // b.any
  40a9c4:	bl	4067e8 <ferror@plt+0x27d8>
  40a9c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a9cc:	add	x0, x0, #0x99c
  40a9d0:	ldr	w0, [x0]
  40a9d4:	cmp	w0, #0x0
  40a9d8:	b.eq	40a9e8 <ferror@plt+0x69d8>  // b.none
  40a9dc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a9e0:	add	x0, x0, #0x5e8
  40a9e4:	str	wzr, [x0]
  40a9e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40a9ec:	add	x0, x0, #0x990
  40a9f0:	ldr	w0, [x0]
  40a9f4:	cmp	w0, #0x0
  40a9f8:	b.eq	40aa10 <ferror@plt+0x6a00>  // b.none
  40a9fc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40aa00:	add	x0, x0, #0x2a8
  40aa04:	bl	403af0 <puts@plt>
  40aa08:	mov	w0, #0x0                   	// #0
  40aa0c:	b	40b16c <ferror@plt+0x715c>
  40aa10:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40aa14:	add	x0, x0, #0x9e8
  40aa18:	ldr	x0, [x0]
  40aa1c:	cmp	x0, #0x0
  40aa20:	b.eq	40aa58 <ferror@plt+0x6a48>  // b.none
  40aa24:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40aa28:	add	x0, x0, #0x9e8
  40aa2c:	ldr	x0, [x0]
  40aa30:	mov	x1, x0
  40aa34:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40aa38:	add	x0, x0, #0x2a8
  40aa3c:	bl	406370 <ferror@plt+0x2360>
  40aa40:	cmp	w0, #0x0
  40aa44:	b.lt	40aa50 <ferror@plt+0x6a40>  // b.tstop
  40aa48:	mov	w0, #0x0                   	// #0
  40aa4c:	b	40b16c <ferror@plt+0x715c>
  40aa50:	mov	w0, #0x1                   	// #1
  40aa54:	b	40b16c <ferror@plt+0x715c>
  40aa58:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40aa5c:	add	x0, x0, #0x99c
  40aa60:	ldr	w0, [x0]
  40aa64:	bl	404674 <ferror@plt+0x664>
  40aa68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40aa6c:	add	x0, x0, #0x99c
  40aa70:	ldr	w0, [x0]
  40aa74:	cmp	w0, #0x0
  40aa78:	b.eq	40aa88 <ferror@plt+0x6a78>  // b.none
  40aa7c:	bl	406720 <ferror@plt+0x2710>
  40aa80:	mov	w0, #0x0                   	// #0
  40aa84:	b	40b16c <ferror@plt+0x715c>
  40aa88:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40aa8c:	add	x0, x0, #0x2b0
  40aa90:	bl	42be58 <ferror@plt+0x27e48>
  40aa94:	str	x0, [sp, #168]
  40aa98:	b	40aad8 <ferror@plt+0x6ac8>
  40aa9c:	ldr	w0, [sp, #44]
  40aaa0:	sub	w0, w0, #0x1
  40aaa4:	str	w0, [sp, #44]
  40aaa8:	ldr	x0, [sp, #32]
  40aaac:	add	x0, x0, #0x8
  40aab0:	str	x0, [sp, #32]
  40aab4:	ldr	x0, [sp, #32]
  40aab8:	ldr	x0, [x0]
  40aabc:	mov	x1, x0
  40aac0:	ldr	x0, [sp, #168]
  40aac4:	bl	42c930 <ferror@plt+0x28920>
  40aac8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40aacc:	add	x1, x0, #0x2b8
  40aad0:	ldr	x0, [sp, #168]
  40aad4:	bl	42c930 <ferror@plt+0x28920>
  40aad8:	ldr	w0, [sp, #44]
  40aadc:	cmp	w0, #0x1
  40aae0:	b.gt	40aa9c <ferror@plt+0x6a8c>
  40aae4:	ldr	x0, [sp, #176]
  40aae8:	bl	41b9a8 <ferror@plt+0x17998>
  40aaec:	ldr	x0, [sp, #168]
  40aaf0:	ldr	x0, [x0]
  40aaf4:	bl	42a934 <ferror@plt+0x26924>
  40aaf8:	bl	42a9ec <ferror@plt+0x269dc>
  40aafc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ab00:	add	x0, x0, #0x2c0
  40ab04:	bl	403f10 <getenv@plt>
  40ab08:	cmp	x0, #0x0
  40ab0c:	b.eq	40ab74 <ferror@plt+0x6b64>  // b.none
  40ab10:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ab14:	add	x0, x0, #0x2c0
  40ab18:	bl	403f10 <getenv@plt>
  40ab1c:	mov	x2, x0
  40ab20:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ab24:	add	x1, x0, #0x2d0
  40ab28:	mov	x0, x2
  40ab2c:	bl	4037d0 <fopen@plt>
  40ab30:	str	x0, [sp, #272]
  40ab34:	ldr	x0, [sp, #272]
  40ab38:	cmp	x0, #0x0
  40ab3c:	b.ne	40ab74 <ferror@plt+0x6b64>  // b.any
  40ab40:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40ab44:	add	x0, x0, #0x938
  40ab48:	ldr	x19, [x0]
  40ab4c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ab50:	add	x0, x0, #0x2c0
  40ab54:	bl	403f10 <getenv@plt>
  40ab58:	mov	x2, x0
  40ab5c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ab60:	add	x1, x0, #0x2d8
  40ab64:	mov	x0, x19
  40ab68:	bl	403fc0 <fprintf@plt>
  40ab6c:	mov	w0, #0x1                   	// #1
  40ab70:	bl	403560 <exit@plt>
  40ab74:	ldr	x0, [sp, #168]
  40ab78:	ldr	x0, [x0]
  40ab7c:	add	x1, sp, #0x38
  40ab80:	ldr	x2, [sp, #272]
  40ab84:	bl	40a1f8 <ferror@plt+0x61e8>
  40ab88:	cmp	w0, #0x0
  40ab8c:	b.ne	40ab98 <ferror@plt+0x6b88>  // b.any
  40ab90:	mov	w0, #0x1                   	// #1
  40ab94:	b	40b16c <ferror@plt+0x715c>
  40ab98:	ldr	x0, [sp, #272]
  40ab9c:	cmp	x0, #0x0
  40aba0:	b.eq	40abac <ferror@plt+0x6b9c>  // b.none
  40aba4:	ldr	x0, [sp, #272]
  40aba8:	bl	403790 <fclose@plt>
  40abac:	mov	w1, #0x1                   	// #1
  40abb0:	ldr	x0, [sp, #168]
  40abb4:	bl	42bf2c <ferror@plt+0x27f1c>
  40abb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40abbc:	add	x0, x0, #0x9b8
  40abc0:	ldr	w0, [x0]
  40abc4:	cmp	w0, #0x0
  40abc8:	b.ne	40abe0 <ferror@plt+0x6bd0>  // b.any
  40abcc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40abd0:	add	x0, x0, #0x9c8
  40abd4:	ldr	w0, [x0]
  40abd8:	cmp	w0, #0x0
  40abdc:	b.eq	40abe8 <ferror@plt+0x6bd8>  // b.none
  40abe0:	mov	w0, #0x0                   	// #0
  40abe4:	b	40b16c <ferror@plt+0x715c>
  40abe8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40abec:	add	x0, x0, #0x9f4
  40abf0:	ldr	w0, [x0]
  40abf4:	cmp	w0, #0x0
  40abf8:	b.eq	40aca8 <ferror@plt+0x6c98>  // b.none
  40abfc:	ldr	x0, [sp, #56]
  40ac00:	str	x0, [sp, #264]
  40ac04:	b	40ac98 <ferror@plt+0x6c88>
  40ac08:	ldr	x0, [sp, #264]
  40ac0c:	ldr	x0, [x0]
  40ac10:	str	x0, [sp, #160]
  40ac14:	ldr	x0, [sp, #160]
  40ac18:	ldr	x0, [x0, #96]
  40ac1c:	cmp	x0, #0x0
  40ac20:	b.eq	40ac64 <ferror@plt+0x6c54>  // b.none
  40ac24:	ldr	x0, [sp, #160]
  40ac28:	ldr	x0, [x0, #96]
  40ac2c:	bl	410b88 <ferror@plt+0xcb78>
  40ac30:	str	x0, [sp, #152]
  40ac34:	adrp	x0, 431000 <ferror@plt+0x2cff0>
  40ac38:	add	x1, x0, #0xde4
  40ac3c:	ldr	x0, [sp, #152]
  40ac40:	bl	411f24 <ferror@plt+0xdf14>
  40ac44:	str	x0, [sp, #152]
  40ac48:	mov	x2, #0x0                   	// #0
  40ac4c:	adrp	x0, 40a000 <ferror@plt+0x5ff0>
  40ac50:	add	x1, x0, #0x1b0
  40ac54:	ldr	x0, [sp, #152]
  40ac58:	bl	411ac0 <ferror@plt+0xdab0>
  40ac5c:	ldr	x0, [sp, #152]
  40ac60:	bl	410ed4 <ferror@plt+0xcec4>
  40ac64:	ldr	x0, [sp, #264]
  40ac68:	cmp	x0, #0x0
  40ac6c:	b.eq	40ac7c <ferror@plt+0x6c6c>  // b.none
  40ac70:	ldr	x0, [sp, #264]
  40ac74:	ldr	x0, [x0, #8]
  40ac78:	b	40ac80 <ferror@plt+0x6c70>
  40ac7c:	mov	x0, #0x0                   	// #0
  40ac80:	str	x0, [sp, #264]
  40ac84:	ldr	x0, [sp, #264]
  40ac88:	cmp	x0, #0x0
  40ac8c:	b.eq	40ac98 <ferror@plt+0x6c88>  // b.none
  40ac90:	mov	w0, #0xa                   	// #10
  40ac94:	bl	403f20 <putchar@plt>
  40ac98:	ldr	x0, [sp, #264]
  40ac9c:	cmp	x0, #0x0
  40aca0:	b.ne	40ac08 <ferror@plt+0x6bf8>  // b.any
  40aca4:	str	wzr, [sp, #284]
  40aca8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40acac:	add	x0, x0, #0x9a8
  40acb0:	ldr	w0, [x0]
  40acb4:	cmp	w0, #0x0
  40acb8:	b.eq	40ad20 <ferror@plt+0x6d10>  // b.none
  40acbc:	ldr	x0, [sp, #56]
  40acc0:	str	x0, [sp, #256]
  40acc4:	b	40ad0c <ferror@plt+0x6cfc>
  40acc8:	ldr	x0, [sp, #256]
  40accc:	ldr	x0, [x0]
  40acd0:	str	x0, [sp, #64]
  40acd4:	ldr	x0, [sp, #64]
  40acd8:	bl	40a120 <ferror@plt+0x6110>
  40acdc:	cmp	w0, #0x0
  40ace0:	b.eq	40acec <ferror@plt+0x6cdc>  // b.none
  40ace4:	mov	w0, #0x0                   	// #0
  40ace8:	b	40b16c <ferror@plt+0x715c>
  40acec:	ldr	x0, [sp, #256]
  40acf0:	cmp	x0, #0x0
  40acf4:	b.eq	40ad04 <ferror@plt+0x6cf4>  // b.none
  40acf8:	ldr	x0, [sp, #256]
  40acfc:	ldr	x0, [x0, #8]
  40ad00:	b	40ad08 <ferror@plt+0x6cf8>
  40ad04:	mov	x0, #0x0                   	// #0
  40ad08:	str	x0, [sp, #256]
  40ad0c:	ldr	x0, [sp, #256]
  40ad10:	cmp	x0, #0x0
  40ad14:	b.ne	40acc8 <ferror@plt+0x6cb8>  // b.any
  40ad18:	mov	w0, #0x1                   	// #1
  40ad1c:	b	40b16c <ferror@plt+0x715c>
  40ad20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40ad24:	add	x0, x0, #0x994
  40ad28:	ldr	w0, [x0]
  40ad2c:	cmp	w0, #0x0
  40ad30:	b.eq	40ad84 <ferror@plt+0x6d74>  // b.none
  40ad34:	ldr	x0, [sp, #56]
  40ad38:	str	x0, [sp, #248]
  40ad3c:	b	40ad78 <ferror@plt+0x6d68>
  40ad40:	ldr	x0, [sp, #248]
  40ad44:	ldr	x0, [x0]
  40ad48:	str	x0, [sp, #144]
  40ad4c:	ldr	x0, [sp, #144]
  40ad50:	ldr	x0, [x0, #16]
  40ad54:	bl	403af0 <puts@plt>
  40ad58:	ldr	x0, [sp, #248]
  40ad5c:	cmp	x0, #0x0
  40ad60:	b.eq	40ad70 <ferror@plt+0x6d60>  // b.none
  40ad64:	ldr	x0, [sp, #248]
  40ad68:	ldr	x0, [x0, #8]
  40ad6c:	b	40ad74 <ferror@plt+0x6d64>
  40ad70:	mov	x0, #0x0                   	// #0
  40ad74:	str	x0, [sp, #248]
  40ad78:	ldr	x0, [sp, #248]
  40ad7c:	cmp	x0, #0x0
  40ad80:	b.ne	40ad40 <ferror@plt+0x6d30>  // b.any
  40ad84:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40ad88:	add	x0, x0, #0x9bc
  40ad8c:	ldr	w0, [x0]
  40ad90:	cmp	w0, #0x0
  40ad94:	b.eq	40ae34 <ferror@plt+0x6e24>  // b.none
  40ad98:	ldr	x0, [sp, #56]
  40ad9c:	str	x0, [sp, #240]
  40ada0:	b	40ae28 <ferror@plt+0x6e18>
  40ada4:	ldr	x0, [sp, #240]
  40ada8:	ldr	x0, [x0]
  40adac:	str	x0, [sp, #136]
  40adb0:	ldr	x0, [sp, #136]
  40adb4:	ldr	x0, [x0]
  40adb8:	str	x0, [sp, #232]
  40adbc:	b	40adcc <ferror@plt+0x6dbc>
  40adc0:	ldr	x0, [sp, #232]
  40adc4:	add	x0, x0, #0x1
  40adc8:	str	x0, [sp, #232]
  40adcc:	ldr	x0, [sp, #232]
  40add0:	ldrb	w0, [x0]
  40add4:	cmp	w0, #0x2f
  40add8:	b.eq	40adc0 <ferror@plt+0x6db0>  // b.none
  40addc:	ldr	x0, [sp, #232]
  40ade0:	ldrb	w0, [x0]
  40ade4:	cmp	w0, #0x0
  40ade8:	b.eq	40ae08 <ferror@plt+0x6df8>  // b.none
  40adec:	ldr	x0, [sp, #136]
  40adf0:	ldr	x0, [x0, #16]
  40adf4:	mov	x2, x0
  40adf8:	ldr	x1, [sp, #232]
  40adfc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ae00:	add	x0, x0, #0x2f8
  40ae04:	bl	403ed0 <printf@plt>
  40ae08:	ldr	x0, [sp, #240]
  40ae0c:	cmp	x0, #0x0
  40ae10:	b.eq	40ae20 <ferror@plt+0x6e10>  // b.none
  40ae14:	ldr	x0, [sp, #240]
  40ae18:	ldr	x0, [x0, #8]
  40ae1c:	b	40ae24 <ferror@plt+0x6e14>
  40ae20:	mov	x0, #0x0                   	// #0
  40ae24:	str	x0, [sp, #240]
  40ae28:	ldr	x0, [sp, #240]
  40ae2c:	cmp	x0, #0x0
  40ae30:	b.ne	40ada4 <ferror@plt+0x6d94>  // b.any
  40ae34:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40ae38:	add	x0, x0, #0x9c0
  40ae3c:	ldr	w0, [x0]
  40ae40:	cmp	w0, #0x0
  40ae44:	b.eq	40af58 <ferror@plt+0x6f48>  // b.none
  40ae48:	ldr	x0, [sp, #56]
  40ae4c:	str	x0, [sp, #224]
  40ae50:	b	40af4c <ferror@plt+0x6f3c>
  40ae54:	ldr	x0, [sp, #224]
  40ae58:	ldr	x0, [x0]
  40ae5c:	str	x0, [sp, #128]
  40ae60:	ldr	x0, [sp, #128]
  40ae64:	ldr	x0, [x0, #56]
  40ae68:	str	x0, [sp, #216]
  40ae6c:	b	40af20 <ferror@plt+0x6f10>
  40ae70:	ldr	x0, [sp, #216]
  40ae74:	ldr	x0, [x0]
  40ae78:	str	x0, [sp, #120]
  40ae7c:	ldr	x0, [sp, #128]
  40ae80:	ldr	x2, [x0, #104]
  40ae84:	ldr	x0, [sp, #120]
  40ae88:	ldr	x0, [x0]
  40ae8c:	mov	x1, x0
  40ae90:	mov	x0, x2
  40ae94:	bl	4100cc <ferror@plt+0xc0bc>
  40ae98:	str	x0, [sp, #112]
  40ae9c:	ldr	x0, [sp, #112]
  40aea0:	cmp	x0, #0x0
  40aea4:	b.eq	40aeb8 <ferror@plt+0x6ea8>  // b.none
  40aea8:	ldr	x0, [sp, #112]
  40aeac:	ldr	w0, [x0, #8]
  40aeb0:	cmp	w0, #0x6
  40aeb4:	b.ne	40aec8 <ferror@plt+0x6eb8>  // b.any
  40aeb8:	ldr	x0, [sp, #120]
  40aebc:	ldr	x0, [x0]
  40aec0:	bl	403af0 <puts@plt>
  40aec4:	b	40af00 <ferror@plt+0x6ef0>
  40aec8:	ldr	x0, [sp, #120]
  40aecc:	ldr	x19, [x0]
  40aed0:	ldr	x0, [sp, #112]
  40aed4:	ldr	w0, [x0, #8]
  40aed8:	bl	406510 <ferror@plt+0x2500>
  40aedc:	mov	x1, x0
  40aee0:	ldr	x0, [sp, #112]
  40aee4:	ldr	x0, [x0, #16]
  40aee8:	mov	x3, x0
  40aeec:	mov	x2, x1
  40aef0:	mov	x1, x19
  40aef4:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40aef8:	add	x0, x0, #0x8
  40aefc:	bl	403ed0 <printf@plt>
  40af00:	ldr	x0, [sp, #216]
  40af04:	cmp	x0, #0x0
  40af08:	b.eq	40af18 <ferror@plt+0x6f08>  // b.none
  40af0c:	ldr	x0, [sp, #216]
  40af10:	ldr	x0, [x0, #8]
  40af14:	b	40af1c <ferror@plt+0x6f0c>
  40af18:	mov	x0, #0x0                   	// #0
  40af1c:	str	x0, [sp, #216]
  40af20:	ldr	x0, [sp, #216]
  40af24:	cmp	x0, #0x0
  40af28:	b.ne	40ae70 <ferror@plt+0x6e60>  // b.any
  40af2c:	ldr	x0, [sp, #224]
  40af30:	cmp	x0, #0x0
  40af34:	b.eq	40af44 <ferror@plt+0x6f34>  // b.none
  40af38:	ldr	x0, [sp, #224]
  40af3c:	ldr	x0, [x0, #8]
  40af40:	b	40af48 <ferror@plt+0x6f38>
  40af44:	mov	x0, #0x0                   	// #0
  40af48:	str	x0, [sp, #224]
  40af4c:	ldr	x0, [sp, #224]
  40af50:	cmp	x0, #0x0
  40af54:	b.ne	40ae54 <ferror@plt+0x6e44>  // b.any
  40af58:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40af5c:	add	x0, x0, #0x9c4
  40af60:	ldr	w0, [x0]
  40af64:	cmp	w0, #0x0
  40af68:	b.eq	40b0a8 <ferror@plt+0x7098>  // b.none
  40af6c:	ldr	x0, [sp, #56]
  40af70:	str	x0, [sp, #208]
  40af74:	b	40b09c <ferror@plt+0x708c>
  40af78:	ldr	x0, [sp, #208]
  40af7c:	ldr	x0, [x0]
  40af80:	str	x0, [sp, #104]
  40af84:	ldr	x0, [sp, #104]
  40af88:	ldr	x0, [x0, #72]
  40af8c:	str	x0, [sp, #200]
  40af90:	b	40b070 <ferror@plt+0x7060>
  40af94:	ldr	x0, [sp, #200]
  40af98:	ldr	x0, [x0]
  40af9c:	str	x0, [sp, #96]
  40afa0:	ldr	x0, [sp, #104]
  40afa4:	ldr	x2, [x0, #56]
  40afa8:	ldr	x0, [sp, #200]
  40afac:	ldr	x0, [x0]
  40afb0:	mov	x1, x0
  40afb4:	mov	x0, x2
  40afb8:	bl	411868 <ferror@plt+0xd858>
  40afbc:	cmp	x0, #0x0
  40afc0:	b.ne	40b04c <ferror@plt+0x703c>  // b.any
  40afc4:	ldr	x0, [sp, #104]
  40afc8:	ldr	x2, [x0, #104]
  40afcc:	ldr	x0, [sp, #96]
  40afd0:	ldr	x0, [x0]
  40afd4:	mov	x1, x0
  40afd8:	mov	x0, x2
  40afdc:	bl	4100cc <ferror@plt+0xc0bc>
  40afe0:	str	x0, [sp, #88]
  40afe4:	ldr	x0, [sp, #88]
  40afe8:	cmp	x0, #0x0
  40afec:	b.eq	40b000 <ferror@plt+0x6ff0>  // b.none
  40aff0:	ldr	x0, [sp, #88]
  40aff4:	ldr	w0, [x0, #8]
  40aff8:	cmp	w0, #0x6
  40affc:	b.ne	40b010 <ferror@plt+0x7000>  // b.any
  40b000:	ldr	x0, [sp, #96]
  40b004:	ldr	x0, [x0]
  40b008:	bl	403af0 <puts@plt>
  40b00c:	b	40b050 <ferror@plt+0x7040>
  40b010:	ldr	x0, [sp, #96]
  40b014:	ldr	x19, [x0]
  40b018:	ldr	x0, [sp, #88]
  40b01c:	ldr	w0, [x0, #8]
  40b020:	bl	406510 <ferror@plt+0x2500>
  40b024:	mov	x1, x0
  40b028:	ldr	x0, [sp, #88]
  40b02c:	ldr	x0, [x0, #16]
  40b030:	mov	x3, x0
  40b034:	mov	x2, x1
  40b038:	mov	x1, x19
  40b03c:	adrp	x0, 454000 <ferror@plt+0x4fff0>
  40b040:	add	x0, x0, #0x8
  40b044:	bl	403ed0 <printf@plt>
  40b048:	b	40b050 <ferror@plt+0x7040>
  40b04c:	nop
  40b050:	ldr	x0, [sp, #200]
  40b054:	cmp	x0, #0x0
  40b058:	b.eq	40b068 <ferror@plt+0x7058>  // b.none
  40b05c:	ldr	x0, [sp, #200]
  40b060:	ldr	x0, [x0, #8]
  40b064:	b	40b06c <ferror@plt+0x705c>
  40b068:	mov	x0, #0x0                   	// #0
  40b06c:	str	x0, [sp, #200]
  40b070:	ldr	x0, [sp, #200]
  40b074:	cmp	x0, #0x0
  40b078:	b.ne	40af94 <ferror@plt+0x6f84>  // b.any
  40b07c:	ldr	x0, [sp, #208]
  40b080:	cmp	x0, #0x0
  40b084:	b.eq	40b094 <ferror@plt+0x7084>  // b.none
  40b088:	ldr	x0, [sp, #208]
  40b08c:	ldr	x0, [x0, #8]
  40b090:	b	40b098 <ferror@plt+0x7088>
  40b094:	mov	x0, #0x0                   	// #0
  40b098:	str	x0, [sp, #208]
  40b09c:	ldr	x0, [sp, #208]
  40b0a0:	cmp	x0, #0x0
  40b0a4:	b.ne	40af78 <ferror@plt+0x6f68>  // b.any
  40b0a8:	str	wzr, [sp, #284]
  40b0ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40b0b0:	add	x0, x0, #0x9b0
  40b0b4:	ldr	x0, [x0]
  40b0b8:	cmp	x0, #0x0
  40b0bc:	b.eq	40b100 <ferror@plt+0x70f0>  // b.none
  40b0c0:	ldr	x2, [sp, #56]
  40b0c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40b0c8:	add	x0, x0, #0x9b0
  40b0cc:	ldr	x0, [x0]
  40b0d0:	mov	x1, x0
  40b0d4:	mov	x0, x2
  40b0d8:	bl	4062b0 <ferror@plt+0x22a0>
  40b0dc:	str	x0, [sp, #80]
  40b0e0:	ldr	x1, [sp, #80]
  40b0e4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b0e8:	add	x0, x0, #0x308
  40b0ec:	bl	403ed0 <printf@plt>
  40b0f0:	ldr	x0, [sp, #80]
  40b0f4:	bl	4185e0 <ferror@plt+0x145d0>
  40b0f8:	mov	w0, #0x1                   	// #1
  40b0fc:	str	w0, [sp, #284]
  40b100:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40b104:	add	x0, x0, #0x998
  40b108:	ldrb	w0, [x0]
  40b10c:	cmp	w0, #0x0
  40b110:	b.eq	40b154 <ferror@plt+0x7144>  // b.none
  40b114:	ldr	x2, [sp, #56]
  40b118:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40b11c:	add	x0, x0, #0x998
  40b120:	ldrb	w0, [x0]
  40b124:	mov	w1, w0
  40b128:	mov	x0, x2
  40b12c:	bl	405e40 <ferror@plt+0x1e30>
  40b130:	str	x0, [sp, #72]
  40b134:	ldr	x1, [sp, #72]
  40b138:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b13c:	add	x0, x0, #0x308
  40b140:	bl	403ed0 <printf@plt>
  40b144:	ldr	x0, [sp, #72]
  40b148:	bl	4185e0 <ferror@plt+0x145d0>
  40b14c:	mov	w0, #0x1                   	// #1
  40b150:	str	w0, [sp, #284]
  40b154:	ldr	w0, [sp, #284]
  40b158:	cmp	w0, #0x0
  40b15c:	b.eq	40b168 <ferror@plt+0x7158>  // b.none
  40b160:	mov	w0, #0xa                   	// #10
  40b164:	bl	403f20 <putchar@plt>
  40b168:	mov	w0, #0x0                   	// #0
  40b16c:	ldr	x19, [sp, #16]
  40b170:	ldp	x29, x30, [sp], #288
  40b174:	ret
  40b178:	stp	x29, x30, [sp, #-48]!
  40b17c:	mov	x29, sp
  40b180:	str	x0, [sp, #24]
  40b184:	str	w1, [sp, #20]
  40b188:	ldr	x0, [sp, #24]
  40b18c:	cmp	x0, #0x0
  40b190:	b.ne	40b1b8 <ferror@plt+0x71a8>  // b.any
  40b194:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b198:	add	x2, x0, #0x330
  40b19c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b1a0:	add	x1, x0, #0x3a0
  40b1a4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b1a8:	add	x0, x0, #0x340
  40b1ac:	bl	41aa2c <ferror@plt+0x16a1c>
  40b1b0:	mov	x0, #0x0                   	// #0
  40b1b4:	b	40b1e4 <ferror@plt+0x71d4>
  40b1b8:	ldr	x0, [sp, #24]
  40b1bc:	bl	403670 <opendir@plt>
  40b1c0:	str	x0, [sp, #40]
  40b1c4:	ldr	x0, [sp, #40]
  40b1c8:	cmp	x0, #0x0
  40b1cc:	b.ne	40b1d8 <ferror@plt+0x71c8>  // b.any
  40b1d0:	mov	x0, #0x0                   	// #0
  40b1d4:	b	40b1e4 <ferror@plt+0x71d4>
  40b1d8:	add	x0, sp, #0x28
  40b1dc:	mov	w1, #0x8                   	// #8
  40b1e0:	bl	428db4 <ferror@plt+0x24da4>
  40b1e4:	ldp	x29, x30, [sp], #48
  40b1e8:	ret
  40b1ec:	stp	x29, x30, [sp, #-96]!
  40b1f0:	mov	x29, sp
  40b1f4:	stp	x19, x20, [sp, #16]
  40b1f8:	str	x0, [sp, #56]
  40b1fc:	str	w1, [sp, #52]
  40b200:	str	x2, [sp, #40]
  40b204:	ldr	w1, [sp, #52]
  40b208:	ldr	x0, [sp, #56]
  40b20c:	bl	40b178 <ferror@plt+0x7168>
  40b210:	str	x0, [sp, #88]
  40b214:	ldr	x0, [sp, #88]
  40b218:	cmp	x0, #0x0
  40b21c:	b.ne	40b28c <ferror@plt+0x727c>  // b.any
  40b220:	bl	403ef0 <__errno_location@plt>
  40b224:	ldr	w0, [x0]
  40b228:	str	w0, [sp, #84]
  40b22c:	mov	x4, #0x0                   	// #0
  40b230:	mov	x3, #0x0                   	// #0
  40b234:	mov	x2, #0x0                   	// #0
  40b238:	mov	x1, #0xffffffffffffffff    	// #-1
  40b23c:	ldr	x0, [sp, #56]
  40b240:	bl	44a65c <ferror@plt+0x4664c>
  40b244:	str	x0, [sp, #72]
  40b248:	bl	40c7fc <ferror@plt+0x87ec>
  40b24c:	mov	w19, w0
  40b250:	ldr	w0, [sp, #84]
  40b254:	bl	40c848 <ferror@plt+0x8838>
  40b258:	mov	w20, w0
  40b25c:	ldr	w0, [sp, #84]
  40b260:	bl	42953c <ferror@plt+0x2552c>
  40b264:	mov	x5, x0
  40b268:	ldr	x4, [sp, #72]
  40b26c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b270:	add	x3, x0, #0x348
  40b274:	mov	w2, w20
  40b278:	mov	w1, w19
  40b27c:	ldr	x0, [sp, #40]
  40b280:	bl	40bfd4 <ferror@plt+0x7fc4>
  40b284:	ldr	x0, [sp, #72]
  40b288:	bl	4185e0 <ferror@plt+0x145d0>
  40b28c:	ldr	x0, [sp, #88]
  40b290:	ldp	x19, x20, [sp, #16]
  40b294:	ldp	x29, x30, [sp], #96
  40b298:	ret
  40b29c:	stp	x29, x30, [sp, #-48]!
  40b2a0:	mov	x29, sp
  40b2a4:	str	x0, [sp, #24]
  40b2a8:	ldr	x0, [sp, #24]
  40b2ac:	cmp	x0, #0x0
  40b2b0:	b.ne	40b2d8 <ferror@plt+0x72c8>  // b.any
  40b2b4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b2b8:	add	x2, x0, #0x370
  40b2bc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b2c0:	add	x1, x0, #0x3b8
  40b2c4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b2c8:	add	x0, x0, #0x340
  40b2cc:	bl	41aa2c <ferror@plt+0x16a1c>
  40b2d0:	mov	x0, #0x0                   	// #0
  40b2d4:	b	40b2f8 <ferror@plt+0x72e8>
  40b2d8:	mov	x1, #0x8                   	// #8
  40b2dc:	mov	x0, #0x1                   	// #1
  40b2e0:	bl	418798 <ferror@plt+0x14788>
  40b2e4:	str	x0, [sp, #40]
  40b2e8:	ldr	x0, [sp, #40]
  40b2ec:	ldr	x1, [sp, #24]
  40b2f0:	str	x1, [x0]
  40b2f4:	ldr	x0, [sp, #40]
  40b2f8:	ldp	x29, x30, [sp], #48
  40b2fc:	ret
  40b300:	stp	x29, x30, [sp, #-48]!
  40b304:	mov	x29, sp
  40b308:	str	x0, [sp, #24]
  40b30c:	ldr	x0, [sp, #24]
  40b310:	cmp	x0, #0x0
  40b314:	b.ne	40b33c <ferror@plt+0x732c>  // b.any
  40b318:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b31c:	add	x2, x0, #0x380
  40b320:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b324:	add	x1, x0, #0x3d0
  40b328:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b32c:	add	x0, x0, #0x340
  40b330:	bl	41aa2c <ferror@plt+0x16a1c>
  40b334:	mov	x0, #0x0                   	// #0
  40b338:	b	40b3c8 <ferror@plt+0x73b8>
  40b33c:	ldr	x0, [sp, #24]
  40b340:	ldr	x0, [x0]
  40b344:	bl	4039c0 <readdir@plt>
  40b348:	str	x0, [sp, #40]
  40b34c:	b	40b360 <ferror@plt+0x7350>
  40b350:	ldr	x0, [sp, #24]
  40b354:	ldr	x0, [x0]
  40b358:	bl	4039c0 <readdir@plt>
  40b35c:	str	x0, [sp, #40]
  40b360:	ldr	x0, [sp, #40]
  40b364:	cmp	x0, #0x0
  40b368:	b.eq	40b3ac <ferror@plt+0x739c>  // b.none
  40b36c:	ldr	x0, [sp, #40]
  40b370:	add	x2, x0, #0x13
  40b374:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b378:	add	x1, x0, #0x390
  40b37c:	mov	x0, x2
  40b380:	bl	403b30 <strcmp@plt>
  40b384:	cmp	w0, #0x0
  40b388:	b.eq	40b350 <ferror@plt+0x7340>  // b.none
  40b38c:	ldr	x0, [sp, #40]
  40b390:	add	x2, x0, #0x13
  40b394:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b398:	add	x1, x0, #0x398
  40b39c:	mov	x0, x2
  40b3a0:	bl	403b30 <strcmp@plt>
  40b3a4:	cmp	w0, #0x0
  40b3a8:	b.eq	40b350 <ferror@plt+0x7340>  // b.none
  40b3ac:	ldr	x0, [sp, #40]
  40b3b0:	cmp	x0, #0x0
  40b3b4:	b.eq	40b3c4 <ferror@plt+0x73b4>  // b.none
  40b3b8:	ldr	x0, [sp, #40]
  40b3bc:	add	x0, x0, #0x13
  40b3c0:	b	40b3c8 <ferror@plt+0x73b8>
  40b3c4:	mov	x0, #0x0                   	// #0
  40b3c8:	ldp	x29, x30, [sp], #48
  40b3cc:	ret
  40b3d0:	stp	x29, x30, [sp, #-32]!
  40b3d4:	mov	x29, sp
  40b3d8:	str	x0, [sp, #24]
  40b3dc:	ldr	x0, [sp, #24]
  40b3e0:	cmp	x0, #0x0
  40b3e4:	b.ne	40b408 <ferror@plt+0x73f8>  // b.any
  40b3e8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b3ec:	add	x2, x0, #0x380
  40b3f0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b3f4:	add	x1, x0, #0x3e0
  40b3f8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b3fc:	add	x0, x0, #0x340
  40b400:	bl	41aa2c <ferror@plt+0x16a1c>
  40b404:	b	40b414 <ferror@plt+0x7404>
  40b408:	ldr	x0, [sp, #24]
  40b40c:	ldr	x0, [x0]
  40b410:	bl	403b80 <rewinddir@plt>
  40b414:	ldp	x29, x30, [sp], #32
  40b418:	ret
  40b41c:	stp	x29, x30, [sp, #-32]!
  40b420:	mov	x29, sp
  40b424:	str	x0, [sp, #24]
  40b428:	ldr	x0, [sp, #24]
  40b42c:	cmp	x0, #0x0
  40b430:	b.ne	40b454 <ferror@plt+0x7444>  // b.any
  40b434:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b438:	add	x2, x0, #0x380
  40b43c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b440:	add	x1, x0, #0x3f0
  40b444:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b448:	add	x0, x0, #0x340
  40b44c:	bl	41aa2c <ferror@plt+0x16a1c>
  40b450:	b	40b468 <ferror@plt+0x7458>
  40b454:	ldr	x0, [sp, #24]
  40b458:	ldr	x0, [x0]
  40b45c:	bl	4039f0 <closedir@plt>
  40b460:	ldr	x0, [sp, #24]
  40b464:	bl	4185e0 <ferror@plt+0x145d0>
  40b468:	ldp	x29, x30, [sp], #32
  40b46c:	ret
  40b470:	stp	x29, x30, [sp, #-48]!
  40b474:	mov	x29, sp
  40b478:	str	x0, [sp, #24]
  40b47c:	str	x1, [sp, #16]
  40b480:	ldr	x0, [sp, #24]
  40b484:	cmp	x0, #0x0
  40b488:	b.ne	40b494 <ferror@plt+0x7484>  // b.any
  40b48c:	mov	w0, #0xffffffff            	// #-1
  40b490:	b	40b530 <ferror@plt+0x7520>
  40b494:	ldr	x0, [sp, #16]
  40b498:	bl	403530 <strlen@plt>
  40b49c:	str	w0, [sp, #40]
  40b4a0:	str	wzr, [sp, #44]
  40b4a4:	b	40b510 <ferror@plt+0x7500>
  40b4a8:	ldrsw	x0, [sp, #44]
  40b4ac:	lsl	x0, x0, #3
  40b4b0:	ldr	x1, [sp, #24]
  40b4b4:	add	x0, x1, x0
  40b4b8:	ldr	x0, [x0]
  40b4bc:	ldrsw	x1, [sp, #40]
  40b4c0:	mov	x2, x1
  40b4c4:	ldr	x1, [sp, #16]
  40b4c8:	bl	403890 <strncmp@plt>
  40b4cc:	cmp	w0, #0x0
  40b4d0:	b.ne	40b504 <ferror@plt+0x74f4>  // b.any
  40b4d4:	ldrsw	x0, [sp, #44]
  40b4d8:	lsl	x0, x0, #3
  40b4dc:	ldr	x1, [sp, #24]
  40b4e0:	add	x0, x1, x0
  40b4e4:	ldr	x1, [x0]
  40b4e8:	ldrsw	x0, [sp, #40]
  40b4ec:	add	x0, x1, x0
  40b4f0:	ldrb	w0, [x0]
  40b4f4:	cmp	w0, #0x3d
  40b4f8:	b.ne	40b504 <ferror@plt+0x74f4>  // b.any
  40b4fc:	ldr	w0, [sp, #44]
  40b500:	b	40b530 <ferror@plt+0x7520>
  40b504:	ldr	w0, [sp, #44]
  40b508:	add	w0, w0, #0x1
  40b50c:	str	w0, [sp, #44]
  40b510:	ldrsw	x0, [sp, #44]
  40b514:	lsl	x0, x0, #3
  40b518:	ldr	x1, [sp, #24]
  40b51c:	add	x0, x1, x0
  40b520:	ldr	x0, [x0]
  40b524:	cmp	x0, #0x0
  40b528:	b.ne	40b4a8 <ferror@plt+0x7498>  // b.any
  40b52c:	mov	w0, #0xffffffff            	// #-1
  40b530:	ldp	x29, x30, [sp], #48
  40b534:	ret
  40b538:	stp	x29, x30, [sp, #-64]!
  40b53c:	mov	x29, sp
  40b540:	str	x19, [sp, #16]
  40b544:	str	x0, [sp, #40]
  40b548:	str	x1, [sp, #32]
  40b54c:	ldr	x0, [sp, #32]
  40b550:	cmp	x0, #0x0
  40b554:	b.ne	40b57c <ferror@plt+0x756c>  // b.any
  40b558:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b55c:	add	x2, x0, #0x400
  40b560:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b564:	add	x1, x0, #0x448
  40b568:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b56c:	add	x0, x0, #0x418
  40b570:	bl	41aa2c <ferror@plt+0x16a1c>
  40b574:	mov	x0, #0x0                   	// #0
  40b578:	b	40b5c4 <ferror@plt+0x75b4>
  40b57c:	ldr	x1, [sp, #32]
  40b580:	ldr	x0, [sp, #40]
  40b584:	bl	40b470 <ferror@plt+0x7460>
  40b588:	str	w0, [sp, #60]
  40b58c:	ldr	w0, [sp, #60]
  40b590:	cmn	w0, #0x1
  40b594:	b.eq	40b5c0 <ferror@plt+0x75b0>  // b.none
  40b598:	ldrsw	x0, [sp, #60]
  40b59c:	lsl	x0, x0, #3
  40b5a0:	ldr	x1, [sp, #40]
  40b5a4:	add	x0, x1, x0
  40b5a8:	ldr	x19, [x0]
  40b5ac:	ldr	x0, [sp, #32]
  40b5b0:	bl	403530 <strlen@plt>
  40b5b4:	add	x0, x0, #0x1
  40b5b8:	add	x0, x19, x0
  40b5bc:	b	40b5c4 <ferror@plt+0x75b4>
  40b5c0:	mov	x0, #0x0                   	// #0
  40b5c4:	ldr	x19, [sp, #16]
  40b5c8:	ldp	x29, x30, [sp], #64
  40b5cc:	ret
  40b5d0:	stp	x29, x30, [sp, #-80]!
  40b5d4:	mov	x29, sp
  40b5d8:	str	x19, [sp, #16]
  40b5dc:	str	x0, [sp, #56]
  40b5e0:	str	x1, [sp, #48]
  40b5e4:	str	x2, [sp, #40]
  40b5e8:	str	w3, [sp, #36]
  40b5ec:	ldr	x0, [sp, #48]
  40b5f0:	cmp	x0, #0x0
  40b5f4:	b.ne	40b61c <ferror@plt+0x760c>  // b.any
  40b5f8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b5fc:	add	x2, x0, #0x400
  40b600:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b604:	add	x1, x0, #0x460
  40b608:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b60c:	add	x0, x0, #0x418
  40b610:	bl	41aa2c <ferror@plt+0x16a1c>
  40b614:	mov	x0, #0x0                   	// #0
  40b618:	b	40b744 <ferror@plt+0x7734>
  40b61c:	mov	w1, #0x3d                  	// #61
  40b620:	ldr	x0, [sp, #48]
  40b624:	bl	403ca0 <strchr@plt>
  40b628:	cmp	x0, #0x0
  40b62c:	b.eq	40b654 <ferror@plt+0x7644>  // b.none
  40b630:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b634:	add	x2, x0, #0x420
  40b638:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b63c:	add	x1, x0, #0x460
  40b640:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b644:	add	x0, x0, #0x418
  40b648:	bl	41aa2c <ferror@plt+0x16a1c>
  40b64c:	mov	x0, #0x0                   	// #0
  40b650:	b	40b744 <ferror@plt+0x7734>
  40b654:	ldr	x1, [sp, #48]
  40b658:	ldr	x0, [sp, #56]
  40b65c:	bl	40b470 <ferror@plt+0x7460>
  40b660:	str	w0, [sp, #76]
  40b664:	ldr	w0, [sp, #76]
  40b668:	cmn	w0, #0x1
  40b66c:	b.eq	40b6c0 <ferror@plt+0x76b0>  // b.none
  40b670:	ldr	w0, [sp, #36]
  40b674:	cmp	w0, #0x0
  40b678:	b.eq	40b740 <ferror@plt+0x7730>  // b.none
  40b67c:	ldrsw	x0, [sp, #76]
  40b680:	lsl	x0, x0, #3
  40b684:	ldr	x1, [sp, #56]
  40b688:	add	x0, x1, x0
  40b68c:	ldr	x0, [x0]
  40b690:	bl	4185e0 <ferror@plt+0x145d0>
  40b694:	ldrsw	x0, [sp, #76]
  40b698:	lsl	x0, x0, #3
  40b69c:	ldr	x1, [sp, #56]
  40b6a0:	add	x19, x1, x0
  40b6a4:	ldr	x2, [sp, #40]
  40b6a8:	ldr	x1, [sp, #48]
  40b6ac:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b6b0:	add	x0, x0, #0x440
  40b6b4:	bl	428f94 <ferror@plt+0x24f84>
  40b6b8:	str	x0, [x19]
  40b6bc:	b	40b740 <ferror@plt+0x7730>
  40b6c0:	ldr	x0, [sp, #56]
  40b6c4:	cmp	x0, #0x0
  40b6c8:	b.eq	40b6d8 <ferror@plt+0x76c8>  // b.none
  40b6cc:	ldr	x0, [sp, #56]
  40b6d0:	bl	42bc0c <ferror@plt+0x27bfc>
  40b6d4:	b	40b6dc <ferror@plt+0x76cc>
  40b6d8:	mov	w0, #0x0                   	// #0
  40b6dc:	str	w0, [sp, #72]
  40b6e0:	ldr	w0, [sp, #72]
  40b6e4:	add	w0, w0, #0x2
  40b6e8:	sxtw	x0, w0
  40b6ec:	mov	x2, #0x8                   	// #8
  40b6f0:	mov	x1, x0
  40b6f4:	ldr	x0, [sp, #56]
  40b6f8:	bl	4188a8 <ferror@plt+0x14898>
  40b6fc:	str	x0, [sp, #56]
  40b700:	ldrsw	x0, [sp, #72]
  40b704:	lsl	x0, x0, #3
  40b708:	ldr	x1, [sp, #56]
  40b70c:	add	x19, x1, x0
  40b710:	ldr	x2, [sp, #40]
  40b714:	ldr	x1, [sp, #48]
  40b718:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b71c:	add	x0, x0, #0x440
  40b720:	bl	428f94 <ferror@plt+0x24f84>
  40b724:	str	x0, [x19]
  40b728:	ldrsw	x0, [sp, #72]
  40b72c:	add	x0, x0, #0x1
  40b730:	lsl	x0, x0, #3
  40b734:	ldr	x1, [sp, #56]
  40b738:	add	x0, x1, x0
  40b73c:	str	xzr, [x0]
  40b740:	ldr	x0, [sp, #56]
  40b744:	ldr	x19, [sp, #16]
  40b748:	ldp	x29, x30, [sp], #80
  40b74c:	ret
  40b750:	stp	x29, x30, [sp, #-80]!
  40b754:	mov	x29, sp
  40b758:	str	x0, [sp, #40]
  40b75c:	str	x1, [sp, #32]
  40b760:	str	w2, [sp, #28]
  40b764:	ldr	x0, [sp, #32]
  40b768:	bl	403530 <strlen@plt>
  40b76c:	str	w0, [sp, #60]
  40b770:	ldr	x0, [sp, #40]
  40b774:	str	x0, [sp, #64]
  40b778:	ldr	x0, [sp, #64]
  40b77c:	str	x0, [sp, #72]
  40b780:	b	40b804 <ferror@plt+0x77f4>
  40b784:	ldr	x0, [sp, #72]
  40b788:	ldr	x0, [x0]
  40b78c:	ldrsw	x1, [sp, #60]
  40b790:	mov	x2, x1
  40b794:	ldr	x1, [sp, #32]
  40b798:	bl	403890 <strncmp@plt>
  40b79c:	cmp	w0, #0x0
  40b7a0:	b.ne	40b7c0 <ferror@plt+0x77b0>  // b.any
  40b7a4:	ldr	x0, [sp, #72]
  40b7a8:	ldr	x1, [x0]
  40b7ac:	ldrsw	x0, [sp, #60]
  40b7b0:	add	x0, x1, x0
  40b7b4:	ldrb	w0, [x0]
  40b7b8:	cmp	w0, #0x3d
  40b7bc:	b.eq	40b7e0 <ferror@plt+0x77d0>  // b.none
  40b7c0:	ldr	x0, [sp, #72]
  40b7c4:	ldr	x1, [x0]
  40b7c8:	ldr	x0, [sp, #64]
  40b7cc:	str	x1, [x0]
  40b7d0:	ldr	x0, [sp, #64]
  40b7d4:	add	x0, x0, #0x8
  40b7d8:	str	x0, [sp, #64]
  40b7dc:	b	40b7f8 <ferror@plt+0x77e8>
  40b7e0:	ldr	w0, [sp, #28]
  40b7e4:	cmp	w0, #0x0
  40b7e8:	b.eq	40b7f8 <ferror@plt+0x77e8>  // b.none
  40b7ec:	ldr	x0, [sp, #72]
  40b7f0:	ldr	x0, [x0]
  40b7f4:	bl	4185e0 <ferror@plt+0x145d0>
  40b7f8:	ldr	x0, [sp, #72]
  40b7fc:	add	x0, x0, #0x8
  40b800:	str	x0, [sp, #72]
  40b804:	ldr	x0, [sp, #72]
  40b808:	ldr	x0, [x0]
  40b80c:	cmp	x0, #0x0
  40b810:	b.ne	40b784 <ferror@plt+0x7774>  // b.any
  40b814:	ldr	x0, [sp, #64]
  40b818:	str	xzr, [x0]
  40b81c:	ldr	x0, [sp, #40]
  40b820:	ldp	x29, x30, [sp], #80
  40b824:	ret
  40b828:	stp	x29, x30, [sp, #-32]!
  40b82c:	mov	x29, sp
  40b830:	str	x0, [sp, #24]
  40b834:	str	x1, [sp, #16]
  40b838:	ldr	x0, [sp, #16]
  40b83c:	cmp	x0, #0x0
  40b840:	b.ne	40b868 <ferror@plt+0x7858>  // b.any
  40b844:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b848:	add	x2, x0, #0x400
  40b84c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b850:	add	x1, x0, #0x478
  40b854:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b858:	add	x0, x0, #0x418
  40b85c:	bl	41aa2c <ferror@plt+0x16a1c>
  40b860:	mov	x0, #0x0                   	// #0
  40b864:	b	40b8c4 <ferror@plt+0x78b4>
  40b868:	mov	w1, #0x3d                  	// #61
  40b86c:	ldr	x0, [sp, #16]
  40b870:	bl	403ca0 <strchr@plt>
  40b874:	cmp	x0, #0x0
  40b878:	b.eq	40b8a0 <ferror@plt+0x7890>  // b.none
  40b87c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b880:	add	x2, x0, #0x420
  40b884:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b888:	add	x1, x0, #0x478
  40b88c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b890:	add	x0, x0, #0x418
  40b894:	bl	41aa2c <ferror@plt+0x16a1c>
  40b898:	mov	x0, #0x0                   	// #0
  40b89c:	b	40b8c4 <ferror@plt+0x78b4>
  40b8a0:	ldr	x0, [sp, #24]
  40b8a4:	cmp	x0, #0x0
  40b8a8:	b.ne	40b8b4 <ferror@plt+0x78a4>  // b.any
  40b8ac:	mov	x0, #0x0                   	// #0
  40b8b0:	b	40b8c4 <ferror@plt+0x78b4>
  40b8b4:	mov	w2, #0x1                   	// #1
  40b8b8:	ldr	x1, [sp, #16]
  40b8bc:	ldr	x0, [sp, #24]
  40b8c0:	bl	40b750 <ferror@plt+0x7740>
  40b8c4:	ldp	x29, x30, [sp], #32
  40b8c8:	ret
  40b8cc:	stp	x29, x30, [sp, #-32]!
  40b8d0:	mov	x29, sp
  40b8d4:	str	x0, [sp, #24]
  40b8d8:	ldr	x0, [sp, #24]
  40b8dc:	cmp	x0, #0x0
  40b8e0:	b.ne	40b908 <ferror@plt+0x78f8>  // b.any
  40b8e4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b8e8:	add	x2, x0, #0x400
  40b8ec:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b8f0:	add	x1, x0, #0x490
  40b8f4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b8f8:	add	x0, x0, #0x418
  40b8fc:	bl	41aa2c <ferror@plt+0x16a1c>
  40b900:	mov	x0, #0x0                   	// #0
  40b904:	b	40b910 <ferror@plt+0x7900>
  40b908:	ldr	x0, [sp, #24]
  40b90c:	bl	403f10 <getenv@plt>
  40b910:	ldp	x29, x30, [sp], #32
  40b914:	ret
  40b918:	stp	x29, x30, [sp, #-64]!
  40b91c:	mov	x29, sp
  40b920:	str	x0, [sp, #40]
  40b924:	str	x1, [sp, #32]
  40b928:	str	w2, [sp, #28]
  40b92c:	ldr	x0, [sp, #40]
  40b930:	cmp	x0, #0x0
  40b934:	b.ne	40b95c <ferror@plt+0x794c>  // b.any
  40b938:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b93c:	add	x2, x0, #0x400
  40b940:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b944:	add	x1, x0, #0x4a0
  40b948:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b94c:	add	x0, x0, #0x418
  40b950:	bl	41aa2c <ferror@plt+0x16a1c>
  40b954:	mov	w0, #0x0                   	// #0
  40b958:	b	40b9b8 <ferror@plt+0x79a8>
  40b95c:	mov	w1, #0x3d                  	// #61
  40b960:	ldr	x0, [sp, #40]
  40b964:	bl	403ca0 <strchr@plt>
  40b968:	cmp	x0, #0x0
  40b96c:	b.eq	40b994 <ferror@plt+0x7984>  // b.none
  40b970:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b974:	add	x2, x0, #0x420
  40b978:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b97c:	add	x1, x0, #0x4a0
  40b980:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b984:	add	x0, x0, #0x418
  40b988:	bl	41aa2c <ferror@plt+0x16a1c>
  40b98c:	mov	w0, #0x0                   	// #0
  40b990:	b	40b9b8 <ferror@plt+0x79a8>
  40b994:	ldr	w2, [sp, #28]
  40b998:	ldr	x1, [sp, #32]
  40b99c:	ldr	x0, [sp, #40]
  40b9a0:	bl	403610 <setenv@plt>
  40b9a4:	str	w0, [sp, #60]
  40b9a8:	ldr	w0, [sp, #60]
  40b9ac:	cmp	w0, #0x0
  40b9b0:	cset	w0, eq  // eq = none
  40b9b4:	and	w0, w0, #0xff
  40b9b8:	ldp	x29, x30, [sp], #64
  40b9bc:	ret
  40b9c0:	stp	x29, x30, [sp, #-32]!
  40b9c4:	mov	x29, sp
  40b9c8:	str	x0, [sp, #24]
  40b9cc:	ldr	x0, [sp, #24]
  40b9d0:	cmp	x0, #0x0
  40b9d4:	b.ne	40b9f8 <ferror@plt+0x79e8>  // b.any
  40b9d8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b9dc:	add	x2, x0, #0x400
  40b9e0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b9e4:	add	x1, x0, #0x4b0
  40b9e8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40b9ec:	add	x0, x0, #0x418
  40b9f0:	bl	41aa2c <ferror@plt+0x16a1c>
  40b9f4:	b	40ba34 <ferror@plt+0x7a24>
  40b9f8:	mov	w1, #0x3d                  	// #61
  40b9fc:	ldr	x0, [sp, #24]
  40ba00:	bl	403ca0 <strchr@plt>
  40ba04:	cmp	x0, #0x0
  40ba08:	b.eq	40ba2c <ferror@plt+0x7a1c>  // b.none
  40ba0c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ba10:	add	x2, x0, #0x420
  40ba14:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ba18:	add	x1, x0, #0x4b0
  40ba1c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ba20:	add	x0, x0, #0x418
  40ba24:	bl	41aa2c <ferror@plt+0x16a1c>
  40ba28:	b	40ba34 <ferror@plt+0x7a24>
  40ba2c:	ldr	x0, [sp, #24]
  40ba30:	bl	403d70 <unsetenv@plt>
  40ba34:	ldp	x29, x30, [sp], #32
  40ba38:	ret
  40ba3c:	stp	x29, x30, [sp, #-64]!
  40ba40:	mov	x29, sp
  40ba44:	str	x19, [sp, #16]
  40ba48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40ba4c:	add	x0, x0, #0x948
  40ba50:	ldr	x0, [x0]
  40ba54:	bl	42bc0c <ferror@plt+0x27bfc>
  40ba58:	str	w0, [sp, #52]
  40ba5c:	ldr	w0, [sp, #52]
  40ba60:	add	w0, w0, #0x1
  40ba64:	sxtw	x0, w0
  40ba68:	mov	x1, #0x8                   	// #8
  40ba6c:	bl	418820 <ferror@plt+0x14810>
  40ba70:	str	x0, [sp, #40]
  40ba74:	str	wzr, [sp, #56]
  40ba78:	str	wzr, [sp, #60]
  40ba7c:	b	40bb30 <ferror@plt+0x7b20>
  40ba80:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40ba84:	add	x0, x0, #0x948
  40ba88:	ldr	x1, [x0]
  40ba8c:	ldrsw	x0, [sp, #60]
  40ba90:	lsl	x0, x0, #3
  40ba94:	add	x0, x1, x0
  40ba98:	ldr	x0, [x0]
  40ba9c:	mov	w1, #0x3d                  	// #61
  40baa0:	bl	403ca0 <strchr@plt>
  40baa4:	str	x0, [sp, #32]
  40baa8:	ldr	x0, [sp, #32]
  40baac:	cmp	x0, #0x0
  40bab0:	b.eq	40bb24 <ferror@plt+0x7b14>  // b.none
  40bab4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40bab8:	add	x0, x0, #0x948
  40babc:	ldr	x1, [x0]
  40bac0:	ldrsw	x0, [sp, #60]
  40bac4:	lsl	x0, x0, #3
  40bac8:	add	x0, x1, x0
  40bacc:	ldr	x2, [x0]
  40bad0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40bad4:	add	x0, x0, #0x948
  40bad8:	ldr	x1, [x0]
  40badc:	ldrsw	x0, [sp, #60]
  40bae0:	lsl	x0, x0, #3
  40bae4:	add	x0, x1, x0
  40bae8:	ldr	x0, [x0]
  40baec:	ldr	x1, [sp, #32]
  40baf0:	sub	x0, x1, x0
  40baf4:	mov	x3, x0
  40baf8:	ldr	w0, [sp, #56]
  40bafc:	add	w1, w0, #0x1
  40bb00:	str	w1, [sp, #56]
  40bb04:	sxtw	x0, w0
  40bb08:	lsl	x0, x0, #3
  40bb0c:	ldr	x1, [sp, #40]
  40bb10:	add	x19, x1, x0
  40bb14:	mov	x1, x3
  40bb18:	mov	x0, x2
  40bb1c:	bl	428e04 <ferror@plt+0x24df4>
  40bb20:	str	x0, [x19]
  40bb24:	ldr	w0, [sp, #60]
  40bb28:	add	w0, w0, #0x1
  40bb2c:	str	w0, [sp, #60]
  40bb30:	ldr	w1, [sp, #60]
  40bb34:	ldr	w0, [sp, #52]
  40bb38:	cmp	w1, w0
  40bb3c:	b.lt	40ba80 <ferror@plt+0x7a70>  // b.tstop
  40bb40:	ldrsw	x0, [sp, #56]
  40bb44:	lsl	x0, x0, #3
  40bb48:	ldr	x1, [sp, #40]
  40bb4c:	add	x0, x1, x0
  40bb50:	str	xzr, [x0]
  40bb54:	ldr	x0, [sp, #40]
  40bb58:	ldr	x19, [sp, #16]
  40bb5c:	ldp	x29, x30, [sp], #64
  40bb60:	ret
  40bb64:	stp	x29, x30, [sp, #-16]!
  40bb68:	mov	x29, sp
  40bb6c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40bb70:	add	x0, x0, #0x948
  40bb74:	ldr	x0, [x0]
  40bb78:	bl	42afe0 <ferror@plt+0x26fd0>
  40bb7c:	ldp	x29, x30, [sp], #16
  40bb80:	ret
  40bb84:	stp	x29, x30, [sp, #-96]!
  40bb88:	mov	x29, sp
  40bb8c:	str	x19, [sp, #16]
  40bb90:	str	w0, [sp, #76]
  40bb94:	str	w1, [sp, #72]
  40bb98:	str	x2, [sp, #64]
  40bb9c:	mov	x19, x3
  40bba0:	ldr	w0, [sp, #76]
  40bba4:	cmp	w0, #0x0
  40bba8:	b.ne	40bbd4 <ferror@plt+0x7bc4>  // b.any
  40bbac:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bbb0:	add	x4, x0, #0x4c0
  40bbb4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bbb8:	add	x3, x0, #0x620
  40bbbc:	mov	w2, #0x186                 	// #390
  40bbc0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bbc4:	add	x1, x0, #0x4d0
  40bbc8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bbcc:	add	x0, x0, #0x4e0
  40bbd0:	bl	41aa68 <ferror@plt+0x16a58>
  40bbd4:	ldr	x0, [sp, #64]
  40bbd8:	cmp	x0, #0x0
  40bbdc:	b.ne	40bc08 <ferror@plt+0x7bf8>  // b.any
  40bbe0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bbe4:	add	x4, x0, #0x4e8
  40bbe8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bbec:	add	x3, x0, #0x620
  40bbf0:	mov	w2, #0x187                 	// #391
  40bbf4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bbf8:	add	x1, x0, #0x4d0
  40bbfc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bc00:	add	x0, x0, #0x4e0
  40bc04:	bl	41aa68 <ferror@plt+0x16a58>
  40bc08:	mov	x0, #0x10                  	// #16
  40bc0c:	bl	426124 <ferror@plt+0x22114>
  40bc10:	str	x0, [sp, #88]
  40bc14:	ldr	x0, [sp, #88]
  40bc18:	ldr	w1, [sp, #76]
  40bc1c:	str	w1, [x0]
  40bc20:	ldr	x0, [sp, #88]
  40bc24:	ldr	w1, [sp, #72]
  40bc28:	str	w1, [x0, #4]
  40bc2c:	add	x2, sp, #0x20
  40bc30:	mov	x3, x19
  40bc34:	ldp	x0, x1, [x3]
  40bc38:	stp	x0, x1, [x2]
  40bc3c:	ldp	x0, x1, [x3, #16]
  40bc40:	stp	x0, x1, [x2, #16]
  40bc44:	add	x0, sp, #0x20
  40bc48:	mov	x1, x0
  40bc4c:	ldr	x0, [sp, #64]
  40bc50:	bl	428f40 <ferror@plt+0x24f30>
  40bc54:	mov	x1, x0
  40bc58:	ldr	x0, [sp, #88]
  40bc5c:	str	x1, [x0, #8]
  40bc60:	ldr	x0, [sp, #88]
  40bc64:	ldr	x19, [sp, #16]
  40bc68:	ldp	x29, x30, [sp], #96
  40bc6c:	ret
  40bc70:	stp	x29, x30, [sp, #-288]!
  40bc74:	mov	x29, sp
  40bc78:	str	w0, [sp, #60]
  40bc7c:	str	w1, [sp, #56]
  40bc80:	str	x2, [sp, #48]
  40bc84:	str	x3, [sp, #248]
  40bc88:	str	x4, [sp, #256]
  40bc8c:	str	x5, [sp, #264]
  40bc90:	str	x6, [sp, #272]
  40bc94:	str	x7, [sp, #280]
  40bc98:	str	q0, [sp, #112]
  40bc9c:	str	q1, [sp, #128]
  40bca0:	str	q2, [sp, #144]
  40bca4:	str	q3, [sp, #160]
  40bca8:	str	q4, [sp, #176]
  40bcac:	str	q5, [sp, #192]
  40bcb0:	str	q6, [sp, #208]
  40bcb4:	str	q7, [sp, #224]
  40bcb8:	ldr	x0, [sp, #48]
  40bcbc:	cmp	x0, #0x0
  40bcc0:	b.ne	40bce8 <ferror@plt+0x7cd8>  // b.any
  40bcc4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bcc8:	add	x2, x0, #0x4e8
  40bccc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bcd0:	add	x1, x0, #0x638
  40bcd4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bcd8:	add	x0, x0, #0x4e0
  40bcdc:	bl	41aa2c <ferror@plt+0x16a1c>
  40bce0:	mov	x0, #0x0                   	// #0
  40bce4:	b	40bd78 <ferror@plt+0x7d68>
  40bce8:	ldr	w0, [sp, #60]
  40bcec:	cmp	w0, #0x0
  40bcf0:	b.ne	40bd18 <ferror@plt+0x7d08>  // b.any
  40bcf4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bcf8:	add	x2, x0, #0x4c0
  40bcfc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bd00:	add	x1, x0, #0x638
  40bd04:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bd08:	add	x0, x0, #0x4e0
  40bd0c:	bl	41aa2c <ferror@plt+0x16a1c>
  40bd10:	mov	x0, #0x0                   	// #0
  40bd14:	b	40bd78 <ferror@plt+0x7d68>
  40bd18:	add	x0, sp, #0x120
  40bd1c:	str	x0, [sp, #72]
  40bd20:	add	x0, sp, #0x120
  40bd24:	str	x0, [sp, #80]
  40bd28:	add	x0, sp, #0xf0
  40bd2c:	str	x0, [sp, #88]
  40bd30:	mov	w0, #0xffffffd8            	// #-40
  40bd34:	str	w0, [sp, #96]
  40bd38:	mov	w0, #0xffffff80            	// #-128
  40bd3c:	str	w0, [sp, #100]
  40bd40:	add	x2, sp, #0x10
  40bd44:	add	x3, sp, #0x48
  40bd48:	ldp	x0, x1, [x3]
  40bd4c:	stp	x0, x1, [x2]
  40bd50:	ldp	x0, x1, [x3, #16]
  40bd54:	stp	x0, x1, [x2, #16]
  40bd58:	add	x0, sp, #0x10
  40bd5c:	mov	x3, x0
  40bd60:	ldr	x2, [sp, #48]
  40bd64:	ldr	w1, [sp, #56]
  40bd68:	ldr	w0, [sp, #60]
  40bd6c:	bl	40bb84 <ferror@plt+0x7b74>
  40bd70:	str	x0, [sp, #104]
  40bd74:	ldr	x0, [sp, #104]
  40bd78:	ldp	x29, x30, [sp], #288
  40bd7c:	ret
  40bd80:	stp	x29, x30, [sp, #-48]!
  40bd84:	mov	x29, sp
  40bd88:	str	w0, [sp, #28]
  40bd8c:	str	w1, [sp, #24]
  40bd90:	str	x2, [sp, #16]
  40bd94:	ldr	x0, [sp, #16]
  40bd98:	cmp	x0, #0x0
  40bd9c:	b.ne	40bdc4 <ferror@plt+0x7db4>  // b.any
  40bda0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bda4:	add	x2, x0, #0x4f8
  40bda8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bdac:	add	x1, x0, #0x648
  40bdb0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bdb4:	add	x0, x0, #0x4e0
  40bdb8:	bl	41aa2c <ferror@plt+0x16a1c>
  40bdbc:	mov	x0, #0x0                   	// #0
  40bdc0:	b	40be30 <ferror@plt+0x7e20>
  40bdc4:	ldr	w0, [sp, #28]
  40bdc8:	cmp	w0, #0x0
  40bdcc:	b.ne	40bdf4 <ferror@plt+0x7de4>  // b.any
  40bdd0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bdd4:	add	x2, x0, #0x4c0
  40bdd8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bddc:	add	x1, x0, #0x648
  40bde0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bde4:	add	x0, x0, #0x4e0
  40bde8:	bl	41aa2c <ferror@plt+0x16a1c>
  40bdec:	mov	x0, #0x0                   	// #0
  40bdf0:	b	40be30 <ferror@plt+0x7e20>
  40bdf4:	mov	x0, #0x10                  	// #16
  40bdf8:	bl	426124 <ferror@plt+0x22114>
  40bdfc:	str	x0, [sp, #40]
  40be00:	ldr	x0, [sp, #40]
  40be04:	ldr	w1, [sp, #28]
  40be08:	str	w1, [x0]
  40be0c:	ldr	x0, [sp, #40]
  40be10:	ldr	w1, [sp, #24]
  40be14:	str	w1, [x0, #4]
  40be18:	ldr	x0, [sp, #16]
  40be1c:	bl	428d58 <ferror@plt+0x24d48>
  40be20:	mov	x1, x0
  40be24:	ldr	x0, [sp, #40]
  40be28:	str	x1, [x0, #8]
  40be2c:	ldr	x0, [sp, #40]
  40be30:	ldp	x29, x30, [sp], #48
  40be34:	ret
  40be38:	stp	x29, x30, [sp, #-32]!
  40be3c:	mov	x29, sp
  40be40:	str	x0, [sp, #24]
  40be44:	ldr	x0, [sp, #24]
  40be48:	cmp	x0, #0x0
  40be4c:	b.ne	40be70 <ferror@plt+0x7e60>  // b.any
  40be50:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40be54:	add	x2, x0, #0x508
  40be58:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40be5c:	add	x1, x0, #0x660
  40be60:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40be64:	add	x0, x0, #0x4e0
  40be68:	bl	41aa2c <ferror@plt+0x16a1c>
  40be6c:	b	40be88 <ferror@plt+0x7e78>
  40be70:	ldr	x0, [sp, #24]
  40be74:	ldr	x0, [x0, #8]
  40be78:	bl	4185e0 <ferror@plt+0x145d0>
  40be7c:	ldr	x1, [sp, #24]
  40be80:	mov	x0, #0x10                  	// #16
  40be84:	bl	4262b4 <ferror@plt+0x222a4>
  40be88:	ldp	x29, x30, [sp], #32
  40be8c:	ret
  40be90:	stp	x29, x30, [sp, #-48]!
  40be94:	mov	x29, sp
  40be98:	str	x0, [sp, #24]
  40be9c:	ldr	x0, [sp, #24]
  40bea0:	cmp	x0, #0x0
  40bea4:	b.ne	40becc <ferror@plt+0x7ebc>  // b.any
  40bea8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40beac:	add	x2, x0, #0x508
  40beb0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40beb4:	add	x1, x0, #0x670
  40beb8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bebc:	add	x0, x0, #0x4e0
  40bec0:	bl	41aa2c <ferror@plt+0x16a1c>
  40bec4:	mov	x0, #0x0                   	// #0
  40bec8:	b	40bf74 <ferror@plt+0x7f64>
  40becc:	ldr	x0, [sp, #24]
  40bed0:	ldr	w0, [x0]
  40bed4:	cmp	w0, #0x0
  40bed8:	b.ne	40bf04 <ferror@plt+0x7ef4>  // b.any
  40bedc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bee0:	add	x4, x0, #0x518
  40bee4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bee8:	add	x3, x0, #0x680
  40beec:	mov	w2, #0x1f0                 	// #496
  40bef0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bef4:	add	x1, x0, #0x4d0
  40bef8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40befc:	add	x0, x0, #0x4e0
  40bf00:	bl	41aa68 <ferror@plt+0x16a58>
  40bf04:	ldr	x0, [sp, #24]
  40bf08:	ldr	x0, [x0, #8]
  40bf0c:	cmp	x0, #0x0
  40bf10:	b.ne	40bf3c <ferror@plt+0x7f2c>  // b.any
  40bf14:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bf18:	add	x4, x0, #0x530
  40bf1c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bf20:	add	x3, x0, #0x680
  40bf24:	mov	w2, #0x1f1                 	// #497
  40bf28:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bf2c:	add	x1, x0, #0x4d0
  40bf30:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40bf34:	add	x0, x0, #0x4e0
  40bf38:	bl	41aa68 <ferror@plt+0x16a58>
  40bf3c:	mov	x0, #0x10                  	// #16
  40bf40:	bl	426124 <ferror@plt+0x22114>
  40bf44:	str	x0, [sp, #40]
  40bf48:	ldr	x2, [sp, #40]
  40bf4c:	ldr	x0, [sp, #24]
  40bf50:	ldp	x0, x1, [x0]
  40bf54:	stp	x0, x1, [x2]
  40bf58:	ldr	x0, [sp, #24]
  40bf5c:	ldr	x0, [x0, #8]
  40bf60:	bl	428d58 <ferror@plt+0x24d48>
  40bf64:	mov	x1, x0
  40bf68:	ldr	x0, [sp, #40]
  40bf6c:	str	x1, [x0, #8]
  40bf70:	ldr	x0, [sp, #40]
  40bf74:	ldp	x29, x30, [sp], #48
  40bf78:	ret
  40bf7c:	sub	sp, sp, #0x10
  40bf80:	str	x0, [sp, #8]
  40bf84:	str	w1, [sp, #4]
  40bf88:	str	w2, [sp]
  40bf8c:	ldr	x0, [sp, #8]
  40bf90:	cmp	x0, #0x0
  40bf94:	b.eq	40bfc8 <ferror@plt+0x7fb8>  // b.none
  40bf98:	ldr	x0, [sp, #8]
  40bf9c:	ldr	w0, [x0]
  40bfa0:	ldr	w1, [sp, #4]
  40bfa4:	cmp	w1, w0
  40bfa8:	b.ne	40bfc8 <ferror@plt+0x7fb8>  // b.any
  40bfac:	ldr	x0, [sp, #8]
  40bfb0:	ldr	w0, [x0, #4]
  40bfb4:	ldr	w1, [sp]
  40bfb8:	cmp	w1, w0
  40bfbc:	b.ne	40bfc8 <ferror@plt+0x7fb8>  // b.any
  40bfc0:	mov	w0, #0x1                   	// #1
  40bfc4:	b	40bfcc <ferror@plt+0x7fbc>
  40bfc8:	mov	w0, #0x0                   	// #0
  40bfcc:	add	sp, sp, #0x10
  40bfd0:	ret
  40bfd4:	stp	x29, x30, [sp, #-288]!
  40bfd8:	mov	x29, sp
  40bfdc:	str	x0, [sp, #72]
  40bfe0:	str	w1, [sp, #68]
  40bfe4:	str	w2, [sp, #64]
  40bfe8:	str	x3, [sp, #56]
  40bfec:	str	x4, [sp, #256]
  40bff0:	str	x5, [sp, #264]
  40bff4:	str	x6, [sp, #272]
  40bff8:	str	x7, [sp, #280]
  40bffc:	str	q0, [sp, #128]
  40c000:	str	q1, [sp, #144]
  40c004:	str	q2, [sp, #160]
  40c008:	str	q3, [sp, #176]
  40c00c:	str	q4, [sp, #192]
  40c010:	str	q5, [sp, #208]
  40c014:	str	q6, [sp, #224]
  40c018:	str	q7, [sp, #240]
  40c01c:	ldr	x0, [sp, #72]
  40c020:	cmp	x0, #0x0
  40c024:	b.eq	40c0cc <ferror@plt+0x80bc>  // b.none
  40c028:	add	x0, sp, #0x120
  40c02c:	str	x0, [sp, #88]
  40c030:	add	x0, sp, #0x120
  40c034:	str	x0, [sp, #96]
  40c038:	add	x0, sp, #0x100
  40c03c:	str	x0, [sp, #104]
  40c040:	mov	w0, #0xffffffe0            	// #-32
  40c044:	str	w0, [sp, #112]
  40c048:	mov	w0, #0xffffff80            	// #-128
  40c04c:	str	w0, [sp, #116]
  40c050:	add	x2, sp, #0x10
  40c054:	add	x3, sp, #0x58
  40c058:	ldp	x0, x1, [x3]
  40c05c:	stp	x0, x1, [x2]
  40c060:	ldp	x0, x1, [x3, #16]
  40c064:	stp	x0, x1, [x2, #16]
  40c068:	add	x0, sp, #0x10
  40c06c:	mov	x3, x0
  40c070:	ldr	x2, [sp, #56]
  40c074:	ldr	w1, [sp, #64]
  40c078:	ldr	w0, [sp, #68]
  40c07c:	bl	40bb84 <ferror@plt+0x7b74>
  40c080:	str	x0, [sp, #120]
  40c084:	ldr	x0, [sp, #72]
  40c088:	ldr	x0, [x0]
  40c08c:	cmp	x0, #0x0
  40c090:	b.ne	40c0a4 <ferror@plt+0x8094>  // b.any
  40c094:	ldr	x0, [sp, #72]
  40c098:	ldr	x1, [sp, #120]
  40c09c:	str	x1, [x0]
  40c0a0:	b	40c0d0 <ferror@plt+0x80c0>
  40c0a4:	ldr	x0, [sp, #120]
  40c0a8:	ldr	x0, [x0, #8]
  40c0ac:	mov	x3, x0
  40c0b0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c0b4:	add	x2, x0, #0x548
  40c0b8:	mov	w1, #0x10                  	// #16
  40c0bc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c0c0:	add	x0, x0, #0x4e0
  40c0c4:	bl	41a980 <ferror@plt+0x16970>
  40c0c8:	b	40c0d0 <ferror@plt+0x80c0>
  40c0cc:	nop
  40c0d0:	ldp	x29, x30, [sp], #288
  40c0d4:	ret
  40c0d8:	stp	x29, x30, [sp, #-64]!
  40c0dc:	mov	x29, sp
  40c0e0:	str	x0, [sp, #40]
  40c0e4:	str	w1, [sp, #36]
  40c0e8:	str	w2, [sp, #32]
  40c0ec:	str	x3, [sp, #24]
  40c0f0:	ldr	x0, [sp, #40]
  40c0f4:	cmp	x0, #0x0
  40c0f8:	b.eq	40c158 <ferror@plt+0x8148>  // b.none
  40c0fc:	ldr	x2, [sp, #24]
  40c100:	ldr	w1, [sp, #32]
  40c104:	ldr	w0, [sp, #36]
  40c108:	bl	40bd80 <ferror@plt+0x7d70>
  40c10c:	str	x0, [sp, #56]
  40c110:	ldr	x0, [sp, #40]
  40c114:	ldr	x0, [x0]
  40c118:	cmp	x0, #0x0
  40c11c:	b.ne	40c130 <ferror@plt+0x8120>  // b.any
  40c120:	ldr	x0, [sp, #40]
  40c124:	ldr	x1, [sp, #56]
  40c128:	str	x1, [x0]
  40c12c:	b	40c15c <ferror@plt+0x814c>
  40c130:	ldr	x0, [sp, #56]
  40c134:	ldr	x0, [x0, #8]
  40c138:	mov	x3, x0
  40c13c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c140:	add	x2, x0, #0x548
  40c144:	mov	w1, #0x10                  	// #16
  40c148:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c14c:	add	x0, x0, #0x4e0
  40c150:	bl	41a980 <ferror@plt+0x16970>
  40c154:	b	40c15c <ferror@plt+0x814c>
  40c158:	nop
  40c15c:	ldp	x29, x30, [sp], #64
  40c160:	ret
  40c164:	stp	x29, x30, [sp, #-32]!
  40c168:	mov	x29, sp
  40c16c:	str	x0, [sp, #24]
  40c170:	str	x1, [sp, #16]
  40c174:	ldr	x0, [sp, #16]
  40c178:	cmp	x0, #0x0
  40c17c:	b.ne	40c1a0 <ferror@plt+0x8190>  // b.any
  40c180:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c184:	add	x2, x0, #0x610
  40c188:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c18c:	add	x1, x0, #0x690
  40c190:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c194:	add	x0, x0, #0x4e0
  40c198:	bl	41aa2c <ferror@plt+0x16a1c>
  40c19c:	b	40c210 <ferror@plt+0x8200>
  40c1a0:	ldr	x0, [sp, #24]
  40c1a4:	cmp	x0, #0x0
  40c1a8:	b.ne	40c1c4 <ferror@plt+0x81b4>  // b.any
  40c1ac:	ldr	x0, [sp, #16]
  40c1b0:	cmp	x0, #0x0
  40c1b4:	b.eq	40c20c <ferror@plt+0x81fc>  // b.none
  40c1b8:	ldr	x0, [sp, #16]
  40c1bc:	bl	40be38 <ferror@plt+0x7e28>
  40c1c0:	b	40c20c <ferror@plt+0x81fc>
  40c1c4:	ldr	x0, [sp, #24]
  40c1c8:	ldr	x0, [x0]
  40c1cc:	cmp	x0, #0x0
  40c1d0:	b.eq	40c1fc <ferror@plt+0x81ec>  // b.none
  40c1d4:	ldr	x0, [sp, #16]
  40c1d8:	ldr	x0, [x0, #8]
  40c1dc:	mov	x3, x0
  40c1e0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c1e4:	add	x2, x0, #0x548
  40c1e8:	mov	w1, #0x10                  	// #16
  40c1ec:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c1f0:	add	x0, x0, #0x4e0
  40c1f4:	bl	41a980 <ferror@plt+0x16970>
  40c1f8:	b	40c210 <ferror@plt+0x8200>
  40c1fc:	ldr	x0, [sp, #24]
  40c200:	ldr	x1, [sp, #16]
  40c204:	str	x1, [x0]
  40c208:	b	40c210 <ferror@plt+0x8200>
  40c20c:	nop
  40c210:	ldp	x29, x30, [sp], #32
  40c214:	ret
  40c218:	stp	x29, x30, [sp, #-32]!
  40c21c:	mov	x29, sp
  40c220:	str	x0, [sp, #24]
  40c224:	ldr	x0, [sp, #24]
  40c228:	cmp	x0, #0x0
  40c22c:	b.eq	40c254 <ferror@plt+0x8244>  // b.none
  40c230:	ldr	x0, [sp, #24]
  40c234:	ldr	x0, [x0]
  40c238:	cmp	x0, #0x0
  40c23c:	b.eq	40c254 <ferror@plt+0x8244>  // b.none
  40c240:	ldr	x0, [sp, #24]
  40c244:	ldr	x0, [x0]
  40c248:	bl	40be38 <ferror@plt+0x7e28>
  40c24c:	ldr	x0, [sp, #24]
  40c250:	str	xzr, [x0]
  40c254:	nop
  40c258:	ldp	x29, x30, [sp], #32
  40c25c:	ret
  40c260:	stp	x29, x30, [sp, #-96]!
  40c264:	mov	x29, sp
  40c268:	str	x19, [sp, #16]
  40c26c:	str	x0, [sp, #72]
  40c270:	str	x1, [sp, #64]
  40c274:	mov	x19, x2
  40c278:	add	x2, sp, #0x20
  40c27c:	mov	x3, x19
  40c280:	ldp	x0, x1, [x3]
  40c284:	stp	x0, x1, [x2]
  40c288:	ldp	x0, x1, [x3, #16]
  40c28c:	stp	x0, x1, [x2, #16]
  40c290:	add	x0, sp, #0x20
  40c294:	mov	x1, x0
  40c298:	ldr	x0, [sp, #64]
  40c29c:	bl	428f40 <ferror@plt+0x24f30>
  40c2a0:	str	x0, [sp, #88]
  40c2a4:	ldr	x0, [sp, #72]
  40c2a8:	ldr	x0, [x0]
  40c2ac:	str	x0, [sp, #80]
  40c2b0:	mov	x2, #0x0                   	// #0
  40c2b4:	ldr	x1, [sp, #80]
  40c2b8:	ldr	x0, [sp, #88]
  40c2bc:	bl	42903c <ferror@plt+0x2502c>
  40c2c0:	mov	x1, x0
  40c2c4:	ldr	x0, [sp, #72]
  40c2c8:	str	x1, [x0]
  40c2cc:	ldr	x0, [sp, #80]
  40c2d0:	bl	4185e0 <ferror@plt+0x145d0>
  40c2d4:	ldr	x0, [sp, #88]
  40c2d8:	bl	4185e0 <ferror@plt+0x145d0>
  40c2dc:	nop
  40c2e0:	ldr	x19, [sp, #16]
  40c2e4:	ldp	x29, x30, [sp], #96
  40c2e8:	ret
  40c2ec:	stp	x29, x30, [sp, #-272]!
  40c2f0:	mov	x29, sp
  40c2f4:	str	x0, [sp, #56]
  40c2f8:	str	x1, [sp, #48]
  40c2fc:	str	x2, [sp, #224]
  40c300:	str	x3, [sp, #232]
  40c304:	str	x4, [sp, #240]
  40c308:	str	x5, [sp, #248]
  40c30c:	str	x6, [sp, #256]
  40c310:	str	x7, [sp, #264]
  40c314:	str	q0, [sp, #96]
  40c318:	str	q1, [sp, #112]
  40c31c:	str	q2, [sp, #128]
  40c320:	str	q3, [sp, #144]
  40c324:	str	q4, [sp, #160]
  40c328:	str	q5, [sp, #176]
  40c32c:	str	q6, [sp, #192]
  40c330:	str	q7, [sp, #208]
  40c334:	ldr	x0, [sp, #56]
  40c338:	cmp	x0, #0x0
  40c33c:	b.eq	40c3b0 <ferror@plt+0x83a0>  // b.none
  40c340:	ldr	x0, [sp, #56]
  40c344:	ldr	x0, [x0]
  40c348:	cmp	x0, #0x0
  40c34c:	b.eq	40c3b0 <ferror@plt+0x83a0>  // b.none
  40c350:	add	x0, sp, #0x110
  40c354:	str	x0, [sp, #64]
  40c358:	add	x0, sp, #0x110
  40c35c:	str	x0, [sp, #72]
  40c360:	add	x0, sp, #0xe0
  40c364:	str	x0, [sp, #80]
  40c368:	mov	w0, #0xffffffd0            	// #-48
  40c36c:	str	w0, [sp, #88]
  40c370:	mov	w0, #0xffffff80            	// #-128
  40c374:	str	w0, [sp, #92]
  40c378:	ldr	x0, [sp, #56]
  40c37c:	ldr	x0, [x0]
  40c380:	add	x4, x0, #0x8
  40c384:	add	x2, sp, #0x10
  40c388:	add	x3, sp, #0x40
  40c38c:	ldp	x0, x1, [x3]
  40c390:	stp	x0, x1, [x2]
  40c394:	ldp	x0, x1, [x3, #16]
  40c398:	stp	x0, x1, [x2, #16]
  40c39c:	add	x0, sp, #0x10
  40c3a0:	mov	x2, x0
  40c3a4:	ldr	x1, [sp, #48]
  40c3a8:	mov	x0, x4
  40c3ac:	bl	40c260 <ferror@plt+0x8250>
  40c3b0:	nop
  40c3b4:	ldp	x29, x30, [sp], #272
  40c3b8:	ret
  40c3bc:	stp	x29, x30, [sp, #-288]!
  40c3c0:	mov	x29, sp
  40c3c4:	str	x0, [sp, #72]
  40c3c8:	str	x1, [sp, #64]
  40c3cc:	str	x2, [sp, #56]
  40c3d0:	str	x3, [sp, #248]
  40c3d4:	str	x4, [sp, #256]
  40c3d8:	str	x5, [sp, #264]
  40c3dc:	str	x6, [sp, #272]
  40c3e0:	str	x7, [sp, #280]
  40c3e4:	str	q0, [sp, #112]
  40c3e8:	str	q1, [sp, #128]
  40c3ec:	str	q2, [sp, #144]
  40c3f0:	str	q3, [sp, #160]
  40c3f4:	str	q4, [sp, #176]
  40c3f8:	str	q5, [sp, #192]
  40c3fc:	str	q6, [sp, #208]
  40c400:	str	q7, [sp, #224]
  40c404:	ldr	x1, [sp, #64]
  40c408:	ldr	x0, [sp, #72]
  40c40c:	bl	40c164 <ferror@plt+0x8154>
  40c410:	ldr	x0, [sp, #72]
  40c414:	cmp	x0, #0x0
  40c418:	b.eq	40c48c <ferror@plt+0x847c>  // b.none
  40c41c:	ldr	x0, [sp, #72]
  40c420:	ldr	x0, [x0]
  40c424:	cmp	x0, #0x0
  40c428:	b.eq	40c48c <ferror@plt+0x847c>  // b.none
  40c42c:	add	x0, sp, #0x120
  40c430:	str	x0, [sp, #80]
  40c434:	add	x0, sp, #0x120
  40c438:	str	x0, [sp, #88]
  40c43c:	add	x0, sp, #0xf0
  40c440:	str	x0, [sp, #96]
  40c444:	mov	w0, #0xffffffd8            	// #-40
  40c448:	str	w0, [sp, #104]
  40c44c:	mov	w0, #0xffffff80            	// #-128
  40c450:	str	w0, [sp, #108]
  40c454:	ldr	x0, [sp, #72]
  40c458:	ldr	x0, [x0]
  40c45c:	add	x4, x0, #0x8
  40c460:	add	x2, sp, #0x10
  40c464:	add	x3, sp, #0x50
  40c468:	ldp	x0, x1, [x3]
  40c46c:	stp	x0, x1, [x2]
  40c470:	ldp	x0, x1, [x3, #16]
  40c474:	stp	x0, x1, [x2, #16]
  40c478:	add	x0, sp, #0x10
  40c47c:	mov	x2, x0
  40c480:	ldr	x1, [sp, #56]
  40c484:	mov	x0, x4
  40c488:	bl	40c260 <ferror@plt+0x8250>
  40c48c:	nop
  40c490:	ldp	x29, x30, [sp], #288
  40c494:	ret
  40c498:	stp	x29, x30, [sp, #-64]!
  40c49c:	mov	x29, sp
  40c4a0:	str	x0, [sp, #24]
  40c4a4:	str	w1, [sp, #20]
  40c4a8:	ldr	x0, [sp, #24]
  40c4ac:	cmp	x0, #0x0
  40c4b0:	b.eq	40c4c4 <ferror@plt+0x84b4>  // b.none
  40c4b4:	ldr	x0, [sp, #24]
  40c4b8:	ldrb	w0, [x0]
  40c4bc:	cmp	w0, #0x0
  40c4c0:	b.ne	40c4dc <ferror@plt+0x84cc>  // b.any
  40c4c4:	bl	403ef0 <__errno_location@plt>
  40c4c8:	mov	x1, x0
  40c4cc:	mov	w0, #0x16                  	// #22
  40c4d0:	str	w0, [x1]
  40c4d4:	mov	w0, #0xffffffff            	// #-1
  40c4d8:	b	40c664 <ferror@plt+0x8654>
  40c4dc:	ldr	x0, [sp, #24]
  40c4e0:	bl	428d58 <ferror@plt+0x24d48>
  40c4e4:	str	x0, [sp, #48]
  40c4e8:	ldr	x0, [sp, #48]
  40c4ec:	bl	40e344 <ferror@plt+0xa334>
  40c4f0:	cmp	w0, #0x0
  40c4f4:	b.eq	40c508 <ferror@plt+0x84f8>  // b.none
  40c4f8:	ldr	x0, [sp, #48]
  40c4fc:	bl	40e3a4 <ferror@plt+0xa394>
  40c500:	str	x0, [sp, #56]
  40c504:	b	40c520 <ferror@plt+0x8510>
  40c508:	ldr	x0, [sp, #48]
  40c50c:	str	x0, [sp, #56]
  40c510:	b	40c520 <ferror@plt+0x8510>
  40c514:	ldr	x0, [sp, #56]
  40c518:	add	x0, x0, #0x1
  40c51c:	str	x0, [sp, #56]
  40c520:	ldr	x0, [sp, #56]
  40c524:	ldrb	w0, [x0]
  40c528:	cmp	w0, #0x0
  40c52c:	b.eq	40c540 <ferror@plt+0x8530>  // b.none
  40c530:	ldr	x0, [sp, #56]
  40c534:	ldrb	w0, [x0]
  40c538:	cmp	w0, #0x2f
  40c53c:	b.ne	40c514 <ferror@plt+0x8504>  // b.any
  40c540:	ldr	x0, [sp, #56]
  40c544:	ldrb	w0, [x0]
  40c548:	cmp	w0, #0x0
  40c54c:	b.ne	40c558 <ferror@plt+0x8548>  // b.any
  40c550:	str	xzr, [sp, #56]
  40c554:	b	40c560 <ferror@plt+0x8550>
  40c558:	ldr	x0, [sp, #56]
  40c55c:	strb	wzr, [x0]
  40c560:	mov	w1, #0x10                  	// #16
  40c564:	ldr	x0, [sp, #48]
  40c568:	bl	40c66c <ferror@plt+0x865c>
  40c56c:	cmp	w0, #0x0
  40c570:	b.ne	40c5c8 <ferror@plt+0x85b8>  // b.any
  40c574:	ldr	w0, [sp, #20]
  40c578:	mov	w1, w0
  40c57c:	ldr	x0, [sp, #48]
  40c580:	bl	403fa0 <mkdir@plt>
  40c584:	cmn	w0, #0x1
  40c588:	b.ne	40c5fc <ferror@plt+0x85ec>  // b.any
  40c58c:	bl	403ef0 <__errno_location@plt>
  40c590:	ldr	w0, [x0]
  40c594:	cmp	w0, #0x11
  40c598:	b.eq	40c5fc <ferror@plt+0x85ec>  // b.none
  40c59c:	bl	403ef0 <__errno_location@plt>
  40c5a0:	ldr	w0, [x0]
  40c5a4:	str	w0, [sp, #44]
  40c5a8:	ldr	x0, [sp, #48]
  40c5ac:	bl	4185e0 <ferror@plt+0x145d0>
  40c5b0:	bl	403ef0 <__errno_location@plt>
  40c5b4:	mov	x1, x0
  40c5b8:	ldr	w0, [sp, #44]
  40c5bc:	str	w0, [x1]
  40c5c0:	mov	w0, #0xffffffff            	// #-1
  40c5c4:	b	40c664 <ferror@plt+0x8654>
  40c5c8:	mov	w1, #0x4                   	// #4
  40c5cc:	ldr	x0, [sp, #48]
  40c5d0:	bl	40c66c <ferror@plt+0x865c>
  40c5d4:	cmp	w0, #0x0
  40c5d8:	b.ne	40c5fc <ferror@plt+0x85ec>  // b.any
  40c5dc:	ldr	x0, [sp, #48]
  40c5e0:	bl	4185e0 <ferror@plt+0x145d0>
  40c5e4:	bl	403ef0 <__errno_location@plt>
  40c5e8:	mov	x1, x0
  40c5ec:	mov	w0, #0x14                  	// #20
  40c5f0:	str	w0, [x1]
  40c5f4:	mov	w0, #0xffffffff            	// #-1
  40c5f8:	b	40c664 <ferror@plt+0x8654>
  40c5fc:	ldr	x0, [sp, #56]
  40c600:	cmp	x0, #0x0
  40c604:	b.eq	40c64c <ferror@plt+0x863c>  // b.none
  40c608:	ldr	x0, [sp, #56]
  40c60c:	add	x1, x0, #0x1
  40c610:	str	x1, [sp, #56]
  40c614:	mov	w1, #0x2f                  	// #47
  40c618:	strb	w1, [x0]
  40c61c:	b	40c62c <ferror@plt+0x861c>
  40c620:	ldr	x0, [sp, #56]
  40c624:	add	x0, x0, #0x1
  40c628:	str	x0, [sp, #56]
  40c62c:	ldr	x0, [sp, #56]
  40c630:	ldrb	w0, [x0]
  40c634:	cmp	w0, #0x0
  40c638:	b.eq	40c64c <ferror@plt+0x863c>  // b.none
  40c63c:	ldr	x0, [sp, #56]
  40c640:	ldrb	w0, [x0]
  40c644:	cmp	w0, #0x2f
  40c648:	b.eq	40c620 <ferror@plt+0x8610>  // b.none
  40c64c:	ldr	x0, [sp, #56]
  40c650:	cmp	x0, #0x0
  40c654:	b.ne	40c520 <ferror@plt+0x8510>  // b.any
  40c658:	ldr	x0, [sp, #48]
  40c65c:	bl	4185e0 <ferror@plt+0x145d0>
  40c660:	mov	w0, #0x0                   	// #0
  40c664:	ldp	x29, x30, [sp], #64
  40c668:	ret
  40c66c:	stp	x29, x30, [sp, #-160]!
  40c670:	mov	x29, sp
  40c674:	str	x0, [sp, #24]
  40c678:	str	w1, [sp, #20]
  40c67c:	ldr	w0, [sp, #20]
  40c680:	and	w0, w0, #0x10
  40c684:	cmp	w0, #0x0
  40c688:	b.eq	40c6a8 <ferror@plt+0x8698>  // b.none
  40c68c:	mov	w1, #0x0                   	// #0
  40c690:	ldr	x0, [sp, #24]
  40c694:	bl	403ad0 <access@plt>
  40c698:	cmp	w0, #0x0
  40c69c:	b.ne	40c6a8 <ferror@plt+0x8698>  // b.any
  40c6a0:	mov	w0, #0x1                   	// #1
  40c6a4:	b	40c7f4 <ferror@plt+0x87e4>
  40c6a8:	ldr	w0, [sp, #20]
  40c6ac:	and	w0, w0, #0x8
  40c6b0:	cmp	w0, #0x0
  40c6b4:	b.eq	40c6e0 <ferror@plt+0x86d0>  // b.none
  40c6b8:	mov	w1, #0x1                   	// #1
  40c6bc:	ldr	x0, [sp, #24]
  40c6c0:	bl	403ad0 <access@plt>
  40c6c4:	cmp	w0, #0x0
  40c6c8:	b.ne	40c6e0 <ferror@plt+0x86d0>  // b.any
  40c6cc:	bl	403650 <getuid@plt>
  40c6d0:	cmp	w0, #0x0
  40c6d4:	b.eq	40c6ec <ferror@plt+0x86dc>  // b.none
  40c6d8:	mov	w0, #0x1                   	// #1
  40c6dc:	b	40c7f4 <ferror@plt+0x87e4>
  40c6e0:	ldr	w0, [sp, #20]
  40c6e4:	and	w0, w0, #0xfffffff7
  40c6e8:	str	w0, [sp, #20]
  40c6ec:	ldr	w0, [sp, #20]
  40c6f0:	and	w0, w0, #0x2
  40c6f4:	cmp	w0, #0x0
  40c6f8:	b.eq	40c72c <ferror@plt+0x871c>  // b.none
  40c6fc:	add	x0, sp, #0x20
  40c700:	mov	x1, x0
  40c704:	ldr	x0, [sp, #24]
  40c708:	bl	452d20 <ferror@plt+0x4ed10>
  40c70c:	cmp	w0, #0x0
  40c710:	b.ne	40c72c <ferror@plt+0x871c>  // b.any
  40c714:	ldr	w0, [sp, #48]
  40c718:	and	w0, w0, #0xf000
  40c71c:	cmp	w0, #0xa, lsl #12
  40c720:	b.ne	40c72c <ferror@plt+0x871c>  // b.any
  40c724:	mov	w0, #0x1                   	// #1
  40c728:	b	40c7f4 <ferror@plt+0x87e4>
  40c72c:	ldr	w1, [sp, #20]
  40c730:	mov	w0, #0xd                   	// #13
  40c734:	and	w0, w1, w0
  40c738:	cmp	w0, #0x0
  40c73c:	b.eq	40c7f0 <ferror@plt+0x87e0>  // b.none
  40c740:	add	x0, sp, #0x20
  40c744:	mov	x1, x0
  40c748:	ldr	x0, [sp, #24]
  40c74c:	bl	452d00 <ferror@plt+0x4ecf0>
  40c750:	cmp	w0, #0x0
  40c754:	b.ne	40c7f0 <ferror@plt+0x87e0>  // b.any
  40c758:	ldr	w0, [sp, #20]
  40c75c:	and	w0, w0, #0x1
  40c760:	cmp	w0, #0x0
  40c764:	b.eq	40c780 <ferror@plt+0x8770>  // b.none
  40c768:	ldr	w0, [sp, #48]
  40c76c:	and	w0, w0, #0xf000
  40c770:	cmp	w0, #0x8, lsl #12
  40c774:	b.ne	40c780 <ferror@plt+0x8770>  // b.any
  40c778:	mov	w0, #0x1                   	// #1
  40c77c:	b	40c7f4 <ferror@plt+0x87e4>
  40c780:	ldr	w0, [sp, #20]
  40c784:	and	w0, w0, #0x4
  40c788:	cmp	w0, #0x0
  40c78c:	b.eq	40c7a8 <ferror@plt+0x8798>  // b.none
  40c790:	ldr	w0, [sp, #48]
  40c794:	and	w0, w0, #0xf000
  40c798:	cmp	w0, #0x4, lsl #12
  40c79c:	b.ne	40c7a8 <ferror@plt+0x8798>  // b.any
  40c7a0:	mov	w0, #0x1                   	// #1
  40c7a4:	b	40c7f4 <ferror@plt+0x87e4>
  40c7a8:	ldr	w0, [sp, #20]
  40c7ac:	and	w0, w0, #0x8
  40c7b0:	cmp	w0, #0x0
  40c7b4:	b.eq	40c7f0 <ferror@plt+0x87e0>  // b.none
  40c7b8:	ldr	w0, [sp, #48]
  40c7bc:	and	w0, w0, #0x1
  40c7c0:	cmp	w0, #0x0
  40c7c4:	b.ne	40c7e8 <ferror@plt+0x87d8>  // b.any
  40c7c8:	ldr	w0, [sp, #48]
  40c7cc:	and	w0, w0, #0x40
  40c7d0:	cmp	w0, #0x0
  40c7d4:	b.ne	40c7e8 <ferror@plt+0x87d8>  // b.any
  40c7d8:	ldr	w0, [sp, #48]
  40c7dc:	and	w0, w0, #0x8
  40c7e0:	cmp	w0, #0x0
  40c7e4:	b.eq	40c7f0 <ferror@plt+0x87e0>  // b.none
  40c7e8:	mov	w0, #0x1                   	// #1
  40c7ec:	b	40c7f4 <ferror@plt+0x87e4>
  40c7f0:	mov	w0, #0x0                   	// #0
  40c7f4:	ldp	x29, x30, [sp], #160
  40c7f8:	ret
  40c7fc:	stp	x29, x30, [sp, #-16]!
  40c800:	mov	x29, sp
  40c804:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40c808:	add	x0, x0, #0xa10
  40c80c:	ldr	w0, [x0]
  40c810:	cmp	w0, #0x0
  40c814:	b.ne	40c834 <ferror@plt+0x8824>  // b.any
  40c818:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c81c:	add	x0, x0, #0x6a8
  40c820:	bl	42132c <ferror@plt+0x1d31c>
  40c824:	mov	w1, w0
  40c828:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40c82c:	add	x0, x0, #0xa10
  40c830:	str	w1, [x0]
  40c834:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40c838:	add	x0, x0, #0xa10
  40c83c:	ldr	w0, [x0]
  40c840:	ldp	x29, x30, [sp], #16
  40c844:	ret
  40c848:	sub	sp, sp, #0x10
  40c84c:	str	w0, [sp, #12]
  40c850:	ldr	w0, [sp, #12]
  40c854:	sub	w0, w0, #0x1
  40c858:	cmp	w0, #0x27
  40c85c:	b.hi	40c938 <ferror@plt+0x8928>  // b.pmore
  40c860:	adrp	x1, 455000 <ferror@plt+0x50ff0>
  40c864:	add	x1, x1, #0x6bc
  40c868:	ldr	w0, [x1, w0, uxtw #2]
  40c86c:	adr	x1, 40c878 <ferror@plt+0x8868>
  40c870:	add	x0, x1, w0, sxtw #2
  40c874:	br	x0
  40c878:	mov	w0, #0x0                   	// #0
  40c87c:	b	40c93c <ferror@plt+0x892c>
  40c880:	mov	w0, #0x1                   	// #1
  40c884:	b	40c93c <ferror@plt+0x892c>
  40c888:	mov	w0, #0x2                   	// #2
  40c88c:	b	40c93c <ferror@plt+0x892c>
  40c890:	mov	w0, #0x3                   	// #3
  40c894:	b	40c93c <ferror@plt+0x892c>
  40c898:	mov	w0, #0x4                   	// #4
  40c89c:	b	40c93c <ferror@plt+0x892c>
  40c8a0:	mov	w0, #0x5                   	// #5
  40c8a4:	b	40c93c <ferror@plt+0x892c>
  40c8a8:	mov	w0, #0x6                   	// #6
  40c8ac:	b	40c93c <ferror@plt+0x892c>
  40c8b0:	mov	w0, #0x7                   	// #7
  40c8b4:	b	40c93c <ferror@plt+0x892c>
  40c8b8:	mov	w0, #0x8                   	// #8
  40c8bc:	b	40c93c <ferror@plt+0x892c>
  40c8c0:	mov	w0, #0x9                   	// #9
  40c8c4:	b	40c93c <ferror@plt+0x892c>
  40c8c8:	mov	w0, #0xa                   	// #10
  40c8cc:	b	40c93c <ferror@plt+0x892c>
  40c8d0:	mov	w0, #0xb                   	// #11
  40c8d4:	b	40c93c <ferror@plt+0x892c>
  40c8d8:	mov	w0, #0xc                   	// #12
  40c8dc:	b	40c93c <ferror@plt+0x892c>
  40c8e0:	mov	w0, #0xd                   	// #13
  40c8e4:	b	40c93c <ferror@plt+0x892c>
  40c8e8:	mov	w0, #0xe                   	// #14
  40c8ec:	b	40c93c <ferror@plt+0x892c>
  40c8f0:	mov	w0, #0xf                   	// #15
  40c8f4:	b	40c93c <ferror@plt+0x892c>
  40c8f8:	mov	w0, #0x10                  	// #16
  40c8fc:	b	40c93c <ferror@plt+0x892c>
  40c900:	mov	w0, #0x11                  	// #17
  40c904:	b	40c93c <ferror@plt+0x892c>
  40c908:	mov	w0, #0x12                  	// #18
  40c90c:	b	40c93c <ferror@plt+0x892c>
  40c910:	mov	w0, #0x13                  	// #19
  40c914:	b	40c93c <ferror@plt+0x892c>
  40c918:	mov	w0, #0x14                  	// #20
  40c91c:	b	40c93c <ferror@plt+0x892c>
  40c920:	mov	w0, #0x15                  	// #21
  40c924:	b	40c93c <ferror@plt+0x892c>
  40c928:	mov	w0, #0x16                  	// #22
  40c92c:	b	40c93c <ferror@plt+0x892c>
  40c930:	mov	w0, #0x17                  	// #23
  40c934:	b	40c93c <ferror@plt+0x892c>
  40c938:	mov	w0, #0x18                  	// #24
  40c93c:	add	sp, sp, #0x10
  40c940:	ret
  40c944:	mov	x12, #0x1080                	// #4224
  40c948:	sub	sp, sp, x12
  40c94c:	stp	x29, x30, [sp]
  40c950:	mov	x29, sp
  40c954:	stp	x19, x20, [sp, #16]
  40c958:	str	x0, [sp, #72]
  40c95c:	str	x1, [sp, #64]
  40c960:	str	x2, [sp, #56]
  40c964:	str	x3, [sp, #48]
  40c968:	str	x4, [sp, #40]
  40c96c:	str	xzr, [sp, #4216]
  40c970:	str	xzr, [sp, #4208]
  40c974:	str	xzr, [sp, #4200]
  40c978:	ldr	x0, [sp, #64]
  40c97c:	cmp	x0, #0x0
  40c980:	b.ne	40cb44 <ferror@plt+0x8b34>  // b.any
  40c984:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c988:	add	x4, x0, #0x760
  40c98c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c990:	add	x3, x0, #0xb40
  40c994:	mov	w2, #0x288                 	// #648
  40c998:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c99c:	add	x1, x0, #0x770
  40c9a0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40c9a4:	add	x0, x0, #0x780
  40c9a8:	bl	4319d8 <ferror@plt+0x2d9c8>
  40c9ac:	add	x0, sp, #0x50
  40c9b0:	ldr	x3, [sp, #64]
  40c9b4:	mov	x2, #0x1000                	// #4096
  40c9b8:	mov	x1, #0x1                   	// #1
  40c9bc:	bl	403bc0 <fread@plt>
  40c9c0:	str	x0, [sp, #4192]
  40c9c4:	bl	403ef0 <__errno_location@plt>
  40c9c8:	ldr	w0, [x0]
  40c9cc:	str	w0, [sp, #4188]
  40c9d0:	b	40ca74 <ferror@plt+0x8a64>
  40c9d4:	ldr	x0, [sp, #4216]
  40c9d8:	cmp	x0, #0x0
  40c9dc:	b.eq	40c9f0 <ferror@plt+0x89e0>  // b.none
  40c9e0:	ldr	x0, [sp, #4200]
  40c9e4:	lsl	x0, x0, #1
  40c9e8:	str	x0, [sp, #4200]
  40c9ec:	b	40ca08 <ferror@plt+0x89f8>
  40c9f0:	ldr	x0, [sp, #4192]
  40c9f4:	add	x0, x0, #0x1
  40c9f8:	mov	x1, #0x1000                	// #4096
  40c9fc:	cmp	x0, #0x1, lsl #12
  40ca00:	csel	x0, x0, x1, ls  // ls = plast
  40ca04:	str	x0, [sp, #4200]
  40ca08:	ldr	x1, [sp, #4200]
  40ca0c:	ldr	x0, [sp, #4216]
  40ca10:	bl	41872c <ferror@plt+0x1471c>
  40ca14:	str	x0, [sp, #4176]
  40ca18:	ldr	x0, [sp, #4176]
  40ca1c:	cmp	x0, #0x0
  40ca20:	b.ne	40ca6c <ferror@plt+0x8a5c>  // b.any
  40ca24:	bl	40c7fc <ferror@plt+0x87ec>
  40ca28:	mov	w19, w0
  40ca2c:	ldr	x3, [sp, #4200]
  40ca30:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ca34:	add	x2, x0, #0x788
  40ca38:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ca3c:	add	x1, x0, #0x7b8
  40ca40:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ca44:	add	x0, x0, #0x7e8
  40ca48:	bl	40ece4 <ferror@plt+0xacd4>
  40ca4c:	ldr	x5, [sp, #72]
  40ca50:	ldr	x4, [sp, #4200]
  40ca54:	mov	x3, x0
  40ca58:	mov	w2, #0xd                   	// #13
  40ca5c:	mov	w1, w19
  40ca60:	ldr	x0, [sp, #40]
  40ca64:	bl	40bfd4 <ferror@plt+0x7fc4>
  40ca68:	b	40cbb8 <ferror@plt+0x8ba8>
  40ca6c:	ldr	x0, [sp, #4176]
  40ca70:	str	x0, [sp, #4216]
  40ca74:	ldr	x1, [sp, #4208]
  40ca78:	ldr	x0, [sp, #4192]
  40ca7c:	add	x0, x1, x0
  40ca80:	add	x0, x0, #0x1
  40ca84:	ldr	x1, [sp, #4200]
  40ca88:	cmp	x1, x0
  40ca8c:	b.cc	40c9d4 <ferror@plt+0x89c4>  // b.lo, b.ul, b.last
  40ca90:	ldr	x0, [sp, #64]
  40ca94:	bl	404010 <ferror@plt>
  40ca98:	cmp	w0, #0x0
  40ca9c:	b.eq	40cae0 <ferror@plt+0x8ad0>  // b.none
  40caa0:	bl	40c7fc <ferror@plt+0x87ec>
  40caa4:	mov	w19, w0
  40caa8:	ldr	w0, [sp, #4188]
  40caac:	bl	40c848 <ferror@plt+0x8838>
  40cab0:	mov	w20, w0
  40cab4:	ldr	w0, [sp, #4188]
  40cab8:	bl	42953c <ferror@plt+0x2552c>
  40cabc:	mov	x5, x0
  40cac0:	ldr	x4, [sp, #72]
  40cac4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cac8:	add	x3, x0, #0x7f0
  40cacc:	mov	w2, w20
  40cad0:	mov	w1, w19
  40cad4:	ldr	x0, [sp, #40]
  40cad8:	bl	40bfd4 <ferror@plt+0x7fc4>
  40cadc:	b	40cbb8 <ferror@plt+0x8ba8>
  40cae0:	ldr	x1, [sp, #4216]
  40cae4:	ldr	x0, [sp, #4208]
  40cae8:	add	x0, x1, x0
  40caec:	add	x1, sp, #0x50
  40caf0:	ldr	x2, [sp, #4192]
  40caf4:	bl	4034c0 <memcpy@plt>
  40caf8:	ldr	x1, [sp, #4208]
  40cafc:	ldr	x0, [sp, #4192]
  40cb00:	add	x0, x1, x0
  40cb04:	ldr	x1, [sp, #4208]
  40cb08:	cmp	x1, x0
  40cb0c:	b.ls	40cb34 <ferror@plt+0x8b24>  // b.plast
  40cb10:	bl	40c7fc <ferror@plt+0x87ec>
  40cb14:	mov	w1, w0
  40cb18:	ldr	x4, [sp, #72]
  40cb1c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cb20:	add	x3, x0, #0x810
  40cb24:	mov	w2, #0x18                  	// #24
  40cb28:	ldr	x0, [sp, #40]
  40cb2c:	bl	40bfd4 <ferror@plt+0x7fc4>
  40cb30:	b	40cbb8 <ferror@plt+0x8ba8>
  40cb34:	ldr	x1, [sp, #4208]
  40cb38:	ldr	x0, [sp, #4192]
  40cb3c:	add	x0, x1, x0
  40cb40:	str	x0, [sp, #4208]
  40cb44:	ldr	x0, [sp, #64]
  40cb48:	bl	403ae0 <feof@plt>
  40cb4c:	cmp	w0, #0x0
  40cb50:	b.eq	40c9ac <ferror@plt+0x899c>  // b.none
  40cb54:	ldr	x0, [sp, #64]
  40cb58:	bl	403790 <fclose@plt>
  40cb5c:	ldr	x0, [sp, #4200]
  40cb60:	cmp	x0, #0x0
  40cb64:	b.ne	40cb7c <ferror@plt+0x8b6c>  // b.any
  40cb68:	mov	x1, #0x1                   	// #1
  40cb6c:	mov	x0, #0x1                   	// #1
  40cb70:	bl	418798 <ferror@plt+0x14788>
  40cb74:	str	x0, [sp, #4216]
  40cb78:	str	xzr, [sp, #4208]
  40cb7c:	ldr	x1, [sp, #4216]
  40cb80:	ldr	x0, [sp, #4208]
  40cb84:	add	x0, x1, x0
  40cb88:	strb	wzr, [x0]
  40cb8c:	ldr	x0, [sp, #48]
  40cb90:	cmp	x0, #0x0
  40cb94:	b.eq	40cba4 <ferror@plt+0x8b94>  // b.none
  40cb98:	ldr	x0, [sp, #48]
  40cb9c:	ldr	x1, [sp, #4208]
  40cba0:	str	x1, [x0]
  40cba4:	ldr	x0, [sp, #56]
  40cba8:	ldr	x1, [sp, #4216]
  40cbac:	str	x1, [x0]
  40cbb0:	mov	w0, #0x1                   	// #1
  40cbb4:	b	40cbcc <ferror@plt+0x8bbc>
  40cbb8:	ldr	x0, [sp, #4216]
  40cbbc:	bl	4185e0 <ferror@plt+0x145d0>
  40cbc0:	ldr	x0, [sp, #64]
  40cbc4:	bl	403790 <fclose@plt>
  40cbc8:	mov	w0, #0x0                   	// #0
  40cbcc:	ldp	x19, x20, [sp, #16]
  40cbd0:	ldp	x29, x30, [sp]
  40cbd4:	mov	x12, #0x1080                	// #4224
  40cbd8:	add	sp, sp, x12
  40cbdc:	ret
  40cbe0:	stp	x29, x30, [sp, #-128]!
  40cbe4:	mov	x29, sp
  40cbe8:	stp	x19, x20, [sp, #16]
  40cbec:	str	x0, [sp, #72]
  40cbf0:	str	x1, [sp, #64]
  40cbf4:	str	w2, [sp, #60]
  40cbf8:	str	x3, [sp, #48]
  40cbfc:	str	x4, [sp, #40]
  40cc00:	str	x5, [sp, #32]
  40cc04:	ldr	x0, [sp, #64]
  40cc08:	ldr	x0, [x0, #48]
  40cc0c:	str	x0, [sp, #112]
  40cc10:	ldr	x0, [sp, #112]
  40cc14:	add	x0, x0, #0x1
  40cc18:	str	x0, [sp, #104]
  40cc1c:	ldr	x0, [sp, #104]
  40cc20:	bl	418688 <ferror@plt+0x14678>
  40cc24:	str	x0, [sp, #96]
  40cc28:	ldr	x0, [sp, #96]
  40cc2c:	cmp	x0, #0x0
  40cc30:	b.ne	40cc7c <ferror@plt+0x8c6c>  // b.any
  40cc34:	bl	40c7fc <ferror@plt+0x87ec>
  40cc38:	mov	w19, w0
  40cc3c:	ldr	x3, [sp, #104]
  40cc40:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cc44:	add	x2, x0, #0x788
  40cc48:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cc4c:	add	x1, x0, #0x7b8
  40cc50:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cc54:	add	x0, x0, #0x7e8
  40cc58:	bl	40ece4 <ferror@plt+0xacd4>
  40cc5c:	ldr	x5, [sp, #72]
  40cc60:	ldr	x4, [sp, #104]
  40cc64:	mov	x3, x0
  40cc68:	mov	w2, #0xd                   	// #13
  40cc6c:	mov	w1, w19
  40cc70:	ldr	x0, [sp, #32]
  40cc74:	bl	40bfd4 <ferror@plt+0x7fc4>
  40cc78:	b	40cd98 <ferror@plt+0x8d88>
  40cc7c:	str	xzr, [sp, #120]
  40cc80:	b	40cd3c <ferror@plt+0x8d2c>
  40cc84:	ldr	x1, [sp, #96]
  40cc88:	ldr	x0, [sp, #120]
  40cc8c:	add	x3, x1, x0
  40cc90:	ldr	x1, [sp, #112]
  40cc94:	ldr	x0, [sp, #120]
  40cc98:	sub	x0, x1, x0
  40cc9c:	mov	x2, x0
  40cca0:	mov	x1, x3
  40cca4:	ldr	w0, [sp, #60]
  40cca8:	bl	403db0 <read@plt>
  40ccac:	str	x0, [sp, #88]
  40ccb0:	ldr	x0, [sp, #88]
  40ccb4:	cmp	x0, #0x0
  40ccb8:	b.ge	40cd20 <ferror@plt+0x8d10>  // b.tcont
  40ccbc:	bl	403ef0 <__errno_location@plt>
  40ccc0:	ldr	w0, [x0]
  40ccc4:	cmp	w0, #0x4
  40ccc8:	b.eq	40cd3c <ferror@plt+0x8d2c>  // b.none
  40cccc:	bl	403ef0 <__errno_location@plt>
  40ccd0:	ldr	w0, [x0]
  40ccd4:	str	w0, [sp, #84]
  40ccd8:	ldr	x0, [sp, #96]
  40ccdc:	bl	4185e0 <ferror@plt+0x145d0>
  40cce0:	bl	40c7fc <ferror@plt+0x87ec>
  40cce4:	mov	w19, w0
  40cce8:	ldr	w0, [sp, #84]
  40ccec:	bl	40c848 <ferror@plt+0x8838>
  40ccf0:	mov	w20, w0
  40ccf4:	ldr	w0, [sp, #84]
  40ccf8:	bl	42953c <ferror@plt+0x2552c>
  40ccfc:	mov	x5, x0
  40cd00:	ldr	x4, [sp, #72]
  40cd04:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cd08:	add	x3, x0, #0x828
  40cd0c:	mov	w2, w20
  40cd10:	mov	w1, w19
  40cd14:	ldr	x0, [sp, #32]
  40cd18:	bl	40bfd4 <ferror@plt+0x7fc4>
  40cd1c:	b	40cd98 <ferror@plt+0x8d88>
  40cd20:	ldr	x0, [sp, #88]
  40cd24:	cmp	x0, #0x0
  40cd28:	b.eq	40cd50 <ferror@plt+0x8d40>  // b.none
  40cd2c:	ldr	x0, [sp, #88]
  40cd30:	ldr	x1, [sp, #120]
  40cd34:	add	x0, x1, x0
  40cd38:	str	x0, [sp, #120]
  40cd3c:	ldr	x1, [sp, #120]
  40cd40:	ldr	x0, [sp, #112]
  40cd44:	cmp	x1, x0
  40cd48:	b.cc	40cc84 <ferror@plt+0x8c74>  // b.lo, b.ul, b.last
  40cd4c:	b	40cd54 <ferror@plt+0x8d44>
  40cd50:	nop
  40cd54:	ldr	x1, [sp, #96]
  40cd58:	ldr	x0, [sp, #120]
  40cd5c:	add	x0, x1, x0
  40cd60:	strb	wzr, [x0]
  40cd64:	ldr	x0, [sp, #40]
  40cd68:	cmp	x0, #0x0
  40cd6c:	b.eq	40cd7c <ferror@plt+0x8d6c>  // b.none
  40cd70:	ldr	x0, [sp, #40]
  40cd74:	ldr	x1, [sp, #120]
  40cd78:	str	x1, [x0]
  40cd7c:	ldr	x0, [sp, #48]
  40cd80:	ldr	x1, [sp, #96]
  40cd84:	str	x1, [x0]
  40cd88:	ldr	w0, [sp, #60]
  40cd8c:	bl	403a20 <close@plt>
  40cd90:	mov	w0, #0x1                   	// #1
  40cd94:	b	40cda4 <ferror@plt+0x8d94>
  40cd98:	ldr	w0, [sp, #60]
  40cd9c:	bl	403a20 <close@plt>
  40cda0:	mov	w0, #0x0                   	// #0
  40cda4:	ldp	x19, x20, [sp, #16]
  40cda8:	ldp	x29, x30, [sp], #128
  40cdac:	ret
  40cdb0:	stp	x29, x30, [sp, #-240]!
  40cdb4:	mov	x29, sp
  40cdb8:	stp	x19, x20, [sp, #16]
  40cdbc:	str	x0, [sp, #56]
  40cdc0:	str	x1, [sp, #48]
  40cdc4:	str	x2, [sp, #40]
  40cdc8:	str	x3, [sp, #32]
  40cdcc:	ldr	x0, [sp, #56]
  40cdd0:	bl	44b54c <ferror@plt+0x4753c>
  40cdd4:	str	x0, [sp, #232]
  40cdd8:	mov	w1, #0x0                   	// #0
  40cddc:	ldr	x0, [sp, #56]
  40cde0:	bl	403810 <open@plt>
  40cde4:	str	w0, [sp, #228]
  40cde8:	ldr	w0, [sp, #228]
  40cdec:	cmp	w0, #0x0
  40cdf0:	b.ge	40ce4c <ferror@plt+0x8e3c>  // b.tcont
  40cdf4:	bl	403ef0 <__errno_location@plt>
  40cdf8:	ldr	w0, [x0]
  40cdfc:	str	w0, [sp, #200]
  40ce00:	bl	40c7fc <ferror@plt+0x87ec>
  40ce04:	mov	w19, w0
  40ce08:	ldr	w0, [sp, #200]
  40ce0c:	bl	40c848 <ferror@plt+0x8838>
  40ce10:	mov	w20, w0
  40ce14:	ldr	w0, [sp, #200]
  40ce18:	bl	42953c <ferror@plt+0x2552c>
  40ce1c:	mov	x5, x0
  40ce20:	ldr	x4, [sp, #232]
  40ce24:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ce28:	add	x3, x0, #0x850
  40ce2c:	mov	w2, w20
  40ce30:	mov	w1, w19
  40ce34:	ldr	x0, [sp, #32]
  40ce38:	bl	40bfd4 <ferror@plt+0x7fc4>
  40ce3c:	ldr	x0, [sp, #232]
  40ce40:	bl	4185e0 <ferror@plt+0x145d0>
  40ce44:	mov	w0, #0x0                   	// #0
  40ce48:	b	40cfb4 <ferror@plt+0x8fa4>
  40ce4c:	add	x0, sp, #0x48
  40ce50:	mov	x1, x0
  40ce54:	ldr	w0, [sp, #228]
  40ce58:	bl	452d10 <ferror@plt+0x4ed00>
  40ce5c:	cmp	w0, #0x0
  40ce60:	b.ge	40cec4 <ferror@plt+0x8eb4>  // b.tcont
  40ce64:	bl	403ef0 <__errno_location@plt>
  40ce68:	ldr	w0, [x0]
  40ce6c:	str	w0, [sp, #204]
  40ce70:	ldr	w0, [sp, #228]
  40ce74:	bl	403a20 <close@plt>
  40ce78:	bl	40c7fc <ferror@plt+0x87ec>
  40ce7c:	mov	w19, w0
  40ce80:	ldr	w0, [sp, #204]
  40ce84:	bl	40c848 <ferror@plt+0x8838>
  40ce88:	mov	w20, w0
  40ce8c:	ldr	w0, [sp, #204]
  40ce90:	bl	42953c <ferror@plt+0x2552c>
  40ce94:	mov	x5, x0
  40ce98:	ldr	x4, [sp, #232]
  40ce9c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cea0:	add	x3, x0, #0x870
  40cea4:	mov	w2, w20
  40cea8:	mov	w1, w19
  40ceac:	ldr	x0, [sp, #32]
  40ceb0:	bl	40bfd4 <ferror@plt+0x7fc4>
  40ceb4:	ldr	x0, [sp, #232]
  40ceb8:	bl	4185e0 <ferror@plt+0x145d0>
  40cebc:	mov	w0, #0x0                   	// #0
  40cec0:	b	40cfb4 <ferror@plt+0x8fa4>
  40cec4:	ldr	x0, [sp, #120]
  40cec8:	cmp	x0, #0x0
  40cecc:	b.le	40cf14 <ferror@plt+0x8f04>
  40ced0:	ldr	w0, [sp, #88]
  40ced4:	and	w0, w0, #0xf000
  40ced8:	cmp	w0, #0x8, lsl #12
  40cedc:	b.ne	40cf14 <ferror@plt+0x8f04>  // b.any
  40cee0:	add	x0, sp, #0x48
  40cee4:	ldr	x5, [sp, #32]
  40cee8:	ldr	x4, [sp, #40]
  40ceec:	ldr	x3, [sp, #48]
  40cef0:	ldr	w2, [sp, #228]
  40cef4:	mov	x1, x0
  40cef8:	ldr	x0, [sp, #232]
  40cefc:	bl	40cbe0 <ferror@plt+0x8bd0>
  40cf00:	str	w0, [sp, #224]
  40cf04:	ldr	x0, [sp, #232]
  40cf08:	bl	4185e0 <ferror@plt+0x145d0>
  40cf0c:	ldr	w0, [sp, #224]
  40cf10:	b	40cfb4 <ferror@plt+0x8fa4>
  40cf14:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cf18:	add	x1, x0, #0x8b0
  40cf1c:	ldr	w0, [sp, #228]
  40cf20:	bl	4038f0 <fdopen@plt>
  40cf24:	str	x0, [sp, #216]
  40cf28:	ldr	x0, [sp, #216]
  40cf2c:	cmp	x0, #0x0
  40cf30:	b.ne	40cf8c <ferror@plt+0x8f7c>  // b.any
  40cf34:	bl	403ef0 <__errno_location@plt>
  40cf38:	ldr	w0, [x0]
  40cf3c:	str	w0, [sp, #208]
  40cf40:	bl	40c7fc <ferror@plt+0x87ec>
  40cf44:	mov	w19, w0
  40cf48:	ldr	w0, [sp, #208]
  40cf4c:	bl	40c848 <ferror@plt+0x8838>
  40cf50:	mov	w20, w0
  40cf54:	ldr	w0, [sp, #208]
  40cf58:	bl	42953c <ferror@plt+0x2552c>
  40cf5c:	mov	x5, x0
  40cf60:	ldr	x4, [sp, #232]
  40cf64:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cf68:	add	x3, x0, #0x8b8
  40cf6c:	mov	w2, w20
  40cf70:	mov	w1, w19
  40cf74:	ldr	x0, [sp, #32]
  40cf78:	bl	40bfd4 <ferror@plt+0x7fc4>
  40cf7c:	ldr	x0, [sp, #232]
  40cf80:	bl	4185e0 <ferror@plt+0x145d0>
  40cf84:	mov	w0, #0x0                   	// #0
  40cf88:	b	40cfb4 <ferror@plt+0x8fa4>
  40cf8c:	ldr	x4, [sp, #32]
  40cf90:	ldr	x3, [sp, #40]
  40cf94:	ldr	x2, [sp, #48]
  40cf98:	ldr	x1, [sp, #216]
  40cf9c:	ldr	x0, [sp, #232]
  40cfa0:	bl	40c944 <ferror@plt+0x8934>
  40cfa4:	str	w0, [sp, #212]
  40cfa8:	ldr	x0, [sp, #232]
  40cfac:	bl	4185e0 <ferror@plt+0x145d0>
  40cfb0:	ldr	w0, [sp, #212]
  40cfb4:	ldp	x19, x20, [sp, #16]
  40cfb8:	ldp	x29, x30, [sp], #240
  40cfbc:	ret
  40cfc0:	stp	x29, x30, [sp, #-48]!
  40cfc4:	mov	x29, sp
  40cfc8:	str	x0, [sp, #40]
  40cfcc:	str	x1, [sp, #32]
  40cfd0:	str	x2, [sp, #24]
  40cfd4:	str	x3, [sp, #16]
  40cfd8:	ldr	x0, [sp, #40]
  40cfdc:	cmp	x0, #0x0
  40cfe0:	b.ne	40d008 <ferror@plt+0x8ff8>  // b.any
  40cfe4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cfe8:	add	x2, x0, #0x8e8
  40cfec:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cff0:	add	x1, x0, #0xb58
  40cff4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40cff8:	add	x0, x0, #0x780
  40cffc:	bl	41aa2c <ferror@plt+0x16a1c>
  40d000:	mov	w0, #0x0                   	// #0
  40d004:	b	40d068 <ferror@plt+0x9058>
  40d008:	ldr	x0, [sp, #32]
  40d00c:	cmp	x0, #0x0
  40d010:	b.ne	40d038 <ferror@plt+0x9028>  // b.any
  40d014:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d018:	add	x2, x0, #0x900
  40d01c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d020:	add	x1, x0, #0xb58
  40d024:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d028:	add	x0, x0, #0x780
  40d02c:	bl	41aa2c <ferror@plt+0x16a1c>
  40d030:	mov	w0, #0x0                   	// #0
  40d034:	b	40d068 <ferror@plt+0x9058>
  40d038:	ldr	x0, [sp, #32]
  40d03c:	str	xzr, [x0]
  40d040:	ldr	x0, [sp, #24]
  40d044:	cmp	x0, #0x0
  40d048:	b.eq	40d054 <ferror@plt+0x9044>  // b.none
  40d04c:	ldr	x0, [sp, #24]
  40d050:	str	xzr, [x0]
  40d054:	ldr	x3, [sp, #16]
  40d058:	ldr	x2, [sp, #24]
  40d05c:	ldr	x1, [sp, #32]
  40d060:	ldr	x0, [sp, #40]
  40d064:	bl	40cdb0 <ferror@plt+0x8da0>
  40d068:	ldp	x29, x30, [sp], #48
  40d06c:	ret
  40d070:	stp	x29, x30, [sp, #-96]!
  40d074:	mov	x29, sp
  40d078:	stp	x19, x20, [sp, #16]
  40d07c:	str	x0, [sp, #56]
  40d080:	str	x1, [sp, #48]
  40d084:	str	x2, [sp, #40]
  40d088:	bl	403ef0 <__errno_location@plt>
  40d08c:	str	wzr, [x0]
  40d090:	ldr	x1, [sp, #48]
  40d094:	ldr	x0, [sp, #56]
  40d098:	bl	403cd0 <rename@plt>
  40d09c:	cmn	w0, #0x1
  40d0a0:	b.ne	40d120 <ferror@plt+0x9110>  // b.any
  40d0a4:	bl	403ef0 <__errno_location@plt>
  40d0a8:	ldr	w0, [x0]
  40d0ac:	str	w0, [sp, #92]
  40d0b0:	ldr	x0, [sp, #56]
  40d0b4:	bl	44b54c <ferror@plt+0x4753c>
  40d0b8:	str	x0, [sp, #80]
  40d0bc:	ldr	x0, [sp, #48]
  40d0c0:	bl	44b54c <ferror@plt+0x4753c>
  40d0c4:	str	x0, [sp, #72]
  40d0c8:	bl	40c7fc <ferror@plt+0x87ec>
  40d0cc:	mov	w19, w0
  40d0d0:	ldr	w0, [sp, #92]
  40d0d4:	bl	40c848 <ferror@plt+0x8838>
  40d0d8:	mov	w20, w0
  40d0dc:	ldr	w0, [sp, #92]
  40d0e0:	bl	42953c <ferror@plt+0x2552c>
  40d0e4:	mov	x6, x0
  40d0e8:	ldr	x5, [sp, #72]
  40d0ec:	ldr	x4, [sp, #80]
  40d0f0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d0f4:	add	x3, x0, #0x918
  40d0f8:	mov	w2, w20
  40d0fc:	mov	w1, w19
  40d100:	ldr	x0, [sp, #40]
  40d104:	bl	40bfd4 <ferror@plt+0x7fc4>
  40d108:	ldr	x0, [sp, #80]
  40d10c:	bl	4185e0 <ferror@plt+0x145d0>
  40d110:	ldr	x0, [sp, #72]
  40d114:	bl	4185e0 <ferror@plt+0x145d0>
  40d118:	mov	w0, #0x0                   	// #0
  40d11c:	b	40d124 <ferror@plt+0x9114>
  40d120:	mov	w0, #0x1                   	// #1
  40d124:	ldp	x19, x20, [sp, #16]
  40d128:	ldp	x29, x30, [sp], #96
  40d12c:	ret
  40d130:	stp	x29, x30, [sp, #-64]!
  40d134:	mov	x29, sp
  40d138:	str	x0, [sp, #24]
  40d13c:	str	x1, [sp, #16]
  40d140:	bl	403ef0 <__errno_location@plt>
  40d144:	ldr	w0, [x0]
  40d148:	str	w0, [sp, #60]
  40d14c:	ldr	x0, [sp, #24]
  40d150:	bl	44b54c <ferror@plt+0x4753c>
  40d154:	str	x0, [sp, #48]
  40d158:	ldr	w0, [sp, #60]
  40d15c:	bl	42953c <ferror@plt+0x2552c>
  40d160:	mov	x2, x0
  40d164:	ldr	x1, [sp, #48]
  40d168:	ldr	x0, [sp, #16]
  40d16c:	bl	428f94 <ferror@plt+0x24f84>
  40d170:	str	x0, [sp, #40]
  40d174:	ldr	x0, [sp, #48]
  40d178:	bl	4185e0 <ferror@plt+0x145d0>
  40d17c:	ldr	x0, [sp, #40]
  40d180:	ldp	x29, x30, [sp], #64
  40d184:	ret
  40d188:	stp	x29, x30, [sp, #-80]!
  40d18c:	mov	x29, sp
  40d190:	str	x19, [sp, #16]
  40d194:	str	x0, [sp, #56]
  40d198:	str	x1, [sp, #48]
  40d19c:	str	x2, [sp, #40]
  40d1a0:	bl	403ef0 <__errno_location@plt>
  40d1a4:	ldr	w0, [x0]
  40d1a8:	str	w0, [sp, #76]
  40d1ac:	ldr	x1, [sp, #40]
  40d1b0:	ldr	x0, [sp, #48]
  40d1b4:	bl	40d130 <ferror@plt+0x9120>
  40d1b8:	str	x0, [sp, #64]
  40d1bc:	bl	40c7fc <ferror@plt+0x87ec>
  40d1c0:	mov	w19, w0
  40d1c4:	ldr	w0, [sp, #76]
  40d1c8:	bl	40c848 <ferror@plt+0x8838>
  40d1cc:	ldr	x3, [sp, #64]
  40d1d0:	mov	w2, w0
  40d1d4:	mov	w1, w19
  40d1d8:	ldr	x0, [sp, #56]
  40d1dc:	bl	40c0d8 <ferror@plt+0x80c8>
  40d1e0:	ldr	x0, [sp, #64]
  40d1e4:	bl	4185e0 <ferror@plt+0x145d0>
  40d1e8:	nop
  40d1ec:	ldr	x19, [sp, #16]
  40d1f0:	ldp	x29, x30, [sp], #80
  40d1f4:	ret
  40d1f8:	stp	x29, x30, [sp, #-208]!
  40d1fc:	mov	x29, sp
  40d200:	str	x0, [sp, #40]
  40d204:	str	x1, [sp, #32]
  40d208:	str	x2, [sp, #24]
  40d20c:	str	x3, [sp, #16]
  40d210:	str	xzr, [sp, #200]
  40d214:	ldr	x1, [sp, #24]
  40d218:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d21c:	add	x0, x0, #0x958
  40d220:	bl	428f94 <ferror@plt+0x24f84>
  40d224:	str	x0, [sp, #192]
  40d228:	bl	403ef0 <__errno_location@plt>
  40d22c:	str	wzr, [x0]
  40d230:	mov	w2, #0x1b6                 	// #438
  40d234:	mov	w1, #0x2                   	// #2
  40d238:	ldr	x0, [sp, #192]
  40d23c:	bl	40d9c4 <ferror@plt+0x99b4>
  40d240:	str	w0, [sp, #188]
  40d244:	ldr	w0, [sp, #188]
  40d248:	cmn	w0, #0x1
  40d24c:	b.ne	40d268 <ferror@plt+0x9258>  // b.any
  40d250:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d254:	add	x2, x0, #0x968
  40d258:	ldr	x1, [sp, #192]
  40d25c:	ldr	x0, [sp, #16]
  40d260:	bl	40d188 <ferror@plt+0x9178>
  40d264:	b	40d418 <ferror@plt+0x9408>
  40d268:	ldr	x0, [sp, #32]
  40d26c:	cmp	x0, #0x0
  40d270:	b.le	40d344 <ferror@plt+0x9334>
  40d274:	ldr	x3, [sp, #32]
  40d278:	mov	x2, #0x0                   	// #0
  40d27c:	mov	w1, #0x0                   	// #0
  40d280:	ldr	w0, [sp, #188]
  40d284:	bl	403ea0 <fallocate@plt>
  40d288:	b	40d344 <ferror@plt+0x9334>
  40d28c:	ldr	x0, [sp, #32]
  40d290:	mov	x2, x0
  40d294:	ldr	x1, [sp, #40]
  40d298:	ldr	w0, [sp, #188]
  40d29c:	bl	403a80 <write@plt>
  40d2a0:	str	x0, [sp, #176]
  40d2a4:	ldr	x0, [sp, #176]
  40d2a8:	cmp	x0, #0x0
  40d2ac:	b.ge	40d2ec <ferror@plt+0x92dc>  // b.tcont
  40d2b0:	bl	403ef0 <__errno_location@plt>
  40d2b4:	ldr	w0, [x0]
  40d2b8:	cmp	w0, #0x4
  40d2bc:	b.ne	40d2c4 <ferror@plt+0x92b4>  // b.any
  40d2c0:	b	40d344 <ferror@plt+0x9334>
  40d2c4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d2c8:	add	x2, x0, #0x988
  40d2cc:	ldr	x1, [sp, #192]
  40d2d0:	ldr	x0, [sp, #16]
  40d2d4:	bl	40d188 <ferror@plt+0x9178>
  40d2d8:	ldr	w0, [sp, #188]
  40d2dc:	bl	403a20 <close@plt>
  40d2e0:	ldr	x0, [sp, #192]
  40d2e4:	bl	428b4c <ferror@plt+0x24b3c>
  40d2e8:	b	40d418 <ferror@plt+0x9408>
  40d2ec:	ldr	x1, [sp, #176]
  40d2f0:	ldr	x0, [sp, #32]
  40d2f4:	cmp	x1, x0
  40d2f8:	b.le	40d324 <ferror@plt+0x9314>
  40d2fc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d300:	add	x4, x0, #0x9b8
  40d304:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d308:	add	x3, x0, #0xb70
  40d30c:	mov	w2, #0x44c                 	// #1100
  40d310:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d314:	add	x1, x0, #0x770
  40d318:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d31c:	add	x0, x0, #0x780
  40d320:	bl	4319d8 <ferror@plt+0x2d9c8>
  40d324:	ldr	x0, [sp, #176]
  40d328:	ldr	x1, [sp, #40]
  40d32c:	add	x0, x1, x0
  40d330:	str	x0, [sp, #40]
  40d334:	ldr	x1, [sp, #32]
  40d338:	ldr	x0, [sp, #176]
  40d33c:	sub	x0, x1, x0
  40d340:	str	x0, [sp, #32]
  40d344:	ldr	x0, [sp, #32]
  40d348:	cmp	x0, #0x0
  40d34c:	b.gt	40d28c <ferror@plt+0x927c>
  40d350:	add	x0, sp, #0x30
  40d354:	mov	x1, x0
  40d358:	ldr	w0, [sp, #188]
  40d35c:	bl	4038d0 <fstatfs@plt>
  40d360:	cmp	w0, #0x0
  40d364:	b.ne	40d37c <ferror@plt+0x936c>  // b.any
  40d368:	ldr	x1, [sp, #48]
  40d36c:	mov	x0, #0x683e                	// #26686
  40d370:	movk	x0, #0x9123, lsl #16
  40d374:	cmp	x1, x0
  40d378:	b.eq	40d3e0 <ferror@plt+0x93d0>  // b.none
  40d37c:	bl	403ef0 <__errno_location@plt>
  40d380:	str	wzr, [x0]
  40d384:	add	x0, sp, #0x30
  40d388:	mov	x1, x0
  40d38c:	ldr	x0, [sp, #24]
  40d390:	bl	452d20 <ferror@plt+0x4ed10>
  40d394:	cmp	w0, #0x0
  40d398:	b.ne	40d3e4 <ferror@plt+0x93d4>  // b.any
  40d39c:	ldr	x0, [sp, #96]
  40d3a0:	cmp	x0, #0x0
  40d3a4:	b.le	40d3e4 <ferror@plt+0x93d4>
  40d3a8:	ldr	w0, [sp, #188]
  40d3ac:	bl	4037a0 <fsync@plt>
  40d3b0:	cmp	w0, #0x0
  40d3b4:	b.eq	40d3e4 <ferror@plt+0x93d4>  // b.none
  40d3b8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d3bc:	add	x2, x0, #0x9c8
  40d3c0:	ldr	x1, [sp, #192]
  40d3c4:	ldr	x0, [sp, #16]
  40d3c8:	bl	40d188 <ferror@plt+0x9178>
  40d3cc:	ldr	w0, [sp, #188]
  40d3d0:	bl	403a20 <close@plt>
  40d3d4:	ldr	x0, [sp, #192]
  40d3d8:	bl	428b4c <ferror@plt+0x24b3c>
  40d3dc:	b	40d418 <ferror@plt+0x9408>
  40d3e0:	nop
  40d3e4:	bl	403ef0 <__errno_location@plt>
  40d3e8:	str	wzr, [x0]
  40d3ec:	ldr	x1, [sp, #16]
  40d3f0:	ldr	w0, [sp, #188]
  40d3f4:	bl	428c14 <ferror@plt+0x24c04>
  40d3f8:	cmp	w0, #0x0
  40d3fc:	b.ne	40d40c <ferror@plt+0x93fc>  // b.any
  40d400:	ldr	x0, [sp, #192]
  40d404:	bl	428b4c <ferror@plt+0x24b3c>
  40d408:	b	40d418 <ferror@plt+0x9408>
  40d40c:	ldr	x0, [sp, #192]
  40d410:	bl	428d58 <ferror@plt+0x24d48>
  40d414:	str	x0, [sp, #200]
  40d418:	ldr	x0, [sp, #192]
  40d41c:	bl	4185e0 <ferror@plt+0x145d0>
  40d420:	ldr	x0, [sp, #200]
  40d424:	ldp	x29, x30, [sp], #208
  40d428:	ret
  40d42c:	stp	x29, x30, [sp, #-80]!
  40d430:	mov	x29, sp
  40d434:	str	x0, [sp, #40]
  40d438:	str	x1, [sp, #32]
  40d43c:	str	x2, [sp, #24]
  40d440:	str	x3, [sp, #16]
  40d444:	str	xzr, [sp, #56]
  40d448:	ldr	x0, [sp, #40]
  40d44c:	cmp	x0, #0x0
  40d450:	b.ne	40d478 <ferror@plt+0x9468>  // b.any
  40d454:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d458:	add	x2, x0, #0x8e8
  40d45c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d460:	add	x1, x0, #0xb88
  40d464:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d468:	add	x0, x0, #0x780
  40d46c:	bl	41aa2c <ferror@plt+0x16a1c>
  40d470:	mov	w0, #0x0                   	// #0
  40d474:	b	40d5b8 <ferror@plt+0x95a8>
  40d478:	ldr	x0, [sp, #16]
  40d47c:	cmp	x0, #0x0
  40d480:	b.eq	40d4b8 <ferror@plt+0x94a8>  // b.none
  40d484:	ldr	x0, [sp, #16]
  40d488:	ldr	x0, [x0]
  40d48c:	cmp	x0, #0x0
  40d490:	b.eq	40d4b8 <ferror@plt+0x94a8>  // b.none
  40d494:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d498:	add	x2, x0, #0x9f8
  40d49c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d4a0:	add	x1, x0, #0xb88
  40d4a4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d4a8:	add	x0, x0, #0x780
  40d4ac:	bl	41aa2c <ferror@plt+0x16a1c>
  40d4b0:	mov	w0, #0x0                   	// #0
  40d4b4:	b	40d5b8 <ferror@plt+0x95a8>
  40d4b8:	ldr	x0, [sp, #32]
  40d4bc:	cmp	x0, #0x0
  40d4c0:	b.ne	40d4f4 <ferror@plt+0x94e4>  // b.any
  40d4c4:	ldr	x0, [sp, #24]
  40d4c8:	cmp	x0, #0x0
  40d4cc:	b.eq	40d4f4 <ferror@plt+0x94e4>  // b.none
  40d4d0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d4d4:	add	x2, x0, #0xa18
  40d4d8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d4dc:	add	x1, x0, #0xb88
  40d4e0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d4e4:	add	x0, x0, #0x780
  40d4e8:	bl	41aa2c <ferror@plt+0x16a1c>
  40d4ec:	mov	w0, #0x0                   	// #0
  40d4f0:	b	40d5b8 <ferror@plt+0x95a8>
  40d4f4:	ldr	x0, [sp, #24]
  40d4f8:	cmn	x0, #0x1
  40d4fc:	b.ge	40d524 <ferror@plt+0x9514>  // b.tcont
  40d500:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d504:	add	x2, x0, #0xa38
  40d508:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d50c:	add	x1, x0, #0xb88
  40d510:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d514:	add	x0, x0, #0x780
  40d518:	bl	41aa2c <ferror@plt+0x16a1c>
  40d51c:	mov	w0, #0x0                   	// #0
  40d520:	b	40d5b8 <ferror@plt+0x95a8>
  40d524:	ldr	x0, [sp, #24]
  40d528:	cmn	x0, #0x1
  40d52c:	b.ne	40d53c <ferror@plt+0x952c>  // b.any
  40d530:	ldr	x0, [sp, #32]
  40d534:	bl	403530 <strlen@plt>
  40d538:	str	x0, [sp, #24]
  40d53c:	ldr	x3, [sp, #16]
  40d540:	ldr	x2, [sp, #40]
  40d544:	ldr	x1, [sp, #24]
  40d548:	ldr	x0, [sp, #32]
  40d54c:	bl	40d1f8 <ferror@plt+0x91e8>
  40d550:	str	x0, [sp, #64]
  40d554:	ldr	x0, [sp, #64]
  40d558:	cmp	x0, #0x0
  40d55c:	b.ne	40d568 <ferror@plt+0x9558>  // b.any
  40d560:	str	wzr, [sp, #76]
  40d564:	b	40d5ac <ferror@plt+0x959c>
  40d568:	add	x0, sp, #0x38
  40d56c:	mov	x2, x0
  40d570:	ldr	x1, [sp, #40]
  40d574:	ldr	x0, [sp, #64]
  40d578:	bl	40d070 <ferror@plt+0x9060>
  40d57c:	cmp	w0, #0x0
  40d580:	b.ne	40d5a4 <ferror@plt+0x9594>  // b.any
  40d584:	ldr	x0, [sp, #64]
  40d588:	bl	428b4c <ferror@plt+0x24b3c>
  40d58c:	ldr	x0, [sp, #56]
  40d590:	mov	x1, x0
  40d594:	ldr	x0, [sp, #16]
  40d598:	bl	40c164 <ferror@plt+0x8154>
  40d59c:	str	wzr, [sp, #76]
  40d5a0:	b	40d5ac <ferror@plt+0x959c>
  40d5a4:	mov	w0, #0x1                   	// #1
  40d5a8:	str	w0, [sp, #76]
  40d5ac:	ldr	x0, [sp, #64]
  40d5b0:	bl	4185e0 <ferror@plt+0x145d0>
  40d5b4:	ldr	w0, [sp, #76]
  40d5b8:	ldp	x29, x30, [sp], #80
  40d5bc:	ret
  40d5c0:	stp	x29, x30, [sp, #-112]!
  40d5c4:	mov	x29, sp
  40d5c8:	str	x0, [sp, #40]
  40d5cc:	str	x1, [sp, #32]
  40d5d0:	str	w2, [sp, #28]
  40d5d4:	str	w3, [sp, #24]
  40d5d8:	ldr	x0, [sp, #40]
  40d5dc:	cmp	x0, #0x0
  40d5e0:	b.ne	40d608 <ferror@plt+0x95f8>  // b.any
  40d5e4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d5e8:	add	x2, x0, #0xa48
  40d5ec:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d5f0:	add	x1, x0, #0xba0
  40d5f4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d5f8:	add	x0, x0, #0x780
  40d5fc:	bl	41aa2c <ferror@plt+0x16a1c>
  40d600:	mov	w0, #0xffffffff            	// #-1
  40d604:	b	40d900 <ferror@plt+0x98f0>
  40d608:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d60c:	add	x1, x0, #0xa58
  40d610:	ldr	x0, [sp, #40]
  40d614:	bl	42b788 <ferror@plt+0x27778>
  40d618:	str	x0, [sp, #88]
  40d61c:	ldr	x0, [sp, #88]
  40d620:	cmp	x0, #0x0
  40d624:	b.eq	40d644 <ferror@plt+0x9634>  // b.none
  40d628:	mov	x2, #0x6                   	// #6
  40d62c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d630:	add	x1, x0, #0xa58
  40d634:	ldr	x0, [sp, #88]
  40d638:	bl	403890 <strncmp@plt>
  40d63c:	cmp	w0, #0x0
  40d640:	b.eq	40d65c <ferror@plt+0x964c>  // b.none
  40d644:	bl	403ef0 <__errno_location@plt>
  40d648:	mov	x1, x0
  40d64c:	mov	w0, #0x16                  	// #22
  40d650:	str	w0, [x1]
  40d654:	mov	w0, #0xffffffff            	// #-1
  40d658:	b	40d900 <ferror@plt+0x98f0>
  40d65c:	add	x0, sp, #0x38
  40d660:	bl	414e20 <ferror@plt+0x10e10>
  40d664:	ldr	x1, [sp, #64]
  40d668:	ldr	x0, [sp, #56]
  40d66c:	eor	x1, x1, x0
  40d670:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40d674:	add	x0, x0, #0xa14
  40d678:	ldr	w0, [x0]
  40d67c:	add	w3, w0, #0x1
  40d680:	adrp	x2, 4af000 <ferror@plt+0xaaff0>
  40d684:	add	x2, x2, #0xa14
  40d688:	str	w3, [x2]
  40d68c:	sxtw	x0, w0
  40d690:	add	x0, x1, x0
  40d694:	str	x0, [sp, #96]
  40d698:	str	wzr, [sp, #108]
  40d69c:	b	40d8e0 <ferror@plt+0x98d0>
  40d6a0:	ldr	x0, [sp, #96]
  40d6a4:	str	x0, [sp, #80]
  40d6a8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d6ac:	add	x0, x0, #0xbb0
  40d6b0:	ldr	w0, [x0]
  40d6b4:	sxtw	x1, w0
  40d6b8:	ldr	x0, [sp, #80]
  40d6bc:	sdiv	x2, x0, x1
  40d6c0:	mul	x1, x2, x1
  40d6c4:	sub	x0, x0, x1
  40d6c8:	adrp	x1, 455000 <ferror@plt+0x50ff0>
  40d6cc:	add	x1, x1, #0xbb8
  40d6d0:	ldrb	w1, [x1, x0]
  40d6d4:	ldr	x0, [sp, #88]
  40d6d8:	strb	w1, [x0]
  40d6dc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d6e0:	add	x0, x0, #0xbb0
  40d6e4:	ldr	w0, [x0]
  40d6e8:	sxtw	x0, w0
  40d6ec:	ldr	x1, [sp, #80]
  40d6f0:	sdiv	x0, x1, x0
  40d6f4:	str	x0, [sp, #80]
  40d6f8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d6fc:	add	x0, x0, #0xbb0
  40d700:	ldr	w0, [x0]
  40d704:	sxtw	x1, w0
  40d708:	ldr	x0, [sp, #80]
  40d70c:	sdiv	x2, x0, x1
  40d710:	mul	x1, x2, x1
  40d714:	sub	x1, x0, x1
  40d718:	ldr	x0, [sp, #88]
  40d71c:	add	x0, x0, #0x1
  40d720:	adrp	x2, 455000 <ferror@plt+0x50ff0>
  40d724:	add	x2, x2, #0xbb8
  40d728:	ldrb	w1, [x2, x1]
  40d72c:	strb	w1, [x0]
  40d730:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d734:	add	x0, x0, #0xbb0
  40d738:	ldr	w0, [x0]
  40d73c:	sxtw	x0, w0
  40d740:	ldr	x1, [sp, #80]
  40d744:	sdiv	x0, x1, x0
  40d748:	str	x0, [sp, #80]
  40d74c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d750:	add	x0, x0, #0xbb0
  40d754:	ldr	w0, [x0]
  40d758:	sxtw	x1, w0
  40d75c:	ldr	x0, [sp, #80]
  40d760:	sdiv	x2, x0, x1
  40d764:	mul	x1, x2, x1
  40d768:	sub	x1, x0, x1
  40d76c:	ldr	x0, [sp, #88]
  40d770:	add	x0, x0, #0x2
  40d774:	adrp	x2, 455000 <ferror@plt+0x50ff0>
  40d778:	add	x2, x2, #0xbb8
  40d77c:	ldrb	w1, [x2, x1]
  40d780:	strb	w1, [x0]
  40d784:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d788:	add	x0, x0, #0xbb0
  40d78c:	ldr	w0, [x0]
  40d790:	sxtw	x0, w0
  40d794:	ldr	x1, [sp, #80]
  40d798:	sdiv	x0, x1, x0
  40d79c:	str	x0, [sp, #80]
  40d7a0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d7a4:	add	x0, x0, #0xbb0
  40d7a8:	ldr	w0, [x0]
  40d7ac:	sxtw	x1, w0
  40d7b0:	ldr	x0, [sp, #80]
  40d7b4:	sdiv	x2, x0, x1
  40d7b8:	mul	x1, x2, x1
  40d7bc:	sub	x1, x0, x1
  40d7c0:	ldr	x0, [sp, #88]
  40d7c4:	add	x0, x0, #0x3
  40d7c8:	adrp	x2, 455000 <ferror@plt+0x50ff0>
  40d7cc:	add	x2, x2, #0xbb8
  40d7d0:	ldrb	w1, [x2, x1]
  40d7d4:	strb	w1, [x0]
  40d7d8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d7dc:	add	x0, x0, #0xbb0
  40d7e0:	ldr	w0, [x0]
  40d7e4:	sxtw	x0, w0
  40d7e8:	ldr	x1, [sp, #80]
  40d7ec:	sdiv	x0, x1, x0
  40d7f0:	str	x0, [sp, #80]
  40d7f4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d7f8:	add	x0, x0, #0xbb0
  40d7fc:	ldr	w0, [x0]
  40d800:	sxtw	x1, w0
  40d804:	ldr	x0, [sp, #80]
  40d808:	sdiv	x2, x0, x1
  40d80c:	mul	x1, x2, x1
  40d810:	sub	x1, x0, x1
  40d814:	ldr	x0, [sp, #88]
  40d818:	add	x0, x0, #0x4
  40d81c:	adrp	x2, 455000 <ferror@plt+0x50ff0>
  40d820:	add	x2, x2, #0xbb8
  40d824:	ldrb	w1, [x2, x1]
  40d828:	strb	w1, [x0]
  40d82c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d830:	add	x0, x0, #0xbb0
  40d834:	ldr	w0, [x0]
  40d838:	sxtw	x0, w0
  40d83c:	ldr	x1, [sp, #80]
  40d840:	sdiv	x0, x1, x0
  40d844:	str	x0, [sp, #80]
  40d848:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40d84c:	add	x0, x0, #0xbb0
  40d850:	ldr	w0, [x0]
  40d854:	sxtw	x1, w0
  40d858:	ldr	x0, [sp, #80]
  40d85c:	sdiv	x2, x0, x1
  40d860:	mul	x1, x2, x1
  40d864:	sub	x1, x0, x1
  40d868:	ldr	x0, [sp, #88]
  40d86c:	add	x0, x0, #0x5
  40d870:	adrp	x2, 455000 <ferror@plt+0x50ff0>
  40d874:	add	x2, x2, #0xbb8
  40d878:	ldrb	w1, [x2, x1]
  40d87c:	strb	w1, [x0]
  40d880:	ldr	x3, [sp, #32]
  40d884:	ldr	w2, [sp, #24]
  40d888:	ldr	w1, [sp, #28]
  40d88c:	ldr	x0, [sp, #40]
  40d890:	blr	x3
  40d894:	str	w0, [sp, #76]
  40d898:	ldr	w0, [sp, #76]
  40d89c:	cmp	w0, #0x0
  40d8a0:	b.lt	40d8ac <ferror@plt+0x989c>  // b.tstop
  40d8a4:	ldr	w0, [sp, #76]
  40d8a8:	b	40d900 <ferror@plt+0x98f0>
  40d8ac:	bl	403ef0 <__errno_location@plt>
  40d8b0:	ldr	w0, [x0]
  40d8b4:	cmp	w0, #0x11
  40d8b8:	b.eq	40d8c4 <ferror@plt+0x98b4>  // b.none
  40d8bc:	mov	w0, #0xffffffff            	// #-1
  40d8c0:	b	40d900 <ferror@plt+0x98f0>
  40d8c4:	ldr	x1, [sp, #96]
  40d8c8:	mov	x0, #0x1e61                	// #7777
  40d8cc:	add	x0, x1, x0
  40d8d0:	str	x0, [sp, #96]
  40d8d4:	ldr	w0, [sp, #108]
  40d8d8:	add	w0, w0, #0x1
  40d8dc:	str	w0, [sp, #108]
  40d8e0:	ldr	w0, [sp, #108]
  40d8e4:	cmp	w0, #0x63
  40d8e8:	b.le	40d6a0 <ferror@plt+0x9690>
  40d8ec:	bl	403ef0 <__errno_location@plt>
  40d8f0:	mov	x1, x0
  40d8f4:	mov	w0, #0x11                  	// #17
  40d8f8:	str	w0, [x1]
  40d8fc:	mov	w0, #0xffffffff            	// #-1
  40d900:	ldp	x29, x30, [sp], #112
  40d904:	ret
  40d908:	stp	x29, x30, [sp, #-32]!
  40d90c:	mov	x29, sp
  40d910:	str	x0, [sp, #24]
  40d914:	str	w1, [sp, #20]
  40d918:	str	w2, [sp, #16]
  40d91c:	ldr	w0, [sp, #16]
  40d920:	mov	w1, w0
  40d924:	ldr	x0, [sp, #24]
  40d928:	bl	403fa0 <mkdir@plt>
  40d92c:	ldp	x29, x30, [sp], #32
  40d930:	ret
  40d934:	stp	x29, x30, [sp, #-32]!
  40d938:	mov	x29, sp
  40d93c:	str	x0, [sp, #24]
  40d940:	str	w1, [sp, #20]
  40d944:	str	w2, [sp, #16]
  40d948:	ldr	w2, [sp, #16]
  40d94c:	ldr	w1, [sp, #20]
  40d950:	ldr	x0, [sp, #24]
  40d954:	bl	403810 <open@plt>
  40d958:	ldp	x29, x30, [sp], #32
  40d95c:	ret
  40d960:	stp	x29, x30, [sp, #-32]!
  40d964:	mov	x29, sp
  40d968:	str	x0, [sp, #24]
  40d96c:	str	w1, [sp, #20]
  40d970:	ldr	w3, [sp, #20]
  40d974:	mov	w2, #0x0                   	// #0
  40d978:	adrp	x0, 40d000 <ferror@plt+0x8ff0>
  40d97c:	add	x1, x0, #0x908
  40d980:	ldr	x0, [sp, #24]
  40d984:	bl	40d5c0 <ferror@plt+0x95b0>
  40d988:	cmn	w0, #0x1
  40d98c:	b.ne	40d998 <ferror@plt+0x9988>  // b.any
  40d990:	mov	x0, #0x0                   	// #0
  40d994:	b	40d99c <ferror@plt+0x998c>
  40d998:	ldr	x0, [sp, #24]
  40d99c:	ldp	x29, x30, [sp], #32
  40d9a0:	ret
  40d9a4:	stp	x29, x30, [sp, #-32]!
  40d9a8:	mov	x29, sp
  40d9ac:	str	x0, [sp, #24]
  40d9b0:	mov	w1, #0x1c0                 	// #448
  40d9b4:	ldr	x0, [sp, #24]
  40d9b8:	bl	40d960 <ferror@plt+0x9950>
  40d9bc:	ldp	x29, x30, [sp], #32
  40d9c0:	ret
  40d9c4:	stp	x29, x30, [sp, #-32]!
  40d9c8:	mov	x29, sp
  40d9cc:	str	x0, [sp, #24]
  40d9d0:	str	w1, [sp, #20]
  40d9d4:	str	w2, [sp, #16]
  40d9d8:	ldr	w0, [sp, #20]
  40d9dc:	orr	w0, w0, #0xc0
  40d9e0:	ldr	w3, [sp, #16]
  40d9e4:	mov	w2, w0
  40d9e8:	adrp	x0, 40d000 <ferror@plt+0x8ff0>
  40d9ec:	add	x1, x0, #0x934
  40d9f0:	ldr	x0, [sp, #24]
  40d9f4:	bl	40d5c0 <ferror@plt+0x95b0>
  40d9f8:	ldp	x29, x30, [sp], #32
  40d9fc:	ret
  40da00:	stp	x29, x30, [sp, #-32]!
  40da04:	mov	x29, sp
  40da08:	str	x0, [sp, #24]
  40da0c:	mov	w2, #0x180                 	// #384
  40da10:	mov	w1, #0x2                   	// #2
  40da14:	ldr	x0, [sp, #24]
  40da18:	bl	40d9c4 <ferror@plt+0x99b4>
  40da1c:	ldp	x29, x30, [sp], #32
  40da20:	ret
  40da24:	stp	x29, x30, [sp, #-160]!
  40da28:	mov	x29, sp
  40da2c:	stp	x19, x20, [sp, #16]
  40da30:	str	x0, [sp, #72]
  40da34:	str	x1, [sp, #64]
  40da38:	str	x2, [sp, #56]
  40da3c:	str	w3, [sp, #52]
  40da40:	str	w4, [sp, #48]
  40da44:	str	x5, [sp, #40]
  40da48:	ldr	x0, [sp, #72]
  40da4c:	cmp	x0, #0x0
  40da50:	b.ne	40da60 <ferror@plt+0x9a50>  // b.any
  40da54:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40da58:	add	x0, x0, #0xa60
  40da5c:	str	x0, [sp, #72]
  40da60:	mov	w1, #0x2f                  	// #47
  40da64:	ldr	x0, [sp, #72]
  40da68:	bl	403ca0 <strchr@plt>
  40da6c:	str	x0, [sp, #144]
  40da70:	ldr	x0, [sp, #144]
  40da74:	cmp	x0, #0x0
  40da78:	b.eq	40dad0 <ferror@plt+0x9ac0>  // b.none
  40da7c:	ldr	x0, [sp, #72]
  40da80:	bl	44b54c <ferror@plt+0x4753c>
  40da84:	str	x0, [sp, #96]
  40da88:	ldr	x0, [sp, #144]
  40da8c:	ldrb	w0, [x0]
  40da90:	strb	w0, [sp, #88]
  40da94:	strb	wzr, [sp, #89]
  40da98:	bl	40c7fc <ferror@plt+0x87ec>
  40da9c:	mov	w1, w0
  40daa0:	add	x0, sp, #0x58
  40daa4:	mov	x5, x0
  40daa8:	ldr	x4, [sp, #96]
  40daac:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40dab0:	add	x3, x0, #0xa68
  40dab4:	mov	w2, #0x18                  	// #24
  40dab8:	ldr	x0, [sp, #40]
  40dabc:	bl	40bfd4 <ferror@plt+0x7fc4>
  40dac0:	ldr	x0, [sp, #96]
  40dac4:	bl	4185e0 <ferror@plt+0x145d0>
  40dac8:	mov	w0, #0xffffffff            	// #-1
  40dacc:	b	40dc20 <ferror@plt+0x9c10>
  40dad0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40dad4:	add	x1, x0, #0xa58
  40dad8:	ldr	x0, [sp, #72]
  40dadc:	bl	403e40 <strstr@plt>
  40dae0:	cmp	x0, #0x0
  40dae4:	b.ne	40db24 <ferror@plt+0x9b14>  // b.any
  40dae8:	ldr	x0, [sp, #72]
  40daec:	bl	44b54c <ferror@plt+0x4753c>
  40daf0:	str	x0, [sp, #104]
  40daf4:	bl	40c7fc <ferror@plt+0x87ec>
  40daf8:	mov	w1, w0
  40dafc:	ldr	x4, [sp, #104]
  40db00:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40db04:	add	x3, x0, #0xaa0
  40db08:	mov	w2, #0x18                  	// #24
  40db0c:	ldr	x0, [sp, #40]
  40db10:	bl	40bfd4 <ferror@plt+0x7fc4>
  40db14:	ldr	x0, [sp, #104]
  40db18:	bl	4185e0 <ferror@plt+0x145d0>
  40db1c:	mov	w0, #0xffffffff            	// #-1
  40db20:	b	40dc20 <ferror@plt+0x9c10>
  40db24:	bl	43efe4 <ferror@plt+0x3afd4>
  40db28:	str	x0, [sp, #136]
  40db2c:	ldr	x0, [sp, #136]
  40db30:	bl	403530 <strlen@plt>
  40db34:	sub	x0, x0, #0x1
  40db38:	ldr	x1, [sp, #136]
  40db3c:	add	x0, x1, x0
  40db40:	ldrb	w0, [x0]
  40db44:	cmp	w0, #0x2f
  40db48:	b.ne	40db5c <ferror@plt+0x9b4c>  // b.any
  40db4c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40db50:	add	x0, x0, #0xac8
  40db54:	str	x0, [sp, #152]
  40db58:	b	40db68 <ferror@plt+0x9b58>
  40db5c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40db60:	add	x0, x0, #0xad0
  40db64:	str	x0, [sp, #152]
  40db68:	mov	x3, #0x0                   	// #0
  40db6c:	ldr	x2, [sp, #72]
  40db70:	ldr	x1, [sp, #152]
  40db74:	ldr	x0, [sp, #136]
  40db78:	bl	42903c <ferror@plt+0x2502c>
  40db7c:	str	x0, [sp, #128]
  40db80:	ldr	w3, [sp, #48]
  40db84:	ldr	w2, [sp, #52]
  40db88:	ldr	x1, [sp, #56]
  40db8c:	ldr	x0, [sp, #128]
  40db90:	bl	40d5c0 <ferror@plt+0x95b0>
  40db94:	str	w0, [sp, #124]
  40db98:	ldr	w0, [sp, #124]
  40db9c:	cmn	w0, #0x1
  40dba0:	b.ne	40dc10 <ferror@plt+0x9c00>  // b.any
  40dba4:	bl	403ef0 <__errno_location@plt>
  40dba8:	ldr	w0, [x0]
  40dbac:	str	w0, [sp, #120]
  40dbb0:	ldr	x0, [sp, #128]
  40dbb4:	bl	44b54c <ferror@plt+0x4753c>
  40dbb8:	str	x0, [sp, #112]
  40dbbc:	bl	40c7fc <ferror@plt+0x87ec>
  40dbc0:	mov	w19, w0
  40dbc4:	ldr	w0, [sp, #120]
  40dbc8:	bl	40c848 <ferror@plt+0x8838>
  40dbcc:	mov	w20, w0
  40dbd0:	ldr	w0, [sp, #120]
  40dbd4:	bl	42953c <ferror@plt+0x2552c>
  40dbd8:	mov	x5, x0
  40dbdc:	ldr	x4, [sp, #112]
  40dbe0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40dbe4:	add	x3, x0, #0x968
  40dbe8:	mov	w2, w20
  40dbec:	mov	w1, w19
  40dbf0:	ldr	x0, [sp, #40]
  40dbf4:	bl	40bfd4 <ferror@plt+0x7fc4>
  40dbf8:	ldr	x0, [sp, #112]
  40dbfc:	bl	4185e0 <ferror@plt+0x145d0>
  40dc00:	ldr	x0, [sp, #128]
  40dc04:	bl	4185e0 <ferror@plt+0x145d0>
  40dc08:	mov	w0, #0xffffffff            	// #-1
  40dc0c:	b	40dc20 <ferror@plt+0x9c10>
  40dc10:	ldr	x0, [sp, #64]
  40dc14:	ldr	x1, [sp, #128]
  40dc18:	str	x1, [x0]
  40dc1c:	ldr	w0, [sp, #124]
  40dc20:	ldp	x19, x20, [sp, #16]
  40dc24:	ldp	x29, x30, [sp], #160
  40dc28:	ret
  40dc2c:	stp	x29, x30, [sp, #-64]!
  40dc30:	mov	x29, sp
  40dc34:	str	x0, [sp, #40]
  40dc38:	str	x1, [sp, #32]
  40dc3c:	str	x2, [sp, #24]
  40dc40:	add	x1, sp, #0x30
  40dc44:	ldr	x5, [sp, #24]
  40dc48:	mov	w4, #0x180                 	// #384
  40dc4c:	mov	w3, #0xc2                  	// #194
  40dc50:	adrp	x0, 40d000 <ferror@plt+0x8ff0>
  40dc54:	add	x2, x0, #0x934
  40dc58:	ldr	x0, [sp, #40]
  40dc5c:	bl	40da24 <ferror@plt+0x9a14>
  40dc60:	str	w0, [sp, #60]
  40dc64:	ldr	w0, [sp, #60]
  40dc68:	cmn	w0, #0x1
  40dc6c:	b.eq	40dc94 <ferror@plt+0x9c84>  // b.none
  40dc70:	ldr	x0, [sp, #32]
  40dc74:	cmp	x0, #0x0
  40dc78:	b.eq	40dc8c <ferror@plt+0x9c7c>  // b.none
  40dc7c:	ldr	x1, [sp, #48]
  40dc80:	ldr	x0, [sp, #32]
  40dc84:	str	x1, [x0]
  40dc88:	b	40dc94 <ferror@plt+0x9c84>
  40dc8c:	ldr	x0, [sp, #48]
  40dc90:	bl	4185e0 <ferror@plt+0x145d0>
  40dc94:	ldr	w0, [sp, #60]
  40dc98:	ldp	x29, x30, [sp], #64
  40dc9c:	ret
  40dca0:	stp	x29, x30, [sp, #-48]!
  40dca4:	mov	x29, sp
  40dca8:	str	x0, [sp, #24]
  40dcac:	str	x1, [sp, #16]
  40dcb0:	add	x1, sp, #0x28
  40dcb4:	ldr	x5, [sp, #16]
  40dcb8:	mov	w4, #0x1c0                 	// #448
  40dcbc:	mov	w3, #0x0                   	// #0
  40dcc0:	adrp	x0, 40d000 <ferror@plt+0x8ff0>
  40dcc4:	add	x2, x0, #0x908
  40dcc8:	ldr	x0, [sp, #24]
  40dccc:	bl	40da24 <ferror@plt+0x9a14>
  40dcd0:	cmn	w0, #0x1
  40dcd4:	b.ne	40dce0 <ferror@plt+0x9cd0>  // b.any
  40dcd8:	mov	x0, #0x0                   	// #0
  40dcdc:	b	40dce4 <ferror@plt+0x9cd4>
  40dce0:	ldr	x0, [sp, #40]
  40dce4:	ldp	x29, x30, [sp], #48
  40dce8:	ret
  40dcec:	stp	x29, x30, [sp, #-128]!
  40dcf0:	mov	x29, sp
  40dcf4:	str	x0, [sp, #40]
  40dcf8:	str	x1, [sp, #32]
  40dcfc:	str	x2, [sp, #24]
  40dd00:	str	x3, [sp, #16]
  40dd04:	ldr	x0, [sp, #40]
  40dd08:	bl	403530 <strlen@plt>
  40dd0c:	str	w0, [sp, #68]
  40dd10:	mov	w0, #0x1                   	// #1
  40dd14:	str	w0, [sp, #124]
  40dd18:	str	wzr, [sp, #120]
  40dd1c:	str	xzr, [sp, #112]
  40dd20:	str	xzr, [sp, #96]
  40dd24:	str	wzr, [sp, #92]
  40dd28:	mov	x0, #0x0                   	// #0
  40dd2c:	bl	42be58 <ferror@plt+0x27e48>
  40dd30:	str	x0, [sp, #56]
  40dd34:	ldr	x0, [sp, #16]
  40dd38:	cmp	x0, #0x0
  40dd3c:	b.eq	40dd68 <ferror@plt+0x9d58>  // b.none
  40dd40:	ldr	w0, [sp, #92]
  40dd44:	add	w1, w0, #0x1
  40dd48:	str	w1, [sp, #92]
  40dd4c:	sxtw	x0, w0
  40dd50:	lsl	x0, x0, #3
  40dd54:	ldr	x1, [sp, #16]
  40dd58:	add	x0, x1, x0
  40dd5c:	ldr	x0, [x0]
  40dd60:	str	x0, [sp, #104]
  40dd64:	b	40dd70 <ferror@plt+0x9d60>
  40dd68:	ldr	x0, [sp, #32]
  40dd6c:	str	x0, [sp, #104]
  40dd70:	ldr	x0, [sp, #104]
  40dd74:	cmp	x0, #0x0
  40dd78:	b.eq	40e008 <ferror@plt+0x9ff8>  // b.none
  40dd7c:	ldr	x0, [sp, #104]
  40dd80:	str	x0, [sp, #48]
  40dd84:	ldr	x0, [sp, #16]
  40dd88:	cmp	x0, #0x0
  40dd8c:	b.eq	40ddb8 <ferror@plt+0x9da8>  // b.none
  40dd90:	ldr	w0, [sp, #92]
  40dd94:	add	w1, w0, #0x1
  40dd98:	str	w1, [sp, #92]
  40dd9c:	sxtw	x0, w0
  40dda0:	lsl	x0, x0, #3
  40dda4:	ldr	x1, [sp, #16]
  40dda8:	add	x0, x1, x0
  40ddac:	ldr	x0, [x0]
  40ddb0:	str	x0, [sp, #104]
  40ddb4:	b	40de2c <ferror@plt+0x9e1c>
  40ddb8:	ldr	x0, [sp, #24]
  40ddbc:	ldr	w1, [x0, #24]
  40ddc0:	ldr	x0, [sp, #24]
  40ddc4:	ldr	x0, [x0]
  40ddc8:	cmp	w1, #0x0
  40ddcc:	b.lt	40dde4 <ferror@plt+0x9dd4>  // b.tstop
  40ddd0:	add	x1, x0, #0xf
  40ddd4:	and	x2, x1, #0xfffffffffffffff8
  40ddd8:	ldr	x1, [sp, #24]
  40dddc:	str	x2, [x1]
  40dde0:	b	40de24 <ferror@plt+0x9e14>
  40dde4:	add	w3, w1, #0x8
  40dde8:	ldr	x2, [sp, #24]
  40ddec:	str	w3, [x2, #24]
  40ddf0:	ldr	x2, [sp, #24]
  40ddf4:	ldr	w2, [x2, #24]
  40ddf8:	cmp	w2, #0x0
  40ddfc:	b.le	40de14 <ferror@plt+0x9e04>
  40de00:	add	x1, x0, #0xf
  40de04:	and	x2, x1, #0xfffffffffffffff8
  40de08:	ldr	x1, [sp, #24]
  40de0c:	str	x2, [x1]
  40de10:	b	40de24 <ferror@plt+0x9e14>
  40de14:	ldr	x0, [sp, #24]
  40de18:	ldr	x2, [x0, #8]
  40de1c:	sxtw	x0, w1
  40de20:	add	x0, x2, x0
  40de24:	ldr	x0, [x0]
  40de28:	str	x0, [sp, #104]
  40de2c:	ldr	x0, [sp, #48]
  40de30:	ldrb	w0, [x0]
  40de34:	cmp	w0, #0x0
  40de38:	b.eq	40dff8 <ferror@plt+0x9fe8>  // b.none
  40de3c:	ldr	x0, [sp, #48]
  40de40:	str	x0, [sp, #80]
  40de44:	ldr	w0, [sp, #68]
  40de48:	cmp	w0, #0x0
  40de4c:	b.eq	40de80 <ferror@plt+0x9e70>  // b.none
  40de50:	b	40de64 <ferror@plt+0x9e54>
  40de54:	ldrsw	x0, [sp, #68]
  40de58:	ldr	x1, [sp, #80]
  40de5c:	add	x0, x1, x0
  40de60:	str	x0, [sp, #80]
  40de64:	ldrsw	x0, [sp, #68]
  40de68:	mov	x2, x0
  40de6c:	ldr	x1, [sp, #40]
  40de70:	ldr	x0, [sp, #80]
  40de74:	bl	403890 <strncmp@plt>
  40de78:	cmp	w0, #0x0
  40de7c:	b.eq	40de54 <ferror@plt+0x9e44>  // b.none
  40de80:	ldr	x0, [sp, #80]
  40de84:	bl	403530 <strlen@plt>
  40de88:	mov	x1, x0
  40de8c:	ldr	x0, [sp, #80]
  40de90:	add	x0, x0, x1
  40de94:	str	x0, [sp, #72]
  40de98:	ldr	w0, [sp, #68]
  40de9c:	cmp	w0, #0x0
  40dea0:	b.eq	40dfac <ferror@plt+0x9f9c>  // b.none
  40dea4:	b	40debc <ferror@plt+0x9eac>
  40dea8:	ldrsw	x0, [sp, #68]
  40deac:	neg	x0, x0
  40deb0:	ldr	x1, [sp, #72]
  40deb4:	add	x0, x1, x0
  40deb8:	str	x0, [sp, #72]
  40debc:	ldrsw	x0, [sp, #68]
  40dec0:	ldr	x1, [sp, #80]
  40dec4:	add	x0, x1, x0
  40dec8:	ldr	x1, [sp, #72]
  40decc:	cmp	x1, x0
  40ded0:	b.cc	40defc <ferror@plt+0x9eec>  // b.lo, b.ul, b.last
  40ded4:	ldrsw	x0, [sp, #68]
  40ded8:	neg	x0, x0
  40dedc:	ldr	x1, [sp, #72]
  40dee0:	add	x0, x1, x0
  40dee4:	ldrsw	x1, [sp, #68]
  40dee8:	mov	x2, x1
  40deec:	ldr	x1, [sp, #40]
  40def0:	bl	403890 <strncmp@plt>
  40def4:	cmp	w0, #0x0
  40def8:	b.eq	40dea8 <ferror@plt+0x9e98>  // b.none
  40defc:	ldr	x0, [sp, #72]
  40df00:	str	x0, [sp, #96]
  40df04:	b	40df1c <ferror@plt+0x9f0c>
  40df08:	ldrsw	x0, [sp, #68]
  40df0c:	neg	x0, x0
  40df10:	ldr	x1, [sp, #96]
  40df14:	add	x0, x1, x0
  40df18:	str	x0, [sp, #96]
  40df1c:	ldrsw	x0, [sp, #68]
  40df20:	ldr	x1, [sp, #48]
  40df24:	add	x0, x1, x0
  40df28:	ldr	x1, [sp, #96]
  40df2c:	cmp	x1, x0
  40df30:	b.cc	40df5c <ferror@plt+0x9f4c>  // b.lo, b.ul, b.last
  40df34:	ldrsw	x0, [sp, #68]
  40df38:	neg	x0, x0
  40df3c:	ldr	x1, [sp, #96]
  40df40:	add	x0, x1, x0
  40df44:	ldrsw	x1, [sp, #68]
  40df48:	mov	x2, x1
  40df4c:	ldr	x1, [sp, #40]
  40df50:	bl	403890 <strncmp@plt>
  40df54:	cmp	w0, #0x0
  40df58:	b.eq	40df08 <ferror@plt+0x9ef8>  // b.none
  40df5c:	ldr	w0, [sp, #120]
  40df60:	cmp	w0, #0x0
  40df64:	b.ne	40dfa8 <ferror@plt+0x9f98>  // b.any
  40df68:	ldr	x1, [sp, #96]
  40df6c:	ldr	x0, [sp, #80]
  40df70:	cmp	x1, x0
  40df74:	b.hi	40df80 <ferror@plt+0x9f70>  // b.pmore
  40df78:	ldr	x0, [sp, #48]
  40df7c:	str	x0, [sp, #112]
  40df80:	ldr	x1, [sp, #80]
  40df84:	ldr	x0, [sp, #48]
  40df88:	sub	x0, x1, x0
  40df8c:	mov	x2, x0
  40df90:	ldr	x1, [sp, #48]
  40df94:	ldr	x0, [sp, #56]
  40df98:	bl	42c9bc <ferror@plt+0x289ac>
  40df9c:	mov	w0, #0x1                   	// #1
  40dfa0:	str	w0, [sp, #120]
  40dfa4:	b	40dfac <ferror@plt+0x9f9c>
  40dfa8:	str	xzr, [sp, #112]
  40dfac:	ldr	x1, [sp, #72]
  40dfb0:	ldr	x0, [sp, #80]
  40dfb4:	cmp	x1, x0
  40dfb8:	b.eq	40e000 <ferror@plt+0x9ff0>  // b.none
  40dfbc:	ldr	w0, [sp, #124]
  40dfc0:	cmp	w0, #0x0
  40dfc4:	b.ne	40dfd4 <ferror@plt+0x9fc4>  // b.any
  40dfc8:	ldr	x1, [sp, #40]
  40dfcc:	ldr	x0, [sp, #56]
  40dfd0:	bl	42c930 <ferror@plt+0x28920>
  40dfd4:	ldr	x1, [sp, #72]
  40dfd8:	ldr	x0, [sp, #80]
  40dfdc:	sub	x0, x1, x0
  40dfe0:	mov	x2, x0
  40dfe4:	ldr	x1, [sp, #80]
  40dfe8:	ldr	x0, [sp, #56]
  40dfec:	bl	42c9bc <ferror@plt+0x289ac>
  40dff0:	str	wzr, [sp, #124]
  40dff4:	b	40dd70 <ferror@plt+0x9d60>
  40dff8:	nop
  40dffc:	b	40dd70 <ferror@plt+0x9d60>
  40e000:	nop
  40e004:	b	40dd70 <ferror@plt+0x9d60>
  40e008:	nop
  40e00c:	ldr	x0, [sp, #112]
  40e010:	cmp	x0, #0x0
  40e014:	b.eq	40e030 <ferror@plt+0xa020>  // b.none
  40e018:	mov	w1, #0x1                   	// #1
  40e01c:	ldr	x0, [sp, #56]
  40e020:	bl	42bf2c <ferror@plt+0x27f1c>
  40e024:	ldr	x0, [sp, #112]
  40e028:	bl	428d58 <ferror@plt+0x24d48>
  40e02c:	b	40e054 <ferror@plt+0xa044>
  40e030:	ldr	x0, [sp, #96]
  40e034:	cmp	x0, #0x0
  40e038:	b.eq	40e048 <ferror@plt+0xa038>  // b.none
  40e03c:	ldr	x1, [sp, #96]
  40e040:	ldr	x0, [sp, #56]
  40e044:	bl	42c930 <ferror@plt+0x28920>
  40e048:	mov	w1, #0x0                   	// #0
  40e04c:	ldr	x0, [sp, #56]
  40e050:	bl	42bf2c <ferror@plt+0x27f1c>
  40e054:	ldp	x29, x30, [sp], #128
  40e058:	ret
  40e05c:	stp	x29, x30, [sp, #-32]!
  40e060:	mov	x29, sp
  40e064:	str	x0, [sp, #24]
  40e068:	str	x1, [sp, #16]
  40e06c:	ldr	x0, [sp, #16]
  40e070:	cmp	x0, #0x0
  40e074:	b.ne	40e080 <ferror@plt+0xa070>  // b.any
  40e078:	mov	x0, #0x0                   	// #0
  40e07c:	b	40e094 <ferror@plt+0xa084>
  40e080:	ldr	x3, [sp, #16]
  40e084:	mov	x2, #0x0                   	// #0
  40e088:	mov	x1, #0x0                   	// #0
  40e08c:	ldr	x0, [sp, #24]
  40e090:	bl	40dcec <ferror@plt+0x9cdc>
  40e094:	ldp	x29, x30, [sp], #32
  40e098:	ret
  40e09c:	stp	x29, x30, [sp, #-256]!
  40e0a0:	mov	x29, sp
  40e0a4:	str	x0, [sp, #24]
  40e0a8:	str	x1, [sp, #16]
  40e0ac:	str	x2, [sp, #208]
  40e0b0:	str	x3, [sp, #216]
  40e0b4:	str	x4, [sp, #224]
  40e0b8:	str	x5, [sp, #232]
  40e0bc:	str	x6, [sp, #240]
  40e0c0:	str	x7, [sp, #248]
  40e0c4:	str	q0, [sp, #80]
  40e0c8:	str	q1, [sp, #96]
  40e0cc:	str	q2, [sp, #112]
  40e0d0:	str	q3, [sp, #128]
  40e0d4:	str	q4, [sp, #144]
  40e0d8:	str	q5, [sp, #160]
  40e0dc:	str	q6, [sp, #176]
  40e0e0:	str	q7, [sp, #192]
  40e0e4:	ldr	x0, [sp, #24]
  40e0e8:	cmp	x0, #0x0
  40e0ec:	b.ne	40e114 <ferror@plt+0xa104>  // b.any
  40e0f0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e0f4:	add	x2, x0, #0xad8
  40e0f8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e0fc:	add	x1, x0, #0xbe0
  40e100:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e104:	add	x0, x0, #0x780
  40e108:	bl	41aa2c <ferror@plt+0x16a1c>
  40e10c:	mov	x0, #0x0                   	// #0
  40e110:	b	40e15c <ferror@plt+0xa14c>
  40e114:	add	x0, sp, #0x100
  40e118:	str	x0, [sp, #40]
  40e11c:	add	x0, sp, #0x100
  40e120:	str	x0, [sp, #48]
  40e124:	add	x0, sp, #0xd0
  40e128:	str	x0, [sp, #56]
  40e12c:	mov	w0, #0xffffffd0            	// #-48
  40e130:	str	w0, [sp, #64]
  40e134:	mov	w0, #0xffffff80            	// #-128
  40e138:	str	w0, [sp, #68]
  40e13c:	add	x0, sp, #0x28
  40e140:	mov	x3, #0x0                   	// #0
  40e144:	mov	x2, x0
  40e148:	ldr	x1, [sp, #16]
  40e14c:	ldr	x0, [sp, #24]
  40e150:	bl	40dcec <ferror@plt+0x9cdc>
  40e154:	str	x0, [sp, #72]
  40e158:	ldr	x0, [sp, #72]
  40e15c:	ldp	x29, x30, [sp], #256
  40e160:	ret
  40e164:	stp	x29, x30, [sp, #-48]!
  40e168:	mov	x29, sp
  40e16c:	str	x0, [sp, #24]
  40e170:	ldr	x3, [sp, #24]
  40e174:	mov	x2, #0x0                   	// #0
  40e178:	mov	x1, #0x0                   	// #0
  40e17c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e180:	add	x0, x0, #0xad0
  40e184:	bl	40dcec <ferror@plt+0x9cdc>
  40e188:	str	x0, [sp, #40]
  40e18c:	ldr	x0, [sp, #40]
  40e190:	ldp	x29, x30, [sp], #48
  40e194:	ret
  40e198:	stp	x29, x30, [sp, #-272]!
  40e19c:	mov	x29, sp
  40e1a0:	str	x0, [sp, #24]
  40e1a4:	str	x1, [sp, #216]
  40e1a8:	str	x2, [sp, #224]
  40e1ac:	str	x3, [sp, #232]
  40e1b0:	str	x4, [sp, #240]
  40e1b4:	str	x5, [sp, #248]
  40e1b8:	str	x6, [sp, #256]
  40e1bc:	str	x7, [sp, #264]
  40e1c0:	str	q0, [sp, #80]
  40e1c4:	str	q1, [sp, #96]
  40e1c8:	str	q2, [sp, #112]
  40e1cc:	str	q3, [sp, #128]
  40e1d0:	str	q4, [sp, #144]
  40e1d4:	str	q5, [sp, #160]
  40e1d8:	str	q6, [sp, #176]
  40e1dc:	str	q7, [sp, #192]
  40e1e0:	add	x0, sp, #0x110
  40e1e4:	str	x0, [sp, #40]
  40e1e8:	add	x0, sp, #0x110
  40e1ec:	str	x0, [sp, #48]
  40e1f0:	add	x0, sp, #0xd0
  40e1f4:	str	x0, [sp, #56]
  40e1f8:	mov	w0, #0xffffffc8            	// #-56
  40e1fc:	str	w0, [sp, #64]
  40e200:	mov	w0, #0xffffff80            	// #-128
  40e204:	str	w0, [sp, #68]
  40e208:	add	x0, sp, #0x28
  40e20c:	mov	x3, #0x0                   	// #0
  40e210:	mov	x2, x0
  40e214:	ldr	x1, [sp, #24]
  40e218:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e21c:	add	x0, x0, #0xad0
  40e220:	bl	40dcec <ferror@plt+0x9cdc>
  40e224:	str	x0, [sp, #72]
  40e228:	ldr	x0, [sp, #72]
  40e22c:	ldp	x29, x30, [sp], #272
  40e230:	ret
  40e234:	stp	x29, x30, [sp, #-80]!
  40e238:	mov	x29, sp
  40e23c:	stp	x19, x20, [sp, #16]
  40e240:	str	x0, [sp, #40]
  40e244:	str	x1, [sp, #32]
  40e248:	mov	w0, #0x100                 	// #256
  40e24c:	str	w0, [sp, #68]
  40e250:	ldr	w0, [sp, #68]
  40e254:	bl	41844c <ferror@plt+0x1443c>
  40e258:	str	x0, [sp, #72]
  40e25c:	ldr	w0, [sp, #68]
  40e260:	mov	x2, x0
  40e264:	ldr	x1, [sp, #72]
  40e268:	ldr	x0, [sp, #40]
  40e26c:	bl	403620 <readlink@plt>
  40e270:	str	w0, [sp, #64]
  40e274:	ldr	w0, [sp, #64]
  40e278:	cmp	w0, #0x0
  40e27c:	b.ge	40e2ec <ferror@plt+0xa2dc>  // b.tcont
  40e280:	bl	403ef0 <__errno_location@plt>
  40e284:	ldr	w0, [x0]
  40e288:	str	w0, [sp, #60]
  40e28c:	ldr	x0, [sp, #40]
  40e290:	bl	44b54c <ferror@plt+0x4753c>
  40e294:	str	x0, [sp, #48]
  40e298:	ldr	x0, [sp, #72]
  40e29c:	bl	4185e0 <ferror@plt+0x145d0>
  40e2a0:	bl	40c7fc <ferror@plt+0x87ec>
  40e2a4:	mov	w19, w0
  40e2a8:	ldr	w0, [sp, #60]
  40e2ac:	bl	40c848 <ferror@plt+0x8838>
  40e2b0:	mov	w20, w0
  40e2b4:	ldr	w0, [sp, #60]
  40e2b8:	bl	42953c <ferror@plt+0x2552c>
  40e2bc:	mov	x5, x0
  40e2c0:	ldr	x4, [sp, #48]
  40e2c4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e2c8:	add	x3, x0, #0xaf0
  40e2cc:	mov	w2, w20
  40e2d0:	mov	w1, w19
  40e2d4:	ldr	x0, [sp, #32]
  40e2d8:	bl	40bfd4 <ferror@plt+0x7fc4>
  40e2dc:	ldr	x0, [sp, #48]
  40e2e0:	bl	4185e0 <ferror@plt+0x145d0>
  40e2e4:	mov	x0, #0x0                   	// #0
  40e2e8:	b	40e338 <ferror@plt+0xa328>
  40e2ec:	ldr	w0, [sp, #64]
  40e2f0:	ldr	w1, [sp, #68]
  40e2f4:	cmp	w1, w0
  40e2f8:	b.ls	40e314 <ferror@plt+0xa304>  // b.plast
  40e2fc:	ldrsw	x0, [sp, #64]
  40e300:	ldr	x1, [sp, #72]
  40e304:	add	x0, x1, x0
  40e308:	strb	wzr, [x0]
  40e30c:	ldr	x0, [sp, #72]
  40e310:	b	40e338 <ferror@plt+0xa328>
  40e314:	ldr	w0, [sp, #68]
  40e318:	lsl	w0, w0, #1
  40e31c:	str	w0, [sp, #68]
  40e320:	ldr	w0, [sp, #68]
  40e324:	mov	x1, x0
  40e328:	ldr	x0, [sp, #72]
  40e32c:	bl	418540 <ferror@plt+0x14530>
  40e330:	str	x0, [sp, #72]
  40e334:	b	40e25c <ferror@plt+0xa24c>
  40e338:	ldp	x19, x20, [sp, #16]
  40e33c:	ldp	x29, x30, [sp], #80
  40e340:	ret
  40e344:	stp	x29, x30, [sp, #-32]!
  40e348:	mov	x29, sp
  40e34c:	str	x0, [sp, #24]
  40e350:	ldr	x0, [sp, #24]
  40e354:	cmp	x0, #0x0
  40e358:	b.ne	40e380 <ferror@plt+0xa370>  // b.any
  40e35c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e360:	add	x2, x0, #0xb20
  40e364:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e368:	add	x1, x0, #0xbf0
  40e36c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e370:	add	x0, x0, #0x780
  40e374:	bl	41aa2c <ferror@plt+0x16a1c>
  40e378:	mov	w0, #0x0                   	// #0
  40e37c:	b	40e39c <ferror@plt+0xa38c>
  40e380:	ldr	x0, [sp, #24]
  40e384:	ldrb	w0, [x0]
  40e388:	cmp	w0, #0x2f
  40e38c:	b.ne	40e398 <ferror@plt+0xa388>  // b.any
  40e390:	mov	w0, #0x1                   	// #1
  40e394:	b	40e39c <ferror@plt+0xa38c>
  40e398:	mov	w0, #0x0                   	// #0
  40e39c:	ldp	x29, x30, [sp], #32
  40e3a0:	ret
  40e3a4:	stp	x29, x30, [sp, #-32]!
  40e3a8:	mov	x29, sp
  40e3ac:	str	x0, [sp, #24]
  40e3b0:	ldr	x0, [sp, #24]
  40e3b4:	cmp	x0, #0x0
  40e3b8:	b.ne	40e3e0 <ferror@plt+0xa3d0>  // b.any
  40e3bc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e3c0:	add	x2, x0, #0xb20
  40e3c4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e3c8:	add	x1, x0, #0xc08
  40e3cc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e3d0:	add	x0, x0, #0x780
  40e3d4:	bl	41aa2c <ferror@plt+0x16a1c>
  40e3d8:	mov	x0, #0x0                   	// #0
  40e3dc:	b	40e41c <ferror@plt+0xa40c>
  40e3e0:	ldr	x0, [sp, #24]
  40e3e4:	ldrb	w0, [x0]
  40e3e8:	cmp	w0, #0x2f
  40e3ec:	b.ne	40e418 <ferror@plt+0xa408>  // b.any
  40e3f0:	b	40e400 <ferror@plt+0xa3f0>
  40e3f4:	ldr	x0, [sp, #24]
  40e3f8:	add	x0, x0, #0x1
  40e3fc:	str	x0, [sp, #24]
  40e400:	ldr	x0, [sp, #24]
  40e404:	ldrb	w0, [x0]
  40e408:	cmp	w0, #0x2f
  40e40c:	b.eq	40e3f4 <ferror@plt+0xa3e4>  // b.none
  40e410:	ldr	x0, [sp, #24]
  40e414:	b	40e41c <ferror@plt+0xa40c>
  40e418:	mov	x0, #0x0                   	// #0
  40e41c:	ldp	x29, x30, [sp], #32
  40e420:	ret
  40e424:	stp	x29, x30, [sp, #-48]!
  40e428:	mov	x29, sp
  40e42c:	str	x0, [sp, #24]
  40e430:	ldr	x0, [sp, #24]
  40e434:	cmp	x0, #0x0
  40e438:	b.ne	40e460 <ferror@plt+0xa450>  // b.any
  40e43c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e440:	add	x2, x0, #0xb20
  40e444:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e448:	add	x1, x0, #0xc20
  40e44c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e450:	add	x0, x0, #0x780
  40e454:	bl	41aa2c <ferror@plt+0x16a1c>
  40e458:	mov	x0, #0x0                   	// #0
  40e45c:	b	40e48c <ferror@plt+0xa47c>
  40e460:	mov	w1, #0x2f                  	// #47
  40e464:	ldr	x0, [sp, #24]
  40e468:	bl	403a40 <strrchr@plt>
  40e46c:	str	x0, [sp, #40]
  40e470:	ldr	x0, [sp, #40]
  40e474:	cmp	x0, #0x0
  40e478:	b.eq	40e488 <ferror@plt+0xa478>  // b.none
  40e47c:	ldr	x0, [sp, #40]
  40e480:	add	x0, x0, #0x1
  40e484:	b	40e48c <ferror@plt+0xa47c>
  40e488:	ldr	x0, [sp, #24]
  40e48c:	ldp	x29, x30, [sp], #48
  40e490:	ret
  40e494:	stp	x29, x30, [sp, #-64]!
  40e498:	mov	x29, sp
  40e49c:	str	x0, [sp, #24]
  40e4a0:	ldr	x0, [sp, #24]
  40e4a4:	cmp	x0, #0x0
  40e4a8:	b.ne	40e4d0 <ferror@plt+0xa4c0>  // b.any
  40e4ac:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e4b0:	add	x2, x0, #0xb20
  40e4b4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e4b8:	add	x1, x0, #0xc30
  40e4bc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e4c0:	add	x0, x0, #0x780
  40e4c4:	bl	41aa2c <ferror@plt+0x16a1c>
  40e4c8:	mov	x0, #0x0                   	// #0
  40e4cc:	b	40e5e0 <ferror@plt+0xa5d0>
  40e4d0:	ldr	x0, [sp, #24]
  40e4d4:	ldrb	w0, [x0]
  40e4d8:	cmp	w0, #0x0
  40e4dc:	b.ne	40e4f0 <ferror@plt+0xa4e0>  // b.any
  40e4e0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e4e4:	add	x0, x0, #0xb38
  40e4e8:	bl	428d58 <ferror@plt+0x24d48>
  40e4ec:	b	40e5e0 <ferror@plt+0xa5d0>
  40e4f0:	ldr	x0, [sp, #24]
  40e4f4:	bl	403530 <strlen@plt>
  40e4f8:	sub	x0, x0, #0x1
  40e4fc:	str	x0, [sp, #48]
  40e500:	b	40e510 <ferror@plt+0xa500>
  40e504:	ldr	x0, [sp, #48]
  40e508:	sub	x0, x0, #0x1
  40e50c:	str	x0, [sp, #48]
  40e510:	ldr	x0, [sp, #48]
  40e514:	cmp	x0, #0x0
  40e518:	b.lt	40e534 <ferror@plt+0xa524>  // b.tstop
  40e51c:	ldr	x0, [sp, #48]
  40e520:	ldr	x1, [sp, #24]
  40e524:	add	x0, x1, x0
  40e528:	ldrb	w0, [x0]
  40e52c:	cmp	w0, #0x2f
  40e530:	b.eq	40e504 <ferror@plt+0xa4f4>  // b.none
  40e534:	ldr	x0, [sp, #48]
  40e538:	cmn	x0, #0x1
  40e53c:	b.ne	40e550 <ferror@plt+0xa540>  // b.any
  40e540:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e544:	add	x0, x0, #0xad0
  40e548:	bl	428d58 <ferror@plt+0x24d48>
  40e54c:	b	40e5e0 <ferror@plt+0xa5d0>
  40e550:	ldr	x0, [sp, #48]
  40e554:	str	x0, [sp, #56]
  40e558:	b	40e568 <ferror@plt+0xa558>
  40e55c:	ldr	x0, [sp, #56]
  40e560:	sub	x0, x0, #0x1
  40e564:	str	x0, [sp, #56]
  40e568:	ldr	x0, [sp, #56]
  40e56c:	cmp	x0, #0x0
  40e570:	b.lt	40e58c <ferror@plt+0xa57c>  // b.tstop
  40e574:	ldr	x0, [sp, #56]
  40e578:	ldr	x1, [sp, #24]
  40e57c:	add	x0, x1, x0
  40e580:	ldrb	w0, [x0]
  40e584:	cmp	w0, #0x2f
  40e588:	b.ne	40e55c <ferror@plt+0xa54c>  // b.any
  40e58c:	ldr	x1, [sp, #48]
  40e590:	ldr	x0, [sp, #56]
  40e594:	sub	x0, x1, x0
  40e598:	str	x0, [sp, #40]
  40e59c:	ldr	x0, [sp, #40]
  40e5a0:	add	x0, x0, #0x1
  40e5a4:	bl	41844c <ferror@plt+0x1443c>
  40e5a8:	str	x0, [sp, #32]
  40e5ac:	ldr	x0, [sp, #56]
  40e5b0:	add	x0, x0, #0x1
  40e5b4:	ldr	x1, [sp, #24]
  40e5b8:	add	x0, x1, x0
  40e5bc:	ldr	x2, [sp, #40]
  40e5c0:	mov	x1, x0
  40e5c4:	ldr	x0, [sp, #32]
  40e5c8:	bl	4034c0 <memcpy@plt>
  40e5cc:	ldr	x1, [sp, #32]
  40e5d0:	ldr	x0, [sp, #40]
  40e5d4:	add	x0, x1, x0
  40e5d8:	strb	wzr, [x0]
  40e5dc:	ldr	x0, [sp, #32]
  40e5e0:	ldp	x29, x30, [sp], #64
  40e5e4:	ret
  40e5e8:	stp	x29, x30, [sp, #-48]!
  40e5ec:	mov	x29, sp
  40e5f0:	str	x0, [sp, #24]
  40e5f4:	ldr	x0, [sp, #24]
  40e5f8:	cmp	x0, #0x0
  40e5fc:	b.ne	40e624 <ferror@plt+0xa614>  // b.any
  40e600:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e604:	add	x2, x0, #0xb20
  40e608:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e60c:	add	x1, x0, #0xc48
  40e610:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e614:	add	x0, x0, #0x780
  40e618:	bl	41aa2c <ferror@plt+0x16a1c>
  40e61c:	mov	x0, #0x0                   	// #0
  40e620:	b	40e6c8 <ferror@plt+0xa6b8>
  40e624:	mov	w1, #0x2f                  	// #47
  40e628:	ldr	x0, [sp, #24]
  40e62c:	bl	403a40 <strrchr@plt>
  40e630:	str	x0, [sp, #40]
  40e634:	ldr	x0, [sp, #40]
  40e638:	cmp	x0, #0x0
  40e63c:	b.ne	40e65c <ferror@plt+0xa64c>  // b.any
  40e640:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e644:	add	x0, x0, #0xb38
  40e648:	bl	428d58 <ferror@plt+0x24d48>
  40e64c:	b	40e6c8 <ferror@plt+0xa6b8>
  40e650:	ldr	x0, [sp, #40]
  40e654:	sub	x0, x0, #0x1
  40e658:	str	x0, [sp, #40]
  40e65c:	ldr	x1, [sp, #40]
  40e660:	ldr	x0, [sp, #24]
  40e664:	cmp	x1, x0
  40e668:	b.ls	40e67c <ferror@plt+0xa66c>  // b.plast
  40e66c:	ldr	x0, [sp, #40]
  40e670:	ldrb	w0, [x0]
  40e674:	cmp	w0, #0x2f
  40e678:	b.eq	40e650 <ferror@plt+0xa640>  // b.none
  40e67c:	ldr	x0, [sp, #40]
  40e680:	add	x1, x0, #0x1
  40e684:	ldr	x0, [sp, #24]
  40e688:	sub	x0, x1, x0
  40e68c:	str	x0, [sp, #32]
  40e690:	ldr	x0, [sp, #32]
  40e694:	add	x0, x0, #0x1
  40e698:	mov	x1, #0x1                   	// #1
  40e69c:	bl	418798 <ferror@plt+0x14788>
  40e6a0:	str	x0, [sp, #40]
  40e6a4:	ldr	x2, [sp, #32]
  40e6a8:	ldr	x1, [sp, #24]
  40e6ac:	ldr	x0, [sp, #40]
  40e6b0:	bl	4034e0 <memmove@plt>
  40e6b4:	ldr	x1, [sp, #40]
  40e6b8:	ldr	x0, [sp, #32]
  40e6bc:	add	x0, x1, x0
  40e6c0:	strb	wzr, [x0]
  40e6c4:	ldr	x0, [sp, #40]
  40e6c8:	ldp	x29, x30, [sp], #48
  40e6cc:	ret
  40e6d0:	stp	x29, x30, [sp, #-32]!
  40e6d4:	mov	x29, sp
  40e6d8:	str	xzr, [sp, #24]
  40e6dc:	str	xzr, [sp, #16]
  40e6e0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e6e4:	add	x0, x0, #0xa18
  40e6e8:	ldr	x0, [x0]
  40e6ec:	cmp	x0, #0x0
  40e6f0:	b.ne	40e788 <ferror@plt+0xa778>  // b.any
  40e6f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e6f8:	add	x0, x0, #0xa18
  40e6fc:	mov	x1, #0x1000                	// #4096
  40e700:	str	x1, [x0]
  40e704:	b	40e788 <ferror@plt+0xa778>
  40e708:	ldr	x0, [sp, #24]
  40e70c:	bl	4185e0 <ferror@plt+0x145d0>
  40e710:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e714:	add	x0, x0, #0xa18
  40e718:	ldr	x0, [x0]
  40e71c:	add	x0, x0, #0x1
  40e720:	mov	x1, #0x1                   	// #1
  40e724:	bl	418798 <ferror@plt+0x14788>
  40e728:	str	x0, [sp, #24]
  40e72c:	ldr	x0, [sp, #24]
  40e730:	strb	wzr, [x0]
  40e734:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e738:	add	x0, x0, #0xa18
  40e73c:	ldr	x0, [x0]
  40e740:	mov	x1, x0
  40e744:	ldr	x0, [sp, #24]
  40e748:	bl	403510 <getcwd@plt>
  40e74c:	str	x0, [sp, #16]
  40e750:	ldr	x0, [sp, #16]
  40e754:	cmp	x0, #0x0
  40e758:	b.ne	40e7a0 <ferror@plt+0xa790>  // b.any
  40e75c:	bl	403ef0 <__errno_location@plt>
  40e760:	ldr	w0, [x0]
  40e764:	cmp	w0, #0x22
  40e768:	b.ne	40e7a0 <ferror@plt+0xa790>  // b.any
  40e76c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e770:	add	x0, x0, #0xa18
  40e774:	ldr	x0, [x0]
  40e778:	lsl	x1, x0, #1
  40e77c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e780:	add	x0, x0, #0xa18
  40e784:	str	x1, [x0]
  40e788:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e78c:	add	x0, x0, #0xa18
  40e790:	ldr	x1, [x0]
  40e794:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  40e798:	cmp	x1, x0
  40e79c:	b.ls	40e708 <ferror@plt+0xa6f8>  // b.plast
  40e7a0:	ldr	x0, [sp, #16]
  40e7a4:	cmp	x0, #0x0
  40e7a8:	b.eq	40e7bc <ferror@plt+0xa7ac>  // b.none
  40e7ac:	ldr	x0, [sp, #24]
  40e7b0:	ldrb	w0, [x0]
  40e7b4:	cmp	w0, #0x0
  40e7b8:	b.ne	40e7d4 <ferror@plt+0xa7c4>  // b.any
  40e7bc:	ldr	x0, [sp, #24]
  40e7c0:	mov	w1, #0x2f                  	// #47
  40e7c4:	strb	w1, [x0]
  40e7c8:	ldr	x0, [sp, #24]
  40e7cc:	add	x0, x0, #0x1
  40e7d0:	strb	wzr, [x0]
  40e7d4:	ldr	x0, [sp, #24]
  40e7d8:	bl	428d58 <ferror@plt+0x24d48>
  40e7dc:	str	x0, [sp, #16]
  40e7e0:	ldr	x0, [sp, #24]
  40e7e4:	bl	4185e0 <ferror@plt+0x145d0>
  40e7e8:	ldr	x0, [sp, #16]
  40e7ec:	ldp	x29, x30, [sp], #32
  40e7f0:	ret
  40e7f4:	stp	x29, x30, [sp, #-16]!
  40e7f8:	mov	x29, sp
  40e7fc:	dmb	ish
  40e800:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e804:	add	x0, x0, #0xa20
  40e808:	ldr	x0, [x0]
  40e80c:	cmp	x0, #0x0
  40e810:	b.ne	40e830 <ferror@plt+0xa820>  // b.any
  40e814:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e818:	add	x0, x0, #0xa20
  40e81c:	bl	433e3c <ferror@plt+0x2fe2c>
  40e820:	cmp	w0, #0x0
  40e824:	b.eq	40e830 <ferror@plt+0xa820>  // b.none
  40e828:	mov	w0, #0x1                   	// #1
  40e82c:	b	40e834 <ferror@plt+0xa824>
  40e830:	mov	w0, #0x0                   	// #0
  40e834:	cmp	w0, #0x0
  40e838:	b.eq	40e84c <ferror@plt+0xa83c>  // b.none
  40e83c:	mov	x1, #0x1                   	// #1
  40e840:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40e844:	add	x0, x0, #0xa20
  40e848:	bl	433f08 <ferror@plt+0x2fef8>
  40e84c:	nop
  40e850:	ldp	x29, x30, [sp], #16
  40e854:	ret
  40e858:	stp	x29, x30, [sp, #-32]!
  40e85c:	mov	x29, sp
  40e860:	str	x0, [sp, #24]
  40e864:	bl	40e7f4 <ferror@plt+0xa7e4>
  40e868:	ldr	x1, [sp, #24]
  40e86c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e870:	add	x0, x0, #0xc60
  40e874:	bl	40ec68 <ferror@plt+0xac58>
  40e878:	ldp	x29, x30, [sp], #32
  40e87c:	ret
  40e880:	stp	x29, x30, [sp, #-32]!
  40e884:	mov	x29, sp
  40e888:	str	x0, [sp, #24]
  40e88c:	str	x1, [sp, #16]
  40e890:	bl	40e7f4 <ferror@plt+0xa7e4>
  40e894:	ldr	x2, [sp, #16]
  40e898:	ldr	x1, [sp, #24]
  40e89c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40e8a0:	add	x0, x0, #0xc60
  40e8a4:	bl	40e904 <ferror@plt+0xa8f4>
  40e8a8:	ldp	x29, x30, [sp], #32
  40e8ac:	ret
  40e8b0:	stp	x29, x30, [sp, #-48]!
  40e8b4:	mov	x29, sp
  40e8b8:	str	x0, [sp, #24]
  40e8bc:	str	x1, [sp, #16]
  40e8c0:	ldr	x1, [sp, #16]
  40e8c4:	ldr	x0, [sp, #24]
  40e8c8:	cmp	x1, x0
  40e8cc:	b.ne	40e8f8 <ferror@plt+0xa8e8>  // b.any
  40e8d0:	mov	w1, #0x7c                  	// #124
  40e8d4:	ldr	x0, [sp, #24]
  40e8d8:	bl	403ca0 <strchr@plt>
  40e8dc:	str	x0, [sp, #40]
  40e8e0:	ldr	x0, [sp, #40]
  40e8e4:	cmp	x0, #0x0
  40e8e8:	b.eq	40e8f8 <ferror@plt+0xa8e8>  // b.none
  40e8ec:	ldr	x0, [sp, #40]
  40e8f0:	add	x0, x0, #0x1
  40e8f4:	b	40e8fc <ferror@plt+0xa8ec>
  40e8f8:	ldr	x0, [sp, #16]
  40e8fc:	ldp	x29, x30, [sp], #48
  40e900:	ret
  40e904:	stp	x29, x30, [sp, #-80]!
  40e908:	mov	x29, sp
  40e90c:	str	x0, [x29, #40]
  40e910:	str	x1, [x29, #32]
  40e914:	str	x2, [x29, #24]
  40e918:	ldr	x1, [x29, #32]
  40e91c:	ldr	x0, [x29, #40]
  40e920:	bl	40ec68 <ferror@plt+0xac58>
  40e924:	str	x0, [x29, #72]
  40e928:	ldr	x1, [x29, #72]
  40e92c:	ldr	x0, [x29, #32]
  40e930:	cmp	x1, x0
  40e934:	b.ne	40e9f8 <ferror@plt+0xa9e8>  // b.any
  40e938:	ldr	x0, [x29, #24]
  40e93c:	cmp	x0, #0x0
  40e940:	b.eq	40e954 <ferror@plt+0xa944>  // b.none
  40e944:	ldr	x1, [x29, #32]
  40e948:	ldr	x0, [x29, #24]
  40e94c:	add	x0, x1, x0
  40e950:	b	40e9fc <ferror@plt+0xa9ec>
  40e954:	mov	w1, #0x7c                  	// #124
  40e958:	ldr	x0, [x29, #32]
  40e95c:	bl	403ca0 <strchr@plt>
  40e960:	str	x0, [x29, #64]
  40e964:	ldr	x0, [x29, #64]
  40e968:	cmp	x0, #0x0
  40e96c:	b.eq	40e9f8 <ferror@plt+0xa9e8>  // b.none
  40e970:	ldr	x0, [x29, #32]
  40e974:	bl	403530 <strlen@plt>
  40e978:	add	x0, x0, #0x1
  40e97c:	add	x0, x0, #0xf
  40e980:	lsr	x0, x0, #4
  40e984:	lsl	x0, x0, #4
  40e988:	sub	sp, sp, x0
  40e98c:	mov	x0, sp
  40e990:	add	x0, x0, #0xf
  40e994:	lsr	x0, x0, #4
  40e998:	lsl	x0, x0, #4
  40e99c:	str	x0, [x29, #56]
  40e9a0:	ldr	x1, [x29, #32]
  40e9a4:	ldr	x0, [x29, #56]
  40e9a8:	bl	403d30 <strcpy@plt>
  40e9ac:	ldr	x1, [x29, #64]
  40e9b0:	ldr	x0, [x29, #32]
  40e9b4:	sub	x0, x1, x0
  40e9b8:	mov	x1, x0
  40e9bc:	ldr	x0, [x29, #56]
  40e9c0:	add	x0, x0, x1
  40e9c4:	mov	w1, #0x4                   	// #4
  40e9c8:	strb	w1, [x0]
  40e9cc:	ldr	x1, [x29, #56]
  40e9d0:	ldr	x0, [x29, #40]
  40e9d4:	bl	40ec68 <ferror@plt+0xac58>
  40e9d8:	str	x0, [x29, #72]
  40e9dc:	ldr	x1, [x29, #72]
  40e9e0:	ldr	x0, [x29, #56]
  40e9e4:	cmp	x1, x0
  40e9e8:	b.ne	40e9f8 <ferror@plt+0xa9e8>  // b.any
  40e9ec:	ldr	x0, [x29, #64]
  40e9f0:	add	x0, x0, #0x1
  40e9f4:	b	40e9fc <ferror@plt+0xa9ec>
  40e9f8:	ldr	x0, [x29, #72]
  40e9fc:	mov	sp, x29
  40ea00:	ldp	x29, x30, [sp], #80
  40ea04:	ret
  40ea08:	stp	x29, x30, [sp, #-80]!
  40ea0c:	mov	x29, sp
  40ea10:	str	x0, [x29, #40]
  40ea14:	str	x1, [x29, #32]
  40ea18:	str	x2, [x29, #24]
  40ea1c:	ldr	x0, [x29, #32]
  40ea20:	bl	403530 <strlen@plt>
  40ea24:	add	x0, x0, #0x1
  40ea28:	str	x0, [x29, #64]
  40ea2c:	ldr	x0, [x29, #24]
  40ea30:	bl	403530 <strlen@plt>
  40ea34:	add	x0, x0, #0x1
  40ea38:	str	x0, [x29, #56]
  40ea3c:	ldr	x1, [x29, #64]
  40ea40:	ldr	x0, [x29, #56]
  40ea44:	add	x0, x1, x0
  40ea48:	add	x0, x0, #0xf
  40ea4c:	lsr	x0, x0, #4
  40ea50:	lsl	x0, x0, #4
  40ea54:	sub	sp, sp, x0
  40ea58:	mov	x0, sp
  40ea5c:	add	x0, x0, #0xf
  40ea60:	lsr	x0, x0, #4
  40ea64:	lsl	x0, x0, #4
  40ea68:	str	x0, [x29, #48]
  40ea6c:	ldr	x0, [x29, #64]
  40ea70:	sub	x0, x0, #0x1
  40ea74:	mov	x2, x0
  40ea78:	ldr	x1, [x29, #32]
  40ea7c:	ldr	x0, [x29, #48]
  40ea80:	bl	4034c0 <memcpy@plt>
  40ea84:	ldr	x0, [x29, #64]
  40ea88:	sub	x0, x0, #0x1
  40ea8c:	ldr	x1, [x29, #48]
  40ea90:	add	x0, x1, x0
  40ea94:	mov	w1, #0x4                   	// #4
  40ea98:	strb	w1, [x0]
  40ea9c:	ldr	x1, [x29, #48]
  40eaa0:	ldr	x0, [x29, #64]
  40eaa4:	add	x0, x1, x0
  40eaa8:	ldr	x2, [x29, #56]
  40eaac:	ldr	x1, [x29, #24]
  40eab0:	bl	4034c0 <memcpy@plt>
  40eab4:	ldr	x1, [x29, #48]
  40eab8:	ldr	x0, [x29, #40]
  40eabc:	bl	40ec68 <ferror@plt+0xac58>
  40eac0:	str	x0, [x29, #72]
  40eac4:	ldr	x1, [x29, #72]
  40eac8:	ldr	x0, [x29, #48]
  40eacc:	cmp	x1, x0
  40ead0:	b.ne	40eb14 <ferror@plt+0xab04>  // b.any
  40ead4:	ldr	x0, [x29, #64]
  40ead8:	sub	x0, x0, #0x1
  40eadc:	ldr	x1, [x29, #48]
  40eae0:	add	x0, x1, x0
  40eae4:	mov	w1, #0x7c                  	// #124
  40eae8:	strb	w1, [x0]
  40eaec:	ldr	x1, [x29, #48]
  40eaf0:	ldr	x0, [x29, #40]
  40eaf4:	bl	40ec68 <ferror@plt+0xac58>
  40eaf8:	str	x0, [x29, #72]
  40eafc:	ldr	x1, [x29, #72]
  40eb00:	ldr	x0, [x29, #48]
  40eb04:	cmp	x1, x0
  40eb08:	b.ne	40eb14 <ferror@plt+0xab04>  // b.any
  40eb0c:	ldr	x0, [x29, #24]
  40eb10:	b	40eb18 <ferror@plt+0xab08>
  40eb14:	ldr	x0, [x29, #72]
  40eb18:	mov	sp, x29
  40eb1c:	ldp	x29, x30, [sp], #80
  40eb20:	ret
  40eb24:	stp	x29, x30, [sp, #-48]!
  40eb28:	mov	x29, sp
  40eb2c:	dmb	ish
  40eb30:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40eb34:	add	x0, x0, #0xa28
  40eb38:	ldr	x0, [x0]
  40eb3c:	cmp	x0, #0x0
  40eb40:	b.ne	40eb60 <ferror@plt+0xab50>  // b.any
  40eb44:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40eb48:	add	x0, x0, #0xa28
  40eb4c:	bl	433e3c <ferror@plt+0x2fe2c>
  40eb50:	cmp	w0, #0x0
  40eb54:	b.eq	40eb60 <ferror@plt+0xab50>  // b.none
  40eb58:	mov	w0, #0x1                   	// #1
  40eb5c:	b	40eb64 <ferror@plt+0xab54>
  40eb60:	mov	w0, #0x0                   	// #0
  40eb64:	cmp	w0, #0x0
  40eb68:	b.eq	40ec48 <ferror@plt+0xac38>  // b.none
  40eb6c:	mov	w0, #0x1                   	// #1
  40eb70:	str	w0, [sp, #44]
  40eb74:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40eb78:	add	x0, x0, #0xc68
  40eb7c:	str	x0, [sp, #32]
  40eb80:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40eb84:	add	x0, x0, #0xc78
  40eb88:	str	x0, [sp, #24]
  40eb8c:	mov	x1, #0x0                   	// #0
  40eb90:	mov	w0, #0x5                   	// #5
  40eb94:	bl	404000 <setlocale@plt>
  40eb98:	str	x0, [sp, #16]
  40eb9c:	ldr	x0, [sp, #32]
  40eba0:	cmp	x0, #0x0
  40eba4:	b.eq	40ec1c <ferror@plt+0xac0c>  // b.none
  40eba8:	ldr	x0, [sp, #24]
  40ebac:	cmp	x0, #0x0
  40ebb0:	b.eq	40ec1c <ferror@plt+0xac0c>  // b.none
  40ebb4:	ldr	x0, [sp, #16]
  40ebb8:	cmp	x0, #0x0
  40ebbc:	b.eq	40ec1c <ferror@plt+0xac0c>  // b.none
  40ebc0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ebc4:	add	x1, x0, #0xc68
  40ebc8:	ldr	x0, [sp, #32]
  40ebcc:	bl	403b30 <strcmp@plt>
  40ebd0:	cmp	w0, #0x0
  40ebd4:	b.eq	40ec20 <ferror@plt+0xac10>  // b.none
  40ebd8:	ldr	x0, [sp, #24]
  40ebdc:	ldrb	w0, [x0]
  40ebe0:	cmp	w0, #0x0
  40ebe4:	b.ne	40ec20 <ferror@plt+0xac10>  // b.any
  40ebe8:	mov	x2, #0x3                   	// #3
  40ebec:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ebf0:	add	x1, x0, #0xc80
  40ebf4:	ldr	x0, [sp, #16]
  40ebf8:	bl	403890 <strncmp@plt>
  40ebfc:	cmp	w0, #0x0
  40ec00:	b.eq	40ec20 <ferror@plt+0xac10>  // b.none
  40ec04:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ec08:	add	x1, x0, #0xc88
  40ec0c:	ldr	x0, [sp, #16]
  40ec10:	bl	403b30 <strcmp@plt>
  40ec14:	cmp	w0, #0x0
  40ec18:	b.eq	40ec20 <ferror@plt+0xac10>  // b.none
  40ec1c:	str	wzr, [sp, #44]
  40ec20:	ldr	w0, [sp, #44]
  40ec24:	cmp	w0, #0x0
  40ec28:	b.eq	40ec34 <ferror@plt+0xac24>  // b.none
  40ec2c:	mov	x0, #0x1                   	// #1
  40ec30:	b	40ec38 <ferror@plt+0xac28>
  40ec34:	mov	x0, #0x2                   	// #2
  40ec38:	mov	x1, x0
  40ec3c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40ec40:	add	x0, x0, #0xa28
  40ec44:	bl	433f08 <ferror@plt+0x2fef8>
  40ec48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  40ec4c:	add	x0, x0, #0xa28
  40ec50:	ldr	x0, [x0]
  40ec54:	cmp	x0, #0x1
  40ec58:	cset	w0, eq  // eq = none
  40ec5c:	and	w0, w0, #0xff
  40ec60:	ldp	x29, x30, [sp], #48
  40ec64:	ret
  40ec68:	stp	x29, x30, [sp, #-32]!
  40ec6c:	mov	x29, sp
  40ec70:	str	x0, [sp, #24]
  40ec74:	str	x1, [sp, #16]
  40ec78:	ldr	x0, [sp, #24]
  40ec7c:	cmp	x0, #0x0
  40ec80:	b.eq	40ec98 <ferror@plt+0xac88>  // b.none
  40ec84:	bl	40eb24 <ferror@plt+0xab14>
  40ec88:	cmp	w0, #0x0
  40ec8c:	b.ne	40ec98 <ferror@plt+0xac88>  // b.any
  40ec90:	ldr	x0, [sp, #16]
  40ec94:	b	40ec9c <ferror@plt+0xac8c>
  40ec98:	ldr	x0, [sp, #16]
  40ec9c:	ldp	x29, x30, [sp], #32
  40eca0:	ret
  40eca4:	stp	x29, x30, [sp, #-48]!
  40eca8:	mov	x29, sp
  40ecac:	str	x0, [sp, #40]
  40ecb0:	str	x1, [sp, #32]
  40ecb4:	str	w2, [sp, #28]
  40ecb8:	ldr	x0, [sp, #40]
  40ecbc:	cmp	x0, #0x0
  40ecc0:	b.eq	40ecd8 <ferror@plt+0xacc8>  // b.none
  40ecc4:	bl	40eb24 <ferror@plt+0xab14>
  40ecc8:	cmp	w0, #0x0
  40eccc:	b.ne	40ecd8 <ferror@plt+0xacc8>  // b.any
  40ecd0:	ldr	x0, [sp, #32]
  40ecd4:	b	40ecdc <ferror@plt+0xaccc>
  40ecd8:	ldr	x0, [sp, #32]
  40ecdc:	ldp	x29, x30, [sp], #48
  40ece0:	ret
  40ece4:	stp	x29, x30, [sp, #-48]!
  40ece8:	mov	x29, sp
  40ecec:	str	x0, [sp, #40]
  40ecf0:	str	x1, [sp, #32]
  40ecf4:	str	x2, [sp, #24]
  40ecf8:	str	x3, [sp, #16]
  40ecfc:	ldr	x0, [sp, #40]
  40ed00:	cmp	x0, #0x0
  40ed04:	b.eq	40ed30 <ferror@plt+0xad20>  // b.none
  40ed08:	bl	40eb24 <ferror@plt+0xab14>
  40ed0c:	cmp	w0, #0x0
  40ed10:	b.ne	40ed30 <ferror@plt+0xad20>  // b.any
  40ed14:	ldr	x0, [sp, #16]
  40ed18:	cmp	x0, #0x1
  40ed1c:	b.ne	40ed28 <ferror@plt+0xad18>  // b.any
  40ed20:	ldr	x0, [sp, #32]
  40ed24:	b	40ed48 <ferror@plt+0xad38>
  40ed28:	ldr	x0, [sp, #24]
  40ed2c:	b	40ed48 <ferror@plt+0xad38>
  40ed30:	ldr	x0, [sp, #16]
  40ed34:	cmp	x0, #0x1
  40ed38:	b.ne	40ed44 <ferror@plt+0xad34>  // b.any
  40ed3c:	ldr	x0, [sp, #32]
  40ed40:	b	40ed48 <ferror@plt+0xad38>
  40ed44:	ldr	x0, [sp, #24]
  40ed48:	ldp	x29, x30, [sp], #48
  40ed4c:	ret
  40ed50:	sub	sp, sp, #0x20
  40ed54:	str	x0, [sp, #8]
  40ed58:	str	w1, [sp, #4]
  40ed5c:	str	wzr, [sp, #24]
  40ed60:	ldr	w0, [sp, #4]
  40ed64:	mov	w1, #0x1                   	// #1
  40ed68:	lsl	w1, w1, w0
  40ed6c:	ldr	x0, [sp, #8]
  40ed70:	str	w1, [x0]
  40ed74:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ed78:	add	x0, x0, #0xc90
  40ed7c:	ldrsw	x1, [sp, #4]
  40ed80:	ldr	w1, [x0, x1, lsl #2]
  40ed84:	ldr	x0, [sp, #8]
  40ed88:	str	w1, [x0, #4]
  40ed8c:	str	wzr, [sp, #28]
  40ed90:	b	40edb8 <ferror@plt+0xada8>
  40ed94:	ldr	w0, [sp, #24]
  40ed98:	lsl	w0, w0, #1
  40ed9c:	str	w0, [sp, #24]
  40eda0:	ldr	w0, [sp, #24]
  40eda4:	orr	w0, w0, #0x1
  40eda8:	str	w0, [sp, #24]
  40edac:	ldr	w0, [sp, #28]
  40edb0:	add	w0, w0, #0x1
  40edb4:	str	w0, [sp, #28]
  40edb8:	ldr	w1, [sp, #28]
  40edbc:	ldr	w0, [sp, #4]
  40edc0:	cmp	w1, w0
  40edc4:	b.lt	40ed94 <ferror@plt+0xad84>  // b.tstop
  40edc8:	ldr	x0, [sp, #8]
  40edcc:	ldr	w1, [sp, #24]
  40edd0:	str	w1, [x0, #8]
  40edd4:	nop
  40edd8:	add	sp, sp, #0x20
  40eddc:	ret
  40ede0:	sub	sp, sp, #0x20
  40ede4:	str	w0, [sp, #12]
  40ede8:	str	wzr, [sp, #28]
  40edec:	b	40ee08 <ferror@plt+0xadf8>
  40edf0:	ldr	w0, [sp, #12]
  40edf4:	asr	w0, w0, #1
  40edf8:	str	w0, [sp, #12]
  40edfc:	ldr	w0, [sp, #28]
  40ee00:	add	w0, w0, #0x1
  40ee04:	str	w0, [sp, #28]
  40ee08:	ldr	w0, [sp, #12]
  40ee0c:	cmp	w0, #0x0
  40ee10:	b.ne	40edf0 <ferror@plt+0xade0>  // b.any
  40ee14:	ldr	w0, [sp, #28]
  40ee18:	add	sp, sp, #0x20
  40ee1c:	ret
  40ee20:	stp	x29, x30, [sp, #-48]!
  40ee24:	mov	x29, sp
  40ee28:	str	x0, [sp, #24]
  40ee2c:	str	w1, [sp, #20]
  40ee30:	ldr	w0, [sp, #20]
  40ee34:	bl	40ede0 <ferror@plt+0xadd0>
  40ee38:	str	w0, [sp, #44]
  40ee3c:	ldr	w2, [sp, #44]
  40ee40:	ldr	w1, [sp, #44]
  40ee44:	mov	w0, #0x3                   	// #3
  40ee48:	cmp	w2, #0x3
  40ee4c:	csel	w0, w1, w0, ge  // ge = tcont
  40ee50:	str	w0, [sp, #44]
  40ee54:	ldr	w1, [sp, #44]
  40ee58:	ldr	x0, [sp, #24]
  40ee5c:	bl	40ed50 <ferror@plt+0xad40>
  40ee60:	nop
  40ee64:	ldp	x29, x30, [sp], #48
  40ee68:	ret
  40ee6c:	stp	x29, x30, [sp, #-80]!
  40ee70:	mov	x29, sp
  40ee74:	str	x0, [sp, #40]
  40ee78:	str	x1, [sp, #32]
  40ee7c:	str	x2, [sp, #24]
  40ee80:	str	wzr, [sp, #64]
  40ee84:	str	wzr, [sp, #60]
  40ee88:	str	wzr, [sp, #56]
  40ee8c:	ldr	x0, [sp, #40]
  40ee90:	ldr	x1, [x0, #48]
  40ee94:	ldr	x0, [sp, #32]
  40ee98:	blr	x1
  40ee9c:	str	w0, [sp, #68]
  40eea0:	ldr	w0, [sp, #68]
  40eea4:	cmp	w0, #0x1
  40eea8:	b.hi	40eeb4 <ferror@plt+0xaea4>  // b.pmore
  40eeac:	mov	w0, #0x2                   	// #2
  40eeb0:	str	w0, [sp, #68]
  40eeb4:	ldr	x0, [sp, #24]
  40eeb8:	ldr	w1, [sp, #68]
  40eebc:	str	w1, [x0]
  40eec0:	ldr	x0, [sp, #40]
  40eec4:	ldr	w0, [x0, #4]
  40eec8:	mov	w1, w0
  40eecc:	ldr	w0, [sp, #68]
  40eed0:	udiv	w2, w0, w1
  40eed4:	mul	w1, w2, w1
  40eed8:	sub	w0, w0, w1
  40eedc:	str	w0, [sp, #76]
  40eee0:	ldr	x0, [sp, #40]
  40eee4:	ldr	x1, [x0, #32]
  40eee8:	ldr	w0, [sp, #76]
  40eeec:	lsl	x0, x0, #2
  40eef0:	add	x0, x1, x0
  40eef4:	ldr	w0, [x0]
  40eef8:	str	w0, [sp, #72]
  40eefc:	b	40efec <ferror@plt+0xafdc>
  40ef00:	ldr	w1, [sp, #72]
  40ef04:	ldr	w0, [sp, #68]
  40ef08:	cmp	w1, w0
  40ef0c:	b.ne	40ef78 <ferror@plt+0xaf68>  // b.any
  40ef10:	ldr	x0, [sp, #40]
  40ef14:	ldr	x1, [x0, #24]
  40ef18:	ldr	w0, [sp, #76]
  40ef1c:	lsl	x0, x0, #3
  40ef20:	add	x0, x1, x0
  40ef24:	ldr	x0, [x0]
  40ef28:	str	x0, [sp, #48]
  40ef2c:	ldr	x0, [sp, #40]
  40ef30:	ldr	x0, [x0, #56]
  40ef34:	cmp	x0, #0x0
  40ef38:	b.eq	40ef60 <ferror@plt+0xaf50>  // b.none
  40ef3c:	ldr	x0, [sp, #40]
  40ef40:	ldr	x2, [x0, #56]
  40ef44:	ldr	x1, [sp, #32]
  40ef48:	ldr	x0, [sp, #48]
  40ef4c:	blr	x2
  40ef50:	cmp	w0, #0x0
  40ef54:	b.eq	40efa0 <ferror@plt+0xaf90>  // b.none
  40ef58:	ldr	w0, [sp, #76]
  40ef5c:	b	40f010 <ferror@plt+0xb000>
  40ef60:	ldr	x1, [sp, #48]
  40ef64:	ldr	x0, [sp, #32]
  40ef68:	cmp	x1, x0
  40ef6c:	b.ne	40efa0 <ferror@plt+0xaf90>  // b.any
  40ef70:	ldr	w0, [sp, #76]
  40ef74:	b	40f010 <ferror@plt+0xb000>
  40ef78:	ldr	w0, [sp, #72]
  40ef7c:	cmp	w0, #0x1
  40ef80:	b.ne	40efa0 <ferror@plt+0xaf90>  // b.any
  40ef84:	ldr	w0, [sp, #60]
  40ef88:	cmp	w0, #0x0
  40ef8c:	b.ne	40efa0 <ferror@plt+0xaf90>  // b.any
  40ef90:	ldr	w0, [sp, #76]
  40ef94:	str	w0, [sp, #64]
  40ef98:	mov	w0, #0x1                   	// #1
  40ef9c:	str	w0, [sp, #60]
  40efa0:	ldr	w0, [sp, #56]
  40efa4:	add	w0, w0, #0x1
  40efa8:	str	w0, [sp, #56]
  40efac:	ldr	w1, [sp, #76]
  40efb0:	ldr	w0, [sp, #56]
  40efb4:	add	w0, w1, w0
  40efb8:	str	w0, [sp, #76]
  40efbc:	ldr	x0, [sp, #40]
  40efc0:	ldr	w0, [x0, #8]
  40efc4:	ldr	w1, [sp, #76]
  40efc8:	and	w0, w1, w0
  40efcc:	str	w0, [sp, #76]
  40efd0:	ldr	x0, [sp, #40]
  40efd4:	ldr	x1, [x0, #32]
  40efd8:	ldr	w0, [sp, #76]
  40efdc:	lsl	x0, x0, #2
  40efe0:	add	x0, x1, x0
  40efe4:	ldr	w0, [x0]
  40efe8:	str	w0, [sp, #72]
  40efec:	ldr	w0, [sp, #72]
  40eff0:	cmp	w0, #0x0
  40eff4:	b.ne	40ef00 <ferror@plt+0xaef0>  // b.any
  40eff8:	ldr	w0, [sp, #60]
  40effc:	cmp	w0, #0x0
  40f000:	b.eq	40f00c <ferror@plt+0xaffc>  // b.none
  40f004:	ldr	w0, [sp, #64]
  40f008:	b	40f010 <ferror@plt+0xb000>
  40f00c:	ldr	w0, [sp, #76]
  40f010:	ldp	x29, x30, [sp], #80
  40f014:	ret
  40f018:	stp	x29, x30, [sp, #-48]!
  40f01c:	mov	x29, sp
  40f020:	str	x0, [sp, #24]
  40f024:	str	w1, [sp, #20]
  40f028:	str	w2, [sp, #16]
  40f02c:	ldr	x0, [sp, #24]
  40f030:	ldr	x1, [x0, #24]
  40f034:	ldrsw	x0, [sp, #20]
  40f038:	lsl	x0, x0, #3
  40f03c:	add	x0, x1, x0
  40f040:	ldr	x0, [x0]
  40f044:	str	x0, [sp, #40]
  40f048:	ldr	x0, [sp, #24]
  40f04c:	ldr	x1, [x0, #40]
  40f050:	ldrsw	x0, [sp, #20]
  40f054:	lsl	x0, x0, #3
  40f058:	add	x0, x1, x0
  40f05c:	ldr	x0, [x0]
  40f060:	str	x0, [sp, #32]
  40f064:	ldr	x0, [sp, #24]
  40f068:	ldr	x1, [x0, #32]
  40f06c:	ldrsw	x0, [sp, #20]
  40f070:	lsl	x0, x0, #2
  40f074:	add	x0, x1, x0
  40f078:	mov	w1, #0x1                   	// #1
  40f07c:	str	w1, [x0]
  40f080:	ldr	x0, [sp, #24]
  40f084:	ldr	x1, [x0, #24]
  40f088:	ldrsw	x0, [sp, #20]
  40f08c:	lsl	x0, x0, #3
  40f090:	add	x0, x1, x0
  40f094:	str	xzr, [x0]
  40f098:	ldr	x0, [sp, #24]
  40f09c:	ldr	x1, [x0, #40]
  40f0a0:	ldrsw	x0, [sp, #20]
  40f0a4:	lsl	x0, x0, #3
  40f0a8:	add	x0, x1, x0
  40f0ac:	str	xzr, [x0]
  40f0b0:	ldr	x0, [sp, #24]
  40f0b4:	ldr	w0, [x0, #12]
  40f0b8:	sub	w1, w0, #0x1
  40f0bc:	ldr	x0, [sp, #24]
  40f0c0:	str	w1, [x0, #12]
  40f0c4:	ldr	w0, [sp, #16]
  40f0c8:	cmp	w0, #0x0
  40f0cc:	b.eq	40f0f0 <ferror@plt+0xb0e0>  // b.none
  40f0d0:	ldr	x0, [sp, #24]
  40f0d4:	ldr	x0, [x0, #72]
  40f0d8:	cmp	x0, #0x0
  40f0dc:	b.eq	40f0f0 <ferror@plt+0xb0e0>  // b.none
  40f0e0:	ldr	x0, [sp, #24]
  40f0e4:	ldr	x1, [x0, #72]
  40f0e8:	ldr	x0, [sp, #40]
  40f0ec:	blr	x1
  40f0f0:	ldr	w0, [sp, #16]
  40f0f4:	cmp	w0, #0x0
  40f0f8:	b.eq	40f11c <ferror@plt+0xb10c>  // b.none
  40f0fc:	ldr	x0, [sp, #24]
  40f100:	ldr	x0, [x0, #80]
  40f104:	cmp	x0, #0x0
  40f108:	b.eq	40f11c <ferror@plt+0xb10c>  // b.none
  40f10c:	ldr	x0, [sp, #24]
  40f110:	ldr	x1, [x0, #80]
  40f114:	ldr	x0, [sp, #32]
  40f118:	blr	x1
  40f11c:	nop
  40f120:	ldp	x29, x30, [sp], #48
  40f124:	ret
  40f128:	stp	x29, x30, [sp, #-64]!
  40f12c:	mov	x29, sp
  40f130:	str	x0, [sp, #24]
  40f134:	str	w1, [sp, #20]
  40f138:	ldr	x0, [sp, #24]
  40f13c:	str	wzr, [x0, #12]
  40f140:	ldr	x0, [sp, #24]
  40f144:	str	wzr, [x0, #16]
  40f148:	ldr	w0, [sp, #20]
  40f14c:	cmp	w0, #0x0
  40f150:	b.eq	40f174 <ferror@plt+0xb164>  // b.none
  40f154:	ldr	x0, [sp, #24]
  40f158:	ldr	x0, [x0, #72]
  40f15c:	cmp	x0, #0x0
  40f160:	b.ne	40f1f0 <ferror@plt+0xb1e0>  // b.any
  40f164:	ldr	x0, [sp, #24]
  40f168:	ldr	x0, [x0, #80]
  40f16c:	cmp	x0, #0x0
  40f170:	b.ne	40f1f0 <ferror@plt+0xb1e0>  // b.any
  40f174:	ldr	x0, [sp, #24]
  40f178:	ldr	x3, [x0, #32]
  40f17c:	ldr	x0, [sp, #24]
  40f180:	ldr	w0, [x0]
  40f184:	sxtw	x0, w0
  40f188:	lsl	x0, x0, #2
  40f18c:	mov	x2, x0
  40f190:	mov	w1, #0x0                   	// #0
  40f194:	mov	x0, x3
  40f198:	bl	4038e0 <memset@plt>
  40f19c:	ldr	x0, [sp, #24]
  40f1a0:	ldr	x3, [x0, #24]
  40f1a4:	ldr	x0, [sp, #24]
  40f1a8:	ldr	w0, [x0]
  40f1ac:	sxtw	x0, w0
  40f1b0:	lsl	x0, x0, #3
  40f1b4:	mov	x2, x0
  40f1b8:	mov	w1, #0x0                   	// #0
  40f1bc:	mov	x0, x3
  40f1c0:	bl	4038e0 <memset@plt>
  40f1c4:	ldr	x0, [sp, #24]
  40f1c8:	ldr	x3, [x0, #40]
  40f1cc:	ldr	x0, [sp, #24]
  40f1d0:	ldr	w0, [x0]
  40f1d4:	sxtw	x0, w0
  40f1d8:	lsl	x0, x0, #3
  40f1dc:	mov	x2, x0
  40f1e0:	mov	w1, #0x0                   	// #0
  40f1e4:	mov	x0, x3
  40f1e8:	bl	4038e0 <memset@plt>
  40f1ec:	b	40f334 <ferror@plt+0xb324>
  40f1f0:	str	wzr, [sp, #60]
  40f1f4:	b	40f320 <ferror@plt+0xb310>
  40f1f8:	ldr	x0, [sp, #24]
  40f1fc:	ldr	x1, [x0, #32]
  40f200:	ldrsw	x0, [sp, #60]
  40f204:	lsl	x0, x0, #2
  40f208:	add	x0, x1, x0
  40f20c:	ldr	w0, [x0]
  40f210:	cmp	w0, #0x1
  40f214:	b.ls	40f2dc <ferror@plt+0xb2cc>  // b.plast
  40f218:	ldr	x0, [sp, #24]
  40f21c:	ldr	x1, [x0, #24]
  40f220:	ldrsw	x0, [sp, #60]
  40f224:	lsl	x0, x0, #3
  40f228:	add	x0, x1, x0
  40f22c:	ldr	x0, [x0]
  40f230:	str	x0, [sp, #48]
  40f234:	ldr	x0, [sp, #24]
  40f238:	ldr	x1, [x0, #40]
  40f23c:	ldrsw	x0, [sp, #60]
  40f240:	lsl	x0, x0, #3
  40f244:	add	x0, x1, x0
  40f248:	ldr	x0, [x0]
  40f24c:	str	x0, [sp, #40]
  40f250:	ldr	x0, [sp, #24]
  40f254:	ldr	x1, [x0, #32]
  40f258:	ldrsw	x0, [sp, #60]
  40f25c:	lsl	x0, x0, #2
  40f260:	add	x0, x1, x0
  40f264:	str	wzr, [x0]
  40f268:	ldr	x0, [sp, #24]
  40f26c:	ldr	x1, [x0, #24]
  40f270:	ldrsw	x0, [sp, #60]
  40f274:	lsl	x0, x0, #3
  40f278:	add	x0, x1, x0
  40f27c:	str	xzr, [x0]
  40f280:	ldr	x0, [sp, #24]
  40f284:	ldr	x1, [x0, #40]
  40f288:	ldrsw	x0, [sp, #60]
  40f28c:	lsl	x0, x0, #3
  40f290:	add	x0, x1, x0
  40f294:	str	xzr, [x0]
  40f298:	ldr	x0, [sp, #24]
  40f29c:	ldr	x0, [x0, #72]
  40f2a0:	cmp	x0, #0x0
  40f2a4:	b.eq	40f2b8 <ferror@plt+0xb2a8>  // b.none
  40f2a8:	ldr	x0, [sp, #24]
  40f2ac:	ldr	x1, [x0, #72]
  40f2b0:	ldr	x0, [sp, #48]
  40f2b4:	blr	x1
  40f2b8:	ldr	x0, [sp, #24]
  40f2bc:	ldr	x0, [x0, #80]
  40f2c0:	cmp	x0, #0x0
  40f2c4:	b.eq	40f314 <ferror@plt+0xb304>  // b.none
  40f2c8:	ldr	x0, [sp, #24]
  40f2cc:	ldr	x1, [x0, #80]
  40f2d0:	ldr	x0, [sp, #40]
  40f2d4:	blr	x1
  40f2d8:	b	40f314 <ferror@plt+0xb304>
  40f2dc:	ldr	x0, [sp, #24]
  40f2e0:	ldr	x1, [x0, #32]
  40f2e4:	ldrsw	x0, [sp, #60]
  40f2e8:	lsl	x0, x0, #2
  40f2ec:	add	x0, x1, x0
  40f2f0:	ldr	w0, [x0]
  40f2f4:	cmp	w0, #0x1
  40f2f8:	b.ne	40f314 <ferror@plt+0xb304>  // b.any
  40f2fc:	ldr	x0, [sp, #24]
  40f300:	ldr	x1, [x0, #32]
  40f304:	ldrsw	x0, [sp, #60]
  40f308:	lsl	x0, x0, #2
  40f30c:	add	x0, x1, x0
  40f310:	str	wzr, [x0]
  40f314:	ldr	w0, [sp, #60]
  40f318:	add	w0, w0, #0x1
  40f31c:	str	w0, [sp, #60]
  40f320:	ldr	x0, [sp, #24]
  40f324:	ldr	w0, [x0]
  40f328:	ldr	w1, [sp, #60]
  40f32c:	cmp	w1, w0
  40f330:	b.lt	40f1f8 <ferror@plt+0xb1e8>  // b.tstop
  40f334:	ldp	x29, x30, [sp], #64
  40f338:	ret
  40f33c:	stp	x29, x30, [sp, #-80]!
  40f340:	mov	x29, sp
  40f344:	str	x0, [sp, #24]
  40f348:	ldr	x0, [sp, #24]
  40f34c:	ldr	w0, [x0]
  40f350:	str	w0, [sp, #56]
  40f354:	ldr	x0, [sp, #24]
  40f358:	ldr	w0, [x0, #12]
  40f35c:	lsl	w0, w0, #1
  40f360:	mov	w1, w0
  40f364:	ldr	x0, [sp, #24]
  40f368:	bl	40ee20 <ferror@plt+0xae10>
  40f36c:	ldr	x0, [sp, #24]
  40f370:	ldr	w0, [x0]
  40f374:	sxtw	x0, w0
  40f378:	mov	x1, #0x8                   	// #8
  40f37c:	bl	418820 <ferror@plt+0x14810>
  40f380:	str	x0, [sp, #48]
  40f384:	ldr	x0, [sp, #24]
  40f388:	ldr	x1, [x0, #24]
  40f38c:	ldr	x0, [sp, #24]
  40f390:	ldr	x0, [x0, #40]
  40f394:	cmp	x1, x0
  40f398:	b.ne	40f3a8 <ferror@plt+0xb398>  // b.any
  40f39c:	ldr	x0, [sp, #48]
  40f3a0:	str	x0, [sp, #72]
  40f3a4:	b	40f3c0 <ferror@plt+0xb3b0>
  40f3a8:	ldr	x0, [sp, #24]
  40f3ac:	ldr	w0, [x0]
  40f3b0:	sxtw	x0, w0
  40f3b4:	mov	x1, #0x8                   	// #8
  40f3b8:	bl	418820 <ferror@plt+0x14810>
  40f3bc:	str	x0, [sp, #72]
  40f3c0:	ldr	x0, [sp, #24]
  40f3c4:	ldr	w0, [x0]
  40f3c8:	sxtw	x0, w0
  40f3cc:	mov	x1, #0x4                   	// #4
  40f3d0:	bl	418820 <ferror@plt+0x14810>
  40f3d4:	str	x0, [sp, #40]
  40f3d8:	str	wzr, [sp, #68]
  40f3dc:	b	40f514 <ferror@plt+0xb504>
  40f3e0:	ldr	x0, [sp, #24]
  40f3e4:	ldr	x1, [x0, #32]
  40f3e8:	ldrsw	x0, [sp, #68]
  40f3ec:	lsl	x0, x0, #2
  40f3f0:	add	x0, x1, x0
  40f3f4:	ldr	w0, [x0]
  40f3f8:	str	w0, [sp, #36]
  40f3fc:	str	wzr, [sp, #60]
  40f400:	ldr	w0, [sp, #36]
  40f404:	cmp	w0, #0x1
  40f408:	b.ls	40f504 <ferror@plt+0xb4f4>  // b.plast
  40f40c:	ldr	x0, [sp, #24]
  40f410:	ldr	w0, [x0, #4]
  40f414:	mov	w1, w0
  40f418:	ldr	w0, [sp, #36]
  40f41c:	udiv	w2, w0, w1
  40f420:	mul	w1, w2, w1
  40f424:	sub	w0, w0, w1
  40f428:	str	w0, [sp, #64]
  40f42c:	b	40f460 <ferror@plt+0xb450>
  40f430:	ldr	w0, [sp, #60]
  40f434:	add	w0, w0, #0x1
  40f438:	str	w0, [sp, #60]
  40f43c:	ldr	w1, [sp, #64]
  40f440:	ldr	w0, [sp, #60]
  40f444:	add	w0, w1, w0
  40f448:	str	w0, [sp, #64]
  40f44c:	ldr	x0, [sp, #24]
  40f450:	ldr	w0, [x0, #8]
  40f454:	ldr	w1, [sp, #64]
  40f458:	and	w0, w1, w0
  40f45c:	str	w0, [sp, #64]
  40f460:	ldr	w0, [sp, #64]
  40f464:	lsl	x0, x0, #2
  40f468:	ldr	x1, [sp, #40]
  40f46c:	add	x0, x1, x0
  40f470:	ldr	w0, [x0]
  40f474:	cmp	w0, #0x0
  40f478:	b.ne	40f430 <ferror@plt+0xb420>  // b.any
  40f47c:	ldr	x0, [sp, #24]
  40f480:	ldr	x1, [x0, #32]
  40f484:	ldrsw	x0, [sp, #68]
  40f488:	lsl	x0, x0, #2
  40f48c:	add	x1, x1, x0
  40f490:	ldr	w0, [sp, #64]
  40f494:	lsl	x0, x0, #2
  40f498:	ldr	x2, [sp, #40]
  40f49c:	add	x0, x2, x0
  40f4a0:	ldr	w1, [x1]
  40f4a4:	str	w1, [x0]
  40f4a8:	ldr	x0, [sp, #24]
  40f4ac:	ldr	x1, [x0, #24]
  40f4b0:	ldrsw	x0, [sp, #68]
  40f4b4:	lsl	x0, x0, #3
  40f4b8:	add	x1, x1, x0
  40f4bc:	ldr	w0, [sp, #64]
  40f4c0:	lsl	x0, x0, #3
  40f4c4:	ldr	x2, [sp, #48]
  40f4c8:	add	x0, x2, x0
  40f4cc:	ldr	x1, [x1]
  40f4d0:	str	x1, [x0]
  40f4d4:	ldr	x0, [sp, #24]
  40f4d8:	ldr	x1, [x0, #40]
  40f4dc:	ldrsw	x0, [sp, #68]
  40f4e0:	lsl	x0, x0, #3
  40f4e4:	add	x1, x1, x0
  40f4e8:	ldr	w0, [sp, #64]
  40f4ec:	lsl	x0, x0, #3
  40f4f0:	ldr	x2, [sp, #72]
  40f4f4:	add	x0, x2, x0
  40f4f8:	ldr	x1, [x1]
  40f4fc:	str	x1, [x0]
  40f500:	b	40f508 <ferror@plt+0xb4f8>
  40f504:	nop
  40f508:	ldr	w0, [sp, #68]
  40f50c:	add	w0, w0, #0x1
  40f510:	str	w0, [sp, #68]
  40f514:	ldr	w1, [sp, #68]
  40f518:	ldr	w0, [sp, #56]
  40f51c:	cmp	w1, w0
  40f520:	b.lt	40f3e0 <ferror@plt+0xb3d0>  // b.tstop
  40f524:	ldr	x0, [sp, #24]
  40f528:	ldr	x1, [x0, #24]
  40f52c:	ldr	x0, [sp, #24]
  40f530:	ldr	x0, [x0, #40]
  40f534:	cmp	x1, x0
  40f538:	b.eq	40f548 <ferror@plt+0xb538>  // b.none
  40f53c:	ldr	x0, [sp, #24]
  40f540:	ldr	x0, [x0, #40]
  40f544:	bl	4185e0 <ferror@plt+0x145d0>
  40f548:	ldr	x0, [sp, #24]
  40f54c:	ldr	x0, [x0, #24]
  40f550:	bl	4185e0 <ferror@plt+0x145d0>
  40f554:	ldr	x0, [sp, #24]
  40f558:	ldr	x0, [x0, #32]
  40f55c:	bl	4185e0 <ferror@plt+0x145d0>
  40f560:	ldr	x0, [sp, #24]
  40f564:	ldr	x1, [sp, #48]
  40f568:	str	x1, [x0, #24]
  40f56c:	ldr	x0, [sp, #24]
  40f570:	ldr	x1, [sp, #72]
  40f574:	str	x1, [x0, #40]
  40f578:	ldr	x0, [sp, #24]
  40f57c:	ldr	x1, [sp, #40]
  40f580:	str	x1, [x0, #32]
  40f584:	ldr	x0, [sp, #24]
  40f588:	ldr	w1, [x0, #12]
  40f58c:	ldr	x0, [sp, #24]
  40f590:	str	w1, [x0, #16]
  40f594:	nop
  40f598:	ldp	x29, x30, [sp], #80
  40f59c:	ret
  40f5a0:	stp	x29, x30, [sp, #-48]!
  40f5a4:	mov	x29, sp
  40f5a8:	str	x0, [sp, #24]
  40f5ac:	ldr	x0, [sp, #24]
  40f5b0:	ldr	w0, [x0, #16]
  40f5b4:	str	w0, [sp, #44]
  40f5b8:	ldr	x0, [sp, #24]
  40f5bc:	ldr	w0, [x0]
  40f5c0:	str	w0, [sp, #40]
  40f5c4:	ldr	x0, [sp, #24]
  40f5c8:	ldr	w0, [x0, #12]
  40f5cc:	lsl	w0, w0, #2
  40f5d0:	ldr	w1, [sp, #40]
  40f5d4:	cmp	w1, w0
  40f5d8:	b.le	40f5e8 <ferror@plt+0xb5d8>
  40f5dc:	ldr	w0, [sp, #40]
  40f5e0:	cmp	w0, #0x8
  40f5e4:	b.gt	40f614 <ferror@plt+0xb604>
  40f5e8:	ldr	w0, [sp, #44]
  40f5ec:	add	w1, w0, #0xf
  40f5f0:	cmp	w0, #0x0
  40f5f4:	csel	w0, w1, w0, lt  // lt = tstop
  40f5f8:	asr	w0, w0, #4
  40f5fc:	mov	w1, w0
  40f600:	ldr	w0, [sp, #44]
  40f604:	add	w0, w1, w0
  40f608:	ldr	w1, [sp, #40]
  40f60c:	cmp	w1, w0
  40f610:	b.gt	40f61c <ferror@plt+0xb60c>
  40f614:	ldr	x0, [sp, #24]
  40f618:	bl	40f33c <ferror@plt+0xb32c>
  40f61c:	nop
  40f620:	ldp	x29, x30, [sp], #48
  40f624:	ret
  40f628:	stp	x29, x30, [sp, #-32]!
  40f62c:	mov	x29, sp
  40f630:	str	x0, [sp, #24]
  40f634:	str	x1, [sp, #16]
  40f638:	mov	x3, #0x0                   	// #0
  40f63c:	mov	x2, #0x0                   	// #0
  40f640:	ldr	x1, [sp, #16]
  40f644:	ldr	x0, [sp, #24]
  40f648:	bl	40f654 <ferror@plt+0xb644>
  40f64c:	ldp	x29, x30, [sp], #32
  40f650:	ret
  40f654:	stp	x29, x30, [sp, #-64]!
  40f658:	mov	x29, sp
  40f65c:	str	x0, [sp, #40]
  40f660:	str	x1, [sp, #32]
  40f664:	str	x2, [sp, #24]
  40f668:	str	x3, [sp, #16]
  40f66c:	mov	x0, #0x58                  	// #88
  40f670:	bl	426124 <ferror@plt+0x22114>
  40f674:	str	x0, [sp, #56]
  40f678:	mov	w1, #0x3                   	// #3
  40f67c:	ldr	x0, [sp, #56]
  40f680:	bl	40ed50 <ferror@plt+0xad40>
  40f684:	ldr	x0, [sp, #56]
  40f688:	str	wzr, [x0, #12]
  40f68c:	ldr	x0, [sp, #56]
  40f690:	str	wzr, [x0, #16]
  40f694:	ldr	x0, [sp, #40]
  40f698:	cmp	x0, #0x0
  40f69c:	b.eq	40f6a8 <ferror@plt+0xb698>  // b.none
  40f6a0:	ldr	x0, [sp, #40]
  40f6a4:	b	40f6b0 <ferror@plt+0xb6a0>
  40f6a8:	adrp	x0, 410000 <ferror@plt+0xbff0>
  40f6ac:	add	x0, x0, #0xda4
  40f6b0:	ldr	x1, [sp, #56]
  40f6b4:	str	x0, [x1, #48]
  40f6b8:	ldr	x0, [sp, #56]
  40f6bc:	ldr	x1, [sp, #32]
  40f6c0:	str	x1, [x0, #56]
  40f6c4:	ldr	x0, [sp, #56]
  40f6c8:	mov	w1, #0x1                   	// #1
  40f6cc:	str	w1, [x0, #64]
  40f6d0:	ldr	x0, [sp, #56]
  40f6d4:	str	wzr, [x0, #68]
  40f6d8:	ldr	x0, [sp, #56]
  40f6dc:	ldr	x1, [sp, #24]
  40f6e0:	str	x1, [x0, #72]
  40f6e4:	ldr	x0, [sp, #56]
  40f6e8:	ldr	x1, [sp, #16]
  40f6ec:	str	x1, [x0, #80]
  40f6f0:	ldr	x0, [sp, #56]
  40f6f4:	ldr	w0, [x0]
  40f6f8:	sxtw	x0, w0
  40f6fc:	mov	x1, #0x8                   	// #8
  40f700:	bl	418820 <ferror@plt+0x14810>
  40f704:	mov	x1, x0
  40f708:	ldr	x0, [sp, #56]
  40f70c:	str	x1, [x0, #24]
  40f710:	ldr	x0, [sp, #56]
  40f714:	ldr	x1, [x0, #24]
  40f718:	ldr	x0, [sp, #56]
  40f71c:	str	x1, [x0, #40]
  40f720:	ldr	x0, [sp, #56]
  40f724:	ldr	w0, [x0]
  40f728:	sxtw	x0, w0
  40f72c:	mov	x1, #0x4                   	// #4
  40f730:	bl	418820 <ferror@plt+0x14810>
  40f734:	mov	x1, x0
  40f738:	ldr	x0, [sp, #56]
  40f73c:	str	x1, [x0, #32]
  40f740:	ldr	x0, [sp, #56]
  40f744:	ldp	x29, x30, [sp], #64
  40f748:	ret
  40f74c:	stp	x29, x30, [sp, #-48]!
  40f750:	mov	x29, sp
  40f754:	str	x0, [sp, #24]
  40f758:	str	x1, [sp, #16]
  40f75c:	ldr	x0, [sp, #24]
  40f760:	str	x0, [sp, #40]
  40f764:	ldr	x0, [sp, #24]
  40f768:	cmp	x0, #0x0
  40f76c:	b.ne	40f790 <ferror@plt+0xb780>  // b.any
  40f770:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f774:	add	x2, x0, #0xd10
  40f778:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f77c:	add	x1, x0, #0xe00
  40f780:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f784:	add	x0, x0, #0xd20
  40f788:	bl	41aa2c <ferror@plt+0x16a1c>
  40f78c:	b	40f7e4 <ferror@plt+0xb7d4>
  40f790:	ldr	x0, [sp, #16]
  40f794:	cmp	x0, #0x0
  40f798:	b.ne	40f7bc <ferror@plt+0xb7ac>  // b.any
  40f79c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f7a0:	add	x2, x0, #0xd28
  40f7a4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f7a8:	add	x1, x0, #0xe00
  40f7ac:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f7b0:	add	x0, x0, #0xd20
  40f7b4:	bl	41aa2c <ferror@plt+0x16a1c>
  40f7b8:	b	40f7e4 <ferror@plt+0xb7d4>
  40f7bc:	ldr	x0, [sp, #40]
  40f7c0:	ldr	x1, [sp, #16]
  40f7c4:	str	x1, [x0]
  40f7c8:	ldr	x0, [sp, #40]
  40f7cc:	mov	w1, #0xffffffff            	// #-1
  40f7d0:	str	w1, [x0, #24]
  40f7d4:	ldr	x0, [sp, #16]
  40f7d8:	ldr	w1, [x0, #68]
  40f7dc:	ldr	x0, [sp, #40]
  40f7e0:	str	w1, [x0, #32]
  40f7e4:	ldp	x29, x30, [sp], #48
  40f7e8:	ret
  40f7ec:	stp	x29, x30, [sp, #-64]!
  40f7f0:	mov	x29, sp
  40f7f4:	str	x0, [sp, #40]
  40f7f8:	str	x1, [sp, #32]
  40f7fc:	str	x2, [sp, #24]
  40f800:	ldr	x0, [sp, #40]
  40f804:	str	x0, [sp, #48]
  40f808:	ldr	x0, [sp, #40]
  40f80c:	cmp	x0, #0x0
  40f810:	b.ne	40f838 <ferror@plt+0xb828>  // b.any
  40f814:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f818:	add	x2, x0, #0xd10
  40f81c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f820:	add	x1, x0, #0xe18
  40f824:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f828:	add	x0, x0, #0xd20
  40f82c:	bl	41aa2c <ferror@plt+0x16a1c>
  40f830:	mov	w0, #0x0                   	// #0
  40f834:	b	40f990 <ferror@plt+0xb980>
  40f838:	ldr	x0, [sp, #48]
  40f83c:	ldr	w1, [x0, #32]
  40f840:	ldr	x0, [sp, #48]
  40f844:	ldr	x0, [x0]
  40f848:	ldr	w0, [x0, #68]
  40f84c:	cmp	w1, w0
  40f850:	b.eq	40f878 <ferror@plt+0xb868>  // b.none
  40f854:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f858:	add	x2, x0, #0xd40
  40f85c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f860:	add	x1, x0, #0xe18
  40f864:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f868:	add	x0, x0, #0xd20
  40f86c:	bl	41aa2c <ferror@plt+0x16a1c>
  40f870:	mov	w0, #0x0                   	// #0
  40f874:	b	40f990 <ferror@plt+0xb980>
  40f878:	ldr	x0, [sp, #48]
  40f87c:	ldr	w1, [x0, #24]
  40f880:	ldr	x0, [sp, #48]
  40f884:	ldr	x0, [x0]
  40f888:	ldr	w0, [x0]
  40f88c:	cmp	w1, w0
  40f890:	b.lt	40f8b8 <ferror@plt+0xb8a8>  // b.tstop
  40f894:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f898:	add	x2, x0, #0xd68
  40f89c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f8a0:	add	x1, x0, #0xe18
  40f8a4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f8a8:	add	x0, x0, #0xd20
  40f8ac:	bl	41aa2c <ferror@plt+0x16a1c>
  40f8b0:	mov	w0, #0x0                   	// #0
  40f8b4:	b	40f990 <ferror@plt+0xb980>
  40f8b8:	ldr	x0, [sp, #48]
  40f8bc:	ldr	w0, [x0, #24]
  40f8c0:	str	w0, [sp, #60]
  40f8c4:	ldr	w0, [sp, #60]
  40f8c8:	add	w0, w0, #0x1
  40f8cc:	str	w0, [sp, #60]
  40f8d0:	ldr	x0, [sp, #48]
  40f8d4:	ldr	x0, [x0]
  40f8d8:	ldr	w0, [x0]
  40f8dc:	ldr	w1, [sp, #60]
  40f8e0:	cmp	w1, w0
  40f8e4:	b.lt	40f8fc <ferror@plt+0xb8ec>  // b.tstop
  40f8e8:	ldr	x0, [sp, #48]
  40f8ec:	ldr	w1, [sp, #60]
  40f8f0:	str	w1, [x0, #24]
  40f8f4:	mov	w0, #0x0                   	// #0
  40f8f8:	b	40f990 <ferror@plt+0xb980>
  40f8fc:	ldr	x0, [sp, #48]
  40f900:	ldr	x0, [x0]
  40f904:	ldr	x1, [x0, #32]
  40f908:	ldrsw	x0, [sp, #60]
  40f90c:	lsl	x0, x0, #2
  40f910:	add	x0, x1, x0
  40f914:	ldr	w0, [x0]
  40f918:	cmp	w0, #0x1
  40f91c:	b.ls	40f8c4 <ferror@plt+0xb8b4>  // b.plast
  40f920:	ldr	x0, [sp, #32]
  40f924:	cmp	x0, #0x0
  40f928:	b.eq	40f950 <ferror@plt+0xb940>  // b.none
  40f92c:	ldr	x0, [sp, #48]
  40f930:	ldr	x0, [x0]
  40f934:	ldr	x1, [x0, #24]
  40f938:	ldrsw	x0, [sp, #60]
  40f93c:	lsl	x0, x0, #3
  40f940:	add	x0, x1, x0
  40f944:	ldr	x1, [x0]
  40f948:	ldr	x0, [sp, #32]
  40f94c:	str	x1, [x0]
  40f950:	ldr	x0, [sp, #24]
  40f954:	cmp	x0, #0x0
  40f958:	b.eq	40f980 <ferror@plt+0xb970>  // b.none
  40f95c:	ldr	x0, [sp, #48]
  40f960:	ldr	x0, [x0]
  40f964:	ldr	x1, [x0, #40]
  40f968:	ldrsw	x0, [sp, #60]
  40f96c:	lsl	x0, x0, #3
  40f970:	add	x0, x1, x0
  40f974:	ldr	x1, [x0]
  40f978:	ldr	x0, [sp, #24]
  40f97c:	str	x1, [x0]
  40f980:	ldr	x0, [sp, #48]
  40f984:	ldr	w1, [sp, #60]
  40f988:	str	w1, [x0, #24]
  40f98c:	mov	w0, #0x1                   	// #1
  40f990:	ldp	x29, x30, [sp], #64
  40f994:	ret
  40f998:	stp	x29, x30, [sp, #-32]!
  40f99c:	mov	x29, sp
  40f9a0:	str	x0, [sp, #24]
  40f9a4:	ldr	x0, [sp, #24]
  40f9a8:	cmp	x0, #0x0
  40f9ac:	b.ne	40f9d4 <ferror@plt+0xb9c4>  // b.any
  40f9b0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f9b4:	add	x2, x0, #0xd10
  40f9b8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f9bc:	add	x1, x0, #0xe30
  40f9c0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40f9c4:	add	x0, x0, #0xd20
  40f9c8:	bl	41aa2c <ferror@plt+0x16a1c>
  40f9cc:	mov	x0, #0x0                   	// #0
  40f9d0:	b	40f9dc <ferror@plt+0xb9cc>
  40f9d4:	ldr	x0, [sp, #24]
  40f9d8:	ldr	x0, [x0]
  40f9dc:	ldp	x29, x30, [sp], #32
  40f9e0:	ret
  40f9e4:	stp	x29, x30, [sp, #-32]!
  40f9e8:	mov	x29, sp
  40f9ec:	str	x0, [sp, #24]
  40f9f0:	str	w1, [sp, #20]
  40f9f4:	ldr	x0, [sp, #24]
  40f9f8:	cmp	x0, #0x0
  40f9fc:	b.ne	40fa20 <ferror@plt+0xba10>  // b.any
  40fa00:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fa04:	add	x2, x0, #0xd90
  40fa08:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fa0c:	add	x1, x0, #0xe58
  40fa10:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fa14:	add	x0, x0, #0xd20
  40fa18:	bl	41aa2c <ferror@plt+0x16a1c>
  40fa1c:	b	40fb10 <ferror@plt+0xbb00>
  40fa20:	ldr	x0, [sp, #24]
  40fa24:	ldr	w1, [x0, #32]
  40fa28:	ldr	x0, [sp, #24]
  40fa2c:	ldr	x0, [x0]
  40fa30:	ldr	w0, [x0, #68]
  40fa34:	cmp	w1, w0
  40fa38:	b.eq	40fa5c <ferror@plt+0xba4c>  // b.none
  40fa3c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fa40:	add	x2, x0, #0xd40
  40fa44:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fa48:	add	x1, x0, #0xe58
  40fa4c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fa50:	add	x0, x0, #0xd20
  40fa54:	bl	41aa2c <ferror@plt+0x16a1c>
  40fa58:	b	40fb10 <ferror@plt+0xbb00>
  40fa5c:	ldr	x0, [sp, #24]
  40fa60:	ldr	w0, [x0, #24]
  40fa64:	cmp	w0, #0x0
  40fa68:	b.ge	40fa8c <ferror@plt+0xba7c>  // b.tcont
  40fa6c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fa70:	add	x2, x0, #0xda0
  40fa74:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fa78:	add	x1, x0, #0xe58
  40fa7c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fa80:	add	x0, x0, #0xd20
  40fa84:	bl	41aa2c <ferror@plt+0x16a1c>
  40fa88:	b	40fb10 <ferror@plt+0xbb00>
  40fa8c:	ldr	x0, [sp, #24]
  40fa90:	ldr	w1, [x0, #24]
  40fa94:	ldr	x0, [sp, #24]
  40fa98:	ldr	x0, [x0]
  40fa9c:	ldr	w0, [x0]
  40faa0:	cmp	w1, w0
  40faa4:	b.lt	40fac8 <ferror@plt+0xbab8>  // b.tstop
  40faa8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40faac:	add	x2, x0, #0xd68
  40fab0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fab4:	add	x1, x0, #0xe58
  40fab8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fabc:	add	x0, x0, #0xd20
  40fac0:	bl	41aa2c <ferror@plt+0x16a1c>
  40fac4:	b	40fb10 <ferror@plt+0xbb00>
  40fac8:	ldr	x0, [sp, #24]
  40facc:	ldr	x3, [x0]
  40fad0:	ldr	x0, [sp, #24]
  40fad4:	ldr	w0, [x0, #24]
  40fad8:	ldr	w2, [sp, #20]
  40fadc:	mov	w1, w0
  40fae0:	mov	x0, x3
  40fae4:	bl	40f018 <ferror@plt+0xb008>
  40fae8:	ldr	x0, [sp, #24]
  40faec:	ldr	w0, [x0, #32]
  40faf0:	add	w1, w0, #0x1
  40faf4:	ldr	x0, [sp, #24]
  40faf8:	str	w1, [x0, #32]
  40fafc:	ldr	x0, [sp, #24]
  40fb00:	ldr	x0, [x0]
  40fb04:	ldr	w1, [x0, #68]
  40fb08:	add	w1, w1, #0x1
  40fb0c:	str	w1, [x0, #68]
  40fb10:	ldp	x29, x30, [sp], #32
  40fb14:	ret
  40fb18:	stp	x29, x30, [sp, #-32]!
  40fb1c:	mov	x29, sp
  40fb20:	str	x0, [sp, #24]
  40fb24:	mov	w1, #0x1                   	// #1
  40fb28:	ldr	x0, [sp, #24]
  40fb2c:	bl	40f9e4 <ferror@plt+0xb9d4>
  40fb30:	nop
  40fb34:	ldp	x29, x30, [sp], #32
  40fb38:	ret
  40fb3c:	stp	x29, x30, [sp, #-96]!
  40fb40:	mov	x29, sp
  40fb44:	str	x0, [sp, #56]
  40fb48:	str	w1, [sp, #52]
  40fb4c:	str	w2, [sp, #48]
  40fb50:	str	x3, [sp, #40]
  40fb54:	str	x4, [sp, #32]
  40fb58:	str	w5, [sp, #28]
  40fb5c:	str	w6, [sp, #24]
  40fb60:	str	xzr, [sp, #88]
  40fb64:	str	xzr, [sp, #80]
  40fb68:	ldr	x0, [sp, #56]
  40fb6c:	ldr	x1, [x0, #32]
  40fb70:	ldr	w0, [sp, #52]
  40fb74:	lsl	x0, x0, #2
  40fb78:	add	x0, x1, x0
  40fb7c:	ldr	w0, [x0]
  40fb80:	str	w0, [sp, #76]
  40fb84:	ldr	w0, [sp, #76]
  40fb88:	cmp	w0, #0x1
  40fb8c:	cset	w0, hi  // hi = pmore
  40fb90:	and	w0, w0, #0xff
  40fb94:	str	w0, [sp, #72]
  40fb98:	ldr	w0, [sp, #72]
  40fb9c:	cmp	w0, #0x0
  40fba0:	b.eq	40fc14 <ferror@plt+0xbc04>  // b.none
  40fba4:	ldr	x0, [sp, #56]
  40fba8:	ldr	x1, [x0, #40]
  40fbac:	ldr	w0, [sp, #52]
  40fbb0:	lsl	x0, x0, #3
  40fbb4:	add	x0, x1, x0
  40fbb8:	ldr	x0, [x0]
  40fbbc:	str	x0, [sp, #80]
  40fbc0:	ldr	w0, [sp, #28]
  40fbc4:	cmp	w0, #0x0
  40fbc8:	b.eq	40fc08 <ferror@plt+0xbbf8>  // b.none
  40fbcc:	ldr	x0, [sp, #56]
  40fbd0:	ldr	x1, [x0, #24]
  40fbd4:	ldr	w0, [sp, #52]
  40fbd8:	lsl	x0, x0, #3
  40fbdc:	add	x0, x1, x0
  40fbe0:	ldr	x0, [x0]
  40fbe4:	str	x0, [sp, #88]
  40fbe8:	ldr	x0, [sp, #56]
  40fbec:	ldr	x1, [x0, #24]
  40fbf0:	ldr	w0, [sp, #52]
  40fbf4:	lsl	x0, x0, #3
  40fbf8:	add	x0, x1, x0
  40fbfc:	ldr	x1, [sp, #40]
  40fc00:	str	x1, [x0]
  40fc04:	b	40fc4c <ferror@plt+0xbc3c>
  40fc08:	ldr	x0, [sp, #40]
  40fc0c:	str	x0, [sp, #88]
  40fc10:	b	40fc4c <ferror@plt+0xbc3c>
  40fc14:	ldr	x0, [sp, #56]
  40fc18:	ldr	x1, [x0, #32]
  40fc1c:	ldr	w0, [sp, #52]
  40fc20:	lsl	x0, x0, #2
  40fc24:	add	x0, x1, x0
  40fc28:	ldr	w1, [sp, #48]
  40fc2c:	str	w1, [x0]
  40fc30:	ldr	x0, [sp, #56]
  40fc34:	ldr	x1, [x0, #24]
  40fc38:	ldr	w0, [sp, #52]
  40fc3c:	lsl	x0, x0, #3
  40fc40:	add	x0, x1, x0
  40fc44:	ldr	x1, [sp, #40]
  40fc48:	str	x1, [x0]
  40fc4c:	ldr	x0, [sp, #56]
  40fc50:	ldr	x1, [x0, #24]
  40fc54:	ldr	x0, [sp, #56]
  40fc58:	ldr	x0, [x0, #40]
  40fc5c:	cmp	x1, x0
  40fc60:	b.ne	40fcb8 <ferror@plt+0xbca8>  // b.any
  40fc64:	ldr	x0, [sp, #56]
  40fc68:	ldr	x1, [x0, #24]
  40fc6c:	ldr	w0, [sp, #52]
  40fc70:	lsl	x0, x0, #3
  40fc74:	add	x0, x1, x0
  40fc78:	ldr	x0, [x0]
  40fc7c:	ldr	x1, [sp, #32]
  40fc80:	cmp	x1, x0
  40fc84:	b.eq	40fcb8 <ferror@plt+0xbca8>  // b.none
  40fc88:	ldr	x0, [sp, #56]
  40fc8c:	ldr	x2, [x0, #24]
  40fc90:	ldr	x0, [sp, #56]
  40fc94:	ldr	w0, [x0]
  40fc98:	sxtw	x0, w0
  40fc9c:	lsl	w0, w0, #3
  40fca0:	mov	w1, w0
  40fca4:	mov	x0, x2
  40fca8:	bl	428db4 <ferror@plt+0x24da4>
  40fcac:	mov	x1, x0
  40fcb0:	ldr	x0, [sp, #56]
  40fcb4:	str	x1, [x0, #40]
  40fcb8:	ldr	x0, [sp, #56]
  40fcbc:	ldr	x1, [x0, #40]
  40fcc0:	ldr	w0, [sp, #52]
  40fcc4:	lsl	x0, x0, #3
  40fcc8:	add	x0, x1, x0
  40fccc:	ldr	x1, [sp, #32]
  40fcd0:	str	x1, [x0]
  40fcd4:	ldr	w0, [sp, #72]
  40fcd8:	cmp	w0, #0x0
  40fcdc:	b.ne	40fd30 <ferror@plt+0xbd20>  // b.any
  40fce0:	ldr	x0, [sp, #56]
  40fce4:	ldr	w0, [x0, #12]
  40fce8:	add	w1, w0, #0x1
  40fcec:	ldr	x0, [sp, #56]
  40fcf0:	str	w1, [x0, #12]
  40fcf4:	ldr	w0, [sp, #76]
  40fcf8:	cmp	w0, #0x0
  40fcfc:	b.ne	40fd1c <ferror@plt+0xbd0c>  // b.any
  40fd00:	ldr	x0, [sp, #56]
  40fd04:	ldr	w0, [x0, #16]
  40fd08:	add	w1, w0, #0x1
  40fd0c:	ldr	x0, [sp, #56]
  40fd10:	str	w1, [x0, #16]
  40fd14:	ldr	x0, [sp, #56]
  40fd18:	bl	40f5a0 <ferror@plt+0xb590>
  40fd1c:	ldr	x0, [sp, #56]
  40fd20:	ldr	w0, [x0, #68]
  40fd24:	add	w1, w0, #0x1
  40fd28:	ldr	x0, [sp, #56]
  40fd2c:	str	w1, [x0, #68]
  40fd30:	ldr	w0, [sp, #72]
  40fd34:	cmp	w0, #0x0
  40fd38:	b.eq	40fd88 <ferror@plt+0xbd78>  // b.none
  40fd3c:	ldr	x0, [sp, #56]
  40fd40:	ldr	x0, [x0, #72]
  40fd44:	cmp	x0, #0x0
  40fd48:	b.eq	40fd68 <ferror@plt+0xbd58>  // b.none
  40fd4c:	ldr	w0, [sp, #24]
  40fd50:	cmp	w0, #0x0
  40fd54:	b.ne	40fd68 <ferror@plt+0xbd58>  // b.any
  40fd58:	ldr	x0, [sp, #56]
  40fd5c:	ldr	x1, [x0, #72]
  40fd60:	ldr	x0, [sp, #88]
  40fd64:	blr	x1
  40fd68:	ldr	x0, [sp, #56]
  40fd6c:	ldr	x0, [x0, #80]
  40fd70:	cmp	x0, #0x0
  40fd74:	b.eq	40fd88 <ferror@plt+0xbd78>  // b.none
  40fd78:	ldr	x0, [sp, #56]
  40fd7c:	ldr	x1, [x0, #80]
  40fd80:	ldr	x0, [sp, #80]
  40fd84:	blr	x1
  40fd88:	nop
  40fd8c:	ldp	x29, x30, [sp], #96
  40fd90:	ret
  40fd94:	stp	x29, x30, [sp, #-64]!
  40fd98:	mov	x29, sp
  40fd9c:	str	x0, [sp, #24]
  40fda0:	str	x1, [sp, #16]
  40fda4:	ldr	x0, [sp, #24]
  40fda8:	str	x0, [sp, #56]
  40fdac:	ldr	x0, [sp, #56]
  40fdb0:	cmp	x0, #0x0
  40fdb4:	b.ne	40fdd8 <ferror@plt+0xbdc8>  // b.any
  40fdb8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fdbc:	add	x2, x0, #0xd90
  40fdc0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fdc4:	add	x1, x0, #0xe70
  40fdc8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fdcc:	add	x0, x0, #0xd20
  40fdd0:	bl	41aa2c <ferror@plt+0x16a1c>
  40fdd4:	b	40ff28 <ferror@plt+0xbf18>
  40fdd8:	ldr	x0, [sp, #56]
  40fddc:	ldr	w1, [x0, #32]
  40fde0:	ldr	x0, [sp, #56]
  40fde4:	ldr	x0, [x0]
  40fde8:	ldr	w0, [x0, #68]
  40fdec:	cmp	w1, w0
  40fdf0:	b.eq	40fe14 <ferror@plt+0xbe04>  // b.none
  40fdf4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fdf8:	add	x2, x0, #0xd40
  40fdfc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fe00:	add	x1, x0, #0xe70
  40fe04:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fe08:	add	x0, x0, #0xd20
  40fe0c:	bl	41aa2c <ferror@plt+0x16a1c>
  40fe10:	b	40ff28 <ferror@plt+0xbf18>
  40fe14:	ldr	x0, [sp, #56]
  40fe18:	ldr	w0, [x0, #24]
  40fe1c:	cmp	w0, #0x0
  40fe20:	b.ge	40fe44 <ferror@plt+0xbe34>  // b.tcont
  40fe24:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fe28:	add	x2, x0, #0xda0
  40fe2c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fe30:	add	x1, x0, #0xe70
  40fe34:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fe38:	add	x0, x0, #0xd20
  40fe3c:	bl	41aa2c <ferror@plt+0x16a1c>
  40fe40:	b	40ff28 <ferror@plt+0xbf18>
  40fe44:	ldr	x0, [sp, #56]
  40fe48:	ldr	w1, [x0, #24]
  40fe4c:	ldr	x0, [sp, #56]
  40fe50:	ldr	x0, [x0]
  40fe54:	ldr	w0, [x0]
  40fe58:	cmp	w1, w0
  40fe5c:	b.lt	40fe80 <ferror@plt+0xbe70>  // b.tstop
  40fe60:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fe64:	add	x2, x0, #0xd68
  40fe68:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fe6c:	add	x1, x0, #0xe70
  40fe70:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40fe74:	add	x0, x0, #0xd20
  40fe78:	bl	41aa2c <ferror@plt+0x16a1c>
  40fe7c:	b	40ff28 <ferror@plt+0xbf18>
  40fe80:	ldr	x0, [sp, #56]
  40fe84:	ldr	x0, [x0]
  40fe88:	ldr	x1, [x0, #32]
  40fe8c:	ldr	x0, [sp, #56]
  40fe90:	ldr	w0, [x0, #24]
  40fe94:	sxtw	x0, w0
  40fe98:	lsl	x0, x0, #2
  40fe9c:	add	x0, x1, x0
  40fea0:	ldr	w0, [x0]
  40fea4:	str	w0, [sp, #52]
  40fea8:	ldr	x0, [sp, #56]
  40feac:	ldr	x0, [x0]
  40feb0:	ldr	x1, [x0, #24]
  40feb4:	ldr	x0, [sp, #56]
  40feb8:	ldr	w0, [x0, #24]
  40febc:	sxtw	x0, w0
  40fec0:	lsl	x0, x0, #3
  40fec4:	add	x0, x1, x0
  40fec8:	ldr	x0, [x0]
  40fecc:	str	x0, [sp, #40]
  40fed0:	ldr	x0, [sp, #56]
  40fed4:	ldr	x7, [x0]
  40fed8:	ldr	x0, [sp, #56]
  40fedc:	ldr	w0, [x0, #24]
  40fee0:	mov	w6, #0x1                   	// #1
  40fee4:	mov	w5, #0x1                   	// #1
  40fee8:	ldr	x4, [sp, #16]
  40feec:	ldr	x3, [sp, #40]
  40fef0:	ldr	w2, [sp, #52]
  40fef4:	mov	w1, w0
  40fef8:	mov	x0, x7
  40fefc:	bl	40fb3c <ferror@plt+0xbb2c>
  40ff00:	ldr	x0, [sp, #56]
  40ff04:	ldr	w0, [x0, #32]
  40ff08:	add	w1, w0, #0x1
  40ff0c:	ldr	x0, [sp, #56]
  40ff10:	str	w1, [x0, #32]
  40ff14:	ldr	x0, [sp, #56]
  40ff18:	ldr	x0, [x0]
  40ff1c:	ldr	w1, [x0, #68]
  40ff20:	add	w1, w1, #0x1
  40ff24:	str	w1, [x0, #68]
  40ff28:	ldp	x29, x30, [sp], #64
  40ff2c:	ret
  40ff30:	stp	x29, x30, [sp, #-32]!
  40ff34:	mov	x29, sp
  40ff38:	str	x0, [sp, #24]
  40ff3c:	mov	w1, #0x0                   	// #0
  40ff40:	ldr	x0, [sp, #24]
  40ff44:	bl	40f9e4 <ferror@plt+0xb9d4>
  40ff48:	nop
  40ff4c:	ldp	x29, x30, [sp], #32
  40ff50:	ret
  40ff54:	stp	x29, x30, [sp, #-32]!
  40ff58:	mov	x29, sp
  40ff5c:	str	x0, [sp, #24]
  40ff60:	ldr	x0, [sp, #24]
  40ff64:	cmp	x0, #0x0
  40ff68:	b.ne	40ff90 <ferror@plt+0xbf80>  // b.any
  40ff6c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ff70:	add	x2, x0, #0xd28
  40ff74:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ff78:	add	x1, x0, #0xe90
  40ff7c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ff80:	add	x0, x0, #0xd20
  40ff84:	bl	41aa2c <ferror@plt+0x16a1c>
  40ff88:	mov	x0, #0x0                   	// #0
  40ff8c:	b	40ffb0 <ferror@plt+0xbfa0>
  40ff90:	ldr	x0, [sp, #24]
  40ff94:	add	x0, x0, #0x40
  40ff98:	ldxr	w1, [x0]
  40ff9c:	add	w1, w1, #0x1
  40ffa0:	stlxr	w2, w1, [x0]
  40ffa4:	cbnz	w2, 40ff98 <ferror@plt+0xbf88>
  40ffa8:	dmb	ish
  40ffac:	ldr	x0, [sp, #24]
  40ffb0:	ldp	x29, x30, [sp], #32
  40ffb4:	ret
  40ffb8:	stp	x29, x30, [sp, #-32]!
  40ffbc:	mov	x29, sp
  40ffc0:	str	x0, [sp, #24]
  40ffc4:	ldr	x0, [sp, #24]
  40ffc8:	cmp	x0, #0x0
  40ffcc:	b.ne	40fff0 <ferror@plt+0xbfe0>  // b.any
  40ffd0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ffd4:	add	x2, x0, #0xd28
  40ffd8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ffdc:	add	x1, x0, #0xea8
  40ffe0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  40ffe4:	add	x0, x0, #0xd20
  40ffe8:	bl	41aa2c <ferror@plt+0x16a1c>
  40ffec:	b	410074 <ferror@plt+0xc064>
  40fff0:	ldr	x0, [sp, #24]
  40fff4:	add	x0, x0, #0x40
  40fff8:	ldxr	w1, [x0]
  40fffc:	sub	w2, w1, #0x1
  410000:	stlxr	w3, w2, [x0]
  410004:	cbnz	w3, 40fff8 <ferror@plt+0xbfe8>
  410008:	dmb	ish
  41000c:	cmp	w1, #0x1
  410010:	cset	w0, eq  // eq = none
  410014:	and	w0, w0, #0xff
  410018:	cmp	w0, #0x0
  41001c:	b.eq	410074 <ferror@plt+0xc064>  // b.none
  410020:	mov	w1, #0x1                   	// #1
  410024:	ldr	x0, [sp, #24]
  410028:	bl	40f128 <ferror@plt+0xb118>
  41002c:	ldr	x0, [sp, #24]
  410030:	ldr	x1, [x0, #24]
  410034:	ldr	x0, [sp, #24]
  410038:	ldr	x0, [x0, #40]
  41003c:	cmp	x1, x0
  410040:	b.eq	410050 <ferror@plt+0xc040>  // b.none
  410044:	ldr	x0, [sp, #24]
  410048:	ldr	x0, [x0, #40]
  41004c:	bl	4185e0 <ferror@plt+0x145d0>
  410050:	ldr	x0, [sp, #24]
  410054:	ldr	x0, [x0, #24]
  410058:	bl	4185e0 <ferror@plt+0x145d0>
  41005c:	ldr	x0, [sp, #24]
  410060:	ldr	x0, [x0, #32]
  410064:	bl	4185e0 <ferror@plt+0x145d0>
  410068:	ldr	x1, [sp, #24]
  41006c:	mov	x0, #0x58                  	// #88
  410070:	bl	4262b4 <ferror@plt+0x222a4>
  410074:	ldp	x29, x30, [sp], #32
  410078:	ret
  41007c:	stp	x29, x30, [sp, #-32]!
  410080:	mov	x29, sp
  410084:	str	x0, [sp, #24]
  410088:	ldr	x0, [sp, #24]
  41008c:	cmp	x0, #0x0
  410090:	b.ne	4100b4 <ferror@plt+0xc0a4>  // b.any
  410094:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410098:	add	x2, x0, #0xd28
  41009c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4100a0:	add	x1, x0, #0xec0
  4100a4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4100a8:	add	x0, x0, #0xd20
  4100ac:	bl	41aa2c <ferror@plt+0x16a1c>
  4100b0:	b	4100c4 <ferror@plt+0xc0b4>
  4100b4:	ldr	x0, [sp, #24]
  4100b8:	bl	41050c <ferror@plt+0xc4fc>
  4100bc:	ldr	x0, [sp, #24]
  4100c0:	bl	40ffb8 <ferror@plt+0xbfa8>
  4100c4:	ldp	x29, x30, [sp], #32
  4100c8:	ret
  4100cc:	stp	x29, x30, [sp, #-48]!
  4100d0:	mov	x29, sp
  4100d4:	str	x0, [sp, #24]
  4100d8:	str	x1, [sp, #16]
  4100dc:	ldr	x0, [sp, #24]
  4100e0:	cmp	x0, #0x0
  4100e4:	b.ne	41010c <ferror@plt+0xc0fc>  // b.any
  4100e8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4100ec:	add	x2, x0, #0xd28
  4100f0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4100f4:	add	x1, x0, #0xed8
  4100f8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4100fc:	add	x0, x0, #0xd20
  410100:	bl	41aa2c <ferror@plt+0x16a1c>
  410104:	mov	x0, #0x0                   	// #0
  410108:	b	410164 <ferror@plt+0xc154>
  41010c:	add	x0, sp, #0x28
  410110:	mov	x2, x0
  410114:	ldr	x1, [sp, #16]
  410118:	ldr	x0, [sp, #24]
  41011c:	bl	40ee6c <ferror@plt+0xae5c>
  410120:	str	w0, [sp, #44]
  410124:	ldr	x0, [sp, #24]
  410128:	ldr	x1, [x0, #32]
  41012c:	ldr	w0, [sp, #44]
  410130:	lsl	x0, x0, #2
  410134:	add	x0, x1, x0
  410138:	ldr	w0, [x0]
  41013c:	cmp	w0, #0x1
  410140:	b.ls	410160 <ferror@plt+0xc150>  // b.plast
  410144:	ldr	x0, [sp, #24]
  410148:	ldr	x1, [x0, #40]
  41014c:	ldr	w0, [sp, #44]
  410150:	lsl	x0, x0, #3
  410154:	add	x0, x1, x0
  410158:	ldr	x0, [x0]
  41015c:	b	410164 <ferror@plt+0xc154>
  410160:	mov	x0, #0x0                   	// #0
  410164:	ldp	x29, x30, [sp], #48
  410168:	ret
  41016c:	stp	x29, x30, [sp, #-64]!
  410170:	mov	x29, sp
  410174:	str	x0, [sp, #40]
  410178:	str	x1, [sp, #32]
  41017c:	str	x2, [sp, #24]
  410180:	str	x3, [sp, #16]
  410184:	ldr	x0, [sp, #40]
  410188:	cmp	x0, #0x0
  41018c:	b.ne	4101b4 <ferror@plt+0xc1a4>  // b.any
  410190:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410194:	add	x2, x0, #0xd28
  410198:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  41019c:	add	x1, x0, #0xef0
  4101a0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4101a4:	add	x0, x0, #0xd20
  4101a8:	bl	41aa2c <ferror@plt+0x16a1c>
  4101ac:	mov	w0, #0x0                   	// #0
  4101b0:	b	410250 <ferror@plt+0xc240>
  4101b4:	add	x0, sp, #0x38
  4101b8:	mov	x2, x0
  4101bc:	ldr	x1, [sp, #32]
  4101c0:	ldr	x0, [sp, #40]
  4101c4:	bl	40ee6c <ferror@plt+0xae5c>
  4101c8:	str	w0, [sp, #60]
  4101cc:	ldr	x0, [sp, #40]
  4101d0:	ldr	x1, [x0, #32]
  4101d4:	ldr	w0, [sp, #60]
  4101d8:	lsl	x0, x0, #2
  4101dc:	add	x0, x1, x0
  4101e0:	ldr	w0, [x0]
  4101e4:	cmp	w0, #0x1
  4101e8:	b.hi	4101f4 <ferror@plt+0xc1e4>  // b.pmore
  4101ec:	mov	w0, #0x0                   	// #0
  4101f0:	b	410250 <ferror@plt+0xc240>
  4101f4:	ldr	x0, [sp, #24]
  4101f8:	cmp	x0, #0x0
  4101fc:	b.eq	410220 <ferror@plt+0xc210>  // b.none
  410200:	ldr	x0, [sp, #40]
  410204:	ldr	x1, [x0, #24]
  410208:	ldr	w0, [sp, #60]
  41020c:	lsl	x0, x0, #3
  410210:	add	x0, x1, x0
  410214:	ldr	x1, [x0]
  410218:	ldr	x0, [sp, #24]
  41021c:	str	x1, [x0]
  410220:	ldr	x0, [sp, #16]
  410224:	cmp	x0, #0x0
  410228:	b.eq	41024c <ferror@plt+0xc23c>  // b.none
  41022c:	ldr	x0, [sp, #40]
  410230:	ldr	x1, [x0, #40]
  410234:	ldr	w0, [sp, #60]
  410238:	lsl	x0, x0, #3
  41023c:	add	x0, x1, x0
  410240:	ldr	x1, [x0]
  410244:	ldr	x0, [sp, #16]
  410248:	str	x1, [x0]
  41024c:	mov	w0, #0x1                   	// #1
  410250:	ldp	x29, x30, [sp], #64
  410254:	ret
  410258:	stp	x29, x30, [sp, #-64]!
  41025c:	mov	x29, sp
  410260:	str	x0, [sp, #40]
  410264:	str	x1, [sp, #32]
  410268:	str	x2, [sp, #24]
  41026c:	str	w3, [sp, #20]
  410270:	ldr	x0, [sp, #40]
  410274:	cmp	x0, #0x0
  410278:	b.ne	41029c <ferror@plt+0xc28c>  // b.any
  41027c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410280:	add	x2, x0, #0xd28
  410284:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410288:	add	x1, x0, #0xf10
  41028c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410290:	add	x0, x0, #0xd20
  410294:	bl	41aa2c <ferror@plt+0x16a1c>
  410298:	b	4102d8 <ferror@plt+0xc2c8>
  41029c:	add	x0, sp, #0x38
  4102a0:	mov	x2, x0
  4102a4:	ldr	x1, [sp, #32]
  4102a8:	ldr	x0, [sp, #40]
  4102ac:	bl	40ee6c <ferror@plt+0xae5c>
  4102b0:	str	w0, [sp, #60]
  4102b4:	ldr	w0, [sp, #56]
  4102b8:	mov	w6, #0x0                   	// #0
  4102bc:	ldr	w5, [sp, #20]
  4102c0:	ldr	x4, [sp, #24]
  4102c4:	ldr	x3, [sp, #32]
  4102c8:	mov	w2, w0
  4102cc:	ldr	w1, [sp, #60]
  4102d0:	ldr	x0, [sp, #40]
  4102d4:	bl	40fb3c <ferror@plt+0xbb2c>
  4102d8:	ldp	x29, x30, [sp], #64
  4102dc:	ret
  4102e0:	stp	x29, x30, [sp, #-48]!
  4102e4:	mov	x29, sp
  4102e8:	str	x0, [sp, #40]
  4102ec:	str	x1, [sp, #32]
  4102f0:	str	x2, [sp, #24]
  4102f4:	mov	w3, #0x0                   	// #0
  4102f8:	ldr	x2, [sp, #24]
  4102fc:	ldr	x1, [sp, #32]
  410300:	ldr	x0, [sp, #40]
  410304:	bl	410258 <ferror@plt+0xc248>
  410308:	nop
  41030c:	ldp	x29, x30, [sp], #48
  410310:	ret
  410314:	stp	x29, x30, [sp, #-48]!
  410318:	mov	x29, sp
  41031c:	str	x0, [sp, #40]
  410320:	str	x1, [sp, #32]
  410324:	str	x2, [sp, #24]
  410328:	mov	w3, #0x1                   	// #1
  41032c:	ldr	x2, [sp, #24]
  410330:	ldr	x1, [sp, #32]
  410334:	ldr	x0, [sp, #40]
  410338:	bl	410258 <ferror@plt+0xc248>
  41033c:	nop
  410340:	ldp	x29, x30, [sp], #48
  410344:	ret
  410348:	stp	x29, x30, [sp, #-32]!
  41034c:	mov	x29, sp
  410350:	str	x0, [sp, #24]
  410354:	str	x1, [sp, #16]
  410358:	mov	w3, #0x1                   	// #1
  41035c:	ldr	x2, [sp, #16]
  410360:	ldr	x1, [sp, #16]
  410364:	ldr	x0, [sp, #24]
  410368:	bl	410258 <ferror@plt+0xc248>
  41036c:	nop
  410370:	ldp	x29, x30, [sp], #32
  410374:	ret
  410378:	stp	x29, x30, [sp, #-48]!
  41037c:	mov	x29, sp
  410380:	str	x0, [sp, #24]
  410384:	str	x1, [sp, #16]
  410388:	ldr	x0, [sp, #24]
  41038c:	cmp	x0, #0x0
  410390:	b.ne	4103b8 <ferror@plt+0xc3a8>  // b.any
  410394:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410398:	add	x2, x0, #0xd28
  41039c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4103a0:	add	x1, x0, #0xf30
  4103a4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4103a8:	add	x0, x0, #0xd20
  4103ac:	bl	41aa2c <ferror@plt+0x16a1c>
  4103b0:	mov	w0, #0x0                   	// #0
  4103b4:	b	4103f4 <ferror@plt+0xc3e4>
  4103b8:	add	x0, sp, #0x28
  4103bc:	mov	x2, x0
  4103c0:	ldr	x1, [sp, #16]
  4103c4:	ldr	x0, [sp, #24]
  4103c8:	bl	40ee6c <ferror@plt+0xae5c>
  4103cc:	str	w0, [sp, #44]
  4103d0:	ldr	x0, [sp, #24]
  4103d4:	ldr	x1, [x0, #32]
  4103d8:	ldr	w0, [sp, #44]
  4103dc:	lsl	x0, x0, #2
  4103e0:	add	x0, x1, x0
  4103e4:	ldr	w0, [x0]
  4103e8:	cmp	w0, #0x1
  4103ec:	cset	w0, hi  // hi = pmore
  4103f0:	and	w0, w0, #0xff
  4103f4:	ldp	x29, x30, [sp], #48
  4103f8:	ret
  4103fc:	stp	x29, x30, [sp, #-64]!
  410400:	mov	x29, sp
  410404:	str	x0, [sp, #40]
  410408:	str	x1, [sp, #32]
  41040c:	str	w2, [sp, #28]
  410410:	ldr	x0, [sp, #40]
  410414:	cmp	x0, #0x0
  410418:	b.ne	410440 <ferror@plt+0xc430>  // b.any
  41041c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410420:	add	x2, x0, #0xd28
  410424:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410428:	add	x1, x0, #0xf48
  41042c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410430:	add	x0, x0, #0xd20
  410434:	bl	41aa2c <ferror@plt+0x16a1c>
  410438:	mov	w0, #0x0                   	// #0
  41043c:	b	4104b4 <ferror@plt+0xc4a4>
  410440:	add	x0, sp, #0x38
  410444:	mov	x2, x0
  410448:	ldr	x1, [sp, #32]
  41044c:	ldr	x0, [sp, #40]
  410450:	bl	40ee6c <ferror@plt+0xae5c>
  410454:	str	w0, [sp, #60]
  410458:	ldr	x0, [sp, #40]
  41045c:	ldr	x1, [x0, #32]
  410460:	ldr	w0, [sp, #60]
  410464:	lsl	x0, x0, #2
  410468:	add	x0, x1, x0
  41046c:	ldr	w0, [x0]
  410470:	cmp	w0, #0x1
  410474:	b.hi	410480 <ferror@plt+0xc470>  // b.pmore
  410478:	mov	w0, #0x0                   	// #0
  41047c:	b	4104b4 <ferror@plt+0xc4a4>
  410480:	ldr	w0, [sp, #60]
  410484:	ldr	w2, [sp, #28]
  410488:	mov	w1, w0
  41048c:	ldr	x0, [sp, #40]
  410490:	bl	40f018 <ferror@plt+0xb008>
  410494:	ldr	x0, [sp, #40]
  410498:	bl	40f5a0 <ferror@plt+0xb590>
  41049c:	ldr	x0, [sp, #40]
  4104a0:	ldr	w0, [x0, #68]
  4104a4:	add	w1, w0, #0x1
  4104a8:	ldr	x0, [sp, #40]
  4104ac:	str	w1, [x0, #68]
  4104b0:	mov	w0, #0x1                   	// #1
  4104b4:	ldp	x29, x30, [sp], #64
  4104b8:	ret
  4104bc:	stp	x29, x30, [sp, #-32]!
  4104c0:	mov	x29, sp
  4104c4:	str	x0, [sp, #24]
  4104c8:	str	x1, [sp, #16]
  4104cc:	mov	w2, #0x1                   	// #1
  4104d0:	ldr	x1, [sp, #16]
  4104d4:	ldr	x0, [sp, #24]
  4104d8:	bl	4103fc <ferror@plt+0xc3ec>
  4104dc:	ldp	x29, x30, [sp], #32
  4104e0:	ret
  4104e4:	stp	x29, x30, [sp, #-32]!
  4104e8:	mov	x29, sp
  4104ec:	str	x0, [sp, #24]
  4104f0:	str	x1, [sp, #16]
  4104f4:	mov	w2, #0x0                   	// #0
  4104f8:	ldr	x1, [sp, #16]
  4104fc:	ldr	x0, [sp, #24]
  410500:	bl	4103fc <ferror@plt+0xc3ec>
  410504:	ldp	x29, x30, [sp], #32
  410508:	ret
  41050c:	stp	x29, x30, [sp, #-32]!
  410510:	mov	x29, sp
  410514:	str	x0, [sp, #24]
  410518:	ldr	x0, [sp, #24]
  41051c:	cmp	x0, #0x0
  410520:	b.ne	410544 <ferror@plt+0xc534>  // b.any
  410524:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410528:	add	x2, x0, #0xd28
  41052c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410530:	add	x1, x0, #0xf68
  410534:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410538:	add	x0, x0, #0xd20
  41053c:	bl	41aa2c <ferror@plt+0x16a1c>
  410540:	b	41057c <ferror@plt+0xc56c>
  410544:	ldr	x0, [sp, #24]
  410548:	ldr	w0, [x0, #12]
  41054c:	cmp	w0, #0x0
  410550:	b.eq	410568 <ferror@plt+0xc558>  // b.none
  410554:	ldr	x0, [sp, #24]
  410558:	ldr	w0, [x0, #68]
  41055c:	add	w1, w0, #0x1
  410560:	ldr	x0, [sp, #24]
  410564:	str	w1, [x0, #68]
  410568:	mov	w1, #0x1                   	// #1
  41056c:	ldr	x0, [sp, #24]
  410570:	bl	40f128 <ferror@plt+0xb118>
  410574:	ldr	x0, [sp, #24]
  410578:	bl	40f5a0 <ferror@plt+0xb590>
  41057c:	ldp	x29, x30, [sp], #32
  410580:	ret
  410584:	stp	x29, x30, [sp, #-32]!
  410588:	mov	x29, sp
  41058c:	str	x0, [sp, #24]
  410590:	ldr	x0, [sp, #24]
  410594:	cmp	x0, #0x0
  410598:	b.ne	4105bc <ferror@plt+0xc5ac>  // b.any
  41059c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4105a0:	add	x2, x0, #0xd28
  4105a4:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4105a8:	add	x1, x0, #0xf80
  4105ac:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4105b0:	add	x0, x0, #0xd20
  4105b4:	bl	41aa2c <ferror@plt+0x16a1c>
  4105b8:	b	4105f4 <ferror@plt+0xc5e4>
  4105bc:	ldr	x0, [sp, #24]
  4105c0:	ldr	w0, [x0, #12]
  4105c4:	cmp	w0, #0x0
  4105c8:	b.eq	4105e0 <ferror@plt+0xc5d0>  // b.none
  4105cc:	ldr	x0, [sp, #24]
  4105d0:	ldr	w0, [x0, #68]
  4105d4:	add	w1, w0, #0x1
  4105d8:	ldr	x0, [sp, #24]
  4105dc:	str	w1, [x0, #68]
  4105e0:	mov	w1, #0x0                   	// #0
  4105e4:	ldr	x0, [sp, #24]
  4105e8:	bl	40f128 <ferror@plt+0xb118>
  4105ec:	ldr	x0, [sp, #24]
  4105f0:	bl	40f5a0 <ferror@plt+0xb590>
  4105f4:	ldp	x29, x30, [sp], #32
  4105f8:	ret
  4105fc:	stp	x29, x30, [sp, #-80]!
  410600:	mov	x29, sp
  410604:	str	x0, [sp, #40]
  410608:	str	x1, [sp, #32]
  41060c:	str	x2, [sp, #24]
  410610:	str	w3, [sp, #20]
  410614:	str	wzr, [sp, #76]
  410618:	ldr	x0, [sp, #40]
  41061c:	ldr	w0, [x0, #68]
  410620:	str	w0, [sp, #68]
  410624:	str	wzr, [sp, #72]
  410628:	b	410708 <ferror@plt+0xc6f8>
  41062c:	ldr	x0, [sp, #40]
  410630:	ldr	x1, [x0, #32]
  410634:	ldrsw	x0, [sp, #72]
  410638:	lsl	x0, x0, #2
  41063c:	add	x0, x1, x0
  410640:	ldr	w0, [x0]
  410644:	str	w0, [sp, #64]
  410648:	ldr	x0, [sp, #40]
  41064c:	ldr	x1, [x0, #24]
  410650:	ldrsw	x0, [sp, #72]
  410654:	lsl	x0, x0, #3
  410658:	add	x0, x1, x0
  41065c:	ldr	x0, [x0]
  410660:	str	x0, [sp, #56]
  410664:	ldr	x0, [sp, #40]
  410668:	ldr	x1, [x0, #40]
  41066c:	ldrsw	x0, [sp, #72]
  410670:	lsl	x0, x0, #3
  410674:	add	x0, x1, x0
  410678:	ldr	x0, [x0]
  41067c:	str	x0, [sp, #48]
  410680:	ldr	w0, [sp, #64]
  410684:	cmp	w0, #0x1
  410688:	b.ls	4106c4 <ferror@plt+0xc6b4>  // b.plast
  41068c:	ldr	x3, [sp, #32]
  410690:	ldr	x2, [sp, #24]
  410694:	ldr	x1, [sp, #48]
  410698:	ldr	x0, [sp, #56]
  41069c:	blr	x3
  4106a0:	cmp	w0, #0x0
  4106a4:	b.eq	4106c4 <ferror@plt+0xc6b4>  // b.none
  4106a8:	ldr	w2, [sp, #20]
  4106ac:	ldr	w1, [sp, #72]
  4106b0:	ldr	x0, [sp, #40]
  4106b4:	bl	40f018 <ferror@plt+0xb008>
  4106b8:	ldr	w0, [sp, #76]
  4106bc:	add	w0, w0, #0x1
  4106c0:	str	w0, [sp, #76]
  4106c4:	ldr	x0, [sp, #40]
  4106c8:	ldr	w0, [x0, #68]
  4106cc:	ldr	w1, [sp, #68]
  4106d0:	cmp	w1, w0
  4106d4:	b.eq	4106fc <ferror@plt+0xc6ec>  // b.none
  4106d8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4106dc:	add	x2, x0, #0xdb8
  4106e0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4106e4:	add	x1, x0, #0xf98
  4106e8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4106ec:	add	x0, x0, #0xd20
  4106f0:	bl	41aa2c <ferror@plt+0x16a1c>
  4106f4:	mov	w0, #0x0                   	// #0
  4106f8:	b	410748 <ferror@plt+0xc738>
  4106fc:	ldr	w0, [sp, #72]
  410700:	add	w0, w0, #0x1
  410704:	str	w0, [sp, #72]
  410708:	ldr	x0, [sp, #40]
  41070c:	ldr	w0, [x0]
  410710:	ldr	w1, [sp, #72]
  410714:	cmp	w1, w0
  410718:	b.lt	41062c <ferror@plt+0xc61c>  // b.tstop
  41071c:	ldr	x0, [sp, #40]
  410720:	bl	40f5a0 <ferror@plt+0xb590>
  410724:	ldr	w0, [sp, #76]
  410728:	cmp	w0, #0x0
  41072c:	b.eq	410744 <ferror@plt+0xc734>  // b.none
  410730:	ldr	x0, [sp, #40]
  410734:	ldr	w0, [x0, #68]
  410738:	add	w1, w0, #0x1
  41073c:	ldr	x0, [sp, #40]
  410740:	str	w1, [x0, #68]
  410744:	ldr	w0, [sp, #76]
  410748:	ldp	x29, x30, [sp], #80
  41074c:	ret
  410750:	stp	x29, x30, [sp, #-48]!
  410754:	mov	x29, sp
  410758:	str	x0, [sp, #40]
  41075c:	str	x1, [sp, #32]
  410760:	str	x2, [sp, #24]
  410764:	ldr	x0, [sp, #40]
  410768:	cmp	x0, #0x0
  41076c:	b.ne	410794 <ferror@plt+0xc784>  // b.any
  410770:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410774:	add	x2, x0, #0xd28
  410778:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  41077c:	add	x1, x0, #0xfc0
  410780:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410784:	add	x0, x0, #0xd20
  410788:	bl	41aa2c <ferror@plt+0x16a1c>
  41078c:	mov	w0, #0x0                   	// #0
  410790:	b	4107d8 <ferror@plt+0xc7c8>
  410794:	ldr	x0, [sp, #32]
  410798:	cmp	x0, #0x0
  41079c:	b.ne	4107c4 <ferror@plt+0xc7b4>  // b.any
  4107a0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4107a4:	add	x2, x0, #0xdd8
  4107a8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4107ac:	add	x1, x0, #0xfc0
  4107b0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4107b4:	add	x0, x0, #0xd20
  4107b8:	bl	41aa2c <ferror@plt+0x16a1c>
  4107bc:	mov	w0, #0x0                   	// #0
  4107c0:	b	4107d8 <ferror@plt+0xc7c8>
  4107c4:	mov	w3, #0x1                   	// #1
  4107c8:	ldr	x2, [sp, #24]
  4107cc:	ldr	x1, [sp, #32]
  4107d0:	ldr	x0, [sp, #40]
  4107d4:	bl	4105fc <ferror@plt+0xc5ec>
  4107d8:	ldp	x29, x30, [sp], #48
  4107dc:	ret
  4107e0:	stp	x29, x30, [sp, #-48]!
  4107e4:	mov	x29, sp
  4107e8:	str	x0, [sp, #40]
  4107ec:	str	x1, [sp, #32]
  4107f0:	str	x2, [sp, #24]
  4107f4:	ldr	x0, [sp, #40]
  4107f8:	cmp	x0, #0x0
  4107fc:	b.ne	410824 <ferror@plt+0xc814>  // b.any
  410800:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410804:	add	x2, x0, #0xd28
  410808:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  41080c:	add	x1, x0, #0xfe0
  410810:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410814:	add	x0, x0, #0xd20
  410818:	bl	41aa2c <ferror@plt+0x16a1c>
  41081c:	mov	w0, #0x0                   	// #0
  410820:	b	410868 <ferror@plt+0xc858>
  410824:	ldr	x0, [sp, #32]
  410828:	cmp	x0, #0x0
  41082c:	b.ne	410854 <ferror@plt+0xc844>  // b.any
  410830:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410834:	add	x2, x0, #0xdd8
  410838:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  41083c:	add	x1, x0, #0xfe0
  410840:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410844:	add	x0, x0, #0xd20
  410848:	bl	41aa2c <ferror@plt+0x16a1c>
  41084c:	mov	w0, #0x0                   	// #0
  410850:	b	410868 <ferror@plt+0xc858>
  410854:	mov	w3, #0x0                   	// #0
  410858:	ldr	x2, [sp, #24]
  41085c:	ldr	x1, [sp, #32]
  410860:	ldr	x0, [sp, #40]
  410864:	bl	4105fc <ferror@plt+0xc5ec>
  410868:	ldp	x29, x30, [sp], #48
  41086c:	ret
  410870:	stp	x29, x30, [sp, #-80]!
  410874:	mov	x29, sp
  410878:	str	x0, [sp, #40]
  41087c:	str	x1, [sp, #32]
  410880:	str	x2, [sp, #24]
  410884:	ldr	x0, [sp, #40]
  410888:	cmp	x0, #0x0
  41088c:	b.ne	4108b0 <ferror@plt+0xc8a0>  // b.any
  410890:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410894:	add	x2, x0, #0xd28
  410898:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41089c:	add	x1, x0, #0x0
  4108a0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4108a4:	add	x0, x0, #0xd20
  4108a8:	bl	41aa2c <ferror@plt+0x16a1c>
  4108ac:	b	4109b8 <ferror@plt+0xc9a8>
  4108b0:	ldr	x0, [sp, #32]
  4108b4:	cmp	x0, #0x0
  4108b8:	b.ne	4108dc <ferror@plt+0xc8cc>  // b.any
  4108bc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4108c0:	add	x2, x0, #0xdd8
  4108c4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4108c8:	add	x1, x0, #0x0
  4108cc:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4108d0:	add	x0, x0, #0xd20
  4108d4:	bl	41aa2c <ferror@plt+0x16a1c>
  4108d8:	b	4109b8 <ferror@plt+0xc9a8>
  4108dc:	ldr	x0, [sp, #40]
  4108e0:	ldr	w0, [x0, #68]
  4108e4:	str	w0, [sp, #72]
  4108e8:	str	wzr, [sp, #76]
  4108ec:	b	4109a4 <ferror@plt+0xc994>
  4108f0:	ldr	x0, [sp, #40]
  4108f4:	ldr	x1, [x0, #32]
  4108f8:	ldrsw	x0, [sp, #76]
  4108fc:	lsl	x0, x0, #2
  410900:	add	x0, x1, x0
  410904:	ldr	w0, [x0]
  410908:	str	w0, [sp, #68]
  41090c:	ldr	x0, [sp, #40]
  410910:	ldr	x1, [x0, #24]
  410914:	ldrsw	x0, [sp, #76]
  410918:	lsl	x0, x0, #3
  41091c:	add	x0, x1, x0
  410920:	ldr	x0, [x0]
  410924:	str	x0, [sp, #56]
  410928:	ldr	x0, [sp, #40]
  41092c:	ldr	x1, [x0, #40]
  410930:	ldrsw	x0, [sp, #76]
  410934:	lsl	x0, x0, #3
  410938:	add	x0, x1, x0
  41093c:	ldr	x0, [x0]
  410940:	str	x0, [sp, #48]
  410944:	ldr	w0, [sp, #68]
  410948:	cmp	w0, #0x1
  41094c:	b.ls	410964 <ferror@plt+0xc954>  // b.plast
  410950:	ldr	x3, [sp, #32]
  410954:	ldr	x2, [sp, #24]
  410958:	ldr	x1, [sp, #48]
  41095c:	ldr	x0, [sp, #56]
  410960:	blr	x3
  410964:	ldr	x0, [sp, #40]
  410968:	ldr	w0, [x0, #68]
  41096c:	ldr	w1, [sp, #72]
  410970:	cmp	w1, w0
  410974:	b.eq	410998 <ferror@plt+0xc988>  // b.none
  410978:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  41097c:	add	x2, x0, #0xdb8
  410980:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  410984:	add	x1, x0, #0x0
  410988:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  41098c:	add	x0, x0, #0xd20
  410990:	bl	41aa2c <ferror@plt+0x16a1c>
  410994:	b	4109b8 <ferror@plt+0xc9a8>
  410998:	ldr	w0, [sp, #76]
  41099c:	add	w0, w0, #0x1
  4109a0:	str	w0, [sp, #76]
  4109a4:	ldr	x0, [sp, #40]
  4109a8:	ldr	w0, [x0]
  4109ac:	ldr	w1, [sp, #76]
  4109b0:	cmp	w1, w0
  4109b4:	b.lt	4108f0 <ferror@plt+0xc8e0>  // b.tstop
  4109b8:	ldp	x29, x30, [sp], #80
  4109bc:	ret
  4109c0:	stp	x29, x30, [sp, #-80]!
  4109c4:	mov	x29, sp
  4109c8:	str	x0, [sp, #40]
  4109cc:	str	x1, [sp, #32]
  4109d0:	str	x2, [sp, #24]
  4109d4:	ldr	x0, [sp, #40]
  4109d8:	cmp	x0, #0x0
  4109dc:	b.ne	410a04 <ferror@plt+0xc9f4>  // b.any
  4109e0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4109e4:	add	x2, x0, #0xd28
  4109e8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4109ec:	add	x1, x0, #0x18
  4109f0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  4109f4:	add	x0, x0, #0xd20
  4109f8:	bl	41aa2c <ferror@plt+0x16a1c>
  4109fc:	mov	x0, #0x0                   	// #0
  410a00:	b	410b34 <ferror@plt+0xcb24>
  410a04:	ldr	x0, [sp, #32]
  410a08:	cmp	x0, #0x0
  410a0c:	b.ne	410a34 <ferror@plt+0xca24>  // b.any
  410a10:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410a14:	add	x2, x0, #0xde8
  410a18:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  410a1c:	add	x1, x0, #0x18
  410a20:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410a24:	add	x0, x0, #0xd20
  410a28:	bl	41aa2c <ferror@plt+0x16a1c>
  410a2c:	mov	x0, #0x0                   	// #0
  410a30:	b	410b34 <ferror@plt+0xcb24>
  410a34:	ldr	x0, [sp, #40]
  410a38:	ldr	w0, [x0, #68]
  410a3c:	str	w0, [sp, #68]
  410a40:	str	wzr, [sp, #72]
  410a44:	str	wzr, [sp, #76]
  410a48:	b	410b1c <ferror@plt+0xcb0c>
  410a4c:	ldr	x0, [sp, #40]
  410a50:	ldr	x1, [x0, #32]
  410a54:	ldrsw	x0, [sp, #76]
  410a58:	lsl	x0, x0, #2
  410a5c:	add	x0, x1, x0
  410a60:	ldr	w0, [x0]
  410a64:	str	w0, [sp, #64]
  410a68:	ldr	x0, [sp, #40]
  410a6c:	ldr	x1, [x0, #24]
  410a70:	ldrsw	x0, [sp, #76]
  410a74:	lsl	x0, x0, #3
  410a78:	add	x0, x1, x0
  410a7c:	ldr	x0, [x0]
  410a80:	str	x0, [sp, #56]
  410a84:	ldr	x0, [sp, #40]
  410a88:	ldr	x1, [x0, #40]
  410a8c:	ldrsw	x0, [sp, #76]
  410a90:	lsl	x0, x0, #3
  410a94:	add	x0, x1, x0
  410a98:	ldr	x0, [x0]
  410a9c:	str	x0, [sp, #48]
  410aa0:	ldr	w0, [sp, #64]
  410aa4:	cmp	w0, #0x1
  410aa8:	b.ls	410ac4 <ferror@plt+0xcab4>  // b.plast
  410aac:	ldr	x3, [sp, #32]
  410ab0:	ldr	x2, [sp, #24]
  410ab4:	ldr	x1, [sp, #48]
  410ab8:	ldr	x0, [sp, #56]
  410abc:	blr	x3
  410ac0:	str	w0, [sp, #72]
  410ac4:	ldr	x0, [sp, #40]
  410ac8:	ldr	w0, [x0, #68]
  410acc:	ldr	w1, [sp, #68]
  410ad0:	cmp	w1, w0
  410ad4:	b.eq	410afc <ferror@plt+0xcaec>  // b.none
  410ad8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410adc:	add	x2, x0, #0xdb8
  410ae0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  410ae4:	add	x1, x0, #0x18
  410ae8:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410aec:	add	x0, x0, #0xd20
  410af0:	bl	41aa2c <ferror@plt+0x16a1c>
  410af4:	mov	x0, #0x0                   	// #0
  410af8:	b	410b34 <ferror@plt+0xcb24>
  410afc:	ldr	w0, [sp, #72]
  410b00:	cmp	w0, #0x0
  410b04:	b.eq	410b10 <ferror@plt+0xcb00>  // b.none
  410b08:	ldr	x0, [sp, #48]
  410b0c:	b	410b34 <ferror@plt+0xcb24>
  410b10:	ldr	w0, [sp, #76]
  410b14:	add	w0, w0, #0x1
  410b18:	str	w0, [sp, #76]
  410b1c:	ldr	x0, [sp, #40]
  410b20:	ldr	w0, [x0]
  410b24:	ldr	w1, [sp, #76]
  410b28:	cmp	w1, w0
  410b2c:	b.lt	410a4c <ferror@plt+0xca3c>  // b.tstop
  410b30:	mov	x0, #0x0                   	// #0
  410b34:	ldp	x29, x30, [sp], #80
  410b38:	ret
  410b3c:	stp	x29, x30, [sp, #-32]!
  410b40:	mov	x29, sp
  410b44:	str	x0, [sp, #24]
  410b48:	ldr	x0, [sp, #24]
  410b4c:	cmp	x0, #0x0
  410b50:	b.ne	410b78 <ferror@plt+0xcb68>  // b.any
  410b54:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410b58:	add	x2, x0, #0xd28
  410b5c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  410b60:	add	x1, x0, #0x30
  410b64:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410b68:	add	x0, x0, #0xd20
  410b6c:	bl	41aa2c <ferror@plt+0x16a1c>
  410b70:	mov	w0, #0x0                   	// #0
  410b74:	b	410b80 <ferror@plt+0xcb70>
  410b78:	ldr	x0, [sp, #24]
  410b7c:	ldr	w0, [x0, #12]
  410b80:	ldp	x29, x30, [sp], #32
  410b84:	ret
  410b88:	stp	x29, x30, [sp, #-48]!
  410b8c:	mov	x29, sp
  410b90:	str	x0, [sp, #24]
  410b94:	ldr	x0, [sp, #24]
  410b98:	cmp	x0, #0x0
  410b9c:	b.ne	410bc4 <ferror@plt+0xcbb4>  // b.any
  410ba0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410ba4:	add	x2, x0, #0xd28
  410ba8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  410bac:	add	x1, x0, #0x48
  410bb0:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410bb4:	add	x0, x0, #0xd20
  410bb8:	bl	41aa2c <ferror@plt+0x16a1c>
  410bbc:	mov	x0, #0x0                   	// #0
  410bc0:	b	410c3c <ferror@plt+0xcc2c>
  410bc4:	str	xzr, [sp, #32]
  410bc8:	str	wzr, [sp, #44]
  410bcc:	b	410c24 <ferror@plt+0xcc14>
  410bd0:	ldr	x0, [sp, #24]
  410bd4:	ldr	x1, [x0, #32]
  410bd8:	ldrsw	x0, [sp, #44]
  410bdc:	lsl	x0, x0, #2
  410be0:	add	x0, x1, x0
  410be4:	ldr	w0, [x0]
  410be8:	cmp	w0, #0x1
  410bec:	b.ls	410c18 <ferror@plt+0xcc08>  // b.plast
  410bf0:	ldr	x0, [sp, #24]
  410bf4:	ldr	x1, [x0, #24]
  410bf8:	ldrsw	x0, [sp, #44]
  410bfc:	lsl	x0, x0, #3
  410c00:	add	x0, x1, x0
  410c04:	ldr	x0, [x0]
  410c08:	mov	x1, x0
  410c0c:	ldr	x0, [sp, #32]
  410c10:	bl	410fd0 <ferror@plt+0xcfc0>
  410c14:	str	x0, [sp, #32]
  410c18:	ldr	w0, [sp, #44]
  410c1c:	add	w0, w0, #0x1
  410c20:	str	w0, [sp, #44]
  410c24:	ldr	x0, [sp, #24]
  410c28:	ldr	w0, [x0]
  410c2c:	ldr	w1, [sp, #44]
  410c30:	cmp	w1, w0
  410c34:	b.lt	410bd0 <ferror@plt+0xcbc0>  // b.tstop
  410c38:	ldr	x0, [sp, #32]
  410c3c:	ldp	x29, x30, [sp], #48
  410c40:	ret
  410c44:	stp	x29, x30, [sp, #-48]!
  410c48:	mov	x29, sp
  410c4c:	str	x0, [sp, #24]
  410c50:	ldr	x0, [sp, #24]
  410c54:	cmp	x0, #0x0
  410c58:	b.ne	410c80 <ferror@plt+0xcc70>  // b.any
  410c5c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410c60:	add	x2, x0, #0xd28
  410c64:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  410c68:	add	x1, x0, #0x60
  410c6c:	adrp	x0, 455000 <ferror@plt+0x50ff0>
  410c70:	add	x0, x0, #0xd20
  410c74:	bl	41aa2c <ferror@plt+0x16a1c>
  410c78:	mov	x0, #0x0                   	// #0
  410c7c:	b	410cf8 <ferror@plt+0xcce8>
  410c80:	str	xzr, [sp, #32]
  410c84:	str	wzr, [sp, #44]
  410c88:	b	410ce0 <ferror@plt+0xccd0>
  410c8c:	ldr	x0, [sp, #24]
  410c90:	ldr	x1, [x0, #32]
  410c94:	ldrsw	x0, [sp, #44]
  410c98:	lsl	x0, x0, #2
  410c9c:	add	x0, x1, x0
  410ca0:	ldr	w0, [x0]
  410ca4:	cmp	w0, #0x1
  410ca8:	b.ls	410cd4 <ferror@plt+0xccc4>  // b.plast
  410cac:	ldr	x0, [sp, #24]
  410cb0:	ldr	x1, [x0, #40]
  410cb4:	ldrsw	x0, [sp, #44]
  410cb8:	lsl	x0, x0, #3
  410cbc:	add	x0, x1, x0
  410cc0:	ldr	x0, [x0]
  410cc4:	mov	x1, x0
  410cc8:	ldr	x0, [sp, #32]
  410ccc:	bl	410fd0 <ferror@plt+0xcfc0>
  410cd0:	str	x0, [sp, #32]
  410cd4:	ldr	w0, [sp, #44]
  410cd8:	add	w0, w0, #0x1
  410cdc:	str	w0, [sp, #44]
  410ce0:	ldr	x0, [sp, #24]
  410ce4:	ldr	w0, [x0]
  410ce8:	ldr	w1, [sp, #44]
  410cec:	cmp	w1, w0
  410cf0:	b.lt	410c8c <ferror@plt+0xcc7c>  // b.tstop
  410cf4:	ldr	x0, [sp, #32]
  410cf8:	ldp	x29, x30, [sp], #48
  410cfc:	ret
  410d00:	stp	x29, x30, [sp, #-48]!
  410d04:	mov	x29, sp
  410d08:	str	x0, [sp, #24]
  410d0c:	str	x1, [sp, #16]
  410d10:	ldr	x0, [sp, #24]
  410d14:	str	x0, [sp, #40]
  410d18:	ldr	x0, [sp, #16]
  410d1c:	str	x0, [sp, #32]
  410d20:	ldr	x1, [sp, #32]
  410d24:	ldr	x0, [sp, #40]
  410d28:	bl	403b30 <strcmp@plt>
  410d2c:	cmp	w0, #0x0
  410d30:	cset	w0, eq  // eq = none
  410d34:	and	w0, w0, #0xff
  410d38:	ldp	x29, x30, [sp], #48
  410d3c:	ret
  410d40:	sub	sp, sp, #0x20
  410d44:	str	x0, [sp, #8]
  410d48:	mov	w0, #0x1505                	// #5381
  410d4c:	str	w0, [sp, #20]
  410d50:	ldr	x0, [sp, #8]
  410d54:	str	x0, [sp, #24]
  410d58:	b	410d88 <ferror@plt+0xcd78>
  410d5c:	ldr	w0, [sp, #20]
  410d60:	lsl	w1, w0, #5
  410d64:	ldr	w0, [sp, #20]
  410d68:	add	w0, w1, w0
  410d6c:	ldr	x1, [sp, #24]
  410d70:	ldrsb	w1, [x1]
  410d74:	add	w0, w0, w1
  410d78:	str	w0, [sp, #20]
  410d7c:	ldr	x0, [sp, #24]
  410d80:	add	x0, x0, #0x1
  410d84:	str	x0, [sp, #24]
  410d88:	ldr	x0, [sp, #24]
  410d8c:	ldrsb	w0, [x0]
  410d90:	cmp	w0, #0x0
  410d94:	b.ne	410d5c <ferror@plt+0xcd4c>  // b.any
  410d98:	ldr	w0, [sp, #20]
  410d9c:	add	sp, sp, #0x20
  410da0:	ret
  410da4:	sub	sp, sp, #0x10
  410da8:	str	x0, [sp, #8]
  410dac:	ldr	x0, [sp, #8]
  410db0:	add	sp, sp, #0x10
  410db4:	ret
  410db8:	sub	sp, sp, #0x10
  410dbc:	str	x0, [sp, #8]
  410dc0:	str	x1, [sp]
  410dc4:	ldr	x1, [sp, #8]
  410dc8:	ldr	x0, [sp]
  410dcc:	cmp	x1, x0
  410dd0:	cset	w0, eq  // eq = none
  410dd4:	and	w0, w0, #0xff
  410dd8:	add	sp, sp, #0x10
  410ddc:	ret
  410de0:	sub	sp, sp, #0x10
  410de4:	str	x0, [sp, #8]
  410de8:	str	x1, [sp]
  410dec:	ldr	x0, [sp, #8]
  410df0:	ldr	w1, [x0]
  410df4:	ldr	x0, [sp]
  410df8:	ldr	w0, [x0]
  410dfc:	cmp	w1, w0
  410e00:	cset	w0, eq  // eq = none
  410e04:	and	w0, w0, #0xff
  410e08:	add	sp, sp, #0x10
  410e0c:	ret
  410e10:	sub	sp, sp, #0x10
  410e14:	str	x0, [sp, #8]
  410e18:	ldr	x0, [sp, #8]
  410e1c:	ldr	w0, [x0]
  410e20:	add	sp, sp, #0x10
  410e24:	ret
  410e28:	sub	sp, sp, #0x10
  410e2c:	str	x0, [sp, #8]
  410e30:	str	x1, [sp]
  410e34:	ldr	x0, [sp, #8]
  410e38:	ldr	x1, [x0]
  410e3c:	ldr	x0, [sp]
  410e40:	ldr	x0, [x0]
  410e44:	cmp	x1, x0
  410e48:	cset	w0, eq  // eq = none
  410e4c:	and	w0, w0, #0xff
  410e50:	add	sp, sp, #0x10
  410e54:	ret
  410e58:	sub	sp, sp, #0x10
  410e5c:	str	x0, [sp, #8]
  410e60:	ldr	x0, [sp, #8]
  410e64:	ldr	x0, [x0]
  410e68:	add	sp, sp, #0x10
  410e6c:	ret
  410e70:	sub	sp, sp, #0x10
  410e74:	str	x0, [sp, #8]
  410e78:	str	x1, [sp]
  410e7c:	ldr	x0, [sp, #8]
  410e80:	ldr	d1, [x0]
  410e84:	ldr	x0, [sp]
  410e88:	ldr	d0, [x0]
  410e8c:	fcmp	d1, d0
  410e90:	cset	w0, eq  // eq = none
  410e94:	and	w0, w0, #0xff
  410e98:	add	sp, sp, #0x10
  410e9c:	ret
  410ea0:	sub	sp, sp, #0x10
  410ea4:	str	x0, [sp, #8]
  410ea8:	ldr	x0, [sp, #8]
  410eac:	ldr	d0, [x0]
  410eb0:	fcvtzu	w0, d0
  410eb4:	add	sp, sp, #0x10
  410eb8:	ret
  410ebc:	stp	x29, x30, [sp, #-16]!
  410ec0:	mov	x29, sp
  410ec4:	mov	x0, #0x18                  	// #24
  410ec8:	bl	426230 <ferror@plt+0x22220>
  410ecc:	ldp	x29, x30, [sp], #16
  410ed0:	ret
  410ed4:	stp	x29, x30, [sp, #-32]!
  410ed8:	mov	x29, sp
  410edc:	str	x0, [sp, #24]
  410ee0:	mov	x2, #0x8                   	// #8
  410ee4:	ldr	x1, [sp, #24]
  410ee8:	mov	x0, #0x18                  	// #24
  410eec:	bl	426448 <ferror@plt+0x22438>
  410ef0:	nop
  410ef4:	ldp	x29, x30, [sp], #32
  410ef8:	ret
  410efc:	stp	x29, x30, [sp, #-32]!
  410f00:	mov	x29, sp
  410f04:	str	x0, [sp, #24]
  410f08:	ldr	x1, [sp, #24]
  410f0c:	mov	x0, #0x18                  	// #24
  410f10:	bl	4262b4 <ferror@plt+0x222a4>
  410f14:	nop
  410f18:	ldp	x29, x30, [sp], #32
  410f1c:	ret
  410f20:	stp	x29, x30, [sp, #-32]!
  410f24:	mov	x29, sp
  410f28:	str	x0, [sp, #24]
  410f2c:	str	x1, [sp, #16]
  410f30:	mov	x2, #0x0                   	// #0
  410f34:	ldr	x1, [sp, #16]
  410f38:	ldr	x0, [sp, #24]
  410f3c:	bl	411ac0 <ferror@plt+0xdab0>
  410f40:	ldr	x0, [sp, #24]
  410f44:	bl	410ed4 <ferror@plt+0xcec4>
  410f48:	nop
  410f4c:	ldp	x29, x30, [sp], #32
  410f50:	ret
  410f54:	stp	x29, x30, [sp, #-48]!
  410f58:	mov	x29, sp
  410f5c:	str	x0, [sp, #24]
  410f60:	str	x1, [sp, #16]
  410f64:	mov	x0, #0x18                  	// #24
  410f68:	bl	426124 <ferror@plt+0x22114>
  410f6c:	str	x0, [sp, #40]
  410f70:	ldr	x0, [sp, #40]
  410f74:	ldr	x1, [sp, #16]
  410f78:	str	x1, [x0]
  410f7c:	ldr	x0, [sp, #40]
  410f80:	str	xzr, [x0, #8]
  410f84:	ldr	x0, [sp, #24]
  410f88:	cmp	x0, #0x0
  410f8c:	b.eq	410fbc <ferror@plt+0xcfac>  // b.none
  410f90:	ldr	x0, [sp, #24]
  410f94:	bl	411a00 <ferror@plt+0xd9f0>
  410f98:	str	x0, [sp, #32]
  410f9c:	ldr	x0, [sp, #32]
  410fa0:	ldr	x1, [sp, #40]
  410fa4:	str	x1, [x0, #8]
  410fa8:	ldr	x0, [sp, #40]
  410fac:	ldr	x1, [sp, #32]
  410fb0:	str	x1, [x0, #16]
  410fb4:	ldr	x0, [sp, #24]
  410fb8:	b	410fc8 <ferror@plt+0xcfb8>
  410fbc:	ldr	x0, [sp, #40]
  410fc0:	str	xzr, [x0, #16]
  410fc4:	ldr	x0, [sp, #40]
  410fc8:	ldp	x29, x30, [sp], #48
  410fcc:	ret
  410fd0:	stp	x29, x30, [sp, #-48]!
  410fd4:	mov	x29, sp
  410fd8:	str	x0, [sp, #24]
  410fdc:	str	x1, [sp, #16]
  410fe0:	mov	x0, #0x18                  	// #24
  410fe4:	bl	426124 <ferror@plt+0x22114>
  410fe8:	str	x0, [sp, #40]
  410fec:	ldr	x0, [sp, #40]
  410ff0:	ldr	x1, [sp, #16]
  410ff4:	str	x1, [x0]
  410ff8:	ldr	x0, [sp, #40]
  410ffc:	ldr	x1, [sp, #24]
  411000:	str	x1, [x0, #8]
  411004:	ldr	x0, [sp, #24]
  411008:	cmp	x0, #0x0
  41100c:	b.eq	411050 <ferror@plt+0xd040>  // b.none
  411010:	ldr	x0, [sp, #24]
  411014:	ldr	x1, [x0, #16]
  411018:	ldr	x0, [sp, #40]
  41101c:	str	x1, [x0, #16]
  411020:	ldr	x0, [sp, #24]
  411024:	ldr	x0, [x0, #16]
  411028:	cmp	x0, #0x0
  41102c:	b.eq	411040 <ferror@plt+0xd030>  // b.none
  411030:	ldr	x0, [sp, #24]
  411034:	ldr	x0, [x0, #16]
  411038:	ldr	x1, [sp, #40]
  41103c:	str	x1, [x0, #8]
  411040:	ldr	x0, [sp, #24]
  411044:	ldr	x1, [sp, #40]
  411048:	str	x1, [x0, #16]
  41104c:	b	411058 <ferror@plt+0xd048>
  411050:	ldr	x0, [sp, #40]
  411054:	str	xzr, [x0, #16]
  411058:	ldr	x0, [sp, #40]
  41105c:	ldp	x29, x30, [sp], #48
  411060:	ret
  411064:	stp	x29, x30, [sp, #-64]!
  411068:	mov	x29, sp
  41106c:	str	x0, [sp, #40]
  411070:	str	x1, [sp, #32]
  411074:	str	w2, [sp, #28]
  411078:	ldr	w0, [sp, #28]
  41107c:	cmp	w0, #0x0
  411080:	b.ge	411094 <ferror@plt+0xd084>  // b.tcont
  411084:	ldr	x1, [sp, #32]
  411088:	ldr	x0, [sp, #40]
  41108c:	bl	410f54 <ferror@plt+0xcf44>
  411090:	b	411134 <ferror@plt+0xd124>
  411094:	ldr	w0, [sp, #28]
  411098:	cmp	w0, #0x0
  41109c:	b.ne	4110b0 <ferror@plt+0xd0a0>  // b.any
  4110a0:	ldr	x1, [sp, #32]
  4110a4:	ldr	x0, [sp, #40]
  4110a8:	bl	410fd0 <ferror@plt+0xcfc0>
  4110ac:	b	411134 <ferror@plt+0xd124>
  4110b0:	ldr	w0, [sp, #28]
  4110b4:	mov	w1, w0
  4110b8:	ldr	x0, [sp, #40]
  4110bc:	bl	411778 <ferror@plt+0xd768>
  4110c0:	str	x0, [sp, #56]
  4110c4:	ldr	x0, [sp, #56]
  4110c8:	cmp	x0, #0x0
  4110cc:	b.ne	4110e0 <ferror@plt+0xd0d0>  // b.any
  4110d0:	ldr	x1, [sp, #32]
  4110d4:	ldr	x0, [sp, #40]
  4110d8:	bl	410f54 <ferror@plt+0xcf44>
  4110dc:	b	411134 <ferror@plt+0xd124>
  4110e0:	mov	x0, #0x18                  	// #24
  4110e4:	bl	426124 <ferror@plt+0x22114>
  4110e8:	str	x0, [sp, #48]
  4110ec:	ldr	x0, [sp, #48]
  4110f0:	ldr	x1, [sp, #32]
  4110f4:	str	x1, [x0]
  4110f8:	ldr	x0, [sp, #56]
  4110fc:	ldr	x1, [x0, #16]
  411100:	ldr	x0, [sp, #48]
  411104:	str	x1, [x0, #16]
  411108:	ldr	x0, [sp, #56]
  41110c:	ldr	x0, [x0, #16]
  411110:	ldr	x1, [sp, #48]
  411114:	str	x1, [x0, #8]
  411118:	ldr	x0, [sp, #48]
  41111c:	ldr	x1, [sp, #56]
  411120:	str	x1, [x0, #8]
  411124:	ldr	x0, [sp, #56]
  411128:	ldr	x1, [sp, #48]
  41112c:	str	x1, [x0, #16]
  411130:	ldr	x0, [sp, #40]
  411134:	ldp	x29, x30, [sp], #64
  411138:	ret
  41113c:	stp	x29, x30, [sp, #-64]!
  411140:	mov	x29, sp
  411144:	str	x0, [sp, #40]
  411148:	str	x1, [sp, #32]
  41114c:	str	x2, [sp, #24]
  411150:	ldr	x0, [sp, #40]
  411154:	cmp	x0, #0x0
  411158:	b.ne	4111a8 <ferror@plt+0xd198>  // b.any
  41115c:	bl	410ebc <ferror@plt+0xceac>
  411160:	str	x0, [sp, #40]
  411164:	ldr	x0, [sp, #40]
  411168:	ldr	x1, [sp, #24]
  41116c:	str	x1, [x0]
  411170:	ldr	x0, [sp, #32]
  411174:	cmp	x0, #0x0
  411178:	b.eq	4111a0 <ferror@plt+0xd190>  // b.none
  41117c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411180:	add	x2, x0, #0x78
  411184:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411188:	add	x1, x0, #0xd8
  41118c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411190:	add	x0, x0, #0x88
  411194:	bl	41aa2c <ferror@plt+0x16a1c>
  411198:	ldr	x0, [sp, #40]
  41119c:	b	4112c4 <ferror@plt+0xd2b4>
  4111a0:	ldr	x0, [sp, #40]
  4111a4:	b	4112c4 <ferror@plt+0xd2b4>
  4111a8:	ldr	x0, [sp, #32]
  4111ac:	cmp	x0, #0x0
  4111b0:	b.eq	411258 <ferror@plt+0xd248>  // b.none
  4111b4:	mov	x0, #0x18                  	// #24
  4111b8:	bl	426124 <ferror@plt+0x22114>
  4111bc:	str	x0, [sp, #48]
  4111c0:	ldr	x0, [sp, #48]
  4111c4:	ldr	x1, [sp, #24]
  4111c8:	str	x1, [x0]
  4111cc:	ldr	x0, [sp, #32]
  4111d0:	ldr	x1, [x0, #16]
  4111d4:	ldr	x0, [sp, #48]
  4111d8:	str	x1, [x0, #16]
  4111dc:	ldr	x0, [sp, #48]
  4111e0:	ldr	x1, [sp, #32]
  4111e4:	str	x1, [x0, #8]
  4111e8:	ldr	x0, [sp, #32]
  4111ec:	ldr	x1, [sp, #48]
  4111f0:	str	x1, [x0, #16]
  4111f4:	ldr	x0, [sp, #48]
  4111f8:	ldr	x0, [x0, #16]
  4111fc:	cmp	x0, #0x0
  411200:	b.eq	41121c <ferror@plt+0xd20c>  // b.none
  411204:	ldr	x0, [sp, #48]
  411208:	ldr	x0, [x0, #16]
  41120c:	ldr	x1, [sp, #48]
  411210:	str	x1, [x0, #8]
  411214:	ldr	x0, [sp, #40]
  411218:	b	4112c4 <ferror@plt+0xd2b4>
  41121c:	ldr	x1, [sp, #32]
  411220:	ldr	x0, [sp, #40]
  411224:	cmp	x1, x0
  411228:	b.eq	411250 <ferror@plt+0xd240>  // b.none
  41122c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411230:	add	x2, x0, #0x90
  411234:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411238:	add	x1, x0, #0xd8
  41123c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411240:	add	x0, x0, #0x88
  411244:	bl	41aa2c <ferror@plt+0x16a1c>
  411248:	ldr	x0, [sp, #48]
  41124c:	b	4112c4 <ferror@plt+0xd2b4>
  411250:	ldr	x0, [sp, #48]
  411254:	b	4112c4 <ferror@plt+0xd2b4>
  411258:	ldr	x0, [sp, #40]
  41125c:	str	x0, [sp, #56]
  411260:	b	411270 <ferror@plt+0xd260>
  411264:	ldr	x0, [sp, #56]
  411268:	ldr	x0, [x0, #8]
  41126c:	str	x0, [sp, #56]
  411270:	ldr	x0, [sp, #56]
  411274:	ldr	x0, [x0, #8]
  411278:	cmp	x0, #0x0
  41127c:	b.ne	411264 <ferror@plt+0xd254>  // b.any
  411280:	mov	x0, #0x18                  	// #24
  411284:	bl	426124 <ferror@plt+0x22114>
  411288:	mov	x1, x0
  41128c:	ldr	x0, [sp, #56]
  411290:	str	x1, [x0, #8]
  411294:	ldr	x0, [sp, #56]
  411298:	ldr	x0, [x0, #8]
  41129c:	ldr	x1, [sp, #24]
  4112a0:	str	x1, [x0]
  4112a4:	ldr	x0, [sp, #56]
  4112a8:	ldr	x0, [x0, #8]
  4112ac:	ldr	x1, [sp, #56]
  4112b0:	str	x1, [x0, #16]
  4112b4:	ldr	x0, [sp, #56]
  4112b8:	ldr	x0, [x0, #8]
  4112bc:	str	xzr, [x0, #8]
  4112c0:	ldr	x0, [sp, #40]
  4112c4:	ldp	x29, x30, [sp], #64
  4112c8:	ret
  4112cc:	stp	x29, x30, [sp, #-48]!
  4112d0:	mov	x29, sp
  4112d4:	str	x0, [sp, #24]
  4112d8:	str	x1, [sp, #16]
  4112dc:	ldr	x0, [sp, #16]
  4112e0:	cmp	x0, #0x0
  4112e4:	b.eq	411324 <ferror@plt+0xd314>  // b.none
  4112e8:	ldr	x0, [sp, #24]
  4112ec:	bl	411a00 <ferror@plt+0xd9f0>
  4112f0:	str	x0, [sp, #40]
  4112f4:	ldr	x0, [sp, #40]
  4112f8:	cmp	x0, #0x0
  4112fc:	b.eq	411310 <ferror@plt+0xd300>  // b.none
  411300:	ldr	x0, [sp, #40]
  411304:	ldr	x1, [sp, #16]
  411308:	str	x1, [x0, #8]
  41130c:	b	411318 <ferror@plt+0xd308>
  411310:	ldr	x0, [sp, #16]
  411314:	str	x0, [sp, #24]
  411318:	ldr	x0, [sp, #16]
  41131c:	ldr	x1, [sp, #40]
  411320:	str	x1, [x0, #16]
  411324:	ldr	x0, [sp, #24]
  411328:	ldp	x29, x30, [sp], #48
  41132c:	ret
  411330:	stp	x29, x30, [sp, #-32]!
  411334:	mov	x29, sp
  411338:	str	x0, [sp, #24]
  41133c:	str	x1, [sp, #16]
  411340:	ldr	x0, [sp, #16]
  411344:	cmp	x0, #0x0
  411348:	b.ne	411354 <ferror@plt+0xd344>  // b.any
  41134c:	ldr	x0, [sp, #24]
  411350:	b	411434 <ferror@plt+0xd424>
  411354:	ldr	x0, [sp, #16]
  411358:	ldr	x0, [x0, #16]
  41135c:	cmp	x0, #0x0
  411360:	b.eq	4113ac <ferror@plt+0xd39c>  // b.none
  411364:	ldr	x0, [sp, #16]
  411368:	ldr	x0, [x0, #16]
  41136c:	ldr	x0, [x0, #8]
  411370:	ldr	x1, [sp, #16]
  411374:	cmp	x1, x0
  411378:	b.ne	411394 <ferror@plt+0xd384>  // b.any
  41137c:	ldr	x0, [sp, #16]
  411380:	ldr	x0, [x0, #16]
  411384:	ldr	x1, [sp, #16]
  411388:	ldr	x1, [x1, #8]
  41138c:	str	x1, [x0, #8]
  411390:	b	4113ac <ferror@plt+0xd39c>
  411394:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411398:	add	x2, x0, #0xa0
  41139c:	mov	w1, #0x10                  	// #16
  4113a0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4113a4:	add	x0, x0, #0x88
  4113a8:	bl	41a980 <ferror@plt+0x16970>
  4113ac:	ldr	x0, [sp, #16]
  4113b0:	ldr	x0, [x0, #8]
  4113b4:	cmp	x0, #0x0
  4113b8:	b.eq	411404 <ferror@plt+0xd3f4>  // b.none
  4113bc:	ldr	x0, [sp, #16]
  4113c0:	ldr	x0, [x0, #8]
  4113c4:	ldr	x0, [x0, #16]
  4113c8:	ldr	x1, [sp, #16]
  4113cc:	cmp	x1, x0
  4113d0:	b.ne	4113ec <ferror@plt+0xd3dc>  // b.any
  4113d4:	ldr	x0, [sp, #16]
  4113d8:	ldr	x0, [x0, #8]
  4113dc:	ldr	x1, [sp, #16]
  4113e0:	ldr	x1, [x1, #16]
  4113e4:	str	x1, [x0, #16]
  4113e8:	b	411404 <ferror@plt+0xd3f4>
  4113ec:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4113f0:	add	x2, x0, #0xa0
  4113f4:	mov	w1, #0x10                  	// #16
  4113f8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4113fc:	add	x0, x0, #0x88
  411400:	bl	41a980 <ferror@plt+0x16970>
  411404:	ldr	x1, [sp, #16]
  411408:	ldr	x0, [sp, #24]
  41140c:	cmp	x1, x0
  411410:	b.ne	411420 <ferror@plt+0xd410>  // b.any
  411414:	ldr	x0, [sp, #24]
  411418:	ldr	x0, [x0, #8]
  41141c:	str	x0, [sp, #24]
  411420:	ldr	x0, [sp, #16]
  411424:	str	xzr, [x0, #8]
  411428:	ldr	x0, [sp, #16]
  41142c:	str	xzr, [x0, #16]
  411430:	ldr	x0, [sp, #24]
  411434:	ldp	x29, x30, [sp], #32
  411438:	ret
  41143c:	stp	x29, x30, [sp, #-48]!
  411440:	mov	x29, sp
  411444:	str	x0, [sp, #24]
  411448:	str	x1, [sp, #16]
  41144c:	ldr	x0, [sp, #24]
  411450:	str	x0, [sp, #40]
  411454:	b	41149c <ferror@plt+0xd48c>
  411458:	ldr	x0, [sp, #40]
  41145c:	ldr	x0, [x0]
  411460:	ldr	x1, [sp, #16]
  411464:	cmp	x1, x0
  411468:	b.eq	41147c <ferror@plt+0xd46c>  // b.none
  41146c:	ldr	x0, [sp, #40]
  411470:	ldr	x0, [x0, #8]
  411474:	str	x0, [sp, #40]
  411478:	b	41149c <ferror@plt+0xd48c>
  41147c:	ldr	x1, [sp, #40]
  411480:	ldr	x0, [sp, #24]
  411484:	bl	411330 <ferror@plt+0xd320>
  411488:	str	x0, [sp, #24]
  41148c:	ldr	x1, [sp, #40]
  411490:	mov	x0, #0x18                  	// #24
  411494:	bl	4262b4 <ferror@plt+0x222a4>
  411498:	b	4114a8 <ferror@plt+0xd498>
  41149c:	ldr	x0, [sp, #40]
  4114a0:	cmp	x0, #0x0
  4114a4:	b.ne	411458 <ferror@plt+0xd448>  // b.any
  4114a8:	ldr	x0, [sp, #24]
  4114ac:	ldp	x29, x30, [sp], #48
  4114b0:	ret
  4114b4:	stp	x29, x30, [sp, #-48]!
  4114b8:	mov	x29, sp
  4114bc:	str	x0, [sp, #24]
  4114c0:	str	x1, [sp, #16]
  4114c4:	ldr	x0, [sp, #24]
  4114c8:	str	x0, [sp, #40]
  4114cc:	b	41155c <ferror@plt+0xd54c>
  4114d0:	ldr	x0, [sp, #40]
  4114d4:	ldr	x0, [x0]
  4114d8:	ldr	x1, [sp, #16]
  4114dc:	cmp	x1, x0
  4114e0:	b.eq	4114f4 <ferror@plt+0xd4e4>  // b.none
  4114e4:	ldr	x0, [sp, #40]
  4114e8:	ldr	x0, [x0, #8]
  4114ec:	str	x0, [sp, #40]
  4114f0:	b	41155c <ferror@plt+0xd54c>
  4114f4:	ldr	x0, [sp, #40]
  4114f8:	ldr	x0, [x0, #8]
  4114fc:	str	x0, [sp, #32]
  411500:	ldr	x0, [sp, #40]
  411504:	ldr	x0, [x0, #16]
  411508:	cmp	x0, #0x0
  41150c:	b.eq	411524 <ferror@plt+0xd514>  // b.none
  411510:	ldr	x0, [sp, #40]
  411514:	ldr	x0, [x0, #16]
  411518:	ldr	x1, [sp, #32]
  41151c:	str	x1, [x0, #8]
  411520:	b	41152c <ferror@plt+0xd51c>
  411524:	ldr	x0, [sp, #32]
  411528:	str	x0, [sp, #24]
  41152c:	ldr	x0, [sp, #32]
  411530:	cmp	x0, #0x0
  411534:	b.eq	411548 <ferror@plt+0xd538>  // b.none
  411538:	ldr	x0, [sp, #40]
  41153c:	ldr	x1, [x0, #16]
  411540:	ldr	x0, [sp, #32]
  411544:	str	x1, [x0, #16]
  411548:	ldr	x1, [sp, #40]
  41154c:	mov	x0, #0x18                  	// #24
  411550:	bl	4262b4 <ferror@plt+0x222a4>
  411554:	ldr	x0, [sp, #32]
  411558:	str	x0, [sp, #40]
  41155c:	ldr	x0, [sp, #40]
  411560:	cmp	x0, #0x0
  411564:	b.ne	4114d0 <ferror@plt+0xd4c0>  // b.any
  411568:	ldr	x0, [sp, #24]
  41156c:	ldp	x29, x30, [sp], #48
  411570:	ret
  411574:	stp	x29, x30, [sp, #-32]!
  411578:	mov	x29, sp
  41157c:	str	x0, [sp, #24]
  411580:	str	x1, [sp, #16]
  411584:	ldr	x1, [sp, #16]
  411588:	ldr	x0, [sp, #24]
  41158c:	bl	411330 <ferror@plt+0xd320>
  411590:	ldp	x29, x30, [sp], #32
  411594:	ret
  411598:	stp	x29, x30, [sp, #-32]!
  41159c:	mov	x29, sp
  4115a0:	str	x0, [sp, #24]
  4115a4:	str	x1, [sp, #16]
  4115a8:	ldr	x1, [sp, #16]
  4115ac:	ldr	x0, [sp, #24]
  4115b0:	bl	411330 <ferror@plt+0xd320>
  4115b4:	str	x0, [sp, #24]
  4115b8:	ldr	x1, [sp, #16]
  4115bc:	mov	x0, #0x18                  	// #24
  4115c0:	bl	4262b4 <ferror@plt+0x222a4>
  4115c4:	ldr	x0, [sp, #24]
  4115c8:	ldp	x29, x30, [sp], #32
  4115cc:	ret
  4115d0:	stp	x29, x30, [sp, #-32]!
  4115d4:	mov	x29, sp
  4115d8:	str	x0, [sp, #24]
  4115dc:	mov	x2, #0x0                   	// #0
  4115e0:	mov	x1, #0x0                   	// #0
  4115e4:	ldr	x0, [sp, #24]
  4115e8:	bl	4115f4 <ferror@plt+0xd5e4>
  4115ec:	ldp	x29, x30, [sp], #32
  4115f0:	ret
  4115f4:	stp	x29, x30, [sp, #-64]!
  4115f8:	mov	x29, sp
  4115fc:	str	x0, [sp, #40]
  411600:	str	x1, [sp, #32]
  411604:	str	x2, [sp, #24]
  411608:	str	xzr, [sp, #56]
  41160c:	ldr	x0, [sp, #40]
  411610:	cmp	x0, #0x0
  411614:	b.eq	411714 <ferror@plt+0xd704>  // b.none
  411618:	mov	x0, #0x18                  	// #24
  41161c:	bl	426124 <ferror@plt+0x22114>
  411620:	str	x0, [sp, #56]
  411624:	ldr	x0, [sp, #32]
  411628:	cmp	x0, #0x0
  41162c:	b.eq	411654 <ferror@plt+0xd644>  // b.none
  411630:	ldr	x0, [sp, #40]
  411634:	ldr	x0, [x0]
  411638:	ldr	x2, [sp, #32]
  41163c:	ldr	x1, [sp, #24]
  411640:	blr	x2
  411644:	mov	x1, x0
  411648:	ldr	x0, [sp, #56]
  41164c:	str	x1, [x0]
  411650:	b	411664 <ferror@plt+0xd654>
  411654:	ldr	x0, [sp, #40]
  411658:	ldr	x1, [x0]
  41165c:	ldr	x0, [sp, #56]
  411660:	str	x1, [x0]
  411664:	ldr	x0, [sp, #56]
  411668:	str	xzr, [x0, #16]
  41166c:	ldr	x0, [sp, #56]
  411670:	str	x0, [sp, #48]
  411674:	ldr	x0, [sp, #40]
  411678:	ldr	x0, [x0, #8]
  41167c:	str	x0, [sp, #40]
  411680:	b	411700 <ferror@plt+0xd6f0>
  411684:	mov	x0, #0x18                  	// #24
  411688:	bl	426124 <ferror@plt+0x22114>
  41168c:	mov	x1, x0
  411690:	ldr	x0, [sp, #48]
  411694:	str	x1, [x0, #8]
  411698:	ldr	x0, [sp, #48]
  41169c:	ldr	x0, [x0, #8]
  4116a0:	ldr	x1, [sp, #48]
  4116a4:	str	x1, [x0, #16]
  4116a8:	ldr	x0, [sp, #48]
  4116ac:	ldr	x0, [x0, #8]
  4116b0:	str	x0, [sp, #48]
  4116b4:	ldr	x0, [sp, #32]
  4116b8:	cmp	x0, #0x0
  4116bc:	b.eq	4116e4 <ferror@plt+0xd6d4>  // b.none
  4116c0:	ldr	x0, [sp, #40]
  4116c4:	ldr	x0, [x0]
  4116c8:	ldr	x2, [sp, #32]
  4116cc:	ldr	x1, [sp, #24]
  4116d0:	blr	x2
  4116d4:	mov	x1, x0
  4116d8:	ldr	x0, [sp, #48]
  4116dc:	str	x1, [x0]
  4116e0:	b	4116f4 <ferror@plt+0xd6e4>
  4116e4:	ldr	x0, [sp, #40]
  4116e8:	ldr	x1, [x0]
  4116ec:	ldr	x0, [sp, #48]
  4116f0:	str	x1, [x0]
  4116f4:	ldr	x0, [sp, #40]
  4116f8:	ldr	x0, [x0, #8]
  4116fc:	str	x0, [sp, #40]
  411700:	ldr	x0, [sp, #40]
  411704:	cmp	x0, #0x0
  411708:	b.ne	411684 <ferror@plt+0xd674>  // b.any
  41170c:	ldr	x0, [sp, #48]
  411710:	str	xzr, [x0, #8]
  411714:	ldr	x0, [sp, #56]
  411718:	ldp	x29, x30, [sp], #64
  41171c:	ret
  411720:	sub	sp, sp, #0x20
  411724:	str	x0, [sp, #8]
  411728:	str	xzr, [sp, #24]
  41172c:	b	411760 <ferror@plt+0xd750>
  411730:	ldr	x0, [sp, #8]
  411734:	str	x0, [sp, #24]
  411738:	ldr	x0, [sp, #24]
  41173c:	ldr	x0, [x0, #8]
  411740:	str	x0, [sp, #8]
  411744:	ldr	x0, [sp, #24]
  411748:	ldr	x1, [x0, #16]
  41174c:	ldr	x0, [sp, #24]
  411750:	str	x1, [x0, #8]
  411754:	ldr	x0, [sp, #24]
  411758:	ldr	x1, [sp, #8]
  41175c:	str	x1, [x0, #16]
  411760:	ldr	x0, [sp, #8]
  411764:	cmp	x0, #0x0
  411768:	b.ne	411730 <ferror@plt+0xd720>  // b.any
  41176c:	ldr	x0, [sp, #24]
  411770:	add	sp, sp, #0x20
  411774:	ret
  411778:	sub	sp, sp, #0x10
  41177c:	str	x0, [sp, #8]
  411780:	str	w1, [sp, #4]
  411784:	b	411794 <ferror@plt+0xd784>
  411788:	ldr	x0, [sp, #8]
  41178c:	ldr	x0, [x0, #8]
  411790:	str	x0, [sp, #8]
  411794:	ldr	w0, [sp, #4]
  411798:	sub	w1, w0, #0x1
  41179c:	str	w1, [sp, #4]
  4117a0:	cmp	w0, #0x0
  4117a4:	b.eq	4117b4 <ferror@plt+0xd7a4>  // b.none
  4117a8:	ldr	x0, [sp, #8]
  4117ac:	cmp	x0, #0x0
  4117b0:	b.ne	411788 <ferror@plt+0xd778>  // b.any
  4117b4:	ldr	x0, [sp, #8]
  4117b8:	add	sp, sp, #0x10
  4117bc:	ret
  4117c0:	sub	sp, sp, #0x10
  4117c4:	str	x0, [sp, #8]
  4117c8:	str	w1, [sp, #4]
  4117cc:	b	4117dc <ferror@plt+0xd7cc>
  4117d0:	ldr	x0, [sp, #8]
  4117d4:	ldr	x0, [x0, #16]
  4117d8:	str	x0, [sp, #8]
  4117dc:	ldr	w0, [sp, #4]
  4117e0:	sub	w1, w0, #0x1
  4117e4:	str	w1, [sp, #4]
  4117e8:	cmp	w0, #0x0
  4117ec:	b.eq	4117fc <ferror@plt+0xd7ec>  // b.none
  4117f0:	ldr	x0, [sp, #8]
  4117f4:	cmp	x0, #0x0
  4117f8:	b.ne	4117d0 <ferror@plt+0xd7c0>  // b.any
  4117fc:	ldr	x0, [sp, #8]
  411800:	add	sp, sp, #0x10
  411804:	ret
  411808:	sub	sp, sp, #0x10
  41180c:	str	x0, [sp, #8]
  411810:	str	w1, [sp, #4]
  411814:	b	411824 <ferror@plt+0xd814>
  411818:	ldr	x0, [sp, #8]
  41181c:	ldr	x0, [x0, #8]
  411820:	str	x0, [sp, #8]
  411824:	ldr	w0, [sp, #4]
  411828:	sub	w1, w0, #0x1
  41182c:	str	w1, [sp, #4]
  411830:	cmp	w0, #0x0
  411834:	b.eq	411844 <ferror@plt+0xd834>  // b.none
  411838:	ldr	x0, [sp, #8]
  41183c:	cmp	x0, #0x0
  411840:	b.ne	411818 <ferror@plt+0xd808>  // b.any
  411844:	ldr	x0, [sp, #8]
  411848:	cmp	x0, #0x0
  41184c:	b.eq	41185c <ferror@plt+0xd84c>  // b.none
  411850:	ldr	x0, [sp, #8]
  411854:	ldr	x0, [x0]
  411858:	b	411860 <ferror@plt+0xd850>
  41185c:	mov	x0, #0x0                   	// #0
  411860:	add	sp, sp, #0x10
  411864:	ret
  411868:	sub	sp, sp, #0x10
  41186c:	str	x0, [sp, #8]
  411870:	str	x1, [sp]
  411874:	b	411898 <ferror@plt+0xd888>
  411878:	ldr	x0, [sp, #8]
  41187c:	ldr	x0, [x0]
  411880:	ldr	x1, [sp]
  411884:	cmp	x1, x0
  411888:	b.eq	4118a8 <ferror@plt+0xd898>  // b.none
  41188c:	ldr	x0, [sp, #8]
  411890:	ldr	x0, [x0, #8]
  411894:	str	x0, [sp, #8]
  411898:	ldr	x0, [sp, #8]
  41189c:	cmp	x0, #0x0
  4118a0:	b.ne	411878 <ferror@plt+0xd868>  // b.any
  4118a4:	b	4118ac <ferror@plt+0xd89c>
  4118a8:	nop
  4118ac:	ldr	x0, [sp, #8]
  4118b0:	add	sp, sp, #0x10
  4118b4:	ret
  4118b8:	stp	x29, x30, [sp, #-48]!
  4118bc:	mov	x29, sp
  4118c0:	str	x0, [sp, #40]
  4118c4:	str	x1, [sp, #32]
  4118c8:	str	x2, [sp, #24]
  4118cc:	ldr	x0, [sp, #24]
  4118d0:	cmp	x0, #0x0
  4118d4:	b.ne	41192c <ferror@plt+0xd91c>  // b.any
  4118d8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4118dc:	add	x2, x0, #0xc8
  4118e0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4118e4:	add	x1, x0, #0xf0
  4118e8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4118ec:	add	x0, x0, #0x88
  4118f0:	bl	41aa2c <ferror@plt+0x16a1c>
  4118f4:	ldr	x0, [sp, #40]
  4118f8:	b	41193c <ferror@plt+0xd92c>
  4118fc:	ldr	x0, [sp, #40]
  411900:	ldr	x0, [x0]
  411904:	ldr	x2, [sp, #24]
  411908:	ldr	x1, [sp, #32]
  41190c:	blr	x2
  411910:	cmp	w0, #0x0
  411914:	b.ne	411920 <ferror@plt+0xd910>  // b.any
  411918:	ldr	x0, [sp, #40]
  41191c:	b	41193c <ferror@plt+0xd92c>
  411920:	ldr	x0, [sp, #40]
  411924:	ldr	x0, [x0, #8]
  411928:	str	x0, [sp, #40]
  41192c:	ldr	x0, [sp, #40]
  411930:	cmp	x0, #0x0
  411934:	b.ne	4118fc <ferror@plt+0xd8ec>  // b.any
  411938:	mov	x0, #0x0                   	// #0
  41193c:	ldp	x29, x30, [sp], #48
  411940:	ret
  411944:	sub	sp, sp, #0x20
  411948:	str	x0, [sp, #8]
  41194c:	str	x1, [sp]
  411950:	str	wzr, [sp, #28]
  411954:	b	411988 <ferror@plt+0xd978>
  411958:	ldr	x1, [sp, #8]
  41195c:	ldr	x0, [sp]
  411960:	cmp	x1, x0
  411964:	b.ne	411970 <ferror@plt+0xd960>  // b.any
  411968:	ldr	w0, [sp, #28]
  41196c:	b	411998 <ferror@plt+0xd988>
  411970:	ldr	w0, [sp, #28]
  411974:	add	w0, w0, #0x1
  411978:	str	w0, [sp, #28]
  41197c:	ldr	x0, [sp, #8]
  411980:	ldr	x0, [x0, #8]
  411984:	str	x0, [sp, #8]
  411988:	ldr	x0, [sp, #8]
  41198c:	cmp	x0, #0x0
  411990:	b.ne	411958 <ferror@plt+0xd948>  // b.any
  411994:	mov	w0, #0xffffffff            	// #-1
  411998:	add	sp, sp, #0x20
  41199c:	ret
  4119a0:	sub	sp, sp, #0x20
  4119a4:	str	x0, [sp, #8]
  4119a8:	str	x1, [sp]
  4119ac:	str	wzr, [sp, #28]
  4119b0:	b	4119e8 <ferror@plt+0xd9d8>
  4119b4:	ldr	x0, [sp, #8]
  4119b8:	ldr	x0, [x0]
  4119bc:	ldr	x1, [sp]
  4119c0:	cmp	x1, x0
  4119c4:	b.ne	4119d0 <ferror@plt+0xd9c0>  // b.any
  4119c8:	ldr	w0, [sp, #28]
  4119cc:	b	4119f8 <ferror@plt+0xd9e8>
  4119d0:	ldr	w0, [sp, #28]
  4119d4:	add	w0, w0, #0x1
  4119d8:	str	w0, [sp, #28]
  4119dc:	ldr	x0, [sp, #8]
  4119e0:	ldr	x0, [x0, #8]
  4119e4:	str	x0, [sp, #8]
  4119e8:	ldr	x0, [sp, #8]
  4119ec:	cmp	x0, #0x0
  4119f0:	b.ne	4119b4 <ferror@plt+0xd9a4>  // b.any
  4119f4:	mov	w0, #0xffffffff            	// #-1
  4119f8:	add	sp, sp, #0x20
  4119fc:	ret
  411a00:	sub	sp, sp, #0x10
  411a04:	str	x0, [sp, #8]
  411a08:	ldr	x0, [sp, #8]
  411a0c:	cmp	x0, #0x0
  411a10:	b.eq	411a34 <ferror@plt+0xda24>  // b.none
  411a14:	b	411a24 <ferror@plt+0xda14>
  411a18:	ldr	x0, [sp, #8]
  411a1c:	ldr	x0, [x0, #8]
  411a20:	str	x0, [sp, #8]
  411a24:	ldr	x0, [sp, #8]
  411a28:	ldr	x0, [x0, #8]
  411a2c:	cmp	x0, #0x0
  411a30:	b.ne	411a18 <ferror@plt+0xda08>  // b.any
  411a34:	ldr	x0, [sp, #8]
  411a38:	add	sp, sp, #0x10
  411a3c:	ret
  411a40:	sub	sp, sp, #0x10
  411a44:	str	x0, [sp, #8]
  411a48:	ldr	x0, [sp, #8]
  411a4c:	cmp	x0, #0x0
  411a50:	b.eq	411a74 <ferror@plt+0xda64>  // b.none
  411a54:	b	411a64 <ferror@plt+0xda54>
  411a58:	ldr	x0, [sp, #8]
  411a5c:	ldr	x0, [x0, #16]
  411a60:	str	x0, [sp, #8]
  411a64:	ldr	x0, [sp, #8]
  411a68:	ldr	x0, [x0, #16]
  411a6c:	cmp	x0, #0x0
  411a70:	b.ne	411a58 <ferror@plt+0xda48>  // b.any
  411a74:	ldr	x0, [sp, #8]
  411a78:	add	sp, sp, #0x10
  411a7c:	ret
  411a80:	sub	sp, sp, #0x20
  411a84:	str	x0, [sp, #8]
  411a88:	str	wzr, [sp, #28]
  411a8c:	b	411aa8 <ferror@plt+0xda98>
  411a90:	ldr	w0, [sp, #28]
  411a94:	add	w0, w0, #0x1
  411a98:	str	w0, [sp, #28]
  411a9c:	ldr	x0, [sp, #8]
  411aa0:	ldr	x0, [x0, #8]
  411aa4:	str	x0, [sp, #8]
  411aa8:	ldr	x0, [sp, #8]
  411aac:	cmp	x0, #0x0
  411ab0:	b.ne	411a90 <ferror@plt+0xda80>  // b.any
  411ab4:	ldr	w0, [sp, #28]
  411ab8:	add	sp, sp, #0x20
  411abc:	ret
  411ac0:	stp	x29, x30, [sp, #-64]!
  411ac4:	mov	x29, sp
  411ac8:	str	x0, [sp, #40]
  411acc:	str	x1, [sp, #32]
  411ad0:	str	x2, [sp, #24]
  411ad4:	b	411b00 <ferror@plt+0xdaf0>
  411ad8:	ldr	x0, [sp, #40]
  411adc:	ldr	x0, [x0, #8]
  411ae0:	str	x0, [sp, #56]
  411ae4:	ldr	x0, [sp, #40]
  411ae8:	ldr	x0, [x0]
  411aec:	ldr	x2, [sp, #32]
  411af0:	ldr	x1, [sp, #24]
  411af4:	blr	x2
  411af8:	ldr	x0, [sp, #56]
  411afc:	str	x0, [sp, #40]
  411b00:	ldr	x0, [sp, #40]
  411b04:	cmp	x0, #0x0
  411b08:	b.ne	411ad8 <ferror@plt+0xdac8>  // b.any
  411b0c:	nop
  411b10:	nop
  411b14:	ldp	x29, x30, [sp], #64
  411b18:	ret
  411b1c:	stp	x29, x30, [sp, #-80]!
  411b20:	mov	x29, sp
  411b24:	str	x0, [sp, #40]
  411b28:	str	x1, [sp, #32]
  411b2c:	str	x2, [sp, #24]
  411b30:	str	x3, [sp, #16]
  411b34:	ldr	x0, [sp, #40]
  411b38:	str	x0, [sp, #72]
  411b3c:	ldr	x0, [sp, #24]
  411b40:	cmp	x0, #0x0
  411b44:	b.ne	411b6c <ferror@plt+0xdb5c>  // b.any
  411b48:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411b4c:	add	x2, x0, #0xc8
  411b50:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411b54:	add	x1, x0, #0x108
  411b58:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411b5c:	add	x0, x0, #0x88
  411b60:	bl	41aa2c <ferror@plt+0x16a1c>
  411b64:	ldr	x0, [sp, #40]
  411b68:	b	411cbc <ferror@plt+0xdcac>
  411b6c:	ldr	x0, [sp, #40]
  411b70:	cmp	x0, #0x0
  411b74:	b.ne	411b98 <ferror@plt+0xdb88>  // b.any
  411b78:	mov	x0, #0x18                  	// #24
  411b7c:	bl	426230 <ferror@plt+0x22220>
  411b80:	str	x0, [sp, #56]
  411b84:	ldr	x0, [sp, #56]
  411b88:	ldr	x1, [sp, #32]
  411b8c:	str	x1, [x0]
  411b90:	ldr	x0, [sp, #56]
  411b94:	b	411cbc <ferror@plt+0xdcac>
  411b98:	ldr	x0, [sp, #72]
  411b9c:	ldr	x0, [x0]
  411ba0:	ldr	x3, [sp, #24]
  411ba4:	ldr	x2, [sp, #16]
  411ba8:	mov	x1, x0
  411bac:	ldr	x0, [sp, #32]
  411bb0:	blr	x3
  411bb4:	str	w0, [sp, #68]
  411bb8:	b	411be8 <ferror@plt+0xdbd8>
  411bbc:	ldr	x0, [sp, #72]
  411bc0:	ldr	x0, [x0, #8]
  411bc4:	str	x0, [sp, #72]
  411bc8:	ldr	x0, [sp, #72]
  411bcc:	ldr	x0, [x0]
  411bd0:	ldr	x3, [sp, #24]
  411bd4:	ldr	x2, [sp, #16]
  411bd8:	mov	x1, x0
  411bdc:	ldr	x0, [sp, #32]
  411be0:	blr	x3
  411be4:	str	w0, [sp, #68]
  411be8:	ldr	x0, [sp, #72]
  411bec:	ldr	x0, [x0, #8]
  411bf0:	cmp	x0, #0x0
  411bf4:	b.eq	411c04 <ferror@plt+0xdbf4>  // b.none
  411bf8:	ldr	w0, [sp, #68]
  411bfc:	cmp	w0, #0x0
  411c00:	b.gt	411bbc <ferror@plt+0xdbac>
  411c04:	mov	x0, #0x18                  	// #24
  411c08:	bl	426230 <ferror@plt+0x22220>
  411c0c:	str	x0, [sp, #56]
  411c10:	ldr	x0, [sp, #56]
  411c14:	ldr	x1, [sp, #32]
  411c18:	str	x1, [x0]
  411c1c:	ldr	x0, [sp, #72]
  411c20:	ldr	x0, [x0, #8]
  411c24:	cmp	x0, #0x0
  411c28:	b.ne	411c58 <ferror@plt+0xdc48>  // b.any
  411c2c:	ldr	w0, [sp, #68]
  411c30:	cmp	w0, #0x0
  411c34:	b.le	411c58 <ferror@plt+0xdc48>
  411c38:	ldr	x0, [sp, #72]
  411c3c:	ldr	x1, [sp, #56]
  411c40:	str	x1, [x0, #8]
  411c44:	ldr	x0, [sp, #56]
  411c48:	ldr	x1, [sp, #72]
  411c4c:	str	x1, [x0, #16]
  411c50:	ldr	x0, [sp, #40]
  411c54:	b	411cbc <ferror@plt+0xdcac>
  411c58:	ldr	x0, [sp, #72]
  411c5c:	ldr	x0, [x0, #16]
  411c60:	cmp	x0, #0x0
  411c64:	b.eq	411c88 <ferror@plt+0xdc78>  // b.none
  411c68:	ldr	x0, [sp, #72]
  411c6c:	ldr	x0, [x0, #16]
  411c70:	ldr	x1, [sp, #56]
  411c74:	str	x1, [x0, #8]
  411c78:	ldr	x0, [sp, #72]
  411c7c:	ldr	x1, [x0, #16]
  411c80:	ldr	x0, [sp, #56]
  411c84:	str	x1, [x0, #16]
  411c88:	ldr	x0, [sp, #56]
  411c8c:	ldr	x1, [sp, #72]
  411c90:	str	x1, [x0, #8]
  411c94:	ldr	x0, [sp, #72]
  411c98:	ldr	x1, [sp, #56]
  411c9c:	str	x1, [x0, #16]
  411ca0:	ldr	x1, [sp, #72]
  411ca4:	ldr	x0, [sp, #40]
  411ca8:	cmp	x1, x0
  411cac:	b.ne	411cb8 <ferror@plt+0xdca8>  // b.any
  411cb0:	ldr	x0, [sp, #56]
  411cb4:	b	411cbc <ferror@plt+0xdcac>
  411cb8:	ldr	x0, [sp, #40]
  411cbc:	ldp	x29, x30, [sp], #80
  411cc0:	ret
  411cc4:	stp	x29, x30, [sp, #-48]!
  411cc8:	mov	x29, sp
  411ccc:	str	x0, [sp, #40]
  411cd0:	str	x1, [sp, #32]
  411cd4:	str	x2, [sp, #24]
  411cd8:	mov	x3, #0x0                   	// #0
  411cdc:	ldr	x2, [sp, #24]
  411ce0:	ldr	x1, [sp, #32]
  411ce4:	ldr	x0, [sp, #40]
  411ce8:	bl	411b1c <ferror@plt+0xdb0c>
  411cec:	ldp	x29, x30, [sp], #48
  411cf0:	ret
  411cf4:	stp	x29, x30, [sp, #-48]!
  411cf8:	mov	x29, sp
  411cfc:	str	x0, [sp, #40]
  411d00:	str	x1, [sp, #32]
  411d04:	str	x2, [sp, #24]
  411d08:	str	x3, [sp, #16]
  411d0c:	ldr	x3, [sp, #16]
  411d10:	ldr	x2, [sp, #24]
  411d14:	ldr	x1, [sp, #32]
  411d18:	ldr	x0, [sp, #40]
  411d1c:	bl	411b1c <ferror@plt+0xdb0c>
  411d20:	ldp	x29, x30, [sp], #48
  411d24:	ret
  411d28:	stp	x29, x30, [sp, #-96]!
  411d2c:	mov	x29, sp
  411d30:	str	x0, [sp, #40]
  411d34:	str	x1, [sp, #32]
  411d38:	str	x2, [sp, #24]
  411d3c:	str	x3, [sp, #16]
  411d40:	add	x0, sp, #0x30
  411d44:	str	x0, [sp, #88]
  411d48:	str	xzr, [sp, #80]
  411d4c:	b	411dd8 <ferror@plt+0xddc8>
  411d50:	ldr	x0, [sp, #40]
  411d54:	ldr	x4, [x0]
  411d58:	ldr	x0, [sp, #32]
  411d5c:	ldr	x0, [x0]
  411d60:	ldr	x3, [sp, #24]
  411d64:	ldr	x2, [sp, #16]
  411d68:	mov	x1, x0
  411d6c:	mov	x0, x4
  411d70:	blr	x3
  411d74:	str	w0, [sp, #76]
  411d78:	ldr	w0, [sp, #76]
  411d7c:	cmp	w0, #0x0
  411d80:	b.gt	411da0 <ferror@plt+0xdd90>
  411d84:	ldr	x0, [sp, #88]
  411d88:	ldr	x1, [sp, #40]
  411d8c:	str	x1, [x0, #8]
  411d90:	ldr	x0, [sp, #40]
  411d94:	ldr	x0, [x0, #8]
  411d98:	str	x0, [sp, #40]
  411d9c:	b	411db8 <ferror@plt+0xdda8>
  411da0:	ldr	x0, [sp, #88]
  411da4:	ldr	x1, [sp, #32]
  411da8:	str	x1, [x0, #8]
  411dac:	ldr	x0, [sp, #32]
  411db0:	ldr	x0, [x0, #8]
  411db4:	str	x0, [sp, #32]
  411db8:	ldr	x0, [sp, #88]
  411dbc:	ldr	x0, [x0, #8]
  411dc0:	str	x0, [sp, #88]
  411dc4:	ldr	x0, [sp, #88]
  411dc8:	ldr	x1, [sp, #80]
  411dcc:	str	x1, [x0, #16]
  411dd0:	ldr	x0, [sp, #88]
  411dd4:	str	x0, [sp, #80]
  411dd8:	ldr	x0, [sp, #40]
  411ddc:	cmp	x0, #0x0
  411de0:	b.eq	411df0 <ferror@plt+0xdde0>  // b.none
  411de4:	ldr	x0, [sp, #32]
  411de8:	cmp	x0, #0x0
  411dec:	b.ne	411d50 <ferror@plt+0xdd40>  // b.any
  411df0:	ldr	x0, [sp, #40]
  411df4:	cmp	x0, #0x0
  411df8:	b.eq	411e04 <ferror@plt+0xddf4>  // b.none
  411dfc:	ldr	x0, [sp, #40]
  411e00:	b	411e08 <ferror@plt+0xddf8>
  411e04:	ldr	x0, [sp, #32]
  411e08:	ldr	x1, [sp, #88]
  411e0c:	str	x0, [x1, #8]
  411e10:	ldr	x0, [sp, #88]
  411e14:	ldr	x0, [x0, #8]
  411e18:	ldr	x1, [sp, #88]
  411e1c:	str	x1, [x0, #16]
  411e20:	ldr	x0, [sp, #56]
  411e24:	ldp	x29, x30, [sp], #96
  411e28:	ret
  411e2c:	stp	x29, x30, [sp, #-80]!
  411e30:	mov	x29, sp
  411e34:	str	x19, [sp, #16]
  411e38:	str	x0, [sp, #56]
  411e3c:	str	x1, [sp, #48]
  411e40:	str	x2, [sp, #40]
  411e44:	ldr	x0, [sp, #56]
  411e48:	cmp	x0, #0x0
  411e4c:	b.ne	411e58 <ferror@plt+0xde48>  // b.any
  411e50:	mov	x0, #0x0                   	// #0
  411e54:	b	411f18 <ferror@plt+0xdf08>
  411e58:	ldr	x0, [sp, #56]
  411e5c:	ldr	x0, [x0, #8]
  411e60:	cmp	x0, #0x0
  411e64:	b.ne	411e70 <ferror@plt+0xde60>  // b.any
  411e68:	ldr	x0, [sp, #56]
  411e6c:	b	411f18 <ferror@plt+0xdf08>
  411e70:	ldr	x0, [sp, #56]
  411e74:	str	x0, [sp, #72]
  411e78:	ldr	x0, [sp, #56]
  411e7c:	ldr	x0, [x0, #8]
  411e80:	str	x0, [sp, #64]
  411e84:	b	411eac <ferror@plt+0xde9c>
  411e88:	ldr	x0, [sp, #64]
  411e8c:	ldr	x0, [x0, #8]
  411e90:	str	x0, [sp, #64]
  411e94:	ldr	x0, [sp, #64]
  411e98:	cmp	x0, #0x0
  411e9c:	b.eq	411ec8 <ferror@plt+0xdeb8>  // b.none
  411ea0:	ldr	x0, [sp, #72]
  411ea4:	ldr	x0, [x0, #8]
  411ea8:	str	x0, [sp, #72]
  411eac:	ldr	x0, [sp, #64]
  411eb0:	ldr	x0, [x0, #8]
  411eb4:	str	x0, [sp, #64]
  411eb8:	ldr	x0, [sp, #64]
  411ebc:	cmp	x0, #0x0
  411ec0:	b.ne	411e88 <ferror@plt+0xde78>  // b.any
  411ec4:	b	411ecc <ferror@plt+0xdebc>
  411ec8:	nop
  411ecc:	ldr	x0, [sp, #72]
  411ed0:	ldr	x0, [x0, #8]
  411ed4:	str	x0, [sp, #64]
  411ed8:	ldr	x0, [sp, #72]
  411edc:	str	xzr, [x0, #8]
  411ee0:	ldr	x2, [sp, #40]
  411ee4:	ldr	x1, [sp, #48]
  411ee8:	ldr	x0, [sp, #56]
  411eec:	bl	411e2c <ferror@plt+0xde1c>
  411ef0:	mov	x19, x0
  411ef4:	ldr	x2, [sp, #40]
  411ef8:	ldr	x1, [sp, #48]
  411efc:	ldr	x0, [sp, #64]
  411f00:	bl	411e2c <ferror@plt+0xde1c>
  411f04:	ldr	x3, [sp, #40]
  411f08:	ldr	x2, [sp, #48]
  411f0c:	mov	x1, x0
  411f10:	mov	x0, x19
  411f14:	bl	411d28 <ferror@plt+0xdd18>
  411f18:	ldr	x19, [sp, #16]
  411f1c:	ldp	x29, x30, [sp], #80
  411f20:	ret
  411f24:	stp	x29, x30, [sp, #-32]!
  411f28:	mov	x29, sp
  411f2c:	str	x0, [sp, #24]
  411f30:	str	x1, [sp, #16]
  411f34:	mov	x2, #0x0                   	// #0
  411f38:	ldr	x1, [sp, #16]
  411f3c:	ldr	x0, [sp, #24]
  411f40:	bl	411e2c <ferror@plt+0xde1c>
  411f44:	ldp	x29, x30, [sp], #32
  411f48:	ret
  411f4c:	stp	x29, x30, [sp, #-48]!
  411f50:	mov	x29, sp
  411f54:	str	x0, [sp, #40]
  411f58:	str	x1, [sp, #32]
  411f5c:	str	x2, [sp, #24]
  411f60:	ldr	x2, [sp, #24]
  411f64:	ldr	x1, [sp, #32]
  411f68:	ldr	x0, [sp, #40]
  411f6c:	bl	411e2c <ferror@plt+0xde1c>
  411f70:	ldp	x29, x30, [sp], #48
  411f74:	ret
  411f78:	stp	x29, x30, [sp, #-32]!
  411f7c:	mov	x29, sp
  411f80:	str	x0, [sp, #24]
  411f84:	ldr	x0, [sp, #24]
  411f88:	cmp	x0, #0x0
  411f8c:	b.ne	411fb4 <ferror@plt+0xdfa4>  // b.any
  411f90:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411f94:	add	x2, x0, #0x128
  411f98:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411f9c:	add	x1, x0, #0xac8
  411fa0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411fa4:	add	x0, x0, #0x138
  411fa8:	bl	41aa2c <ferror@plt+0x16a1c>
  411fac:	mov	x0, #0x0                   	// #0
  411fb0:	b	41200c <ferror@plt+0xdffc>
  411fb4:	dmb	ish
  411fb8:	ldr	x0, [sp, #24]
  411fbc:	ldr	w0, [x0, #48]
  411fc0:	cmp	w0, #0x0
  411fc4:	b.gt	411fec <ferror@plt+0xdfdc>
  411fc8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411fcc:	add	x2, x0, #0x140
  411fd0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411fd4:	add	x1, x0, #0xac8
  411fd8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  411fdc:	add	x0, x0, #0x138
  411fe0:	bl	41aa2c <ferror@plt+0x16a1c>
  411fe4:	mov	x0, #0x0                   	// #0
  411fe8:	b	41200c <ferror@plt+0xdffc>
  411fec:	ldr	x0, [sp, #24]
  411ff0:	add	x0, x0, #0x30
  411ff4:	ldxr	w1, [x0]
  411ff8:	add	w1, w1, #0x1
  411ffc:	stlxr	w2, w1, [x0]
  412000:	cbnz	w2, 411ff4 <ferror@plt+0xdfe4>
  412004:	dmb	ish
  412008:	ldr	x0, [sp, #24]
  41200c:	ldp	x29, x30, [sp], #32
  412010:	ret
  412014:	stp	x29, x30, [sp, #-32]!
  412018:	mov	x29, sp
  41201c:	str	x0, [sp, #24]
  412020:	str	x1, [sp, #16]
  412024:	mov	x2, #0x10                  	// #16
  412028:	ldr	x1, [sp, #16]
  41202c:	mov	x0, #0x20                  	// #32
  412030:	bl	426448 <ferror@plt+0x22438>
  412034:	nop
  412038:	ldp	x29, x30, [sp], #32
  41203c:	ret
  412040:	stp	x29, x30, [sp, #-96]!
  412044:	mov	x29, sp
  412048:	str	x0, [sp, #24]
  41204c:	ldr	x0, [sp, #24]
  412050:	cmp	x0, #0x0
  412054:	b.ne	412078 <ferror@plt+0xe068>  // b.any
  412058:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41205c:	add	x2, x0, #0x128
  412060:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412064:	add	x1, x0, #0xae0
  412068:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41206c:	add	x0, x0, #0x138
  412070:	bl	41aa2c <ferror@plt+0x16a1c>
  412074:	b	412230 <ferror@plt+0xe220>
  412078:	dmb	ish
  41207c:	ldr	x0, [sp, #24]
  412080:	ldr	w0, [x0, #48]
  412084:	cmp	w0, #0x0
  412088:	b.gt	4120ac <ferror@plt+0xe09c>
  41208c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412090:	add	x2, x0, #0x140
  412094:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412098:	add	x1, x0, #0xae0
  41209c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4120a0:	add	x0, x0, #0x138
  4120a4:	bl	41aa2c <ferror@plt+0x16a1c>
  4120a8:	b	412230 <ferror@plt+0xe220>
  4120ac:	ldr	x0, [sp, #24]
  4120b0:	add	x0, x0, #0x30
  4120b4:	ldxr	w1, [x0]
  4120b8:	sub	w2, w1, #0x1
  4120bc:	stlxr	w3, w2, [x0]
  4120c0:	cbnz	w3, 4120b4 <ferror@plt+0xe0a4>
  4120c4:	dmb	ish
  4120c8:	cmp	w1, #0x1
  4120cc:	cset	w0, eq  // eq = none
  4120d0:	and	w0, w0, #0xff
  4120d4:	cmp	w0, #0x0
  4120d8:	b.eq	41222c <ferror@plt+0xe21c>  // b.none
  4120dc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4120e0:	add	x0, x0, #0xc70
  4120e4:	bl	4417e4 <ferror@plt+0x3d7d4>
  4120e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4120ec:	add	x0, x0, #0xc78
  4120f0:	ldr	x0, [x0]
  4120f4:	ldr	x1, [sp, #24]
  4120f8:	bl	427ed8 <ferror@plt+0x23ec8>
  4120fc:	mov	x1, x0
  412100:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412104:	add	x0, x0, #0xc78
  412108:	str	x1, [x0]
  41210c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412110:	add	x0, x0, #0xc70
  412114:	bl	441828 <ferror@plt+0x3d818>
  412118:	ldr	x0, [sp, #24]
  41211c:	bl	4417e4 <ferror@plt+0x3d7d4>
  412120:	add	x0, sp, #0x30
  412124:	mov	w2, #0x1                   	// #1
  412128:	ldr	x1, [sp, #24]
  41212c:	bl	41275c <ferror@plt+0xe74c>
  412130:	b	41214c <ferror@plt+0xe13c>
  412134:	ldr	x0, [sp, #40]
  412138:	str	xzr, [x0, #32]
  41213c:	ldr	x0, [sp, #40]
  412140:	mov	w2, #0x1                   	// #1
  412144:	ldr	x1, [sp, #24]
  412148:	bl	4130c4 <ferror@plt+0xf0b4>
  41214c:	add	x1, sp, #0x28
  412150:	add	x0, sp, #0x30
  412154:	bl	4127a0 <ferror@plt+0xe790>
  412158:	cmp	w0, #0x0
  41215c:	b.ne	412134 <ferror@plt+0xe124>  // b.any
  412160:	ldr	x0, [sp, #24]
  412164:	bl	441828 <ferror@plt+0x3d818>
  412168:	ldr	x0, [sp, #24]
  41216c:	ldr	x0, [x0, #80]
  412170:	str	x0, [sp, #88]
  412174:	b	41219c <ferror@plt+0xe18c>
  412178:	ldr	x0, [sp, #88]
  41217c:	ldr	x0, [x0]
  412180:	str	x0, [sp, #80]
  412184:	ldr	x1, [sp, #80]
  412188:	mov	x0, #0x18                  	// #24
  41218c:	bl	4262b4 <ferror@plt+0x222a4>
  412190:	ldr	x0, [sp, #88]
  412194:	ldr	x0, [x0, #8]
  412198:	str	x0, [sp, #88]
  41219c:	ldr	x0, [sp, #88]
  4121a0:	cmp	x0, #0x0
  4121a4:	b.ne	412178 <ferror@plt+0xe168>  // b.any
  4121a8:	ldr	x0, [sp, #24]
  4121ac:	ldr	x0, [x0, #80]
  4121b0:	bl	410ed4 <ferror@plt+0xcec4>
  4121b4:	ldr	x0, [sp, #24]
  4121b8:	ldr	x0, [x0, #72]
  4121bc:	cmp	x0, #0x0
  4121c0:	b.eq	4121d0 <ferror@plt+0xe1c0>  // b.none
  4121c4:	ldr	x0, [sp, #24]
  4121c8:	ldr	x0, [x0, #72]
  4121cc:	bl	41007c <ferror@plt+0xc06c>
  4121d0:	ldr	x0, [sp, #24]
  4121d4:	bl	4417c0 <ferror@plt+0x3d7b0>
  4121d8:	ldr	x0, [sp, #24]
  4121dc:	ldr	x0, [x0, #56]
  4121e0:	mov	w1, #0x1                   	// #1
  4121e4:	bl	446e64 <ferror@plt+0x42e54>
  4121e8:	ldr	x0, [sp, #24]
  4121ec:	ldr	x0, [x0, #120]
  4121f0:	bl	4185e0 <ferror@plt+0x145d0>
  4121f4:	ldr	x0, [sp, #24]
  4121f8:	ldr	x0, [x0, #96]
  4121fc:	mov	x1, x0
  412200:	ldr	x0, [sp, #24]
  412204:	bl	412014 <ferror@plt+0xe004>
  412208:	ldr	x0, [sp, #24]
  41220c:	ldr	x0, [x0, #136]
  412210:	bl	4409b8 <ferror@plt+0x3c9a8>
  412214:	ldr	x0, [sp, #24]
  412218:	add	x0, x0, #0x8
  41221c:	bl	441e34 <ferror@plt+0x3de24>
  412220:	ldr	x0, [sp, #24]
  412224:	bl	4185e0 <ferror@plt+0x145d0>
  412228:	b	412230 <ferror@plt+0xe220>
  41222c:	nop
  412230:	ldp	x29, x30, [sp], #96
  412234:	ret
  412238:	stp	x29, x30, [sp, #-48]!
  41223c:	mov	x29, sp
  412240:	str	w0, [sp, #28]
  412244:	bl	412264 <ferror@plt+0xe254>
  412248:	str	x0, [sp, #40]
  41224c:	ldr	x0, [sp, #40]
  412250:	ldr	w1, [sp, #28]
  412254:	str	w1, [x0, #68]
  412258:	ldr	x0, [sp, #40]
  41225c:	ldp	x29, x30, [sp], #48
  412260:	ret
  412264:	stp	x29, x30, [sp, #-32]!
  412268:	mov	x29, sp
  41226c:	dmb	ish
  412270:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412274:	add	x0, x0, #0xc80
  412278:	ldr	x0, [x0]
  41227c:	cmp	x0, #0x0
  412280:	b.ne	4122a0 <ferror@plt+0xe290>  // b.any
  412284:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412288:	add	x0, x0, #0xc80
  41228c:	bl	433e3c <ferror@plt+0x2fe2c>
  412290:	cmp	w0, #0x0
  412294:	b.eq	4122a0 <ferror@plt+0xe290>  // b.none
  412298:	mov	w0, #0x1                   	// #1
  41229c:	b	4122a4 <ferror@plt+0xe294>
  4122a0:	mov	w0, #0x0                   	// #0
  4122a4:	cmp	w0, #0x0
  4122a8:	b.eq	4122bc <ferror@plt+0xe2ac>  // b.none
  4122ac:	mov	x1, #0x1                   	// #1
  4122b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4122b4:	add	x0, x0, #0xc80
  4122b8:	bl	433f08 <ferror@plt+0x2fef8>
  4122bc:	mov	x1, #0xb8                  	// #184
  4122c0:	mov	x0, #0x1                   	// #1
  4122c4:	bl	418820 <ferror@plt+0x14810>
  4122c8:	str	x0, [sp, #24]
  4122cc:	ldr	x0, [sp, #24]
  4122d0:	bl	441798 <ferror@plt+0x3d788>
  4122d4:	ldr	x0, [sp, #24]
  4122d8:	add	x0, x0, #0x8
  4122dc:	bl	441e0c <ferror@plt+0x3ddfc>
  4122e0:	ldr	x0, [sp, #24]
  4122e4:	str	xzr, [x0, #24]
  4122e8:	ldr	x0, [sp, #24]
  4122ec:	str	xzr, [x0, #40]
  4122f0:	ldr	x0, [sp, #24]
  4122f4:	mov	w1, #0x1                   	// #1
  4122f8:	str	w1, [x0, #48]
  4122fc:	ldr	x0, [sp, #24]
  412300:	mov	w1, #0x1                   	// #1
  412304:	str	w1, [x0, #68]
  412308:	ldr	x0, [sp, #24]
  41230c:	str	xzr, [x0, #80]
  412310:	ldr	x0, [sp, #24]
  412314:	adrp	x1, 421000 <ferror@plt+0x1cff0>
  412318:	add	x1, x1, #0xc0
  41231c:	str	x1, [x0, #160]
  412320:	ldr	x0, [sp, #24]
  412324:	str	xzr, [x0, #120]
  412328:	ldr	x0, [sp, #24]
  41232c:	str	wzr, [x0, #128]
  412330:	bl	446c38 <ferror@plt+0x42c28>
  412334:	mov	x1, x0
  412338:	ldr	x0, [sp, #24]
  41233c:	str	x1, [x0, #56]
  412340:	ldr	x0, [sp, #24]
  412344:	str	wzr, [x0, #176]
  412348:	bl	44079c <ferror@plt+0x3c78c>
  41234c:	mov	x1, x0
  412350:	ldr	x0, [sp, #24]
  412354:	str	x1, [x0, #136]
  412358:	ldr	x0, [sp, #24]
  41235c:	ldr	x2, [x0, #136]
  412360:	ldr	x0, [sp, #24]
  412364:	add	x0, x0, #0x90
  412368:	mov	x1, x0
  41236c:	mov	x0, x2
  412370:	bl	4408ac <ferror@plt+0x3c89c>
  412374:	ldr	x0, [sp, #24]
  412378:	add	x0, x0, #0x90
  41237c:	mov	x2, x0
  412380:	mov	w1, #0x0                   	// #0
  412384:	ldr	x0, [sp, #24]
  412388:	bl	416d7c <ferror@plt+0x12d6c>
  41238c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412390:	add	x0, x0, #0xc70
  412394:	bl	4417e4 <ferror@plt+0x3d7d4>
  412398:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41239c:	add	x0, x0, #0xc78
  4123a0:	ldr	x0, [x0]
  4123a4:	ldr	x1, [sp, #24]
  4123a8:	bl	427bb8 <ferror@plt+0x23ba8>
  4123ac:	mov	x1, x0
  4123b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4123b4:	add	x0, x0, #0xc78
  4123b8:	str	x1, [x0]
  4123bc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4123c0:	add	x0, x0, #0xc70
  4123c4:	bl	441828 <ferror@plt+0x3d818>
  4123c8:	ldr	x0, [sp, #24]
  4123cc:	ldp	x29, x30, [sp], #32
  4123d0:	ret
  4123d4:	stp	x29, x30, [sp, #-16]!
  4123d8:	mov	x29, sp
  4123dc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4123e0:	add	x0, x0, #0xa38
  4123e4:	bl	4417e4 <ferror@plt+0x3d7d4>
  4123e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4123ec:	add	x0, x0, #0xa40
  4123f0:	ldr	x0, [x0]
  4123f4:	cmp	x0, #0x0
  4123f8:	b.ne	412410 <ferror@plt+0xe400>  // b.any
  4123fc:	bl	412264 <ferror@plt+0xe254>
  412400:	mov	x1, x0
  412404:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412408:	add	x0, x0, #0xa40
  41240c:	str	x1, [x0]
  412410:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412414:	add	x0, x0, #0xa38
  412418:	bl	441828 <ferror@plt+0x3d818>
  41241c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412420:	add	x0, x0, #0xa40
  412424:	ldr	x0, [x0]
  412428:	ldp	x29, x30, [sp], #16
  41242c:	ret
  412430:	stp	x29, x30, [sp, #-48]!
  412434:	mov	x29, sp
  412438:	str	x0, [sp, #24]
  41243c:	ldr	x0, [sp, #24]
  412440:	str	x0, [sp, #40]
  412444:	ldr	x0, [sp, #40]
  412448:	bl	415794 <ferror@plt+0x11784>
  41244c:	ldr	x0, [sp, #40]
  412450:	cmp	x0, #0x0
  412454:	b.eq	412460 <ferror@plt+0xe450>  // b.none
  412458:	ldr	x0, [sp, #40]
  41245c:	bl	412040 <ferror@plt+0xe030>
  412460:	nop
  412464:	ldp	x29, x30, [sp], #48
  412468:	ret
  41246c:	stp	x29, x30, [sp, #-32]!
  412470:	mov	x29, sp
  412474:	str	x0, [sp, #24]
  412478:	adrp	x0, 412000 <ferror@plt+0xdff0>
  41247c:	add	x1, x0, #0x430
  412480:	ldr	x0, [sp, #24]
  412484:	bl	421730 <ferror@plt+0x1d720>
  412488:	nop
  41248c:	ldp	x29, x30, [sp], #32
  412490:	ret
  412494:	stp	x29, x30, [sp, #-48]!
  412498:	mov	x29, sp
  41249c:	str	x0, [sp, #24]
  4124a0:	ldr	x0, [sp, #24]
  4124a4:	bl	4156c8 <ferror@plt+0x116b8>
  4124a8:	str	w0, [sp, #36]
  4124ac:	ldr	w0, [sp, #36]
  4124b0:	cmp	w0, #0x0
  4124b4:	b.ne	4124d8 <ferror@plt+0xe4c8>  // b.any
  4124b8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4124bc:	add	x2, x0, #0x170
  4124c0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4124c4:	add	x1, x0, #0xaf8
  4124c8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4124cc:	add	x0, x0, #0x138
  4124d0:	bl	41aa2c <ferror@plt+0x16a1c>
  4124d4:	b	412548 <ferror@plt+0xe538>
  4124d8:	bl	4123d4 <ferror@plt+0xe3c4>
  4124dc:	mov	x1, x0
  4124e0:	ldr	x0, [sp, #24]
  4124e4:	cmp	x0, x1
  4124e8:	b.ne	4124f4 <ferror@plt+0xe4e4>  // b.any
  4124ec:	str	xzr, [sp, #24]
  4124f0:	b	412508 <ferror@plt+0xe4f8>
  4124f4:	ldr	x0, [sp, #24]
  4124f8:	cmp	x0, #0x0
  4124fc:	b.eq	412508 <ferror@plt+0xe4f8>  // b.none
  412500:	ldr	x0, [sp, #24]
  412504:	bl	411f78 <ferror@plt+0xdf68>
  412508:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41250c:	add	x0, x0, #0x6b8
  412510:	bl	442184 <ferror@plt+0x3e174>
  412514:	str	x0, [sp, #40]
  412518:	ldr	x0, [sp, #40]
  41251c:	cmp	x0, #0x0
  412520:	b.ne	41253c <ferror@plt+0xe52c>  // b.any
  412524:	bl	4216c0 <ferror@plt+0x1d6b0>
  412528:	str	x0, [sp, #40]
  41252c:	ldr	x1, [sp, #40]
  412530:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412534:	add	x0, x0, #0x6b8
  412538:	bl	4421a8 <ferror@plt+0x3e198>
  41253c:	ldr	x1, [sp, #24]
  412540:	ldr	x0, [sp, #40]
  412544:	bl	421bfc <ferror@plt+0x1dbec>
  412548:	ldp	x29, x30, [sp], #48
  41254c:	ret
  412550:	stp	x29, x30, [sp, #-48]!
  412554:	mov	x29, sp
  412558:	str	x0, [sp, #24]
  41255c:	bl	4123d4 <ferror@plt+0xe3c4>
  412560:	mov	x1, x0
  412564:	ldr	x0, [sp, #24]
  412568:	cmp	x0, x1
  41256c:	b.ne	412574 <ferror@plt+0xe564>  // b.any
  412570:	str	xzr, [sp, #24]
  412574:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412578:	add	x0, x0, #0x6b8
  41257c:	bl	442184 <ferror@plt+0x3e174>
  412580:	str	x0, [sp, #40]
  412584:	ldr	x0, [sp, #40]
  412588:	cmp	x0, #0x0
  41258c:	b.ne	4125b0 <ferror@plt+0xe5a0>  // b.any
  412590:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412594:	add	x2, x0, #0x188
  412598:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41259c:	add	x1, x0, #0xb20
  4125a0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4125a4:	add	x0, x0, #0x138
  4125a8:	bl	41aa2c <ferror@plt+0x16a1c>
  4125ac:	b	41260c <ferror@plt+0xe5fc>
  4125b0:	ldr	x0, [sp, #40]
  4125b4:	bl	422988 <ferror@plt+0x1e978>
  4125b8:	mov	x1, x0
  4125bc:	ldr	x0, [sp, #24]
  4125c0:	cmp	x0, x1
  4125c4:	b.eq	4125e8 <ferror@plt+0xe5d8>  // b.none
  4125c8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4125cc:	add	x2, x0, #0x198
  4125d0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4125d4:	add	x1, x0, #0xb20
  4125d8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4125dc:	add	x0, x0, #0x138
  4125e0:	bl	41aa2c <ferror@plt+0x16a1c>
  4125e4:	b	41260c <ferror@plt+0xe5fc>
  4125e8:	ldr	x0, [sp, #40]
  4125ec:	bl	42220c <ferror@plt+0x1e1fc>
  4125f0:	ldr	x0, [sp, #24]
  4125f4:	bl	415794 <ferror@plt+0x11784>
  4125f8:	ldr	x0, [sp, #24]
  4125fc:	cmp	x0, #0x0
  412600:	b.eq	41260c <ferror@plt+0xe5fc>  // b.none
  412604:	ldr	x0, [sp, #24]
  412608:	bl	412040 <ferror@plt+0xe030>
  41260c:	ldp	x29, x30, [sp], #48
  412610:	ret
  412614:	stp	x29, x30, [sp, #-32]!
  412618:	mov	x29, sp
  41261c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  412620:	add	x0, x0, #0x6b8
  412624:	bl	442184 <ferror@plt+0x3e174>
  412628:	str	x0, [sp, #24]
  41262c:	ldr	x0, [sp, #24]
  412630:	cmp	x0, #0x0
  412634:	b.eq	412644 <ferror@plt+0xe634>  // b.none
  412638:	ldr	x0, [sp, #24]
  41263c:	bl	422988 <ferror@plt+0x1e978>
  412640:	b	412648 <ferror@plt+0xe638>
  412644:	mov	x0, #0x0                   	// #0
  412648:	ldp	x29, x30, [sp], #32
  41264c:	ret
  412650:	stp	x29, x30, [sp, #-32]!
  412654:	mov	x29, sp
  412658:	bl	412614 <ferror@plt+0xe604>
  41265c:	str	x0, [sp, #24]
  412660:	ldr	x0, [sp, #24]
  412664:	cmp	x0, #0x0
  412668:	b.ne	412674 <ferror@plt+0xe664>  // b.any
  41266c:	bl	4123d4 <ferror@plt+0xe3c4>
  412670:	str	x0, [sp, #24]
  412674:	ldr	x0, [sp, #24]
  412678:	bl	411f78 <ferror@plt+0xdf68>
  41267c:	ldp	x29, x30, [sp], #32
  412680:	ret
  412684:	stp	x29, x30, [sp, #-48]!
  412688:	mov	x29, sp
  41268c:	str	x0, [sp, #24]
  412690:	str	w1, [sp, #20]
  412694:	ldr	x0, [sp, #24]
  412698:	cmp	x0, #0x0
  41269c:	b.ne	4126c4 <ferror@plt+0xe6b4>  // b.any
  4126a0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4126a4:	add	x2, x0, #0x1c0
  4126a8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4126ac:	add	x1, x0, #0xb48
  4126b0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4126b4:	add	x0, x0, #0x138
  4126b8:	bl	41aa2c <ferror@plt+0x16a1c>
  4126bc:	mov	x0, #0x0                   	// #0
  4126c0:	b	412754 <ferror@plt+0xe744>
  4126c4:	ldr	w0, [sp, #20]
  4126c8:	cmp	w0, #0x5f
  4126cc:	b.hi	4126f4 <ferror@plt+0xe6e4>  // b.pmore
  4126d0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4126d4:	add	x2, x0, #0x1d8
  4126d8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4126dc:	add	x1, x0, #0xb48
  4126e0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4126e4:	add	x0, x0, #0x138
  4126e8:	bl	41aa2c <ferror@plt+0x16a1c>
  4126ec:	mov	x0, #0x0                   	// #0
  4126f0:	b	412754 <ferror@plt+0xe744>
  4126f4:	ldr	w0, [sp, #20]
  4126f8:	bl	4184c4 <ferror@plt+0x144b4>
  4126fc:	str	x0, [sp, #40]
  412700:	mov	x0, #0x20                  	// #32
  412704:	bl	426230 <ferror@plt+0x22220>
  412708:	mov	x1, x0
  41270c:	ldr	x0, [sp, #40]
  412710:	str	x1, [x0, #88]
  412714:	ldr	x0, [sp, #40]
  412718:	ldr	x1, [sp, #24]
  41271c:	str	x1, [x0, #16]
  412720:	ldr	x0, [sp, #40]
  412724:	mov	w1, #0x1                   	// #1
  412728:	str	w1, [x0, #24]
  41272c:	ldr	x0, [sp, #40]
  412730:	str	wzr, [x0, #40]
  412734:	ldr	x0, [sp, #40]
  412738:	mov	w1, #0x1                   	// #1
  41273c:	str	w1, [x0, #44]
  412740:	ldr	x0, [sp, #40]
  412744:	ldr	x0, [x0, #88]
  412748:	mov	x1, #0xffffffffffffffff    	// #-1
  41274c:	str	x1, [x0, #16]
  412750:	ldr	x0, [sp, #40]
  412754:	ldp	x29, x30, [sp], #48
  412758:	ret
  41275c:	sub	sp, sp, #0x20
  412760:	str	x0, [sp, #24]
  412764:	str	x1, [sp, #16]
  412768:	str	w2, [sp, #12]
  41276c:	ldr	x0, [sp, #24]
  412770:	ldr	x1, [sp, #16]
  412774:	str	x1, [x0]
  412778:	ldr	x0, [sp, #24]
  41277c:	str	xzr, [x0, #16]
  412780:	ldr	x0, [sp, #24]
  412784:	str	xzr, [x0, #24]
  412788:	ldr	x0, [sp, #24]
  41278c:	ldr	w1, [sp, #12]
  412790:	str	w1, [x0, #8]
  412794:	nop
  412798:	add	sp, sp, #0x20
  41279c:	ret
  4127a0:	stp	x29, x30, [sp, #-48]!
  4127a4:	mov	x29, sp
  4127a8:	str	x0, [sp, #24]
  4127ac:	str	x1, [sp, #16]
  4127b0:	ldr	x0, [sp, #24]
  4127b4:	ldr	x0, [x0, #24]
  4127b8:	cmp	x0, #0x0
  4127bc:	b.eq	4127d4 <ferror@plt+0xe7c4>  // b.none
  4127c0:	ldr	x0, [sp, #24]
  4127c4:	ldr	x0, [x0, #24]
  4127c8:	ldr	x0, [x0, #72]
  4127cc:	str	x0, [sp, #40]
  4127d0:	b	4127d8 <ferror@plt+0xe7c8>
  4127d4:	str	xzr, [sp, #40]
  4127d8:	ldr	x0, [sp, #40]
  4127dc:	cmp	x0, #0x0
  4127e0:	b.ne	41284c <ferror@plt+0xe83c>  // b.any
  4127e4:	ldr	x0, [sp, #24]
  4127e8:	ldr	x0, [x0, #16]
  4127ec:	cmp	x0, #0x0
  4127f0:	b.eq	41280c <ferror@plt+0xe7fc>  // b.none
  4127f4:	ldr	x0, [sp, #24]
  4127f8:	ldr	x0, [x0, #16]
  4127fc:	ldr	x1, [x0, #8]
  412800:	ldr	x0, [sp, #24]
  412804:	str	x1, [x0, #16]
  412808:	b	412820 <ferror@plt+0xe810>
  41280c:	ldr	x0, [sp, #24]
  412810:	ldr	x0, [x0]
  412814:	ldr	x1, [x0, #80]
  412818:	ldr	x0, [sp, #24]
  41281c:	str	x1, [x0, #16]
  412820:	ldr	x0, [sp, #24]
  412824:	ldr	x0, [x0, #16]
  412828:	cmp	x0, #0x0
  41282c:	b.eq	41284c <ferror@plt+0xe83c>  // b.none
  412830:	ldr	x0, [sp, #24]
  412834:	ldr	x0, [x0, #16]
  412838:	ldr	x0, [x0]
  41283c:	str	x0, [sp, #32]
  412840:	ldr	x0, [sp, #32]
  412844:	ldr	x0, [x0]
  412848:	str	x0, [sp, #40]
  41284c:	ldr	x0, [sp, #24]
  412850:	ldr	x0, [x0, #24]
  412854:	cmp	x0, #0x0
  412858:	b.eq	4128b8 <ferror@plt+0xe8a8>  // b.none
  41285c:	ldr	x0, [sp, #24]
  412860:	ldr	w0, [x0, #8]
  412864:	cmp	w0, #0x0
  412868:	b.eq	4128b8 <ferror@plt+0xe8a8>  // b.none
  41286c:	ldr	x0, [sp, #24]
  412870:	ldr	x0, [x0, #24]
  412874:	ldr	w0, [x0, #24]
  412878:	cmp	w0, #0x1
  41287c:	b.ls	412898 <ferror@plt+0xe888>  // b.plast
  412880:	ldr	x0, [sp, #24]
  412884:	ldr	x0, [x0, #24]
  412888:	ldr	w1, [x0, #24]
  41288c:	sub	w1, w1, #0x1
  412890:	str	w1, [x0, #24]
  412894:	b	4128b8 <ferror@plt+0xe8a8>
  412898:	ldr	x0, [sp, #24]
  41289c:	ldr	x3, [x0, #24]
  4128a0:	ldr	x0, [sp, #24]
  4128a4:	ldr	x0, [x0]
  4128a8:	mov	w2, #0x1                   	// #1
  4128ac:	mov	x1, x0
  4128b0:	mov	x0, x3
  4128b4:	bl	41440c <ferror@plt+0x103fc>
  4128b8:	ldr	x0, [sp, #24]
  4128bc:	ldr	x1, [sp, #40]
  4128c0:	str	x1, [x0, #24]
  4128c4:	ldr	x0, [sp, #24]
  4128c8:	ldr	x0, [x0, #24]
  4128cc:	cmp	x0, #0x0
  4128d0:	b.eq	4128f8 <ferror@plt+0xe8e8>  // b.none
  4128d4:	ldr	x0, [sp, #24]
  4128d8:	ldr	w0, [x0, #8]
  4128dc:	cmp	w0, #0x0
  4128e0:	b.eq	4128f8 <ferror@plt+0xe8e8>  // b.none
  4128e4:	ldr	x0, [sp, #24]
  4128e8:	ldr	x0, [x0, #24]
  4128ec:	ldr	w1, [x0, #24]
  4128f0:	add	w1, w1, #0x1
  4128f4:	str	w1, [x0, #24]
  4128f8:	ldr	x0, [sp, #24]
  4128fc:	ldr	x1, [x0, #24]
  412900:	ldr	x0, [sp, #16]
  412904:	str	x1, [x0]
  412908:	ldr	x0, [sp, #16]
  41290c:	ldr	x0, [x0]
  412910:	cmp	x0, #0x0
  412914:	cset	w0, ne  // ne = any
  412918:	and	w0, w0, #0xff
  41291c:	ldp	x29, x30, [sp], #48
  412920:	ret
  412924:	stp	x29, x30, [sp, #-32]!
  412928:	mov	x29, sp
  41292c:	str	x0, [sp, #24]
  412930:	ldr	x0, [sp, #24]
  412934:	ldr	x0, [x0, #24]
  412938:	cmp	x0, #0x0
  41293c:	b.eq	4129a4 <ferror@plt+0xe994>  // b.none
  412940:	ldr	x0, [sp, #24]
  412944:	ldr	w0, [x0, #8]
  412948:	cmp	w0, #0x0
  41294c:	b.eq	4129a4 <ferror@plt+0xe994>  // b.none
  412950:	ldr	x0, [sp, #24]
  412954:	ldr	x0, [x0, #24]
  412958:	ldr	w0, [x0, #24]
  41295c:	cmp	w0, #0x1
  412960:	b.ls	41297c <ferror@plt+0xe96c>  // b.plast
  412964:	ldr	x0, [sp, #24]
  412968:	ldr	x0, [x0, #24]
  41296c:	ldr	w1, [x0, #24]
  412970:	sub	w1, w1, #0x1
  412974:	str	w1, [x0, #24]
  412978:	b	41299c <ferror@plt+0xe98c>
  41297c:	ldr	x0, [sp, #24]
  412980:	ldr	x3, [x0, #24]
  412984:	ldr	x0, [sp, #24]
  412988:	ldr	x0, [x0]
  41298c:	mov	w2, #0x1                   	// #1
  412990:	mov	x1, x0
  412994:	mov	x0, x3
  412998:	bl	41440c <ferror@plt+0x103fc>
  41299c:	ldr	x0, [sp, #24]
  4129a0:	str	xzr, [x0, #24]
  4129a4:	nop
  4129a8:	ldp	x29, x30, [sp], #32
  4129ac:	ret
  4129b0:	stp	x29, x30, [sp, #-64]!
  4129b4:	mov	x29, sp
  4129b8:	str	x0, [sp, #24]
  4129bc:	str	w1, [sp, #20]
  4129c0:	str	w2, [sp, #16]
  4129c4:	str	xzr, [sp, #48]
  4129c8:	ldr	x0, [sp, #24]
  4129cc:	ldr	x0, [x0, #80]
  4129d0:	str	x0, [sp, #56]
  4129d4:	b	412a7c <ferror@plt+0xea6c>
  4129d8:	ldr	x0, [sp, #56]
  4129dc:	ldr	x0, [x0]
  4129e0:	str	x0, [sp, #40]
  4129e4:	ldr	x0, [sp, #40]
  4129e8:	ldr	w0, [x0, #16]
  4129ec:	ldr	w1, [sp, #20]
  4129f0:	cmp	w1, w0
  4129f4:	b.ne	412a00 <ferror@plt+0xe9f0>  // b.any
  4129f8:	ldr	x0, [sp, #40]
  4129fc:	b	412af0 <ferror@plt+0xeae0>
  412a00:	ldr	x0, [sp, #40]
  412a04:	ldr	w0, [x0, #16]
  412a08:	ldr	w1, [sp, #20]
  412a0c:	cmp	w1, w0
  412a10:	b.ge	412a68 <ferror@plt+0xea58>  // b.tcont
  412a14:	ldr	w0, [sp, #16]
  412a18:	cmp	w0, #0x0
  412a1c:	b.ne	412a28 <ferror@plt+0xea18>  // b.any
  412a20:	mov	x0, #0x0                   	// #0
  412a24:	b	412af0 <ferror@plt+0xeae0>
  412a28:	mov	x0, #0x18                  	// #24
  412a2c:	bl	426230 <ferror@plt+0x22220>
  412a30:	str	x0, [sp, #40]
  412a34:	ldr	x0, [sp, #40]
  412a38:	ldr	w1, [sp, #20]
  412a3c:	str	w1, [x0, #16]
  412a40:	ldr	x0, [sp, #24]
  412a44:	ldr	x0, [x0, #80]
  412a48:	ldr	x2, [sp, #40]
  412a4c:	ldr	x1, [sp, #56]
  412a50:	bl	41113c <ferror@plt+0xd12c>
  412a54:	mov	x1, x0
  412a58:	ldr	x0, [sp, #24]
  412a5c:	str	x1, [x0, #80]
  412a60:	ldr	x0, [sp, #40]
  412a64:	b	412af0 <ferror@plt+0xeae0>
  412a68:	ldr	x0, [sp, #56]
  412a6c:	str	x0, [sp, #48]
  412a70:	ldr	x0, [sp, #56]
  412a74:	ldr	x0, [x0, #8]
  412a78:	str	x0, [sp, #56]
  412a7c:	ldr	x0, [sp, #56]
  412a80:	cmp	x0, #0x0
  412a84:	b.ne	4129d8 <ferror@plt+0xe9c8>  // b.any
  412a88:	ldr	w0, [sp, #16]
  412a8c:	cmp	w0, #0x0
  412a90:	b.ne	412a9c <ferror@plt+0xea8c>  // b.any
  412a94:	mov	x0, #0x0                   	// #0
  412a98:	b	412af0 <ferror@plt+0xeae0>
  412a9c:	mov	x0, #0x18                  	// #24
  412aa0:	bl	426230 <ferror@plt+0x22220>
  412aa4:	str	x0, [sp, #40]
  412aa8:	ldr	x0, [sp, #40]
  412aac:	ldr	w1, [sp, #20]
  412ab0:	str	w1, [x0, #16]
  412ab4:	ldr	x0, [sp, #48]
  412ab8:	cmp	x0, #0x0
  412abc:	b.ne	412adc <ferror@plt+0xeacc>  // b.any
  412ac0:	ldr	x1, [sp, #40]
  412ac4:	mov	x0, #0x0                   	// #0
  412ac8:	bl	410f54 <ferror@plt+0xcf44>
  412acc:	mov	x1, x0
  412ad0:	ldr	x0, [sp, #24]
  412ad4:	str	x1, [x0, #80]
  412ad8:	b	412aec <ferror@plt+0xeadc>
  412adc:	ldr	x1, [sp, #40]
  412ae0:	ldr	x0, [sp, #48]
  412ae4:	bl	410f54 <ferror@plt+0xcf44>
  412ae8:	str	x0, [sp, #48]
  412aec:	ldr	x0, [sp, #40]
  412af0:	ldp	x29, x30, [sp], #64
  412af4:	ret
  412af8:	stp	x29, x30, [sp, #-64]!
  412afc:	mov	x29, sp
  412b00:	str	x0, [sp, #24]
  412b04:	str	x1, [sp, #16]
  412b08:	ldr	x0, [sp, #24]
  412b0c:	ldr	w0, [x0, #40]
  412b10:	mov	w2, #0x1                   	// #1
  412b14:	mov	w1, w0
  412b18:	ldr	x0, [sp, #16]
  412b1c:	bl	4129b0 <ferror@plt+0xe9a0>
  412b20:	str	x0, [sp, #40]
  412b24:	ldr	x0, [sp, #24]
  412b28:	ldr	x0, [x0, #88]
  412b2c:	ldr	x0, [x0, #8]
  412b30:	cmp	x0, #0x0
  412b34:	b.eq	412b98 <ferror@plt+0xeb88>  // b.none
  412b38:	ldr	x0, [sp, #40]
  412b3c:	ldr	x0, [x0]
  412b40:	cmp	x0, #0x0
  412b44:	b.ne	412b70 <ferror@plt+0xeb60>  // b.any
  412b48:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412b4c:	add	x4, x0, #0x1f8
  412b50:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412b54:	add	x3, x0, #0xb58
  412b58:	mov	w2, #0x3e9                 	// #1001
  412b5c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412b60:	add	x1, x0, #0x218
  412b64:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412b68:	add	x0, x0, #0x138
  412b6c:	bl	4319d8 <ferror@plt+0x2d9c8>
  412b70:	ldr	x0, [sp, #24]
  412b74:	ldr	x0, [x0, #88]
  412b78:	ldr	x0, [x0, #8]
  412b7c:	ldr	x0, [x0, #64]
  412b80:	str	x0, [sp, #56]
  412b84:	ldr	x0, [sp, #24]
  412b88:	ldr	x0, [x0, #88]
  412b8c:	ldr	x0, [x0, #8]
  412b90:	str	x0, [sp, #48]
  412b94:	b	412ba8 <ferror@plt+0xeb98>
  412b98:	ldr	x0, [sp, #40]
  412b9c:	ldr	x0, [x0, #8]
  412ba0:	str	x0, [sp, #56]
  412ba4:	str	xzr, [sp, #48]
  412ba8:	ldr	x0, [sp, #24]
  412bac:	ldr	x1, [sp, #48]
  412bb0:	str	x1, [x0, #72]
  412bb4:	ldr	x0, [sp, #48]
  412bb8:	cmp	x0, #0x0
  412bbc:	b.eq	412bd0 <ferror@plt+0xebc0>  // b.none
  412bc0:	ldr	x0, [sp, #48]
  412bc4:	ldr	x1, [sp, #24]
  412bc8:	str	x1, [x0, #64]
  412bcc:	b	412bdc <ferror@plt+0xebcc>
  412bd0:	ldr	x0, [sp, #40]
  412bd4:	ldr	x1, [sp, #24]
  412bd8:	str	x1, [x0, #8]
  412bdc:	ldr	x0, [sp, #24]
  412be0:	ldr	x1, [sp, #56]
  412be4:	str	x1, [x0, #64]
  412be8:	ldr	x0, [sp, #56]
  412bec:	cmp	x0, #0x0
  412bf0:	b.eq	412c04 <ferror@plt+0xebf4>  // b.none
  412bf4:	ldr	x0, [sp, #56]
  412bf8:	ldr	x1, [sp, #24]
  412bfc:	str	x1, [x0, #72]
  412c00:	b	412c10 <ferror@plt+0xec00>
  412c04:	ldr	x0, [sp, #40]
  412c08:	ldr	x1, [sp, #24]
  412c0c:	str	x1, [x0]
  412c10:	nop
  412c14:	ldp	x29, x30, [sp], #64
  412c18:	ret
  412c1c:	stp	x29, x30, [sp, #-48]!
  412c20:	mov	x29, sp
  412c24:	str	x0, [sp, #24]
  412c28:	str	x1, [sp, #16]
  412c2c:	ldr	x0, [sp, #24]
  412c30:	ldr	w0, [x0, #40]
  412c34:	mov	w2, #0x0                   	// #0
  412c38:	mov	w1, w0
  412c3c:	ldr	x0, [sp, #16]
  412c40:	bl	4129b0 <ferror@plt+0xe9a0>
  412c44:	str	x0, [sp, #40]
  412c48:	ldr	x0, [sp, #40]
  412c4c:	cmp	x0, #0x0
  412c50:	b.ne	412c74 <ferror@plt+0xec64>  // b.any
  412c54:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412c58:	add	x2, x0, #0x220
  412c5c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412c60:	add	x1, x0, #0xb70
  412c64:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  412c68:	add	x0, x0, #0x138
  412c6c:	bl	41aa2c <ferror@plt+0x16a1c>
  412c70:	b	412d5c <ferror@plt+0xed4c>
  412c74:	ldr	x0, [sp, #24]
  412c78:	ldr	x0, [x0, #64]
  412c7c:	cmp	x0, #0x0
  412c80:	b.eq	412c9c <ferror@plt+0xec8c>  // b.none
  412c84:	ldr	x0, [sp, #24]
  412c88:	ldr	x0, [x0, #64]
  412c8c:	ldr	x1, [sp, #24]
  412c90:	ldr	x1, [x1, #72]
  412c94:	str	x1, [x0, #72]
  412c98:	b	412cac <ferror@plt+0xec9c>
  412c9c:	ldr	x0, [sp, #24]
  412ca0:	ldr	x1, [x0, #72]
  412ca4:	ldr	x0, [sp, #40]
  412ca8:	str	x1, [x0]
  412cac:	ldr	x0, [sp, #24]
  412cb0:	ldr	x0, [x0, #72]
  412cb4:	cmp	x0, #0x0
  412cb8:	b.eq	412cd4 <ferror@plt+0xecc4>  // b.none
  412cbc:	ldr	x0, [sp, #24]
  412cc0:	ldr	x0, [x0, #72]
  412cc4:	ldr	x1, [sp, #24]
  412cc8:	ldr	x1, [x1, #64]
  412ccc:	str	x1, [x0, #64]
  412cd0:	b	412ce4 <ferror@plt+0xecd4>
  412cd4:	ldr	x0, [sp, #24]
  412cd8:	ldr	x1, [x0, #64]
  412cdc:	ldr	x0, [sp, #40]
  412ce0:	str	x1, [x0, #8]
  412ce4:	ldr	x0, [sp, #24]
  412ce8:	str	xzr, [x0, #64]
  412cec:	ldr	x0, [sp, #24]
  412cf0:	str	xzr, [x0, #72]
  412cf4:	ldr	x0, [sp, #40]
  412cf8:	ldr	x0, [x0]
  412cfc:	cmp	x0, #0x0
  412d00:	b.ne	412d2c <ferror@plt+0xed1c>  // b.any
  412d04:	ldr	x0, [sp, #16]
  412d08:	ldr	x0, [x0, #80]
  412d0c:	ldr	x1, [sp, #40]
  412d10:	bl	41143c <ferror@plt+0xd42c>
  412d14:	mov	x1, x0
  412d18:	ldr	x0, [sp, #16]
  412d1c:	str	x1, [x0, #80]
  412d20:	ldr	x1, [sp, #40]
  412d24:	mov	x0, #0x18                  	// #24
  412d28:	bl	4262b4 <ferror@plt+0x222a4>
  412d2c:	ldr	x0, [sp, #16]
  412d30:	ldr	x0, [x0, #72]
  412d34:	cmp	x0, #0x0
  412d38:	b.eq	412d5c <ferror@plt+0xed4c>  // b.none
  412d3c:	ldr	x0, [sp, #16]
  412d40:	ldr	x2, [x0, #72]
  412d44:	ldr	x0, [sp, #24]
  412d48:	ldr	w0, [x0, #48]
  412d4c:	mov	w0, w0
  412d50:	mov	x1, x0
  412d54:	mov	x0, x2
  412d58:	bl	4104bc <ferror@plt+0xc4ac>
  412d5c:	ldp	x29, x30, [sp], #48
  412d60:	ret
  412d64:	stp	x29, x30, [sp, #-80]!
  412d68:	mov	x29, sp
  412d6c:	str	x0, [sp, #24]
  412d70:	str	x1, [sp, #16]
  412d74:	ldr	x0, [sp, #24]
  412d78:	ldr	w0, [x0, #68]
  412d7c:	cmn	w0, #0x1
  412d80:	b.ne	412e00 <ferror@plt+0xedf0>  // b.any
  412d84:	ldr	x0, [sp, #24]
  412d88:	ldr	x0, [x0, #72]
  412d8c:	cmp	x0, #0x0
  412d90:	b.ne	412e00 <ferror@plt+0xedf0>  // b.any
  412d94:	mov	x1, #0x0                   	// #0
  412d98:	mov	x0, #0x0                   	// #0
  412d9c:	bl	40f628 <ferror@plt+0xb618>
  412da0:	mov	x1, x0
  412da4:	ldr	x0, [sp, #24]
  412da8:	str	x1, [x0, #72]
  412dac:	add	x0, sp, #0x20
  412db0:	mov	w2, #0x0                   	// #0
  412db4:	ldr	x1, [sp, #24]
  412db8:	bl	41275c <ferror@plt+0xe74c>
  412dbc:	b	412de0 <ferror@plt+0xedd0>
  412dc0:	ldr	x0, [sp, #24]
  412dc4:	ldr	x2, [x0, #72]
  412dc8:	ldr	x0, [sp, #64]
  412dcc:	ldr	w0, [x0, #48]
  412dd0:	mov	w0, w0
  412dd4:	mov	x1, x0
  412dd8:	mov	x0, x2
  412ddc:	bl	410348 <ferror@plt+0xc338>
  412de0:	add	x1, sp, #0x40
  412de4:	add	x0, sp, #0x20
  412de8:	bl	4127a0 <ferror@plt+0xe790>
  412dec:	cmp	w0, #0x0
  412df0:	b.ne	412dc0 <ferror@plt+0xedb0>  // b.any
  412df4:	mov	w0, #0xffffffff            	// #-1
  412df8:	str	w0, [sp, #76]
  412dfc:	b	412e68 <ferror@plt+0xee58>
  412e00:	ldr	x0, [sp, #24]
  412e04:	ldr	x0, [x0, #72]
  412e08:	cmp	x0, #0x0
  412e0c:	b.ne	412e2c <ferror@plt+0xee1c>  // b.any
  412e10:	ldr	x0, [sp, #24]
  412e14:	ldr	w0, [x0, #68]
  412e18:	add	w2, w0, #0x1
  412e1c:	ldr	x1, [sp, #24]
  412e20:	str	w2, [x1, #68]
  412e24:	str	w0, [sp, #76]
  412e28:	b	412e68 <ferror@plt+0xee58>
  412e2c:	bl	423b38 <ferror@plt+0x1fb28>
  412e30:	str	w0, [sp, #76]
  412e34:	ldr	w0, [sp, #76]
  412e38:	cmp	w0, #0x0
  412e3c:	b.eq	412e2c <ferror@plt+0xee1c>  // b.none
  412e40:	ldr	x0, [sp, #24]
  412e44:	ldr	x0, [x0, #72]
  412e48:	ldr	w1, [sp, #76]
  412e4c:	bl	410378 <ferror@plt+0xc368>
  412e50:	cmp	w0, #0x0
  412e54:	b.ne	412e2c <ferror@plt+0xee1c>  // b.any
  412e58:	ldr	x0, [sp, #24]
  412e5c:	ldr	x0, [x0, #72]
  412e60:	ldr	w1, [sp, #76]
  412e64:	bl	410348 <ferror@plt+0xc338>
  412e68:	ldr	x0, [sp, #16]
  412e6c:	ldr	w1, [sp, #76]
  412e70:	str	w1, [x0, #48]
  412e74:	nop
  412e78:	ldp	x29, x30, [sp], #80
  412e7c:	ret
  412e80:	stp	x29, x30, [sp, #-80]!
  412e84:	mov	x29, sp
  412e88:	str	x19, [sp, #16]
  412e8c:	str	x0, [sp, #56]
  412e90:	str	x1, [sp, #48]
  412e94:	str	w2, [sp, #44]
  412e98:	ldr	x0, [sp, #56]
  412e9c:	ldr	x1, [sp, #48]
  412ea0:	str	x1, [x0, #32]
  412ea4:	ldr	x1, [sp, #56]
  412ea8:	ldr	x0, [sp, #48]
  412eac:	bl	412d64 <ferror@plt+0xed54>
  412eb0:	ldr	x0, [sp, #56]
  412eb4:	ldr	w0, [x0, #24]
  412eb8:	add	w1, w0, #0x1
  412ebc:	ldr	x0, [sp, #56]
  412ec0:	str	w1, [x0, #24]
  412ec4:	ldr	x1, [sp, #48]
  412ec8:	ldr	x0, [sp, #56]
  412ecc:	bl	412af8 <ferror@plt+0xeae8>
  412ed0:	ldr	x0, [sp, #56]
  412ed4:	ldr	w0, [x0, #44]
  412ed8:	and	w0, w0, #0x40
  412edc:	cmp	w0, #0x0
  412ee0:	b.ne	412f70 <ferror@plt+0xef60>  // b.any
  412ee4:	ldr	x0, [sp, #56]
  412ee8:	ldr	x0, [x0, #56]
  412eec:	str	x0, [sp, #72]
  412ef0:	b	412f1c <ferror@plt+0xef0c>
  412ef4:	ldr	x0, [sp, #56]
  412ef8:	ldr	w1, [x0, #40]
  412efc:	ldr	x0, [sp, #72]
  412f00:	ldr	x0, [x0]
  412f04:	mov	x2, x0
  412f08:	ldr	x0, [sp, #48]
  412f0c:	bl	416d7c <ferror@plt+0x12d6c>
  412f10:	ldr	x0, [sp, #72]
  412f14:	ldr	x0, [x0, #8]
  412f18:	str	x0, [sp, #72]
  412f1c:	ldr	x0, [sp, #72]
  412f20:	cmp	x0, #0x0
  412f24:	b.ne	412ef4 <ferror@plt+0xeee4>  // b.any
  412f28:	ldr	x0, [sp, #56]
  412f2c:	ldr	x0, [x0, #88]
  412f30:	ldr	x0, [x0, #24]
  412f34:	str	x0, [sp, #72]
  412f38:	b	412f64 <ferror@plt+0xef54>
  412f3c:	ldr	x0, [sp, #56]
  412f40:	ldr	w1, [x0, #40]
  412f44:	ldr	x0, [sp, #72]
  412f48:	ldr	x0, [x0]
  412f4c:	mov	x2, x0
  412f50:	ldr	x0, [sp, #48]
  412f54:	bl	416d7c <ferror@plt+0x12d6c>
  412f58:	ldr	x0, [sp, #72]
  412f5c:	ldr	x0, [x0, #8]
  412f60:	str	x0, [sp, #72]
  412f64:	ldr	x0, [sp, #72]
  412f68:	cmp	x0, #0x0
  412f6c:	b.ne	412f3c <ferror@plt+0xef2c>  // b.any
  412f70:	ldr	x0, [sp, #56]
  412f74:	ldr	x0, [x0, #88]
  412f78:	ldr	x0, [x0]
  412f7c:	str	x0, [sp, #72]
  412f80:	b	412fa4 <ferror@plt+0xef94>
  412f84:	ldr	x0, [sp, #72]
  412f88:	ldr	x0, [x0]
  412f8c:	mov	w2, #0x0                   	// #0
  412f90:	ldr	x1, [sp, #48]
  412f94:	bl	412e80 <ferror@plt+0xee70>
  412f98:	ldr	x0, [sp, #72]
  412f9c:	ldr	x0, [x0, #8]
  412fa0:	str	x0, [sp, #72]
  412fa4:	ldr	x0, [sp, #72]
  412fa8:	cmp	x0, #0x0
  412fac:	b.ne	412f84 <ferror@plt+0xef74>  // b.any
  412fb0:	ldr	w0, [sp, #44]
  412fb4:	cmp	w0, #0x0
  412fb8:	b.eq	412fec <ferror@plt+0xefdc>  // b.none
  412fbc:	ldr	x0, [sp, #48]
  412fc0:	ldr	x0, [x0, #24]
  412fc4:	cmp	x0, #0x0
  412fc8:	b.eq	412fec <ferror@plt+0xefdc>  // b.none
  412fcc:	ldr	x0, [sp, #48]
  412fd0:	ldr	x19, [x0, #24]
  412fd4:	bl	434478 <ferror@plt+0x30468>
  412fd8:	cmp	x19, x0
  412fdc:	b.eq	412fec <ferror@plt+0xefdc>  // b.none
  412fe0:	ldr	x0, [sp, #48]
  412fe4:	ldr	x0, [x0, #136]
  412fe8:	bl	44091c <ferror@plt+0x3c90c>
  412fec:	ldr	x0, [sp, #56]
  412ff0:	ldr	w0, [x0, #48]
  412ff4:	ldr	x19, [sp, #16]
  412ff8:	ldp	x29, x30, [sp], #80
  412ffc:	ret
  413000:	stp	x29, x30, [sp, #-48]!
  413004:	mov	x29, sp
  413008:	str	x0, [sp, #24]
  41300c:	str	x1, [sp, #16]
  413010:	str	wzr, [sp, #44]
  413014:	ldr	x0, [sp, #24]
  413018:	ldr	x0, [x0, #32]
  41301c:	cmp	x0, #0x0
  413020:	b.eq	413048 <ferror@plt+0xf038>  // b.none
  413024:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413028:	add	x2, x0, #0x238
  41302c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413030:	add	x1, x0, #0xb90
  413034:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413038:	add	x0, x0, #0x138
  41303c:	bl	41aa2c <ferror@plt+0x16a1c>
  413040:	mov	w0, #0x0                   	// #0
  413044:	b	4130bc <ferror@plt+0xf0ac>
  413048:	ldr	x0, [sp, #24]
  41304c:	ldr	w0, [x0, #44]
  413050:	and	w0, w0, #0x1
  413054:	cmp	w0, #0x0
  413058:	b.ne	413080 <ferror@plt+0xf070>  // b.any
  41305c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413060:	add	x2, x0, #0x250
  413064:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413068:	add	x1, x0, #0xb90
  41306c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413070:	add	x0, x0, #0x138
  413074:	bl	41aa2c <ferror@plt+0x16a1c>
  413078:	mov	w0, #0x0                   	// #0
  41307c:	b	4130bc <ferror@plt+0xf0ac>
  413080:	ldr	x0, [sp, #16]
  413084:	cmp	x0, #0x0
  413088:	b.ne	413094 <ferror@plt+0xf084>  // b.any
  41308c:	bl	4123d4 <ferror@plt+0xe3c4>
  413090:	str	x0, [sp, #16]
  413094:	ldr	x0, [sp, #16]
  413098:	bl	4417e4 <ferror@plt+0x3d7d4>
  41309c:	mov	w2, #0x1                   	// #1
  4130a0:	ldr	x1, [sp, #16]
  4130a4:	ldr	x0, [sp, #24]
  4130a8:	bl	412e80 <ferror@plt+0xee70>
  4130ac:	str	w0, [sp, #44]
  4130b0:	ldr	x0, [sp, #16]
  4130b4:	bl	441828 <ferror@plt+0x3d818>
  4130b8:	ldr	w0, [sp, #44]
  4130bc:	ldp	x29, x30, [sp], #48
  4130c0:	ret
  4130c4:	stp	x29, x30, [sp, #-80]!
  4130c8:	mov	x29, sp
  4130cc:	str	x0, [sp, #40]
  4130d0:	str	x1, [sp, #32]
  4130d4:	str	w2, [sp, #28]
  4130d8:	ldr	w0, [sp, #28]
  4130dc:	cmp	w0, #0x0
  4130e0:	b.ne	4130ec <ferror@plt+0xf0dc>  // b.any
  4130e4:	ldr	x0, [sp, #32]
  4130e8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4130ec:	ldr	x0, [sp, #40]
  4130f0:	ldr	w0, [x0, #44]
  4130f4:	and	w0, w0, #0x1
  4130f8:	cmp	w0, #0x0
  4130fc:	b.eq	413258 <ferror@plt+0xf248>  // b.none
  413100:	ldr	x0, [sp, #40]
  413104:	ldr	w0, [x0, #44]
  413108:	and	w1, w0, #0xfffffffe
  41310c:	ldr	x0, [sp, #40]
  413110:	str	w1, [x0, #44]
  413114:	ldr	x0, [sp, #40]
  413118:	ldr	x0, [x0]
  41311c:	str	x0, [sp, #64]
  413120:	ldr	x0, [sp, #40]
  413124:	ldr	x0, [x0, #8]
  413128:	str	x0, [sp, #56]
  41312c:	ldr	x0, [sp, #40]
  413130:	str	xzr, [x0]
  413134:	ldr	x0, [sp, #40]
  413138:	str	xzr, [x0, #8]
  41313c:	ldr	x0, [sp, #56]
  413140:	cmp	x0, #0x0
  413144:	b.eq	413168 <ferror@plt+0xf158>  // b.none
  413148:	ldr	x0, [sp, #32]
  41314c:	bl	441828 <ferror@plt+0x3d818>
  413150:	ldr	x0, [sp, #56]
  413154:	ldr	x1, [x0, #8]
  413158:	ldr	x0, [sp, #64]
  41315c:	blr	x1
  413160:	ldr	x0, [sp, #32]
  413164:	bl	4417e4 <ferror@plt+0x3d7d4>
  413168:	ldr	x0, [sp, #40]
  41316c:	ldr	w0, [x0, #44]
  413170:	and	w0, w0, #0x40
  413174:	cmp	w0, #0x0
  413178:	b.ne	413214 <ferror@plt+0xf204>  // b.any
  41317c:	ldr	x0, [sp, #40]
  413180:	ldr	x0, [x0, #56]
  413184:	str	x0, [sp, #72]
  413188:	b	4131ac <ferror@plt+0xf19c>
  41318c:	ldr	x0, [sp, #72]
  413190:	ldr	x0, [x0]
  413194:	mov	x1, x0
  413198:	ldr	x0, [sp, #32]
  41319c:	bl	416f4c <ferror@plt+0x12f3c>
  4131a0:	ldr	x0, [sp, #72]
  4131a4:	ldr	x0, [x0, #8]
  4131a8:	str	x0, [sp, #72]
  4131ac:	ldr	x0, [sp, #72]
  4131b0:	cmp	x0, #0x0
  4131b4:	b.ne	41318c <ferror@plt+0xf17c>  // b.any
  4131b8:	ldr	x0, [sp, #40]
  4131bc:	ldr	x0, [x0, #88]
  4131c0:	ldr	x0, [x0, #24]
  4131c4:	str	x0, [sp, #72]
  4131c8:	b	4131ec <ferror@plt+0xf1dc>
  4131cc:	ldr	x0, [sp, #72]
  4131d0:	ldr	x0, [x0]
  4131d4:	mov	x1, x0
  4131d8:	ldr	x0, [sp, #32]
  4131dc:	bl	416f4c <ferror@plt+0x12f3c>
  4131e0:	ldr	x0, [sp, #72]
  4131e4:	ldr	x0, [x0, #8]
  4131e8:	str	x0, [sp, #72]
  4131ec:	ldr	x0, [sp, #72]
  4131f0:	cmp	x0, #0x0
  4131f4:	b.ne	4131cc <ferror@plt+0xf1bc>  // b.any
  4131f8:	b	413214 <ferror@plt+0xf204>
  4131fc:	ldr	x0, [sp, #40]
  413200:	ldr	x0, [x0, #88]
  413204:	ldr	x0, [x0]
  413208:	ldr	x0, [x0]
  41320c:	ldr	x1, [sp, #32]
  413210:	bl	413828 <ferror@plt+0xf818>
  413214:	ldr	x0, [sp, #40]
  413218:	ldr	x0, [x0, #88]
  41321c:	ldr	x0, [x0]
  413220:	cmp	x0, #0x0
  413224:	b.ne	4131fc <ferror@plt+0xf1ec>  // b.any
  413228:	ldr	x0, [sp, #40]
  41322c:	ldr	x0, [x0, #88]
  413230:	ldr	x0, [x0, #8]
  413234:	cmp	x0, #0x0
  413238:	b.eq	413248 <ferror@plt+0xf238>  // b.none
  41323c:	ldr	x1, [sp, #32]
  413240:	ldr	x0, [sp, #40]
  413244:	bl	413828 <ferror@plt+0xf818>
  413248:	mov	w2, #0x1                   	// #1
  41324c:	ldr	x1, [sp, #32]
  413250:	ldr	x0, [sp, #40]
  413254:	bl	41440c <ferror@plt+0x103fc>
  413258:	ldr	w0, [sp, #28]
  41325c:	cmp	w0, #0x0
  413260:	b.ne	41326c <ferror@plt+0xf25c>  // b.any
  413264:	ldr	x0, [sp, #32]
  413268:	bl	441828 <ferror@plt+0x3d818>
  41326c:	nop
  413270:	ldp	x29, x30, [sp], #80
  413274:	ret
  413278:	stp	x29, x30, [sp, #-48]!
  41327c:	mov	x29, sp
  413280:	str	x0, [sp, #24]
  413284:	ldr	x0, [sp, #24]
  413288:	cmp	x0, #0x0
  41328c:	b.ne	4132b0 <ferror@plt+0xf2a0>  // b.any
  413290:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413294:	add	x2, x0, #0x270
  413298:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41329c:	add	x1, x0, #0xba0
  4132a0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4132a4:	add	x0, x0, #0x138
  4132a8:	bl	41aa2c <ferror@plt+0x16a1c>
  4132ac:	b	4132f0 <ferror@plt+0xf2e0>
  4132b0:	ldr	x0, [sp, #24]
  4132b4:	ldr	x0, [x0, #32]
  4132b8:	str	x0, [sp, #40]
  4132bc:	ldr	x0, [sp, #40]
  4132c0:	cmp	x0, #0x0
  4132c4:	b.eq	4132dc <ferror@plt+0xf2cc>  // b.none
  4132c8:	mov	w2, #0x0                   	// #0
  4132cc:	ldr	x1, [sp, #40]
  4132d0:	ldr	x0, [sp, #24]
  4132d4:	bl	4130c4 <ferror@plt+0xf0b4>
  4132d8:	b	4132f0 <ferror@plt+0xf2e0>
  4132dc:	ldr	x0, [sp, #24]
  4132e0:	ldr	w0, [x0, #44]
  4132e4:	and	w1, w0, #0xfffffffe
  4132e8:	ldr	x0, [sp, #24]
  4132ec:	str	w1, [x0, #44]
  4132f0:	ldp	x29, x30, [sp], #48
  4132f4:	ret
  4132f8:	stp	x29, x30, [sp, #-48]!
  4132fc:	mov	x29, sp
  413300:	str	x0, [sp, #24]
  413304:	ldr	x0, [sp, #24]
  413308:	cmp	x0, #0x0
  41330c:	b.ne	413334 <ferror@plt+0xf324>  // b.any
  413310:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413314:	add	x2, x0, #0x270
  413318:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41331c:	add	x1, x0, #0xbb8
  413320:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413324:	add	x0, x0, #0x138
  413328:	bl	41aa2c <ferror@plt+0x16a1c>
  41332c:	mov	w0, #0x0                   	// #0
  413330:	b	413390 <ferror@plt+0xf380>
  413334:	ldr	x0, [sp, #24]
  413338:	ldr	x0, [x0, #32]
  41333c:	cmp	x0, #0x0
  413340:	b.ne	413368 <ferror@plt+0xf358>  // b.any
  413344:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413348:	add	x2, x0, #0x280
  41334c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413350:	add	x1, x0, #0xbb8
  413354:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413358:	add	x0, x0, #0x138
  41335c:	bl	41aa2c <ferror@plt+0x16a1c>
  413360:	mov	w0, #0x0                   	// #0
  413364:	b	413390 <ferror@plt+0xf380>
  413368:	ldr	x0, [sp, #24]
  41336c:	ldr	x0, [x0, #32]
  413370:	bl	4417e4 <ferror@plt+0x3d7d4>
  413374:	ldr	x0, [sp, #24]
  413378:	ldr	w0, [x0, #48]
  41337c:	str	w0, [sp, #44]
  413380:	ldr	x0, [sp, #24]
  413384:	ldr	x0, [x0, #32]
  413388:	bl	441828 <ferror@plt+0x3d818>
  41338c:	ldr	w0, [sp, #44]
  413390:	ldp	x29, x30, [sp], #48
  413394:	ret
  413398:	stp	x29, x30, [sp, #-32]!
  41339c:	mov	x29, sp
  4133a0:	str	x0, [sp, #24]
  4133a4:	ldr	x0, [sp, #24]
  4133a8:	ldr	x0, [x0, #32]
  4133ac:	cmp	x0, #0x0
  4133b0:	b.ne	4133ec <ferror@plt+0xf3dc>  // b.any
  4133b4:	ldr	x0, [sp, #24]
  4133b8:	ldr	w0, [x0, #44]
  4133bc:	and	w0, w0, #0x1
  4133c0:	cmp	w0, #0x0
  4133c4:	b.ne	4133ec <ferror@plt+0xf3dc>  // b.any
  4133c8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4133cc:	add	x2, x0, #0x298
  4133d0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4133d4:	add	x1, x0, #0xbc8
  4133d8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4133dc:	add	x0, x0, #0x138
  4133e0:	bl	41aa2c <ferror@plt+0x16a1c>
  4133e4:	mov	x0, #0x0                   	// #0
  4133e8:	b	4133f4 <ferror@plt+0xf3e4>
  4133ec:	ldr	x0, [sp, #24]
  4133f0:	ldr	x0, [x0, #32]
  4133f4:	ldp	x29, x30, [sp], #32
  4133f8:	ret
  4133fc:	stp	x29, x30, [sp, #-48]!
  413400:	mov	x29, sp
  413404:	str	x0, [sp, #24]
  413408:	str	x1, [sp, #16]
  41340c:	ldr	x0, [sp, #24]
  413410:	cmp	x0, #0x0
  413414:	b.ne	413438 <ferror@plt+0xf428>  // b.any
  413418:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41341c:	add	x2, x0, #0x270
  413420:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413424:	add	x1, x0, #0xbe0
  413428:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41342c:	add	x0, x0, #0x138
  413430:	bl	41aa2c <ferror@plt+0x16a1c>
  413434:	b	413514 <ferror@plt+0xf504>
  413438:	ldr	x0, [sp, #16]
  41343c:	cmp	x0, #0x0
  413440:	b.ne	413464 <ferror@plt+0xf454>  // b.any
  413444:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413448:	add	x2, x0, #0x2d0
  41344c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413450:	add	x1, x0, #0xbe0
  413454:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413458:	add	x0, x0, #0x138
  41345c:	bl	41aa2c <ferror@plt+0x16a1c>
  413460:	b	413514 <ferror@plt+0xf504>
  413464:	ldr	x0, [sp, #24]
  413468:	ldr	w0, [x0, #44]
  41346c:	and	w0, w0, #0x1
  413470:	cmp	w0, #0x0
  413474:	b.ne	413498 <ferror@plt+0xf488>  // b.any
  413478:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41347c:	add	x2, x0, #0x250
  413480:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413484:	add	x1, x0, #0xbe0
  413488:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41348c:	add	x0, x0, #0x138
  413490:	bl	41aa2c <ferror@plt+0x16a1c>
  413494:	b	413514 <ferror@plt+0xf504>
  413498:	ldr	x0, [sp, #24]
  41349c:	ldr	x0, [x0, #32]
  4134a0:	str	x0, [sp, #40]
  4134a4:	ldr	x0, [sp, #40]
  4134a8:	cmp	x0, #0x0
  4134ac:	b.eq	4134b8 <ferror@plt+0xf4a8>  // b.none
  4134b0:	ldr	x0, [sp, #40]
  4134b4:	bl	4417e4 <ferror@plt+0x3d7d4>
  4134b8:	ldr	x0, [sp, #24]
  4134bc:	ldr	x0, [x0, #56]
  4134c0:	ldr	x1, [sp, #16]
  4134c4:	bl	427c20 <ferror@plt+0x23c10>
  4134c8:	mov	x1, x0
  4134cc:	ldr	x0, [sp, #24]
  4134d0:	str	x1, [x0, #56]
  4134d4:	ldr	x0, [sp, #40]
  4134d8:	cmp	x0, #0x0
  4134dc:	b.eq	413514 <ferror@plt+0xf504>  // b.none
  4134e0:	ldr	x0, [sp, #24]
  4134e4:	ldr	w0, [x0, #44]
  4134e8:	and	w0, w0, #0x40
  4134ec:	cmp	w0, #0x0
  4134f0:	b.ne	41350c <ferror@plt+0xf4fc>  // b.any
  4134f4:	ldr	x0, [sp, #24]
  4134f8:	ldr	w0, [x0, #40]
  4134fc:	ldr	x2, [sp, #16]
  413500:	mov	w1, w0
  413504:	ldr	x0, [sp, #40]
  413508:	bl	416d7c <ferror@plt+0x12d6c>
  41350c:	ldr	x0, [sp, #40]
  413510:	bl	441828 <ferror@plt+0x3d818>
  413514:	ldp	x29, x30, [sp], #48
  413518:	ret
  41351c:	stp	x29, x30, [sp, #-48]!
  413520:	mov	x29, sp
  413524:	str	x0, [sp, #24]
  413528:	str	x1, [sp, #16]
  41352c:	ldr	x0, [sp, #24]
  413530:	cmp	x0, #0x0
  413534:	b.ne	413558 <ferror@plt+0xf548>  // b.any
  413538:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41353c:	add	x2, x0, #0x270
  413540:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413544:	add	x1, x0, #0xbf8
  413548:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41354c:	add	x0, x0, #0x138
  413550:	bl	41aa2c <ferror@plt+0x16a1c>
  413554:	b	413628 <ferror@plt+0xf618>
  413558:	ldr	x0, [sp, #16]
  41355c:	cmp	x0, #0x0
  413560:	b.ne	413584 <ferror@plt+0xf574>  // b.any
  413564:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413568:	add	x2, x0, #0x2d0
  41356c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413570:	add	x1, x0, #0xbf8
  413574:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413578:	add	x0, x0, #0x138
  41357c:	bl	41aa2c <ferror@plt+0x16a1c>
  413580:	b	413628 <ferror@plt+0xf618>
  413584:	ldr	x0, [sp, #24]
  413588:	ldr	w0, [x0, #44]
  41358c:	and	w0, w0, #0x1
  413590:	cmp	w0, #0x0
  413594:	b.ne	4135b8 <ferror@plt+0xf5a8>  // b.any
  413598:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41359c:	add	x2, x0, #0x250
  4135a0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4135a4:	add	x1, x0, #0xbf8
  4135a8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4135ac:	add	x0, x0, #0x138
  4135b0:	bl	41aa2c <ferror@plt+0x16a1c>
  4135b4:	b	413628 <ferror@plt+0xf618>
  4135b8:	ldr	x0, [sp, #24]
  4135bc:	ldr	x0, [x0, #32]
  4135c0:	str	x0, [sp, #40]
  4135c4:	ldr	x0, [sp, #40]
  4135c8:	cmp	x0, #0x0
  4135cc:	b.eq	4135d8 <ferror@plt+0xf5c8>  // b.none
  4135d0:	ldr	x0, [sp, #40]
  4135d4:	bl	4417e4 <ferror@plt+0x3d7d4>
  4135d8:	ldr	x0, [sp, #24]
  4135dc:	ldr	x0, [x0, #56]
  4135e0:	ldr	x1, [sp, #16]
  4135e4:	bl	427ed8 <ferror@plt+0x23ec8>
  4135e8:	mov	x1, x0
  4135ec:	ldr	x0, [sp, #24]
  4135f0:	str	x1, [x0, #56]
  4135f4:	ldr	x0, [sp, #40]
  4135f8:	cmp	x0, #0x0
  4135fc:	b.eq	413628 <ferror@plt+0xf618>  // b.none
  413600:	ldr	x0, [sp, #24]
  413604:	ldr	w0, [x0, #44]
  413608:	and	w0, w0, #0x40
  41360c:	cmp	w0, #0x0
  413610:	b.ne	413620 <ferror@plt+0xf610>  // b.any
  413614:	ldr	x1, [sp, #16]
  413618:	ldr	x0, [sp, #40]
  41361c:	bl	416f4c <ferror@plt+0x12f3c>
  413620:	ldr	x0, [sp, #40]
  413624:	bl	441828 <ferror@plt+0x3d818>
  413628:	ldp	x29, x30, [sp], #48
  41362c:	ret
  413630:	stp	x29, x30, [sp, #-64]!
  413634:	mov	x29, sp
  413638:	stp	x19, x20, [sp, #16]
  41363c:	str	x0, [sp, #40]
  413640:	str	x1, [sp, #32]
  413644:	ldr	x0, [sp, #40]
  413648:	cmp	x0, #0x0
  41364c:	b.ne	413670 <ferror@plt+0xf660>  // b.any
  413650:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413654:	add	x2, x0, #0x270
  413658:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41365c:	add	x1, x0, #0xc10
  413660:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413664:	add	x0, x0, #0x138
  413668:	bl	41aa2c <ferror@plt+0x16a1c>
  41366c:	b	41381c <ferror@plt+0xf80c>
  413670:	ldr	x0, [sp, #32]
  413674:	cmp	x0, #0x0
  413678:	b.ne	41369c <ferror@plt+0xf68c>  // b.any
  41367c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413680:	add	x2, x0, #0x2e0
  413684:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413688:	add	x1, x0, #0xc10
  41368c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413690:	add	x0, x0, #0x138
  413694:	bl	41aa2c <ferror@plt+0x16a1c>
  413698:	b	41381c <ferror@plt+0xf80c>
  41369c:	ldr	x0, [sp, #40]
  4136a0:	ldr	w0, [x0, #44]
  4136a4:	and	w0, w0, #0x1
  4136a8:	cmp	w0, #0x0
  4136ac:	b.ne	4136d0 <ferror@plt+0xf6c0>  // b.any
  4136b0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4136b4:	add	x2, x0, #0x250
  4136b8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4136bc:	add	x1, x0, #0xc10
  4136c0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4136c4:	add	x0, x0, #0x138
  4136c8:	bl	41aa2c <ferror@plt+0x16a1c>
  4136cc:	b	41381c <ferror@plt+0xf80c>
  4136d0:	ldr	x0, [sp, #32]
  4136d4:	ldr	w0, [x0, #44]
  4136d8:	and	w0, w0, #0x1
  4136dc:	cmp	w0, #0x0
  4136e0:	b.ne	413704 <ferror@plt+0xf6f4>  // b.any
  4136e4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4136e8:	add	x2, x0, #0x2f8
  4136ec:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4136f0:	add	x1, x0, #0xc10
  4136f4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4136f8:	add	x0, x0, #0x138
  4136fc:	bl	41aa2c <ferror@plt+0x16a1c>
  413700:	b	41381c <ferror@plt+0xf80c>
  413704:	ldr	x0, [sp, #32]
  413708:	ldr	x0, [x0, #32]
  41370c:	cmp	x0, #0x0
  413710:	b.eq	413734 <ferror@plt+0xf724>  // b.none
  413714:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413718:	add	x2, x0, #0x320
  41371c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413720:	add	x1, x0, #0xc10
  413724:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413728:	add	x0, x0, #0x138
  41372c:	bl	41aa2c <ferror@plt+0x16a1c>
  413730:	b	41381c <ferror@plt+0xf80c>
  413734:	ldr	x0, [sp, #32]
  413738:	ldr	x0, [x0, #88]
  41373c:	ldr	x0, [x0, #8]
  413740:	cmp	x0, #0x0
  413744:	b.eq	413768 <ferror@plt+0xf758>  // b.none
  413748:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41374c:	add	x2, x0, #0x340
  413750:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413754:	add	x1, x0, #0xc10
  413758:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41375c:	add	x0, x0, #0x138
  413760:	bl	41aa2c <ferror@plt+0x16a1c>
  413764:	b	41381c <ferror@plt+0xf80c>
  413768:	ldr	x0, [sp, #40]
  41376c:	ldr	x0, [x0, #32]
  413770:	str	x0, [sp, #56]
  413774:	ldr	x0, [sp, #56]
  413778:	cmp	x0, #0x0
  41377c:	b.eq	413788 <ferror@plt+0xf778>  // b.none
  413780:	ldr	x0, [sp, #56]
  413784:	bl	4417e4 <ferror@plt+0x3d7d4>
  413788:	ldr	x0, [sp, #40]
  41378c:	ldr	x0, [x0, #88]
  413790:	ldr	x20, [x0]
  413794:	ldr	x0, [sp, #32]
  413798:	bl	41437c <ferror@plt+0x1036c>
  41379c:	mov	x1, x0
  4137a0:	ldr	x0, [sp, #40]
  4137a4:	ldr	x19, [x0, #88]
  4137a8:	mov	x0, x20
  4137ac:	bl	427c20 <ferror@plt+0x23c10>
  4137b0:	str	x0, [x19]
  4137b4:	ldr	x0, [sp, #32]
  4137b8:	ldr	x0, [x0, #88]
  4137bc:	ldr	x1, [sp, #40]
  4137c0:	str	x1, [x0, #8]
  4137c4:	ldr	x0, [sp, #40]
  4137c8:	ldr	w0, [x0, #40]
  4137cc:	mov	w2, w0
  4137d0:	mov	x1, #0x0                   	// #0
  4137d4:	ldr	x0, [sp, #32]
  4137d8:	bl	413d60 <ferror@plt+0xfd50>
  4137dc:	ldr	x0, [sp, #40]
  4137e0:	ldr	w0, [x0, #44]
  4137e4:	and	w0, w0, #0x40
  4137e8:	cmp	w0, #0x0
  4137ec:	b.eq	4137f8 <ferror@plt+0xf7e8>  // b.none
  4137f0:	ldr	x0, [sp, #32]
  4137f4:	bl	415060 <ferror@plt+0x11050>
  4137f8:	ldr	x0, [sp, #56]
  4137fc:	cmp	x0, #0x0
  413800:	b.eq	41381c <ferror@plt+0xf80c>  // b.none
  413804:	mov	w2, #0x1                   	// #1
  413808:	ldr	x1, [sp, #56]
  41380c:	ldr	x0, [sp, #32]
  413810:	bl	412e80 <ferror@plt+0xee70>
  413814:	ldr	x0, [sp, #56]
  413818:	bl	441828 <ferror@plt+0x3d818>
  41381c:	ldp	x19, x20, [sp, #16]
  413820:	ldp	x29, x30, [sp], #64
  413824:	ret
  413828:	stp	x29, x30, [sp, #-64]!
  41382c:	mov	x29, sp
  413830:	str	x19, [sp, #16]
  413834:	str	x0, [sp, #40]
  413838:	str	x1, [sp, #32]
  41383c:	ldr	x0, [sp, #40]
  413840:	ldr	x0, [x0, #88]
  413844:	ldr	x0, [x0, #8]
  413848:	str	x0, [sp, #56]
  41384c:	ldr	x0, [sp, #56]
  413850:	ldr	x0, [x0, #88]
  413854:	ldr	x2, [x0]
  413858:	ldr	x0, [sp, #56]
  41385c:	ldr	x19, [x0, #88]
  413860:	ldr	x1, [sp, #40]
  413864:	mov	x0, x2
  413868:	bl	427ed8 <ferror@plt+0x23ec8>
  41386c:	str	x0, [x19]
  413870:	ldr	x0, [sp, #40]
  413874:	ldr	x0, [x0, #88]
  413878:	str	xzr, [x0, #8]
  41387c:	mov	w2, #0x1                   	// #1
  413880:	ldr	x1, [sp, #32]
  413884:	ldr	x0, [sp, #40]
  413888:	bl	4130c4 <ferror@plt+0xf0b4>
  41388c:	mov	w2, #0x1                   	// #1
  413890:	ldr	x1, [sp, #32]
  413894:	ldr	x0, [sp, #40]
  413898:	bl	41440c <ferror@plt+0x103fc>
  41389c:	nop
  4138a0:	ldr	x19, [sp, #16]
  4138a4:	ldp	x29, x30, [sp], #64
  4138a8:	ret
  4138ac:	stp	x29, x30, [sp, #-48]!
  4138b0:	mov	x29, sp
  4138b4:	str	x0, [sp, #24]
  4138b8:	str	x1, [sp, #16]
  4138bc:	ldr	x0, [sp, #24]
  4138c0:	cmp	x0, #0x0
  4138c4:	b.ne	4138e8 <ferror@plt+0xf8d8>  // b.any
  4138c8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4138cc:	add	x2, x0, #0x270
  4138d0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4138d4:	add	x1, x0, #0xc30
  4138d8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4138dc:	add	x0, x0, #0x138
  4138e0:	bl	41aa2c <ferror@plt+0x16a1c>
  4138e4:	b	4139f4 <ferror@plt+0xf9e4>
  4138e8:	ldr	x0, [sp, #16]
  4138ec:	cmp	x0, #0x0
  4138f0:	b.ne	413914 <ferror@plt+0xf904>  // b.any
  4138f4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4138f8:	add	x2, x0, #0x2e0
  4138fc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413900:	add	x1, x0, #0xc30
  413904:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413908:	add	x0, x0, #0x138
  41390c:	bl	41aa2c <ferror@plt+0x16a1c>
  413910:	b	4139f4 <ferror@plt+0xf9e4>
  413914:	ldr	x0, [sp, #16]
  413918:	ldr	x0, [x0, #88]
  41391c:	ldr	x0, [x0, #8]
  413920:	ldr	x1, [sp, #24]
  413924:	cmp	x1, x0
  413928:	b.eq	41394c <ferror@plt+0xf93c>  // b.none
  41392c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413930:	add	x2, x0, #0x370
  413934:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413938:	add	x1, x0, #0xc30
  41393c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413940:	add	x0, x0, #0x138
  413944:	bl	41aa2c <ferror@plt+0x16a1c>
  413948:	b	4139f4 <ferror@plt+0xf9e4>
  41394c:	ldr	x0, [sp, #24]
  413950:	ldr	w0, [x0, #44]
  413954:	and	w0, w0, #0x1
  413958:	cmp	w0, #0x0
  41395c:	b.ne	413980 <ferror@plt+0xf970>  // b.any
  413960:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413964:	add	x2, x0, #0x250
  413968:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41396c:	add	x1, x0, #0xc30
  413970:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413974:	add	x0, x0, #0x138
  413978:	bl	41aa2c <ferror@plt+0x16a1c>
  41397c:	b	4139f4 <ferror@plt+0xf9e4>
  413980:	ldr	x0, [sp, #16]
  413984:	ldr	w0, [x0, #44]
  413988:	and	w0, w0, #0x1
  41398c:	cmp	w0, #0x0
  413990:	b.ne	4139b4 <ferror@plt+0xf9a4>  // b.any
  413994:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413998:	add	x2, x0, #0x2f8
  41399c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4139a0:	add	x1, x0, #0xc30
  4139a4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4139a8:	add	x0, x0, #0x138
  4139ac:	bl	41aa2c <ferror@plt+0x16a1c>
  4139b0:	b	4139f4 <ferror@plt+0xf9e4>
  4139b4:	ldr	x0, [sp, #24]
  4139b8:	ldr	x0, [x0, #32]
  4139bc:	str	x0, [sp, #40]
  4139c0:	ldr	x0, [sp, #40]
  4139c4:	cmp	x0, #0x0
  4139c8:	b.eq	4139d4 <ferror@plt+0xf9c4>  // b.none
  4139cc:	ldr	x0, [sp, #40]
  4139d0:	bl	4417e4 <ferror@plt+0x3d7d4>
  4139d4:	ldr	x1, [sp, #40]
  4139d8:	ldr	x0, [sp, #16]
  4139dc:	bl	413828 <ferror@plt+0xf818>
  4139e0:	ldr	x0, [sp, #40]
  4139e4:	cmp	x0, #0x0
  4139e8:	b.eq	4139f4 <ferror@plt+0xf9e4>  // b.none
  4139ec:	ldr	x0, [sp, #40]
  4139f0:	bl	441828 <ferror@plt+0x3d818>
  4139f4:	ldp	x29, x30, [sp], #48
  4139f8:	ret
  4139fc:	stp	x29, x30, [sp, #-80]!
  413a00:	mov	x29, sp
  413a04:	str	x0, [sp, #40]
  413a08:	str	x1, [sp, #32]
  413a0c:	str	x2, [sp, #24]
  413a10:	ldr	x0, [sp, #40]
  413a14:	cmp	x0, #0x0
  413a18:	b.ne	413a3c <ferror@plt+0xfa2c>  // b.any
  413a1c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413a20:	add	x2, x0, #0x270
  413a24:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413a28:	add	x1, x0, #0xc50
  413a2c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413a30:	add	x0, x0, #0x138
  413a34:	bl	41aa2c <ferror@plt+0x16a1c>
  413a38:	b	413af4 <ferror@plt+0xfae4>
  413a3c:	ldr	x0, [sp, #24]
  413a40:	cmp	x0, #0x0
  413a44:	b.ne	413a74 <ferror@plt+0xfa64>  // b.any
  413a48:	ldr	x0, [sp, #32]
  413a4c:	cmp	x0, #0x0
  413a50:	b.eq	413a74 <ferror@plt+0xfa64>  // b.none
  413a54:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413a58:	add	x2, x0, #0x3a0
  413a5c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413a60:	add	x1, x0, #0xc50
  413a64:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413a68:	add	x0, x0, #0x138
  413a6c:	bl	41aa2c <ferror@plt+0x16a1c>
  413a70:	b	413af4 <ferror@plt+0xfae4>
  413a74:	ldr	x0, [sp, #40]
  413a78:	ldr	x0, [x0, #32]
  413a7c:	str	x0, [sp, #72]
  413a80:	ldr	x0, [sp, #72]
  413a84:	cmp	x0, #0x0
  413a88:	b.eq	413a94 <ferror@plt+0xfa84>  // b.none
  413a8c:	ldr	x0, [sp, #72]
  413a90:	bl	4417e4 <ferror@plt+0x3d7d4>
  413a94:	ldr	x0, [sp, #40]
  413a98:	ldr	x0, [x0]
  413a9c:	str	x0, [sp, #64]
  413aa0:	ldr	x0, [sp, #40]
  413aa4:	ldr	x0, [x0, #8]
  413aa8:	str	x0, [sp, #56]
  413aac:	ldr	x0, [sp, #40]
  413ab0:	ldr	x1, [sp, #32]
  413ab4:	str	x1, [x0]
  413ab8:	ldr	x0, [sp, #40]
  413abc:	ldr	x1, [sp, #24]
  413ac0:	str	x1, [x0, #8]
  413ac4:	ldr	x0, [sp, #72]
  413ac8:	cmp	x0, #0x0
  413acc:	b.eq	413ad8 <ferror@plt+0xfac8>  // b.none
  413ad0:	ldr	x0, [sp, #72]
  413ad4:	bl	441828 <ferror@plt+0x3d818>
  413ad8:	ldr	x0, [sp, #56]
  413adc:	cmp	x0, #0x0
  413ae0:	b.eq	413af4 <ferror@plt+0xfae4>  // b.none
  413ae4:	ldr	x0, [sp, #56]
  413ae8:	ldr	x1, [x0, #8]
  413aec:	ldr	x0, [sp, #64]
  413af0:	blr	x1
  413af4:	ldp	x29, x30, [sp], #80
  413af8:	ret
  413afc:	sub	sp, sp, #0x20
  413b00:	str	x0, [sp, #8]
  413b04:	ldr	x0, [sp, #8]
  413b08:	str	x0, [sp, #24]
  413b0c:	ldr	x0, [sp, #24]
  413b10:	ldr	w0, [x0]
  413b14:	add	w1, w0, #0x1
  413b18:	ldr	x0, [sp, #24]
  413b1c:	str	w1, [x0]
  413b20:	nop
  413b24:	add	sp, sp, #0x20
  413b28:	ret
  413b2c:	stp	x29, x30, [sp, #-48]!
  413b30:	mov	x29, sp
  413b34:	str	x0, [sp, #24]
  413b38:	ldr	x0, [sp, #24]
  413b3c:	str	x0, [sp, #40]
  413b40:	ldr	x0, [sp, #40]
  413b44:	ldr	w0, [x0]
  413b48:	sub	w1, w0, #0x1
  413b4c:	ldr	x0, [sp, #40]
  413b50:	str	w1, [x0]
  413b54:	ldr	x0, [sp, #40]
  413b58:	ldr	w0, [x0]
  413b5c:	cmp	w0, #0x0
  413b60:	b.ne	413b90 <ferror@plt+0xfb80>  // b.any
  413b64:	ldr	x0, [sp, #40]
  413b68:	ldr	x0, [x0, #24]
  413b6c:	cmp	x0, #0x0
  413b70:	b.eq	413b88 <ferror@plt+0xfb78>  // b.none
  413b74:	ldr	x0, [sp, #40]
  413b78:	ldr	x1, [x0, #24]
  413b7c:	ldr	x0, [sp, #40]
  413b80:	ldr	x0, [x0, #16]
  413b84:	blr	x1
  413b88:	ldr	x0, [sp, #40]
  413b8c:	bl	4185e0 <ferror@plt+0x145d0>
  413b90:	nop
  413b94:	ldp	x29, x30, [sp], #48
  413b98:	ret
  413b9c:	sub	sp, sp, #0x30
  413ba0:	str	x0, [sp, #24]
  413ba4:	str	x1, [sp, #16]
  413ba8:	str	x2, [sp, #8]
  413bac:	str	x3, [sp]
  413bb0:	ldr	x0, [sp, #24]
  413bb4:	str	x0, [sp, #40]
  413bb8:	ldr	x0, [sp, #40]
  413bbc:	ldr	x1, [x0, #8]
  413bc0:	ldr	x0, [sp, #8]
  413bc4:	str	x1, [x0]
  413bc8:	ldr	x0, [sp, #40]
  413bcc:	ldr	x1, [x0, #16]
  413bd0:	ldr	x0, [sp]
  413bd4:	str	x1, [x0]
  413bd8:	nop
  413bdc:	add	sp, sp, #0x30
  413be0:	ret
  413be4:	stp	x29, x30, [sp, #-64]!
  413be8:	mov	x29, sp
  413bec:	str	x0, [sp, #40]
  413bf0:	str	x1, [sp, #32]
  413bf4:	str	x2, [sp, #24]
  413bf8:	str	x3, [sp, #16]
  413bfc:	ldr	x0, [sp, #40]
  413c00:	cmp	x0, #0x0
  413c04:	b.ne	413c28 <ferror@plt+0xfc18>  // b.any
  413c08:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413c0c:	add	x2, x0, #0x270
  413c10:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413c14:	add	x1, x0, #0xc70
  413c18:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413c1c:	add	x0, x0, #0x138
  413c20:	bl	41aa2c <ferror@plt+0x16a1c>
  413c24:	b	413c7c <ferror@plt+0xfc6c>
  413c28:	mov	x1, #0x20                  	// #32
  413c2c:	mov	x0, #0x1                   	// #1
  413c30:	bl	418798 <ferror@plt+0x14788>
  413c34:	str	x0, [sp, #56]
  413c38:	ldr	x0, [sp, #56]
  413c3c:	mov	w1, #0x1                   	// #1
  413c40:	str	w1, [x0]
  413c44:	ldr	x0, [sp, #56]
  413c48:	ldr	x1, [sp, #32]
  413c4c:	str	x1, [x0, #8]
  413c50:	ldr	x0, [sp, #56]
  413c54:	ldr	x1, [sp, #24]
  413c58:	str	x1, [x0, #16]
  413c5c:	ldr	x0, [sp, #56]
  413c60:	ldr	x1, [sp, #16]
  413c64:	str	x1, [x0, #24]
  413c68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  413c6c:	add	x2, x0, #0x6d8
  413c70:	ldr	x1, [sp, #56]
  413c74:	ldr	x0, [sp, #40]
  413c78:	bl	4139fc <ferror@plt+0xf9ec>
  413c7c:	ldp	x29, x30, [sp], #64
  413c80:	ret
  413c84:	stp	x29, x30, [sp, #-32]!
  413c88:	mov	x29, sp
  413c8c:	str	x0, [sp, #24]
  413c90:	str	x1, [sp, #16]
  413c94:	ldr	x0, [sp, #24]
  413c98:	cmp	x0, #0x0
  413c9c:	b.ne	413cc0 <ferror@plt+0xfcb0>  // b.any
  413ca0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413ca4:	add	x2, x0, #0x270
  413ca8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413cac:	add	x1, x0, #0xc88
  413cb0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413cb4:	add	x0, x0, #0x138
  413cb8:	bl	41aa2c <ferror@plt+0x16a1c>
  413cbc:	b	413d58 <ferror@plt+0xfd48>
  413cc0:	ldr	x0, [sp, #24]
  413cc4:	ldr	x0, [x0, #32]
  413cc8:	cmp	x0, #0x0
  413ccc:	b.eq	413cf0 <ferror@plt+0xfce0>  // b.none
  413cd0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413cd4:	add	x2, x0, #0x238
  413cd8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413cdc:	add	x1, x0, #0xc88
  413ce0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413ce4:	add	x0, x0, #0x138
  413ce8:	bl	41aa2c <ferror@plt+0x16a1c>
  413cec:	b	413d58 <ferror@plt+0xfd48>
  413cf0:	ldr	x0, [sp, #24]
  413cf4:	ldr	w0, [x0, #24]
  413cf8:	cmp	w0, #0x0
  413cfc:	b.ne	413d20 <ferror@plt+0xfd10>  // b.any
  413d00:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413d04:	add	x2, x0, #0x3d0
  413d08:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413d0c:	add	x1, x0, #0xc88
  413d10:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413d14:	add	x0, x0, #0x138
  413d18:	bl	41aa2c <ferror@plt+0x16a1c>
  413d1c:	b	413d58 <ferror@plt+0xfd48>
  413d20:	ldr	x0, [sp, #16]
  413d24:	cmp	x0, #0x0
  413d28:	b.ne	413d4c <ferror@plt+0xfd3c>  // b.any
  413d2c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413d30:	add	x2, x0, #0x3e8
  413d34:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413d38:	add	x1, x0, #0xc88
  413d3c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413d40:	add	x0, x0, #0x138
  413d44:	bl	41aa2c <ferror@plt+0x16a1c>
  413d48:	b	413d58 <ferror@plt+0xfd48>
  413d4c:	ldr	x0, [sp, #24]
  413d50:	ldr	x1, [sp, #16]
  413d54:	str	x1, [x0, #16]
  413d58:	ldp	x29, x30, [sp], #32
  413d5c:	ret
  413d60:	stp	x29, x30, [sp, #-64]!
  413d64:	mov	x29, sp
  413d68:	str	x0, [sp, #40]
  413d6c:	str	x1, [sp, #32]
  413d70:	str	w2, [sp, #28]
  413d74:	ldr	x0, [sp, #40]
  413d78:	ldr	x0, [x0, #88]
  413d7c:	ldr	x0, [x0, #8]
  413d80:	cmp	x0, #0x0
  413d84:	b.eq	413dc4 <ferror@plt+0xfdb4>  // b.none
  413d88:	ldr	x0, [sp, #40]
  413d8c:	ldr	x0, [x0, #88]
  413d90:	ldr	x0, [x0, #8]
  413d94:	ldr	w0, [x0, #40]
  413d98:	ldr	w1, [sp, #28]
  413d9c:	cmp	w1, w0
  413da0:	b.eq	413dc4 <ferror@plt+0xfdb4>  // b.none
  413da4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413da8:	add	x2, x0, #0x3f8
  413dac:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413db0:	add	x1, x0, #0xca0
  413db4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413db8:	add	x0, x0, #0x138
  413dbc:	bl	41aa2c <ferror@plt+0x16a1c>
  413dc0:	b	413f24 <ferror@plt+0xff14>
  413dc4:	ldr	x0, [sp, #32]
  413dc8:	cmp	x0, #0x0
  413dcc:	b.eq	413de4 <ferror@plt+0xfdd4>  // b.none
  413dd0:	ldr	x0, [sp, #40]
  413dd4:	ldr	x0, [x0, #32]
  413dd8:	mov	x1, x0
  413ddc:	ldr	x0, [sp, #40]
  413de0:	bl	412c1c <ferror@plt+0xec0c>
  413de4:	ldr	x0, [sp, #40]
  413de8:	ldr	w1, [sp, #28]
  413dec:	str	w1, [x0, #40]
  413df0:	ldr	x0, [sp, #32]
  413df4:	cmp	x0, #0x0
  413df8:	b.eq	413ed0 <ferror@plt+0xfec0>  // b.none
  413dfc:	ldr	x0, [sp, #40]
  413e00:	ldr	x0, [x0, #32]
  413e04:	mov	x1, x0
  413e08:	ldr	x0, [sp, #40]
  413e0c:	bl	412af8 <ferror@plt+0xeae8>
  413e10:	ldr	x0, [sp, #40]
  413e14:	ldr	w0, [x0, #44]
  413e18:	and	w0, w0, #0x40
  413e1c:	cmp	w0, #0x0
  413e20:	b.ne	413ed0 <ferror@plt+0xfec0>  // b.any
  413e24:	ldr	x0, [sp, #40]
  413e28:	ldr	x0, [x0, #56]
  413e2c:	str	x0, [sp, #56]
  413e30:	b	413e6c <ferror@plt+0xfe5c>
  413e34:	ldr	x0, [sp, #56]
  413e38:	ldr	x0, [x0]
  413e3c:	mov	x1, x0
  413e40:	ldr	x0, [sp, #32]
  413e44:	bl	416f4c <ferror@plt+0x12f3c>
  413e48:	ldr	x0, [sp, #56]
  413e4c:	ldr	x0, [x0]
  413e50:	mov	x2, x0
  413e54:	ldr	w1, [sp, #28]
  413e58:	ldr	x0, [sp, #32]
  413e5c:	bl	416d7c <ferror@plt+0x12d6c>
  413e60:	ldr	x0, [sp, #56]
  413e64:	ldr	x0, [x0, #8]
  413e68:	str	x0, [sp, #56]
  413e6c:	ldr	x0, [sp, #56]
  413e70:	cmp	x0, #0x0
  413e74:	b.ne	413e34 <ferror@plt+0xfe24>  // b.any
  413e78:	ldr	x0, [sp, #40]
  413e7c:	ldr	x0, [x0, #88]
  413e80:	ldr	x0, [x0, #24]
  413e84:	str	x0, [sp, #56]
  413e88:	b	413ec4 <ferror@plt+0xfeb4>
  413e8c:	ldr	x0, [sp, #56]
  413e90:	ldr	x0, [x0]
  413e94:	mov	x1, x0
  413e98:	ldr	x0, [sp, #32]
  413e9c:	bl	416f4c <ferror@plt+0x12f3c>
  413ea0:	ldr	x0, [sp, #56]
  413ea4:	ldr	x0, [x0]
  413ea8:	mov	x2, x0
  413eac:	ldr	w1, [sp, #28]
  413eb0:	ldr	x0, [sp, #32]
  413eb4:	bl	416d7c <ferror@plt+0x12d6c>
  413eb8:	ldr	x0, [sp, #56]
  413ebc:	ldr	x0, [x0, #8]
  413ec0:	str	x0, [sp, #56]
  413ec4:	ldr	x0, [sp, #56]
  413ec8:	cmp	x0, #0x0
  413ecc:	b.ne	413e8c <ferror@plt+0xfe7c>  // b.any
  413ed0:	ldr	x0, [sp, #40]
  413ed4:	ldr	x0, [x0, #88]
  413ed8:	ldr	x0, [x0]
  413edc:	cmp	x0, #0x0
  413ee0:	b.eq	413f24 <ferror@plt+0xff14>  // b.none
  413ee4:	ldr	x0, [sp, #40]
  413ee8:	ldr	x0, [x0, #88]
  413eec:	ldr	x0, [x0]
  413ef0:	str	x0, [sp, #56]
  413ef4:	b	413f18 <ferror@plt+0xff08>
  413ef8:	ldr	x0, [sp, #56]
  413efc:	ldr	x0, [x0]
  413f00:	ldr	w2, [sp, #28]
  413f04:	ldr	x1, [sp, #32]
  413f08:	bl	413d60 <ferror@plt+0xfd50>
  413f0c:	ldr	x0, [sp, #56]
  413f10:	ldr	x0, [x0, #8]
  413f14:	str	x0, [sp, #56]
  413f18:	ldr	x0, [sp, #56]
  413f1c:	cmp	x0, #0x0
  413f20:	b.ne	413ef8 <ferror@plt+0xfee8>  // b.any
  413f24:	ldp	x29, x30, [sp], #64
  413f28:	ret
  413f2c:	stp	x29, x30, [sp, #-48]!
  413f30:	mov	x29, sp
  413f34:	str	x0, [sp, #24]
  413f38:	str	w1, [sp, #20]
  413f3c:	ldr	x0, [sp, #24]
  413f40:	cmp	x0, #0x0
  413f44:	b.ne	413f68 <ferror@plt+0xff58>  // b.any
  413f48:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413f4c:	add	x2, x0, #0x270
  413f50:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413f54:	add	x1, x0, #0xcc0
  413f58:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413f5c:	add	x0, x0, #0x138
  413f60:	bl	41aa2c <ferror@plt+0x16a1c>
  413f64:	b	413fb0 <ferror@plt+0xffa0>
  413f68:	ldr	x0, [sp, #24]
  413f6c:	ldr	x0, [x0, #32]
  413f70:	str	x0, [sp, #40]
  413f74:	ldr	x0, [sp, #40]
  413f78:	cmp	x0, #0x0
  413f7c:	b.eq	413f88 <ferror@plt+0xff78>  // b.none
  413f80:	ldr	x0, [sp, #40]
  413f84:	bl	4417e4 <ferror@plt+0x3d7d4>
  413f88:	ldr	w2, [sp, #20]
  413f8c:	ldr	x1, [sp, #40]
  413f90:	ldr	x0, [sp, #24]
  413f94:	bl	413d60 <ferror@plt+0xfd50>
  413f98:	ldr	x0, [sp, #40]
  413f9c:	cmp	x0, #0x0
  413fa0:	b.eq	413fb0 <ferror@plt+0xffa0>  // b.none
  413fa4:	ldr	x0, [sp, #24]
  413fa8:	ldr	x0, [x0, #32]
  413fac:	bl	441828 <ferror@plt+0x3d818>
  413fb0:	ldp	x29, x30, [sp], #48
  413fb4:	ret
  413fb8:	stp	x29, x30, [sp, #-32]!
  413fbc:	mov	x29, sp
  413fc0:	str	x0, [sp, #24]
  413fc4:	ldr	x0, [sp, #24]
  413fc8:	cmp	x0, #0x0
  413fcc:	b.ne	413ff4 <ferror@plt+0xffe4>  // b.any
  413fd0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413fd4:	add	x2, x0, #0x270
  413fd8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413fdc:	add	x1, x0, #0xcd8
  413fe0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  413fe4:	add	x0, x0, #0x138
  413fe8:	bl	41aa2c <ferror@plt+0x16a1c>
  413fec:	mov	w0, #0x0                   	// #0
  413ff0:	b	413ffc <ferror@plt+0xffec>
  413ff4:	ldr	x0, [sp, #24]
  413ff8:	ldr	w0, [x0, #40]
  413ffc:	ldp	x29, x30, [sp], #32
  414000:	ret
  414004:	stp	x29, x30, [sp, #-48]!
  414008:	mov	x29, sp
  41400c:	str	x0, [sp, #24]
  414010:	str	x1, [sp, #16]
  414014:	ldr	x0, [sp, #24]
  414018:	cmp	x0, #0x0
  41401c:	b.ne	414040 <ferror@plt+0x10030>  // b.any
  414020:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414024:	add	x2, x0, #0x270
  414028:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41402c:	add	x1, x0, #0xcf0
  414030:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414034:	add	x0, x0, #0x138
  414038:	bl	41aa2c <ferror@plt+0x16a1c>
  41403c:	b	4140f4 <ferror@plt+0x100e4>
  414040:	ldr	x0, [sp, #24]
  414044:	ldr	w0, [x0, #24]
  414048:	cmp	w0, #0x0
  41404c:	b.ne	414070 <ferror@plt+0x10060>  // b.any
  414050:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414054:	add	x2, x0, #0x3d0
  414058:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41405c:	add	x1, x0, #0xcf0
  414060:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414064:	add	x0, x0, #0x138
  414068:	bl	41aa2c <ferror@plt+0x16a1c>
  41406c:	b	4140f4 <ferror@plt+0x100e4>
  414070:	ldr	x0, [sp, #24]
  414074:	ldr	x0, [x0, #88]
  414078:	ldr	x0, [x0, #16]
  41407c:	ldr	x1, [sp, #16]
  414080:	cmp	x1, x0
  414084:	b.eq	4140f0 <ferror@plt+0x100e0>  // b.none
  414088:	ldr	x0, [sp, #24]
  41408c:	ldr	x0, [x0, #32]
  414090:	str	x0, [sp, #40]
  414094:	ldr	x0, [sp, #40]
  414098:	cmp	x0, #0x0
  41409c:	b.eq	4140a8 <ferror@plt+0x10098>  // b.none
  4140a0:	ldr	x0, [sp, #40]
  4140a4:	bl	4417e4 <ferror@plt+0x3d7d4>
  4140a8:	ldr	x0, [sp, #24]
  4140ac:	ldr	x0, [x0, #88]
  4140b0:	ldr	x1, [sp, #16]
  4140b4:	str	x1, [x0, #16]
  4140b8:	ldr	x0, [sp, #40]
  4140bc:	cmp	x0, #0x0
  4140c0:	b.eq	4140f4 <ferror@plt+0x100e4>  // b.none
  4140c4:	ldr	x0, [sp, #24]
  4140c8:	ldr	w0, [x0, #44]
  4140cc:	and	w0, w0, #0x40
  4140d0:	cmp	w0, #0x0
  4140d4:	b.ne	4140e4 <ferror@plt+0x100d4>  // b.any
  4140d8:	ldr	x0, [sp, #40]
  4140dc:	ldr	x0, [x0, #136]
  4140e0:	bl	44091c <ferror@plt+0x3c90c>
  4140e4:	ldr	x0, [sp, #40]
  4140e8:	bl	441828 <ferror@plt+0x3d818>
  4140ec:	b	4140f4 <ferror@plt+0x100e4>
  4140f0:	nop
  4140f4:	ldp	x29, x30, [sp], #48
  4140f8:	ret
  4140fc:	stp	x29, x30, [sp, #-32]!
  414100:	mov	x29, sp
  414104:	str	x0, [sp, #24]
  414108:	ldr	x0, [sp, #24]
  41410c:	cmp	x0, #0x0
  414110:	b.ne	414138 <ferror@plt+0x10128>  // b.any
  414114:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414118:	add	x2, x0, #0x270
  41411c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414120:	add	x1, x0, #0xd08
  414124:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414128:	add	x0, x0, #0x138
  41412c:	bl	41aa2c <ferror@plt+0x16a1c>
  414130:	mov	x0, #0xffffffffffffffff    	// #-1
  414134:	b	414144 <ferror@plt+0x10134>
  414138:	ldr	x0, [sp, #24]
  41413c:	ldr	x0, [x0, #88]
  414140:	ldr	x0, [x0, #16]
  414144:	ldp	x29, x30, [sp], #32
  414148:	ret
  41414c:	stp	x29, x30, [sp, #-48]!
  414150:	mov	x29, sp
  414154:	str	x0, [sp, #24]
  414158:	str	w1, [sp, #20]
  41415c:	ldr	x0, [sp, #24]
  414160:	cmp	x0, #0x0
  414164:	b.ne	414188 <ferror@plt+0x10178>  // b.any
  414168:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41416c:	add	x2, x0, #0x270
  414170:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414174:	add	x1, x0, #0xd20
  414178:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41417c:	add	x0, x0, #0x138
  414180:	bl	41aa2c <ferror@plt+0x16a1c>
  414184:	b	4141f4 <ferror@plt+0x101e4>
  414188:	ldr	x0, [sp, #24]
  41418c:	ldr	x0, [x0, #32]
  414190:	str	x0, [sp, #40]
  414194:	ldr	x0, [sp, #40]
  414198:	cmp	x0, #0x0
  41419c:	b.eq	4141a8 <ferror@plt+0x10198>  // b.none
  4141a0:	ldr	x0, [sp, #40]
  4141a4:	bl	4417e4 <ferror@plt+0x3d7d4>
  4141a8:	ldr	w0, [sp, #20]
  4141ac:	cmp	w0, #0x0
  4141b0:	b.eq	4141cc <ferror@plt+0x101bc>  // b.none
  4141b4:	ldr	x0, [sp, #24]
  4141b8:	ldr	w0, [x0, #44]
  4141bc:	orr	w1, w0, #0x20
  4141c0:	ldr	x0, [sp, #24]
  4141c4:	str	w1, [x0, #44]
  4141c8:	b	4141e0 <ferror@plt+0x101d0>
  4141cc:	ldr	x0, [sp, #24]
  4141d0:	ldr	w0, [x0, #44]
  4141d4:	and	w1, w0, #0xffffffdf
  4141d8:	ldr	x0, [sp, #24]
  4141dc:	str	w1, [x0, #44]
  4141e0:	ldr	x0, [sp, #40]
  4141e4:	cmp	x0, #0x0
  4141e8:	b.eq	4141f4 <ferror@plt+0x101e4>  // b.none
  4141ec:	ldr	x0, [sp, #40]
  4141f0:	bl	441828 <ferror@plt+0x3d818>
  4141f4:	ldp	x29, x30, [sp], #48
  4141f8:	ret
  4141fc:	stp	x29, x30, [sp, #-32]!
  414200:	mov	x29, sp
  414204:	str	x0, [sp, #24]
  414208:	ldr	x0, [sp, #24]
  41420c:	cmp	x0, #0x0
  414210:	b.ne	414238 <ferror@plt+0x10228>  // b.any
  414214:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414218:	add	x2, x0, #0x270
  41421c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414220:	add	x1, x0, #0xd40
  414224:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414228:	add	x0, x0, #0x138
  41422c:	bl	41aa2c <ferror@plt+0x16a1c>
  414230:	mov	w0, #0x0                   	// #0
  414234:	b	414250 <ferror@plt+0x10240>
  414238:	ldr	x0, [sp, #24]
  41423c:	ldr	w0, [x0, #44]
  414240:	and	w0, w0, #0x20
  414244:	cmp	w0, #0x0
  414248:	cset	w0, ne  // ne = any
  41424c:	and	w0, w0, #0xff
  414250:	ldp	x29, x30, [sp], #32
  414254:	ret
  414258:	stp	x29, x30, [sp, #-32]!
  41425c:	mov	x29, sp
  414260:	str	x0, [sp, #24]
  414264:	str	x1, [sp, #16]
  414268:	ldr	x0, [sp, #24]
  41426c:	cmp	x0, #0x0
  414270:	b.ne	414294 <ferror@plt+0x10284>  // b.any
  414274:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414278:	add	x2, x0, #0x270
  41427c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414280:	add	x1, x0, #0xd60
  414284:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414288:	add	x0, x0, #0x138
  41428c:	bl	41aa2c <ferror@plt+0x16a1c>
  414290:	b	4142b4 <ferror@plt+0x102a4>
  414294:	ldr	x0, [sp, #24]
  414298:	ldr	x0, [x0, #80]
  41429c:	bl	4185e0 <ferror@plt+0x145d0>
  4142a0:	ldr	x0, [sp, #16]
  4142a4:	bl	428d58 <ferror@plt+0x24d48>
  4142a8:	mov	x1, x0
  4142ac:	ldr	x0, [sp, #24]
  4142b0:	str	x1, [x0, #80]
  4142b4:	ldp	x29, x30, [sp], #32
  4142b8:	ret
  4142bc:	stp	x29, x30, [sp, #-32]!
  4142c0:	mov	x29, sp
  4142c4:	str	x0, [sp, #24]
  4142c8:	ldr	x0, [sp, #24]
  4142cc:	cmp	x0, #0x0
  4142d0:	b.ne	4142f8 <ferror@plt+0x102e8>  // b.any
  4142d4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4142d8:	add	x2, x0, #0x270
  4142dc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4142e0:	add	x1, x0, #0xd78
  4142e4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4142e8:	add	x0, x0, #0x138
  4142ec:	bl	41aa2c <ferror@plt+0x16a1c>
  4142f0:	mov	x0, #0x0                   	// #0
  4142f4:	b	414300 <ferror@plt+0x102f0>
  4142f8:	ldr	x0, [sp, #24]
  4142fc:	ldr	x0, [x0, #80]
  414300:	ldp	x29, x30, [sp], #32
  414304:	ret
  414308:	stp	x29, x30, [sp, #-48]!
  41430c:	mov	x29, sp
  414310:	str	w0, [sp, #28]
  414314:	str	x1, [sp, #16]
  414318:	ldr	w0, [sp, #28]
  41431c:	cmp	w0, #0x0
  414320:	b.ne	414344 <ferror@plt+0x10334>  // b.any
  414324:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414328:	add	x2, x0, #0x458
  41432c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414330:	add	x1, x0, #0xd90
  414334:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414338:	add	x0, x0, #0x138
  41433c:	bl	41aa2c <ferror@plt+0x16a1c>
  414340:	b	414374 <ferror@plt+0x10364>
  414344:	ldr	w1, [sp, #28]
  414348:	mov	x0, #0x0                   	// #0
  41434c:	bl	414680 <ferror@plt+0x10670>
  414350:	str	x0, [sp, #40]
  414354:	ldr	x0, [sp, #40]
  414358:	cmp	x0, #0x0
  41435c:	b.eq	414370 <ferror@plt+0x10360>  // b.none
  414360:	ldr	x1, [sp, #16]
  414364:	ldr	x0, [sp, #40]
  414368:	bl	414258 <ferror@plt+0x10248>
  41436c:	b	414374 <ferror@plt+0x10364>
  414370:	nop
  414374:	ldp	x29, x30, [sp], #48
  414378:	ret
  41437c:	stp	x29, x30, [sp, #-48]!
  414380:	mov	x29, sp
  414384:	str	x0, [sp, #24]
  414388:	ldr	x0, [sp, #24]
  41438c:	cmp	x0, #0x0
  414390:	b.ne	4143b8 <ferror@plt+0x103a8>  // b.any
  414394:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414398:	add	x2, x0, #0x270
  41439c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4143a0:	add	x1, x0, #0xda8
  4143a4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4143a8:	add	x0, x0, #0x138
  4143ac:	bl	41aa2c <ferror@plt+0x16a1c>
  4143b0:	mov	x0, #0x0                   	// #0
  4143b4:	b	414404 <ferror@plt+0x103f4>
  4143b8:	ldr	x0, [sp, #24]
  4143bc:	ldr	x0, [x0, #32]
  4143c0:	str	x0, [sp, #40]
  4143c4:	ldr	x0, [sp, #40]
  4143c8:	cmp	x0, #0x0
  4143cc:	b.eq	4143d8 <ferror@plt+0x103c8>  // b.none
  4143d0:	ldr	x0, [sp, #40]
  4143d4:	bl	4417e4 <ferror@plt+0x3d7d4>
  4143d8:	ldr	x0, [sp, #24]
  4143dc:	ldr	w0, [x0, #24]
  4143e0:	add	w1, w0, #0x1
  4143e4:	ldr	x0, [sp, #24]
  4143e8:	str	w1, [x0, #24]
  4143ec:	ldr	x0, [sp, #40]
  4143f0:	cmp	x0, #0x0
  4143f4:	b.eq	414400 <ferror@plt+0x103f0>  // b.none
  4143f8:	ldr	x0, [sp, #40]
  4143fc:	bl	441828 <ferror@plt+0x3d818>
  414400:	ldr	x0, [sp, #24]
  414404:	ldp	x29, x30, [sp], #48
  414408:	ret
  41440c:	stp	x29, x30, [sp, #-64]!
  414410:	mov	x29, sp
  414414:	str	x0, [sp, #40]
  414418:	str	x1, [sp, #32]
  41441c:	str	w2, [sp, #28]
  414420:	str	xzr, [sp, #56]
  414424:	str	xzr, [sp, #48]
  414428:	ldr	x0, [sp, #40]
  41442c:	cmp	x0, #0x0
  414430:	b.ne	414454 <ferror@plt+0x10444>  // b.any
  414434:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414438:	add	x2, x0, #0x270
  41443c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414440:	add	x1, x0, #0xdb8
  414444:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414448:	add	x0, x0, #0x138
  41444c:	bl	41aa2c <ferror@plt+0x16a1c>
  414450:	b	414620 <ferror@plt+0x10610>
  414454:	ldr	w0, [sp, #28]
  414458:	cmp	w0, #0x0
  41445c:	b.ne	414474 <ferror@plt+0x10464>  // b.any
  414460:	ldr	x0, [sp, #32]
  414464:	cmp	x0, #0x0
  414468:	b.eq	414474 <ferror@plt+0x10464>  // b.none
  41446c:	ldr	x0, [sp, #32]
  414470:	bl	4417e4 <ferror@plt+0x3d7d4>
  414474:	ldr	x0, [sp, #40]
  414478:	ldr	w0, [x0, #24]
  41447c:	sub	w1, w0, #0x1
  414480:	ldr	x0, [sp, #40]
  414484:	str	w1, [x0, #24]
  414488:	ldr	x0, [sp, #40]
  41448c:	ldr	w0, [x0, #24]
  414490:	cmp	w0, #0x0
  414494:	b.ne	4145bc <ferror@plt+0x105ac>  // b.any
  414498:	ldr	x0, [sp, #40]
  41449c:	ldr	x0, [x0]
  4144a0:	str	x0, [sp, #56]
  4144a4:	ldr	x0, [sp, #40]
  4144a8:	ldr	x0, [x0, #8]
  4144ac:	str	x0, [sp, #48]
  4144b0:	ldr	x0, [sp, #40]
  4144b4:	str	xzr, [x0]
  4144b8:	ldr	x0, [sp, #40]
  4144bc:	str	xzr, [x0, #8]
  4144c0:	ldr	x0, [sp, #32]
  4144c4:	cmp	x0, #0x0
  4144c8:	b.eq	414504 <ferror@plt+0x104f4>  // b.none
  4144cc:	ldr	x0, [sp, #40]
  4144d0:	ldr	w0, [x0, #44]
  4144d4:	and	w0, w0, #0x1
  4144d8:	cmp	w0, #0x0
  4144dc:	b.eq	4144f8 <ferror@plt+0x104e8>  // b.none
  4144e0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4144e4:	add	x2, x0, #0x460
  4144e8:	mov	w1, #0x10                  	// #16
  4144ec:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4144f0:	add	x0, x0, #0x138
  4144f4:	bl	41a980 <ferror@plt+0x16970>
  4144f8:	ldr	x1, [sp, #32]
  4144fc:	ldr	x0, [sp, #40]
  414500:	bl	412c1c <ferror@plt+0xec0c>
  414504:	ldr	x0, [sp, #40]
  414508:	ldr	x0, [x0, #16]
  41450c:	ldr	x0, [x0, #24]
  414510:	cmp	x0, #0x0
  414514:	b.eq	414554 <ferror@plt+0x10544>  // b.none
  414518:	ldr	x0, [sp, #32]
  41451c:	cmp	x0, #0x0
  414520:	b.eq	41452c <ferror@plt+0x1051c>  // b.none
  414524:	ldr	x0, [sp, #32]
  414528:	bl	441828 <ferror@plt+0x3d818>
  41452c:	ldr	x0, [sp, #40]
  414530:	ldr	x0, [x0, #16]
  414534:	ldr	x1, [x0, #24]
  414538:	ldr	x0, [sp, #40]
  41453c:	blr	x1
  414540:	ldr	x0, [sp, #32]
  414544:	cmp	x0, #0x0
  414548:	b.eq	414554 <ferror@plt+0x10544>  // b.none
  41454c:	ldr	x0, [sp, #32]
  414550:	bl	4417e4 <ferror@plt+0x3d7d4>
  414554:	ldr	x0, [sp, #40]
  414558:	ldr	x0, [x0, #80]
  41455c:	bl	4185e0 <ferror@plt+0x145d0>
  414560:	ldr	x0, [sp, #40]
  414564:	str	xzr, [x0, #80]
  414568:	ldr	x0, [sp, #40]
  41456c:	ldr	x0, [x0, #56]
  414570:	bl	427b38 <ferror@plt+0x23b28>
  414574:	ldr	x0, [sp, #40]
  414578:	str	xzr, [x0, #56]
  41457c:	ldr	x0, [sp, #40]
  414580:	ldr	x0, [x0, #88]
  414584:	ldr	x2, [x0, #24]
  414588:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  41458c:	add	x1, x0, #0x5e0
  414590:	mov	x0, x2
  414594:	bl	427b84 <ferror@plt+0x23b74>
  414598:	ldr	x0, [sp, #40]
  41459c:	ldr	x0, [x0, #88]
  4145a0:	mov	x1, x0
  4145a4:	mov	x0, #0x20                  	// #32
  4145a8:	bl	4262b4 <ferror@plt+0x222a4>
  4145ac:	ldr	x0, [sp, #40]
  4145b0:	str	xzr, [x0, #88]
  4145b4:	ldr	x0, [sp, #40]
  4145b8:	bl	4185e0 <ferror@plt+0x145d0>
  4145bc:	ldr	w0, [sp, #28]
  4145c0:	cmp	w0, #0x0
  4145c4:	b.ne	4145dc <ferror@plt+0x105cc>  // b.any
  4145c8:	ldr	x0, [sp, #32]
  4145cc:	cmp	x0, #0x0
  4145d0:	b.eq	4145dc <ferror@plt+0x105cc>  // b.none
  4145d4:	ldr	x0, [sp, #32]
  4145d8:	bl	441828 <ferror@plt+0x3d818>
  4145dc:	ldr	x0, [sp, #48]
  4145e0:	cmp	x0, #0x0
  4145e4:	b.eq	414620 <ferror@plt+0x10610>  // b.none
  4145e8:	ldr	w0, [sp, #28]
  4145ec:	cmp	w0, #0x0
  4145f0:	b.eq	4145fc <ferror@plt+0x105ec>  // b.none
  4145f4:	ldr	x0, [sp, #32]
  4145f8:	bl	441828 <ferror@plt+0x3d818>
  4145fc:	ldr	x0, [sp, #48]
  414600:	ldr	x1, [x0, #8]
  414604:	ldr	x0, [sp, #56]
  414608:	blr	x1
  41460c:	ldr	w0, [sp, #28]
  414610:	cmp	w0, #0x0
  414614:	b.eq	414620 <ferror@plt+0x10610>  // b.none
  414618:	ldr	x0, [sp, #32]
  41461c:	bl	4417e4 <ferror@plt+0x3d7d4>
  414620:	ldp	x29, x30, [sp], #64
  414624:	ret
  414628:	stp	x29, x30, [sp, #-32]!
  41462c:	mov	x29, sp
  414630:	str	x0, [sp, #24]
  414634:	ldr	x0, [sp, #24]
  414638:	cmp	x0, #0x0
  41463c:	b.ne	414660 <ferror@plt+0x10650>  // b.any
  414640:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414644:	add	x2, x0, #0x270
  414648:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41464c:	add	x1, x0, #0xdd0
  414650:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414654:	add	x0, x0, #0x138
  414658:	bl	41aa2c <ferror@plt+0x16a1c>
  41465c:	b	414678 <ferror@plt+0x10668>
  414660:	ldr	x0, [sp, #24]
  414664:	ldr	x0, [x0, #32]
  414668:	mov	w2, #0x0                   	// #0
  41466c:	mov	x1, x0
  414670:	ldr	x0, [sp, #24]
  414674:	bl	41440c <ferror@plt+0x103fc>
  414678:	ldp	x29, x30, [sp], #32
  41467c:	ret
  414680:	stp	x29, x30, [sp, #-80]!
  414684:	mov	x29, sp
  414688:	str	x0, [sp, #24]
  41468c:	str	w1, [sp, #20]
  414690:	ldr	w0, [sp, #20]
  414694:	cmp	w0, #0x0
  414698:	b.ne	4146c0 <ferror@plt+0x106b0>  // b.any
  41469c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4146a0:	add	x2, x0, #0x4b0
  4146a4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4146a8:	add	x1, x0, #0xde0
  4146ac:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4146b0:	add	x0, x0, #0x138
  4146b4:	bl	41aa2c <ferror@plt+0x16a1c>
  4146b8:	mov	x0, #0x0                   	// #0
  4146bc:	b	414748 <ferror@plt+0x10738>
  4146c0:	ldr	x0, [sp, #24]
  4146c4:	cmp	x0, #0x0
  4146c8:	b.ne	4146d4 <ferror@plt+0x106c4>  // b.any
  4146cc:	bl	4123d4 <ferror@plt+0xe3c4>
  4146d0:	str	x0, [sp, #24]
  4146d4:	ldr	x0, [sp, #24]
  4146d8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4146dc:	add	x0, sp, #0x30
  4146e0:	mov	w2, #0x0                   	// #0
  4146e4:	ldr	x1, [sp, #24]
  4146e8:	bl	41275c <ferror@plt+0xe74c>
  4146ec:	b	414718 <ferror@plt+0x10708>
  4146f0:	ldr	x0, [sp, #40]
  4146f4:	ldr	w0, [x0, #44]
  4146f8:	and	w0, w0, #0x1
  4146fc:	cmp	w0, #0x0
  414700:	b.eq	414718 <ferror@plt+0x10708>  // b.none
  414704:	ldr	x0, [sp, #40]
  414708:	ldr	w0, [x0, #48]
  41470c:	ldr	w1, [sp, #20]
  414710:	cmp	w1, w0
  414714:	b.eq	414730 <ferror@plt+0x10720>  // b.none
  414718:	add	x1, sp, #0x28
  41471c:	add	x0, sp, #0x30
  414720:	bl	4127a0 <ferror@plt+0xe790>
  414724:	cmp	w0, #0x0
  414728:	b.ne	4146f0 <ferror@plt+0x106e0>  // b.any
  41472c:	b	414734 <ferror@plt+0x10724>
  414730:	nop
  414734:	add	x0, sp, #0x30
  414738:	bl	412924 <ferror@plt+0xe914>
  41473c:	ldr	x0, [sp, #24]
  414740:	bl	441828 <ferror@plt+0x3d818>
  414744:	ldr	x0, [sp, #40]
  414748:	ldp	x29, x30, [sp], #80
  41474c:	ret
  414750:	stp	x29, x30, [sp, #-112]!
  414754:	mov	x29, sp
  414758:	str	x0, [sp, #40]
  41475c:	str	x1, [sp, #32]
  414760:	str	x2, [sp, #24]
  414764:	ldr	x0, [sp, #32]
  414768:	cmp	x0, #0x0
  41476c:	b.ne	414794 <ferror@plt+0x10784>  // b.any
  414770:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414774:	add	x2, x0, #0x3e8
  414778:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41477c:	add	x1, x0, #0xe08
  414780:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414784:	add	x0, x0, #0x138
  414788:	bl	41aa2c <ferror@plt+0x16a1c>
  41478c:	mov	x0, #0x0                   	// #0
  414790:	b	414860 <ferror@plt+0x10850>
  414794:	ldr	x0, [sp, #40]
  414798:	cmp	x0, #0x0
  41479c:	b.ne	4147a8 <ferror@plt+0x10798>  // b.any
  4147a0:	bl	4123d4 <ferror@plt+0xe3c4>
  4147a4:	str	x0, [sp, #40]
  4147a8:	ldr	x0, [sp, #40]
  4147ac:	bl	4417e4 <ferror@plt+0x3d7d4>
  4147b0:	add	x0, sp, #0x50
  4147b4:	mov	w2, #0x0                   	// #0
  4147b8:	ldr	x1, [sp, #40]
  4147bc:	bl	41275c <ferror@plt+0xe74c>
  4147c0:	b	414830 <ferror@plt+0x10820>
  4147c4:	ldr	x0, [sp, #72]
  4147c8:	ldr	w0, [x0, #44]
  4147cc:	and	w0, w0, #0x1
  4147d0:	cmp	w0, #0x0
  4147d4:	b.eq	414830 <ferror@plt+0x10820>  // b.none
  4147d8:	ldr	x0, [sp, #72]
  4147dc:	ldr	x0, [x0, #16]
  4147e0:	ldr	x1, [sp, #32]
  4147e4:	cmp	x1, x0
  4147e8:	b.ne	414830 <ferror@plt+0x10820>  // b.any
  4147ec:	ldr	x0, [sp, #72]
  4147f0:	ldr	x0, [x0, #8]
  4147f4:	cmp	x0, #0x0
  4147f8:	b.eq	414830 <ferror@plt+0x10820>  // b.none
  4147fc:	ldr	x0, [sp, #72]
  414800:	ldr	x0, [x0, #8]
  414804:	ldr	x4, [x0, #16]
  414808:	ldr	x0, [sp, #72]
  41480c:	ldr	x0, [x0]
  414810:	ldr	x1, [sp, #72]
  414814:	add	x3, sp, #0x38
  414818:	add	x2, sp, #0x40
  41481c:	blr	x4
  414820:	ldr	x0, [sp, #56]
  414824:	ldr	x1, [sp, #24]
  414828:	cmp	x1, x0
  41482c:	b.eq	414848 <ferror@plt+0x10838>  // b.none
  414830:	add	x1, sp, #0x48
  414834:	add	x0, sp, #0x50
  414838:	bl	4127a0 <ferror@plt+0xe790>
  41483c:	cmp	w0, #0x0
  414840:	b.ne	4147c4 <ferror@plt+0x107b4>  // b.any
  414844:	b	41484c <ferror@plt+0x1083c>
  414848:	nop
  41484c:	add	x0, sp, #0x50
  414850:	bl	412924 <ferror@plt+0xe914>
  414854:	ldr	x0, [sp, #40]
  414858:	bl	441828 <ferror@plt+0x3d818>
  41485c:	ldr	x0, [sp, #72]
  414860:	ldp	x29, x30, [sp], #112
  414864:	ret
  414868:	stp	x29, x30, [sp, #-96]!
  41486c:	mov	x29, sp
  414870:	str	x0, [sp, #24]
  414874:	str	x1, [sp, #16]
  414878:	ldr	x0, [sp, #24]
  41487c:	cmp	x0, #0x0
  414880:	b.ne	41488c <ferror@plt+0x1087c>  // b.any
  414884:	bl	4123d4 <ferror@plt+0xe3c4>
  414888:	str	x0, [sp, #24]
  41488c:	ldr	x0, [sp, #24]
  414890:	bl	4417e4 <ferror@plt+0x3d7d4>
  414894:	add	x0, sp, #0x40
  414898:	mov	w2, #0x0                   	// #0
  41489c:	ldr	x1, [sp, #24]
  4148a0:	bl	41275c <ferror@plt+0xe74c>
  4148a4:	b	414904 <ferror@plt+0x108f4>
  4148a8:	ldr	x0, [sp, #56]
  4148ac:	ldr	w0, [x0, #44]
  4148b0:	and	w0, w0, #0x1
  4148b4:	cmp	w0, #0x0
  4148b8:	b.eq	414904 <ferror@plt+0x108f4>  // b.none
  4148bc:	ldr	x0, [sp, #56]
  4148c0:	ldr	x0, [x0, #8]
  4148c4:	cmp	x0, #0x0
  4148c8:	b.eq	414904 <ferror@plt+0x108f4>  // b.none
  4148cc:	str	xzr, [sp, #40]
  4148d0:	ldr	x0, [sp, #56]
  4148d4:	ldr	x0, [x0, #8]
  4148d8:	ldr	x4, [x0, #16]
  4148dc:	ldr	x0, [sp, #56]
  4148e0:	ldr	x0, [x0]
  4148e4:	ldr	x1, [sp, #56]
  4148e8:	add	x3, sp, #0x28
  4148ec:	add	x2, sp, #0x30
  4148f0:	blr	x4
  4148f4:	ldr	x0, [sp, #40]
  4148f8:	ldr	x1, [sp, #16]
  4148fc:	cmp	x1, x0
  414900:	b.eq	41491c <ferror@plt+0x1090c>  // b.none
  414904:	add	x1, sp, #0x38
  414908:	add	x0, sp, #0x40
  41490c:	bl	4127a0 <ferror@plt+0xe790>
  414910:	cmp	w0, #0x0
  414914:	b.ne	4148a8 <ferror@plt+0x10898>  // b.any
  414918:	b	414920 <ferror@plt+0x10910>
  41491c:	nop
  414920:	add	x0, sp, #0x40
  414924:	bl	412924 <ferror@plt+0xe914>
  414928:	ldr	x0, [sp, #24]
  41492c:	bl	441828 <ferror@plt+0x3d818>
  414930:	ldr	x0, [sp, #56]
  414934:	ldp	x29, x30, [sp], #96
  414938:	ret
  41493c:	stp	x29, x30, [sp, #-48]!
  414940:	mov	x29, sp
  414944:	str	w0, [sp, #28]
  414948:	ldr	w0, [sp, #28]
  41494c:	cmp	w0, #0x0
  414950:	b.ne	414978 <ferror@plt+0x10968>  // b.any
  414954:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414958:	add	x2, x0, #0x458
  41495c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414960:	add	x1, x0, #0xe38
  414964:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414968:	add	x0, x0, #0x138
  41496c:	bl	41aa2c <ferror@plt+0x16a1c>
  414970:	mov	w0, #0x0                   	// #0
  414974:	b	4149ac <ferror@plt+0x1099c>
  414978:	ldr	w1, [sp, #28]
  41497c:	mov	x0, #0x0                   	// #0
  414980:	bl	414680 <ferror@plt+0x10670>
  414984:	str	x0, [sp, #40]
  414988:	ldr	x0, [sp, #40]
  41498c:	cmp	x0, #0x0
  414990:	b.eq	41499c <ferror@plt+0x1098c>  // b.none
  414994:	ldr	x0, [sp, #40]
  414998:	bl	413278 <ferror@plt+0xf268>
  41499c:	ldr	x0, [sp, #40]
  4149a0:	cmp	x0, #0x0
  4149a4:	cset	w0, ne  // ne = any
  4149a8:	and	w0, w0, #0xff
  4149ac:	ldp	x29, x30, [sp], #48
  4149b0:	ret
  4149b4:	stp	x29, x30, [sp, #-48]!
  4149b8:	mov	x29, sp
  4149bc:	str	x0, [sp, #24]
  4149c0:	ldr	x1, [sp, #24]
  4149c4:	mov	x0, #0x0                   	// #0
  4149c8:	bl	414868 <ferror@plt+0x10858>
  4149cc:	str	x0, [sp, #40]
  4149d0:	ldr	x0, [sp, #40]
  4149d4:	cmp	x0, #0x0
  4149d8:	b.eq	4149ec <ferror@plt+0x109dc>  // b.none
  4149dc:	ldr	x0, [sp, #40]
  4149e0:	bl	413278 <ferror@plt+0xf268>
  4149e4:	mov	w0, #0x1                   	// #1
  4149e8:	b	4149f0 <ferror@plt+0x109e0>
  4149ec:	mov	w0, #0x0                   	// #0
  4149f0:	ldp	x29, x30, [sp], #48
  4149f4:	ret
  4149f8:	stp	x29, x30, [sp, #-48]!
  4149fc:	mov	x29, sp
  414a00:	str	x0, [sp, #24]
  414a04:	str	x1, [sp, #16]
  414a08:	ldr	x0, [sp, #24]
  414a0c:	cmp	x0, #0x0
  414a10:	b.ne	414a38 <ferror@plt+0x10a28>  // b.any
  414a14:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414a18:	add	x2, x0, #0x3e8
  414a1c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414a20:	add	x1, x0, #0xe48
  414a24:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414a28:	add	x0, x0, #0x138
  414a2c:	bl	41aa2c <ferror@plt+0x16a1c>
  414a30:	mov	w0, #0x0                   	// #0
  414a34:	b	414a6c <ferror@plt+0x10a5c>
  414a38:	ldr	x2, [sp, #16]
  414a3c:	ldr	x1, [sp, #24]
  414a40:	mov	x0, #0x0                   	// #0
  414a44:	bl	414750 <ferror@plt+0x10740>
  414a48:	str	x0, [sp, #40]
  414a4c:	ldr	x0, [sp, #40]
  414a50:	cmp	x0, #0x0
  414a54:	b.eq	414a68 <ferror@plt+0x10a58>  // b.none
  414a58:	ldr	x0, [sp, #40]
  414a5c:	bl	413278 <ferror@plt+0xf268>
  414a60:	mov	w0, #0x1                   	// #1
  414a64:	b	414a6c <ferror@plt+0x10a5c>
  414a68:	mov	w0, #0x0                   	// #0
  414a6c:	ldp	x29, x30, [sp], #48
  414a70:	ret
  414a74:	stp	x29, x30, [sp, #-64]!
  414a78:	mov	x29, sp
  414a7c:	str	x19, [sp, #16]
  414a80:	str	x0, [sp, #40]
  414a84:	str	w1, [sp, #36]
  414a88:	str	w2, [sp, #32]
  414a8c:	ldr	x0, [sp, #40]
  414a90:	cmp	x0, #0x0
  414a94:	b.ne	414abc <ferror@plt+0x10aac>  // b.any
  414a98:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414a9c:	add	x2, x0, #0x270
  414aa0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414aa4:	add	x1, x0, #0xe70
  414aa8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414aac:	add	x0, x0, #0x138
  414ab0:	bl	41aa2c <ferror@plt+0x16a1c>
  414ab4:	mov	x0, #0x0                   	// #0
  414ab8:	b	414bb0 <ferror@plt+0x10ba0>
  414abc:	ldr	x0, [sp, #40]
  414ac0:	ldr	w0, [x0, #44]
  414ac4:	and	w0, w0, #0x1
  414ac8:	cmp	w0, #0x0
  414acc:	b.ne	414af4 <ferror@plt+0x10ae4>  // b.any
  414ad0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414ad4:	add	x2, x0, #0x250
  414ad8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414adc:	add	x1, x0, #0xe70
  414ae0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414ae4:	add	x0, x0, #0x138
  414ae8:	bl	41aa2c <ferror@plt+0x16a1c>
  414aec:	mov	x0, #0x0                   	// #0
  414af0:	b	414bb0 <ferror@plt+0x10ba0>
  414af4:	mov	x1, #0x8                   	// #8
  414af8:	mov	x0, #0x1                   	// #1
  414afc:	bl	418798 <ferror@plt+0x14788>
  414b00:	str	x0, [sp, #56]
  414b04:	ldr	x0, [sp, #56]
  414b08:	ldr	w1, [sp, #36]
  414b0c:	str	w1, [x0]
  414b10:	ldr	w0, [sp, #32]
  414b14:	and	w1, w0, #0xffff
  414b18:	ldr	x0, [sp, #56]
  414b1c:	strh	w1, [x0, #4]
  414b20:	ldr	x0, [sp, #56]
  414b24:	strh	wzr, [x0, #6]
  414b28:	ldr	x0, [sp, #40]
  414b2c:	ldr	x0, [x0, #32]
  414b30:	str	x0, [sp, #48]
  414b34:	ldr	x0, [sp, #48]
  414b38:	cmp	x0, #0x0
  414b3c:	b.eq	414b48 <ferror@plt+0x10b38>  // b.none
  414b40:	ldr	x0, [sp, #48]
  414b44:	bl	4417e4 <ferror@plt+0x3d7d4>
  414b48:	ldr	x0, [sp, #40]
  414b4c:	ldr	x0, [x0, #88]
  414b50:	ldr	x2, [x0, #24]
  414b54:	ldr	x0, [sp, #40]
  414b58:	ldr	x19, [x0, #88]
  414b5c:	ldr	x1, [sp, #56]
  414b60:	mov	x0, x2
  414b64:	bl	427c20 <ferror@plt+0x23c10>
  414b68:	str	x0, [x19, #24]
  414b6c:	ldr	x0, [sp, #48]
  414b70:	cmp	x0, #0x0
  414b74:	b.eq	414bac <ferror@plt+0x10b9c>  // b.none
  414b78:	ldr	x0, [sp, #40]
  414b7c:	ldr	w0, [x0, #44]
  414b80:	and	w0, w0, #0x40
  414b84:	cmp	w0, #0x0
  414b88:	b.ne	414ba4 <ferror@plt+0x10b94>  // b.any
  414b8c:	ldr	x0, [sp, #40]
  414b90:	ldr	w0, [x0, #40]
  414b94:	ldr	x2, [sp, #56]
  414b98:	mov	w1, w0
  414b9c:	ldr	x0, [sp, #48]
  414ba0:	bl	416d7c <ferror@plt+0x12d6c>
  414ba4:	ldr	x0, [sp, #48]
  414ba8:	bl	441828 <ferror@plt+0x3d818>
  414bac:	ldr	x0, [sp, #56]
  414bb0:	ldr	x19, [sp, #16]
  414bb4:	ldp	x29, x30, [sp], #64
  414bb8:	ret
  414bbc:	stp	x29, x30, [sp, #-64]!
  414bc0:	mov	x29, sp
  414bc4:	str	x0, [sp, #40]
  414bc8:	str	x1, [sp, #32]
  414bcc:	str	w2, [sp, #28]
  414bd0:	ldr	x0, [sp, #40]
  414bd4:	cmp	x0, #0x0
  414bd8:	b.ne	414bfc <ferror@plt+0x10bec>  // b.any
  414bdc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414be0:	add	x2, x0, #0x270
  414be4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414be8:	add	x1, x0, #0xe88
  414bec:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414bf0:	add	x0, x0, #0x138
  414bf4:	bl	41aa2c <ferror@plt+0x16a1c>
  414bf8:	b	414c70 <ferror@plt+0x10c60>
  414bfc:	ldr	x0, [sp, #40]
  414c00:	ldr	x0, [x0, #88]
  414c04:	ldr	x0, [x0, #24]
  414c08:	ldr	x1, [sp, #32]
  414c0c:	bl	42833c <ferror@plt+0x2432c>
  414c10:	cmp	x0, #0x0
  414c14:	b.ne	414c38 <ferror@plt+0x10c28>  // b.any
  414c18:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414c1c:	add	x2, x0, #0x4c0
  414c20:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414c24:	add	x1, x0, #0xe88
  414c28:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414c2c:	add	x0, x0, #0x138
  414c30:	bl	41aa2c <ferror@plt+0x16a1c>
  414c34:	b	414c70 <ferror@plt+0x10c60>
  414c38:	ldr	x0, [sp, #40]
  414c3c:	ldr	x0, [x0, #32]
  414c40:	str	x0, [sp, #56]
  414c44:	ldr	x0, [sp, #32]
  414c48:	str	x0, [sp, #48]
  414c4c:	ldr	w0, [sp, #28]
  414c50:	and	w1, w0, #0xffff
  414c54:	ldr	x0, [sp, #48]
  414c58:	strh	w1, [x0, #4]
  414c5c:	ldr	x0, [sp, #56]
  414c60:	cmp	x0, #0x0
  414c64:	b.eq	414c70 <ferror@plt+0x10c60>  // b.none
  414c68:	ldr	x0, [sp, #56]
  414c6c:	bl	417224 <ferror@plt+0x13214>
  414c70:	ldp	x29, x30, [sp], #64
  414c74:	ret
  414c78:	stp	x29, x30, [sp, #-64]!
  414c7c:	mov	x29, sp
  414c80:	str	x19, [sp, #16]
  414c84:	str	x0, [sp, #40]
  414c88:	str	x1, [sp, #32]
  414c8c:	ldr	x0, [sp, #40]
  414c90:	cmp	x0, #0x0
  414c94:	b.ne	414cb8 <ferror@plt+0x10ca8>  // b.any
  414c98:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414c9c:	add	x2, x0, #0x270
  414ca0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414ca4:	add	x1, x0, #0xea0
  414ca8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414cac:	add	x0, x0, #0x138
  414cb0:	bl	41aa2c <ferror@plt+0x16a1c>
  414cb4:	b	414d7c <ferror@plt+0x10d6c>
  414cb8:	ldr	x0, [sp, #40]
  414cbc:	ldr	x0, [x0, #88]
  414cc0:	ldr	x0, [x0, #24]
  414cc4:	ldr	x1, [sp, #32]
  414cc8:	bl	42833c <ferror@plt+0x2432c>
  414ccc:	cmp	x0, #0x0
  414cd0:	b.ne	414cf4 <ferror@plt+0x10ce4>  // b.any
  414cd4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414cd8:	add	x2, x0, #0x4c0
  414cdc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414ce0:	add	x1, x0, #0xea0
  414ce4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414ce8:	add	x0, x0, #0x138
  414cec:	bl	41aa2c <ferror@plt+0x16a1c>
  414cf0:	b	414d7c <ferror@plt+0x10d6c>
  414cf4:	ldr	x0, [sp, #40]
  414cf8:	ldr	x0, [x0, #32]
  414cfc:	str	x0, [sp, #56]
  414d00:	ldr	x0, [sp, #32]
  414d04:	str	x0, [sp, #48]
  414d08:	ldr	x0, [sp, #56]
  414d0c:	cmp	x0, #0x0
  414d10:	b.eq	414d1c <ferror@plt+0x10d0c>  // b.none
  414d14:	ldr	x0, [sp, #56]
  414d18:	bl	4417e4 <ferror@plt+0x3d7d4>
  414d1c:	ldr	x0, [sp, #40]
  414d20:	ldr	x0, [x0, #88]
  414d24:	ldr	x2, [x0, #24]
  414d28:	ldr	x0, [sp, #40]
  414d2c:	ldr	x19, [x0, #88]
  414d30:	ldr	x1, [sp, #48]
  414d34:	mov	x0, x2
  414d38:	bl	427ed8 <ferror@plt+0x23ec8>
  414d3c:	str	x0, [x19, #24]
  414d40:	ldr	x0, [sp, #56]
  414d44:	cmp	x0, #0x0
  414d48:	b.eq	414d74 <ferror@plt+0x10d64>  // b.none
  414d4c:	ldr	x0, [sp, #40]
  414d50:	ldr	w0, [x0, #44]
  414d54:	and	w0, w0, #0x40
  414d58:	cmp	w0, #0x0
  414d5c:	b.ne	414d6c <ferror@plt+0x10d5c>  // b.any
  414d60:	ldr	x1, [sp, #48]
  414d64:	ldr	x0, [sp, #56]
  414d68:	bl	416f4c <ferror@plt+0x12f3c>
  414d6c:	ldr	x0, [sp, #56]
  414d70:	bl	441828 <ferror@plt+0x3d818>
  414d74:	ldr	x0, [sp, #48]
  414d78:	bl	4185e0 <ferror@plt+0x145d0>
  414d7c:	ldr	x19, [sp, #16]
  414d80:	ldp	x29, x30, [sp], #64
  414d84:	ret
  414d88:	stp	x29, x30, [sp, #-48]!
  414d8c:	mov	x29, sp
  414d90:	str	x0, [sp, #24]
  414d94:	str	x1, [sp, #16]
  414d98:	ldr	x0, [sp, #24]
  414d9c:	cmp	x0, #0x0
  414da0:	b.ne	414dc8 <ferror@plt+0x10db8>  // b.any
  414da4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414da8:	add	x2, x0, #0x270
  414dac:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414db0:	add	x1, x0, #0xeb8
  414db4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414db8:	add	x0, x0, #0x138
  414dbc:	bl	41aa2c <ferror@plt+0x16a1c>
  414dc0:	mov	w0, #0x0                   	// #0
  414dc4:	b	414e18 <ferror@plt+0x10e08>
  414dc8:	ldr	x0, [sp, #24]
  414dcc:	ldr	x0, [x0, #88]
  414dd0:	ldr	x0, [x0, #24]
  414dd4:	ldr	x1, [sp, #16]
  414dd8:	bl	42833c <ferror@plt+0x2432c>
  414ddc:	cmp	x0, #0x0
  414de0:	b.ne	414e08 <ferror@plt+0x10df8>  // b.any
  414de4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414de8:	add	x2, x0, #0x4c0
  414dec:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414df0:	add	x1, x0, #0xeb8
  414df4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414df8:	add	x0, x0, #0x138
  414dfc:	bl	41aa2c <ferror@plt+0x16a1c>
  414e00:	mov	w0, #0x0                   	// #0
  414e04:	b	414e18 <ferror@plt+0x10e08>
  414e08:	ldr	x0, [sp, #16]
  414e0c:	str	x0, [sp, #40]
  414e10:	ldr	x0, [sp, #40]
  414e14:	ldrh	w0, [x0, #6]
  414e18:	ldp	x29, x30, [sp], #48
  414e1c:	ret
  414e20:	stp	x29, x30, [sp, #-48]!
  414e24:	mov	x29, sp
  414e28:	str	x0, [sp, #24]
  414e2c:	ldr	x0, [sp, #24]
  414e30:	cmp	x0, #0x0
  414e34:	b.ne	414e58 <ferror@plt+0x10e48>  // b.any
  414e38:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414e3c:	add	x2, x0, #0x4e8
  414e40:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414e44:	add	x1, x0, #0xed0
  414e48:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414e4c:	add	x0, x0, #0x138
  414e50:	bl	41aa2c <ferror@plt+0x16a1c>
  414e54:	b	414e7c <ferror@plt+0x10e6c>
  414e58:	add	x0, sp, #0x20
  414e5c:	mov	x1, #0x0                   	// #0
  414e60:	bl	403910 <gettimeofday@plt>
  414e64:	ldr	x1, [sp, #32]
  414e68:	ldr	x0, [sp, #24]
  414e6c:	str	x1, [x0]
  414e70:	ldr	x1, [sp, #40]
  414e74:	ldr	x0, [sp, #24]
  414e78:	str	x1, [x0, #8]
  414e7c:	ldp	x29, x30, [sp], #48
  414e80:	ret
  414e84:	stp	x29, x30, [sp, #-32]!
  414e88:	mov	x29, sp
  414e8c:	add	x0, sp, #0x10
  414e90:	bl	414e20 <ferror@plt+0x10e10>
  414e94:	ldr	x1, [sp, #16]
  414e98:	mov	x0, #0x4240                	// #16960
  414e9c:	movk	x0, #0xf, lsl #16
  414ea0:	mul	x1, x1, x0
  414ea4:	ldr	x0, [sp, #24]
  414ea8:	add	x0, x1, x0
  414eac:	ldp	x29, x30, [sp], #32
  414eb0:	ret
  414eb4:	stp	x29, x30, [sp, #-32]!
  414eb8:	mov	x29, sp
  414ebc:	add	x0, sp, #0x10
  414ec0:	mov	x1, x0
  414ec4:	mov	w0, #0x1                   	// #1
  414ec8:	bl	4036b0 <clock_gettime@plt>
  414ecc:	ldr	x1, [sp, #16]
  414ed0:	mov	x0, #0xa001                	// #40961
  414ed4:	movk	x0, #0x8a75, lsl #16
  414ed8:	movk	x0, #0xdf31, lsl #32
  414edc:	movk	x0, #0xfb9e, lsl #48
  414ee0:	cmp	x1, x0
  414ee4:	b.lt	414f04 <ferror@plt+0x10ef4>  // b.tstop
  414ee8:	ldr	x1, [sp, #16]
  414eec:	mov	x0, #0x5fff                	// #24575
  414ef0:	movk	x0, #0x758a, lsl #16
  414ef4:	movk	x0, #0x20ce, lsl #32
  414ef8:	movk	x0, #0x461, lsl #48
  414efc:	cmp	x1, x0
  414f00:	b.le	414f2c <ferror@plt+0x10f1c>
  414f04:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414f08:	add	x4, x0, #0x4f8
  414f0c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414f10:	add	x3, x0, #0xee8
  414f14:	mov	w2, #0xa0c                 	// #2572
  414f18:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414f1c:	add	x1, x0, #0x218
  414f20:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  414f24:	add	x0, x0, #0x138
  414f28:	bl	4319d8 <ferror@plt+0x2d9c8>
  414f2c:	ldr	x1, [sp, #16]
  414f30:	mov	x0, #0x4240                	// #16960
  414f34:	movk	x0, #0xf, lsl #16
  414f38:	mul	x1, x1, x0
  414f3c:	ldr	x0, [sp, #24]
  414f40:	mov	x2, #0xf7cf                	// #63439
  414f44:	movk	x2, #0xe353, lsl #16
  414f48:	movk	x2, #0x9ba5, lsl #32
  414f4c:	movk	x2, #0x20c4, lsl #48
  414f50:	smulh	x2, x0, x2
  414f54:	asr	x2, x2, #7
  414f58:	asr	x0, x0, #63
  414f5c:	sub	x0, x2, x0
  414f60:	add	x0, x1, x0
  414f64:	ldp	x29, x30, [sp], #32
  414f68:	ret
  414f6c:	stp	x29, x30, [sp, #-32]!
  414f70:	mov	x29, sp
  414f74:	str	x0, [sp, #24]
  414f78:	ldr	x1, [sp, #24]
  414f7c:	mov	x0, #0x10                  	// #16
  414f80:	bl	4262b4 <ferror@plt+0x222a4>
  414f84:	nop
  414f88:	ldp	x29, x30, [sp], #32
  414f8c:	ret
  414f90:	stp	x29, x30, [sp, #-32]!
  414f94:	mov	x29, sp
  414f98:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  414f9c:	add	x0, x0, #0x6f0
  414fa0:	bl	442184 <ferror@plt+0x3e174>
  414fa4:	str	x0, [sp, #24]
  414fa8:	ldr	x0, [sp, #24]
  414fac:	cmp	x0, #0x0
  414fb0:	b.ne	414fd0 <ferror@plt+0x10fc0>  // b.any
  414fb4:	mov	x0, #0x10                  	// #16
  414fb8:	bl	426230 <ferror@plt+0x22220>
  414fbc:	str	x0, [sp, #24]
  414fc0:	ldr	x1, [sp, #24]
  414fc4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  414fc8:	add	x0, x0, #0x6f0
  414fcc:	bl	4421a8 <ferror@plt+0x3e198>
  414fd0:	ldr	x0, [sp, #24]
  414fd4:	ldp	x29, x30, [sp], #32
  414fd8:	ret
  414fdc:	stp	x29, x30, [sp, #-32]!
  414fe0:	mov	x29, sp
  414fe4:	bl	414f90 <ferror@plt+0x10f80>
  414fe8:	str	x0, [sp, #24]
  414fec:	ldr	x0, [sp, #24]
  414ff0:	ldr	w0, [x0]
  414ff4:	ldp	x29, x30, [sp], #32
  414ff8:	ret
  414ffc:	stp	x29, x30, [sp, #-32]!
  415000:	mov	x29, sp
  415004:	bl	414f90 <ferror@plt+0x10f80>
  415008:	str	x0, [sp, #24]
  41500c:	ldr	x0, [sp, #24]
  415010:	ldr	x0, [x0, #8]
  415014:	cmp	x0, #0x0
  415018:	b.eq	41502c <ferror@plt+0x1101c>  // b.none
  41501c:	ldr	x0, [sp, #24]
  415020:	ldr	x0, [x0, #8]
  415024:	ldr	x0, [x0]
  415028:	b	415030 <ferror@plt+0x11020>
  41502c:	mov	x0, #0x0                   	// #0
  415030:	ldp	x29, x30, [sp], #32
  415034:	ret
  415038:	sub	sp, sp, #0x10
  41503c:	str	x0, [sp, #8]
  415040:	ldr	x0, [sp, #8]
  415044:	ldr	w0, [x0, #44]
  415048:	and	w0, w0, #0x1
  41504c:	cmp	w0, #0x0
  415050:	cset	w0, eq  // eq = none
  415054:	and	w0, w0, #0xff
  415058:	add	sp, sp, #0x10
  41505c:	ret
  415060:	stp	x29, x30, [sp, #-48]!
  415064:	mov	x29, sp
  415068:	str	x0, [sp, #24]
  41506c:	ldr	x0, [sp, #24]
  415070:	ldr	w0, [x0, #44]
  415074:	and	w0, w0, #0x40
  415078:	cmp	w0, #0x0
  41507c:	b.eq	4150a0 <ferror@plt+0x11090>  // b.none
  415080:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415084:	add	x2, x0, #0x568
  415088:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41508c:	add	x1, x0, #0xf00
  415090:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415094:	add	x0, x0, #0x138
  415098:	bl	41aa2c <ferror@plt+0x16a1c>
  41509c:	b	4151ac <ferror@plt+0x1119c>
  4150a0:	ldr	x0, [sp, #24]
  4150a4:	ldr	w0, [x0, #44]
  4150a8:	orr	w1, w0, #0x40
  4150ac:	ldr	x0, [sp, #24]
  4150b0:	str	w1, [x0, #44]
  4150b4:	ldr	x0, [sp, #24]
  4150b8:	ldr	x0, [x0, #32]
  4150bc:	cmp	x0, #0x0
  4150c0:	b.eq	415150 <ferror@plt+0x11140>  // b.none
  4150c4:	ldr	x0, [sp, #24]
  4150c8:	ldr	x0, [x0, #56]
  4150cc:	str	x0, [sp, #40]
  4150d0:	b	4150fc <ferror@plt+0x110ec>
  4150d4:	ldr	x0, [sp, #24]
  4150d8:	ldr	x2, [x0, #32]
  4150dc:	ldr	x0, [sp, #40]
  4150e0:	ldr	x0, [x0]
  4150e4:	mov	x1, x0
  4150e8:	mov	x0, x2
  4150ec:	bl	416f4c <ferror@plt+0x12f3c>
  4150f0:	ldr	x0, [sp, #40]
  4150f4:	ldr	x0, [x0, #8]
  4150f8:	str	x0, [sp, #40]
  4150fc:	ldr	x0, [sp, #40]
  415100:	cmp	x0, #0x0
  415104:	b.ne	4150d4 <ferror@plt+0x110c4>  // b.any
  415108:	ldr	x0, [sp, #24]
  41510c:	ldr	x0, [x0, #88]
  415110:	ldr	x0, [x0, #24]
  415114:	str	x0, [sp, #40]
  415118:	b	415144 <ferror@plt+0x11134>
  41511c:	ldr	x0, [sp, #24]
  415120:	ldr	x2, [x0, #32]
  415124:	ldr	x0, [sp, #40]
  415128:	ldr	x0, [x0]
  41512c:	mov	x1, x0
  415130:	mov	x0, x2
  415134:	bl	416f4c <ferror@plt+0x12f3c>
  415138:	ldr	x0, [sp, #40]
  41513c:	ldr	x0, [x0, #8]
  415140:	str	x0, [sp, #40]
  415144:	ldr	x0, [sp, #40]
  415148:	cmp	x0, #0x0
  41514c:	b.ne	41511c <ferror@plt+0x1110c>  // b.any
  415150:	ldr	x0, [sp, #24]
  415154:	ldr	x0, [x0, #88]
  415158:	cmp	x0, #0x0
  41515c:	b.eq	4151ac <ferror@plt+0x1119c>  // b.none
  415160:	ldr	x0, [sp, #24]
  415164:	ldr	x0, [x0, #88]
  415168:	ldr	x0, [x0]
  41516c:	cmp	x0, #0x0
  415170:	b.eq	4151ac <ferror@plt+0x1119c>  // b.none
  415174:	ldr	x0, [sp, #24]
  415178:	ldr	x0, [x0, #88]
  41517c:	ldr	x0, [x0]
  415180:	str	x0, [sp, #40]
  415184:	b	4151a0 <ferror@plt+0x11190>
  415188:	ldr	x0, [sp, #40]
  41518c:	ldr	x0, [x0]
  415190:	bl	415060 <ferror@plt+0x11050>
  415194:	ldr	x0, [sp, #40]
  415198:	ldr	x0, [x0, #8]
  41519c:	str	x0, [sp, #40]
  4151a0:	ldr	x0, [sp, #40]
  4151a4:	cmp	x0, #0x0
  4151a8:	b.ne	415188 <ferror@plt+0x11178>  // b.any
  4151ac:	ldp	x29, x30, [sp], #48
  4151b0:	ret
  4151b4:	stp	x29, x30, [sp, #-48]!
  4151b8:	mov	x29, sp
  4151bc:	str	x0, [sp, #24]
  4151c0:	ldr	x0, [sp, #24]
  4151c4:	ldr	w0, [x0, #44]
  4151c8:	and	w0, w0, #0x40
  4151cc:	cmp	w0, #0x0
  4151d0:	b.ne	4151f4 <ferror@plt+0x111e4>  // b.any
  4151d4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4151d8:	add	x2, x0, #0x588
  4151dc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4151e0:	add	x1, x0, #0xf10
  4151e4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4151e8:	add	x0, x0, #0x138
  4151ec:	bl	41aa2c <ferror@plt+0x16a1c>
  4151f0:	b	415334 <ferror@plt+0x11324>
  4151f4:	ldr	x0, [sp, #24]
  4151f8:	ldr	w0, [x0, #44]
  4151fc:	and	w0, w0, #0x1
  415200:	cmp	w0, #0x0
  415204:	b.ne	415228 <ferror@plt+0x11218>  // b.any
  415208:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41520c:	add	x2, x0, #0x250
  415210:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415214:	add	x1, x0, #0xf10
  415218:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41521c:	add	x0, x0, #0x138
  415220:	bl	41aa2c <ferror@plt+0x16a1c>
  415224:	b	415334 <ferror@plt+0x11324>
  415228:	ldr	x0, [sp, #24]
  41522c:	ldr	w0, [x0, #44]
  415230:	and	w1, w0, #0xffffffbf
  415234:	ldr	x0, [sp, #24]
  415238:	str	w1, [x0, #44]
  41523c:	ldr	x0, [sp, #24]
  415240:	ldr	x0, [x0, #56]
  415244:	str	x0, [sp, #40]
  415248:	b	41527c <ferror@plt+0x1126c>
  41524c:	ldr	x0, [sp, #24]
  415250:	ldr	x3, [x0, #32]
  415254:	ldr	x0, [sp, #24]
  415258:	ldr	w1, [x0, #40]
  41525c:	ldr	x0, [sp, #40]
  415260:	ldr	x0, [x0]
  415264:	mov	x2, x0
  415268:	mov	x0, x3
  41526c:	bl	416d7c <ferror@plt+0x12d6c>
  415270:	ldr	x0, [sp, #40]
  415274:	ldr	x0, [x0, #8]
  415278:	str	x0, [sp, #40]
  41527c:	ldr	x0, [sp, #40]
  415280:	cmp	x0, #0x0
  415284:	b.ne	41524c <ferror@plt+0x1123c>  // b.any
  415288:	ldr	x0, [sp, #24]
  41528c:	ldr	x0, [x0, #88]
  415290:	ldr	x0, [x0, #24]
  415294:	str	x0, [sp, #40]
  415298:	b	4152cc <ferror@plt+0x112bc>
  41529c:	ldr	x0, [sp, #24]
  4152a0:	ldr	x3, [x0, #32]
  4152a4:	ldr	x0, [sp, #24]
  4152a8:	ldr	w1, [x0, #40]
  4152ac:	ldr	x0, [sp, #40]
  4152b0:	ldr	x0, [x0]
  4152b4:	mov	x2, x0
  4152b8:	mov	x0, x3
  4152bc:	bl	416d7c <ferror@plt+0x12d6c>
  4152c0:	ldr	x0, [sp, #40]
  4152c4:	ldr	x0, [x0, #8]
  4152c8:	str	x0, [sp, #40]
  4152cc:	ldr	x0, [sp, #40]
  4152d0:	cmp	x0, #0x0
  4152d4:	b.ne	41529c <ferror@plt+0x1128c>  // b.any
  4152d8:	ldr	x0, [sp, #24]
  4152dc:	ldr	x0, [x0, #88]
  4152e0:	cmp	x0, #0x0
  4152e4:	b.eq	415334 <ferror@plt+0x11324>  // b.none
  4152e8:	ldr	x0, [sp, #24]
  4152ec:	ldr	x0, [x0, #88]
  4152f0:	ldr	x0, [x0]
  4152f4:	cmp	x0, #0x0
  4152f8:	b.eq	415334 <ferror@plt+0x11324>  // b.none
  4152fc:	ldr	x0, [sp, #24]
  415300:	ldr	x0, [x0, #88]
  415304:	ldr	x0, [x0]
  415308:	str	x0, [sp, #40]
  41530c:	b	415328 <ferror@plt+0x11318>
  415310:	ldr	x0, [sp, #40]
  415314:	ldr	x0, [x0]
  415318:	bl	4151b4 <ferror@plt+0x111a4>
  41531c:	ldr	x0, [sp, #40]
  415320:	ldr	x0, [x0, #8]
  415324:	str	x0, [sp, #40]
  415328:	ldr	x0, [sp, #40]
  41532c:	cmp	x0, #0x0
  415330:	b.ne	415310 <ferror@plt+0x11300>  // b.any
  415334:	ldp	x29, x30, [sp], #48
  415338:	ret
  41533c:	stp	x29, x30, [sp, #-128]!
  415340:	mov	x29, sp
  415344:	str	x0, [sp, #24]
  415348:	bl	414f90 <ferror@plt+0x10f80>
  41534c:	str	x0, [sp, #112]
  415350:	str	wzr, [sp, #124]
  415354:	b	415694 <ferror@plt+0x11684>
  415358:	ldr	x0, [sp, #24]
  41535c:	ldr	x0, [x0, #56]
  415360:	ldr	x1, [x0]
  415364:	ldr	w0, [sp, #124]
  415368:	lsl	x0, x0, #3
  41536c:	add	x0, x1, x0
  415370:	ldr	x0, [x0]
  415374:	str	x0, [sp, #104]
  415378:	ldr	x0, [sp, #24]
  41537c:	ldr	x0, [x0, #56]
  415380:	ldr	x1, [x0]
  415384:	ldr	w0, [sp, #124]
  415388:	lsl	x0, x0, #3
  41538c:	add	x0, x1, x0
  415390:	str	xzr, [x0]
  415394:	ldr	x0, [sp, #104]
  415398:	cmp	x0, #0x0
  41539c:	b.ne	4153c8 <ferror@plt+0x113b8>  // b.any
  4153a0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4153a4:	add	x4, x0, #0x5a0
  4153a8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4153ac:	add	x3, x0, #0xf20
  4153b0:	mov	w2, #0xbc9                 	// #3017
  4153b4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4153b8:	add	x1, x0, #0x218
  4153bc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4153c0:	add	x0, x0, #0x138
  4153c4:	bl	4319d8 <ferror@plt+0x2d9c8>
  4153c8:	ldr	x0, [sp, #104]
  4153cc:	ldr	w0, [x0, #44]
  4153d0:	and	w1, w0, #0xffffffef
  4153d4:	ldr	x0, [sp, #104]
  4153d8:	str	w1, [x0, #44]
  4153dc:	ldr	x0, [sp, #104]
  4153e0:	ldr	w0, [x0, #44]
  4153e4:	and	w0, w0, #0x1
  4153e8:	cmp	w0, #0x0
  4153ec:	b.eq	415650 <ferror@plt+0x11640>  // b.none
  4153f0:	str	xzr, [sp, #64]
  4153f4:	str	xzr, [sp, #56]
  4153f8:	ldr	x0, [sp, #104]
  4153fc:	ldr	x0, [x0, #16]
  415400:	ldr	x0, [x0, #16]
  415404:	str	x0, [sp, #96]
  415408:	ldr	x0, [sp, #104]
  41540c:	ldr	x0, [x0, #8]
  415410:	str	x0, [sp, #88]
  415414:	ldr	x0, [sp, #104]
  415418:	ldr	x0, [x0]
  41541c:	str	x0, [sp, #80]
  415420:	ldr	x0, [sp, #88]
  415424:	cmp	x0, #0x0
  415428:	b.eq	41543c <ferror@plt+0x1142c>  // b.none
  41542c:	ldr	x0, [sp, #88]
  415430:	ldr	x1, [x0]
  415434:	ldr	x0, [sp, #80]
  415438:	blr	x1
  41543c:	ldr	x0, [sp, #104]
  415440:	ldr	w0, [x0, #44]
  415444:	and	w0, w0, #0x20
  415448:	cmp	w0, #0x0
  41544c:	b.ne	415458 <ferror@plt+0x11448>  // b.any
  415450:	ldr	x0, [sp, #104]
  415454:	bl	415060 <ferror@plt+0x11050>
  415458:	ldr	x0, [sp, #104]
  41545c:	ldr	w0, [x0, #44]
  415460:	and	w0, w0, #0x2
  415464:	str	w0, [sp, #76]
  415468:	ldr	x0, [sp, #104]
  41546c:	ldr	w0, [x0, #44]
  415470:	orr	w1, w0, #0x2
  415474:	ldr	x0, [sp, #104]
  415478:	str	w1, [x0, #44]
  41547c:	ldr	x0, [sp, #88]
  415480:	cmp	x0, #0x0
  415484:	b.eq	4154ac <ferror@plt+0x1149c>  // b.none
  415488:	ldr	x0, [sp, #88]
  41548c:	ldr	x4, [x0, #16]
  415490:	add	x1, sp, #0x40
  415494:	add	x0, sp, #0x38
  415498:	mov	x3, x1
  41549c:	mov	x2, x0
  4154a0:	ldr	x1, [sp, #104]
  4154a4:	ldr	x0, [sp, #80]
  4154a8:	blr	x4
  4154ac:	ldr	x0, [sp, #24]
  4154b0:	bl	441828 <ferror@plt+0x3d818>
  4154b4:	ldr	x0, [sp, #112]
  4154b8:	ldr	w0, [x0]
  4154bc:	add	w1, w0, #0x1
  4154c0:	ldr	x0, [sp, #112]
  4154c4:	str	w1, [x0]
  4154c8:	ldr	x0, [sp, #104]
  4154cc:	str	x0, [sp, #40]
  4154d0:	ldr	x0, [sp, #112]
  4154d4:	ldr	x0, [x0, #8]
  4154d8:	str	x0, [sp, #48]
  4154dc:	ldr	x0, [sp, #112]
  4154e0:	add	x1, sp, #0x28
  4154e4:	str	x1, [x0, #8]
  4154e8:	ldr	x0, [sp, #56]
  4154ec:	ldr	x1, [sp, #64]
  4154f0:	ldr	x3, [sp, #96]
  4154f4:	mov	x2, x1
  4154f8:	mov	x1, x0
  4154fc:	ldr	x0, [sp, #104]
  415500:	blr	x3
  415504:	cmp	w0, #0x0
  415508:	cset	w0, eq  // eq = none
  41550c:	and	w0, w0, #0xff
  415510:	str	w0, [sp, #72]
  415514:	ldr	x0, [sp, #112]
  415518:	ldr	x1, [x0, #8]
  41551c:	add	x0, sp, #0x28
  415520:	cmp	x1, x0
  415524:	b.eq	415550 <ferror@plt+0x11540>  // b.none
  415528:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41552c:	add	x4, x0, #0x5a8
  415530:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415534:	add	x3, x0, #0xf20
  415538:	mov	w2, #0xbfd                 	// #3069
  41553c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415540:	add	x1, x0, #0x218
  415544:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415548:	add	x0, x0, #0x138
  41554c:	bl	4319d8 <ferror@plt+0x2d9c8>
  415550:	ldr	x1, [sp, #48]
  415554:	ldr	x0, [sp, #112]
  415558:	str	x1, [x0, #8]
  41555c:	ldr	x0, [sp, #112]
  415560:	ldr	w0, [x0]
  415564:	sub	w1, w0, #0x1
  415568:	ldr	x0, [sp, #112]
  41556c:	str	w1, [x0]
  415570:	ldr	x0, [sp, #88]
  415574:	cmp	x0, #0x0
  415578:	b.eq	41558c <ferror@plt+0x1157c>  // b.none
  41557c:	ldr	x0, [sp, #88]
  415580:	ldr	x1, [x0, #8]
  415584:	ldr	x0, [sp, #80]
  415588:	blr	x1
  41558c:	ldr	x0, [sp, #24]
  415590:	bl	4417e4 <ferror@plt+0x3d7d4>
  415594:	ldr	w0, [sp, #76]
  415598:	cmp	w0, #0x0
  41559c:	b.ne	4155b4 <ferror@plt+0x115a4>  // b.any
  4155a0:	ldr	x0, [sp, #104]
  4155a4:	ldr	w0, [x0, #44]
  4155a8:	and	w1, w0, #0xfffffffd
  4155ac:	ldr	x0, [sp, #104]
  4155b0:	str	w1, [x0, #44]
  4155b4:	ldr	x0, [sp, #104]
  4155b8:	ldr	w0, [x0, #44]
  4155bc:	and	w0, w0, #0x40
  4155c0:	cmp	w0, #0x0
  4155c4:	b.eq	4155e4 <ferror@plt+0x115d4>  // b.none
  4155c8:	ldr	x0, [sp, #104]
  4155cc:	ldr	w0, [x0, #44]
  4155d0:	and	w0, w0, #0x1
  4155d4:	cmp	w0, #0x0
  4155d8:	b.eq	4155e4 <ferror@plt+0x115d4>  // b.none
  4155dc:	ldr	x0, [sp, #104]
  4155e0:	bl	4151b4 <ferror@plt+0x111a4>
  4155e4:	ldr	w0, [sp, #72]
  4155e8:	cmp	w0, #0x0
  4155ec:	b.eq	415650 <ferror@plt+0x11640>  // b.none
  4155f0:	ldr	x0, [sp, #104]
  4155f4:	ldr	w0, [x0, #44]
  4155f8:	and	w0, w0, #0x1
  4155fc:	cmp	w0, #0x0
  415600:	b.eq	415650 <ferror@plt+0x11640>  // b.none
  415604:	ldr	x0, [sp, #104]
  415608:	ldr	x0, [x0, #32]
  41560c:	ldr	x1, [sp, #24]
  415610:	cmp	x1, x0
  415614:	b.eq	415640 <ferror@plt+0x11630>  // b.none
  415618:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41561c:	add	x4, x0, #0x5e0
  415620:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415624:	add	x3, x0, #0xf20
  415628:	mov	w2, #0xc11                 	// #3089
  41562c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415630:	add	x1, x0, #0x218
  415634:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415638:	add	x0, x0, #0x138
  41563c:	bl	4319d8 <ferror@plt+0x2d9c8>
  415640:	mov	w2, #0x1                   	// #1
  415644:	ldr	x1, [sp, #24]
  415648:	ldr	x0, [sp, #104]
  41564c:	bl	4130c4 <ferror@plt+0xf0b4>
  415650:	ldr	x0, [sp, #104]
  415654:	ldr	w0, [x0, #24]
  415658:	cmp	w0, #0x1
  41565c:	b.ls	415678 <ferror@plt+0x11668>  // b.plast
  415660:	ldr	x0, [sp, #104]
  415664:	ldr	w0, [x0, #24]
  415668:	sub	w1, w0, #0x1
  41566c:	ldr	x0, [sp, #104]
  415670:	str	w1, [x0, #24]
  415674:	b	415688 <ferror@plt+0x11678>
  415678:	mov	w2, #0x1                   	// #1
  41567c:	ldr	x1, [sp, #24]
  415680:	ldr	x0, [sp, #104]
  415684:	bl	41440c <ferror@plt+0x103fc>
  415688:	ldr	w0, [sp, #124]
  41568c:	add	w0, w0, #0x1
  415690:	str	w0, [sp, #124]
  415694:	ldr	x0, [sp, #24]
  415698:	ldr	x0, [x0, #56]
  41569c:	ldr	w0, [x0, #8]
  4156a0:	ldr	w1, [sp, #124]
  4156a4:	cmp	w1, w0
  4156a8:	b.cc	415358 <ferror@plt+0x11348>  // b.lo, b.ul, b.last
  4156ac:	ldr	x0, [sp, #24]
  4156b0:	ldr	x0, [x0, #56]
  4156b4:	mov	w1, #0x0                   	// #0
  4156b8:	bl	4470c8 <ferror@plt+0x430b8>
  4156bc:	nop
  4156c0:	ldp	x29, x30, [sp], #128
  4156c4:	ret
  4156c8:	stp	x29, x30, [sp, #-48]!
  4156cc:	mov	x29, sp
  4156d0:	str	x0, [sp, #24]
  4156d4:	str	wzr, [sp, #44]
  4156d8:	bl	434478 <ferror@plt+0x30468>
  4156dc:	str	x0, [sp, #32]
  4156e0:	ldr	x0, [sp, #24]
  4156e4:	cmp	x0, #0x0
  4156e8:	b.ne	4156f4 <ferror@plt+0x116e4>  // b.any
  4156ec:	bl	4123d4 <ferror@plt+0xe3c4>
  4156f0:	str	x0, [sp, #24]
  4156f4:	ldr	x0, [sp, #24]
  4156f8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4156fc:	ldr	x0, [sp, #24]
  415700:	ldr	x0, [x0, #24]
  415704:	cmp	x0, #0x0
  415708:	b.ne	415750 <ferror@plt+0x11740>  // b.any
  41570c:	ldr	x0, [sp, #24]
  415710:	ldr	x1, [sp, #32]
  415714:	str	x1, [x0, #24]
  415718:	ldr	x0, [sp, #24]
  41571c:	ldr	w0, [x0, #32]
  415720:	cmp	w0, #0x0
  415724:	b.eq	415750 <ferror@plt+0x11740>  // b.none
  415728:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41572c:	add	x4, x0, #0x600
  415730:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415734:	add	x3, x0, #0xf30
  415738:	mov	w2, #0xc3c                 	// #3132
  41573c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415740:	add	x1, x0, #0x218
  415744:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415748:	add	x0, x0, #0x138
  41574c:	bl	4319d8 <ferror@plt+0x2d9c8>
  415750:	ldr	x0, [sp, #24]
  415754:	ldr	x0, [x0, #24]
  415758:	ldr	x1, [sp, #32]
  41575c:	cmp	x1, x0
  415760:	b.ne	415780 <ferror@plt+0x11770>  // b.any
  415764:	ldr	x0, [sp, #24]
  415768:	ldr	w0, [x0, #32]
  41576c:	add	w1, w0, #0x1
  415770:	ldr	x0, [sp, #24]
  415774:	str	w1, [x0, #32]
  415778:	mov	w0, #0x1                   	// #1
  41577c:	str	w0, [sp, #44]
  415780:	ldr	x0, [sp, #24]
  415784:	bl	441828 <ferror@plt+0x3d818>
  415788:	ldr	w0, [sp, #44]
  41578c:	ldp	x29, x30, [sp], #48
  415790:	ret
  415794:	stp	x29, x30, [sp, #-48]!
  415798:	mov	x29, sp
  41579c:	str	x0, [sp, #24]
  4157a0:	ldr	x0, [sp, #24]
  4157a4:	cmp	x0, #0x0
  4157a8:	b.ne	4157b4 <ferror@plt+0x117a4>  // b.any
  4157ac:	bl	4123d4 <ferror@plt+0xe3c4>
  4157b0:	str	x0, [sp, #24]
  4157b4:	ldr	x0, [sp, #24]
  4157b8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4157bc:	ldr	x0, [sp, #24]
  4157c0:	ldr	w0, [x0, #32]
  4157c4:	sub	w1, w0, #0x1
  4157c8:	ldr	x0, [sp, #24]
  4157cc:	str	w1, [x0, #32]
  4157d0:	ldr	x0, [sp, #24]
  4157d4:	ldr	w0, [x0, #32]
  4157d8:	cmp	w0, #0x0
  4157dc:	b.ne	415888 <ferror@plt+0x11878>  // b.any
  4157e0:	ldr	x0, [sp, #24]
  4157e4:	str	xzr, [x0, #24]
  4157e8:	ldr	x0, [sp, #24]
  4157ec:	ldr	x0, [x0, #40]
  4157f0:	cmp	x0, #0x0
  4157f4:	b.eq	415888 <ferror@plt+0x11878>  // b.none
  4157f8:	ldr	x0, [sp, #24]
  4157fc:	ldr	x0, [x0, #40]
  415800:	ldr	x0, [x0]
  415804:	str	x0, [sp, #40]
  415808:	ldr	x0, [sp, #40]
  41580c:	ldr	x1, [x0, #8]
  415810:	ldr	x0, [sp, #24]
  415814:	cmp	x1, x0
  415818:	cset	w0, eq  // eq = none
  41581c:	and	w0, w0, #0xff
  415820:	str	w0, [sp, #36]
  415824:	ldr	x0, [sp, #24]
  415828:	ldr	x2, [x0, #40]
  41582c:	ldr	x0, [sp, #24]
  415830:	ldr	x0, [x0, #40]
  415834:	mov	x1, x0
  415838:	mov	x0, x2
  41583c:	bl	4280d4 <ferror@plt+0x240c4>
  415840:	mov	x1, x0
  415844:	ldr	x0, [sp, #24]
  415848:	str	x1, [x0, #40]
  41584c:	ldr	w0, [sp, #36]
  415850:	cmp	w0, #0x0
  415854:	b.ne	415864 <ferror@plt+0x11854>  // b.any
  415858:	ldr	x0, [sp, #40]
  41585c:	ldr	x0, [x0, #8]
  415860:	bl	4417e4 <ferror@plt+0x3d7d4>
  415864:	ldr	x0, [sp, #40]
  415868:	ldr	x0, [x0]
  41586c:	bl	441ebc <ferror@plt+0x3deac>
  415870:	ldr	w0, [sp, #36]
  415874:	cmp	w0, #0x0
  415878:	b.ne	415888 <ferror@plt+0x11878>  // b.any
  41587c:	ldr	x0, [sp, #40]
  415880:	ldr	x0, [x0, #8]
  415884:	bl	441828 <ferror@plt+0x3d818>
  415888:	ldr	x0, [sp, #24]
  41588c:	bl	441828 <ferror@plt+0x3d818>
  415890:	nop
  415894:	ldp	x29, x30, [sp], #48
  415898:	ret
  41589c:	stp	x29, x30, [sp, #-96]!
  4158a0:	mov	x29, sp
  4158a4:	str	x0, [sp, #40]
  4158a8:	str	x1, [sp, #32]
  4158ac:	str	x2, [sp, #24]
  4158b0:	str	wzr, [sp, #92]
  4158b4:	bl	434478 <ferror@plt+0x30468>
  4158b8:	str	x0, [sp, #80]
  4158bc:	ldr	x0, [sp, #40]
  4158c0:	cmp	x0, #0x0
  4158c4:	b.ne	4158d0 <ferror@plt+0x118c0>  // b.any
  4158c8:	bl	4123d4 <ferror@plt+0xe3c4>
  4158cc:	str	x0, [sp, #40]
  4158d0:	ldr	x0, [sp, #40]
  4158d4:	ldr	x1, [sp, #24]
  4158d8:	cmp	x1, x0
  4158dc:	cset	w0, eq  // eq = none
  4158e0:	and	w0, w0, #0xff
  4158e4:	str	w0, [sp, #76]
  4158e8:	ldr	w0, [sp, #76]
  4158ec:	cmp	w0, #0x0
  4158f0:	b.ne	4158fc <ferror@plt+0x118ec>  // b.any
  4158f4:	ldr	x0, [sp, #40]
  4158f8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4158fc:	ldr	x0, [sp, #40]
  415900:	ldr	x0, [x0, #24]
  415904:	cmp	x0, #0x0
  415908:	b.eq	41599c <ferror@plt+0x1198c>  // b.none
  41590c:	ldr	x0, [sp, #40]
  415910:	ldr	x0, [x0, #24]
  415914:	ldr	x1, [sp, #80]
  415918:	cmp	x1, x0
  41591c:	b.eq	41599c <ferror@plt+0x1198c>  // b.none
  415920:	ldr	x0, [sp, #32]
  415924:	str	x0, [sp, #56]
  415928:	ldr	x0, [sp, #24]
  41592c:	str	x0, [sp, #64]
  415930:	ldr	x0, [sp, #40]
  415934:	ldr	x0, [x0, #40]
  415938:	add	x1, sp, #0x38
  41593c:	bl	427bb8 <ferror@plt+0x23ba8>
  415940:	mov	x1, x0
  415944:	ldr	x0, [sp, #40]
  415948:	str	x1, [x0, #40]
  41594c:	ldr	w0, [sp, #76]
  415950:	cmp	w0, #0x0
  415954:	b.ne	415960 <ferror@plt+0x11950>  // b.any
  415958:	ldr	x0, [sp, #40]
  41595c:	bl	441828 <ferror@plt+0x3d818>
  415960:	ldr	x1, [sp, #24]
  415964:	ldr	x0, [sp, #32]
  415968:	bl	441e58 <ferror@plt+0x3de48>
  41596c:	ldr	w0, [sp, #76]
  415970:	cmp	w0, #0x0
  415974:	b.ne	415980 <ferror@plt+0x11970>  // b.any
  415978:	ldr	x0, [sp, #40]
  41597c:	bl	4417e4 <ferror@plt+0x3d7d4>
  415980:	ldr	x0, [sp, #40]
  415984:	ldr	x0, [x0, #40]
  415988:	add	x1, sp, #0x38
  41598c:	bl	427ed8 <ferror@plt+0x23ec8>
  415990:	mov	x1, x0
  415994:	ldr	x0, [sp, #40]
  415998:	str	x1, [x0, #40]
  41599c:	ldr	x0, [sp, #40]
  4159a0:	ldr	x0, [x0, #24]
  4159a4:	cmp	x0, #0x0
  4159a8:	b.ne	4159f0 <ferror@plt+0x119e0>  // b.any
  4159ac:	ldr	x0, [sp, #40]
  4159b0:	ldr	x1, [sp, #80]
  4159b4:	str	x1, [x0, #24]
  4159b8:	ldr	x0, [sp, #40]
  4159bc:	ldr	w0, [x0, #32]
  4159c0:	cmp	w0, #0x0
  4159c4:	b.eq	4159f0 <ferror@plt+0x119e0>  // b.none
  4159c8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4159cc:	add	x4, x0, #0x600
  4159d0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4159d4:	add	x3, x0, #0xf48
  4159d8:	mov	w2, #0xca8                 	// #3240
  4159dc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4159e0:	add	x1, x0, #0x218
  4159e4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4159e8:	add	x0, x0, #0x138
  4159ec:	bl	4319d8 <ferror@plt+0x2d9c8>
  4159f0:	ldr	x0, [sp, #40]
  4159f4:	ldr	x0, [x0, #24]
  4159f8:	ldr	x1, [sp, #80]
  4159fc:	cmp	x1, x0
  415a00:	b.ne	415a20 <ferror@plt+0x11a10>  // b.any
  415a04:	ldr	x0, [sp, #40]
  415a08:	ldr	w0, [x0, #32]
  415a0c:	add	w1, w0, #0x1
  415a10:	ldr	x0, [sp, #40]
  415a14:	str	w1, [x0, #32]
  415a18:	mov	w0, #0x1                   	// #1
  415a1c:	str	w0, [sp, #92]
  415a20:	ldr	w0, [sp, #76]
  415a24:	cmp	w0, #0x0
  415a28:	b.ne	415a34 <ferror@plt+0x11a24>  // b.any
  415a2c:	ldr	x0, [sp, #40]
  415a30:	bl	441828 <ferror@plt+0x3d818>
  415a34:	ldr	w0, [sp, #92]
  415a38:	ldp	x29, x30, [sp], #96
  415a3c:	ret
  415a40:	stp	x29, x30, [sp, #-128]!
  415a44:	mov	x29, sp
  415a48:	str	x0, [sp, #24]
  415a4c:	str	x1, [sp, #16]
  415a50:	str	wzr, [sp, #120]
  415a54:	mov	w0, #0x7fffffff            	// #2147483647
  415a58:	str	w0, [sp, #116]
  415a5c:	ldr	x0, [sp, #24]
  415a60:	cmp	x0, #0x0
  415a64:	b.ne	415a70 <ferror@plt+0x11a60>  // b.any
  415a68:	bl	4123d4 <ferror@plt+0xe3c4>
  415a6c:	str	x0, [sp, #24]
  415a70:	ldr	x0, [sp, #24]
  415a74:	bl	4417e4 <ferror@plt+0x3d7d4>
  415a78:	ldr	x0, [sp, #24]
  415a7c:	str	wzr, [x0, #176]
  415a80:	ldr	x0, [sp, #24]
  415a84:	ldr	w0, [x0, #88]
  415a88:	cmp	w0, #0x0
  415a8c:	b.eq	415ab8 <ferror@plt+0x11aa8>  // b.none
  415a90:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415a94:	add	x2, x0, #0x620
  415a98:	mov	w1, #0x10                  	// #16
  415a9c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415aa0:	add	x0, x0, #0x138
  415aa4:	bl	41a980 <ferror@plt+0x16970>
  415aa8:	ldr	x0, [sp, #24]
  415aac:	bl	441828 <ferror@plt+0x3d818>
  415ab0:	mov	w0, #0x0                   	// #0
  415ab4:	b	415e88 <ferror@plt+0x11e78>
  415ab8:	str	wzr, [sp, #124]
  415abc:	b	415b6c <ferror@plt+0x11b5c>
  415ac0:	ldr	x0, [sp, #24]
  415ac4:	ldr	x0, [x0, #56]
  415ac8:	ldr	x1, [x0]
  415acc:	ldrsw	x0, [sp, #124]
  415ad0:	lsl	x0, x0, #3
  415ad4:	add	x0, x1, x0
  415ad8:	ldr	x0, [x0]
  415adc:	cmp	x0, #0x0
  415ae0:	b.eq	415b60 <ferror@plt+0x11b50>  // b.none
  415ae4:	ldr	x0, [sp, #24]
  415ae8:	ldr	x0, [x0, #56]
  415aec:	ldr	x1, [x0]
  415af0:	ldrsw	x0, [sp, #124]
  415af4:	lsl	x0, x0, #3
  415af8:	add	x0, x1, x0
  415afc:	ldr	x0, [x0]
  415b00:	ldr	w0, [x0, #24]
  415b04:	cmp	w0, #0x1
  415b08:	b.ls	415b38 <ferror@plt+0x11b28>  // b.plast
  415b0c:	ldr	x0, [sp, #24]
  415b10:	ldr	x0, [x0, #56]
  415b14:	ldr	x1, [x0]
  415b18:	ldrsw	x0, [sp, #124]
  415b1c:	lsl	x0, x0, #3
  415b20:	add	x0, x1, x0
  415b24:	ldr	x0, [x0]
  415b28:	ldr	w1, [x0, #24]
  415b2c:	sub	w1, w1, #0x1
  415b30:	str	w1, [x0, #24]
  415b34:	b	415b60 <ferror@plt+0x11b50>
  415b38:	ldr	x0, [sp, #24]
  415b3c:	ldr	x0, [x0, #56]
  415b40:	ldr	x1, [x0]
  415b44:	ldrsw	x0, [sp, #124]
  415b48:	lsl	x0, x0, #3
  415b4c:	add	x0, x1, x0
  415b50:	ldr	x0, [x0]
  415b54:	mov	w2, #0x1                   	// #1
  415b58:	ldr	x1, [sp, #24]
  415b5c:	bl	41440c <ferror@plt+0x103fc>
  415b60:	ldr	w0, [sp, #124]
  415b64:	add	w0, w0, #0x1
  415b68:	str	w0, [sp, #124]
  415b6c:	ldr	x0, [sp, #24]
  415b70:	ldr	x0, [x0, #56]
  415b74:	ldr	w1, [x0, #8]
  415b78:	ldr	w0, [sp, #124]
  415b7c:	cmp	w1, w0
  415b80:	b.hi	415ac0 <ferror@plt+0x11ab0>  // b.pmore
  415b84:	ldr	x0, [sp, #24]
  415b88:	ldr	x0, [x0, #56]
  415b8c:	mov	w1, #0x0                   	// #0
  415b90:	bl	4470c8 <ferror@plt+0x430b8>
  415b94:	ldr	x0, [sp, #24]
  415b98:	mov	w1, #0xffffffff            	// #-1
  415b9c:	str	w1, [x0, #64]
  415ba0:	add	x0, sp, #0x30
  415ba4:	mov	w2, #0x1                   	// #1
  415ba8:	ldr	x1, [sp, #24]
  415bac:	bl	41275c <ferror@plt+0xe74c>
  415bb0:	b	415e34 <ferror@plt+0x11e24>
  415bb4:	mov	w0, #0xffffffff            	// #-1
  415bb8:	str	w0, [sp, #44]
  415bbc:	ldr	x0, [sp, #80]
  415bc0:	ldr	w0, [x0, #44]
  415bc4:	and	w0, w0, #0x1
  415bc8:	cmp	w0, #0x0
  415bcc:	b.eq	415e34 <ferror@plt+0x11e24>  // b.none
  415bd0:	ldr	x0, [sp, #80]
  415bd4:	ldr	w0, [x0, #44]
  415bd8:	and	w0, w0, #0x40
  415bdc:	cmp	w0, #0x0
  415be0:	b.eq	415be8 <ferror@plt+0x11bd8>  // b.none
  415be4:	b	415e34 <ferror@plt+0x11e24>
  415be8:	ldr	w0, [sp, #120]
  415bec:	cmp	w0, #0x0
  415bf0:	b.le	415c08 <ferror@plt+0x11bf8>
  415bf4:	ldr	x0, [sp, #80]
  415bf8:	ldr	w0, [x0, #40]
  415bfc:	ldr	w1, [sp, #116]
  415c00:	cmp	w1, w0
  415c04:	b.lt	415e4c <ferror@plt+0x11e3c>  // b.tstop
  415c08:	ldr	x0, [sp, #80]
  415c0c:	ldr	w0, [x0, #44]
  415c10:	and	w0, w0, #0x10
  415c14:	cmp	w0, #0x0
  415c18:	b.ne	415db8 <ferror@plt+0x11da8>  // b.any
  415c1c:	ldr	x0, [sp, #80]
  415c20:	ldr	x0, [x0, #16]
  415c24:	ldr	x0, [x0]
  415c28:	str	x0, [sp, #96]
  415c2c:	ldr	x0, [sp, #96]
  415c30:	cmp	x0, #0x0
  415c34:	b.eq	415c88 <ferror@plt+0x11c78>  // b.none
  415c38:	ldr	x0, [sp, #24]
  415c3c:	ldr	w0, [x0, #88]
  415c40:	add	w1, w0, #0x1
  415c44:	ldr	x0, [sp, #24]
  415c48:	str	w1, [x0, #88]
  415c4c:	ldr	x0, [sp, #24]
  415c50:	bl	441828 <ferror@plt+0x3d818>
  415c54:	ldr	x0, [sp, #80]
  415c58:	add	x1, sp, #0x2c
  415c5c:	ldr	x2, [sp, #96]
  415c60:	blr	x2
  415c64:	str	w0, [sp, #112]
  415c68:	ldr	x0, [sp, #24]
  415c6c:	bl	4417e4 <ferror@plt+0x3d7d4>
  415c70:	ldr	x0, [sp, #24]
  415c74:	ldr	w0, [x0, #88]
  415c78:	sub	w1, w0, #0x1
  415c7c:	ldr	x0, [sp, #24]
  415c80:	str	w1, [x0, #88]
  415c84:	b	415c94 <ferror@plt+0x11c84>
  415c88:	mov	w0, #0xffffffff            	// #-1
  415c8c:	str	w0, [sp, #44]
  415c90:	str	wzr, [sp, #112]
  415c94:	ldr	w0, [sp, #112]
  415c98:	cmp	w0, #0x0
  415c9c:	b.ne	415d70 <ferror@plt+0x11d60>  // b.any
  415ca0:	ldr	x0, [sp, #80]
  415ca4:	ldr	x0, [x0, #88]
  415ca8:	ldr	x0, [x0, #16]
  415cac:	cmn	x0, #0x1
  415cb0:	b.eq	415d70 <ferror@plt+0x11d60>  // b.none
  415cb4:	ldr	x0, [sp, #24]
  415cb8:	ldr	w0, [x0, #176]
  415cbc:	cmp	w0, #0x0
  415cc0:	b.ne	415ce0 <ferror@plt+0x11cd0>  // b.any
  415cc4:	bl	414eb4 <ferror@plt+0x10ea4>
  415cc8:	mov	x1, x0
  415ccc:	ldr	x0, [sp, #24]
  415cd0:	str	x1, [x0, #168]
  415cd4:	ldr	x0, [sp, #24]
  415cd8:	mov	w1, #0x1                   	// #1
  415cdc:	str	w1, [x0, #176]
  415ce0:	ldr	x0, [sp, #80]
  415ce4:	ldr	x0, [x0, #88]
  415ce8:	ldr	x1, [x0, #16]
  415cec:	ldr	x0, [sp, #24]
  415cf0:	ldr	x0, [x0, #168]
  415cf4:	cmp	x1, x0
  415cf8:	b.gt	415d0c <ferror@plt+0x11cfc>
  415cfc:	str	wzr, [sp, #44]
  415d00:	mov	w0, #0x1                   	// #1
  415d04:	str	w0, [sp, #112]
  415d08:	b	415d70 <ferror@plt+0x11d60>
  415d0c:	ldr	x0, [sp, #80]
  415d10:	ldr	x0, [x0, #88]
  415d14:	ldr	x1, [x0, #16]
  415d18:	ldr	x0, [sp, #24]
  415d1c:	ldr	x0, [x0, #168]
  415d20:	sub	x0, x1, x0
  415d24:	add	x0, x0, #0x3e7
  415d28:	mov	x1, #0xf7cf                	// #63439
  415d2c:	movk	x1, #0xe353, lsl #16
  415d30:	movk	x1, #0x9ba5, lsl #32
  415d34:	movk	x1, #0x20c4, lsl #48
  415d38:	smulh	x1, x0, x1
  415d3c:	asr	x1, x1, #7
  415d40:	asr	x0, x0, #63
  415d44:	sub	x0, x1, x0
  415d48:	str	w0, [sp, #92]
  415d4c:	ldr	w0, [sp, #44]
  415d50:	cmp	w0, #0x0
  415d54:	b.lt	415d68 <ferror@plt+0x11d58>  // b.tstop
  415d58:	ldr	w0, [sp, #44]
  415d5c:	ldr	w1, [sp, #92]
  415d60:	cmp	w1, w0
  415d64:	b.ge	415d70 <ferror@plt+0x11d60>  // b.tcont
  415d68:	ldr	w0, [sp, #92]
  415d6c:	str	w0, [sp, #44]
  415d70:	ldr	w0, [sp, #112]
  415d74:	cmp	w0, #0x0
  415d78:	b.eq	415db8 <ferror@plt+0x11da8>  // b.none
  415d7c:	ldr	x0, [sp, #80]
  415d80:	str	x0, [sp, #104]
  415d84:	b	415dac <ferror@plt+0x11d9c>
  415d88:	ldr	x0, [sp, #104]
  415d8c:	ldr	w0, [x0, #44]
  415d90:	orr	w1, w0, #0x10
  415d94:	ldr	x0, [sp, #104]
  415d98:	str	w1, [x0, #44]
  415d9c:	ldr	x0, [sp, #104]
  415da0:	ldr	x0, [x0, #88]
  415da4:	ldr	x0, [x0, #8]
  415da8:	str	x0, [sp, #104]
  415dac:	ldr	x0, [sp, #104]
  415db0:	cmp	x0, #0x0
  415db4:	b.ne	415d88 <ferror@plt+0x11d78>  // b.any
  415db8:	ldr	x0, [sp, #80]
  415dbc:	ldr	w0, [x0, #44]
  415dc0:	and	w0, w0, #0x10
  415dc4:	cmp	w0, #0x0
  415dc8:	b.eq	415dec <ferror@plt+0x11ddc>  // b.none
  415dcc:	ldr	w0, [sp, #120]
  415dd0:	add	w0, w0, #0x1
  415dd4:	str	w0, [sp, #120]
  415dd8:	ldr	x0, [sp, #80]
  415ddc:	ldr	w0, [x0, #40]
  415de0:	str	w0, [sp, #116]
  415de4:	ldr	x0, [sp, #24]
  415de8:	str	wzr, [x0, #64]
  415dec:	ldr	w0, [sp, #44]
  415df0:	cmp	w0, #0x0
  415df4:	b.lt	415e34 <ferror@plt+0x11e24>  // b.tstop
  415df8:	ldr	x0, [sp, #24]
  415dfc:	ldr	w0, [x0, #64]
  415e00:	cmp	w0, #0x0
  415e04:	b.ge	415e18 <ferror@plt+0x11e08>  // b.tcont
  415e08:	ldr	w1, [sp, #44]
  415e0c:	ldr	x0, [sp, #24]
  415e10:	str	w1, [x0, #64]
  415e14:	b	415e34 <ferror@plt+0x11e24>
  415e18:	ldr	x0, [sp, #24]
  415e1c:	ldr	w1, [x0, #64]
  415e20:	ldr	w0, [sp, #44]
  415e24:	cmp	w1, w0
  415e28:	csel	w1, w1, w0, le
  415e2c:	ldr	x0, [sp, #24]
  415e30:	str	w1, [x0, #64]
  415e34:	add	x1, sp, #0x50
  415e38:	add	x0, sp, #0x30
  415e3c:	bl	4127a0 <ferror@plt+0xe790>
  415e40:	cmp	w0, #0x0
  415e44:	b.ne	415bb4 <ferror@plt+0x11ba4>  // b.any
  415e48:	b	415e50 <ferror@plt+0x11e40>
  415e4c:	nop
  415e50:	add	x0, sp, #0x30
  415e54:	bl	412924 <ferror@plt+0xe914>
  415e58:	ldr	x0, [sp, #24]
  415e5c:	bl	441828 <ferror@plt+0x3d818>
  415e60:	ldr	x0, [sp, #16]
  415e64:	cmp	x0, #0x0
  415e68:	b.eq	415e78 <ferror@plt+0x11e68>  // b.none
  415e6c:	ldr	x0, [sp, #16]
  415e70:	ldr	w1, [sp, #116]
  415e74:	str	w1, [x0]
  415e78:	ldr	w0, [sp, #120]
  415e7c:	cmp	w0, #0x0
  415e80:	cset	w0, gt
  415e84:	and	w0, w0, #0xff
  415e88:	ldp	x29, x30, [sp], #128
  415e8c:	ret
  415e90:	stp	x29, x30, [sp, #-64]!
  415e94:	mov	x29, sp
  415e98:	str	x0, [sp, #40]
  415e9c:	str	w1, [sp, #36]
  415ea0:	str	x2, [sp, #24]
  415ea4:	str	x3, [sp, #16]
  415ea8:	str	w4, [sp, #32]
  415eac:	ldr	x0, [sp, #40]
  415eb0:	bl	4417e4 <ferror@plt+0x3d7d4>
  415eb4:	ldr	x0, [sp, #40]
  415eb8:	ldr	x0, [x0, #96]
  415ebc:	str	x0, [sp, #48]
  415ec0:	str	wzr, [sp, #60]
  415ec4:	b	415f4c <ferror@plt+0x11f3c>
  415ec8:	ldr	w1, [sp, #60]
  415ecc:	ldr	w0, [sp, #32]
  415ed0:	cmp	w1, w0
  415ed4:	b.ge	415f34 <ferror@plt+0x11f24>  // b.tcont
  415ed8:	ldr	x0, [sp, #48]
  415edc:	ldr	x1, [x0]
  415ee0:	ldrsw	x0, [sp, #60]
  415ee4:	lsl	x0, x0, #3
  415ee8:	ldr	x2, [sp, #16]
  415eec:	add	x0, x2, x0
  415ef0:	ldr	w1, [x1]
  415ef4:	str	w1, [x0]
  415ef8:	ldr	x0, [sp, #48]
  415efc:	ldr	x0, [x0]
  415f00:	ldrh	w1, [x0, #4]
  415f04:	ldrsw	x0, [sp, #60]
  415f08:	lsl	x0, x0, #3
  415f0c:	ldr	x2, [sp, #16]
  415f10:	add	x0, x2, x0
  415f14:	and	w1, w1, #0xffffffc7
  415f18:	and	w1, w1, #0xffff
  415f1c:	strh	w1, [x0, #4]
  415f20:	ldrsw	x0, [sp, #60]
  415f24:	lsl	x0, x0, #3
  415f28:	ldr	x1, [sp, #16]
  415f2c:	add	x0, x1, x0
  415f30:	strh	wzr, [x0, #6]
  415f34:	ldr	x0, [sp, #48]
  415f38:	ldr	x0, [x0, #16]
  415f3c:	str	x0, [sp, #48]
  415f40:	ldr	w0, [sp, #60]
  415f44:	add	w0, w0, #0x1
  415f48:	str	w0, [sp, #60]
  415f4c:	ldr	x0, [sp, #48]
  415f50:	cmp	x0, #0x0
  415f54:	b.eq	415f6c <ferror@plt+0x11f5c>  // b.none
  415f58:	ldr	x0, [sp, #48]
  415f5c:	ldr	w0, [x0, #24]
  415f60:	ldr	w1, [sp, #36]
  415f64:	cmp	w1, w0
  415f68:	b.ge	415ec8 <ferror@plt+0x11eb8>  // b.tcont
  415f6c:	ldr	x0, [sp, #40]
  415f70:	str	wzr, [x0, #152]
  415f74:	ldr	x0, [sp, #24]
  415f78:	cmp	x0, #0x0
  415f7c:	b.eq	415fa8 <ferror@plt+0x11f98>  // b.none
  415f80:	ldr	x0, [sp, #40]
  415f84:	ldr	w1, [x0, #64]
  415f88:	ldr	x0, [sp, #24]
  415f8c:	str	w1, [x0]
  415f90:	ldr	x0, [sp, #24]
  415f94:	ldr	w0, [x0]
  415f98:	cmp	w0, #0x0
  415f9c:	b.eq	415fa8 <ferror@plt+0x11f98>  // b.none
  415fa0:	ldr	x0, [sp, #40]
  415fa4:	str	wzr, [x0, #176]
  415fa8:	ldr	x0, [sp, #40]
  415fac:	bl	441828 <ferror@plt+0x3d818>
  415fb0:	ldr	w0, [sp, #60]
  415fb4:	ldp	x29, x30, [sp], #64
  415fb8:	ret
  415fbc:	stp	x29, x30, [sp, #-144]!
  415fc0:	mov	x29, sp
  415fc4:	str	x0, [sp, #40]
  415fc8:	str	w1, [sp, #36]
  415fcc:	str	x2, [sp, #24]
  415fd0:	str	w3, [sp, #32]
  415fd4:	str	wzr, [sp, #132]
  415fd8:	ldr	x0, [sp, #40]
  415fdc:	bl	4417e4 <ferror@plt+0x3d7d4>
  415fe0:	ldr	x0, [sp, #40]
  415fe4:	ldr	w0, [x0, #88]
  415fe8:	cmp	w0, #0x0
  415fec:	b.eq	416018 <ferror@plt+0x12008>  // b.none
  415ff0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  415ff4:	add	x2, x0, #0x680
  415ff8:	mov	w1, #0x10                  	// #16
  415ffc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416000:	add	x0, x0, #0x138
  416004:	bl	41a980 <ferror@plt+0x16970>
  416008:	ldr	x0, [sp, #40]
  41600c:	bl	441828 <ferror@plt+0x3d818>
  416010:	mov	w0, #0x0                   	// #0
  416014:	b	416344 <ferror@plt+0x12334>
  416018:	ldr	x0, [sp, #40]
  41601c:	ldrh	w0, [x0, #150]
  416020:	cmp	w0, #0x0
  416024:	b.eq	416034 <ferror@plt+0x12024>  // b.none
  416028:	ldr	x0, [sp, #40]
  41602c:	ldr	x0, [x0, #136]
  416030:	bl	4408e0 <ferror@plt+0x3c8d0>
  416034:	ldr	x0, [sp, #40]
  416038:	ldr	w0, [x0, #152]
  41603c:	cmp	w0, #0x0
  416040:	b.eq	416054 <ferror@plt+0x12044>  // b.none
  416044:	ldr	x0, [sp, #40]
  416048:	bl	441828 <ferror@plt+0x3d818>
  41604c:	mov	w0, #0x0                   	// #0
  416050:	b	416344 <ferror@plt+0x12334>
  416054:	ldr	x0, [sp, #40]
  416058:	ldr	x0, [x0, #96]
  41605c:	str	x0, [sp, #136]
  416060:	str	wzr, [sp, #128]
  416064:	b	4160b4 <ferror@plt+0x120a4>
  416068:	ldr	x0, [sp, #136]
  41606c:	ldr	x0, [x0]
  416070:	ldrh	w0, [x0, #4]
  416074:	cmp	w0, #0x0
  416078:	b.eq	41609c <ferror@plt+0x1208c>  // b.none
  41607c:	ldrsw	x0, [sp, #128]
  416080:	lsl	x0, x0, #3
  416084:	ldr	x1, [sp, #24]
  416088:	add	x1, x1, x0
  41608c:	ldr	x0, [sp, #136]
  416090:	ldr	x0, [x0]
  416094:	ldrh	w1, [x1, #6]
  416098:	strh	w1, [x0, #6]
  41609c:	ldr	x0, [sp, #136]
  4160a0:	ldr	x0, [x0, #16]
  4160a4:	str	x0, [sp, #136]
  4160a8:	ldr	w0, [sp, #128]
  4160ac:	add	w0, w0, #0x1
  4160b0:	str	w0, [sp, #128]
  4160b4:	ldr	w1, [sp, #128]
  4160b8:	ldr	w0, [sp, #32]
  4160bc:	cmp	w1, w0
  4160c0:	b.lt	416068 <ferror@plt+0x12058>  // b.tstop
  4160c4:	add	x0, sp, #0x30
  4160c8:	mov	w2, #0x1                   	// #1
  4160cc:	ldr	x1, [sp, #40]
  4160d0:	bl	41275c <ferror@plt+0xe74c>
  4160d4:	b	416308 <ferror@plt+0x122f8>
  4160d8:	ldr	x0, [sp, #80]
  4160dc:	ldr	w0, [x0, #44]
  4160e0:	and	w0, w0, #0x1
  4160e4:	cmp	w0, #0x0
  4160e8:	b.eq	416308 <ferror@plt+0x122f8>  // b.none
  4160ec:	ldr	x0, [sp, #80]
  4160f0:	ldr	w0, [x0, #44]
  4160f4:	and	w0, w0, #0x40
  4160f8:	cmp	w0, #0x0
  4160fc:	b.eq	416104 <ferror@plt+0x120f4>  // b.none
  416100:	b	416308 <ferror@plt+0x122f8>
  416104:	ldr	w0, [sp, #132]
  416108:	cmp	w0, #0x0
  41610c:	b.le	416124 <ferror@plt+0x12114>
  416110:	ldr	x0, [sp, #80]
  416114:	ldr	w0, [x0, #40]
  416118:	ldr	w1, [sp, #36]
  41611c:	cmp	w1, w0
  416120:	b.lt	416320 <ferror@plt+0x12310>  // b.tstop
  416124:	ldr	x0, [sp, #80]
  416128:	ldr	w0, [x0, #44]
  41612c:	and	w0, w0, #0x10
  416130:	cmp	w0, #0x0
  416134:	b.ne	4162bc <ferror@plt+0x122ac>  // b.any
  416138:	ldr	x0, [sp, #80]
  41613c:	ldr	x0, [x0, #16]
  416140:	ldr	x0, [x0, #8]
  416144:	str	x0, [sp, #96]
  416148:	ldr	x0, [sp, #96]
  41614c:	cmp	x0, #0x0
  416150:	b.eq	4161a0 <ferror@plt+0x12190>  // b.none
  416154:	ldr	x0, [sp, #40]
  416158:	ldr	w0, [x0, #88]
  41615c:	add	w1, w0, #0x1
  416160:	ldr	x0, [sp, #40]
  416164:	str	w1, [x0, #88]
  416168:	ldr	x0, [sp, #40]
  41616c:	bl	441828 <ferror@plt+0x3d818>
  416170:	ldr	x0, [sp, #80]
  416174:	ldr	x1, [sp, #96]
  416178:	blr	x1
  41617c:	str	w0, [sp, #124]
  416180:	ldr	x0, [sp, #40]
  416184:	bl	4417e4 <ferror@plt+0x3d7d4>
  416188:	ldr	x0, [sp, #40]
  41618c:	ldr	w0, [x0, #88]
  416190:	sub	w1, w0, #0x1
  416194:	ldr	x0, [sp, #40]
  416198:	str	w1, [x0, #88]
  41619c:	b	4161a4 <ferror@plt+0x12194>
  4161a0:	str	wzr, [sp, #124]
  4161a4:	ldr	w0, [sp, #124]
  4161a8:	cmp	w0, #0x0
  4161ac:	b.ne	416204 <ferror@plt+0x121f4>  // b.any
  4161b0:	ldr	x0, [sp, #80]
  4161b4:	ldr	x0, [x0, #88]
  4161b8:	ldr	x0, [x0, #24]
  4161bc:	str	x0, [sp, #112]
  4161c0:	b	4161f8 <ferror@plt+0x121e8>
  4161c4:	ldr	x0, [sp, #112]
  4161c8:	ldr	x0, [x0]
  4161cc:	str	x0, [sp, #88]
  4161d0:	ldr	x0, [sp, #88]
  4161d4:	ldrh	w0, [x0, #6]
  4161d8:	cmp	w0, #0x0
  4161dc:	b.eq	4161ec <ferror@plt+0x121dc>  // b.none
  4161e0:	mov	w0, #0x1                   	// #1
  4161e4:	str	w0, [sp, #124]
  4161e8:	b	416204 <ferror@plt+0x121f4>
  4161ec:	ldr	x0, [sp, #112]
  4161f0:	ldr	x0, [x0, #8]
  4161f4:	str	x0, [sp, #112]
  4161f8:	ldr	x0, [sp, #112]
  4161fc:	cmp	x0, #0x0
  416200:	b.ne	4161c4 <ferror@plt+0x121b4>  // b.any
  416204:	ldr	w0, [sp, #124]
  416208:	cmp	w0, #0x0
  41620c:	b.ne	416274 <ferror@plt+0x12264>  // b.any
  416210:	ldr	x0, [sp, #80]
  416214:	ldr	x0, [x0, #88]
  416218:	ldr	x0, [x0, #16]
  41621c:	cmn	x0, #0x1
  416220:	b.eq	416274 <ferror@plt+0x12264>  // b.none
  416224:	ldr	x0, [sp, #40]
  416228:	ldr	w0, [x0, #176]
  41622c:	cmp	w0, #0x0
  416230:	b.ne	416250 <ferror@plt+0x12240>  // b.any
  416234:	bl	414eb4 <ferror@plt+0x10ea4>
  416238:	mov	x1, x0
  41623c:	ldr	x0, [sp, #40]
  416240:	str	x1, [x0, #168]
  416244:	ldr	x0, [sp, #40]
  416248:	mov	w1, #0x1                   	// #1
  41624c:	str	w1, [x0, #176]
  416250:	ldr	x0, [sp, #80]
  416254:	ldr	x0, [x0, #88]
  416258:	ldr	x1, [x0, #16]
  41625c:	ldr	x0, [sp, #40]
  416260:	ldr	x0, [x0, #168]
  416264:	cmp	x1, x0
  416268:	b.gt	416274 <ferror@plt+0x12264>
  41626c:	mov	w0, #0x1                   	// #1
  416270:	str	w0, [sp, #124]
  416274:	ldr	w0, [sp, #124]
  416278:	cmp	w0, #0x0
  41627c:	b.eq	4162bc <ferror@plt+0x122ac>  // b.none
  416280:	ldr	x0, [sp, #80]
  416284:	str	x0, [sp, #104]
  416288:	b	4162b0 <ferror@plt+0x122a0>
  41628c:	ldr	x0, [sp, #104]
  416290:	ldr	w0, [x0, #44]
  416294:	orr	w1, w0, #0x10
  416298:	ldr	x0, [sp, #104]
  41629c:	str	w1, [x0, #44]
  4162a0:	ldr	x0, [sp, #104]
  4162a4:	ldr	x0, [x0, #88]
  4162a8:	ldr	x0, [x0, #8]
  4162ac:	str	x0, [sp, #104]
  4162b0:	ldr	x0, [sp, #104]
  4162b4:	cmp	x0, #0x0
  4162b8:	b.ne	41628c <ferror@plt+0x1227c>  // b.any
  4162bc:	ldr	x0, [sp, #80]
  4162c0:	ldr	w0, [x0, #44]
  4162c4:	and	w0, w0, #0x10
  4162c8:	cmp	w0, #0x0
  4162cc:	b.eq	416308 <ferror@plt+0x122f8>  // b.none
  4162d0:	ldr	x0, [sp, #80]
  4162d4:	ldr	w1, [x0, #24]
  4162d8:	add	w1, w1, #0x1
  4162dc:	str	w1, [x0, #24]
  4162e0:	ldr	x0, [sp, #40]
  4162e4:	ldr	x0, [x0, #56]
  4162e8:	ldr	x1, [sp, #80]
  4162ec:	bl	447860 <ferror@plt+0x43850>
  4162f0:	ldr	w0, [sp, #132]
  4162f4:	add	w0, w0, #0x1
  4162f8:	str	w0, [sp, #132]
  4162fc:	ldr	x0, [sp, #80]
  416300:	ldr	w0, [x0, #40]
  416304:	str	w0, [sp, #36]
  416308:	add	x1, sp, #0x50
  41630c:	add	x0, sp, #0x30
  416310:	bl	4127a0 <ferror@plt+0xe790>
  416314:	cmp	w0, #0x0
  416318:	b.ne	4160d8 <ferror@plt+0x120c8>  // b.any
  41631c:	b	416324 <ferror@plt+0x12314>
  416320:	nop
  416324:	add	x0, sp, #0x30
  416328:	bl	412924 <ferror@plt+0xe914>
  41632c:	ldr	x0, [sp, #40]
  416330:	bl	441828 <ferror@plt+0x3d818>
  416334:	ldr	w0, [sp, #132]
  416338:	cmp	w0, #0x0
  41633c:	cset	w0, gt
  416340:	and	w0, w0, #0xff
  416344:	ldp	x29, x30, [sp], #144
  416348:	ret
  41634c:	stp	x29, x30, [sp, #-32]!
  416350:	mov	x29, sp
  416354:	str	x0, [sp, #24]
  416358:	ldr	x0, [sp, #24]
  41635c:	bl	4417e4 <ferror@plt+0x3d7d4>
  416360:	ldr	x0, [sp, #24]
  416364:	ldr	x0, [x0, #56]
  416368:	ldr	w0, [x0, #8]
  41636c:	cmp	w0, #0x0
  416370:	b.eq	41637c <ferror@plt+0x1236c>  // b.none
  416374:	ldr	x0, [sp, #24]
  416378:	bl	41533c <ferror@plt+0x1132c>
  41637c:	ldr	x0, [sp, #24]
  416380:	bl	441828 <ferror@plt+0x3d818>
  416384:	nop
  416388:	ldp	x29, x30, [sp], #32
  41638c:	ret
  416390:	stp	x29, x30, [sp, #-96]!
  416394:	mov	x29, sp
  416398:	str	x0, [sp, #40]
  41639c:	str	w1, [sp, #36]
  4163a0:	str	w2, [sp, #32]
  4163a4:	str	x3, [sp, #24]
  4163a8:	str	xzr, [sp, #80]
  4163ac:	ldr	x0, [sp, #40]
  4163b0:	bl	441828 <ferror@plt+0x3d818>
  4163b4:	ldr	x0, [sp, #40]
  4163b8:	bl	4156c8 <ferror@plt+0x116b8>
  4163bc:	cmp	w0, #0x0
  4163c0:	b.ne	416414 <ferror@plt+0x12404>  // b.any
  4163c4:	ldr	x0, [sp, #40]
  4163c8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4163cc:	ldr	w0, [sp, #36]
  4163d0:	cmp	w0, #0x0
  4163d4:	b.ne	4163e0 <ferror@plt+0x123d0>  // b.any
  4163d8:	mov	w0, #0x0                   	// #0
  4163dc:	b	416580 <ferror@plt+0x12570>
  4163e0:	ldr	x0, [sp, #40]
  4163e4:	add	x0, x0, #0x8
  4163e8:	ldr	x1, [sp, #40]
  4163ec:	mov	x2, x1
  4163f0:	mov	x1, x0
  4163f4:	ldr	x0, [sp, #40]
  4163f8:	bl	41589c <ferror@plt+0x1188c>
  4163fc:	str	w0, [sp, #76]
  416400:	ldr	w0, [sp, #76]
  416404:	cmp	w0, #0x0
  416408:	b.ne	41641c <ferror@plt+0x1240c>  // b.any
  41640c:	mov	w0, #0x0                   	// #0
  416410:	b	416580 <ferror@plt+0x12570>
  416414:	ldr	x0, [sp, #40]
  416418:	bl	4417e4 <ferror@plt+0x3d7d4>
  41641c:	ldr	x0, [sp, #40]
  416420:	ldr	x0, [x0, #120]
  416424:	cmp	x0, #0x0
  416428:	b.ne	41645c <ferror@plt+0x1244c>  // b.any
  41642c:	ldr	x0, [sp, #40]
  416430:	ldr	w1, [x0, #112]
  416434:	ldr	x0, [sp, #40]
  416438:	str	w1, [x0, #128]
  41643c:	ldr	x0, [sp, #40]
  416440:	ldr	w0, [x0, #112]
  416444:	mov	w0, w0
  416448:	mov	x1, #0x8                   	// #8
  41644c:	bl	418798 <ferror@plt+0x14788>
  416450:	mov	x1, x0
  416454:	ldr	x0, [sp, #40]
  416458:	str	x1, [x0, #120]
  41645c:	ldr	x0, [sp, #40]
  416460:	ldr	w0, [x0, #128]
  416464:	str	w0, [sp, #92]
  416468:	ldr	x0, [sp, #40]
  41646c:	ldr	x0, [x0, #120]
  416470:	str	x0, [sp, #80]
  416474:	ldr	x0, [sp, #40]
  416478:	bl	441828 <ferror@plt+0x3d818>
  41647c:	add	x0, sp, #0x40
  416480:	mov	x1, x0
  416484:	ldr	x0, [sp, #40]
  416488:	bl	415a40 <ferror@plt+0x11a30>
  41648c:	b	4164d8 <ferror@plt+0x124c8>
  416490:	ldr	x0, [sp, #40]
  416494:	bl	4417e4 <ferror@plt+0x3d7d4>
  416498:	ldr	x0, [sp, #80]
  41649c:	bl	4185e0 <ferror@plt+0x145d0>
  4164a0:	ldr	w0, [sp, #72]
  4164a4:	str	w0, [sp, #92]
  4164a8:	ldr	w1, [sp, #92]
  4164ac:	ldr	x0, [sp, #40]
  4164b0:	str	w1, [x0, #128]
  4164b4:	ldrsw	x0, [sp, #72]
  4164b8:	mov	x1, #0x8                   	// #8
  4164bc:	bl	418798 <ferror@plt+0x14788>
  4164c0:	str	x0, [sp, #80]
  4164c4:	ldr	x0, [sp, #40]
  4164c8:	ldr	x1, [sp, #80]
  4164cc:	str	x1, [x0, #120]
  4164d0:	ldr	x0, [sp, #40]
  4164d4:	bl	441828 <ferror@plt+0x3d818>
  4164d8:	ldr	w0, [sp, #64]
  4164dc:	add	x1, sp, #0x3c
  4164e0:	ldr	w4, [sp, #92]
  4164e4:	ldr	x3, [sp, #80]
  4164e8:	mov	x2, x1
  4164ec:	mov	w1, w0
  4164f0:	ldr	x0, [sp, #40]
  4164f4:	bl	415e90 <ferror@plt+0x11e80>
  4164f8:	str	w0, [sp, #72]
  4164fc:	ldr	w1, [sp, #72]
  416500:	ldr	w0, [sp, #92]
  416504:	cmp	w1, w0
  416508:	b.gt	416490 <ferror@plt+0x12480>
  41650c:	ldr	w0, [sp, #36]
  416510:	cmp	w0, #0x0
  416514:	b.ne	41651c <ferror@plt+0x1250c>  // b.any
  416518:	str	wzr, [sp, #60]
  41651c:	ldr	w0, [sp, #60]
  416520:	ldr	w1, [sp, #64]
  416524:	ldr	w4, [sp, #72]
  416528:	ldr	x3, [sp, #80]
  41652c:	mov	w2, w1
  416530:	mov	w1, w0
  416534:	ldr	x0, [sp, #40]
  416538:	bl	416c18 <ferror@plt+0x12c08>
  41653c:	ldr	w0, [sp, #64]
  416540:	ldr	w3, [sp, #72]
  416544:	ldr	x2, [sp, #80]
  416548:	mov	w1, w0
  41654c:	ldr	x0, [sp, #40]
  416550:	bl	415fbc <ferror@plt+0x11fac>
  416554:	str	w0, [sp, #68]
  416558:	ldr	w0, [sp, #32]
  41655c:	cmp	w0, #0x0
  416560:	b.eq	41656c <ferror@plt+0x1255c>  // b.none
  416564:	ldr	x0, [sp, #40]
  416568:	bl	41634c <ferror@plt+0x1233c>
  41656c:	ldr	x0, [sp, #40]
  416570:	bl	415794 <ferror@plt+0x11784>
  416574:	ldr	x0, [sp, #40]
  416578:	bl	4417e4 <ferror@plt+0x3d7d4>
  41657c:	ldr	w0, [sp, #68]
  416580:	ldp	x29, x30, [sp], #96
  416584:	ret
  416588:	stp	x29, x30, [sp, #-48]!
  41658c:	mov	x29, sp
  416590:	str	x0, [sp, #24]
  416594:	ldr	x0, [sp, #24]
  416598:	cmp	x0, #0x0
  41659c:	b.ne	4165a8 <ferror@plt+0x12598>  // b.any
  4165a0:	bl	4123d4 <ferror@plt+0xe3c4>
  4165a4:	str	x0, [sp, #24]
  4165a8:	ldr	x0, [sp, #24]
  4165ac:	bl	4417e4 <ferror@plt+0x3d7d4>
  4165b0:	bl	434478 <ferror@plt+0x30468>
  4165b4:	mov	x3, x0
  4165b8:	mov	w2, #0x0                   	// #0
  4165bc:	mov	w1, #0x0                   	// #0
  4165c0:	ldr	x0, [sp, #24]
  4165c4:	bl	416390 <ferror@plt+0x12380>
  4165c8:	str	w0, [sp, #44]
  4165cc:	ldr	x0, [sp, #24]
  4165d0:	bl	441828 <ferror@plt+0x3d818>
  4165d4:	ldr	w0, [sp, #44]
  4165d8:	ldp	x29, x30, [sp], #48
  4165dc:	ret
  4165e0:	stp	x29, x30, [sp, #-48]!
  4165e4:	mov	x29, sp
  4165e8:	str	x0, [sp, #24]
  4165ec:	str	w1, [sp, #20]
  4165f0:	ldr	x0, [sp, #24]
  4165f4:	cmp	x0, #0x0
  4165f8:	b.ne	416604 <ferror@plt+0x125f4>  // b.any
  4165fc:	bl	4123d4 <ferror@plt+0xe3c4>
  416600:	str	x0, [sp, #24]
  416604:	ldr	x0, [sp, #24]
  416608:	bl	4417e4 <ferror@plt+0x3d7d4>
  41660c:	bl	434478 <ferror@plt+0x30468>
  416610:	mov	x3, x0
  416614:	mov	w2, #0x1                   	// #1
  416618:	ldr	w1, [sp, #20]
  41661c:	ldr	x0, [sp, #24]
  416620:	bl	416390 <ferror@plt+0x12380>
  416624:	str	w0, [sp, #44]
  416628:	ldr	x0, [sp, #24]
  41662c:	bl	441828 <ferror@plt+0x3d818>
  416630:	ldr	w0, [sp, #44]
  416634:	ldp	x29, x30, [sp], #48
  416638:	ret
  41663c:	stp	x29, x30, [sp, #-48]!
  416640:	mov	x29, sp
  416644:	str	x0, [sp, #24]
  416648:	str	w1, [sp, #20]
  41664c:	ldr	x0, [sp, #24]
  416650:	cmp	x0, #0x0
  416654:	b.ne	416660 <ferror@plt+0x12650>  // b.any
  416658:	bl	4123d4 <ferror@plt+0xe3c4>
  41665c:	str	x0, [sp, #24]
  416660:	ldr	x0, [sp, #24]
  416664:	bl	411f78 <ferror@plt+0xdf68>
  416668:	mov	x1, #0x10                  	// #16
  41666c:	mov	x0, #0x1                   	// #1
  416670:	bl	418820 <ferror@plt+0x14810>
  416674:	str	x0, [sp, #40]
  416678:	ldr	x0, [sp, #40]
  41667c:	ldr	x1, [sp, #24]
  416680:	str	x1, [x0]
  416684:	ldr	w0, [sp, #20]
  416688:	cmp	w0, #0x0
  41668c:	cset	w0, ne  // ne = any
  416690:	and	w0, w0, #0xff
  416694:	mov	w1, w0
  416698:	ldr	x0, [sp, #40]
  41669c:	str	w1, [x0, #8]
  4166a0:	ldr	x0, [sp, #40]
  4166a4:	mov	w1, #0x1                   	// #1
  4166a8:	str	w1, [x0, #12]
  4166ac:	ldr	x0, [sp, #40]
  4166b0:	ldp	x29, x30, [sp], #48
  4166b4:	ret
  4166b8:	stp	x29, x30, [sp, #-32]!
  4166bc:	mov	x29, sp
  4166c0:	str	x0, [sp, #24]
  4166c4:	ldr	x0, [sp, #24]
  4166c8:	cmp	x0, #0x0
  4166cc:	b.ne	4166f4 <ferror@plt+0x126e4>  // b.any
  4166d0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4166d4:	add	x2, x0, #0x6e0
  4166d8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4166dc:	add	x1, x0, #0xf60
  4166e0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4166e4:	add	x0, x0, #0x138
  4166e8:	bl	41aa2c <ferror@plt+0x16a1c>
  4166ec:	mov	x0, #0x0                   	// #0
  4166f0:	b	41674c <ferror@plt+0x1273c>
  4166f4:	dmb	ish
  4166f8:	ldr	x0, [sp, #24]
  4166fc:	ldr	w0, [x0, #12]
  416700:	cmp	w0, #0x0
  416704:	b.gt	41672c <ferror@plt+0x1271c>
  416708:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41670c:	add	x2, x0, #0x6f0
  416710:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416714:	add	x1, x0, #0xf60
  416718:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41671c:	add	x0, x0, #0x138
  416720:	bl	41aa2c <ferror@plt+0x16a1c>
  416724:	mov	x0, #0x0                   	// #0
  416728:	b	41674c <ferror@plt+0x1273c>
  41672c:	ldr	x0, [sp, #24]
  416730:	add	x0, x0, #0xc
  416734:	ldxr	w1, [x0]
  416738:	add	w1, w1, #0x1
  41673c:	stlxr	w2, w1, [x0]
  416740:	cbnz	w2, 416734 <ferror@plt+0x12724>
  416744:	dmb	ish
  416748:	ldr	x0, [sp, #24]
  41674c:	ldp	x29, x30, [sp], #32
  416750:	ret
  416754:	stp	x29, x30, [sp, #-32]!
  416758:	mov	x29, sp
  41675c:	str	x0, [sp, #24]
  416760:	ldr	x0, [sp, #24]
  416764:	cmp	x0, #0x0
  416768:	b.ne	41678c <ferror@plt+0x1277c>  // b.any
  41676c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416770:	add	x2, x0, #0x6e0
  416774:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416778:	add	x1, x0, #0xf70
  41677c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416780:	add	x0, x0, #0x138
  416784:	bl	41aa2c <ferror@plt+0x16a1c>
  416788:	b	41680c <ferror@plt+0x127fc>
  41678c:	dmb	ish
  416790:	ldr	x0, [sp, #24]
  416794:	ldr	w0, [x0, #12]
  416798:	cmp	w0, #0x0
  41679c:	b.gt	4167c0 <ferror@plt+0x127b0>
  4167a0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4167a4:	add	x2, x0, #0x6f0
  4167a8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4167ac:	add	x1, x0, #0xf70
  4167b0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4167b4:	add	x0, x0, #0x138
  4167b8:	bl	41aa2c <ferror@plt+0x16a1c>
  4167bc:	b	41680c <ferror@plt+0x127fc>
  4167c0:	ldr	x0, [sp, #24]
  4167c4:	add	x0, x0, #0xc
  4167c8:	ldxr	w1, [x0]
  4167cc:	sub	w2, w1, #0x1
  4167d0:	stlxr	w3, w2, [x0]
  4167d4:	cbnz	w3, 4167c8 <ferror@plt+0x127b8>
  4167d8:	dmb	ish
  4167dc:	cmp	w1, #0x1
  4167e0:	cset	w0, eq  // eq = none
  4167e4:	and	w0, w0, #0xff
  4167e8:	cmp	w0, #0x0
  4167ec:	b.eq	416808 <ferror@plt+0x127f8>  // b.none
  4167f0:	ldr	x0, [sp, #24]
  4167f4:	ldr	x0, [x0]
  4167f8:	bl	412040 <ferror@plt+0xe030>
  4167fc:	ldr	x0, [sp, #24]
  416800:	bl	4185e0 <ferror@plt+0x145d0>
  416804:	b	41680c <ferror@plt+0x127fc>
  416808:	nop
  41680c:	ldp	x29, x30, [sp], #32
  416810:	ret
  416814:	stp	x29, x30, [sp, #-48]!
  416818:	mov	x29, sp
  41681c:	str	x0, [sp, #24]
  416820:	bl	434478 <ferror@plt+0x30468>
  416824:	str	x0, [sp, #32]
  416828:	ldr	x0, [sp, #24]
  41682c:	cmp	x0, #0x0
  416830:	b.ne	416854 <ferror@plt+0x12844>  // b.any
  416834:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416838:	add	x2, x0, #0x6e0
  41683c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416840:	add	x1, x0, #0xf88
  416844:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416848:	add	x0, x0, #0x138
  41684c:	bl	41aa2c <ferror@plt+0x16a1c>
  416850:	b	416a54 <ferror@plt+0x12a44>
  416854:	dmb	ish
  416858:	ldr	x0, [sp, #24]
  41685c:	ldr	w0, [x0, #12]
  416860:	cmp	w0, #0x0
  416864:	b.gt	416888 <ferror@plt+0x12878>
  416868:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41686c:	add	x2, x0, #0x6f0
  416870:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416874:	add	x1, x0, #0xf88
  416878:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41687c:	add	x0, x0, #0x138
  416880:	bl	41aa2c <ferror@plt+0x16a1c>
  416884:	b	416a54 <ferror@plt+0x12a44>
  416888:	ldr	x0, [sp, #24]
  41688c:	ldr	x0, [x0]
  416890:	bl	4156c8 <ferror@plt+0x116b8>
  416894:	cmp	w0, #0x0
  416898:	b.ne	4169a4 <ferror@plt+0x12994>  // b.any
  41689c:	str	wzr, [sp, #44]
  4168a0:	ldr	x0, [sp, #24]
  4168a4:	ldr	x0, [x0]
  4168a8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4168ac:	ldr	x0, [sp, #24]
  4168b0:	add	x0, x0, #0xc
  4168b4:	ldxr	w1, [x0]
  4168b8:	add	w1, w1, #0x1
  4168bc:	stlxr	w2, w1, [x0]
  4168c0:	cbnz	w2, 4168b4 <ferror@plt+0x128a4>
  4168c4:	dmb	ish
  4168c8:	ldr	x0, [sp, #24]
  4168cc:	ldr	w0, [x0, #8]
  4168d0:	cmp	w0, #0x0
  4168d4:	b.ne	416914 <ferror@plt+0x12904>  // b.any
  4168d8:	ldr	x0, [sp, #24]
  4168dc:	mov	w1, #0x1                   	// #1
  4168e0:	str	w1, [x0, #8]
  4168e4:	b	416914 <ferror@plt+0x12904>
  4168e8:	ldr	x0, [sp, #24]
  4168ec:	ldr	x3, [x0]
  4168f0:	ldr	x0, [sp, #24]
  4168f4:	ldr	x0, [x0]
  4168f8:	add	x1, x0, #0x8
  4168fc:	ldr	x0, [sp, #24]
  416900:	ldr	x0, [x0]
  416904:	mov	x2, x0
  416908:	mov	x0, x3
  41690c:	bl	41589c <ferror@plt+0x1188c>
  416910:	str	w0, [sp, #44]
  416914:	ldr	x0, [sp, #24]
  416918:	ldr	w0, [x0, #8]
  41691c:	cmp	w0, #0x0
  416920:	b.eq	416930 <ferror@plt+0x12920>  // b.none
  416924:	ldr	w0, [sp, #44]
  416928:	cmp	w0, #0x0
  41692c:	b.eq	4168e8 <ferror@plt+0x128d8>  // b.none
  416930:	ldr	x0, [sp, #24]
  416934:	ldr	w0, [x0, #8]
  416938:	cmp	w0, #0x0
  41693c:	b.ne	416970 <ferror@plt+0x12960>  // b.any
  416940:	ldr	x0, [sp, #24]
  416944:	ldr	x0, [x0]
  416948:	bl	441828 <ferror@plt+0x3d818>
  41694c:	ldr	w0, [sp, #44]
  416950:	cmp	w0, #0x0
  416954:	b.eq	416964 <ferror@plt+0x12954>  // b.none
  416958:	ldr	x0, [sp, #24]
  41695c:	ldr	x0, [x0]
  416960:	bl	415794 <ferror@plt+0x11784>
  416964:	ldr	x0, [sp, #24]
  416968:	bl	416754 <ferror@plt+0x12744>
  41696c:	b	416a54 <ferror@plt+0x12a44>
  416970:	ldr	w0, [sp, #44]
  416974:	cmp	w0, #0x0
  416978:	b.ne	4169b0 <ferror@plt+0x129a0>  // b.any
  41697c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416980:	add	x4, x0, #0x718
  416984:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416988:	add	x3, x0, #0xf98
  41698c:	mov	w2, #0xf34                 	// #3892
  416990:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416994:	add	x1, x0, #0x218
  416998:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41699c:	add	x0, x0, #0x138
  4169a0:	bl	4319d8 <ferror@plt+0x2d9c8>
  4169a4:	ldr	x0, [sp, #24]
  4169a8:	ldr	x0, [x0]
  4169ac:	bl	4417e4 <ferror@plt+0x3d7d4>
  4169b0:	ldr	x0, [sp, #24]
  4169b4:	ldr	x0, [x0]
  4169b8:	ldr	w0, [x0, #88]
  4169bc:	cmp	w0, #0x0
  4169c0:	b.eq	4169e0 <ferror@plt+0x129d0>  // b.none
  4169c4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4169c8:	add	x2, x0, #0x728
  4169cc:	mov	w1, #0x10                  	// #16
  4169d0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4169d4:	add	x0, x0, #0x138
  4169d8:	bl	41a980 <ferror@plt+0x16970>
  4169dc:	b	416a54 <ferror@plt+0x12a44>
  4169e0:	ldr	x0, [sp, #24]
  4169e4:	add	x0, x0, #0xc
  4169e8:	ldxr	w1, [x0]
  4169ec:	add	w1, w1, #0x1
  4169f0:	stlxr	w2, w1, [x0]
  4169f4:	cbnz	w2, 4169e8 <ferror@plt+0x129d8>
  4169f8:	dmb	ish
  4169fc:	ldr	x0, [sp, #24]
  416a00:	mov	w1, #0x1                   	// #1
  416a04:	str	w1, [x0, #8]
  416a08:	b	416a24 <ferror@plt+0x12a14>
  416a0c:	ldr	x0, [sp, #24]
  416a10:	ldr	x0, [x0]
  416a14:	ldr	x3, [sp, #32]
  416a18:	mov	w2, #0x1                   	// #1
  416a1c:	mov	w1, #0x1                   	// #1
  416a20:	bl	416390 <ferror@plt+0x12380>
  416a24:	ldr	x0, [sp, #24]
  416a28:	ldr	w0, [x0, #8]
  416a2c:	cmp	w0, #0x0
  416a30:	b.ne	416a0c <ferror@plt+0x129fc>  // b.any
  416a34:	ldr	x0, [sp, #24]
  416a38:	ldr	x0, [x0]
  416a3c:	bl	441828 <ferror@plt+0x3d818>
  416a40:	ldr	x0, [sp, #24]
  416a44:	ldr	x0, [x0]
  416a48:	bl	415794 <ferror@plt+0x11784>
  416a4c:	ldr	x0, [sp, #24]
  416a50:	bl	416754 <ferror@plt+0x12744>
  416a54:	ldp	x29, x30, [sp], #48
  416a58:	ret
  416a5c:	stp	x29, x30, [sp, #-32]!
  416a60:	mov	x29, sp
  416a64:	str	x0, [sp, #24]
  416a68:	ldr	x0, [sp, #24]
  416a6c:	cmp	x0, #0x0
  416a70:	b.ne	416a94 <ferror@plt+0x12a84>  // b.any
  416a74:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416a78:	add	x2, x0, #0x6e0
  416a7c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416a80:	add	x1, x0, #0xfa8
  416a84:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416a88:	add	x0, x0, #0x138
  416a8c:	bl	41aa2c <ferror@plt+0x16a1c>
  416a90:	b	416b08 <ferror@plt+0x12af8>
  416a94:	dmb	ish
  416a98:	ldr	x0, [sp, #24]
  416a9c:	ldr	w0, [x0, #12]
  416aa0:	cmp	w0, #0x0
  416aa4:	b.gt	416ac8 <ferror@plt+0x12ab8>
  416aa8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416aac:	add	x2, x0, #0x6f0
  416ab0:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416ab4:	add	x1, x0, #0xfa8
  416ab8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416abc:	add	x0, x0, #0x138
  416ac0:	bl	41aa2c <ferror@plt+0x16a1c>
  416ac4:	b	416b08 <ferror@plt+0x12af8>
  416ac8:	ldr	x0, [sp, #24]
  416acc:	ldr	x0, [x0]
  416ad0:	bl	4417e4 <ferror@plt+0x3d7d4>
  416ad4:	ldr	x0, [sp, #24]
  416ad8:	str	wzr, [x0, #8]
  416adc:	ldr	x0, [sp, #24]
  416ae0:	ldr	x0, [x0]
  416ae4:	ldr	x0, [x0, #136]
  416ae8:	bl	44091c <ferror@plt+0x3c90c>
  416aec:	ldr	x0, [sp, #24]
  416af0:	ldr	x0, [x0]
  416af4:	add	x0, x0, #0x8
  416af8:	bl	441f00 <ferror@plt+0x3def0>
  416afc:	ldr	x0, [sp, #24]
  416b00:	ldr	x0, [x0]
  416b04:	bl	441828 <ferror@plt+0x3d818>
  416b08:	ldp	x29, x30, [sp], #32
  416b0c:	ret
  416b10:	stp	x29, x30, [sp, #-32]!
  416b14:	mov	x29, sp
  416b18:	str	x0, [sp, #24]
  416b1c:	ldr	x0, [sp, #24]
  416b20:	cmp	x0, #0x0
  416b24:	b.ne	416b4c <ferror@plt+0x12b3c>  // b.any
  416b28:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416b2c:	add	x2, x0, #0x6e0
  416b30:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416b34:	add	x1, x0, #0xfc0
  416b38:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416b3c:	add	x0, x0, #0x138
  416b40:	bl	41aa2c <ferror@plt+0x16a1c>
  416b44:	mov	w0, #0x0                   	// #0
  416b48:	b	416b8c <ferror@plt+0x12b7c>
  416b4c:	dmb	ish
  416b50:	ldr	x0, [sp, #24]
  416b54:	ldr	w0, [x0, #12]
  416b58:	cmp	w0, #0x0
  416b5c:	b.gt	416b84 <ferror@plt+0x12b74>
  416b60:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416b64:	add	x2, x0, #0x6f0
  416b68:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416b6c:	add	x1, x0, #0xfc0
  416b70:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416b74:	add	x0, x0, #0x138
  416b78:	bl	41aa2c <ferror@plt+0x16a1c>
  416b7c:	mov	w0, #0x0                   	// #0
  416b80:	b	416b8c <ferror@plt+0x12b7c>
  416b84:	ldr	x0, [sp, #24]
  416b88:	ldr	w0, [x0, #8]
  416b8c:	ldp	x29, x30, [sp], #32
  416b90:	ret
  416b94:	stp	x29, x30, [sp, #-32]!
  416b98:	mov	x29, sp
  416b9c:	str	x0, [sp, #24]
  416ba0:	ldr	x0, [sp, #24]
  416ba4:	cmp	x0, #0x0
  416ba8:	b.ne	416bd0 <ferror@plt+0x12bc0>  // b.any
  416bac:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416bb0:	add	x2, x0, #0x6e0
  416bb4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416bb8:	add	x1, x0, #0xfd8
  416bbc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416bc0:	add	x0, x0, #0x138
  416bc4:	bl	41aa2c <ferror@plt+0x16a1c>
  416bc8:	mov	x0, #0x0                   	// #0
  416bcc:	b	416c10 <ferror@plt+0x12c00>
  416bd0:	dmb	ish
  416bd4:	ldr	x0, [sp, #24]
  416bd8:	ldr	w0, [x0, #12]
  416bdc:	cmp	w0, #0x0
  416be0:	b.gt	416c08 <ferror@plt+0x12bf8>
  416be4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416be8:	add	x2, x0, #0x6f0
  416bec:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416bf0:	add	x1, x0, #0xfd8
  416bf4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416bf8:	add	x0, x0, #0x138
  416bfc:	bl	41aa2c <ferror@plt+0x16a1c>
  416c00:	mov	x0, #0x0                   	// #0
  416c04:	b	416c10 <ferror@plt+0x12c00>
  416c08:	ldr	x0, [sp, #24]
  416c0c:	ldr	x0, [x0]
  416c10:	ldp	x29, x30, [sp], #32
  416c14:	ret
  416c18:	stp	x29, x30, [sp, #-64]!
  416c1c:	mov	x29, sp
  416c20:	str	x0, [sp, #40]
  416c24:	str	w1, [sp, #36]
  416c28:	str	w2, [sp, #32]
  416c2c:	str	x3, [sp, #24]
  416c30:	str	w4, [sp, #20]
  416c34:	ldr	w0, [sp, #20]
  416c38:	cmp	w0, #0x0
  416c3c:	b.ne	416c4c <ferror@plt+0x12c3c>  // b.any
  416c40:	ldr	w0, [sp, #36]
  416c44:	cmp	w0, #0x0
  416c48:	b.eq	416cc0 <ferror@plt+0x12cb0>  // b.none
  416c4c:	ldr	x0, [sp, #40]
  416c50:	bl	4417e4 <ferror@plt+0x3d7d4>
  416c54:	ldr	x0, [sp, #40]
  416c58:	ldr	x0, [x0, #160]
  416c5c:	str	x0, [sp, #56]
  416c60:	ldr	x0, [sp, #40]
  416c64:	bl	441828 <ferror@plt+0x3d818>
  416c68:	ldr	w0, [sp, #20]
  416c6c:	ldr	x3, [sp, #56]
  416c70:	ldr	w2, [sp, #36]
  416c74:	mov	w1, w0
  416c78:	ldr	x0, [sp, #24]
  416c7c:	blr	x3
  416c80:	cmp	w0, #0x0
  416c84:	b.ge	416cc0 <ferror@plt+0x12cb0>  // b.tcont
  416c88:	bl	403ef0 <__errno_location@plt>
  416c8c:	ldr	w0, [x0]
  416c90:	cmp	w0, #0x4
  416c94:	b.eq	416cc0 <ferror@plt+0x12cb0>  // b.none
  416c98:	bl	403ef0 <__errno_location@plt>
  416c9c:	ldr	w0, [x0]
  416ca0:	bl	42953c <ferror@plt+0x2552c>
  416ca4:	mov	x3, x0
  416ca8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416cac:	add	x2, x0, #0x7a0
  416cb0:	mov	w1, #0x10                  	// #16
  416cb4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416cb8:	add	x0, x0, #0x138
  416cbc:	bl	41a980 <ferror@plt+0x16970>
  416cc0:	nop
  416cc4:	ldp	x29, x30, [sp], #64
  416cc8:	ret
  416ccc:	stp	x29, x30, [sp, #-48]!
  416cd0:	mov	x29, sp
  416cd4:	str	x0, [sp, #40]
  416cd8:	str	x1, [sp, #32]
  416cdc:	str	w2, [sp, #28]
  416ce0:	ldr	x0, [sp, #40]
  416ce4:	cmp	x0, #0x0
  416ce8:	b.ne	416cf4 <ferror@plt+0x12ce4>  // b.any
  416cec:	bl	4123d4 <ferror@plt+0xe3c4>
  416cf0:	str	x0, [sp, #40]
  416cf4:	dmb	ish
  416cf8:	ldr	x0, [sp, #40]
  416cfc:	ldr	w0, [x0, #48]
  416d00:	cmp	w0, #0x0
  416d04:	b.gt	416d28 <ferror@plt+0x12d18>
  416d08:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416d0c:	add	x2, x0, #0x140
  416d10:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416d14:	add	x1, x0, #0xff0
  416d18:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416d1c:	add	x0, x0, #0x138
  416d20:	bl	41aa2c <ferror@plt+0x16a1c>
  416d24:	b	416d74 <ferror@plt+0x12d64>
  416d28:	ldr	x0, [sp, #32]
  416d2c:	cmp	x0, #0x0
  416d30:	b.ne	416d54 <ferror@plt+0x12d44>  // b.any
  416d34:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416d38:	add	x2, x0, #0x7c0
  416d3c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416d40:	add	x1, x0, #0xff0
  416d44:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416d48:	add	x0, x0, #0x138
  416d4c:	bl	41aa2c <ferror@plt+0x16a1c>
  416d50:	b	416d74 <ferror@plt+0x12d64>
  416d54:	ldr	x0, [sp, #40]
  416d58:	bl	4417e4 <ferror@plt+0x3d7d4>
  416d5c:	ldr	x2, [sp, #32]
  416d60:	ldr	w1, [sp, #28]
  416d64:	ldr	x0, [sp, #40]
  416d68:	bl	416d7c <ferror@plt+0x12d6c>
  416d6c:	ldr	x0, [sp, #40]
  416d70:	bl	441828 <ferror@plt+0x3d818>
  416d74:	ldp	x29, x30, [sp], #48
  416d78:	ret
  416d7c:	stp	x29, x30, [sp, #-80]!
  416d80:	mov	x29, sp
  416d84:	str	x0, [sp, #40]
  416d88:	str	w1, [sp, #36]
  416d8c:	str	x2, [sp, #24]
  416d90:	mov	x0, #0x20                  	// #32
  416d94:	bl	426124 <ferror@plt+0x22114>
  416d98:	str	x0, [sp, #56]
  416d9c:	ldr	x0, [sp, #24]
  416da0:	strh	wzr, [x0, #6]
  416da4:	ldr	x0, [sp, #56]
  416da8:	ldr	x1, [sp, #24]
  416dac:	str	x1, [x0]
  416db0:	ldr	x0, [sp, #56]
  416db4:	ldr	w1, [sp, #36]
  416db8:	str	w1, [x0, #24]
  416dbc:	ldr	x0, [sp, #40]
  416dc0:	ldr	x0, [x0, #104]
  416dc4:	str	x0, [sp, #72]
  416dc8:	str	xzr, [sp, #64]
  416dcc:	b	416de4 <ferror@plt+0x12dd4>
  416dd0:	ldr	x0, [sp, #72]
  416dd4:	str	x0, [sp, #64]
  416dd8:	ldr	x0, [sp, #72]
  416ddc:	ldr	x0, [x0, #8]
  416de0:	str	x0, [sp, #72]
  416de4:	ldr	x0, [sp, #72]
  416de8:	cmp	x0, #0x0
  416dec:	b.eq	416e04 <ferror@plt+0x12df4>  // b.none
  416df0:	ldr	x0, [sp, #72]
  416df4:	ldr	w0, [x0, #24]
  416df8:	ldr	w1, [sp, #36]
  416dfc:	cmp	w1, w0
  416e00:	b.lt	416dd0 <ferror@plt+0x12dc0>  // b.tstop
  416e04:	ldr	x0, [sp, #72]
  416e08:	cmp	x0, #0x0
  416e0c:	b.eq	416e20 <ferror@plt+0x12e10>  // b.none
  416e10:	ldr	x0, [sp, #72]
  416e14:	ldr	x1, [sp, #56]
  416e18:	str	x1, [x0, #16]
  416e1c:	b	416e2c <ferror@plt+0x12e1c>
  416e20:	ldr	x0, [sp, #40]
  416e24:	ldr	x1, [sp, #56]
  416e28:	str	x1, [x0, #96]
  416e2c:	ldr	x0, [sp, #56]
  416e30:	ldr	x1, [sp, #72]
  416e34:	str	x1, [x0, #8]
  416e38:	ldr	x0, [sp, #56]
  416e3c:	ldr	x1, [sp, #64]
  416e40:	str	x1, [x0, #16]
  416e44:	ldr	x0, [sp, #64]
  416e48:	cmp	x0, #0x0
  416e4c:	b.eq	416e60 <ferror@plt+0x12e50>  // b.none
  416e50:	ldr	x0, [sp, #64]
  416e54:	ldr	x1, [sp, #56]
  416e58:	str	x1, [x0, #8]
  416e5c:	b	416e6c <ferror@plt+0x12e5c>
  416e60:	ldr	x0, [sp, #40]
  416e64:	ldr	x1, [sp, #56]
  416e68:	str	x1, [x0, #104]
  416e6c:	ldr	x0, [sp, #40]
  416e70:	ldr	w0, [x0, #112]
  416e74:	add	w1, w0, #0x1
  416e78:	ldr	x0, [sp, #40]
  416e7c:	str	w1, [x0, #112]
  416e80:	ldr	x0, [sp, #40]
  416e84:	mov	w1, #0x1                   	// #1
  416e88:	str	w1, [x0, #152]
  416e8c:	ldr	x0, [sp, #40]
  416e90:	ldr	x0, [x0, #136]
  416e94:	bl	44091c <ferror@plt+0x3c90c>
  416e98:	nop
  416e9c:	ldp	x29, x30, [sp], #80
  416ea0:	ret
  416ea4:	stp	x29, x30, [sp, #-32]!
  416ea8:	mov	x29, sp
  416eac:	str	x0, [sp, #24]
  416eb0:	str	x1, [sp, #16]
  416eb4:	ldr	x0, [sp, #24]
  416eb8:	cmp	x0, #0x0
  416ebc:	b.ne	416ec8 <ferror@plt+0x12eb8>  // b.any
  416ec0:	bl	4123d4 <ferror@plt+0xe3c4>
  416ec4:	str	x0, [sp, #24]
  416ec8:	dmb	ish
  416ecc:	ldr	x0, [sp, #24]
  416ed0:	ldr	w0, [x0, #48]
  416ed4:	cmp	w0, #0x0
  416ed8:	b.gt	416efc <ferror@plt+0x12eec>
  416edc:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416ee0:	add	x2, x0, #0x140
  416ee4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  416ee8:	add	x1, x0, #0x8
  416eec:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416ef0:	add	x0, x0, #0x138
  416ef4:	bl	41aa2c <ferror@plt+0x16a1c>
  416ef8:	b	416f44 <ferror@plt+0x12f34>
  416efc:	ldr	x0, [sp, #16]
  416f00:	cmp	x0, #0x0
  416f04:	b.ne	416f28 <ferror@plt+0x12f18>  // b.any
  416f08:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416f0c:	add	x2, x0, #0x7c0
  416f10:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  416f14:	add	x1, x0, #0x8
  416f18:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  416f1c:	add	x0, x0, #0x138
  416f20:	bl	41aa2c <ferror@plt+0x16a1c>
  416f24:	b	416f44 <ferror@plt+0x12f34>
  416f28:	ldr	x0, [sp, #24]
  416f2c:	bl	4417e4 <ferror@plt+0x3d7d4>
  416f30:	ldr	x1, [sp, #16]
  416f34:	ldr	x0, [sp, #24]
  416f38:	bl	416f4c <ferror@plt+0x12f3c>
  416f3c:	ldr	x0, [sp, #24]
  416f40:	bl	441828 <ferror@plt+0x3d818>
  416f44:	ldp	x29, x30, [sp], #32
  416f48:	ret
  416f4c:	stp	x29, x30, [sp, #-64]!
  416f50:	mov	x29, sp
  416f54:	str	x0, [sp, #24]
  416f58:	str	x1, [sp, #16]
  416f5c:	str	xzr, [sp, #48]
  416f60:	ldr	x0, [sp, #24]
  416f64:	ldr	x0, [x0, #96]
  416f68:	str	x0, [sp, #56]
  416f6c:	b	417014 <ferror@plt+0x13004>
  416f70:	ldr	x0, [sp, #56]
  416f74:	ldr	x0, [x0, #16]
  416f78:	str	x0, [sp, #40]
  416f7c:	ldr	x0, [sp, #56]
  416f80:	ldr	x0, [x0]
  416f84:	ldr	x1, [sp, #16]
  416f88:	cmp	x1, x0
  416f8c:	b.ne	417004 <ferror@plt+0x12ff4>  // b.any
  416f90:	ldr	x0, [sp, #48]
  416f94:	cmp	x0, #0x0
  416f98:	b.eq	416fac <ferror@plt+0x12f9c>  // b.none
  416f9c:	ldr	x0, [sp, #48]
  416fa0:	ldr	x1, [sp, #40]
  416fa4:	str	x1, [x0, #16]
  416fa8:	b	416fb8 <ferror@plt+0x12fa8>
  416fac:	ldr	x0, [sp, #24]
  416fb0:	ldr	x1, [sp, #40]
  416fb4:	str	x1, [x0, #96]
  416fb8:	ldr	x0, [sp, #40]
  416fbc:	cmp	x0, #0x0
  416fc0:	b.eq	416fd4 <ferror@plt+0x12fc4>  // b.none
  416fc4:	ldr	x0, [sp, #40]
  416fc8:	ldr	x1, [sp, #48]
  416fcc:	str	x1, [x0, #8]
  416fd0:	b	416fe0 <ferror@plt+0x12fd0>
  416fd4:	ldr	x0, [sp, #24]
  416fd8:	ldr	x1, [sp, #48]
  416fdc:	str	x1, [x0, #104]
  416fe0:	ldr	x1, [sp, #56]
  416fe4:	mov	x0, #0x20                  	// #32
  416fe8:	bl	4262b4 <ferror@plt+0x222a4>
  416fec:	ldr	x0, [sp, #24]
  416ff0:	ldr	w0, [x0, #112]
  416ff4:	sub	w1, w0, #0x1
  416ff8:	ldr	x0, [sp, #24]
  416ffc:	str	w1, [x0, #112]
  417000:	b	417020 <ferror@plt+0x13010>
  417004:	ldr	x0, [sp, #56]
  417008:	str	x0, [sp, #48]
  41700c:	ldr	x0, [sp, #40]
  417010:	str	x0, [sp, #56]
  417014:	ldr	x0, [sp, #56]
  417018:	cmp	x0, #0x0
  41701c:	b.ne	416f70 <ferror@plt+0x12f60>  // b.any
  417020:	ldr	x0, [sp, #24]
  417024:	mov	w1, #0x1                   	// #1
  417028:	str	w1, [x0, #152]
  41702c:	ldr	x0, [sp, #24]
  417030:	ldr	x0, [x0, #136]
  417034:	bl	44091c <ferror@plt+0x3c90c>
  417038:	nop
  41703c:	ldp	x29, x30, [sp], #64
  417040:	ret
  417044:	stp	x29, x30, [sp, #-32]!
  417048:	mov	x29, sp
  41704c:	str	x0, [sp, #24]
  417050:	str	x1, [sp, #16]
  417054:	ldr	x0, [sp, #16]
  417058:	bl	414e20 <ferror@plt+0x10e10>
  41705c:	nop
  417060:	ldp	x29, x30, [sp], #32
  417064:	ret
  417068:	stp	x29, x30, [sp, #-48]!
  41706c:	mov	x29, sp
  417070:	str	x0, [sp, #24]
  417074:	ldr	x0, [sp, #24]
  417078:	ldr	x0, [x0, #32]
  41707c:	cmp	x0, #0x0
  417080:	b.ne	4170a8 <ferror@plt+0x13098>  // b.any
  417084:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417088:	add	x2, x0, #0x280
  41708c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  417090:	add	x1, x0, #0x28
  417094:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417098:	add	x0, x0, #0x138
  41709c:	bl	41aa2c <ferror@plt+0x16a1c>
  4170a0:	mov	x0, #0x0                   	// #0
  4170a4:	b	417100 <ferror@plt+0x130f0>
  4170a8:	ldr	x0, [sp, #24]
  4170ac:	ldr	x0, [x0, #32]
  4170b0:	str	x0, [sp, #40]
  4170b4:	ldr	x0, [sp, #40]
  4170b8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4170bc:	ldr	x0, [sp, #40]
  4170c0:	ldr	w0, [x0, #176]
  4170c4:	cmp	w0, #0x0
  4170c8:	b.ne	4170e8 <ferror@plt+0x130d8>  // b.any
  4170cc:	bl	414eb4 <ferror@plt+0x10ea4>
  4170d0:	mov	x1, x0
  4170d4:	ldr	x0, [sp, #40]
  4170d8:	str	x1, [x0, #168]
  4170dc:	ldr	x0, [sp, #40]
  4170e0:	mov	w1, #0x1                   	// #1
  4170e4:	str	w1, [x0, #176]
  4170e8:	ldr	x0, [sp, #40]
  4170ec:	ldr	x0, [x0, #168]
  4170f0:	str	x0, [sp, #32]
  4170f4:	ldr	x0, [sp, #40]
  4170f8:	bl	441828 <ferror@plt+0x3d818>
  4170fc:	ldr	x0, [sp, #32]
  417100:	ldp	x29, x30, [sp], #48
  417104:	ret
  417108:	stp	x29, x30, [sp, #-32]!
  41710c:	mov	x29, sp
  417110:	str	x0, [sp, #24]
  417114:	str	x1, [sp, #16]
  417118:	ldr	x0, [sp, #24]
  41711c:	cmp	x0, #0x0
  417120:	b.ne	41712c <ferror@plt+0x1311c>  // b.any
  417124:	bl	4123d4 <ferror@plt+0xe3c4>
  417128:	str	x0, [sp, #24]
  41712c:	dmb	ish
  417130:	ldr	x0, [sp, #24]
  417134:	ldr	w0, [x0, #48]
  417138:	cmp	w0, #0x0
  41713c:	b.gt	417160 <ferror@plt+0x13150>
  417140:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417144:	add	x2, x0, #0x140
  417148:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41714c:	add	x1, x0, #0x40
  417150:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417154:	add	x0, x0, #0x138
  417158:	bl	41aa2c <ferror@plt+0x16a1c>
  41715c:	b	41719c <ferror@plt+0x1318c>
  417160:	ldr	x0, [sp, #24]
  417164:	bl	4417e4 <ferror@plt+0x3d7d4>
  417168:	ldr	x0, [sp, #16]
  41716c:	cmp	x0, #0x0
  417170:	b.eq	417184 <ferror@plt+0x13174>  // b.none
  417174:	ldr	x0, [sp, #24]
  417178:	ldr	x1, [sp, #16]
  41717c:	str	x1, [x0, #160]
  417180:	b	417194 <ferror@plt+0x13184>
  417184:	ldr	x0, [sp, #24]
  417188:	adrp	x1, 421000 <ferror@plt+0x1cff0>
  41718c:	add	x1, x1, #0xc0
  417190:	str	x1, [x0, #160]
  417194:	ldr	x0, [sp, #24]
  417198:	bl	441828 <ferror@plt+0x3d818>
  41719c:	ldp	x29, x30, [sp], #32
  4171a0:	ret
  4171a4:	stp	x29, x30, [sp, #-48]!
  4171a8:	mov	x29, sp
  4171ac:	str	x0, [sp, #24]
  4171b0:	ldr	x0, [sp, #24]
  4171b4:	cmp	x0, #0x0
  4171b8:	b.ne	4171c4 <ferror@plt+0x131b4>  // b.any
  4171bc:	bl	4123d4 <ferror@plt+0xe3c4>
  4171c0:	str	x0, [sp, #24]
  4171c4:	dmb	ish
  4171c8:	ldr	x0, [sp, #24]
  4171cc:	ldr	w0, [x0, #48]
  4171d0:	cmp	w0, #0x0
  4171d4:	b.gt	4171fc <ferror@plt+0x131ec>
  4171d8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4171dc:	add	x2, x0, #0x140
  4171e0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4171e4:	add	x1, x0, #0x60
  4171e8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4171ec:	add	x0, x0, #0x138
  4171f0:	bl	41aa2c <ferror@plt+0x16a1c>
  4171f4:	mov	x0, #0x0                   	// #0
  4171f8:	b	41721c <ferror@plt+0x1320c>
  4171fc:	ldr	x0, [sp, #24]
  417200:	bl	4417e4 <ferror@plt+0x3d7d4>
  417204:	ldr	x0, [sp, #24]
  417208:	ldr	x0, [x0, #160]
  41720c:	str	x0, [sp, #40]
  417210:	ldr	x0, [sp, #24]
  417214:	bl	441828 <ferror@plt+0x3d818>
  417218:	ldr	x0, [sp, #40]
  41721c:	ldp	x29, x30, [sp], #48
  417220:	ret
  417224:	stp	x29, x30, [sp, #-32]!
  417228:	mov	x29, sp
  41722c:	str	x0, [sp, #24]
  417230:	ldr	x0, [sp, #24]
  417234:	cmp	x0, #0x0
  417238:	b.ne	417244 <ferror@plt+0x13234>  // b.any
  41723c:	bl	4123d4 <ferror@plt+0xe3c4>
  417240:	str	x0, [sp, #24]
  417244:	dmb	ish
  417248:	ldr	x0, [sp, #24]
  41724c:	ldr	w0, [x0, #48]
  417250:	cmp	w0, #0x0
  417254:	b.gt	417278 <ferror@plt+0x13268>
  417258:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41725c:	add	x2, x0, #0x140
  417260:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  417264:	add	x1, x0, #0x80
  417268:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41726c:	add	x0, x0, #0x138
  417270:	bl	41aa2c <ferror@plt+0x16a1c>
  417274:	b	417284 <ferror@plt+0x13274>
  417278:	ldr	x0, [sp, #24]
  41727c:	ldr	x0, [x0, #136]
  417280:	bl	44091c <ferror@plt+0x3c90c>
  417284:	ldp	x29, x30, [sp], #32
  417288:	ret
  41728c:	stp	x29, x30, [sp, #-64]!
  417290:	mov	x29, sp
  417294:	str	x19, [sp, #16]
  417298:	str	x0, [sp, #40]
  41729c:	ldr	x0, [sp, #40]
  4172a0:	cmp	x0, #0x0
  4172a4:	b.ne	4172b0 <ferror@plt+0x132a0>  // b.any
  4172a8:	bl	4123d4 <ferror@plt+0xe3c4>
  4172ac:	str	x0, [sp, #40]
  4172b0:	ldr	x0, [sp, #40]
  4172b4:	bl	4417e4 <ferror@plt+0x3d7d4>
  4172b8:	ldr	x0, [sp, #40]
  4172bc:	ldr	x19, [x0, #24]
  4172c0:	bl	434478 <ferror@plt+0x30468>
  4172c4:	cmp	x19, x0
  4172c8:	cset	w0, eq  // eq = none
  4172cc:	and	w0, w0, #0xff
  4172d0:	str	w0, [sp, #60]
  4172d4:	ldr	x0, [sp, #40]
  4172d8:	bl	441828 <ferror@plt+0x3d818>
  4172dc:	ldr	w0, [sp, #60]
  4172e0:	ldr	x19, [sp, #16]
  4172e4:	ldp	x29, x30, [sp], #64
  4172e8:	ret
  4172ec:	stp	x29, x30, [sp, #-64]!
  4172f0:	mov	x29, sp
  4172f4:	str	x0, [sp, #24]
  4172f8:	str	x1, [sp, #16]
  4172fc:	ldr	x0, [sp, #24]
  417300:	ldr	w0, [x0, #96]
  417304:	mov	w1, w0
  417308:	mov	x0, x1
  41730c:	lsl	x0, x0, #5
  417310:	sub	x0, x0, x1
  417314:	lsl	x0, x0, #2
  417318:	add	x0, x0, x1
  41731c:	lsl	x0, x0, #3
  417320:	mov	x1, x0
  417324:	ldr	x0, [sp, #16]
  417328:	add	x0, x1, x0
  41732c:	str	x0, [sp, #56]
  417330:	ldr	x0, [sp, #24]
  417334:	ldr	w0, [x0, #100]
  417338:	cmp	w0, #0x0
  41733c:	b.eq	4174d4 <ferror@plt+0x134c4>  // b.none
  417340:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417344:	add	x0, x0, #0x710
  417348:	ldr	w0, [x0]
  41734c:	cmn	w0, #0x1
  417350:	b.ne	41742c <ferror@plt+0x1341c>  // b.any
  417354:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417358:	add	x0, x0, #0x7c8
  41735c:	bl	40b8cc <ferror@plt+0x78bc>
  417360:	str	x0, [sp, #48]
  417364:	ldr	x0, [sp, #48]
  417368:	cmp	x0, #0x0
  41736c:	b.ne	417380 <ferror@plt+0x13370>  // b.any
  417370:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417374:	add	x0, x0, #0x7e8
  417378:	bl	40b8cc <ferror@plt+0x78bc>
  41737c:	str	x0, [sp, #48]
  417380:	ldr	x0, [sp, #48]
  417384:	cmp	x0, #0x0
  417388:	b.eq	417420 <ferror@plt+0x13410>  // b.none
  41738c:	ldr	x0, [sp, #48]
  417390:	bl	410d40 <ferror@plt+0xcd30>
  417394:	cmp	w0, #0x0
  417398:	b.ge	4173d8 <ferror@plt+0x133c8>  // b.tcont
  41739c:	ldr	x0, [sp, #48]
  4173a0:	bl	410d40 <ferror@plt+0xcd30>
  4173a4:	neg	w1, w0
  4173a8:	mov	w0, #0xde83                	// #56963
  4173ac:	movk	w0, #0x431b, lsl #16
  4173b0:	smull	x0, w1, w0
  4173b4:	lsr	x0, x0, #32
  4173b8:	asr	w2, w0, #18
  4173bc:	asr	w0, w1, #31
  4173c0:	sub	w0, w2, w0
  4173c4:	mov	w2, #0x4240                	// #16960
  4173c8:	movk	w2, #0xf, lsl #16
  4173cc:	mul	w0, w0, w2
  4173d0:	sub	w0, w1, w0
  4173d4:	b	417410 <ferror@plt+0x13400>
  4173d8:	ldr	x0, [sp, #48]
  4173dc:	bl	410d40 <ferror@plt+0xcd30>
  4173e0:	mov	w1, w0
  4173e4:	mov	w0, #0xde83                	// #56963
  4173e8:	movk	w0, #0x431b, lsl #16
  4173ec:	smull	x0, w1, w0
  4173f0:	lsr	x0, x0, #32
  4173f4:	asr	w2, w0, #18
  4173f8:	asr	w0, w1, #31
  4173fc:	sub	w0, w2, w0
  417400:	mov	w2, #0x4240                	// #16960
  417404:	movk	w2, #0xf, lsl #16
  417408:	mul	w0, w0, w2
  41740c:	sub	w0, w1, w0
  417410:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  417414:	add	x1, x1, #0x710
  417418:	str	w0, [x1]
  41741c:	b	41742c <ferror@plt+0x1341c>
  417420:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417424:	add	x0, x0, #0x710
  417428:	str	wzr, [x0]
  41742c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417430:	add	x0, x0, #0x710
  417434:	ldr	w0, [x0]
  417438:	sxtw	x0, w0
  41743c:	ldr	x1, [sp, #56]
  417440:	sub	x0, x1, x0
  417444:	str	x0, [sp, #56]
  417448:	ldr	x0, [sp, #56]
  41744c:	mov	x1, #0x34db                	// #13531
  417450:	movk	x1, #0xd7b6, lsl #16
  417454:	movk	x1, #0xde82, lsl #32
  417458:	movk	x1, #0x431b, lsl #48
  41745c:	smulh	x1, x0, x1
  417460:	asr	x2, x1, #18
  417464:	asr	x1, x0, #63
  417468:	sub	x2, x2, x1
  41746c:	mov	x1, #0x4240                	// #16960
  417470:	movk	x1, #0xf, lsl #16
  417474:	mul	x1, x2, x1
  417478:	sub	x0, x0, x1
  41747c:	str	x0, [sp, #40]
  417480:	ldr	x1, [sp, #40]
  417484:	mov	x0, #0xd08f                	// #53391
  417488:	movk	x0, #0x3, lsl #16
  41748c:	cmp	x1, x0
  417490:	b.le	4174a8 <ferror@plt+0x13498>
  417494:	ldr	x1, [sp, #56]
  417498:	mov	x0, #0x4240                	// #16960
  41749c:	movk	x0, #0xf, lsl #16
  4174a0:	add	x0, x1, x0
  4174a4:	str	x0, [sp, #56]
  4174a8:	ldr	x1, [sp, #56]
  4174ac:	ldr	x0, [sp, #40]
  4174b0:	sub	x0, x1, x0
  4174b4:	str	x0, [sp, #56]
  4174b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4174bc:	add	x0, x0, #0x710
  4174c0:	ldr	w0, [x0]
  4174c4:	sxtw	x0, w0
  4174c8:	ldr	x1, [sp, #56]
  4174cc:	add	x0, x1, x0
  4174d0:	str	x0, [sp, #56]
  4174d4:	ldr	x1, [sp, #56]
  4174d8:	ldr	x0, [sp, #24]
  4174dc:	bl	414004 <ferror@plt+0xfff4>
  4174e0:	nop
  4174e4:	ldp	x29, x30, [sp], #64
  4174e8:	ret
  4174ec:	stp	x29, x30, [sp, #-64]!
  4174f0:	mov	x29, sp
  4174f4:	str	x0, [sp, #40]
  4174f8:	str	x1, [sp, #32]
  4174fc:	str	x2, [sp, #24]
  417500:	ldr	x0, [sp, #40]
  417504:	str	x0, [sp, #56]
  417508:	ldr	x0, [sp, #32]
  41750c:	cmp	x0, #0x0
  417510:	b.ne	417534 <ferror@plt+0x13524>  // b.any
  417514:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417518:	add	x2, x0, #0x7f8
  41751c:	mov	w1, #0x10                  	// #16
  417520:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417524:	add	x0, x0, #0x138
  417528:	bl	41a980 <ferror@plt+0x16970>
  41752c:	mov	w0, #0x0                   	// #0
  417530:	b	417568 <ferror@plt+0x13558>
  417534:	ldr	x1, [sp, #32]
  417538:	ldr	x0, [sp, #24]
  41753c:	blr	x1
  417540:	str	w0, [sp, #52]
  417544:	ldr	w0, [sp, #52]
  417548:	cmp	w0, #0x0
  41754c:	b.eq	417564 <ferror@plt+0x13554>  // b.none
  417550:	ldr	x0, [sp, #40]
  417554:	bl	417068 <ferror@plt+0x13058>
  417558:	mov	x1, x0
  41755c:	ldr	x0, [sp, #56]
  417560:	bl	4172ec <ferror@plt+0x132dc>
  417564:	ldr	w0, [sp, #52]
  417568:	ldp	x29, x30, [sp], #64
  41756c:	ret
  417570:	stp	x29, x30, [sp, #-48]!
  417574:	mov	x29, sp
  417578:	str	w0, [sp, #28]
  41757c:	mov	w1, #0x68                  	// #104
  417580:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417584:	add	x0, x0, #0x628
  417588:	bl	412684 <ferror@plt+0xe674>
  41758c:	str	x0, [sp, #40]
  417590:	ldr	x0, [sp, #40]
  417594:	str	x0, [sp, #32]
  417598:	ldr	x0, [sp, #32]
  41759c:	ldr	w1, [sp, #28]
  4175a0:	str	w1, [x0, #96]
  4175a4:	bl	414eb4 <ferror@plt+0x10ea4>
  4175a8:	mov	x1, x0
  4175ac:	ldr	x0, [sp, #32]
  4175b0:	bl	4172ec <ferror@plt+0x132dc>
  4175b4:	ldr	x0, [sp, #40]
  4175b8:	ldp	x29, x30, [sp], #48
  4175bc:	ret
  4175c0:	stp	x29, x30, [sp, #-48]!
  4175c4:	mov	x29, sp
  4175c8:	str	w0, [sp, #28]
  4175cc:	mov	w1, #0x68                  	// #104
  4175d0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4175d4:	add	x0, x0, #0x628
  4175d8:	bl	412684 <ferror@plt+0xe674>
  4175dc:	str	x0, [sp, #40]
  4175e0:	ldr	x0, [sp, #40]
  4175e4:	str	x0, [sp, #32]
  4175e8:	ldr	w1, [sp, #28]
  4175ec:	mov	w0, #0x3e8                 	// #1000
  4175f0:	mul	w1, w1, w0
  4175f4:	ldr	x0, [sp, #32]
  4175f8:	str	w1, [x0, #96]
  4175fc:	ldr	x0, [sp, #32]
  417600:	mov	w1, #0x1                   	// #1
  417604:	str	w1, [x0, #100]
  417608:	bl	414eb4 <ferror@plt+0x10ea4>
  41760c:	mov	x1, x0
  417610:	ldr	x0, [sp, #32]
  417614:	bl	4172ec <ferror@plt+0x132dc>
  417618:	ldr	x0, [sp, #40]
  41761c:	ldp	x29, x30, [sp], #48
  417620:	ret
  417624:	stp	x29, x30, [sp, #-64]!
  417628:	mov	x29, sp
  41762c:	str	w0, [sp, #44]
  417630:	str	w1, [sp, #40]
  417634:	str	x2, [sp, #32]
  417638:	str	x3, [sp, #24]
  41763c:	str	x4, [sp, #16]
  417640:	ldr	x0, [sp, #32]
  417644:	cmp	x0, #0x0
  417648:	b.ne	417670 <ferror@plt+0x13660>  // b.any
  41764c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417650:	add	x2, x0, #0x850
  417654:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  417658:	add	x1, x0, #0x98
  41765c:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417660:	add	x0, x0, #0x138
  417664:	bl	41aa2c <ferror@plt+0x16a1c>
  417668:	mov	w0, #0x0                   	// #0
  41766c:	b	4176c4 <ferror@plt+0x136b4>
  417670:	ldr	w0, [sp, #40]
  417674:	bl	417570 <ferror@plt+0x13560>
  417678:	str	x0, [sp, #56]
  41767c:	ldr	w0, [sp, #44]
  417680:	cmp	w0, #0x0
  417684:	b.eq	417694 <ferror@plt+0x13684>  // b.none
  417688:	ldr	w1, [sp, #44]
  41768c:	ldr	x0, [sp, #56]
  417690:	bl	413f2c <ferror@plt+0xff1c>
  417694:	ldr	x3, [sp, #16]
  417698:	ldr	x2, [sp, #24]
  41769c:	ldr	x1, [sp, #32]
  4176a0:	ldr	x0, [sp, #56]
  4176a4:	bl	413be4 <ferror@plt+0xfbd4>
  4176a8:	mov	x1, #0x0                   	// #0
  4176ac:	ldr	x0, [sp, #56]
  4176b0:	bl	413000 <ferror@plt+0xeff0>
  4176b4:	str	w0, [sp, #52]
  4176b8:	ldr	x0, [sp, #56]
  4176bc:	bl	414628 <ferror@plt+0x10618>
  4176c0:	ldr	w0, [sp, #52]
  4176c4:	ldp	x29, x30, [sp], #64
  4176c8:	ret
  4176cc:	stp	x29, x30, [sp, #-48]!
  4176d0:	mov	x29, sp
  4176d4:	str	w0, [sp, #44]
  4176d8:	str	x1, [sp, #32]
  4176dc:	str	x2, [sp, #24]
  4176e0:	mov	x4, #0x0                   	// #0
  4176e4:	ldr	x3, [sp, #24]
  4176e8:	ldr	x2, [sp, #32]
  4176ec:	ldr	w1, [sp, #44]
  4176f0:	mov	w0, #0x0                   	// #0
  4176f4:	bl	417624 <ferror@plt+0x13614>
  4176f8:	ldp	x29, x30, [sp], #48
  4176fc:	ret
  417700:	stp	x29, x30, [sp, #-64]!
  417704:	mov	x29, sp
  417708:	str	w0, [sp, #44]
  41770c:	str	w1, [sp, #40]
  417710:	str	x2, [sp, #32]
  417714:	str	x3, [sp, #24]
  417718:	str	x4, [sp, #16]
  41771c:	ldr	x0, [sp, #32]
  417720:	cmp	x0, #0x0
  417724:	b.ne	41774c <ferror@plt+0x1373c>  // b.any
  417728:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41772c:	add	x2, x0, #0x850
  417730:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  417734:	add	x1, x0, #0xb0
  417738:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41773c:	add	x0, x0, #0x138
  417740:	bl	41aa2c <ferror@plt+0x16a1c>
  417744:	mov	w0, #0x0                   	// #0
  417748:	b	4177a0 <ferror@plt+0x13790>
  41774c:	ldr	w0, [sp, #40]
  417750:	bl	4175c0 <ferror@plt+0x135b0>
  417754:	str	x0, [sp, #56]
  417758:	ldr	w0, [sp, #44]
  41775c:	cmp	w0, #0x0
  417760:	b.eq	417770 <ferror@plt+0x13760>  // b.none
  417764:	ldr	w1, [sp, #44]
  417768:	ldr	x0, [sp, #56]
  41776c:	bl	413f2c <ferror@plt+0xff1c>
  417770:	ldr	x3, [sp, #16]
  417774:	ldr	x2, [sp, #24]
  417778:	ldr	x1, [sp, #32]
  41777c:	ldr	x0, [sp, #56]
  417780:	bl	413be4 <ferror@plt+0xfbd4>
  417784:	mov	x1, #0x0                   	// #0
  417788:	ldr	x0, [sp, #56]
  41778c:	bl	413000 <ferror@plt+0xeff0>
  417790:	str	w0, [sp, #52]
  417794:	ldr	x0, [sp, #56]
  417798:	bl	414628 <ferror@plt+0x10618>
  41779c:	ldr	w0, [sp, #52]
  4177a0:	ldp	x29, x30, [sp], #64
  4177a4:	ret
  4177a8:	stp	x29, x30, [sp, #-48]!
  4177ac:	mov	x29, sp
  4177b0:	str	w0, [sp, #44]
  4177b4:	str	x1, [sp, #32]
  4177b8:	str	x2, [sp, #24]
  4177bc:	ldr	x0, [sp, #32]
  4177c0:	cmp	x0, #0x0
  4177c4:	b.ne	4177ec <ferror@plt+0x137dc>  // b.any
  4177c8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4177cc:	add	x2, x0, #0x850
  4177d0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4177d4:	add	x1, x0, #0xd0
  4177d8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4177dc:	add	x0, x0, #0x138
  4177e0:	bl	41aa2c <ferror@plt+0x16a1c>
  4177e4:	mov	w0, #0x0                   	// #0
  4177e8:	b	417804 <ferror@plt+0x137f4>
  4177ec:	mov	x4, #0x0                   	// #0
  4177f0:	ldr	x3, [sp, #24]
  4177f4:	ldr	x2, [sp, #32]
  4177f8:	ldr	w1, [sp, #44]
  4177fc:	mov	w0, #0x0                   	// #0
  417800:	bl	417700 <ferror@plt+0x136f0>
  417804:	ldp	x29, x30, [sp], #48
  417808:	ret
  41780c:	stp	x29, x30, [sp, #-48]!
  417810:	mov	x29, sp
  417814:	str	x0, [sp, #24]
  417818:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41781c:	add	x0, x0, #0xc70
  417820:	bl	4417e4 <ferror@plt+0x3d7d4>
  417824:	ldr	x0, [sp, #24]
  417828:	ldr	x0, [x0, #32]
  41782c:	str	x0, [sp, #40]
  417830:	ldr	x0, [sp, #40]
  417834:	cmp	x0, #0x0
  417838:	b.eq	417848 <ferror@plt+0x13838>  // b.none
  41783c:	ldr	x0, [sp, #40]
  417840:	ldr	x0, [x0, #136]
  417844:	bl	44091c <ferror@plt+0x3c90c>
  417848:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41784c:	add	x0, x0, #0xc70
  417850:	bl	441828 <ferror@plt+0x3d818>
  417854:	nop
  417858:	ldp	x29, x30, [sp], #48
  41785c:	ret
  417860:	stp	x29, x30, [sp, #-48]!
  417864:	mov	x29, sp
  417868:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41786c:	add	x0, x0, #0xb4c
  417870:	str	wzr, [x0]
  417874:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417878:	add	x0, x0, #0xc58
  41787c:	bl	4417e4 <ferror@plt+0x3d7d4>
  417880:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417884:	add	x0, x0, #0xa48
  417888:	ldr	w0, [x0, #68]
  41788c:	cmp	w0, #0x0
  417890:	b.eq	417990 <ferror@plt+0x13980>  // b.none
  417894:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417898:	add	x0, x0, #0xc68
  41789c:	ldr	x0, [x0]
  4178a0:	str	x0, [sp, #40]
  4178a4:	b	417984 <ferror@plt+0x13974>
  4178a8:	ldr	x0, [sp, #40]
  4178ac:	ldr	x0, [x0]
  4178b0:	str	x0, [sp, #32]
  4178b4:	ldr	x0, [sp, #32]
  4178b8:	ldr	w0, [x0, #104]
  4178bc:	cmp	w0, #0x0
  4178c0:	b.ne	417978 <ferror@plt+0x13968>  // b.any
  4178c4:	ldr	x0, [sp, #32]
  4178c8:	ldr	w3, [x0, #96]
  4178cc:	ldr	x0, [sp, #32]
  4178d0:	add	x0, x0, #0x64
  4178d4:	mov	w2, #0x1                   	// #1
  4178d8:	mov	x1, x0
  4178dc:	mov	w0, w3
  4178e0:	bl	403f80 <waitpid@plt>
  4178e4:	str	w0, [sp, #28]
  4178e8:	ldr	w0, [sp, #28]
  4178ec:	cmp	w0, #0x0
  4178f0:	b.le	41790c <ferror@plt+0x138fc>
  4178f4:	ldr	x0, [sp, #32]
  4178f8:	mov	w1, #0x1                   	// #1
  4178fc:	str	w1, [x0, #104]
  417900:	ldr	x0, [sp, #32]
  417904:	bl	41780c <ferror@plt+0x137fc>
  417908:	b	41795c <ferror@plt+0x1394c>
  41790c:	ldr	w0, [sp, #28]
  417910:	cmn	w0, #0x1
  417914:	b.ne	41795c <ferror@plt+0x1394c>  // b.any
  417918:	bl	403ef0 <__errno_location@plt>
  41791c:	ldr	w0, [x0]
  417920:	cmp	w0, #0xa
  417924:	b.ne	41795c <ferror@plt+0x1394c>  // b.any
  417928:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41792c:	add	x2, x0, #0x868
  417930:	mov	w1, #0x10                  	// #16
  417934:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417938:	add	x0, x0, #0x138
  41793c:	bl	41a980 <ferror@plt+0x16970>
  417940:	ldr	x0, [sp, #32]
  417944:	mov	w1, #0x1                   	// #1
  417948:	str	w1, [x0, #104]
  41794c:	ldr	x0, [sp, #32]
  417950:	str	wzr, [x0, #100]
  417954:	ldr	x0, [sp, #32]
  417958:	bl	41780c <ferror@plt+0x137fc>
  41795c:	ldr	w0, [sp, #28]
  417960:	cmn	w0, #0x1
  417964:	b.ne	417978 <ferror@plt+0x13968>  // b.any
  417968:	bl	403ef0 <__errno_location@plt>
  41796c:	ldr	w0, [x0]
  417970:	cmp	w0, #0x4
  417974:	b.eq	4178c4 <ferror@plt+0x138b4>  // b.none
  417978:	ldr	x0, [sp, #40]
  41797c:	ldr	x0, [x0, #8]
  417980:	str	x0, [sp, #40]
  417984:	ldr	x0, [sp, #40]
  417988:	cmp	x0, #0x0
  41798c:	b.ne	4178a8 <ferror@plt+0x13898>  // b.any
  417990:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417994:	add	x0, x0, #0xc60
  417998:	ldr	x0, [x0]
  41799c:	str	x0, [sp, #40]
  4179a0:	b	417a00 <ferror@plt+0x139f0>
  4179a4:	ldr	x0, [sp, #40]
  4179a8:	ldr	x0, [x0]
  4179ac:	str	x0, [sp, #16]
  4179b0:	ldr	x0, [sp, #16]
  4179b4:	ldr	w0, [x0, #100]
  4179b8:	cmp	w0, #0x0
  4179bc:	b.ne	4179f4 <ferror@plt+0x139e4>  // b.any
  4179c0:	ldr	x0, [sp, #16]
  4179c4:	ldr	w1, [x0, #96]
  4179c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4179cc:	add	x0, x0, #0xa48
  4179d0:	sxtw	x1, w1
  4179d4:	ldr	w0, [x0, x1, lsl #2]
  4179d8:	cmp	w0, #0x0
  4179dc:	b.eq	4179f4 <ferror@plt+0x139e4>  // b.none
  4179e0:	ldr	x0, [sp, #16]
  4179e4:	mov	w1, #0x1                   	// #1
  4179e8:	str	w1, [x0, #100]
  4179ec:	ldr	x0, [sp, #16]
  4179f0:	bl	41780c <ferror@plt+0x137fc>
  4179f4:	ldr	x0, [sp, #40]
  4179f8:	ldr	x0, [x0, #8]
  4179fc:	str	x0, [sp, #40]
  417a00:	ldr	x0, [sp, #40]
  417a04:	cmp	x0, #0x0
  417a08:	b.ne	4179a4 <ferror@plt+0x13994>  // b.any
  417a0c:	mov	x2, #0x104                 	// #260
  417a10:	mov	w1, #0x0                   	// #0
  417a14:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417a18:	add	x0, x0, #0xa48
  417a1c:	bl	4038e0 <memset@plt>
  417a20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417a24:	add	x0, x0, #0xc58
  417a28:	bl	441828 <ferror@plt+0x3d818>
  417a2c:	nop
  417a30:	ldp	x29, x30, [sp], #48
  417a34:	ret
  417a38:	sub	sp, sp, #0x20
  417a3c:	str	x0, [sp, #8]
  417a40:	str	x1, [sp]
  417a44:	ldr	x0, [sp, #8]
  417a48:	str	x0, [sp, #24]
  417a4c:	ldr	x0, [sp, #24]
  417a50:	ldr	w0, [x0, #104]
  417a54:	add	sp, sp, #0x20
  417a58:	ret
  417a5c:	sub	sp, sp, #0x20
  417a60:	str	x0, [sp, #8]
  417a64:	ldr	x0, [sp, #8]
  417a68:	str	x0, [sp, #24]
  417a6c:	ldr	x0, [sp, #24]
  417a70:	ldr	w0, [x0, #104]
  417a74:	add	sp, sp, #0x20
  417a78:	ret
  417a7c:	sub	sp, sp, #0x20
  417a80:	str	x0, [sp, #8]
  417a84:	str	x1, [sp]
  417a88:	ldr	x0, [sp, #8]
  417a8c:	str	x0, [sp, #24]
  417a90:	ldr	x0, [sp, #24]
  417a94:	ldr	w0, [x0, #100]
  417a98:	add	sp, sp, #0x20
  417a9c:	ret
  417aa0:	sub	sp, sp, #0x20
  417aa4:	str	x0, [sp, #8]
  417aa8:	ldr	x0, [sp, #8]
  417aac:	str	x0, [sp, #24]
  417ab0:	ldr	x0, [sp, #24]
  417ab4:	ldr	w0, [x0, #100]
  417ab8:	add	sp, sp, #0x20
  417abc:	ret
  417ac0:	stp	x29, x30, [sp, #-64]!
  417ac4:	mov	x29, sp
  417ac8:	str	x0, [sp, #40]
  417acc:	str	x1, [sp, #32]
  417ad0:	str	x2, [sp, #24]
  417ad4:	ldr	x0, [sp, #40]
  417ad8:	str	x0, [sp, #56]
  417adc:	ldr	x0, [sp, #32]
  417ae0:	cmp	x0, #0x0
  417ae4:	b.ne	417b08 <ferror@plt+0x13af8>  // b.any
  417ae8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417aec:	add	x2, x0, #0x9c0
  417af0:	mov	w1, #0x10                  	// #16
  417af4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417af8:	add	x0, x0, #0x138
  417afc:	bl	41a980 <ferror@plt+0x16970>
  417b00:	mov	w0, #0x0                   	// #0
  417b04:	b	417b24 <ferror@plt+0x13b14>
  417b08:	ldr	x1, [sp, #32]
  417b0c:	ldr	x0, [sp, #24]
  417b10:	blr	x1
  417b14:	str	w0, [sp, #52]
  417b18:	ldr	x0, [sp, #56]
  417b1c:	str	wzr, [x0, #100]
  417b20:	ldr	w0, [sp, #52]
  417b24:	ldp	x29, x30, [sp], #64
  417b28:	ret
  417b2c:	stp	x29, x30, [sp, #-192]!
  417b30:	mov	x29, sp
  417b34:	str	w0, [sp, #28]
  417b38:	bl	418380 <ferror@plt+0x14370>
  417b3c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417b40:	add	x0, x0, #0xb50
  417b44:	ldrsw	x1, [sp, #28]
  417b48:	ldr	w0, [x0, x1, lsl #2]
  417b4c:	add	w2, w0, #0x1
  417b50:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417b54:	add	x0, x0, #0xb50
  417b58:	ldrsw	x1, [sp, #28]
  417b5c:	str	w2, [x0, x1, lsl #2]
  417b60:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417b64:	add	x0, x0, #0xb50
  417b68:	ldrsw	x1, [sp, #28]
  417b6c:	ldr	w0, [x0, x1, lsl #2]
  417b70:	cmp	w0, #0x1
  417b74:	b.ne	417bb0 <ferror@plt+0x13ba0>  // b.any
  417b78:	adrp	x0, 417000 <ferror@plt+0x12ff0>
  417b7c:	add	x0, x0, #0xe28
  417b80:	str	x0, [sp, #40]
  417b84:	add	x0, sp, #0x28
  417b88:	add	x0, x0, #0x8
  417b8c:	bl	403870 <sigemptyset@plt>
  417b90:	mov	w0, #0x1                   	// #1
  417b94:	movk	w0, #0x1000, lsl #16
  417b98:	str	w0, [sp, #176]
  417b9c:	add	x0, sp, #0x28
  417ba0:	mov	x2, #0x0                   	// #0
  417ba4:	mov	x1, x0
  417ba8:	ldr	w0, [sp, #28]
  417bac:	bl	403a30 <sigaction@plt>
  417bb0:	nop
  417bb4:	ldp	x29, x30, [sp], #192
  417bb8:	ret
  417bbc:	stp	x29, x30, [sp, #-192]!
  417bc0:	mov	x29, sp
  417bc4:	str	w0, [sp, #28]
  417bc8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417bcc:	add	x0, x0, #0xb50
  417bd0:	ldrsw	x1, [sp, #28]
  417bd4:	ldr	w0, [x0, x1, lsl #2]
  417bd8:	sub	w2, w0, #0x1
  417bdc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417be0:	add	x0, x0, #0xb50
  417be4:	ldrsw	x1, [sp, #28]
  417be8:	str	w2, [x0, x1, lsl #2]
  417bec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417bf0:	add	x0, x0, #0xb50
  417bf4:	ldrsw	x1, [sp, #28]
  417bf8:	ldr	w0, [x0, x1, lsl #2]
  417bfc:	cmp	w0, #0x0
  417c00:	b.ne	417c28 <ferror@plt+0x13c18>  // b.any
  417c04:	str	xzr, [sp, #40]
  417c08:	add	x0, sp, #0x28
  417c0c:	add	x0, x0, #0x8
  417c10:	bl	403870 <sigemptyset@plt>
  417c14:	add	x0, sp, #0x28
  417c18:	mov	x2, #0x0                   	// #0
  417c1c:	mov	x1, x0
  417c20:	ldr	w0, [sp, #28]
  417c24:	bl	403a30 <sigaction@plt>
  417c28:	nop
  417c2c:	ldp	x29, x30, [sp], #192
  417c30:	ret
  417c34:	stp	x29, x30, [sp, #-48]!
  417c38:	mov	x29, sp
  417c3c:	str	w0, [sp, #28]
  417c40:	mov	w1, #0x68                  	// #104
  417c44:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417c48:	add	x0, x0, #0x5f8
  417c4c:	bl	412684 <ferror@plt+0xe674>
  417c50:	str	x0, [sp, #40]
  417c54:	ldr	x0, [sp, #40]
  417c58:	str	x0, [sp, #32]
  417c5c:	ldr	x0, [sp, #32]
  417c60:	ldr	w1, [sp, #28]
  417c64:	str	w1, [x0, #96]
  417c68:	ldr	x0, [sp, #32]
  417c6c:	str	wzr, [x0, #100]
  417c70:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417c74:	add	x0, x0, #0xc58
  417c78:	bl	4417e4 <ferror@plt+0x3d7d4>
  417c7c:	ldr	w0, [sp, #28]
  417c80:	bl	417b2c <ferror@plt+0x13b1c>
  417c84:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417c88:	add	x0, x0, #0xc60
  417c8c:	ldr	x0, [x0]
  417c90:	ldr	x1, [sp, #32]
  417c94:	bl	427c20 <ferror@plt+0x23c10>
  417c98:	mov	x1, x0
  417c9c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417ca0:	add	x0, x0, #0xc60
  417ca4:	str	x1, [x0]
  417ca8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417cac:	add	x0, x0, #0xa48
  417cb0:	ldrsw	x1, [sp, #28]
  417cb4:	ldr	w0, [x0, x1, lsl #2]
  417cb8:	cmp	w0, #0x0
  417cbc:	b.eq	417ccc <ferror@plt+0x13cbc>  // b.none
  417cc0:	ldr	x0, [sp, #32]
  417cc4:	mov	w1, #0x1                   	// #1
  417cc8:	str	w1, [x0, #100]
  417ccc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417cd0:	add	x0, x0, #0xc58
  417cd4:	bl	441828 <ferror@plt+0x3d818>
  417cd8:	ldr	x0, [sp, #40]
  417cdc:	ldp	x29, x30, [sp], #48
  417ce0:	ret
  417ce4:	stp	x29, x30, [sp, #-48]!
  417ce8:	mov	x29, sp
  417cec:	str	x0, [sp, #24]
  417cf0:	ldr	x0, [sp, #24]
  417cf4:	str	x0, [sp, #40]
  417cf8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417cfc:	add	x0, x0, #0xc58
  417d00:	bl	4417e4 <ferror@plt+0x3d7d4>
  417d04:	ldr	x0, [sp, #40]
  417d08:	ldr	w0, [x0, #96]
  417d0c:	bl	417bbc <ferror@plt+0x13bac>
  417d10:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417d14:	add	x0, x0, #0xc60
  417d18:	ldr	x0, [x0]
  417d1c:	ldr	x1, [sp, #24]
  417d20:	bl	427ed8 <ferror@plt+0x23ec8>
  417d24:	mov	x1, x0
  417d28:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417d2c:	add	x0, x0, #0xc60
  417d30:	str	x1, [x0]
  417d34:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417d38:	add	x0, x0, #0xc58
  417d3c:	bl	441828 <ferror@plt+0x3d818>
  417d40:	nop
  417d44:	ldp	x29, x30, [sp], #48
  417d48:	ret
  417d4c:	stp	x29, x30, [sp, #-32]!
  417d50:	mov	x29, sp
  417d54:	str	x0, [sp, #24]
  417d58:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417d5c:	add	x0, x0, #0xc58
  417d60:	bl	4417e4 <ferror@plt+0x3d7d4>
  417d64:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417d68:	add	x0, x0, #0xc68
  417d6c:	ldr	x0, [x0]
  417d70:	ldr	x1, [sp, #24]
  417d74:	bl	427ed8 <ferror@plt+0x23ec8>
  417d78:	mov	x1, x0
  417d7c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417d80:	add	x0, x0, #0xc68
  417d84:	str	x1, [x0]
  417d88:	mov	w0, #0x11                  	// #17
  417d8c:	bl	417bbc <ferror@plt+0x13bac>
  417d90:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417d94:	add	x0, x0, #0xc58
  417d98:	bl	441828 <ferror@plt+0x3d818>
  417d9c:	nop
  417da0:	ldp	x29, x30, [sp], #32
  417da4:	ret
  417da8:	stp	x29, x30, [sp, #-64]!
  417dac:	mov	x29, sp
  417db0:	str	x0, [sp, #40]
  417db4:	str	x1, [sp, #32]
  417db8:	str	x2, [sp, #24]
  417dbc:	ldr	x0, [sp, #32]
  417dc0:	str	x0, [sp, #56]
  417dc4:	ldr	x0, [sp, #40]
  417dc8:	str	x0, [sp, #48]
  417dcc:	ldr	x0, [sp, #32]
  417dd0:	cmp	x0, #0x0
  417dd4:	b.ne	417df8 <ferror@plt+0x13de8>  // b.any
  417dd8:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417ddc:	add	x2, x0, #0xa18
  417de0:	mov	w1, #0x10                  	// #16
  417de4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417de8:	add	x0, x0, #0x138
  417dec:	bl	41a980 <ferror@plt+0x16970>
  417df0:	mov	w0, #0x0                   	// #0
  417df4:	b	417e20 <ferror@plt+0x13e10>
  417df8:	ldr	x0, [sp, #48]
  417dfc:	ldr	w4, [x0, #96]
  417e00:	ldr	x0, [sp, #48]
  417e04:	ldr	w0, [x0, #100]
  417e08:	ldr	x3, [sp, #56]
  417e0c:	ldr	x2, [sp, #24]
  417e10:	mov	w1, w0
  417e14:	mov	w0, w4
  417e18:	blr	x3
  417e1c:	mov	w0, #0x0                   	// #0
  417e20:	ldp	x29, x30, [sp], #64
  417e24:	ret
  417e28:	stp	x29, x30, [sp, #-32]!
  417e2c:	mov	x29, sp
  417e30:	str	w0, [sp, #28]
  417e34:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417e38:	add	x0, x0, #0xa48
  417e3c:	ldrsw	x1, [sp, #28]
  417e40:	mov	w2, #0x1                   	// #1
  417e44:	str	w2, [x0, x1, lsl #2]
  417e48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417e4c:	add	x0, x0, #0xb4c
  417e50:	mov	w1, #0x1                   	// #1
  417e54:	str	w1, [x0]
  417e58:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417e5c:	add	x0, x0, #0xa30
  417e60:	ldr	x0, [x0]
  417e64:	ldr	x0, [x0, #136]
  417e68:	bl	44091c <ferror@plt+0x3c90c>
  417e6c:	nop
  417e70:	ldp	x29, x30, [sp], #32
  417e74:	ret
  417e78:	stp	x29, x30, [sp, #-48]!
  417e7c:	mov	x29, sp
  417e80:	str	w0, [sp, #28]
  417e84:	mov	w1, #0x70                  	// #112
  417e88:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417e8c:	add	x0, x0, #0x658
  417e90:	bl	412684 <ferror@plt+0xe674>
  417e94:	str	x0, [sp, #40]
  417e98:	ldr	x0, [sp, #40]
  417e9c:	str	x0, [sp, #32]
  417ea0:	ldr	x0, [sp, #32]
  417ea4:	ldr	w1, [sp, #28]
  417ea8:	str	w1, [x0, #96]
  417eac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417eb0:	add	x0, x0, #0xc58
  417eb4:	bl	4417e4 <ferror@plt+0x3d7d4>
  417eb8:	mov	w0, #0x11                  	// #17
  417ebc:	bl	417b2c <ferror@plt+0x13b1c>
  417ec0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417ec4:	add	x0, x0, #0xc68
  417ec8:	ldr	x0, [x0]
  417ecc:	ldr	x1, [sp, #32]
  417ed0:	bl	427c20 <ferror@plt+0x23c10>
  417ed4:	mov	x1, x0
  417ed8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417edc:	add	x0, x0, #0xc68
  417ee0:	str	x1, [x0]
  417ee4:	ldr	x0, [sp, #32]
  417ee8:	add	x0, x0, #0x64
  417eec:	mov	w2, #0x1                   	// #1
  417ef0:	mov	x1, x0
  417ef4:	ldr	w0, [sp, #28]
  417ef8:	bl	403f80 <waitpid@plt>
  417efc:	cmp	w0, #0x0
  417f00:	b.le	417f10 <ferror@plt+0x13f00>
  417f04:	ldr	x0, [sp, #32]
  417f08:	mov	w1, #0x1                   	// #1
  417f0c:	str	w1, [x0, #104]
  417f10:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  417f14:	add	x0, x0, #0xc58
  417f18:	bl	441828 <ferror@plt+0x3d818>
  417f1c:	ldr	x0, [sp, #40]
  417f20:	ldp	x29, x30, [sp], #48
  417f24:	ret
  417f28:	stp	x29, x30, [sp, #-64]!
  417f2c:	mov	x29, sp
  417f30:	str	w0, [sp, #44]
  417f34:	str	w1, [sp, #40]
  417f38:	str	x2, [sp, #32]
  417f3c:	str	x3, [sp, #24]
  417f40:	str	x4, [sp, #16]
  417f44:	ldr	x0, [sp, #32]
  417f48:	cmp	x0, #0x0
  417f4c:	b.ne	417f74 <ferror@plt+0x13f64>  // b.any
  417f50:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417f54:	add	x2, x0, #0x850
  417f58:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  417f5c:	add	x1, x0, #0xe8
  417f60:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  417f64:	add	x0, x0, #0x138
  417f68:	bl	41aa2c <ferror@plt+0x16a1c>
  417f6c:	mov	w0, #0x0                   	// #0
  417f70:	b	417fc8 <ferror@plt+0x13fb8>
  417f74:	ldr	w0, [sp, #40]
  417f78:	bl	417e78 <ferror@plt+0x13e68>
  417f7c:	str	x0, [sp, #56]
  417f80:	ldr	w0, [sp, #44]
  417f84:	cmp	w0, #0x0
  417f88:	b.eq	417f98 <ferror@plt+0x13f88>  // b.none
  417f8c:	ldr	w1, [sp, #44]
  417f90:	ldr	x0, [sp, #56]
  417f94:	bl	413f2c <ferror@plt+0xff1c>
  417f98:	ldr	x3, [sp, #16]
  417f9c:	ldr	x2, [sp, #24]
  417fa0:	ldr	x1, [sp, #32]
  417fa4:	ldr	x0, [sp, #56]
  417fa8:	bl	413be4 <ferror@plt+0xfbd4>
  417fac:	mov	x1, #0x0                   	// #0
  417fb0:	ldr	x0, [sp, #56]
  417fb4:	bl	413000 <ferror@plt+0xeff0>
  417fb8:	str	w0, [sp, #52]
  417fbc:	ldr	x0, [sp, #56]
  417fc0:	bl	414628 <ferror@plt+0x10618>
  417fc4:	ldr	w0, [sp, #52]
  417fc8:	ldp	x29, x30, [sp], #64
  417fcc:	ret
  417fd0:	stp	x29, x30, [sp, #-48]!
  417fd4:	mov	x29, sp
  417fd8:	str	w0, [sp, #44]
  417fdc:	str	x1, [sp, #32]
  417fe0:	str	x2, [sp, #24]
  417fe4:	mov	x4, #0x0                   	// #0
  417fe8:	ldr	x3, [sp, #24]
  417fec:	ldr	x2, [sp, #32]
  417ff0:	ldr	w1, [sp, #44]
  417ff4:	mov	w0, #0x0                   	// #0
  417ff8:	bl	417f28 <ferror@plt+0x13f18>
  417ffc:	ldp	x29, x30, [sp], #48
  418000:	ret
  418004:	sub	sp, sp, #0x10
  418008:	str	x0, [sp, #8]
  41800c:	str	x1, [sp]
  418010:	ldr	x0, [sp]
  418014:	str	wzr, [x0]
  418018:	mov	w0, #0x1                   	// #1
  41801c:	add	sp, sp, #0x10
  418020:	ret
  418024:	sub	sp, sp, #0x10
  418028:	str	x0, [sp, #8]
  41802c:	mov	w0, #0x1                   	// #1
  418030:	add	sp, sp, #0x10
  418034:	ret
  418038:	stp	x29, x30, [sp, #-48]!
  41803c:	mov	x29, sp
  418040:	str	x0, [sp, #40]
  418044:	str	x1, [sp, #32]
  418048:	str	x2, [sp, #24]
  41804c:	ldr	x0, [sp, #32]
  418050:	cmp	x0, #0x0
  418054:	b.ne	418078 <ferror@plt+0x14068>  // b.any
  418058:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41805c:	add	x2, x0, #0xa70
  418060:	mov	w1, #0x10                  	// #16
  418064:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  418068:	add	x0, x0, #0x138
  41806c:	bl	41a980 <ferror@plt+0x16970>
  418070:	mov	w0, #0x0                   	// #0
  418074:	b	418084 <ferror@plt+0x14074>
  418078:	ldr	x1, [sp, #32]
  41807c:	ldr	x0, [sp, #24]
  418080:	blr	x1
  418084:	ldp	x29, x30, [sp], #48
  418088:	ret
  41808c:	stp	x29, x30, [sp, #-32]!
  418090:	mov	x29, sp
  418094:	mov	w1, #0x60                  	// #96
  418098:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41809c:	add	x0, x0, #0x688
  4180a0:	bl	412684 <ferror@plt+0xe674>
  4180a4:	str	x0, [sp, #24]
  4180a8:	mov	w1, #0xc8                  	// #200
  4180ac:	ldr	x0, [sp, #24]
  4180b0:	bl	413f2c <ferror@plt+0xff1c>
  4180b4:	ldr	x0, [sp, #24]
  4180b8:	ldp	x29, x30, [sp], #32
  4180bc:	ret
  4180c0:	stp	x29, x30, [sp, #-64]!
  4180c4:	mov	x29, sp
  4180c8:	str	w0, [sp, #44]
  4180cc:	str	x1, [sp, #32]
  4180d0:	str	x2, [sp, #24]
  4180d4:	str	x3, [sp, #16]
  4180d8:	ldr	x0, [sp, #32]
  4180dc:	cmp	x0, #0x0
  4180e0:	b.ne	418108 <ferror@plt+0x140f8>  // b.any
  4180e4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4180e8:	add	x2, x0, #0x850
  4180ec:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4180f0:	add	x1, x0, #0x100
  4180f4:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  4180f8:	add	x0, x0, #0x138
  4180fc:	bl	41aa2c <ferror@plt+0x16a1c>
  418100:	mov	w0, #0x0                   	// #0
  418104:	b	418158 <ferror@plt+0x14148>
  418108:	bl	41808c <ferror@plt+0x1407c>
  41810c:	str	x0, [sp, #56]
  418110:	ldr	w0, [sp, #44]
  418114:	cmp	w0, #0xc8
  418118:	b.eq	418128 <ferror@plt+0x14118>  // b.none
  41811c:	ldr	w1, [sp, #44]
  418120:	ldr	x0, [sp, #56]
  418124:	bl	413f2c <ferror@plt+0xff1c>
  418128:	ldr	x3, [sp, #16]
  41812c:	ldr	x2, [sp, #24]
  418130:	ldr	x1, [sp, #32]
  418134:	ldr	x0, [sp, #56]
  418138:	bl	413be4 <ferror@plt+0xfbd4>
  41813c:	mov	x1, #0x0                   	// #0
  418140:	ldr	x0, [sp, #56]
  418144:	bl	413000 <ferror@plt+0xeff0>
  418148:	str	w0, [sp, #52]
  41814c:	ldr	x0, [sp, #56]
  418150:	bl	414628 <ferror@plt+0x10618>
  418154:	ldr	w0, [sp, #52]
  418158:	ldp	x29, x30, [sp], #64
  41815c:	ret
  418160:	stp	x29, x30, [sp, #-32]!
  418164:	mov	x29, sp
  418168:	str	x0, [sp, #24]
  41816c:	str	x1, [sp, #16]
  418170:	mov	x3, #0x0                   	// #0
  418174:	ldr	x2, [sp, #16]
  418178:	ldr	x1, [sp, #24]
  41817c:	mov	w0, #0xc8                  	// #200
  418180:	bl	4180c0 <ferror@plt+0x140b0>
  418184:	ldp	x29, x30, [sp], #32
  418188:	ret
  41818c:	stp	x29, x30, [sp, #-32]!
  418190:	mov	x29, sp
  418194:	str	x0, [sp, #24]
  418198:	ldr	x1, [sp, #24]
  41819c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4181a0:	add	x0, x0, #0x688
  4181a4:	bl	4149f8 <ferror@plt+0x109e8>
  4181a8:	ldp	x29, x30, [sp], #32
  4181ac:	ret
  4181b0:	stp	x29, x30, [sp, #-48]!
  4181b4:	mov	x29, sp
  4181b8:	str	x0, [sp, #40]
  4181bc:	str	x1, [sp, #32]
  4181c0:	str	x2, [sp, #24]
  4181c4:	mov	x4, #0x0                   	// #0
  4181c8:	ldr	x3, [sp, #24]
  4181cc:	ldr	x2, [sp, #32]
  4181d0:	mov	w1, #0x0                   	// #0
  4181d4:	ldr	x0, [sp, #40]
  4181d8:	bl	4181e8 <ferror@plt+0x141d8>
  4181dc:	nop
  4181e0:	ldp	x29, x30, [sp], #48
  4181e4:	ret
  4181e8:	stp	x29, x30, [sp, #-80]!
  4181ec:	mov	x29, sp
  4181f0:	str	x0, [sp, #56]
  4181f4:	str	w1, [sp, #52]
  4181f8:	str	x2, [sp, #40]
  4181fc:	str	x3, [sp, #32]
  418200:	str	x4, [sp, #24]
  418204:	ldr	x0, [sp, #40]
  418208:	cmp	x0, #0x0
  41820c:	b.ne	418230 <ferror@plt+0x14220>  // b.any
  418210:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  418214:	add	x2, x0, #0x850
  418218:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41821c:	add	x1, x0, #0x110
  418220:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  418224:	add	x0, x0, #0x138
  418228:	bl	41aa2c <ferror@plt+0x16a1c>
  41822c:	b	41833c <ferror@plt+0x1432c>
  418230:	ldr	x0, [sp, #56]
  418234:	cmp	x0, #0x0
  418238:	b.ne	418244 <ferror@plt+0x14234>  // b.any
  41823c:	bl	4123d4 <ferror@plt+0xe3c4>
  418240:	str	x0, [sp, #56]
  418244:	ldr	x0, [sp, #56]
  418248:	bl	41728c <ferror@plt+0x1327c>
  41824c:	cmp	w0, #0x0
  418250:	b.eq	418288 <ferror@plt+0x14278>  // b.none
  418254:	nop
  418258:	ldr	x1, [sp, #40]
  41825c:	ldr	x0, [sp, #32]
  418260:	blr	x1
  418264:	cmp	w0, #0x0
  418268:	b.ne	418258 <ferror@plt+0x14248>  // b.any
  41826c:	ldr	x0, [sp, #24]
  418270:	cmp	x0, #0x0
  418274:	b.eq	41833c <ferror@plt+0x1432c>  // b.none
  418278:	ldr	x1, [sp, #24]
  41827c:	ldr	x0, [sp, #32]
  418280:	blr	x1
  418284:	b	41833c <ferror@plt+0x1432c>
  418288:	bl	412614 <ferror@plt+0xe604>
  41828c:	str	x0, [sp, #72]
  418290:	ldr	x0, [sp, #72]
  418294:	cmp	x0, #0x0
  418298:	b.ne	4182a4 <ferror@plt+0x14294>  // b.any
  41829c:	bl	4123d4 <ferror@plt+0xe3c4>
  4182a0:	str	x0, [sp, #72]
  4182a4:	ldr	x1, [sp, #72]
  4182a8:	ldr	x0, [sp, #56]
  4182ac:	cmp	x1, x0
  4182b0:	b.ne	418300 <ferror@plt+0x142f0>  // b.any
  4182b4:	ldr	x0, [sp, #56]
  4182b8:	bl	4156c8 <ferror@plt+0x116b8>
  4182bc:	cmp	w0, #0x0
  4182c0:	b.eq	418300 <ferror@plt+0x142f0>  // b.none
  4182c4:	nop
  4182c8:	ldr	x1, [sp, #40]
  4182cc:	ldr	x0, [sp, #32]
  4182d0:	blr	x1
  4182d4:	cmp	w0, #0x0
  4182d8:	b.ne	4182c8 <ferror@plt+0x142b8>  // b.any
  4182dc:	ldr	x0, [sp, #56]
  4182e0:	bl	415794 <ferror@plt+0x11784>
  4182e4:	ldr	x0, [sp, #24]
  4182e8:	cmp	x0, #0x0
  4182ec:	b.eq	41833c <ferror@plt+0x1432c>  // b.none
  4182f0:	ldr	x1, [sp, #24]
  4182f4:	ldr	x0, [sp, #32]
  4182f8:	blr	x1
  4182fc:	b	41833c <ferror@plt+0x1432c>
  418300:	bl	41808c <ferror@plt+0x1407c>
  418304:	str	x0, [sp, #64]
  418308:	ldr	w1, [sp, #52]
  41830c:	ldr	x0, [sp, #64]
  418310:	bl	413f2c <ferror@plt+0xff1c>
  418314:	ldr	x3, [sp, #24]
  418318:	ldr	x2, [sp, #32]
  41831c:	ldr	x1, [sp, #40]
  418320:	ldr	x0, [sp, #64]
  418324:	bl	413be4 <ferror@plt+0xfbd4>
  418328:	ldr	x1, [sp, #56]
  41832c:	ldr	x0, [sp, #64]
  418330:	bl	413000 <ferror@plt+0xeff0>
  418334:	ldr	x0, [sp, #64]
  418338:	bl	414628 <ferror@plt+0x10618>
  41833c:	ldp	x29, x30, [sp], #80
  418340:	ret
  418344:	stp	x29, x30, [sp, #-32]!
  418348:	mov	x29, sp
  41834c:	str	x0, [sp, #24]
  418350:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418354:	add	x0, x0, #0xa30
  418358:	ldr	x0, [x0]
  41835c:	mov	w1, #0x1                   	// #1
  418360:	bl	4165e0 <ferror@plt+0x125d0>
  418364:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418368:	add	x0, x0, #0xb4c
  41836c:	ldr	w0, [x0]
  418370:	cmp	w0, #0x0
  418374:	b.eq	418350 <ferror@plt+0x14340>  // b.none
  418378:	bl	417860 <ferror@plt+0x13850>
  41837c:	b	418350 <ferror@plt+0x14340>
  418380:	stp	x29, x30, [sp, #-272]!
  418384:	mov	x29, sp
  418388:	dmb	ish
  41838c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418390:	add	x0, x0, #0xc88
  418394:	ldr	x0, [x0]
  418398:	cmp	x0, #0x0
  41839c:	b.ne	4183bc <ferror@plt+0x143ac>  // b.any
  4183a0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4183a4:	add	x0, x0, #0xc88
  4183a8:	bl	433e3c <ferror@plt+0x2fe2c>
  4183ac:	cmp	w0, #0x0
  4183b0:	b.eq	4183bc <ferror@plt+0x143ac>  // b.none
  4183b4:	mov	w0, #0x1                   	// #1
  4183b8:	b	4183c0 <ferror@plt+0x143b0>
  4183bc:	mov	w0, #0x0                   	// #0
  4183c0:	cmp	w0, #0x0
  4183c4:	b.eq	418438 <ferror@plt+0x14428>  // b.none
  4183c8:	add	x0, sp, #0x90
  4183cc:	bl	403740 <sigfillset@plt>
  4183d0:	add	x1, sp, #0x10
  4183d4:	add	x0, sp, #0x90
  4183d8:	mov	x2, x1
  4183dc:	mov	x1, x0
  4183e0:	mov	w0, #0x2                   	// #2
  4183e4:	bl	4034f0 <pthread_sigmask@plt>
  4183e8:	bl	412264 <ferror@plt+0xe254>
  4183ec:	mov	x1, x0
  4183f0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4183f4:	add	x0, x0, #0xa30
  4183f8:	str	x1, [x0]
  4183fc:	mov	x2, #0x0                   	// #0
  418400:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  418404:	add	x1, x0, #0x344
  418408:	adrp	x0, 456000 <ferror@plt+0x51ff0>
  41840c:	add	x0, x0, #0xac0
  418410:	bl	4341b0 <ferror@plt+0x301a0>
  418414:	add	x0, sp, #0x10
  418418:	mov	x2, #0x0                   	// #0
  41841c:	mov	x1, x0
  418420:	mov	w0, #0x2                   	// #2
  418424:	bl	4034f0 <pthread_sigmask@plt>
  418428:	mov	x1, #0x1                   	// #1
  41842c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418430:	add	x0, x0, #0xc88
  418434:	bl	433f08 <ferror@plt+0x2fef8>
  418438:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41843c:	add	x0, x0, #0xa30
  418440:	ldr	x0, [x0]
  418444:	ldp	x29, x30, [sp], #272
  418448:	ret
  41844c:	stp	x29, x30, [sp, #-48]!
  418450:	mov	x29, sp
  418454:	str	x0, [sp, #24]
  418458:	ldr	x0, [sp, #24]
  41845c:	cmp	x0, #0x0
  418460:	b.eq	4184b8 <ferror@plt+0x144a8>  // b.none
  418464:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418468:	add	x0, x0, #0x718
  41846c:	ldr	x1, [x0]
  418470:	ldr	x0, [sp, #24]
  418474:	blr	x1
  418478:	str	x0, [sp, #40]
  41847c:	ldr	x0, [sp, #40]
  418480:	cmp	x0, #0x0
  418484:	b.eq	418490 <ferror@plt+0x14480>  // b.none
  418488:	ldr	x0, [sp, #40]
  41848c:	b	4184bc <ferror@plt+0x144ac>
  418490:	ldr	x4, [sp, #24]
  418494:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418498:	add	x3, x0, #0x130
  41849c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4184a0:	add	x2, x0, #0x140
  4184a4:	mov	w1, #0x4                   	// #4
  4184a8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4184ac:	add	x0, x0, #0x168
  4184b0:	bl	41a980 <ferror@plt+0x16970>
  4184b4:	b	4184b4 <ferror@plt+0x144a4>
  4184b8:	mov	x0, #0x0                   	// #0
  4184bc:	ldp	x29, x30, [sp], #48
  4184c0:	ret
  4184c4:	stp	x29, x30, [sp, #-48]!
  4184c8:	mov	x29, sp
  4184cc:	str	x0, [sp, #24]
  4184d0:	ldr	x0, [sp, #24]
  4184d4:	cmp	x0, #0x0
  4184d8:	b.eq	418534 <ferror@plt+0x14524>  // b.none
  4184dc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4184e0:	add	x0, x0, #0x718
  4184e4:	ldr	x2, [x0, #24]
  4184e8:	ldr	x1, [sp, #24]
  4184ec:	mov	x0, #0x1                   	// #1
  4184f0:	blr	x2
  4184f4:	str	x0, [sp, #40]
  4184f8:	ldr	x0, [sp, #40]
  4184fc:	cmp	x0, #0x0
  418500:	b.eq	41850c <ferror@plt+0x144fc>  // b.none
  418504:	ldr	x0, [sp, #40]
  418508:	b	418538 <ferror@plt+0x14528>
  41850c:	ldr	x4, [sp, #24]
  418510:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418514:	add	x3, x0, #0x170
  418518:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41851c:	add	x2, x0, #0x140
  418520:	mov	w1, #0x4                   	// #4
  418524:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418528:	add	x0, x0, #0x168
  41852c:	bl	41a980 <ferror@plt+0x16970>
  418530:	b	418530 <ferror@plt+0x14520>
  418534:	mov	x0, #0x0                   	// #0
  418538:	ldp	x29, x30, [sp], #48
  41853c:	ret
  418540:	stp	x29, x30, [sp, #-48]!
  418544:	mov	x29, sp
  418548:	str	x0, [sp, #24]
  41854c:	str	x1, [sp, #16]
  418550:	ldr	x0, [sp, #16]
  418554:	cmp	x0, #0x0
  418558:	b.eq	4185b4 <ferror@plt+0x145a4>  // b.none
  41855c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418560:	add	x0, x0, #0x718
  418564:	ldr	x2, [x0, #8]
  418568:	ldr	x1, [sp, #16]
  41856c:	ldr	x0, [sp, #24]
  418570:	blr	x2
  418574:	str	x0, [sp, #40]
  418578:	ldr	x0, [sp, #40]
  41857c:	cmp	x0, #0x0
  418580:	b.eq	41858c <ferror@plt+0x1457c>  // b.none
  418584:	ldr	x0, [sp, #40]
  418588:	b	4185d8 <ferror@plt+0x145c8>
  41858c:	ldr	x4, [sp, #16]
  418590:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418594:	add	x3, x0, #0x180
  418598:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41859c:	add	x2, x0, #0x140
  4185a0:	mov	w1, #0x4                   	// #4
  4185a4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4185a8:	add	x0, x0, #0x168
  4185ac:	bl	41a980 <ferror@plt+0x16970>
  4185b0:	b	4185b0 <ferror@plt+0x145a0>
  4185b4:	ldr	x0, [sp, #24]
  4185b8:	cmp	x0, #0x0
  4185bc:	b.eq	4185d4 <ferror@plt+0x145c4>  // b.none
  4185c0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4185c4:	add	x0, x0, #0x718
  4185c8:	ldr	x1, [x0, #16]
  4185cc:	ldr	x0, [sp, #24]
  4185d0:	blr	x1
  4185d4:	mov	x0, #0x0                   	// #0
  4185d8:	ldp	x29, x30, [sp], #48
  4185dc:	ret
  4185e0:	stp	x29, x30, [sp, #-32]!
  4185e4:	mov	x29, sp
  4185e8:	str	x0, [sp, #24]
  4185ec:	ldr	x0, [sp, #24]
  4185f0:	cmp	x0, #0x0
  4185f4:	b.eq	41860c <ferror@plt+0x145fc>  // b.none
  4185f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4185fc:	add	x0, x0, #0x718
  418600:	ldr	x1, [x0, #16]
  418604:	ldr	x0, [sp, #24]
  418608:	blr	x1
  41860c:	nop
  418610:	ldp	x29, x30, [sp], #32
  418614:	ret
  418618:	stp	x29, x30, [sp, #-48]!
  41861c:	mov	x29, sp
  418620:	str	x0, [sp, #24]
  418624:	str	x1, [sp, #16]
  418628:	dmb	ish
  41862c:	ldr	x0, [sp, #24]
  418630:	ldr	x0, [x0]
  418634:	str	x0, [sp, #40]
  418638:	ldr	x1, [sp, #40]
  41863c:	ldr	x0, [sp, #24]
  418640:	ldxr	x2, [x0]
  418644:	cmp	x2, x1
  418648:	b.ne	418654 <ferror@plt+0x14644>  // b.any
  41864c:	stlxr	w3, xzr, [x0]
  418650:	cbnz	w3, 418640 <ferror@plt+0x14630>
  418654:	dmb	ish
  418658:	cset	w0, eq  // eq = none
  41865c:	cmp	w0, #0x0
  418660:	b.eq	418628 <ferror@plt+0x14618>  // b.none
  418664:	ldr	x0, [sp, #40]
  418668:	cmp	x0, #0x0
  41866c:	b.eq	41867c <ferror@plt+0x1466c>  // b.none
  418670:	ldr	x1, [sp, #16]
  418674:	ldr	x0, [sp, #40]
  418678:	blr	x1
  41867c:	nop
  418680:	ldp	x29, x30, [sp], #48
  418684:	ret
  418688:	stp	x29, x30, [sp, #-48]!
  41868c:	mov	x29, sp
  418690:	str	x0, [sp, #24]
  418694:	ldr	x0, [sp, #24]
  418698:	cmp	x0, #0x0
  41869c:	b.eq	4186bc <ferror@plt+0x146ac>  // b.none
  4186a0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4186a4:	add	x0, x0, #0x718
  4186a8:	ldr	x1, [x0, #32]
  4186ac:	ldr	x0, [sp, #24]
  4186b0:	blr	x1
  4186b4:	str	x0, [sp, #40]
  4186b8:	b	4186c0 <ferror@plt+0x146b0>
  4186bc:	str	xzr, [sp, #40]
  4186c0:	ldr	x0, [sp, #40]
  4186c4:	ldp	x29, x30, [sp], #48
  4186c8:	ret
  4186cc:	stp	x29, x30, [sp, #-48]!
  4186d0:	mov	x29, sp
  4186d4:	str	x0, [sp, #24]
  4186d8:	ldr	x0, [sp, #24]
  4186dc:	cmp	x0, #0x0
  4186e0:	b.eq	418700 <ferror@plt+0x146f0>  // b.none
  4186e4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4186e8:	add	x0, x0, #0x718
  4186ec:	ldr	x1, [x0, #32]
  4186f0:	ldr	x0, [sp, #24]
  4186f4:	blr	x1
  4186f8:	str	x0, [sp, #40]
  4186fc:	b	418704 <ferror@plt+0x146f4>
  418700:	str	xzr, [sp, #40]
  418704:	ldr	x0, [sp, #40]
  418708:	cmp	x0, #0x0
  41870c:	b.eq	418720 <ferror@plt+0x14710>  // b.none
  418710:	ldr	x2, [sp, #24]
  418714:	mov	w1, #0x0                   	// #0
  418718:	ldr	x0, [sp, #40]
  41871c:	bl	4038e0 <memset@plt>
  418720:	ldr	x0, [sp, #40]
  418724:	ldp	x29, x30, [sp], #48
  418728:	ret
  41872c:	stp	x29, x30, [sp, #-48]!
  418730:	mov	x29, sp
  418734:	str	x0, [sp, #24]
  418738:	str	x1, [sp, #16]
  41873c:	ldr	x0, [sp, #16]
  418740:	cmp	x0, #0x0
  418744:	b.eq	418768 <ferror@plt+0x14758>  // b.none
  418748:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41874c:	add	x0, x0, #0x718
  418750:	ldr	x2, [x0, #40]
  418754:	ldr	x1, [sp, #16]
  418758:	ldr	x0, [sp, #24]
  41875c:	blr	x2
  418760:	str	x0, [sp, #40]
  418764:	b	41878c <ferror@plt+0x1477c>
  418768:	str	xzr, [sp, #40]
  41876c:	ldr	x0, [sp, #24]
  418770:	cmp	x0, #0x0
  418774:	b.eq	41878c <ferror@plt+0x1477c>  // b.none
  418778:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41877c:	add	x0, x0, #0x718
  418780:	ldr	x1, [x0, #16]
  418784:	ldr	x0, [sp, #24]
  418788:	blr	x1
  41878c:	ldr	x0, [sp, #40]
  418790:	ldp	x29, x30, [sp], #48
  418794:	ret
  418798:	stp	x29, x30, [sp, #-32]!
  41879c:	mov	x29, sp
  4187a0:	str	x0, [sp, #24]
  4187a4:	str	x1, [sp, #16]
  4187a8:	ldr	x0, [sp, #16]
  4187ac:	cmp	x0, #0x0
  4187b0:	b.eq	418808 <ferror@plt+0x147f8>  // b.none
  4187b4:	mov	x2, #0x0                   	// #0
  4187b8:	ldr	x1, [sp, #24]
  4187bc:	ldr	x0, [sp, #16]
  4187c0:	umulh	x0, x1, x0
  4187c4:	cmp	x0, #0x0
  4187c8:	b.eq	4187d0 <ferror@plt+0x147c0>  // b.none
  4187cc:	mov	x2, #0x1                   	// #1
  4187d0:	mov	x0, x2
  4187d4:	cmp	x0, #0x0
  4187d8:	b.eq	418808 <ferror@plt+0x147f8>  // b.none
  4187dc:	ldr	x5, [sp, #16]
  4187e0:	ldr	x4, [sp, #24]
  4187e4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4187e8:	add	x3, x0, #0x190
  4187ec:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4187f0:	add	x2, x0, #0x1a0
  4187f4:	mov	w1, #0x4                   	// #4
  4187f8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4187fc:	add	x0, x0, #0x168
  418800:	bl	41a980 <ferror@plt+0x16970>
  418804:	b	418804 <ferror@plt+0x147f4>
  418808:	ldr	x1, [sp, #24]
  41880c:	ldr	x0, [sp, #16]
  418810:	mul	x0, x1, x0
  418814:	bl	41844c <ferror@plt+0x1443c>
  418818:	ldp	x29, x30, [sp], #32
  41881c:	ret
  418820:	stp	x29, x30, [sp, #-32]!
  418824:	mov	x29, sp
  418828:	str	x0, [sp, #24]
  41882c:	str	x1, [sp, #16]
  418830:	ldr	x0, [sp, #16]
  418834:	cmp	x0, #0x0
  418838:	b.eq	418890 <ferror@plt+0x14880>  // b.none
  41883c:	mov	x2, #0x0                   	// #0
  418840:	ldr	x1, [sp, #24]
  418844:	ldr	x0, [sp, #16]
  418848:	umulh	x0, x1, x0
  41884c:	cmp	x0, #0x0
  418850:	b.eq	418858 <ferror@plt+0x14848>  // b.none
  418854:	mov	x2, #0x1                   	// #1
  418858:	mov	x0, x2
  41885c:	cmp	x0, #0x0
  418860:	b.eq	418890 <ferror@plt+0x14880>  // b.none
  418864:	ldr	x5, [sp, #16]
  418868:	ldr	x4, [sp, #24]
  41886c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418870:	add	x3, x0, #0x1c8
  418874:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418878:	add	x2, x0, #0x1a0
  41887c:	mov	w1, #0x4                   	// #4
  418880:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418884:	add	x0, x0, #0x168
  418888:	bl	41a980 <ferror@plt+0x16970>
  41888c:	b	41888c <ferror@plt+0x1487c>
  418890:	ldr	x1, [sp, #24]
  418894:	ldr	x0, [sp, #16]
  418898:	mul	x0, x1, x0
  41889c:	bl	4184c4 <ferror@plt+0x144b4>
  4188a0:	ldp	x29, x30, [sp], #32
  4188a4:	ret
  4188a8:	stp	x29, x30, [sp, #-48]!
  4188ac:	mov	x29, sp
  4188b0:	str	x0, [sp, #40]
  4188b4:	str	x1, [sp, #32]
  4188b8:	str	x2, [sp, #24]
  4188bc:	ldr	x0, [sp, #24]
  4188c0:	cmp	x0, #0x0
  4188c4:	b.eq	41891c <ferror@plt+0x1490c>  // b.none
  4188c8:	mov	x2, #0x0                   	// #0
  4188cc:	ldr	x1, [sp, #32]
  4188d0:	ldr	x0, [sp, #24]
  4188d4:	umulh	x0, x1, x0
  4188d8:	cmp	x0, #0x0
  4188dc:	b.eq	4188e4 <ferror@plt+0x148d4>  // b.none
  4188e0:	mov	x2, #0x1                   	// #1
  4188e4:	mov	x0, x2
  4188e8:	cmp	x0, #0x0
  4188ec:	b.eq	41891c <ferror@plt+0x1490c>  // b.none
  4188f0:	ldr	x5, [sp, #24]
  4188f4:	ldr	x4, [sp, #32]
  4188f8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4188fc:	add	x3, x0, #0x1d8
  418900:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418904:	add	x2, x0, #0x1a0
  418908:	mov	w1, #0x4                   	// #4
  41890c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418910:	add	x0, x0, #0x168
  418914:	bl	41a980 <ferror@plt+0x16970>
  418918:	b	418918 <ferror@plt+0x14908>
  41891c:	ldr	x1, [sp, #32]
  418920:	ldr	x0, [sp, #24]
  418924:	mul	x0, x1, x0
  418928:	mov	x1, x0
  41892c:	ldr	x0, [sp, #40]
  418930:	bl	418540 <ferror@plt+0x14530>
  418934:	ldp	x29, x30, [sp], #48
  418938:	ret
  41893c:	stp	x29, x30, [sp, #-32]!
  418940:	mov	x29, sp
  418944:	str	x0, [sp, #24]
  418948:	str	x1, [sp, #16]
  41894c:	ldr	x0, [sp, #16]
  418950:	cmp	x0, #0x0
  418954:	b.eq	418988 <ferror@plt+0x14978>  // b.none
  418958:	mov	x2, #0x0                   	// #0
  41895c:	ldr	x1, [sp, #24]
  418960:	ldr	x0, [sp, #16]
  418964:	umulh	x0, x1, x0
  418968:	cmp	x0, #0x0
  41896c:	b.eq	418974 <ferror@plt+0x14964>  // b.none
  418970:	mov	x2, #0x1                   	// #1
  418974:	mov	x0, x2
  418978:	cmp	x0, #0x0
  41897c:	b.eq	418988 <ferror@plt+0x14978>  // b.none
  418980:	mov	x0, #0x0                   	// #0
  418984:	b	418998 <ferror@plt+0x14988>
  418988:	ldr	x1, [sp, #24]
  41898c:	ldr	x0, [sp, #16]
  418990:	mul	x0, x1, x0
  418994:	bl	418688 <ferror@plt+0x14678>
  418998:	ldp	x29, x30, [sp], #32
  41899c:	ret
  4189a0:	stp	x29, x30, [sp, #-32]!
  4189a4:	mov	x29, sp
  4189a8:	str	x0, [sp, #24]
  4189ac:	str	x1, [sp, #16]
  4189b0:	ldr	x0, [sp, #16]
  4189b4:	cmp	x0, #0x0
  4189b8:	b.eq	4189ec <ferror@plt+0x149dc>  // b.none
  4189bc:	mov	x2, #0x0                   	// #0
  4189c0:	ldr	x1, [sp, #24]
  4189c4:	ldr	x0, [sp, #16]
  4189c8:	umulh	x0, x1, x0
  4189cc:	cmp	x0, #0x0
  4189d0:	b.eq	4189d8 <ferror@plt+0x149c8>  // b.none
  4189d4:	mov	x2, #0x1                   	// #1
  4189d8:	mov	x0, x2
  4189dc:	cmp	x0, #0x0
  4189e0:	b.eq	4189ec <ferror@plt+0x149dc>  // b.none
  4189e4:	mov	x0, #0x0                   	// #0
  4189e8:	b	4189fc <ferror@plt+0x149ec>
  4189ec:	ldr	x1, [sp, #24]
  4189f0:	ldr	x0, [sp, #16]
  4189f4:	mul	x0, x1, x0
  4189f8:	bl	4186cc <ferror@plt+0x146bc>
  4189fc:	ldp	x29, x30, [sp], #32
  418a00:	ret
  418a04:	stp	x29, x30, [sp, #-48]!
  418a08:	mov	x29, sp
  418a0c:	str	x0, [sp, #40]
  418a10:	str	x1, [sp, #32]
  418a14:	str	x2, [sp, #24]
  418a18:	ldr	x0, [sp, #24]
  418a1c:	cmp	x0, #0x0
  418a20:	b.eq	418a54 <ferror@plt+0x14a44>  // b.none
  418a24:	mov	x2, #0x0                   	// #0
  418a28:	ldr	x1, [sp, #32]
  418a2c:	ldr	x0, [sp, #24]
  418a30:	umulh	x0, x1, x0
  418a34:	cmp	x0, #0x0
  418a38:	b.eq	418a40 <ferror@plt+0x14a30>  // b.none
  418a3c:	mov	x2, #0x1                   	// #1
  418a40:	mov	x0, x2
  418a44:	cmp	x0, #0x0
  418a48:	b.eq	418a54 <ferror@plt+0x14a44>  // b.none
  418a4c:	mov	x0, #0x0                   	// #0
  418a50:	b	418a6c <ferror@plt+0x14a5c>
  418a54:	ldr	x1, [sp, #32]
  418a58:	ldr	x0, [sp, #24]
  418a5c:	mul	x0, x1, x0
  418a60:	mov	x1, x0
  418a64:	ldr	x0, [sp, #40]
  418a68:	bl	41872c <ferror@plt+0x1471c>
  418a6c:	ldp	x29, x30, [sp], #48
  418a70:	ret
  418a74:	stp	x29, x30, [sp, #-48]!
  418a78:	mov	x29, sp
  418a7c:	str	x0, [sp, #24]
  418a80:	str	x1, [sp, #16]
  418a84:	ldr	x1, [sp, #24]
  418a88:	ldr	x0, [sp, #16]
  418a8c:	mul	x0, x1, x0
  418a90:	str	x0, [sp, #40]
  418a94:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418a98:	add	x0, x0, #0x718
  418a9c:	ldr	x1, [x0]
  418aa0:	ldr	x0, [sp, #40]
  418aa4:	blr	x1
  418aa8:	str	x0, [sp, #32]
  418aac:	ldr	x0, [sp, #32]
  418ab0:	cmp	x0, #0x0
  418ab4:	b.eq	418ac8 <ferror@plt+0x14ab8>  // b.none
  418ab8:	ldr	x2, [sp, #40]
  418abc:	mov	w1, #0x0                   	// #0
  418ac0:	ldr	x0, [sp, #32]
  418ac4:	bl	4038e0 <memset@plt>
  418ac8:	ldr	x0, [sp, #32]
  418acc:	ldp	x29, x30, [sp], #48
  418ad0:	ret
  418ad4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418ad8:	add	x0, x0, #0xc90
  418adc:	ldr	w0, [x0]
  418ae0:	cmp	w0, #0x0
  418ae4:	cset	w0, eq  // eq = none
  418ae8:	and	w0, w0, #0xff
  418aec:	ret
  418af0:	stp	x29, x30, [sp, #-32]!
  418af4:	mov	x29, sp
  418af8:	str	x0, [sp, #24]
  418afc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418b00:	add	x0, x0, #0xc90
  418b04:	ldr	w0, [x0]
  418b08:	cmp	w0, #0x0
  418b0c:	b.ne	418c44 <ferror@plt+0x14c34>  // b.any
  418b10:	ldr	x0, [sp, #24]
  418b14:	ldr	x0, [x0]
  418b18:	cmp	x0, #0x0
  418b1c:	b.eq	418c28 <ferror@plt+0x14c18>  // b.none
  418b20:	ldr	x0, [sp, #24]
  418b24:	ldr	x0, [x0, #8]
  418b28:	cmp	x0, #0x0
  418b2c:	b.eq	418c28 <ferror@plt+0x14c18>  // b.none
  418b30:	ldr	x0, [sp, #24]
  418b34:	ldr	x0, [x0, #16]
  418b38:	cmp	x0, #0x0
  418b3c:	b.eq	418c28 <ferror@plt+0x14c18>  // b.none
  418b40:	ldr	x0, [sp, #24]
  418b44:	ldr	x1, [x0]
  418b48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418b4c:	add	x0, x0, #0x718
  418b50:	str	x1, [x0]
  418b54:	ldr	x0, [sp, #24]
  418b58:	ldr	x1, [x0, #8]
  418b5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418b60:	add	x0, x0, #0x718
  418b64:	str	x1, [x0, #8]
  418b68:	ldr	x0, [sp, #24]
  418b6c:	ldr	x1, [x0, #16]
  418b70:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418b74:	add	x0, x0, #0x718
  418b78:	str	x1, [x0, #16]
  418b7c:	ldr	x0, [sp, #24]
  418b80:	ldr	x0, [x0, #24]
  418b84:	cmp	x0, #0x0
  418b88:	b.eq	418b98 <ferror@plt+0x14b88>  // b.none
  418b8c:	ldr	x0, [sp, #24]
  418b90:	ldr	x0, [x0, #24]
  418b94:	b	418ba0 <ferror@plt+0x14b90>
  418b98:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  418b9c:	add	x0, x0, #0xa74
  418ba0:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  418ba4:	add	x1, x1, #0x718
  418ba8:	str	x0, [x1, #24]
  418bac:	ldr	x0, [sp, #24]
  418bb0:	ldr	x0, [x0, #32]
  418bb4:	cmp	x0, #0x0
  418bb8:	b.eq	418bc8 <ferror@plt+0x14bb8>  // b.none
  418bbc:	ldr	x0, [sp, #24]
  418bc0:	ldr	x0, [x0, #32]
  418bc4:	b	418bd4 <ferror@plt+0x14bc4>
  418bc8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418bcc:	add	x0, x0, #0x718
  418bd0:	ldr	x0, [x0]
  418bd4:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  418bd8:	add	x1, x1, #0x718
  418bdc:	str	x0, [x1, #32]
  418be0:	ldr	x0, [sp, #24]
  418be4:	ldr	x0, [x0, #40]
  418be8:	cmp	x0, #0x0
  418bec:	b.eq	418bfc <ferror@plt+0x14bec>  // b.none
  418bf0:	ldr	x0, [sp, #24]
  418bf4:	ldr	x0, [x0, #40]
  418bf8:	b	418c08 <ferror@plt+0x14bf8>
  418bfc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418c00:	add	x0, x0, #0x718
  418c04:	ldr	x0, [x0, #8]
  418c08:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  418c0c:	add	x1, x1, #0x718
  418c10:	str	x0, [x1, #40]
  418c14:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418c18:	add	x0, x0, #0xc90
  418c1c:	mov	w1, #0x1                   	// #1
  418c20:	str	w1, [x0]
  418c24:	b	418c5c <ferror@plt+0x14c4c>
  418c28:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418c2c:	add	x2, x0, #0x1e8
  418c30:	mov	w1, #0x10                  	// #16
  418c34:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418c38:	add	x0, x0, #0x168
  418c3c:	bl	41a980 <ferror@plt+0x16970>
  418c40:	b	418c5c <ferror@plt+0x14c4c>
  418c44:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418c48:	add	x2, x0, #0x238
  418c4c:	mov	w1, #0x10                  	// #16
  418c50:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  418c54:	add	x0, x0, #0x168
  418c58:	bl	41a980 <ferror@plt+0x16970>
  418c5c:	nop
  418c60:	ldp	x29, x30, [sp], #32
  418c64:	ret
  418c68:	stp	x29, x30, [sp, #-32]!
  418c6c:	mov	x29, sp
  418c70:	str	w0, [sp, #28]
  418c74:	str	x1, [sp, #16]
  418c78:	str	w2, [sp, #24]
  418c7c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418c80:	add	x0, x0, #0xcb8
  418c84:	bl	4417e4 <ferror@plt+0x3d7d4>
  418c88:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418c8c:	add	x0, x0, #0xc98
  418c90:	ldr	x0, [x0]
  418c94:	cmp	x0, #0x0
  418c98:	b.ne	418cdc <ferror@plt+0x14ccc>  // b.any
  418c9c:	mov	x1, #0x4                   	// #4
  418ca0:	mov	x0, #0x8008                	// #32776
  418ca4:	bl	403950 <calloc@plt>
  418ca8:	mov	x1, x0
  418cac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418cb0:	add	x0, x0, #0xc98
  418cb4:	str	x1, [x0]
  418cb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418cbc:	add	x0, x0, #0xc98
  418cc0:	ldr	x0, [x0]
  418cc4:	cmp	x0, #0x0
  418cc8:	b.ne	418cdc <ferror@plt+0x14ccc>  // b.any
  418ccc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418cd0:	add	x0, x0, #0xcb8
  418cd4:	bl	441828 <ferror@plt+0x3d818>
  418cd8:	b	418f38 <ferror@plt+0x14f28>
  418cdc:	ldr	x0, [sp, #16]
  418ce0:	cmp	x0, #0xfff
  418ce4:	b.hi	418dc8 <ferror@plt+0x14db8>  // b.pmore
  418ce8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418cec:	add	x0, x0, #0xc98
  418cf0:	ldr	x2, [x0]
  418cf4:	ldr	w0, [sp, #24]
  418cf8:	cmp	w0, #0x0
  418cfc:	b.eq	418d08 <ferror@plt+0x14cf8>  // b.none
  418d00:	mov	w0, #0x4                   	// #4
  418d04:	b	418d0c <ferror@plt+0x14cfc>
  418d08:	mov	w0, #0x0                   	// #0
  418d0c:	ldr	w1, [sp, #28]
  418d10:	and	w1, w1, #0x2
  418d14:	orr	w0, w0, w1
  418d18:	ldr	w1, [sp, #28]
  418d1c:	and	w1, w1, #0x1
  418d20:	cmp	w1, #0x0
  418d24:	cset	w1, ne  // ne = any
  418d28:	and	w1, w1, #0xff
  418d2c:	orr	w1, w0, w1
  418d30:	mov	w0, w1
  418d34:	lsl	w0, w0, #12
  418d38:	add	w0, w0, w1
  418d3c:	sxtw	x1, w0
  418d40:	ldr	x0, [sp, #16]
  418d44:	add	x0, x1, x0
  418d48:	lsl	x0, x0, #2
  418d4c:	add	x0, x2, x0
  418d50:	ldr	w2, [x0]
  418d54:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418d58:	add	x0, x0, #0xc98
  418d5c:	ldr	x3, [x0]
  418d60:	ldr	w0, [sp, #24]
  418d64:	cmp	w0, #0x0
  418d68:	b.eq	418d74 <ferror@plt+0x14d64>  // b.none
  418d6c:	mov	w0, #0x4                   	// #4
  418d70:	b	418d78 <ferror@plt+0x14d68>
  418d74:	mov	w0, #0x0                   	// #0
  418d78:	ldr	w1, [sp, #28]
  418d7c:	and	w1, w1, #0x2
  418d80:	orr	w0, w0, w1
  418d84:	ldr	w1, [sp, #28]
  418d88:	and	w1, w1, #0x1
  418d8c:	cmp	w1, #0x0
  418d90:	cset	w1, ne  // ne = any
  418d94:	and	w1, w1, #0xff
  418d98:	orr	w1, w0, w1
  418d9c:	mov	w0, w1
  418da0:	lsl	w0, w0, #12
  418da4:	add	w0, w0, w1
  418da8:	sxtw	x1, w0
  418dac:	ldr	x0, [sp, #16]
  418db0:	add	x0, x1, x0
  418db4:	lsl	x0, x0, #2
  418db8:	add	x0, x3, x0
  418dbc:	add	w1, w2, #0x1
  418dc0:	str	w1, [x0]
  418dc4:	b	418e9c <ferror@plt+0x14e8c>
  418dc8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418dcc:	add	x0, x0, #0xc98
  418dd0:	ldr	x2, [x0]
  418dd4:	ldr	w0, [sp, #24]
  418dd8:	cmp	w0, #0x0
  418ddc:	b.eq	418de8 <ferror@plt+0x14dd8>  // b.none
  418de0:	mov	w0, #0x4                   	// #4
  418de4:	b	418dec <ferror@plt+0x14ddc>
  418de8:	mov	w0, #0x0                   	// #0
  418dec:	ldr	w1, [sp, #28]
  418df0:	and	w1, w1, #0x2
  418df4:	orr	w0, w0, w1
  418df8:	ldr	w1, [sp, #28]
  418dfc:	and	w1, w1, #0x1
  418e00:	cmp	w1, #0x0
  418e04:	cset	w1, ne  // ne = any
  418e08:	and	w1, w1, #0xff
  418e0c:	orr	w1, w0, w1
  418e10:	mov	w0, w1
  418e14:	lsl	w0, w0, #12
  418e18:	add	w0, w0, w1
  418e1c:	add	w0, w0, #0x1, lsl #12
  418e20:	sxtw	x0, w0
  418e24:	lsl	x0, x0, #2
  418e28:	add	x0, x2, x0
  418e2c:	ldr	w2, [x0]
  418e30:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418e34:	add	x0, x0, #0xc98
  418e38:	ldr	x3, [x0]
  418e3c:	ldr	w0, [sp, #24]
  418e40:	cmp	w0, #0x0
  418e44:	b.eq	418e50 <ferror@plt+0x14e40>  // b.none
  418e48:	mov	w0, #0x4                   	// #4
  418e4c:	b	418e54 <ferror@plt+0x14e44>
  418e50:	mov	w0, #0x0                   	// #0
  418e54:	ldr	w1, [sp, #28]
  418e58:	and	w1, w1, #0x2
  418e5c:	orr	w0, w0, w1
  418e60:	ldr	w1, [sp, #28]
  418e64:	and	w1, w1, #0x1
  418e68:	cmp	w1, #0x0
  418e6c:	cset	w1, ne  // ne = any
  418e70:	and	w1, w1, #0xff
  418e74:	orr	w1, w0, w1
  418e78:	mov	w0, w1
  418e7c:	lsl	w0, w0, #12
  418e80:	add	w0, w0, w1
  418e84:	add	w0, w0, #0x1, lsl #12
  418e88:	sxtw	x0, w0
  418e8c:	lsl	x0, x0, #2
  418e90:	add	x0, x3, x0
  418e94:	add	w1, w2, #0x1
  418e98:	str	w1, [x0]
  418e9c:	ldr	w0, [sp, #24]
  418ea0:	cmp	w0, #0x0
  418ea4:	b.eq	418f2c <ferror@plt+0x14f1c>  // b.none
  418ea8:	ldr	w0, [sp, #28]
  418eac:	and	w0, w0, #0x1
  418eb0:	cmp	w0, #0x0
  418eb4:	b.eq	418f0c <ferror@plt+0x14efc>  // b.none
  418eb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418ebc:	add	x0, x0, #0xca0
  418ec0:	ldr	x1, [x0]
  418ec4:	ldr	x0, [sp, #16]
  418ec8:	add	x1, x1, x0
  418ecc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418ed0:	add	x0, x0, #0xca0
  418ed4:	str	x1, [x0]
  418ed8:	ldr	w0, [sp, #28]
  418edc:	and	w0, w0, #0x4
  418ee0:	cmp	w0, #0x0
  418ee4:	b.eq	418f2c <ferror@plt+0x14f1c>  // b.none
  418ee8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418eec:	add	x0, x0, #0xca8
  418ef0:	ldr	x1, [x0]
  418ef4:	ldr	x0, [sp, #16]
  418ef8:	add	x1, x1, x0
  418efc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418f00:	add	x0, x0, #0xca8
  418f04:	str	x1, [x0]
  418f08:	b	418f2c <ferror@plt+0x14f1c>
  418f0c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418f10:	add	x0, x0, #0xcb0
  418f14:	ldr	x1, [x0]
  418f18:	ldr	x0, [sp, #16]
  418f1c:	add	x1, x1, x0
  418f20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418f24:	add	x0, x0, #0xcb0
  418f28:	str	x1, [x0]
  418f2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  418f30:	add	x0, x0, #0xcb8
  418f34:	bl	441828 <ferror@plt+0x3d818>
  418f38:	ldp	x29, x30, [sp], #32
  418f3c:	ret
  418f40:	stp	x29, x30, [sp, #-80]!
  418f44:	mov	x29, sp
  418f48:	str	x0, [sp, #24]
  418f4c:	str	w1, [sp, #20]
  418f50:	mov	w0, #0x1                   	// #1
  418f54:	str	w0, [sp, #76]
  418f58:	str	wzr, [sp, #72]
  418f5c:	b	419164 <ferror@plt+0x15154>
  418f60:	ldr	w0, [sp, #20]
  418f64:	lsl	w0, w0, #2
  418f68:	orr	w1, w0, #0x1
  418f6c:	mov	w0, w1
  418f70:	lsl	w0, w0, #12
  418f74:	add	w0, w0, w1
  418f78:	mov	w1, w0
  418f7c:	ldr	w0, [sp, #72]
  418f80:	add	w0, w1, w0
  418f84:	mov	w0, w0
  418f88:	lsl	x0, x0, #2
  418f8c:	ldr	x1, [sp, #24]
  418f90:	add	x0, x1, x0
  418f94:	ldr	w0, [x0]
  418f98:	mov	w0, w0
  418f9c:	str	x0, [sp, #64]
  418fa0:	ldr	w0, [sp, #20]
  418fa4:	lsl	w0, w0, #2
  418fa8:	orr	w1, w0, #0x3
  418fac:	mov	w0, w1
  418fb0:	lsl	w0, w0, #12
  418fb4:	add	w0, w0, w1
  418fb8:	mov	w1, w0
  418fbc:	ldr	w0, [sp, #72]
  418fc0:	add	w0, w1, w0
  418fc4:	mov	w0, w0
  418fc8:	lsl	x0, x0, #2
  418fcc:	ldr	x1, [sp, #24]
  418fd0:	add	x0, x1, x0
  418fd4:	ldr	w0, [x0]
  418fd8:	mov	w0, w0
  418fdc:	str	x0, [sp, #56]
  418fe0:	ldr	w0, [sp, #20]
  418fe4:	lsl	w1, w0, #2
  418fe8:	mov	w0, w1
  418fec:	lsl	w0, w0, #12
  418ff0:	add	w0, w0, w1
  418ff4:	mov	w1, w0
  418ff8:	ldr	w0, [sp, #72]
  418ffc:	add	w0, w1, w0
  419000:	mov	w0, w0
  419004:	lsl	x0, x0, #2
  419008:	ldr	x1, [sp, #24]
  41900c:	add	x0, x1, x0
  419010:	ldr	w0, [x0]
  419014:	mov	w0, w0
  419018:	str	x0, [sp, #48]
  41901c:	ldr	w0, [sp, #20]
  419020:	lsl	w0, w0, #2
  419024:	orr	w1, w0, #0x2
  419028:	mov	w0, w1
  41902c:	lsl	w0, w0, #12
  419030:	add	w0, w0, w1
  419034:	mov	w1, w0
  419038:	ldr	w0, [sp, #72]
  41903c:	add	w0, w1, w0
  419040:	mov	w0, w0
  419044:	lsl	x0, x0, #2
  419048:	ldr	x1, [sp, #24]
  41904c:	add	x0, x1, x0
  419050:	ldr	w0, [x0]
  419054:	mov	w0, w0
  419058:	str	x0, [sp, #40]
  41905c:	ldr	x0, [sp, #64]
  419060:	cmp	x0, #0x0
  419064:	b.ne	41908c <ferror@plt+0x1507c>  // b.any
  419068:	ldr	x0, [sp, #56]
  41906c:	cmp	x0, #0x0
  419070:	b.ne	41908c <ferror@plt+0x1507c>  // b.any
  419074:	ldr	x0, [sp, #48]
  419078:	cmp	x0, #0x0
  41907c:	b.ne	41908c <ferror@plt+0x1507c>  // b.any
  419080:	ldr	x0, [sp, #40]
  419084:	cmp	x0, #0x0
  419088:	b.eq	419154 <ferror@plt+0x15144>  // b.none
  41908c:	ldr	w0, [sp, #76]
  419090:	cmp	w0, #0x0
  419094:	b.eq	4190cc <ferror@plt+0x150bc>  // b.none
  419098:	str	wzr, [sp, #76]
  41909c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4190a0:	add	x0, x0, #0x280
  4190a4:	bl	41b438 <ferror@plt+0x17428>
  4190a8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4190ac:	add	x0, x0, #0x2d0
  4190b0:	bl	41b438 <ferror@plt+0x17428>
  4190b4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4190b8:	add	x0, x0, #0x320
  4190bc:	bl	41b438 <ferror@plt+0x17428>
  4190c0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4190c4:	add	x0, x0, #0x370
  4190c8:	bl	41b438 <ferror@plt+0x17428>
  4190cc:	ldr	w0, [sp, #72]
  4190d0:	cmp	w0, #0xfff
  4190d4:	b.hi	419124 <ferror@plt+0x15114>  // b.pmore
  4190d8:	ldr	x1, [sp, #64]
  4190dc:	ldr	x0, [sp, #48]
  4190e0:	sub	x1, x1, x0
  4190e4:	ldr	x0, [sp, #56]
  4190e8:	add	x1, x1, x0
  4190ec:	ldr	x0, [sp, #40]
  4190f0:	sub	x1, x1, x0
  4190f4:	ldr	w0, [sp, #72]
  4190f8:	mul	x0, x1, x0
  4190fc:	mov	x6, x0
  419100:	ldr	x5, [sp, #40]
  419104:	ldr	x4, [sp, #56]
  419108:	ldr	x3, [sp, #48]
  41910c:	ldr	x2, [sp, #64]
  419110:	ldr	w1, [sp, #72]
  419114:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419118:	add	x0, x0, #0x3c0
  41911c:	bl	41b438 <ferror@plt+0x17428>
  419120:	b	419158 <ferror@plt+0x15148>
  419124:	ldr	w0, [sp, #72]
  419128:	cmp	w0, #0xfff
  41912c:	b.ls	419158 <ferror@plt+0x15148>  // b.plast
  419130:	ldr	x5, [sp, #40]
  419134:	ldr	x4, [sp, #56]
  419138:	ldr	x3, [sp, #48]
  41913c:	ldr	x2, [sp, #64]
  419140:	ldr	w1, [sp, #72]
  419144:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419148:	add	x0, x0, #0x3f0
  41914c:	bl	41b438 <ferror@plt+0x17428>
  419150:	b	419158 <ferror@plt+0x15148>
  419154:	nop
  419158:	ldr	w0, [sp, #72]
  41915c:	add	w0, w0, #0x1
  419160:	str	w0, [sp, #72]
  419164:	ldr	w0, [sp, #72]
  419168:	cmp	w0, #0x1, lsl #12
  41916c:	b.ls	418f60 <ferror@plt+0x14f50>  // b.plast
  419170:	ldr	w0, [sp, #76]
  419174:	cmp	w0, #0x0
  419178:	b.eq	419188 <ferror@plt+0x15178>  // b.none
  41917c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419180:	add	x0, x0, #0x428
  419184:	bl	41b438 <ferror@plt+0x17428>
  419188:	nop
  41918c:	ldp	x29, x30, [sp], #80
  419190:	ret
  419194:	sub	sp, sp, #0x50
  419198:	sub	sp, sp, #0x20, lsl #12
  41919c:	stp	x29, x30, [sp]
  4191a0:	mov	x29, sp
  4191a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4191a8:	add	x0, x0, #0xcb8
  4191ac:	bl	4417e4 <ferror@plt+0x3d7d4>
  4191b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4191b4:	add	x0, x0, #0xca0
  4191b8:	ldr	x0, [x0]
  4191bc:	add	x1, sp, #0x20, lsl #12
  4191c0:	str	x0, [x1, #72]
  4191c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4191c8:	add	x0, x0, #0xca8
  4191cc:	ldr	x0, [x0]
  4191d0:	add	x1, sp, #0x20, lsl #12
  4191d4:	str	x0, [x1, #64]
  4191d8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4191dc:	add	x0, x0, #0xcb0
  4191e0:	ldr	x0, [x0]
  4191e4:	add	x1, sp, #0x20, lsl #12
  4191e8:	str	x0, [x1, #56]
  4191ec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4191f0:	add	x0, x0, #0xc98
  4191f4:	ldr	x0, [x0]
  4191f8:	cmp	x0, #0x0
  4191fc:	b.ne	419210 <ferror@plt+0x15200>  // b.any
  419200:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419204:	add	x0, x0, #0xcb8
  419208:	bl	441828 <ferror@plt+0x3d818>
  41920c:	b	4192fc <ferror@plt+0x152ec>
  419210:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419214:	add	x0, x0, #0xc98
  419218:	ldr	x1, [x0]
  41921c:	add	x0, sp, #0x18
  419220:	mov	x2, #0x20                  	// #32
  419224:	movk	x2, #0x2, lsl #16
  419228:	bl	4034c0 <memcpy@plt>
  41922c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419230:	add	x0, x0, #0xcb8
  419234:	bl	441828 <ferror@plt+0x3d818>
  419238:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41923c:	add	x0, x0, #0x438
  419240:	bl	41b438 <ferror@plt+0x17428>
  419244:	add	x0, sp, #0x18
  419248:	mov	w1, #0x1                   	// #1
  41924c:	bl	418f40 <ferror@plt+0x14f30>
  419250:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419254:	add	x0, x0, #0x470
  419258:	bl	41b438 <ferror@plt+0x17428>
  41925c:	add	x0, sp, #0x18
  419260:	mov	w1, #0x0                   	// #0
  419264:	bl	418f40 <ferror@plt+0x14f30>
  419268:	add	x0, sp, #0x20, lsl #12
  41926c:	ldr	d0, [x0, #64]
  419270:	ucvtf	d1, d0
  419274:	add	x0, sp, #0x20, lsl #12
  419278:	ldr	d0, [x0, #72]
  41927c:	ucvtf	d0, d0
  419280:	fdiv	d0, d1, d0
  419284:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  419288:	fmov	d1, x0
  41928c:	fmul	d2, d0, d1
  419290:	add	x0, sp, #0x20, lsl #12
  419294:	ldr	d0, [x0, #56]
  419298:	ucvtf	d1, d0
  41929c:	add	x0, sp, #0x20, lsl #12
  4192a0:	ldr	d0, [x0, #72]
  4192a4:	ucvtf	d0, d0
  4192a8:	fdiv	d0, d1, d0
  4192ac:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  4192b0:	fmov	d1, x0
  4192b4:	fmul	d0, d0, d1
  4192b8:	add	x0, sp, #0x20, lsl #12
  4192bc:	ldr	x1, [x0, #72]
  4192c0:	add	x0, sp, #0x20, lsl #12
  4192c4:	ldr	x0, [x0, #56]
  4192c8:	sub	x0, x1, x0
  4192cc:	mov	x4, x0
  4192d0:	fmov	d1, d0
  4192d4:	add	x0, sp, #0x20, lsl #12
  4192d8:	ldr	x3, [x0, #56]
  4192dc:	fmov	d0, d2
  4192e0:	add	x0, sp, #0x20, lsl #12
  4192e4:	ldr	x2, [x0, #64]
  4192e8:	add	x0, sp, #0x20, lsl #12
  4192ec:	ldr	x1, [x0, #72]
  4192f0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4192f4:	add	x0, x0, #0x4a0
  4192f8:	bl	41b438 <ferror@plt+0x17428>
  4192fc:	ldp	x29, x30, [sp]
  419300:	add	sp, sp, #0x50
  419304:	add	sp, sp, #0x20, lsl #12
  419308:	ret
  41930c:	stp	x29, x30, [sp, #-48]!
  419310:	mov	x29, sp
  419314:	str	x0, [sp, #24]
  419318:	ldr	x0, [sp, #24]
  41931c:	add	x0, x0, #0x10
  419320:	bl	4037e0 <malloc@plt>
  419324:	str	x0, [sp, #40]
  419328:	ldr	x0, [sp, #40]
  41932c:	cmp	x0, #0x0
  419330:	b.eq	41936c <ferror@plt+0x1535c>  // b.none
  419334:	ldr	x0, [sp, #40]
  419338:	str	xzr, [x0]
  41933c:	ldr	x0, [sp, #40]
  419340:	add	x0, x0, #0x8
  419344:	ldr	x1, [sp, #24]
  419348:	str	x1, [x0]
  41934c:	mov	w2, #0x1                   	// #1
  419350:	ldr	x1, [sp, #24]
  419354:	mov	w0, #0x1                   	// #1
  419358:	bl	418c68 <ferror@plt+0x14c58>
  41935c:	ldr	x0, [sp, #40]
  419360:	add	x0, x0, #0x10
  419364:	str	x0, [sp, #40]
  419368:	b	41937c <ferror@plt+0x1536c>
  41936c:	mov	w2, #0x0                   	// #0
  419370:	ldr	x1, [sp, #24]
  419374:	mov	w0, #0x1                   	// #1
  419378:	bl	418c68 <ferror@plt+0x14c58>
  41937c:	ldr	x0, [sp, #40]
  419380:	ldp	x29, x30, [sp], #48
  419384:	ret
  419388:	stp	x29, x30, [sp, #-48]!
  41938c:	mov	x29, sp
  419390:	str	x0, [sp, #24]
  419394:	ldr	x0, [sp, #24]
  419398:	bl	41930c <ferror@plt+0x152fc>
  41939c:	str	x0, [sp, #40]
  4193a0:	ldr	x0, [sp, #40]
  4193a4:	cmp	x0, #0x0
  4193a8:	b.ne	4193b0 <ferror@plt+0x153a0>  // b.any
  4193ac:	bl	419194 <ferror@plt+0x15184>
  4193b0:	ldr	x0, [sp, #40]
  4193b4:	ldp	x29, x30, [sp], #48
  4193b8:	ret
  4193bc:	stp	x29, x30, [sp, #-48]!
  4193c0:	mov	x29, sp
  4193c4:	str	x0, [sp, #24]
  4193c8:	str	x1, [sp, #16]
  4193cc:	ldr	x1, [sp, #24]
  4193d0:	ldr	x0, [sp, #16]
  4193d4:	mul	x0, x1, x0
  4193d8:	str	x0, [sp, #32]
  4193dc:	ldr	x0, [sp, #32]
  4193e0:	add	x0, x0, #0x10
  4193e4:	mov	x1, x0
  4193e8:	mov	x0, #0x1                   	// #1
  4193ec:	bl	403950 <calloc@plt>
  4193f0:	str	x0, [sp, #40]
  4193f4:	ldr	x0, [sp, #40]
  4193f8:	cmp	x0, #0x0
  4193fc:	b.eq	419438 <ferror@plt+0x15428>  // b.none
  419400:	ldr	x0, [sp, #40]
  419404:	str	xzr, [x0]
  419408:	ldr	x0, [sp, #40]
  41940c:	add	x0, x0, #0x8
  419410:	ldr	x1, [sp, #32]
  419414:	str	x1, [x0]
  419418:	mov	w2, #0x1                   	// #1
  41941c:	ldr	x1, [sp, #32]
  419420:	mov	w0, #0x5                   	// #5
  419424:	bl	418c68 <ferror@plt+0x14c58>
  419428:	ldr	x0, [sp, #40]
  41942c:	add	x0, x0, #0x10
  419430:	str	x0, [sp, #40]
  419434:	b	41944c <ferror@plt+0x1543c>
  419438:	mov	w2, #0x0                   	// #0
  41943c:	ldr	x1, [sp, #32]
  419440:	mov	w0, #0x5                   	// #5
  419444:	bl	418c68 <ferror@plt+0x14c58>
  419448:	bl	419194 <ferror@plt+0x15184>
  41944c:	ldr	x0, [sp, #40]
  419450:	ldp	x29, x30, [sp], #48
  419454:	ret
  419458:	stp	x29, x30, [sp, #-48]!
  41945c:	mov	x29, sp
  419460:	str	x0, [sp, #24]
  419464:	ldr	x0, [sp, #24]
  419468:	str	x0, [sp, #40]
  41946c:	ldr	x0, [sp, #40]
  419470:	sub	x0, x0, #0x10
  419474:	str	x0, [sp, #40]
  419478:	ldr	x0, [sp, #40]
  41947c:	ldr	x0, [x0]
  419480:	cmp	x0, #0x0
  419484:	b.eq	4194d8 <ferror@plt+0x154c8>  // b.none
  419488:	ldr	x0, [sp, #40]
  41948c:	add	x1, x0, #0x10
  419490:	ldr	x0, [sp, #40]
  419494:	ldr	x0, [x0]
  419498:	mov	x4, x0
  41949c:	mov	x3, x1
  4194a0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4194a4:	add	x2, x0, #0x500
  4194a8:	mov	w1, #0x10                  	// #16
  4194ac:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4194b0:	add	x0, x0, #0x168
  4194b4:	bl	41a980 <ferror@plt+0x16970>
  4194b8:	ldr	x0, [sp, #40]
  4194bc:	add	x0, x0, #0x8
  4194c0:	ldr	x0, [x0]
  4194c4:	mov	w2, #0x0                   	// #0
  4194c8:	mov	x1, x0
  4194cc:	mov	w0, #0x0                   	// #0
  4194d0:	bl	418c68 <ferror@plt+0x14c58>
  4194d4:	b	419518 <ferror@plt+0x15508>
  4194d8:	ldr	x0, [sp, #40]
  4194dc:	add	x0, x0, #0x8
  4194e0:	ldr	x0, [x0]
  4194e4:	mov	w2, #0x1                   	// #1
  4194e8:	mov	x1, x0
  4194ec:	mov	w0, #0x0                   	// #0
  4194f0:	bl	418c68 <ferror@plt+0x14c58>
  4194f4:	ldr	x0, [sp, #40]
  4194f8:	add	x3, x0, #0x10
  4194fc:	ldr	x0, [sp, #40]
  419500:	add	x0, x0, #0x8
  419504:	ldr	x0, [x0]
  419508:	mov	x2, x0
  41950c:	mov	w1, #0xaa                  	// #170
  419510:	mov	x0, x3
  419514:	bl	4038e0 <memset@plt>
  419518:	ldr	x0, [sp, #40]
  41951c:	ldr	x0, [x0]
  419520:	add	x1, x0, #0x1
  419524:	ldr	x0, [sp, #40]
  419528:	str	x1, [x0]
  41952c:	nop
  419530:	ldp	x29, x30, [sp], #48
  419534:	ret
  419538:	stp	x29, x30, [sp, #-48]!
  41953c:	mov	x29, sp
  419540:	str	x0, [sp, #24]
  419544:	str	x1, [sp, #16]
  419548:	ldr	x0, [sp, #24]
  41954c:	str	x0, [sp, #40]
  419550:	ldr	x0, [sp, #40]
  419554:	sub	x0, x0, #0x10
  419558:	str	x0, [sp, #40]
  41955c:	ldr	x0, [sp, #24]
  419560:	cmp	x0, #0x0
  419564:	b.eq	4195c4 <ferror@plt+0x155b4>  // b.none
  419568:	ldr	x0, [sp, #40]
  41956c:	ldr	x0, [x0]
  419570:	cmp	x0, #0x0
  419574:	b.eq	4195c4 <ferror@plt+0x155b4>  // b.none
  419578:	ldr	x0, [sp, #40]
  41957c:	add	x1, x0, #0x10
  419580:	ldr	x0, [sp, #40]
  419584:	ldr	x0, [x0]
  419588:	mov	x5, x0
  41958c:	ldr	x4, [sp, #16]
  419590:	mov	x3, x1
  419594:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419598:	add	x2, x0, #0x538
  41959c:	mov	w1, #0x10                  	// #16
  4195a0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4195a4:	add	x0, x0, #0x168
  4195a8:	bl	41a980 <ferror@plt+0x16970>
  4195ac:	mov	w2, #0x0                   	// #0
  4195b0:	ldr	x1, [sp, #16]
  4195b4:	mov	w0, #0x3                   	// #3
  4195b8:	bl	418c68 <ferror@plt+0x14c58>
  4195bc:	mov	x0, #0x0                   	// #0
  4195c0:	b	419678 <ferror@plt+0x15668>
  4195c4:	ldr	x0, [sp, #24]
  4195c8:	cmp	x0, #0x0
  4195cc:	b.eq	4195d8 <ferror@plt+0x155c8>  // b.none
  4195d0:	ldr	x0, [sp, #40]
  4195d4:	b	4195dc <ferror@plt+0x155cc>
  4195d8:	mov	x0, #0x0                   	// #0
  4195dc:	ldr	x1, [sp, #16]
  4195e0:	add	x1, x1, #0x10
  4195e4:	bl	4039d0 <realloc@plt>
  4195e8:	str	x0, [sp, #40]
  4195ec:	ldr	x0, [sp, #40]
  4195f0:	cmp	x0, #0x0
  4195f4:	b.eq	419664 <ferror@plt+0x15654>  // b.none
  4195f8:	ldr	x0, [sp, #24]
  4195fc:	cmp	x0, #0x0
  419600:	b.eq	419620 <ferror@plt+0x15610>  // b.none
  419604:	ldr	x0, [sp, #40]
  419608:	add	x0, x0, #0x8
  41960c:	ldr	x0, [x0]
  419610:	mov	w2, #0x1                   	// #1
  419614:	mov	x1, x0
  419618:	mov	w0, #0x2                   	// #2
  41961c:	bl	418c68 <ferror@plt+0x14c58>
  419620:	ldr	x0, [sp, #40]
  419624:	str	xzr, [x0]
  419628:	ldr	x0, [sp, #40]
  41962c:	add	x0, x0, #0x8
  419630:	ldr	x1, [sp, #16]
  419634:	str	x1, [x0]
  419638:	ldr	x0, [sp, #40]
  41963c:	add	x0, x0, #0x8
  419640:	ldr	x0, [x0]
  419644:	mov	w2, #0x1                   	// #1
  419648:	mov	x1, x0
  41964c:	mov	w0, #0x3                   	// #3
  419650:	bl	418c68 <ferror@plt+0x14c58>
  419654:	ldr	x0, [sp, #40]
  419658:	add	x0, x0, #0x10
  41965c:	str	x0, [sp, #40]
  419660:	b	419674 <ferror@plt+0x15664>
  419664:	mov	w2, #0x0                   	// #0
  419668:	ldr	x1, [sp, #16]
  41966c:	mov	w0, #0x3                   	// #3
  419670:	bl	418c68 <ferror@plt+0x14c58>
  419674:	ldr	x0, [sp, #40]
  419678:	ldp	x29, x30, [sp], #48
  41967c:	ret
  419680:	stp	x29, x30, [sp, #-32]!
  419684:	mov	x29, sp
  419688:	str	x0, [sp, #24]
  41968c:	str	x1, [sp, #16]
  419690:	ldr	x1, [sp, #16]
  419694:	ldr	x0, [sp, #24]
  419698:	bl	419538 <ferror@plt+0x15528>
  41969c:	str	x0, [sp, #24]
  4196a0:	ldr	x0, [sp, #24]
  4196a4:	cmp	x0, #0x0
  4196a8:	b.ne	4196b0 <ferror@plt+0x156a0>  // b.any
  4196ac:	bl	419194 <ferror@plt+0x15184>
  4196b0:	ldr	x0, [sp, #24]
  4196b4:	ldp	x29, x30, [sp], #32
  4196b8:	ret
  4196bc:	sub	sp, sp, #0x10
  4196c0:	str	x0, [sp, #8]
  4196c4:	str	w1, [sp, #4]
  4196c8:	ldr	w0, [sp, #4]
  4196cc:	cmp	w0, #0x0
  4196d0:	b.lt	4196e0 <ferror@plt+0x156d0>  // b.tstop
  4196d4:	ldr	w0, [sp, #4]
  4196d8:	cmp	w0, #0x40
  4196dc:	b.le	419718 <ferror@plt+0x15708>
  4196e0:	mov	w0, #0x40                  	// #64
  4196e4:	str	w0, [sp, #4]
  4196e8:	b	419718 <ferror@plt+0x15708>
  4196ec:	ldr	w0, [sp, #4]
  4196f0:	sub	w0, w0, #0x1
  4196f4:	str	w0, [sp, #4]
  4196f8:	ldr	w0, [sp, #4]
  4196fc:	ldr	x1, [sp, #8]
  419700:	lsr	x0, x1, x0
  419704:	and	x0, x0, #0x1
  419708:	cmp	x0, #0x0
  41970c:	b.eq	419718 <ferror@plt+0x15708>  // b.none
  419710:	ldr	w0, [sp, #4]
  419714:	b	419728 <ferror@plt+0x15718>
  419718:	ldr	w0, [sp, #4]
  41971c:	cmp	w0, #0x0
  419720:	b.gt	4196ec <ferror@plt+0x156dc>
  419724:	mov	w0, #0xffffffff            	// #-1
  419728:	add	sp, sp, #0x10
  41972c:	ret
  419730:	stp	x29, x30, [sp, #-32]!
  419734:	mov	x29, sp
  419738:	str	x0, [sp, #24]
  41973c:	strb	w1, [sp, #23]
  419740:	ldr	x0, [sp, #24]
  419744:	ldr	x0, [x0, #8]
  419748:	add	x1, x0, #0x1
  41974c:	ldr	x0, [sp, #24]
  419750:	ldr	x0, [x0, #16]
  419754:	cmp	x1, x0
  419758:	b.cs	4197a0 <ferror@plt+0x15790>  // b.hs, b.nlast
  41975c:	ldr	x0, [sp, #24]
  419760:	ldr	x1, [x0]
  419764:	ldr	x0, [sp, #24]
  419768:	ldr	x0, [x0, #8]
  41976c:	add	x3, x0, #0x1
  419770:	ldr	x2, [sp, #24]
  419774:	str	x3, [x2, #8]
  419778:	add	x0, x1, x0
  41977c:	ldrb	w1, [sp, #23]
  419780:	strb	w1, [x0]
  419784:	ldr	x0, [sp, #24]
  419788:	ldr	x1, [x0]
  41978c:	ldr	x0, [sp, #24]
  419790:	ldr	x0, [x0, #8]
  419794:	add	x0, x1, x0
  419798:	strb	wzr, [x0]
  41979c:	b	4197b0 <ferror@plt+0x157a0>
  4197a0:	ldrb	w2, [sp, #23]
  4197a4:	mov	x1, #0xffffffffffffffff    	// #-1
  4197a8:	ldr	x0, [sp, #24]
  4197ac:	bl	42cda8 <ferror@plt+0x28d98>
  4197b0:	ldr	x0, [sp, #24]
  4197b4:	ldp	x29, x30, [sp], #32
  4197b8:	ret
  4197bc:	stp	x29, x30, [sp, #-16]!
  4197c0:	mov	x29, sp
  4197c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4197c8:	add	x0, x0, #0xd00
  4197cc:	ldr	w0, [x0]
  4197d0:	cmp	w0, #0x0
  4197d4:	b.eq	4197e0 <ferror@plt+0x157d0>  // b.none
  4197d8:	mov	w0, #0x1                   	// #1
  4197dc:	bl	403500 <_exit@plt>
  4197e0:	bl	403aa0 <abort@plt>
  4197e4:	stp	x29, x30, [sp, #-48]!
  4197e8:	mov	x29, sp
  4197ec:	str	w0, [sp, #28]
  4197f0:	str	x1, [sp, #16]
  4197f4:	ldr	x0, [sp, #16]
  4197f8:	bl	403530 <strlen@plt>
  4197fc:	mov	x2, x0
  419800:	ldr	x1, [sp, #16]
  419804:	ldr	w0, [sp, #28]
  419808:	bl	403a80 <write@plt>
  41980c:	str	w0, [sp, #44]
  419810:	ldr	w0, [sp, #44]
  419814:	cmn	w0, #0x1
  419818:	b.ne	41982c <ferror@plt+0x1581c>  // b.any
  41981c:	bl	403ef0 <__errno_location@plt>
  419820:	ldr	w0, [x0]
  419824:	cmp	w0, #0x4
  419828:	b.eq	4197f4 <ferror@plt+0x157e4>  // b.none
  41982c:	nop
  419830:	ldp	x29, x30, [sp], #48
  419834:	ret
  419838:	stp	x29, x30, [sp, #-48]!
  41983c:	mov	x29, sp
  419840:	str	x19, [sp, #16]
  419844:	str	x0, [sp, #40]
  419848:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41984c:	add	x0, x0, #0xcc8
  419850:	ldr	x19, [x0]
  419854:	b	419878 <ferror@plt+0x15868>
  419858:	ldr	x0, [x19]
  41985c:	ldr	x1, [sp, #40]
  419860:	bl	403b30 <strcmp@plt>
  419864:	cmp	w0, #0x0
  419868:	b.ne	419874 <ferror@plt+0x15864>  // b.any
  41986c:	mov	x0, x19
  419870:	b	419884 <ferror@plt+0x15874>
  419874:	ldr	x19, [x19, #24]
  419878:	cmp	x19, #0x0
  41987c:	b.ne	419858 <ferror@plt+0x15848>  // b.any
  419880:	mov	x0, #0x0                   	// #0
  419884:	ldr	x19, [sp, #16]
  419888:	ldp	x29, x30, [sp], #48
  41988c:	ret
  419890:	stp	x29, x30, [sp, #-48]!
  419894:	mov	x29, sp
  419898:	str	x19, [sp, #16]
  41989c:	str	x0, [sp, #40]
  4198a0:	mov	x1, #0x20                  	// #32
  4198a4:	mov	x0, #0x1                   	// #1
  4198a8:	bl	418798 <ferror@plt+0x14788>
  4198ac:	mov	x19, x0
  4198b0:	ldr	x0, [sp, #40]
  4198b4:	bl	428d58 <ferror@plt+0x24d48>
  4198b8:	str	x0, [x19]
  4198bc:	mov	w0, #0x5                   	// #5
  4198c0:	str	w0, [x19, #8]
  4198c4:	str	xzr, [x19, #16]
  4198c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4198cc:	add	x0, x0, #0xcc8
  4198d0:	ldr	x0, [x0]
  4198d4:	str	x0, [x19, #24]
  4198d8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4198dc:	add	x0, x0, #0xcc8
  4198e0:	str	x19, [x0]
  4198e4:	mov	x0, x19
  4198e8:	ldr	x19, [sp, #16]
  4198ec:	ldp	x29, x30, [sp], #48
  4198f0:	ret
  4198f4:	stp	x29, x30, [sp, #-48]!
  4198f8:	mov	x29, sp
  4198fc:	stp	x19, x20, [sp, #16]
  419900:	str	x0, [sp, #40]
  419904:	ldr	x0, [sp, #40]
  419908:	ldr	w0, [x0, #8]
  41990c:	cmp	w0, #0x5
  419910:	b.ne	41999c <ferror@plt+0x1598c>  // b.any
  419914:	ldr	x0, [sp, #40]
  419918:	ldr	x0, [x0, #16]
  41991c:	cmp	x0, #0x0
  419920:	b.ne	41999c <ferror@plt+0x1598c>  // b.any
  419924:	mov	x20, #0x0                   	// #0
  419928:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41992c:	add	x0, x0, #0xcc8
  419930:	ldr	x19, [x0]
  419934:	b	419994 <ferror@plt+0x15984>
  419938:	ldr	x0, [sp, #40]
  41993c:	cmp	x19, x0
  419940:	b.ne	41998c <ferror@plt+0x1597c>  // b.any
  419944:	cmp	x20, #0x0
  419948:	b.eq	41995c <ferror@plt+0x1594c>  // b.none
  41994c:	ldr	x0, [sp, #40]
  419950:	ldr	x0, [x0, #24]
  419954:	str	x0, [x20, #24]
  419958:	b	419970 <ferror@plt+0x15960>
  41995c:	ldr	x0, [sp, #40]
  419960:	ldr	x1, [x0, #24]
  419964:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419968:	add	x0, x0, #0xcc8
  41996c:	str	x1, [x0]
  419970:	ldr	x0, [sp, #40]
  419974:	ldr	x0, [x0]
  419978:	bl	4185e0 <ferror@plt+0x145d0>
  41997c:	ldr	x0, [sp, #40]
  419980:	bl	4185e0 <ferror@plt+0x145d0>
  419984:	nop
  419988:	b	41999c <ferror@plt+0x1598c>
  41998c:	mov	x20, x19
  419990:	ldr	x19, [x20, #24]
  419994:	cmp	x19, #0x0
  419998:	b.ne	419938 <ferror@plt+0x15928>  // b.any
  41999c:	nop
  4199a0:	ldp	x19, x20, [sp, #16]
  4199a4:	ldp	x29, x30, [sp], #48
  4199a8:	ret
  4199ac:	str	x19, [sp, #-48]!
  4199b0:	str	x0, [sp, #40]
  4199b4:	str	w1, [sp, #36]
  4199b8:	str	x2, [sp, #24]
  4199bc:	ldr	x0, [sp, #40]
  4199c0:	cmp	x0, #0x0
  4199c4:	b.eq	419a18 <ferror@plt+0x15a08>  // b.none
  4199c8:	ldr	w0, [sp, #36]
  4199cc:	cmp	w0, #0x0
  4199d0:	b.eq	419a18 <ferror@plt+0x15a08>  // b.none
  4199d4:	ldr	x0, [sp, #40]
  4199d8:	ldr	x19, [x0, #16]
  4199dc:	b	419a10 <ferror@plt+0x15a00>
  4199e0:	ldr	w1, [x19, #4]
  4199e4:	ldr	w0, [sp, #36]
  4199e8:	and	w0, w1, w0
  4199ec:	ldr	w1, [sp, #36]
  4199f0:	cmp	w1, w0
  4199f4:	b.ne	419a0c <ferror@plt+0x159fc>  // b.any
  4199f8:	ldr	x1, [x19, #16]
  4199fc:	ldr	x0, [sp, #24]
  419a00:	str	x1, [x0]
  419a04:	ldr	x0, [x19, #8]
  419a08:	b	419a38 <ferror@plt+0x15a28>
  419a0c:	ldr	x19, [x19, #24]
  419a10:	cmp	x19, #0x0
  419a14:	b.ne	4199e0 <ferror@plt+0x159d0>  // b.any
  419a18:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419a1c:	add	x0, x0, #0xd08
  419a20:	ldr	x1, [x0]
  419a24:	ldr	x0, [sp, #24]
  419a28:	str	x1, [x0]
  419a2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419a30:	add	x0, x0, #0x780
  419a34:	ldr	x0, [x0]
  419a38:	ldr	x19, [sp], #48
  419a3c:	ret
  419a40:	stp	x29, x30, [sp, #-48]!
  419a44:	mov	x29, sp
  419a48:	str	w0, [sp, #28]
  419a4c:	ldr	w0, [sp, #28]
  419a50:	and	w0, w0, #0xff
  419a54:	str	w0, [sp, #28]
  419a58:	ldr	w0, [sp, #28]
  419a5c:	orr	w0, w0, #0x4
  419a60:	str	w0, [sp, #28]
  419a64:	ldr	w0, [sp, #28]
  419a68:	and	w0, w0, #0xfffffffd
  419a6c:	str	w0, [sp, #28]
  419a70:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419a74:	add	x0, x0, #0xcc0
  419a78:	bl	4417e4 <ferror@plt+0x3d7d4>
  419a7c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419a80:	add	x0, x0, #0x934
  419a84:	ldr	w0, [x0]
  419a88:	str	w0, [sp, #44]
  419a8c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419a90:	add	x0, x0, #0x934
  419a94:	ldr	w1, [sp, #28]
  419a98:	str	w1, [x0]
  419a9c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419aa0:	add	x0, x0, #0xcc0
  419aa4:	bl	441828 <ferror@plt+0x3d818>
  419aa8:	ldr	w0, [sp, #44]
  419aac:	ldp	x29, x30, [sp], #48
  419ab0:	ret
  419ab4:	stp	x29, x30, [sp, #-64]!
  419ab8:	mov	x29, sp
  419abc:	str	x19, [sp, #16]
  419ac0:	str	x0, [sp, #40]
  419ac4:	str	w1, [sp, #36]
  419ac8:	ldr	x0, [sp, #40]
  419acc:	cmp	x0, #0x0
  419ad0:	b.ne	419ae0 <ferror@plt+0x15ad0>  // b.any
  419ad4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419ad8:	add	x0, x0, #0x578
  419adc:	str	x0, [sp, #40]
  419ae0:	ldr	w0, [sp, #36]
  419ae4:	orr	w0, w0, #0x4
  419ae8:	str	w0, [sp, #36]
  419aec:	ldr	w0, [sp, #36]
  419af0:	and	w0, w0, #0xfffffffd
  419af4:	str	w0, [sp, #36]
  419af8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419afc:	add	x0, x0, #0xcc0
  419b00:	bl	4417e4 <ferror@plt+0x3d7d4>
  419b04:	ldr	x0, [sp, #40]
  419b08:	bl	419838 <ferror@plt+0x15828>
  419b0c:	mov	x19, x0
  419b10:	cmp	x19, #0x0
  419b14:	b.ne	419b24 <ferror@plt+0x15b14>  // b.any
  419b18:	ldr	x0, [sp, #40]
  419b1c:	bl	419890 <ferror@plt+0x15880>
  419b20:	mov	x19, x0
  419b24:	ldr	w0, [x19, #8]
  419b28:	str	w0, [sp, #60]
  419b2c:	ldr	w0, [sp, #36]
  419b30:	str	w0, [x19, #8]
  419b34:	mov	x0, x19
  419b38:	bl	4198f4 <ferror@plt+0x158e4>
  419b3c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419b40:	add	x0, x0, #0xcc0
  419b44:	bl	441828 <ferror@plt+0x3d818>
  419b48:	ldr	w0, [sp, #60]
  419b4c:	ldr	x19, [sp, #16]
  419b50:	ldp	x29, x30, [sp], #64
  419b54:	ret
  419b58:	stp	x29, x30, [sp, #-64]!
  419b5c:	mov	x29, sp
  419b60:	str	x0, [sp, #40]
  419b64:	str	w1, [sp, #36]
  419b68:	str	x2, [sp, #24]
  419b6c:	str	x3, [sp, #16]
  419b70:	ldr	w0, [sp, #36]
  419b74:	and	w0, w0, #0xfffffffc
  419b78:	cmp	w0, #0x0
  419b7c:	b.ne	419ba4 <ferror@plt+0x15b94>  // b.any
  419b80:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419b84:	add	x2, x0, #0x580
  419b88:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419b8c:	add	x1, x0, #0x8a0
  419b90:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419b94:	add	x0, x0, #0x5a8
  419b98:	bl	41aa2c <ferror@plt+0x16a1c>
  419b9c:	mov	w0, #0x0                   	// #0
  419ba0:	b	419cb4 <ferror@plt+0x15ca4>
  419ba4:	ldr	x0, [sp, #24]
  419ba8:	cmp	x0, #0x0
  419bac:	b.ne	419bd4 <ferror@plt+0x15bc4>  // b.any
  419bb0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419bb4:	add	x2, x0, #0x5b0
  419bb8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419bbc:	add	x1, x0, #0x8a0
  419bc0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419bc4:	add	x0, x0, #0x5a8
  419bc8:	bl	41aa2c <ferror@plt+0x16a1c>
  419bcc:	mov	w0, #0x0                   	// #0
  419bd0:	b	419cb4 <ferror@plt+0x15ca4>
  419bd4:	ldr	x0, [sp, #40]
  419bd8:	cmp	x0, #0x0
  419bdc:	b.ne	419bec <ferror@plt+0x15bdc>  // b.any
  419be0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419be4:	add	x0, x0, #0x578
  419be8:	str	x0, [sp, #40]
  419bec:	mov	x1, #0x20                  	// #32
  419bf0:	mov	x0, #0x1                   	// #1
  419bf4:	bl	418798 <ferror@plt+0x14788>
  419bf8:	str	x0, [sp, #48]
  419bfc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419c00:	add	x0, x0, #0xcc0
  419c04:	bl	4417e4 <ferror@plt+0x3d7d4>
  419c08:	ldr	x0, [sp, #40]
  419c0c:	bl	419838 <ferror@plt+0x15828>
  419c10:	str	x0, [sp, #56]
  419c14:	ldr	x0, [sp, #56]
  419c18:	cmp	x0, #0x0
  419c1c:	b.ne	419c2c <ferror@plt+0x15c1c>  // b.any
  419c20:	ldr	x0, [sp, #40]
  419c24:	bl	419890 <ferror@plt+0x15880>
  419c28:	str	x0, [sp, #56]
  419c2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419c30:	add	x0, x0, #0xd28
  419c34:	ldr	w0, [x0]
  419c38:	add	w1, w0, #0x1
  419c3c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419c40:	add	x0, x0, #0xd28
  419c44:	str	w1, [x0]
  419c48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419c4c:	add	x0, x0, #0xd28
  419c50:	ldr	w1, [x0]
  419c54:	ldr	x0, [sp, #48]
  419c58:	str	w1, [x0]
  419c5c:	ldr	x0, [sp, #48]
  419c60:	ldr	w1, [sp, #36]
  419c64:	str	w1, [x0, #4]
  419c68:	ldr	x0, [sp, #48]
  419c6c:	ldr	x1, [sp, #24]
  419c70:	str	x1, [x0, #8]
  419c74:	ldr	x0, [sp, #48]
  419c78:	ldr	x1, [sp, #16]
  419c7c:	str	x1, [x0, #16]
  419c80:	ldr	x0, [sp, #56]
  419c84:	ldr	x1, [x0, #16]
  419c88:	ldr	x0, [sp, #48]
  419c8c:	str	x1, [x0, #24]
  419c90:	ldr	x0, [sp, #56]
  419c94:	ldr	x1, [sp, #48]
  419c98:	str	x1, [x0, #16]
  419c9c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419ca0:	add	x0, x0, #0xcc0
  419ca4:	bl	441828 <ferror@plt+0x3d818>
  419ca8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419cac:	add	x0, x0, #0xd28
  419cb0:	ldr	w0, [x0]
  419cb4:	ldp	x29, x30, [sp], #64
  419cb8:	ret
  419cbc:	stp	x29, x30, [sp, #-48]!
  419cc0:	mov	x29, sp
  419cc4:	str	x0, [sp, #24]
  419cc8:	str	x1, [sp, #16]
  419ccc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419cd0:	add	x0, x0, #0xcc0
  419cd4:	bl	4417e4 <ferror@plt+0x3d7d4>
  419cd8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419cdc:	add	x0, x0, #0x780
  419ce0:	ldr	x0, [x0]
  419ce4:	str	x0, [sp, #40]
  419ce8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419cec:	add	x0, x0, #0x780
  419cf0:	ldr	x1, [sp, #24]
  419cf4:	str	x1, [x0]
  419cf8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419cfc:	add	x0, x0, #0xd08
  419d00:	ldr	x1, [sp, #16]
  419d04:	str	x1, [x0]
  419d08:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419d0c:	add	x0, x0, #0xcc0
  419d10:	bl	441828 <ferror@plt+0x3d818>
  419d14:	ldr	x0, [sp, #40]
  419d18:	ldp	x29, x30, [sp], #48
  419d1c:	ret
  419d20:	stp	x29, x30, [sp, #-32]!
  419d24:	mov	x29, sp
  419d28:	str	x0, [sp, #24]
  419d2c:	str	x1, [sp, #16]
  419d30:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419d34:	add	x0, x0, #0xcc0
  419d38:	bl	4417e4 <ferror@plt+0x3d7d4>
  419d3c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419d40:	add	x0, x0, #0xd10
  419d44:	ldr	x1, [sp, #24]
  419d48:	str	x1, [x0]
  419d4c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419d50:	add	x0, x0, #0xd18
  419d54:	ldr	x1, [sp, #16]
  419d58:	str	x1, [x0]
  419d5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419d60:	add	x0, x0, #0xcc0
  419d64:	bl	441828 <ferror@plt+0x3d818>
  419d68:	nop
  419d6c:	ldp	x29, x30, [sp], #32
  419d70:	ret
  419d74:	stp	x29, x30, [sp, #-64]!
  419d78:	mov	x29, sp
  419d7c:	str	x19, [sp, #16]
  419d80:	str	x0, [sp, #40]
  419d84:	str	w1, [sp, #36]
  419d88:	ldr	w0, [sp, #36]
  419d8c:	cmp	w0, #0x0
  419d90:	b.ne	419db4 <ferror@plt+0x15da4>  // b.any
  419d94:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419d98:	add	x2, x0, #0x5c8
  419d9c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419da0:	add	x1, x0, #0x8b8
  419da4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419da8:	add	x0, x0, #0x5a8
  419dac:	bl	41aa2c <ferror@plt+0x16a1c>
  419db0:	b	419eb0 <ferror@plt+0x15ea0>
  419db4:	ldr	x0, [sp, #40]
  419db8:	cmp	x0, #0x0
  419dbc:	b.ne	419dcc <ferror@plt+0x15dbc>  // b.any
  419dc0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419dc4:	add	x0, x0, #0x578
  419dc8:	str	x0, [sp, #40]
  419dcc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419dd0:	add	x0, x0, #0xcc0
  419dd4:	bl	4417e4 <ferror@plt+0x3d7d4>
  419dd8:	ldr	x0, [sp, #40]
  419ddc:	bl	419838 <ferror@plt+0x15828>
  419de0:	mov	x19, x0
  419de4:	cmp	x19, #0x0
  419de8:	b.eq	419e7c <ferror@plt+0x15e6c>  // b.none
  419dec:	str	xzr, [sp, #48]
  419df0:	ldr	x0, [x19, #16]
  419df4:	str	x0, [sp, #56]
  419df8:	b	419e70 <ferror@plt+0x15e60>
  419dfc:	ldr	x0, [sp, #56]
  419e00:	ldr	w0, [x0]
  419e04:	ldr	w1, [sp, #36]
  419e08:	cmp	w1, w0
  419e0c:	b.ne	419e5c <ferror@plt+0x15e4c>  // b.any
  419e10:	ldr	x0, [sp, #48]
  419e14:	cmp	x0, #0x0
  419e18:	b.eq	419e30 <ferror@plt+0x15e20>  // b.none
  419e1c:	ldr	x0, [sp, #56]
  419e20:	ldr	x1, [x0, #24]
  419e24:	ldr	x0, [sp, #48]
  419e28:	str	x1, [x0, #24]
  419e2c:	b	419e3c <ferror@plt+0x15e2c>
  419e30:	ldr	x0, [sp, #56]
  419e34:	ldr	x0, [x0, #24]
  419e38:	str	x0, [x19, #16]
  419e3c:	mov	x0, x19
  419e40:	bl	4198f4 <ferror@plt+0x158e4>
  419e44:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419e48:	add	x0, x0, #0xcc0
  419e4c:	bl	441828 <ferror@plt+0x3d818>
  419e50:	ldr	x0, [sp, #56]
  419e54:	bl	4185e0 <ferror@plt+0x145d0>
  419e58:	b	419eb0 <ferror@plt+0x15ea0>
  419e5c:	ldr	x0, [sp, #56]
  419e60:	str	x0, [sp, #48]
  419e64:	ldr	x0, [sp, #48]
  419e68:	ldr	x0, [x0, #24]
  419e6c:	str	x0, [sp, #56]
  419e70:	ldr	x0, [sp, #56]
  419e74:	cmp	x0, #0x0
  419e78:	b.ne	419dfc <ferror@plt+0x15dec>  // b.any
  419e7c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  419e80:	add	x0, x0, #0xcc0
  419e84:	bl	441828 <ferror@plt+0x3d818>
  419e88:	ldr	x5, [sp, #40]
  419e8c:	ldr	w4, [sp, #36]
  419e90:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419e94:	add	x3, x0, #0x5d8
  419e98:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419e9c:	add	x2, x0, #0x5e8
  419ea0:	mov	w1, #0x10                  	// #16
  419ea4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419ea8:	add	x0, x0, #0x5a8
  419eac:	bl	41a980 <ferror@plt+0x16970>
  419eb0:	ldr	x19, [sp, #16]
  419eb4:	ldp	x29, x30, [sp], #64
  419eb8:	ret
  419ebc:	stp	x29, x30, [sp, #-64]!
  419ec0:	mov	x29, sp
  419ec4:	str	x0, [sp, #24]
  419ec8:	str	x1, [sp, #16]
  419ecc:	mov	x2, #0x0                   	// #0
  419ed0:	mov	x1, #0xffffffffffffffff    	// #-1
  419ed4:	ldr	x0, [sp, #24]
  419ed8:	bl	43c11c <ferror@plt+0x3810c>
  419edc:	cmp	w0, #0x0
  419ee0:	b.ne	41a00c <ferror@plt+0x15ffc>  // b.any
  419ee4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419ee8:	add	x0, x0, #0x620
  419eec:	bl	42be58 <ferror@plt+0x27e48>
  419ef0:	str	x0, [sp, #40]
  419ef4:	ldr	x0, [sp, #24]
  419ef8:	str	x0, [sp, #56]
  419efc:	b	419fec <ferror@plt+0x15fdc>
  419f00:	ldr	x0, [sp, #56]
  419f04:	ldrb	w0, [x0]
  419f08:	cmp	w0, #0x1f
  419f0c:	b.hi	419f40 <ferror@plt+0x15f30>  // b.pmore
  419f10:	ldr	x0, [sp, #56]
  419f14:	ldrb	w0, [x0]
  419f18:	cmp	w0, #0x9
  419f1c:	b.eq	419f40 <ferror@plt+0x15f30>  // b.none
  419f20:	ldr	x0, [sp, #56]
  419f24:	ldrb	w0, [x0]
  419f28:	cmp	w0, #0xa
  419f2c:	b.eq	419f40 <ferror@plt+0x15f30>  // b.none
  419f30:	ldr	x0, [sp, #56]
  419f34:	ldrb	w0, [x0]
  419f38:	cmp	w0, #0xd
  419f3c:	b.ne	419fc4 <ferror@plt+0x15fb4>  // b.any
  419f40:	ldr	x0, [sp, #56]
  419f44:	ldrb	w0, [x0]
  419f48:	cmp	w0, #0x7f
  419f4c:	b.eq	419fc4 <ferror@plt+0x15fb4>  // b.none
  419f50:	ldr	x0, [sp, #56]
  419f54:	ldrb	w0, [x0]
  419f58:	sxtb	w0, w0
  419f5c:	cmp	w0, #0x0
  419f60:	b.ge	419f74 <ferror@plt+0x15f64>  // b.tcont
  419f64:	ldr	x0, [sp, #56]
  419f68:	ldrb	w0, [x0]
  419f6c:	cmp	w0, #0x9f
  419f70:	b.ls	419fc4 <ferror@plt+0x15fb4>  // b.plast
  419f74:	ldr	x0, [sp, #56]
  419f78:	ldrb	w0, [x0]
  419f7c:	cmp	w0, #0xd
  419f80:	b.ne	419f98 <ferror@plt+0x15f88>  // b.any
  419f84:	ldr	x0, [sp, #56]
  419f88:	add	x0, x0, #0x1
  419f8c:	ldrb	w0, [x0]
  419f90:	cmp	w0, #0xa
  419f94:	b.ne	419fc4 <ferror@plt+0x15fb4>  // b.any
  419f98:	ldr	x0, [sp, #56]
  419f9c:	ldrb	w0, [x0]
  419fa0:	sxtb	w0, w0
  419fa4:	cmp	w0, #0x0
  419fa8:	b.lt	419fc4 <ferror@plt+0x15fb4>  // b.tstop
  419fac:	ldr	x0, [sp, #56]
  419fb0:	ldrb	w0, [x0]
  419fb4:	mov	w1, w0
  419fb8:	ldr	x0, [sp, #40]
  419fbc:	bl	419730 <ferror@plt+0x15720>
  419fc0:	b	419fe0 <ferror@plt+0x15fd0>
  419fc4:	ldr	x0, [sp, #56]
  419fc8:	ldrb	w0, [x0]
  419fcc:	mov	w2, w0
  419fd0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  419fd4:	add	x1, x0, #0x638
  419fd8:	ldr	x0, [sp, #40]
  419fdc:	bl	42da24 <ferror@plt+0x29a14>
  419fe0:	ldr	x0, [sp, #56]
  419fe4:	add	x0, x0, #0x1
  419fe8:	str	x0, [sp, #56]
  419fec:	ldr	x0, [sp, #56]
  419ff0:	ldrb	w0, [x0]
  419ff4:	cmp	w0, #0x0
  419ff8:	b.ne	419f00 <ferror@plt+0x15ef0>  // b.any
  419ffc:	mov	w1, #0x0                   	// #0
  41a000:	ldr	x0, [sp, #40]
  41a004:	bl	42bf2c <ferror@plt+0x27f1c>
  41a008:	b	41a0b4 <ferror@plt+0x160a4>
  41a00c:	str	xzr, [sp, #32]
  41a010:	add	x0, sp, #0x20
  41a014:	mov	x7, x0
  41a018:	mov	x6, #0x0                   	// #0
  41a01c:	mov	x5, #0x0                   	// #0
  41a020:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a024:	add	x4, x0, #0x640
  41a028:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a02c:	add	x3, x0, #0x648
  41a030:	ldr	x2, [sp, #16]
  41a034:	mov	x1, #0xffffffffffffffff    	// #-1
  41a038:	ldr	x0, [sp, #24]
  41a03c:	bl	449b88 <ferror@plt+0x45b78>
  41a040:	str	x0, [sp, #48]
  41a044:	ldr	x0, [sp, #48]
  41a048:	cmp	x0, #0x0
  41a04c:	b.eq	41a058 <ferror@plt+0x16048>  // b.none
  41a050:	ldr	x0, [sp, #48]
  41a054:	b	41a0b4 <ferror@plt+0x160a4>
  41a058:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a05c:	add	x0, x0, #0xd2c
  41a060:	ldr	w0, [x0]
  41a064:	cmp	w0, #0x0
  41a068:	b.ne	41a0a4 <ferror@plt+0x16094>  // b.any
  41a06c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a070:	add	x0, x0, #0xd2c
  41a074:	mov	w1, #0x1                   	// #1
  41a078:	str	w1, [x0]
  41a07c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a080:	add	x0, x0, #0x938
  41a084:	ldr	x3, [x0]
  41a088:	ldr	x0, [sp, #32]
  41a08c:	ldr	x0, [x0, #8]
  41a090:	mov	x2, x0
  41a094:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a098:	add	x1, x0, #0x650
  41a09c:	mov	x0, x3
  41a0a0:	bl	403fc0 <fprintf@plt>
  41a0a4:	ldr	x0, [sp, #32]
  41a0a8:	bl	40be38 <ferror@plt+0x7e28>
  41a0ac:	ldr	x0, [sp, #24]
  41a0b0:	bl	428d58 <ferror@plt+0x24d48>
  41a0b4:	ldp	x29, x30, [sp], #64
  41a0b8:	ret
  41a0bc:	sub	sp, sp, #0x40
  41a0c0:	str	x0, [sp, #24]
  41a0c4:	str	x1, [sp, #16]
  41a0c8:	str	w2, [sp, #12]
  41a0cc:	ldr	w0, [sp, #12]
  41a0d0:	cmp	w0, #0x8
  41a0d4:	b.eq	41a0fc <ferror@plt+0x160ec>  // b.none
  41a0d8:	ldr	w0, [sp, #12]
  41a0dc:	cmp	w0, #0xa
  41a0e0:	b.eq	41a0fc <ferror@plt+0x160ec>  // b.none
  41a0e4:	ldr	w0, [sp, #12]
  41a0e8:	cmp	w0, #0x10
  41a0ec:	b.eq	41a0fc <ferror@plt+0x160ec>  // b.none
  41a0f0:	ldr	x0, [sp, #24]
  41a0f4:	strb	wzr, [x0]
  41a0f8:	b	41a270 <ferror@plt+0x16260>
  41a0fc:	ldr	x0, [sp, #16]
  41a100:	cmp	x0, #0x0
  41a104:	b.ne	41a128 <ferror@plt+0x16118>  // b.any
  41a108:	ldr	x0, [sp, #24]
  41a10c:	add	x1, x0, #0x1
  41a110:	str	x1, [sp, #24]
  41a114:	mov	w1, #0x30                  	// #48
  41a118:	strb	w1, [x0]
  41a11c:	ldr	x0, [sp, #24]
  41a120:	strb	wzr, [x0]
  41a124:	b	41a270 <ferror@plt+0x16260>
  41a128:	ldr	w0, [sp, #12]
  41a12c:	cmp	w0, #0x10
  41a130:	b.ne	41a160 <ferror@plt+0x16150>  // b.any
  41a134:	ldr	x0, [sp, #24]
  41a138:	add	x1, x0, #0x1
  41a13c:	str	x1, [sp, #24]
  41a140:	mov	w1, #0x30                  	// #48
  41a144:	strb	w1, [x0]
  41a148:	ldr	x0, [sp, #24]
  41a14c:	add	x1, x0, #0x1
  41a150:	str	x1, [sp, #24]
  41a154:	mov	w1, #0x78                  	// #120
  41a158:	strb	w1, [x0]
  41a15c:	b	41a180 <ferror@plt+0x16170>
  41a160:	ldr	w0, [sp, #12]
  41a164:	cmp	w0, #0x8
  41a168:	b.ne	41a180 <ferror@plt+0x16170>  // b.any
  41a16c:	ldr	x0, [sp, #24]
  41a170:	add	x1, x0, #0x1
  41a174:	str	x1, [sp, #24]
  41a178:	mov	w1, #0x30                  	// #48
  41a17c:	strb	w1, [x0]
  41a180:	str	wzr, [sp, #48]
  41a184:	ldr	x0, [sp, #16]
  41a188:	str	x0, [sp, #56]
  41a18c:	b	41a1ac <ferror@plt+0x1619c>
  41a190:	ldr	w0, [sp, #12]
  41a194:	ldr	x1, [sp, #56]
  41a198:	udiv	x0, x1, x0
  41a19c:	str	x0, [sp, #56]
  41a1a0:	ldr	w0, [sp, #48]
  41a1a4:	add	w0, w0, #0x1
  41a1a8:	str	w0, [sp, #48]
  41a1ac:	ldr	x0, [sp, #56]
  41a1b0:	cmp	x0, #0x0
  41a1b4:	b.ne	41a190 <ferror@plt+0x16180>  // b.any
  41a1b8:	ldr	w0, [sp, #48]
  41a1bc:	str	w0, [sp, #52]
  41a1c0:	ldr	w0, [sp, #48]
  41a1c4:	cmp	w0, #0x18
  41a1c8:	b.le	41a254 <ferror@plt+0x16244>
  41a1cc:	ldr	x0, [sp, #24]
  41a1d0:	strb	wzr, [x0]
  41a1d4:	b	41a270 <ferror@plt+0x16260>
  41a1d8:	ldr	w0, [sp, #52]
  41a1dc:	sub	w0, w0, #0x1
  41a1e0:	str	w0, [sp, #52]
  41a1e4:	ldr	w1, [sp, #12]
  41a1e8:	ldr	x0, [sp, #16]
  41a1ec:	udiv	x2, x0, x1
  41a1f0:	mul	x1, x2, x1
  41a1f4:	sub	x0, x0, x1
  41a1f8:	strb	w0, [sp, #47]
  41a1fc:	ldrb	w0, [sp, #47]
  41a200:	cmp	w0, #0x9
  41a204:	b.hi	41a228 <ferror@plt+0x16218>  // b.pmore
  41a208:	ldrsw	x0, [sp, #52]
  41a20c:	ldr	x1, [sp, #24]
  41a210:	add	x0, x1, x0
  41a214:	ldrb	w1, [sp, #47]
  41a218:	add	w1, w1, #0x30
  41a21c:	and	w1, w1, #0xff
  41a220:	strb	w1, [x0]
  41a224:	b	41a244 <ferror@plt+0x16234>
  41a228:	ldrsw	x0, [sp, #52]
  41a22c:	ldr	x1, [sp, #24]
  41a230:	add	x0, x1, x0
  41a234:	ldrb	w1, [sp, #47]
  41a238:	add	w1, w1, #0x57
  41a23c:	and	w1, w1, #0xff
  41a240:	strb	w1, [x0]
  41a244:	ldr	w0, [sp, #12]
  41a248:	ldr	x1, [sp, #16]
  41a24c:	udiv	x0, x1, x0
  41a250:	str	x0, [sp, #16]
  41a254:	ldr	x0, [sp, #16]
  41a258:	cmp	x0, #0x0
  41a25c:	b.ne	41a1d8 <ferror@plt+0x161c8>  // b.any
  41a260:	ldrsw	x0, [sp, #48]
  41a264:	ldr	x1, [sp, #24]
  41a268:	add	x0, x1, x0
  41a26c:	strb	wzr, [x0]
  41a270:	add	sp, sp, #0x40
  41a274:	ret
  41a278:	stp	x29, x30, [sp, #-48]!
  41a27c:	mov	x29, sp
  41a280:	str	x0, [sp, #24]
  41a284:	str	w1, [sp, #20]
  41a288:	mov	w0, #0x1                   	// #1
  41a28c:	str	w0, [sp, #44]
  41a290:	ldr	w0, [sp, #20]
  41a294:	and	w0, w0, #0xfffffffc
  41a298:	cmp	w0, #0x80
  41a29c:	b.eq	41a3a0 <ferror@plt+0x16390>  // b.none
  41a2a0:	cmp	w0, #0x80
  41a2a4:	b.gt	41a3c4 <ferror@plt+0x163b4>
  41a2a8:	cmp	w0, #0x40
  41a2ac:	b.eq	41a37c <ferror@plt+0x1636c>  // b.none
  41a2b0:	cmp	w0, #0x40
  41a2b4:	b.gt	41a3c4 <ferror@plt+0x163b4>
  41a2b8:	cmp	w0, #0x20
  41a2bc:	b.eq	41a35c <ferror@plt+0x1634c>  // b.none
  41a2c0:	cmp	w0, #0x20
  41a2c4:	b.gt	41a3c4 <ferror@plt+0x163b4>
  41a2c8:	cmp	w0, #0x10
  41a2cc:	b.eq	41a33c <ferror@plt+0x1632c>  // b.none
  41a2d0:	cmp	w0, #0x10
  41a2d4:	b.gt	41a3c4 <ferror@plt+0x163b4>
  41a2d8:	cmp	w0, #0x4
  41a2dc:	b.eq	41a2ec <ferror@plt+0x162dc>  // b.none
  41a2e0:	cmp	w0, #0x8
  41a2e4:	b.eq	41a314 <ferror@plt+0x16304>  // b.none
  41a2e8:	b	41a3c4 <ferror@plt+0x163b4>
  41a2ec:	ldr	x2, [sp, #24]
  41a2f0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a2f4:	add	x1, x0, #0x678
  41a2f8:	mov	x0, x2
  41a2fc:	ldr	w2, [x1]
  41a300:	str	w2, [x0]
  41a304:	ldrh	w1, [x1, #4]
  41a308:	strh	w1, [x0, #4]
  41a30c:	str	wzr, [sp, #44]
  41a310:	b	41a42c <ferror@plt+0x1641c>
  41a314:	ldr	x2, [sp, #24]
  41a318:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a31c:	add	x1, x0, #0x680
  41a320:	mov	x0, x2
  41a324:	ldr	x2, [x1]
  41a328:	str	x2, [x0]
  41a32c:	ldrb	w1, [x1, #8]
  41a330:	strb	w1, [x0, #8]
  41a334:	str	wzr, [sp, #44]
  41a338:	b	41a42c <ferror@plt+0x1641c>
  41a33c:	ldr	x0, [sp, #24]
  41a340:	mov	x1, #0x4157                	// #16727
  41a344:	movk	x1, #0x4e52, lsl #16
  41a348:	movk	x1, #0x4e49, lsl #32
  41a34c:	movk	x1, #0x47, lsl #48
  41a350:	str	x1, [x0]
  41a354:	str	wzr, [sp, #44]
  41a358:	b	41a42c <ferror@plt+0x1641c>
  41a35c:	ldr	x0, [sp, #24]
  41a360:	mov	x1, #0x654d                	// #25933
  41a364:	movk	x1, #0x7373, lsl #16
  41a368:	movk	x1, #0x6761, lsl #32
  41a36c:	movk	x1, #0x65, lsl #48
  41a370:	str	x1, [x0]
  41a374:	str	wzr, [sp, #44]
  41a378:	b	41a42c <ferror@plt+0x1641c>
  41a37c:	ldr	x2, [sp, #24]
  41a380:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a384:	add	x1, x0, #0x690
  41a388:	mov	x0, x2
  41a38c:	ldr	w2, [x1]
  41a390:	str	w2, [x0]
  41a394:	ldrb	w1, [x1, #4]
  41a398:	strb	w1, [x0, #4]
  41a39c:	b	41a42c <ferror@plt+0x1641c>
  41a3a0:	ldr	x2, [sp, #24]
  41a3a4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a3a8:	add	x1, x0, #0x698
  41a3ac:	mov	x0, x2
  41a3b0:	ldr	w2, [x1]
  41a3b4:	str	w2, [x0]
  41a3b8:	ldrh	w1, [x1, #4]
  41a3bc:	strh	w1, [x0, #4]
  41a3c0:	b	41a42c <ferror@plt+0x1641c>
  41a3c4:	ldr	w0, [sp, #20]
  41a3c8:	cmp	w0, #0x0
  41a3cc:	b.eq	41a418 <ferror@plt+0x16408>  // b.none
  41a3d0:	ldr	x2, [sp, #24]
  41a3d4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a3d8:	add	x1, x0, #0x6a0
  41a3dc:	mov	x0, x2
  41a3e0:	ldr	w2, [x1]
  41a3e4:	str	w2, [x0]
  41a3e8:	ldrb	w1, [x1, #4]
  41a3ec:	strb	w1, [x0, #4]
  41a3f0:	ldr	x0, [sp, #24]
  41a3f4:	add	x3, x0, #0x4
  41a3f8:	ldr	w0, [sp, #20]
  41a3fc:	and	w0, w0, #0xfffffffc
  41a400:	sxtw	x0, w0
  41a404:	mov	w2, #0x10                  	// #16
  41a408:	mov	x1, x0
  41a40c:	mov	x0, x3
  41a410:	bl	41a0bc <ferror@plt+0x160ac>
  41a414:	b	41a428 <ferror@plt+0x16418>
  41a418:	ldr	x0, [sp, #24]
  41a41c:	mov	w1, #0x4f4c                	// #20300
  41a420:	movk	w1, #0x47, lsl #16
  41a424:	str	w1, [x0]
  41a428:	nop
  41a42c:	ldr	w0, [sp, #20]
  41a430:	and	w0, w0, #0x1
  41a434:	cmp	w0, #0x0
  41a438:	b.eq	41a46c <ferror@plt+0x1645c>  // b.none
  41a43c:	ldr	x0, [sp, #24]
  41a440:	bl	403530 <strlen@plt>
  41a444:	mov	x1, x0
  41a448:	ldr	x0, [sp, #24]
  41a44c:	add	x2, x0, x1
  41a450:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a454:	add	x1, x0, #0x6a8
  41a458:	mov	x0, x2
  41a45c:	ldr	x2, [x1]
  41a460:	str	x2, [x0]
  41a464:	ldr	w1, [x1, #8]
  41a468:	str	w1, [x0, #8]
  41a46c:	ldr	w0, [sp, #20]
  41a470:	and	w0, w0, #0x1c
  41a474:	cmp	w0, #0x0
  41a478:	b.eq	41a49c <ferror@plt+0x1648c>  // b.none
  41a47c:	ldr	x0, [sp, #24]
  41a480:	bl	403530 <strlen@plt>
  41a484:	mov	x1, x0
  41a488:	ldr	x0, [sp, #24]
  41a48c:	add	x0, x0, x1
  41a490:	mov	w1, #0x2a20                	// #10784
  41a494:	movk	w1, #0x2a, lsl #16
  41a498:	str	w1, [x0]
  41a49c:	ldr	w0, [sp, #44]
  41a4a0:	cmp	w0, #0x0
  41a4a4:	b.eq	41a4b0 <ferror@plt+0x164a0>  // b.none
  41a4a8:	mov	w0, #0x1                   	// #1
  41a4ac:	b	41a4b4 <ferror@plt+0x164a4>
  41a4b0:	mov	w0, #0x2                   	// #2
  41a4b4:	ldp	x29, x30, [sp], #48
  41a4b8:	ret
  41a4bc:	sub	sp, sp, #0x510
  41a4c0:	stp	x29, x30, [sp]
  41a4c4:	mov	x29, sp
  41a4c8:	str	x19, [sp, #16]
  41a4cc:	str	x0, [sp, #88]
  41a4d0:	str	w1, [sp, #84]
  41a4d4:	str	x2, [sp, #72]
  41a4d8:	mov	x19, x3
  41a4dc:	ldr	w0, [sp, #84]
  41a4e0:	and	w0, w0, #0x2
  41a4e4:	cmp	w0, #0x0
  41a4e8:	cset	w0, ne  // ne = any
  41a4ec:	and	w0, w0, #0xff
  41a4f0:	str	w0, [sp, #1256]
  41a4f4:	ldr	w0, [sp, #84]
  41a4f8:	and	w0, w0, #0x1
  41a4fc:	cmp	w0, #0x0
  41a500:	cset	w0, ne  // ne = any
  41a504:	and	w0, w0, #0xff
  41a508:	str	w0, [sp, #1252]
  41a50c:	str	xzr, [sp, #1280]
  41a510:	ldr	w0, [sp, #84]
  41a514:	and	w0, w0, #0xfffffffc
  41a518:	str	w0, [sp, #84]
  41a51c:	ldr	w0, [sp, #84]
  41a520:	cmp	w0, #0x0
  41a524:	b.eq	41a96c <ferror@plt+0x1695c>  // b.none
  41a528:	ldr	w0, [sp, #84]
  41a52c:	and	w0, w0, #0x1
  41a530:	cmp	w0, #0x0
  41a534:	b.eq	41a57c <ferror@plt+0x1656c>  // b.none
  41a538:	add	x2, sp, #0x20
  41a53c:	mov	x3, x19
  41a540:	ldp	x0, x1, [x3]
  41a544:	stp	x0, x1, [x2]
  41a548:	ldp	x0, x1, [x3, #16]
  41a54c:	stp	x0, x1, [x2, #16]
  41a550:	add	x1, sp, #0x20
  41a554:	add	x0, sp, #0xb0
  41a558:	mov	x3, x1
  41a55c:	ldr	x2, [sp, #72]
  41a560:	mov	x1, #0x400                 	// #1024
  41a564:	bl	403e60 <vsnprintf@plt>
  41a568:	sxtw	x0, w0
  41a56c:	str	x0, [sp, #1240]
  41a570:	add	x0, sp, #0xb0
  41a574:	str	x0, [sp, #1288]
  41a578:	b	41a5b0 <ferror@plt+0x165a0>
  41a57c:	add	x2, sp, #0x20
  41a580:	mov	x3, x19
  41a584:	ldp	x0, x1, [x3]
  41a588:	stp	x0, x1, [x2]
  41a58c:	ldp	x0, x1, [x3, #16]
  41a590:	stp	x0, x1, [x2, #16]
  41a594:	add	x0, sp, #0x20
  41a598:	mov	x1, x0
  41a59c:	ldr	x0, [sp, #72]
  41a5a0:	bl	428f40 <ferror@plt+0x24f30>
  41a5a4:	str	x0, [sp, #1280]
  41a5a8:	ldr	x0, [sp, #1280]
  41a5ac:	str	x0, [sp, #1288]
  41a5b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a5b4:	add	x0, x0, #0xd20
  41a5b8:	ldr	x0, [x0]
  41a5bc:	cmp	x0, #0x0
  41a5c0:	b.eq	41a6e4 <ferror@plt+0x166d4>  // b.none
  41a5c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a5c8:	add	x0, x0, #0xd20
  41a5cc:	ldr	x0, [x0]
  41a5d0:	ldr	x0, [x0]
  41a5d4:	str	x0, [sp, #1232]
  41a5d8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a5dc:	add	x0, x0, #0xd20
  41a5e0:	ldr	x2, [x0]
  41a5e4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a5e8:	add	x0, x0, #0xd20
  41a5ec:	ldr	x0, [x0]
  41a5f0:	mov	x1, x0
  41a5f4:	mov	x0, x2
  41a5f8:	bl	4280d4 <ferror@plt+0x240c4>
  41a5fc:	mov	x1, x0
  41a600:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a604:	add	x0, x0, #0xd20
  41a608:	str	x1, [x0]
  41a60c:	ldr	x0, [sp, #1232]
  41a610:	ldr	x0, [x0]
  41a614:	ldr	x1, [sp, #88]
  41a618:	bl	431de4 <ferror@plt+0x2ddd4>
  41a61c:	cmp	w0, #0x0
  41a620:	b.ne	41a688 <ferror@plt+0x16678>  // b.any
  41a624:	ldr	x0, [sp, #1232]
  41a628:	ldr	w1, [x0, #8]
  41a62c:	ldr	w0, [sp, #84]
  41a630:	and	w1, w1, w0
  41a634:	ldr	x0, [sp, #1232]
  41a638:	ldr	w0, [x0, #8]
  41a63c:	cmp	w1, w0
  41a640:	b.ne	41a688 <ferror@plt+0x16678>  // b.any
  41a644:	ldr	x0, [sp, #1232]
  41a648:	ldr	x0, [x0, #16]
  41a64c:	ldr	x1, [sp, #1288]
  41a650:	bl	421010 <ferror@plt+0x1d000>
  41a654:	cmp	w0, #0x0
  41a658:	b.eq	41a688 <ferror@plt+0x16678>  // b.none
  41a65c:	ldr	x0, [sp, #1232]
  41a660:	ldr	x0, [x0]
  41a664:	bl	4185e0 <ferror@plt+0x145d0>
  41a668:	ldr	x0, [sp, #1232]
  41a66c:	ldr	x0, [x0, #16]
  41a670:	bl	4185e0 <ferror@plt+0x145d0>
  41a674:	ldr	x0, [sp, #1232]
  41a678:	bl	4185e0 <ferror@plt+0x145d0>
  41a67c:	ldr	x0, [sp, #1280]
  41a680:	bl	4185e0 <ferror@plt+0x145d0>
  41a684:	b	41a970 <ferror@plt+0x16960>
  41a688:	ldr	x0, [sp, #1232]
  41a68c:	ldr	w1, [x0, #8]
  41a690:	add	x0, sp, #0x68
  41a694:	bl	41a278 <ferror@plt+0x16268>
  41a698:	ldr	x0, [sp, #1232]
  41a69c:	ldr	x1, [x0, #16]
  41a6a0:	add	x0, sp, #0x68
  41a6a4:	mov	x2, x1
  41a6a8:	mov	x1, x0
  41a6ac:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a6b0:	add	x0, x0, #0x6b8
  41a6b4:	bl	428f94 <ferror@plt+0x24f84>
  41a6b8:	str	x0, [sp, #1224]
  41a6bc:	mov	x3, #0x0                   	// #0
  41a6c0:	ldr	x2, [sp, #1224]
  41a6c4:	ldr	w1, [sp, #84]
  41a6c8:	ldr	x0, [sp, #88]
  41a6cc:	bl	41b128 <ferror@plt+0x17118>
  41a6d0:	ldr	x0, [sp, #1224]
  41a6d4:	bl	4185e0 <ferror@plt+0x145d0>
  41a6d8:	ldr	w0, [sp, #84]
  41a6dc:	orr	w0, w0, #0x2
  41a6e0:	str	w0, [sp, #84]
  41a6e4:	ldrsw	x0, [sp, #84]
  41a6e8:	mov	w1, #0xffffffff            	// #-1
  41a6ec:	bl	4196bc <ferror@plt+0x156ac>
  41a6f0:	str	w0, [sp, #1276]
  41a6f4:	b	41a954 <ferror@plt+0x16944>
  41a6f8:	ldr	w0, [sp, #1276]
  41a6fc:	mov	w1, #0x1                   	// #1
  41a700:	lsl	w19, w1, w0
  41a704:	ldr	w0, [sp, #84]
  41a708:	and	w0, w19, w0
  41a70c:	cmp	w0, #0x0
  41a710:	b.eq	41a944 <ferror@plt+0x16934>  // b.none
  41a714:	str	xzr, [sp, #168]
  41a718:	str	wzr, [sp, #1260]
  41a71c:	ldr	w0, [sp, #1256]
  41a720:	cmp	w0, #0x0
  41a724:	b.eq	41a72c <ferror@plt+0x1671c>  // b.none
  41a728:	orr	w19, w19, #0x2
  41a72c:	ldr	w0, [sp, #1252]
  41a730:	cmp	w0, #0x0
  41a734:	b.eq	41a73c <ferror@plt+0x1672c>  // b.none
  41a738:	orr	w19, w19, #0x1
  41a73c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a740:	add	x0, x0, #0xcc0
  41a744:	bl	4417e4 <ferror@plt+0x3d7d4>
  41a748:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a74c:	add	x0, x0, #0xce0
  41a750:	bl	442184 <ferror@plt+0x3e174>
  41a754:	str	w0, [sp, #1220]
  41a758:	ldr	x0, [sp, #88]
  41a75c:	cmp	x0, #0x0
  41a760:	b.eq	41a76c <ferror@plt+0x1675c>  // b.none
  41a764:	ldr	x0, [sp, #88]
  41a768:	b	41a774 <ferror@plt+0x16764>
  41a76c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41a770:	add	x0, x0, #0x578
  41a774:	bl	419838 <ferror@plt+0x15828>
  41a778:	str	x0, [sp, #1208]
  41a77c:	ldr	w0, [sp, #1220]
  41a780:	cmp	w0, #0x0
  41a784:	b.eq	41a78c <ferror@plt+0x1677c>  // b.none
  41a788:	orr	w19, w19, #0x1
  41a78c:	ldr	w0, [sp, #1220]
  41a790:	add	w0, w0, #0x1
  41a794:	str	w0, [sp, #1220]
  41a798:	ldr	x0, [sp, #1208]
  41a79c:	cmp	x0, #0x0
  41a7a0:	b.eq	41a7b0 <ferror@plt+0x167a0>  // b.none
  41a7a4:	ldr	x0, [sp, #1208]
  41a7a8:	ldr	w0, [x0, #8]
  41a7ac:	b	41a7b4 <ferror@plt+0x167a4>
  41a7b0:	mov	w0, #0x5                   	// #5
  41a7b4:	str	w0, [sp, #1204]
  41a7b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a7bc:	add	x0, x0, #0x934
  41a7c0:	ldr	w1, [x0]
  41a7c4:	ldr	w0, [sp, #1204]
  41a7c8:	orr	w0, w1, w0
  41a7cc:	and	w0, w19, w0
  41a7d0:	cmp	w0, #0x0
  41a7d4:	b.eq	41a7dc <ferror@plt+0x167cc>  // b.none
  41a7d8:	orr	w19, w19, #0x2
  41a7dc:	and	w0, w19, #0x1
  41a7e0:	cmp	w0, #0x0
  41a7e4:	b.eq	41a7f8 <ferror@plt+0x167e8>  // b.none
  41a7e8:	adrp	x0, 41a000 <ferror@plt+0x15ff0>
  41a7ec:	add	x0, x0, #0xda8
  41a7f0:	str	x0, [sp, #1264]
  41a7f4:	b	41a810 <ferror@plt+0x16800>
  41a7f8:	add	x0, sp, #0xa8
  41a7fc:	mov	x2, x0
  41a800:	mov	w1, w19
  41a804:	ldr	x0, [sp, #1208]
  41a808:	bl	4199ac <ferror@plt+0x1599c>
  41a80c:	str	x0, [sp, #1264]
  41a810:	str	xzr, [sp, #1208]
  41a814:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a818:	add	x0, x0, #0xcc0
  41a81c:	bl	441828 <ferror@plt+0x3d818>
  41a820:	ldr	w0, [sp, #1220]
  41a824:	mov	x1, x0
  41a828:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a82c:	add	x0, x0, #0xce0
  41a830:	bl	4421a8 <ferror@plt+0x3e198>
  41a834:	ldr	x0, [sp, #168]
  41a838:	ldr	x4, [sp, #1264]
  41a83c:	mov	x3, x0
  41a840:	ldr	x2, [sp, #1288]
  41a844:	mov	w1, w19
  41a848:	ldr	x0, [sp, #88]
  41a84c:	blr	x4
  41a850:	and	w0, w19, #0x2
  41a854:	cmp	w0, #0x0
  41a858:	b.eq	41a8c0 <ferror@plt+0x168b0>  // b.none
  41a85c:	and	w0, w19, #0x4
  41a860:	cmp	w0, #0x0
  41a864:	b.ne	41a8c0 <ferror@plt+0x168b0>  // b.any
  41a868:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a86c:	add	x0, x0, #0xd10
  41a870:	ldr	x0, [x0]
  41a874:	cmp	x0, #0x0
  41a878:	b.eq	41a8b8 <ferror@plt+0x168a8>  // b.none
  41a87c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a880:	add	x0, x0, #0xd10
  41a884:	ldr	x4, [x0]
  41a888:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a88c:	add	x0, x0, #0xd18
  41a890:	ldr	x0, [x0]
  41a894:	mov	x3, x0
  41a898:	ldr	x2, [sp, #1288]
  41a89c:	mov	w1, w19
  41a8a0:	ldr	x0, [sp, #88]
  41a8a4:	blr	x4
  41a8a8:	cmp	w0, #0x0
  41a8ac:	b.ne	41a8b8 <ferror@plt+0x168a8>  // b.any
  41a8b0:	mov	w0, #0x1                   	// #1
  41a8b4:	b	41a8bc <ferror@plt+0x168ac>
  41a8b8:	mov	w0, #0x0                   	// #0
  41a8bc:	str	w0, [sp, #1260]
  41a8c0:	and	w0, w19, #0x2
  41a8c4:	cmp	w0, #0x0
  41a8c8:	b.eq	41a8f0 <ferror@plt+0x168e0>  // b.none
  41a8cc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a8d0:	add	x0, x0, #0xd00
  41a8d4:	ldr	w0, [x0]
  41a8d8:	cmp	w0, #0x0
  41a8dc:	b.eq	41a8f0 <ferror@plt+0x168e0>  // b.none
  41a8e0:	ldr	w0, [sp, #1260]
  41a8e4:	cmp	w0, #0x0
  41a8e8:	b.ne	41a8f0 <ferror@plt+0x168e0>  // b.any
  41a8ec:	bl	4197bc <ferror@plt+0x157ac>
  41a8f0:	and	w0, w19, #0x2
  41a8f4:	cmp	w0, #0x0
  41a8f8:	b.eq	41a924 <ferror@plt+0x16914>  // b.none
  41a8fc:	ldr	w0, [sp, #1260]
  41a900:	cmp	w0, #0x0
  41a904:	b.ne	41a924 <ferror@plt+0x16914>  // b.any
  41a908:	and	w0, w19, #0x1
  41a90c:	cmp	w0, #0x0
  41a910:	b.ne	41a920 <ferror@plt+0x16910>  // b.any
  41a914:	mov	w0, #0x5                   	// #5
  41a918:	bl	403570 <raise@plt>
  41a91c:	b	41a924 <ferror@plt+0x16914>
  41a920:	bl	403aa0 <abort@plt>
  41a924:	ldr	w0, [sp, #1220]
  41a928:	sub	w0, w0, #0x1
  41a92c:	str	w0, [sp, #1220]
  41a930:	ldr	w0, [sp, #1220]
  41a934:	mov	x1, x0
  41a938:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41a93c:	add	x0, x0, #0xce0
  41a940:	bl	4421a8 <ferror@plt+0x3e198>
  41a944:	ldrsw	x0, [sp, #84]
  41a948:	ldr	w1, [sp, #1276]
  41a94c:	bl	4196bc <ferror@plt+0x156ac>
  41a950:	str	w0, [sp, #1276]
  41a954:	ldr	w0, [sp, #1276]
  41a958:	cmp	w0, #0x0
  41a95c:	b.ge	41a6f8 <ferror@plt+0x166e8>  // b.tcont
  41a960:	ldr	x0, [sp, #1280]
  41a964:	bl	4185e0 <ferror@plt+0x145d0>
  41a968:	b	41a970 <ferror@plt+0x16960>
  41a96c:	nop
  41a970:	ldr	x19, [sp, #16]
  41a974:	ldp	x29, x30, [sp]
  41a978:	add	sp, sp, #0x510
  41a97c:	ret
  41a980:	stp	x29, x30, [sp, #-288]!
  41a984:	mov	x29, sp
  41a988:	str	x0, [sp, #72]
  41a98c:	str	w1, [sp, #68]
  41a990:	str	x2, [sp, #56]
  41a994:	str	x3, [sp, #248]
  41a998:	str	x4, [sp, #256]
  41a99c:	str	x5, [sp, #264]
  41a9a0:	str	x6, [sp, #272]
  41a9a4:	str	x7, [sp, #280]
  41a9a8:	str	q0, [sp, #112]
  41a9ac:	str	q1, [sp, #128]
  41a9b0:	str	q2, [sp, #144]
  41a9b4:	str	q3, [sp, #160]
  41a9b8:	str	q4, [sp, #176]
  41a9bc:	str	q5, [sp, #192]
  41a9c0:	str	q6, [sp, #208]
  41a9c4:	str	q7, [sp, #224]
  41a9c8:	add	x0, sp, #0x120
  41a9cc:	str	x0, [sp, #80]
  41a9d0:	add	x0, sp, #0x120
  41a9d4:	str	x0, [sp, #88]
  41a9d8:	add	x0, sp, #0xf0
  41a9dc:	str	x0, [sp, #96]
  41a9e0:	mov	w0, #0xffffffd8            	// #-40
  41a9e4:	str	w0, [sp, #104]
  41a9e8:	mov	w0, #0xffffff80            	// #-128
  41a9ec:	str	w0, [sp, #108]
  41a9f0:	add	x2, sp, #0x10
  41a9f4:	add	x3, sp, #0x50
  41a9f8:	ldp	x0, x1, [x3]
  41a9fc:	stp	x0, x1, [x2]
  41aa00:	ldp	x0, x1, [x3, #16]
  41aa04:	stp	x0, x1, [x2, #16]
  41aa08:	add	x0, sp, #0x10
  41aa0c:	mov	x3, x0
  41aa10:	ldr	x2, [sp, #56]
  41aa14:	ldr	w1, [sp, #68]
  41aa18:	ldr	x0, [sp, #72]
  41aa1c:	bl	41a4bc <ferror@plt+0x164ac>
  41aa20:	nop
  41aa24:	ldp	x29, x30, [sp], #288
  41aa28:	ret
  41aa2c:	stp	x29, x30, [sp, #-48]!
  41aa30:	mov	x29, sp
  41aa34:	str	x0, [sp, #40]
  41aa38:	str	x1, [sp, #32]
  41aa3c:	str	x2, [sp, #24]
  41aa40:	ldr	x4, [sp, #24]
  41aa44:	ldr	x3, [sp, #32]
  41aa48:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41aa4c:	add	x2, x0, #0x6e0
  41aa50:	mov	w1, #0x8                   	// #8
  41aa54:	ldr	x0, [sp, #40]
  41aa58:	bl	41a980 <ferror@plt+0x16970>
  41aa5c:	nop
  41aa60:	ldp	x29, x30, [sp], #48
  41aa64:	ret
  41aa68:	sub	sp, sp, #0x90
  41aa6c:	stp	x29, x30, [sp, #32]
  41aa70:	add	x29, sp, #0x20
  41aa74:	str	x0, [sp, #88]
  41aa78:	str	x1, [sp, #80]
  41aa7c:	str	w2, [sp, #76]
  41aa80:	str	x3, [sp, #64]
  41aa84:	str	x4, [sp, #56]
  41aa88:	add	x4, sp, #0x68
  41aa8c:	ldr	w3, [sp, #76]
  41aa90:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41aa94:	add	x2, x0, #0x700
  41aa98:	mov	x1, #0x20                  	// #32
  41aa9c:	mov	x0, x4
  41aaa0:	bl	440c04 <ferror@plt+0x3cbf4>
  41aaa4:	ldr	x0, [sp, #56]
  41aaa8:	cmp	x0, #0x0
  41aaac:	b.eq	41ab2c <ferror@plt+0x16b1c>  // b.none
  41aab0:	ldr	x0, [sp, #64]
  41aab4:	ldrb	w0, [x0]
  41aab8:	cmp	w0, #0x0
  41aabc:	b.eq	41aacc <ferror@plt+0x16abc>  // b.none
  41aac0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41aac4:	add	x0, x0, #0x708
  41aac8:	b	41aad4 <ferror@plt+0x16ac4>
  41aacc:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41aad0:	add	x0, x0, #0x578
  41aad4:	add	x2, sp, #0x68
  41aad8:	str	xzr, [sp, #16]
  41aadc:	adrp	x1, 457000 <ferror@plt+0x52ff0>
  41aae0:	add	x1, x1, #0x740
  41aae4:	str	x1, [sp, #8]
  41aae8:	ldr	x1, [sp, #56]
  41aaec:	str	x1, [sp]
  41aaf0:	adrp	x1, 457000 <ferror@plt+0x52ff0>
  41aaf4:	add	x7, x1, #0x710
  41aaf8:	mov	x6, x0
  41aafc:	ldr	x5, [sp, #64]
  41ab00:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ab04:	add	x4, x0, #0x730
  41ab08:	mov	x3, x2
  41ab0c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ab10:	add	x2, x0, #0x708
  41ab14:	ldr	x1, [sp, #80]
  41ab18:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ab1c:	add	x0, x0, #0x738
  41ab20:	bl	42903c <ferror@plt+0x2502c>
  41ab24:	str	x0, [sp, #136]
  41ab28:	b	41ab9c <ferror@plt+0x16b8c>
  41ab2c:	ldr	x0, [sp, #64]
  41ab30:	ldrb	w0, [x0]
  41ab34:	cmp	w0, #0x0
  41ab38:	b.eq	41ab48 <ferror@plt+0x16b38>  // b.none
  41ab3c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ab40:	add	x0, x0, #0x708
  41ab44:	b	41ab50 <ferror@plt+0x16b40>
  41ab48:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ab4c:	add	x0, x0, #0x578
  41ab50:	add	x2, sp, #0x68
  41ab54:	str	xzr, [sp, #8]
  41ab58:	adrp	x1, 457000 <ferror@plt+0x52ff0>
  41ab5c:	add	x1, x1, #0x750
  41ab60:	str	x1, [sp]
  41ab64:	adrp	x1, 457000 <ferror@plt+0x52ff0>
  41ab68:	add	x7, x1, #0x748
  41ab6c:	mov	x6, x0
  41ab70:	ldr	x5, [sp, #64]
  41ab74:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ab78:	add	x4, x0, #0x730
  41ab7c:	mov	x3, x2
  41ab80:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ab84:	add	x2, x0, #0x708
  41ab88:	ldr	x1, [sp, #80]
  41ab8c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ab90:	add	x0, x0, #0x738
  41ab94:	bl	42903c <ferror@plt+0x2502c>
  41ab98:	str	x0, [sp, #136]
  41ab9c:	ldr	x3, [sp, #136]
  41aba0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41aba4:	add	x2, x0, #0x770
  41aba8:	mov	w1, #0x10                  	// #16
  41abac:	ldr	x0, [sp, #88]
  41abb0:	bl	41a980 <ferror@plt+0x16970>
  41abb4:	ldr	x0, [sp, #136]
  41abb8:	bl	4185e0 <ferror@plt+0x145d0>
  41abbc:	nop
  41abc0:	ldp	x29, x30, [sp, #32]
  41abc4:	add	sp, sp, #0x90
  41abc8:	ret
  41abcc:	stp	x29, x30, [sp, #-64]!
  41abd0:	mov	x29, sp
  41abd4:	str	x0, [sp, #56]
  41abd8:	str	x1, [sp, #48]
  41abdc:	str	w2, [sp, #44]
  41abe0:	str	x3, [sp, #32]
  41abe4:	str	x4, [sp, #24]
  41abe8:	ldr	x0, [sp, #24]
  41abec:	cmp	x0, #0x0
  41abf0:	b.eq	41ac00 <ferror@plt+0x16bf0>  // b.none
  41abf4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41abf8:	add	x0, x0, #0x778
  41abfc:	b	41ac08 <ferror@plt+0x16bf8>
  41ac00:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ac04:	add	x0, x0, #0x7a8
  41ac08:	ldr	x6, [sp, #24]
  41ac0c:	ldr	x5, [sp, #32]
  41ac10:	ldr	w4, [sp, #44]
  41ac14:	ldr	x3, [sp, #48]
  41ac18:	mov	x2, x0
  41ac1c:	mov	w1, #0x4                   	// #4
  41ac20:	ldr	x0, [sp, #56]
  41ac24:	bl	41a980 <ferror@plt+0x16970>
  41ac28:	bl	4197bc <ferror@plt+0x157ac>
  41ac2c:	stp	x29, x30, [sp, #-64]!
  41ac30:	mov	x29, sp
  41ac34:	str	x0, [sp, #40]
  41ac38:	str	w1, [sp, #36]
  41ac3c:	str	x2, [sp, #24]
  41ac40:	ldr	w0, [sp, #36]
  41ac44:	cmp	w0, #0x0
  41ac48:	b.ne	41ac6c <ferror@plt+0x16c5c>  // b.any
  41ac4c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ac50:	add	x2, x0, #0x7d8
  41ac54:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ac58:	add	x1, x0, #0x8d0
  41ac5c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ac60:	add	x0, x0, #0x5a8
  41ac64:	bl	41aa2c <ferror@plt+0x16a1c>
  41ac68:	b	41ad00 <ferror@plt+0x16cf0>
  41ac6c:	ldr	x0, [sp, #24]
  41ac70:	cmp	x0, #0x0
  41ac74:	b.ne	41ac98 <ferror@plt+0x16c88>  // b.any
  41ac78:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ac7c:	add	x2, x0, #0x7e8
  41ac80:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ac84:	add	x1, x0, #0x8d0
  41ac88:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ac8c:	add	x0, x0, #0x5a8
  41ac90:	bl	41aa2c <ferror@plt+0x16a1c>
  41ac94:	b	41ad00 <ferror@plt+0x16cf0>
  41ac98:	mov	x1, #0x18                  	// #24
  41ac9c:	mov	x0, #0x1                   	// #1
  41aca0:	bl	418798 <ferror@plt+0x14788>
  41aca4:	str	x0, [sp, #56]
  41aca8:	ldr	x0, [sp, #40]
  41acac:	bl	428d58 <ferror@plt+0x24d48>
  41acb0:	mov	x1, x0
  41acb4:	ldr	x0, [sp, #56]
  41acb8:	str	x1, [x0]
  41acbc:	ldr	x0, [sp, #56]
  41acc0:	ldr	w1, [sp, #36]
  41acc4:	str	w1, [x0, #8]
  41acc8:	ldr	x0, [sp, #24]
  41accc:	bl	428d58 <ferror@plt+0x24d48>
  41acd0:	mov	x1, x0
  41acd4:	ldr	x0, [sp, #56]
  41acd8:	str	x1, [x0, #16]
  41acdc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41ace0:	add	x0, x0, #0xd20
  41ace4:	ldr	x0, [x0]
  41ace8:	ldr	x1, [sp, #56]
  41acec:	bl	427bb8 <ferror@plt+0x23ba8>
  41acf0:	mov	x1, x0
  41acf4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41acf8:	add	x0, x0, #0xd20
  41acfc:	str	x1, [x0]
  41ad00:	ldp	x29, x30, [sp], #64
  41ad04:	ret
  41ad08:	stp	x29, x30, [sp, #-128]!
  41ad0c:	mov	x29, sp
  41ad10:	str	x0, [sp, #40]
  41ad14:	str	x1, [sp, #32]
  41ad18:	str	w2, [sp, #28]
  41ad1c:	str	x3, [sp, #16]
  41ad20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41ad24:	add	x0, x0, #0xd20
  41ad28:	ldr	x0, [x0]
  41ad2c:	cmp	x0, #0x0
  41ad30:	b.eq	41ad9c <ferror@plt+0x16d8c>  // b.none
  41ad34:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41ad38:	add	x0, x0, #0xd20
  41ad3c:	ldr	x0, [x0]
  41ad40:	ldr	x0, [x0]
  41ad44:	str	x0, [sp, #120]
  41ad48:	ldr	x0, [sp, #120]
  41ad4c:	ldr	w1, [x0, #8]
  41ad50:	add	x0, sp, #0x30
  41ad54:	bl	41a278 <ferror@plt+0x16268>
  41ad58:	ldr	x0, [sp, #120]
  41ad5c:	ldr	x1, [x0, #16]
  41ad60:	add	x0, sp, #0x30
  41ad64:	mov	x2, x1
  41ad68:	mov	x1, x0
  41ad6c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ad70:	add	x0, x0, #0x6b8
  41ad74:	bl	428f94 <ferror@plt+0x24f84>
  41ad78:	str	x0, [sp, #112]
  41ad7c:	ldr	x4, [sp, #112]
  41ad80:	ldr	x3, [sp, #16]
  41ad84:	ldr	w2, [sp, #28]
  41ad88:	ldr	x1, [sp, #32]
  41ad8c:	ldr	x0, [sp, #40]
  41ad90:	bl	431838 <ferror@plt+0x2d828>
  41ad94:	ldr	x0, [sp, #112]
  41ad98:	bl	4185e0 <ferror@plt+0x145d0>
  41ad9c:	nop
  41ada0:	ldp	x29, x30, [sp], #128
  41ada4:	ret
  41ada8:	stp	x29, x30, [sp, #-144]!
  41adac:	mov	x29, sp
  41adb0:	str	x0, [sp, #40]
  41adb4:	str	w1, [sp, #36]
  41adb8:	str	x2, [sp, #24]
  41adbc:	str	x3, [sp, #16]
  41adc0:	add	x0, sp, #0x50
  41adc4:	ldr	w1, [sp, #36]
  41adc8:	bl	41a278 <ferror@plt+0x16268>
  41adcc:	str	w0, [sp, #140]
  41add0:	ldr	x0, [sp, #24]
  41add4:	cmp	x0, #0x0
  41add8:	b.ne	41ade8 <ferror@plt+0x16dd8>  // b.any
  41addc:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ade0:	add	x0, x0, #0x7f8
  41ade4:	str	x0, [sp, #24]
  41ade8:	bl	4037b0 <getpid@plt>
  41adec:	sxtw	x1, w0
  41adf0:	add	x0, sp, #0x30
  41adf4:	mov	w2, #0xa                   	// #10
  41adf8:	bl	41a0bc <ferror@plt+0x160ac>
  41adfc:	ldr	x0, [sp, #40]
  41ae00:	cmp	x0, #0x0
  41ae04:	b.eq	41ae1c <ferror@plt+0x16e0c>  // b.none
  41ae08:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ae0c:	add	x1, x0, #0x808
  41ae10:	ldr	w0, [sp, #140]
  41ae14:	bl	4197e4 <ferror@plt+0x157d4>
  41ae18:	b	41ae2c <ferror@plt+0x16e1c>
  41ae1c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ae20:	add	x1, x0, #0x810
  41ae24:	ldr	w0, [sp, #140]
  41ae28:	bl	4197e4 <ferror@plt+0x157d4>
  41ae2c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ae30:	add	x1, x0, #0x818
  41ae34:	ldr	w0, [sp, #140]
  41ae38:	bl	4197e4 <ferror@plt+0x157d4>
  41ae3c:	add	x0, sp, #0x30
  41ae40:	mov	x1, x0
  41ae44:	ldr	w0, [sp, #140]
  41ae48:	bl	4197e4 <ferror@plt+0x157d4>
  41ae4c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ae50:	add	x1, x0, #0x828
  41ae54:	ldr	w0, [sp, #140]
  41ae58:	bl	4197e4 <ferror@plt+0x157d4>
  41ae5c:	ldr	x0, [sp, #40]
  41ae60:	cmp	x0, #0x0
  41ae64:	b.eq	41ae84 <ferror@plt+0x16e74>  // b.none
  41ae68:	ldr	x1, [sp, #40]
  41ae6c:	ldr	w0, [sp, #140]
  41ae70:	bl	4197e4 <ferror@plt+0x157d4>
  41ae74:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ae78:	add	x1, x0, #0x830
  41ae7c:	ldr	w0, [sp, #140]
  41ae80:	bl	4197e4 <ferror@plt+0x157d4>
  41ae84:	add	x0, sp, #0x50
  41ae88:	mov	x1, x0
  41ae8c:	ldr	w0, [sp, #140]
  41ae90:	bl	4197e4 <ferror@plt+0x157d4>
  41ae94:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ae98:	add	x1, x0, #0x838
  41ae9c:	ldr	w0, [sp, #140]
  41aea0:	bl	4197e4 <ferror@plt+0x157d4>
  41aea4:	ldr	x1, [sp, #24]
  41aea8:	ldr	w0, [sp, #140]
  41aeac:	bl	4197e4 <ferror@plt+0x157d4>
  41aeb0:	nop
  41aeb4:	ldp	x29, x30, [sp], #144
  41aeb8:	ret
  41aebc:	stp	x29, x30, [sp, #-80]!
  41aec0:	mov	x29, sp
  41aec4:	str	x0, [sp, #24]
  41aec8:	ldr	x0, [sp, #24]
  41aecc:	ldr	x0, [x0]
  41aed0:	str	x0, [sp, #72]
  41aed4:	b	41b0f8 <ferror@plt+0x170e8>
  41aed8:	mov	x1, #0xffffffffffffffff    	// #-1
  41aedc:	ldr	x0, [sp, #72]
  41aee0:	bl	43a764 <ferror@plt+0x36754>
  41aee4:	str	w0, [sp, #64]
  41aee8:	ldr	w0, [sp, #64]
  41aeec:	cmn	w0, #0x1
  41aef0:	b.eq	41af00 <ferror@plt+0x16ef0>  // b.none
  41aef4:	ldr	w0, [sp, #64]
  41aef8:	cmn	w0, #0x2
  41aefc:	b.ne	41af80 <ferror@plt+0x16f70>  // b.any
  41af00:	ldr	x0, [sp, #24]
  41af04:	ldr	x0, [x0]
  41af08:	ldr	x1, [sp, #72]
  41af0c:	sub	x0, x1, x0
  41af10:	str	w0, [sp, #44]
  41af14:	ldr	x0, [sp, #72]
  41af18:	ldrb	w0, [x0]
  41af1c:	mov	w1, w0
  41af20:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41af24:	add	x0, x0, #0x638
  41af28:	bl	428f94 <ferror@plt+0x24f84>
  41af2c:	str	x0, [sp, #32]
  41af30:	ldr	w0, [sp, #44]
  41af34:	mov	x2, #0x1                   	// #1
  41af38:	mov	x1, x0
  41af3c:	ldr	x0, [sp, #24]
  41af40:	bl	42d360 <ferror@plt+0x29350>
  41af44:	ldr	w0, [sp, #44]
  41af48:	ldr	x2, [sp, #32]
  41af4c:	mov	x1, x0
  41af50:	ldr	x0, [sp, #24]
  41af54:	bl	42ccd4 <ferror@plt+0x28cc4>
  41af58:	ldr	x0, [sp, #24]
  41af5c:	ldr	x1, [x0]
  41af60:	ldr	w0, [sp, #44]
  41af64:	add	w0, w0, #0x4
  41af68:	mov	w0, w0
  41af6c:	add	x0, x1, x0
  41af70:	str	x0, [sp, #72]
  41af74:	ldr	x0, [sp, #32]
  41af78:	bl	4185e0 <ferror@plt+0x145d0>
  41af7c:	b	41b0f8 <ferror@plt+0x170e8>
  41af80:	ldr	w0, [sp, #64]
  41af84:	cmp	w0, #0xd
  41af88:	b.ne	41afac <ferror@plt+0x16f9c>  // b.any
  41af8c:	ldr	x0, [sp, #72]
  41af90:	add	x0, x0, #0x1
  41af94:	ldrb	w0, [x0]
  41af98:	cmp	w0, #0xa
  41af9c:	cset	w0, eq  // eq = none
  41afa0:	and	w0, w0, #0xff
  41afa4:	str	w0, [sp, #68]
  41afa8:	b	41b010 <ferror@plt+0x17000>
  41afac:	ldr	w0, [sp, #64]
  41afb0:	cmp	w0, #0x1f
  41afb4:	b.hi	41afdc <ferror@plt+0x16fcc>  // b.pmore
  41afb8:	ldr	w0, [sp, #64]
  41afbc:	cmp	w0, #0x9
  41afc0:	b.eq	41afdc <ferror@plt+0x16fcc>  // b.none
  41afc4:	ldr	w0, [sp, #64]
  41afc8:	cmp	w0, #0xa
  41afcc:	b.eq	41afdc <ferror@plt+0x16fcc>  // b.none
  41afd0:	ldr	w0, [sp, #64]
  41afd4:	cmp	w0, #0xd
  41afd8:	b.ne	41b008 <ferror@plt+0x16ff8>  // b.any
  41afdc:	ldr	w0, [sp, #64]
  41afe0:	cmp	w0, #0x7f
  41afe4:	b.eq	41b008 <ferror@plt+0x16ff8>  // b.none
  41afe8:	ldr	w0, [sp, #64]
  41afec:	cmp	w0, #0x7f
  41aff0:	b.ls	41b000 <ferror@plt+0x16ff0>  // b.plast
  41aff4:	ldr	w0, [sp, #64]
  41aff8:	cmp	w0, #0x9f
  41affc:	b.ls	41b008 <ferror@plt+0x16ff8>  // b.plast
  41b000:	mov	w0, #0x1                   	// #1
  41b004:	b	41b00c <ferror@plt+0x16ffc>
  41b008:	mov	w0, #0x0                   	// #0
  41b00c:	str	w0, [sp, #68]
  41b010:	ldr	w0, [sp, #68]
  41b014:	cmp	w0, #0x0
  41b018:	b.ne	41b0c8 <ferror@plt+0x170b8>  // b.any
  41b01c:	ldr	x0, [sp, #24]
  41b020:	ldr	x0, [x0]
  41b024:	ldr	x1, [sp, #72]
  41b028:	sub	x0, x1, x0
  41b02c:	str	w0, [sp, #60]
  41b030:	ldr	w1, [sp, #64]
  41b034:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b038:	add	x0, x0, #0x840
  41b03c:	bl	428f94 <ferror@plt+0x24f84>
  41b040:	str	x0, [sp, #48]
  41b044:	ldr	w3, [sp, #60]
  41b048:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  41b04c:	add	x0, x0, #0x960
  41b050:	ldr	x1, [x0]
  41b054:	ldr	x0, [sp, #72]
  41b058:	ldrb	w0, [x0]
  41b05c:	and	x0, x0, #0xff
  41b060:	add	x0, x1, x0
  41b064:	ldrb	w0, [x0]
  41b068:	and	x0, x0, #0xff
  41b06c:	ldr	x1, [sp, #72]
  41b070:	add	x1, x1, x0
  41b074:	ldr	x0, [sp, #72]
  41b078:	sub	x0, x1, x0
  41b07c:	mov	x2, x0
  41b080:	mov	x1, x3
  41b084:	ldr	x0, [sp, #24]
  41b088:	bl	42d360 <ferror@plt+0x29350>
  41b08c:	ldr	w0, [sp, #60]
  41b090:	ldr	x2, [sp, #48]
  41b094:	mov	x1, x0
  41b098:	ldr	x0, [sp, #24]
  41b09c:	bl	42ccd4 <ferror@plt+0x28cc4>
  41b0a0:	ldr	x0, [sp, #48]
  41b0a4:	bl	4185e0 <ferror@plt+0x145d0>
  41b0a8:	ldr	x0, [sp, #24]
  41b0ac:	ldr	x1, [x0]
  41b0b0:	ldr	w0, [sp, #60]
  41b0b4:	add	w0, w0, #0x6
  41b0b8:	mov	w0, w0
  41b0bc:	add	x0, x1, x0
  41b0c0:	str	x0, [sp, #72]
  41b0c4:	b	41b0f8 <ferror@plt+0x170e8>
  41b0c8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  41b0cc:	add	x0, x0, #0x960
  41b0d0:	ldr	x1, [x0]
  41b0d4:	ldr	x0, [sp, #72]
  41b0d8:	ldrb	w0, [x0]
  41b0dc:	and	x0, x0, #0xff
  41b0e0:	add	x0, x1, x0
  41b0e4:	ldrb	w0, [x0]
  41b0e8:	and	x0, x0, #0xff
  41b0ec:	ldr	x1, [sp, #72]
  41b0f0:	add	x0, x1, x0
  41b0f4:	str	x0, [sp, #72]
  41b0f8:	ldr	x0, [sp, #24]
  41b0fc:	ldr	x1, [x0]
  41b100:	ldr	x0, [sp, #24]
  41b104:	ldr	x0, [x0, #8]
  41b108:	add	x0, x1, x0
  41b10c:	ldr	x1, [sp, #72]
  41b110:	cmp	x1, x0
  41b114:	b.cc	41aed8 <ferror@plt+0x16ec8>  // b.lo, b.ul, b.last
  41b118:	nop
  41b11c:	nop
  41b120:	ldp	x29, x30, [sp], #80
  41b124:	ret
  41b128:	stp	x29, x30, [sp, #-176]!
  41b12c:	mov	x29, sp
  41b130:	str	x0, [sp, #40]
  41b134:	str	w1, [sp, #36]
  41b138:	str	x2, [sp, #24]
  41b13c:	str	x3, [sp, #16]
  41b140:	ldr	w0, [sp, #36]
  41b144:	and	w0, w0, #0x3c
  41b148:	cmp	w0, #0x0
  41b14c:	b.ne	41b1c8 <ferror@plt+0x171b8>  // b.any
  41b150:	ldr	w0, [sp, #36]
  41b154:	asr	w0, w0, #8
  41b158:	cmp	w0, #0x0
  41b15c:	b.ne	41b1c8 <ferror@plt+0x171b8>  // b.any
  41b160:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b164:	add	x0, x0, #0x848
  41b168:	bl	40b8cc <ferror@plt+0x78bc>
  41b16c:	str	x0, [sp, #168]
  41b170:	ldr	w0, [sp, #36]
  41b174:	and	w0, w0, #0xc0
  41b178:	cmp	w0, #0x0
  41b17c:	b.eq	41b3dc <ferror@plt+0x173cc>  // b.none
  41b180:	ldr	x0, [sp, #168]
  41b184:	cmp	x0, #0x0
  41b188:	b.eq	41b3dc <ferror@plt+0x173cc>  // b.none
  41b18c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b190:	add	x1, x0, #0x860
  41b194:	ldr	x0, [sp, #168]
  41b198:	bl	403b30 <strcmp@plt>
  41b19c:	cmp	w0, #0x0
  41b1a0:	b.eq	41b1d0 <ferror@plt+0x171c0>  // b.none
  41b1a4:	ldr	x0, [sp, #40]
  41b1a8:	cmp	x0, #0x0
  41b1ac:	b.eq	41b3dc <ferror@plt+0x173cc>  // b.none
  41b1b0:	ldr	x1, [sp, #40]
  41b1b4:	ldr	x0, [sp, #168]
  41b1b8:	bl	403e40 <strstr@plt>
  41b1bc:	cmp	x0, #0x0
  41b1c0:	b.eq	41b3dc <ferror@plt+0x173cc>  // b.none
  41b1c4:	b	41b1d0 <ferror@plt+0x171c0>
  41b1c8:	nop
  41b1cc:	b	41b1d4 <ferror@plt+0x171c4>
  41b1d0:	nop
  41b1d4:	ldr	w0, [sp, #36]
  41b1d8:	and	w0, w0, #0x1
  41b1dc:	cmp	w0, #0x0
  41b1e0:	b.eq	41b1fc <ferror@plt+0x171ec>  // b.none
  41b1e4:	ldr	x3, [sp, #16]
  41b1e8:	ldr	x2, [sp, #24]
  41b1ec:	ldr	w1, [sp, #36]
  41b1f0:	ldr	x0, [sp, #40]
  41b1f4:	bl	41ada8 <ferror@plt+0x16d98>
  41b1f8:	b	41b3e0 <ferror@plt+0x173d0>
  41b1fc:	add	x0, sp, #0x40
  41b200:	ldr	w1, [sp, #36]
  41b204:	bl	41a278 <ferror@plt+0x16268>
  41b208:	str	w0, [sp, #164]
  41b20c:	mov	x0, #0x0                   	// #0
  41b210:	bl	42be58 <ferror@plt+0x27e48>
  41b214:	str	x0, [sp, #152]
  41b218:	ldr	w0, [sp, #36]
  41b21c:	and	w0, w0, #0x1c
  41b220:	cmp	w0, #0x0
  41b224:	b.eq	41b238 <ferror@plt+0x17228>  // b.none
  41b228:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b22c:	add	x1, x0, #0x808
  41b230:	ldr	x0, [sp, #152]
  41b234:	bl	42c930 <ferror@plt+0x28920>
  41b238:	ldr	x0, [sp, #40]
  41b23c:	cmp	x0, #0x0
  41b240:	b.ne	41b254 <ferror@plt+0x17244>  // b.any
  41b244:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b248:	add	x1, x0, #0x868
  41b24c:	ldr	x0, [sp, #152]
  41b250:	bl	42c930 <ferror@plt+0x28920>
  41b254:	ldr	w0, [sp, #36]
  41b258:	and	w1, w0, #0xfffffffc
  41b25c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b260:	add	x0, x0, #0x930
  41b264:	ldr	w0, [x0]
  41b268:	and	w1, w1, w0
  41b26c:	ldr	w0, [sp, #36]
  41b270:	and	w0, w0, #0xfffffffc
  41b274:	cmp	w1, w0
  41b278:	b.ne	41b2d0 <ferror@plt+0x172c0>  // b.any
  41b27c:	bl	43f1c0 <ferror@plt+0x3b1b0>
  41b280:	str	x0, [sp, #144]
  41b284:	ldr	x0, [sp, #144]
  41b288:	cmp	x0, #0x0
  41b28c:	b.ne	41b2b0 <ferror@plt+0x172a0>  // b.any
  41b290:	bl	4037b0 <getpid@plt>
  41b294:	sxtw	x0, w0
  41b298:	mov	x2, x0
  41b29c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b2a0:	add	x1, x0, #0x870
  41b2a4:	ldr	x0, [sp, #152]
  41b2a8:	bl	42da24 <ferror@plt+0x29a14>
  41b2ac:	b	41b2d0 <ferror@plt+0x172c0>
  41b2b0:	bl	4037b0 <getpid@plt>
  41b2b4:	sxtw	x0, w0
  41b2b8:	mov	x3, x0
  41b2bc:	ldr	x2, [sp, #144]
  41b2c0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b2c4:	add	x1, x0, #0x880
  41b2c8:	ldr	x0, [sp, #152]
  41b2cc:	bl	42da24 <ferror@plt+0x29a14>
  41b2d0:	ldr	x0, [sp, #40]
  41b2d4:	cmp	x0, #0x0
  41b2d8:	b.eq	41b2f4 <ferror@plt+0x172e4>  // b.none
  41b2dc:	ldr	x1, [sp, #40]
  41b2e0:	ldr	x0, [sp, #152]
  41b2e4:	bl	42c930 <ferror@plt+0x28920>
  41b2e8:	mov	w1, #0x2d                  	// #45
  41b2ec:	ldr	x0, [sp, #152]
  41b2f0:	bl	419730 <ferror@plt+0x15720>
  41b2f4:	add	x0, sp, #0x40
  41b2f8:	mov	x1, x0
  41b2fc:	ldr	x0, [sp, #152]
  41b300:	bl	42c930 <ferror@plt+0x28920>
  41b304:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b308:	add	x1, x0, #0x838
  41b30c:	ldr	x0, [sp, #152]
  41b310:	bl	42c930 <ferror@plt+0x28920>
  41b314:	ldr	x0, [sp, #24]
  41b318:	cmp	x0, #0x0
  41b31c:	b.ne	41b334 <ferror@plt+0x17324>  // b.any
  41b320:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b324:	add	x1, x0, #0x7f8
  41b328:	ldr	x0, [sp, #152]
  41b32c:	bl	42c930 <ferror@plt+0x28920>
  41b330:	b	41b3a4 <ferror@plt+0x17394>
  41b334:	ldr	x0, [sp, #24]
  41b338:	bl	42be58 <ferror@plt+0x27e48>
  41b33c:	str	x0, [sp, #136]
  41b340:	ldr	x0, [sp, #136]
  41b344:	bl	41aebc <ferror@plt+0x16eac>
  41b348:	add	x0, sp, #0x38
  41b34c:	bl	448940 <ferror@plt+0x44930>
  41b350:	cmp	w0, #0x0
  41b354:	b.eq	41b370 <ferror@plt+0x17360>  // b.none
  41b358:	ldr	x0, [sp, #136]
  41b35c:	ldr	x0, [x0]
  41b360:	mov	x1, x0
  41b364:	ldr	x0, [sp, #152]
  41b368:	bl	42c930 <ferror@plt+0x28920>
  41b36c:	b	41b398 <ferror@plt+0x17388>
  41b370:	ldr	x0, [sp, #136]
  41b374:	ldr	x0, [x0]
  41b378:	ldr	x1, [sp, #56]
  41b37c:	bl	419ebc <ferror@plt+0x15eac>
  41b380:	str	x0, [sp, #128]
  41b384:	ldr	x1, [sp, #128]
  41b388:	ldr	x0, [sp, #152]
  41b38c:	bl	42c930 <ferror@plt+0x28920>
  41b390:	ldr	x0, [sp, #128]
  41b394:	bl	4185e0 <ferror@plt+0x145d0>
  41b398:	mov	w1, #0x1                   	// #1
  41b39c:	ldr	x0, [sp, #136]
  41b3a0:	bl	42bf2c <ferror@plt+0x27f1c>
  41b3a4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b3a8:	add	x1, x0, #0x808
  41b3ac:	ldr	x0, [sp, #152]
  41b3b0:	bl	42c930 <ferror@plt+0x28920>
  41b3b4:	mov	w1, #0x0                   	// #0
  41b3b8:	ldr	x0, [sp, #152]
  41b3bc:	bl	42bf2c <ferror@plt+0x27f1c>
  41b3c0:	str	x0, [sp, #128]
  41b3c4:	ldr	x1, [sp, #128]
  41b3c8:	ldr	w0, [sp, #164]
  41b3cc:	bl	4197e4 <ferror@plt+0x157d4>
  41b3d0:	ldr	x0, [sp, #128]
  41b3d4:	bl	4185e0 <ferror@plt+0x145d0>
  41b3d8:	b	41b3e0 <ferror@plt+0x173d0>
  41b3dc:	nop
  41b3e0:	ldp	x29, x30, [sp], #176
  41b3e4:	ret
  41b3e8:	stp	x29, x30, [sp, #-48]!
  41b3ec:	mov	x29, sp
  41b3f0:	str	x0, [sp, #24]
  41b3f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b3f8:	add	x0, x0, #0xcc0
  41b3fc:	bl	4417e4 <ferror@plt+0x3d7d4>
  41b400:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b404:	add	x0, x0, #0xcd0
  41b408:	ldr	x0, [x0]
  41b40c:	str	x0, [sp, #40]
  41b410:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b414:	add	x0, x0, #0xcd0
  41b418:	ldr	x1, [sp, #24]
  41b41c:	str	x1, [x0]
  41b420:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b424:	add	x0, x0, #0xcc0
  41b428:	bl	441828 <ferror@plt+0x3d818>
  41b42c:	ldr	x0, [sp, #40]
  41b430:	ldp	x29, x30, [sp], #48
  41b434:	ret
  41b438:	stp	x29, x30, [sp, #-320]!
  41b43c:	mov	x29, sp
  41b440:	str	x0, [sp, #56]
  41b444:	str	x1, [sp, #264]
  41b448:	str	x2, [sp, #272]
  41b44c:	str	x3, [sp, #280]
  41b450:	str	x4, [sp, #288]
  41b454:	str	x5, [sp, #296]
  41b458:	str	x6, [sp, #304]
  41b45c:	str	x7, [sp, #312]
  41b460:	str	q0, [sp, #128]
  41b464:	str	q1, [sp, #144]
  41b468:	str	q2, [sp, #160]
  41b46c:	str	q3, [sp, #176]
  41b470:	str	q4, [sp, #192]
  41b474:	str	q5, [sp, #208]
  41b478:	str	q6, [sp, #224]
  41b47c:	str	q7, [sp, #240]
  41b480:	ldr	x0, [sp, #56]
  41b484:	cmp	x0, #0x0
  41b488:	b.ne	41b4ac <ferror@plt+0x1749c>  // b.any
  41b48c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b490:	add	x2, x0, #0x890
  41b494:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b498:	add	x1, x0, #0x8e8
  41b49c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b4a0:	add	x0, x0, #0x5a8
  41b4a4:	bl	41aa2c <ferror@plt+0x16a1c>
  41b4a8:	b	41b5bc <ferror@plt+0x175ac>
  41b4ac:	add	x0, sp, #0x140
  41b4b0:	str	x0, [sp, #72]
  41b4b4:	add	x0, sp, #0x140
  41b4b8:	str	x0, [sp, #80]
  41b4bc:	add	x0, sp, #0x100
  41b4c0:	str	x0, [sp, #88]
  41b4c4:	mov	w0, #0xffffffc8            	// #-56
  41b4c8:	str	w0, [sp, #96]
  41b4cc:	mov	w0, #0xffffff80            	// #-128
  41b4d0:	str	w0, [sp, #100]
  41b4d4:	add	x2, sp, #0x10
  41b4d8:	add	x3, sp, #0x48
  41b4dc:	ldp	x0, x1, [x3]
  41b4e0:	stp	x0, x1, [x2]
  41b4e4:	ldp	x0, x1, [x3, #16]
  41b4e8:	stp	x0, x1, [x2, #16]
  41b4ec:	add	x0, sp, #0x10
  41b4f0:	mov	x1, x0
  41b4f4:	ldr	x0, [sp, #56]
  41b4f8:	bl	428f40 <ferror@plt+0x24f30>
  41b4fc:	str	x0, [sp, #120]
  41b500:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b504:	add	x0, x0, #0xcc0
  41b508:	bl	4417e4 <ferror@plt+0x3d7d4>
  41b50c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b510:	add	x0, x0, #0xcd0
  41b514:	ldr	x0, [x0]
  41b518:	str	x0, [sp, #112]
  41b51c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b520:	add	x0, x0, #0xcc0
  41b524:	bl	441828 <ferror@plt+0x3d818>
  41b528:	ldr	x0, [sp, #112]
  41b52c:	cmp	x0, #0x0
  41b530:	b.eq	41b544 <ferror@plt+0x17534>  // b.none
  41b534:	ldr	x1, [sp, #112]
  41b538:	ldr	x0, [sp, #120]
  41b53c:	blr	x1
  41b540:	b	41b5b4 <ferror@plt+0x175a4>
  41b544:	add	x0, sp, #0x40
  41b548:	bl	448940 <ferror@plt+0x44930>
  41b54c:	cmp	w0, #0x0
  41b550:	b.eq	41b570 <ferror@plt+0x17560>  // b.none
  41b554:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b558:	add	x0, x0, #0x940
  41b55c:	ldr	x0, [x0]
  41b560:	mov	x1, x0
  41b564:	ldr	x0, [sp, #120]
  41b568:	bl	403550 <fputs@plt>
  41b56c:	b	41b5a4 <ferror@plt+0x17594>
  41b570:	ldr	x0, [sp, #64]
  41b574:	mov	x1, x0
  41b578:	ldr	x0, [sp, #120]
  41b57c:	bl	419ebc <ferror@plt+0x15eac>
  41b580:	str	x0, [sp, #104]
  41b584:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b588:	add	x0, x0, #0x940
  41b58c:	ldr	x0, [x0]
  41b590:	mov	x1, x0
  41b594:	ldr	x0, [sp, #104]
  41b598:	bl	403550 <fputs@plt>
  41b59c:	ldr	x0, [sp, #104]
  41b5a0:	bl	4185e0 <ferror@plt+0x145d0>
  41b5a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b5a8:	add	x0, x0, #0x940
  41b5ac:	ldr	x0, [x0]
  41b5b0:	bl	403d10 <fflush@plt>
  41b5b4:	ldr	x0, [sp, #120]
  41b5b8:	bl	4185e0 <ferror@plt+0x145d0>
  41b5bc:	ldp	x29, x30, [sp], #320
  41b5c0:	ret
  41b5c4:	stp	x29, x30, [sp, #-48]!
  41b5c8:	mov	x29, sp
  41b5cc:	str	x0, [sp, #24]
  41b5d0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b5d4:	add	x0, x0, #0xcc0
  41b5d8:	bl	4417e4 <ferror@plt+0x3d7d4>
  41b5dc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b5e0:	add	x0, x0, #0xcd8
  41b5e4:	ldr	x0, [x0]
  41b5e8:	str	x0, [sp, #40]
  41b5ec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b5f0:	add	x0, x0, #0xcd8
  41b5f4:	ldr	x1, [sp, #24]
  41b5f8:	str	x1, [x0]
  41b5fc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b600:	add	x0, x0, #0xcc0
  41b604:	bl	441828 <ferror@plt+0x3d818>
  41b608:	ldr	x0, [sp, #40]
  41b60c:	ldp	x29, x30, [sp], #48
  41b610:	ret
  41b614:	stp	x29, x30, [sp, #-320]!
  41b618:	mov	x29, sp
  41b61c:	str	x0, [sp, #56]
  41b620:	str	x1, [sp, #264]
  41b624:	str	x2, [sp, #272]
  41b628:	str	x3, [sp, #280]
  41b62c:	str	x4, [sp, #288]
  41b630:	str	x5, [sp, #296]
  41b634:	str	x6, [sp, #304]
  41b638:	str	x7, [sp, #312]
  41b63c:	str	q0, [sp, #128]
  41b640:	str	q1, [sp, #144]
  41b644:	str	q2, [sp, #160]
  41b648:	str	q3, [sp, #176]
  41b64c:	str	q4, [sp, #192]
  41b650:	str	q5, [sp, #208]
  41b654:	str	q6, [sp, #224]
  41b658:	str	q7, [sp, #240]
  41b65c:	ldr	x0, [sp, #56]
  41b660:	cmp	x0, #0x0
  41b664:	b.ne	41b688 <ferror@plt+0x17678>  // b.any
  41b668:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b66c:	add	x2, x0, #0x890
  41b670:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b674:	add	x1, x0, #0x8f0
  41b678:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b67c:	add	x0, x0, #0x5a8
  41b680:	bl	41aa2c <ferror@plt+0x16a1c>
  41b684:	b	41b798 <ferror@plt+0x17788>
  41b688:	add	x0, sp, #0x140
  41b68c:	str	x0, [sp, #72]
  41b690:	add	x0, sp, #0x140
  41b694:	str	x0, [sp, #80]
  41b698:	add	x0, sp, #0x100
  41b69c:	str	x0, [sp, #88]
  41b6a0:	mov	w0, #0xffffffc8            	// #-56
  41b6a4:	str	w0, [sp, #96]
  41b6a8:	mov	w0, #0xffffff80            	// #-128
  41b6ac:	str	w0, [sp, #100]
  41b6b0:	add	x2, sp, #0x10
  41b6b4:	add	x3, sp, #0x48
  41b6b8:	ldp	x0, x1, [x3]
  41b6bc:	stp	x0, x1, [x2]
  41b6c0:	ldp	x0, x1, [x3, #16]
  41b6c4:	stp	x0, x1, [x2, #16]
  41b6c8:	add	x0, sp, #0x10
  41b6cc:	mov	x1, x0
  41b6d0:	ldr	x0, [sp, #56]
  41b6d4:	bl	428f40 <ferror@plt+0x24f30>
  41b6d8:	str	x0, [sp, #120]
  41b6dc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b6e0:	add	x0, x0, #0xcc0
  41b6e4:	bl	4417e4 <ferror@plt+0x3d7d4>
  41b6e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b6ec:	add	x0, x0, #0xcd8
  41b6f0:	ldr	x0, [x0]
  41b6f4:	str	x0, [sp, #112]
  41b6f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b6fc:	add	x0, x0, #0xcc0
  41b700:	bl	441828 <ferror@plt+0x3d818>
  41b704:	ldr	x0, [sp, #112]
  41b708:	cmp	x0, #0x0
  41b70c:	b.eq	41b720 <ferror@plt+0x17710>  // b.none
  41b710:	ldr	x1, [sp, #112]
  41b714:	ldr	x0, [sp, #120]
  41b718:	blr	x1
  41b71c:	b	41b790 <ferror@plt+0x17780>
  41b720:	add	x0, sp, #0x40
  41b724:	bl	448940 <ferror@plt+0x44930>
  41b728:	cmp	w0, #0x0
  41b72c:	b.eq	41b74c <ferror@plt+0x1773c>  // b.none
  41b730:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b734:	add	x0, x0, #0x938
  41b738:	ldr	x0, [x0]
  41b73c:	mov	x1, x0
  41b740:	ldr	x0, [sp, #120]
  41b744:	bl	403550 <fputs@plt>
  41b748:	b	41b780 <ferror@plt+0x17770>
  41b74c:	ldr	x0, [sp, #64]
  41b750:	mov	x1, x0
  41b754:	ldr	x0, [sp, #120]
  41b758:	bl	419ebc <ferror@plt+0x15eac>
  41b75c:	str	x0, [sp, #104]
  41b760:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b764:	add	x0, x0, #0x938
  41b768:	ldr	x0, [x0]
  41b76c:	mov	x1, x0
  41b770:	ldr	x0, [sp, #104]
  41b774:	bl	403550 <fputs@plt>
  41b778:	ldr	x0, [sp, #104]
  41b77c:	bl	4185e0 <ferror@plt+0x145d0>
  41b780:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b784:	add	x0, x0, #0x938
  41b788:	ldr	x0, [x0]
  41b78c:	bl	403d10 <fflush@plt>
  41b790:	ldr	x0, [sp, #120]
  41b794:	bl	4185e0 <ferror@plt+0x145d0>
  41b798:	ldp	x29, x30, [sp], #320
  41b79c:	ret
  41b7a0:	stp	x29, x30, [sp, #-96]!
  41b7a4:	mov	x29, sp
  41b7a8:	str	x19, [sp, #16]
  41b7ac:	str	x0, [sp, #72]
  41b7b0:	mov	x19, x1
  41b7b4:	add	x2, sp, #0x20
  41b7b8:	mov	x3, x19
  41b7bc:	ldp	x0, x1, [x3]
  41b7c0:	stp	x0, x1, [x2]
  41b7c4:	ldp	x0, x1, [x3, #16]
  41b7c8:	stp	x0, x1, [x2, #16]
  41b7cc:	add	x1, sp, #0x20
  41b7d0:	add	x0, sp, #0x5f
  41b7d4:	mov	x3, x1
  41b7d8:	ldr	x2, [sp, #72]
  41b7dc:	mov	x1, #0x1                   	// #1
  41b7e0:	bl	403e60 <vsnprintf@plt>
  41b7e4:	add	w0, w0, #0x1
  41b7e8:	sxtw	x0, w0
  41b7ec:	ldr	x19, [sp, #16]
  41b7f0:	ldp	x29, x30, [sp], #96
  41b7f4:	ret
  41b7f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b7fc:	add	x0, x0, #0xd00
  41b800:	mov	w1, #0x1                   	// #1
  41b804:	str	w1, [x0]
  41b808:	nop
  41b80c:	ret
  41b810:	stp	x29, x30, [sp, #-32]!
  41b814:	mov	x29, sp
  41b818:	str	w0, [sp, #28]
  41b81c:	ldr	w0, [sp, #28]
  41b820:	bl	436b58 <ferror@plt+0x32b48>
  41b824:	cmp	w0, #0x0
  41b828:	b.eq	41b834 <ferror@plt+0x17824>  // b.none
  41b82c:	mov	w0, #0x0                   	// #0
  41b830:	b	41b850 <ferror@plt+0x17840>
  41b834:	ldr	w0, [sp, #28]
  41b838:	bl	436dfc <ferror@plt+0x32dec>
  41b83c:	cmp	w0, #0x0
  41b840:	b.eq	41b84c <ferror@plt+0x1783c>  // b.none
  41b844:	mov	w0, #0x2                   	// #2
  41b848:	b	41b850 <ferror@plt+0x17840>
  41b84c:	mov	w0, #0x1                   	// #1
  41b850:	ldp	x29, x30, [sp], #32
  41b854:	ret
  41b858:	stp	x29, x30, [sp, #-48]!
  41b85c:	mov	x29, sp
  41b860:	str	x0, [sp, #24]
  41b864:	str	xzr, [sp, #40]
  41b868:	ldr	x0, [sp, #24]
  41b86c:	cmp	x0, #0x0
  41b870:	b.ne	41b8e4 <ferror@plt+0x178d4>  // b.any
  41b874:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b878:	add	x2, x0, #0x900
  41b87c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b880:	add	x1, x0, #0xea0
  41b884:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b888:	add	x0, x0, #0x910
  41b88c:	bl	41aa2c <ferror@plt+0x16a1c>
  41b890:	mov	x0, #0x0                   	// #0
  41b894:	b	41b8f8 <ferror@plt+0x178e8>
  41b898:	ldr	x0, [sp, #24]
  41b89c:	bl	439f54 <ferror@plt+0x35f44>
  41b8a0:	bl	41b810 <ferror@plt+0x17800>
  41b8a4:	sxtw	x0, w0
  41b8a8:	ldr	x1, [sp, #40]
  41b8ac:	add	x0, x1, x0
  41b8b0:	str	x0, [sp, #40]
  41b8b4:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  41b8b8:	add	x0, x0, #0x960
  41b8bc:	ldr	x1, [x0]
  41b8c0:	ldr	x0, [sp, #24]
  41b8c4:	ldrb	w0, [x0]
  41b8c8:	and	x0, x0, #0xff
  41b8cc:	add	x0, x1, x0
  41b8d0:	ldrb	w0, [x0]
  41b8d4:	and	x0, x0, #0xff
  41b8d8:	ldr	x1, [sp, #24]
  41b8dc:	add	x0, x1, x0
  41b8e0:	str	x0, [sp, #24]
  41b8e4:	ldr	x0, [sp, #24]
  41b8e8:	ldrb	w0, [x0]
  41b8ec:	cmp	w0, #0x0
  41b8f0:	b.ne	41b898 <ferror@plt+0x17888>  // b.any
  41b8f4:	ldr	x0, [sp, #40]
  41b8f8:	ldp	x29, x30, [sp], #48
  41b8fc:	ret
  41b900:	stp	x29, x30, [sp, #-16]!
  41b904:	mov	x29, sp
  41b908:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b90c:	add	x0, x0, #0xd30
  41b910:	ldr	w0, [x0]
  41b914:	cmp	w0, #0x0
  41b918:	b.ne	41b938 <ferror@plt+0x17928>  // b.any
  41b91c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b920:	add	x0, x0, #0x918
  41b924:	bl	42132c <ferror@plt+0x1d31c>
  41b928:	mov	w1, w0
  41b92c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b930:	add	x0, x0, #0xd30
  41b934:	str	w1, [x0]
  41b938:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  41b93c:	add	x0, x0, #0xd30
  41b940:	ldr	w0, [x0]
  41b944:	ldp	x29, x30, [sp], #16
  41b948:	ret
  41b94c:	stp	x29, x30, [sp, #-48]!
  41b950:	mov	x29, sp
  41b954:	str	x0, [sp, #24]
  41b958:	mov	x1, #0x58                  	// #88
  41b95c:	mov	x0, #0x1                   	// #1
  41b960:	bl	418820 <ferror@plt+0x14810>
  41b964:	str	x0, [sp, #40]
  41b968:	ldr	x0, [sp, #24]
  41b96c:	bl	428d58 <ferror@plt+0x24d48>
  41b970:	mov	x1, x0
  41b974:	ldr	x0, [sp, #40]
  41b978:	str	x1, [x0, #8]
  41b97c:	ldr	x0, [sp, #40]
  41b980:	ldrb	w1, [x0, #56]
  41b984:	orr	w1, w1, #0x1
  41b988:	strb	w1, [x0, #56]
  41b98c:	ldr	x0, [sp, #40]
  41b990:	ldrb	w1, [x0, #56]
  41b994:	and	w1, w1, #0xfffffffd
  41b998:	strb	w1, [x0, #56]
  41b99c:	ldr	x0, [sp, #40]
  41b9a0:	ldp	x29, x30, [sp], #48
  41b9a4:	ret
  41b9a8:	stp	x29, x30, [sp, #-32]!
  41b9ac:	mov	x29, sp
  41b9b0:	str	x0, [sp, #24]
  41b9b4:	ldr	x0, [sp, #24]
  41b9b8:	cmp	x0, #0x0
  41b9bc:	b.ne	41b9e0 <ferror@plt+0x179d0>  // b.any
  41b9c0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b9c4:	add	x2, x0, #0x938
  41b9c8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b9cc:	add	x1, x0, #0xeb8
  41b9d0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41b9d4:	add	x0, x0, #0x910
  41b9d8:	bl	41aa2c <ferror@plt+0x16a1c>
  41b9dc:	b	41ba7c <ferror@plt+0x17a6c>
  41b9e0:	ldr	x0, [sp, #24]
  41b9e4:	ldr	x2, [x0]
  41b9e8:	adrp	x0, 41f000 <ferror@plt+0x1aff0>
  41b9ec:	add	x1, x0, #0xb0c
  41b9f0:	mov	x0, x2
  41b9f4:	bl	410f20 <ferror@plt+0xcf10>
  41b9f8:	ldr	x0, [sp, #24]
  41b9fc:	ldr	x0, [x0, #64]
  41ba00:	cmp	x0, #0x0
  41ba04:	b.eq	41ba14 <ferror@plt+0x17a04>  // b.none
  41ba08:	ldr	x0, [sp, #24]
  41ba0c:	ldr	x0, [x0, #64]
  41ba10:	bl	41fb0c <ferror@plt+0x1bafc>
  41ba14:	mov	w1, #0x0                   	// #0
  41ba18:	ldr	x0, [sp, #24]
  41ba1c:	bl	41e9b8 <ferror@plt+0x1a9a8>
  41ba20:	mov	w1, #0x0                   	// #0
  41ba24:	ldr	x0, [sp, #24]
  41ba28:	bl	41eb6c <ferror@plt+0x1ab5c>
  41ba2c:	ldr	x0, [sp, #24]
  41ba30:	ldr	x0, [x0, #8]
  41ba34:	bl	4185e0 <ferror@plt+0x145d0>
  41ba38:	ldr	x0, [sp, #24]
  41ba3c:	ldr	x0, [x0, #16]
  41ba40:	bl	4185e0 <ferror@plt+0x145d0>
  41ba44:	ldr	x0, [sp, #24]
  41ba48:	ldr	x0, [x0, #24]
  41ba4c:	bl	4185e0 <ferror@plt+0x145d0>
  41ba50:	ldr	x0, [sp, #24]
  41ba54:	ldr	x0, [x0, #40]
  41ba58:	cmp	x0, #0x0
  41ba5c:	b.eq	41ba74 <ferror@plt+0x17a64>  // b.none
  41ba60:	ldr	x0, [sp, #24]
  41ba64:	ldr	x1, [x0, #40]
  41ba68:	ldr	x0, [sp, #24]
  41ba6c:	ldr	x0, [x0, #48]
  41ba70:	blr	x1
  41ba74:	ldr	x0, [sp, #24]
  41ba78:	bl	4185e0 <ferror@plt+0x145d0>
  41ba7c:	ldp	x29, x30, [sp], #32
  41ba80:	ret
  41ba84:	stp	x29, x30, [sp, #-32]!
  41ba88:	mov	x29, sp
  41ba8c:	str	x0, [sp, #24]
  41ba90:	str	w1, [sp, #20]
  41ba94:	ldr	x0, [sp, #24]
  41ba98:	cmp	x0, #0x0
  41ba9c:	b.ne	41bac0 <ferror@plt+0x17ab0>  // b.any
  41baa0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41baa4:	add	x2, x0, #0x938
  41baa8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41baac:	add	x1, x0, #0xed0
  41bab0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bab4:	add	x0, x0, #0x910
  41bab8:	bl	41aa2c <ferror@plt+0x16a1c>
  41babc:	b	41badc <ferror@plt+0x17acc>
  41bac0:	ldr	w0, [sp, #20]
  41bac4:	and	w0, w0, #0x1
  41bac8:	and	w2, w0, #0xff
  41bacc:	ldr	x1, [sp, #24]
  41bad0:	ldrb	w0, [x1, #56]
  41bad4:	bfxil	w0, w2, #0, #1
  41bad8:	strb	w0, [x1, #56]
  41badc:	ldp	x29, x30, [sp], #32
  41bae0:	ret
  41bae4:	stp	x29, x30, [sp, #-32]!
  41bae8:	mov	x29, sp
  41baec:	str	x0, [sp, #24]
  41baf0:	ldr	x0, [sp, #24]
  41baf4:	cmp	x0, #0x0
  41baf8:	b.ne	41bb20 <ferror@plt+0x17b10>  // b.any
  41bafc:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bb00:	add	x2, x0, #0x938
  41bb04:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bb08:	add	x1, x0, #0xef8
  41bb0c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bb10:	add	x0, x0, #0x910
  41bb14:	bl	41aa2c <ferror@plt+0x16a1c>
  41bb18:	mov	w0, #0x0                   	// #0
  41bb1c:	b	41bb30 <ferror@plt+0x17b20>
  41bb20:	ldr	x0, [sp, #24]
  41bb24:	ldrb	w0, [x0, #56]
  41bb28:	ubfx	x0, x0, #0, #1
  41bb2c:	and	w0, w0, #0xff
  41bb30:	ldp	x29, x30, [sp], #32
  41bb34:	ret
  41bb38:	stp	x29, x30, [sp, #-32]!
  41bb3c:	mov	x29, sp
  41bb40:	str	x0, [sp, #24]
  41bb44:	str	w1, [sp, #20]
  41bb48:	ldr	x0, [sp, #24]
  41bb4c:	cmp	x0, #0x0
  41bb50:	b.ne	41bb74 <ferror@plt+0x17b64>  // b.any
  41bb54:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bb58:	add	x2, x0, #0x938
  41bb5c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bb60:	add	x1, x0, #0xf20
  41bb64:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bb68:	add	x0, x0, #0x910
  41bb6c:	bl	41aa2c <ferror@plt+0x16a1c>
  41bb70:	b	41bb90 <ferror@plt+0x17b80>
  41bb74:	ldr	w0, [sp, #20]
  41bb78:	and	w0, w0, #0x1
  41bb7c:	and	w2, w0, #0xff
  41bb80:	ldr	x1, [sp, #24]
  41bb84:	ldrb	w0, [x1, #56]
  41bb88:	bfi	w0, w2, #1, #1
  41bb8c:	strb	w0, [x1, #56]
  41bb90:	ldp	x29, x30, [sp], #32
  41bb94:	ret
  41bb98:	stp	x29, x30, [sp, #-32]!
  41bb9c:	mov	x29, sp
  41bba0:	str	x0, [sp, #24]
  41bba4:	ldr	x0, [sp, #24]
  41bba8:	cmp	x0, #0x0
  41bbac:	b.ne	41bbd4 <ferror@plt+0x17bc4>  // b.any
  41bbb0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bbb4:	add	x2, x0, #0x938
  41bbb8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bbbc:	add	x1, x0, #0xf50
  41bbc0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bbc4:	add	x0, x0, #0x910
  41bbc8:	bl	41aa2c <ferror@plt+0x16a1c>
  41bbcc:	mov	w0, #0x0                   	// #0
  41bbd0:	b	41bbe4 <ferror@plt+0x17bd4>
  41bbd4:	ldr	x0, [sp, #24]
  41bbd8:	ldrb	w0, [x0, #56]
  41bbdc:	ubfx	x0, x0, #1, #1
  41bbe0:	and	w0, w0, #0xff
  41bbe4:	ldp	x29, x30, [sp], #32
  41bbe8:	ret
  41bbec:	stp	x29, x30, [sp, #-48]!
  41bbf0:	mov	x29, sp
  41bbf4:	str	x0, [sp, #24]
  41bbf8:	str	x1, [sp, #16]
  41bbfc:	ldr	x0, [sp, #24]
  41bc00:	cmp	x0, #0x0
  41bc04:	b.ne	41bc28 <ferror@plt+0x17c18>  // b.any
  41bc08:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc0c:	add	x2, x0, #0x938
  41bc10:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc14:	add	x1, x0, #0xf80
  41bc18:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc1c:	add	x0, x0, #0x910
  41bc20:	bl	41aa2c <ferror@plt+0x16a1c>
  41bc24:	b	41bdbc <ferror@plt+0x17dac>
  41bc28:	ldr	x0, [sp, #16]
  41bc2c:	cmp	x0, #0x0
  41bc30:	b.ne	41bc54 <ferror@plt+0x17c44>  // b.any
  41bc34:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc38:	add	x2, x0, #0x948
  41bc3c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc40:	add	x1, x0, #0xf80
  41bc44:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc48:	add	x0, x0, #0x910
  41bc4c:	bl	41aa2c <ferror@plt+0x16a1c>
  41bc50:	b	41bdbc <ferror@plt+0x17dac>
  41bc54:	ldr	x0, [sp, #16]
  41bc58:	ldr	x0, [x0]
  41bc5c:	cmp	x0, #0x0
  41bc60:	b.ne	41bc84 <ferror@plt+0x17c74>  // b.any
  41bc64:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc68:	add	x2, x0, #0x958
  41bc6c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc70:	add	x1, x0, #0xf80
  41bc74:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc78:	add	x0, x0, #0x910
  41bc7c:	bl	41aa2c <ferror@plt+0x16a1c>
  41bc80:	b	41bdbc <ferror@plt+0x17dac>
  41bc84:	ldr	x0, [sp, #16]
  41bc88:	ldr	x0, [x0, #8]
  41bc8c:	cmp	x0, #0x0
  41bc90:	b.ne	41bcb4 <ferror@plt+0x17ca4>  // b.any
  41bc94:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bc98:	add	x2, x0, #0x970
  41bc9c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bca0:	add	x1, x0, #0xf80
  41bca4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bca8:	add	x0, x0, #0x910
  41bcac:	bl	41aa2c <ferror@plt+0x16a1c>
  41bcb0:	b	41bdbc <ferror@plt+0x17dac>
  41bcb4:	ldr	x0, [sp, #16]
  41bcb8:	ldr	x0, [x0, #16]
  41bcbc:	cmp	x0, #0x0
  41bcc0:	b.ne	41bce4 <ferror@plt+0x17cd4>  // b.any
  41bcc4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bcc8:	add	x2, x0, #0x990
  41bccc:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bcd0:	add	x1, x0, #0xf80
  41bcd4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bcd8:	add	x0, x0, #0x910
  41bcdc:	bl	41aa2c <ferror@plt+0x16a1c>
  41bce0:	b	41bdbc <ferror@plt+0x17dac>
  41bce4:	ldr	x0, [sp, #24]
  41bce8:	ldr	x0, [x0]
  41bcec:	str	x0, [sp, #40]
  41bcf0:	b	41bd94 <ferror@plt+0x17d84>
  41bcf4:	ldr	x0, [sp, #40]
  41bcf8:	ldr	x0, [x0]
  41bcfc:	str	x0, [sp, #32]
  41bd00:	ldr	x0, [sp, #16]
  41bd04:	ldr	x0, [x0]
  41bd08:	cmp	x0, #0x0
  41bd0c:	b.ne	41bd20 <ferror@plt+0x17d10>  // b.any
  41bd10:	ldr	x0, [sp, #32]
  41bd14:	ldr	x0, [x0]
  41bd18:	cmp	x0, #0x0
  41bd1c:	b.eq	41bd64 <ferror@plt+0x17d54>  // b.none
  41bd20:	ldr	x0, [sp, #16]
  41bd24:	ldr	x0, [x0]
  41bd28:	cmp	x0, #0x0
  41bd2c:	b.eq	41bd88 <ferror@plt+0x17d78>  // b.none
  41bd30:	ldr	x0, [sp, #32]
  41bd34:	ldr	x0, [x0]
  41bd38:	cmp	x0, #0x0
  41bd3c:	b.eq	41bd88 <ferror@plt+0x17d78>  // b.none
  41bd40:	ldr	x0, [sp, #16]
  41bd44:	ldr	x2, [x0]
  41bd48:	ldr	x0, [sp, #32]
  41bd4c:	ldr	x0, [x0]
  41bd50:	mov	x1, x0
  41bd54:	mov	x0, x2
  41bd58:	bl	403b30 <strcmp@plt>
  41bd5c:	cmp	w0, #0x0
  41bd60:	b.ne	41bd88 <ferror@plt+0x17d78>  // b.any
  41bd64:	ldr	x0, [sp, #16]
  41bd68:	ldr	x0, [x0]
  41bd6c:	mov	x3, x0
  41bd70:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bd74:	add	x2, x0, #0x9b0
  41bd78:	mov	w1, #0x10                  	// #16
  41bd7c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bd80:	add	x0, x0, #0x910
  41bd84:	bl	41a980 <ferror@plt+0x16970>
  41bd88:	ldr	x0, [sp, #40]
  41bd8c:	ldr	x0, [x0, #8]
  41bd90:	str	x0, [sp, #40]
  41bd94:	ldr	x0, [sp, #40]
  41bd98:	cmp	x0, #0x0
  41bd9c:	b.ne	41bcf4 <ferror@plt+0x17ce4>  // b.any
  41bda0:	ldr	x0, [sp, #24]
  41bda4:	ldr	x0, [x0]
  41bda8:	ldr	x1, [sp, #16]
  41bdac:	bl	410f54 <ferror@plt+0xcf44>
  41bdb0:	mov	x1, x0
  41bdb4:	ldr	x0, [sp, #24]
  41bdb8:	str	x1, [x0]
  41bdbc:	ldp	x29, x30, [sp], #48
  41bdc0:	ret
  41bdc4:	stp	x29, x30, [sp, #-32]!
  41bdc8:	mov	x29, sp
  41bdcc:	str	x0, [sp, #24]
  41bdd0:	str	x1, [sp, #16]
  41bdd4:	ldr	x0, [sp, #24]
  41bdd8:	cmp	x0, #0x0
  41bddc:	b.ne	41be00 <ferror@plt+0x17df0>  // b.any
  41bde0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bde4:	add	x2, x0, #0x938
  41bde8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bdec:	add	x1, x0, #0xfa0
  41bdf0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bdf4:	add	x0, x0, #0x910
  41bdf8:	bl	41aa2c <ferror@plt+0x16a1c>
  41bdfc:	b	41be64 <ferror@plt+0x17e54>
  41be00:	ldr	x0, [sp, #16]
  41be04:	cmp	x0, #0x0
  41be08:	b.ne	41be2c <ferror@plt+0x17e1c>  // b.any
  41be0c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41be10:	add	x2, x0, #0x948
  41be14:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41be18:	add	x1, x0, #0xfa0
  41be1c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41be20:	add	x0, x0, #0x910
  41be24:	bl	41aa2c <ferror@plt+0x16a1c>
  41be28:	b	41be64 <ferror@plt+0x17e54>
  41be2c:	ldr	x0, [sp, #24]
  41be30:	ldr	x0, [x0, #64]
  41be34:	cmp	x0, #0x0
  41be38:	b.eq	41be58 <ferror@plt+0x17e48>  // b.none
  41be3c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41be40:	add	x2, x0, #0x9f0
  41be44:	mov	w1, #0x10                  	// #16
  41be48:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41be4c:	add	x0, x0, #0x910
  41be50:	bl	41a980 <ferror@plt+0x16970>
  41be54:	b	41be64 <ferror@plt+0x17e54>
  41be58:	ldr	x0, [sp, #24]
  41be5c:	ldr	x1, [sp, #16]
  41be60:	str	x1, [x0, #64]
  41be64:	ldp	x29, x30, [sp], #32
  41be68:	ret
  41be6c:	stp	x29, x30, [sp, #-32]!
  41be70:	mov	x29, sp
  41be74:	str	x0, [sp, #24]
  41be78:	ldr	x0, [sp, #24]
  41be7c:	cmp	x0, #0x0
  41be80:	b.ne	41bea8 <ferror@plt+0x17e98>  // b.any
  41be84:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41be88:	add	x2, x0, #0x938
  41be8c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41be90:	add	x1, x0, #0xfc0
  41be94:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41be98:	add	x0, x0, #0x910
  41be9c:	bl	41aa2c <ferror@plt+0x16a1c>
  41bea0:	mov	x0, #0x0                   	// #0
  41bea4:	b	41beb0 <ferror@plt+0x17ea0>
  41bea8:	ldr	x0, [sp, #24]
  41beac:	ldr	x0, [x0, #64]
  41beb0:	ldp	x29, x30, [sp], #32
  41beb4:	ret
  41beb8:	stp	x29, x30, [sp, #-48]!
  41bebc:	mov	x29, sp
  41bec0:	str	x0, [sp, #40]
  41bec4:	str	x1, [sp, #32]
  41bec8:	str	x2, [sp, #24]
  41becc:	ldr	x0, [sp, #32]
  41bed0:	cmp	x0, #0x0
  41bed4:	b.ne	41bef8 <ferror@plt+0x17ee8>  // b.any
  41bed8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bedc:	add	x2, x0, #0xa20
  41bee0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41bee4:	add	x1, x0, #0xfe0
  41bee8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41beec:	add	x0, x0, #0x910
  41bef0:	bl	41aa2c <ferror@plt+0x16a1c>
  41bef4:	b	41bf4c <ferror@plt+0x17f3c>
  41bef8:	ldr	x0, [sp, #40]
  41befc:	ldr	x0, [x0, #64]
  41bf00:	cmp	x0, #0x0
  41bf04:	b.ne	41bf2c <ferror@plt+0x17f1c>  // b.any
  41bf08:	mov	x4, #0x0                   	// #0
  41bf0c:	mov	x3, #0x0                   	// #0
  41bf10:	mov	x2, #0x0                   	// #0
  41bf14:	mov	x1, #0x0                   	// #0
  41bf18:	mov	x0, #0x0                   	// #0
  41bf1c:	bl	41fa80 <ferror@plt+0x1ba70>
  41bf20:	mov	x1, x0
  41bf24:	ldr	x0, [sp, #40]
  41bf28:	str	x1, [x0, #64]
  41bf2c:	ldr	x0, [sp, #40]
  41bf30:	ldr	x0, [x0, #64]
  41bf34:	ldr	x1, [sp, #32]
  41bf38:	bl	41fbcc <ferror@plt+0x1bbbc>
  41bf3c:	ldr	x0, [sp, #40]
  41bf40:	ldr	x0, [x0, #64]
  41bf44:	ldr	x1, [sp, #24]
  41bf48:	bl	4201b4 <ferror@plt+0x1c1a4>
  41bf4c:	ldp	x29, x30, [sp], #48
  41bf50:	ret
  41bf54:	stp	x29, x30, [sp, #-64]!
  41bf58:	mov	x29, sp
  41bf5c:	str	x0, [sp, #24]
  41bf60:	str	x1, [sp, #16]
  41bf64:	str	wzr, [sp, #52]
  41bf68:	str	wzr, [sp, #60]
  41bf6c:	b	41c0c4 <ferror@plt+0x180b4>
  41bf70:	ldr	x0, [sp, #24]
  41bf74:	ldr	x2, [x0, #64]
  41bf78:	ldrsw	x1, [sp, #60]
  41bf7c:	mov	x0, x1
  41bf80:	lsl	x0, x0, #1
  41bf84:	add	x0, x0, x1
  41bf88:	lsl	x0, x0, #4
  41bf8c:	add	x0, x2, x0
  41bf90:	str	x0, [sp, #32]
  41bf94:	ldr	x0, [sp, #32]
  41bf98:	ldr	w0, [x0, #12]
  41bf9c:	and	w0, w0, #0x1
  41bfa0:	cmp	w0, #0x0
  41bfa4:	b.ne	41c0b4 <ferror@plt+0x180a4>  // b.any
  41bfa8:	ldr	x0, [sp, #32]
  41bfac:	mov	x1, x0
  41bfb0:	ldr	x0, [sp, #16]
  41bfb4:	bl	4100cc <ferror@plt+0xc0bc>
  41bfb8:	str	x0, [sp, #40]
  41bfbc:	ldr	x0, [sp, #40]
  41bfc0:	cmp	x0, #0x0
  41bfc4:	b.ne	41bfd4 <ferror@plt+0x17fc4>  // b.any
  41bfc8:	ldr	x0, [sp, #32]
  41bfcc:	ldr	x0, [x0]
  41bfd0:	str	x0, [sp, #40]
  41bfd4:	ldr	x0, [sp, #40]
  41bfd8:	bl	41b858 <ferror@plt+0x17848>
  41bfdc:	str	w0, [sp, #56]
  41bfe0:	ldr	x0, [sp, #32]
  41bfe4:	ldrb	w0, [x0, #8]
  41bfe8:	cmp	w0, #0x0
  41bfec:	b.eq	41bffc <ferror@plt+0x17fec>  // b.none
  41bff0:	ldr	w0, [sp, #56]
  41bff4:	add	w0, w0, #0x4
  41bff8:	str	w0, [sp, #56]
  41bffc:	ldr	x0, [sp, #32]
  41c000:	ldr	w0, [x0, #16]
  41c004:	cmp	w0, #0x0
  41c008:	b.eq	41c098 <ferror@plt+0x18088>  // b.none
  41c00c:	ldr	x0, [sp, #32]
  41c010:	ldr	w0, [x0, #16]
  41c014:	cmp	w0, #0x3
  41c018:	b.ne	41c030 <ferror@plt+0x18020>  // b.any
  41c01c:	ldr	x0, [sp, #32]
  41c020:	ldr	w0, [x0, #12]
  41c024:	and	w0, w0, #0x8
  41c028:	cmp	w0, #0x0
  41c02c:	b.ne	41c098 <ferror@plt+0x18088>  // b.any
  41c030:	ldr	x0, [sp, #32]
  41c034:	ldr	x0, [x0, #40]
  41c038:	cmp	x0, #0x0
  41c03c:	b.eq	41c098 <ferror@plt+0x18088>  // b.none
  41c040:	ldr	x0, [sp, #24]
  41c044:	ldr	x0, [x0, #40]
  41c048:	cmp	x0, #0x0
  41c04c:	b.eq	41c078 <ferror@plt+0x18068>  // b.none
  41c050:	ldr	x0, [sp, #24]
  41c054:	ldr	x2, [x0, #40]
  41c058:	ldr	x0, [sp, #32]
  41c05c:	ldr	x3, [x0, #40]
  41c060:	ldr	x0, [sp, #24]
  41c064:	ldr	x0, [x0, #56]
  41c068:	mov	x1, x0
  41c06c:	mov	x0, x3
  41c070:	blr	x2
  41c074:	b	41c080 <ferror@plt+0x18070>
  41c078:	ldr	x0, [sp, #32]
  41c07c:	ldr	x0, [x0, #40]
  41c080:	bl	41b858 <ferror@plt+0x17848>
  41c084:	add	x0, x0, #0x1
  41c088:	mov	w1, w0
  41c08c:	ldr	w0, [sp, #56]
  41c090:	add	w0, w1, w0
  41c094:	str	w0, [sp, #56]
  41c098:	ldr	w0, [sp, #52]
  41c09c:	ldr	w2, [sp, #56]
  41c0a0:	ldr	w1, [sp, #56]
  41c0a4:	cmp	w2, w0
  41c0a8:	csel	w0, w1, w0, ge  // ge = tcont
  41c0ac:	str	w0, [sp, #52]
  41c0b0:	b	41c0b8 <ferror@plt+0x180a8>
  41c0b4:	nop
  41c0b8:	ldr	w0, [sp, #60]
  41c0bc:	add	w0, w0, #0x1
  41c0c0:	str	w0, [sp, #60]
  41c0c4:	ldr	x0, [sp, #24]
  41c0c8:	ldr	w0, [x0, #72]
  41c0cc:	ldr	w1, [sp, #60]
  41c0d0:	cmp	w1, w0
  41c0d4:	b.lt	41bf70 <ferror@plt+0x17f60>  // b.tstop
  41c0d8:	ldr	w0, [sp, #52]
  41c0dc:	ldp	x29, x30, [sp], #64
  41c0e0:	ret
  41c0e4:	stp	x29, x30, [sp, #-96]!
  41c0e8:	mov	x29, sp
  41c0ec:	stp	x19, x20, [sp, #16]
  41c0f0:	str	x0, [sp, #72]
  41c0f4:	str	w1, [sp, #68]
  41c0f8:	str	x2, [sp, #56]
  41c0fc:	str	x3, [sp, #48]
  41c100:	str	x4, [sp, #40]
  41c104:	ldr	x0, [sp, #56]
  41c108:	ldr	w0, [x0, #12]
  41c10c:	and	w0, w0, #0x1
  41c110:	cmp	w0, #0x0
  41c114:	b.ne	41c2c4 <ferror@plt+0x182b4>  // b.any
  41c118:	ldr	x0, [sp, #56]
  41c11c:	ldr	x0, [x0]
  41c120:	ldrb	w0, [x0]
  41c124:	cmp	w0, #0x0
  41c128:	b.eq	41c2cc <ferror@plt+0x182bc>  // b.none
  41c12c:	ldr	x0, [sp, #56]
  41c130:	mov	x1, x0
  41c134:	ldr	x0, [sp, #40]
  41c138:	bl	4100cc <ferror@plt+0xc0bc>
  41c13c:	str	x0, [sp, #88]
  41c140:	ldr	x0, [sp, #88]
  41c144:	cmp	x0, #0x0
  41c148:	b.ne	41c158 <ferror@plt+0x18148>  // b.any
  41c14c:	ldr	x0, [sp, #56]
  41c150:	ldr	x0, [x0]
  41c154:	str	x0, [sp, #88]
  41c158:	mov	x0, #0x0                   	// #0
  41c15c:	bl	42be58 <ferror@plt+0x27e48>
  41c160:	str	x0, [sp, #80]
  41c164:	ldr	x0, [sp, #56]
  41c168:	ldrb	w0, [x0, #8]
  41c16c:	cmp	w0, #0x0
  41c170:	b.eq	41c198 <ferror@plt+0x18188>  // b.none
  41c174:	ldr	x0, [sp, #56]
  41c178:	ldrb	w0, [x0, #8]
  41c17c:	ldr	x3, [sp, #88]
  41c180:	mov	w2, w0
  41c184:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c188:	add	x1, x0, #0xa30
  41c18c:	ldr	x0, [sp, #80]
  41c190:	bl	42da24 <ferror@plt+0x29a14>
  41c194:	b	41c1ac <ferror@plt+0x1819c>
  41c198:	ldr	x2, [sp, #88]
  41c19c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c1a0:	add	x1, x0, #0xa40
  41c1a4:	ldr	x0, [sp, #80]
  41c1a8:	bl	42da24 <ferror@plt+0x29a14>
  41c1ac:	ldr	x0, [sp, #56]
  41c1b0:	ldr	x0, [x0, #40]
  41c1b4:	cmp	x0, #0x0
  41c1b8:	b.eq	41c210 <ferror@plt+0x18200>  // b.none
  41c1bc:	ldr	x0, [sp, #72]
  41c1c0:	ldr	x0, [x0, #40]
  41c1c4:	cmp	x0, #0x0
  41c1c8:	b.eq	41c1f4 <ferror@plt+0x181e4>  // b.none
  41c1cc:	ldr	x0, [sp, #72]
  41c1d0:	ldr	x2, [x0, #40]
  41c1d4:	ldr	x0, [sp, #56]
  41c1d8:	ldr	x3, [x0, #40]
  41c1dc:	ldr	x0, [sp, #72]
  41c1e0:	ldr	x0, [x0, #56]
  41c1e4:	mov	x1, x0
  41c1e8:	mov	x0, x3
  41c1ec:	blr	x2
  41c1f0:	b	41c1fc <ferror@plt+0x181ec>
  41c1f4:	ldr	x0, [sp, #56]
  41c1f8:	ldr	x0, [x0, #40]
  41c1fc:	mov	x2, x0
  41c200:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c204:	add	x1, x0, #0xa48
  41c208:	ldr	x0, [sp, #80]
  41c20c:	bl	42da24 <ferror@plt+0x29a14>
  41c210:	ldr	x0, [sp, #80]
  41c214:	ldr	x20, [x0]
  41c218:	ldr	w19, [sp, #68]
  41c21c:	ldr	x0, [sp, #80]
  41c220:	ldr	x0, [x0]
  41c224:	bl	41b858 <ferror@plt+0x17848>
  41c228:	sub	w0, w19, w0
  41c22c:	add	w0, w0, #0x4
  41c230:	mov	w19, w0
  41c234:	ldr	x0, [sp, #56]
  41c238:	ldr	x0, [x0, #32]
  41c23c:	cmp	x0, #0x0
  41c240:	b.eq	41c288 <ferror@plt+0x18278>  // b.none
  41c244:	ldr	x0, [sp, #72]
  41c248:	ldr	x0, [x0, #40]
  41c24c:	cmp	x0, #0x0
  41c250:	b.eq	41c27c <ferror@plt+0x1826c>  // b.none
  41c254:	ldr	x0, [sp, #72]
  41c258:	ldr	x2, [x0, #40]
  41c25c:	ldr	x0, [sp, #56]
  41c260:	ldr	x3, [x0, #32]
  41c264:	ldr	x0, [sp, #72]
  41c268:	ldr	x0, [x0, #56]
  41c26c:	mov	x1, x0
  41c270:	mov	x0, x3
  41c274:	blr	x2
  41c278:	b	41c290 <ferror@plt+0x18280>
  41c27c:	ldr	x0, [sp, #56]
  41c280:	ldr	x0, [x0, #32]
  41c284:	b	41c290 <ferror@plt+0x18280>
  41c288:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c28c:	add	x0, x0, #0xa50
  41c290:	mov	x5, x0
  41c294:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c298:	add	x4, x0, #0xa50
  41c29c:	mov	w3, w19
  41c2a0:	mov	x2, x20
  41c2a4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c2a8:	add	x1, x0, #0xa58
  41c2ac:	ldr	x0, [sp, #48]
  41c2b0:	bl	42da24 <ferror@plt+0x29a14>
  41c2b4:	mov	w1, #0x1                   	// #1
  41c2b8:	ldr	x0, [sp, #80]
  41c2bc:	bl	42bf2c <ferror@plt+0x27f1c>
  41c2c0:	b	41c2d0 <ferror@plt+0x182c0>
  41c2c4:	nop
  41c2c8:	b	41c2d0 <ferror@plt+0x182c0>
  41c2cc:	nop
  41c2d0:	ldp	x19, x20, [sp, #16]
  41c2d4:	ldp	x29, x30, [sp], #96
  41c2d8:	ret
  41c2dc:	sub	sp, sp, #0x40
  41c2e0:	str	x0, [sp, #24]
  41c2e4:	str	x1, [sp, #16]
  41c2e8:	str	w2, [sp, #12]
  41c2ec:	mov	w0, #0x1                   	// #1
  41c2f0:	str	w0, [sp, #60]
  41c2f4:	ldr	x0, [sp, #24]
  41c2f8:	ldr	x0, [x0, #64]
  41c2fc:	ldr	x1, [sp, #16]
  41c300:	cmp	x1, x0
  41c304:	cset	w0, eq  // eq = none
  41c308:	and	w0, w0, #0xff
  41c30c:	str	w0, [sp, #52]
  41c310:	ldr	w0, [sp, #12]
  41c314:	cmp	w0, #0x0
  41c318:	b.ne	41c328 <ferror@plt+0x18318>  // b.any
  41c31c:	ldr	w0, [sp, #60]
  41c320:	orr	w0, w0, #0x2
  41c324:	str	w0, [sp, #60]
  41c328:	str	wzr, [sp, #56]
  41c32c:	ldr	x0, [sp, #16]
  41c330:	cmp	x0, #0x0
  41c334:	b.eq	41c344 <ferror@plt+0x18334>  // b.none
  41c338:	ldr	x0, [sp, #16]
  41c33c:	ldr	w0, [x0, #72]
  41c340:	b	41c348 <ferror@plt+0x18338>
  41c344:	mov	w0, #0x0                   	// #0
  41c348:	str	w0, [sp, #48]
  41c34c:	b	41c3f0 <ferror@plt+0x183e0>
  41c350:	ldr	x0, [sp, #16]
  41c354:	ldr	x2, [x0, #64]
  41c358:	ldrsw	x1, [sp, #56]
  41c35c:	mov	x0, x1
  41c360:	lsl	x0, x0, #1
  41c364:	add	x0, x0, x1
  41c368:	lsl	x0, x0, #4
  41c36c:	add	x0, x2, x0
  41c370:	str	x0, [sp, #40]
  41c374:	ldr	w0, [sp, #12]
  41c378:	cmp	w0, #0x0
  41c37c:	b.eq	41c3a0 <ferror@plt+0x18390>  // b.none
  41c380:	ldr	w0, [sp, #52]
  41c384:	cmp	w0, #0x0
  41c388:	b.ne	41c3a0 <ferror@plt+0x18390>  // b.any
  41c38c:	ldr	x0, [sp, #40]
  41c390:	ldr	w0, [x0, #12]
  41c394:	and	w0, w0, #0x2
  41c398:	cmp	w0, #0x0
  41c39c:	b.eq	41c3d8 <ferror@plt+0x183c8>  // b.none
  41c3a0:	ldr	x0, [sp, #40]
  41c3a4:	ldr	x0, [x0]
  41c3a8:	ldrb	w0, [x0]
  41c3ac:	cmp	w0, #0x0
  41c3b0:	b.eq	41c3e0 <ferror@plt+0x183d0>  // b.none
  41c3b4:	ldr	x0, [sp, #40]
  41c3b8:	ldr	w0, [x0, #12]
  41c3bc:	mov	w1, w0
  41c3c0:	ldr	w0, [sp, #60]
  41c3c4:	and	w0, w1, w0
  41c3c8:	cmp	w0, #0x0
  41c3cc:	b.ne	41c3e4 <ferror@plt+0x183d4>  // b.any
  41c3d0:	mov	w0, #0x1                   	// #1
  41c3d4:	b	41c404 <ferror@plt+0x183f4>
  41c3d8:	nop
  41c3dc:	b	41c3e4 <ferror@plt+0x183d4>
  41c3e0:	nop
  41c3e4:	ldr	w0, [sp, #56]
  41c3e8:	add	w0, w0, #0x1
  41c3ec:	str	w0, [sp, #56]
  41c3f0:	ldr	w1, [sp, #56]
  41c3f4:	ldr	w0, [sp, #48]
  41c3f8:	cmp	w1, w0
  41c3fc:	b.lt	41c350 <ferror@plt+0x18340>  // b.tstop
  41c400:	mov	w0, #0x0                   	// #0
  41c404:	add	sp, sp, #0x40
  41c408:	ret
  41c40c:	stp	x29, x30, [sp, #-48]!
  41c410:	mov	x29, sp
  41c414:	str	x0, [sp, #40]
  41c418:	str	x1, [sp, #32]
  41c41c:	str	w2, [sp, #28]
  41c420:	b	41c458 <ferror@plt+0x18448>
  41c424:	ldr	x0, [sp, #32]
  41c428:	ldr	x0, [x0]
  41c42c:	ldr	w2, [sp, #28]
  41c430:	mov	x1, x0
  41c434:	ldr	x0, [sp, #40]
  41c438:	bl	41c2dc <ferror@plt+0x182cc>
  41c43c:	cmp	w0, #0x0
  41c440:	b.eq	41c44c <ferror@plt+0x1843c>  // b.none
  41c444:	mov	w0, #0x1                   	// #1
  41c448:	b	41c468 <ferror@plt+0x18458>
  41c44c:	ldr	x0, [sp, #32]
  41c450:	ldr	x0, [x0, #8]
  41c454:	str	x0, [sp, #32]
  41c458:	ldr	x0, [sp, #32]
  41c45c:	cmp	x0, #0x0
  41c460:	b.ne	41c424 <ferror@plt+0x18414>  // b.any
  41c464:	mov	w0, #0x0                   	// #0
  41c468:	ldp	x29, x30, [sp], #48
  41c46c:	ret
  41c470:	sub	sp, sp, #0x30
  41c474:	str	x0, [sp, #8]
  41c478:	ldr	x0, [sp, #8]
  41c47c:	ldr	x0, [x0, #64]
  41c480:	cmp	x0, #0x0
  41c484:	b.eq	41c4f0 <ferror@plt+0x184e0>  // b.none
  41c488:	str	xzr, [sp, #40]
  41c48c:	b	41c4d4 <ferror@plt+0x184c4>
  41c490:	ldr	x0, [sp, #8]
  41c494:	ldr	x0, [x0, #64]
  41c498:	ldr	x2, [x0, #64]
  41c49c:	ldr	x1, [sp, #40]
  41c4a0:	mov	x0, x1
  41c4a4:	lsl	x0, x0, #1
  41c4a8:	add	x0, x0, x1
  41c4ac:	lsl	x0, x0, #4
  41c4b0:	add	x0, x2, x0
  41c4b4:	ldrb	w0, [x0, #8]
  41c4b8:	cmp	w0, #0x68
  41c4bc:	b.ne	41c4c8 <ferror@plt+0x184b8>  // b.any
  41c4c0:	mov	w0, #0x1                   	// #1
  41c4c4:	b	41c59c <ferror@plt+0x1858c>
  41c4c8:	ldr	x0, [sp, #40]
  41c4cc:	add	x0, x0, #0x1
  41c4d0:	str	x0, [sp, #40]
  41c4d4:	ldr	x0, [sp, #8]
  41c4d8:	ldr	x0, [x0, #64]
  41c4dc:	ldr	w0, [x0, #72]
  41c4e0:	sxtw	x0, w0
  41c4e4:	ldr	x1, [sp, #40]
  41c4e8:	cmp	x1, x0
  41c4ec:	b.cc	41c490 <ferror@plt+0x18480>  // b.lo, b.ul, b.last
  41c4f0:	ldr	x0, [sp, #8]
  41c4f4:	ldr	x0, [x0]
  41c4f8:	str	x0, [sp, #32]
  41c4fc:	b	41c58c <ferror@plt+0x1857c>
  41c500:	ldr	x0, [sp, #32]
  41c504:	ldr	x0, [x0]
  41c508:	str	x0, [sp, #24]
  41c50c:	str	xzr, [sp, #40]
  41c510:	b	41c554 <ferror@plt+0x18544>
  41c514:	ldr	x0, [sp, #24]
  41c518:	ldr	x2, [x0, #64]
  41c51c:	ldr	x1, [sp, #40]
  41c520:	mov	x0, x1
  41c524:	lsl	x0, x0, #1
  41c528:	add	x0, x0, x1
  41c52c:	lsl	x0, x0, #4
  41c530:	add	x0, x2, x0
  41c534:	ldrb	w0, [x0, #8]
  41c538:	cmp	w0, #0x68
  41c53c:	b.ne	41c548 <ferror@plt+0x18538>  // b.any
  41c540:	mov	w0, #0x1                   	// #1
  41c544:	b	41c59c <ferror@plt+0x1858c>
  41c548:	ldr	x0, [sp, #40]
  41c54c:	add	x0, x0, #0x1
  41c550:	str	x0, [sp, #40]
  41c554:	ldr	x0, [sp, #24]
  41c558:	ldr	w0, [x0, #72]
  41c55c:	sxtw	x0, w0
  41c560:	ldr	x1, [sp, #40]
  41c564:	cmp	x1, x0
  41c568:	b.cc	41c514 <ferror@plt+0x18504>  // b.lo, b.ul, b.last
  41c56c:	ldr	x0, [sp, #32]
  41c570:	cmp	x0, #0x0
  41c574:	b.eq	41c584 <ferror@plt+0x18574>  // b.none
  41c578:	ldr	x0, [sp, #32]
  41c57c:	ldr	x0, [x0, #8]
  41c580:	b	41c588 <ferror@plt+0x18578>
  41c584:	mov	x0, #0x0                   	// #0
  41c588:	str	x0, [sp, #32]
  41c58c:	ldr	x0, [sp, #32]
  41c590:	cmp	x0, #0x0
  41c594:	b.ne	41c500 <ferror@plt+0x184f0>  // b.any
  41c598:	mov	w0, #0x0                   	// #0
  41c59c:	add	sp, sp, #0x30
  41c5a0:	ret
  41c5a4:	sub	sp, sp, #0x4b0
  41c5a8:	stp	x29, x30, [sp]
  41c5ac:	mov	x29, sp
  41c5b0:	stp	x19, x20, [sp, #16]
  41c5b4:	str	x0, [sp, #56]
  41c5b8:	str	w1, [sp, #52]
  41c5bc:	str	x2, [sp, #40]
  41c5c0:	str	wzr, [sp, #1188]
  41c5c4:	mov	x0, #0x400                 	// #1024
  41c5c8:	bl	42bdf0 <ferror@plt+0x27de0>
  41c5cc:	str	x0, [sp, #1168]
  41c5d0:	str	xzr, [sp, #1176]
  41c5d4:	ldr	x0, [sp, #56]
  41c5d8:	ldr	x0, [x0, #64]
  41c5dc:	cmp	x0, #0x0
  41c5e0:	b.eq	41c6a0 <ferror@plt+0x18690>  // b.none
  41c5e4:	str	wzr, [sp, #1184]
  41c5e8:	b	41c688 <ferror@plt+0x18678>
  41c5ec:	ldr	x0, [sp, #56]
  41c5f0:	ldr	x0, [x0, #64]
  41c5f4:	ldr	x2, [x0, #64]
  41c5f8:	ldrsw	x1, [sp, #1184]
  41c5fc:	mov	x0, x1
  41c600:	lsl	x0, x0, #1
  41c604:	add	x0, x0, x1
  41c608:	lsl	x0, x0, #4
  41c60c:	add	x0, x2, x0
  41c610:	str	x0, [sp, #1160]
  41c614:	ldr	x0, [sp, #1160]
  41c618:	ldr	x0, [x0]
  41c61c:	ldrb	w0, [x0]
  41c620:	cmp	w0, #0x0
  41c624:	b.ne	41c67c <ferror@plt+0x1866c>  // b.any
  41c628:	ldr	x0, [sp, #56]
  41c62c:	ldr	x0, [x0, #64]
  41c630:	ldr	x0, [x0, #40]
  41c634:	cmp	x0, #0x0
  41c638:	b.eq	41c66c <ferror@plt+0x1865c>  // b.none
  41c63c:	ldr	x0, [sp, #56]
  41c640:	ldr	x0, [x0, #64]
  41c644:	ldr	x2, [x0, #40]
  41c648:	ldr	x0, [sp, #1160]
  41c64c:	ldr	x3, [x0, #40]
  41c650:	ldr	x0, [sp, #56]
  41c654:	ldr	x0, [x0, #64]
  41c658:	ldr	x0, [x0, #56]
  41c65c:	mov	x1, x0
  41c660:	mov	x0, x3
  41c664:	blr	x2
  41c668:	b	41c674 <ferror@plt+0x18664>
  41c66c:	ldr	x0, [sp, #1160]
  41c670:	ldr	x0, [x0, #40]
  41c674:	str	x0, [sp, #1176]
  41c678:	b	41c6a0 <ferror@plt+0x18690>
  41c67c:	ldr	w0, [sp, #1184]
  41c680:	add	w0, w0, #0x1
  41c684:	str	w0, [sp, #1184]
  41c688:	ldr	x0, [sp, #56]
  41c68c:	ldr	x0, [x0, #64]
  41c690:	ldr	w0, [x0, #72]
  41c694:	ldr	w1, [sp, #1184]
  41c698:	cmp	w1, w0
  41c69c:	b.lt	41c5ec <ferror@plt+0x185dc>  // b.tstop
  41c6a0:	bl	43f1c0 <ferror@plt+0x3b1b0>
  41c6a4:	mov	x1, x0
  41c6a8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c6ac:	add	x4, x0, #0xa68
  41c6b0:	mov	x3, x1
  41c6b4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c6b8:	add	x2, x0, #0xa78
  41c6bc:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c6c0:	add	x1, x0, #0xa80
  41c6c4:	ldr	x0, [sp, #1168]
  41c6c8:	bl	42da24 <ferror@plt+0x29a14>
  41c6cc:	ldr	x0, [sp, #1176]
  41c6d0:	cmp	x0, #0x0
  41c6d4:	b.eq	41c6f4 <ferror@plt+0x186e4>  // b.none
  41c6d8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c6dc:	add	x1, x0, #0xa90
  41c6e0:	ldr	x0, [sp, #1168]
  41c6e4:	bl	42c930 <ferror@plt+0x28920>
  41c6e8:	ldr	x1, [sp, #1176]
  41c6ec:	ldr	x0, [sp, #1168]
  41c6f0:	bl	42c930 <ferror@plt+0x28920>
  41c6f4:	ldr	x0, [sp, #56]
  41c6f8:	ldr	x0, [x0, #8]
  41c6fc:	cmp	x0, #0x0
  41c700:	b.eq	41c760 <ferror@plt+0x18750>  // b.none
  41c704:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c708:	add	x1, x0, #0xa90
  41c70c:	ldr	x0, [sp, #1168]
  41c710:	bl	42c930 <ferror@plt+0x28920>
  41c714:	ldr	x0, [sp, #56]
  41c718:	ldr	x0, [x0, #32]
  41c71c:	cmp	x0, #0x0
  41c720:	b.eq	41c74c <ferror@plt+0x1873c>  // b.none
  41c724:	ldr	x0, [sp, #56]
  41c728:	ldr	x2, [x0, #32]
  41c72c:	ldr	x0, [sp, #56]
  41c730:	ldr	x3, [x0, #8]
  41c734:	ldr	x0, [sp, #56]
  41c738:	ldr	x0, [x0, #48]
  41c73c:	mov	x1, x0
  41c740:	mov	x0, x3
  41c744:	blr	x2
  41c748:	b	41c754 <ferror@plt+0x18744>
  41c74c:	ldr	x0, [sp, #56]
  41c750:	ldr	x0, [x0, #8]
  41c754:	mov	x1, x0
  41c758:	ldr	x0, [sp, #1168]
  41c75c:	bl	42c930 <ferror@plt+0x28920>
  41c760:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c764:	add	x1, x0, #0xa98
  41c768:	ldr	x0, [sp, #1168]
  41c76c:	bl	42c930 <ferror@plt+0x28920>
  41c770:	ldr	x0, [sp, #56]
  41c774:	ldr	x0, [x0, #16]
  41c778:	cmp	x0, #0x0
  41c77c:	b.eq	41c7dc <ferror@plt+0x187cc>  // b.none
  41c780:	ldr	x0, [sp, #56]
  41c784:	ldr	x0, [x0, #32]
  41c788:	cmp	x0, #0x0
  41c78c:	b.eq	41c7b8 <ferror@plt+0x187a8>  // b.none
  41c790:	ldr	x0, [sp, #56]
  41c794:	ldr	x2, [x0, #32]
  41c798:	ldr	x0, [sp, #56]
  41c79c:	ldr	x3, [x0, #16]
  41c7a0:	ldr	x0, [sp, #56]
  41c7a4:	ldr	x0, [x0, #48]
  41c7a8:	mov	x1, x0
  41c7ac:	mov	x0, x3
  41c7b0:	blr	x2
  41c7b4:	b	41c7c0 <ferror@plt+0x187b0>
  41c7b8:	ldr	x0, [sp, #56]
  41c7bc:	ldr	x0, [x0, #16]
  41c7c0:	mov	x1, x0
  41c7c4:	ldr	x0, [sp, #1168]
  41c7c8:	bl	42c930 <ferror@plt+0x28920>
  41c7cc:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c7d0:	add	x1, x0, #0xa98
  41c7d4:	ldr	x0, [sp, #1168]
  41c7d8:	bl	42c930 <ferror@plt+0x28920>
  41c7dc:	add	x0, sp, #0x48
  41c7e0:	mov	x2, #0x400                 	// #1024
  41c7e4:	mov	w1, #0x0                   	// #0
  41c7e8:	bl	4038e0 <memset@plt>
  41c7ec:	adrp	x0, 410000 <ferror@plt+0xbff0>
  41c7f0:	add	x1, x0, #0xd00
  41c7f4:	adrp	x0, 410000 <ferror@plt+0xbff0>
  41c7f8:	add	x0, x0, #0xd40
  41c7fc:	bl	40f628 <ferror@plt+0xb618>
  41c800:	str	x0, [sp, #1152]
  41c804:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  41c808:	add	x3, x0, #0x5e0
  41c80c:	mov	x2, #0x0                   	// #0
  41c810:	mov	x1, #0x0                   	// #0
  41c814:	mov	x0, #0x0                   	// #0
  41c818:	bl	40f654 <ferror@plt+0xb644>
  41c81c:	str	x0, [sp, #1144]
  41c820:	ldr	x0, [sp, #56]
  41c824:	ldr	x0, [x0, #64]
  41c828:	cmp	x0, #0x0
  41c82c:	b.eq	41c8e4 <ferror@plt+0x188d4>  // b.none
  41c830:	str	wzr, [sp, #1184]
  41c834:	b	41c8cc <ferror@plt+0x188bc>
  41c838:	ldr	x0, [sp, #56]
  41c83c:	ldr	x0, [x0, #64]
  41c840:	ldr	x2, [x0, #64]
  41c844:	ldrsw	x1, [sp, #1184]
  41c848:	mov	x0, x1
  41c84c:	lsl	x0, x0, #1
  41c850:	add	x0, x0, x1
  41c854:	lsl	x0, x0, #4
  41c858:	add	x0, x2, x0
  41c85c:	str	x0, [sp, #1160]
  41c860:	ldr	x0, [sp, #1160]
  41c864:	ldr	x0, [x0]
  41c868:	ldr	x2, [sp, #1160]
  41c86c:	mov	x1, x0
  41c870:	ldr	x0, [sp, #1152]
  41c874:	bl	4102e0 <ferror@plt+0xc2d0>
  41c878:	ldr	x0, [sp, #1160]
  41c87c:	ldrb	w0, [x0, #8]
  41c880:	sxtw	x0, w0
  41c884:	lsl	x0, x0, #2
  41c888:	add	x1, sp, #0x48
  41c88c:	ldr	w0, [x1, x0]
  41c890:	cmp	w0, #0x0
  41c894:	b.eq	41c8a4 <ferror@plt+0x18894>  // b.none
  41c898:	ldr	x0, [sp, #1160]
  41c89c:	strb	wzr, [x0, #8]
  41c8a0:	b	41c8c0 <ferror@plt+0x188b0>
  41c8a4:	ldr	x0, [sp, #1160]
  41c8a8:	ldrb	w0, [x0, #8]
  41c8ac:	sxtw	x0, w0
  41c8b0:	lsl	x0, x0, #2
  41c8b4:	add	x1, sp, #0x48
  41c8b8:	mov	w2, #0x1                   	// #1
  41c8bc:	str	w2, [x1, x0]
  41c8c0:	ldr	w0, [sp, #1184]
  41c8c4:	add	w0, w0, #0x1
  41c8c8:	str	w0, [sp, #1184]
  41c8cc:	ldr	x0, [sp, #56]
  41c8d0:	ldr	x0, [x0, #64]
  41c8d4:	ldr	w0, [x0, #72]
  41c8d8:	ldr	w1, [sp, #1184]
  41c8dc:	cmp	w1, w0
  41c8e0:	b.lt	41c838 <ferror@plt+0x18828>  // b.tstop
  41c8e4:	ldr	x0, [sp, #56]
  41c8e8:	ldr	x0, [x0]
  41c8ec:	str	x0, [sp, #1192]
  41c8f0:	b	41ca34 <ferror@plt+0x18a24>
  41c8f4:	ldr	x0, [sp, #1192]
  41c8f8:	ldr	x0, [x0]
  41c8fc:	str	x0, [sp, #1096]
  41c900:	str	wzr, [sp, #1184]
  41c904:	b	41ca14 <ferror@plt+0x18a04>
  41c908:	ldr	x0, [sp, #1096]
  41c90c:	ldr	x2, [x0, #64]
  41c910:	ldrsw	x1, [sp, #1184]
  41c914:	mov	x0, x1
  41c918:	lsl	x0, x0, #1
  41c91c:	add	x0, x0, x1
  41c920:	lsl	x0, x0, #4
  41c924:	add	x0, x2, x0
  41c928:	str	x0, [sp, #1160]
  41c92c:	ldr	x0, [sp, #1160]
  41c930:	ldr	x0, [x0]
  41c934:	mov	x1, x0
  41c938:	ldr	x0, [sp, #1152]
  41c93c:	bl	4100cc <ferror@plt+0xc0bc>
  41c940:	cmp	x0, #0x0
  41c944:	b.eq	41c994 <ferror@plt+0x18984>  // b.none
  41c948:	ldr	x0, [sp, #1160]
  41c94c:	ldr	w0, [x0, #12]
  41c950:	and	w0, w0, #0x40
  41c954:	cmp	w0, #0x0
  41c958:	b.ne	41c994 <ferror@plt+0x18984>  // b.any
  41c95c:	ldr	x19, [sp, #1160]
  41c960:	ldr	x0, [sp, #1096]
  41c964:	ldr	x1, [x0]
  41c968:	ldr	x0, [sp, #1160]
  41c96c:	ldr	x0, [x0]
  41c970:	mov	x2, x0
  41c974:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41c978:	add	x0, x0, #0xaa0
  41c97c:	bl	428f94 <ferror@plt+0x24f84>
  41c980:	mov	x2, x0
  41c984:	mov	x1, x19
  41c988:	ldr	x0, [sp, #1144]
  41c98c:	bl	4102e0 <ferror@plt+0xc2d0>
  41c990:	b	41c9ac <ferror@plt+0x1899c>
  41c994:	ldr	x0, [sp, #1160]
  41c998:	ldr	x0, [x0]
  41c99c:	ldr	x2, [sp, #1160]
  41c9a0:	mov	x1, x0
  41c9a4:	ldr	x0, [sp, #1152]
  41c9a8:	bl	4102e0 <ferror@plt+0xc2d0>
  41c9ac:	ldr	x0, [sp, #1160]
  41c9b0:	ldrb	w0, [x0, #8]
  41c9b4:	sxtw	x0, w0
  41c9b8:	lsl	x0, x0, #2
  41c9bc:	add	x1, sp, #0x48
  41c9c0:	ldr	w0, [x1, x0]
  41c9c4:	cmp	w0, #0x0
  41c9c8:	b.eq	41c9ec <ferror@plt+0x189dc>  // b.none
  41c9cc:	ldr	x0, [sp, #1160]
  41c9d0:	ldr	w0, [x0, #12]
  41c9d4:	and	w0, w0, #0x40
  41c9d8:	cmp	w0, #0x0
  41c9dc:	b.ne	41c9ec <ferror@plt+0x189dc>  // b.any
  41c9e0:	ldr	x0, [sp, #1160]
  41c9e4:	strb	wzr, [x0, #8]
  41c9e8:	b	41ca08 <ferror@plt+0x189f8>
  41c9ec:	ldr	x0, [sp, #1160]
  41c9f0:	ldrb	w0, [x0, #8]
  41c9f4:	sxtw	x0, w0
  41c9f8:	lsl	x0, x0, #2
  41c9fc:	add	x1, sp, #0x48
  41ca00:	mov	w2, #0x1                   	// #1
  41ca04:	str	w2, [x1, x0]
  41ca08:	ldr	w0, [sp, #1184]
  41ca0c:	add	w0, w0, #0x1
  41ca10:	str	w0, [sp, #1184]
  41ca14:	ldr	x0, [sp, #1096]
  41ca18:	ldr	w0, [x0, #72]
  41ca1c:	ldr	w1, [sp, #1184]
  41ca20:	cmp	w1, w0
  41ca24:	b.lt	41c908 <ferror@plt+0x188f8>  // b.tstop
  41ca28:	ldr	x0, [sp, #1192]
  41ca2c:	ldr	x0, [x0, #8]
  41ca30:	str	x0, [sp, #1192]
  41ca34:	ldr	x0, [sp, #1192]
  41ca38:	cmp	x0, #0x0
  41ca3c:	b.ne	41c8f4 <ferror@plt+0x188e4>  // b.any
  41ca40:	ldr	x0, [sp, #1152]
  41ca44:	bl	41007c <ferror@plt+0xc06c>
  41ca48:	ldr	x0, [sp, #56]
  41ca4c:	ldr	x0, [x0]
  41ca50:	str	x0, [sp, #1192]
  41ca54:	ldr	x0, [sp, #56]
  41ca58:	ldrb	w0, [x0, #56]
  41ca5c:	and	w0, w0, #0x1
  41ca60:	and	w0, w0, #0xff
  41ca64:	cmp	w0, #0x0
  41ca68:	b.eq	41cab0 <ferror@plt+0x18aa0>  // b.none
  41ca6c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ca70:	add	x0, x0, #0xaa8
  41ca74:	bl	41b858 <ferror@plt+0x17848>
  41ca78:	str	w0, [sp, #1188]
  41ca7c:	ldr	x0, [sp, #1192]
  41ca80:	cmp	x0, #0x0
  41ca84:	b.eq	41cab0 <ferror@plt+0x18aa0>  // b.none
  41ca88:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ca8c:	add	x0, x0, #0xab8
  41ca90:	bl	41b858 <ferror@plt+0x17848>
  41ca94:	str	w0, [sp, #1140]
  41ca98:	ldr	w0, [sp, #1188]
  41ca9c:	ldr	w2, [sp, #1140]
  41caa0:	ldr	w1, [sp, #1140]
  41caa4:	cmp	w2, w0
  41caa8:	csel	w0, w1, w0, ge  // ge = tcont
  41caac:	str	w0, [sp, #1188]
  41cab0:	ldr	x0, [sp, #56]
  41cab4:	ldr	x0, [x0, #64]
  41cab8:	cmp	x0, #0x0
  41cabc:	b.eq	41cb84 <ferror@plt+0x18b74>  // b.none
  41cac0:	ldr	x0, [sp, #56]
  41cac4:	ldr	x0, [x0, #64]
  41cac8:	ldr	x1, [sp, #1144]
  41cacc:	bl	41bf54 <ferror@plt+0x17f44>
  41cad0:	str	w0, [sp, #1140]
  41cad4:	ldr	w0, [sp, #1188]
  41cad8:	ldr	w2, [sp, #1140]
  41cadc:	ldr	w1, [sp, #1140]
  41cae0:	cmp	w2, w0
  41cae4:	csel	w0, w1, w0, ge  // ge = tcont
  41cae8:	str	w0, [sp, #1188]
  41caec:	b	41cb84 <ferror@plt+0x18b74>
  41caf0:	ldr	x0, [sp, #1192]
  41caf4:	ldr	x0, [x0]
  41caf8:	str	x0, [sp, #1104]
  41cafc:	ldr	x0, [sp, #56]
  41cb00:	ldrb	w0, [x0, #56]
  41cb04:	and	w0, w0, #0x1
  41cb08:	and	w0, w0, #0xff
  41cb0c:	cmp	w0, #0x0
  41cb10:	b.eq	41cb50 <ferror@plt+0x18b40>  // b.none
  41cb14:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cb18:	add	x0, x0, #0xac8
  41cb1c:	bl	41b858 <ferror@plt+0x17848>
  41cb20:	mov	w19, w0
  41cb24:	ldr	x0, [sp, #1104]
  41cb28:	ldr	x0, [x0]
  41cb2c:	bl	41b858 <ferror@plt+0x17848>
  41cb30:	add	w0, w19, w0
  41cb34:	str	w0, [sp, #1140]
  41cb38:	ldr	w0, [sp, #1188]
  41cb3c:	ldr	w2, [sp, #1140]
  41cb40:	ldr	w1, [sp, #1140]
  41cb44:	cmp	w2, w0
  41cb48:	csel	w0, w1, w0, ge  // ge = tcont
  41cb4c:	str	w0, [sp, #1188]
  41cb50:	ldr	x1, [sp, #1144]
  41cb54:	ldr	x0, [sp, #1104]
  41cb58:	bl	41bf54 <ferror@plt+0x17f44>
  41cb5c:	str	w0, [sp, #1140]
  41cb60:	ldr	w0, [sp, #1188]
  41cb64:	ldr	w2, [sp, #1140]
  41cb68:	ldr	w1, [sp, #1140]
  41cb6c:	cmp	w2, w0
  41cb70:	csel	w0, w1, w0, ge  // ge = tcont
  41cb74:	str	w0, [sp, #1188]
  41cb78:	ldr	x0, [sp, #1192]
  41cb7c:	ldr	x0, [x0, #8]
  41cb80:	str	x0, [sp, #1192]
  41cb84:	ldr	x0, [sp, #1192]
  41cb88:	cmp	x0, #0x0
  41cb8c:	b.ne	41caf0 <ferror@plt+0x18ae0>  // b.any
  41cb90:	ldr	w0, [sp, #1188]
  41cb94:	add	w0, w0, #0x4
  41cb98:	str	w0, [sp, #1188]
  41cb9c:	ldr	x0, [sp, #40]
  41cba0:	cmp	x0, #0x0
  41cba4:	b.ne	41cd14 <ferror@plt+0x18d04>  // b.any
  41cba8:	ldr	x0, [sp, #56]
  41cbac:	ldrb	w0, [x0, #56]
  41cbb0:	and	w0, w0, #0x1
  41cbb4:	and	w0, w0, #0xff
  41cbb8:	cmp	w0, #0x0
  41cbbc:	b.eq	41cd14 <ferror@plt+0x18d04>  // b.none
  41cbc0:	ldr	x0, [sp, #56]
  41cbc4:	ldr	x0, [x0]
  41cbc8:	str	x0, [sp, #1192]
  41cbcc:	ldr	x0, [sp, #56]
  41cbd0:	bl	41c470 <ferror@plt+0x18460>
  41cbd4:	cmp	w0, #0x0
  41cbd8:	b.eq	41cbe4 <ferror@plt+0x18bd4>  // b.none
  41cbdc:	mov	w0, #0x3f                  	// #63
  41cbe0:	b	41cbe8 <ferror@plt+0x18bd8>
  41cbe4:	mov	w0, #0x68                  	// #104
  41cbe8:	strb	w0, [sp, #1139]
  41cbec:	ldrb	w1, [sp, #1139]
  41cbf0:	ldr	w0, [sp, #1188]
  41cbf4:	sub	w2, w0, #0x4
  41cbf8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cbfc:	add	x6, x0, #0xad0
  41cc00:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cc04:	add	x5, x0, #0xae8
  41cc08:	mov	w4, w2
  41cc0c:	mov	w3, w1
  41cc10:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cc14:	add	x2, x0, #0xaf0
  41cc18:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cc1c:	add	x1, x0, #0xb00
  41cc20:	ldr	x0, [sp, #1168]
  41cc24:	bl	42da24 <ferror@plt+0x29a14>
  41cc28:	ldr	x0, [sp, #1192]
  41cc2c:	cmp	x0, #0x0
  41cc30:	b.eq	41ccf8 <ferror@plt+0x18ce8>  // b.none
  41cc34:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cc38:	add	x4, x0, #0xb18
  41cc3c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cc40:	add	x3, x0, #0xb30
  41cc44:	ldr	w2, [sp, #1188]
  41cc48:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cc4c:	add	x1, x0, #0xb40
  41cc50:	ldr	x0, [sp, #1168]
  41cc54:	bl	42da24 <ferror@plt+0x29a14>
  41cc58:	b	41ccf8 <ferror@plt+0x18ce8>
  41cc5c:	ldr	x0, [sp, #1192]
  41cc60:	ldr	x0, [x0]
  41cc64:	str	x0, [sp, #1128]
  41cc68:	mov	w2, #0x0                   	// #0
  41cc6c:	ldr	x1, [sp, #1128]
  41cc70:	ldr	x0, [sp, #56]
  41cc74:	bl	41c2dc <ferror@plt+0x182cc>
  41cc78:	cmp	w0, #0x0
  41cc7c:	b.eq	41ccec <ferror@plt+0x18cdc>  // b.none
  41cc80:	ldr	w0, [sp, #1188]
  41cc84:	sub	w19, w0, #0x5
  41cc88:	ldr	x0, [sp, #1128]
  41cc8c:	ldr	x20, [x0]
  41cc90:	ldr	x0, [sp, #1128]
  41cc94:	ldr	x0, [x0, #40]
  41cc98:	cmp	x0, #0x0
  41cc9c:	b.eq	41ccc8 <ferror@plt+0x18cb8>  // b.none
  41cca0:	ldr	x0, [sp, #1128]
  41cca4:	ldr	x2, [x0, #40]
  41cca8:	ldr	x0, [sp, #1128]
  41ccac:	ldr	x3, [x0, #16]
  41ccb0:	ldr	x0, [sp, #1128]
  41ccb4:	ldr	x0, [x0, #56]
  41ccb8:	mov	x1, x0
  41ccbc:	mov	x0, x3
  41ccc0:	blr	x2
  41ccc4:	b	41ccd0 <ferror@plt+0x18cc0>
  41ccc8:	ldr	x0, [sp, #1128]
  41cccc:	ldr	x0, [x0, #16]
  41ccd0:	mov	x4, x0
  41ccd4:	mov	x3, x20
  41ccd8:	mov	w2, w19
  41ccdc:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cce0:	add	x1, x0, #0xb50
  41cce4:	ldr	x0, [sp, #1168]
  41cce8:	bl	42da24 <ferror@plt+0x29a14>
  41ccec:	ldr	x0, [sp, #1192]
  41ccf0:	ldr	x0, [x0, #8]
  41ccf4:	str	x0, [sp, #1192]
  41ccf8:	ldr	x0, [sp, #1192]
  41ccfc:	cmp	x0, #0x0
  41cd00:	b.ne	41cc5c <ferror@plt+0x18c4c>  // b.any
  41cd04:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cd08:	add	x1, x0, #0xb68
  41cd0c:	ldr	x0, [sp, #1168]
  41cd10:	bl	42c930 <ferror@plt+0x28920>
  41cd14:	ldr	x0, [sp, #40]
  41cd18:	cmp	x0, #0x0
  41cd1c:	b.eq	41ce08 <ferror@plt+0x18df8>  // b.none
  41cd20:	mov	w2, #0x0                   	// #0
  41cd24:	ldr	x1, [sp, #40]
  41cd28:	ldr	x0, [sp, #56]
  41cd2c:	bl	41c2dc <ferror@plt+0x182cc>
  41cd30:	cmp	w0, #0x0
  41cd34:	b.eq	41cf24 <ferror@plt+0x18f14>  // b.none
  41cd38:	ldr	x0, [sp, #40]
  41cd3c:	ldr	x0, [x0, #40]
  41cd40:	cmp	x0, #0x0
  41cd44:	b.eq	41cd70 <ferror@plt+0x18d60>  // b.none
  41cd48:	ldr	x0, [sp, #40]
  41cd4c:	ldr	x2, [x0, #40]
  41cd50:	ldr	x0, [sp, #40]
  41cd54:	ldr	x3, [x0, #8]
  41cd58:	ldr	x0, [sp, #40]
  41cd5c:	ldr	x0, [x0, #56]
  41cd60:	mov	x1, x0
  41cd64:	mov	x0, x3
  41cd68:	blr	x2
  41cd6c:	b	41cd78 <ferror@plt+0x18d68>
  41cd70:	ldr	x0, [sp, #40]
  41cd74:	ldr	x0, [x0, #8]
  41cd78:	mov	x1, x0
  41cd7c:	ldr	x0, [sp, #1168]
  41cd80:	bl	42c930 <ferror@plt+0x28920>
  41cd84:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cd88:	add	x1, x0, #0xb68
  41cd8c:	ldr	x0, [sp, #1168]
  41cd90:	bl	42c930 <ferror@plt+0x28920>
  41cd94:	str	wzr, [sp, #1184]
  41cd98:	b	41cde0 <ferror@plt+0x18dd0>
  41cd9c:	ldr	x0, [sp, #40]
  41cda0:	ldr	x2, [x0, #64]
  41cda4:	ldrsw	x1, [sp, #1184]
  41cda8:	mov	x0, x1
  41cdac:	lsl	x0, x0, #1
  41cdb0:	add	x0, x0, x1
  41cdb4:	lsl	x0, x0, #4
  41cdb8:	add	x0, x2, x0
  41cdbc:	ldr	x4, [sp, #1144]
  41cdc0:	ldr	x3, [sp, #1168]
  41cdc4:	mov	x2, x0
  41cdc8:	ldr	w1, [sp, #1188]
  41cdcc:	ldr	x0, [sp, #40]
  41cdd0:	bl	41c0e4 <ferror@plt+0x180d4>
  41cdd4:	ldr	w0, [sp, #1184]
  41cdd8:	add	w0, w0, #0x1
  41cddc:	str	w0, [sp, #1184]
  41cde0:	ldr	x0, [sp, #40]
  41cde4:	ldr	w0, [x0, #72]
  41cde8:	ldr	w1, [sp, #1184]
  41cdec:	cmp	w1, w0
  41cdf0:	b.lt	41cd9c <ferror@plt+0x18d8c>  // b.tstop
  41cdf4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cdf8:	add	x1, x0, #0xb68
  41cdfc:	ldr	x0, [sp, #1168]
  41ce00:	bl	42c930 <ferror@plt+0x28920>
  41ce04:	b	41cf24 <ferror@plt+0x18f14>
  41ce08:	ldr	w0, [sp, #52]
  41ce0c:	cmp	w0, #0x0
  41ce10:	b.ne	41cf24 <ferror@plt+0x18f14>  // b.any
  41ce14:	ldr	x0, [sp, #56]
  41ce18:	ldr	x0, [x0]
  41ce1c:	str	x0, [sp, #1192]
  41ce20:	b	41cf18 <ferror@plt+0x18f08>
  41ce24:	ldr	x0, [sp, #1192]
  41ce28:	ldr	x0, [x0]
  41ce2c:	str	x0, [sp, #1120]
  41ce30:	mov	w2, #0x0                   	// #0
  41ce34:	ldr	x1, [sp, #1120]
  41ce38:	ldr	x0, [sp, #56]
  41ce3c:	bl	41c2dc <ferror@plt+0x182cc>
  41ce40:	cmp	w0, #0x0
  41ce44:	b.eq	41cf0c <ferror@plt+0x18efc>  // b.none
  41ce48:	ldr	x0, [sp, #1120]
  41ce4c:	ldr	x0, [x0, #8]
  41ce50:	mov	x1, x0
  41ce54:	ldr	x0, [sp, #1168]
  41ce58:	bl	42c930 <ferror@plt+0x28920>
  41ce5c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ce60:	add	x1, x0, #0xb68
  41ce64:	ldr	x0, [sp, #1168]
  41ce68:	bl	42c930 <ferror@plt+0x28920>
  41ce6c:	str	wzr, [sp, #1184]
  41ce70:	b	41cee8 <ferror@plt+0x18ed8>
  41ce74:	ldr	x0, [sp, #1120]
  41ce78:	ldr	x2, [x0, #64]
  41ce7c:	ldrsw	x1, [sp, #1184]
  41ce80:	mov	x0, x1
  41ce84:	lsl	x0, x0, #1
  41ce88:	add	x0, x0, x1
  41ce8c:	lsl	x0, x0, #4
  41ce90:	add	x0, x2, x0
  41ce94:	ldr	w0, [x0, #12]
  41ce98:	and	w0, w0, #0x2
  41ce9c:	cmp	w0, #0x0
  41cea0:	b.ne	41cedc <ferror@plt+0x18ecc>  // b.any
  41cea4:	ldr	x0, [sp, #1120]
  41cea8:	ldr	x2, [x0, #64]
  41ceac:	ldrsw	x1, [sp, #1184]
  41ceb0:	mov	x0, x1
  41ceb4:	lsl	x0, x0, #1
  41ceb8:	add	x0, x0, x1
  41cebc:	lsl	x0, x0, #4
  41cec0:	add	x0, x2, x0
  41cec4:	ldr	x4, [sp, #1144]
  41cec8:	ldr	x3, [sp, #1168]
  41cecc:	mov	x2, x0
  41ced0:	ldr	w1, [sp, #1188]
  41ced4:	ldr	x0, [sp, #1120]
  41ced8:	bl	41c0e4 <ferror@plt+0x180d4>
  41cedc:	ldr	w0, [sp, #1184]
  41cee0:	add	w0, w0, #0x1
  41cee4:	str	w0, [sp, #1184]
  41cee8:	ldr	x0, [sp, #1120]
  41ceec:	ldr	w0, [x0, #72]
  41cef0:	ldr	w1, [sp, #1184]
  41cef4:	cmp	w1, w0
  41cef8:	b.lt	41ce74 <ferror@plt+0x18e64>  // b.tstop
  41cefc:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cf00:	add	x1, x0, #0xb68
  41cf04:	ldr	x0, [sp, #1168]
  41cf08:	bl	42c930 <ferror@plt+0x28920>
  41cf0c:	ldr	x0, [sp, #1192]
  41cf10:	ldr	x0, [x0, #8]
  41cf14:	str	x0, [sp, #1192]
  41cf18:	ldr	x0, [sp, #1192]
  41cf1c:	cmp	x0, #0x0
  41cf20:	b.ne	41ce24 <ferror@plt+0x18e14>  // b.any
  41cf24:	ldr	w0, [sp, #52]
  41cf28:	cmp	w0, #0x0
  41cf2c:	b.ne	41cf3c <ferror@plt+0x18f2c>  // b.any
  41cf30:	ldr	x0, [sp, #40]
  41cf34:	cmp	x0, #0x0
  41cf38:	b.ne	41d0f0 <ferror@plt+0x190e0>  // b.any
  41cf3c:	ldr	x0, [sp, #56]
  41cf40:	ldr	x0, [x0, #64]
  41cf44:	mov	w2, #0x1                   	// #1
  41cf48:	mov	x1, x0
  41cf4c:	ldr	x0, [sp, #56]
  41cf50:	bl	41c2dc <ferror@plt+0x182cc>
  41cf54:	cmp	w0, #0x0
  41cf58:	b.ne	41cf7c <ferror@plt+0x18f6c>  // b.any
  41cf5c:	ldr	x0, [sp, #56]
  41cf60:	ldr	x0, [x0]
  41cf64:	mov	w2, #0x1                   	// #1
  41cf68:	mov	x1, x0
  41cf6c:	ldr	x0, [sp, #56]
  41cf70:	bl	41c40c <ferror@plt+0x183fc>
  41cf74:	cmp	w0, #0x0
  41cf78:	b.eq	41d0f0 <ferror@plt+0x190e0>  // b.none
  41cf7c:	ldr	x0, [sp, #56]
  41cf80:	ldr	x0, [x0]
  41cf84:	str	x0, [sp, #1192]
  41cf88:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cf8c:	add	x1, x0, #0xb70
  41cf90:	ldr	x0, [sp, #1168]
  41cf94:	bl	42c930 <ferror@plt+0x28920>
  41cf98:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41cf9c:	add	x1, x0, #0xb68
  41cfa0:	ldr	x0, [sp, #1168]
  41cfa4:	bl	42c930 <ferror@plt+0x28920>
  41cfa8:	ldr	x0, [sp, #56]
  41cfac:	ldr	x0, [x0, #64]
  41cfb0:	cmp	x0, #0x0
  41cfb4:	b.eq	41d0d4 <ferror@plt+0x190c4>  // b.none
  41cfb8:	str	wzr, [sp, #1184]
  41cfbc:	b	41d010 <ferror@plt+0x19000>
  41cfc0:	ldr	x0, [sp, #56]
  41cfc4:	ldr	x5, [x0, #64]
  41cfc8:	ldr	x0, [sp, #56]
  41cfcc:	ldr	x0, [x0, #64]
  41cfd0:	ldr	x2, [x0, #64]
  41cfd4:	ldrsw	x1, [sp, #1184]
  41cfd8:	mov	x0, x1
  41cfdc:	lsl	x0, x0, #1
  41cfe0:	add	x0, x0, x1
  41cfe4:	lsl	x0, x0, #4
  41cfe8:	add	x0, x2, x0
  41cfec:	ldr	x4, [sp, #1144]
  41cff0:	ldr	x3, [sp, #1168]
  41cff4:	mov	x2, x0
  41cff8:	ldr	w1, [sp, #1188]
  41cffc:	mov	x0, x5
  41d000:	bl	41c0e4 <ferror@plt+0x180d4>
  41d004:	ldr	w0, [sp, #1184]
  41d008:	add	w0, w0, #0x1
  41d00c:	str	w0, [sp, #1184]
  41d010:	ldr	x0, [sp, #56]
  41d014:	ldr	x0, [x0, #64]
  41d018:	ldr	w0, [x0, #72]
  41d01c:	ldr	w1, [sp, #1184]
  41d020:	cmp	w1, w0
  41d024:	b.lt	41cfc0 <ferror@plt+0x18fb0>  // b.tstop
  41d028:	b	41d0d4 <ferror@plt+0x190c4>
  41d02c:	ldr	x0, [sp, #1192]
  41d030:	ldr	x0, [x0]
  41d034:	str	x0, [sp, #1112]
  41d038:	str	wzr, [sp, #1184]
  41d03c:	b	41d0b4 <ferror@plt+0x190a4>
  41d040:	ldr	x0, [sp, #1112]
  41d044:	ldr	x2, [x0, #64]
  41d048:	ldrsw	x1, [sp, #1184]
  41d04c:	mov	x0, x1
  41d050:	lsl	x0, x0, #1
  41d054:	add	x0, x0, x1
  41d058:	lsl	x0, x0, #4
  41d05c:	add	x0, x2, x0
  41d060:	ldr	w0, [x0, #12]
  41d064:	and	w0, w0, #0x2
  41d068:	cmp	w0, #0x0
  41d06c:	b.eq	41d0a8 <ferror@plt+0x19098>  // b.none
  41d070:	ldr	x0, [sp, #1112]
  41d074:	ldr	x2, [x0, #64]
  41d078:	ldrsw	x1, [sp, #1184]
  41d07c:	mov	x0, x1
  41d080:	lsl	x0, x0, #1
  41d084:	add	x0, x0, x1
  41d088:	lsl	x0, x0, #4
  41d08c:	add	x0, x2, x0
  41d090:	ldr	x4, [sp, #1144]
  41d094:	ldr	x3, [sp, #1168]
  41d098:	mov	x2, x0
  41d09c:	ldr	w1, [sp, #1188]
  41d0a0:	ldr	x0, [sp, #1112]
  41d0a4:	bl	41c0e4 <ferror@plt+0x180d4>
  41d0a8:	ldr	w0, [sp, #1184]
  41d0ac:	add	w0, w0, #0x1
  41d0b0:	str	w0, [sp, #1184]
  41d0b4:	ldr	x0, [sp, #1112]
  41d0b8:	ldr	w0, [x0, #72]
  41d0bc:	ldr	w1, [sp, #1184]
  41d0c0:	cmp	w1, w0
  41d0c4:	b.lt	41d040 <ferror@plt+0x19030>  // b.tstop
  41d0c8:	ldr	x0, [sp, #1192]
  41d0cc:	ldr	x0, [x0, #8]
  41d0d0:	str	x0, [sp, #1192]
  41d0d4:	ldr	x0, [sp, #1192]
  41d0d8:	cmp	x0, #0x0
  41d0dc:	b.ne	41d02c <ferror@plt+0x1901c>  // b.any
  41d0e0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d0e4:	add	x1, x0, #0xb68
  41d0e8:	ldr	x0, [sp, #1168]
  41d0ec:	bl	42c930 <ferror@plt+0x28920>
  41d0f0:	ldr	x0, [sp, #56]
  41d0f4:	ldr	x0, [x0, #24]
  41d0f8:	cmp	x0, #0x0
  41d0fc:	b.eq	41d15c <ferror@plt+0x1914c>  // b.none
  41d100:	ldr	x0, [sp, #56]
  41d104:	ldr	x0, [x0, #32]
  41d108:	cmp	x0, #0x0
  41d10c:	b.eq	41d138 <ferror@plt+0x19128>  // b.none
  41d110:	ldr	x0, [sp, #56]
  41d114:	ldr	x2, [x0, #32]
  41d118:	ldr	x0, [sp, #56]
  41d11c:	ldr	x3, [x0, #24]
  41d120:	ldr	x0, [sp, #56]
  41d124:	ldr	x0, [x0, #48]
  41d128:	mov	x1, x0
  41d12c:	mov	x0, x3
  41d130:	blr	x2
  41d134:	b	41d140 <ferror@plt+0x19130>
  41d138:	ldr	x0, [sp, #56]
  41d13c:	ldr	x0, [x0, #24]
  41d140:	mov	x1, x0
  41d144:	ldr	x0, [sp, #1168]
  41d148:	bl	42c930 <ferror@plt+0x28920>
  41d14c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d150:	add	x1, x0, #0xb68
  41d154:	ldr	x0, [sp, #1168]
  41d158:	bl	42c930 <ferror@plt+0x28920>
  41d15c:	ldr	x0, [sp, #1144]
  41d160:	bl	41007c <ferror@plt+0xc06c>
  41d164:	mov	w1, #0x0                   	// #0
  41d168:	ldr	x0, [sp, #1168]
  41d16c:	bl	42bf2c <ferror@plt+0x27f1c>
  41d170:	ldp	x19, x20, [sp, #16]
  41d174:	ldp	x29, x30, [sp]
  41d178:	add	sp, sp, #0x4b0
  41d17c:	ret
  41d180:	stp	x29, x30, [sp, #-64]!
  41d184:	mov	x29, sp
  41d188:	str	x0, [sp, #40]
  41d18c:	str	w1, [sp, #36]
  41d190:	str	x2, [sp, #24]
  41d194:	ldr	x2, [sp, #24]
  41d198:	ldr	w1, [sp, #36]
  41d19c:	ldr	x0, [sp, #40]
  41d1a0:	bl	41c5a4 <ferror@plt+0x18594>
  41d1a4:	str	x0, [sp, #56]
  41d1a8:	ldr	x1, [sp, #56]
  41d1ac:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d1b0:	add	x0, x0, #0xb88
  41d1b4:	bl	41b438 <ferror@plt+0x17428>
  41d1b8:	ldr	x0, [sp, #56]
  41d1bc:	bl	4185e0 <ferror@plt+0x145d0>
  41d1c0:	mov	w0, #0x0                   	// #0
  41d1c4:	bl	403560 <exit@plt>
  41d1c8:	stp	x29, x30, [sp, #-64]!
  41d1cc:	mov	x29, sp
  41d1d0:	str	x0, [sp, #40]
  41d1d4:	str	x1, [sp, #32]
  41d1d8:	str	x2, [sp, #24]
  41d1dc:	str	x3, [sp, #16]
  41d1e0:	bl	403ef0 <__errno_location@plt>
  41d1e4:	str	wzr, [x0]
  41d1e8:	add	x0, sp, #0x30
  41d1ec:	mov	w2, #0x0                   	// #0
  41d1f0:	mov	x1, x0
  41d1f4:	ldr	x0, [sp, #32]
  41d1f8:	bl	403ba0 <strtol@plt>
  41d1fc:	str	x0, [sp, #56]
  41d200:	ldr	x0, [sp, #32]
  41d204:	ldrb	w0, [x0]
  41d208:	cmp	w0, #0x0
  41d20c:	b.eq	41d220 <ferror@plt+0x19210>  // b.none
  41d210:	ldr	x0, [sp, #48]
  41d214:	ldrb	w0, [x0]
  41d218:	cmp	w0, #0x0
  41d21c:	b.eq	41d24c <ferror@plt+0x1923c>  // b.none
  41d220:	bl	41b900 <ferror@plt+0x178f0>
  41d224:	mov	w1, w0
  41d228:	ldr	x5, [sp, #40]
  41d22c:	ldr	x4, [sp, #32]
  41d230:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d234:	add	x3, x0, #0xb90
  41d238:	mov	w2, #0x1                   	// #1
  41d23c:	ldr	x0, [sp, #16]
  41d240:	bl	40bfd4 <ferror@plt+0x7fc4>
  41d244:	mov	w0, #0x0                   	// #0
  41d248:	b	41d2b4 <ferror@plt+0x192a4>
  41d24c:	ldr	x0, [sp, #56]
  41d250:	mov	w1, w0
  41d254:	ldr	x0, [sp, #24]
  41d258:	str	w1, [x0]
  41d25c:	ldr	x0, [sp, #24]
  41d260:	ldr	w0, [x0]
  41d264:	sxtw	x0, w0
  41d268:	ldr	x1, [sp, #56]
  41d26c:	cmp	x1, x0
  41d270:	b.ne	41d284 <ferror@plt+0x19274>  // b.any
  41d274:	bl	403ef0 <__errno_location@plt>
  41d278:	ldr	w0, [x0]
  41d27c:	cmp	w0, #0x22
  41d280:	b.ne	41d2b0 <ferror@plt+0x192a0>  // b.any
  41d284:	bl	41b900 <ferror@plt+0x178f0>
  41d288:	mov	w1, w0
  41d28c:	ldr	x5, [sp, #40]
  41d290:	ldr	x4, [sp, #32]
  41d294:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d298:	add	x3, x0, #0xbb8
  41d29c:	mov	w2, #0x1                   	// #1
  41d2a0:	ldr	x0, [sp, #16]
  41d2a4:	bl	40bfd4 <ferror@plt+0x7fc4>
  41d2a8:	mov	w0, #0x0                   	// #0
  41d2ac:	b	41d2b4 <ferror@plt+0x192a4>
  41d2b0:	mov	w0, #0x1                   	// #1
  41d2b4:	ldp	x29, x30, [sp], #64
  41d2b8:	ret
  41d2bc:	stp	x29, x30, [sp, #-64]!
  41d2c0:	mov	x29, sp
  41d2c4:	str	x0, [sp, #40]
  41d2c8:	str	x1, [sp, #32]
  41d2cc:	str	x2, [sp, #24]
  41d2d0:	str	x3, [sp, #16]
  41d2d4:	bl	403ef0 <__errno_location@plt>
  41d2d8:	str	wzr, [x0]
  41d2dc:	add	x0, sp, #0x30
  41d2e0:	mov	x1, x0
  41d2e4:	ldr	x0, [sp, #32]
  41d2e8:	bl	4292d4 <ferror@plt+0x252c4>
  41d2ec:	str	d0, [sp, #56]
  41d2f0:	ldr	x0, [sp, #32]
  41d2f4:	ldrb	w0, [x0]
  41d2f8:	cmp	w0, #0x0
  41d2fc:	b.eq	41d310 <ferror@plt+0x19300>  // b.none
  41d300:	ldr	x0, [sp, #48]
  41d304:	ldrb	w0, [x0]
  41d308:	cmp	w0, #0x0
  41d30c:	b.eq	41d33c <ferror@plt+0x1932c>  // b.none
  41d310:	bl	41b900 <ferror@plt+0x178f0>
  41d314:	mov	w1, w0
  41d318:	ldr	x5, [sp, #40]
  41d31c:	ldr	x4, [sp, #32]
  41d320:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d324:	add	x3, x0, #0xbe0
  41d328:	mov	w2, #0x1                   	// #1
  41d32c:	ldr	x0, [sp, #16]
  41d330:	bl	40bfd4 <ferror@plt+0x7fc4>
  41d334:	mov	w0, #0x0                   	// #0
  41d338:	b	41d388 <ferror@plt+0x19378>
  41d33c:	bl	403ef0 <__errno_location@plt>
  41d340:	ldr	w0, [x0]
  41d344:	cmp	w0, #0x22
  41d348:	b.ne	41d378 <ferror@plt+0x19368>  // b.any
  41d34c:	bl	41b900 <ferror@plt+0x178f0>
  41d350:	mov	w1, w0
  41d354:	ldr	x5, [sp, #40]
  41d358:	ldr	x4, [sp, #32]
  41d35c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d360:	add	x3, x0, #0xc08
  41d364:	mov	w2, #0x1                   	// #1
  41d368:	ldr	x0, [sp, #16]
  41d36c:	bl	40bfd4 <ferror@plt+0x7fc4>
  41d370:	mov	w0, #0x0                   	// #0
  41d374:	b	41d388 <ferror@plt+0x19378>
  41d378:	ldr	x0, [sp, #24]
  41d37c:	ldr	d0, [sp, #56]
  41d380:	str	d0, [x0]
  41d384:	mov	w0, #0x1                   	// #1
  41d388:	ldp	x29, x30, [sp], #64
  41d38c:	ret
  41d390:	stp	x29, x30, [sp, #-64]!
  41d394:	mov	x29, sp
  41d398:	str	x0, [sp, #40]
  41d39c:	str	x1, [sp, #32]
  41d3a0:	str	x2, [sp, #24]
  41d3a4:	str	x3, [sp, #16]
  41d3a8:	bl	403ef0 <__errno_location@plt>
  41d3ac:	str	wzr, [x0]
  41d3b0:	add	x0, sp, #0x30
  41d3b4:	mov	w2, #0x0                   	// #0
  41d3b8:	mov	x1, x0
  41d3bc:	ldr	x0, [sp, #32]
  41d3c0:	bl	4294fc <ferror@plt+0x254ec>
  41d3c4:	str	x0, [sp, #56]
  41d3c8:	ldr	x0, [sp, #32]
  41d3cc:	ldrb	w0, [x0]
  41d3d0:	cmp	w0, #0x0
  41d3d4:	b.eq	41d3e8 <ferror@plt+0x193d8>  // b.none
  41d3d8:	ldr	x0, [sp, #48]
  41d3dc:	ldrb	w0, [x0]
  41d3e0:	cmp	w0, #0x0
  41d3e4:	b.eq	41d414 <ferror@plt+0x19404>  // b.none
  41d3e8:	bl	41b900 <ferror@plt+0x178f0>
  41d3ec:	mov	w1, w0
  41d3f0:	ldr	x5, [sp, #40]
  41d3f4:	ldr	x4, [sp, #32]
  41d3f8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d3fc:	add	x3, x0, #0xb90
  41d400:	mov	w2, #0x1                   	// #1
  41d404:	ldr	x0, [sp, #16]
  41d408:	bl	40bfd4 <ferror@plt+0x7fc4>
  41d40c:	mov	w0, #0x0                   	// #0
  41d410:	b	41d460 <ferror@plt+0x19450>
  41d414:	bl	403ef0 <__errno_location@plt>
  41d418:	ldr	w0, [x0]
  41d41c:	cmp	w0, #0x22
  41d420:	b.ne	41d450 <ferror@plt+0x19440>  // b.any
  41d424:	bl	41b900 <ferror@plt+0x178f0>
  41d428:	mov	w1, w0
  41d42c:	ldr	x5, [sp, #40]
  41d430:	ldr	x4, [sp, #32]
  41d434:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d438:	add	x3, x0, #0xbb8
  41d43c:	mov	w2, #0x1                   	// #1
  41d440:	ldr	x0, [sp, #16]
  41d444:	bl	40bfd4 <ferror@plt+0x7fc4>
  41d448:	mov	w0, #0x0                   	// #0
  41d44c:	b	41d460 <ferror@plt+0x19450>
  41d450:	ldr	x0, [sp, #24]
  41d454:	ldr	x1, [sp, #56]
  41d458:	str	x1, [x0]
  41d45c:	mov	w0, #0x1                   	// #1
  41d460:	ldp	x29, x30, [sp], #64
  41d464:	ret
  41d468:	stp	x29, x30, [sp, #-64]!
  41d46c:	mov	x29, sp
  41d470:	str	x0, [sp, #40]
  41d474:	str	w1, [sp, #36]
  41d478:	str	x2, [sp, #24]
  41d47c:	str	xzr, [sp, #48]
  41d480:	ldr	x0, [sp, #40]
  41d484:	ldr	x0, [x0, #72]
  41d488:	str	x0, [sp, #56]
  41d48c:	b	41d4bc <ferror@plt+0x194ac>
  41d490:	ldr	x0, [sp, #56]
  41d494:	ldr	x0, [x0]
  41d498:	str	x0, [sp, #48]
  41d49c:	ldr	x0, [sp, #48]
  41d4a0:	ldr	x0, [x0, #8]
  41d4a4:	ldr	x1, [sp, #24]
  41d4a8:	cmp	x1, x0
  41d4ac:	b.eq	41d510 <ferror@plt+0x19500>  // b.none
  41d4b0:	ldr	x0, [sp, #56]
  41d4b4:	ldr	x0, [x0, #8]
  41d4b8:	str	x0, [sp, #56]
  41d4bc:	ldr	x0, [sp, #56]
  41d4c0:	cmp	x0, #0x0
  41d4c4:	b.ne	41d490 <ferror@plt+0x19480>  // b.any
  41d4c8:	mov	x1, #0x28                  	// #40
  41d4cc:	mov	x0, #0x1                   	// #1
  41d4d0:	bl	418820 <ferror@plt+0x14810>
  41d4d4:	str	x0, [sp, #48]
  41d4d8:	ldr	x0, [sp, #48]
  41d4dc:	ldr	w1, [sp, #36]
  41d4e0:	str	w1, [x0]
  41d4e4:	ldr	x0, [sp, #48]
  41d4e8:	ldr	x1, [sp, #24]
  41d4ec:	str	x1, [x0, #8]
  41d4f0:	ldr	x0, [sp, #40]
  41d4f4:	ldr	x0, [x0, #72]
  41d4f8:	ldr	x1, [sp, #48]
  41d4fc:	bl	410fd0 <ferror@plt+0xcfc0>
  41d500:	mov	x1, x0
  41d504:	ldr	x0, [sp, #40]
  41d508:	str	x1, [x0, #72]
  41d50c:	b	41d514 <ferror@plt+0x19504>
  41d510:	nop
  41d514:	ldr	x0, [sp, #48]
  41d518:	ldp	x29, x30, [sp], #64
  41d51c:	ret
  41d520:	stp	x29, x30, [sp, #-64]!
  41d524:	mov	x29, sp
  41d528:	str	x0, [sp, #40]
  41d52c:	str	x1, [sp, #32]
  41d530:	str	x2, [sp, #24]
  41d534:	mov	x1, #0x10                  	// #16
  41d538:	mov	x0, #0x1                   	// #1
  41d53c:	bl	418820 <ferror@plt+0x14810>
  41d540:	str	x0, [sp, #56]
  41d544:	ldr	x0, [sp, #56]
  41d548:	ldr	x1, [sp, #32]
  41d54c:	str	x1, [x0]
  41d550:	ldr	x0, [sp, #56]
  41d554:	ldr	x1, [sp, #24]
  41d558:	str	x1, [x0, #8]
  41d55c:	ldr	x0, [sp, #40]
  41d560:	ldr	x0, [x0, #80]
  41d564:	ldr	x1, [sp, #56]
  41d568:	bl	410fd0 <ferror@plt+0xcfc0>
  41d56c:	mov	x1, x0
  41d570:	ldr	x0, [sp, #40]
  41d574:	str	x1, [x0, #80]
  41d578:	nop
  41d57c:	ldp	x29, x30, [sp], #64
  41d580:	ret
  41d584:	stp	x29, x30, [sp, #-144]!
  41d588:	mov	x29, sp
  41d58c:	str	x0, [sp, #56]
  41d590:	str	x1, [sp, #48]
  41d594:	str	x2, [sp, #40]
  41d598:	str	x3, [sp, #32]
  41d59c:	str	x4, [sp, #24]
  41d5a0:	str	x5, [sp, #16]
  41d5a4:	ldr	x0, [sp, #32]
  41d5a8:	cmp	x0, #0x0
  41d5ac:	b.ne	41d630 <ferror@plt+0x19620>  // b.any
  41d5b0:	ldr	x0, [sp, #40]
  41d5b4:	ldr	w0, [x0, #16]
  41d5b8:	cmp	w0, #0x3
  41d5bc:	b.ne	41d5d4 <ferror@plt+0x195c4>  // b.any
  41d5c0:	ldr	x0, [sp, #40]
  41d5c4:	ldr	w0, [x0, #12]
  41d5c8:	and	w0, w0, #0x20
  41d5cc:	cmp	w0, #0x0
  41d5d0:	b.ne	41d630 <ferror@plt+0x19620>  // b.any
  41d5d4:	ldr	x0, [sp, #40]
  41d5d8:	ldr	w0, [x0, #16]
  41d5dc:	cmp	w0, #0x0
  41d5e0:	b.eq	41d630 <ferror@plt+0x19620>  // b.none
  41d5e4:	ldr	x0, [sp, #40]
  41d5e8:	ldr	w0, [x0, #16]
  41d5ec:	cmp	w0, #0x3
  41d5f0:	b.ne	41d608 <ferror@plt+0x195f8>  // b.any
  41d5f4:	ldr	x0, [sp, #40]
  41d5f8:	ldr	w0, [x0, #12]
  41d5fc:	and	w0, w0, #0x8
  41d600:	cmp	w0, #0x0
  41d604:	b.ne	41d630 <ferror@plt+0x19620>  // b.any
  41d608:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d60c:	add	x4, x0, #0xc30
  41d610:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  41d614:	add	x3, x0, #0x8
  41d618:	mov	w2, #0x478                 	// #1144
  41d61c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d620:	add	x1, x0, #0xc60
  41d624:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41d628:	add	x0, x0, #0x910
  41d62c:	bl	4319d8 <ferror@plt+0x2d9c8>
  41d630:	ldr	x0, [sp, #40]
  41d634:	ldr	w0, [x0, #16]
  41d638:	cmp	w0, #0x8
  41d63c:	b.eq	41dc44 <ferror@plt+0x19c34>  // b.none
  41d640:	cmp	w0, #0x8
  41d644:	b.hi	41dcb0 <ferror@plt+0x19ca0>  // b.pmore
  41d648:	cmp	w0, #0x7
  41d64c:	b.eq	41dbd8 <ferror@plt+0x19bc8>  // b.none
  41d650:	cmp	w0, #0x7
  41d654:	b.hi	41dcb0 <ferror@plt+0x19ca0>  // b.pmore
  41d658:	cmp	w0, #0x6
  41d65c:	b.eq	41d928 <ferror@plt+0x19918>  // b.none
  41d660:	cmp	w0, #0x6
  41d664:	b.hi	41dcb0 <ferror@plt+0x19ca0>  // b.pmore
  41d668:	cmp	w0, #0x5
  41d66c:	b.eq	41d78c <ferror@plt+0x1977c>  // b.none
  41d670:	cmp	w0, #0x5
  41d674:	b.hi	41dcb0 <ferror@plt+0x19ca0>  // b.pmore
  41d678:	cmp	w0, #0x4
  41d67c:	b.eq	41d8c0 <ferror@plt+0x198b0>  // b.none
  41d680:	cmp	w0, #0x4
  41d684:	b.hi	41dcb0 <ferror@plt+0x19ca0>  // b.pmore
  41d688:	cmp	w0, #0x3
  41d68c:	b.eq	41daa4 <ferror@plt+0x19a94>  // b.none
  41d690:	cmp	w0, #0x3
  41d694:	b.hi	41dcb0 <ferror@plt+0x19ca0>  // b.pmore
  41d698:	cmp	w0, #0x2
  41d69c:	b.eq	41da38 <ferror@plt+0x19a28>  // b.none
  41d6a0:	cmp	w0, #0x2
  41d6a4:	b.hi	41dcb0 <ferror@plt+0x19ca0>  // b.pmore
  41d6a8:	cmp	w0, #0x0
  41d6ac:	b.eq	41d6bc <ferror@plt+0x196ac>  // b.none
  41d6b0:	cmp	w0, #0x1
  41d6b4:	b.eq	41d700 <ferror@plt+0x196f0>  // b.none
  41d6b8:	b	41dcb0 <ferror@plt+0x19ca0>
  41d6bc:	ldr	x0, [sp, #40]
  41d6c0:	ldr	x0, [x0, #24]
  41d6c4:	mov	x2, x0
  41d6c8:	mov	w1, #0x0                   	// #0
  41d6cc:	ldr	x0, [sp, #56]
  41d6d0:	bl	41d468 <ferror@plt+0x19458>
  41d6d4:	str	x0, [sp, #128]
  41d6d8:	ldr	x0, [sp, #40]
  41d6dc:	ldr	w0, [x0, #12]
  41d6e0:	and	w0, w0, #0x4
  41d6e4:	cmp	w0, #0x0
  41d6e8:	cset	w0, eq  // eq = none
  41d6ec:	and	w1, w0, #0xff
  41d6f0:	ldr	x0, [sp, #40]
  41d6f4:	ldr	x0, [x0, #24]
  41d6f8:	str	w1, [x0]
  41d6fc:	b	41dcd4 <ferror@plt+0x19cc4>
  41d700:	ldr	x4, [sp, #16]
  41d704:	mov	x3, #0x0                   	// #0
  41d708:	mov	x2, #0x0                   	// #0
  41d70c:	mov	x1, #0xffffffffffffffff    	// #-1
  41d710:	ldr	x0, [sp, #32]
  41d714:	bl	44a220 <ferror@plt+0x46210>
  41d718:	str	x0, [sp, #88]
  41d71c:	ldr	x0, [sp, #88]
  41d720:	cmp	x0, #0x0
  41d724:	b.ne	41d730 <ferror@plt+0x19720>  // b.any
  41d728:	mov	w0, #0x0                   	// #0
  41d72c:	b	41dcd8 <ferror@plt+0x19cc8>
  41d730:	ldr	x0, [sp, #40]
  41d734:	ldr	x0, [x0, #24]
  41d738:	mov	x2, x0
  41d73c:	mov	w1, #0x1                   	// #1
  41d740:	ldr	x0, [sp, #56]
  41d744:	bl	41d468 <ferror@plt+0x19458>
  41d748:	str	x0, [sp, #128]
  41d74c:	ldr	x0, [sp, #128]
  41d750:	ldr	x0, [x0, #24]
  41d754:	bl	4185e0 <ferror@plt+0x145d0>
  41d758:	ldr	x0, [sp, #40]
  41d75c:	ldr	x0, [x0, #24]
  41d760:	ldr	x1, [x0]
  41d764:	ldr	x0, [sp, #128]
  41d768:	str	x1, [x0, #16]
  41d76c:	ldr	x0, [sp, #128]
  41d770:	ldr	x1, [sp, #88]
  41d774:	str	x1, [x0, #24]
  41d778:	ldr	x0, [sp, #40]
  41d77c:	ldr	x0, [x0, #24]
  41d780:	ldr	x1, [sp, #88]
  41d784:	str	x1, [x0]
  41d788:	b	41dcd4 <ferror@plt+0x19cc4>
  41d78c:	ldr	x4, [sp, #16]
  41d790:	mov	x3, #0x0                   	// #0
  41d794:	mov	x2, #0x0                   	// #0
  41d798:	mov	x1, #0xffffffffffffffff    	// #-1
  41d79c:	ldr	x0, [sp, #32]
  41d7a0:	bl	44a220 <ferror@plt+0x46210>
  41d7a4:	str	x0, [sp, #112]
  41d7a8:	ldr	x0, [sp, #112]
  41d7ac:	cmp	x0, #0x0
  41d7b0:	b.ne	41d7bc <ferror@plt+0x197ac>  // b.any
  41d7b4:	mov	w0, #0x0                   	// #0
  41d7b8:	b	41dcd8 <ferror@plt+0x19cc8>
  41d7bc:	ldr	x0, [sp, #40]
  41d7c0:	ldr	x0, [x0, #24]
  41d7c4:	mov	x2, x0
  41d7c8:	mov	w1, #0x5                   	// #5
  41d7cc:	ldr	x0, [sp, #56]
  41d7d0:	bl	41d468 <ferror@plt+0x19458>
  41d7d4:	str	x0, [sp, #128]
  41d7d8:	ldr	x0, [sp, #128]
  41d7dc:	ldr	w0, [x0, #24]
  41d7e0:	cmp	w0, #0x0
  41d7e4:	b.ne	41d818 <ferror@plt+0x19808>  // b.any
  41d7e8:	ldr	x0, [sp, #40]
  41d7ec:	ldr	x0, [x0, #24]
  41d7f0:	ldr	x1, [x0]
  41d7f4:	ldr	x0, [sp, #128]
  41d7f8:	str	x1, [x0, #16]
  41d7fc:	mov	x1, #0x8                   	// #8
  41d800:	mov	x0, #0x2                   	// #2
  41d804:	bl	418798 <ferror@plt+0x14788>
  41d808:	mov	x1, x0
  41d80c:	ldr	x0, [sp, #128]
  41d810:	str	x1, [x0, #32]
  41d814:	b	41d84c <ferror@plt+0x1983c>
  41d818:	ldr	x0, [sp, #128]
  41d81c:	ldr	x3, [x0, #32]
  41d820:	ldr	x0, [sp, #128]
  41d824:	ldr	w0, [x0, #24]
  41d828:	add	w0, w0, #0x2
  41d82c:	sxtw	x0, w0
  41d830:	mov	x2, #0x8                   	// #8
  41d834:	mov	x1, x0
  41d838:	mov	x0, x3
  41d83c:	bl	4188a8 <ferror@plt+0x14898>
  41d840:	mov	x1, x0
  41d844:	ldr	x0, [sp, #128]
  41d848:	str	x1, [x0, #32]
  41d84c:	ldr	x0, [sp, #128]
  41d850:	ldr	x1, [x0, #32]
  41d854:	ldr	x0, [sp, #128]
  41d858:	ldr	w0, [x0, #24]
  41d85c:	sxtw	x0, w0
  41d860:	lsl	x0, x0, #3
  41d864:	add	x0, x1, x0
  41d868:	ldr	x1, [sp, #112]
  41d86c:	str	x1, [x0]
  41d870:	ldr	x0, [sp, #128]
  41d874:	ldr	x1, [x0, #32]
  41d878:	ldr	x0, [sp, #128]
  41d87c:	ldr	w0, [x0, #24]
  41d880:	sxtw	x0, w0
  41d884:	add	x0, x0, #0x1
  41d888:	lsl	x0, x0, #3
  41d88c:	add	x0, x1, x0
  41d890:	str	xzr, [x0]
  41d894:	ldr	x0, [sp, #128]
  41d898:	ldr	w0, [x0, #24]
  41d89c:	add	w1, w0, #0x1
  41d8a0:	ldr	x0, [sp, #128]
  41d8a4:	str	w1, [x0, #24]
  41d8a8:	ldr	x0, [sp, #40]
  41d8ac:	ldr	x0, [x0, #24]
  41d8b0:	ldr	x1, [sp, #128]
  41d8b4:	ldr	x1, [x1, #32]
  41d8b8:	str	x1, [x0]
  41d8bc:	b	41dcd4 <ferror@plt+0x19cc4>
  41d8c0:	ldr	x0, [sp, #32]
  41d8c4:	bl	428d58 <ferror@plt+0x24d48>
  41d8c8:	str	x0, [sp, #104]
  41d8cc:	ldr	x0, [sp, #40]
  41d8d0:	ldr	x0, [x0, #24]
  41d8d4:	mov	x2, x0
  41d8d8:	mov	w1, #0x4                   	// #4
  41d8dc:	ldr	x0, [sp, #56]
  41d8e0:	bl	41d468 <ferror@plt+0x19458>
  41d8e4:	str	x0, [sp, #128]
  41d8e8:	ldr	x0, [sp, #128]
  41d8ec:	ldr	x0, [x0, #24]
  41d8f0:	bl	4185e0 <ferror@plt+0x145d0>
  41d8f4:	ldr	x0, [sp, #40]
  41d8f8:	ldr	x0, [x0, #24]
  41d8fc:	ldr	x1, [x0]
  41d900:	ldr	x0, [sp, #128]
  41d904:	str	x1, [x0, #16]
  41d908:	ldr	x0, [sp, #128]
  41d90c:	ldr	x1, [sp, #104]
  41d910:	str	x1, [x0, #24]
  41d914:	ldr	x0, [sp, #40]
  41d918:	ldr	x0, [x0, #24]
  41d91c:	ldr	x1, [sp, #104]
  41d920:	str	x1, [x0]
  41d924:	b	41dcd4 <ferror@plt+0x19cc4>
  41d928:	ldr	x0, [sp, #32]
  41d92c:	bl	428d58 <ferror@plt+0x24d48>
  41d930:	str	x0, [sp, #120]
  41d934:	ldr	x0, [sp, #40]
  41d938:	ldr	x0, [x0, #24]
  41d93c:	mov	x2, x0
  41d940:	mov	w1, #0x5                   	// #5
  41d944:	ldr	x0, [sp, #56]
  41d948:	bl	41d468 <ferror@plt+0x19458>
  41d94c:	str	x0, [sp, #128]
  41d950:	ldr	x0, [sp, #128]
  41d954:	ldr	w0, [x0, #24]
  41d958:	cmp	w0, #0x0
  41d95c:	b.ne	41d990 <ferror@plt+0x19980>  // b.any
  41d960:	ldr	x0, [sp, #40]
  41d964:	ldr	x0, [x0, #24]
  41d968:	ldr	x1, [x0]
  41d96c:	ldr	x0, [sp, #128]
  41d970:	str	x1, [x0, #16]
  41d974:	mov	x1, #0x8                   	// #8
  41d978:	mov	x0, #0x2                   	// #2
  41d97c:	bl	418798 <ferror@plt+0x14788>
  41d980:	mov	x1, x0
  41d984:	ldr	x0, [sp, #128]
  41d988:	str	x1, [x0, #32]
  41d98c:	b	41d9c4 <ferror@plt+0x199b4>
  41d990:	ldr	x0, [sp, #128]
  41d994:	ldr	x3, [x0, #32]
  41d998:	ldr	x0, [sp, #128]
  41d99c:	ldr	w0, [x0, #24]
  41d9a0:	add	w0, w0, #0x2
  41d9a4:	sxtw	x0, w0
  41d9a8:	mov	x2, #0x8                   	// #8
  41d9ac:	mov	x1, x0
  41d9b0:	mov	x0, x3
  41d9b4:	bl	4188a8 <ferror@plt+0x14898>
  41d9b8:	mov	x1, x0
  41d9bc:	ldr	x0, [sp, #128]
  41d9c0:	str	x1, [x0, #32]
  41d9c4:	ldr	x0, [sp, #128]
  41d9c8:	ldr	x1, [x0, #32]
  41d9cc:	ldr	x0, [sp, #128]
  41d9d0:	ldr	w0, [x0, #24]
  41d9d4:	sxtw	x0, w0
  41d9d8:	lsl	x0, x0, #3
  41d9dc:	add	x0, x1, x0
  41d9e0:	ldr	x1, [sp, #120]
  41d9e4:	str	x1, [x0]
  41d9e8:	ldr	x0, [sp, #128]
  41d9ec:	ldr	x1, [x0, #32]
  41d9f0:	ldr	x0, [sp, #128]
  41d9f4:	ldr	w0, [x0, #24]
  41d9f8:	sxtw	x0, w0
  41d9fc:	add	x0, x0, #0x1
  41da00:	lsl	x0, x0, #3
  41da04:	add	x0, x1, x0
  41da08:	str	xzr, [x0]
  41da0c:	ldr	x0, [sp, #128]
  41da10:	ldr	w0, [x0, #24]
  41da14:	add	w1, w0, #0x1
  41da18:	ldr	x0, [sp, #128]
  41da1c:	str	w1, [x0, #24]
  41da20:	ldr	x0, [sp, #40]
  41da24:	ldr	x0, [x0, #24]
  41da28:	ldr	x1, [sp, #128]
  41da2c:	ldr	x1, [x1, #32]
  41da30:	str	x1, [x0]
  41da34:	b	41dcd4 <ferror@plt+0x19cc4>
  41da38:	add	x0, sp, #0x54
  41da3c:	ldr	x3, [sp, #16]
  41da40:	mov	x2, x0
  41da44:	ldr	x1, [sp, #32]
  41da48:	ldr	x0, [sp, #24]
  41da4c:	bl	41d1c8 <ferror@plt+0x191b8>
  41da50:	cmp	w0, #0x0
  41da54:	b.ne	41da60 <ferror@plt+0x19a50>  // b.any
  41da58:	mov	w0, #0x0                   	// #0
  41da5c:	b	41dcd8 <ferror@plt+0x19cc8>
  41da60:	ldr	x0, [sp, #40]
  41da64:	ldr	x0, [x0, #24]
  41da68:	mov	x2, x0
  41da6c:	mov	w1, #0x2                   	// #2
  41da70:	ldr	x0, [sp, #56]
  41da74:	bl	41d468 <ferror@plt+0x19458>
  41da78:	str	x0, [sp, #128]
  41da7c:	ldr	x0, [sp, #40]
  41da80:	ldr	x0, [x0, #24]
  41da84:	ldr	w1, [x0]
  41da88:	ldr	x0, [sp, #128]
  41da8c:	str	w1, [x0, #16]
  41da90:	ldr	x0, [sp, #40]
  41da94:	ldr	x0, [x0, #24]
  41da98:	ldr	w1, [sp, #84]
  41da9c:	str	w1, [x0]
  41daa0:	b	41dcd4 <ferror@plt+0x19cc4>
  41daa4:	ldr	x0, [sp, #32]
  41daa8:	cmp	x0, #0x0
  41daac:	b.ne	41dacc <ferror@plt+0x19abc>  // b.any
  41dab0:	ldr	x0, [sp, #40]
  41dab4:	ldr	w0, [x0, #12]
  41dab8:	and	w0, w0, #0x20
  41dabc:	cmp	w0, #0x0
  41dac0:	b.eq	41dacc <ferror@plt+0x19abc>  // b.none
  41dac4:	str	xzr, [sp, #136]
  41dac8:	b	41db28 <ferror@plt+0x19b18>
  41dacc:	ldr	x0, [sp, #40]
  41dad0:	ldr	w0, [x0, #12]
  41dad4:	and	w0, w0, #0x8
  41dad8:	cmp	w0, #0x0
  41dadc:	b.eq	41dae8 <ferror@plt+0x19ad8>  // b.none
  41dae0:	str	xzr, [sp, #136]
  41dae4:	b	41db28 <ferror@plt+0x19b18>
  41dae8:	ldr	x0, [sp, #40]
  41daec:	ldr	w0, [x0, #12]
  41daf0:	and	w0, w0, #0x10
  41daf4:	cmp	w0, #0x0
  41daf8:	b.eq	41db0c <ferror@plt+0x19afc>  // b.none
  41dafc:	ldr	x0, [sp, #32]
  41db00:	bl	428d58 <ferror@plt+0x24d48>
  41db04:	str	x0, [sp, #136]
  41db08:	b	41db28 <ferror@plt+0x19b18>
  41db0c:	ldr	x4, [sp, #16]
  41db10:	mov	x3, #0x0                   	// #0
  41db14:	mov	x2, #0x0                   	// #0
  41db18:	mov	x1, #0xffffffffffffffff    	// #-1
  41db1c:	ldr	x0, [sp, #32]
  41db20:	bl	44a220 <ferror@plt+0x46210>
  41db24:	str	x0, [sp, #136]
  41db28:	ldr	x0, [sp, #40]
  41db2c:	ldr	w1, [x0, #12]
  41db30:	mov	w0, #0x28                  	// #40
  41db34:	and	w0, w1, w0
  41db38:	cmp	w0, #0x0
  41db3c:	b.ne	41db54 <ferror@plt+0x19b44>  // b.any
  41db40:	ldr	x0, [sp, #136]
  41db44:	cmp	x0, #0x0
  41db48:	b.ne	41db54 <ferror@plt+0x19b44>  // b.any
  41db4c:	mov	w0, #0x0                   	// #0
  41db50:	b	41dcd8 <ferror@plt+0x19cc8>
  41db54:	ldr	x0, [sp, #40]
  41db58:	ldr	x0, [x0, #24]
  41db5c:	mov	x4, x0
  41db60:	ldr	x0, [sp, #48]
  41db64:	ldr	x0, [x0, #32]
  41db68:	ldr	x3, [sp, #16]
  41db6c:	mov	x2, x0
  41db70:	ldr	x1, [sp, #136]
  41db74:	ldr	x0, [sp, #24]
  41db78:	blr	x4
  41db7c:	str	w0, [sp, #100]
  41db80:	ldr	w0, [sp, #100]
  41db84:	cmp	w0, #0x0
  41db88:	b.ne	41dbc8 <ferror@plt+0x19bb8>  // b.any
  41db8c:	ldr	x0, [sp, #16]
  41db90:	cmp	x0, #0x0
  41db94:	b.eq	41dbc8 <ferror@plt+0x19bb8>  // b.none
  41db98:	ldr	x0, [sp, #16]
  41db9c:	ldr	x0, [x0]
  41dba0:	cmp	x0, #0x0
  41dba4:	b.ne	41dbc8 <ferror@plt+0x19bb8>  // b.any
  41dba8:	bl	41b900 <ferror@plt+0x178f0>
  41dbac:	mov	w1, w0
  41dbb0:	ldr	x4, [sp, #24]
  41dbb4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41dbb8:	add	x3, x0, #0xc70
  41dbbc:	mov	w2, #0x2                   	// #2
  41dbc0:	ldr	x0, [sp, #16]
  41dbc4:	bl	40bfd4 <ferror@plt+0x7fc4>
  41dbc8:	ldr	x0, [sp, #136]
  41dbcc:	bl	4185e0 <ferror@plt+0x145d0>
  41dbd0:	ldr	w0, [sp, #100]
  41dbd4:	b	41dcd8 <ferror@plt+0x19cc8>
  41dbd8:	add	x0, sp, #0x48
  41dbdc:	ldr	x3, [sp, #16]
  41dbe0:	mov	x2, x0
  41dbe4:	ldr	x1, [sp, #32]
  41dbe8:	ldr	x0, [sp, #24]
  41dbec:	bl	41d2bc <ferror@plt+0x192ac>
  41dbf0:	cmp	w0, #0x0
  41dbf4:	b.ne	41dc00 <ferror@plt+0x19bf0>  // b.any
  41dbf8:	mov	w0, #0x0                   	// #0
  41dbfc:	b	41dcd8 <ferror@plt+0x19cc8>
  41dc00:	ldr	x0, [sp, #40]
  41dc04:	ldr	x0, [x0, #24]
  41dc08:	mov	x2, x0
  41dc0c:	mov	w1, #0x7                   	// #7
  41dc10:	ldr	x0, [sp, #56]
  41dc14:	bl	41d468 <ferror@plt+0x19458>
  41dc18:	str	x0, [sp, #128]
  41dc1c:	ldr	x0, [sp, #40]
  41dc20:	ldr	x0, [x0, #24]
  41dc24:	ldr	d0, [x0]
  41dc28:	ldr	x0, [sp, #128]
  41dc2c:	str	d0, [x0, #16]
  41dc30:	ldr	x0, [sp, #40]
  41dc34:	ldr	x0, [x0, #24]
  41dc38:	ldr	d0, [sp, #72]
  41dc3c:	str	d0, [x0]
  41dc40:	b	41dcd4 <ferror@plt+0x19cc4>
  41dc44:	add	x0, sp, #0x40
  41dc48:	ldr	x3, [sp, #16]
  41dc4c:	mov	x2, x0
  41dc50:	ldr	x1, [sp, #32]
  41dc54:	ldr	x0, [sp, #24]
  41dc58:	bl	41d390 <ferror@plt+0x19380>
  41dc5c:	cmp	w0, #0x0
  41dc60:	b.ne	41dc6c <ferror@plt+0x19c5c>  // b.any
  41dc64:	mov	w0, #0x0                   	// #0
  41dc68:	b	41dcd8 <ferror@plt+0x19cc8>
  41dc6c:	ldr	x0, [sp, #40]
  41dc70:	ldr	x0, [x0, #24]
  41dc74:	mov	x2, x0
  41dc78:	mov	w1, #0x8                   	// #8
  41dc7c:	ldr	x0, [sp, #56]
  41dc80:	bl	41d468 <ferror@plt+0x19458>
  41dc84:	str	x0, [sp, #128]
  41dc88:	ldr	x0, [sp, #40]
  41dc8c:	ldr	x0, [x0, #24]
  41dc90:	ldr	x1, [x0]
  41dc94:	ldr	x0, [sp, #128]
  41dc98:	str	x1, [x0, #16]
  41dc9c:	ldr	x0, [sp, #40]
  41dca0:	ldr	x0, [x0, #24]
  41dca4:	ldr	x1, [sp, #64]
  41dca8:	str	x1, [x0]
  41dcac:	b	41dcd4 <ferror@plt+0x19cc4>
  41dcb0:	mov	x4, #0x0                   	// #0
  41dcb4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  41dcb8:	add	x3, x0, #0x8
  41dcbc:	mov	w2, #0x548                 	// #1352
  41dcc0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41dcc4:	add	x1, x0, #0xc60
  41dcc8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41dccc:	add	x0, x0, #0x910
  41dcd0:	bl	4319d8 <ferror@plt+0x2d9c8>
  41dcd4:	mov	w0, #0x1                   	// #1
  41dcd8:	ldp	x29, x30, [sp], #144
  41dcdc:	ret
  41dce0:	stp	x29, x30, [sp, #-112]!
  41dce4:	mov	x29, sp
  41dce8:	str	x0, [sp, #72]
  41dcec:	str	x1, [sp, #64]
  41dcf0:	str	w2, [sp, #60]
  41dcf4:	str	x3, [sp, #48]
  41dcf8:	strb	w4, [sp, #59]
  41dcfc:	str	x5, [sp, #40]
  41dd00:	str	x6, [sp, #32]
  41dd04:	str	x7, [sp, #24]
  41dd08:	str	wzr, [sp, #108]
  41dd0c:	b	41e0cc <ferror@plt+0x1a0bc>
  41dd10:	ldr	x0, [sp, #64]
  41dd14:	ldr	x2, [x0, #64]
  41dd18:	ldrsw	x1, [sp, #108]
  41dd1c:	mov	x0, x1
  41dd20:	lsl	x0, x0, #1
  41dd24:	add	x0, x0, x1
  41dd28:	lsl	x0, x0, #4
  41dd2c:	add	x0, x2, x0
  41dd30:	ldrb	w0, [x0, #8]
  41dd34:	ldrb	w1, [sp, #59]
  41dd38:	cmp	w1, w0
  41dd3c:	b.ne	41e0c0 <ferror@plt+0x1a0b0>  // b.any
  41dd40:	str	xzr, [sp, #96]
  41dd44:	ldr	x0, [sp, #64]
  41dd48:	ldr	x2, [x0, #64]
  41dd4c:	ldrsw	x1, [sp, #108]
  41dd50:	mov	x0, x1
  41dd54:	lsl	x0, x0, #1
  41dd58:	add	x0, x0, x1
  41dd5c:	lsl	x0, x0, #4
  41dd60:	add	x0, x2, x0
  41dd64:	ldrb	w0, [x0, #8]
  41dd68:	mov	w1, w0
  41dd6c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41dd70:	add	x0, x0, #0xc88
  41dd74:	bl	428f94 <ferror@plt+0x24f84>
  41dd78:	str	x0, [sp, #88]
  41dd7c:	ldr	x0, [sp, #64]
  41dd80:	ldr	x2, [x0, #64]
  41dd84:	ldrsw	x1, [sp, #108]
  41dd88:	mov	x0, x1
  41dd8c:	lsl	x0, x0, #1
  41dd90:	add	x0, x0, x1
  41dd94:	lsl	x0, x0, #4
  41dd98:	add	x0, x2, x0
  41dd9c:	ldr	w0, [x0, #16]
  41dda0:	cmp	w0, #0x0
  41dda4:	b.eq	41de04 <ferror@plt+0x19df4>  // b.none
  41dda8:	ldr	x0, [sp, #64]
  41ddac:	ldr	x2, [x0, #64]
  41ddb0:	ldrsw	x1, [sp, #108]
  41ddb4:	mov	x0, x1
  41ddb8:	lsl	x0, x0, #1
  41ddbc:	add	x0, x0, x1
  41ddc0:	lsl	x0, x0, #4
  41ddc4:	add	x0, x2, x0
  41ddc8:	ldr	w0, [x0, #16]
  41ddcc:	cmp	w0, #0x3
  41ddd0:	b.ne	41de0c <ferror@plt+0x19dfc>  // b.any
  41ddd4:	ldr	x0, [sp, #64]
  41ddd8:	ldr	x2, [x0, #64]
  41dddc:	ldrsw	x1, [sp, #108]
  41dde0:	mov	x0, x1
  41dde4:	lsl	x0, x0, #1
  41dde8:	add	x0, x0, x1
  41ddec:	lsl	x0, x0, #4
  41ddf0:	add	x0, x2, x0
  41ddf4:	ldr	w0, [x0, #12]
  41ddf8:	and	w0, w0, #0x8
  41ddfc:	cmp	w0, #0x0
  41de00:	b.eq	41de0c <ferror@plt+0x19dfc>  // b.none
  41de04:	str	xzr, [sp, #96]
  41de08:	b	41e058 <ferror@plt+0x1a048>
  41de0c:	ldr	x0, [sp, #48]
  41de10:	ldr	w0, [x0]
  41de14:	ldr	w1, [sp, #60]
  41de18:	cmp	w1, w0
  41de1c:	b.ge	41de50 <ferror@plt+0x19e40>  // b.tcont
  41de20:	bl	41b900 <ferror@plt+0x178f0>
  41de24:	mov	w1, w0
  41de28:	ldr	x4, [sp, #88]
  41de2c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41de30:	add	x3, x0, #0xc70
  41de34:	mov	w2, #0x2                   	// #2
  41de38:	ldr	x0, [sp, #24]
  41de3c:	bl	40bfd4 <ferror@plt+0x7fc4>
  41de40:	ldr	x0, [sp, #88]
  41de44:	bl	4185e0 <ferror@plt+0x145d0>
  41de48:	mov	w0, #0x0                   	// #0
  41de4c:	b	41e0e4 <ferror@plt+0x1a0d4>
  41de50:	ldr	x0, [sp, #40]
  41de54:	ldr	w0, [x0]
  41de58:	sub	w0, w0, #0x1
  41de5c:	ldr	w1, [sp, #60]
  41de60:	cmp	w1, w0
  41de64:	b.ge	41dfac <ferror@plt+0x19f9c>  // b.tcont
  41de68:	ldr	x0, [sp, #64]
  41de6c:	ldr	x2, [x0, #64]
  41de70:	ldrsw	x1, [sp, #108]
  41de74:	mov	x0, x1
  41de78:	lsl	x0, x0, #1
  41de7c:	add	x0, x0, x1
  41de80:	lsl	x0, x0, #4
  41de84:	add	x0, x2, x0
  41de88:	ldr	w0, [x0, #16]
  41de8c:	cmp	w0, #0x3
  41de90:	b.ne	41dec4 <ferror@plt+0x19eb4>  // b.any
  41de94:	ldr	x0, [sp, #64]
  41de98:	ldr	x2, [x0, #64]
  41de9c:	ldrsw	x1, [sp, #108]
  41dea0:	mov	x0, x1
  41dea4:	lsl	x0, x0, #1
  41dea8:	add	x0, x0, x1
  41deac:	lsl	x0, x0, #4
  41deb0:	add	x0, x2, x0
  41deb4:	ldr	w0, [x0, #12]
  41deb8:	and	w0, w0, #0x20
  41debc:	cmp	w0, #0x0
  41dec0:	b.ne	41df20 <ferror@plt+0x19f10>  // b.any
  41dec4:	ldr	x0, [sp, #32]
  41dec8:	ldr	x1, [x0]
  41decc:	ldrsw	x0, [sp, #60]
  41ded0:	add	x0, x0, #0x1
  41ded4:	lsl	x0, x0, #3
  41ded8:	add	x0, x1, x0
  41dedc:	ldr	x0, [x0]
  41dee0:	str	x0, [sp, #96]
  41dee4:	ldr	x0, [sp, #32]
  41dee8:	ldr	x1, [x0]
  41deec:	ldrsw	x0, [sp, #60]
  41def0:	add	x0, x0, #0x1
  41def4:	lsl	x0, x0, #3
  41def8:	add	x0, x1, x0
  41defc:	mov	x2, #0x0                   	// #0
  41df00:	mov	x1, x0
  41df04:	ldr	x0, [sp, #72]
  41df08:	bl	41d520 <ferror@plt+0x19510>
  41df0c:	ldr	w0, [sp, #60]
  41df10:	add	w1, w0, #0x1
  41df14:	ldr	x0, [sp, #48]
  41df18:	str	w1, [x0]
  41df1c:	b	41e058 <ferror@plt+0x1a048>
  41df20:	ldr	x0, [sp, #32]
  41df24:	ldr	x1, [x0]
  41df28:	ldrsw	x0, [sp, #60]
  41df2c:	add	x0, x0, #0x1
  41df30:	lsl	x0, x0, #3
  41df34:	add	x0, x1, x0
  41df38:	ldr	x0, [x0]
  41df3c:	ldrb	w0, [x0]
  41df40:	cmp	w0, #0x2d
  41df44:	b.ne	41df50 <ferror@plt+0x19f40>  // b.any
  41df48:	str	xzr, [sp, #96]
  41df4c:	b	41e058 <ferror@plt+0x1a048>
  41df50:	ldr	x0, [sp, #32]
  41df54:	ldr	x1, [x0]
  41df58:	ldrsw	x0, [sp, #60]
  41df5c:	add	x0, x0, #0x1
  41df60:	lsl	x0, x0, #3
  41df64:	add	x0, x1, x0
  41df68:	ldr	x0, [x0]
  41df6c:	str	x0, [sp, #96]
  41df70:	ldr	x0, [sp, #32]
  41df74:	ldr	x1, [x0]
  41df78:	ldrsw	x0, [sp, #60]
  41df7c:	add	x0, x0, #0x1
  41df80:	lsl	x0, x0, #3
  41df84:	add	x0, x1, x0
  41df88:	mov	x2, #0x0                   	// #0
  41df8c:	mov	x1, x0
  41df90:	ldr	x0, [sp, #72]
  41df94:	bl	41d520 <ferror@plt+0x19510>
  41df98:	ldr	w0, [sp, #60]
  41df9c:	add	w1, w0, #0x1
  41dfa0:	ldr	x0, [sp, #48]
  41dfa4:	str	w1, [x0]
  41dfa8:	b	41e058 <ferror@plt+0x1a048>
  41dfac:	ldr	x0, [sp, #40]
  41dfb0:	ldr	w0, [x0]
  41dfb4:	sub	w0, w0, #0x1
  41dfb8:	ldr	w1, [sp, #60]
  41dfbc:	cmp	w1, w0
  41dfc0:	b.lt	41e028 <ferror@plt+0x1a018>  // b.tstop
  41dfc4:	ldr	x0, [sp, #64]
  41dfc8:	ldr	x2, [x0, #64]
  41dfcc:	ldrsw	x1, [sp, #108]
  41dfd0:	mov	x0, x1
  41dfd4:	lsl	x0, x0, #1
  41dfd8:	add	x0, x0, x1
  41dfdc:	lsl	x0, x0, #4
  41dfe0:	add	x0, x2, x0
  41dfe4:	ldr	w0, [x0, #16]
  41dfe8:	cmp	w0, #0x3
  41dfec:	b.ne	41e028 <ferror@plt+0x1a018>  // b.any
  41dff0:	ldr	x0, [sp, #64]
  41dff4:	ldr	x2, [x0, #64]
  41dff8:	ldrsw	x1, [sp, #108]
  41dffc:	mov	x0, x1
  41e000:	lsl	x0, x0, #1
  41e004:	add	x0, x0, x1
  41e008:	lsl	x0, x0, #4
  41e00c:	add	x0, x2, x0
  41e010:	ldr	w0, [x0, #12]
  41e014:	and	w0, w0, #0x20
  41e018:	cmp	w0, #0x0
  41e01c:	b.eq	41e028 <ferror@plt+0x1a018>  // b.none
  41e020:	str	xzr, [sp, #96]
  41e024:	b	41e058 <ferror@plt+0x1a048>
  41e028:	bl	41b900 <ferror@plt+0x178f0>
  41e02c:	mov	w1, w0
  41e030:	ldr	x4, [sp, #88]
  41e034:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41e038:	add	x3, x0, #0xc90
  41e03c:	mov	w2, #0x1                   	// #1
  41e040:	ldr	x0, [sp, #24]
  41e044:	bl	40bfd4 <ferror@plt+0x7fc4>
  41e048:	ldr	x0, [sp, #88]
  41e04c:	bl	4185e0 <ferror@plt+0x145d0>
  41e050:	mov	w0, #0x0                   	// #0
  41e054:	b	41e0e4 <ferror@plt+0x1a0d4>
  41e058:	ldr	x0, [sp, #64]
  41e05c:	ldr	x2, [x0, #64]
  41e060:	ldrsw	x1, [sp, #108]
  41e064:	mov	x0, x1
  41e068:	lsl	x0, x0, #1
  41e06c:	add	x0, x0, x1
  41e070:	lsl	x0, x0, #4
  41e074:	add	x0, x2, x0
  41e078:	ldr	x5, [sp, #24]
  41e07c:	ldr	x4, [sp, #88]
  41e080:	ldr	x3, [sp, #96]
  41e084:	mov	x2, x0
  41e088:	ldr	x1, [sp, #64]
  41e08c:	ldr	x0, [sp, #72]
  41e090:	bl	41d584 <ferror@plt+0x19574>
  41e094:	cmp	w0, #0x0
  41e098:	b.ne	41e0ac <ferror@plt+0x1a09c>  // b.any
  41e09c:	ldr	x0, [sp, #88]
  41e0a0:	bl	4185e0 <ferror@plt+0x145d0>
  41e0a4:	mov	w0, #0x0                   	// #0
  41e0a8:	b	41e0e4 <ferror@plt+0x1a0d4>
  41e0ac:	ldr	x0, [sp, #88]
  41e0b0:	bl	4185e0 <ferror@plt+0x145d0>
  41e0b4:	ldr	x0, [sp, #112]
  41e0b8:	mov	w1, #0x1                   	// #1
  41e0bc:	str	w1, [x0]
  41e0c0:	ldr	w0, [sp, #108]
  41e0c4:	add	w0, w0, #0x1
  41e0c8:	str	w0, [sp, #108]
  41e0cc:	ldr	x0, [sp, #64]
  41e0d0:	ldr	w0, [x0, #72]
  41e0d4:	ldr	w1, [sp, #108]
  41e0d8:	cmp	w1, w0
  41e0dc:	b.lt	41dd10 <ferror@plt+0x19d00>  // b.tstop
  41e0e0:	mov	w0, #0x1                   	// #1
  41e0e4:	ldp	x29, x30, [sp], #112
  41e0e8:	ret
  41e0ec:	stp	x29, x30, [sp, #-128]!
  41e0f0:	mov	x29, sp
  41e0f4:	str	x0, [sp, #72]
  41e0f8:	str	x1, [sp, #64]
  41e0fc:	str	x2, [sp, #56]
  41e100:	str	x3, [sp, #48]
  41e104:	str	w4, [sp, #44]
  41e108:	str	x5, [sp, #32]
  41e10c:	str	x6, [sp, #24]
  41e110:	str	x7, [sp, #16]
  41e114:	str	wzr, [sp, #124]
  41e118:	b	41e798 <ferror@plt+0x1a788>
  41e11c:	ldr	x0, [sp, #56]
  41e120:	ldr	w1, [x0]
  41e124:	ldr	x0, [sp, #32]
  41e128:	ldr	w0, [x0]
  41e12c:	cmp	w1, w0
  41e130:	b.lt	41e13c <ferror@plt+0x1a12c>  // b.tstop
  41e134:	mov	w0, #0x1                   	// #1
  41e138:	b	41e7b0 <ferror@plt+0x1a7a0>
  41e13c:	ldr	w0, [sp, #44]
  41e140:	cmp	w0, #0x0
  41e144:	b.eq	41e178 <ferror@plt+0x1a168>  // b.none
  41e148:	ldr	x0, [sp, #64]
  41e14c:	ldr	x2, [x0, #64]
  41e150:	ldrsw	x1, [sp, #124]
  41e154:	mov	x0, x1
  41e158:	lsl	x0, x0, #1
  41e15c:	add	x0, x0, x1
  41e160:	lsl	x0, x0, #4
  41e164:	add	x0, x2, x0
  41e168:	ldr	w0, [x0, #12]
  41e16c:	and	w0, w0, #0x40
  41e170:	cmp	w0, #0x0
  41e174:	b.ne	41e788 <ferror@plt+0x1a778>  // b.any
  41e178:	ldr	x0, [sp, #64]
  41e17c:	ldr	x2, [x0, #64]
  41e180:	ldrsw	x1, [sp, #124]
  41e184:	mov	x0, x1
  41e188:	lsl	x0, x0, #1
  41e18c:	add	x0, x0, x1
  41e190:	lsl	x0, x0, #4
  41e194:	add	x0, x2, x0
  41e198:	ldr	w0, [x0, #16]
  41e19c:	cmp	w0, #0x0
  41e1a0:	b.eq	41e200 <ferror@plt+0x1a1f0>  // b.none
  41e1a4:	ldr	x0, [sp, #64]
  41e1a8:	ldr	x2, [x0, #64]
  41e1ac:	ldrsw	x1, [sp, #124]
  41e1b0:	mov	x0, x1
  41e1b4:	lsl	x0, x0, #1
  41e1b8:	add	x0, x0, x1
  41e1bc:	lsl	x0, x0, #4
  41e1c0:	add	x0, x2, x0
  41e1c4:	ldr	w0, [x0, #16]
  41e1c8:	cmp	w0, #0x3
  41e1cc:	b.ne	41e2fc <ferror@plt+0x1a2ec>  // b.any
  41e1d0:	ldr	x0, [sp, #64]
  41e1d4:	ldr	x2, [x0, #64]
  41e1d8:	ldrsw	x1, [sp, #124]
  41e1dc:	mov	x0, x1
  41e1e0:	lsl	x0, x0, #1
  41e1e4:	add	x0, x0, x1
  41e1e8:	lsl	x0, x0, #4
  41e1ec:	add	x0, x2, x0
  41e1f0:	ldr	w0, [x0, #12]
  41e1f4:	and	w0, w0, #0x8
  41e1f8:	cmp	w0, #0x0
  41e1fc:	b.eq	41e2fc <ferror@plt+0x1a2ec>  // b.none
  41e200:	ldr	x0, [sp, #64]
  41e204:	ldr	x2, [x0, #64]
  41e208:	ldrsw	x1, [sp, #124]
  41e20c:	mov	x0, x1
  41e210:	lsl	x0, x0, #1
  41e214:	add	x0, x0, x1
  41e218:	lsl	x0, x0, #4
  41e21c:	add	x0, x2, x0
  41e220:	ldr	x0, [x0]
  41e224:	mov	x1, x0
  41e228:	ldr	x0, [sp, #48]
  41e22c:	bl	403b30 <strcmp@plt>
  41e230:	cmp	w0, #0x0
  41e234:	b.ne	41e2fc <ferror@plt+0x1a2ec>  // b.any
  41e238:	ldr	x0, [sp, #64]
  41e23c:	ldr	x2, [x0, #64]
  41e240:	ldrsw	x1, [sp, #124]
  41e244:	mov	x0, x1
  41e248:	lsl	x0, x0, #1
  41e24c:	add	x0, x0, x1
  41e250:	lsl	x0, x0, #4
  41e254:	add	x0, x2, x0
  41e258:	ldr	x0, [x0]
  41e25c:	mov	x2, #0x0                   	// #0
  41e260:	mov	x1, x0
  41e264:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41e268:	add	x0, x0, #0xca8
  41e26c:	bl	42903c <ferror@plt+0x2502c>
  41e270:	str	x0, [sp, #104]
  41e274:	ldr	x0, [sp, #64]
  41e278:	ldr	x2, [x0, #64]
  41e27c:	ldrsw	x1, [sp, #124]
  41e280:	mov	x0, x1
  41e284:	lsl	x0, x0, #1
  41e288:	add	x0, x0, x1
  41e28c:	lsl	x0, x0, #4
  41e290:	add	x0, x2, x0
  41e294:	ldr	x5, [sp, #16]
  41e298:	ldr	x4, [sp, #104]
  41e29c:	mov	x3, #0x0                   	// #0
  41e2a0:	mov	x2, x0
  41e2a4:	ldr	x1, [sp, #64]
  41e2a8:	ldr	x0, [sp, #72]
  41e2ac:	bl	41d584 <ferror@plt+0x19574>
  41e2b0:	str	w0, [sp, #100]
  41e2b4:	ldr	x0, [sp, #104]
  41e2b8:	bl	4185e0 <ferror@plt+0x145d0>
  41e2bc:	ldr	x0, [sp, #24]
  41e2c0:	ldr	x1, [x0]
  41e2c4:	ldr	x0, [sp, #56]
  41e2c8:	ldr	w0, [x0]
  41e2cc:	sxtw	x0, w0
  41e2d0:	lsl	x0, x0, #3
  41e2d4:	add	x0, x1, x0
  41e2d8:	mov	x2, #0x0                   	// #0
  41e2dc:	mov	x1, x0
  41e2e0:	ldr	x0, [sp, #72]
  41e2e4:	bl	41d520 <ferror@plt+0x19510>
  41e2e8:	ldr	x0, [sp, #128]
  41e2ec:	mov	w1, #0x1                   	// #1
  41e2f0:	str	w1, [x0]
  41e2f4:	ldr	w0, [sp, #100]
  41e2f8:	b	41e7b0 <ferror@plt+0x1a7a0>
  41e2fc:	ldr	x0, [sp, #64]
  41e300:	ldr	x2, [x0, #64]
  41e304:	ldrsw	x1, [sp, #124]
  41e308:	mov	x0, x1
  41e30c:	lsl	x0, x0, #1
  41e310:	add	x0, x0, x1
  41e314:	lsl	x0, x0, #4
  41e318:	add	x0, x2, x0
  41e31c:	ldr	x0, [x0]
  41e320:	bl	403530 <strlen@plt>
  41e324:	str	w0, [sp, #96]
  41e328:	ldr	x0, [sp, #64]
  41e32c:	ldr	x2, [x0, #64]
  41e330:	ldrsw	x1, [sp, #124]
  41e334:	mov	x0, x1
  41e338:	lsl	x0, x0, #1
  41e33c:	add	x0, x0, x1
  41e340:	lsl	x0, x0, #4
  41e344:	add	x0, x2, x0
  41e348:	ldr	x0, [x0]
  41e34c:	ldrsw	x1, [sp, #96]
  41e350:	mov	x2, x1
  41e354:	mov	x1, x0
  41e358:	ldr	x0, [sp, #48]
  41e35c:	bl	403890 <strncmp@plt>
  41e360:	cmp	w0, #0x0
  41e364:	b.ne	41e78c <ferror@plt+0x1a77c>  // b.any
  41e368:	ldrsw	x0, [sp, #96]
  41e36c:	ldr	x1, [sp, #48]
  41e370:	add	x0, x1, x0
  41e374:	ldrb	w0, [x0]
  41e378:	cmp	w0, #0x3d
  41e37c:	b.eq	41e398 <ferror@plt+0x1a388>  // b.none
  41e380:	ldrsw	x0, [sp, #96]
  41e384:	ldr	x1, [sp, #48]
  41e388:	add	x0, x1, x0
  41e38c:	ldrb	w0, [x0]
  41e390:	cmp	w0, #0x0
  41e394:	b.ne	41e78c <ferror@plt+0x1a77c>  // b.any
  41e398:	str	xzr, [sp, #112]
  41e39c:	ldr	x0, [sp, #24]
  41e3a0:	ldr	x1, [x0]
  41e3a4:	ldr	x0, [sp, #56]
  41e3a8:	ldr	w0, [x0]
  41e3ac:	sxtw	x0, w0
  41e3b0:	lsl	x0, x0, #3
  41e3b4:	add	x0, x1, x0
  41e3b8:	mov	x2, #0x0                   	// #0
  41e3bc:	mov	x1, x0
  41e3c0:	ldr	x0, [sp, #72]
  41e3c4:	bl	41d520 <ferror@plt+0x19510>
  41e3c8:	ldr	x0, [sp, #64]
  41e3cc:	ldr	x2, [x0, #64]
  41e3d0:	ldrsw	x1, [sp, #124]
  41e3d4:	mov	x0, x1
  41e3d8:	lsl	x0, x0, #1
  41e3dc:	add	x0, x0, x1
  41e3e0:	lsl	x0, x0, #4
  41e3e4:	add	x0, x2, x0
  41e3e8:	ldr	x0, [x0]
  41e3ec:	mov	x2, #0x0                   	// #0
  41e3f0:	mov	x1, x0
  41e3f4:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41e3f8:	add	x0, x0, #0xca8
  41e3fc:	bl	42903c <ferror@plt+0x2502c>
  41e400:	str	x0, [sp, #88]
  41e404:	ldrsw	x0, [sp, #96]
  41e408:	ldr	x1, [sp, #48]
  41e40c:	add	x0, x1, x0
  41e410:	ldrb	w0, [x0]
  41e414:	cmp	w0, #0x3d
  41e418:	b.ne	41e434 <ferror@plt+0x1a424>  // b.any
  41e41c:	ldrsw	x0, [sp, #96]
  41e420:	add	x0, x0, #0x1
  41e424:	ldr	x1, [sp, #48]
  41e428:	add	x0, x1, x0
  41e42c:	str	x0, [sp, #112]
  41e430:	b	41e71c <ferror@plt+0x1a70c>
  41e434:	ldr	x0, [sp, #56]
  41e438:	ldr	w1, [x0]
  41e43c:	ldr	x0, [sp, #32]
  41e440:	ldr	w0, [x0]
  41e444:	sub	w0, w0, #0x1
  41e448:	cmp	w1, w0
  41e44c:	b.ge	41e618 <ferror@plt+0x1a608>  // b.tcont
  41e450:	ldr	x0, [sp, #64]
  41e454:	ldr	x2, [x0, #64]
  41e458:	ldrsw	x1, [sp, #124]
  41e45c:	mov	x0, x1
  41e460:	lsl	x0, x0, #1
  41e464:	add	x0, x0, x1
  41e468:	lsl	x0, x0, #4
  41e46c:	add	x0, x2, x0
  41e470:	ldr	w0, [x0, #16]
  41e474:	cmp	w0, #0x3
  41e478:	b.ne	41e4ac <ferror@plt+0x1a49c>  // b.any
  41e47c:	ldr	x0, [sp, #64]
  41e480:	ldr	x2, [x0, #64]
  41e484:	ldrsw	x1, [sp, #124]
  41e488:	mov	x0, x1
  41e48c:	lsl	x0, x0, #1
  41e490:	add	x0, x0, x1
  41e494:	lsl	x0, x0, #4
  41e498:	add	x0, x2, x0
  41e49c:	ldr	w0, [x0, #12]
  41e4a0:	and	w0, w0, #0x20
  41e4a4:	cmp	w0, #0x0
  41e4a8:	b.ne	41e51c <ferror@plt+0x1a50c>  // b.any
  41e4ac:	ldr	x0, [sp, #24]
  41e4b0:	ldr	x1, [x0]
  41e4b4:	ldr	x0, [sp, #56]
  41e4b8:	ldr	w0, [x0]
  41e4bc:	sxtw	x0, w0
  41e4c0:	add	x0, x0, #0x1
  41e4c4:	lsl	x0, x0, #3
  41e4c8:	add	x0, x1, x0
  41e4cc:	ldr	x0, [x0]
  41e4d0:	str	x0, [sp, #112]
  41e4d4:	ldr	x0, [sp, #24]
  41e4d8:	ldr	x1, [x0]
  41e4dc:	ldr	x0, [sp, #56]
  41e4e0:	ldr	w0, [x0]
  41e4e4:	sxtw	x0, w0
  41e4e8:	add	x0, x0, #0x1
  41e4ec:	lsl	x0, x0, #3
  41e4f0:	add	x0, x1, x0
  41e4f4:	mov	x2, #0x0                   	// #0
  41e4f8:	mov	x1, x0
  41e4fc:	ldr	x0, [sp, #72]
  41e500:	bl	41d520 <ferror@plt+0x19510>
  41e504:	ldr	x0, [sp, #56]
  41e508:	ldr	w0, [x0]
  41e50c:	add	w1, w0, #0x1
  41e510:	ldr	x0, [sp, #56]
  41e514:	str	w1, [x0]
  41e518:	b	41e71c <ferror@plt+0x1a70c>
  41e51c:	ldr	x0, [sp, #24]
  41e520:	ldr	x1, [x0]
  41e524:	ldr	x0, [sp, #56]
  41e528:	ldr	w0, [x0]
  41e52c:	sxtw	x0, w0
  41e530:	add	x0, x0, #0x1
  41e534:	lsl	x0, x0, #3
  41e538:	add	x0, x1, x0
  41e53c:	ldr	x0, [x0]
  41e540:	ldrb	w0, [x0]
  41e544:	cmp	w0, #0x2d
  41e548:	b.ne	41e5a8 <ferror@plt+0x1a598>  // b.any
  41e54c:	ldr	x0, [sp, #64]
  41e550:	ldr	x2, [x0, #64]
  41e554:	ldrsw	x1, [sp, #124]
  41e558:	mov	x0, x1
  41e55c:	lsl	x0, x0, #1
  41e560:	add	x0, x0, x1
  41e564:	lsl	x0, x0, #4
  41e568:	add	x0, x2, x0
  41e56c:	ldr	x5, [sp, #16]
  41e570:	ldr	x4, [sp, #88]
  41e574:	mov	x3, #0x0                   	// #0
  41e578:	mov	x2, x0
  41e57c:	ldr	x1, [sp, #64]
  41e580:	ldr	x0, [sp, #72]
  41e584:	bl	41d584 <ferror@plt+0x19574>
  41e588:	str	w0, [sp, #80]
  41e58c:	ldr	x0, [sp, #128]
  41e590:	mov	w1, #0x1                   	// #1
  41e594:	str	w1, [x0]
  41e598:	ldr	x0, [sp, #88]
  41e59c:	bl	4185e0 <ferror@plt+0x145d0>
  41e5a0:	ldr	w0, [sp, #80]
  41e5a4:	b	41e7b0 <ferror@plt+0x1a7a0>
  41e5a8:	ldr	x0, [sp, #24]
  41e5ac:	ldr	x1, [x0]
  41e5b0:	ldr	x0, [sp, #56]
  41e5b4:	ldr	w0, [x0]
  41e5b8:	sxtw	x0, w0
  41e5bc:	add	x0, x0, #0x1
  41e5c0:	lsl	x0, x0, #3
  41e5c4:	add	x0, x1, x0
  41e5c8:	ldr	x0, [x0]
  41e5cc:	str	x0, [sp, #112]
  41e5d0:	ldr	x0, [sp, #24]
  41e5d4:	ldr	x1, [x0]
  41e5d8:	ldr	x0, [sp, #56]
  41e5dc:	ldr	w0, [x0]
  41e5e0:	sxtw	x0, w0
  41e5e4:	add	x0, x0, #0x1
  41e5e8:	lsl	x0, x0, #3
  41e5ec:	add	x0, x1, x0
  41e5f0:	mov	x2, #0x0                   	// #0
  41e5f4:	mov	x1, x0
  41e5f8:	ldr	x0, [sp, #72]
  41e5fc:	bl	41d520 <ferror@plt+0x19510>
  41e600:	ldr	x0, [sp, #56]
  41e604:	ldr	w0, [x0]
  41e608:	add	w1, w0, #0x1
  41e60c:	ldr	x0, [sp, #56]
  41e610:	str	w1, [x0]
  41e614:	b	41e71c <ferror@plt+0x1a70c>
  41e618:	ldr	x0, [sp, #56]
  41e61c:	ldr	w1, [x0]
  41e620:	ldr	x0, [sp, #32]
  41e624:	ldr	w0, [x0]
  41e628:	sub	w0, w0, #0x1
  41e62c:	cmp	w1, w0
  41e630:	b.lt	41e6ec <ferror@plt+0x1a6dc>  // b.tstop
  41e634:	ldr	x0, [sp, #64]
  41e638:	ldr	x2, [x0, #64]
  41e63c:	ldrsw	x1, [sp, #124]
  41e640:	mov	x0, x1
  41e644:	lsl	x0, x0, #1
  41e648:	add	x0, x0, x1
  41e64c:	lsl	x0, x0, #4
  41e650:	add	x0, x2, x0
  41e654:	ldr	w0, [x0, #16]
  41e658:	cmp	w0, #0x3
  41e65c:	b.ne	41e6ec <ferror@plt+0x1a6dc>  // b.any
  41e660:	ldr	x0, [sp, #64]
  41e664:	ldr	x2, [x0, #64]
  41e668:	ldrsw	x1, [sp, #124]
  41e66c:	mov	x0, x1
  41e670:	lsl	x0, x0, #1
  41e674:	add	x0, x0, x1
  41e678:	lsl	x0, x0, #4
  41e67c:	add	x0, x2, x0
  41e680:	ldr	w0, [x0, #12]
  41e684:	and	w0, w0, #0x20
  41e688:	cmp	w0, #0x0
  41e68c:	b.eq	41e6ec <ferror@plt+0x1a6dc>  // b.none
  41e690:	ldr	x0, [sp, #64]
  41e694:	ldr	x2, [x0, #64]
  41e698:	ldrsw	x1, [sp, #124]
  41e69c:	mov	x0, x1
  41e6a0:	lsl	x0, x0, #1
  41e6a4:	add	x0, x0, x1
  41e6a8:	lsl	x0, x0, #4
  41e6ac:	add	x0, x2, x0
  41e6b0:	ldr	x5, [sp, #16]
  41e6b4:	ldr	x4, [sp, #88]
  41e6b8:	mov	x3, #0x0                   	// #0
  41e6bc:	mov	x2, x0
  41e6c0:	ldr	x1, [sp, #64]
  41e6c4:	ldr	x0, [sp, #72]
  41e6c8:	bl	41d584 <ferror@plt+0x19574>
  41e6cc:	str	w0, [sp, #84]
  41e6d0:	ldr	x0, [sp, #128]
  41e6d4:	mov	w1, #0x1                   	// #1
  41e6d8:	str	w1, [x0]
  41e6dc:	ldr	x0, [sp, #88]
  41e6e0:	bl	4185e0 <ferror@plt+0x145d0>
  41e6e4:	ldr	w0, [sp, #84]
  41e6e8:	b	41e7b0 <ferror@plt+0x1a7a0>
  41e6ec:	bl	41b900 <ferror@plt+0x178f0>
  41e6f0:	mov	w1, w0
  41e6f4:	ldr	x4, [sp, #88]
  41e6f8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41e6fc:	add	x3, x0, #0xc90
  41e700:	mov	w2, #0x1                   	// #1
  41e704:	ldr	x0, [sp, #16]
  41e708:	bl	40bfd4 <ferror@plt+0x7fc4>
  41e70c:	ldr	x0, [sp, #88]
  41e710:	bl	4185e0 <ferror@plt+0x145d0>
  41e714:	mov	w0, #0x0                   	// #0
  41e718:	b	41e7b0 <ferror@plt+0x1a7a0>
  41e71c:	ldr	x0, [sp, #64]
  41e720:	ldr	x2, [x0, #64]
  41e724:	ldrsw	x1, [sp, #124]
  41e728:	mov	x0, x1
  41e72c:	lsl	x0, x0, #1
  41e730:	add	x0, x0, x1
  41e734:	lsl	x0, x0, #4
  41e738:	add	x0, x2, x0
  41e73c:	ldr	x5, [sp, #16]
  41e740:	ldr	x4, [sp, #88]
  41e744:	ldr	x3, [sp, #112]
  41e748:	mov	x2, x0
  41e74c:	ldr	x1, [sp, #64]
  41e750:	ldr	x0, [sp, #72]
  41e754:	bl	41d584 <ferror@plt+0x19574>
  41e758:	cmp	w0, #0x0
  41e75c:	b.ne	41e770 <ferror@plt+0x1a760>  // b.any
  41e760:	ldr	x0, [sp, #88]
  41e764:	bl	4185e0 <ferror@plt+0x145d0>
  41e768:	mov	w0, #0x0                   	// #0
  41e76c:	b	41e7b0 <ferror@plt+0x1a7a0>
  41e770:	ldr	x0, [sp, #88]
  41e774:	bl	4185e0 <ferror@plt+0x145d0>
  41e778:	ldr	x0, [sp, #128]
  41e77c:	mov	w1, #0x1                   	// #1
  41e780:	str	w1, [x0]
  41e784:	b	41e78c <ferror@plt+0x1a77c>
  41e788:	nop
  41e78c:	ldr	w0, [sp, #124]
  41e790:	add	w0, w0, #0x1
  41e794:	str	w0, [sp, #124]
  41e798:	ldr	x0, [sp, #64]
  41e79c:	ldr	w0, [x0, #72]
  41e7a0:	ldr	w1, [sp, #124]
  41e7a4:	cmp	w1, w0
  41e7a8:	b.lt	41e11c <ferror@plt+0x1a10c>  // b.tstop
  41e7ac:	mov	w0, #0x1                   	// #1
  41e7b0:	ldp	x29, x30, [sp], #128
  41e7b4:	ret
  41e7b8:	stp	x29, x30, [sp, #-96]!
  41e7bc:	mov	x29, sp
  41e7c0:	str	x0, [sp, #72]
  41e7c4:	str	x1, [sp, #64]
  41e7c8:	str	x2, [sp, #56]
  41e7cc:	str	x3, [sp, #48]
  41e7d0:	str	x4, [sp, #40]
  41e7d4:	str	x5, [sp, #32]
  41e7d8:	str	x6, [sp, #24]
  41e7dc:	str	wzr, [sp, #92]
  41e7e0:	b	41e998 <ferror@plt+0x1a988>
  41e7e4:	ldr	x0, [sp, #56]
  41e7e8:	ldr	w1, [x0]
  41e7ec:	ldr	x0, [sp, #48]
  41e7f0:	ldr	w0, [x0]
  41e7f4:	cmp	w1, w0
  41e7f8:	b.lt	41e804 <ferror@plt+0x1a7f4>  // b.tstop
  41e7fc:	mov	w0, #0x1                   	// #1
  41e800:	b	41e9b0 <ferror@plt+0x1a9a0>
  41e804:	ldr	x0, [sp, #64]
  41e808:	ldr	x2, [x0, #64]
  41e80c:	ldrsw	x1, [sp, #92]
  41e810:	mov	x0, x1
  41e814:	lsl	x0, x0, #1
  41e818:	add	x0, x0, x1
  41e81c:	lsl	x0, x0, #4
  41e820:	add	x0, x2, x0
  41e824:	ldr	x0, [x0]
  41e828:	ldrb	w0, [x0]
  41e82c:	cmp	w0, #0x0
  41e830:	b.eq	41e844 <ferror@plt+0x1a834>  // b.none
  41e834:	ldr	w0, [sp, #92]
  41e838:	add	w0, w0, #0x1
  41e83c:	str	w0, [sp, #92]
  41e840:	b	41e998 <ferror@plt+0x1a988>
  41e844:	ldr	x0, [sp, #64]
  41e848:	ldr	x2, [x0, #64]
  41e84c:	ldrsw	x1, [sp, #92]
  41e850:	mov	x0, x1
  41e854:	lsl	x0, x0, #1
  41e858:	add	x0, x0, x1
  41e85c:	lsl	x0, x0, #4
  41e860:	add	x0, x2, x0
  41e864:	ldr	w0, [x0, #16]
  41e868:	cmp	w0, #0x3
  41e86c:	b.eq	41e8ec <ferror@plt+0x1a8dc>  // b.none
  41e870:	ldr	x0, [sp, #64]
  41e874:	ldr	x2, [x0, #64]
  41e878:	ldrsw	x1, [sp, #92]
  41e87c:	mov	x0, x1
  41e880:	lsl	x0, x0, #1
  41e884:	add	x0, x0, x1
  41e888:	lsl	x0, x0, #4
  41e88c:	add	x0, x2, x0
  41e890:	ldr	w0, [x0, #16]
  41e894:	cmp	w0, #0x5
  41e898:	b.eq	41e8ec <ferror@plt+0x1a8dc>  // b.none
  41e89c:	ldr	x0, [sp, #64]
  41e8a0:	ldr	x2, [x0, #64]
  41e8a4:	ldrsw	x1, [sp, #92]
  41e8a8:	mov	x0, x1
  41e8ac:	lsl	x0, x0, #1
  41e8b0:	add	x0, x0, x1
  41e8b4:	lsl	x0, x0, #4
  41e8b8:	add	x0, x2, x0
  41e8bc:	ldr	w0, [x0, #16]
  41e8c0:	cmp	w0, #0x6
  41e8c4:	b.eq	41e8ec <ferror@plt+0x1a8dc>  // b.none
  41e8c8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41e8cc:	add	x2, x0, #0xcb0
  41e8d0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  41e8d4:	add	x1, x0, #0x18
  41e8d8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41e8dc:	add	x0, x0, #0x910
  41e8e0:	bl	41aa2c <ferror@plt+0x16a1c>
  41e8e4:	mov	w0, #0x0                   	// #0
  41e8e8:	b	41e9b0 <ferror@plt+0x1a9a0>
  41e8ec:	ldr	x0, [sp, #40]
  41e8f0:	ldr	x1, [x0]
  41e8f4:	ldr	x0, [sp, #56]
  41e8f8:	ldr	w0, [x0]
  41e8fc:	sxtw	x0, w0
  41e900:	lsl	x0, x0, #3
  41e904:	add	x0, x1, x0
  41e908:	mov	x2, #0x0                   	// #0
  41e90c:	mov	x1, x0
  41e910:	ldr	x0, [sp, #72]
  41e914:	bl	41d520 <ferror@plt+0x19510>
  41e918:	ldr	x0, [sp, #64]
  41e91c:	ldr	x2, [x0, #64]
  41e920:	ldrsw	x1, [sp, #92]
  41e924:	mov	x0, x1
  41e928:	lsl	x0, x0, #1
  41e92c:	add	x0, x0, x1
  41e930:	lsl	x0, x0, #4
  41e934:	add	x2, x2, x0
  41e938:	ldr	x0, [sp, #40]
  41e93c:	ldr	x1, [x0]
  41e940:	ldr	x0, [sp, #56]
  41e944:	ldr	w0, [x0]
  41e948:	sxtw	x0, w0
  41e94c:	lsl	x0, x0, #3
  41e950:	add	x0, x1, x0
  41e954:	ldr	x1, [x0]
  41e958:	ldr	x5, [sp, #32]
  41e95c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41e960:	add	x4, x0, #0xa50
  41e964:	mov	x3, x1
  41e968:	ldr	x1, [sp, #64]
  41e96c:	ldr	x0, [sp, #72]
  41e970:	bl	41d584 <ferror@plt+0x19574>
  41e974:	cmp	w0, #0x0
  41e978:	b.ne	41e984 <ferror@plt+0x1a974>  // b.any
  41e97c:	mov	w0, #0x0                   	// #0
  41e980:	b	41e9b0 <ferror@plt+0x1a9a0>
  41e984:	ldr	x0, [sp, #24]
  41e988:	mov	w1, #0x1                   	// #1
  41e98c:	str	w1, [x0]
  41e990:	mov	w0, #0x1                   	// #1
  41e994:	b	41e9b0 <ferror@plt+0x1a9a0>
  41e998:	ldr	x0, [sp, #64]
  41e99c:	ldr	w0, [x0, #72]
  41e9a0:	ldr	w1, [sp, #92]
  41e9a4:	cmp	w1, w0
  41e9a8:	b.lt	41e7e4 <ferror@plt+0x1a7d4>  // b.tstop
  41e9ac:	mov	w0, #0x1                   	// #1
  41e9b0:	ldp	x29, x30, [sp], #96
  41e9b4:	ret
  41e9b8:	stp	x29, x30, [sp, #-48]!
  41e9bc:	mov	x29, sp
  41e9c0:	str	x0, [sp, #24]
  41e9c4:	str	w1, [sp, #20]
  41e9c8:	ldr	x0, [sp, #24]
  41e9cc:	ldr	x0, [x0, #72]
  41e9d0:	str	x0, [sp, #40]
  41e9d4:	b	41eb40 <ferror@plt+0x1ab30>
  41e9d8:	ldr	x0, [sp, #40]
  41e9dc:	ldr	x0, [x0]
  41e9e0:	str	x0, [sp, #32]
  41e9e4:	ldr	w0, [sp, #20]
  41e9e8:	cmp	w0, #0x0
  41e9ec:	b.eq	41eb28 <ferror@plt+0x1ab18>  // b.none
  41e9f0:	ldr	x0, [sp, #32]
  41e9f4:	ldr	w0, [x0]
  41e9f8:	cmp	w0, #0x8
  41e9fc:	b.eq	41eaec <ferror@plt+0x1aadc>  // b.none
  41ea00:	cmp	w0, #0x8
  41ea04:	b.hi	41eb04 <ferror@plt+0x1aaf4>  // b.pmore
  41ea08:	cmp	w0, #0x7
  41ea0c:	b.eq	41ead4 <ferror@plt+0x1aac4>  // b.none
  41ea10:	cmp	w0, #0x7
  41ea14:	b.hi	41eb04 <ferror@plt+0x1aaf4>  // b.pmore
  41ea18:	cmp	w0, #0x6
  41ea1c:	b.hi	41eb04 <ferror@plt+0x1aaf4>  // b.pmore
  41ea20:	cmp	w0, #0x5
  41ea24:	b.cs	41eab0 <ferror@plt+0x1aaa0>  // b.hs, b.nlast
  41ea28:	cmp	w0, #0x4
  41ea2c:	b.eq	41ea8c <ferror@plt+0x1aa7c>  // b.none
  41ea30:	cmp	w0, #0x4
  41ea34:	b.hi	41eb04 <ferror@plt+0x1aaf4>  // b.pmore
  41ea38:	cmp	w0, #0x2
  41ea3c:	b.eq	41ea74 <ferror@plt+0x1aa64>  // b.none
  41ea40:	cmp	w0, #0x2
  41ea44:	b.hi	41eb04 <ferror@plt+0x1aaf4>  // b.pmore
  41ea48:	cmp	w0, #0x0
  41ea4c:	b.eq	41ea5c <ferror@plt+0x1aa4c>  // b.none
  41ea50:	cmp	w0, #0x1
  41ea54:	b.eq	41ea8c <ferror@plt+0x1aa7c>  // b.none
  41ea58:	b	41eb04 <ferror@plt+0x1aaf4>
  41ea5c:	ldr	x0, [sp, #32]
  41ea60:	ldr	x0, [x0, #8]
  41ea64:	ldr	x1, [sp, #32]
  41ea68:	ldr	w1, [x1, #16]
  41ea6c:	str	w1, [x0]
  41ea70:	b	41eb2c <ferror@plt+0x1ab1c>
  41ea74:	ldr	x0, [sp, #32]
  41ea78:	ldr	x0, [x0, #8]
  41ea7c:	ldr	x1, [sp, #32]
  41ea80:	ldr	w1, [x1, #16]
  41ea84:	str	w1, [x0]
  41ea88:	b	41eb2c <ferror@plt+0x1ab1c>
  41ea8c:	ldr	x0, [sp, #32]
  41ea90:	ldr	x0, [x0, #24]
  41ea94:	bl	4185e0 <ferror@plt+0x145d0>
  41ea98:	ldr	x0, [sp, #32]
  41ea9c:	ldr	x0, [x0, #8]
  41eaa0:	ldr	x1, [sp, #32]
  41eaa4:	ldr	x1, [x1, #16]
  41eaa8:	str	x1, [x0]
  41eaac:	b	41eb2c <ferror@plt+0x1ab1c>
  41eab0:	ldr	x0, [sp, #32]
  41eab4:	ldr	x0, [x0, #32]
  41eab8:	bl	42af6c <ferror@plt+0x26f5c>
  41eabc:	ldr	x0, [sp, #32]
  41eac0:	ldr	x0, [x0, #8]
  41eac4:	ldr	x1, [sp, #32]
  41eac8:	ldr	x1, [x1, #16]
  41eacc:	str	x1, [x0]
  41ead0:	b	41eb2c <ferror@plt+0x1ab1c>
  41ead4:	ldr	x0, [sp, #32]
  41ead8:	ldr	x0, [x0, #8]
  41eadc:	ldr	x1, [sp, #32]
  41eae0:	ldr	d0, [x1, #16]
  41eae4:	str	d0, [x0]
  41eae8:	b	41eb2c <ferror@plt+0x1ab1c>
  41eaec:	ldr	x0, [sp, #32]
  41eaf0:	ldr	x0, [x0, #8]
  41eaf4:	ldr	x1, [sp, #32]
  41eaf8:	ldr	x1, [x1, #16]
  41eafc:	str	x1, [x0]
  41eb00:	b	41eb2c <ferror@plt+0x1ab1c>
  41eb04:	mov	x4, #0x0                   	// #0
  41eb08:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  41eb0c:	add	x3, x0, #0x30
  41eb10:	mov	w2, #0x659                 	// #1625
  41eb14:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41eb18:	add	x1, x0, #0xc60
  41eb1c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41eb20:	add	x0, x0, #0x910
  41eb24:	bl	4319d8 <ferror@plt+0x2d9c8>
  41eb28:	nop
  41eb2c:	ldr	x0, [sp, #32]
  41eb30:	bl	4185e0 <ferror@plt+0x145d0>
  41eb34:	ldr	x0, [sp, #40]
  41eb38:	ldr	x0, [x0, #8]
  41eb3c:	str	x0, [sp, #40]
  41eb40:	ldr	x0, [sp, #40]
  41eb44:	cmp	x0, #0x0
  41eb48:	b.ne	41e9d8 <ferror@plt+0x1a9c8>  // b.any
  41eb4c:	ldr	x0, [sp, #24]
  41eb50:	ldr	x0, [x0, #72]
  41eb54:	bl	410ed4 <ferror@plt+0xcec4>
  41eb58:	ldr	x0, [sp, #24]
  41eb5c:	str	xzr, [x0, #72]
  41eb60:	nop
  41eb64:	ldp	x29, x30, [sp], #48
  41eb68:	ret
  41eb6c:	stp	x29, x30, [sp, #-48]!
  41eb70:	mov	x29, sp
  41eb74:	str	x0, [sp, #24]
  41eb78:	str	w1, [sp, #20]
  41eb7c:	ldr	x0, [sp, #24]
  41eb80:	ldr	x0, [x0, #80]
  41eb84:	str	x0, [sp, #40]
  41eb88:	b	41ec1c <ferror@plt+0x1ac0c>
  41eb8c:	ldr	x0, [sp, #40]
  41eb90:	ldr	x0, [x0]
  41eb94:	str	x0, [sp, #32]
  41eb98:	ldr	w0, [sp, #20]
  41eb9c:	cmp	w0, #0x0
  41eba0:	b.eq	41ebfc <ferror@plt+0x1abec>  // b.none
  41eba4:	ldr	x0, [sp, #32]
  41eba8:	ldr	x0, [x0, #8]
  41ebac:	cmp	x0, #0x0
  41ebb0:	b.eq	41ebf0 <ferror@plt+0x1abe0>  // b.none
  41ebb4:	ldr	x0, [sp, #32]
  41ebb8:	ldr	x0, [x0]
  41ebbc:	ldr	x0, [x0]
  41ebc0:	mov	w1, #0x2d                  	// #45
  41ebc4:	strb	w1, [x0]
  41ebc8:	ldr	x0, [sp, #32]
  41ebcc:	ldr	x0, [x0]
  41ebd0:	ldr	x0, [x0]
  41ebd4:	add	x2, x0, #0x1
  41ebd8:	ldr	x0, [sp, #32]
  41ebdc:	ldr	x0, [x0, #8]
  41ebe0:	mov	x1, x0
  41ebe4:	mov	x0, x2
  41ebe8:	bl	403d30 <strcpy@plt>
  41ebec:	b	41ebfc <ferror@plt+0x1abec>
  41ebf0:	ldr	x0, [sp, #32]
  41ebf4:	ldr	x0, [x0]
  41ebf8:	str	xzr, [x0]
  41ebfc:	ldr	x0, [sp, #32]
  41ec00:	ldr	x0, [x0, #8]
  41ec04:	bl	4185e0 <ferror@plt+0x145d0>
  41ec08:	ldr	x0, [sp, #32]
  41ec0c:	bl	4185e0 <ferror@plt+0x145d0>
  41ec10:	ldr	x0, [sp, #40]
  41ec14:	ldr	x0, [x0, #8]
  41ec18:	str	x0, [sp, #40]
  41ec1c:	ldr	x0, [sp, #40]
  41ec20:	cmp	x0, #0x0
  41ec24:	b.ne	41eb8c <ferror@plt+0x1ab7c>  // b.any
  41ec28:	ldr	x0, [sp, #24]
  41ec2c:	ldr	x0, [x0, #80]
  41ec30:	bl	410ed4 <ferror@plt+0xcec4>
  41ec34:	ldr	x0, [sp, #24]
  41ec38:	str	xzr, [x0, #80]
  41ec3c:	nop
  41ec40:	ldp	x29, x30, [sp], #48
  41ec44:	ret
  41ec48:	stp	x29, x30, [sp, #-48]!
  41ec4c:	mov	x29, sp
  41ec50:	add	x1, sp, #0x18
  41ec54:	add	x0, sp, #0x20
  41ec58:	mov	x3, #0x0                   	// #0
  41ec5c:	mov	x2, x1
  41ec60:	mov	x1, x0
  41ec64:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ec68:	add	x0, x0, #0xd50
  41ec6c:	bl	40cfc0 <ferror@plt+0x8fb0>
  41ec70:	cmp	w0, #0x0
  41ec74:	b.ne	41ec80 <ferror@plt+0x1ac70>  // b.any
  41ec78:	mov	x0, #0x0                   	// #0
  41ec7c:	b	41ecbc <ferror@plt+0x1acac>
  41ec80:	ldr	x0, [sp, #32]
  41ec84:	ldr	x1, [sp, #24]
  41ec88:	mov	x2, x1
  41ec8c:	mov	w1, #0x0                   	// #0
  41ec90:	bl	403dc0 <memchr@plt>
  41ec94:	cmp	x0, #0x0
  41ec98:	b.ne	41eca4 <ferror@plt+0x1ac94>  // b.any
  41ec9c:	mov	x0, #0x0                   	// #0
  41eca0:	b	41ecbc <ferror@plt+0x1acac>
  41eca4:	ldr	x0, [sp, #32]
  41eca8:	bl	40e494 <ferror@plt+0xa484>
  41ecac:	str	x0, [sp, #40]
  41ecb0:	ldr	x0, [sp, #32]
  41ecb4:	bl	4185e0 <ferror@plt+0x145d0>
  41ecb8:	ldr	x0, [sp, #40]
  41ecbc:	ldp	x29, x30, [sp], #48
  41ecc0:	ret
  41ecc4:	stp	x29, x30, [sp, #-224]!
  41ecc8:	mov	x29, sp
  41eccc:	sub	sp, sp, #0x10
  41ecd0:	str	x0, [x29, #40]
  41ecd4:	str	x1, [x29, #32]
  41ecd8:	str	x2, [x29, #24]
  41ecdc:	str	x3, [x29, #16]
  41ece0:	bl	43f1c0 <ferror@plt+0x3b1b0>
  41ece4:	cmp	x0, #0x0
  41ece8:	b.ne	41ed60 <ferror@plt+0x1ad50>  // b.any
  41ecec:	ldr	x0, [x29, #32]
  41ecf0:	cmp	x0, #0x0
  41ecf4:	b.eq	41ed2c <ferror@plt+0x1ad1c>  // b.none
  41ecf8:	ldr	x0, [x29, #24]
  41ecfc:	cmp	x0, #0x0
  41ed00:	b.eq	41ed2c <ferror@plt+0x1ad1c>  // b.none
  41ed04:	ldr	x0, [x29, #32]
  41ed08:	ldr	w0, [x0]
  41ed0c:	cmp	w0, #0x0
  41ed10:	b.eq	41ed2c <ferror@plt+0x1ad1c>  // b.none
  41ed14:	ldr	x0, [x29, #24]
  41ed18:	ldr	x0, [x0]
  41ed1c:	ldr	x0, [x0]
  41ed20:	bl	40e494 <ferror@plt+0xa484>
  41ed24:	str	x0, [x29, #200]
  41ed28:	b	41ed34 <ferror@plt+0x1ad24>
  41ed2c:	bl	41ec48 <ferror@plt+0x1ac38>
  41ed30:	str	x0, [x29, #200]
  41ed34:	ldr	x0, [x29, #200]
  41ed38:	cmp	x0, #0x0
  41ed3c:	b.eq	41ed4c <ferror@plt+0x1ad3c>  // b.none
  41ed40:	ldr	x0, [x29, #200]
  41ed44:	bl	43f1fc <ferror@plt+0x3b1ec>
  41ed48:	b	41ed58 <ferror@plt+0x1ad48>
  41ed4c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ed50:	add	x0, x0, #0xd68
  41ed54:	bl	43f1fc <ferror@plt+0x3b1ec>
  41ed58:	ldr	x0, [x29, #200]
  41ed5c:	bl	4185e0 <ferror@plt+0x145d0>
  41ed60:	ldr	x0, [x29, #40]
  41ed64:	ldr	x0, [x0]
  41ed68:	str	x0, [x29, #208]
  41ed6c:	b	41edc4 <ferror@plt+0x1adb4>
  41ed70:	ldr	x0, [x29, #208]
  41ed74:	ldr	x0, [x0]
  41ed78:	str	x0, [x29, #80]
  41ed7c:	ldr	x0, [x29, #80]
  41ed80:	ldr	x0, [x0, #80]
  41ed84:	cmp	x0, #0x0
  41ed88:	b.eq	41edb8 <ferror@plt+0x1ada8>  // b.none
  41ed8c:	ldr	x0, [x29, #80]
  41ed90:	ldr	x4, [x0, #80]
  41ed94:	ldr	x0, [x29, #80]
  41ed98:	ldr	x0, [x0, #32]
  41ed9c:	ldr	x3, [x29, #16]
  41eda0:	mov	x2, x0
  41eda4:	ldr	x1, [x29, #80]
  41eda8:	ldr	x0, [x29, #40]
  41edac:	blr	x4
  41edb0:	cmp	w0, #0x0
  41edb4:	b.eq	41f958 <ferror@plt+0x1b948>  // b.none
  41edb8:	ldr	x0, [x29, #208]
  41edbc:	ldr	x0, [x0, #8]
  41edc0:	str	x0, [x29, #208]
  41edc4:	ldr	x0, [x29, #208]
  41edc8:	cmp	x0, #0x0
  41edcc:	b.ne	41ed70 <ferror@plt+0x1ad60>  // b.any
  41edd0:	ldr	x0, [x29, #40]
  41edd4:	ldr	x0, [x0, #64]
  41edd8:	cmp	x0, #0x0
  41eddc:	b.eq	41ee2c <ferror@plt+0x1ae1c>  // b.none
  41ede0:	ldr	x0, [x29, #40]
  41ede4:	ldr	x0, [x0, #64]
  41ede8:	ldr	x0, [x0, #80]
  41edec:	cmp	x0, #0x0
  41edf0:	b.eq	41ee2c <ferror@plt+0x1ae1c>  // b.none
  41edf4:	ldr	x0, [x29, #40]
  41edf8:	ldr	x0, [x0, #64]
  41edfc:	ldr	x4, [x0, #80]
  41ee00:	ldr	x0, [x29, #40]
  41ee04:	ldr	x1, [x0, #64]
  41ee08:	ldr	x0, [x29, #40]
  41ee0c:	ldr	x0, [x0, #64]
  41ee10:	ldr	x0, [x0, #32]
  41ee14:	ldr	x3, [x29, #16]
  41ee18:	mov	x2, x0
  41ee1c:	ldr	x0, [x29, #40]
  41ee20:	blr	x4
  41ee24:	cmp	w0, #0x0
  41ee28:	b.eq	41f960 <ferror@plt+0x1b950>  // b.none
  41ee2c:	ldr	x0, [x29, #32]
  41ee30:	cmp	x0, #0x0
  41ee34:	b.eq	41f720 <ferror@plt+0x1b710>  // b.none
  41ee38:	ldr	x0, [x29, #24]
  41ee3c:	cmp	x0, #0x0
  41ee40:	b.eq	41f720 <ferror@plt+0x1b710>  // b.none
  41ee44:	str	wzr, [x29, #196]
  41ee48:	str	wzr, [x29, #192]
  41ee4c:	str	wzr, [x29, #188]
  41ee50:	mov	w0, #0x1                   	// #1
  41ee54:	str	w0, [x29, #68]
  41ee58:	b	41f6dc <ferror@plt+0x1b6cc>
  41ee5c:	str	wzr, [x29, #64]
  41ee60:	ldr	x0, [x29, #24]
  41ee64:	ldr	x1, [x0]
  41ee68:	ldr	w0, [x29, #68]
  41ee6c:	sxtw	x0, w0
  41ee70:	lsl	x0, x0, #3
  41ee74:	add	x0, x1, x0
  41ee78:	ldr	x0, [x0]
  41ee7c:	ldrb	w0, [x0]
  41ee80:	cmp	w0, #0x2d
  41ee84:	b.ne	41f62c <ferror@plt+0x1b61c>  // b.any
  41ee88:	ldr	x0, [x29, #24]
  41ee8c:	ldr	x1, [x0]
  41ee90:	ldr	w0, [x29, #68]
  41ee94:	sxtw	x0, w0
  41ee98:	lsl	x0, x0, #3
  41ee9c:	add	x0, x1, x0
  41eea0:	ldr	x0, [x0]
  41eea4:	add	x0, x0, #0x1
  41eea8:	ldrb	w0, [x0]
  41eeac:	cmp	w0, #0x0
  41eeb0:	b.eq	41f62c <ferror@plt+0x1b61c>  // b.none
  41eeb4:	ldr	w0, [x29, #196]
  41eeb8:	cmp	w0, #0x0
  41eebc:	b.ne	41f62c <ferror@plt+0x1b61c>  // b.any
  41eec0:	ldr	x0, [x29, #24]
  41eec4:	ldr	x1, [x0]
  41eec8:	ldr	w0, [x29, #68]
  41eecc:	sxtw	x0, w0
  41eed0:	lsl	x0, x0, #3
  41eed4:	add	x0, x1, x0
  41eed8:	ldr	x0, [x0]
  41eedc:	add	x0, x0, #0x1
  41eee0:	ldrb	w0, [x0]
  41eee4:	cmp	w0, #0x2d
  41eee8:	b.ne	41f1ec <ferror@plt+0x1b1dc>  // b.any
  41eeec:	ldr	x0, [x29, #24]
  41eef0:	ldr	x1, [x0]
  41eef4:	ldr	w0, [x29, #68]
  41eef8:	sxtw	x0, w0
  41eefc:	lsl	x0, x0, #3
  41ef00:	add	x0, x1, x0
  41ef04:	ldr	x0, [x0]
  41ef08:	add	x0, x0, #0x2
  41ef0c:	str	x0, [x29, #144]
  41ef10:	ldr	x0, [x29, #144]
  41ef14:	ldrb	w0, [x0]
  41ef18:	cmp	w0, #0x0
  41ef1c:	b.ne	41ef34 <ferror@plt+0x1af24>  // b.any
  41ef20:	ldr	w0, [x29, #68]
  41ef24:	str	w0, [x29, #188]
  41ef28:	mov	w0, #0x1                   	// #1
  41ef2c:	str	w0, [x29, #196]
  41ef30:	b	41f6d0 <ferror@plt+0x1b6c0>
  41ef34:	ldr	x0, [x29, #40]
  41ef38:	ldrb	w0, [x0, #56]
  41ef3c:	and	w0, w0, #0x1
  41ef40:	and	w0, w0, #0xff
  41ef44:	cmp	w0, #0x0
  41ef48:	b.eq	41f020 <ferror@plt+0x1b010>  // b.none
  41ef4c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ef50:	add	x1, x0, #0xae8
  41ef54:	ldr	x0, [x29, #144]
  41ef58:	bl	403b30 <strcmp@plt>
  41ef5c:	cmp	w0, #0x0
  41ef60:	b.ne	41ef74 <ferror@plt+0x1af64>  // b.any
  41ef64:	mov	x2, #0x0                   	// #0
  41ef68:	mov	w1, #0x1                   	// #1
  41ef6c:	ldr	x0, [x29, #40]
  41ef70:	bl	41d180 <ferror@plt+0x19170>
  41ef74:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ef78:	add	x1, x0, #0xb30
  41ef7c:	ldr	x0, [x29, #144]
  41ef80:	bl	403b30 <strcmp@plt>
  41ef84:	cmp	w0, #0x0
  41ef88:	b.ne	41ef9c <ferror@plt+0x1af8c>  // b.any
  41ef8c:	mov	x2, #0x0                   	// #0
  41ef90:	mov	w1, #0x0                   	// #0
  41ef94:	ldr	x0, [x29, #40]
  41ef98:	bl	41d180 <ferror@plt+0x19170>
  41ef9c:	mov	x2, #0x5                   	// #5
  41efa0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41efa4:	add	x1, x0, #0xd78
  41efa8:	ldr	x0, [x29, #144]
  41efac:	bl	403890 <strncmp@plt>
  41efb0:	cmp	w0, #0x0
  41efb4:	b.ne	41f020 <ferror@plt+0x1b010>  // b.any
  41efb8:	ldr	x0, [x29, #40]
  41efbc:	ldr	x0, [x0]
  41efc0:	str	x0, [x29, #208]
  41efc4:	b	41f014 <ferror@plt+0x1b004>
  41efc8:	ldr	x0, [x29, #208]
  41efcc:	ldr	x0, [x0]
  41efd0:	str	x0, [x29, #120]
  41efd4:	ldr	x0, [x29, #144]
  41efd8:	add	x2, x0, #0x5
  41efdc:	ldr	x0, [x29, #120]
  41efe0:	ldr	x0, [x0]
  41efe4:	mov	x1, x0
  41efe8:	mov	x0, x2
  41efec:	bl	403b30 <strcmp@plt>
  41eff0:	cmp	w0, #0x0
  41eff4:	b.ne	41f008 <ferror@plt+0x1aff8>  // b.any
  41eff8:	ldr	x2, [x29, #120]
  41effc:	mov	w1, #0x0                   	// #0
  41f000:	ldr	x0, [x29, #40]
  41f004:	bl	41d180 <ferror@plt+0x19170>
  41f008:	ldr	x0, [x29, #208]
  41f00c:	ldr	x0, [x0, #8]
  41f010:	str	x0, [x29, #208]
  41f014:	ldr	x0, [x29, #208]
  41f018:	cmp	x0, #0x0
  41f01c:	b.ne	41efc8 <ferror@plt+0x1afb8>  // b.any
  41f020:	ldr	x0, [x29, #40]
  41f024:	ldr	x0, [x0, #64]
  41f028:	cmp	x0, #0x0
  41f02c:	b.eq	41f068 <ferror@plt+0x1b058>  // b.none
  41f030:	ldr	x0, [x29, #40]
  41f034:	ldr	x1, [x0, #64]
  41f038:	add	x2, x29, #0x44
  41f03c:	add	x0, x29, #0x40
  41f040:	str	x0, [sp]
  41f044:	ldr	x7, [x29, #16]
  41f048:	ldr	x6, [x29, #24]
  41f04c:	ldr	x5, [x29, #32]
  41f050:	mov	w4, #0x0                   	// #0
  41f054:	ldr	x3, [x29, #144]
  41f058:	ldr	x0, [x29, #40]
  41f05c:	bl	41e0ec <ferror@plt+0x1a0dc>
  41f060:	cmp	w0, #0x0
  41f064:	b.eq	41f968 <ferror@plt+0x1b958>  // b.none
  41f068:	ldr	w0, [x29, #64]
  41f06c:	cmp	w0, #0x0
  41f070:	b.ne	41f6bc <ferror@plt+0x1b6ac>  // b.any
  41f074:	ldr	x0, [x29, #40]
  41f078:	ldr	x0, [x0]
  41f07c:	str	x0, [x29, #208]
  41f080:	b	41f0e0 <ferror@plt+0x1b0d0>
  41f084:	ldr	x0, [x29, #208]
  41f088:	ldr	x0, [x0]
  41f08c:	str	x0, [x29, #112]
  41f090:	add	x1, x29, #0x44
  41f094:	add	x0, x29, #0x40
  41f098:	str	x0, [sp]
  41f09c:	ldr	x7, [x29, #16]
  41f0a0:	ldr	x6, [x29, #24]
  41f0a4:	ldr	x5, [x29, #32]
  41f0a8:	mov	w4, #0x0                   	// #0
  41f0ac:	ldr	x3, [x29, #144]
  41f0b0:	mov	x2, x1
  41f0b4:	ldr	x1, [x29, #112]
  41f0b8:	ldr	x0, [x29, #40]
  41f0bc:	bl	41e0ec <ferror@plt+0x1a0dc>
  41f0c0:	cmp	w0, #0x0
  41f0c4:	b.eq	41f970 <ferror@plt+0x1b960>  // b.none
  41f0c8:	ldr	w0, [x29, #64]
  41f0cc:	cmp	w0, #0x0
  41f0d0:	b.ne	41f0f0 <ferror@plt+0x1b0e0>  // b.any
  41f0d4:	ldr	x0, [x29, #208]
  41f0d8:	ldr	x0, [x0, #8]
  41f0dc:	str	x0, [x29, #208]
  41f0e0:	ldr	x0, [x29, #208]
  41f0e4:	cmp	x0, #0x0
  41f0e8:	b.ne	41f084 <ferror@plt+0x1b074>  // b.any
  41f0ec:	b	41f0f4 <ferror@plt+0x1b0e4>
  41f0f0:	nop
  41f0f4:	ldr	w0, [x29, #64]
  41f0f8:	cmp	w0, #0x0
  41f0fc:	b.ne	41f6c4 <ferror@plt+0x1b6b4>  // b.any
  41f100:	mov	w1, #0x2d                  	// #45
  41f104:	ldr	x0, [x29, #144]
  41f108:	bl	403ca0 <strchr@plt>
  41f10c:	str	x0, [x29, #104]
  41f110:	ldr	x0, [x29, #104]
  41f114:	cmp	x0, #0x0
  41f118:	b.eq	41f1d0 <ferror@plt+0x1b1c0>  // b.none
  41f11c:	ldr	x0, [x29, #40]
  41f120:	ldr	x0, [x0]
  41f124:	str	x0, [x29, #208]
  41f128:	b	41f1bc <ferror@plt+0x1b1ac>
  41f12c:	ldr	x0, [x29, #208]
  41f130:	ldr	x0, [x0]
  41f134:	str	x0, [x29, #96]
  41f138:	ldr	x0, [x29, #96]
  41f13c:	ldr	x3, [x0]
  41f140:	ldr	x1, [x29, #104]
  41f144:	ldr	x0, [x29, #144]
  41f148:	sub	x0, x1, x0
  41f14c:	mov	x2, x0
  41f150:	ldr	x1, [x29, #144]
  41f154:	mov	x0, x3
  41f158:	bl	403890 <strncmp@plt>
  41f15c:	cmp	w0, #0x0
  41f160:	b.ne	41f1b0 <ferror@plt+0x1b1a0>  // b.any
  41f164:	ldr	x0, [x29, #104]
  41f168:	add	x2, x0, #0x1
  41f16c:	add	x1, x29, #0x44
  41f170:	add	x0, x29, #0x40
  41f174:	str	x0, [sp]
  41f178:	ldr	x7, [x29, #16]
  41f17c:	ldr	x6, [x29, #24]
  41f180:	ldr	x5, [x29, #32]
  41f184:	mov	w4, #0x1                   	// #1
  41f188:	mov	x3, x2
  41f18c:	mov	x2, x1
  41f190:	ldr	x1, [x29, #96]
  41f194:	ldr	x0, [x29, #40]
  41f198:	bl	41e0ec <ferror@plt+0x1a0dc>
  41f19c:	cmp	w0, #0x0
  41f1a0:	b.eq	41f978 <ferror@plt+0x1b968>  // b.none
  41f1a4:	ldr	w0, [x29, #64]
  41f1a8:	cmp	w0, #0x0
  41f1ac:	b.ne	41f1cc <ferror@plt+0x1b1bc>  // b.any
  41f1b0:	ldr	x0, [x29, #208]
  41f1b4:	ldr	x0, [x0, #8]
  41f1b8:	str	x0, [x29, #208]
  41f1bc:	ldr	x0, [x29, #208]
  41f1c0:	cmp	x0, #0x0
  41f1c4:	b.ne	41f12c <ferror@plt+0x1b11c>  // b.any
  41f1c8:	b	41f1d0 <ferror@plt+0x1b1c0>
  41f1cc:	nop
  41f1d0:	ldr	x0, [x29, #40]
  41f1d4:	ldrb	w0, [x0, #56]
  41f1d8:	and	w0, w0, #0x2
  41f1dc:	and	w0, w0, #0xff
  41f1e0:	cmp	w0, #0x0
  41f1e4:	b.eq	41f5b0 <ferror@plt+0x1b5a0>  // b.none
  41f1e8:	b	41f6d0 <ferror@plt+0x1b6c0>
  41f1ec:	ldr	w0, [x29, #68]
  41f1f0:	str	w0, [x29, #60]
  41f1f4:	str	xzr, [x29, #160]
  41f1f8:	ldr	x0, [x29, #40]
  41f1fc:	bl	41c470 <ferror@plt+0x18460>
  41f200:	str	w0, [x29, #156]
  41f204:	ldr	x0, [x29, #24]
  41f208:	ldr	x1, [x0]
  41f20c:	ldr	w0, [x29, #68]
  41f210:	sxtw	x0, w0
  41f214:	lsl	x0, x0, #3
  41f218:	add	x0, x1, x0
  41f21c:	ldr	x0, [x0]
  41f220:	add	x0, x0, #0x1
  41f224:	str	x0, [x29, #144]
  41f228:	ldr	x0, [x29, #144]
  41f22c:	bl	403530 <strlen@plt>
  41f230:	str	w0, [x29, #140]
  41f234:	ldrsw	x0, [x29, #140]
  41f238:	lsl	x0, x0, #2
  41f23c:	add	x0, x0, #0xf
  41f240:	lsr	x0, x0, #4
  41f244:	lsl	x0, x0, #4
  41f248:	sub	sp, sp, x0
  41f24c:	add	x0, sp, #0x10
  41f250:	add	x0, x0, #0xf
  41f254:	lsr	x0, x0, #4
  41f258:	lsl	x0, x0, #4
  41f25c:	str	x0, [x29, #160]
  41f260:	ldrsw	x0, [x29, #140]
  41f264:	lsl	x0, x0, #2
  41f268:	mov	x2, x0
  41f26c:	mov	w1, #0x0                   	// #0
  41f270:	ldr	x0, [x29, #160]
  41f274:	bl	4038e0 <memset@plt>
  41f278:	str	wzr, [x29, #220]
  41f27c:	b	41f45c <ferror@plt+0x1b44c>
  41f280:	ldr	x0, [x29, #40]
  41f284:	ldrb	w0, [x0, #56]
  41f288:	and	w0, w0, #0x1
  41f28c:	and	w0, w0, #0xff
  41f290:	cmp	w0, #0x0
  41f294:	b.eq	41f2e4 <ferror@plt+0x1b2d4>  // b.none
  41f298:	ldrsw	x0, [x29, #220]
  41f29c:	ldr	x1, [x29, #144]
  41f2a0:	add	x0, x1, x0
  41f2a4:	ldrb	w0, [x0]
  41f2a8:	cmp	w0, #0x3f
  41f2ac:	b.eq	41f2d4 <ferror@plt+0x1b2c4>  // b.none
  41f2b0:	ldrsw	x0, [x29, #220]
  41f2b4:	ldr	x1, [x29, #144]
  41f2b8:	add	x0, x1, x0
  41f2bc:	ldrb	w0, [x0]
  41f2c0:	cmp	w0, #0x68
  41f2c4:	b.ne	41f2e4 <ferror@plt+0x1b2d4>  // b.any
  41f2c8:	ldr	w0, [x29, #156]
  41f2cc:	cmp	w0, #0x0
  41f2d0:	b.ne	41f2e4 <ferror@plt+0x1b2d4>  // b.any
  41f2d4:	mov	x2, #0x0                   	// #0
  41f2d8:	mov	w1, #0x1                   	// #1
  41f2dc:	ldr	x0, [x29, #40]
  41f2e0:	bl	41d180 <ferror@plt+0x19170>
  41f2e4:	str	wzr, [x29, #64]
  41f2e8:	ldr	x0, [x29, #40]
  41f2ec:	ldr	x0, [x0, #64]
  41f2f0:	cmp	x0, #0x0
  41f2f4:	b.eq	41f348 <ferror@plt+0x1b338>  // b.none
  41f2f8:	ldr	x0, [x29, #40]
  41f2fc:	ldr	x8, [x0, #64]
  41f300:	ldr	w2, [x29, #68]
  41f304:	ldrsw	x0, [x29, #220]
  41f308:	ldr	x1, [x29, #144]
  41f30c:	add	x0, x1, x0
  41f310:	ldrb	w3, [x0]
  41f314:	add	x1, x29, #0x3c
  41f318:	add	x0, x29, #0x40
  41f31c:	str	x0, [sp]
  41f320:	ldr	x7, [x29, #16]
  41f324:	ldr	x6, [x29, #24]
  41f328:	ldr	x5, [x29, #32]
  41f32c:	mov	w4, w3
  41f330:	mov	x3, x1
  41f334:	mov	x1, x8
  41f338:	ldr	x0, [x29, #40]
  41f33c:	bl	41dce0 <ferror@plt+0x19cd0>
  41f340:	cmp	w0, #0x0
  41f344:	b.eq	41f980 <ferror@plt+0x1b970>  // b.none
  41f348:	ldr	w0, [x29, #64]
  41f34c:	cmp	w0, #0x0
  41f350:	b.ne	41f3e4 <ferror@plt+0x1b3d4>  // b.any
  41f354:	ldr	x0, [x29, #40]
  41f358:	ldr	x0, [x0]
  41f35c:	str	x0, [x29, #208]
  41f360:	b	41f3d0 <ferror@plt+0x1b3c0>
  41f364:	ldr	x0, [x29, #208]
  41f368:	ldr	x0, [x0]
  41f36c:	str	x0, [x29, #128]
  41f370:	ldr	w2, [x29, #68]
  41f374:	ldrsw	x0, [x29, #220]
  41f378:	ldr	x1, [x29, #144]
  41f37c:	add	x0, x1, x0
  41f380:	ldrb	w3, [x0]
  41f384:	add	x1, x29, #0x3c
  41f388:	add	x0, x29, #0x40
  41f38c:	str	x0, [sp]
  41f390:	ldr	x7, [x29, #16]
  41f394:	ldr	x6, [x29, #24]
  41f398:	ldr	x5, [x29, #32]
  41f39c:	mov	w4, w3
  41f3a0:	mov	x3, x1
  41f3a4:	ldr	x1, [x29, #128]
  41f3a8:	ldr	x0, [x29, #40]
  41f3ac:	bl	41dce0 <ferror@plt+0x19cd0>
  41f3b0:	cmp	w0, #0x0
  41f3b4:	b.eq	41f5a8 <ferror@plt+0x1b598>  // b.none
  41f3b8:	ldr	w0, [x29, #64]
  41f3bc:	cmp	w0, #0x0
  41f3c0:	b.ne	41f3e0 <ferror@plt+0x1b3d0>  // b.any
  41f3c4:	ldr	x0, [x29, #208]
  41f3c8:	ldr	x0, [x0, #8]
  41f3cc:	str	x0, [x29, #208]
  41f3d0:	ldr	x0, [x29, #208]
  41f3d4:	cmp	x0, #0x0
  41f3d8:	b.ne	41f364 <ferror@plt+0x1b354>  // b.any
  41f3dc:	b	41f3e4 <ferror@plt+0x1b3d4>
  41f3e0:	nop
  41f3e4:	ldr	x0, [x29, #40]
  41f3e8:	ldrb	w0, [x0, #56]
  41f3ec:	and	w0, w0, #0x2
  41f3f0:	and	w0, w0, #0xff
  41f3f4:	cmp	w0, #0x0
  41f3f8:	b.eq	41f424 <ferror@plt+0x1b414>  // b.none
  41f3fc:	ldr	w0, [x29, #64]
  41f400:	cmp	w0, #0x0
  41f404:	b.eq	41f424 <ferror@plt+0x1b414>  // b.none
  41f408:	ldrsw	x0, [x29, #220]
  41f40c:	lsl	x0, x0, #2
  41f410:	ldr	x1, [x29, #160]
  41f414:	add	x0, x1, x0
  41f418:	mov	w1, #0x1                   	// #1
  41f41c:	str	w1, [x0]
  41f420:	b	41f450 <ferror@plt+0x1b440>
  41f424:	ldr	x0, [x29, #40]
  41f428:	ldrb	w0, [x0, #56]
  41f42c:	and	w0, w0, #0x2
  41f430:	and	w0, w0, #0xff
  41f434:	cmp	w0, #0x0
  41f438:	b.ne	41f44c <ferror@plt+0x1b43c>  // b.any
  41f43c:	ldr	w0, [x29, #64]
  41f440:	cmp	w0, #0x0
  41f444:	b.eq	41f470 <ferror@plt+0x1b460>  // b.none
  41f448:	b	41f450 <ferror@plt+0x1b440>
  41f44c:	nop
  41f450:	ldr	w0, [x29, #220]
  41f454:	add	w0, w0, #0x1
  41f458:	str	w0, [x29, #220]
  41f45c:	ldr	w1, [x29, #220]
  41f460:	ldr	w0, [x29, #140]
  41f464:	cmp	w1, w0
  41f468:	b.lt	41f280 <ferror@plt+0x1b270>  // b.tstop
  41f46c:	b	41f474 <ferror@plt+0x1b464>
  41f470:	nop
  41f474:	ldr	x0, [x29, #40]
  41f478:	ldrb	w0, [x0, #56]
  41f47c:	and	w0, w0, #0x2
  41f480:	and	w0, w0, #0xff
  41f484:	cmp	w0, #0x0
  41f488:	b.eq	41f568 <ferror@plt+0x1b558>  // b.none
  41f48c:	str	xzr, [x29, #176]
  41f490:	str	wzr, [x29, #172]
  41f494:	str	wzr, [x29, #220]
  41f498:	b	41f510 <ferror@plt+0x1b500>
  41f49c:	ldrsw	x0, [x29, #220]
  41f4a0:	lsl	x0, x0, #2
  41f4a4:	ldr	x1, [x29, #160]
  41f4a8:	add	x0, x1, x0
  41f4ac:	ldr	w0, [x0]
  41f4b0:	cmp	w0, #0x0
  41f4b4:	b.ne	41f504 <ferror@plt+0x1b4f4>  // b.any
  41f4b8:	ldr	x0, [x29, #176]
  41f4bc:	cmp	x0, #0x0
  41f4c0:	b.ne	41f4d8 <ferror@plt+0x1b4c8>  // b.any
  41f4c4:	ldr	w0, [x29, #140]
  41f4c8:	add	w0, w0, #0x1
  41f4cc:	sxtw	x0, w0
  41f4d0:	bl	41844c <ferror@plt+0x1443c>
  41f4d4:	str	x0, [x29, #176]
  41f4d8:	ldrsw	x0, [x29, #220]
  41f4dc:	ldr	x1, [x29, #144]
  41f4e0:	add	x1, x1, x0
  41f4e4:	ldr	w0, [x29, #172]
  41f4e8:	add	w2, w0, #0x1
  41f4ec:	str	w2, [x29, #172]
  41f4f0:	sxtw	x0, w0
  41f4f4:	ldr	x2, [x29, #176]
  41f4f8:	add	x0, x2, x0
  41f4fc:	ldrb	w1, [x1]
  41f500:	strb	w1, [x0]
  41f504:	ldr	w0, [x29, #220]
  41f508:	add	w0, w0, #0x1
  41f50c:	str	w0, [x29, #220]
  41f510:	ldr	w1, [x29, #220]
  41f514:	ldr	w0, [x29, #140]
  41f518:	cmp	w1, w0
  41f51c:	b.lt	41f49c <ferror@plt+0x1b48c>  // b.tstop
  41f520:	ldr	x0, [x29, #176]
  41f524:	cmp	x0, #0x0
  41f528:	b.eq	41f53c <ferror@plt+0x1b52c>  // b.none
  41f52c:	ldrsw	x0, [x29, #172]
  41f530:	ldr	x1, [x29, #176]
  41f534:	add	x0, x1, x0
  41f538:	strb	wzr, [x0]
  41f53c:	ldr	x0, [x29, #24]
  41f540:	ldr	x1, [x0]
  41f544:	ldr	w0, [x29, #68]
  41f548:	sxtw	x0, w0
  41f54c:	lsl	x0, x0, #3
  41f550:	add	x0, x1, x0
  41f554:	ldr	x2, [x29, #176]
  41f558:	mov	x1, x0
  41f55c:	ldr	x0, [x29, #40]
  41f560:	bl	41d520 <ferror@plt+0x19510>
  41f564:	b	41f5b0 <ferror@plt+0x1b5a0>
  41f568:	ldr	w0, [x29, #64]
  41f56c:	cmp	w0, #0x0
  41f570:	b.eq	41f5b0 <ferror@plt+0x1b5a0>  // b.none
  41f574:	ldr	x0, [x29, #24]
  41f578:	ldr	x1, [x0]
  41f57c:	ldr	w0, [x29, #68]
  41f580:	sxtw	x0, w0
  41f584:	lsl	x0, x0, #3
  41f588:	add	x0, x1, x0
  41f58c:	mov	x2, #0x0                   	// #0
  41f590:	mov	x1, x0
  41f594:	ldr	x0, [x29, #40]
  41f598:	bl	41d520 <ferror@plt+0x19510>
  41f59c:	ldr	w0, [x29, #60]
  41f5a0:	str	w0, [x29, #68]
  41f5a4:	b	41f5b0 <ferror@plt+0x1b5a0>
  41f5a8:	nop
  41f5ac:	b	41f968 <ferror@plt+0x1b958>
  41f5b0:	ldr	w0, [x29, #64]
  41f5b4:	cmp	w0, #0x0
  41f5b8:	b.ne	41f5c4 <ferror@plt+0x1b5b4>  // b.any
  41f5bc:	mov	w0, #0x1                   	// #1
  41f5c0:	str	w0, [x29, #192]
  41f5c4:	ldr	w0, [x29, #64]
  41f5c8:	cmp	w0, #0x0
  41f5cc:	b.ne	41f6cc <ferror@plt+0x1b6bc>  // b.any
  41f5d0:	ldr	x0, [x29, #40]
  41f5d4:	ldrb	w0, [x0, #56]
  41f5d8:	and	w0, w0, #0x2
  41f5dc:	and	w0, w0, #0xff
  41f5e0:	cmp	w0, #0x0
  41f5e4:	b.ne	41f6cc <ferror@plt+0x1b6bc>  // b.any
  41f5e8:	bl	41b900 <ferror@plt+0x178f0>
  41f5ec:	mov	w5, w0
  41f5f0:	ldr	x0, [x29, #24]
  41f5f4:	ldr	x1, [x0]
  41f5f8:	ldr	w0, [x29, #68]
  41f5fc:	sxtw	x0, w0
  41f600:	lsl	x0, x0, #3
  41f604:	add	x0, x1, x0
  41f608:	ldr	x0, [x0]
  41f60c:	mov	x4, x0
  41f610:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41f614:	add	x3, x0, #0xd80
  41f618:	mov	w2, #0x0                   	// #0
  41f61c:	mov	w1, w5
  41f620:	ldr	x0, [x29, #16]
  41f624:	bl	40bfd4 <ferror@plt+0x7fc4>
  41f628:	b	41f99c <ferror@plt+0x1b98c>
  41f62c:	ldr	x0, [x29, #40]
  41f630:	ldr	x0, [x0, #64]
  41f634:	cmp	x0, #0x0
  41f638:	b.eq	41f674 <ferror@plt+0x1b664>  // b.none
  41f63c:	ldr	x0, [x29, #40]
  41f640:	ldr	x0, [x0, #64]
  41f644:	add	x2, x29, #0x40
  41f648:	add	x1, x29, #0x44
  41f64c:	mov	x6, x2
  41f650:	ldr	x5, [x29, #16]
  41f654:	ldr	x4, [x29, #24]
  41f658:	ldr	x3, [x29, #32]
  41f65c:	mov	x2, x1
  41f660:	mov	x1, x0
  41f664:	ldr	x0, [x29, #40]
  41f668:	bl	41e7b8 <ferror@plt+0x1a7a8>
  41f66c:	cmp	w0, #0x0
  41f670:	b.eq	41f988 <ferror@plt+0x1b978>  // b.none
  41f674:	ldr	w0, [x29, #64]
  41f678:	cmp	w0, #0x0
  41f67c:	b.ne	41f6d0 <ferror@plt+0x1b6c0>  // b.any
  41f680:	ldr	w0, [x29, #192]
  41f684:	cmp	w0, #0x0
  41f688:	b.ne	41f6b4 <ferror@plt+0x1b6a4>  // b.any
  41f68c:	ldr	x0, [x29, #24]
  41f690:	ldr	x1, [x0]
  41f694:	ldr	w0, [x29, #68]
  41f698:	sxtw	x0, w0
  41f69c:	lsl	x0, x0, #3
  41f6a0:	add	x0, x1, x0
  41f6a4:	ldr	x0, [x0]
  41f6a8:	ldrb	w0, [x0]
  41f6ac:	cmp	w0, #0x2d
  41f6b0:	b.ne	41f6d0 <ferror@plt+0x1b6c0>  // b.any
  41f6b4:	str	wzr, [x29, #188]
  41f6b8:	b	41f6d0 <ferror@plt+0x1b6c0>
  41f6bc:	nop
  41f6c0:	b	41f6d0 <ferror@plt+0x1b6c0>
  41f6c4:	nop
  41f6c8:	b	41f6d0 <ferror@plt+0x1b6c0>
  41f6cc:	nop
  41f6d0:	ldr	w0, [x29, #68]
  41f6d4:	add	w0, w0, #0x1
  41f6d8:	str	w0, [x29, #68]
  41f6dc:	ldr	x0, [x29, #32]
  41f6e0:	ldr	w1, [x0]
  41f6e4:	ldr	w0, [x29, #68]
  41f6e8:	cmp	w1, w0
  41f6ec:	b.gt	41ee5c <ferror@plt+0x1ae4c>
  41f6f0:	ldr	w0, [x29, #188]
  41f6f4:	cmp	w0, #0x0
  41f6f8:	b.le	41f720 <ferror@plt+0x1b710>
  41f6fc:	ldr	x0, [x29, #24]
  41f700:	ldr	x1, [x0]
  41f704:	ldrsw	x0, [x29, #188]
  41f708:	lsl	x0, x0, #3
  41f70c:	add	x0, x1, x0
  41f710:	mov	x2, #0x0                   	// #0
  41f714:	mov	x1, x0
  41f718:	ldr	x0, [x29, #40]
  41f71c:	bl	41d520 <ferror@plt+0x19510>
  41f720:	ldr	x0, [x29, #40]
  41f724:	ldr	x0, [x0]
  41f728:	str	x0, [x29, #208]
  41f72c:	b	41f784 <ferror@plt+0x1b774>
  41f730:	ldr	x0, [x29, #208]
  41f734:	ldr	x0, [x0]
  41f738:	str	x0, [x29, #88]
  41f73c:	ldr	x0, [x29, #88]
  41f740:	ldr	x0, [x0, #88]
  41f744:	cmp	x0, #0x0
  41f748:	b.eq	41f778 <ferror@plt+0x1b768>  // b.none
  41f74c:	ldr	x0, [x29, #88]
  41f750:	ldr	x4, [x0, #88]
  41f754:	ldr	x0, [x29, #88]
  41f758:	ldr	x0, [x0, #32]
  41f75c:	ldr	x3, [x29, #16]
  41f760:	mov	x2, x0
  41f764:	ldr	x1, [x29, #88]
  41f768:	ldr	x0, [x29, #40]
  41f76c:	blr	x4
  41f770:	cmp	w0, #0x0
  41f774:	b.eq	41f990 <ferror@plt+0x1b980>  // b.none
  41f778:	ldr	x0, [x29, #208]
  41f77c:	ldr	x0, [x0, #8]
  41f780:	str	x0, [x29, #208]
  41f784:	ldr	x0, [x29, #208]
  41f788:	cmp	x0, #0x0
  41f78c:	b.ne	41f730 <ferror@plt+0x1b720>  // b.any
  41f790:	ldr	x0, [x29, #40]
  41f794:	ldr	x0, [x0, #64]
  41f798:	cmp	x0, #0x0
  41f79c:	b.eq	41f7ec <ferror@plt+0x1b7dc>  // b.none
  41f7a0:	ldr	x0, [x29, #40]
  41f7a4:	ldr	x0, [x0, #64]
  41f7a8:	ldr	x0, [x0, #88]
  41f7ac:	cmp	x0, #0x0
  41f7b0:	b.eq	41f7ec <ferror@plt+0x1b7dc>  // b.none
  41f7b4:	ldr	x0, [x29, #40]
  41f7b8:	ldr	x0, [x0, #64]
  41f7bc:	ldr	x4, [x0, #88]
  41f7c0:	ldr	x0, [x29, #40]
  41f7c4:	ldr	x1, [x0, #64]
  41f7c8:	ldr	x0, [x29, #40]
  41f7cc:	ldr	x0, [x0, #64]
  41f7d0:	ldr	x0, [x0, #32]
  41f7d4:	ldr	x3, [x29, #16]
  41f7d8:	mov	x2, x0
  41f7dc:	ldr	x0, [x29, #40]
  41f7e0:	blr	x4
  41f7e4:	cmp	w0, #0x0
  41f7e8:	b.eq	41f998 <ferror@plt+0x1b988>  // b.none
  41f7ec:	ldr	x0, [x29, #32]
  41f7f0:	cmp	x0, #0x0
  41f7f4:	b.eq	41f950 <ferror@plt+0x1b940>  // b.none
  41f7f8:	ldr	x0, [x29, #24]
  41f7fc:	cmp	x0, #0x0
  41f800:	b.eq	41f950 <ferror@plt+0x1b940>  // b.none
  41f804:	mov	w1, #0x1                   	// #1
  41f808:	ldr	x0, [x29, #40]
  41f80c:	bl	41eb6c <ferror@plt+0x1ab5c>
  41f810:	mov	w0, #0x1                   	// #1
  41f814:	str	w0, [x29, #68]
  41f818:	b	41f93c <ferror@plt+0x1b92c>
  41f81c:	ldr	w0, [x29, #68]
  41f820:	str	w0, [x29, #216]
  41f824:	b	41f854 <ferror@plt+0x1b844>
  41f828:	ldr	x0, [x29, #24]
  41f82c:	ldr	x1, [x0]
  41f830:	ldrsw	x0, [x29, #216]
  41f834:	lsl	x0, x0, #3
  41f838:	add	x0, x1, x0
  41f83c:	ldr	x0, [x0]
  41f840:	cmp	x0, #0x0
  41f844:	b.ne	41f86c <ferror@plt+0x1b85c>  // b.any
  41f848:	ldr	w0, [x29, #216]
  41f84c:	add	w0, w0, #0x1
  41f850:	str	w0, [x29, #216]
  41f854:	ldr	x0, [x29, #32]
  41f858:	ldr	w0, [x0]
  41f85c:	ldr	w1, [x29, #216]
  41f860:	cmp	w1, w0
  41f864:	b.lt	41f828 <ferror@plt+0x1b818>  // b.tstop
  41f868:	b	41f870 <ferror@plt+0x1b860>
  41f86c:	nop
  41f870:	ldr	w0, [x29, #68]
  41f874:	ldr	w1, [x29, #216]
  41f878:	cmp	w1, w0
  41f87c:	b.le	41f930 <ferror@plt+0x1b920>
  41f880:	ldr	w0, [x29, #68]
  41f884:	ldr	w1, [x29, #216]
  41f888:	sub	w0, w1, w0
  41f88c:	str	w0, [x29, #216]
  41f890:	ldr	w0, [x29, #68]
  41f894:	ldr	w1, [x29, #216]
  41f898:	add	w0, w1, w0
  41f89c:	str	w0, [x29, #220]
  41f8a0:	b	41f904 <ferror@plt+0x1b8f4>
  41f8a4:	ldr	x0, [x29, #24]
  41f8a8:	ldr	x1, [x0]
  41f8ac:	ldrsw	x0, [x29, #220]
  41f8b0:	lsl	x0, x0, #3
  41f8b4:	add	x1, x1, x0
  41f8b8:	ldr	x0, [x29, #24]
  41f8bc:	ldr	x2, [x0]
  41f8c0:	ldr	w3, [x29, #220]
  41f8c4:	ldr	w0, [x29, #216]
  41f8c8:	sub	w0, w3, w0
  41f8cc:	sxtw	x0, w0
  41f8d0:	lsl	x0, x0, #3
  41f8d4:	add	x0, x2, x0
  41f8d8:	ldr	x1, [x1]
  41f8dc:	str	x1, [x0]
  41f8e0:	ldr	x0, [x29, #24]
  41f8e4:	ldr	x1, [x0]
  41f8e8:	ldrsw	x0, [x29, #220]
  41f8ec:	lsl	x0, x0, #3
  41f8f0:	add	x0, x1, x0
  41f8f4:	str	xzr, [x0]
  41f8f8:	ldr	w0, [x29, #220]
  41f8fc:	add	w0, w0, #0x1
  41f900:	str	w0, [x29, #220]
  41f904:	ldr	x0, [x29, #32]
  41f908:	ldr	w0, [x0]
  41f90c:	ldr	w1, [x29, #220]
  41f910:	cmp	w1, w0
  41f914:	b.lt	41f8a4 <ferror@plt+0x1b894>  // b.tstop
  41f918:	ldr	x0, [x29, #32]
  41f91c:	ldr	w1, [x0]
  41f920:	ldr	w0, [x29, #216]
  41f924:	sub	w1, w1, w0
  41f928:	ldr	x0, [x29, #32]
  41f92c:	str	w1, [x0]
  41f930:	ldr	w0, [x29, #68]
  41f934:	add	w0, w0, #0x1
  41f938:	str	w0, [x29, #68]
  41f93c:	ldr	x0, [x29, #32]
  41f940:	ldr	w1, [x0]
  41f944:	ldr	w0, [x29, #68]
  41f948:	cmp	w1, w0
  41f94c:	b.gt	41f81c <ferror@plt+0x1b80c>
  41f950:	mov	w0, #0x1                   	// #1
  41f954:	b	41fa74 <ferror@plt+0x1ba64>
  41f958:	nop
  41f95c:	b	41f99c <ferror@plt+0x1b98c>
  41f960:	nop
  41f964:	b	41f99c <ferror@plt+0x1b98c>
  41f968:	nop
  41f96c:	b	41f99c <ferror@plt+0x1b98c>
  41f970:	nop
  41f974:	b	41f99c <ferror@plt+0x1b98c>
  41f978:	nop
  41f97c:	b	41f99c <ferror@plt+0x1b98c>
  41f980:	nop
  41f984:	b	41f99c <ferror@plt+0x1b98c>
  41f988:	nop
  41f98c:	b	41f99c <ferror@plt+0x1b98c>
  41f990:	nop
  41f994:	b	41f99c <ferror@plt+0x1b98c>
  41f998:	nop
  41f99c:	ldr	x0, [x29, #40]
  41f9a0:	ldr	x0, [x0]
  41f9a4:	str	x0, [x29, #208]
  41f9a8:	b	41f9f8 <ferror@plt+0x1b9e8>
  41f9ac:	ldr	x0, [x29, #208]
  41f9b0:	ldr	x0, [x0]
  41f9b4:	str	x0, [x29, #72]
  41f9b8:	ldr	x0, [x29, #72]
  41f9bc:	ldr	x0, [x0, #96]
  41f9c0:	cmp	x0, #0x0
  41f9c4:	b.eq	41f9ec <ferror@plt+0x1b9dc>  // b.none
  41f9c8:	ldr	x0, [x29, #72]
  41f9cc:	ldr	x4, [x0, #96]
  41f9d0:	ldr	x0, [x29, #72]
  41f9d4:	ldr	x0, [x0, #32]
  41f9d8:	ldr	x3, [x29, #16]
  41f9dc:	mov	x2, x0
  41f9e0:	ldr	x1, [x29, #72]
  41f9e4:	ldr	x0, [x29, #40]
  41f9e8:	blr	x4
  41f9ec:	ldr	x0, [x29, #208]
  41f9f0:	ldr	x0, [x0, #8]
  41f9f4:	str	x0, [x29, #208]
  41f9f8:	ldr	x0, [x29, #208]
  41f9fc:	cmp	x0, #0x0
  41fa00:	b.ne	41f9ac <ferror@plt+0x1b99c>  // b.any
  41fa04:	ldr	x0, [x29, #40]
  41fa08:	ldr	x0, [x0, #64]
  41fa0c:	cmp	x0, #0x0
  41fa10:	b.eq	41fa58 <ferror@plt+0x1ba48>  // b.none
  41fa14:	ldr	x0, [x29, #40]
  41fa18:	ldr	x0, [x0, #64]
  41fa1c:	ldr	x0, [x0, #96]
  41fa20:	cmp	x0, #0x0
  41fa24:	b.eq	41fa58 <ferror@plt+0x1ba48>  // b.none
  41fa28:	ldr	x0, [x29, #40]
  41fa2c:	ldr	x0, [x0, #64]
  41fa30:	ldr	x4, [x0, #96]
  41fa34:	ldr	x0, [x29, #40]
  41fa38:	ldr	x1, [x0, #64]
  41fa3c:	ldr	x0, [x29, #40]
  41fa40:	ldr	x0, [x0, #64]
  41fa44:	ldr	x0, [x0, #32]
  41fa48:	ldr	x3, [x29, #16]
  41fa4c:	mov	x2, x0
  41fa50:	ldr	x0, [x29, #40]
  41fa54:	blr	x4
  41fa58:	mov	w1, #0x1                   	// #1
  41fa5c:	ldr	x0, [x29, #40]
  41fa60:	bl	41e9b8 <ferror@plt+0x1a9a8>
  41fa64:	mov	w1, #0x0                   	// #0
  41fa68:	ldr	x0, [x29, #40]
  41fa6c:	bl	41eb6c <ferror@plt+0x1ab5c>
  41fa70:	mov	w0, #0x0                   	// #0
  41fa74:	mov	sp, x29
  41fa78:	ldp	x29, x30, [sp], #224
  41fa7c:	ret
  41fa80:	stp	x29, x30, [sp, #-80]!
  41fa84:	mov	x29, sp
  41fa88:	str	x0, [sp, #56]
  41fa8c:	str	x1, [sp, #48]
  41fa90:	str	x2, [sp, #40]
  41fa94:	str	x3, [sp, #32]
  41fa98:	str	x4, [sp, #24]
  41fa9c:	mov	x1, #0x68                  	// #104
  41faa0:	mov	x0, #0x1                   	// #1
  41faa4:	bl	418820 <ferror@plt+0x14810>
  41faa8:	str	x0, [sp, #72]
  41faac:	ldr	x0, [sp, #56]
  41fab0:	bl	428d58 <ferror@plt+0x24d48>
  41fab4:	mov	x1, x0
  41fab8:	ldr	x0, [sp, #72]
  41fabc:	str	x1, [x0]
  41fac0:	ldr	x0, [sp, #48]
  41fac4:	bl	428d58 <ferror@plt+0x24d48>
  41fac8:	mov	x1, x0
  41facc:	ldr	x0, [sp, #72]
  41fad0:	str	x1, [x0, #8]
  41fad4:	ldr	x0, [sp, #40]
  41fad8:	bl	428d58 <ferror@plt+0x24d48>
  41fadc:	mov	x1, x0
  41fae0:	ldr	x0, [sp, #72]
  41fae4:	str	x1, [x0, #16]
  41fae8:	ldr	x0, [sp, #72]
  41faec:	ldr	x1, [sp, #32]
  41faf0:	str	x1, [x0, #32]
  41faf4:	ldr	x0, [sp, #72]
  41faf8:	ldr	x1, [sp, #24]
  41fafc:	str	x1, [x0, #24]
  41fb00:	ldr	x0, [sp, #72]
  41fb04:	ldp	x29, x30, [sp], #80
  41fb08:	ret
  41fb0c:	stp	x29, x30, [sp, #-32]!
  41fb10:	mov	x29, sp
  41fb14:	str	x0, [sp, #24]
  41fb18:	ldr	x0, [sp, #24]
  41fb1c:	cmp	x0, #0x0
  41fb20:	b.ne	41fb44 <ferror@plt+0x1bb34>  // b.any
  41fb24:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41fb28:	add	x2, x0, #0x948
  41fb2c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  41fb30:	add	x1, x0, #0x48
  41fb34:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41fb38:	add	x0, x0, #0x910
  41fb3c:	bl	41aa2c <ferror@plt+0x16a1c>
  41fb40:	b	41fbc4 <ferror@plt+0x1bbb4>
  41fb44:	ldr	x0, [sp, #24]
  41fb48:	ldr	x0, [x0]
  41fb4c:	bl	4185e0 <ferror@plt+0x145d0>
  41fb50:	ldr	x0, [sp, #24]
  41fb54:	ldr	x0, [x0, #8]
  41fb58:	bl	4185e0 <ferror@plt+0x145d0>
  41fb5c:	ldr	x0, [sp, #24]
  41fb60:	ldr	x0, [x0, #16]
  41fb64:	bl	4185e0 <ferror@plt+0x145d0>
  41fb68:	ldr	x0, [sp, #24]
  41fb6c:	ldr	x0, [x0, #64]
  41fb70:	bl	4185e0 <ferror@plt+0x145d0>
  41fb74:	ldr	x0, [sp, #24]
  41fb78:	ldr	x0, [x0, #24]
  41fb7c:	cmp	x0, #0x0
  41fb80:	b.eq	41fb98 <ferror@plt+0x1bb88>  // b.none
  41fb84:	ldr	x0, [sp, #24]
  41fb88:	ldr	x1, [x0, #24]
  41fb8c:	ldr	x0, [sp, #24]
  41fb90:	ldr	x0, [x0, #32]
  41fb94:	blr	x1
  41fb98:	ldr	x0, [sp, #24]
  41fb9c:	ldr	x0, [x0, #48]
  41fba0:	cmp	x0, #0x0
  41fba4:	b.eq	41fbbc <ferror@plt+0x1bbac>  // b.none
  41fba8:	ldr	x0, [sp, #24]
  41fbac:	ldr	x1, [x0, #48]
  41fbb0:	ldr	x0, [sp, #24]
  41fbb4:	ldr	x0, [x0, #56]
  41fbb8:	blr	x1
  41fbbc:	ldr	x0, [sp, #24]
  41fbc0:	bl	4185e0 <ferror@plt+0x145d0>
  41fbc4:	ldp	x29, x30, [sp], #32
  41fbc8:	ret
  41fbcc:	stp	x29, x30, [sp, #-48]!
  41fbd0:	mov	x29, sp
  41fbd4:	str	x0, [sp, #24]
  41fbd8:	str	x1, [sp, #16]
  41fbdc:	ldr	x0, [sp, #16]
  41fbe0:	cmp	x0, #0x0
  41fbe4:	b.ne	41fc08 <ferror@plt+0x1bbf8>  // b.any
  41fbe8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41fbec:	add	x2, x0, #0xa20
  41fbf0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  41fbf4:	add	x1, x0, #0x60
  41fbf8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41fbfc:	add	x0, x0, #0x910
  41fc00:	bl	41aa2c <ferror@plt+0x16a1c>
  41fc04:	b	420044 <ferror@plt+0x1c034>
  41fc08:	str	wzr, [sp, #40]
  41fc0c:	b	41fc1c <ferror@plt+0x1bc0c>
  41fc10:	ldr	w0, [sp, #40]
  41fc14:	add	w0, w0, #0x1
  41fc18:	str	w0, [sp, #40]
  41fc1c:	ldrsw	x1, [sp, #40]
  41fc20:	mov	x0, x1
  41fc24:	lsl	x0, x0, #1
  41fc28:	add	x0, x0, x1
  41fc2c:	lsl	x0, x0, #4
  41fc30:	mov	x1, x0
  41fc34:	ldr	x0, [sp, #16]
  41fc38:	add	x0, x0, x1
  41fc3c:	ldr	x0, [x0]
  41fc40:	cmp	x0, #0x0
  41fc44:	b.ne	41fc10 <ferror@plt+0x1bc00>  // b.any
  41fc48:	ldr	x0, [sp, #24]
  41fc4c:	ldr	x3, [x0, #64]
  41fc50:	ldr	x0, [sp, #24]
  41fc54:	ldr	w1, [x0, #72]
  41fc58:	ldr	w0, [sp, #40]
  41fc5c:	add	w0, w1, w0
  41fc60:	sxtw	x0, w0
  41fc64:	mov	x2, #0x30                  	// #48
  41fc68:	mov	x1, x0
  41fc6c:	mov	x0, x3
  41fc70:	bl	4188a8 <ferror@plt+0x14898>
  41fc74:	mov	x1, x0
  41fc78:	ldr	x0, [sp, #24]
  41fc7c:	str	x1, [x0, #64]
  41fc80:	ldr	x0, [sp, #24]
  41fc84:	ldr	x2, [x0, #64]
  41fc88:	ldr	x0, [sp, #24]
  41fc8c:	ldr	w0, [x0, #72]
  41fc90:	sxtw	x1, w0
  41fc94:	mov	x0, x1
  41fc98:	lsl	x0, x0, #1
  41fc9c:	add	x0, x0, x1
  41fca0:	lsl	x0, x0, #4
  41fca4:	add	x3, x2, x0
  41fca8:	ldrsw	x1, [sp, #40]
  41fcac:	mov	x0, x1
  41fcb0:	lsl	x0, x0, #1
  41fcb4:	add	x0, x0, x1
  41fcb8:	lsl	x0, x0, #4
  41fcbc:	mov	x2, x0
  41fcc0:	ldr	x1, [sp, #16]
  41fcc4:	mov	x0, x3
  41fcc8:	bl	4034c0 <memcpy@plt>
  41fccc:	ldr	x0, [sp, #24]
  41fcd0:	ldr	w0, [x0, #72]
  41fcd4:	str	w0, [sp, #44]
  41fcd8:	b	420010 <ferror@plt+0x1c000>
  41fcdc:	ldr	x0, [sp, #24]
  41fce0:	ldr	x2, [x0, #64]
  41fce4:	ldrsw	x1, [sp, #44]
  41fce8:	mov	x0, x1
  41fcec:	lsl	x0, x0, #1
  41fcf0:	add	x0, x0, x1
  41fcf4:	lsl	x0, x0, #4
  41fcf8:	add	x0, x2, x0
  41fcfc:	ldrb	w0, [x0, #8]
  41fd00:	strb	w0, [sp, #39]
  41fd04:	ldrb	w0, [sp, #39]
  41fd08:	cmp	w0, #0x2d
  41fd0c:	b.eq	41fd44 <ferror@plt+0x1bd34>  // b.none
  41fd10:	ldrb	w0, [sp, #39]
  41fd14:	cmp	w0, #0x0
  41fd18:	b.eq	41fdb8 <ferror@plt+0x1bda8>  // b.none
  41fd1c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  41fd20:	add	x0, x0, #0xf8
  41fd24:	ldr	x1, [x0]
  41fd28:	ldrb	w0, [sp, #39]
  41fd2c:	lsl	x0, x0, #1
  41fd30:	add	x0, x1, x0
  41fd34:	ldrh	w0, [x0]
  41fd38:	and	w0, w0, #0x40
  41fd3c:	cmp	w0, #0x0
  41fd40:	b.ne	41fdb8 <ferror@plt+0x1bda8>  // b.any
  41fd44:	ldrb	w3, [sp, #39]
  41fd48:	ldrb	w4, [sp, #39]
  41fd4c:	ldr	x0, [sp, #24]
  41fd50:	ldr	x5, [x0]
  41fd54:	ldr	x0, [sp, #24]
  41fd58:	ldr	x2, [x0, #64]
  41fd5c:	ldrsw	x1, [sp, #44]
  41fd60:	mov	x0, x1
  41fd64:	lsl	x0, x0, #1
  41fd68:	add	x0, x0, x1
  41fd6c:	lsl	x0, x0, #4
  41fd70:	add	x0, x2, x0
  41fd74:	ldr	x0, [x0]
  41fd78:	mov	x6, x0
  41fd7c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41fd80:	add	x2, x0, #0xd98
  41fd84:	mov	w1, #0x10                  	// #16
  41fd88:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41fd8c:	add	x0, x0, #0x910
  41fd90:	bl	41a980 <ferror@plt+0x16970>
  41fd94:	ldr	x0, [sp, #24]
  41fd98:	ldr	x2, [x0, #64]
  41fd9c:	ldrsw	x1, [sp, #44]
  41fda0:	mov	x0, x1
  41fda4:	lsl	x0, x0, #1
  41fda8:	add	x0, x0, x1
  41fdac:	lsl	x0, x0, #4
  41fdb0:	add	x0, x2, x0
  41fdb4:	strb	wzr, [x0, #8]
  41fdb8:	ldr	x0, [sp, #24]
  41fdbc:	ldr	x2, [x0, #64]
  41fdc0:	ldrsw	x1, [sp, #44]
  41fdc4:	mov	x0, x1
  41fdc8:	lsl	x0, x0, #1
  41fdcc:	add	x0, x0, x1
  41fdd0:	lsl	x0, x0, #4
  41fdd4:	add	x0, x2, x0
  41fdd8:	ldr	w0, [x0, #16]
  41fddc:	cmp	w0, #0x0
  41fde0:	b.eq	41fecc <ferror@plt+0x1bebc>  // b.none
  41fde4:	ldr	x0, [sp, #24]
  41fde8:	ldr	x2, [x0, #64]
  41fdec:	ldrsw	x1, [sp, #44]
  41fdf0:	mov	x0, x1
  41fdf4:	lsl	x0, x0, #1
  41fdf8:	add	x0, x0, x1
  41fdfc:	lsl	x0, x0, #4
  41fe00:	add	x0, x2, x0
  41fe04:	ldr	w0, [x0, #12]
  41fe08:	and	w0, w0, #0x4
  41fe0c:	cmp	w0, #0x0
  41fe10:	b.eq	41fecc <ferror@plt+0x1bebc>  // b.none
  41fe14:	ldr	x0, [sp, #24]
  41fe18:	ldr	x2, [x0, #64]
  41fe1c:	ldrsw	x1, [sp, #44]
  41fe20:	mov	x0, x1
  41fe24:	lsl	x0, x0, #1
  41fe28:	add	x0, x0, x1
  41fe2c:	lsl	x0, x0, #4
  41fe30:	add	x0, x2, x0
  41fe34:	ldr	w3, [x0, #16]
  41fe38:	ldr	x0, [sp, #24]
  41fe3c:	ldr	x4, [x0]
  41fe40:	ldr	x0, [sp, #24]
  41fe44:	ldr	x2, [x0, #64]
  41fe48:	ldrsw	x1, [sp, #44]
  41fe4c:	mov	x0, x1
  41fe50:	lsl	x0, x0, #1
  41fe54:	add	x0, x0, x1
  41fe58:	lsl	x0, x0, #4
  41fe5c:	add	x0, x2, x0
  41fe60:	ldr	x0, [x0]
  41fe64:	mov	x5, x0
  41fe68:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41fe6c:	add	x2, x0, #0xde0
  41fe70:	mov	w1, #0x10                  	// #16
  41fe74:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41fe78:	add	x0, x0, #0x910
  41fe7c:	bl	41a980 <ferror@plt+0x16970>
  41fe80:	ldr	x0, [sp, #24]
  41fe84:	ldr	x2, [x0, #64]
  41fe88:	ldrsw	x1, [sp, #44]
  41fe8c:	mov	x0, x1
  41fe90:	lsl	x0, x0, #1
  41fe94:	add	x0, x0, x1
  41fe98:	lsl	x0, x0, #4
  41fe9c:	add	x0, x2, x0
  41fea0:	ldr	w2, [x0, #12]
  41fea4:	ldr	x0, [sp, #24]
  41fea8:	ldr	x3, [x0, #64]
  41feac:	ldrsw	x1, [sp, #44]
  41feb0:	mov	x0, x1
  41feb4:	lsl	x0, x0, #1
  41feb8:	add	x0, x0, x1
  41febc:	lsl	x0, x0, #4
  41fec0:	add	x0, x3, x0
  41fec4:	and	w1, w2, #0xfffffffb
  41fec8:	str	w1, [x0, #12]
  41fecc:	ldr	x0, [sp, #24]
  41fed0:	ldr	x2, [x0, #64]
  41fed4:	ldrsw	x1, [sp, #44]
  41fed8:	mov	x0, x1
  41fedc:	lsl	x0, x0, #1
  41fee0:	add	x0, x0, x1
  41fee4:	lsl	x0, x0, #4
  41fee8:	add	x0, x2, x0
  41feec:	ldr	w0, [x0, #16]
  41fef0:	cmp	w0, #0x3
  41fef4:	b.eq	420004 <ferror@plt+0x1bff4>  // b.none
  41fef8:	ldr	x0, [sp, #24]
  41fefc:	ldr	x2, [x0, #64]
  41ff00:	ldrsw	x1, [sp, #44]
  41ff04:	mov	x0, x1
  41ff08:	lsl	x0, x0, #1
  41ff0c:	add	x0, x0, x1
  41ff10:	lsl	x0, x0, #4
  41ff14:	add	x0, x2, x0
  41ff18:	ldr	w0, [x0, #12]
  41ff1c:	and	w0, w0, #0x38
  41ff20:	cmp	w0, #0x0
  41ff24:	b.eq	420004 <ferror@plt+0x1bff4>  // b.none
  41ff28:	ldr	x0, [sp, #24]
  41ff2c:	ldr	x2, [x0, #64]
  41ff30:	ldrsw	x1, [sp, #44]
  41ff34:	mov	x0, x1
  41ff38:	lsl	x0, x0, #1
  41ff3c:	add	x0, x0, x1
  41ff40:	lsl	x0, x0, #4
  41ff44:	add	x0, x2, x0
  41ff48:	ldr	w3, [x0, #12]
  41ff4c:	ldr	x0, [sp, #24]
  41ff50:	ldr	x2, [x0, #64]
  41ff54:	ldrsw	x1, [sp, #44]
  41ff58:	mov	x0, x1
  41ff5c:	lsl	x0, x0, #1
  41ff60:	add	x0, x0, x1
  41ff64:	lsl	x0, x0, #4
  41ff68:	add	x0, x2, x0
  41ff6c:	ldr	w4, [x0, #16]
  41ff70:	ldr	x0, [sp, #24]
  41ff74:	ldr	x5, [x0]
  41ff78:	ldr	x0, [sp, #24]
  41ff7c:	ldr	x2, [x0, #64]
  41ff80:	ldrsw	x1, [sp, #44]
  41ff84:	mov	x0, x1
  41ff88:	lsl	x0, x0, #1
  41ff8c:	add	x0, x0, x1
  41ff90:	lsl	x0, x0, #4
  41ff94:	add	x0, x2, x0
  41ff98:	ldr	x0, [x0]
  41ff9c:	mov	x6, x0
  41ffa0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ffa4:	add	x2, x0, #0xe30
  41ffa8:	mov	w1, #0x10                  	// #16
  41ffac:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  41ffb0:	add	x0, x0, #0x910
  41ffb4:	bl	41a980 <ferror@plt+0x16970>
  41ffb8:	ldr	x0, [sp, #24]
  41ffbc:	ldr	x2, [x0, #64]
  41ffc0:	ldrsw	x1, [sp, #44]
  41ffc4:	mov	x0, x1
  41ffc8:	lsl	x0, x0, #1
  41ffcc:	add	x0, x0, x1
  41ffd0:	lsl	x0, x0, #4
  41ffd4:	add	x0, x2, x0
  41ffd8:	ldr	w2, [x0, #12]
  41ffdc:	ldr	x0, [sp, #24]
  41ffe0:	ldr	x3, [x0, #64]
  41ffe4:	ldrsw	x1, [sp, #44]
  41ffe8:	mov	x0, x1
  41ffec:	lsl	x0, x0, #1
  41fff0:	add	x0, x0, x1
  41fff4:	lsl	x0, x0, #4
  41fff8:	add	x0, x3, x0
  41fffc:	and	w1, w2, #0xffffffc7
  420000:	str	w1, [x0, #12]
  420004:	ldr	w0, [sp, #44]
  420008:	add	w0, w0, #0x1
  42000c:	str	w0, [sp, #44]
  420010:	ldr	x0, [sp, #24]
  420014:	ldr	w1, [x0, #72]
  420018:	ldr	w0, [sp, #40]
  42001c:	add	w0, w1, w0
  420020:	ldr	w1, [sp, #44]
  420024:	cmp	w1, w0
  420028:	b.lt	41fcdc <ferror@plt+0x1bccc>  // b.tstop
  42002c:	ldr	x0, [sp, #24]
  420030:	ldr	w1, [x0, #72]
  420034:	ldr	w0, [sp, #40]
  420038:	add	w1, w1, w0
  42003c:	ldr	x0, [sp, #24]
  420040:	str	w1, [x0, #72]
  420044:	ldp	x29, x30, [sp], #48
  420048:	ret
  42004c:	stp	x29, x30, [sp, #-48]!
  420050:	mov	x29, sp
  420054:	str	x0, [sp, #40]
  420058:	str	x1, [sp, #32]
  42005c:	str	x2, [sp, #24]
  420060:	ldr	x0, [sp, #40]
  420064:	cmp	x0, #0x0
  420068:	b.ne	42008c <ferror@plt+0x1c07c>  // b.any
  42006c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420070:	add	x2, x0, #0x948
  420074:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420078:	add	x1, x0, #0x80
  42007c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420080:	add	x0, x0, #0x910
  420084:	bl	41aa2c <ferror@plt+0x16a1c>
  420088:	b	4200a4 <ferror@plt+0x1c094>
  42008c:	ldr	x0, [sp, #40]
  420090:	ldr	x1, [sp, #32]
  420094:	str	x1, [x0, #80]
  420098:	ldr	x0, [sp, #40]
  42009c:	ldr	x1, [sp, #24]
  4200a0:	str	x1, [x0, #88]
  4200a4:	ldp	x29, x30, [sp], #48
  4200a8:	ret
  4200ac:	stp	x29, x30, [sp, #-32]!
  4200b0:	mov	x29, sp
  4200b4:	str	x0, [sp, #24]
  4200b8:	str	x1, [sp, #16]
  4200bc:	ldr	x0, [sp, #24]
  4200c0:	cmp	x0, #0x0
  4200c4:	b.ne	4200e8 <ferror@plt+0x1c0d8>  // b.any
  4200c8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4200cc:	add	x2, x0, #0x948
  4200d0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4200d4:	add	x1, x0, #0xa0
  4200d8:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4200dc:	add	x0, x0, #0x910
  4200e0:	bl	41aa2c <ferror@plt+0x16a1c>
  4200e4:	b	4200f4 <ferror@plt+0x1c0e4>
  4200e8:	ldr	x0, [sp, #24]
  4200ec:	ldr	x1, [sp, #16]
  4200f0:	str	x1, [x0, #96]
  4200f4:	ldp	x29, x30, [sp], #32
  4200f8:	ret
  4200fc:	stp	x29, x30, [sp, #-48]!
  420100:	mov	x29, sp
  420104:	str	x0, [sp, #40]
  420108:	str	x1, [sp, #32]
  42010c:	str	x2, [sp, #24]
  420110:	str	x3, [sp, #16]
  420114:	ldr	x0, [sp, #40]
  420118:	cmp	x0, #0x0
  42011c:	b.ne	420140 <ferror@plt+0x1c130>  // b.any
  420120:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420124:	add	x2, x0, #0x948
  420128:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42012c:	add	x1, x0, #0xc0
  420130:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420134:	add	x0, x0, #0x910
  420138:	bl	41aa2c <ferror@plt+0x16a1c>
  42013c:	b	420188 <ferror@plt+0x1c178>
  420140:	ldr	x0, [sp, #40]
  420144:	ldr	x0, [x0, #48]
  420148:	cmp	x0, #0x0
  42014c:	b.eq	420164 <ferror@plt+0x1c154>  // b.none
  420150:	ldr	x0, [sp, #40]
  420154:	ldr	x1, [x0, #48]
  420158:	ldr	x0, [sp, #40]
  42015c:	ldr	x0, [x0, #56]
  420160:	blr	x1
  420164:	ldr	x0, [sp, #40]
  420168:	ldr	x1, [sp, #32]
  42016c:	str	x1, [x0, #40]
  420170:	ldr	x0, [sp, #40]
  420174:	ldr	x1, [sp, #24]
  420178:	str	x1, [x0, #56]
  42017c:	ldr	x0, [sp, #40]
  420180:	ldr	x1, [sp, #16]
  420184:	str	x1, [x0, #48]
  420188:	ldp	x29, x30, [sp], #48
  42018c:	ret
  420190:	stp	x29, x30, [sp, #-32]!
  420194:	mov	x29, sp
  420198:	str	x0, [sp, #24]
  42019c:	str	x1, [sp, #16]
  4201a0:	ldr	x1, [sp, #24]
  4201a4:	ldr	x0, [sp, #16]
  4201a8:	bl	40ec68 <ferror@plt+0xac58>
  4201ac:	ldp	x29, x30, [sp], #32
  4201b0:	ret
  4201b4:	stp	x29, x30, [sp, #-32]!
  4201b8:	mov	x29, sp
  4201bc:	str	x0, [sp, #24]
  4201c0:	str	x1, [sp, #16]
  4201c4:	ldr	x0, [sp, #24]
  4201c8:	cmp	x0, #0x0
  4201cc:	b.ne	4201f0 <ferror@plt+0x1c1e0>  // b.any
  4201d0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4201d4:	add	x2, x0, #0x948
  4201d8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4201dc:	add	x1, x0, #0xe8
  4201e0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4201e4:	add	x0, x0, #0x910
  4201e8:	bl	41aa2c <ferror@plt+0x16a1c>
  4201ec:	b	420218 <ferror@plt+0x1c208>
  4201f0:	ldr	x0, [sp, #16]
  4201f4:	bl	428d58 <ferror@plt+0x24d48>
  4201f8:	mov	x1, x0
  4201fc:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  420200:	add	x3, x0, #0x5e0
  420204:	mov	x2, x1
  420208:	adrp	x0, 420000 <ferror@plt+0x1bff0>
  42020c:	add	x1, x0, #0x190
  420210:	ldr	x0, [sp, #24]
  420214:	bl	4200fc <ferror@plt+0x1c0ec>
  420218:	ldp	x29, x30, [sp], #32
  42021c:	ret
  420220:	stp	x29, x30, [sp, #-48]!
  420224:	mov	x29, sp
  420228:	str	x0, [sp, #40]
  42022c:	str	x1, [sp, #32]
  420230:	str	x2, [sp, #24]
  420234:	str	x3, [sp, #16]
  420238:	ldr	x0, [sp, #40]
  42023c:	cmp	x0, #0x0
  420240:	b.ne	420264 <ferror@plt+0x1c254>  // b.any
  420244:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420248:	add	x2, x0, #0x938
  42024c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420250:	add	x1, x0, #0x110
  420254:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420258:	add	x0, x0, #0x910
  42025c:	bl	41aa2c <ferror@plt+0x16a1c>
  420260:	b	4202ac <ferror@plt+0x1c29c>
  420264:	ldr	x0, [sp, #40]
  420268:	ldr	x0, [x0, #40]
  42026c:	cmp	x0, #0x0
  420270:	b.eq	420288 <ferror@plt+0x1c278>  // b.none
  420274:	ldr	x0, [sp, #40]
  420278:	ldr	x1, [x0, #40]
  42027c:	ldr	x0, [sp, #40]
  420280:	ldr	x0, [x0, #48]
  420284:	blr	x1
  420288:	ldr	x0, [sp, #40]
  42028c:	ldr	x1, [sp, #32]
  420290:	str	x1, [x0, #32]
  420294:	ldr	x0, [sp, #40]
  420298:	ldr	x1, [sp, #24]
  42029c:	str	x1, [x0, #48]
  4202a0:	ldr	x0, [sp, #40]
  4202a4:	ldr	x1, [sp, #16]
  4202a8:	str	x1, [x0, #40]
  4202ac:	ldp	x29, x30, [sp], #48
  4202b0:	ret
  4202b4:	stp	x29, x30, [sp, #-32]!
  4202b8:	mov	x29, sp
  4202bc:	str	x0, [sp, #24]
  4202c0:	str	x1, [sp, #16]
  4202c4:	ldr	x0, [sp, #24]
  4202c8:	cmp	x0, #0x0
  4202cc:	b.ne	4202f0 <ferror@plt+0x1c2e0>  // b.any
  4202d0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4202d4:	add	x2, x0, #0x938
  4202d8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4202dc:	add	x1, x0, #0x138
  4202e0:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4202e4:	add	x0, x0, #0x910
  4202e8:	bl	41aa2c <ferror@plt+0x16a1c>
  4202ec:	b	420318 <ferror@plt+0x1c308>
  4202f0:	ldr	x0, [sp, #16]
  4202f4:	bl	428d58 <ferror@plt+0x24d48>
  4202f8:	mov	x1, x0
  4202fc:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  420300:	add	x3, x0, #0x5e0
  420304:	mov	x2, x1
  420308:	adrp	x0, 420000 <ferror@plt+0x1bff0>
  42030c:	add	x1, x0, #0x190
  420310:	ldr	x0, [sp, #24]
  420314:	bl	420220 <ferror@plt+0x1c210>
  420318:	ldp	x29, x30, [sp], #32
  42031c:	ret
  420320:	stp	x29, x30, [sp, #-32]!
  420324:	mov	x29, sp
  420328:	str	x0, [sp, #24]
  42032c:	str	x1, [sp, #16]
  420330:	ldr	x0, [sp, #24]
  420334:	cmp	x0, #0x0
  420338:	b.ne	42035c <ferror@plt+0x1c34c>  // b.any
  42033c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420340:	add	x2, x0, #0x938
  420344:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420348:	add	x1, x0, #0x160
  42034c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420350:	add	x0, x0, #0x910
  420354:	bl	41aa2c <ferror@plt+0x16a1c>
  420358:	b	42037c <ferror@plt+0x1c36c>
  42035c:	ldr	x0, [sp, #24]
  420360:	ldr	x0, [x0, #16]
  420364:	bl	4185e0 <ferror@plt+0x145d0>
  420368:	ldr	x0, [sp, #16]
  42036c:	bl	428d58 <ferror@plt+0x24d48>
  420370:	mov	x1, x0
  420374:	ldr	x0, [sp, #24]
  420378:	str	x1, [x0, #16]
  42037c:	ldp	x29, x30, [sp], #32
  420380:	ret
  420384:	stp	x29, x30, [sp, #-32]!
  420388:	mov	x29, sp
  42038c:	str	x0, [sp, #24]
  420390:	ldr	x0, [sp, #24]
  420394:	cmp	x0, #0x0
  420398:	b.ne	4203c0 <ferror@plt+0x1c3b0>  // b.any
  42039c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4203a0:	add	x2, x0, #0x938
  4203a4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4203a8:	add	x1, x0, #0x180
  4203ac:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4203b0:	add	x0, x0, #0x910
  4203b4:	bl	41aa2c <ferror@plt+0x16a1c>
  4203b8:	mov	x0, #0x0                   	// #0
  4203bc:	b	4203c8 <ferror@plt+0x1c3b8>
  4203c0:	ldr	x0, [sp, #24]
  4203c4:	ldr	x0, [x0, #16]
  4203c8:	ldp	x29, x30, [sp], #32
  4203cc:	ret
  4203d0:	stp	x29, x30, [sp, #-32]!
  4203d4:	mov	x29, sp
  4203d8:	str	x0, [sp, #24]
  4203dc:	str	x1, [sp, #16]
  4203e0:	ldr	x0, [sp, #24]
  4203e4:	cmp	x0, #0x0
  4203e8:	b.ne	42040c <ferror@plt+0x1c3fc>  // b.any
  4203ec:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  4203f0:	add	x2, x0, #0x938
  4203f4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4203f8:	add	x1, x0, #0x1a0
  4203fc:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420400:	add	x0, x0, #0x910
  420404:	bl	41aa2c <ferror@plt+0x16a1c>
  420408:	b	42042c <ferror@plt+0x1c41c>
  42040c:	ldr	x0, [sp, #24]
  420410:	ldr	x0, [x0, #24]
  420414:	bl	4185e0 <ferror@plt+0x145d0>
  420418:	ldr	x0, [sp, #16]
  42041c:	bl	428d58 <ferror@plt+0x24d48>
  420420:	mov	x1, x0
  420424:	ldr	x0, [sp, #24]
  420428:	str	x1, [x0, #24]
  42042c:	ldp	x29, x30, [sp], #32
  420430:	ret
  420434:	stp	x29, x30, [sp, #-32]!
  420438:	mov	x29, sp
  42043c:	str	x0, [sp, #24]
  420440:	ldr	x0, [sp, #24]
  420444:	cmp	x0, #0x0
  420448:	b.ne	420470 <ferror@plt+0x1c460>  // b.any
  42044c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420450:	add	x2, x0, #0x938
  420454:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420458:	add	x1, x0, #0x1c8
  42045c:	adrp	x0, 457000 <ferror@plt+0x52ff0>
  420460:	add	x0, x0, #0x910
  420464:	bl	41aa2c <ferror@plt+0x16a1c>
  420468:	mov	x0, #0x0                   	// #0
  42046c:	b	420478 <ferror@plt+0x1c468>
  420470:	ldr	x0, [sp, #24]
  420474:	ldr	x0, [x0, #24]
  420478:	ldp	x29, x30, [sp], #32
  42047c:	ret
  420480:	stp	x29, x30, [sp, #-96]!
  420484:	mov	x29, sp
  420488:	stp	x19, x20, [sp, #16]
  42048c:	str	x21, [sp, #32]
  420490:	str	x0, [sp, #72]
  420494:	str	x1, [sp, #64]
  420498:	str	x2, [sp, #56]
  42049c:	ldr	x20, [sp, #72]
  4204a0:	ldr	x19, [sp, #64]
  4204a4:	ldrb	w21, [x20]
  4204a8:	add	x20, x20, #0x1
  4204ac:	b	420630 <ferror@plt+0x1c620>
  4204b0:	mov	w0, w21
  4204b4:	cmp	w0, #0x2a
  4204b8:	b.eq	420500 <ferror@plt+0x1c4f0>  // b.none
  4204bc:	cmp	w0, #0x3f
  4204c0:	b.ne	42060c <ferror@plt+0x1c5fc>  // b.any
  4204c4:	ldrb	w0, [x19]
  4204c8:	cmp	w0, #0x0
  4204cc:	b.ne	4204d8 <ferror@plt+0x1c4c8>  // b.any
  4204d0:	mov	w0, #0x0                   	// #0
  4204d4:	b	420648 <ferror@plt+0x1c638>
  4204d8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  4204dc:	add	x0, x0, #0x960
  4204e0:	ldr	x1, [x0]
  4204e4:	ldrb	w0, [x19]
  4204e8:	and	x0, x0, #0xff
  4204ec:	add	x0, x1, x0
  4204f0:	ldrb	w0, [x0]
  4204f4:	and	x0, x0, #0xff
  4204f8:	add	x19, x19, x0
  4204fc:	b	420628 <ferror@plt+0x1c618>
  420500:	ldr	x0, [sp, #56]
  420504:	mov	w1, #0x1                   	// #1
  420508:	str	w1, [x0]
  42050c:	ldrb	w21, [x20]
  420510:	add	x20, x20, #0x1
  420514:	cmp	w21, #0x3f
  420518:	b.ne	420554 <ferror@plt+0x1c544>  // b.any
  42051c:	ldrb	w0, [x19]
  420520:	cmp	w0, #0x0
  420524:	b.ne	420530 <ferror@plt+0x1c520>  // b.any
  420528:	mov	w0, #0x0                   	// #0
  42052c:	b	420648 <ferror@plt+0x1c638>
  420530:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  420534:	add	x0, x0, #0x960
  420538:	ldr	x1, [x0]
  42053c:	ldrb	w0, [x19]
  420540:	and	x0, x0, #0xff
  420544:	add	x0, x1, x0
  420548:	ldrb	w0, [x0]
  42054c:	and	x0, x0, #0xff
  420550:	add	x19, x19, x0
  420554:	cmp	w21, #0x2a
  420558:	b.eq	42050c <ferror@plt+0x1c4fc>  // b.none
  42055c:	cmp	w21, #0x3f
  420560:	b.eq	42050c <ferror@plt+0x1c4fc>  // b.none
  420564:	cmp	w21, #0x0
  420568:	b.ne	420574 <ferror@plt+0x1c564>  // b.any
  42056c:	mov	w0, #0x1                   	// #1
  420570:	b	420648 <ferror@plt+0x1c638>
  420574:	str	wzr, [sp, #92]
  420578:	b	4205b4 <ferror@plt+0x1c5a4>
  42057c:	ldrb	w0, [x19]
  420580:	cmp	w0, #0x0
  420584:	b.ne	420590 <ferror@plt+0x1c580>  // b.any
  420588:	mov	w0, #0x0                   	// #0
  42058c:	b	420648 <ferror@plt+0x1c638>
  420590:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  420594:	add	x0, x0, #0x960
  420598:	ldr	x1, [x0]
  42059c:	ldrb	w0, [x19]
  4205a0:	and	x0, x0, #0xff
  4205a4:	add	x0, x1, x0
  4205a8:	ldrb	w0, [x0]
  4205ac:	and	x0, x0, #0xff
  4205b0:	add	x19, x19, x0
  4205b4:	ldrb	w0, [x19]
  4205b8:	cmp	w21, w0
  4205bc:	b.ne	42057c <ferror@plt+0x1c56c>  // b.any
  4205c0:	add	x19, x19, #0x1
  4205c4:	add	x0, sp, #0x5c
  4205c8:	mov	x2, x0
  4205cc:	mov	x1, x19
  4205d0:	mov	x0, x20
  4205d4:	bl	420480 <ferror@plt+0x1c470>
  4205d8:	cmp	w0, #0x0
  4205dc:	b.eq	4205e8 <ferror@plt+0x1c5d8>  // b.none
  4205e0:	mov	w0, #0x1                   	// #1
  4205e4:	b	420648 <ferror@plt+0x1c638>
  4205e8:	ldr	w0, [sp, #92]
  4205ec:	cmp	w0, #0x0
  4205f0:	b.eq	4205fc <ferror@plt+0x1c5ec>  // b.none
  4205f4:	mov	w0, #0x0                   	// #0
  4205f8:	b	420648 <ferror@plt+0x1c638>
  4205fc:	ldrb	w0, [x19]
  420600:	cmp	w0, #0x0
  420604:	b.ne	420574 <ferror@plt+0x1c564>  // b.any
  420608:	b	420628 <ferror@plt+0x1c618>
  42060c:	ldrb	w0, [x19]
  420610:	cmp	w21, w0
  420614:	b.ne	420620 <ferror@plt+0x1c610>  // b.any
  420618:	add	x19, x19, #0x1
  42061c:	b	420628 <ferror@plt+0x1c618>
  420620:	mov	w0, #0x0                   	// #0
  420624:	b	420648 <ferror@plt+0x1c638>
  420628:	ldrb	w21, [x20]
  42062c:	add	x20, x20, #0x1
  420630:	cmp	w21, #0x0
  420634:	b.ne	4204b0 <ferror@plt+0x1c4a0>  // b.any
  420638:	ldrb	w0, [x19]
  42063c:	cmp	w0, #0x0
  420640:	cset	w0, eq  // eq = none
  420644:	and	w0, w0, #0xff
  420648:	ldp	x19, x20, [sp, #16]
  42064c:	ldr	x21, [sp, #32]
  420650:	ldp	x29, x30, [sp], #96
  420654:	ret
  420658:	stp	x29, x30, [sp, #-64]!
  42065c:	mov	x29, sp
  420660:	str	x0, [sp, #40]
  420664:	str	w1, [sp, #36]
  420668:	str	x2, [sp, #24]
  42066c:	str	x3, [sp, #16]
  420670:	ldr	x0, [sp, #40]
  420674:	cmp	x0, #0x0
  420678:	b.ne	4206a0 <ferror@plt+0x1c690>  // b.any
  42067c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420680:	add	x2, x0, #0x1f0
  420684:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420688:	add	x1, x0, #0x270
  42068c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420690:	add	x0, x0, #0x200
  420694:	bl	41aa2c <ferror@plt+0x16a1c>
  420698:	mov	w0, #0x0                   	// #0
  42069c:	b	42091c <ferror@plt+0x1c90c>
  4206a0:	ldr	x0, [sp, #24]
  4206a4:	cmp	x0, #0x0
  4206a8:	b.ne	4206d0 <ferror@plt+0x1c6c0>  // b.any
  4206ac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4206b0:	add	x2, x0, #0x208
  4206b4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4206b8:	add	x1, x0, #0x270
  4206bc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4206c0:	add	x0, x0, #0x200
  4206c4:	bl	41aa2c <ferror@plt+0x16a1c>
  4206c8:	mov	w0, #0x0                   	// #0
  4206cc:	b	42091c <ferror@plt+0x1c90c>
  4206d0:	ldr	x0, [sp, #40]
  4206d4:	ldr	w0, [x0, #8]
  4206d8:	ldr	w1, [sp, #36]
  4206dc:	cmp	w1, w0
  4206e0:	b.cc	4206f8 <ferror@plt+0x1c6e8>  // b.lo, b.ul, b.last
  4206e4:	ldr	x0, [sp, #40]
  4206e8:	ldr	w0, [x0, #12]
  4206ec:	ldr	w1, [sp, #36]
  4206f0:	cmp	w1, w0
  4206f4:	b.ls	420700 <ferror@plt+0x1c6f0>  // b.plast
  4206f8:	mov	w0, #0x0                   	// #0
  4206fc:	b	42091c <ferror@plt+0x1c90c>
  420700:	ldr	x0, [sp, #40]
  420704:	ldr	w0, [x0]
  420708:	cmp	w0, #0x4
  42070c:	b.eq	4208a8 <ferror@plt+0x1c898>  // b.none
  420710:	cmp	w0, #0x4
  420714:	b.hi	4208e4 <ferror@plt+0x1c8d4>  // b.pmore
  420718:	cmp	w0, #0x3
  42071c:	b.eq	420850 <ferror@plt+0x1c840>  // b.none
  420720:	cmp	w0, #0x3
  420724:	b.hi	4208e4 <ferror@plt+0x1c8d4>  // b.pmore
  420728:	cmp	w0, #0x2
  42072c:	b.eq	4207d0 <ferror@plt+0x1c7c0>  // b.none
  420730:	cmp	w0, #0x2
  420734:	b.hi	4208e4 <ferror@plt+0x1c8d4>  // b.pmore
  420738:	cmp	w0, #0x0
  42073c:	b.eq	42074c <ferror@plt+0x1c73c>  // b.none
  420740:	cmp	w0, #0x1
  420744:	b.eq	420768 <ferror@plt+0x1c758>  // b.none
  420748:	b	4208e4 <ferror@plt+0x1c8d4>
  42074c:	ldr	x0, [sp, #40]
  420750:	ldr	x0, [x0, #16]
  420754:	add	x1, sp, #0x30
  420758:	mov	x2, x1
  42075c:	ldr	x1, [sp, #24]
  420760:	bl	420480 <ferror@plt+0x1c470>
  420764:	b	42091c <ferror@plt+0x1c90c>
  420768:	ldr	x0, [sp, #16]
  42076c:	cmp	x0, #0x0
  420770:	b.eq	420790 <ferror@plt+0x1c780>  // b.none
  420774:	ldr	x0, [sp, #40]
  420778:	ldr	x0, [x0, #16]
  42077c:	add	x1, sp, #0x30
  420780:	mov	x2, x1
  420784:	ldr	x1, [sp, #16]
  420788:	bl	420480 <ferror@plt+0x1c470>
  42078c:	b	42091c <ferror@plt+0x1c90c>
  420790:	ldr	w0, [sp, #36]
  420794:	mov	x1, x0
  420798:	ldr	x0, [sp, #24]
  42079c:	bl	43c208 <ferror@plt+0x381f8>
  4207a0:	str	x0, [sp, #56]
  4207a4:	ldr	x0, [sp, #40]
  4207a8:	ldr	x0, [x0, #16]
  4207ac:	add	x1, sp, #0x30
  4207b0:	mov	x2, x1
  4207b4:	ldr	x1, [sp, #56]
  4207b8:	bl	420480 <ferror@plt+0x1c470>
  4207bc:	str	w0, [sp, #52]
  4207c0:	ldr	x0, [sp, #56]
  4207c4:	bl	4185e0 <ferror@plt+0x145d0>
  4207c8:	ldr	w0, [sp, #52]
  4207cc:	b	42091c <ferror@plt+0x1c90c>
  4207d0:	ldr	x0, [sp, #40]
  4207d4:	ldr	w0, [x0, #4]
  4207d8:	ldr	w1, [sp, #36]
  4207dc:	cmp	w1, w0
  4207e0:	b.ne	420804 <ferror@plt+0x1c7f4>  // b.any
  4207e4:	ldr	x0, [sp, #40]
  4207e8:	ldr	x0, [x0, #16]
  4207ec:	ldr	x1, [sp, #24]
  4207f0:	bl	403b30 <strcmp@plt>
  4207f4:	cmp	w0, #0x0
  4207f8:	cset	w0, eq  // eq = none
  4207fc:	and	w0, w0, #0xff
  420800:	b	42091c <ferror@plt+0x1c90c>
  420804:	ldr	x0, [sp, #40]
  420808:	ldr	w0, [x0, #4]
  42080c:	cmp	w0, #0x0
  420810:	b.eq	420848 <ferror@plt+0x1c838>  // b.none
  420814:	ldr	x0, [sp, #40]
  420818:	ldr	x3, [x0, #16]
  42081c:	ldr	x0, [sp, #40]
  420820:	ldr	w0, [x0, #4]
  420824:	mov	w0, w0
  420828:	mov	x2, x0
  42082c:	ldr	x1, [sp, #24]
  420830:	mov	x0, x3
  420834:	bl	403890 <strncmp@plt>
  420838:	cmp	w0, #0x0
  42083c:	cset	w0, eq  // eq = none
  420840:	and	w0, w0, #0xff
  420844:	b	42091c <ferror@plt+0x1c90c>
  420848:	mov	w0, #0x1                   	// #1
  42084c:	b	42091c <ferror@plt+0x1c90c>
  420850:	ldr	x0, [sp, #40]
  420854:	ldr	w0, [x0, #4]
  420858:	cmp	w0, #0x0
  42085c:	b.eq	4208a0 <ferror@plt+0x1c890>  // b.none
  420860:	ldr	x0, [sp, #40]
  420864:	ldr	x2, [x0, #16]
  420868:	ldr	x0, [sp, #40]
  42086c:	ldr	w0, [x0, #4]
  420870:	ldr	w1, [sp, #36]
  420874:	sub	w0, w1, w0
  420878:	mov	w0, w0
  42087c:	ldr	x1, [sp, #24]
  420880:	add	x0, x1, x0
  420884:	mov	x1, x0
  420888:	mov	x0, x2
  42088c:	bl	403b30 <strcmp@plt>
  420890:	cmp	w0, #0x0
  420894:	cset	w0, eq  // eq = none
  420898:	and	w0, w0, #0xff
  42089c:	b	42091c <ferror@plt+0x1c90c>
  4208a0:	mov	w0, #0x1                   	// #1
  4208a4:	b	42091c <ferror@plt+0x1c90c>
  4208a8:	ldr	x0, [sp, #40]
  4208ac:	ldr	w0, [x0, #4]
  4208b0:	ldr	w1, [sp, #36]
  4208b4:	cmp	w1, w0
  4208b8:	b.eq	4208c4 <ferror@plt+0x1c8b4>  // b.none
  4208bc:	mov	w0, #0x0                   	// #0
  4208c0:	b	42091c <ferror@plt+0x1c90c>
  4208c4:	ldr	x0, [sp, #40]
  4208c8:	ldr	x0, [x0, #16]
  4208cc:	ldr	x1, [sp, #24]
  4208d0:	bl	403b30 <strcmp@plt>
  4208d4:	cmp	w0, #0x0
  4208d8:	cset	w0, eq  // eq = none
  4208dc:	and	w0, w0, #0xff
  4208e0:	b	42091c <ferror@plt+0x1c90c>
  4208e4:	ldr	x0, [sp, #40]
  4208e8:	ldr	w0, [x0]
  4208ec:	cmp	w0, #0x4
  4208f0:	b.ls	420918 <ferror@plt+0x1c908>  // b.plast
  4208f4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4208f8:	add	x2, x0, #0x218
  4208fc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420900:	add	x1, x0, #0x270
  420904:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420908:	add	x0, x0, #0x200
  42090c:	bl	41aa2c <ferror@plt+0x16a1c>
  420910:	mov	w0, #0x0                   	// #0
  420914:	b	42091c <ferror@plt+0x1c90c>
  420918:	mov	w0, #0x0                   	// #0
  42091c:	ldp	x29, x30, [sp], #64
  420920:	ret
  420924:	stp	x29, x30, [sp, #-112]!
  420928:	mov	x29, sp
  42092c:	str	x0, [sp, #24]
  420930:	str	wzr, [sp, #64]
  420934:	str	wzr, [sp, #60]
  420938:	str	wzr, [sp, #56]
  42093c:	mov	w0, #0xffffffff            	// #-1
  420940:	str	w0, [sp, #108]
  420944:	mov	w0, #0xffffffff            	// #-1
  420948:	str	w0, [sp, #104]
  42094c:	mov	w0, #0xffffffff            	// #-1
  420950:	str	w0, [sp, #100]
  420954:	mov	w0, #0xffffffff            	// #-1
  420958:	str	w0, [sp, #96]
  42095c:	str	wzr, [sp, #92]
  420960:	str	wzr, [sp, #88]
  420964:	ldr	x0, [sp, #24]
  420968:	cmp	x0, #0x0
  42096c:	b.ne	420994 <ferror@plt+0x1c984>  // b.any
  420970:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420974:	add	x2, x0, #0x240
  420978:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42097c:	add	x1, x0, #0x280
  420980:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420984:	add	x0, x0, #0x200
  420988:	bl	41aa2c <ferror@plt+0x16a1c>
  42098c:	mov	x0, #0x0                   	// #0
  420990:	b	420e48 <ferror@plt+0x1ce38>
  420994:	mov	x1, #0x18                  	// #24
  420998:	mov	x0, #0x1                   	// #1
  42099c:	bl	418798 <ferror@plt+0x14788>
  4209a0:	str	x0, [sp, #48]
  4209a4:	ldr	x0, [sp, #24]
  4209a8:	bl	403530 <strlen@plt>
  4209ac:	mov	w1, w0
  4209b0:	ldr	x0, [sp, #48]
  4209b4:	str	w1, [x0, #4]
  4209b8:	ldr	x0, [sp, #48]
  4209bc:	str	wzr, [x0, #8]
  4209c0:	ldr	x0, [sp, #48]
  4209c4:	str	wzr, [x0, #12]
  4209c8:	ldr	x0, [sp, #48]
  4209cc:	ldr	w0, [x0, #4]
  4209d0:	add	w0, w0, #0x1
  4209d4:	mov	w0, w0
  4209d8:	mov	x1, #0x1                   	// #1
  4209dc:	bl	418798 <ferror@plt+0x14788>
  4209e0:	mov	x1, x0
  4209e4:	ldr	x0, [sp, #48]
  4209e8:	str	x1, [x0, #16]
  4209ec:	ldr	x0, [sp, #48]
  4209f0:	ldr	x0, [x0, #16]
  4209f4:	str	x0, [sp, #72]
  4209f8:	str	wzr, [sp, #68]
  4209fc:	ldr	x0, [sp, #24]
  420a00:	str	x0, [sp, #80]
  420a04:	b	420b60 <ferror@plt+0x1cb50>
  420a08:	ldr	x0, [sp, #80]
  420a0c:	ldrb	w0, [x0]
  420a10:	cmp	w0, #0x2a
  420a14:	b.eq	420a24 <ferror@plt+0x1ca14>  // b.none
  420a18:	cmp	w0, #0x3f
  420a1c:	b.eq	420a70 <ferror@plt+0x1ca60>  // b.none
  420a20:	b	420aa8 <ferror@plt+0x1ca98>
  420a24:	ldr	w0, [sp, #92]
  420a28:	cmp	w0, #0x0
  420a2c:	b.eq	420a48 <ferror@plt+0x1ca38>  // b.none
  420a30:	ldr	x0, [sp, #48]
  420a34:	ldr	w0, [x0, #4]
  420a38:	sub	w1, w0, #0x1
  420a3c:	ldr	x0, [sp, #48]
  420a40:	str	w1, [x0, #4]
  420a44:	b	420b54 <ferror@plt+0x1cb44>
  420a48:	mov	w0, #0x1                   	// #1
  420a4c:	str	w0, [sp, #92]
  420a50:	ldr	w0, [sp, #108]
  420a54:	cmp	w0, #0x0
  420a58:	b.ge	420a64 <ferror@plt+0x1ca54>  // b.tcont
  420a5c:	ldr	w0, [sp, #68]
  420a60:	str	w0, [sp, #108]
  420a64:	ldr	w0, [sp, #68]
  420a68:	str	w0, [sp, #104]
  420a6c:	b	420b30 <ferror@plt+0x1cb20>
  420a70:	ldr	w0, [sp, #88]
  420a74:	add	w0, w0, #0x1
  420a78:	str	w0, [sp, #88]
  420a7c:	ldr	x0, [sp, #48]
  420a80:	ldr	w0, [x0, #8]
  420a84:	add	w1, w0, #0x1
  420a88:	ldr	x0, [sp, #48]
  420a8c:	str	w1, [x0, #8]
  420a90:	ldr	x0, [sp, #48]
  420a94:	ldr	w0, [x0, #12]
  420a98:	add	w1, w0, #0x4
  420a9c:	ldr	x0, [sp, #48]
  420aa0:	str	w1, [x0, #12]
  420aa4:	b	420b54 <ferror@plt+0x1cb44>
  420aa8:	b	420af4 <ferror@plt+0x1cae4>
  420aac:	ldr	x0, [sp, #72]
  420ab0:	add	x1, x0, #0x1
  420ab4:	str	x1, [sp, #72]
  420ab8:	mov	w1, #0x3f                  	// #63
  420abc:	strb	w1, [x0]
  420ac0:	ldr	w0, [sp, #100]
  420ac4:	cmp	w0, #0x0
  420ac8:	b.ge	420ad4 <ferror@plt+0x1cac4>  // b.tcont
  420acc:	ldr	w0, [sp, #68]
  420ad0:	str	w0, [sp, #100]
  420ad4:	ldr	w0, [sp, #68]
  420ad8:	str	w0, [sp, #96]
  420adc:	ldr	w0, [sp, #88]
  420ae0:	sub	w0, w0, #0x1
  420ae4:	str	w0, [sp, #88]
  420ae8:	ldr	w0, [sp, #68]
  420aec:	add	w0, w0, #0x1
  420af0:	str	w0, [sp, #68]
  420af4:	ldr	w0, [sp, #88]
  420af8:	cmp	w0, #0x0
  420afc:	b.ne	420aac <ferror@plt+0x1ca9c>  // b.any
  420b00:	str	wzr, [sp, #92]
  420b04:	ldr	x0, [sp, #48]
  420b08:	ldr	w0, [x0, #8]
  420b0c:	add	w1, w0, #0x1
  420b10:	ldr	x0, [sp, #48]
  420b14:	str	w1, [x0, #8]
  420b18:	ldr	x0, [sp, #48]
  420b1c:	ldr	w0, [x0, #12]
  420b20:	add	w1, w0, #0x1
  420b24:	ldr	x0, [sp, #48]
  420b28:	str	w1, [x0, #12]
  420b2c:	nop
  420b30:	ldr	x0, [sp, #72]
  420b34:	add	x1, x0, #0x1
  420b38:	str	x1, [sp, #72]
  420b3c:	ldr	x1, [sp, #80]
  420b40:	ldrb	w1, [x1]
  420b44:	strb	w1, [x0]
  420b48:	ldr	w0, [sp, #68]
  420b4c:	add	w0, w0, #0x1
  420b50:	str	w0, [sp, #68]
  420b54:	ldr	x0, [sp, #80]
  420b58:	add	x0, x0, #0x1
  420b5c:	str	x0, [sp, #80]
  420b60:	ldr	x0, [sp, #80]
  420b64:	ldrb	w0, [x0]
  420b68:	cmp	w0, #0x0
  420b6c:	b.ne	420a08 <ferror@plt+0x1c9f8>  // b.any
  420b70:	b	420bb0 <ferror@plt+0x1cba0>
  420b74:	ldr	x0, [sp, #72]
  420b78:	add	x1, x0, #0x1
  420b7c:	str	x1, [sp, #72]
  420b80:	mov	w1, #0x3f                  	// #63
  420b84:	strb	w1, [x0]
  420b88:	ldr	w0, [sp, #100]
  420b8c:	cmp	w0, #0x0
  420b90:	b.ge	420b9c <ferror@plt+0x1cb8c>  // b.tcont
  420b94:	ldr	w0, [sp, #68]
  420b98:	str	w0, [sp, #100]
  420b9c:	ldr	w0, [sp, #68]
  420ba0:	str	w0, [sp, #96]
  420ba4:	ldr	w0, [sp, #88]
  420ba8:	sub	w0, w0, #0x1
  420bac:	str	w0, [sp, #88]
  420bb0:	ldr	w0, [sp, #88]
  420bb4:	cmp	w0, #0x0
  420bb8:	b.ne	420b74 <ferror@plt+0x1cb64>  // b.any
  420bbc:	ldr	x0, [sp, #72]
  420bc0:	add	x1, x0, #0x1
  420bc4:	str	x1, [sp, #72]
  420bc8:	strb	wzr, [x0]
  420bcc:	ldr	w0, [sp, #100]
  420bd0:	mvn	w0, w0
  420bd4:	lsr	w0, w0, #31
  420bd8:	and	w0, w0, #0xff
  420bdc:	str	w0, [sp, #64]
  420be0:	ldr	w0, [sp, #108]
  420be4:	mvn	w0, w0
  420be8:	lsr	w0, w0, #31
  420bec:	and	w0, w0, #0xff
  420bf0:	str	w0, [sp, #60]
  420bf4:	ldr	w0, [sp, #60]
  420bf8:	cmp	w0, #0x0
  420bfc:	b.eq	420c18 <ferror@plt+0x1cc08>  // b.none
  420c00:	ldr	w1, [sp, #108]
  420c04:	ldr	w0, [sp, #104]
  420c08:	cmp	w1, w0
  420c0c:	b.eq	420c18 <ferror@plt+0x1cc08>  // b.none
  420c10:	mov	w0, #0x1                   	// #1
  420c14:	b	420c1c <ferror@plt+0x1cc0c>
  420c18:	mov	w0, #0x0                   	// #0
  420c1c:	str	w0, [sp, #56]
  420c20:	ldr	w0, [sp, #60]
  420c24:	cmp	w0, #0x0
  420c28:	b.eq	420c38 <ferror@plt+0x1cc28>  // b.none
  420c2c:	ldr	x0, [sp, #48]
  420c30:	mov	w1, #0xffffffff            	// #-1
  420c34:	str	w1, [x0, #12]
  420c38:	ldr	w0, [sp, #64]
  420c3c:	cmp	w0, #0x0
  420c40:	b.ne	420d74 <ferror@plt+0x1cd64>  // b.any
  420c44:	ldr	w0, [sp, #56]
  420c48:	cmp	w0, #0x0
  420c4c:	b.ne	420d74 <ferror@plt+0x1cd64>  // b.any
  420c50:	ldr	x0, [sp, #48]
  420c54:	ldr	x0, [x0, #16]
  420c58:	ldrb	w0, [x0]
  420c5c:	cmp	w0, #0x2a
  420c60:	b.ne	420cd8 <ferror@plt+0x1ccc8>  // b.any
  420c64:	ldr	x0, [sp, #48]
  420c68:	mov	w1, #0x3                   	// #3
  420c6c:	str	w1, [x0]
  420c70:	ldr	x0, [sp, #48]
  420c74:	ldr	x3, [x0, #16]
  420c78:	ldr	x0, [sp, #48]
  420c7c:	ldr	x0, [x0, #16]
  420c80:	add	x4, x0, #0x1
  420c84:	ldr	x0, [sp, #48]
  420c88:	ldr	w0, [x0, #4]
  420c8c:	sub	w1, w0, #0x1
  420c90:	ldr	x0, [sp, #48]
  420c94:	str	w1, [x0, #4]
  420c98:	ldr	x0, [sp, #48]
  420c9c:	ldr	w0, [x0, #4]
  420ca0:	mov	w0, w0
  420ca4:	mov	x2, x0
  420ca8:	mov	x1, x4
  420cac:	mov	x0, x3
  420cb0:	bl	4034e0 <memmove@plt>
  420cb4:	ldr	x0, [sp, #48]
  420cb8:	ldr	x1, [x0, #16]
  420cbc:	ldr	x0, [sp, #48]
  420cc0:	ldr	w0, [x0, #4]
  420cc4:	mov	w0, w0
  420cc8:	add	x0, x1, x0
  420ccc:	strb	wzr, [x0]
  420cd0:	ldr	x0, [sp, #48]
  420cd4:	b	420e48 <ferror@plt+0x1ce38>
  420cd8:	ldr	x0, [sp, #48]
  420cdc:	ldr	w0, [x0, #4]
  420ce0:	cmp	w0, #0x0
  420ce4:	b.eq	420d54 <ferror@plt+0x1cd44>  // b.none
  420ce8:	ldr	x0, [sp, #48]
  420cec:	ldr	x1, [x0, #16]
  420cf0:	ldr	x0, [sp, #48]
  420cf4:	ldr	w0, [x0, #4]
  420cf8:	sub	w0, w0, #0x1
  420cfc:	mov	w0, w0
  420d00:	add	x0, x1, x0
  420d04:	ldrb	w0, [x0]
  420d08:	cmp	w0, #0x2a
  420d0c:	b.ne	420d54 <ferror@plt+0x1cd44>  // b.any
  420d10:	ldr	x0, [sp, #48]
  420d14:	mov	w1, #0x2                   	// #2
  420d18:	str	w1, [x0]
  420d1c:	ldr	x0, [sp, #48]
  420d20:	ldr	x1, [x0, #16]
  420d24:	ldr	x0, [sp, #48]
  420d28:	ldr	w0, [x0, #4]
  420d2c:	sub	w2, w0, #0x1
  420d30:	ldr	x0, [sp, #48]
  420d34:	str	w2, [x0, #4]
  420d38:	ldr	x0, [sp, #48]
  420d3c:	ldr	w0, [x0, #4]
  420d40:	mov	w0, w0
  420d44:	add	x0, x1, x0
  420d48:	strb	wzr, [x0]
  420d4c:	ldr	x0, [sp, #48]
  420d50:	b	420e48 <ferror@plt+0x1ce38>
  420d54:	ldr	w0, [sp, #60]
  420d58:	cmp	w0, #0x0
  420d5c:	b.ne	420d74 <ferror@plt+0x1cd64>  // b.any
  420d60:	ldr	x0, [sp, #48]
  420d64:	mov	w1, #0x4                   	// #4
  420d68:	str	w1, [x0]
  420d6c:	ldr	x0, [sp, #48]
  420d70:	b	420e48 <ferror@plt+0x1ce38>
  420d74:	ldr	x0, [sp, #48]
  420d78:	ldr	w1, [x0, #4]
  420d7c:	ldr	w0, [sp, #104]
  420d80:	sub	w0, w1, w0
  420d84:	sub	w0, w0, #0x1
  420d88:	str	w0, [sp, #104]
  420d8c:	ldr	x0, [sp, #48]
  420d90:	ldr	w1, [x0, #4]
  420d94:	ldr	w0, [sp, #96]
  420d98:	sub	w0, w1, w0
  420d9c:	sub	w0, w0, #0x1
  420da0:	str	w0, [sp, #96]
  420da4:	ldr	w0, [sp, #60]
  420da8:	cmp	w0, #0x0
  420dac:	b.eq	420dd4 <ferror@plt+0x1cdc4>  // b.none
  420db0:	ldr	w1, [sp, #104]
  420db4:	ldr	w0, [sp, #108]
  420db8:	cmp	w1, w0
  420dbc:	cset	w0, gt
  420dc0:	and	w0, w0, #0xff
  420dc4:	mov	w1, w0
  420dc8:	ldr	x0, [sp, #48]
  420dcc:	str	w1, [x0]
  420dd0:	b	420df4 <ferror@plt+0x1cde4>
  420dd4:	ldr	w1, [sp, #96]
  420dd8:	ldr	w0, [sp, #100]
  420ddc:	cmp	w1, w0
  420de0:	cset	w0, gt
  420de4:	and	w0, w0, #0xff
  420de8:	mov	w1, w0
  420dec:	ldr	x0, [sp, #48]
  420df0:	str	w1, [x0]
  420df4:	ldr	x0, [sp, #48]
  420df8:	ldr	w0, [x0]
  420dfc:	cmp	w0, #0x1
  420e00:	b.ne	420e44 <ferror@plt+0x1ce34>  // b.any
  420e04:	ldr	x0, [sp, #48]
  420e08:	ldr	x0, [x0, #16]
  420e0c:	str	x0, [sp, #40]
  420e10:	ldr	x0, [sp, #48]
  420e14:	ldr	x2, [x0, #16]
  420e18:	ldr	x0, [sp, #48]
  420e1c:	ldr	w0, [x0, #4]
  420e20:	mov	w0, w0
  420e24:	mov	x1, x0
  420e28:	mov	x0, x2
  420e2c:	bl	43c208 <ferror@plt+0x381f8>
  420e30:	mov	x1, x0
  420e34:	ldr	x0, [sp, #48]
  420e38:	str	x1, [x0, #16]
  420e3c:	ldr	x0, [sp, #40]
  420e40:	bl	4185e0 <ferror@plt+0x145d0>
  420e44:	ldr	x0, [sp, #48]
  420e48:	ldp	x29, x30, [sp], #112
  420e4c:	ret
  420e50:	stp	x29, x30, [sp, #-32]!
  420e54:	mov	x29, sp
  420e58:	str	x0, [sp, #24]
  420e5c:	ldr	x0, [sp, #24]
  420e60:	cmp	x0, #0x0
  420e64:	b.ne	420e88 <ferror@plt+0x1ce78>  // b.any
  420e68:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420e6c:	add	x2, x0, #0x1f0
  420e70:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420e74:	add	x1, x0, #0x298
  420e78:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420e7c:	add	x0, x0, #0x200
  420e80:	bl	41aa2c <ferror@plt+0x16a1c>
  420e84:	b	420e9c <ferror@plt+0x1ce8c>
  420e88:	ldr	x0, [sp, #24]
  420e8c:	ldr	x0, [x0, #16]
  420e90:	bl	4185e0 <ferror@plt+0x145d0>
  420e94:	ldr	x0, [sp, #24]
  420e98:	bl	4185e0 <ferror@plt+0x145d0>
  420e9c:	ldp	x29, x30, [sp], #32
  420ea0:	ret
  420ea4:	stp	x29, x30, [sp, #-32]!
  420ea8:	mov	x29, sp
  420eac:	str	x0, [sp, #24]
  420eb0:	str	x1, [sp, #16]
  420eb4:	ldr	x0, [sp, #24]
  420eb8:	cmp	x0, #0x0
  420ebc:	b.ne	420ee4 <ferror@plt+0x1ced4>  // b.any
  420ec0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420ec4:	add	x2, x0, #0x250
  420ec8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420ecc:	add	x1, x0, #0x2b0
  420ed0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420ed4:	add	x0, x0, #0x200
  420ed8:	bl	41aa2c <ferror@plt+0x16a1c>
  420edc:	mov	w0, #0x0                   	// #0
  420ee0:	b	420f74 <ferror@plt+0x1cf64>
  420ee4:	ldr	x0, [sp, #16]
  420ee8:	cmp	x0, #0x0
  420eec:	b.ne	420f14 <ferror@plt+0x1cf04>  // b.any
  420ef0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420ef4:	add	x2, x0, #0x260
  420ef8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420efc:	add	x1, x0, #0x2b0
  420f00:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420f04:	add	x0, x0, #0x200
  420f08:	bl	41aa2c <ferror@plt+0x16a1c>
  420f0c:	mov	w0, #0x0                   	// #0
  420f10:	b	420f74 <ferror@plt+0x1cf64>
  420f14:	ldr	x0, [sp, #24]
  420f18:	ldr	w1, [x0, #4]
  420f1c:	ldr	x0, [sp, #16]
  420f20:	ldr	w0, [x0, #4]
  420f24:	cmp	w1, w0
  420f28:	b.ne	420f70 <ferror@plt+0x1cf60>  // b.any
  420f2c:	ldr	x0, [sp, #24]
  420f30:	ldr	w1, [x0]
  420f34:	ldr	x0, [sp, #16]
  420f38:	ldr	w0, [x0]
  420f3c:	cmp	w1, w0
  420f40:	b.ne	420f70 <ferror@plt+0x1cf60>  // b.any
  420f44:	ldr	x0, [sp, #24]
  420f48:	ldr	x2, [x0, #16]
  420f4c:	ldr	x0, [sp, #16]
  420f50:	ldr	x0, [x0, #16]
  420f54:	mov	x1, x0
  420f58:	mov	x0, x2
  420f5c:	bl	403b30 <strcmp@plt>
  420f60:	cmp	w0, #0x0
  420f64:	b.ne	420f70 <ferror@plt+0x1cf60>  // b.any
  420f68:	mov	w0, #0x1                   	// #1
  420f6c:	b	420f74 <ferror@plt+0x1cf64>
  420f70:	mov	w0, #0x0                   	// #0
  420f74:	ldp	x29, x30, [sp], #32
  420f78:	ret
  420f7c:	stp	x29, x30, [sp, #-32]!
  420f80:	mov	x29, sp
  420f84:	str	x0, [sp, #24]
  420f88:	str	x1, [sp, #16]
  420f8c:	ldr	x0, [sp, #24]
  420f90:	cmp	x0, #0x0
  420f94:	b.ne	420fbc <ferror@plt+0x1cfac>  // b.any
  420f98:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420f9c:	add	x2, x0, #0x1f0
  420fa0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420fa4:	add	x1, x0, #0x2c8
  420fa8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420fac:	add	x0, x0, #0x200
  420fb0:	bl	41aa2c <ferror@plt+0x16a1c>
  420fb4:	mov	w0, #0x0                   	// #0
  420fb8:	b	421008 <ferror@plt+0x1cff8>
  420fbc:	ldr	x0, [sp, #16]
  420fc0:	cmp	x0, #0x0
  420fc4:	b.ne	420fec <ferror@plt+0x1cfdc>  // b.any
  420fc8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420fcc:	add	x2, x0, #0x208
  420fd0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420fd4:	add	x1, x0, #0x2c8
  420fd8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  420fdc:	add	x0, x0, #0x200
  420fe0:	bl	41aa2c <ferror@plt+0x16a1c>
  420fe4:	mov	w0, #0x0                   	// #0
  420fe8:	b	421008 <ferror@plt+0x1cff8>
  420fec:	ldr	x0, [sp, #16]
  420ff0:	bl	403530 <strlen@plt>
  420ff4:	mov	x3, #0x0                   	// #0
  420ff8:	ldr	x2, [sp, #16]
  420ffc:	mov	w1, w0
  421000:	ldr	x0, [sp, #24]
  421004:	bl	420658 <ferror@plt+0x1c648>
  421008:	ldp	x29, x30, [sp], #32
  42100c:	ret
  421010:	stp	x29, x30, [sp, #-48]!
  421014:	mov	x29, sp
  421018:	str	x0, [sp, #24]
  42101c:	str	x1, [sp, #16]
  421020:	ldr	x0, [sp, #24]
  421024:	cmp	x0, #0x0
  421028:	b.ne	421050 <ferror@plt+0x1d040>  // b.any
  42102c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421030:	add	x2, x0, #0x240
  421034:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421038:	add	x1, x0, #0x2e0
  42103c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421040:	add	x0, x0, #0x200
  421044:	bl	41aa2c <ferror@plt+0x16a1c>
  421048:	mov	w0, #0x0                   	// #0
  42104c:	b	4210b8 <ferror@plt+0x1d0a8>
  421050:	ldr	x0, [sp, #16]
  421054:	cmp	x0, #0x0
  421058:	b.ne	421080 <ferror@plt+0x1d070>  // b.any
  42105c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421060:	add	x2, x0, #0x208
  421064:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421068:	add	x1, x0, #0x2e0
  42106c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421070:	add	x0, x0, #0x200
  421074:	bl	41aa2c <ferror@plt+0x16a1c>
  421078:	mov	w0, #0x0                   	// #0
  42107c:	b	4210b8 <ferror@plt+0x1d0a8>
  421080:	ldr	x0, [sp, #24]
  421084:	bl	420924 <ferror@plt+0x1c914>
  421088:	str	x0, [sp, #40]
  42108c:	ldr	x0, [sp, #16]
  421090:	bl	403530 <strlen@plt>
  421094:	mov	x3, #0x0                   	// #0
  421098:	ldr	x2, [sp, #16]
  42109c:	mov	w1, w0
  4210a0:	ldr	x0, [sp, #40]
  4210a4:	bl	420658 <ferror@plt+0x1c648>
  4210a8:	str	w0, [sp, #36]
  4210ac:	ldr	x0, [sp, #40]
  4210b0:	bl	420e50 <ferror@plt+0x1ce40>
  4210b4:	ldr	w0, [sp, #36]
  4210b8:	ldp	x29, x30, [sp], #48
  4210bc:	ret
  4210c0:	stp	x29, x30, [sp, #-32]!
  4210c4:	mov	x29, sp
  4210c8:	str	x0, [sp, #24]
  4210cc:	str	w1, [sp, #20]
  4210d0:	str	w2, [sp, #16]
  4210d4:	ldr	w0, [sp, #20]
  4210d8:	ldr	w2, [sp, #16]
  4210dc:	mov	x1, x0
  4210e0:	ldr	x0, [sp, #24]
  4210e4:	bl	403830 <poll@plt>
  4210e8:	ldp	x29, x30, [sp], #32
  4210ec:	ret
  4210f0:	stp	x29, x30, [sp, #-48]!
  4210f4:	mov	x29, sp
  4210f8:	str	x0, [sp, #24]
  4210fc:	str	wzr, [sp, #44]
  421100:	ldr	x0, [sp, #24]
  421104:	cmp	x0, #0x0
  421108:	b.ne	421114 <ferror@plt+0x1d104>  // b.any
  42110c:	mov	w0, #0x0                   	// #0
  421110:	b	42115c <ferror@plt+0x1d14c>
  421114:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421118:	add	x0, x0, #0xd38
  42111c:	bl	4417e4 <ferror@plt+0x3d7d4>
  421120:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421124:	add	x0, x0, #0xd40
  421128:	ldr	x0, [x0]
  42112c:	cmp	x0, #0x0
  421130:	b.eq	42114c <ferror@plt+0x1d13c>  // b.none
  421134:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421138:	add	x0, x0, #0xd40
  42113c:	ldr	x0, [x0]
  421140:	ldr	x1, [sp, #24]
  421144:	bl	4100cc <ferror@plt+0xc0bc>
  421148:	str	w0, [sp, #44]
  42114c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421150:	add	x0, x0, #0xd38
  421154:	bl	441828 <ferror@plt+0x3d818>
  421158:	ldr	w0, [sp, #44]
  42115c:	ldp	x29, x30, [sp], #48
  421160:	ret
  421164:	stp	x29, x30, [sp, #-48]!
  421168:	mov	x29, sp
  42116c:	str	x0, [sp, #24]
  421170:	ldr	x0, [sp, #24]
  421174:	bl	403530 <strlen@plt>
  421178:	add	x0, x0, #0x1
  42117c:	str	x0, [sp, #40]
  421180:	ldr	x0, [sp, #40]
  421184:	cmp	x0, #0x7fc
  421188:	b.ls	421198 <ferror@plt+0x1d188>  // b.plast
  42118c:	ldr	x0, [sp, #24]
  421190:	bl	428d58 <ferror@plt+0x24d48>
  421194:	b	421254 <ferror@plt+0x1d244>
  421198:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42119c:	add	x0, x0, #0xd58
  4211a0:	ldr	x0, [x0]
  4211a4:	cmp	x0, #0x0
  4211a8:	b.eq	4211d0 <ferror@plt+0x1d1c0>  // b.none
  4211ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4211b0:	add	x0, x0, #0xd60
  4211b4:	ldr	w0, [x0]
  4211b8:	sxtw	x0, w0
  4211bc:	mov	x1, #0xff8                 	// #4088
  4211c0:	sub	x0, x1, x0
  4211c4:	ldr	x1, [sp, #40]
  4211c8:	cmp	x1, x0
  4211cc:	b.ls	4211f4 <ferror@plt+0x1d1e4>  // b.plast
  4211d0:	mov	x0, #0xff8                 	// #4088
  4211d4:	bl	41844c <ferror@plt+0x1443c>
  4211d8:	mov	x1, x0
  4211dc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4211e0:	add	x0, x0, #0xd58
  4211e4:	str	x1, [x0]
  4211e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4211ec:	add	x0, x0, #0xd60
  4211f0:	str	wzr, [x0]
  4211f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4211f8:	add	x0, x0, #0xd58
  4211fc:	ldr	x1, [x0]
  421200:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421204:	add	x0, x0, #0xd60
  421208:	ldr	w0, [x0]
  42120c:	sxtw	x0, w0
  421210:	add	x0, x1, x0
  421214:	str	x0, [sp, #32]
  421218:	ldr	x2, [sp, #40]
  42121c:	ldr	x1, [sp, #24]
  421220:	ldr	x0, [sp, #32]
  421224:	bl	4034c0 <memcpy@plt>
  421228:	ldr	x0, [sp, #40]
  42122c:	mov	w1, w0
  421230:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421234:	add	x0, x0, #0xd60
  421238:	ldr	w0, [x0]
  42123c:	add	w0, w1, w0
  421240:	mov	w1, w0
  421244:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421248:	add	x0, x0, #0xd60
  42124c:	str	w1, [x0]
  421250:	ldr	x0, [sp, #32]
  421254:	ldp	x29, x30, [sp], #48
  421258:	ret
  42125c:	stp	x29, x30, [sp, #-48]!
  421260:	mov	x29, sp
  421264:	str	x0, [sp, #24]
  421268:	str	w1, [sp, #20]
  42126c:	str	wzr, [sp, #44]
  421270:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421274:	add	x0, x0, #0xd40
  421278:	ldr	x0, [x0]
  42127c:	cmp	x0, #0x0
  421280:	b.eq	42129c <ferror@plt+0x1d28c>  // b.none
  421284:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421288:	add	x0, x0, #0xd40
  42128c:	ldr	x0, [x0]
  421290:	ldr	x1, [sp, #24]
  421294:	bl	4100cc <ferror@plt+0xc0bc>
  421298:	str	w0, [sp, #44]
  42129c:	ldr	w0, [sp, #44]
  4212a0:	cmp	w0, #0x0
  4212a4:	b.ne	4212cc <ferror@plt+0x1d2bc>  // b.any
  4212a8:	ldr	w0, [sp, #20]
  4212ac:	cmp	w0, #0x0
  4212b0:	b.eq	4212c0 <ferror@plt+0x1d2b0>  // b.none
  4212b4:	ldr	x0, [sp, #24]
  4212b8:	bl	421164 <ferror@plt+0x1d154>
  4212bc:	b	4212c4 <ferror@plt+0x1d2b4>
  4212c0:	ldr	x0, [sp, #24]
  4212c4:	bl	4213e8 <ferror@plt+0x1d3d8>
  4212c8:	str	w0, [sp, #44]
  4212cc:	ldr	w0, [sp, #44]
  4212d0:	ldp	x29, x30, [sp], #48
  4212d4:	ret
  4212d8:	stp	x29, x30, [sp, #-48]!
  4212dc:	mov	x29, sp
  4212e0:	str	x0, [sp, #24]
  4212e4:	ldr	x0, [sp, #24]
  4212e8:	cmp	x0, #0x0
  4212ec:	b.ne	4212f8 <ferror@plt+0x1d2e8>  // b.any
  4212f0:	mov	w0, #0x0                   	// #0
  4212f4:	b	421324 <ferror@plt+0x1d314>
  4212f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4212fc:	add	x0, x0, #0xd38
  421300:	bl	4417e4 <ferror@plt+0x3d7d4>
  421304:	mov	w1, #0x1                   	// #1
  421308:	ldr	x0, [sp, #24]
  42130c:	bl	42125c <ferror@plt+0x1d24c>
  421310:	str	w0, [sp, #44]
  421314:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421318:	add	x0, x0, #0xd38
  42131c:	bl	441828 <ferror@plt+0x3d818>
  421320:	ldr	w0, [sp, #44]
  421324:	ldp	x29, x30, [sp], #48
  421328:	ret
  42132c:	stp	x29, x30, [sp, #-48]!
  421330:	mov	x29, sp
  421334:	str	x0, [sp, #24]
  421338:	ldr	x0, [sp, #24]
  42133c:	cmp	x0, #0x0
  421340:	b.ne	42134c <ferror@plt+0x1d33c>  // b.any
  421344:	mov	w0, #0x0                   	// #0
  421348:	b	421378 <ferror@plt+0x1d368>
  42134c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421350:	add	x0, x0, #0xd38
  421354:	bl	4417e4 <ferror@plt+0x3d7d4>
  421358:	mov	w1, #0x0                   	// #0
  42135c:	ldr	x0, [sp, #24]
  421360:	bl	42125c <ferror@plt+0x1d24c>
  421364:	str	w0, [sp, #44]
  421368:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42136c:	add	x0, x0, #0xd38
  421370:	bl	441828 <ferror@plt+0x3d818>
  421374:	ldr	w0, [sp, #44]
  421378:	ldp	x29, x30, [sp], #48
  42137c:	ret
  421380:	sub	sp, sp, #0x30
  421384:	str	w0, [sp, #12]
  421388:	str	xzr, [sp, #40]
  42138c:	dmb	ish
  421390:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421394:	add	x0, x0, #0xd50
  421398:	ldr	w0, [x0]
  42139c:	str	w0, [sp, #36]
  4213a0:	dmb	ish
  4213a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4213a8:	add	x0, x0, #0xd48
  4213ac:	ldr	x0, [x0]
  4213b0:	str	x0, [sp, #24]
  4213b4:	ldr	w0, [sp, #36]
  4213b8:	ldr	w1, [sp, #12]
  4213bc:	cmp	w1, w0
  4213c0:	b.cs	4213dc <ferror@plt+0x1d3cc>  // b.hs, b.nlast
  4213c4:	ldr	w0, [sp, #12]
  4213c8:	lsl	x0, x0, #3
  4213cc:	ldr	x1, [sp, #24]
  4213d0:	add	x0, x1, x0
  4213d4:	ldr	x0, [x0]
  4213d8:	str	x0, [sp, #40]
  4213dc:	ldr	x0, [sp, #40]
  4213e0:	add	sp, sp, #0x30
  4213e4:	ret
  4213e8:	stp	x29, x30, [sp, #-48]!
  4213ec:	mov	x29, sp
  4213f0:	str	x0, [sp, #24]
  4213f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4213f8:	add	x0, x0, #0xd50
  4213fc:	ldr	w0, [x0]
  421400:	and	w0, w0, #0x7ff
  421404:	cmp	w0, #0x0
  421408:	b.ne	4214a8 <ferror@plt+0x1d498>  // b.any
  42140c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421410:	add	x0, x0, #0xd50
  421414:	ldr	w0, [x0]
  421418:	add	w0, w0, #0x800
  42141c:	sxtw	x0, w0
  421420:	mov	x1, #0x8                   	// #8
  421424:	bl	418798 <ferror@plt+0x14788>
  421428:	str	x0, [sp, #40]
  42142c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421430:	add	x0, x0, #0xd50
  421434:	ldr	w0, [x0]
  421438:	cmp	w0, #0x0
  42143c:	b.eq	42146c <ferror@plt+0x1d45c>  // b.none
  421440:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421444:	add	x0, x0, #0xd48
  421448:	ldr	x1, [x0]
  42144c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421450:	add	x0, x0, #0xd50
  421454:	ldr	w0, [x0]
  421458:	sxtw	x0, w0
  42145c:	lsl	x0, x0, #3
  421460:	mov	x2, x0
  421464:	ldr	x0, [sp, #40]
  421468:	bl	4034c0 <memcpy@plt>
  42146c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421470:	add	x0, x0, #0xd50
  421474:	ldr	w0, [x0]
  421478:	sxtw	x0, w0
  42147c:	lsl	x0, x0, #3
  421480:	ldr	x1, [sp, #40]
  421484:	add	x0, x1, x0
  421488:	mov	x2, #0x4000                	// #16384
  42148c:	mov	w1, #0x0                   	// #0
  421490:	bl	4038e0 <memset@plt>
  421494:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421498:	add	x0, x0, #0xd48
  42149c:	ldr	x1, [sp, #40]
  4214a0:	str	x1, [x0]
  4214a4:	dmb	ish
  4214a8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4214ac:	add	x0, x0, #0xd40
  4214b0:	ldr	x0, [x0]
  4214b4:	cmp	x0, #0x0
  4214b8:	b.ne	421560 <ferror@plt+0x1d550>  // b.any
  4214bc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4214c0:	add	x0, x0, #0xd50
  4214c4:	ldr	w0, [x0]
  4214c8:	cmp	w0, #0x0
  4214cc:	b.eq	4214f8 <ferror@plt+0x1d4e8>  // b.none
  4214d0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4214d4:	add	x4, x0, #0x2f8
  4214d8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4214dc:	add	x3, x0, #0x328
  4214e0:	mov	w2, #0x122                 	// #290
  4214e4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4214e8:	add	x1, x0, #0x310
  4214ec:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4214f0:	add	x0, x0, #0x320
  4214f4:	bl	4319d8 <ferror@plt+0x2d9c8>
  4214f8:	adrp	x0, 410000 <ferror@plt+0xbff0>
  4214fc:	add	x1, x0, #0xd00
  421500:	adrp	x0, 410000 <ferror@plt+0xbff0>
  421504:	add	x0, x0, #0xd40
  421508:	bl	40f628 <ferror@plt+0xb618>
  42150c:	mov	x1, x0
  421510:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421514:	add	x0, x0, #0xd40
  421518:	str	x1, [x0]
  42151c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421520:	add	x0, x0, #0xd48
  421524:	ldr	x1, [x0]
  421528:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42152c:	add	x0, x0, #0xd50
  421530:	ldr	w0, [x0]
  421534:	sxtw	x0, w0
  421538:	lsl	x0, x0, #3
  42153c:	add	x0, x1, x0
  421540:	str	xzr, [x0]
  421544:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421548:	add	x0, x0, #0xd50
  42154c:	ldxr	w1, [x0]
  421550:	add	w1, w1, #0x1
  421554:	stlxr	w2, w1, [x0]
  421558:	cbnz	w2, 42154c <ferror@plt+0x1d53c>
  42155c:	dmb	ish
  421560:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421564:	add	x0, x0, #0xd50
  421568:	ldr	w0, [x0]
  42156c:	str	w0, [sp, #36]
  421570:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421574:	add	x0, x0, #0xd48
  421578:	ldr	x1, [x0]
  42157c:	ldr	w0, [sp, #36]
  421580:	lsl	x0, x0, #3
  421584:	add	x0, x1, x0
  421588:	ldr	x1, [sp, #24]
  42158c:	str	x1, [x0]
  421590:	dmb	ish
  421594:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421598:	add	x0, x0, #0xd40
  42159c:	ldr	x0, [x0]
  4215a0:	ldr	w1, [sp, #36]
  4215a4:	mov	x2, x1
  4215a8:	ldr	x1, [sp, #24]
  4215ac:	bl	4102e0 <ferror@plt+0xc2d0>
  4215b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4215b4:	add	x0, x0, #0xd50
  4215b8:	ldxr	w1, [x0]
  4215bc:	add	w1, w1, #0x1
  4215c0:	stlxr	w2, w1, [x0]
  4215c4:	cbnz	w2, 4215b8 <ferror@plt+0x1d5a8>
  4215c8:	dmb	ish
  4215cc:	ldr	w0, [sp, #36]
  4215d0:	ldp	x29, x30, [sp], #48
  4215d4:	ret
  4215d8:	stp	x29, x30, [sp, #-48]!
  4215dc:	mov	x29, sp
  4215e0:	str	x0, [sp, #24]
  4215e4:	ldr	x0, [sp, #24]
  4215e8:	cmp	x0, #0x0
  4215ec:	b.ne	4215f8 <ferror@plt+0x1d5e8>  // b.any
  4215f0:	mov	x0, #0x0                   	// #0
  4215f4:	b	421644 <ferror@plt+0x1d634>
  4215f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4215fc:	add	x0, x0, #0xd38
  421600:	bl	4417e4 <ferror@plt+0x3d7d4>
  421604:	mov	w1, #0x1                   	// #1
  421608:	ldr	x0, [sp, #24]
  42160c:	bl	42125c <ferror@plt+0x1d24c>
  421610:	str	w0, [sp, #44]
  421614:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421618:	add	x0, x0, #0xd48
  42161c:	ldr	x1, [x0]
  421620:	ldr	w0, [sp, #44]
  421624:	lsl	x0, x0, #3
  421628:	add	x0, x1, x0
  42162c:	ldr	x0, [x0]
  421630:	str	x0, [sp, #32]
  421634:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421638:	add	x0, x0, #0xd38
  42163c:	bl	441828 <ferror@plt+0x3d818>
  421640:	ldr	x0, [sp, #32]
  421644:	ldp	x29, x30, [sp], #48
  421648:	ret
  42164c:	stp	x29, x30, [sp, #-48]!
  421650:	mov	x29, sp
  421654:	str	x0, [sp, #24]
  421658:	ldr	x0, [sp, #24]
  42165c:	cmp	x0, #0x0
  421660:	b.ne	42166c <ferror@plt+0x1d65c>  // b.any
  421664:	mov	x0, #0x0                   	// #0
  421668:	b	4216b8 <ferror@plt+0x1d6a8>
  42166c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  421670:	add	x0, x0, #0xd38
  421674:	bl	4417e4 <ferror@plt+0x3d7d4>
  421678:	mov	w1, #0x0                   	// #0
  42167c:	ldr	x0, [sp, #24]
  421680:	bl	42125c <ferror@plt+0x1d24c>
  421684:	str	w0, [sp, #44]
  421688:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42168c:	add	x0, x0, #0xd48
  421690:	ldr	x1, [x0]
  421694:	ldr	w0, [sp, #44]
  421698:	lsl	x0, x0, #3
  42169c:	add	x0, x1, x0
  4216a0:	ldr	x0, [x0]
  4216a4:	str	x0, [sp, #32]
  4216a8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4216ac:	add	x0, x0, #0xd38
  4216b0:	bl	441828 <ferror@plt+0x3d818>
  4216b4:	ldr	x0, [sp, #32]
  4216b8:	ldp	x29, x30, [sp], #48
  4216bc:	ret
  4216c0:	stp	x29, x30, [sp, #-16]!
  4216c4:	mov	x29, sp
  4216c8:	mov	x0, #0x18                  	// #24
  4216cc:	bl	426230 <ferror@plt+0x22220>
  4216d0:	ldp	x29, x30, [sp], #16
  4216d4:	ret
  4216d8:	stp	x29, x30, [sp, #-32]!
  4216dc:	mov	x29, sp
  4216e0:	str	x0, [sp, #24]
  4216e4:	ldr	x0, [sp, #24]
  4216e8:	cmp	x0, #0x0
  4216ec:	b.ne	421710 <ferror@plt+0x1d700>  // b.any
  4216f0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4216f4:	add	x2, x0, #0x338
  4216f8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4216fc:	add	x1, x0, #0x408
  421700:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421704:	add	x0, x0, #0x348
  421708:	bl	41aa2c <ferror@plt+0x16a1c>
  42170c:	b	421728 <ferror@plt+0x1d718>
  421710:	ldr	x0, [sp, #24]
  421714:	ldr	x0, [x0]
  421718:	bl	410ed4 <ferror@plt+0xcec4>
  42171c:	ldr	x1, [sp, #24]
  421720:	mov	x0, #0x18                  	// #24
  421724:	bl	4262b4 <ferror@plt+0x222a4>
  421728:	ldp	x29, x30, [sp], #32
  42172c:	ret
  421730:	stp	x29, x30, [sp, #-32]!
  421734:	mov	x29, sp
  421738:	str	x0, [sp, #24]
  42173c:	str	x1, [sp, #16]
  421740:	mov	x2, #0x0                   	// #0
  421744:	ldr	x1, [sp, #16]
  421748:	ldr	x0, [sp, #24]
  42174c:	bl	4219b0 <ferror@plt+0x1d9a0>
  421750:	ldr	x0, [sp, #24]
  421754:	bl	4216d8 <ferror@plt+0x1d6c8>
  421758:	nop
  42175c:	ldp	x29, x30, [sp], #32
  421760:	ret
  421764:	stp	x29, x30, [sp, #-32]!
  421768:	mov	x29, sp
  42176c:	str	x0, [sp, #24]
  421770:	ldr	x0, [sp, #24]
  421774:	cmp	x0, #0x0
  421778:	b.ne	42179c <ferror@plt+0x1d78c>  // b.any
  42177c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421780:	add	x2, x0, #0x338
  421784:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421788:	add	x1, x0, #0x418
  42178c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421790:	add	x0, x0, #0x348
  421794:	bl	41aa2c <ferror@plt+0x16a1c>
  421798:	b	4217bc <ferror@plt+0x1d7ac>
  42179c:	ldr	x0, [sp, #24]
  4217a0:	str	xzr, [x0, #8]
  4217a4:	ldr	x0, [sp, #24]
  4217a8:	ldr	x1, [x0, #8]
  4217ac:	ldr	x0, [sp, #24]
  4217b0:	str	x1, [x0]
  4217b4:	ldr	x0, [sp, #24]
  4217b8:	str	wzr, [x0, #16]
  4217bc:	ldp	x29, x30, [sp], #32
  4217c0:	ret
  4217c4:	stp	x29, x30, [sp, #-32]!
  4217c8:	mov	x29, sp
  4217cc:	str	x0, [sp, #24]
  4217d0:	ldr	x0, [sp, #24]
  4217d4:	cmp	x0, #0x0
  4217d8:	b.ne	4217fc <ferror@plt+0x1d7ec>  // b.any
  4217dc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4217e0:	add	x2, x0, #0x338
  4217e4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4217e8:	add	x1, x0, #0x428
  4217ec:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4217f0:	add	x0, x0, #0x348
  4217f4:	bl	41aa2c <ferror@plt+0x16a1c>
  4217f8:	b	421810 <ferror@plt+0x1d800>
  4217fc:	ldr	x0, [sp, #24]
  421800:	ldr	x0, [x0]
  421804:	bl	410ed4 <ferror@plt+0xcec4>
  421808:	ldr	x0, [sp, #24]
  42180c:	bl	421764 <ferror@plt+0x1d754>
  421810:	ldp	x29, x30, [sp], #32
  421814:	ret
  421818:	stp	x29, x30, [sp, #-32]!
  42181c:	mov	x29, sp
  421820:	str	x0, [sp, #24]
  421824:	ldr	x0, [sp, #24]
  421828:	cmp	x0, #0x0
  42182c:	b.ne	421854 <ferror@plt+0x1d844>  // b.any
  421830:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421834:	add	x2, x0, #0x338
  421838:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42183c:	add	x1, x0, #0x438
  421840:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421844:	add	x0, x0, #0x348
  421848:	bl	41aa2c <ferror@plt+0x16a1c>
  42184c:	mov	w0, #0x1                   	// #1
  421850:	b	421868 <ferror@plt+0x1d858>
  421854:	ldr	x0, [sp, #24]
  421858:	ldr	x0, [x0]
  42185c:	cmp	x0, #0x0
  421860:	cset	w0, eq  // eq = none
  421864:	and	w0, w0, #0xff
  421868:	ldp	x29, x30, [sp], #32
  42186c:	ret
  421870:	stp	x29, x30, [sp, #-32]!
  421874:	mov	x29, sp
  421878:	str	x0, [sp, #24]
  42187c:	ldr	x0, [sp, #24]
  421880:	cmp	x0, #0x0
  421884:	b.ne	4218ac <ferror@plt+0x1d89c>  // b.any
  421888:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42188c:	add	x2, x0, #0x338
  421890:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421894:	add	x1, x0, #0x450
  421898:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42189c:	add	x0, x0, #0x348
  4218a0:	bl	41aa2c <ferror@plt+0x16a1c>
  4218a4:	mov	w0, #0x0                   	// #0
  4218a8:	b	4218b4 <ferror@plt+0x1d8a4>
  4218ac:	ldr	x0, [sp, #24]
  4218b0:	ldr	w0, [x0, #16]
  4218b4:	ldp	x29, x30, [sp], #32
  4218b8:	ret
  4218bc:	stp	x29, x30, [sp, #-32]!
  4218c0:	mov	x29, sp
  4218c4:	str	x0, [sp, #24]
  4218c8:	ldr	x0, [sp, #24]
  4218cc:	cmp	x0, #0x0
  4218d0:	b.ne	4218f4 <ferror@plt+0x1d8e4>  // b.any
  4218d4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4218d8:	add	x2, x0, #0x338
  4218dc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4218e0:	add	x1, x0, #0x468
  4218e4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4218e8:	add	x0, x0, #0x348
  4218ec:	bl	41aa2c <ferror@plt+0x16a1c>
  4218f0:	b	42191c <ferror@plt+0x1d90c>
  4218f4:	ldr	x0, [sp, #24]
  4218f8:	ldr	x1, [x0]
  4218fc:	ldr	x0, [sp, #24]
  421900:	str	x1, [x0, #8]
  421904:	ldr	x0, [sp, #24]
  421908:	ldr	x0, [x0]
  42190c:	bl	411720 <ferror@plt+0xd710>
  421910:	mov	x1, x0
  421914:	ldr	x0, [sp, #24]
  421918:	str	x1, [x0]
  42191c:	ldp	x29, x30, [sp], #32
  421920:	ret
  421924:	stp	x29, x30, [sp, #-48]!
  421928:	mov	x29, sp
  42192c:	str	x0, [sp, #24]
  421930:	ldr	x0, [sp, #24]
  421934:	cmp	x0, #0x0
  421938:	b.ne	421960 <ferror@plt+0x1d950>  // b.any
  42193c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421940:	add	x2, x0, #0x338
  421944:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421948:	add	x1, x0, #0x478
  42194c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421950:	add	x0, x0, #0x348
  421954:	bl	41aa2c <ferror@plt+0x16a1c>
  421958:	mov	x0, #0x0                   	// #0
  42195c:	b	4219a8 <ferror@plt+0x1d998>
  421960:	bl	4216c0 <ferror@plt+0x1d6b0>
  421964:	str	x0, [sp, #32]
  421968:	ldr	x0, [sp, #24]
  42196c:	ldr	x0, [x0]
  421970:	str	x0, [sp, #40]
  421974:	b	421998 <ferror@plt+0x1d988>
  421978:	ldr	x0, [sp, #40]
  42197c:	ldr	x0, [x0]
  421980:	mov	x1, x0
  421984:	ldr	x0, [sp, #32]
  421988:	bl	421e58 <ferror@plt+0x1de48>
  42198c:	ldr	x0, [sp, #40]
  421990:	ldr	x0, [x0, #8]
  421994:	str	x0, [sp, #40]
  421998:	ldr	x0, [sp, #40]
  42199c:	cmp	x0, #0x0
  4219a0:	b.ne	421978 <ferror@plt+0x1d968>  // b.any
  4219a4:	ldr	x0, [sp, #32]
  4219a8:	ldp	x29, x30, [sp], #48
  4219ac:	ret
  4219b0:	stp	x29, x30, [sp, #-64]!
  4219b4:	mov	x29, sp
  4219b8:	str	x0, [sp, #40]
  4219bc:	str	x1, [sp, #32]
  4219c0:	str	x2, [sp, #24]
  4219c4:	ldr	x0, [sp, #40]
  4219c8:	cmp	x0, #0x0
  4219cc:	b.ne	4219f0 <ferror@plt+0x1d9e0>  // b.any
  4219d0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4219d4:	add	x2, x0, #0x338
  4219d8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4219dc:	add	x1, x0, #0x488
  4219e0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4219e4:	add	x0, x0, #0x348
  4219e8:	bl	41aa2c <ferror@plt+0x16a1c>
  4219ec:	b	421a60 <ferror@plt+0x1da50>
  4219f0:	ldr	x0, [sp, #32]
  4219f4:	cmp	x0, #0x0
  4219f8:	b.ne	421a1c <ferror@plt+0x1da0c>  // b.any
  4219fc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421a00:	add	x2, x0, #0x350
  421a04:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421a08:	add	x1, x0, #0x488
  421a0c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421a10:	add	x0, x0, #0x348
  421a14:	bl	41aa2c <ferror@plt+0x16a1c>
  421a18:	b	421a60 <ferror@plt+0x1da50>
  421a1c:	ldr	x0, [sp, #40]
  421a20:	ldr	x0, [x0]
  421a24:	str	x0, [sp, #56]
  421a28:	b	421a54 <ferror@plt+0x1da44>
  421a2c:	ldr	x0, [sp, #56]
  421a30:	ldr	x0, [x0, #8]
  421a34:	str	x0, [sp, #48]
  421a38:	ldr	x0, [sp, #56]
  421a3c:	ldr	x0, [x0]
  421a40:	ldr	x2, [sp, #32]
  421a44:	ldr	x1, [sp, #24]
  421a48:	blr	x2
  421a4c:	ldr	x0, [sp, #48]
  421a50:	str	x0, [sp, #56]
  421a54:	ldr	x0, [sp, #56]
  421a58:	cmp	x0, #0x0
  421a5c:	b.ne	421a2c <ferror@plt+0x1da1c>  // b.any
  421a60:	ldp	x29, x30, [sp], #64
  421a64:	ret
  421a68:	stp	x29, x30, [sp, #-32]!
  421a6c:	mov	x29, sp
  421a70:	str	x0, [sp, #24]
  421a74:	str	x1, [sp, #16]
  421a78:	ldr	x0, [sp, #24]
  421a7c:	cmp	x0, #0x0
  421a80:	b.ne	421aa8 <ferror@plt+0x1da98>  // b.any
  421a84:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421a88:	add	x2, x0, #0x338
  421a8c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421a90:	add	x1, x0, #0x498
  421a94:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421a98:	add	x0, x0, #0x348
  421a9c:	bl	41aa2c <ferror@plt+0x16a1c>
  421aa0:	mov	x0, #0x0                   	// #0
  421aa4:	b	421ab8 <ferror@plt+0x1daa8>
  421aa8:	ldr	x0, [sp, #24]
  421aac:	ldr	x0, [x0]
  421ab0:	ldr	x1, [sp, #16]
  421ab4:	bl	411868 <ferror@plt+0xd858>
  421ab8:	ldp	x29, x30, [sp], #32
  421abc:	ret
  421ac0:	stp	x29, x30, [sp, #-48]!
  421ac4:	mov	x29, sp
  421ac8:	str	x0, [sp, #40]
  421acc:	str	x1, [sp, #32]
  421ad0:	str	x2, [sp, #24]
  421ad4:	ldr	x0, [sp, #40]
  421ad8:	cmp	x0, #0x0
  421adc:	b.ne	421b04 <ferror@plt+0x1daf4>  // b.any
  421ae0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421ae4:	add	x2, x0, #0x338
  421ae8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421aec:	add	x1, x0, #0x4a8
  421af0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421af4:	add	x0, x0, #0x348
  421af8:	bl	41aa2c <ferror@plt+0x16a1c>
  421afc:	mov	x0, #0x0                   	// #0
  421b00:	b	421b48 <ferror@plt+0x1db38>
  421b04:	ldr	x0, [sp, #24]
  421b08:	cmp	x0, #0x0
  421b0c:	b.ne	421b34 <ferror@plt+0x1db24>  // b.any
  421b10:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421b14:	add	x2, x0, #0x350
  421b18:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421b1c:	add	x1, x0, #0x4a8
  421b20:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421b24:	add	x0, x0, #0x348
  421b28:	bl	41aa2c <ferror@plt+0x16a1c>
  421b2c:	mov	x0, #0x0                   	// #0
  421b30:	b	421b48 <ferror@plt+0x1db38>
  421b34:	ldr	x0, [sp, #40]
  421b38:	ldr	x0, [x0]
  421b3c:	ldr	x2, [sp, #24]
  421b40:	ldr	x1, [sp, #32]
  421b44:	bl	4118b8 <ferror@plt+0xd8a8>
  421b48:	ldp	x29, x30, [sp], #48
  421b4c:	ret
  421b50:	stp	x29, x30, [sp, #-48]!
  421b54:	mov	x29, sp
  421b58:	str	x0, [sp, #40]
  421b5c:	str	x1, [sp, #32]
  421b60:	str	x2, [sp, #24]
  421b64:	ldr	x0, [sp, #40]
  421b68:	cmp	x0, #0x0
  421b6c:	b.ne	421b90 <ferror@plt+0x1db80>  // b.any
  421b70:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421b74:	add	x2, x0, #0x338
  421b78:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421b7c:	add	x1, x0, #0x4c0
  421b80:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421b84:	add	x0, x0, #0x348
  421b88:	bl	41aa2c <ferror@plt+0x16a1c>
  421b8c:	b	421bf4 <ferror@plt+0x1dbe4>
  421b90:	ldr	x0, [sp, #32]
  421b94:	cmp	x0, #0x0
  421b98:	b.ne	421bbc <ferror@plt+0x1dbac>  // b.any
  421b9c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421ba0:	add	x2, x0, #0x360
  421ba4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421ba8:	add	x1, x0, #0x4c0
  421bac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421bb0:	add	x0, x0, #0x348
  421bb4:	bl	41aa2c <ferror@plt+0x16a1c>
  421bb8:	b	421bf4 <ferror@plt+0x1dbe4>
  421bbc:	ldr	x0, [sp, #40]
  421bc0:	ldr	x0, [x0]
  421bc4:	ldr	x2, [sp, #24]
  421bc8:	ldr	x1, [sp, #32]
  421bcc:	bl	411f4c <ferror@plt+0xdf3c>
  421bd0:	mov	x1, x0
  421bd4:	ldr	x0, [sp, #40]
  421bd8:	str	x1, [x0]
  421bdc:	ldr	x0, [sp, #40]
  421be0:	ldr	x0, [x0]
  421be4:	bl	411a00 <ferror@plt+0xd9f0>
  421be8:	mov	x1, x0
  421bec:	ldr	x0, [sp, #40]
  421bf0:	str	x1, [x0, #8]
  421bf4:	ldp	x29, x30, [sp], #48
  421bf8:	ret
  421bfc:	stp	x29, x30, [sp, #-32]!
  421c00:	mov	x29, sp
  421c04:	str	x0, [sp, #24]
  421c08:	str	x1, [sp, #16]
  421c0c:	ldr	x0, [sp, #24]
  421c10:	cmp	x0, #0x0
  421c14:	b.ne	421c38 <ferror@plt+0x1dc28>  // b.any
  421c18:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421c1c:	add	x2, x0, #0x338
  421c20:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421c24:	add	x1, x0, #0x4d0
  421c28:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421c2c:	add	x0, x0, #0x348
  421c30:	bl	41aa2c <ferror@plt+0x16a1c>
  421c34:	b	421c88 <ferror@plt+0x1dc78>
  421c38:	ldr	x0, [sp, #24]
  421c3c:	ldr	x0, [x0]
  421c40:	ldr	x1, [sp, #16]
  421c44:	bl	410fd0 <ferror@plt+0xcfc0>
  421c48:	mov	x1, x0
  421c4c:	ldr	x0, [sp, #24]
  421c50:	str	x1, [x0]
  421c54:	ldr	x0, [sp, #24]
  421c58:	ldr	x0, [x0, #8]
  421c5c:	cmp	x0, #0x0
  421c60:	b.ne	421c74 <ferror@plt+0x1dc64>  // b.any
  421c64:	ldr	x0, [sp, #24]
  421c68:	ldr	x1, [x0]
  421c6c:	ldr	x0, [sp, #24]
  421c70:	str	x1, [x0, #8]
  421c74:	ldr	x0, [sp, #24]
  421c78:	ldr	w0, [x0, #16]
  421c7c:	add	w1, w0, #0x1
  421c80:	ldr	x0, [sp, #24]
  421c84:	str	w1, [x0, #16]
  421c88:	ldp	x29, x30, [sp], #32
  421c8c:	ret
  421c90:	stp	x29, x30, [sp, #-48]!
  421c94:	mov	x29, sp
  421c98:	str	x0, [sp, #40]
  421c9c:	str	x1, [sp, #32]
  421ca0:	str	w2, [sp, #28]
  421ca4:	ldr	x0, [sp, #40]
  421ca8:	cmp	x0, #0x0
  421cac:	b.ne	421cd0 <ferror@plt+0x1dcc0>  // b.any
  421cb0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421cb4:	add	x2, x0, #0x338
  421cb8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421cbc:	add	x1, x0, #0x4e8
  421cc0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421cc4:	add	x0, x0, #0x348
  421cc8:	bl	41aa2c <ferror@plt+0x16a1c>
  421ccc:	b	421d20 <ferror@plt+0x1dd10>
  421cd0:	ldr	w0, [sp, #28]
  421cd4:	cmp	w0, #0x0
  421cd8:	b.lt	421cf0 <ferror@plt+0x1dce0>  // b.tstop
  421cdc:	ldr	x0, [sp, #40]
  421ce0:	ldr	w1, [x0, #16]
  421ce4:	ldr	w0, [sp, #28]
  421ce8:	cmp	w1, w0
  421cec:	b.hi	421d00 <ferror@plt+0x1dcf0>  // b.pmore
  421cf0:	ldr	x1, [sp, #32]
  421cf4:	ldr	x0, [sp, #40]
  421cf8:	bl	421e58 <ferror@plt+0x1de48>
  421cfc:	b	421d20 <ferror@plt+0x1dd10>
  421d00:	ldr	w0, [sp, #28]
  421d04:	mov	w1, w0
  421d08:	ldr	x0, [sp, #40]
  421d0c:	bl	4226d0 <ferror@plt+0x1e6c0>
  421d10:	ldr	x2, [sp, #32]
  421d14:	mov	x1, x0
  421d18:	ldr	x0, [sp, #40]
  421d1c:	bl	422c5c <ferror@plt+0x1ec4c>
  421d20:	ldp	x29, x30, [sp], #48
  421d24:	ret
  421d28:	stp	x29, x30, [sp, #-32]!
  421d2c:	mov	x29, sp
  421d30:	str	x0, [sp, #24]
  421d34:	str	x1, [sp, #16]
  421d38:	ldr	x0, [sp, #24]
  421d3c:	cmp	x0, #0x0
  421d40:	b.ne	421d64 <ferror@plt+0x1dd54>  // b.any
  421d44:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421d48:	add	x2, x0, #0x338
  421d4c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421d50:	add	x1, x0, #0x500
  421d54:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421d58:	add	x0, x0, #0x348
  421d5c:	bl	41aa2c <ferror@plt+0x16a1c>
  421d60:	b	421e50 <ferror@plt+0x1de40>
  421d64:	ldr	x0, [sp, #16]
  421d68:	cmp	x0, #0x0
  421d6c:	b.ne	421d90 <ferror@plt+0x1dd80>  // b.any
  421d70:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421d74:	add	x2, x0, #0x378
  421d78:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421d7c:	add	x1, x0, #0x500
  421d80:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421d84:	add	x0, x0, #0x348
  421d88:	bl	41aa2c <ferror@plt+0x16a1c>
  421d8c:	b	421e50 <ferror@plt+0x1de40>
  421d90:	ldr	x0, [sp, #16]
  421d94:	ldr	x0, [x0, #16]
  421d98:	cmp	x0, #0x0
  421d9c:	b.eq	421dc0 <ferror@plt+0x1ddb0>  // b.none
  421da0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421da4:	add	x2, x0, #0x388
  421da8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421dac:	add	x1, x0, #0x500
  421db0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421db4:	add	x0, x0, #0x348
  421db8:	bl	41aa2c <ferror@plt+0x16a1c>
  421dbc:	b	421e50 <ferror@plt+0x1de40>
  421dc0:	ldr	x0, [sp, #16]
  421dc4:	ldr	x0, [x0, #8]
  421dc8:	cmp	x0, #0x0
  421dcc:	b.eq	421df0 <ferror@plt+0x1dde0>  // b.none
  421dd0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421dd4:	add	x2, x0, #0x3a0
  421dd8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421ddc:	add	x1, x0, #0x500
  421de0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421de4:	add	x0, x0, #0x348
  421de8:	bl	41aa2c <ferror@plt+0x16a1c>
  421dec:	b	421e50 <ferror@plt+0x1de40>
  421df0:	ldr	x0, [sp, #24]
  421df4:	ldr	x1, [x0]
  421df8:	ldr	x0, [sp, #16]
  421dfc:	str	x1, [x0, #8]
  421e00:	ldr	x0, [sp, #24]
  421e04:	ldr	x0, [x0]
  421e08:	cmp	x0, #0x0
  421e0c:	b.eq	421e24 <ferror@plt+0x1de14>  // b.none
  421e10:	ldr	x0, [sp, #24]
  421e14:	ldr	x0, [x0]
  421e18:	ldr	x1, [sp, #16]
  421e1c:	str	x1, [x0, #16]
  421e20:	b	421e30 <ferror@plt+0x1de20>
  421e24:	ldr	x0, [sp, #24]
  421e28:	ldr	x1, [sp, #16]
  421e2c:	str	x1, [x0, #8]
  421e30:	ldr	x0, [sp, #24]
  421e34:	ldr	x1, [sp, #16]
  421e38:	str	x1, [x0]
  421e3c:	ldr	x0, [sp, #24]
  421e40:	ldr	w0, [x0, #16]
  421e44:	add	w1, w0, #0x1
  421e48:	ldr	x0, [sp, #24]
  421e4c:	str	w1, [x0, #16]
  421e50:	ldp	x29, x30, [sp], #32
  421e54:	ret
  421e58:	stp	x29, x30, [sp, #-32]!
  421e5c:	mov	x29, sp
  421e60:	str	x0, [sp, #24]
  421e64:	str	x1, [sp, #16]
  421e68:	ldr	x0, [sp, #24]
  421e6c:	cmp	x0, #0x0
  421e70:	b.ne	421e94 <ferror@plt+0x1de84>  // b.any
  421e74:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421e78:	add	x2, x0, #0x338
  421e7c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421e80:	add	x1, x0, #0x518
  421e84:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421e88:	add	x0, x0, #0x348
  421e8c:	bl	41aa2c <ferror@plt+0x16a1c>
  421e90:	b	421f00 <ferror@plt+0x1def0>
  421e94:	ldr	x0, [sp, #24]
  421e98:	ldr	x0, [x0, #8]
  421e9c:	ldr	x1, [sp, #16]
  421ea0:	bl	410f54 <ferror@plt+0xcf44>
  421ea4:	mov	x1, x0
  421ea8:	ldr	x0, [sp, #24]
  421eac:	str	x1, [x0, #8]
  421eb0:	ldr	x0, [sp, #24]
  421eb4:	ldr	x0, [x0, #8]
  421eb8:	ldr	x0, [x0, #8]
  421ebc:	cmp	x0, #0x0
  421ec0:	b.eq	421edc <ferror@plt+0x1decc>  // b.none
  421ec4:	ldr	x0, [sp, #24]
  421ec8:	ldr	x0, [x0, #8]
  421ecc:	ldr	x1, [x0, #8]
  421ed0:	ldr	x0, [sp, #24]
  421ed4:	str	x1, [x0, #8]
  421ed8:	b	421eec <ferror@plt+0x1dedc>
  421edc:	ldr	x0, [sp, #24]
  421ee0:	ldr	x1, [x0, #8]
  421ee4:	ldr	x0, [sp, #24]
  421ee8:	str	x1, [x0]
  421eec:	ldr	x0, [sp, #24]
  421ef0:	ldr	w0, [x0, #16]
  421ef4:	add	w1, w0, #0x1
  421ef8:	ldr	x0, [sp, #24]
  421efc:	str	w1, [x0, #16]
  421f00:	ldp	x29, x30, [sp], #32
  421f04:	ret
  421f08:	stp	x29, x30, [sp, #-32]!
  421f0c:	mov	x29, sp
  421f10:	str	x0, [sp, #24]
  421f14:	str	x1, [sp, #16]
  421f18:	ldr	x0, [sp, #24]
  421f1c:	cmp	x0, #0x0
  421f20:	b.ne	421f44 <ferror@plt+0x1df34>  // b.any
  421f24:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421f28:	add	x2, x0, #0x338
  421f2c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421f30:	add	x1, x0, #0x530
  421f34:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421f38:	add	x0, x0, #0x348
  421f3c:	bl	41aa2c <ferror@plt+0x16a1c>
  421f40:	b	422030 <ferror@plt+0x1e020>
  421f44:	ldr	x0, [sp, #16]
  421f48:	cmp	x0, #0x0
  421f4c:	b.ne	421f70 <ferror@plt+0x1df60>  // b.any
  421f50:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421f54:	add	x2, x0, #0x378
  421f58:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421f5c:	add	x1, x0, #0x530
  421f60:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421f64:	add	x0, x0, #0x348
  421f68:	bl	41aa2c <ferror@plt+0x16a1c>
  421f6c:	b	422030 <ferror@plt+0x1e020>
  421f70:	ldr	x0, [sp, #16]
  421f74:	ldr	x0, [x0, #16]
  421f78:	cmp	x0, #0x0
  421f7c:	b.eq	421fa0 <ferror@plt+0x1df90>  // b.none
  421f80:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421f84:	add	x2, x0, #0x388
  421f88:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421f8c:	add	x1, x0, #0x530
  421f90:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421f94:	add	x0, x0, #0x348
  421f98:	bl	41aa2c <ferror@plt+0x16a1c>
  421f9c:	b	422030 <ferror@plt+0x1e020>
  421fa0:	ldr	x0, [sp, #16]
  421fa4:	ldr	x0, [x0, #8]
  421fa8:	cmp	x0, #0x0
  421fac:	b.eq	421fd0 <ferror@plt+0x1dfc0>  // b.none
  421fb0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421fb4:	add	x2, x0, #0x3a0
  421fb8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421fbc:	add	x1, x0, #0x530
  421fc0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  421fc4:	add	x0, x0, #0x348
  421fc8:	bl	41aa2c <ferror@plt+0x16a1c>
  421fcc:	b	422030 <ferror@plt+0x1e020>
  421fd0:	ldr	x0, [sp, #24]
  421fd4:	ldr	x1, [x0, #8]
  421fd8:	ldr	x0, [sp, #16]
  421fdc:	str	x1, [x0, #16]
  421fe0:	ldr	x0, [sp, #24]
  421fe4:	ldr	x0, [x0, #8]
  421fe8:	cmp	x0, #0x0
  421fec:	b.eq	422004 <ferror@plt+0x1dff4>  // b.none
  421ff0:	ldr	x0, [sp, #24]
  421ff4:	ldr	x0, [x0, #8]
  421ff8:	ldr	x1, [sp, #16]
  421ffc:	str	x1, [x0, #8]
  422000:	b	422010 <ferror@plt+0x1e000>
  422004:	ldr	x0, [sp, #24]
  422008:	ldr	x1, [sp, #16]
  42200c:	str	x1, [x0]
  422010:	ldr	x0, [sp, #24]
  422014:	ldr	x1, [sp, #16]
  422018:	str	x1, [x0, #8]
  42201c:	ldr	x0, [sp, #24]
  422020:	ldr	w0, [x0, #16]
  422024:	add	w1, w0, #0x1
  422028:	ldr	x0, [sp, #24]
  42202c:	str	w1, [x0, #16]
  422030:	ldp	x29, x30, [sp], #32
  422034:	ret
  422038:	stp	x29, x30, [sp, #-64]!
  42203c:	mov	x29, sp
  422040:	str	x0, [sp, #40]
  422044:	str	w1, [sp, #36]
  422048:	str	x2, [sp, #24]
  42204c:	ldr	x0, [sp, #40]
  422050:	cmp	x0, #0x0
  422054:	b.ne	422078 <ferror@plt+0x1e068>  // b.any
  422058:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42205c:	add	x2, x0, #0x338
  422060:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422064:	add	x1, x0, #0x548
  422068:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42206c:	add	x0, x0, #0x348
  422070:	bl	41aa2c <ferror@plt+0x16a1c>
  422074:	b	422204 <ferror@plt+0x1e1f4>
  422078:	ldr	x0, [sp, #24]
  42207c:	cmp	x0, #0x0
  422080:	b.ne	4220a4 <ferror@plt+0x1e094>  // b.any
  422084:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422088:	add	x2, x0, #0x3b8
  42208c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422090:	add	x1, x0, #0x548
  422094:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422098:	add	x0, x0, #0x348
  42209c:	bl	41aa2c <ferror@plt+0x16a1c>
  4220a0:	b	422204 <ferror@plt+0x1e1f4>
  4220a4:	ldr	w0, [sp, #36]
  4220a8:	cmp	w0, #0x0
  4220ac:	b.lt	4220c4 <ferror@plt+0x1e0b4>  // b.tstop
  4220b0:	ldr	x0, [sp, #40]
  4220b4:	ldr	w1, [x0, #16]
  4220b8:	ldr	w0, [sp, #36]
  4220bc:	cmp	w1, w0
  4220c0:	b.hi	4220d4 <ferror@plt+0x1e0c4>  // b.pmore
  4220c4:	ldr	x1, [sp, #24]
  4220c8:	ldr	x0, [sp, #40]
  4220cc:	bl	421f08 <ferror@plt+0x1def8>
  4220d0:	b	422204 <ferror@plt+0x1e1f4>
  4220d4:	ldr	x0, [sp, #40]
  4220d8:	ldr	x0, [x0]
  4220dc:	cmp	x0, #0x0
  4220e0:	b.ne	42210c <ferror@plt+0x1e0fc>  // b.any
  4220e4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4220e8:	add	x4, x0, #0x3c8
  4220ec:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4220f0:	add	x3, x0, #0x560
  4220f4:	mov	w2, #0x1e2                 	// #482
  4220f8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4220fc:	add	x1, x0, #0x3d8
  422100:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422104:	add	x0, x0, #0x348
  422108:	bl	4319d8 <ferror@plt+0x2d9c8>
  42210c:	ldr	x0, [sp, #40]
  422110:	ldr	x0, [x0, #8]
  422114:	cmp	x0, #0x0
  422118:	b.ne	422144 <ferror@plt+0x1e134>  // b.any
  42211c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422120:	add	x4, x0, #0x3e8
  422124:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422128:	add	x3, x0, #0x560
  42212c:	mov	w2, #0x1e3                 	// #483
  422130:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422134:	add	x1, x0, #0x3d8
  422138:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42213c:	add	x0, x0, #0x348
  422140:	bl	4319d8 <ferror@plt+0x2d9c8>
  422144:	ldr	w0, [sp, #36]
  422148:	mov	w1, w0
  42214c:	ldr	x0, [sp, #40]
  422150:	bl	4226d0 <ferror@plt+0x1e6c0>
  422154:	str	x0, [sp, #56]
  422158:	ldr	x0, [sp, #56]
  42215c:	ldr	x0, [x0, #16]
  422160:	str	x0, [sp, #48]
  422164:	ldr	x0, [sp, #48]
  422168:	cmp	x0, #0x0
  42216c:	b.eq	42217c <ferror@plt+0x1e16c>  // b.none
  422170:	ldr	x0, [sp, #48]
  422174:	ldr	x1, [sp, #24]
  422178:	str	x1, [x0, #8]
  42217c:	ldr	x0, [sp, #56]
  422180:	ldr	x1, [sp, #24]
  422184:	str	x1, [x0, #16]
  422188:	ldr	x0, [sp, #24]
  42218c:	ldr	x1, [sp, #56]
  422190:	str	x1, [x0, #8]
  422194:	ldr	x0, [sp, #24]
  422198:	ldr	x1, [sp, #48]
  42219c:	str	x1, [x0, #16]
  4221a0:	ldr	x0, [sp, #40]
  4221a4:	ldr	x0, [x0]
  4221a8:	ldr	x0, [x0, #16]
  4221ac:	cmp	x0, #0x0
  4221b0:	b.eq	4221c8 <ferror@plt+0x1e1b8>  // b.none
  4221b4:	ldr	x0, [sp, #40]
  4221b8:	ldr	x0, [x0]
  4221bc:	ldr	x1, [x0, #16]
  4221c0:	ldr	x0, [sp, #40]
  4221c4:	str	x1, [x0]
  4221c8:	ldr	x0, [sp, #40]
  4221cc:	ldr	x0, [x0, #8]
  4221d0:	ldr	x0, [x0, #8]
  4221d4:	cmp	x0, #0x0
  4221d8:	b.eq	4221f0 <ferror@plt+0x1e1e0>  // b.none
  4221dc:	ldr	x0, [sp, #40]
  4221e0:	ldr	x0, [x0, #8]
  4221e4:	ldr	x1, [x0, #8]
  4221e8:	ldr	x0, [sp, #40]
  4221ec:	str	x1, [x0, #8]
  4221f0:	ldr	x0, [sp, #40]
  4221f4:	ldr	w0, [x0, #16]
  4221f8:	add	w1, w0, #0x1
  4221fc:	ldr	x0, [sp, #40]
  422200:	str	w1, [x0, #16]
  422204:	ldp	x29, x30, [sp], #64
  422208:	ret
  42220c:	stp	x29, x30, [sp, #-48]!
  422210:	mov	x29, sp
  422214:	str	x0, [sp, #24]
  422218:	ldr	x0, [sp, #24]
  42221c:	cmp	x0, #0x0
  422220:	b.ne	422248 <ferror@plt+0x1e238>  // b.any
  422224:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422228:	add	x2, x0, #0x338
  42222c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422230:	add	x1, x0, #0x578
  422234:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422238:	add	x0, x0, #0x348
  42223c:	bl	41aa2c <ferror@plt+0x16a1c>
  422240:	mov	x0, #0x0                   	// #0
  422244:	b	4222d0 <ferror@plt+0x1e2c0>
  422248:	ldr	x0, [sp, #24]
  42224c:	ldr	x0, [x0]
  422250:	cmp	x0, #0x0
  422254:	b.eq	4222cc <ferror@plt+0x1e2bc>  // b.none
  422258:	ldr	x0, [sp, #24]
  42225c:	ldr	x0, [x0]
  422260:	str	x0, [sp, #40]
  422264:	ldr	x0, [sp, #40]
  422268:	ldr	x0, [x0]
  42226c:	str	x0, [sp, #32]
  422270:	ldr	x0, [sp, #40]
  422274:	ldr	x1, [x0, #8]
  422278:	ldr	x0, [sp, #24]
  42227c:	str	x1, [x0]
  422280:	ldr	x0, [sp, #24]
  422284:	ldr	x0, [x0]
  422288:	cmp	x0, #0x0
  42228c:	b.eq	4222a0 <ferror@plt+0x1e290>  // b.none
  422290:	ldr	x0, [sp, #24]
  422294:	ldr	x0, [x0]
  422298:	str	xzr, [x0, #16]
  42229c:	b	4222a8 <ferror@plt+0x1e298>
  4222a0:	ldr	x0, [sp, #24]
  4222a4:	str	xzr, [x0, #8]
  4222a8:	ldr	x0, [sp, #40]
  4222ac:	bl	410efc <ferror@plt+0xceec>
  4222b0:	ldr	x0, [sp, #24]
  4222b4:	ldr	w0, [x0, #16]
  4222b8:	sub	w1, w0, #0x1
  4222bc:	ldr	x0, [sp, #24]
  4222c0:	str	w1, [x0, #16]
  4222c4:	ldr	x0, [sp, #32]
  4222c8:	b	4222d0 <ferror@plt+0x1e2c0>
  4222cc:	mov	x0, #0x0                   	// #0
  4222d0:	ldp	x29, x30, [sp], #48
  4222d4:	ret
  4222d8:	stp	x29, x30, [sp, #-48]!
  4222dc:	mov	x29, sp
  4222e0:	str	x0, [sp, #24]
  4222e4:	ldr	x0, [sp, #24]
  4222e8:	cmp	x0, #0x0
  4222ec:	b.ne	422314 <ferror@plt+0x1e304>  // b.any
  4222f0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4222f4:	add	x2, x0, #0x338
  4222f8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4222fc:	add	x1, x0, #0x590
  422300:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422304:	add	x0, x0, #0x348
  422308:	bl	41aa2c <ferror@plt+0x16a1c>
  42230c:	mov	x0, #0x0                   	// #0
  422310:	b	422390 <ferror@plt+0x1e380>
  422314:	ldr	x0, [sp, #24]
  422318:	ldr	x0, [x0]
  42231c:	cmp	x0, #0x0
  422320:	b.eq	42238c <ferror@plt+0x1e37c>  // b.none
  422324:	ldr	x0, [sp, #24]
  422328:	ldr	x0, [x0]
  42232c:	str	x0, [sp, #40]
  422330:	ldr	x0, [sp, #40]
  422334:	ldr	x1, [x0, #8]
  422338:	ldr	x0, [sp, #24]
  42233c:	str	x1, [x0]
  422340:	ldr	x0, [sp, #24]
  422344:	ldr	x0, [x0]
  422348:	cmp	x0, #0x0
  42234c:	b.eq	422368 <ferror@plt+0x1e358>  // b.none
  422350:	ldr	x0, [sp, #24]
  422354:	ldr	x0, [x0]
  422358:	str	xzr, [x0, #16]
  42235c:	ldr	x0, [sp, #40]
  422360:	str	xzr, [x0, #8]
  422364:	b	422370 <ferror@plt+0x1e360>
  422368:	ldr	x0, [sp, #24]
  42236c:	str	xzr, [x0, #8]
  422370:	ldr	x0, [sp, #24]
  422374:	ldr	w0, [x0, #16]
  422378:	sub	w1, w0, #0x1
  42237c:	ldr	x0, [sp, #24]
  422380:	str	w1, [x0, #16]
  422384:	ldr	x0, [sp, #40]
  422388:	b	422390 <ferror@plt+0x1e380>
  42238c:	mov	x0, #0x0                   	// #0
  422390:	ldp	x29, x30, [sp], #48
  422394:	ret
  422398:	stp	x29, x30, [sp, #-32]!
  42239c:	mov	x29, sp
  4223a0:	str	x0, [sp, #24]
  4223a4:	ldr	x0, [sp, #24]
  4223a8:	cmp	x0, #0x0
  4223ac:	b.ne	4223d4 <ferror@plt+0x1e3c4>  // b.any
  4223b0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4223b4:	add	x2, x0, #0x338
  4223b8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4223bc:	add	x1, x0, #0x5a8
  4223c0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4223c4:	add	x0, x0, #0x348
  4223c8:	bl	41aa2c <ferror@plt+0x16a1c>
  4223cc:	mov	x0, #0x0                   	// #0
  4223d0:	b	4223dc <ferror@plt+0x1e3cc>
  4223d4:	ldr	x0, [sp, #24]
  4223d8:	ldr	x0, [x0]
  4223dc:	ldp	x29, x30, [sp], #32
  4223e0:	ret
  4223e4:	stp	x29, x30, [sp, #-32]!
  4223e8:	mov	x29, sp
  4223ec:	str	x0, [sp, #24]
  4223f0:	ldr	x0, [sp, #24]
  4223f4:	cmp	x0, #0x0
  4223f8:	b.ne	422420 <ferror@plt+0x1e410>  // b.any
  4223fc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422400:	add	x2, x0, #0x338
  422404:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422408:	add	x1, x0, #0x5c0
  42240c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422410:	add	x0, x0, #0x348
  422414:	bl	41aa2c <ferror@plt+0x16a1c>
  422418:	mov	x0, #0x0                   	// #0
  42241c:	b	422428 <ferror@plt+0x1e418>
  422420:	ldr	x0, [sp, #24]
  422424:	ldr	x0, [x0, #8]
  422428:	ldp	x29, x30, [sp], #32
  42242c:	ret
  422430:	stp	x29, x30, [sp, #-48]!
  422434:	mov	x29, sp
  422438:	str	x0, [sp, #24]
  42243c:	ldr	x0, [sp, #24]
  422440:	cmp	x0, #0x0
  422444:	b.ne	42246c <ferror@plt+0x1e45c>  // b.any
  422448:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42244c:	add	x2, x0, #0x338
  422450:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422454:	add	x1, x0, #0x5d8
  422458:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42245c:	add	x0, x0, #0x348
  422460:	bl	41aa2c <ferror@plt+0x16a1c>
  422464:	mov	x0, #0x0                   	// #0
  422468:	b	4224f4 <ferror@plt+0x1e4e4>
  42246c:	ldr	x0, [sp, #24]
  422470:	ldr	x0, [x0, #8]
  422474:	cmp	x0, #0x0
  422478:	b.eq	4224f0 <ferror@plt+0x1e4e0>  // b.none
  42247c:	ldr	x0, [sp, #24]
  422480:	ldr	x0, [x0, #8]
  422484:	str	x0, [sp, #40]
  422488:	ldr	x0, [sp, #40]
  42248c:	ldr	x0, [x0]
  422490:	str	x0, [sp, #32]
  422494:	ldr	x0, [sp, #40]
  422498:	ldr	x1, [x0, #16]
  42249c:	ldr	x0, [sp, #24]
  4224a0:	str	x1, [x0, #8]
  4224a4:	ldr	x0, [sp, #24]
  4224a8:	ldr	x0, [x0, #8]
  4224ac:	cmp	x0, #0x0
  4224b0:	b.eq	4224c4 <ferror@plt+0x1e4b4>  // b.none
  4224b4:	ldr	x0, [sp, #24]
  4224b8:	ldr	x0, [x0, #8]
  4224bc:	str	xzr, [x0, #8]
  4224c0:	b	4224cc <ferror@plt+0x1e4bc>
  4224c4:	ldr	x0, [sp, #24]
  4224c8:	str	xzr, [x0]
  4224cc:	ldr	x0, [sp, #24]
  4224d0:	ldr	w0, [x0, #16]
  4224d4:	sub	w1, w0, #0x1
  4224d8:	ldr	x0, [sp, #24]
  4224dc:	str	w1, [x0, #16]
  4224e0:	ldr	x0, [sp, #40]
  4224e4:	bl	410efc <ferror@plt+0xceec>
  4224e8:	ldr	x0, [sp, #32]
  4224ec:	b	4224f4 <ferror@plt+0x1e4e4>
  4224f0:	mov	x0, #0x0                   	// #0
  4224f4:	ldp	x29, x30, [sp], #48
  4224f8:	ret
  4224fc:	stp	x29, x30, [sp, #-48]!
  422500:	mov	x29, sp
  422504:	str	x0, [sp, #24]
  422508:	str	w1, [sp, #20]
  42250c:	ldr	x0, [sp, #24]
  422510:	cmp	x0, #0x0
  422514:	b.ne	42253c <ferror@plt+0x1e52c>  // b.any
  422518:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42251c:	add	x2, x0, #0x338
  422520:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422524:	add	x1, x0, #0x5f0
  422528:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42252c:	add	x0, x0, #0x348
  422530:	bl	41aa2c <ferror@plt+0x16a1c>
  422534:	mov	x0, #0x0                   	// #0
  422538:	b	422584 <ferror@plt+0x1e574>
  42253c:	ldr	x0, [sp, #24]
  422540:	ldr	w0, [x0, #16]
  422544:	ldr	w1, [sp, #20]
  422548:	cmp	w1, w0
  42254c:	b.cc	422558 <ferror@plt+0x1e548>  // b.lo, b.ul, b.last
  422550:	mov	x0, #0x0                   	// #0
  422554:	b	422584 <ferror@plt+0x1e574>
  422558:	ldr	w1, [sp, #20]
  42255c:	ldr	x0, [sp, #24]
  422560:	bl	4226d0 <ferror@plt+0x1e6c0>
  422564:	str	x0, [sp, #40]
  422568:	ldr	x0, [sp, #40]
  42256c:	ldr	x0, [x0]
  422570:	str	x0, [sp, #32]
  422574:	ldr	x1, [sp, #40]
  422578:	ldr	x0, [sp, #24]
  42257c:	bl	422904 <ferror@plt+0x1e8f4>
  422580:	ldr	x0, [sp, #32]
  422584:	ldp	x29, x30, [sp], #48
  422588:	ret
  42258c:	stp	x29, x30, [sp, #-48]!
  422590:	mov	x29, sp
  422594:	str	x0, [sp, #24]
  422598:	ldr	x0, [sp, #24]
  42259c:	cmp	x0, #0x0
  4225a0:	b.ne	4225c8 <ferror@plt+0x1e5b8>  // b.any
  4225a4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4225a8:	add	x2, x0, #0x338
  4225ac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4225b0:	add	x1, x0, #0x600
  4225b4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4225b8:	add	x0, x0, #0x348
  4225bc:	bl	41aa2c <ferror@plt+0x16a1c>
  4225c0:	mov	x0, #0x0                   	// #0
  4225c4:	b	422644 <ferror@plt+0x1e634>
  4225c8:	ldr	x0, [sp, #24]
  4225cc:	ldr	x0, [x0, #8]
  4225d0:	cmp	x0, #0x0
  4225d4:	b.eq	422640 <ferror@plt+0x1e630>  // b.none
  4225d8:	ldr	x0, [sp, #24]
  4225dc:	ldr	x0, [x0, #8]
  4225e0:	str	x0, [sp, #40]
  4225e4:	ldr	x0, [sp, #40]
  4225e8:	ldr	x1, [x0, #16]
  4225ec:	ldr	x0, [sp, #24]
  4225f0:	str	x1, [x0, #8]
  4225f4:	ldr	x0, [sp, #24]
  4225f8:	ldr	x0, [x0, #8]
  4225fc:	cmp	x0, #0x0
  422600:	b.eq	42261c <ferror@plt+0x1e60c>  // b.none
  422604:	ldr	x0, [sp, #24]
  422608:	ldr	x0, [x0, #8]
  42260c:	str	xzr, [x0, #8]
  422610:	ldr	x0, [sp, #40]
  422614:	str	xzr, [x0, #16]
  422618:	b	422624 <ferror@plt+0x1e614>
  42261c:	ldr	x0, [sp, #24]
  422620:	str	xzr, [x0]
  422624:	ldr	x0, [sp, #24]
  422628:	ldr	w0, [x0, #16]
  42262c:	sub	w1, w0, #0x1
  422630:	ldr	x0, [sp, #24]
  422634:	str	w1, [x0, #16]
  422638:	ldr	x0, [sp, #40]
  42263c:	b	422644 <ferror@plt+0x1e634>
  422640:	mov	x0, #0x0                   	// #0
  422644:	ldp	x29, x30, [sp], #48
  422648:	ret
  42264c:	stp	x29, x30, [sp, #-48]!
  422650:	mov	x29, sp
  422654:	str	x0, [sp, #24]
  422658:	str	w1, [sp, #20]
  42265c:	ldr	x0, [sp, #24]
  422660:	cmp	x0, #0x0
  422664:	b.ne	42268c <ferror@plt+0x1e67c>  // b.any
  422668:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42266c:	add	x2, x0, #0x338
  422670:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422674:	add	x1, x0, #0x618
  422678:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42267c:	add	x0, x0, #0x348
  422680:	bl	41aa2c <ferror@plt+0x16a1c>
  422684:	mov	x0, #0x0                   	// #0
  422688:	b	4226c8 <ferror@plt+0x1e6b8>
  42268c:	ldr	x0, [sp, #24]
  422690:	ldr	w0, [x0, #16]
  422694:	ldr	w1, [sp, #20]
  422698:	cmp	w1, w0
  42269c:	b.cc	4226a8 <ferror@plt+0x1e698>  // b.lo, b.ul, b.last
  4226a0:	mov	x0, #0x0                   	// #0
  4226a4:	b	4226c8 <ferror@plt+0x1e6b8>
  4226a8:	ldr	w1, [sp, #20]
  4226ac:	ldr	x0, [sp, #24]
  4226b0:	bl	4226d0 <ferror@plt+0x1e6c0>
  4226b4:	str	x0, [sp, #40]
  4226b8:	ldr	x1, [sp, #40]
  4226bc:	ldr	x0, [sp, #24]
  4226c0:	bl	42283c <ferror@plt+0x1e82c>
  4226c4:	ldr	x0, [sp, #40]
  4226c8:	ldp	x29, x30, [sp], #48
  4226cc:	ret
  4226d0:	stp	x29, x30, [sp, #-48]!
  4226d4:	mov	x29, sp
  4226d8:	str	x0, [sp, #24]
  4226dc:	str	w1, [sp, #20]
  4226e0:	ldr	x0, [sp, #24]
  4226e4:	cmp	x0, #0x0
  4226e8:	b.ne	422710 <ferror@plt+0x1e700>  // b.any
  4226ec:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4226f0:	add	x2, x0, #0x338
  4226f4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4226f8:	add	x1, x0, #0x630
  4226fc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422700:	add	x0, x0, #0x348
  422704:	bl	41aa2c <ferror@plt+0x16a1c>
  422708:	mov	x0, #0x0                   	// #0
  42270c:	b	4227dc <ferror@plt+0x1e7cc>
  422710:	ldr	x0, [sp, #24]
  422714:	ldr	w0, [x0, #16]
  422718:	ldr	w1, [sp, #20]
  42271c:	cmp	w1, w0
  422720:	b.cc	42272c <ferror@plt+0x1e71c>  // b.lo, b.ul, b.last
  422724:	mov	x0, #0x0                   	// #0
  422728:	b	4227dc <ferror@plt+0x1e7cc>
  42272c:	ldr	x0, [sp, #24]
  422730:	ldr	w0, [x0, #16]
  422734:	lsr	w0, w0, #1
  422738:	ldr	w1, [sp, #20]
  42273c:	cmp	w1, w0
  422740:	b.ls	42279c <ferror@plt+0x1e78c>  // b.plast
  422744:	ldr	x0, [sp, #24]
  422748:	ldr	w1, [x0, #16]
  42274c:	ldr	w0, [sp, #20]
  422750:	sub	w0, w1, w0
  422754:	sub	w0, w0, #0x1
  422758:	str	w0, [sp, #20]
  42275c:	ldr	x0, [sp, #24]
  422760:	ldr	x0, [x0, #8]
  422764:	str	x0, [sp, #40]
  422768:	str	wzr, [sp, #36]
  42276c:	b	422788 <ferror@plt+0x1e778>
  422770:	ldr	x0, [sp, #40]
  422774:	ldr	x0, [x0, #16]
  422778:	str	x0, [sp, #40]
  42277c:	ldr	w0, [sp, #36]
  422780:	add	w0, w0, #0x1
  422784:	str	w0, [sp, #36]
  422788:	ldr	w0, [sp, #36]
  42278c:	ldr	w1, [sp, #20]
  422790:	cmp	w1, w0
  422794:	b.hi	422770 <ferror@plt+0x1e760>  // b.pmore
  422798:	b	4227d8 <ferror@plt+0x1e7c8>
  42279c:	ldr	x0, [sp, #24]
  4227a0:	ldr	x0, [x0]
  4227a4:	str	x0, [sp, #40]
  4227a8:	str	wzr, [sp, #36]
  4227ac:	b	4227c8 <ferror@plt+0x1e7b8>
  4227b0:	ldr	x0, [sp, #40]
  4227b4:	ldr	x0, [x0, #8]
  4227b8:	str	x0, [sp, #40]
  4227bc:	ldr	w0, [sp, #36]
  4227c0:	add	w0, w0, #0x1
  4227c4:	str	w0, [sp, #36]
  4227c8:	ldr	w0, [sp, #36]
  4227cc:	ldr	w1, [sp, #20]
  4227d0:	cmp	w1, w0
  4227d4:	b.hi	4227b0 <ferror@plt+0x1e7a0>  // b.pmore
  4227d8:	ldr	x0, [sp, #40]
  4227dc:	ldp	x29, x30, [sp], #48
  4227e0:	ret
  4227e4:	stp	x29, x30, [sp, #-32]!
  4227e8:	mov	x29, sp
  4227ec:	str	x0, [sp, #24]
  4227f0:	str	x1, [sp, #16]
  4227f4:	ldr	x0, [sp, #24]
  4227f8:	cmp	x0, #0x0
  4227fc:	b.ne	422824 <ferror@plt+0x1e814>  // b.any
  422800:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422804:	add	x2, x0, #0x338
  422808:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42280c:	add	x1, x0, #0x648
  422810:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422814:	add	x0, x0, #0x348
  422818:	bl	41aa2c <ferror@plt+0x16a1c>
  42281c:	mov	w0, #0xffffffff            	// #-1
  422820:	b	422834 <ferror@plt+0x1e824>
  422824:	ldr	x0, [sp, #24]
  422828:	ldr	x0, [x0]
  42282c:	ldr	x1, [sp, #16]
  422830:	bl	411944 <ferror@plt+0xd934>
  422834:	ldp	x29, x30, [sp], #32
  422838:	ret
  42283c:	stp	x29, x30, [sp, #-32]!
  422840:	mov	x29, sp
  422844:	str	x0, [sp, #24]
  422848:	str	x1, [sp, #16]
  42284c:	ldr	x0, [sp, #24]
  422850:	cmp	x0, #0x0
  422854:	b.ne	422878 <ferror@plt+0x1e868>  // b.any
  422858:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42285c:	add	x2, x0, #0x338
  422860:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422864:	add	x1, x0, #0x660
  422868:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42286c:	add	x0, x0, #0x348
  422870:	bl	41aa2c <ferror@plt+0x16a1c>
  422874:	b	4228fc <ferror@plt+0x1e8ec>
  422878:	ldr	x0, [sp, #16]
  42287c:	cmp	x0, #0x0
  422880:	b.ne	4228a4 <ferror@plt+0x1e894>  // b.any
  422884:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422888:	add	x2, x0, #0x3b8
  42288c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422890:	add	x1, x0, #0x660
  422894:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422898:	add	x0, x0, #0x348
  42289c:	bl	41aa2c <ferror@plt+0x16a1c>
  4228a0:	b	4228fc <ferror@plt+0x1e8ec>
  4228a4:	ldr	x0, [sp, #24]
  4228a8:	ldr	x0, [x0, #8]
  4228ac:	ldr	x1, [sp, #16]
  4228b0:	cmp	x1, x0
  4228b4:	b.ne	4228cc <ferror@plt+0x1e8bc>  // b.any
  4228b8:	ldr	x0, [sp, #24]
  4228bc:	ldr	x0, [x0, #8]
  4228c0:	ldr	x1, [x0, #16]
  4228c4:	ldr	x0, [sp, #24]
  4228c8:	str	x1, [x0, #8]
  4228cc:	ldr	x0, [sp, #24]
  4228d0:	ldr	x0, [x0]
  4228d4:	ldr	x1, [sp, #16]
  4228d8:	bl	411574 <ferror@plt+0xd564>
  4228dc:	mov	x1, x0
  4228e0:	ldr	x0, [sp, #24]
  4228e4:	str	x1, [x0]
  4228e8:	ldr	x0, [sp, #24]
  4228ec:	ldr	w0, [x0, #16]
  4228f0:	sub	w1, w0, #0x1
  4228f4:	ldr	x0, [sp, #24]
  4228f8:	str	w1, [x0, #16]
  4228fc:	ldp	x29, x30, [sp], #32
  422900:	ret
  422904:	stp	x29, x30, [sp, #-32]!
  422908:	mov	x29, sp
  42290c:	str	x0, [sp, #24]
  422910:	str	x1, [sp, #16]
  422914:	ldr	x0, [sp, #24]
  422918:	cmp	x0, #0x0
  42291c:	b.ne	422940 <ferror@plt+0x1e930>  // b.any
  422920:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422924:	add	x2, x0, #0x338
  422928:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42292c:	add	x1, x0, #0x670
  422930:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422934:	add	x0, x0, #0x348
  422938:	bl	41aa2c <ferror@plt+0x16a1c>
  42293c:	b	422980 <ferror@plt+0x1e970>
  422940:	ldr	x0, [sp, #16]
  422944:	cmp	x0, #0x0
  422948:	b.ne	42296c <ferror@plt+0x1e95c>  // b.any
  42294c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422950:	add	x2, x0, #0x3b8
  422954:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422958:	add	x1, x0, #0x670
  42295c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422960:	add	x0, x0, #0x348
  422964:	bl	41aa2c <ferror@plt+0x16a1c>
  422968:	b	422980 <ferror@plt+0x1e970>
  42296c:	ldr	x1, [sp, #16]
  422970:	ldr	x0, [sp, #24]
  422974:	bl	42283c <ferror@plt+0x1e82c>
  422978:	ldr	x0, [sp, #16]
  42297c:	bl	410ed4 <ferror@plt+0xcec4>
  422980:	ldp	x29, x30, [sp], #32
  422984:	ret
  422988:	stp	x29, x30, [sp, #-32]!
  42298c:	mov	x29, sp
  422990:	str	x0, [sp, #24]
  422994:	ldr	x0, [sp, #24]
  422998:	cmp	x0, #0x0
  42299c:	b.ne	4229c4 <ferror@plt+0x1e9b4>  // b.any
  4229a0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4229a4:	add	x2, x0, #0x338
  4229a8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4229ac:	add	x1, x0, #0x688
  4229b0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4229b4:	add	x0, x0, #0x348
  4229b8:	bl	41aa2c <ferror@plt+0x16a1c>
  4229bc:	mov	x0, #0x0                   	// #0
  4229c0:	b	4229e8 <ferror@plt+0x1e9d8>
  4229c4:	ldr	x0, [sp, #24]
  4229c8:	ldr	x0, [x0]
  4229cc:	cmp	x0, #0x0
  4229d0:	b.eq	4229e4 <ferror@plt+0x1e9d4>  // b.none
  4229d4:	ldr	x0, [sp, #24]
  4229d8:	ldr	x0, [x0]
  4229dc:	ldr	x0, [x0]
  4229e0:	b	4229e8 <ferror@plt+0x1e9d8>
  4229e4:	mov	x0, #0x0                   	// #0
  4229e8:	ldp	x29, x30, [sp], #32
  4229ec:	ret
  4229f0:	stp	x29, x30, [sp, #-32]!
  4229f4:	mov	x29, sp
  4229f8:	str	x0, [sp, #24]
  4229fc:	ldr	x0, [sp, #24]
  422a00:	cmp	x0, #0x0
  422a04:	b.ne	422a2c <ferror@plt+0x1ea1c>  // b.any
  422a08:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422a0c:	add	x2, x0, #0x338
  422a10:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422a14:	add	x1, x0, #0x6a0
  422a18:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422a1c:	add	x0, x0, #0x348
  422a20:	bl	41aa2c <ferror@plt+0x16a1c>
  422a24:	mov	x0, #0x0                   	// #0
  422a28:	b	422a50 <ferror@plt+0x1ea40>
  422a2c:	ldr	x0, [sp, #24]
  422a30:	ldr	x0, [x0, #8]
  422a34:	cmp	x0, #0x0
  422a38:	b.eq	422a4c <ferror@plt+0x1ea3c>  // b.none
  422a3c:	ldr	x0, [sp, #24]
  422a40:	ldr	x0, [x0, #8]
  422a44:	ldr	x0, [x0]
  422a48:	b	422a50 <ferror@plt+0x1ea40>
  422a4c:	mov	x0, #0x0                   	// #0
  422a50:	ldp	x29, x30, [sp], #32
  422a54:	ret
  422a58:	stp	x29, x30, [sp, #-48]!
  422a5c:	mov	x29, sp
  422a60:	str	x0, [sp, #24]
  422a64:	str	w1, [sp, #20]
  422a68:	ldr	x0, [sp, #24]
  422a6c:	cmp	x0, #0x0
  422a70:	b.ne	422a98 <ferror@plt+0x1ea88>  // b.any
  422a74:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422a78:	add	x2, x0, #0x338
  422a7c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422a80:	add	x1, x0, #0x6b8
  422a84:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422a88:	add	x0, x0, #0x348
  422a8c:	bl	41aa2c <ferror@plt+0x16a1c>
  422a90:	mov	x0, #0x0                   	// #0
  422a94:	b	422ac4 <ferror@plt+0x1eab4>
  422a98:	ldr	w1, [sp, #20]
  422a9c:	ldr	x0, [sp, #24]
  422aa0:	bl	4226d0 <ferror@plt+0x1e6c0>
  422aa4:	str	x0, [sp, #40]
  422aa8:	ldr	x0, [sp, #40]
  422aac:	cmp	x0, #0x0
  422ab0:	b.eq	422ac0 <ferror@plt+0x1eab0>  // b.none
  422ab4:	ldr	x0, [sp, #40]
  422ab8:	ldr	x0, [x0]
  422abc:	b	422ac4 <ferror@plt+0x1eab4>
  422ac0:	mov	x0, #0x0                   	// #0
  422ac4:	ldp	x29, x30, [sp], #48
  422ac8:	ret
  422acc:	stp	x29, x30, [sp, #-32]!
  422ad0:	mov	x29, sp
  422ad4:	str	x0, [sp, #24]
  422ad8:	str	x1, [sp, #16]
  422adc:	ldr	x0, [sp, #24]
  422ae0:	cmp	x0, #0x0
  422ae4:	b.ne	422b0c <ferror@plt+0x1eafc>  // b.any
  422ae8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422aec:	add	x2, x0, #0x338
  422af0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422af4:	add	x1, x0, #0x6d0
  422af8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422afc:	add	x0, x0, #0x348
  422b00:	bl	41aa2c <ferror@plt+0x16a1c>
  422b04:	mov	w0, #0xffffffff            	// #-1
  422b08:	b	422b1c <ferror@plt+0x1eb0c>
  422b0c:	ldr	x0, [sp, #24]
  422b10:	ldr	x0, [x0]
  422b14:	ldr	x1, [sp, #16]
  422b18:	bl	4119a0 <ferror@plt+0xd990>
  422b1c:	ldp	x29, x30, [sp], #32
  422b20:	ret
  422b24:	stp	x29, x30, [sp, #-48]!
  422b28:	mov	x29, sp
  422b2c:	str	x0, [sp, #24]
  422b30:	str	x1, [sp, #16]
  422b34:	ldr	x0, [sp, #24]
  422b38:	cmp	x0, #0x0
  422b3c:	b.ne	422b64 <ferror@plt+0x1eb54>  // b.any
  422b40:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422b44:	add	x2, x0, #0x338
  422b48:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422b4c:	add	x1, x0, #0x6e0
  422b50:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422b54:	add	x0, x0, #0x348
  422b58:	bl	41aa2c <ferror@plt+0x16a1c>
  422b5c:	mov	w0, #0x0                   	// #0
  422b60:	b	422ba0 <ferror@plt+0x1eb90>
  422b64:	ldr	x0, [sp, #24]
  422b68:	ldr	x0, [x0]
  422b6c:	ldr	x1, [sp, #16]
  422b70:	bl	411868 <ferror@plt+0xd858>
  422b74:	str	x0, [sp, #40]
  422b78:	ldr	x0, [sp, #40]
  422b7c:	cmp	x0, #0x0
  422b80:	b.eq	422b90 <ferror@plt+0x1eb80>  // b.none
  422b84:	ldr	x1, [sp, #40]
  422b88:	ldr	x0, [sp, #24]
  422b8c:	bl	422904 <ferror@plt+0x1e8f4>
  422b90:	ldr	x0, [sp, #40]
  422b94:	cmp	x0, #0x0
  422b98:	cset	w0, ne  // ne = any
  422b9c:	and	w0, w0, #0xff
  422ba0:	ldp	x29, x30, [sp], #48
  422ba4:	ret
  422ba8:	stp	x29, x30, [sp, #-64]!
  422bac:	mov	x29, sp
  422bb0:	str	x0, [sp, #24]
  422bb4:	str	x1, [sp, #16]
  422bb8:	ldr	x0, [sp, #24]
  422bbc:	cmp	x0, #0x0
  422bc0:	b.ne	422be8 <ferror@plt+0x1ebd8>  // b.any
  422bc4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422bc8:	add	x2, x0, #0x338
  422bcc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422bd0:	add	x1, x0, #0x6f0
  422bd4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422bd8:	add	x0, x0, #0x348
  422bdc:	bl	41aa2c <ferror@plt+0x16a1c>
  422be0:	mov	w0, #0x0                   	// #0
  422be4:	b	422c54 <ferror@plt+0x1ec44>
  422be8:	ldr	x0, [sp, #24]
  422bec:	ldr	w0, [x0, #16]
  422bf0:	str	w0, [sp, #52]
  422bf4:	ldr	x0, [sp, #24]
  422bf8:	ldr	x0, [x0]
  422bfc:	str	x0, [sp, #56]
  422c00:	b	422c38 <ferror@plt+0x1ec28>
  422c04:	ldr	x0, [sp, #56]
  422c08:	ldr	x0, [x0, #8]
  422c0c:	str	x0, [sp, #40]
  422c10:	ldr	x0, [sp, #56]
  422c14:	ldr	x0, [x0]
  422c18:	ldr	x1, [sp, #16]
  422c1c:	cmp	x1, x0
  422c20:	b.ne	422c30 <ferror@plt+0x1ec20>  // b.any
  422c24:	ldr	x1, [sp, #56]
  422c28:	ldr	x0, [sp, #24]
  422c2c:	bl	422904 <ferror@plt+0x1e8f4>
  422c30:	ldr	x0, [sp, #40]
  422c34:	str	x0, [sp, #56]
  422c38:	ldr	x0, [sp, #56]
  422c3c:	cmp	x0, #0x0
  422c40:	b.ne	422c04 <ferror@plt+0x1ebf4>  // b.any
  422c44:	ldr	x0, [sp, #24]
  422c48:	ldr	w0, [x0, #16]
  422c4c:	ldr	w1, [sp, #52]
  422c50:	sub	w0, w1, w0
  422c54:	ldp	x29, x30, [sp], #64
  422c58:	ret
  422c5c:	stp	x29, x30, [sp, #-48]!
  422c60:	mov	x29, sp
  422c64:	str	x0, [sp, #40]
  422c68:	str	x1, [sp, #32]
  422c6c:	str	x2, [sp, #24]
  422c70:	ldr	x0, [sp, #40]
  422c74:	cmp	x0, #0x0
  422c78:	b.ne	422c9c <ferror@plt+0x1ec8c>  // b.any
  422c7c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422c80:	add	x2, x0, #0x338
  422c84:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422c88:	add	x1, x0, #0x708
  422c8c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422c90:	add	x0, x0, #0x348
  422c94:	bl	41aa2c <ferror@plt+0x16a1c>
  422c98:	b	422cfc <ferror@plt+0x1ecec>
  422c9c:	ldr	x0, [sp, #32]
  422ca0:	cmp	x0, #0x0
  422ca4:	b.ne	422cc8 <ferror@plt+0x1ecb8>  // b.any
  422ca8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422cac:	add	x2, x0, #0x3f8
  422cb0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422cb4:	add	x1, x0, #0x708
  422cb8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422cbc:	add	x0, x0, #0x348
  422cc0:	bl	41aa2c <ferror@plt+0x16a1c>
  422cc4:	b	422cfc <ferror@plt+0x1ecec>
  422cc8:	ldr	x0, [sp, #40]
  422ccc:	ldr	x0, [x0]
  422cd0:	ldr	x2, [sp, #24]
  422cd4:	ldr	x1, [sp, #32]
  422cd8:	bl	41113c <ferror@plt+0xd12c>
  422cdc:	mov	x1, x0
  422ce0:	ldr	x0, [sp, #40]
  422ce4:	str	x1, [x0]
  422ce8:	ldr	x0, [sp, #40]
  422cec:	ldr	w0, [x0, #16]
  422cf0:	add	w1, w0, #0x1
  422cf4:	ldr	x0, [sp, #40]
  422cf8:	str	w1, [x0, #16]
  422cfc:	ldp	x29, x30, [sp], #48
  422d00:	ret
  422d04:	stp	x29, x30, [sp, #-48]!
  422d08:	mov	x29, sp
  422d0c:	str	x0, [sp, #40]
  422d10:	str	x1, [sp, #32]
  422d14:	str	x2, [sp, #24]
  422d18:	ldr	x0, [sp, #40]
  422d1c:	cmp	x0, #0x0
  422d20:	b.ne	422d44 <ferror@plt+0x1ed34>  // b.any
  422d24:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422d28:	add	x2, x0, #0x338
  422d2c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422d30:	add	x1, x0, #0x720
  422d34:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422d38:	add	x0, x0, #0x348
  422d3c:	bl	41aa2c <ferror@plt+0x16a1c>
  422d40:	b	422dac <ferror@plt+0x1ed9c>
  422d44:	ldr	x0, [sp, #32]
  422d48:	cmp	x0, #0x0
  422d4c:	b.ne	422d70 <ferror@plt+0x1ed60>  // b.any
  422d50:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422d54:	add	x2, x0, #0x3f8
  422d58:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422d5c:	add	x1, x0, #0x720
  422d60:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422d64:	add	x0, x0, #0x348
  422d68:	bl	41aa2c <ferror@plt+0x16a1c>
  422d6c:	b	422dac <ferror@plt+0x1ed9c>
  422d70:	ldr	x0, [sp, #40]
  422d74:	ldr	x0, [x0, #8]
  422d78:	ldr	x1, [sp, #32]
  422d7c:	cmp	x1, x0
  422d80:	b.ne	422d94 <ferror@plt+0x1ed84>  // b.any
  422d84:	ldr	x1, [sp, #24]
  422d88:	ldr	x0, [sp, #40]
  422d8c:	bl	421e58 <ferror@plt+0x1de48>
  422d90:	b	422dac <ferror@plt+0x1ed9c>
  422d94:	ldr	x0, [sp, #32]
  422d98:	ldr	x0, [x0, #8]
  422d9c:	ldr	x2, [sp, #24]
  422da0:	mov	x1, x0
  422da4:	ldr	x0, [sp, #40]
  422da8:	bl	422c5c <ferror@plt+0x1ec4c>
  422dac:	ldp	x29, x30, [sp], #48
  422db0:	ret
  422db4:	stp	x29, x30, [sp, #-64]!
  422db8:	mov	x29, sp
  422dbc:	str	x0, [sp, #40]
  422dc0:	str	x1, [sp, #32]
  422dc4:	str	x2, [sp, #24]
  422dc8:	str	x3, [sp, #16]
  422dcc:	ldr	x0, [sp, #40]
  422dd0:	cmp	x0, #0x0
  422dd4:	b.ne	422df8 <ferror@plt+0x1ede8>  // b.any
  422dd8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422ddc:	add	x2, x0, #0x338
  422de0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422de4:	add	x1, x0, #0x738
  422de8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422dec:	add	x0, x0, #0x348
  422df0:	bl	41aa2c <ferror@plt+0x16a1c>
  422df4:	b	422e6c <ferror@plt+0x1ee5c>
  422df8:	ldr	x0, [sp, #40]
  422dfc:	ldr	x0, [x0]
  422e00:	str	x0, [sp, #56]
  422e04:	b	422e14 <ferror@plt+0x1ee04>
  422e08:	ldr	x0, [sp, #56]
  422e0c:	ldr	x0, [x0, #8]
  422e10:	str	x0, [sp, #56]
  422e14:	ldr	x0, [sp, #56]
  422e18:	cmp	x0, #0x0
  422e1c:	b.eq	422e40 <ferror@plt+0x1ee30>  // b.none
  422e20:	ldr	x0, [sp, #56]
  422e24:	ldr	x0, [x0]
  422e28:	ldr	x3, [sp, #24]
  422e2c:	ldr	x2, [sp, #16]
  422e30:	ldr	x1, [sp, #32]
  422e34:	blr	x3
  422e38:	cmp	w0, #0x0
  422e3c:	b.lt	422e08 <ferror@plt+0x1edf8>  // b.tstop
  422e40:	ldr	x0, [sp, #56]
  422e44:	cmp	x0, #0x0
  422e48:	b.eq	422e60 <ferror@plt+0x1ee50>  // b.none
  422e4c:	ldr	x2, [sp, #32]
  422e50:	ldr	x1, [sp, #56]
  422e54:	ldr	x0, [sp, #40]
  422e58:	bl	422c5c <ferror@plt+0x1ec4c>
  422e5c:	b	422e6c <ferror@plt+0x1ee5c>
  422e60:	ldr	x1, [sp, #32]
  422e64:	ldr	x0, [sp, #40]
  422e68:	bl	421e58 <ferror@plt+0x1de48>
  422e6c:	ldp	x29, x30, [sp], #64
  422e70:	ret
  422e74:	stp	x29, x30, [sp, #-32]!
  422e78:	mov	x29, sp
  422e7c:	dmb	ish
  422e80:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  422e84:	add	x0, x0, #0xd78
  422e88:	ldr	x0, [x0]
  422e8c:	cmp	x0, #0x0
  422e90:	b.ne	422eb0 <ferror@plt+0x1eea0>  // b.any
  422e94:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  422e98:	add	x0, x0, #0xd78
  422e9c:	bl	433e3c <ferror@plt+0x2fe2c>
  422ea0:	cmp	w0, #0x0
  422ea4:	b.eq	422eb0 <ferror@plt+0x1eea0>  // b.none
  422ea8:	mov	w0, #0x1                   	// #1
  422eac:	b	422eb4 <ferror@plt+0x1eea4>
  422eb0:	mov	w0, #0x0                   	// #0
  422eb4:	cmp	w0, #0x0
  422eb8:	b.eq	422f7c <ferror@plt+0x1ef6c>  // b.none
  422ebc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422ec0:	add	x0, x0, #0x750
  422ec4:	bl	40b8cc <ferror@plt+0x78bc>
  422ec8:	str	x0, [sp, #24]
  422ecc:	ldr	x0, [sp, #24]
  422ed0:	cmp	x0, #0x0
  422ed4:	b.eq	422f00 <ferror@plt+0x1eef0>  // b.none
  422ed8:	ldr	x0, [sp, #24]
  422edc:	ldrb	w0, [x0]
  422ee0:	cmp	w0, #0x0
  422ee4:	b.eq	422f00 <ferror@plt+0x1eef0>  // b.none
  422ee8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422eec:	add	x1, x0, #0x768
  422ef0:	ldr	x0, [sp, #24]
  422ef4:	bl	403b30 <strcmp@plt>
  422ef8:	cmp	w0, #0x0
  422efc:	b.ne	422f14 <ferror@plt+0x1ef04>  // b.any
  422f00:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  422f04:	add	x0, x0, #0xd80
  422f08:	mov	w1, #0x16                  	// #22
  422f0c:	str	w1, [x0]
  422f10:	b	422f6c <ferror@plt+0x1ef5c>
  422f14:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422f18:	add	x1, x0, #0x770
  422f1c:	ldr	x0, [sp, #24]
  422f20:	bl	403b30 <strcmp@plt>
  422f24:	cmp	w0, #0x0
  422f28:	b.ne	422f40 <ferror@plt+0x1ef30>  // b.any
  422f2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  422f30:	add	x0, x0, #0xd80
  422f34:	mov	w1, #0x14                  	// #20
  422f38:	str	w1, [x0]
  422f3c:	b	422f6c <ferror@plt+0x1ef5c>
  422f40:	ldr	x3, [sp, #24]
  422f44:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422f48:	add	x2, x0, #0x778
  422f4c:	mov	w1, #0x10                  	// #16
  422f50:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  422f54:	add	x0, x0, #0x7b0
  422f58:	bl	41a980 <ferror@plt+0x16970>
  422f5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  422f60:	add	x0, x0, #0xd80
  422f64:	mov	w1, #0x16                  	// #22
  422f68:	str	w1, [x0]
  422f6c:	mov	x1, #0x1                   	// #1
  422f70:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  422f74:	add	x0, x0, #0xd78
  422f78:	bl	433f08 <ferror@plt+0x2fef8>
  422f7c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  422f80:	add	x0, x0, #0xd80
  422f84:	ldr	w0, [x0]
  422f88:	ldp	x29, x30, [sp], #32
  422f8c:	ret
  422f90:	stp	x29, x30, [sp, #-48]!
  422f94:	mov	x29, sp
  422f98:	str	w0, [sp, #28]
  422f9c:	mov	x1, #0x9c4                 	// #2500
  422fa0:	mov	x0, #0x1                   	// #1
  422fa4:	bl	418820 <ferror@plt+0x14810>
  422fa8:	str	x0, [sp, #40]
  422fac:	ldr	w1, [sp, #28]
  422fb0:	ldr	x0, [sp, #40]
  422fb4:	bl	4231d0 <ferror@plt+0x1f1c0>
  422fb8:	ldr	x0, [sp, #40]
  422fbc:	ldp	x29, x30, [sp], #48
  422fc0:	ret
  422fc4:	stp	x29, x30, [sp, #-48]!
  422fc8:	mov	x29, sp
  422fcc:	str	x0, [sp, #24]
  422fd0:	str	w1, [sp, #20]
  422fd4:	mov	x1, #0x9c4                 	// #2500
  422fd8:	mov	x0, #0x1                   	// #1
  422fdc:	bl	418820 <ferror@plt+0x14810>
  422fe0:	str	x0, [sp, #40]
  422fe4:	ldr	w2, [sp, #20]
  422fe8:	ldr	x1, [sp, #24]
  422fec:	ldr	x0, [sp, #40]
  422ff0:	bl	42338c <ferror@plt+0x1f37c>
  422ff4:	ldr	x0, [sp, #40]
  422ff8:	ldp	x29, x30, [sp], #48
  422ffc:	ret
  423000:	stp	x29, x30, [sp, #-64]!
  423004:	mov	x29, sp
  423008:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42300c:	add	x0, x0, #0x788
  423010:	ldr	w0, [x0]
  423014:	cmp	w0, #0x0
  423018:	b.eq	4230d0 <ferror@plt+0x1f0c0>  // b.none
  42301c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423020:	add	x1, x0, #0x7b8
  423024:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423028:	add	x0, x0, #0x7c0
  42302c:	bl	4037d0 <fopen@plt>
  423030:	str	x0, [sp, #56]
  423034:	ldr	x0, [sp, #56]
  423038:	cmp	x0, #0x0
  42303c:	b.ne	423050 <ferror@plt+0x1f040>  // b.any
  423040:	bl	403ef0 <__errno_location@plt>
  423044:	ldr	w0, [x0]
  423048:	cmp	w0, #0x4
  42304c:	b.eq	42301c <ferror@plt+0x1f00c>  // b.none
  423050:	ldr	x0, [sp, #56]
  423054:	cmp	x0, #0x0
  423058:	b.eq	4230c4 <ferror@plt+0x1f0b4>  // b.none
  42305c:	mov	x3, #0x0                   	// #0
  423060:	mov	w2, #0x2                   	// #2
  423064:	mov	x1, #0x0                   	// #0
  423068:	ldr	x0, [sp, #56]
  42306c:	bl	4036d0 <setvbuf@plt>
  423070:	bl	403ef0 <__errno_location@plt>
  423074:	str	wzr, [x0]
  423078:	add	x0, sp, #0x20
  42307c:	ldr	x3, [sp, #56]
  423080:	mov	x2, #0x1                   	// #1
  423084:	mov	x1, #0x10                  	// #16
  423088:	bl	403bc0 <fread@plt>
  42308c:	str	w0, [sp, #52]
  423090:	bl	403ef0 <__errno_location@plt>
  423094:	ldr	w0, [x0]
  423098:	cmp	w0, #0x4
  42309c:	b.eq	423070 <ferror@plt+0x1f060>  // b.none
  4230a0:	ldr	w0, [sp, #52]
  4230a4:	cmp	w0, #0x1
  4230a8:	b.eq	4230b8 <ferror@plt+0x1f0a8>  // b.none
  4230ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4230b0:	add	x0, x0, #0x788
  4230b4:	str	wzr, [x0]
  4230b8:	ldr	x0, [sp, #56]
  4230bc:	bl	403790 <fclose@plt>
  4230c0:	b	4230d0 <ferror@plt+0x1f0c0>
  4230c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4230c8:	add	x0, x0, #0x788
  4230cc:	str	wzr, [x0]
  4230d0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4230d4:	add	x0, x0, #0x788
  4230d8:	ldr	w0, [x0]
  4230dc:	cmp	w0, #0x0
  4230e0:	b.ne	42310c <ferror@plt+0x1f0fc>  // b.any
  4230e4:	add	x0, sp, #0x10
  4230e8:	bl	414e20 <ferror@plt+0x10e10>
  4230ec:	ldr	x0, [sp, #16]
  4230f0:	str	w0, [sp, #32]
  4230f4:	ldr	x0, [sp, #24]
  4230f8:	str	w0, [sp, #36]
  4230fc:	bl	4037b0 <getpid@plt>
  423100:	str	w0, [sp, #40]
  423104:	bl	403860 <getppid@plt>
  423108:	str	w0, [sp, #44]
  42310c:	add	x0, sp, #0x20
  423110:	mov	w1, #0x4                   	// #4
  423114:	bl	422fc4 <ferror@plt+0x1efb4>
  423118:	ldp	x29, x30, [sp], #64
  42311c:	ret
  423120:	stp	x29, x30, [sp, #-32]!
  423124:	mov	x29, sp
  423128:	str	x0, [sp, #24]
  42312c:	ldr	x0, [sp, #24]
  423130:	cmp	x0, #0x0
  423134:	b.ne	423158 <ferror@plt+0x1f148>  // b.any
  423138:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42313c:	add	x2, x0, #0x7d0
  423140:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423144:	add	x1, x0, #0x810
  423148:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42314c:	add	x0, x0, #0x7b0
  423150:	bl	41aa2c <ferror@plt+0x16a1c>
  423154:	b	423160 <ferror@plt+0x1f150>
  423158:	ldr	x0, [sp, #24]
  42315c:	bl	4185e0 <ferror@plt+0x145d0>
  423160:	ldp	x29, x30, [sp], #32
  423164:	ret
  423168:	stp	x29, x30, [sp, #-48]!
  42316c:	mov	x29, sp
  423170:	str	x0, [sp, #24]
  423174:	ldr	x0, [sp, #24]
  423178:	cmp	x0, #0x0
  42317c:	b.ne	4231a4 <ferror@plt+0x1f194>  // b.any
  423180:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423184:	add	x2, x0, #0x7d0
  423188:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42318c:	add	x1, x0, #0x820
  423190:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423194:	add	x0, x0, #0x7b0
  423198:	bl	41aa2c <ferror@plt+0x16a1c>
  42319c:	mov	x0, #0x0                   	// #0
  4231a0:	b	4231c8 <ferror@plt+0x1f1b8>
  4231a4:	mov	x1, #0x9c4                 	// #2500
  4231a8:	mov	x0, #0x1                   	// #1
  4231ac:	bl	418820 <ferror@plt+0x14810>
  4231b0:	str	x0, [sp, #40]
  4231b4:	mov	x2, #0x9c4                 	// #2500
  4231b8:	ldr	x1, [sp, #24]
  4231bc:	ldr	x0, [sp, #40]
  4231c0:	bl	4034c0 <memcpy@plt>
  4231c4:	ldr	x0, [sp, #40]
  4231c8:	ldp	x29, x30, [sp], #48
  4231cc:	ret
  4231d0:	stp	x29, x30, [sp, #-32]!
  4231d4:	mov	x29, sp
  4231d8:	str	x0, [sp, #24]
  4231dc:	str	w1, [sp, #20]
  4231e0:	ldr	x0, [sp, #24]
  4231e4:	cmp	x0, #0x0
  4231e8:	b.ne	42320c <ferror@plt+0x1f1fc>  // b.any
  4231ec:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4231f0:	add	x2, x0, #0x7d0
  4231f4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4231f8:	add	x1, x0, #0x830
  4231fc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423200:	add	x0, x0, #0x7b0
  423204:	bl	41aa2c <ferror@plt+0x16a1c>
  423208:	b	423384 <ferror@plt+0x1f374>
  42320c:	bl	422e74 <ferror@plt+0x1ee64>
  423210:	cmp	w0, #0x14
  423214:	b.eq	423224 <ferror@plt+0x1f214>  // b.none
  423218:	cmp	w0, #0x16
  42321c:	b.eq	4232b8 <ferror@plt+0x1f2a8>  // b.none
  423220:	b	423360 <ferror@plt+0x1f350>
  423224:	ldr	w0, [sp, #20]
  423228:	cmp	w0, #0x0
  42322c:	b.ne	42323c <ferror@plt+0x1f22c>  // b.any
  423230:	mov	w0, #0x2128                	// #8488
  423234:	movk	w0, #0x6b84, lsl #16
  423238:	str	w0, [sp, #20]
  42323c:	ldr	x0, [sp, #24]
  423240:	ldr	w1, [sp, #20]
  423244:	str	w1, [x0]
  423248:	ldr	x0, [sp, #24]
  42324c:	mov	w1, #0x1                   	// #1
  423250:	str	w1, [x0, #2496]
  423254:	b	4232a4 <ferror@plt+0x1f294>
  423258:	ldr	x0, [sp, #24]
  42325c:	ldr	w0, [x0, #2496]
  423260:	sub	w1, w0, #0x1
  423264:	ldr	x0, [sp, #24]
  423268:	mov	w1, w1
  42326c:	ldr	w1, [x0, x1, lsl #2]
  423270:	ldr	x0, [sp, #24]
  423274:	ldr	w3, [x0, #2496]
  423278:	mov	w0, #0xdcd                 	// #3533
  42327c:	movk	w0, #0x1, lsl #16
  423280:	mul	w2, w1, w0
  423284:	ldr	x0, [sp, #24]
  423288:	mov	w1, w3
  42328c:	str	w2, [x0, x1, lsl #2]
  423290:	ldr	x0, [sp, #24]
  423294:	ldr	w0, [x0, #2496]
  423298:	add	w1, w0, #0x1
  42329c:	ldr	x0, [sp, #24]
  4232a0:	str	w1, [x0, #2496]
  4232a4:	ldr	x0, [sp, #24]
  4232a8:	ldr	w0, [x0, #2496]
  4232ac:	cmp	w0, #0x26f
  4232b0:	b.ls	423258 <ferror@plt+0x1f248>  // b.plast
  4232b4:	b	423384 <ferror@plt+0x1f374>
  4232b8:	ldr	x0, [sp, #24]
  4232bc:	ldr	w1, [sp, #20]
  4232c0:	str	w1, [x0]
  4232c4:	ldr	x0, [sp, #24]
  4232c8:	mov	w1, #0x1                   	// #1
  4232cc:	str	w1, [x0, #2496]
  4232d0:	b	42334c <ferror@plt+0x1f33c>
  4232d4:	ldr	x0, [sp, #24]
  4232d8:	ldr	w0, [x0, #2496]
  4232dc:	sub	w1, w0, #0x1
  4232e0:	ldr	x0, [sp, #24]
  4232e4:	mov	w1, w1
  4232e8:	ldr	w1, [x0, x1, lsl #2]
  4232ec:	ldr	x0, [sp, #24]
  4232f0:	ldr	w0, [x0, #2496]
  4232f4:	sub	w2, w0, #0x1
  4232f8:	ldr	x0, [sp, #24]
  4232fc:	mov	w2, w2
  423300:	ldr	w0, [x0, x2, lsl #2]
  423304:	lsr	w0, w0, #30
  423308:	eor	w1, w1, w0
  42330c:	mov	w0, #0x8965                	// #35173
  423310:	movk	w0, #0x6c07, lsl #16
  423314:	mul	w1, w1, w0
  423318:	ldr	x0, [sp, #24]
  42331c:	ldr	w0, [x0, #2496]
  423320:	ldr	x2, [sp, #24]
  423324:	ldr	w3, [x2, #2496]
  423328:	add	w2, w1, w0
  42332c:	ldr	x0, [sp, #24]
  423330:	mov	w1, w3
  423334:	str	w2, [x0, x1, lsl #2]
  423338:	ldr	x0, [sp, #24]
  42333c:	ldr	w0, [x0, #2496]
  423340:	add	w1, w0, #0x1
  423344:	ldr	x0, [sp, #24]
  423348:	str	w1, [x0, #2496]
  42334c:	ldr	x0, [sp, #24]
  423350:	ldr	w0, [x0, #2496]
  423354:	cmp	w0, #0x26f
  423358:	b.ls	4232d4 <ferror@plt+0x1f2c4>  // b.plast
  42335c:	b	423384 <ferror@plt+0x1f374>
  423360:	mov	x4, #0x0                   	// #0
  423364:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423368:	add	x3, x0, #0x840
  42336c:	mov	w2, #0x156                 	// #342
  423370:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423374:	add	x1, x0, #0x7e0
  423378:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42337c:	add	x0, x0, #0x7b0
  423380:	bl	4319d8 <ferror@plt+0x2d9c8>
  423384:	ldp	x29, x30, [sp], #32
  423388:	ret
  42338c:	stp	x29, x30, [sp, #-64]!
  423390:	mov	x29, sp
  423394:	str	x0, [sp, #40]
  423398:	str	x1, [sp, #32]
  42339c:	str	w2, [sp, #28]
  4233a0:	ldr	x0, [sp, #40]
  4233a4:	cmp	x0, #0x0
  4233a8:	b.ne	4233cc <ferror@plt+0x1f3bc>  // b.any
  4233ac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4233b0:	add	x2, x0, #0x7d0
  4233b4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4233b8:	add	x1, x0, #0x850
  4233bc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4233c0:	add	x0, x0, #0x7b0
  4233c4:	bl	41aa2c <ferror@plt+0x16a1c>
  4233c8:	b	423600 <ferror@plt+0x1f5f0>
  4233cc:	ldr	w0, [sp, #28]
  4233d0:	cmp	w0, #0x0
  4233d4:	b.ne	4233f8 <ferror@plt+0x1f3e8>  // b.any
  4233d8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4233dc:	add	x2, x0, #0x7e8
  4233e0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4233e4:	add	x1, x0, #0x850
  4233e8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4233ec:	add	x0, x0, #0x7b0
  4233f0:	bl	41aa2c <ferror@plt+0x16a1c>
  4233f4:	b	423600 <ferror@plt+0x1f5f0>
  4233f8:	mov	w1, #0xd6aa                	// #54954
  4233fc:	movk	w1, #0x12b, lsl #16
  423400:	ldr	x0, [sp, #40]
  423404:	bl	4231d0 <ferror@plt+0x1f1c0>
  423408:	mov	w0, #0x1                   	// #1
  42340c:	str	w0, [sp, #60]
  423410:	str	wzr, [sp, #56]
  423414:	ldr	w2, [sp, #28]
  423418:	ldr	w1, [sp, #28]
  42341c:	mov	w0, #0x270                 	// #624
  423420:	cmp	w2, #0x270
  423424:	csel	w0, w1, w0, cs  // cs = hs, nlast
  423428:	str	w0, [sp, #52]
  42342c:	b	42351c <ferror@plt+0x1f50c>
  423430:	ldr	x0, [sp, #40]
  423434:	ldrsw	x1, [sp, #60]
  423438:	ldr	w1, [x0, x1, lsl #2]
  42343c:	ldr	w0, [sp, #60]
  423440:	sub	w2, w0, #0x1
  423444:	ldr	x0, [sp, #40]
  423448:	sxtw	x2, w2
  42344c:	ldr	w2, [x0, x2, lsl #2]
  423450:	ldr	w0, [sp, #60]
  423454:	sub	w3, w0, #0x1
  423458:	ldr	x0, [sp, #40]
  42345c:	sxtw	x3, w3
  423460:	ldr	w0, [x0, x3, lsl #2]
  423464:	lsr	w0, w0, #30
  423468:	eor	w2, w2, w0
  42346c:	mov	w0, #0x660d                	// #26125
  423470:	movk	w0, #0x19, lsl #16
  423474:	mul	w0, w2, w0
  423478:	eor	w1, w1, w0
  42347c:	ldrsw	x0, [sp, #56]
  423480:	lsl	x0, x0, #2
  423484:	ldr	x2, [sp, #32]
  423488:	add	x0, x2, x0
  42348c:	ldr	w0, [x0]
  423490:	add	w1, w1, w0
  423494:	ldr	w0, [sp, #56]
  423498:	add	w2, w1, w0
  42349c:	ldr	x0, [sp, #40]
  4234a0:	ldrsw	x1, [sp, #60]
  4234a4:	str	w2, [x0, x1, lsl #2]
  4234a8:	ldr	x0, [sp, #40]
  4234ac:	ldrsw	x1, [sp, #60]
  4234b0:	ldr	w2, [x0, x1, lsl #2]
  4234b4:	ldr	x0, [sp, #40]
  4234b8:	ldrsw	x1, [sp, #60]
  4234bc:	str	w2, [x0, x1, lsl #2]
  4234c0:	ldr	w0, [sp, #60]
  4234c4:	add	w0, w0, #0x1
  4234c8:	str	w0, [sp, #60]
  4234cc:	ldr	w0, [sp, #56]
  4234d0:	add	w0, w0, #0x1
  4234d4:	str	w0, [sp, #56]
  4234d8:	ldr	w0, [sp, #60]
  4234dc:	cmp	w0, #0x26f
  4234e0:	b.le	4234fc <ferror@plt+0x1f4ec>
  4234e4:	ldr	x0, [sp, #40]
  4234e8:	ldr	w1, [x0, #2492]
  4234ec:	ldr	x0, [sp, #40]
  4234f0:	str	w1, [x0]
  4234f4:	mov	w0, #0x1                   	// #1
  4234f8:	str	w0, [sp, #60]
  4234fc:	ldr	w0, [sp, #56]
  423500:	ldr	w1, [sp, #28]
  423504:	cmp	w1, w0
  423508:	b.hi	423510 <ferror@plt+0x1f500>  // b.pmore
  42350c:	str	wzr, [sp, #56]
  423510:	ldr	w0, [sp, #52]
  423514:	sub	w0, w0, #0x1
  423518:	str	w0, [sp, #52]
  42351c:	ldr	w0, [sp, #52]
  423520:	cmp	w0, #0x0
  423524:	b.ne	423430 <ferror@plt+0x1f420>  // b.any
  423528:	mov	w0, #0x26f                 	// #623
  42352c:	str	w0, [sp, #52]
  423530:	b	4235e8 <ferror@plt+0x1f5d8>
  423534:	ldr	x0, [sp, #40]
  423538:	ldrsw	x1, [sp, #60]
  42353c:	ldr	w1, [x0, x1, lsl #2]
  423540:	ldr	w0, [sp, #60]
  423544:	sub	w2, w0, #0x1
  423548:	ldr	x0, [sp, #40]
  42354c:	sxtw	x2, w2
  423550:	ldr	w2, [x0, x2, lsl #2]
  423554:	ldr	w0, [sp, #60]
  423558:	sub	w3, w0, #0x1
  42355c:	ldr	x0, [sp, #40]
  423560:	sxtw	x3, w3
  423564:	ldr	w0, [x0, x3, lsl #2]
  423568:	lsr	w0, w0, #30
  42356c:	eor	w2, w2, w0
  423570:	mov	w0, #0x8b65                	// #35685
  423574:	movk	w0, #0x5d58, lsl #16
  423578:	mul	w0, w2, w0
  42357c:	eor	w1, w1, w0
  423580:	ldr	w0, [sp, #60]
  423584:	sub	w2, w1, w0
  423588:	ldr	x0, [sp, #40]
  42358c:	ldrsw	x1, [sp, #60]
  423590:	str	w2, [x0, x1, lsl #2]
  423594:	ldr	x0, [sp, #40]
  423598:	ldrsw	x1, [sp, #60]
  42359c:	ldr	w2, [x0, x1, lsl #2]
  4235a0:	ldr	x0, [sp, #40]
  4235a4:	ldrsw	x1, [sp, #60]
  4235a8:	str	w2, [x0, x1, lsl #2]
  4235ac:	ldr	w0, [sp, #60]
  4235b0:	add	w0, w0, #0x1
  4235b4:	str	w0, [sp, #60]
  4235b8:	ldr	w0, [sp, #60]
  4235bc:	cmp	w0, #0x26f
  4235c0:	b.le	4235dc <ferror@plt+0x1f5cc>
  4235c4:	ldr	x0, [sp, #40]
  4235c8:	ldr	w1, [x0, #2492]
  4235cc:	ldr	x0, [sp, #40]
  4235d0:	str	w1, [x0]
  4235d4:	mov	w0, #0x1                   	// #1
  4235d8:	str	w0, [sp, #60]
  4235dc:	ldr	w0, [sp, #52]
  4235e0:	sub	w0, w0, #0x1
  4235e4:	str	w0, [sp, #52]
  4235e8:	ldr	w0, [sp, #52]
  4235ec:	cmp	w0, #0x0
  4235f0:	b.ne	423534 <ferror@plt+0x1f524>  // b.any
  4235f4:	ldr	x0, [sp, #40]
  4235f8:	mov	w1, #0x80000000            	// #-2147483648
  4235fc:	str	w1, [x0]
  423600:	ldp	x29, x30, [sp], #64
  423604:	ret
  423608:	stp	x29, x30, [sp, #-48]!
  42360c:	mov	x29, sp
  423610:	str	x0, [sp, #24]
  423614:	ldr	x0, [sp, #24]
  423618:	cmp	x0, #0x0
  42361c:	b.ne	423644 <ferror@plt+0x1f634>  // b.any
  423620:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423624:	add	x2, x0, #0x7d0
  423628:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42362c:	add	x1, x0, #0x868
  423630:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423634:	add	x0, x0, #0x7b0
  423638:	bl	41aa2c <ferror@plt+0x16a1c>
  42363c:	mov	w0, #0x0                   	// #0
  423640:	b	42386c <ferror@plt+0x1f85c>
  423644:	ldr	x0, [sp, #24]
  423648:	ldr	w0, [x0, #2496]
  42364c:	cmp	w0, #0x26f
  423650:	b.ls	4237e0 <ferror@plt+0x1f7d0>  // b.plast
  423654:	str	wzr, [sp, #44]
  423658:	b	4236e0 <ferror@plt+0x1f6d0>
  42365c:	ldr	x0, [sp, #24]
  423660:	ldrsw	x1, [sp, #44]
  423664:	ldr	w0, [x0, x1, lsl #2]
  423668:	and	w1, w0, #0x80000000
  42366c:	ldr	w0, [sp, #44]
  423670:	add	w2, w0, #0x1
  423674:	ldr	x0, [sp, #24]
  423678:	sxtw	x2, w2
  42367c:	ldr	w0, [x0, x2, lsl #2]
  423680:	and	w0, w0, #0x7fffffff
  423684:	orr	w0, w1, w0
  423688:	str	w0, [sp, #40]
  42368c:	ldr	w0, [sp, #44]
  423690:	add	w1, w0, #0x18d
  423694:	ldr	x0, [sp, #24]
  423698:	sxtw	x1, w1
  42369c:	ldr	w1, [x0, x1, lsl #2]
  4236a0:	ldr	w0, [sp, #40]
  4236a4:	lsr	w0, w0, #1
  4236a8:	eor	w1, w1, w0
  4236ac:	ldr	w0, [sp, #40]
  4236b0:	and	w2, w0, #0x1
  4236b4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4236b8:	add	x0, x0, #0x878
  4236bc:	mov	w2, w2
  4236c0:	ldr	w0, [x0, x2, lsl #2]
  4236c4:	eor	w2, w1, w0
  4236c8:	ldr	x0, [sp, #24]
  4236cc:	ldrsw	x1, [sp, #44]
  4236d0:	str	w2, [x0, x1, lsl #2]
  4236d4:	ldr	w0, [sp, #44]
  4236d8:	add	w0, w0, #0x1
  4236dc:	str	w0, [sp, #44]
  4236e0:	ldr	w0, [sp, #44]
  4236e4:	cmp	w0, #0xe2
  4236e8:	b.le	42365c <ferror@plt+0x1f64c>
  4236ec:	b	423774 <ferror@plt+0x1f764>
  4236f0:	ldr	x0, [sp, #24]
  4236f4:	ldrsw	x1, [sp, #44]
  4236f8:	ldr	w0, [x0, x1, lsl #2]
  4236fc:	and	w1, w0, #0x80000000
  423700:	ldr	w0, [sp, #44]
  423704:	add	w2, w0, #0x1
  423708:	ldr	x0, [sp, #24]
  42370c:	sxtw	x2, w2
  423710:	ldr	w0, [x0, x2, lsl #2]
  423714:	and	w0, w0, #0x7fffffff
  423718:	orr	w0, w1, w0
  42371c:	str	w0, [sp, #40]
  423720:	ldr	w0, [sp, #44]
  423724:	sub	w1, w0, #0xe3
  423728:	ldr	x0, [sp, #24]
  42372c:	sxtw	x1, w1
  423730:	ldr	w1, [x0, x1, lsl #2]
  423734:	ldr	w0, [sp, #40]
  423738:	lsr	w0, w0, #1
  42373c:	eor	w1, w1, w0
  423740:	ldr	w0, [sp, #40]
  423744:	and	w2, w0, #0x1
  423748:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42374c:	add	x0, x0, #0x878
  423750:	mov	w2, w2
  423754:	ldr	w0, [x0, x2, lsl #2]
  423758:	eor	w2, w1, w0
  42375c:	ldr	x0, [sp, #24]
  423760:	ldrsw	x1, [sp, #44]
  423764:	str	w2, [x0, x1, lsl #2]
  423768:	ldr	w0, [sp, #44]
  42376c:	add	w0, w0, #0x1
  423770:	str	w0, [sp, #44]
  423774:	ldr	w0, [sp, #44]
  423778:	cmp	w0, #0x26e
  42377c:	b.le	4236f0 <ferror@plt+0x1f6e0>
  423780:	ldr	x0, [sp, #24]
  423784:	ldr	w0, [x0, #2492]
  423788:	and	w1, w0, #0x80000000
  42378c:	ldr	x0, [sp, #24]
  423790:	ldr	w0, [x0]
  423794:	and	w0, w0, #0x7fffffff
  423798:	orr	w0, w1, w0
  42379c:	str	w0, [sp, #40]
  4237a0:	ldr	x0, [sp, #24]
  4237a4:	ldr	w1, [x0, #1584]
  4237a8:	ldr	w0, [sp, #40]
  4237ac:	lsr	w0, w0, #1
  4237b0:	eor	w1, w1, w0
  4237b4:	ldr	w0, [sp, #40]
  4237b8:	and	w2, w0, #0x1
  4237bc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4237c0:	add	x0, x0, #0x878
  4237c4:	mov	w2, w2
  4237c8:	ldr	w0, [x0, x2, lsl #2]
  4237cc:	eor	w1, w1, w0
  4237d0:	ldr	x0, [sp, #24]
  4237d4:	str	w1, [x0, #2492]
  4237d8:	ldr	x0, [sp, #24]
  4237dc:	str	wzr, [x0, #2496]
  4237e0:	ldr	x0, [sp, #24]
  4237e4:	ldr	w0, [x0, #2496]
  4237e8:	add	w2, w0, #0x1
  4237ec:	ldr	x1, [sp, #24]
  4237f0:	str	w2, [x1, #2496]
  4237f4:	ldr	x1, [sp, #24]
  4237f8:	mov	w0, w0
  4237fc:	ldr	w0, [x1, x0, lsl #2]
  423800:	str	w0, [sp, #40]
  423804:	ldr	w0, [sp, #40]
  423808:	lsr	w0, w0, #11
  42380c:	ldr	w1, [sp, #40]
  423810:	eor	w0, w1, w0
  423814:	str	w0, [sp, #40]
  423818:	ldr	w0, [sp, #40]
  42381c:	lsl	w1, w0, #7
  423820:	mov	w0, #0x5680                	// #22144
  423824:	movk	w0, #0x9d2c, lsl #16
  423828:	and	w0, w1, w0
  42382c:	ldr	w1, [sp, #40]
  423830:	eor	w0, w1, w0
  423834:	str	w0, [sp, #40]
  423838:	ldr	w0, [sp, #40]
  42383c:	lsl	w1, w0, #15
  423840:	mov	w0, #0xefc60000            	// #-272236544
  423844:	and	w0, w1, w0
  423848:	ldr	w1, [sp, #40]
  42384c:	eor	w0, w1, w0
  423850:	str	w0, [sp, #40]
  423854:	ldr	w0, [sp, #40]
  423858:	lsr	w0, w0, #18
  42385c:	ldr	w1, [sp, #40]
  423860:	eor	w0, w1, w0
  423864:	str	w0, [sp, #40]
  423868:	ldr	w0, [sp, #40]
  42386c:	ldp	x29, x30, [sp], #48
  423870:	ret
  423874:	stp	x29, x30, [sp, #-64]!
  423878:	mov	x29, sp
  42387c:	str	x0, [sp, #24]
  423880:	str	w1, [sp, #20]
  423884:	str	w2, [sp, #16]
  423888:	ldr	w1, [sp, #16]
  42388c:	ldr	w0, [sp, #20]
  423890:	sub	w0, w1, w0
  423894:	str	w0, [sp, #48]
  423898:	ldr	x0, [sp, #24]
  42389c:	cmp	x0, #0x0
  4238a0:	b.ne	4238c8 <ferror@plt+0x1f8b8>  // b.any
  4238a4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4238a8:	add	x2, x0, #0x7d0
  4238ac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4238b0:	add	x1, x0, #0x880
  4238b4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4238b8:	add	x0, x0, #0x7b0
  4238bc:	bl	41aa2c <ferror@plt+0x16a1c>
  4238c0:	ldr	w0, [sp, #20]
  4238c4:	b	423a70 <ferror@plt+0x1fa60>
  4238c8:	ldr	w1, [sp, #16]
  4238cc:	ldr	w0, [sp, #20]
  4238d0:	cmp	w1, w0
  4238d4:	b.gt	4238fc <ferror@plt+0x1f8ec>
  4238d8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4238dc:	add	x2, x0, #0x800
  4238e0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4238e4:	add	x1, x0, #0x880
  4238e8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4238ec:	add	x0, x0, #0x7b0
  4238f0:	bl	41aa2c <ferror@plt+0x16a1c>
  4238f4:	ldr	w0, [sp, #20]
  4238f8:	b	423a70 <ferror@plt+0x1fa60>
  4238fc:	bl	422e74 <ferror@plt+0x1ee64>
  423900:	cmp	w0, #0x14
  423904:	b.eq	423914 <ferror@plt+0x1f904>  // b.none
  423908:	cmp	w0, #0x16
  42390c:	b.eq	423980 <ferror@plt+0x1f970>  // b.none
  423910:	b	423a3c <ferror@plt+0x1fa2c>
  423914:	ldr	w0, [sp, #48]
  423918:	cmp	w0, #0x10, lsl #12
  42391c:	b.hi	42395c <ferror@plt+0x1f94c>  // b.pmore
  423920:	ldr	x0, [sp, #24]
  423924:	bl	423608 <ferror@plt+0x1f5f8>
  423928:	ucvtf	d0, w0
  42392c:	mov	x0, #0x100000              	// #1048576
  423930:	movk	x0, #0x3df0, lsl #48
  423934:	fmov	d1, x0
  423938:	fmul	d0, d0, d1
  42393c:	str	d0, [sp, #40]
  423940:	ldr	w0, [sp, #48]
  423944:	ucvtf	d1, w0
  423948:	ldr	d0, [sp, #40]
  42394c:	fmul	d0, d1, d0
  423950:	fcvtzs	w0, d0
  423954:	str	w0, [sp, #60]
  423958:	b	423a64 <ferror@plt+0x1fa54>
  42395c:	ldr	w0, [sp, #48]
  423960:	ucvtf	d0, w0
  423964:	fmov	d1, d0
  423968:	movi	d0, #0x0
  42396c:	ldr	x0, [sp, #24]
  423970:	bl	423aec <ferror@plt+0x1fadc>
  423974:	fcvtzs	w0, d0
  423978:	str	w0, [sp, #60]
  42397c:	b	423a64 <ferror@plt+0x1fa54>
  423980:	ldr	w0, [sp, #48]
  423984:	cmp	w0, #0x0
  423988:	b.ne	423994 <ferror@plt+0x1f984>  // b.any
  42398c:	str	wzr, [sp, #60]
  423990:	b	423a64 <ferror@plt+0x1fa54>
  423994:	ldr	w1, [sp, #48]
  423998:	mov	w0, #0x80000000            	// #-2147483648
  42399c:	cmp	w1, w0
  4239a0:	b.hi	4239f4 <ferror@plt+0x1f9e4>  // b.pmore
  4239a4:	mov	w0, #0x80000000            	// #-2147483648
  4239a8:	ldr	w1, [sp, #48]
  4239ac:	udiv	w2, w0, w1
  4239b0:	ldr	w1, [sp, #48]
  4239b4:	mul	w1, w2, w1
  4239b8:	sub	w0, w0, w1
  4239bc:	lsl	w0, w0, #1
  4239c0:	str	w0, [sp, #52]
  4239c4:	ldr	w1, [sp, #52]
  4239c8:	ldr	w0, [sp, #48]
  4239cc:	cmp	w1, w0
  4239d0:	b.cc	4239e4 <ferror@plt+0x1f9d4>  // b.lo, b.ul, b.last
  4239d4:	ldr	w1, [sp, #52]
  4239d8:	ldr	w0, [sp, #48]
  4239dc:	sub	w0, w1, w0
  4239e0:	str	w0, [sp, #52]
  4239e4:	ldr	w0, [sp, #52]
  4239e8:	mvn	w0, w0
  4239ec:	str	w0, [sp, #56]
  4239f0:	b	423a00 <ferror@plt+0x1f9f0>
  4239f4:	ldr	w0, [sp, #48]
  4239f8:	sub	w0, w0, #0x1
  4239fc:	str	w0, [sp, #56]
  423a00:	ldr	x0, [sp, #24]
  423a04:	bl	423608 <ferror@plt+0x1f5f8>
  423a08:	str	w0, [sp, #60]
  423a0c:	ldr	w1, [sp, #60]
  423a10:	ldr	w0, [sp, #56]
  423a14:	cmp	w1, w0
  423a18:	b.hi	423a00 <ferror@plt+0x1f9f0>  // b.pmore
  423a1c:	ldr	w0, [sp, #60]
  423a20:	ldr	w1, [sp, #48]
  423a24:	udiv	w2, w0, w1
  423a28:	ldr	w1, [sp, #48]
  423a2c:	mul	w1, w2, w1
  423a30:	sub	w0, w0, w1
  423a34:	str	w0, [sp, #60]
  423a38:	b	423a64 <ferror@plt+0x1fa54>
  423a3c:	str	wzr, [sp, #60]
  423a40:	mov	x4, #0x0                   	// #0
  423a44:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423a48:	add	x3, x0, #0x898
  423a4c:	mov	w2, #0x217                 	// #535
  423a50:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423a54:	add	x1, x0, #0x7e0
  423a58:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423a5c:	add	x0, x0, #0x7b0
  423a60:	bl	4319d8 <ferror@plt+0x2d9c8>
  423a64:	ldr	w1, [sp, #20]
  423a68:	ldr	w0, [sp, #60]
  423a6c:	add	w0, w1, w0
  423a70:	ldp	x29, x30, [sp], #64
  423a74:	ret
  423a78:	stp	x29, x30, [sp, #-48]!
  423a7c:	mov	x29, sp
  423a80:	str	x0, [sp, #24]
  423a84:	ldr	x0, [sp, #24]
  423a88:	bl	423608 <ferror@plt+0x1f5f8>
  423a8c:	ucvtf	d0, w0
  423a90:	mov	x0, #0x3df0000000000000    	// #4463067230724161536
  423a94:	fmov	d1, x0
  423a98:	fmul	d0, d0, d1
  423a9c:	str	d0, [sp, #40]
  423aa0:	ldr	x0, [sp, #24]
  423aa4:	bl	423608 <ferror@plt+0x1f5f8>
  423aa8:	ucvtf	d1, w0
  423aac:	ldr	d0, [sp, #40]
  423ab0:	fadd	d0, d1, d0
  423ab4:	mov	x0, #0x3df0000000000000    	// #4463067230724161536
  423ab8:	fmov	d1, x0
  423abc:	fmul	d0, d0, d1
  423ac0:	str	d0, [sp, #40]
  423ac4:	ldr	d1, [sp, #40]
  423ac8:	fmov	d0, #1.000000000000000000e+00
  423acc:	fcmpe	d1, d0
  423ad0:	b.lt	423ae0 <ferror@plt+0x1fad0>  // b.tstop
  423ad4:	ldr	x0, [sp, #24]
  423ad8:	bl	423a78 <ferror@plt+0x1fa68>
  423adc:	b	423ae4 <ferror@plt+0x1fad4>
  423ae0:	ldr	d0, [sp, #40]
  423ae4:	ldp	x29, x30, [sp], #48
  423ae8:	ret
  423aec:	stp	x29, x30, [sp, #-64]!
  423af0:	mov	x29, sp
  423af4:	str	x0, [sp, #40]
  423af8:	str	d0, [sp, #32]
  423afc:	str	d1, [sp, #24]
  423b00:	ldr	x0, [sp, #40]
  423b04:	bl	423a78 <ferror@plt+0x1fa68>
  423b08:	str	d0, [sp, #56]
  423b0c:	ldr	d1, [sp, #56]
  423b10:	ldr	d0, [sp, #24]
  423b14:	fmul	d1, d1, d0
  423b18:	ldr	d2, [sp, #56]
  423b1c:	fmov	d0, #1.000000000000000000e+00
  423b20:	fsub	d2, d2, d0
  423b24:	ldr	d0, [sp, #32]
  423b28:	fmul	d0, d2, d0
  423b2c:	fsub	d0, d1, d0
  423b30:	ldp	x29, x30, [sp], #64
  423b34:	ret
  423b38:	stp	x29, x30, [sp, #-32]!
  423b3c:	mov	x29, sp
  423b40:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423b44:	add	x0, x0, #0xd68
  423b48:	bl	4417e4 <ferror@plt+0x3d7d4>
  423b4c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423b50:	add	x0, x0, #0xd70
  423b54:	ldr	x0, [x0]
  423b58:	cmp	x0, #0x0
  423b5c:	b.ne	423b74 <ferror@plt+0x1fb64>  // b.any
  423b60:	bl	423000 <ferror@plt+0x1eff0>
  423b64:	mov	x1, x0
  423b68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423b6c:	add	x0, x0, #0xd70
  423b70:	str	x1, [x0]
  423b74:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423b78:	add	x0, x0, #0xd70
  423b7c:	ldr	x0, [x0]
  423b80:	bl	423608 <ferror@plt+0x1f5f8>
  423b84:	str	w0, [sp, #28]
  423b88:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423b8c:	add	x0, x0, #0xd68
  423b90:	bl	441828 <ferror@plt+0x3d818>
  423b94:	ldr	w0, [sp, #28]
  423b98:	ldp	x29, x30, [sp], #32
  423b9c:	ret
  423ba0:	stp	x29, x30, [sp, #-48]!
  423ba4:	mov	x29, sp
  423ba8:	str	w0, [sp, #28]
  423bac:	str	w1, [sp, #24]
  423bb0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423bb4:	add	x0, x0, #0xd68
  423bb8:	bl	4417e4 <ferror@plt+0x3d7d4>
  423bbc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423bc0:	add	x0, x0, #0xd70
  423bc4:	ldr	x0, [x0]
  423bc8:	cmp	x0, #0x0
  423bcc:	b.ne	423be4 <ferror@plt+0x1fbd4>  // b.any
  423bd0:	bl	423000 <ferror@plt+0x1eff0>
  423bd4:	mov	x1, x0
  423bd8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423bdc:	add	x0, x0, #0xd70
  423be0:	str	x1, [x0]
  423be4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423be8:	add	x0, x0, #0xd70
  423bec:	ldr	x0, [x0]
  423bf0:	ldr	w2, [sp, #24]
  423bf4:	ldr	w1, [sp, #28]
  423bf8:	bl	423874 <ferror@plt+0x1f864>
  423bfc:	str	w0, [sp, #44]
  423c00:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423c04:	add	x0, x0, #0xd68
  423c08:	bl	441828 <ferror@plt+0x3d818>
  423c0c:	ldr	w0, [sp, #44]
  423c10:	ldp	x29, x30, [sp], #48
  423c14:	ret
  423c18:	stp	x29, x30, [sp, #-32]!
  423c1c:	mov	x29, sp
  423c20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423c24:	add	x0, x0, #0xd68
  423c28:	bl	4417e4 <ferror@plt+0x3d7d4>
  423c2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423c30:	add	x0, x0, #0xd70
  423c34:	ldr	x0, [x0]
  423c38:	cmp	x0, #0x0
  423c3c:	b.ne	423c54 <ferror@plt+0x1fc44>  // b.any
  423c40:	bl	423000 <ferror@plt+0x1eff0>
  423c44:	mov	x1, x0
  423c48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423c4c:	add	x0, x0, #0xd70
  423c50:	str	x1, [x0]
  423c54:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423c58:	add	x0, x0, #0xd70
  423c5c:	ldr	x0, [x0]
  423c60:	bl	423a78 <ferror@plt+0x1fa68>
  423c64:	str	d0, [sp, #24]
  423c68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423c6c:	add	x0, x0, #0xd68
  423c70:	bl	441828 <ferror@plt+0x3d818>
  423c74:	ldr	d0, [sp, #24]
  423c78:	ldp	x29, x30, [sp], #32
  423c7c:	ret
  423c80:	stp	x29, x30, [sp, #-48]!
  423c84:	mov	x29, sp
  423c88:	str	d0, [sp, #24]
  423c8c:	str	d1, [sp, #16]
  423c90:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423c94:	add	x0, x0, #0xd68
  423c98:	bl	4417e4 <ferror@plt+0x3d7d4>
  423c9c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423ca0:	add	x0, x0, #0xd70
  423ca4:	ldr	x0, [x0]
  423ca8:	cmp	x0, #0x0
  423cac:	b.ne	423cc4 <ferror@plt+0x1fcb4>  // b.any
  423cb0:	bl	423000 <ferror@plt+0x1eff0>
  423cb4:	mov	x1, x0
  423cb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423cbc:	add	x0, x0, #0xd70
  423cc0:	str	x1, [x0]
  423cc4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423cc8:	add	x0, x0, #0xd70
  423ccc:	ldr	x0, [x0]
  423cd0:	ldr	d1, [sp, #16]
  423cd4:	ldr	d0, [sp, #24]
  423cd8:	bl	423aec <ferror@plt+0x1fadc>
  423cdc:	str	d0, [sp, #40]
  423ce0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423ce4:	add	x0, x0, #0xd68
  423ce8:	bl	441828 <ferror@plt+0x3d818>
  423cec:	ldr	d0, [sp, #40]
  423cf0:	ldp	x29, x30, [sp], #48
  423cf4:	ret
  423cf8:	stp	x29, x30, [sp, #-32]!
  423cfc:	mov	x29, sp
  423d00:	str	w0, [sp, #28]
  423d04:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423d08:	add	x0, x0, #0xd68
  423d0c:	bl	4417e4 <ferror@plt+0x3d7d4>
  423d10:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423d14:	add	x0, x0, #0xd70
  423d18:	ldr	x0, [x0]
  423d1c:	cmp	x0, #0x0
  423d20:	b.ne	423d40 <ferror@plt+0x1fd30>  // b.any
  423d24:	ldr	w0, [sp, #28]
  423d28:	bl	422f90 <ferror@plt+0x1ef80>
  423d2c:	mov	x1, x0
  423d30:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423d34:	add	x0, x0, #0xd70
  423d38:	str	x1, [x0]
  423d3c:	b	423d54 <ferror@plt+0x1fd44>
  423d40:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423d44:	add	x0, x0, #0xd70
  423d48:	ldr	x0, [x0]
  423d4c:	ldr	w1, [sp, #28]
  423d50:	bl	4231d0 <ferror@plt+0x1f1c0>
  423d54:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423d58:	add	x0, x0, #0xd68
  423d5c:	bl	441828 <ferror@plt+0x3d818>
  423d60:	nop
  423d64:	ldp	x29, x30, [sp], #32
  423d68:	ret
  423d6c:	stp	x29, x30, [sp, #-32]!
  423d70:	mov	x29, sp
  423d74:	str	x0, [sp, #24]
  423d78:	strb	w1, [sp, #23]
  423d7c:	ldr	x0, [sp, #24]
  423d80:	ldr	x0, [x0, #8]
  423d84:	add	x1, x0, #0x1
  423d88:	ldr	x0, [sp, #24]
  423d8c:	ldr	x0, [x0, #16]
  423d90:	cmp	x1, x0
  423d94:	b.cs	423ddc <ferror@plt+0x1fdcc>  // b.hs, b.nlast
  423d98:	ldr	x0, [sp, #24]
  423d9c:	ldr	x1, [x0]
  423da0:	ldr	x0, [sp, #24]
  423da4:	ldr	x0, [x0, #8]
  423da8:	add	x3, x0, #0x1
  423dac:	ldr	x2, [sp, #24]
  423db0:	str	x3, [x2, #8]
  423db4:	add	x0, x1, x0
  423db8:	ldrb	w1, [sp, #23]
  423dbc:	strb	w1, [x0]
  423dc0:	ldr	x0, [sp, #24]
  423dc4:	ldr	x1, [x0]
  423dc8:	ldr	x0, [sp, #24]
  423dcc:	ldr	x0, [x0, #8]
  423dd0:	add	x0, x1, x0
  423dd4:	strb	wzr, [x0]
  423dd8:	b	423dec <ferror@plt+0x1fddc>
  423ddc:	ldrb	w2, [sp, #23]
  423de0:	mov	x1, #0xffffffffffffffff    	// #-1
  423de4:	ldr	x0, [sp, #24]
  423de8:	bl	42cda8 <ferror@plt+0x28d98>
  423dec:	ldr	x0, [sp, #24]
  423df0:	ldp	x29, x30, [sp], #32
  423df4:	ret
  423df8:	stp	x29, x30, [sp, #-16]!
  423dfc:	mov	x29, sp
  423e00:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423e04:	add	x0, x0, #0xd84
  423e08:	ldr	w0, [x0]
  423e0c:	cmp	w0, #0x0
  423e10:	b.ne	423e30 <ferror@plt+0x1fe20>  // b.any
  423e14:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423e18:	add	x0, x0, #0x8b0
  423e1c:	bl	42132c <ferror@plt+0x1d31c>
  423e20:	mov	w1, w0
  423e24:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423e28:	add	x0, x0, #0xd84
  423e2c:	str	w1, [x0]
  423e30:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  423e34:	add	x0, x0, #0xd84
  423e38:	ldr	w0, [x0]
  423e3c:	ldp	x29, x30, [sp], #16
  423e40:	ret
  423e44:	stp	x29, x30, [sp, #-80]!
  423e48:	mov	x29, sp
  423e4c:	str	x0, [sp, #40]
  423e50:	str	x1, [sp, #32]
  423e54:	str	x2, [sp, #24]
  423e58:	ldr	x0, [sp, #32]
  423e5c:	cmp	x0, #0x0
  423e60:	b.ne	423e88 <ferror@plt+0x1fe78>  // b.any
  423e64:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423e68:	add	x2, x0, #0x8c8
  423e6c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423e70:	add	x1, x0, #0xad8
  423e74:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423e78:	add	x0, x0, #0x8d8
  423e7c:	bl	41aa2c <ferror@plt+0x16a1c>
  423e80:	mov	w0, #0x0                   	// #0
  423e84:	b	424234 <ferror@plt+0x20224>
  423e88:	ldr	x0, [sp, #24]
  423e8c:	cmp	x0, #0x0
  423e90:	b.eq	423ec8 <ferror@plt+0x1feb8>  // b.none
  423e94:	ldr	x0, [sp, #24]
  423e98:	ldr	x0, [x0]
  423e9c:	cmp	x0, #0x0
  423ea0:	b.eq	423ec8 <ferror@plt+0x1feb8>  // b.none
  423ea4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423ea8:	add	x2, x0, #0x8e0
  423eac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423eb0:	add	x1, x0, #0xad8
  423eb4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423eb8:	add	x0, x0, #0x8d8
  423ebc:	bl	41aa2c <ferror@plt+0x16a1c>
  423ec0:	mov	w0, #0x0                   	// #0
  423ec4:	b	424234 <ferror@plt+0x20224>
  423ec8:	ldr	x0, [sp, #40]
  423ecc:	cmp	x0, #0x0
  423ed0:	b.ne	423ef8 <ferror@plt+0x1fee8>  // b.any
  423ed4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423ed8:	add	x2, x0, #0x900
  423edc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423ee0:	add	x1, x0, #0xad8
  423ee4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423ee8:	add	x0, x0, #0x8d8
  423eec:	bl	41aa2c <ferror@plt+0x16a1c>
  423ef0:	mov	w0, #0x0                   	// #0
  423ef4:	b	424234 <ferror@plt+0x20224>
  423ef8:	ldr	x0, [sp, #40]
  423efc:	str	x0, [sp, #64]
  423f00:	ldr	x0, [sp, #64]
  423f04:	str	x0, [sp, #72]
  423f08:	ldr	x0, [sp, #64]
  423f0c:	ldrb	w0, [x0]
  423f10:	strb	w0, [sp, #63]
  423f14:	ldr	x0, [sp, #64]
  423f18:	ldrb	w0, [x0]
  423f1c:	cmp	w0, #0x22
  423f20:	b.eq	423f64 <ferror@plt+0x1ff54>  // b.none
  423f24:	ldr	x0, [sp, #64]
  423f28:	ldrb	w0, [x0]
  423f2c:	cmp	w0, #0x27
  423f30:	b.eq	423f64 <ferror@plt+0x1ff54>  // b.none
  423f34:	bl	423df8 <ferror@plt+0x1fde8>
  423f38:	mov	w1, w0
  423f3c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423f40:	add	x3, x0, #0x910
  423f44:	mov	w2, #0x0                   	// #0
  423f48:	ldr	x0, [sp, #24]
  423f4c:	bl	40c0d8 <ferror@plt+0x80c8>
  423f50:	ldr	x0, [sp, #32]
  423f54:	ldr	x1, [sp, #40]
  423f58:	str	x1, [x0]
  423f5c:	mov	w0, #0x0                   	// #0
  423f60:	b	424234 <ferror@plt+0x20224>
  423f64:	ldr	x0, [sp, #64]
  423f68:	add	x0, x0, #0x1
  423f6c:	str	x0, [sp, #64]
  423f70:	ldrb	w0, [sp, #63]
  423f74:	cmp	w0, #0x22
  423f78:	b.ne	4241f0 <ferror@plt+0x201e0>  // b.any
  423f7c:	b	42410c <ferror@plt+0x200fc>
  423f80:	ldr	x1, [sp, #64]
  423f84:	ldr	x0, [sp, #72]
  423f88:	cmp	x1, x0
  423f8c:	b.hi	423fb8 <ferror@plt+0x1ffa8>  // b.pmore
  423f90:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423f94:	add	x4, x0, #0x940
  423f98:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423f9c:	add	x3, x0, #0xaf0
  423fa0:	mov	w2, #0x64                  	// #100
  423fa4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423fa8:	add	x1, x0, #0x950
  423fac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  423fb0:	add	x0, x0, #0x8d8
  423fb4:	bl	4319d8 <ferror@plt+0x2d9c8>
  423fb8:	ldr	x0, [sp, #64]
  423fbc:	ldrb	w0, [x0]
  423fc0:	cmp	w0, #0x22
  423fc4:	b.eq	423fd4 <ferror@plt+0x1ffc4>  // b.none
  423fc8:	cmp	w0, #0x5c
  423fcc:	b.eq	423ffc <ferror@plt+0x1ffec>  // b.none
  423fd0:	b	4240a8 <ferror@plt+0x20098>
  423fd4:	ldr	x0, [sp, #72]
  423fd8:	strb	wzr, [x0]
  423fdc:	ldr	x0, [sp, #64]
  423fe0:	add	x0, x0, #0x1
  423fe4:	str	x0, [sp, #64]
  423fe8:	ldr	x0, [sp, #32]
  423fec:	ldr	x1, [sp, #64]
  423ff0:	str	x1, [x0]
  423ff4:	mov	w0, #0x1                   	// #1
  423ff8:	b	424234 <ferror@plt+0x20224>
  423ffc:	ldr	x0, [sp, #64]
  424000:	add	x0, x0, #0x1
  424004:	str	x0, [sp, #64]
  424008:	ldr	x0, [sp, #64]
  42400c:	ldrb	w0, [x0]
  424010:	cmp	w0, #0xa
  424014:	b.eq	42405c <ferror@plt+0x2004c>  // b.none
  424018:	cmp	w0, #0xa
  42401c:	b.lt	424088 <ferror@plt+0x20078>  // b.tstop
  424020:	cmp	w0, #0x60
  424024:	b.gt	424088 <ferror@plt+0x20078>
  424028:	cmp	w0, #0x22
  42402c:	b.lt	424088 <ferror@plt+0x20078>  // b.tstop
  424030:	sub	w0, w0, #0x22
  424034:	mov	x1, #0x1                   	// #1
  424038:	lsl	x1, x1, x0
  42403c:	mov	x0, #0x5                   	// #5
  424040:	movk	x0, #0x4400, lsl #48
  424044:	and	x0, x1, x0
  424048:	cmp	x0, #0x0
  42404c:	cset	w0, ne  // ne = any
  424050:	and	w0, w0, #0xff
  424054:	cmp	w0, #0x0
  424058:	b.eq	424088 <ferror@plt+0x20078>  // b.none
  42405c:	ldr	x0, [sp, #64]
  424060:	ldrb	w1, [x0]
  424064:	ldr	x0, [sp, #72]
  424068:	strb	w1, [x0]
  42406c:	ldr	x0, [sp, #64]
  424070:	add	x0, x0, #0x1
  424074:	str	x0, [sp, #64]
  424078:	ldr	x0, [sp, #72]
  42407c:	add	x0, x0, #0x1
  424080:	str	x0, [sp, #72]
  424084:	b	4240a4 <ferror@plt+0x20094>
  424088:	ldr	x0, [sp, #72]
  42408c:	mov	w1, #0x5c                  	// #92
  424090:	strb	w1, [x0]
  424094:	ldr	x0, [sp, #72]
  424098:	add	x0, x0, #0x1
  42409c:	str	x0, [sp, #72]
  4240a0:	nop
  4240a4:	b	4240d4 <ferror@plt+0x200c4>
  4240a8:	ldr	x0, [sp, #64]
  4240ac:	ldrb	w1, [x0]
  4240b0:	ldr	x0, [sp, #72]
  4240b4:	strb	w1, [x0]
  4240b8:	ldr	x0, [sp, #72]
  4240bc:	add	x0, x0, #0x1
  4240c0:	str	x0, [sp, #72]
  4240c4:	ldr	x0, [sp, #64]
  4240c8:	add	x0, x0, #0x1
  4240cc:	str	x0, [sp, #64]
  4240d0:	nop
  4240d4:	ldr	x1, [sp, #64]
  4240d8:	ldr	x0, [sp, #72]
  4240dc:	cmp	x1, x0
  4240e0:	b.hi	42410c <ferror@plt+0x200fc>  // b.pmore
  4240e4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4240e8:	add	x4, x0, #0x940
  4240ec:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4240f0:	add	x3, x0, #0xaf0
  4240f4:	mov	w2, #0x8f                  	// #143
  4240f8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4240fc:	add	x1, x0, #0x950
  424100:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424104:	add	x0, x0, #0x8d8
  424108:	bl	4319d8 <ferror@plt+0x2d9c8>
  42410c:	ldr	x0, [sp, #64]
  424110:	ldrb	w0, [x0]
  424114:	cmp	w0, #0x0
  424118:	b.ne	423f80 <ferror@plt+0x1ff70>  // b.any
  42411c:	b	424200 <ferror@plt+0x201f0>
  424120:	ldr	x1, [sp, #64]
  424124:	ldr	x0, [sp, #72]
  424128:	cmp	x1, x0
  42412c:	b.hi	424158 <ferror@plt+0x20148>  // b.pmore
  424130:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424134:	add	x4, x0, #0x940
  424138:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42413c:	add	x3, x0, #0xaf0
  424140:	mov	w2, #0x96                  	// #150
  424144:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424148:	add	x1, x0, #0x950
  42414c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424150:	add	x0, x0, #0x8d8
  424154:	bl	4319d8 <ferror@plt+0x2d9c8>
  424158:	ldr	x0, [sp, #64]
  42415c:	ldrb	w0, [x0]
  424160:	cmp	w0, #0x27
  424164:	b.ne	424190 <ferror@plt+0x20180>  // b.any
  424168:	ldr	x0, [sp, #72]
  42416c:	strb	wzr, [x0]
  424170:	ldr	x0, [sp, #64]
  424174:	add	x0, x0, #0x1
  424178:	str	x0, [sp, #64]
  42417c:	ldr	x0, [sp, #32]
  424180:	ldr	x1, [sp, #64]
  424184:	str	x1, [x0]
  424188:	mov	w0, #0x1                   	// #1
  42418c:	b	424234 <ferror@plt+0x20224>
  424190:	ldr	x0, [sp, #64]
  424194:	ldrb	w1, [x0]
  424198:	ldr	x0, [sp, #72]
  42419c:	strb	w1, [x0]
  4241a0:	ldr	x0, [sp, #72]
  4241a4:	add	x0, x0, #0x1
  4241a8:	str	x0, [sp, #72]
  4241ac:	ldr	x0, [sp, #64]
  4241b0:	add	x0, x0, #0x1
  4241b4:	str	x0, [sp, #64]
  4241b8:	ldr	x1, [sp, #64]
  4241bc:	ldr	x0, [sp, #72]
  4241c0:	cmp	x1, x0
  4241c4:	b.hi	4241f0 <ferror@plt+0x201e0>  // b.pmore
  4241c8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4241cc:	add	x4, x0, #0x940
  4241d0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4241d4:	add	x3, x0, #0xaf0
  4241d8:	mov	w2, #0xa7                  	// #167
  4241dc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4241e0:	add	x1, x0, #0x950
  4241e4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4241e8:	add	x0, x0, #0x8d8
  4241ec:	bl	4319d8 <ferror@plt+0x2d9c8>
  4241f0:	ldr	x0, [sp, #64]
  4241f4:	ldrb	w0, [x0]
  4241f8:	cmp	w0, #0x0
  4241fc:	b.ne	424120 <ferror@plt+0x20110>  // b.any
  424200:	ldr	x0, [sp, #72]
  424204:	strb	wzr, [x0]
  424208:	bl	423df8 <ferror@plt+0x1fde8>
  42420c:	mov	w1, w0
  424210:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424214:	add	x3, x0, #0x960
  424218:	mov	w2, #0x0                   	// #0
  42421c:	ldr	x0, [sp, #24]
  424220:	bl	40c0d8 <ferror@plt+0x80c8>
  424224:	ldr	x0, [sp, #32]
  424228:	ldr	x1, [sp, #64]
  42422c:	str	x1, [x0]
  424230:	mov	w0, #0x0                   	// #0
  424234:	ldp	x29, x30, [sp], #80
  424238:	ret
  42423c:	stp	x29, x30, [sp, #-48]!
  424240:	mov	x29, sp
  424244:	str	x0, [sp, #24]
  424248:	ldr	x0, [sp, #24]
  42424c:	cmp	x0, #0x0
  424250:	b.ne	424278 <ferror@plt+0x20268>  // b.any
  424254:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424258:	add	x2, x0, #0x9a8
  42425c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424260:	add	x1, x0, #0xb08
  424264:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424268:	add	x0, x0, #0x8d8
  42426c:	bl	41aa2c <ferror@plt+0x16a1c>
  424270:	mov	x0, #0x0                   	// #0
  424274:	b	424300 <ferror@plt+0x202f0>
  424278:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42427c:	add	x0, x0, #0x9c0
  424280:	bl	42be58 <ferror@plt+0x27e48>
  424284:	str	x0, [sp, #32]
  424288:	ldr	x0, [sp, #24]
  42428c:	str	x0, [sp, #40]
  424290:	b	4242d8 <ferror@plt+0x202c8>
  424294:	ldr	x0, [sp, #40]
  424298:	ldrb	w0, [x0]
  42429c:	cmp	w0, #0x27
  4242a0:	b.ne	4242b8 <ferror@plt+0x202a8>  // b.any
  4242a4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4242a8:	add	x1, x0, #0x9c8
  4242ac:	ldr	x0, [sp, #32]
  4242b0:	bl	42c930 <ferror@plt+0x28920>
  4242b4:	b	4242cc <ferror@plt+0x202bc>
  4242b8:	ldr	x0, [sp, #40]
  4242bc:	ldrb	w0, [x0]
  4242c0:	mov	w1, w0
  4242c4:	ldr	x0, [sp, #32]
  4242c8:	bl	423d6c <ferror@plt+0x1fd5c>
  4242cc:	ldr	x0, [sp, #40]
  4242d0:	add	x0, x0, #0x1
  4242d4:	str	x0, [sp, #40]
  4242d8:	ldr	x0, [sp, #40]
  4242dc:	ldrb	w0, [x0]
  4242e0:	cmp	w0, #0x0
  4242e4:	b.ne	424294 <ferror@plt+0x20284>  // b.any
  4242e8:	mov	w1, #0x27                  	// #39
  4242ec:	ldr	x0, [sp, #32]
  4242f0:	bl	423d6c <ferror@plt+0x1fd5c>
  4242f4:	mov	w1, #0x0                   	// #0
  4242f8:	ldr	x0, [sp, #32]
  4242fc:	bl	42bf2c <ferror@plt+0x27f1c>
  424300:	ldp	x29, x30, [sp], #48
  424304:	ret
  424308:	stp	x29, x30, [sp, #-64]!
  42430c:	mov	x29, sp
  424310:	str	x0, [sp, #24]
  424314:	str	x1, [sp, #16]
  424318:	ldr	x0, [sp, #24]
  42431c:	cmp	x0, #0x0
  424320:	b.ne	424348 <ferror@plt+0x20338>  // b.any
  424324:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424328:	add	x2, x0, #0x9d0
  42432c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424330:	add	x1, x0, #0xb18
  424334:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424338:	add	x0, x0, #0x8d8
  42433c:	bl	41aa2c <ferror@plt+0x16a1c>
  424340:	mov	x0, #0x0                   	// #0
  424344:	b	4244ec <ferror@plt+0x204dc>
  424348:	ldr	x0, [sp, #24]
  42434c:	bl	428d58 <ferror@plt+0x24d48>
  424350:	str	x0, [sp, #48]
  424354:	ldr	x0, [sp, #48]
  424358:	str	x0, [sp, #56]
  42435c:	ldr	x0, [sp, #48]
  424360:	str	x0, [sp, #32]
  424364:	mov	x0, #0x0                   	// #0
  424368:	bl	42be58 <ferror@plt+0x27e48>
  42436c:	str	x0, [sp, #40]
  424370:	b	424464 <ferror@plt+0x20454>
  424374:	ldr	x0, [sp, #56]
  424378:	ldrb	w0, [x0]
  42437c:	cmp	w0, #0x5c
  424380:	b.ne	4243d4 <ferror@plt+0x203c4>  // b.any
  424384:	ldr	x0, [sp, #56]
  424388:	add	x0, x0, #0x1
  42438c:	str	x0, [sp, #56]
  424390:	ldr	x0, [sp, #56]
  424394:	ldrb	w0, [x0]
  424398:	cmp	w0, #0x0
  42439c:	b.eq	4243f4 <ferror@plt+0x203e4>  // b.none
  4243a0:	ldr	x0, [sp, #56]
  4243a4:	ldrb	w0, [x0]
  4243a8:	cmp	w0, #0xa
  4243ac:	b.eq	4243c4 <ferror@plt+0x203b4>  // b.none
  4243b0:	ldr	x0, [sp, #56]
  4243b4:	ldrb	w0, [x0]
  4243b8:	mov	w1, w0
  4243bc:	ldr	x0, [sp, #40]
  4243c0:	bl	423d6c <ferror@plt+0x1fd5c>
  4243c4:	ldr	x0, [sp, #56]
  4243c8:	add	x0, x0, #0x1
  4243cc:	str	x0, [sp, #56]
  4243d0:	b	4243f4 <ferror@plt+0x203e4>
  4243d4:	ldr	x0, [sp, #56]
  4243d8:	ldrb	w0, [x0]
  4243dc:	mov	w1, w0
  4243e0:	ldr	x0, [sp, #40]
  4243e4:	bl	423d6c <ferror@plt+0x1fd5c>
  4243e8:	ldr	x0, [sp, #56]
  4243ec:	add	x0, x0, #0x1
  4243f0:	str	x0, [sp, #56]
  4243f4:	ldr	x0, [sp, #56]
  4243f8:	ldrb	w0, [x0]
  4243fc:	cmp	w0, #0x0
  424400:	b.eq	424424 <ferror@plt+0x20414>  // b.none
  424404:	ldr	x0, [sp, #56]
  424408:	ldrb	w0, [x0]
  42440c:	cmp	w0, #0x22
  424410:	b.eq	424424 <ferror@plt+0x20414>  // b.none
  424414:	ldr	x0, [sp, #56]
  424418:	ldrb	w0, [x0]
  42441c:	cmp	w0, #0x27
  424420:	b.ne	424374 <ferror@plt+0x20364>  // b.any
  424424:	ldr	x0, [sp, #56]
  424428:	ldrb	w0, [x0]
  42442c:	cmp	w0, #0x0
  424430:	b.eq	424464 <ferror@plt+0x20454>  // b.none
  424434:	add	x0, sp, #0x20
  424438:	ldr	x2, [sp, #16]
  42443c:	mov	x1, x0
  424440:	ldr	x0, [sp, #56]
  424444:	bl	423e44 <ferror@plt+0x1fe34>
  424448:	cmp	w0, #0x0
  42444c:	b.eq	42448c <ferror@plt+0x2047c>  // b.none
  424450:	ldr	x1, [sp, #56]
  424454:	ldr	x0, [sp, #40]
  424458:	bl	42c930 <ferror@plt+0x28920>
  42445c:	ldr	x0, [sp, #32]
  424460:	str	x0, [sp, #56]
  424464:	ldr	x0, [sp, #56]
  424468:	ldrb	w0, [x0]
  42446c:	cmp	w0, #0x0
  424470:	b.ne	4243f4 <ferror@plt+0x203e4>  // b.any
  424474:	ldr	x0, [sp, #48]
  424478:	bl	4185e0 <ferror@plt+0x145d0>
  42447c:	mov	w1, #0x0                   	// #0
  424480:	ldr	x0, [sp, #40]
  424484:	bl	42bf2c <ferror@plt+0x27f1c>
  424488:	b	4244ec <ferror@plt+0x204dc>
  42448c:	nop
  424490:	ldr	x0, [sp, #16]
  424494:	cmp	x0, #0x0
  424498:	b.eq	4244d4 <ferror@plt+0x204c4>  // b.none
  42449c:	ldr	x0, [sp, #16]
  4244a0:	ldr	x0, [x0]
  4244a4:	cmp	x0, #0x0
  4244a8:	b.ne	4244d4 <ferror@plt+0x204c4>  // b.any
  4244ac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4244b0:	add	x4, x0, #0x9e8
  4244b4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4244b8:	add	x3, x0, #0xb28
  4244bc:	mov	w2, #0x149                 	// #329
  4244c0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4244c4:	add	x1, x0, #0x950
  4244c8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4244cc:	add	x0, x0, #0x8d8
  4244d0:	bl	4319d8 <ferror@plt+0x2d9c8>
  4244d4:	ldr	x0, [sp, #48]
  4244d8:	bl	4185e0 <ferror@plt+0x145d0>
  4244dc:	mov	w1, #0x1                   	// #1
  4244e0:	ldr	x0, [sp, #40]
  4244e4:	bl	42bf2c <ferror@plt+0x27f1c>
  4244e8:	mov	x0, #0x0                   	// #0
  4244ec:	ldp	x29, x30, [sp], #64
  4244f0:	ret
  4244f4:	stp	x29, x30, [sp, #-32]!
  4244f8:	mov	x29, sp
  4244fc:	str	x0, [sp, #24]
  424500:	ldr	x0, [sp, #24]
  424504:	ldr	x0, [x0]
  424508:	cmp	x0, #0x0
  42450c:	b.ne	424524 <ferror@plt+0x20514>  // b.any
  424510:	mov	x0, #0x0                   	// #0
  424514:	bl	42be58 <ferror@plt+0x27e48>
  424518:	mov	x1, x0
  42451c:	ldr	x0, [sp, #24]
  424520:	str	x1, [x0]
  424524:	nop
  424528:	ldp	x29, x30, [sp], #32
  42452c:	ret
  424530:	stp	x29, x30, [sp, #-48]!
  424534:	mov	x29, sp
  424538:	str	x19, [sp, #16]
  42453c:	str	x0, [sp, #40]
  424540:	str	x1, [sp, #32]
  424544:	ldr	x0, [sp, #40]
  424548:	ldr	x0, [x0]
  42454c:	cmp	x0, #0x0
  424550:	b.eq	424590 <ferror@plt+0x20580>  // b.none
  424554:	ldr	x0, [sp, #32]
  424558:	ldr	x19, [x0]
  42455c:	ldr	x0, [sp, #40]
  424560:	ldr	x0, [x0]
  424564:	mov	w1, #0x0                   	// #0
  424568:	bl	42bf2c <ferror@plt+0x27f1c>
  42456c:	mov	x1, x0
  424570:	mov	x0, x19
  424574:	bl	427c20 <ferror@plt+0x23c10>
  424578:	mov	x1, x0
  42457c:	ldr	x0, [sp, #32]
  424580:	str	x1, [x0]
  424584:	ldr	x0, [sp, #40]
  424588:	str	xzr, [x0]
  42458c:	b	424594 <ferror@plt+0x20584>
  424590:	nop
  424594:	ldr	x19, [sp, #16]
  424598:	ldp	x29, x30, [sp], #48
  42459c:	ret
  4245a0:	stp	x29, x30, [sp, #-80]!
  4245a4:	mov	x29, sp
  4245a8:	str	x0, [sp, #24]
  4245ac:	str	x1, [sp, #16]
  4245b0:	str	xzr, [sp, #48]
  4245b4:	str	xzr, [sp, #40]
  4245b8:	strb	wzr, [sp, #79]
  4245bc:	str	wzr, [sp, #60]
  4245c0:	ldr	x0, [sp, #24]
  4245c4:	str	x0, [sp, #64]
  4245c8:	b	4248a4 <ferror@plt+0x20894>
  4245cc:	ldrb	w0, [sp, #79]
  4245d0:	cmp	w0, #0x5c
  4245d4:	b.ne	42461c <ferror@plt+0x2060c>  // b.any
  4245d8:	ldr	x0, [sp, #64]
  4245dc:	ldrb	w0, [x0]
  4245e0:	cmp	w0, #0xa
  4245e4:	b.eq	424614 <ferror@plt+0x20604>  // b.none
  4245e8:	add	x0, sp, #0x30
  4245ec:	bl	4244f4 <ferror@plt+0x204e4>
  4245f0:	ldr	x0, [sp, #48]
  4245f4:	mov	w1, #0x5c                  	// #92
  4245f8:	bl	423d6c <ferror@plt+0x1fd5c>
  4245fc:	ldr	x2, [sp, #48]
  424600:	ldr	x0, [sp, #64]
  424604:	ldrb	w0, [x0]
  424608:	mov	w1, w0
  42460c:	mov	x0, x2
  424610:	bl	423d6c <ferror@plt+0x1fd5c>
  424614:	strb	wzr, [sp, #79]
  424618:	b	42486c <ferror@plt+0x2085c>
  42461c:	ldrb	w0, [sp, #79]
  424620:	cmp	w0, #0x23
  424624:	b.ne	424670 <ferror@plt+0x20660>  // b.any
  424628:	b	424638 <ferror@plt+0x20628>
  42462c:	ldr	x0, [sp, #64]
  424630:	add	x0, x0, #0x1
  424634:	str	x0, [sp, #64]
  424638:	ldr	x0, [sp, #64]
  42463c:	ldrb	w0, [x0]
  424640:	cmp	w0, #0x0
  424644:	b.eq	424658 <ferror@plt+0x20648>  // b.none
  424648:	ldr	x0, [sp, #64]
  42464c:	ldrb	w0, [x0]
  424650:	cmp	w0, #0xa
  424654:	b.ne	42462c <ferror@plt+0x2061c>  // b.any
  424658:	strb	wzr, [sp, #79]
  42465c:	ldr	x0, [sp, #64]
  424660:	ldrb	w0, [x0]
  424664:	cmp	w0, #0x0
  424668:	b.ne	42486c <ferror@plt+0x2085c>  // b.any
  42466c:	b	4248b4 <ferror@plt+0x208a4>
  424670:	ldrb	w0, [sp, #79]
  424674:	cmp	w0, #0x0
  424678:	b.eq	4246d0 <ferror@plt+0x206c0>  // b.none
  42467c:	ldr	x0, [sp, #64]
  424680:	ldrb	w0, [x0]
  424684:	ldrb	w1, [sp, #79]
  424688:	cmp	w1, w0
  42468c:	b.ne	4246ac <ferror@plt+0x2069c>  // b.any
  424690:	ldrb	w0, [sp, #79]
  424694:	cmp	w0, #0x22
  424698:	b.ne	4246a8 <ferror@plt+0x20698>  // b.any
  42469c:	ldr	w0, [sp, #60]
  4246a0:	cmp	w0, #0x0
  4246a4:	b.ne	4246ac <ferror@plt+0x2069c>  // b.any
  4246a8:	strb	wzr, [sp, #79]
  4246ac:	add	x0, sp, #0x30
  4246b0:	bl	4244f4 <ferror@plt+0x204e4>
  4246b4:	ldr	x2, [sp, #48]
  4246b8:	ldr	x0, [sp, #64]
  4246bc:	ldrb	w0, [x0]
  4246c0:	mov	w1, w0
  4246c4:	mov	x0, x2
  4246c8:	bl	423d6c <ferror@plt+0x1fd5c>
  4246cc:	b	42486c <ferror@plt+0x2085c>
  4246d0:	ldr	x0, [sp, #64]
  4246d4:	ldrb	w0, [x0]
  4246d8:	cmp	w0, #0x5c
  4246dc:	b.eq	424794 <ferror@plt+0x20784>  // b.none
  4246e0:	cmp	w0, #0x5c
  4246e4:	b.gt	424844 <ferror@plt+0x20834>
  4246e8:	cmp	w0, #0x27
  4246ec:	b.eq	424774 <ferror@plt+0x20764>  // b.none
  4246f0:	cmp	w0, #0x27
  4246f4:	b.gt	424844 <ferror@plt+0x20834>
  4246f8:	cmp	w0, #0x23
  4246fc:	b.eq	4247a4 <ferror@plt+0x20794>  // b.none
  424700:	cmp	w0, #0x23
  424704:	b.gt	424844 <ferror@plt+0x20834>
  424708:	cmp	w0, #0x22
  42470c:	b.eq	424774 <ferror@plt+0x20764>  // b.none
  424710:	cmp	w0, #0x22
  424714:	b.gt	424844 <ferror@plt+0x20834>
  424718:	cmp	w0, #0x20
  42471c:	b.eq	424748 <ferror@plt+0x20738>  // b.none
  424720:	cmp	w0, #0x20
  424724:	b.gt	424844 <ferror@plt+0x20834>
  424728:	cmp	w0, #0x9
  42472c:	b.eq	424748 <ferror@plt+0x20738>  // b.none
  424730:	cmp	w0, #0xa
  424734:	b.ne	424844 <ferror@plt+0x20834>  // b.any
  424738:	add	x1, sp, #0x28
  42473c:	add	x0, sp, #0x30
  424740:	bl	424530 <ferror@plt+0x20520>
  424744:	b	42486c <ferror@plt+0x2085c>
  424748:	ldr	x0, [sp, #48]
  42474c:	cmp	x0, #0x0
  424750:	b.eq	424868 <ferror@plt+0x20858>  // b.none
  424754:	ldr	x0, [sp, #48]
  424758:	ldr	x0, [x0, #8]
  42475c:	cmp	x0, #0x0
  424760:	b.eq	424868 <ferror@plt+0x20858>  // b.none
  424764:	add	x1, sp, #0x28
  424768:	add	x0, sp, #0x30
  42476c:	bl	424530 <ferror@plt+0x20520>
  424770:	b	424868 <ferror@plt+0x20858>
  424774:	add	x0, sp, #0x30
  424778:	bl	4244f4 <ferror@plt+0x204e4>
  42477c:	ldr	x2, [sp, #48]
  424780:	ldr	x0, [sp, #64]
  424784:	ldrb	w0, [x0]
  424788:	mov	w1, w0
  42478c:	mov	x0, x2
  424790:	bl	423d6c <ferror@plt+0x1fd5c>
  424794:	ldr	x0, [sp, #64]
  424798:	ldrb	w0, [x0]
  42479c:	strb	w0, [sp, #79]
  4247a0:	b	42486c <ferror@plt+0x2085c>
  4247a4:	ldr	x1, [sp, #64]
  4247a8:	ldr	x0, [sp, #24]
  4247ac:	cmp	x1, x0
  4247b0:	b.ne	4247c4 <ferror@plt+0x207b4>  // b.any
  4247b4:	ldr	x0, [sp, #64]
  4247b8:	ldrb	w0, [x0]
  4247bc:	strb	w0, [sp, #79]
  4247c0:	b	42486c <ferror@plt+0x2085c>
  4247c4:	ldr	x0, [sp, #64]
  4247c8:	sub	x0, x0, #0x1
  4247cc:	ldrb	w0, [x0]
  4247d0:	cmp	w0, #0x20
  4247d4:	cset	w1, hi  // hi = pmore
  4247d8:	and	w1, w1, #0xff
  4247dc:	cmp	w1, #0x0
  4247e0:	b.ne	42481c <ferror@plt+0x2080c>  // b.any
  4247e4:	mov	x1, #0x1                   	// #1
  4247e8:	lsl	x1, x1, x0
  4247ec:	mov	x0, #0x401                 	// #1025
  4247f0:	movk	x0, #0x1, lsl #32
  4247f4:	and	x0, x1, x0
  4247f8:	cmp	x0, #0x0
  4247fc:	cset	w0, ne  // ne = any
  424800:	and	w0, w0, #0xff
  424804:	cmp	w0, #0x0
  424808:	b.eq	42481c <ferror@plt+0x2080c>  // b.none
  42480c:	ldr	x0, [sp, #64]
  424810:	ldrb	w0, [x0]
  424814:	strb	w0, [sp, #79]
  424818:	b	424840 <ferror@plt+0x20830>
  42481c:	add	x0, sp, #0x30
  424820:	bl	4244f4 <ferror@plt+0x204e4>
  424824:	ldr	x2, [sp, #48]
  424828:	ldr	x0, [sp, #64]
  42482c:	ldrb	w0, [x0]
  424830:	mov	w1, w0
  424834:	mov	x0, x2
  424838:	bl	423d6c <ferror@plt+0x1fd5c>
  42483c:	nop
  424840:	b	42486c <ferror@plt+0x2085c>
  424844:	add	x0, sp, #0x30
  424848:	bl	4244f4 <ferror@plt+0x204e4>
  42484c:	ldr	x2, [sp, #48]
  424850:	ldr	x0, [sp, #64]
  424854:	ldrb	w0, [x0]
  424858:	mov	w1, w0
  42485c:	mov	x0, x2
  424860:	bl	423d6c <ferror@plt+0x1fd5c>
  424864:	b	42486c <ferror@plt+0x2085c>
  424868:	nop
  42486c:	ldr	x0, [sp, #64]
  424870:	ldrb	w0, [x0]
  424874:	cmp	w0, #0x5c
  424878:	b.eq	424884 <ferror@plt+0x20874>  // b.none
  42487c:	str	wzr, [sp, #60]
  424880:	b	424898 <ferror@plt+0x20888>
  424884:	ldr	w0, [sp, #60]
  424888:	cmp	w0, #0x0
  42488c:	cset	w0, eq  // eq = none
  424890:	and	w0, w0, #0xff
  424894:	str	w0, [sp, #60]
  424898:	ldr	x0, [sp, #64]
  42489c:	add	x0, x0, #0x1
  4248a0:	str	x0, [sp, #64]
  4248a4:	ldr	x0, [sp, #64]
  4248a8:	ldrb	w0, [x0]
  4248ac:	cmp	w0, #0x0
  4248b0:	b.ne	4245cc <ferror@plt+0x205bc>  // b.any
  4248b4:	add	x1, sp, #0x28
  4248b8:	add	x0, sp, #0x30
  4248bc:	bl	424530 <ferror@plt+0x20520>
  4248c0:	ldrb	w0, [sp, #79]
  4248c4:	cmp	w0, #0x0
  4248c8:	b.eq	424928 <ferror@plt+0x20918>  // b.none
  4248cc:	ldrb	w0, [sp, #79]
  4248d0:	cmp	w0, #0x5c
  4248d4:	b.ne	4248fc <ferror@plt+0x208ec>  // b.any
  4248d8:	bl	423df8 <ferror@plt+0x1fde8>
  4248dc:	mov	w1, w0
  4248e0:	ldr	x4, [sp, #24]
  4248e4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4248e8:	add	x3, x0, #0xa08
  4248ec:	mov	w2, #0x0                   	// #0
  4248f0:	ldr	x0, [sp, #16]
  4248f4:	bl	40bfd4 <ferror@plt+0x7fc4>
  4248f8:	b	424968 <ferror@plt+0x20958>
  4248fc:	bl	423df8 <ferror@plt+0x1fde8>
  424900:	mov	w1, w0
  424904:	ldrb	w0, [sp, #79]
  424908:	ldr	x5, [sp, #24]
  42490c:	mov	w4, w0
  424910:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424914:	add	x3, x0, #0xa48
  424918:	mov	w2, #0x0                   	// #0
  42491c:	ldr	x0, [sp, #16]
  424920:	bl	40bfd4 <ferror@plt+0x7fc4>
  424924:	b	424968 <ferror@plt+0x20958>
  424928:	ldr	x0, [sp, #40]
  42492c:	cmp	x0, #0x0
  424930:	b.ne	424954 <ferror@plt+0x20944>  // b.any
  424934:	bl	423df8 <ferror@plt+0x1fde8>
  424938:	mov	w1, w0
  42493c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424940:	add	x3, x0, #0xa90
  424944:	mov	w2, #0x1                   	// #1
  424948:	ldr	x0, [sp, #16]
  42494c:	bl	40c0d8 <ferror@plt+0x80c8>
  424950:	b	424968 <ferror@plt+0x20958>
  424954:	ldr	x0, [sp, #40]
  424958:	bl	428244 <ferror@plt+0x24234>
  42495c:	str	x0, [sp, #40]
  424960:	ldr	x0, [sp, #40]
  424964:	b	4249c4 <ferror@plt+0x209b4>
  424968:	ldr	x0, [sp, #16]
  42496c:	cmp	x0, #0x0
  424970:	b.eq	4249ac <ferror@plt+0x2099c>  // b.none
  424974:	ldr	x0, [sp, #16]
  424978:	ldr	x0, [x0]
  42497c:	cmp	x0, #0x0
  424980:	b.ne	4249ac <ferror@plt+0x2099c>  // b.any
  424984:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424988:	add	x4, x0, #0x9e8
  42498c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424990:	add	x3, x0, #0xb38
  424994:	mov	w2, #0x25c                 	// #604
  424998:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42499c:	add	x1, x0, #0x950
  4249a0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4249a4:	add	x0, x0, #0x8d8
  4249a8:	bl	4319d8 <ferror@plt+0x2d9c8>
  4249ac:	ldr	x2, [sp, #40]
  4249b0:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  4249b4:	add	x1, x0, #0x5e0
  4249b8:	mov	x0, x2
  4249bc:	bl	427b84 <ferror@plt+0x23b74>
  4249c0:	mov	x0, #0x0                   	// #0
  4249c4:	ldp	x29, x30, [sp], #80
  4249c8:	ret
  4249cc:	stp	x29, x30, [sp, #-112]!
  4249d0:	mov	x29, sp
  4249d4:	str	x19, [sp, #16]
  4249d8:	str	x0, [sp, #56]
  4249dc:	str	x1, [sp, #48]
  4249e0:	str	x2, [sp, #40]
  4249e4:	str	x3, [sp, #32]
  4249e8:	str	wzr, [sp, #92]
  4249ec:	str	xzr, [sp, #80]
  4249f0:	str	xzr, [sp, #72]
  4249f4:	ldr	x0, [sp, #56]
  4249f8:	cmp	x0, #0x0
  4249fc:	b.ne	424a24 <ferror@plt+0x20a14>  // b.any
  424a00:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424a04:	add	x2, x0, #0xac0
  424a08:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424a0c:	add	x1, x0, #0xb50
  424a10:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424a14:	add	x0, x0, #0x8d8
  424a18:	bl	41aa2c <ferror@plt+0x16a1c>
  424a1c:	mov	w0, #0x0                   	// #0
  424a20:	b	424bb0 <ferror@plt+0x20ba0>
  424a24:	ldr	x1, [sp, #32]
  424a28:	ldr	x0, [sp, #56]
  424a2c:	bl	4245a0 <ferror@plt+0x20590>
  424a30:	str	x0, [sp, #72]
  424a34:	ldr	x0, [sp, #72]
  424a38:	cmp	x0, #0x0
  424a3c:	b.ne	424a48 <ferror@plt+0x20a38>  // b.any
  424a40:	mov	w0, #0x0                   	// #0
  424a44:	b	424bb0 <ferror@plt+0x20ba0>
  424a48:	ldr	x0, [sp, #72]
  424a4c:	bl	428514 <ferror@plt+0x24504>
  424a50:	str	w0, [sp, #92]
  424a54:	ldr	w0, [sp, #92]
  424a58:	add	w0, w0, #0x1
  424a5c:	sxtw	x0, w0
  424a60:	mov	x1, #0x8                   	// #8
  424a64:	bl	418820 <ferror@plt+0x14810>
  424a68:	str	x0, [sp, #80]
  424a6c:	str	wzr, [sp, #108]
  424a70:	ldr	x0, [sp, #72]
  424a74:	str	x0, [sp, #96]
  424a78:	b	424aec <ferror@plt+0x20adc>
  424a7c:	ldr	x0, [sp, #96]
  424a80:	ldr	x2, [x0]
  424a84:	ldrsw	x0, [sp, #108]
  424a88:	lsl	x0, x0, #3
  424a8c:	ldr	x1, [sp, #80]
  424a90:	add	x19, x1, x0
  424a94:	ldr	x1, [sp, #32]
  424a98:	mov	x0, x2
  424a9c:	bl	424308 <ferror@plt+0x202f8>
  424aa0:	str	x0, [x19]
  424aa4:	ldrsw	x0, [sp, #108]
  424aa8:	lsl	x0, x0, #3
  424aac:	ldr	x1, [sp, #80]
  424ab0:	add	x0, x1, x0
  424ab4:	ldr	x0, [x0]
  424ab8:	cmp	x0, #0x0
  424abc:	b.eq	424b4c <ferror@plt+0x20b3c>  // b.none
  424ac0:	ldr	x0, [sp, #96]
  424ac4:	cmp	x0, #0x0
  424ac8:	b.eq	424ad8 <ferror@plt+0x20ac8>  // b.none
  424acc:	ldr	x0, [sp, #96]
  424ad0:	ldr	x0, [x0, #8]
  424ad4:	b	424adc <ferror@plt+0x20acc>
  424ad8:	mov	x0, #0x0                   	// #0
  424adc:	str	x0, [sp, #96]
  424ae0:	ldr	w0, [sp, #108]
  424ae4:	add	w0, w0, #0x1
  424ae8:	str	w0, [sp, #108]
  424aec:	ldr	x0, [sp, #96]
  424af0:	cmp	x0, #0x0
  424af4:	b.ne	424a7c <ferror@plt+0x20a6c>  // b.any
  424af8:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  424afc:	add	x1, x0, #0x5e0
  424b00:	ldr	x0, [sp, #72]
  424b04:	bl	427b84 <ferror@plt+0x23b74>
  424b08:	ldr	x0, [sp, #48]
  424b0c:	cmp	x0, #0x0
  424b10:	b.eq	424b20 <ferror@plt+0x20b10>  // b.none
  424b14:	ldr	x0, [sp, #48]
  424b18:	ldr	w1, [sp, #92]
  424b1c:	str	w1, [x0]
  424b20:	ldr	x0, [sp, #40]
  424b24:	cmp	x0, #0x0
  424b28:	b.eq	424b3c <ferror@plt+0x20b2c>  // b.none
  424b2c:	ldr	x0, [sp, #40]
  424b30:	ldr	x1, [sp, #80]
  424b34:	str	x1, [x0]
  424b38:	b	424b44 <ferror@plt+0x20b34>
  424b3c:	ldr	x0, [sp, #80]
  424b40:	bl	42af6c <ferror@plt+0x26f5c>
  424b44:	mov	w0, #0x1                   	// #1
  424b48:	b	424bb0 <ferror@plt+0x20ba0>
  424b4c:	nop
  424b50:	ldr	x0, [sp, #32]
  424b54:	cmp	x0, #0x0
  424b58:	b.eq	424b94 <ferror@plt+0x20b84>  // b.none
  424b5c:	ldr	x0, [sp, #32]
  424b60:	ldr	x0, [x0]
  424b64:	cmp	x0, #0x0
  424b68:	b.ne	424b94 <ferror@plt+0x20b84>  // b.any
  424b6c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424b70:	add	x4, x0, #0x9e8
  424b74:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424b78:	add	x3, x0, #0xb68
  424b7c:	mov	w2, #0x2b7                 	// #695
  424b80:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424b84:	add	x1, x0, #0x950
  424b88:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424b8c:	add	x0, x0, #0x8d8
  424b90:	bl	4319d8 <ferror@plt+0x2d9c8>
  424b94:	ldr	x0, [sp, #80]
  424b98:	bl	42af6c <ferror@plt+0x26f5c>
  424b9c:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  424ba0:	add	x1, x0, #0x5e0
  424ba4:	ldr	x0, [sp, #72]
  424ba8:	bl	427b84 <ferror@plt+0x23b74>
  424bac:	mov	w0, #0x0                   	// #0
  424bb0:	ldr	x19, [sp, #16]
  424bb4:	ldp	x29, x30, [sp], #112
  424bb8:	ret
  424bbc:	str	x19, [sp, #-32]!
  424bc0:	str	x0, [sp, #24]
  424bc4:	mov	w19, #0x0                   	// #0
  424bc8:	add	w19, w19, #0x1
  424bcc:	ldr	x0, [sp, #24]
  424bd0:	lsr	x0, x0, #1
  424bd4:	str	x0, [sp, #24]
  424bd8:	ldr	x0, [sp, #24]
  424bdc:	cmp	x0, #0x0
  424be0:	b.ne	424bc8 <ferror@plt+0x20bb8>  // b.any
  424be4:	mov	w0, w19
  424be8:	ldr	x19, [sp], #32
  424bec:	ret
  424bf0:	sub	sp, sp, #0xd0
  424bf4:	str	x0, [sp, #8]
  424bf8:	str	x1, [sp, #152]
  424bfc:	str	x2, [sp, #160]
  424c00:	str	x3, [sp, #168]
  424c04:	str	x4, [sp, #176]
  424c08:	str	x5, [sp, #184]
  424c0c:	str	x6, [sp, #192]
  424c10:	str	x7, [sp, #200]
  424c14:	str	q0, [sp, #16]
  424c18:	str	q1, [sp, #32]
  424c1c:	str	q2, [sp, #48]
  424c20:	str	q3, [sp, #64]
  424c24:	str	q4, [sp, #80]
  424c28:	str	q5, [sp, #96]
  424c2c:	str	q6, [sp, #112]
  424c30:	str	q7, [sp, #128]
  424c34:	mov	w0, #0x0                   	// #0
  424c38:	add	sp, sp, #0xd0
  424c3c:	ret
  424c40:	sub	sp, sp, #0xd0
  424c44:	str	x0, [sp, #8]
  424c48:	str	x1, [sp, #152]
  424c4c:	str	x2, [sp, #160]
  424c50:	str	x3, [sp, #168]
  424c54:	str	x4, [sp, #176]
  424c58:	str	x5, [sp, #184]
  424c5c:	str	x6, [sp, #192]
  424c60:	str	x7, [sp, #200]
  424c64:	str	q0, [sp, #16]
  424c68:	str	q1, [sp, #32]
  424c6c:	str	q2, [sp, #48]
  424c70:	str	q3, [sp, #64]
  424c74:	str	q4, [sp, #80]
  424c78:	str	q5, [sp, #96]
  424c7c:	str	q6, [sp, #112]
  424c80:	str	q7, [sp, #128]
  424c84:	mov	w0, #0x0                   	// #0
  424c88:	add	sp, sp, #0xd0
  424c8c:	ret
  424c90:	stp	x29, x30, [sp, #-32]!
  424c94:	mov	x29, sp
  424c98:	str	w0, [sp, #28]
  424c9c:	str	x1, [sp, #16]
  424ca0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424ca4:	add	x0, x0, #0xd88
  424ca8:	ldr	x0, [x0]
  424cac:	cmp	x0, #0x0
  424cb0:	b.eq	424cd4 <ferror@plt+0x20cc4>  // b.none
  424cb4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424cb8:	add	x2, x0, #0xba0
  424cbc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424cc0:	add	x1, x0, #0xe48
  424cc4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424cc8:	add	x0, x0, #0xbb8
  424ccc:	bl	41aa2c <ferror@plt+0x16a1c>
  424cd0:	b	424d90 <ferror@plt+0x20d80>
  424cd4:	ldr	w0, [sp, #28]
  424cd8:	cmp	w0, #0x4
  424cdc:	b.eq	424d7c <ferror@plt+0x20d6c>  // b.none
  424ce0:	ldr	w0, [sp, #28]
  424ce4:	cmp	w0, #0x4
  424ce8:	b.hi	424d90 <ferror@plt+0x20d80>  // b.pmore
  424cec:	ldr	w0, [sp, #28]
  424cf0:	cmp	w0, #0x3
  424cf4:	b.eq	424d68 <ferror@plt+0x20d58>  // b.none
  424cf8:	ldr	w0, [sp, #28]
  424cfc:	cmp	w0, #0x3
  424d00:	b.hi	424d90 <ferror@plt+0x20d80>  // b.pmore
  424d04:	ldr	w0, [sp, #28]
  424d08:	cmp	w0, #0x1
  424d0c:	b.eq	424d20 <ferror@plt+0x20d10>  // b.none
  424d10:	ldr	w0, [sp, #28]
  424d14:	cmp	w0, #0x2
  424d18:	b.eq	424d44 <ferror@plt+0x20d34>  // b.none
  424d1c:	b	424d90 <ferror@plt+0x20d80>
  424d20:	ldr	x0, [sp, #16]
  424d24:	cmp	x0, #0x0
  424d28:	cset	w0, ne  // ne = any
  424d2c:	and	w0, w0, #0xff
  424d30:	mov	w1, w0
  424d34:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424d38:	add	x0, x0, #0x7b0
  424d3c:	str	w1, [x0]
  424d40:	b	424d90 <ferror@plt+0x20d80>
  424d44:	ldr	x0, [sp, #16]
  424d48:	cmp	x0, #0x0
  424d4c:	cset	w0, ne  // ne = any
  424d50:	and	w0, w0, #0xff
  424d54:	mov	w1, w0
  424d58:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424d5c:	add	x0, x0, #0x7b0
  424d60:	str	w1, [x0, #4]
  424d64:	b	424d90 <ferror@plt+0x20d80>
  424d68:	ldr	x1, [sp, #16]
  424d6c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424d70:	add	x0, x0, #0x7b0
  424d74:	str	x1, [x0, #16]
  424d78:	b	424d90 <ferror@plt+0x20d80>
  424d7c:	ldr	x0, [sp, #16]
  424d80:	mov	w1, w0
  424d84:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424d88:	add	x0, x0, #0x7b0
  424d8c:	str	w1, [x0, #24]
  424d90:	ldp	x29, x30, [sp], #32
  424d94:	ret
  424d98:	sub	sp, sp, #0x10
  424d9c:	str	w0, [sp, #12]
  424da0:	ldr	w0, [sp, #12]
  424da4:	cmp	w0, #0x5
  424da8:	b.eq	424e3c <ferror@plt+0x20e2c>  // b.none
  424dac:	ldr	w0, [sp, #12]
  424db0:	cmp	w0, #0x5
  424db4:	b.hi	424e68 <ferror@plt+0x20e58>  // b.pmore
  424db8:	ldr	w0, [sp, #12]
  424dbc:	cmp	w0, #0x4
  424dc0:	b.eq	424e54 <ferror@plt+0x20e44>  // b.none
  424dc4:	ldr	w0, [sp, #12]
  424dc8:	cmp	w0, #0x4
  424dcc:	b.hi	424e68 <ferror@plt+0x20e58>  // b.pmore
  424dd0:	ldr	w0, [sp, #12]
  424dd4:	cmp	w0, #0x3
  424dd8:	b.eq	424e2c <ferror@plt+0x20e1c>  // b.none
  424ddc:	ldr	w0, [sp, #12]
  424de0:	cmp	w0, #0x3
  424de4:	b.hi	424e68 <ferror@plt+0x20e58>  // b.pmore
  424de8:	ldr	w0, [sp, #12]
  424dec:	cmp	w0, #0x1
  424df0:	b.eq	424e04 <ferror@plt+0x20df4>  // b.none
  424df4:	ldr	w0, [sp, #12]
  424df8:	cmp	w0, #0x2
  424dfc:	b.eq	424e18 <ferror@plt+0x20e08>  // b.none
  424e00:	b	424e68 <ferror@plt+0x20e58>
  424e04:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424e08:	add	x0, x0, #0x7b0
  424e0c:	ldr	w0, [x0]
  424e10:	sxtw	x0, w0
  424e14:	b	424e6c <ferror@plt+0x20e5c>
  424e18:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424e1c:	add	x0, x0, #0x7b0
  424e20:	ldr	w0, [x0, #4]
  424e24:	sxtw	x0, w0
  424e28:	b	424e6c <ferror@plt+0x20e5c>
  424e2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424e30:	add	x0, x0, #0x7b0
  424e34:	ldr	x0, [x0, #16]
  424e38:	b	424e6c <ferror@plt+0x20e5c>
  424e3c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424e40:	add	x0, x0, #0xd90
  424e44:	ldr	x0, [x0, #8]
  424e48:	sub	x0, x0, #0x30
  424e4c:	lsr	x0, x0, #7
  424e50:	b	424e6c <ferror@plt+0x20e5c>
  424e54:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424e58:	add	x0, x0, #0x7b0
  424e5c:	ldr	w0, [x0, #24]
  424e60:	mov	w0, w0
  424e64:	b	424e6c <ferror@plt+0x20e5c>
  424e68:	mov	x0, #0x0                   	// #0
  424e6c:	add	sp, sp, #0x10
  424e70:	ret
  424e74:	sub	sp, sp, #0x240
  424e78:	stp	x29, x30, [sp]
  424e7c:	mov	x29, sp
  424e80:	str	w0, [sp, #44]
  424e84:	str	x1, [sp, #32]
  424e88:	str	x2, [sp, #24]
  424e8c:	str	wzr, [sp, #572]
  424e90:	ldr	x0, [sp, #24]
  424e94:	cmp	x0, #0x0
  424e98:	b.ne	424ec0 <ferror@plt+0x20eb0>  // b.any
  424e9c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424ea0:	add	x2, x0, #0xbc0
  424ea4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424ea8:	add	x1, x0, #0xe60
  424eac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424eb0:	add	x0, x0, #0xbb8
  424eb4:	bl	41aa2c <ferror@plt+0x16a1c>
  424eb8:	mov	x0, #0x0                   	// #0
  424ebc:	b	424f94 <ferror@plt+0x20f84>
  424ec0:	ldr	x0, [sp, #24]
  424ec4:	str	wzr, [x0]
  424ec8:	ldr	w0, [sp, #44]
  424ecc:	cmp	w0, #0x6
  424ed0:	b.ne	424f90 <ferror@plt+0x20f80>  // b.any
  424ed4:	ldr	x0, [sp, #32]
  424ed8:	add	x0, x0, #0x1
  424edc:	lsl	x2, x0, #4
  424ee0:	ldr	w0, [sp, #572]
  424ee4:	add	w1, w0, #0x1
  424ee8:	str	w1, [sp, #572]
  424eec:	mov	w0, w0
  424ef0:	lsl	x0, x0, #3
  424ef4:	add	x1, sp, #0x38
  424ef8:	str	x2, [x1, x0]
  424efc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424f00:	add	x0, x0, #0xd90
  424f04:	ldr	x1, [x0, #72]
  424f08:	ldr	x0, [sp, #32]
  424f0c:	lsl	x0, x0, #2
  424f10:	add	x0, x1, x0
  424f14:	ldr	w2, [x0]
  424f18:	ldr	w0, [sp, #572]
  424f1c:	add	w1, w0, #0x1
  424f20:	str	w1, [sp, #572]
  424f24:	mov	w2, w2
  424f28:	mov	w0, w0
  424f2c:	lsl	x0, x0, #3
  424f30:	add	x1, sp, #0x38
  424f34:	str	x2, [x1, x0]
  424f38:	ldr	x0, [sp, #32]
  424f3c:	mov	w1, w0
  424f40:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424f44:	add	x0, x0, #0xd90
  424f48:	bl	4255ec <ferror@plt+0x215dc>
  424f4c:	mov	x2, x0
  424f50:	ldr	w0, [sp, #572]
  424f54:	add	w1, w0, #0x1
  424f58:	str	w1, [sp, #572]
  424f5c:	mov	w0, w0
  424f60:	lsl	x0, x0, #3
  424f64:	add	x1, sp, #0x38
  424f68:	str	x2, [x1, x0]
  424f6c:	ldr	x0, [sp, #24]
  424f70:	ldr	w1, [sp, #572]
  424f74:	str	w1, [x0]
  424f78:	ldr	x0, [sp, #24]
  424f7c:	ldr	w0, [x0]
  424f80:	lsl	w1, w0, #3
  424f84:	add	x0, sp, #0x38
  424f88:	bl	428db4 <ferror@plt+0x24da4>
  424f8c:	b	424f94 <ferror@plt+0x20f84>
  424f90:	mov	x0, #0x0                   	// #0
  424f94:	ldp	x29, x30, [sp]
  424f98:	add	sp, sp, #0x240
  424f9c:	ret
  424fa0:	stp	x29, x30, [sp, #-80]!
  424fa4:	mov	x29, sp
  424fa8:	str	x0, [sp, #24]
  424fac:	ldr	x1, [sp, #24]
  424fb0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  424fb4:	add	x0, x0, #0x7b0
  424fb8:	mov	x2, x1
  424fbc:	mov	x3, x0
  424fc0:	ldp	x0, x1, [x3]
  424fc4:	stp	x0, x1, [x2]
  424fc8:	ldp	x0, x1, [x3, #16]
  424fcc:	stp	x0, x1, [x2, #16]
  424fd0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424fd4:	add	x0, x0, #0xbd8
  424fd8:	bl	403f10 <getenv@plt>
  424fdc:	str	x0, [sp, #72]
  424fe0:	ldr	x0, [sp, #72]
  424fe4:	cmp	x0, #0x0
  424fe8:	b.eq	42505c <ferror@plt+0x2104c>  // b.none
  424fec:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  424ff0:	add	x0, x0, #0xbe0
  424ff4:	add	x2, sp, #0x20
  424ff8:	mov	x3, x0
  424ffc:	ldp	x0, x1, [x3]
  425000:	stp	x0, x1, [x2]
  425004:	ldp	x0, x1, [x3, #16]
  425008:	stp	x0, x1, [x2, #16]
  42500c:	add	x0, sp, #0x20
  425010:	mov	w2, #0x2                   	// #2
  425014:	mov	x1, x0
  425018:	ldr	x0, [sp, #72]
  42501c:	bl	450524 <ferror@plt+0x4c514>
  425020:	str	w0, [sp, #68]
  425024:	ldr	w0, [sp, #68]
  425028:	and	w0, w0, #0x1
  42502c:	cmp	w0, #0x0
  425030:	b.eq	425040 <ferror@plt+0x21030>  // b.none
  425034:	ldr	x0, [sp, #24]
  425038:	mov	w1, #0x1                   	// #1
  42503c:	str	w1, [x0]
  425040:	ldr	w0, [sp, #68]
  425044:	and	w0, w0, #0x2
  425048:	cmp	w0, #0x0
  42504c:	b.eq	42505c <ferror@plt+0x2104c>  // b.none
  425050:	ldr	x0, [sp, #24]
  425054:	mov	w1, #0x1                   	// #1
  425058:	str	w1, [x0, #8]
  42505c:	nop
  425060:	ldp	x29, x30, [sp], #80
  425064:	ret
  425068:	stp	x29, x30, [sp, #-16]!
  42506c:	mov	x29, sp
  425070:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425074:	add	x0, x0, #0xd88
  425078:	ldr	x0, [x0]
  42507c:	cmp	x0, #0x0
  425080:	b.eq	425098 <ferror@plt+0x21088>  // b.none
  425084:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  425088:	add	x1, x0, #0xba0
  42508c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  425090:	add	x0, x0, #0xc00
  425094:	bl	426e18 <ferror@plt+0x22e08>
  425098:	mov	w0, #0x1e                  	// #30
  42509c:	bl	403de0 <sysconf@plt>
  4250a0:	mov	x1, x0
  4250a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4250a8:	add	x0, x0, #0xd88
  4250ac:	str	x1, [x0]
  4250b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4250b4:	add	x0, x0, #0xd88
  4250b8:	ldr	x0, [x0]
  4250bc:	cmp	x0, #0x1ff
  4250c0:	b.hi	4250d8 <ferror@plt+0x210c8>  // b.pmore
  4250c4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4250c8:	add	x1, x0, #0xc18
  4250cc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4250d0:	add	x0, x0, #0xc00
  4250d4:	bl	426e18 <ferror@plt+0x22e08>
  4250d8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4250dc:	add	x0, x0, #0xd88
  4250e0:	ldr	x0, [x0]
  4250e4:	sub	x1, x0, #0x1
  4250e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4250ec:	add	x0, x0, #0xd88
  4250f0:	ldr	x0, [x0]
  4250f4:	and	x0, x1, x0
  4250f8:	cmp	x0, #0x0
  4250fc:	b.eq	425114 <ferror@plt+0x21104>  // b.none
  425100:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  425104:	add	x1, x0, #0xc40
  425108:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42510c:	add	x0, x0, #0xc00
  425110:	bl	426e18 <ferror@plt+0x22e08>
  425114:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425118:	add	x0, x0, #0xda0
  42511c:	bl	424fa0 <ferror@plt+0x20f90>
  425120:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425124:	add	x0, x0, #0xd88
  425128:	ldr	x1, [x0]
  42512c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425130:	add	x0, x0, #0xd90
  425134:	str	x1, [x0]
  425138:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42513c:	add	x0, x0, #0xd90
  425140:	ldr	x0, [x0]
  425144:	mov	x1, #0x1000                	// #4096
  425148:	cmp	x0, #0x1, lsl #12
  42514c:	csel	x1, x0, x1, cs  // cs = hs, nlast
  425150:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425154:	add	x0, x0, #0xd90
  425158:	str	x1, [x0]
  42515c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425160:	add	x0, x0, #0xd90
  425164:	ldr	x0, [x0]
  425168:	mov	x1, #0x2000                	// #8192
  42516c:	cmp	x0, #0x2, lsl #12
  425170:	csel	x1, x0, x1, cs  // cs = hs, nlast
  425174:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425178:	add	x0, x0, #0xd90
  42517c:	str	x1, [x0, #8]
  425180:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425184:	add	x0, x0, #0xd90
  425188:	ldr	x0, [x0]
  42518c:	mov	x1, #0x80                  	// #128
  425190:	cmp	x0, #0x80
  425194:	csel	x1, x0, x1, ls  // ls = plast
  425198:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42519c:	add	x0, x0, #0xd90
  4251a0:	str	x1, [x0]
  4251a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4251a8:	add	x0, x0, #0xd90
  4251ac:	ldr	w0, [x0, #16]
  4251b0:	cmp	w0, #0x0
  4251b4:	b.eq	4251e0 <ferror@plt+0x211d0>  // b.none
  4251b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4251bc:	add	x0, x0, #0xd90
  4251c0:	str	xzr, [x0, #72]
  4251c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4251c8:	add	x0, x0, #0xd90
  4251cc:	str	xzr, [x0, #64]
  4251d0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4251d4:	add	x0, x0, #0xd90
  4251d8:	str	xzr, [x0, #104]
  4251dc:	b	425264 <ferror@plt+0x21254>
  4251e0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4251e4:	add	x0, x0, #0xd90
  4251e8:	ldr	x0, [x0, #8]
  4251ec:	sub	x0, x0, #0x30
  4251f0:	lsr	x0, x0, #7
  4251f4:	mov	x1, #0x4                   	// #4
  4251f8:	bl	418820 <ferror@plt+0x14810>
  4251fc:	mov	x1, x0
  425200:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425204:	add	x0, x0, #0xd90
  425208:	str	x1, [x0, #72]
  42520c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425210:	add	x0, x0, #0xd90
  425214:	ldr	x0, [x0, #8]
  425218:	sub	x0, x0, #0x30
  42521c:	lsr	x0, x0, #7
  425220:	mov	x1, #0x8                   	// #8
  425224:	bl	418820 <ferror@plt+0x14810>
  425228:	mov	x1, x0
  42522c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425230:	add	x0, x0, #0xd90
  425234:	str	x1, [x0, #64]
  425238:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42523c:	add	x0, x0, #0xd90
  425240:	ldr	x0, [x0, #8]
  425244:	sub	x0, x0, #0x30
  425248:	lsr	x0, x0, #7
  42524c:	mov	x1, #0x8                   	// #8
  425250:	bl	418820 <ferror@plt+0x14810>
  425254:	mov	x1, x0
  425258:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42525c:	add	x0, x0, #0xd90
  425260:	str	x1, [x0, #104]
  425264:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425268:	add	x0, x0, #0xdc8
  42526c:	bl	441798 <ferror@plt+0x3d788>
  425270:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425274:	add	x0, x0, #0xd90
  425278:	str	wzr, [x0, #80]
  42527c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425280:	add	x0, x0, #0xd90
  425284:	mov	w1, #0x7                   	// #7
  425288:	str	w1, [x0, #84]
  42528c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425290:	add	x0, x0, #0xd90
  425294:	str	wzr, [x0, #88]
  425298:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42529c:	add	x0, x0, #0xdf0
  4252a0:	bl	441798 <ferror@plt+0x3d788>
  4252a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4252a8:	add	x0, x0, #0xd90
  4252ac:	str	wzr, [x0, #112]
  4252b0:	bl	4256a8 <ferror@plt+0x21698>
  4252b4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4252b8:	add	x0, x0, #0xd90
  4252bc:	ldr	x0, [x0, #8]
  4252c0:	sub	x0, x0, #0x30
  4252c4:	lsr	x1, x0, #3
  4252c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4252cc:	add	x0, x0, #0xd90
  4252d0:	str	x1, [x0, #48]
  4252d4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4252d8:	add	x0, x0, #0xd90
  4252dc:	ldr	w0, [x0, #16]
  4252e0:	cmp	w0, #0x0
  4252e4:	b.ne	4252fc <ferror@plt+0x212ec>  // b.any
  4252e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4252ec:	add	x0, x0, #0xd90
  4252f0:	ldr	w0, [x0, #20]
  4252f4:	cmp	w0, #0x0
  4252f8:	b.eq	425308 <ferror@plt+0x212f8>  // b.none
  4252fc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425300:	add	x0, x0, #0xd90
  425304:	str	xzr, [x0, #48]
  425308:	nop
  42530c:	ldp	x29, x30, [sp], #16
  425310:	ret
  425314:	sub	sp, sp, #0x10
  425318:	str	x0, [sp, #8]
  42531c:	ldr	x0, [sp, #8]
  425320:	cmp	x0, #0x0
  425324:	b.eq	425348 <ferror@plt+0x21338>  // b.none
  425328:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42532c:	add	x0, x0, #0xd90
  425330:	ldr	x0, [x0, #48]
  425334:	ldr	x1, [sp, #8]
  425338:	cmp	x1, x0
  42533c:	b.hi	425348 <ferror@plt+0x21338>  // b.pmore
  425340:	mov	w0, #0x1                   	// #1
  425344:	b	4253b0 <ferror@plt+0x213a0>
  425348:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42534c:	add	x0, x0, #0xd90
  425350:	ldr	w0, [x0, #16]
  425354:	cmp	w0, #0x0
  425358:	b.ne	4253ac <ferror@plt+0x2139c>  // b.any
  42535c:	ldr	x0, [sp, #8]
  425360:	cmp	x0, #0x0
  425364:	b.eq	4253ac <ferror@plt+0x2139c>  // b.none
  425368:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42536c:	add	x0, x0, #0xd90
  425370:	ldr	x0, [x0, #8]
  425374:	sub	x0, x0, #0x30
  425378:	lsr	x0, x0, #3
  42537c:	ldr	x1, [sp, #8]
  425380:	cmp	x1, x0
  425384:	b.hi	4253ac <ferror@plt+0x2139c>  // b.pmore
  425388:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42538c:	add	x0, x0, #0xd90
  425390:	ldr	w0, [x0, #20]
  425394:	cmp	w0, #0x0
  425398:	b.eq	4253a4 <ferror@plt+0x21394>  // b.none
  42539c:	mov	w0, #0x2                   	// #2
  4253a0:	b	4253b0 <ferror@plt+0x213a0>
  4253a4:	mov	w0, #0x1                   	// #1
  4253a8:	b	4253b0 <ferror@plt+0x213a0>
  4253ac:	mov	w0, #0x0                   	// #0
  4253b0:	add	sp, sp, #0x10
  4253b4:	ret
  4253b8:	stp	x29, x30, [sp, #-48]!
  4253bc:	mov	x29, sp
  4253c0:	str	x0, [sp, #24]
  4253c4:	str	x1, [sp, #16]
  4253c8:	str	wzr, [sp, #44]
  4253cc:	ldr	x0, [sp, #24]
  4253d0:	bl	44186c <ferror@plt+0x3d85c>
  4253d4:	cmp	w0, #0x0
  4253d8:	b.ne	4253ec <ferror@plt+0x213dc>  // b.any
  4253dc:	ldr	x0, [sp, #24]
  4253e0:	bl	4417e4 <ferror@plt+0x3d7d4>
  4253e4:	mov	w0, #0x1                   	// #1
  4253e8:	str	w0, [sp, #44]
  4253ec:	ldr	w0, [sp, #44]
  4253f0:	cmp	w0, #0x0
  4253f4:	b.eq	425458 <ferror@plt+0x21448>  // b.none
  4253f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4253fc:	add	x0, x0, #0xd90
  425400:	ldr	w0, [x0, #80]
  425404:	add	w1, w0, #0x1
  425408:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42540c:	add	x0, x0, #0xd90
  425410:	str	w1, [x0, #80]
  425414:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425418:	add	x0, x0, #0xd90
  42541c:	ldr	w0, [x0, #80]
  425420:	cmp	w0, #0x0
  425424:	b.le	4254b4 <ferror@plt+0x214a4>
  425428:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42542c:	add	x0, x0, #0xd90
  425430:	str	wzr, [x0, #80]
  425434:	ldr	x0, [sp, #16]
  425438:	ldr	w0, [x0]
  42543c:	add	w0, w0, #0x1
  425440:	mov	w1, #0x100                 	// #256
  425444:	cmp	w0, #0x100
  425448:	csel	w1, w0, w1, ls  // ls = plast
  42544c:	ldr	x0, [sp, #16]
  425450:	str	w1, [x0]
  425454:	b	4254b4 <ferror@plt+0x214a4>
  425458:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42545c:	add	x0, x0, #0xd90
  425460:	ldr	w0, [x0, #80]
  425464:	sub	w1, w0, #0x1
  425468:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42546c:	add	x0, x0, #0xd90
  425470:	str	w1, [x0, #80]
  425474:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425478:	add	x0, x0, #0xd90
  42547c:	ldr	w0, [x0, #80]
  425480:	cmn	w0, #0xb
  425484:	b.ge	4254b4 <ferror@plt+0x214a4>  // b.tcont
  425488:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42548c:	add	x0, x0, #0xd90
  425490:	str	wzr, [x0, #80]
  425494:	ldr	x0, [sp, #16]
  425498:	ldr	w0, [x0]
  42549c:	mov	w1, #0x1                   	// #1
  4254a0:	cmp	w0, #0x0
  4254a4:	csel	w0, w0, w1, ne  // ne = any
  4254a8:	sub	w1, w0, #0x1
  4254ac:	ldr	x0, [sp, #16]
  4254b0:	str	w1, [x0]
  4254b4:	nop
  4254b8:	ldp	x29, x30, [sp], #48
  4254bc:	ret
  4254c0:	stp	x29, x30, [sp, #-32]!
  4254c4:	mov	x29, sp
  4254c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4254cc:	add	x0, x0, #0x790
  4254d0:	bl	442184 <ferror@plt+0x3e174>
  4254d4:	str	x0, [sp, #24]
  4254d8:	ldr	x0, [sp, #24]
  4254dc:	cmp	x0, #0x0
  4254e0:	b.ne	42557c <ferror@plt+0x2156c>  // b.any
  4254e4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4254e8:	add	x0, x0, #0xe18
  4254ec:	bl	4417e4 <ferror@plt+0x3d7d4>
  4254f0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4254f4:	add	x0, x0, #0xd88
  4254f8:	ldr	x0, [x0]
  4254fc:	cmp	x0, #0x0
  425500:	b.ne	425508 <ferror@plt+0x214f8>  // b.any
  425504:	bl	425068 <ferror@plt+0x21058>
  425508:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42550c:	add	x0, x0, #0xe18
  425510:	bl	441828 <ferror@plt+0x3d818>
  425514:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425518:	add	x0, x0, #0xd90
  42551c:	ldr	x0, [x0, #8]
  425520:	sub	x0, x0, #0x30
  425524:	lsr	x0, x0, #7
  425528:	str	w0, [sp, #20]
  42552c:	ldr	w0, [sp, #20]
  425530:	lsl	x0, x0, #5
  425534:	add	x0, x0, #0x10
  425538:	bl	4184c4 <ferror@plt+0x144b4>
  42553c:	str	x0, [sp, #24]
  425540:	ldr	x0, [sp, #24]
  425544:	add	x1, x0, #0x10
  425548:	ldr	x0, [sp, #24]
  42554c:	str	x1, [x0]
  425550:	ldr	x0, [sp, #24]
  425554:	ldr	x1, [x0]
  425558:	ldr	w0, [sp, #20]
  42555c:	lsl	x0, x0, #4
  425560:	add	x1, x1, x0
  425564:	ldr	x0, [sp, #24]
  425568:	str	x1, [x0, #8]
  42556c:	ldr	x1, [sp, #24]
  425570:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425574:	add	x0, x0, #0x790
  425578:	bl	4421a8 <ferror@plt+0x3e198>
  42557c:	ldr	x0, [sp, #24]
  425580:	ldp	x29, x30, [sp], #32
  425584:	ret
  425588:	sub	sp, sp, #0x20
  42558c:	str	x0, [sp, #8]
  425590:	ldr	x0, [sp, #8]
  425594:	ldr	x0, [x0]
  425598:	ldr	x0, [x0, #8]
  42559c:	str	x0, [sp, #24]
  4255a0:	ldr	x0, [sp, #24]
  4255a4:	cmp	x0, #0x0
  4255a8:	b.eq	4255c4 <ferror@plt+0x215b4>  // b.none
  4255ac:	ldr	x0, [sp, #8]
  4255b0:	ldr	x0, [x0]
  4255b4:	ldr	x1, [sp, #24]
  4255b8:	ldr	x1, [x1]
  4255bc:	str	x1, [x0, #8]
  4255c0:	b	4255e0 <ferror@plt+0x215d0>
  4255c4:	ldr	x0, [sp, #8]
  4255c8:	ldr	x0, [x0]
  4255cc:	str	x0, [sp, #24]
  4255d0:	ldr	x0, [sp, #24]
  4255d4:	ldr	x1, [x0]
  4255d8:	ldr	x0, [sp, #8]
  4255dc:	str	x1, [x0]
  4255e0:	ldr	x0, [sp, #24]
  4255e4:	add	sp, sp, #0x20
  4255e8:	ret
  4255ec:	sub	sp, sp, #0x30
  4255f0:	str	x0, [sp, #8]
  4255f4:	str	w1, [sp, #4]
  4255f8:	ldr	w0, [sp, #4]
  4255fc:	add	w0, w0, #0x1
  425600:	mov	w0, w0
  425604:	lsl	x0, x0, #4
  425608:	str	x0, [sp, #32]
  42560c:	ldr	x0, [sp, #8]
  425610:	ldr	x2, [x0, #8]
  425614:	ldr	x1, [sp, #32]
  425618:	mov	x0, x1
  42561c:	lsl	x0, x0, #2
  425620:	add	x0, x0, x1
  425624:	mov	x1, #0xa0                  	// #160
  425628:	cmp	x0, #0xa0
  42562c:	csel	x0, x0, x1, cs  // cs = hs, nlast
  425630:	udiv	x0, x2, x0
  425634:	mov	x1, #0x4                   	// #4
  425638:	cmp	x0, #0x4
  42563c:	csel	x0, x0, x1, cs  // cs = hs, nlast
  425640:	str	w0, [sp, #44]
  425644:	ldr	x0, [sp, #8]
  425648:	ldr	x1, [x0, #72]
  42564c:	ldr	w0, [sp, #4]
  425650:	lsl	x0, x0, #2
  425654:	add	x0, x1, x0
  425658:	ldr	w0, [x0]
  42565c:	str	w0, [sp, #28]
  425660:	ldr	w0, [sp, #28]
  425664:	cmp	w0, #0x0
  425668:	b.eq	42569c <ferror@plt+0x2168c>  // b.none
  42566c:	ldr	w0, [sp, #28]
  425670:	lsl	w0, w0, #6
  425674:	mov	w1, w0
  425678:	ldr	x0, [sp, #32]
  42567c:	udiv	x0, x1, x0
  425680:	str	w0, [sp, #28]
  425684:	ldr	w0, [sp, #44]
  425688:	ldr	w2, [sp, #28]
  42568c:	ldr	w1, [sp, #28]
  425690:	cmp	w2, w0
  425694:	csel	w0, w1, w0, cs  // cs = hs, nlast
  425698:	str	w0, [sp, #44]
  42569c:	ldr	w0, [sp, #44]
  4256a0:	add	sp, sp, #0x30
  4256a4:	ret
  4256a8:	stp	x29, x30, [sp, #-32]!
  4256ac:	mov	x29, sp
  4256b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4256b4:	add	x0, x0, #0xd90
  4256b8:	ldr	w0, [x0, #84]
  4256bc:	cmp	w0, #0x6
  4256c0:	b.ls	425720 <ferror@plt+0x21710>  // b.plast
  4256c4:	add	x0, sp, #0x10
  4256c8:	bl	414e20 <ferror@plt+0x10e10>
  4256cc:	ldr	x0, [sp, #16]
  4256d0:	mov	w1, w0
  4256d4:	mov	w0, #0x3e8                 	// #1000
  4256d8:	mul	w1, w1, w0
  4256dc:	ldr	x0, [sp, #24]
  4256e0:	mov	x2, #0xf7cf                	// #63439
  4256e4:	movk	x2, #0xe353, lsl #16
  4256e8:	movk	x2, #0x9ba5, lsl #32
  4256ec:	movk	x2, #0x20c4, lsl #48
  4256f0:	smulh	x2, x0, x2
  4256f4:	asr	x2, x2, #7
  4256f8:	asr	x0, x0, #63
  4256fc:	sub	x0, x2, x0
  425700:	add	w1, w1, w0
  425704:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425708:	add	x0, x0, #0xd90
  42570c:	str	w1, [x0, #88]
  425710:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425714:	add	x0, x0, #0xd90
  425718:	str	wzr, [x0, #84]
  42571c:	b	42573c <ferror@plt+0x2172c>
  425720:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425724:	add	x0, x0, #0xd90
  425728:	ldr	w0, [x0, #84]
  42572c:	add	w1, w0, #0x1
  425730:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425734:	add	x0, x0, #0xd90
  425738:	str	w1, [x0, #84]
  42573c:	nop
  425740:	ldp	x29, x30, [sp], #32
  425744:	ret
  425748:	stp	x29, x30, [sp, #-64]!
  42574c:	mov	x29, sp
  425750:	str	x0, [sp, #24]
  425754:	add	x0, sp, #0x18
  425758:	bl	425588 <ferror@plt+0x21578>
  42575c:	str	x0, [sp, #56]
  425760:	add	x0, sp, #0x18
  425764:	bl	425588 <ferror@plt+0x21578>
  425768:	str	x0, [sp, #48]
  42576c:	add	x0, sp, #0x18
  425770:	bl	425588 <ferror@plt+0x21578>
  425774:	str	x0, [sp, #40]
  425778:	add	x0, sp, #0x18
  42577c:	bl	425588 <ferror@plt+0x21578>
  425780:	str	x0, [sp, #32]
  425784:	ldr	x1, [sp, #24]
  425788:	ldr	x0, [sp, #32]
  42578c:	str	x1, [x0]
  425790:	ldr	x0, [sp, #40]
  425794:	ldr	x1, [sp, #32]
  425798:	str	x1, [x0]
  42579c:	ldr	x0, [sp, #48]
  4257a0:	ldr	x1, [sp, #40]
  4257a4:	str	x1, [x0]
  4257a8:	ldr	x0, [sp, #56]
  4257ac:	ldr	x1, [sp, #48]
  4257b0:	str	x1, [x0]
  4257b4:	ldr	x0, [sp, #56]
  4257b8:	ldp	x29, x30, [sp], #64
  4257bc:	ret
  4257c0:	stp	x29, x30, [sp, #-80]!
  4257c4:	mov	x29, sp
  4257c8:	str	x0, [sp, #24]
  4257cc:	str	w1, [sp, #20]
  4257d0:	str	w2, [sp, #16]
  4257d4:	ldr	x0, [sp, #24]
  4257d8:	ldr	x1, [x0, #64]
  4257dc:	ldr	w0, [sp, #20]
  4257e0:	lsl	x0, x0, #3
  4257e4:	add	x0, x1, x0
  4257e8:	ldr	x0, [x0]
  4257ec:	ldr	x0, [x0, #8]
  4257f0:	str	x0, [sp, #32]
  4257f4:	str	xzr, [sp, #72]
  4257f8:	b	4258c8 <ferror@plt+0x218b8>
  4257fc:	ldr	x0, [sp, #32]
  425800:	ldr	x0, [x0, #8]
  425804:	str	x0, [sp, #64]
  425808:	ldr	x0, [sp, #32]
  42580c:	ldr	x0, [x0]
  425810:	ldr	x0, [x0]
  425814:	ldr	x0, [x0, #8]
  425818:	str	x0, [sp, #56]
  42581c:	ldr	x0, [sp, #64]
  425820:	ldr	x0, [x0]
  425824:	ldr	x0, [x0]
  425828:	ldr	x1, [sp, #56]
  42582c:	str	x1, [x0, #8]
  425830:	ldr	x0, [sp, #56]
  425834:	ldr	x1, [sp, #64]
  425838:	str	x1, [x0, #8]
  42583c:	ldr	x0, [sp, #32]
  425840:	ldr	x0, [x0]
  425844:	ldr	x0, [x0]
  425848:	str	xzr, [x0, #8]
  42584c:	ldr	x0, [sp, #32]
  425850:	ldr	x0, [x0]
  425854:	ldr	x0, [x0]
  425858:	ldr	x0, [x0]
  42585c:	str	xzr, [x0, #8]
  425860:	ldr	x0, [sp, #32]
  425864:	ldr	x0, [x0]
  425868:	str	xzr, [x0, #8]
  42586c:	ldr	x0, [sp, #32]
  425870:	ldr	x1, [sp, #72]
  425874:	str	x1, [x0, #8]
  425878:	ldr	x0, [sp, #32]
  42587c:	str	x0, [sp, #72]
  425880:	ldr	x0, [sp, #24]
  425884:	ldr	x1, [x0, #64]
  425888:	ldr	w0, [sp, #20]
  42588c:	lsl	x0, x0, #3
  425890:	add	x0, x1, x0
  425894:	ldr	x1, [x0]
  425898:	ldr	x0, [sp, #32]
  42589c:	cmp	x1, x0
  4258a0:	b.ne	4258c0 <ferror@plt+0x218b0>  // b.any
  4258a4:	ldr	x0, [sp, #24]
  4258a8:	ldr	x1, [x0, #64]
  4258ac:	ldr	w0, [sp, #20]
  4258b0:	lsl	x0, x0, #3
  4258b4:	add	x0, x1, x0
  4258b8:	str	xzr, [x0]
  4258bc:	b	4258f4 <ferror@plt+0x218e4>
  4258c0:	ldr	x0, [sp, #64]
  4258c4:	str	x0, [sp, #32]
  4258c8:	ldr	x0, [sp, #32]
  4258cc:	ldr	x0, [x0]
  4258d0:	ldr	x0, [x0, #8]
  4258d4:	mov	w1, w0
  4258d8:	ldr	w0, [sp, #16]
  4258dc:	sub	w0, w0, w1
  4258e0:	mov	w1, w0
  4258e4:	ldr	x0, [sp, #24]
  4258e8:	ldr	x0, [x0, #32]
  4258ec:	cmp	x1, x0
  4258f0:	b.cs	4257fc <ferror@plt+0x217ec>  // b.hs, b.nlast
  4258f4:	ldr	x0, [sp, #24]
  4258f8:	add	x0, x0, #0x38
  4258fc:	bl	441828 <ferror@plt+0x3d818>
  425900:	ldr	x0, [sp, #72]
  425904:	cmp	x0, #0x0
  425908:	b.eq	42598c <ferror@plt+0x2197c>  // b.none
  42590c:	ldr	w0, [sp, #20]
  425910:	add	w0, w0, #0x1
  425914:	mov	w0, w0
  425918:	lsl	x0, x0, #4
  42591c:	str	x0, [sp, #48]
  425920:	ldr	x0, [sp, #24]
  425924:	add	x0, x0, #0x60
  425928:	bl	4417e4 <ferror@plt+0x3d7d4>
  42592c:	b	425974 <ferror@plt+0x21964>
  425930:	ldr	x0, [sp, #72]
  425934:	str	x0, [sp, #32]
  425938:	ldr	x0, [sp, #32]
  42593c:	ldr	x0, [x0, #8]
  425940:	str	x0, [sp, #72]
  425944:	ldr	x0, [sp, #32]
  425948:	str	xzr, [x0, #8]
  42594c:	b	425968 <ferror@plt+0x21958>
  425950:	add	x0, sp, #0x20
  425954:	bl	425588 <ferror@plt+0x21578>
  425958:	str	x0, [sp, #40]
  42595c:	ldr	x1, [sp, #40]
  425960:	ldr	x0, [sp, #48]
  425964:	bl	426b4c <ferror@plt+0x22b3c>
  425968:	ldr	x0, [sp, #32]
  42596c:	cmp	x0, #0x0
  425970:	b.ne	425950 <ferror@plt+0x21940>  // b.any
  425974:	ldr	x0, [sp, #72]
  425978:	cmp	x0, #0x0
  42597c:	b.ne	425930 <ferror@plt+0x21920>  // b.any
  425980:	ldr	x0, [sp, #24]
  425984:	add	x0, x0, #0x60
  425988:	bl	441828 <ferror@plt+0x3d818>
  42598c:	nop
  425990:	ldp	x29, x30, [sp], #80
  425994:	ret
  425998:	stp	x29, x30, [sp, #-80]!
  42599c:	mov	x29, sp
  4259a0:	str	w0, [sp, #44]
  4259a4:	str	x1, [sp, #32]
  4259a8:	str	x2, [sp, #24]
  4259ac:	ldr	x0, [sp, #32]
  4259b0:	bl	425748 <ferror@plt+0x21738>
  4259b4:	str	x0, [sp, #56]
  4259b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4259bc:	add	x0, x0, #0xdc8
  4259c0:	bl	4417e4 <ferror@plt+0x3d7d4>
  4259c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4259c8:	add	x0, x0, #0xd90
  4259cc:	ldr	x1, [x0, #64]
  4259d0:	ldr	w0, [sp, #44]
  4259d4:	lsl	x0, x0, #3
  4259d8:	add	x0, x1, x0
  4259dc:	ldr	x0, [x0]
  4259e0:	str	x0, [sp, #72]
  4259e4:	ldr	x0, [sp, #72]
  4259e8:	cmp	x0, #0x0
  4259ec:	b.eq	425a00 <ferror@plt+0x219f0>  // b.none
  4259f0:	ldr	x0, [sp, #72]
  4259f4:	ldr	x0, [x0, #8]
  4259f8:	str	x0, [sp, #64]
  4259fc:	b	425a10 <ferror@plt+0x21a00>
  425a00:	ldr	x0, [sp, #56]
  425a04:	str	x0, [sp, #64]
  425a08:	ldr	x0, [sp, #64]
  425a0c:	str	x0, [sp, #72]
  425a10:	ldr	x0, [sp, #64]
  425a14:	ldr	x0, [x0]
  425a18:	ldr	x0, [x0]
  425a1c:	ldr	x1, [sp, #56]
  425a20:	str	x1, [x0, #8]
  425a24:	ldr	x0, [sp, #72]
  425a28:	ldr	x1, [sp, #56]
  425a2c:	str	x1, [x0, #8]
  425a30:	ldr	x0, [sp, #56]
  425a34:	ldr	x1, [sp, #64]
  425a38:	str	x1, [x0, #8]
  425a3c:	ldr	x0, [sp, #56]
  425a40:	ldr	x0, [x0]
  425a44:	ldr	x0, [x0]
  425a48:	ldr	x1, [sp, #72]
  425a4c:	str	x1, [x0, #8]
  425a50:	ldr	x0, [sp, #56]
  425a54:	ldr	x0, [x0]
  425a58:	ldr	x0, [x0]
  425a5c:	ldr	x0, [x0]
  425a60:	ldr	x1, [sp, #24]
  425a64:	str	x1, [x0, #8]
  425a68:	bl	4256a8 <ferror@plt+0x21698>
  425a6c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425a70:	add	x0, x0, #0xd90
  425a74:	ldr	w0, [x0, #88]
  425a78:	mov	w1, w0
  425a7c:	ldr	x0, [sp, #56]
  425a80:	ldr	x0, [x0]
  425a84:	str	x1, [x0, #8]
  425a88:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425a8c:	add	x0, x0, #0xd90
  425a90:	ldr	x1, [x0, #64]
  425a94:	ldr	w0, [sp, #44]
  425a98:	lsl	x0, x0, #3
  425a9c:	add	x0, x1, x0
  425aa0:	ldr	x1, [sp, #56]
  425aa4:	str	x1, [x0]
  425aa8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425aac:	add	x0, x0, #0xd90
  425ab0:	ldr	w0, [x0, #88]
  425ab4:	mov	w2, w0
  425ab8:	ldr	w1, [sp, #44]
  425abc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425ac0:	add	x0, x0, #0xd90
  425ac4:	bl	4257c0 <ferror@plt+0x217b0>
  425ac8:	nop
  425acc:	ldp	x29, x30, [sp], #80
  425ad0:	ret
  425ad4:	stp	x29, x30, [sp, #-96]!
  425ad8:	mov	x29, sp
  425adc:	str	w0, [sp, #28]
  425ae0:	str	x1, [sp, #16]
  425ae4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425ae8:	add	x2, x0, #0xdc8
  425aec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425af0:	add	x0, x0, #0xd90
  425af4:	ldr	x1, [x0, #72]
  425af8:	ldr	w0, [sp, #28]
  425afc:	lsl	x0, x0, #2
  425b00:	add	x0, x1, x0
  425b04:	mov	x1, x0
  425b08:	mov	x0, x2
  425b0c:	bl	4253b8 <ferror@plt+0x213a8>
  425b10:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425b14:	add	x0, x0, #0xd90
  425b18:	ldr	x1, [x0, #64]
  425b1c:	ldr	w0, [sp, #28]
  425b20:	lsl	x0, x0, #3
  425b24:	add	x0, x1, x0
  425b28:	ldr	x0, [x0]
  425b2c:	cmp	x0, #0x0
  425b30:	b.ne	425c08 <ferror@plt+0x21bf8>  // b.any
  425b34:	ldr	w1, [sp, #28]
  425b38:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425b3c:	add	x0, x0, #0xd90
  425b40:	bl	4255ec <ferror@plt+0x215dc>
  425b44:	str	w0, [sp, #52]
  425b48:	ldr	w0, [sp, #28]
  425b4c:	add	w0, w0, #0x1
  425b50:	mov	w0, w0
  425b54:	lsl	x0, x0, #4
  425b58:	str	x0, [sp, #40]
  425b5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425b60:	add	x0, x0, #0xdc8
  425b64:	bl	441828 <ferror@plt+0x3d818>
  425b68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425b6c:	add	x0, x0, #0xdf0
  425b70:	bl	4417e4 <ferror@plt+0x3d7d4>
  425b74:	ldr	x0, [sp, #40]
  425b78:	bl	4269ec <ferror@plt+0x229dc>
  425b7c:	str	x0, [sp, #32]
  425b80:	ldr	x0, [sp, #32]
  425b84:	str	xzr, [x0, #8]
  425b88:	ldr	x0, [sp, #32]
  425b8c:	str	x0, [sp, #80]
  425b90:	mov	x0, #0x1                   	// #1
  425b94:	str	x0, [sp, #88]
  425b98:	b	425bd0 <ferror@plt+0x21bc0>
  425b9c:	ldr	x0, [sp, #40]
  425ba0:	bl	4269ec <ferror@plt+0x229dc>
  425ba4:	mov	x1, x0
  425ba8:	ldr	x0, [sp, #80]
  425bac:	str	x1, [x0]
  425bb0:	ldr	x0, [sp, #80]
  425bb4:	ldr	x0, [x0]
  425bb8:	str	x0, [sp, #80]
  425bbc:	ldr	x0, [sp, #80]
  425bc0:	str	xzr, [x0, #8]
  425bc4:	ldr	x0, [sp, #88]
  425bc8:	add	x0, x0, #0x1
  425bcc:	str	x0, [sp, #88]
  425bd0:	ldr	w0, [sp, #52]
  425bd4:	ldr	x1, [sp, #88]
  425bd8:	cmp	x1, x0
  425bdc:	b.cc	425b9c <ferror@plt+0x21b8c>  // b.lo, b.ul, b.last
  425be0:	ldr	x0, [sp, #80]
  425be4:	str	xzr, [x0]
  425be8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425bec:	add	x0, x0, #0xdf0
  425bf0:	bl	441828 <ferror@plt+0x3d818>
  425bf4:	ldr	x0, [sp, #16]
  425bf8:	ldr	x1, [sp, #88]
  425bfc:	str	x1, [x0]
  425c00:	ldr	x0, [sp, #32]
  425c04:	b	425d08 <ferror@plt+0x21cf8>
  425c08:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425c0c:	add	x0, x0, #0xd90
  425c10:	ldr	x1, [x0, #64]
  425c14:	ldr	w0, [sp, #28]
  425c18:	lsl	x0, x0, #3
  425c1c:	add	x0, x1, x0
  425c20:	ldr	x0, [x0]
  425c24:	str	x0, [sp, #72]
  425c28:	ldr	x0, [sp, #72]
  425c2c:	ldr	x0, [x0, #8]
  425c30:	str	x0, [sp, #64]
  425c34:	ldr	x0, [sp, #72]
  425c38:	ldr	x0, [x0]
  425c3c:	ldr	x0, [x0]
  425c40:	ldr	x0, [x0, #8]
  425c44:	str	x0, [sp, #56]
  425c48:	ldr	x0, [sp, #64]
  425c4c:	ldr	x0, [x0]
  425c50:	ldr	x0, [x0]
  425c54:	ldr	x1, [sp, #56]
  425c58:	str	x1, [x0, #8]
  425c5c:	ldr	x0, [sp, #56]
  425c60:	ldr	x1, [sp, #64]
  425c64:	str	x1, [x0, #8]
  425c68:	ldr	x1, [sp, #56]
  425c6c:	ldr	x0, [sp, #72]
  425c70:	cmp	x1, x0
  425c74:	b.eq	425c80 <ferror@plt+0x21c70>  // b.none
  425c78:	ldr	x0, [sp, #56]
  425c7c:	b	425c84 <ferror@plt+0x21c74>
  425c80:	mov	x0, #0x0                   	// #0
  425c84:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  425c88:	add	x1, x1, #0xd90
  425c8c:	ldr	x2, [x1, #64]
  425c90:	ldr	w1, [sp, #28]
  425c94:	lsl	x1, x1, #3
  425c98:	add	x1, x2, x1
  425c9c:	str	x0, [x1]
  425ca0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425ca4:	add	x0, x0, #0xdc8
  425ca8:	bl	441828 <ferror@plt+0x3d818>
  425cac:	ldr	x0, [sp, #72]
  425cb0:	ldr	x0, [x0]
  425cb4:	ldr	x0, [x0]
  425cb8:	ldr	x0, [x0]
  425cbc:	ldr	x0, [x0, #8]
  425cc0:	mov	x1, x0
  425cc4:	ldr	x0, [sp, #16]
  425cc8:	str	x1, [x0]
  425ccc:	ldr	x0, [sp, #72]
  425cd0:	str	xzr, [x0, #8]
  425cd4:	ldr	x0, [sp, #72]
  425cd8:	ldr	x0, [x0]
  425cdc:	ldr	x0, [x0]
  425ce0:	str	xzr, [x0, #8]
  425ce4:	ldr	x0, [sp, #72]
  425ce8:	ldr	x0, [x0]
  425cec:	ldr	x0, [x0]
  425cf0:	ldr	x0, [x0]
  425cf4:	str	xzr, [x0, #8]
  425cf8:	ldr	x0, [sp, #72]
  425cfc:	ldr	x0, [x0]
  425d00:	str	xzr, [x0, #8]
  425d04:	ldr	x0, [sp, #72]
  425d08:	ldp	x29, x30, [sp], #96
  425d0c:	ret
  425d10:	stp	x29, x30, [sp, #-96]!
  425d14:	mov	x29, sp
  425d18:	str	x0, [sp, #24]
  425d1c:	ldr	x0, [sp, #24]
  425d20:	str	x0, [sp, #80]
  425d24:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425d28:	add	x0, x0, #0xd90
  425d2c:	ldr	x0, [x0, #8]
  425d30:	sub	x0, x0, #0x30
  425d34:	lsr	x0, x0, #7
  425d38:	str	w0, [sp, #76]
  425d3c:	str	wzr, [sp, #92]
  425d40:	b	425e3c <ferror@plt+0x21e2c>
  425d44:	ldr	x0, [sp, #80]
  425d48:	ldr	x1, [x0]
  425d4c:	ldr	w0, [sp, #92]
  425d50:	lsl	x0, x0, #4
  425d54:	add	x0, x1, x0
  425d58:	str	x0, [sp, #32]
  425d5c:	ldr	x0, [sp, #80]
  425d60:	ldr	x1, [x0, #8]
  425d64:	ldr	w0, [sp, #92]
  425d68:	lsl	x0, x0, #4
  425d6c:	add	x0, x1, x0
  425d70:	str	x0, [sp, #40]
  425d74:	str	wzr, [sp, #88]
  425d78:	b	425e24 <ferror@plt+0x21e14>
  425d7c:	ldr	w0, [sp, #88]
  425d80:	lsl	x0, x0, #3
  425d84:	add	x1, sp, #0x20
  425d88:	ldr	x0, [x1, x0]
  425d8c:	str	x0, [sp, #64]
  425d90:	ldr	x0, [sp, #64]
  425d94:	ldr	x0, [x0, #8]
  425d98:	cmp	x0, #0x3
  425d9c:	b.ls	425dc0 <ferror@plt+0x21db0>  // b.plast
  425da0:	ldr	x0, [sp, #64]
  425da4:	ldr	x1, [x0]
  425da8:	ldr	x0, [sp, #64]
  425dac:	ldr	x0, [x0, #8]
  425db0:	mov	x2, x0
  425db4:	ldr	w0, [sp, #92]
  425db8:	bl	425998 <ferror@plt+0x21988>
  425dbc:	b	425e18 <ferror@plt+0x21e08>
  425dc0:	ldr	w0, [sp, #92]
  425dc4:	add	w0, w0, #0x1
  425dc8:	mov	w0, w0
  425dcc:	lsl	x0, x0, #4
  425dd0:	str	x0, [sp, #56]
  425dd4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425dd8:	add	x0, x0, #0xdf0
  425ddc:	bl	4417e4 <ferror@plt+0x3d7d4>
  425de0:	b	425dfc <ferror@plt+0x21dec>
  425de4:	ldr	x0, [sp, #64]
  425de8:	bl	425588 <ferror@plt+0x21578>
  425dec:	str	x0, [sp, #48]
  425df0:	ldr	x1, [sp, #48]
  425df4:	ldr	x0, [sp, #56]
  425df8:	bl	426b4c <ferror@plt+0x22b3c>
  425dfc:	ldr	x0, [sp, #64]
  425e00:	ldr	x0, [x0]
  425e04:	cmp	x0, #0x0
  425e08:	b.ne	425de4 <ferror@plt+0x21dd4>  // b.any
  425e0c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  425e10:	add	x0, x0, #0xdf0
  425e14:	bl	441828 <ferror@plt+0x3d818>
  425e18:	ldr	w0, [sp, #88]
  425e1c:	add	w0, w0, #0x1
  425e20:	str	w0, [sp, #88]
  425e24:	ldr	w0, [sp, #88]
  425e28:	cmp	w0, #0x1
  425e2c:	b.ls	425d7c <ferror@plt+0x21d6c>  // b.plast
  425e30:	ldr	w0, [sp, #92]
  425e34:	add	w0, w0, #0x1
  425e38:	str	w0, [sp, #92]
  425e3c:	ldr	w1, [sp, #92]
  425e40:	ldr	w0, [sp, #76]
  425e44:	cmp	w1, w0
  425e48:	b.cc	425d44 <ferror@plt+0x21d34>  // b.lo, b.ul, b.last
  425e4c:	ldr	x0, [sp, #80]
  425e50:	bl	4185e0 <ferror@plt+0x145d0>
  425e54:	nop
  425e58:	ldp	x29, x30, [sp], #96
  425e5c:	ret
  425e60:	stp	x29, x30, [sp, #-48]!
  425e64:	mov	x29, sp
  425e68:	str	x0, [sp, #24]
  425e6c:	str	w1, [sp, #20]
  425e70:	ldr	x0, [sp, #24]
  425e74:	ldr	x1, [x0]
  425e78:	ldr	w0, [sp, #20]
  425e7c:	lsl	x0, x0, #4
  425e80:	add	x0, x1, x0
  425e84:	str	x0, [sp, #40]
  425e88:	ldr	x0, [sp, #40]
  425e8c:	ldr	x0, [x0]
  425e90:	cmp	x0, #0x0
  425e94:	b.eq	425eac <ferror@plt+0x21e9c>  // b.none
  425e98:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  425e9c:	add	x1, x0, #0xc70
  425ea0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  425ea4:	add	x0, x0, #0xc00
  425ea8:	bl	426e18 <ferror@plt+0x22e08>
  425eac:	ldr	x0, [sp, #40]
  425eb0:	str	xzr, [x0, #8]
  425eb4:	ldr	x0, [sp, #40]
  425eb8:	add	x0, x0, #0x8
  425ebc:	mov	x1, x0
  425ec0:	ldr	w0, [sp, #20]
  425ec4:	bl	425ad4 <ferror@plt+0x21ac4>
  425ec8:	mov	x1, x0
  425ecc:	ldr	x0, [sp, #40]
  425ed0:	str	x1, [x0]
  425ed4:	nop
  425ed8:	ldp	x29, x30, [sp], #48
  425edc:	ret
  425ee0:	stp	x29, x30, [sp, #-48]!
  425ee4:	mov	x29, sp
  425ee8:	str	x0, [sp, #24]
  425eec:	str	w1, [sp, #20]
  425ef0:	ldr	x0, [sp, #24]
  425ef4:	ldr	x1, [x0, #8]
  425ef8:	ldr	w0, [sp, #20]
  425efc:	lsl	x0, x0, #4
  425f00:	add	x0, x1, x0
  425f04:	str	x0, [sp, #40]
  425f08:	ldr	x0, [sp, #40]
  425f0c:	ldr	x1, [x0]
  425f10:	ldr	x0, [sp, #40]
  425f14:	ldr	x0, [x0, #8]
  425f18:	mov	x2, x0
  425f1c:	ldr	w0, [sp, #20]
  425f20:	bl	425998 <ferror@plt+0x21988>
  425f24:	ldr	x0, [sp, #40]
  425f28:	str	xzr, [x0]
  425f2c:	ldr	x0, [sp, #40]
  425f30:	str	xzr, [x0, #8]
  425f34:	nop
  425f38:	ldp	x29, x30, [sp], #48
  425f3c:	ret
  425f40:	sub	sp, sp, #0x20
  425f44:	str	x0, [sp, #8]
  425f48:	str	w1, [sp, #4]
  425f4c:	ldr	x0, [sp, #8]
  425f50:	ldr	x1, [x0]
  425f54:	ldr	w0, [sp, #4]
  425f58:	lsl	x0, x0, #4
  425f5c:	add	x0, x1, x0
  425f60:	ldp	x0, x1, [x0]
  425f64:	stp	x0, x1, [sp, #16]
  425f68:	ldr	x0, [sp, #8]
  425f6c:	ldr	x1, [x0, #8]
  425f70:	ldr	w0, [sp, #4]
  425f74:	lsl	x0, x0, #4
  425f78:	add	x0, x1, x0
  425f7c:	ldr	x1, [sp, #8]
  425f80:	ldr	x2, [x1]
  425f84:	ldr	w1, [sp, #4]
  425f88:	lsl	x1, x1, #4
  425f8c:	add	x2, x2, x1
  425f90:	ldp	x0, x1, [x0]
  425f94:	stp	x0, x1, [x2]
  425f98:	ldr	x0, [sp, #8]
  425f9c:	ldr	x1, [x0, #8]
  425fa0:	ldr	w0, [sp, #4]
  425fa4:	lsl	x0, x0, #4
  425fa8:	add	x2, x1, x0
  425fac:	ldp	x0, x1, [sp, #16]
  425fb0:	stp	x0, x1, [x2]
  425fb4:	nop
  425fb8:	add	sp, sp, #0x20
  425fbc:	ret
  425fc0:	sub	sp, sp, #0x10
  425fc4:	str	x0, [sp, #8]
  425fc8:	str	w1, [sp, #4]
  425fcc:	ldr	x0, [sp, #8]
  425fd0:	ldr	x1, [x0]
  425fd4:	ldr	w0, [sp, #4]
  425fd8:	lsl	x0, x0, #4
  425fdc:	add	x0, x1, x0
  425fe0:	ldr	x0, [x0]
  425fe4:	cmp	x0, #0x0
  425fe8:	cset	w0, eq  // eq = none
  425fec:	and	w0, w0, #0xff
  425ff0:	add	sp, sp, #0x10
  425ff4:	ret
  425ff8:	stp	x29, x30, [sp, #-48]!
  425ffc:	mov	x29, sp
  426000:	str	x19, [sp, #16]
  426004:	str	x0, [sp, #40]
  426008:	str	w1, [sp, #36]
  42600c:	ldr	x0, [sp, #40]
  426010:	ldr	x1, [x0, #8]
  426014:	ldr	w0, [sp, #36]
  426018:	lsl	x0, x0, #4
  42601c:	add	x0, x1, x0
  426020:	ldr	x19, [x0, #8]
  426024:	ldr	w1, [sp, #36]
  426028:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42602c:	add	x0, x0, #0xd90
  426030:	bl	4255ec <ferror@plt+0x215dc>
  426034:	cmp	x19, x0
  426038:	cset	w0, cs  // cs = hs, nlast
  42603c:	and	w0, w0, #0xff
  426040:	ldr	x19, [sp, #16]
  426044:	ldp	x29, x30, [sp], #48
  426048:	ret
  42604c:	stp	x29, x30, [sp, #-48]!
  426050:	mov	x29, sp
  426054:	str	x0, [sp, #24]
  426058:	str	w1, [sp, #20]
  42605c:	ldr	x0, [sp, #24]
  426060:	ldr	x1, [x0]
  426064:	ldr	w0, [sp, #20]
  426068:	lsl	x0, x0, #4
  42606c:	add	x0, x1, x0
  426070:	str	x0, [sp, #40]
  426074:	ldr	x0, [sp, #40]
  426078:	bl	425588 <ferror@plt+0x21578>
  42607c:	str	x0, [sp, #32]
  426080:	ldr	x0, [sp, #40]
  426084:	ldr	x0, [x0, #8]
  426088:	cmp	x0, #0x0
  42608c:	b.eq	4260a4 <ferror@plt+0x22094>  // b.none
  426090:	ldr	x0, [sp, #40]
  426094:	ldr	x0, [x0, #8]
  426098:	sub	x1, x0, #0x1
  42609c:	ldr	x0, [sp, #40]
  4260a0:	str	x1, [x0, #8]
  4260a4:	ldr	x0, [sp, #32]
  4260a8:	ldp	x29, x30, [sp], #48
  4260ac:	ret
  4260b0:	sub	sp, sp, #0x30
  4260b4:	str	x0, [sp, #24]
  4260b8:	str	w1, [sp, #20]
  4260bc:	str	x2, [sp, #8]
  4260c0:	ldr	x0, [sp, #24]
  4260c4:	ldr	x1, [x0, #8]
  4260c8:	ldr	w0, [sp, #20]
  4260cc:	lsl	x0, x0, #4
  4260d0:	add	x0, x1, x0
  4260d4:	str	x0, [sp, #40]
  4260d8:	ldr	x0, [sp, #8]
  4260dc:	str	x0, [sp, #32]
  4260e0:	ldr	x0, [sp, #32]
  4260e4:	str	xzr, [x0, #8]
  4260e8:	ldr	x0, [sp, #40]
  4260ec:	ldr	x1, [x0]
  4260f0:	ldr	x0, [sp, #32]
  4260f4:	str	x1, [x0]
  4260f8:	ldr	x0, [sp, #40]
  4260fc:	ldr	x1, [sp, #32]
  426100:	str	x1, [x0]
  426104:	ldr	x0, [sp, #40]
  426108:	ldr	x0, [x0, #8]
  42610c:	add	x1, x0, #0x1
  426110:	ldr	x0, [sp, #40]
  426114:	str	x1, [x0, #8]
  426118:	nop
  42611c:	add	sp, sp, #0x30
  426120:	ret
  426124:	stp	x29, x30, [sp, #-64]!
  426128:	mov	x29, sp
  42612c:	str	x0, [sp, #24]
  426130:	bl	4254c0 <ferror@plt+0x214b0>
  426134:	str	x0, [sp, #48]
  426138:	ldr	x0, [sp, #24]
  42613c:	add	x0, x0, #0xf
  426140:	and	x0, x0, #0xfffffffffffffff0
  426144:	str	x0, [sp, #40]
  426148:	ldr	x0, [sp, #40]
  42614c:	bl	425314 <ferror@plt+0x21304>
  426150:	str	w0, [sp, #36]
  426154:	ldr	w0, [sp, #36]
  426158:	cmp	w0, #0x1
  42615c:	b.ne	4261c4 <ferror@plt+0x221b4>  // b.any
  426160:	ldr	x0, [sp, #40]
  426164:	lsr	x0, x0, #4
  426168:	sub	w0, w0, #0x1
  42616c:	str	w0, [sp, #32]
  426170:	ldr	w1, [sp, #32]
  426174:	ldr	x0, [sp, #48]
  426178:	bl	425fc0 <ferror@plt+0x21fb0>
  42617c:	cmp	w0, #0x0
  426180:	b.eq	4261b0 <ferror@plt+0x221a0>  // b.none
  426184:	ldr	w1, [sp, #32]
  426188:	ldr	x0, [sp, #48]
  42618c:	bl	425f40 <ferror@plt+0x21f30>
  426190:	ldr	w1, [sp, #32]
  426194:	ldr	x0, [sp, #48]
  426198:	bl	425fc0 <ferror@plt+0x21fb0>
  42619c:	cmp	w0, #0x0
  4261a0:	b.eq	4261b0 <ferror@plt+0x221a0>  // b.none
  4261a4:	ldr	w1, [sp, #32]
  4261a8:	ldr	x0, [sp, #48]
  4261ac:	bl	425e60 <ferror@plt+0x21e50>
  4261b0:	ldr	w1, [sp, #32]
  4261b4:	ldr	x0, [sp, #48]
  4261b8:	bl	42604c <ferror@plt+0x2203c>
  4261bc:	str	x0, [sp, #56]
  4261c0:	b	426204 <ferror@plt+0x221f4>
  4261c4:	ldr	w0, [sp, #36]
  4261c8:	cmp	w0, #0x2
  4261cc:	b.ne	4261f8 <ferror@plt+0x221e8>  // b.any
  4261d0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4261d4:	add	x0, x0, #0xdf0
  4261d8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4261dc:	ldr	x0, [sp, #40]
  4261e0:	bl	4269ec <ferror@plt+0x229dc>
  4261e4:	str	x0, [sp, #56]
  4261e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4261ec:	add	x0, x0, #0xdf0
  4261f0:	bl	441828 <ferror@plt+0x3d818>
  4261f4:	b	426204 <ferror@plt+0x221f4>
  4261f8:	ldr	x0, [sp, #24]
  4261fc:	bl	41844c <ferror@plt+0x1443c>
  426200:	str	x0, [sp, #56]
  426204:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426208:	add	x0, x0, #0xd90
  42620c:	ldr	w0, [x0, #24]
  426210:	cmp	w0, #0x0
  426214:	b.eq	426224 <ferror@plt+0x22214>  // b.none
  426218:	ldr	x1, [sp, #24]
  42621c:	ldr	x0, [sp, #56]
  426220:	bl	426f54 <ferror@plt+0x22f44>
  426224:	ldr	x0, [sp, #56]
  426228:	ldp	x29, x30, [sp], #64
  42622c:	ret
  426230:	stp	x29, x30, [sp, #-48]!
  426234:	mov	x29, sp
  426238:	str	x0, [sp, #24]
  42623c:	ldr	x0, [sp, #24]
  426240:	bl	426124 <ferror@plt+0x22114>
  426244:	str	x0, [sp, #40]
  426248:	ldr	x0, [sp, #40]
  42624c:	cmp	x0, #0x0
  426250:	b.eq	426264 <ferror@plt+0x22254>  // b.none
  426254:	ldr	x2, [sp, #24]
  426258:	mov	w1, #0x0                   	// #0
  42625c:	ldr	x0, [sp, #40]
  426260:	bl	4038e0 <memset@plt>
  426264:	ldr	x0, [sp, #40]
  426268:	ldp	x29, x30, [sp], #48
  42626c:	ret
  426270:	stp	x29, x30, [sp, #-48]!
  426274:	mov	x29, sp
  426278:	str	x0, [sp, #24]
  42627c:	str	x1, [sp, #16]
  426280:	ldr	x0, [sp, #24]
  426284:	bl	426124 <ferror@plt+0x22114>
  426288:	str	x0, [sp, #40]
  42628c:	ldr	x0, [sp, #40]
  426290:	cmp	x0, #0x0
  426294:	b.eq	4262a8 <ferror@plt+0x22298>  // b.none
  426298:	ldr	x2, [sp, #24]
  42629c:	ldr	x1, [sp, #16]
  4262a0:	ldr	x0, [sp, #40]
  4262a4:	bl	4034c0 <memcpy@plt>
  4262a8:	ldr	x0, [sp, #40]
  4262ac:	ldp	x29, x30, [sp], #48
  4262b0:	ret
  4262b4:	stp	x29, x30, [sp, #-64]!
  4262b8:	mov	x29, sp
  4262bc:	str	x0, [sp, #24]
  4262c0:	str	x1, [sp, #16]
  4262c4:	ldr	x0, [sp, #24]
  4262c8:	add	x0, x0, #0xf
  4262cc:	and	x0, x0, #0xfffffffffffffff0
  4262d0:	str	x0, [sp, #56]
  4262d4:	ldr	x0, [sp, #56]
  4262d8:	bl	425314 <ferror@plt+0x21304>
  4262dc:	str	w0, [sp, #52]
  4262e0:	ldr	x0, [sp, #16]
  4262e4:	cmp	x0, #0x0
  4262e8:	b.eq	42643c <ferror@plt+0x2242c>  // b.none
  4262ec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4262f0:	add	x0, x0, #0xd90
  4262f4:	ldr	w0, [x0, #24]
  4262f8:	cmp	w0, #0x0
  4262fc:	b.eq	426318 <ferror@plt+0x22308>  // b.none
  426300:	ldr	x1, [sp, #24]
  426304:	ldr	x0, [sp, #16]
  426308:	bl	426f90 <ferror@plt+0x22f80>
  42630c:	cmp	w0, #0x0
  426310:	b.ne	426318 <ferror@plt+0x22308>  // b.any
  426314:	bl	403aa0 <abort@plt>
  426318:	ldr	w0, [sp, #52]
  42631c:	cmp	w0, #0x1
  426320:	b.ne	4263b4 <ferror@plt+0x223a4>  // b.any
  426324:	bl	4254c0 <ferror@plt+0x214b0>
  426328:	str	x0, [sp, #40]
  42632c:	ldr	x0, [sp, #56]
  426330:	lsr	x0, x0, #4
  426334:	sub	w0, w0, #0x1
  426338:	str	w0, [sp, #36]
  42633c:	ldr	w1, [sp, #36]
  426340:	ldr	x0, [sp, #40]
  426344:	bl	425ff8 <ferror@plt+0x21fe8>
  426348:	cmp	w0, #0x0
  42634c:	b.eq	42637c <ferror@plt+0x2236c>  // b.none
  426350:	ldr	w1, [sp, #36]
  426354:	ldr	x0, [sp, #40]
  426358:	bl	425f40 <ferror@plt+0x21f30>
  42635c:	ldr	w1, [sp, #36]
  426360:	ldr	x0, [sp, #40]
  426364:	bl	425ff8 <ferror@plt+0x21fe8>
  426368:	cmp	w0, #0x0
  42636c:	b.eq	42637c <ferror@plt+0x2236c>  // b.none
  426370:	ldr	w1, [sp, #36]
  426374:	ldr	x0, [sp, #40]
  426378:	bl	425ee0 <ferror@plt+0x21ed0>
  42637c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  426380:	add	x0, x0, #0x3c
  426384:	ldr	w0, [x0]
  426388:	cmp	w0, #0x0
  42638c:	b.eq	4263a0 <ferror@plt+0x22390>  // b.none
  426390:	ldr	x2, [sp, #56]
  426394:	mov	w1, #0x0                   	// #0
  426398:	ldr	x0, [sp, #16]
  42639c:	bl	4038e0 <memset@plt>
  4263a0:	ldr	x2, [sp, #16]
  4263a4:	ldr	w1, [sp, #36]
  4263a8:	ldr	x0, [sp, #40]
  4263ac:	bl	4260b0 <ferror@plt+0x220a0>
  4263b0:	b	426440 <ferror@plt+0x22430>
  4263b4:	ldr	w0, [sp, #52]
  4263b8:	cmp	w0, #0x2
  4263bc:	b.ne	42640c <ferror@plt+0x223fc>  // b.any
  4263c0:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4263c4:	add	x0, x0, #0x3c
  4263c8:	ldr	w0, [x0]
  4263cc:	cmp	w0, #0x0
  4263d0:	b.eq	4263e4 <ferror@plt+0x223d4>  // b.none
  4263d4:	ldr	x2, [sp, #56]
  4263d8:	mov	w1, #0x0                   	// #0
  4263dc:	ldr	x0, [sp, #16]
  4263e0:	bl	4038e0 <memset@plt>
  4263e4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4263e8:	add	x0, x0, #0xdf0
  4263ec:	bl	4417e4 <ferror@plt+0x3d7d4>
  4263f0:	ldr	x1, [sp, #16]
  4263f4:	ldr	x0, [sp, #56]
  4263f8:	bl	426b4c <ferror@plt+0x22b3c>
  4263fc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426400:	add	x0, x0, #0xdf0
  426404:	bl	441828 <ferror@plt+0x3d818>
  426408:	b	426440 <ferror@plt+0x22430>
  42640c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  426410:	add	x0, x0, #0x3c
  426414:	ldr	w0, [x0]
  426418:	cmp	w0, #0x0
  42641c:	b.eq	426430 <ferror@plt+0x22420>  // b.none
  426420:	ldr	x2, [sp, #24]
  426424:	mov	w1, #0x0                   	// #0
  426428:	ldr	x0, [sp, #16]
  42642c:	bl	4038e0 <memset@plt>
  426430:	ldr	x0, [sp, #16]
  426434:	bl	4185e0 <ferror@plt+0x145d0>
  426438:	b	426440 <ferror@plt+0x22430>
  42643c:	nop
  426440:	ldp	x29, x30, [sp], #64
  426444:	ret
  426448:	stp	x29, x30, [sp, #-112]!
  42644c:	mov	x29, sp
  426450:	str	x0, [sp, #40]
  426454:	str	x1, [sp, #32]
  426458:	str	x2, [sp, #24]
  42645c:	ldr	x0, [sp, #32]
  426460:	str	x0, [sp, #104]
  426464:	ldr	x0, [sp, #40]
  426468:	add	x0, x0, #0xf
  42646c:	and	x0, x0, #0xfffffffffffffff0
  426470:	str	x0, [sp, #96]
  426474:	ldr	x0, [sp, #96]
  426478:	bl	425314 <ferror@plt+0x21304>
  42647c:	str	w0, [sp, #92]
  426480:	ldr	w0, [sp, #92]
  426484:	cmp	w0, #0x1
  426488:	b.ne	426574 <ferror@plt+0x22564>  // b.any
  42648c:	bl	4254c0 <ferror@plt+0x214b0>
  426490:	str	x0, [sp, #64]
  426494:	ldr	x0, [sp, #96]
  426498:	lsr	x0, x0, #4
  42649c:	sub	w0, w0, #0x1
  4264a0:	str	w0, [sp, #60]
  4264a4:	b	426564 <ferror@plt+0x22554>
  4264a8:	ldr	x0, [sp, #104]
  4264ac:	str	x0, [sp, #48]
  4264b0:	ldr	x1, [sp, #48]
  4264b4:	ldr	x0, [sp, #24]
  4264b8:	add	x0, x1, x0
  4264bc:	ldr	x0, [x0]
  4264c0:	str	x0, [sp, #104]
  4264c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4264c8:	add	x0, x0, #0xd90
  4264cc:	ldr	w0, [x0, #24]
  4264d0:	cmp	w0, #0x0
  4264d4:	b.eq	4264f0 <ferror@plt+0x224e0>  // b.none
  4264d8:	ldr	x1, [sp, #40]
  4264dc:	ldr	x0, [sp, #48]
  4264e0:	bl	426f90 <ferror@plt+0x22f80>
  4264e4:	cmp	w0, #0x0
  4264e8:	b.ne	4264f0 <ferror@plt+0x224e0>  // b.any
  4264ec:	bl	403aa0 <abort@plt>
  4264f0:	ldr	w1, [sp, #60]
  4264f4:	ldr	x0, [sp, #64]
  4264f8:	bl	425ff8 <ferror@plt+0x21fe8>
  4264fc:	cmp	w0, #0x0
  426500:	b.eq	426530 <ferror@plt+0x22520>  // b.none
  426504:	ldr	w1, [sp, #60]
  426508:	ldr	x0, [sp, #64]
  42650c:	bl	425f40 <ferror@plt+0x21f30>
  426510:	ldr	w1, [sp, #60]
  426514:	ldr	x0, [sp, #64]
  426518:	bl	425ff8 <ferror@plt+0x21fe8>
  42651c:	cmp	w0, #0x0
  426520:	b.eq	426530 <ferror@plt+0x22520>  // b.none
  426524:	ldr	w1, [sp, #60]
  426528:	ldr	x0, [sp, #64]
  42652c:	bl	425ee0 <ferror@plt+0x21ed0>
  426530:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  426534:	add	x0, x0, #0x3c
  426538:	ldr	w0, [x0]
  42653c:	cmp	w0, #0x0
  426540:	b.eq	426554 <ferror@plt+0x22544>  // b.none
  426544:	ldr	x2, [sp, #96]
  426548:	mov	w1, #0x0                   	// #0
  42654c:	ldr	x0, [sp, #48]
  426550:	bl	4038e0 <memset@plt>
  426554:	ldr	x2, [sp, #48]
  426558:	ldr	w1, [sp, #60]
  42655c:	ldr	x0, [sp, #64]
  426560:	bl	4260b0 <ferror@plt+0x220a0>
  426564:	ldr	x0, [sp, #104]
  426568:	cmp	x0, #0x0
  42656c:	b.ne	4264a8 <ferror@plt+0x22498>  // b.any
  426570:	b	4266a4 <ferror@plt+0x22694>
  426574:	ldr	w0, [sp, #92]
  426578:	cmp	w0, #0x2
  42657c:	b.ne	426698 <ferror@plt+0x22688>  // b.any
  426580:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426584:	add	x0, x0, #0xdf0
  426588:	bl	4417e4 <ferror@plt+0x3d7d4>
  42658c:	b	426608 <ferror@plt+0x225f8>
  426590:	ldr	x0, [sp, #104]
  426594:	str	x0, [sp, #72]
  426598:	ldr	x1, [sp, #72]
  42659c:	ldr	x0, [sp, #24]
  4265a0:	add	x0, x1, x0
  4265a4:	ldr	x0, [x0]
  4265a8:	str	x0, [sp, #104]
  4265ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4265b0:	add	x0, x0, #0xd90
  4265b4:	ldr	w0, [x0, #24]
  4265b8:	cmp	w0, #0x0
  4265bc:	b.eq	4265d8 <ferror@plt+0x225c8>  // b.none
  4265c0:	ldr	x1, [sp, #40]
  4265c4:	ldr	x0, [sp, #72]
  4265c8:	bl	426f90 <ferror@plt+0x22f80>
  4265cc:	cmp	w0, #0x0
  4265d0:	b.ne	4265d8 <ferror@plt+0x225c8>  // b.any
  4265d4:	bl	403aa0 <abort@plt>
  4265d8:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4265dc:	add	x0, x0, #0x3c
  4265e0:	ldr	w0, [x0]
  4265e4:	cmp	w0, #0x0
  4265e8:	b.eq	4265fc <ferror@plt+0x225ec>  // b.none
  4265ec:	ldr	x2, [sp, #96]
  4265f0:	mov	w1, #0x0                   	// #0
  4265f4:	ldr	x0, [sp, #72]
  4265f8:	bl	4038e0 <memset@plt>
  4265fc:	ldr	x1, [sp, #72]
  426600:	ldr	x0, [sp, #96]
  426604:	bl	426b4c <ferror@plt+0x22b3c>
  426608:	ldr	x0, [sp, #104]
  42660c:	cmp	x0, #0x0
  426610:	b.ne	426590 <ferror@plt+0x22580>  // b.any
  426614:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426618:	add	x0, x0, #0xdf0
  42661c:	bl	441828 <ferror@plt+0x3d818>
  426620:	b	4266a4 <ferror@plt+0x22694>
  426624:	ldr	x0, [sp, #104]
  426628:	str	x0, [sp, #80]
  42662c:	ldr	x1, [sp, #80]
  426630:	ldr	x0, [sp, #24]
  426634:	add	x0, x1, x0
  426638:	ldr	x0, [x0]
  42663c:	str	x0, [sp, #104]
  426640:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426644:	add	x0, x0, #0xd90
  426648:	ldr	w0, [x0, #24]
  42664c:	cmp	w0, #0x0
  426650:	b.eq	42666c <ferror@plt+0x2265c>  // b.none
  426654:	ldr	x1, [sp, #40]
  426658:	ldr	x0, [sp, #80]
  42665c:	bl	426f90 <ferror@plt+0x22f80>
  426660:	cmp	w0, #0x0
  426664:	b.ne	42666c <ferror@plt+0x2265c>  // b.any
  426668:	bl	403aa0 <abort@plt>
  42666c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  426670:	add	x0, x0, #0x3c
  426674:	ldr	w0, [x0]
  426678:	cmp	w0, #0x0
  42667c:	b.eq	426690 <ferror@plt+0x22680>  // b.none
  426680:	ldr	x2, [sp, #40]
  426684:	mov	w1, #0x0                   	// #0
  426688:	ldr	x0, [sp, #80]
  42668c:	bl	4038e0 <memset@plt>
  426690:	ldr	x0, [sp, #80]
  426694:	bl	4185e0 <ferror@plt+0x145d0>
  426698:	ldr	x0, [sp, #104]
  42669c:	cmp	x0, #0x0
  4266a0:	b.ne	426624 <ferror@plt+0x22614>  // b.any
  4266a4:	nop
  4266a8:	ldp	x29, x30, [sp], #112
  4266ac:	ret
  4266b0:	sub	sp, sp, #0x30
  4266b4:	str	x0, [sp, #24]
  4266b8:	str	w1, [sp, #20]
  4266bc:	str	x2, [sp, #8]
  4266c0:	ldr	x0, [sp, #24]
  4266c4:	ldr	x1, [x0, #104]
  4266c8:	ldr	w0, [sp, #20]
  4266cc:	lsl	x0, x0, #3
  4266d0:	add	x0, x1, x0
  4266d4:	ldr	x0, [x0]
  4266d8:	cmp	x0, #0x0
  4266dc:	b.ne	4266fc <ferror@plt+0x226ec>  // b.any
  4266e0:	ldr	x0, [sp, #8]
  4266e4:	ldr	x1, [sp, #8]
  4266e8:	str	x1, [x0, #16]
  4266ec:	ldr	x0, [sp, #8]
  4266f0:	ldr	x1, [sp, #8]
  4266f4:	str	x1, [x0, #24]
  4266f8:	b	426754 <ferror@plt+0x22744>
  4266fc:	ldr	x0, [sp, #24]
  426700:	ldr	x1, [x0, #104]
  426704:	ldr	w0, [sp, #20]
  426708:	lsl	x0, x0, #3
  42670c:	add	x0, x1, x0
  426710:	ldr	x0, [x0]
  426714:	str	x0, [sp, #40]
  426718:	ldr	x0, [sp, #40]
  42671c:	ldr	x0, [x0, #24]
  426720:	str	x0, [sp, #32]
  426724:	ldr	x0, [sp, #40]
  426728:	ldr	x1, [sp, #8]
  42672c:	str	x1, [x0, #24]
  426730:	ldr	x0, [sp, #32]
  426734:	ldr	x1, [sp, #8]
  426738:	str	x1, [x0, #16]
  42673c:	ldr	x0, [sp, #8]
  426740:	ldr	x1, [sp, #40]
  426744:	str	x1, [x0, #16]
  426748:	ldr	x0, [sp, #8]
  42674c:	ldr	x1, [sp, #32]
  426750:	str	x1, [x0, #24]
  426754:	ldr	x0, [sp, #24]
  426758:	ldr	x1, [x0, #104]
  42675c:	ldr	w0, [sp, #20]
  426760:	lsl	x0, x0, #3
  426764:	add	x0, x1, x0
  426768:	ldr	x1, [sp, #8]
  42676c:	str	x1, [x0]
  426770:	nop
  426774:	add	sp, sp, #0x30
  426778:	ret
  42677c:	stp	x29, x30, [sp, #-48]!
  426780:	mov	x29, sp
  426784:	str	x0, [sp, #24]
  426788:	str	x1, [sp, #16]
  42678c:	ldr	x0, [sp, #16]
  426790:	sub	x0, x0, #0x1
  426794:	bl	424bbc <ferror@plt+0x20bac>
  426798:	mov	w1, w0
  42679c:	mov	w0, #0x1                   	// #1
  4267a0:	lsl	w0, w0, w1
  4267a4:	sxtw	x0, w0
  4267a8:	str	x0, [sp, #40]
  4267ac:	ldr	x0, [sp, #24]
  4267b0:	ldr	x0, [x0]
  4267b4:	ldr	x2, [sp, #40]
  4267b8:	ldr	x1, [sp, #40]
  4267bc:	cmp	x2, x0
  4267c0:	csel	x0, x1, x0, cs  // cs = hs, nlast
  4267c4:	str	x0, [sp, #40]
  4267c8:	ldr	x0, [sp, #40]
  4267cc:	ldp	x29, x30, [sp], #48
  4267d0:	ret
  4267d4:	stp	x29, x30, [sp, #-144]!
  4267d8:	mov	x29, sp
  4267dc:	str	x0, [sp, #40]
  4267e0:	str	w1, [sp, #36]
  4267e4:	str	x2, [sp, #24]
  4267e8:	str	xzr, [sp, #128]
  4267ec:	ldr	x0, [sp, #24]
  4267f0:	add	x0, x0, #0x6
  4267f4:	lsl	x0, x0, #3
  4267f8:	mov	x1, x0
  4267fc:	ldr	x0, [sp, #40]
  426800:	bl	42677c <ferror@plt+0x2276c>
  426804:	str	x0, [sp, #112]
  426808:	ldr	x0, [sp, #112]
  42680c:	sub	x0, x0, #0x10
  426810:	mov	x1, x0
  426814:	ldr	x0, [sp, #112]
  426818:	bl	426d9c <ferror@plt+0x22d8c>
  42681c:	str	x0, [sp, #104]
  426820:	ldr	x0, [sp, #104]
  426824:	str	x0, [sp, #96]
  426828:	ldr	x0, [sp, #96]
  42682c:	cmp	x0, #0x0
  426830:	b.ne	426874 <ferror@plt+0x22864>  // b.any
  426834:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  426838:	add	x0, x0, #0xc88
  42683c:	str	x0, [sp, #88]
  426840:	bl	403ef0 <__errno_location@plt>
  426844:	ldr	w0, [x0]
  426848:	bl	403a00 <strerror@plt>
  42684c:	str	x0, [sp, #88]
  426850:	ldr	x0, [sp, #112]
  426854:	sub	w0, w0, #0x10
  426858:	ldr	x1, [sp, #112]
  42685c:	ldr	x3, [sp, #88]
  426860:	mov	w2, w1
  426864:	mov	w1, w0
  426868:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42686c:	add	x0, x0, #0xc98
  426870:	bl	426e18 <ferror@plt+0x22e08>
  426874:	ldr	x1, [sp, #96]
  426878:	ldr	x0, [sp, #112]
  42687c:	udiv	x0, x1, x0
  426880:	ldr	x1, [sp, #112]
  426884:	mul	x0, x1, x0
  426888:	str	x0, [sp, #80]
  42688c:	ldr	x0, [sp, #80]
  426890:	ldr	x1, [sp, #104]
  426894:	cmp	x1, x0
  426898:	b.eq	4268b0 <ferror@plt+0x228a0>  // b.none
  42689c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4268a0:	add	x1, x0, #0xcd0
  4268a4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4268a8:	add	x0, x0, #0xc00
  4268ac:	bl	426e18 <ferror@plt+0x22e08>
  4268b0:	ldr	x0, [sp, #112]
  4268b4:	sub	x0, x0, #0x30
  4268b8:	ldr	x1, [sp, #96]
  4268bc:	add	x0, x1, x0
  4268c0:	str	x0, [sp, #72]
  4268c4:	ldr	x0, [sp, #72]
  4268c8:	str	wzr, [x0, #8]
  4268cc:	ldr	x0, [sp, #72]
  4268d0:	str	xzr, [x0]
  4268d4:	ldr	x1, [sp, #72]
  4268d8:	ldr	x0, [sp, #96]
  4268dc:	sub	x0, x1, x0
  4268e0:	mov	x1, x0
  4268e4:	ldr	x0, [sp, #24]
  4268e8:	udiv	x0, x1, x0
  4268ec:	str	x0, [sp, #64]
  4268f0:	ldr	x1, [sp, #72]
  4268f4:	ldr	x0, [sp, #96]
  4268f8:	sub	x0, x1, x0
  4268fc:	mov	x2, x0
  426900:	ldr	x1, [sp, #64]
  426904:	ldr	x0, [sp, #24]
  426908:	mul	x0, x1, x0
  42690c:	sub	x0, x2, x0
  426910:	str	x0, [sp, #56]
  426914:	ldr	x0, [sp, #56]
  426918:	cmp	x0, #0x0
  42691c:	b.eq	426964 <ferror@plt+0x22954>  // b.none
  426920:	ldr	x0, [sp, #40]
  426924:	ldr	w0, [x0, #112]
  426928:	mov	w0, w0
  42692c:	lsl	x0, x0, #4
  426930:	ldr	x1, [sp, #56]
  426934:	udiv	x2, x0, x1
  426938:	ldr	x1, [sp, #56]
  42693c:	mul	x1, x2, x1
  426940:	sub	x0, x0, x1
  426944:	str	x0, [sp, #128]
  426948:	ldr	x0, [sp, #40]
  42694c:	ldr	w1, [x0, #112]
  426950:	ldr	x0, [sp, #40]
  426954:	ldr	w0, [x0, #40]
  426958:	add	w1, w1, w0
  42695c:	ldr	x0, [sp, #40]
  426960:	str	w1, [x0, #112]
  426964:	ldr	x1, [sp, #96]
  426968:	ldr	x0, [sp, #128]
  42696c:	add	x0, x1, x0
  426970:	str	x0, [sp, #136]
  426974:	ldr	x0, [sp, #72]
  426978:	ldr	x1, [sp, #136]
  42697c:	str	x1, [x0]
  426980:	str	wzr, [sp, #124]
  426984:	b	4269b4 <ferror@plt+0x229a4>
  426988:	ldr	x1, [sp, #136]
  42698c:	ldr	x0, [sp, #24]
  426990:	add	x1, x1, x0
  426994:	ldr	x0, [sp, #136]
  426998:	str	x1, [x0]
  42699c:	ldr	x0, [sp, #136]
  4269a0:	ldr	x0, [x0]
  4269a4:	str	x0, [sp, #136]
  4269a8:	ldr	w0, [sp, #124]
  4269ac:	add	w0, w0, #0x1
  4269b0:	str	w0, [sp, #124]
  4269b4:	ldr	w1, [sp, #124]
  4269b8:	ldr	x0, [sp, #64]
  4269bc:	sub	x0, x0, #0x1
  4269c0:	cmp	x1, x0
  4269c4:	b.cc	426988 <ferror@plt+0x22978>  // b.lo, b.ul, b.last
  4269c8:	ldr	x0, [sp, #136]
  4269cc:	str	xzr, [x0]
  4269d0:	ldr	x2, [sp, #72]
  4269d4:	ldr	w1, [sp, #36]
  4269d8:	ldr	x0, [sp, #40]
  4269dc:	bl	4266b0 <ferror@plt+0x226a0>
  4269e0:	nop
  4269e4:	ldp	x29, x30, [sp], #144
  4269e8:	ret
  4269ec:	stp	x29, x30, [sp, #-48]!
  4269f0:	mov	x29, sp
  4269f4:	str	x0, [sp, #24]
  4269f8:	ldr	x0, [sp, #24]
  4269fc:	lsr	x0, x0, #4
  426a00:	sub	w0, w0, #0x1
  426a04:	str	w0, [sp, #44]
  426a08:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426a0c:	add	x0, x0, #0xd90
  426a10:	ldr	x1, [x0, #104]
  426a14:	ldr	w0, [sp, #44]
  426a18:	lsl	x0, x0, #3
  426a1c:	add	x0, x1, x0
  426a20:	ldr	x0, [x0]
  426a24:	cmp	x0, #0x0
  426a28:	b.eq	426a54 <ferror@plt+0x22a44>  // b.none
  426a2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426a30:	add	x0, x0, #0xd90
  426a34:	ldr	x1, [x0, #104]
  426a38:	ldr	w0, [sp, #44]
  426a3c:	lsl	x0, x0, #3
  426a40:	add	x0, x1, x0
  426a44:	ldr	x0, [x0]
  426a48:	ldr	x0, [x0]
  426a4c:	cmp	x0, #0x0
  426a50:	b.ne	426a68 <ferror@plt+0x22a58>  // b.any
  426a54:	ldr	x2, [sp, #24]
  426a58:	ldr	w1, [sp, #44]
  426a5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426a60:	add	x0, x0, #0xd90
  426a64:	bl	4267d4 <ferror@plt+0x227c4>
  426a68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426a6c:	add	x0, x0, #0xd90
  426a70:	ldr	x1, [x0, #104]
  426a74:	ldr	w0, [sp, #44]
  426a78:	lsl	x0, x0, #3
  426a7c:	add	x0, x1, x0
  426a80:	ldr	x0, [x0]
  426a84:	ldr	x0, [x0]
  426a88:	str	x0, [sp, #32]
  426a8c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426a90:	add	x0, x0, #0xd90
  426a94:	ldr	x1, [x0, #104]
  426a98:	ldr	w0, [sp, #44]
  426a9c:	lsl	x0, x0, #3
  426aa0:	add	x0, x1, x0
  426aa4:	ldr	x0, [x0]
  426aa8:	ldr	x1, [sp, #32]
  426aac:	ldr	x1, [x1]
  426ab0:	str	x1, [x0]
  426ab4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426ab8:	add	x0, x0, #0xd90
  426abc:	ldr	x1, [x0, #104]
  426ac0:	ldr	w0, [sp, #44]
  426ac4:	lsl	x0, x0, #3
  426ac8:	add	x0, x1, x0
  426acc:	ldr	x0, [x0]
  426ad0:	ldr	w1, [x0, #8]
  426ad4:	add	w1, w1, #0x1
  426ad8:	str	w1, [x0, #8]
  426adc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426ae0:	add	x0, x0, #0xd90
  426ae4:	ldr	x1, [x0, #104]
  426ae8:	ldr	w0, [sp, #44]
  426aec:	lsl	x0, x0, #3
  426af0:	add	x0, x1, x0
  426af4:	ldr	x0, [x0]
  426af8:	ldr	x0, [x0]
  426afc:	cmp	x0, #0x0
  426b00:	b.ne	426b40 <ferror@plt+0x22b30>  // b.any
  426b04:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426b08:	add	x0, x0, #0xd90
  426b0c:	ldr	x1, [x0, #104]
  426b10:	ldr	w0, [sp, #44]
  426b14:	lsl	x0, x0, #3
  426b18:	add	x0, x1, x0
  426b1c:	ldr	x1, [x0]
  426b20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426b24:	add	x0, x0, #0xd90
  426b28:	ldr	x2, [x0, #104]
  426b2c:	ldr	w0, [sp, #44]
  426b30:	lsl	x0, x0, #3
  426b34:	add	x0, x2, x0
  426b38:	ldr	x1, [x1, #16]
  426b3c:	str	x1, [x0]
  426b40:	ldr	x0, [sp, #32]
  426b44:	ldp	x29, x30, [sp], #48
  426b48:	ret
  426b4c:	stp	x29, x30, [sp, #-128]!
  426b50:	mov	x29, sp
  426b54:	str	x0, [sp, #24]
  426b58:	str	x1, [sp, #16]
  426b5c:	ldr	x0, [sp, #24]
  426b60:	lsr	x0, x0, #4
  426b64:	sub	w0, w0, #0x1
  426b68:	str	w0, [sp, #124]
  426b6c:	ldr	x0, [sp, #24]
  426b70:	add	x0, x0, #0x6
  426b74:	lsl	x0, x0, #3
  426b78:	mov	x1, x0
  426b7c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426b80:	add	x0, x0, #0xd90
  426b84:	bl	42677c <ferror@plt+0x2276c>
  426b88:	str	x0, [sp, #112]
  426b8c:	ldr	x1, [sp, #16]
  426b90:	ldr	x0, [sp, #112]
  426b94:	udiv	x0, x1, x0
  426b98:	ldr	x1, [sp, #112]
  426b9c:	mul	x0, x1, x0
  426ba0:	str	x0, [sp, #104]
  426ba4:	ldr	x0, [sp, #104]
  426ba8:	str	x0, [sp, #96]
  426bac:	ldr	x0, [sp, #112]
  426bb0:	sub	x0, x0, #0x30
  426bb4:	ldr	x1, [sp, #96]
  426bb8:	add	x0, x1, x0
  426bbc:	str	x0, [sp, #88]
  426bc0:	ldr	x0, [sp, #88]
  426bc4:	ldr	w0, [x0, #8]
  426bc8:	cmp	w0, #0x0
  426bcc:	b.ne	426be4 <ferror@plt+0x22bd4>  // b.any
  426bd0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  426bd4:	add	x1, x0, #0xcf8
  426bd8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  426bdc:	add	x0, x0, #0xc00
  426be0:	bl	426e18 <ferror@plt+0x22e08>
  426be4:	ldr	x0, [sp, #88]
  426be8:	ldr	x0, [x0]
  426bec:	cmp	x0, #0x0
  426bf0:	cset	w0, eq  // eq = none
  426bf4:	and	w0, w0, #0xff
  426bf8:	str	w0, [sp, #84]
  426bfc:	ldr	x0, [sp, #16]
  426c00:	str	x0, [sp, #72]
  426c04:	ldr	x0, [sp, #88]
  426c08:	ldr	x1, [x0]
  426c0c:	ldr	x0, [sp, #72]
  426c10:	str	x1, [x0]
  426c14:	ldr	x0, [sp, #88]
  426c18:	ldr	x1, [sp, #72]
  426c1c:	str	x1, [x0]
  426c20:	ldr	x0, [sp, #88]
  426c24:	ldr	w0, [x0, #8]
  426c28:	sub	w1, w0, #0x1
  426c2c:	ldr	x0, [sp, #88]
  426c30:	str	w1, [x0, #8]
  426c34:	ldr	w0, [sp, #84]
  426c38:	cmp	w0, #0x0
  426c3c:	b.eq	426ce4 <ferror@plt+0x22cd4>  // b.none
  426c40:	ldr	x0, [sp, #88]
  426c44:	ldr	x0, [x0, #16]
  426c48:	str	x0, [sp, #64]
  426c4c:	ldr	x0, [sp, #88]
  426c50:	ldr	x0, [x0, #24]
  426c54:	str	x0, [sp, #56]
  426c58:	ldr	x0, [sp, #64]
  426c5c:	ldr	x1, [sp, #56]
  426c60:	str	x1, [x0, #24]
  426c64:	ldr	x0, [sp, #56]
  426c68:	ldr	x1, [sp, #64]
  426c6c:	str	x1, [x0, #16]
  426c70:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426c74:	add	x0, x0, #0xd90
  426c78:	ldr	x1, [x0, #104]
  426c7c:	ldr	w0, [sp, #124]
  426c80:	lsl	x0, x0, #3
  426c84:	add	x0, x1, x0
  426c88:	ldr	x0, [x0]
  426c8c:	ldr	x1, [sp, #88]
  426c90:	cmp	x1, x0
  426c94:	b.ne	426cd0 <ferror@plt+0x22cc0>  // b.any
  426c98:	ldr	x1, [sp, #64]
  426c9c:	ldr	x0, [sp, #88]
  426ca0:	cmp	x1, x0
  426ca4:	b.eq	426cb0 <ferror@plt+0x22ca0>  // b.none
  426ca8:	ldr	x0, [sp, #64]
  426cac:	b	426cb4 <ferror@plt+0x22ca4>
  426cb0:	mov	x0, #0x0                   	// #0
  426cb4:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  426cb8:	add	x1, x1, #0xd90
  426cbc:	ldr	x2, [x1, #104]
  426cc0:	ldr	w1, [sp, #124]
  426cc4:	lsl	x1, x1, #3
  426cc8:	add	x1, x2, x1
  426ccc:	str	x0, [x1]
  426cd0:	ldr	x2, [sp, #88]
  426cd4:	ldr	w1, [sp, #124]
  426cd8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426cdc:	add	x0, x0, #0xd90
  426ce0:	bl	4266b0 <ferror@plt+0x226a0>
  426ce4:	ldr	x0, [sp, #88]
  426ce8:	ldr	w0, [x0, #8]
  426cec:	cmp	w0, #0x0
  426cf0:	b.ne	426d90 <ferror@plt+0x22d80>  // b.any
  426cf4:	ldr	x0, [sp, #88]
  426cf8:	ldr	x0, [x0, #16]
  426cfc:	str	x0, [sp, #48]
  426d00:	ldr	x0, [sp, #88]
  426d04:	ldr	x0, [x0, #24]
  426d08:	str	x0, [sp, #40]
  426d0c:	ldr	x0, [sp, #48]
  426d10:	ldr	x1, [sp, #40]
  426d14:	str	x1, [x0, #24]
  426d18:	ldr	x0, [sp, #40]
  426d1c:	ldr	x1, [sp, #48]
  426d20:	str	x1, [x0, #16]
  426d24:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426d28:	add	x0, x0, #0xd90
  426d2c:	ldr	x1, [x0, #104]
  426d30:	ldr	w0, [sp, #124]
  426d34:	lsl	x0, x0, #3
  426d38:	add	x0, x1, x0
  426d3c:	ldr	x0, [x0]
  426d40:	ldr	x1, [sp, #88]
  426d44:	cmp	x1, x0
  426d48:	b.ne	426d84 <ferror@plt+0x22d74>  // b.any
  426d4c:	ldr	x1, [sp, #48]
  426d50:	ldr	x0, [sp, #88]
  426d54:	cmp	x1, x0
  426d58:	b.eq	426d64 <ferror@plt+0x22d54>  // b.none
  426d5c:	ldr	x0, [sp, #48]
  426d60:	b	426d68 <ferror@plt+0x22d58>
  426d64:	mov	x0, #0x0                   	// #0
  426d68:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  426d6c:	add	x1, x1, #0xd90
  426d70:	ldr	x2, [x1, #104]
  426d74:	ldr	w1, [sp, #124]
  426d78:	lsl	x1, x1, #3
  426d7c:	add	x1, x2, x1
  426d80:	str	x0, [x1]
  426d84:	ldr	x1, [sp, #96]
  426d88:	ldr	x0, [sp, #112]
  426d8c:	bl	426df4 <ferror@plt+0x22de4>
  426d90:	nop
  426d94:	ldp	x29, x30, [sp], #128
  426d98:	ret
  426d9c:	stp	x29, x30, [sp, #-48]!
  426da0:	mov	x29, sp
  426da4:	str	x0, [sp, #24]
  426da8:	str	x1, [sp, #16]
  426dac:	str	xzr, [sp, #32]
  426db0:	mov	w0, #0xc                   	// #12
  426db4:	str	w0, [sp, #44]
  426db8:	add	x0, sp, #0x20
  426dbc:	ldr	x2, [sp, #16]
  426dc0:	ldr	x1, [sp, #24]
  426dc4:	bl	403930 <posix_memalign@plt>
  426dc8:	str	w0, [sp, #44]
  426dcc:	ldr	x0, [sp, #32]
  426dd0:	cmp	x0, #0x0
  426dd4:	b.ne	426de8 <ferror@plt+0x22dd8>  // b.any
  426dd8:	bl	403ef0 <__errno_location@plt>
  426ddc:	mov	x1, x0
  426de0:	ldr	w0, [sp, #44]
  426de4:	str	w0, [x1]
  426de8:	ldr	x0, [sp, #32]
  426dec:	ldp	x29, x30, [sp], #48
  426df0:	ret
  426df4:	stp	x29, x30, [sp, #-32]!
  426df8:	mov	x29, sp
  426dfc:	str	x0, [sp, #24]
  426e00:	str	x1, [sp, #16]
  426e04:	ldr	x0, [sp, #16]
  426e08:	bl	403bf0 <free@plt>
  426e0c:	nop
  426e10:	ldp	x29, x30, [sp], #32
  426e14:	ret
  426e18:	stp	x29, x30, [sp, #-320]!
  426e1c:	mov	x29, sp
  426e20:	stp	x19, x20, [sp, #16]
  426e24:	str	x0, [sp, #72]
  426e28:	str	x1, [sp, #264]
  426e2c:	str	x2, [sp, #272]
  426e30:	str	x3, [sp, #280]
  426e34:	str	x4, [sp, #288]
  426e38:	str	x5, [sp, #296]
  426e3c:	str	x6, [sp, #304]
  426e40:	str	x7, [sp, #312]
  426e44:	str	q0, [sp, #128]
  426e48:	str	q1, [sp, #144]
  426e4c:	str	q2, [sp, #160]
  426e50:	str	q3, [sp, #176]
  426e54:	str	q4, [sp, #192]
  426e58:	str	q5, [sp, #208]
  426e5c:	str	q6, [sp, #224]
  426e60:	str	q7, [sp, #240]
  426e64:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426e68:	add	x0, x0, #0x938
  426e6c:	ldr	x0, [x0]
  426e70:	mov	x3, x0
  426e74:	mov	x2, #0x15                  	// #21
  426e78:	mov	x1, #0x1                   	// #1
  426e7c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  426e80:	add	x0, x0, #0xd10
  426e84:	bl	403ce0 <fwrite@plt>
  426e88:	bl	43f1c0 <ferror@plt+0x3b1b0>
  426e8c:	str	x0, [sp, #120]
  426e90:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426e94:	add	x0, x0, #0x938
  426e98:	ldr	x20, [x0]
  426e9c:	ldr	x0, [sp, #120]
  426ea0:	cmp	x0, #0x0
  426ea4:	b.eq	426eb0 <ferror@plt+0x22ea0>  // b.none
  426ea8:	ldr	x19, [sp, #120]
  426eac:	b	426eb8 <ferror@plt+0x22ea8>
  426eb0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  426eb4:	add	x19, x0, #0xd28
  426eb8:	bl	4037b0 <getpid@plt>
  426ebc:	sxtw	x0, w0
  426ec0:	mov	x3, x0
  426ec4:	mov	x2, x19
  426ec8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  426ecc:	add	x1, x0, #0xd30
  426ed0:	mov	x0, x20
  426ed4:	bl	403fc0 <fprintf@plt>
  426ed8:	add	x0, sp, #0x140
  426edc:	str	x0, [sp, #88]
  426ee0:	add	x0, sp, #0x140
  426ee4:	str	x0, [sp, #96]
  426ee8:	add	x0, sp, #0x100
  426eec:	str	x0, [sp, #104]
  426ef0:	mov	w0, #0xffffffc8            	// #-56
  426ef4:	str	w0, [sp, #112]
  426ef8:	mov	w0, #0xffffff80            	// #-128
  426efc:	str	w0, [sp, #116]
  426f00:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426f04:	add	x0, x0, #0x938
  426f08:	ldr	x4, [x0]
  426f0c:	add	x2, sp, #0x20
  426f10:	add	x3, sp, #0x58
  426f14:	ldp	x0, x1, [x3]
  426f18:	stp	x0, x1, [x2]
  426f1c:	ldp	x0, x1, [x3, #16]
  426f20:	stp	x0, x1, [x2, #16]
  426f24:	add	x0, sp, #0x20
  426f28:	mov	x2, x0
  426f2c:	ldr	x1, [sp, #72]
  426f30:	mov	x0, x4
  426f34:	bl	403ec0 <vfprintf@plt>
  426f38:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426f3c:	add	x0, x0, #0x938
  426f40:	ldr	x0, [x0]
  426f44:	mov	x1, x0
  426f48:	mov	w0, #0xa                   	// #10
  426f4c:	bl	4036a0 <fputc@plt>
  426f50:	bl	403aa0 <abort@plt>
  426f54:	stp	x29, x30, [sp, #-48]!
  426f58:	mov	x29, sp
  426f5c:	str	x0, [sp, #24]
  426f60:	str	x1, [sp, #16]
  426f64:	ldr	x0, [sp, #24]
  426f68:	str	x0, [sp, #40]
  426f6c:	ldr	x0, [sp, #24]
  426f70:	cmp	x0, #0x0
  426f74:	b.eq	426f84 <ferror@plt+0x22f74>  // b.none
  426f78:	ldr	x1, [sp, #16]
  426f7c:	ldr	x0, [sp, #40]
  426f80:	bl	4272e0 <ferror@plt+0x232d0>
  426f84:	nop
  426f88:	ldp	x29, x30, [sp], #48
  426f8c:	ret
  426f90:	stp	x29, x30, [sp, #-64]!
  426f94:	mov	x29, sp
  426f98:	str	x0, [sp, #24]
  426f9c:	str	x1, [sp, #16]
  426fa0:	ldr	x0, [sp, #24]
  426fa4:	str	x0, [sp, #56]
  426fa8:	ldr	x0, [sp, #24]
  426fac:	cmp	x0, #0x0
  426fb0:	b.ne	426fbc <ferror@plt+0x22fac>  // b.any
  426fb4:	mov	w0, #0x1                   	// #1
  426fb8:	b	4270a4 <ferror@plt+0x23094>
  426fbc:	add	x0, sp, #0x28
  426fc0:	mov	x1, x0
  426fc4:	ldr	x0, [sp, #56]
  426fc8:	bl	4275d4 <ferror@plt+0x235c4>
  426fcc:	str	w0, [sp, #52]
  426fd0:	ldr	w0, [sp, #52]
  426fd4:	cmp	w0, #0x0
  426fd8:	b.ne	427008 <ferror@plt+0x22ff8>  // b.any
  426fdc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  426fe0:	add	x0, x0, #0x938
  426fe4:	ldr	x4, [x0]
  426fe8:	ldr	x3, [sp, #16]
  426fec:	ldr	x2, [sp, #24]
  426ff0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  426ff4:	add	x1, x0, #0xd48
  426ff8:	mov	x0, x4
  426ffc:	bl	403fc0 <fprintf@plt>
  427000:	mov	w0, #0x0                   	// #0
  427004:	b	4270a4 <ferror@plt+0x23094>
  427008:	ldr	x0, [sp, #40]
  42700c:	ldr	x1, [sp, #16]
  427010:	cmp	x1, x0
  427014:	b.eq	427064 <ferror@plt+0x23054>  // b.none
  427018:	ldr	x0, [sp, #40]
  42701c:	cmp	x0, #0x0
  427020:	b.ne	427030 <ferror@plt+0x23020>  // b.any
  427024:	ldr	x0, [sp, #16]
  427028:	cmp	x0, #0x0
  42702c:	b.eq	427064 <ferror@plt+0x23054>  // b.none
  427030:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427034:	add	x0, x0, #0x938
  427038:	ldr	x5, [x0]
  42703c:	ldr	x0, [sp, #40]
  427040:	ldr	x4, [sp, #16]
  427044:	mov	x3, x0
  427048:	ldr	x2, [sp, #24]
  42704c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  427050:	add	x1, x0, #0xd98
  427054:	mov	x0, x5
  427058:	bl	403fc0 <fprintf@plt>
  42705c:	mov	w0, #0x0                   	// #0
  427060:	b	4270a4 <ferror@plt+0x23094>
  427064:	ldr	x0, [sp, #56]
  427068:	bl	4277cc <ferror@plt+0x237bc>
  42706c:	cmp	w0, #0x0
  427070:	b.ne	4270a0 <ferror@plt+0x23090>  // b.any
  427074:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427078:	add	x0, x0, #0x938
  42707c:	ldr	x4, [x0]
  427080:	ldr	x3, [sp, #16]
  427084:	ldr	x2, [sp, #24]
  427088:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42708c:	add	x1, x0, #0xd48
  427090:	mov	x0, x4
  427094:	bl	403fc0 <fprintf@plt>
  427098:	mov	w0, #0x0                   	// #0
  42709c:	b	4270a4 <ferror@plt+0x23094>
  4270a0:	mov	w0, #0x1                   	// #1
  4270a4:	ldp	x29, x30, [sp], #64
  4270a8:	ret
  4270ac:	stp	x29, x30, [sp, #-48]!
  4270b0:	mov	x29, sp
  4270b4:	str	w0, [sp, #28]
  4270b8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4270bc:	add	x0, x0, #0xc88
  4270c0:	str	x0, [sp, #40]
  4270c4:	ldr	w0, [sp, #28]
  4270c8:	bl	403a00 <strerror@plt>
  4270cc:	str	x0, [sp, #40]
  4270d0:	ldr	x1, [sp, #40]
  4270d4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4270d8:	add	x0, x0, #0xdf8
  4270dc:	bl	426e18 <ferror@plt+0x22e08>
  4270e0:	nop
  4270e4:	ldp	x29, x30, [sp], #48
  4270e8:	ret
  4270ec:	stp	x29, x30, [sp, #-48]!
  4270f0:	mov	x29, sp
  4270f4:	str	x0, [sp, #24]
  4270f8:	str	w1, [sp, #20]
  4270fc:	ldr	x0, [sp, #24]
  427100:	ldr	w0, [x0, #8]
  427104:	lsl	w0, w0, #4
  427108:	str	w0, [sp, #44]
  42710c:	ldr	w0, [sp, #44]
  427110:	add	w0, w0, #0x10
  427114:	str	w0, [sp, #40]
  427118:	ldr	x0, [sp, #24]
  42711c:	ldr	w0, [x0, #8]
  427120:	ldr	w1, [sp, #20]
  427124:	cmp	w1, w0
  427128:	b.ls	427140 <ferror@plt+0x23130>  // b.plast
  42712c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  427130:	add	x1, x0, #0xe28
  427134:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  427138:	add	x0, x0, #0xc00
  42713c:	bl	426e18 <ferror@plt+0x22e08>
  427140:	ldr	x0, [sp, #24]
  427144:	ldr	x0, [x0]
  427148:	ldr	w1, [sp, #40]
  42714c:	bl	4039d0 <realloc@plt>
  427150:	mov	x1, x0
  427154:	ldr	x0, [sp, #24]
  427158:	str	x1, [x0]
  42715c:	ldr	x0, [sp, #24]
  427160:	ldr	x0, [x0]
  427164:	cmp	x0, #0x0
  427168:	b.ne	427178 <ferror@plt+0x23168>  // b.any
  42716c:	bl	403ef0 <__errno_location@plt>
  427170:	ldr	w0, [x0]
  427174:	bl	4270ac <ferror@plt+0x2309c>
  427178:	ldr	x0, [sp, #24]
  42717c:	ldr	x1, [x0]
  427180:	ldr	w0, [sp, #20]
  427184:	lsl	x0, x0, #4
  427188:	add	x0, x1, x0
  42718c:	str	x0, [sp, #32]
  427190:	ldr	x0, [sp, #32]
  427194:	add	x3, x0, #0x10
  427198:	ldr	x0, [sp, #24]
  42719c:	ldr	w1, [x0, #8]
  4271a0:	ldr	w0, [sp, #20]
  4271a4:	sub	w0, w1, w0
  4271a8:	mov	w0, w0
  4271ac:	lsl	x0, x0, #4
  4271b0:	mov	x2, x0
  4271b4:	ldr	x1, [sp, #32]
  4271b8:	mov	x0, x3
  4271bc:	bl	4034e0 <memmove@plt>
  4271c0:	ldr	x0, [sp, #24]
  4271c4:	ldr	w0, [x0, #8]
  4271c8:	add	w1, w0, #0x1
  4271cc:	ldr	x0, [sp, #24]
  4271d0:	str	w1, [x0, #8]
  4271d4:	ldr	x0, [sp, #32]
  4271d8:	ldp	x29, x30, [sp], #48
  4271dc:	ret
  4271e0:	sub	sp, sp, #0x30
  4271e4:	str	x0, [sp, #8]
  4271e8:	str	x1, [sp]
  4271ec:	ldr	x0, [sp, #8]
  4271f0:	ldr	w0, [x0, #8]
  4271f4:	str	w0, [sp, #44]
  4271f8:	str	wzr, [sp, #40]
  4271fc:	ldr	x0, [sp, #8]
  427200:	ldr	x0, [x0]
  427204:	str	x0, [sp, #32]
  427208:	str	wzr, [sp, #28]
  42720c:	b	4272ac <ferror@plt+0x2329c>
  427210:	ldr	w1, [sp, #40]
  427214:	ldr	w0, [sp, #44]
  427218:	add	w0, w1, w0
  42721c:	lsr	w0, w0, #1
  427220:	str	w0, [sp, #24]
  427224:	ldr	x0, [sp, #8]
  427228:	ldr	x1, [x0]
  42722c:	ldr	w0, [sp, #24]
  427230:	lsl	x0, x0, #4
  427234:	add	x0, x1, x0
  427238:	str	x0, [sp, #32]
  42723c:	ldr	x0, [sp, #32]
  427240:	ldr	x0, [x0]
  427244:	ldr	x1, [sp]
  427248:	cmp	x1, x0
  42724c:	b.cc	42726c <ferror@plt+0x2325c>  // b.lo, b.ul, b.last
  427250:	ldr	x0, [sp, #32]
  427254:	ldr	x0, [x0]
  427258:	ldr	x1, [sp]
  42725c:	cmp	x1, x0
  427260:	cset	w0, ne  // ne = any
  427264:	and	w0, w0, #0xff
  427268:	b	427270 <ferror@plt+0x23260>
  42726c:	mov	w0, #0xffffffff            	// #-1
  427270:	str	w0, [sp, #28]
  427274:	ldr	w0, [sp, #28]
  427278:	cmp	w0, #0x0
  42727c:	b.ne	427288 <ferror@plt+0x23278>  // b.any
  427280:	ldr	x0, [sp, #32]
  427284:	b	4272d8 <ferror@plt+0x232c8>
  427288:	ldr	w0, [sp, #28]
  42728c:	cmp	w0, #0x0
  427290:	b.ge	4272a0 <ferror@plt+0x23290>  // b.tcont
  427294:	ldr	w0, [sp, #24]
  427298:	str	w0, [sp, #44]
  42729c:	b	4272ac <ferror@plt+0x2329c>
  4272a0:	ldr	w0, [sp, #24]
  4272a4:	add	w0, w0, #0x1
  4272a8:	str	w0, [sp, #40]
  4272ac:	ldr	w1, [sp, #40]
  4272b0:	ldr	w0, [sp, #44]
  4272b4:	cmp	w1, w0
  4272b8:	b.cc	427210 <ferror@plt+0x23200>  // b.lo, b.ul, b.last
  4272bc:	ldr	w0, [sp, #28]
  4272c0:	cmp	w0, #0x0
  4272c4:	b.le	4272d4 <ferror@plt+0x232c4>
  4272c8:	ldr	x0, [sp, #32]
  4272cc:	add	x0, x0, #0x10
  4272d0:	b	4272d8 <ferror@plt+0x232c8>
  4272d4:	ldr	x0, [sp, #32]
  4272d8:	add	sp, sp, #0x30
  4272dc:	ret
  4272e0:	stp	x29, x30, [sp, #-64]!
  4272e4:	mov	x29, sp
  4272e8:	str	x19, [sp, #16]
  4272ec:	str	x0, [sp, #40]
  4272f0:	str	x1, [sp, #32]
  4272f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4272f8:	add	x0, x0, #0xe08
  4272fc:	bl	4417e4 <ferror@plt+0x3d7d4>
  427300:	ldr	x1, [sp, #40]
  427304:	mov	x0, #0x7423                	// #29731
  427308:	movk	x0, #0x2b11, lsl #16
  42730c:	movk	x0, #0x42cf, lsl #32
  427310:	movk	x0, #0x2034, lsl #48
  427314:	umulh	x0, x1, x0
  427318:	lsr	x2, x0, #17
  42731c:	mov	x0, #0xf33                 	// #3891
  427320:	movk	x0, #0xb051, lsl #16
  427324:	movk	x0, #0x901, lsl #32
  427328:	movk	x0, #0x30, lsl #48
  42732c:	umulh	x0, x2, x0
  427330:	sub	x1, x2, x0
  427334:	lsr	x1, x1, #1
  427338:	add	x0, x0, x1
  42733c:	lsr	x1, x0, #11
  427340:	mov	x0, x1
  427344:	lsl	x0, x0, #10
  427348:	sub	x0, x0, x1
  42734c:	lsl	x0, x0, #2
  427350:	add	x0, x0, x1
  427354:	sub	x1, x2, x0
  427358:	mov	w0, w1
  42735c:	str	w0, [sp, #52]
  427360:	ldr	x1, [sp, #40]
  427364:	mov	x0, #0x403                 	// #1027
  427368:	movk	x0, #0x1008, lsl #16
  42736c:	movk	x0, #0x4020, lsl #32
  427370:	movk	x0, #0x80, lsl #48
  427374:	umulh	x0, x1, x0
  427378:	sub	x2, x1, x0
  42737c:	lsr	x2, x2, #1
  427380:	add	x0, x0, x2
  427384:	lsr	x2, x0, #8
  427388:	mov	x0, x2
  42738c:	lsl	x0, x0, #9
  427390:	sub	x0, x0, x2
  427394:	sub	x2, x1, x0
  427398:	mov	w0, w2
  42739c:	str	w0, [sp, #48]
  4273a0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4273a4:	add	x0, x0, #0xe10
  4273a8:	ldr	x0, [x0]
  4273ac:	cmp	x0, #0x0
  4273b0:	b.ne	4273f0 <ferror@plt+0x233e0>  // b.any
  4273b4:	mov	x1, #0x8                   	// #8
  4273b8:	mov	x0, #0xffd                 	// #4093
  4273bc:	bl	403950 <calloc@plt>
  4273c0:	mov	x1, x0
  4273c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4273c8:	add	x0, x0, #0xe10
  4273cc:	str	x1, [x0]
  4273d0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4273d4:	add	x0, x0, #0xe10
  4273d8:	ldr	x0, [x0]
  4273dc:	cmp	x0, #0x0
  4273e0:	b.ne	4273f0 <ferror@plt+0x233e0>  // b.any
  4273e4:	bl	403ef0 <__errno_location@plt>
  4273e8:	ldr	w0, [x0]
  4273ec:	bl	4270ac <ferror@plt+0x2309c>
  4273f0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4273f4:	add	x0, x0, #0xe10
  4273f8:	ldr	x1, [x0]
  4273fc:	ldr	w0, [sp, #52]
  427400:	lsl	x0, x0, #3
  427404:	add	x0, x1, x0
  427408:	ldr	x0, [x0]
  42740c:	cmp	x0, #0x0
  427410:	b.ne	42746c <ferror@plt+0x2345c>  // b.any
  427414:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427418:	add	x0, x0, #0xe10
  42741c:	ldr	x1, [x0]
  427420:	ldr	w0, [sp, #52]
  427424:	lsl	x0, x0, #3
  427428:	add	x19, x1, x0
  42742c:	mov	x1, #0x10                  	// #16
  427430:	mov	x0, #0x1ff                 	// #511
  427434:	bl	403950 <calloc@plt>
  427438:	str	x0, [x19]
  42743c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427440:	add	x0, x0, #0xe10
  427444:	ldr	x1, [x0]
  427448:	ldr	w0, [sp, #52]
  42744c:	lsl	x0, x0, #3
  427450:	add	x0, x1, x0
  427454:	ldr	x0, [x0]
  427458:	cmp	x0, #0x0
  42745c:	b.ne	42746c <ferror@plt+0x2345c>  // b.any
  427460:	bl	403ef0 <__errno_location@plt>
  427464:	ldr	w0, [x0]
  427468:	bl	4270ac <ferror@plt+0x2309c>
  42746c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427470:	add	x0, x0, #0xe10
  427474:	ldr	x1, [x0]
  427478:	ldr	w0, [sp, #52]
  42747c:	lsl	x0, x0, #3
  427480:	add	x0, x1, x0
  427484:	ldr	x1, [x0]
  427488:	ldr	w0, [sp, #48]
  42748c:	lsl	x0, x0, #4
  427490:	add	x0, x1, x0
  427494:	ldr	x1, [sp, #40]
  427498:	bl	4271e0 <ferror@plt+0x231d0>
  42749c:	str	x0, [sp, #56]
  4274a0:	ldr	x0, [sp, #56]
  4274a4:	cmp	x0, #0x0
  4274a8:	b.eq	427530 <ferror@plt+0x23520>  // b.none
  4274ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4274b0:	add	x0, x0, #0xe10
  4274b4:	ldr	x1, [x0]
  4274b8:	ldr	w0, [sp, #52]
  4274bc:	lsl	x0, x0, #3
  4274c0:	add	x0, x1, x0
  4274c4:	ldr	x1, [x0]
  4274c8:	ldr	w0, [sp, #48]
  4274cc:	lsl	x0, x0, #4
  4274d0:	add	x0, x1, x0
  4274d4:	ldr	x1, [x0]
  4274d8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4274dc:	add	x0, x0, #0xe10
  4274e0:	ldr	x2, [x0]
  4274e4:	ldr	w0, [sp, #52]
  4274e8:	lsl	x0, x0, #3
  4274ec:	add	x0, x2, x0
  4274f0:	ldr	x2, [x0]
  4274f4:	ldr	w0, [sp, #48]
  4274f8:	lsl	x0, x0, #4
  4274fc:	add	x0, x2, x0
  427500:	ldr	w0, [x0, #8]
  427504:	mov	w0, w0
  427508:	lsl	x0, x0, #4
  42750c:	add	x0, x1, x0
  427510:	ldr	x1, [sp, #56]
  427514:	cmp	x1, x0
  427518:	b.cs	427530 <ferror@plt+0x23520>  // b.hs, b.nlast
  42751c:	ldr	x0, [sp, #56]
  427520:	ldr	x0, [x0]
  427524:	ldr	x1, [sp, #40]
  427528:	cmp	x1, x0
  42752c:	b.eq	4275a0 <ferror@plt+0x23590>  // b.none
  427530:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427534:	add	x0, x0, #0xe10
  427538:	ldr	x1, [x0]
  42753c:	ldr	w0, [sp, #52]
  427540:	lsl	x0, x0, #3
  427544:	add	x0, x1, x0
  427548:	ldr	x1, [x0]
  42754c:	ldr	w0, [sp, #48]
  427550:	lsl	x0, x0, #4
  427554:	add	x2, x1, x0
  427558:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42755c:	add	x0, x0, #0xe10
  427560:	ldr	x1, [x0]
  427564:	ldr	w0, [sp, #52]
  427568:	lsl	x0, x0, #3
  42756c:	add	x0, x1, x0
  427570:	ldr	x1, [x0]
  427574:	ldr	w0, [sp, #48]
  427578:	lsl	x0, x0, #4
  42757c:	add	x0, x1, x0
  427580:	ldr	x0, [x0]
  427584:	ldr	x1, [sp, #56]
  427588:	sub	x0, x1, x0
  42758c:	asr	x0, x0, #4
  427590:	mov	w1, w0
  427594:	mov	x0, x2
  427598:	bl	4270ec <ferror@plt+0x230dc>
  42759c:	str	x0, [sp, #56]
  4275a0:	ldr	x0, [sp, #56]
  4275a4:	ldr	x1, [sp, #40]
  4275a8:	str	x1, [x0]
  4275ac:	ldr	x0, [sp, #56]
  4275b0:	ldr	x1, [sp, #32]
  4275b4:	str	x1, [x0, #8]
  4275b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4275bc:	add	x0, x0, #0xe08
  4275c0:	bl	441828 <ferror@plt+0x3d818>
  4275c4:	nop
  4275c8:	ldr	x19, [sp, #16]
  4275cc:	ldp	x29, x30, [sp], #64
  4275d0:	ret
  4275d4:	stp	x29, x30, [sp, #-64]!
  4275d8:	mov	x29, sp
  4275dc:	str	x0, [sp, #24]
  4275e0:	str	x1, [sp, #16]
  4275e4:	str	xzr, [sp, #48]
  4275e8:	ldr	x1, [sp, #24]
  4275ec:	mov	x0, #0x7423                	// #29731
  4275f0:	movk	x0, #0x2b11, lsl #16
  4275f4:	movk	x0, #0x42cf, lsl #32
  4275f8:	movk	x0, #0x2034, lsl #48
  4275fc:	umulh	x0, x1, x0
  427600:	lsr	x2, x0, #17
  427604:	mov	x0, #0xf33                 	// #3891
  427608:	movk	x0, #0xb051, lsl #16
  42760c:	movk	x0, #0x901, lsl #32
  427610:	movk	x0, #0x30, lsl #48
  427614:	umulh	x0, x2, x0
  427618:	sub	x1, x2, x0
  42761c:	lsr	x1, x1, #1
  427620:	add	x0, x0, x1
  427624:	lsr	x1, x0, #11
  427628:	mov	x0, x1
  42762c:	lsl	x0, x0, #10
  427630:	sub	x0, x0, x1
  427634:	lsl	x0, x0, #2
  427638:	add	x0, x0, x1
  42763c:	sub	x1, x2, x0
  427640:	mov	w0, w1
  427644:	str	w0, [sp, #44]
  427648:	ldr	x1, [sp, #24]
  42764c:	mov	x0, #0x403                 	// #1027
  427650:	movk	x0, #0x1008, lsl #16
  427654:	movk	x0, #0x4020, lsl #32
  427658:	movk	x0, #0x80, lsl #48
  42765c:	umulh	x0, x1, x0
  427660:	sub	x2, x1, x0
  427664:	lsr	x2, x2, #1
  427668:	add	x0, x0, x2
  42766c:	lsr	x2, x0, #8
  427670:	mov	x0, x2
  427674:	lsl	x0, x0, #9
  427678:	sub	x0, x0, x2
  42767c:	sub	x2, x1, x0
  427680:	mov	w0, w2
  427684:	str	w0, [sp, #40]
  427688:	str	wzr, [sp, #60]
  42768c:	ldr	x0, [sp, #16]
  427690:	str	xzr, [x0]
  427694:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427698:	add	x0, x0, #0xe08
  42769c:	bl	4417e4 <ferror@plt+0x3d7d4>
  4276a0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4276a4:	add	x0, x0, #0xe10
  4276a8:	ldr	x0, [x0]
  4276ac:	cmp	x0, #0x0
  4276b0:	b.eq	4277b4 <ferror@plt+0x237a4>  // b.none
  4276b4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4276b8:	add	x0, x0, #0xe10
  4276bc:	ldr	x1, [x0]
  4276c0:	ldr	w0, [sp, #44]
  4276c4:	lsl	x0, x0, #3
  4276c8:	add	x0, x1, x0
  4276cc:	ldr	x0, [x0]
  4276d0:	cmp	x0, #0x0
  4276d4:	b.eq	4277b4 <ferror@plt+0x237a4>  // b.none
  4276d8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4276dc:	add	x0, x0, #0xe10
  4276e0:	ldr	x1, [x0]
  4276e4:	ldr	w0, [sp, #44]
  4276e8:	lsl	x0, x0, #3
  4276ec:	add	x0, x1, x0
  4276f0:	ldr	x1, [x0]
  4276f4:	ldr	w0, [sp, #40]
  4276f8:	lsl	x0, x0, #4
  4276fc:	add	x0, x1, x0
  427700:	ldr	x1, [sp, #24]
  427704:	bl	4271e0 <ferror@plt+0x231d0>
  427708:	str	x0, [sp, #48]
  42770c:	ldr	x0, [sp, #48]
  427710:	cmp	x0, #0x0
  427714:	b.eq	4277b4 <ferror@plt+0x237a4>  // b.none
  427718:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42771c:	add	x0, x0, #0xe10
  427720:	ldr	x1, [x0]
  427724:	ldr	w0, [sp, #44]
  427728:	lsl	x0, x0, #3
  42772c:	add	x0, x1, x0
  427730:	ldr	x1, [x0]
  427734:	ldr	w0, [sp, #40]
  427738:	lsl	x0, x0, #4
  42773c:	add	x0, x1, x0
  427740:	ldr	x1, [x0]
  427744:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427748:	add	x0, x0, #0xe10
  42774c:	ldr	x2, [x0]
  427750:	ldr	w0, [sp, #44]
  427754:	lsl	x0, x0, #3
  427758:	add	x0, x2, x0
  42775c:	ldr	x2, [x0]
  427760:	ldr	w0, [sp, #40]
  427764:	lsl	x0, x0, #4
  427768:	add	x0, x2, x0
  42776c:	ldr	w0, [x0, #8]
  427770:	mov	w0, w0
  427774:	lsl	x0, x0, #4
  427778:	add	x0, x1, x0
  42777c:	ldr	x1, [sp, #48]
  427780:	cmp	x1, x0
  427784:	b.cs	4277b4 <ferror@plt+0x237a4>  // b.hs, b.nlast
  427788:	ldr	x0, [sp, #48]
  42778c:	ldr	x0, [x0]
  427790:	ldr	x1, [sp, #24]
  427794:	cmp	x1, x0
  427798:	b.ne	4277b4 <ferror@plt+0x237a4>  // b.any
  42779c:	mov	w0, #0x1                   	// #1
  4277a0:	str	w0, [sp, #60]
  4277a4:	ldr	x0, [sp, #48]
  4277a8:	ldr	x1, [x0, #8]
  4277ac:	ldr	x0, [sp, #16]
  4277b0:	str	x1, [x0]
  4277b4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4277b8:	add	x0, x0, #0xe08
  4277bc:	bl	441828 <ferror@plt+0x3d818>
  4277c0:	ldr	w0, [sp, #60]
  4277c4:	ldp	x29, x30, [sp], #64
  4277c8:	ret
  4277cc:	stp	x29, x30, [sp, #-64]!
  4277d0:	mov	x29, sp
  4277d4:	str	x0, [sp, #24]
  4277d8:	ldr	x1, [sp, #24]
  4277dc:	mov	x0, #0x7423                	// #29731
  4277e0:	movk	x0, #0x2b11, lsl #16
  4277e4:	movk	x0, #0x42cf, lsl #32
  4277e8:	movk	x0, #0x2034, lsl #48
  4277ec:	umulh	x0, x1, x0
  4277f0:	lsr	x2, x0, #17
  4277f4:	mov	x0, #0xf33                 	// #3891
  4277f8:	movk	x0, #0xb051, lsl #16
  4277fc:	movk	x0, #0x901, lsl #32
  427800:	movk	x0, #0x30, lsl #48
  427804:	umulh	x0, x2, x0
  427808:	sub	x1, x2, x0
  42780c:	lsr	x1, x1, #1
  427810:	add	x0, x0, x1
  427814:	lsr	x1, x0, #11
  427818:	mov	x0, x1
  42781c:	lsl	x0, x0, #10
  427820:	sub	x0, x0, x1
  427824:	lsl	x0, x0, #2
  427828:	add	x0, x0, x1
  42782c:	sub	x1, x2, x0
  427830:	mov	w0, w1
  427834:	str	w0, [sp, #56]
  427838:	ldr	x1, [sp, #24]
  42783c:	mov	x0, #0x403                 	// #1027
  427840:	movk	x0, #0x1008, lsl #16
  427844:	movk	x0, #0x4020, lsl #32
  427848:	movk	x0, #0x80, lsl #48
  42784c:	umulh	x0, x1, x0
  427850:	sub	x2, x1, x0
  427854:	lsr	x2, x2, #1
  427858:	add	x0, x0, x2
  42785c:	lsr	x2, x0, #8
  427860:	mov	x0, x2
  427864:	lsl	x0, x0, #9
  427868:	sub	x0, x0, x2
  42786c:	sub	x2, x1, x0
  427870:	mov	w0, w2
  427874:	str	w0, [sp, #52]
  427878:	str	wzr, [sp, #60]
  42787c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427880:	add	x0, x0, #0xe08
  427884:	bl	4417e4 <ferror@plt+0x3d7d4>
  427888:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42788c:	add	x0, x0, #0xe10
  427890:	ldr	x0, [x0]
  427894:	cmp	x0, #0x0
  427898:	b.eq	427b08 <ferror@plt+0x23af8>  // b.none
  42789c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4278a0:	add	x0, x0, #0xe10
  4278a4:	ldr	x1, [x0]
  4278a8:	ldr	w0, [sp, #56]
  4278ac:	lsl	x0, x0, #3
  4278b0:	add	x0, x1, x0
  4278b4:	ldr	x0, [x0]
  4278b8:	cmp	x0, #0x0
  4278bc:	b.eq	427b08 <ferror@plt+0x23af8>  // b.none
  4278c0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4278c4:	add	x0, x0, #0xe10
  4278c8:	ldr	x1, [x0]
  4278cc:	ldr	w0, [sp, #56]
  4278d0:	lsl	x0, x0, #3
  4278d4:	add	x0, x1, x0
  4278d8:	ldr	x1, [x0]
  4278dc:	ldr	w0, [sp, #52]
  4278e0:	lsl	x0, x0, #4
  4278e4:	add	x0, x1, x0
  4278e8:	ldr	x1, [sp, #24]
  4278ec:	bl	4271e0 <ferror@plt+0x231d0>
  4278f0:	str	x0, [sp, #40]
  4278f4:	ldr	x0, [sp, #40]
  4278f8:	cmp	x0, #0x0
  4278fc:	b.eq	427b08 <ferror@plt+0x23af8>  // b.none
  427900:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427904:	add	x0, x0, #0xe10
  427908:	ldr	x1, [x0]
  42790c:	ldr	w0, [sp, #56]
  427910:	lsl	x0, x0, #3
  427914:	add	x0, x1, x0
  427918:	ldr	x1, [x0]
  42791c:	ldr	w0, [sp, #52]
  427920:	lsl	x0, x0, #4
  427924:	add	x0, x1, x0
  427928:	ldr	x1, [x0]
  42792c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427930:	add	x0, x0, #0xe10
  427934:	ldr	x2, [x0]
  427938:	ldr	w0, [sp, #56]
  42793c:	lsl	x0, x0, #3
  427940:	add	x0, x2, x0
  427944:	ldr	x2, [x0]
  427948:	ldr	w0, [sp, #52]
  42794c:	lsl	x0, x0, #4
  427950:	add	x0, x2, x0
  427954:	ldr	w0, [x0, #8]
  427958:	mov	w0, w0
  42795c:	lsl	x0, x0, #4
  427960:	add	x0, x1, x0
  427964:	ldr	x1, [sp, #40]
  427968:	cmp	x1, x0
  42796c:	b.cs	427b08 <ferror@plt+0x23af8>  // b.hs, b.nlast
  427970:	ldr	x0, [sp, #40]
  427974:	ldr	x0, [x0]
  427978:	ldr	x1, [sp, #24]
  42797c:	cmp	x1, x0
  427980:	b.ne	427b08 <ferror@plt+0x23af8>  // b.any
  427984:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427988:	add	x0, x0, #0xe10
  42798c:	ldr	x1, [x0]
  427990:	ldr	w0, [sp, #56]
  427994:	lsl	x0, x0, #3
  427998:	add	x0, x1, x0
  42799c:	ldr	x1, [x0]
  4279a0:	ldr	w0, [sp, #52]
  4279a4:	lsl	x0, x0, #4
  4279a8:	add	x0, x1, x0
  4279ac:	ldr	x0, [x0]
  4279b0:	ldr	x1, [sp, #40]
  4279b4:	sub	x0, x1, x0
  4279b8:	asr	x0, x0, #4
  4279bc:	str	w0, [sp, #36]
  4279c0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4279c4:	add	x0, x0, #0xe10
  4279c8:	ldr	x1, [x0]
  4279cc:	ldr	w0, [sp, #56]
  4279d0:	lsl	x0, x0, #3
  4279d4:	add	x0, x1, x0
  4279d8:	ldr	x1, [x0]
  4279dc:	ldr	w0, [sp, #52]
  4279e0:	lsl	x0, x0, #4
  4279e4:	add	x0, x1, x0
  4279e8:	ldr	w1, [x0, #8]
  4279ec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4279f0:	add	x0, x0, #0xe10
  4279f4:	ldr	x2, [x0]
  4279f8:	ldr	w0, [sp, #56]
  4279fc:	lsl	x0, x0, #3
  427a00:	add	x0, x2, x0
  427a04:	ldr	x2, [x0]
  427a08:	ldr	w0, [sp, #52]
  427a0c:	lsl	x0, x0, #4
  427a10:	add	x0, x2, x0
  427a14:	sub	w1, w1, #0x1
  427a18:	str	w1, [x0, #8]
  427a1c:	ldr	x0, [sp, #40]
  427a20:	add	x3, x0, #0x10
  427a24:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427a28:	add	x0, x0, #0xe10
  427a2c:	ldr	x1, [x0]
  427a30:	ldr	w0, [sp, #56]
  427a34:	lsl	x0, x0, #3
  427a38:	add	x0, x1, x0
  427a3c:	ldr	x1, [x0]
  427a40:	ldr	w0, [sp, #52]
  427a44:	lsl	x0, x0, #4
  427a48:	add	x0, x1, x0
  427a4c:	ldr	w1, [x0, #8]
  427a50:	ldr	w0, [sp, #36]
  427a54:	sub	w0, w1, w0
  427a58:	mov	w0, w0
  427a5c:	lsl	x0, x0, #4
  427a60:	mov	x2, x0
  427a64:	mov	x1, x3
  427a68:	ldr	x0, [sp, #40]
  427a6c:	bl	4034e0 <memmove@plt>
  427a70:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427a74:	add	x0, x0, #0xe10
  427a78:	ldr	x1, [x0]
  427a7c:	ldr	w0, [sp, #56]
  427a80:	lsl	x0, x0, #3
  427a84:	add	x0, x1, x0
  427a88:	ldr	x1, [x0]
  427a8c:	ldr	w0, [sp, #52]
  427a90:	lsl	x0, x0, #4
  427a94:	add	x0, x1, x0
  427a98:	ldr	w0, [x0, #8]
  427a9c:	cmp	w0, #0x0
  427aa0:	b.ne	427b00 <ferror@plt+0x23af0>  // b.any
  427aa4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427aa8:	add	x0, x0, #0xe10
  427aac:	ldr	x1, [x0]
  427ab0:	ldr	w0, [sp, #56]
  427ab4:	lsl	x0, x0, #3
  427ab8:	add	x0, x1, x0
  427abc:	ldr	x1, [x0]
  427ac0:	ldr	w0, [sp, #52]
  427ac4:	lsl	x0, x0, #4
  427ac8:	add	x0, x1, x0
  427acc:	ldr	x0, [x0]
  427ad0:	bl	403bf0 <free@plt>
  427ad4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427ad8:	add	x0, x0, #0xe10
  427adc:	ldr	x1, [x0]
  427ae0:	ldr	w0, [sp, #56]
  427ae4:	lsl	x0, x0, #3
  427ae8:	add	x0, x1, x0
  427aec:	ldr	x1, [x0]
  427af0:	ldr	w0, [sp, #52]
  427af4:	lsl	x0, x0, #4
  427af8:	add	x0, x1, x0
  427afc:	str	xzr, [x0]
  427b00:	mov	w0, #0x1                   	// #1
  427b04:	str	w0, [sp, #60]
  427b08:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  427b0c:	add	x0, x0, #0xe08
  427b10:	bl	441828 <ferror@plt+0x3d818>
  427b14:	ldr	w0, [sp, #60]
  427b18:	ldp	x29, x30, [sp], #64
  427b1c:	ret
  427b20:	stp	x29, x30, [sp, #-16]!
  427b24:	mov	x29, sp
  427b28:	mov	x0, #0x10                  	// #16
  427b2c:	bl	426230 <ferror@plt+0x22220>
  427b30:	ldp	x29, x30, [sp], #16
  427b34:	ret
  427b38:	stp	x29, x30, [sp, #-32]!
  427b3c:	mov	x29, sp
  427b40:	str	x0, [sp, #24]
  427b44:	mov	x2, #0x8                   	// #8
  427b48:	ldr	x1, [sp, #24]
  427b4c:	mov	x0, #0x10                  	// #16
  427b50:	bl	426448 <ferror@plt+0x22438>
  427b54:	nop
  427b58:	ldp	x29, x30, [sp], #32
  427b5c:	ret
  427b60:	stp	x29, x30, [sp, #-32]!
  427b64:	mov	x29, sp
  427b68:	str	x0, [sp, #24]
  427b6c:	ldr	x1, [sp, #24]
  427b70:	mov	x0, #0x10                  	// #16
  427b74:	bl	4262b4 <ferror@plt+0x222a4>
  427b78:	nop
  427b7c:	ldp	x29, x30, [sp], #32
  427b80:	ret
  427b84:	stp	x29, x30, [sp, #-32]!
  427b88:	mov	x29, sp
  427b8c:	str	x0, [sp, #24]
  427b90:	str	x1, [sp, #16]
  427b94:	mov	x2, #0x0                   	// #0
  427b98:	ldr	x1, [sp, #16]
  427b9c:	ldr	x0, [sp, #24]
  427ba0:	bl	428554 <ferror@plt+0x24544>
  427ba4:	ldr	x0, [sp, #24]
  427ba8:	bl	427b38 <ferror@plt+0x23b28>
  427bac:	nop
  427bb0:	ldp	x29, x30, [sp], #32
  427bb4:	ret
  427bb8:	stp	x29, x30, [sp, #-48]!
  427bbc:	mov	x29, sp
  427bc0:	str	x0, [sp, #24]
  427bc4:	str	x1, [sp, #16]
  427bc8:	mov	x0, #0x10                  	// #16
  427bcc:	bl	426124 <ferror@plt+0x22114>
  427bd0:	str	x0, [sp, #40]
  427bd4:	ldr	x0, [sp, #40]
  427bd8:	ldr	x1, [sp, #16]
  427bdc:	str	x1, [x0]
  427be0:	ldr	x0, [sp, #40]
  427be4:	str	xzr, [x0, #8]
  427be8:	ldr	x0, [sp, #24]
  427bec:	cmp	x0, #0x0
  427bf0:	b.eq	427c14 <ferror@plt+0x23c04>  // b.none
  427bf4:	ldr	x0, [sp, #24]
  427bf8:	bl	4284d4 <ferror@plt+0x244c4>
  427bfc:	str	x0, [sp, #32]
  427c00:	ldr	x0, [sp, #32]
  427c04:	ldr	x1, [sp, #40]
  427c08:	str	x1, [x0, #8]
  427c0c:	ldr	x0, [sp, #24]
  427c10:	b	427c18 <ferror@plt+0x23c08>
  427c14:	ldr	x0, [sp, #40]
  427c18:	ldp	x29, x30, [sp], #48
  427c1c:	ret
  427c20:	stp	x29, x30, [sp, #-48]!
  427c24:	mov	x29, sp
  427c28:	str	x0, [sp, #24]
  427c2c:	str	x1, [sp, #16]
  427c30:	mov	x0, #0x10                  	// #16
  427c34:	bl	426124 <ferror@plt+0x22114>
  427c38:	str	x0, [sp, #40]
  427c3c:	ldr	x0, [sp, #40]
  427c40:	ldr	x1, [sp, #16]
  427c44:	str	x1, [x0]
  427c48:	ldr	x0, [sp, #40]
  427c4c:	ldr	x1, [sp, #24]
  427c50:	str	x1, [x0, #8]
  427c54:	ldr	x0, [sp, #40]
  427c58:	ldp	x29, x30, [sp], #48
  427c5c:	ret
  427c60:	stp	x29, x30, [sp, #-80]!
  427c64:	mov	x29, sp
  427c68:	str	x0, [sp, #40]
  427c6c:	str	x1, [sp, #32]
  427c70:	str	w2, [sp, #28]
  427c74:	ldr	w0, [sp, #28]
  427c78:	cmp	w0, #0x0
  427c7c:	b.ge	427c90 <ferror@plt+0x23c80>  // b.tcont
  427c80:	ldr	x1, [sp, #32]
  427c84:	ldr	x0, [sp, #40]
  427c88:	bl	427bb8 <ferror@plt+0x23ba8>
  427c8c:	b	427d44 <ferror@plt+0x23d34>
  427c90:	ldr	w0, [sp, #28]
  427c94:	cmp	w0, #0x0
  427c98:	b.ne	427cac <ferror@plt+0x23c9c>  // b.any
  427c9c:	ldr	x1, [sp, #32]
  427ca0:	ldr	x0, [sp, #40]
  427ca4:	bl	427c20 <ferror@plt+0x23c10>
  427ca8:	b	427d44 <ferror@plt+0x23d34>
  427cac:	mov	x0, #0x10                  	// #16
  427cb0:	bl	426124 <ferror@plt+0x22114>
  427cb4:	str	x0, [sp, #56]
  427cb8:	ldr	x0, [sp, #56]
  427cbc:	ldr	x1, [sp, #32]
  427cc0:	str	x1, [x0]
  427cc4:	ldr	x0, [sp, #40]
  427cc8:	cmp	x0, #0x0
  427ccc:	b.ne	427ce0 <ferror@plt+0x23cd0>  // b.any
  427cd0:	ldr	x0, [sp, #56]
  427cd4:	str	xzr, [x0, #8]
  427cd8:	ldr	x0, [sp, #56]
  427cdc:	b	427d44 <ferror@plt+0x23d34>
  427ce0:	str	xzr, [sp, #72]
  427ce4:	ldr	x0, [sp, #40]
  427ce8:	str	x0, [sp, #64]
  427cec:	b	427d04 <ferror@plt+0x23cf4>
  427cf0:	ldr	x0, [sp, #64]
  427cf4:	str	x0, [sp, #72]
  427cf8:	ldr	x0, [sp, #64]
  427cfc:	ldr	x0, [x0, #8]
  427d00:	str	x0, [sp, #64]
  427d04:	ldr	w0, [sp, #28]
  427d08:	sub	w1, w0, #0x1
  427d0c:	str	w1, [sp, #28]
  427d10:	cmp	w0, #0x0
  427d14:	b.le	427d24 <ferror@plt+0x23d14>
  427d18:	ldr	x0, [sp, #64]
  427d1c:	cmp	x0, #0x0
  427d20:	b.ne	427cf0 <ferror@plt+0x23ce0>  // b.any
  427d24:	ldr	x0, [sp, #72]
  427d28:	ldr	x1, [x0, #8]
  427d2c:	ldr	x0, [sp, #56]
  427d30:	str	x1, [x0, #8]
  427d34:	ldr	x0, [sp, #72]
  427d38:	ldr	x1, [sp, #56]
  427d3c:	str	x1, [x0, #8]
  427d40:	ldr	x0, [sp, #40]
  427d44:	ldp	x29, x30, [sp], #80
  427d48:	ret
  427d4c:	stp	x29, x30, [sp, #-64]!
  427d50:	mov	x29, sp
  427d54:	str	x0, [sp, #40]
  427d58:	str	x1, [sp, #32]
  427d5c:	str	x2, [sp, #24]
  427d60:	ldr	x0, [sp, #40]
  427d64:	cmp	x0, #0x0
  427d68:	b.ne	427dc4 <ferror@plt+0x23db4>  // b.any
  427d6c:	mov	x0, #0x10                  	// #16
  427d70:	bl	426124 <ferror@plt+0x22114>
  427d74:	str	x0, [sp, #40]
  427d78:	ldr	x0, [sp, #40]
  427d7c:	ldr	x1, [sp, #24]
  427d80:	str	x1, [x0]
  427d84:	ldr	x0, [sp, #40]
  427d88:	str	xzr, [x0, #8]
  427d8c:	ldr	x0, [sp, #32]
  427d90:	cmp	x0, #0x0
  427d94:	b.eq	427dbc <ferror@plt+0x23dac>  // b.none
  427d98:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  427d9c:	add	x2, x0, #0xe80
  427da0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  427da4:	add	x1, x0, #0xea8
  427da8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  427dac:	add	x0, x0, #0xe90
  427db0:	bl	41aa2c <ferror@plt+0x16a1c>
  427db4:	ldr	x0, [sp, #40]
  427db8:	b	427e7c <ferror@plt+0x23e6c>
  427dbc:	ldr	x0, [sp, #40]
  427dc0:	b	427e7c <ferror@plt+0x23e6c>
  427dc4:	str	xzr, [sp, #48]
  427dc8:	ldr	x0, [sp, #40]
  427dcc:	str	x0, [sp, #56]
  427dd0:	b	427df8 <ferror@plt+0x23de8>
  427dd4:	ldr	x1, [sp, #56]
  427dd8:	ldr	x0, [sp, #32]
  427ddc:	cmp	x1, x0
  427de0:	b.eq	427e08 <ferror@plt+0x23df8>  // b.none
  427de4:	ldr	x0, [sp, #56]
  427de8:	str	x0, [sp, #48]
  427dec:	ldr	x0, [sp, #48]
  427df0:	ldr	x0, [x0, #8]
  427df4:	str	x0, [sp, #56]
  427df8:	ldr	x0, [sp, #56]
  427dfc:	cmp	x0, #0x0
  427e00:	b.ne	427dd4 <ferror@plt+0x23dc4>  // b.any
  427e04:	b	427e0c <ferror@plt+0x23dfc>
  427e08:	nop
  427e0c:	ldr	x0, [sp, #48]
  427e10:	cmp	x0, #0x0
  427e14:	b.ne	427e44 <ferror@plt+0x23e34>  // b.any
  427e18:	mov	x0, #0x10                  	// #16
  427e1c:	bl	426124 <ferror@plt+0x22114>
  427e20:	str	x0, [sp, #56]
  427e24:	ldr	x0, [sp, #56]
  427e28:	ldr	x1, [sp, #24]
  427e2c:	str	x1, [x0]
  427e30:	ldr	x0, [sp, #56]
  427e34:	ldr	x1, [sp, #40]
  427e38:	str	x1, [x0, #8]
  427e3c:	ldr	x0, [sp, #56]
  427e40:	b	427e7c <ferror@plt+0x23e6c>
  427e44:	mov	x0, #0x10                  	// #16
  427e48:	bl	426124 <ferror@plt+0x22114>
  427e4c:	str	x0, [sp, #56]
  427e50:	ldr	x0, [sp, #56]
  427e54:	ldr	x1, [sp, #24]
  427e58:	str	x1, [x0]
  427e5c:	ldr	x0, [sp, #48]
  427e60:	ldr	x1, [x0, #8]
  427e64:	ldr	x0, [sp, #56]
  427e68:	str	x1, [x0, #8]
  427e6c:	ldr	x0, [sp, #48]
  427e70:	ldr	x1, [sp, #56]
  427e74:	str	x1, [x0, #8]
  427e78:	ldr	x0, [sp, #40]
  427e7c:	ldp	x29, x30, [sp], #64
  427e80:	ret
  427e84:	stp	x29, x30, [sp, #-32]!
  427e88:	mov	x29, sp
  427e8c:	str	x0, [sp, #24]
  427e90:	str	x1, [sp, #16]
  427e94:	ldr	x0, [sp, #16]
  427e98:	cmp	x0, #0x0
  427e9c:	b.eq	427ecc <ferror@plt+0x23ebc>  // b.none
  427ea0:	ldr	x0, [sp, #24]
  427ea4:	cmp	x0, #0x0
  427ea8:	b.eq	427ec4 <ferror@plt+0x23eb4>  // b.none
  427eac:	ldr	x0, [sp, #24]
  427eb0:	bl	4284d4 <ferror@plt+0x244c4>
  427eb4:	mov	x1, x0
  427eb8:	ldr	x0, [sp, #16]
  427ebc:	str	x0, [x1, #8]
  427ec0:	b	427ecc <ferror@plt+0x23ebc>
  427ec4:	ldr	x0, [sp, #16]
  427ec8:	str	x0, [sp, #24]
  427ecc:	ldr	x0, [sp, #24]
  427ed0:	ldp	x29, x30, [sp], #32
  427ed4:	ret
  427ed8:	stp	x29, x30, [sp, #-48]!
  427edc:	mov	x29, sp
  427ee0:	str	x0, [sp, #24]
  427ee4:	str	x1, [sp, #16]
  427ee8:	str	xzr, [sp, #32]
  427eec:	ldr	x0, [sp, #24]
  427ef0:	str	x0, [sp, #40]
  427ef4:	b	427f58 <ferror@plt+0x23f48>
  427ef8:	ldr	x0, [sp, #40]
  427efc:	ldr	x0, [x0]
  427f00:	ldr	x1, [sp, #16]
  427f04:	cmp	x1, x0
  427f08:	b.ne	427f44 <ferror@plt+0x23f34>  // b.any
  427f0c:	ldr	x0, [sp, #32]
  427f10:	cmp	x0, #0x0
  427f14:	b.eq	427f2c <ferror@plt+0x23f1c>  // b.none
  427f18:	ldr	x0, [sp, #40]
  427f1c:	ldr	x1, [x0, #8]
  427f20:	ldr	x0, [sp, #32]
  427f24:	str	x1, [x0, #8]
  427f28:	b	427f38 <ferror@plt+0x23f28>
  427f2c:	ldr	x0, [sp, #40]
  427f30:	ldr	x0, [x0, #8]
  427f34:	str	x0, [sp, #24]
  427f38:	ldr	x0, [sp, #40]
  427f3c:	bl	427b60 <ferror@plt+0x23b50>
  427f40:	b	427f64 <ferror@plt+0x23f54>
  427f44:	ldr	x0, [sp, #40]
  427f48:	str	x0, [sp, #32]
  427f4c:	ldr	x0, [sp, #32]
  427f50:	ldr	x0, [x0, #8]
  427f54:	str	x0, [sp, #40]
  427f58:	ldr	x0, [sp, #40]
  427f5c:	cmp	x0, #0x0
  427f60:	b.ne	427ef8 <ferror@plt+0x23ee8>  // b.any
  427f64:	ldr	x0, [sp, #24]
  427f68:	ldp	x29, x30, [sp], #48
  427f6c:	ret
  427f70:	stp	x29, x30, [sp, #-64]!
  427f74:	mov	x29, sp
  427f78:	str	x0, [sp, #24]
  427f7c:	str	x1, [sp, #16]
  427f80:	str	xzr, [sp, #48]
  427f84:	ldr	x0, [sp, #24]
  427f88:	str	x0, [sp, #56]
  427f8c:	b	427ffc <ferror@plt+0x23fec>
  427f90:	ldr	x0, [sp, #56]
  427f94:	ldr	x0, [x0]
  427f98:	ldr	x1, [sp, #16]
  427f9c:	cmp	x1, x0
  427fa0:	b.ne	427fe8 <ferror@plt+0x23fd8>  // b.any
  427fa4:	ldr	x0, [sp, #56]
  427fa8:	ldr	x0, [x0, #8]
  427fac:	str	x0, [sp, #40]
  427fb0:	ldr	x0, [sp, #48]
  427fb4:	cmp	x0, #0x0
  427fb8:	b.eq	427fcc <ferror@plt+0x23fbc>  // b.none
  427fbc:	ldr	x0, [sp, #48]
  427fc0:	ldr	x1, [sp, #40]
  427fc4:	str	x1, [x0, #8]
  427fc8:	b	427fd4 <ferror@plt+0x23fc4>
  427fcc:	ldr	x0, [sp, #40]
  427fd0:	str	x0, [sp, #24]
  427fd4:	ldr	x0, [sp, #56]
  427fd8:	bl	427b60 <ferror@plt+0x23b50>
  427fdc:	ldr	x0, [sp, #40]
  427fe0:	str	x0, [sp, #56]
  427fe4:	b	427ffc <ferror@plt+0x23fec>
  427fe8:	ldr	x0, [sp, #56]
  427fec:	str	x0, [sp, #48]
  427ff0:	ldr	x0, [sp, #48]
  427ff4:	ldr	x0, [x0, #8]
  427ff8:	str	x0, [sp, #56]
  427ffc:	ldr	x0, [sp, #56]
  428000:	cmp	x0, #0x0
  428004:	b.ne	427f90 <ferror@plt+0x23f80>  // b.any
  428008:	ldr	x0, [sp, #24]
  42800c:	ldp	x29, x30, [sp], #64
  428010:	ret
  428014:	sub	sp, sp, #0x20
  428018:	str	x0, [sp, #8]
  42801c:	str	x1, [sp]
  428020:	str	xzr, [sp, #16]
  428024:	ldr	x0, [sp, #8]
  428028:	str	x0, [sp, #24]
  42802c:	b	428098 <ferror@plt+0x24088>
  428030:	ldr	x1, [sp, #24]
  428034:	ldr	x0, [sp]
  428038:	cmp	x1, x0
  42803c:	b.ne	428084 <ferror@plt+0x24074>  // b.any
  428040:	ldr	x0, [sp, #16]
  428044:	cmp	x0, #0x0
  428048:	b.eq	42805c <ferror@plt+0x2404c>  // b.none
  42804c:	ldr	x0, [sp, #24]
  428050:	ldr	x1, [x0, #8]
  428054:	ldr	x0, [sp, #16]
  428058:	str	x1, [x0, #8]
  42805c:	ldr	x1, [sp, #8]
  428060:	ldr	x0, [sp, #24]
  428064:	cmp	x1, x0
  428068:	b.ne	428078 <ferror@plt+0x24068>  // b.any
  42806c:	ldr	x0, [sp, #8]
  428070:	ldr	x0, [x0, #8]
  428074:	str	x0, [sp, #8]
  428078:	ldr	x0, [sp, #24]
  42807c:	str	xzr, [x0, #8]
  428080:	b	4280a4 <ferror@plt+0x24094>
  428084:	ldr	x0, [sp, #24]
  428088:	str	x0, [sp, #16]
  42808c:	ldr	x0, [sp, #24]
  428090:	ldr	x0, [x0, #8]
  428094:	str	x0, [sp, #24]
  428098:	ldr	x0, [sp, #24]
  42809c:	cmp	x0, #0x0
  4280a0:	b.ne	428030 <ferror@plt+0x24020>  // b.any
  4280a4:	ldr	x0, [sp, #8]
  4280a8:	add	sp, sp, #0x20
  4280ac:	ret
  4280b0:	stp	x29, x30, [sp, #-32]!
  4280b4:	mov	x29, sp
  4280b8:	str	x0, [sp, #24]
  4280bc:	str	x1, [sp, #16]
  4280c0:	ldr	x1, [sp, #16]
  4280c4:	ldr	x0, [sp, #24]
  4280c8:	bl	428014 <ferror@plt+0x24004>
  4280cc:	ldp	x29, x30, [sp], #32
  4280d0:	ret
  4280d4:	stp	x29, x30, [sp, #-32]!
  4280d8:	mov	x29, sp
  4280dc:	str	x0, [sp, #24]
  4280e0:	str	x1, [sp, #16]
  4280e4:	ldr	x1, [sp, #16]
  4280e8:	ldr	x0, [sp, #24]
  4280ec:	bl	428014 <ferror@plt+0x24004>
  4280f0:	str	x0, [sp, #24]
  4280f4:	ldr	x1, [sp, #16]
  4280f8:	mov	x0, #0x10                  	// #16
  4280fc:	bl	4262b4 <ferror@plt+0x222a4>
  428100:	ldr	x0, [sp, #24]
  428104:	ldp	x29, x30, [sp], #32
  428108:	ret
  42810c:	stp	x29, x30, [sp, #-32]!
  428110:	mov	x29, sp
  428114:	str	x0, [sp, #24]
  428118:	mov	x2, #0x0                   	// #0
  42811c:	mov	x1, #0x0                   	// #0
  428120:	ldr	x0, [sp, #24]
  428124:	bl	428130 <ferror@plt+0x24120>
  428128:	ldp	x29, x30, [sp], #32
  42812c:	ret
  428130:	stp	x29, x30, [sp, #-64]!
  428134:	mov	x29, sp
  428138:	str	x0, [sp, #40]
  42813c:	str	x1, [sp, #32]
  428140:	str	x2, [sp, #24]
  428144:	str	xzr, [sp, #56]
  428148:	ldr	x0, [sp, #40]
  42814c:	cmp	x0, #0x0
  428150:	b.eq	428238 <ferror@plt+0x24228>  // b.none
  428154:	mov	x0, #0x10                  	// #16
  428158:	bl	426124 <ferror@plt+0x22114>
  42815c:	str	x0, [sp, #56]
  428160:	ldr	x0, [sp, #32]
  428164:	cmp	x0, #0x0
  428168:	b.eq	428190 <ferror@plt+0x24180>  // b.none
  42816c:	ldr	x0, [sp, #40]
  428170:	ldr	x0, [x0]
  428174:	ldr	x2, [sp, #32]
  428178:	ldr	x1, [sp, #24]
  42817c:	blr	x2
  428180:	mov	x1, x0
  428184:	ldr	x0, [sp, #56]
  428188:	str	x1, [x0]
  42818c:	b	4281a0 <ferror@plt+0x24190>
  428190:	ldr	x0, [sp, #40]
  428194:	ldr	x1, [x0]
  428198:	ldr	x0, [sp, #56]
  42819c:	str	x1, [x0]
  4281a0:	ldr	x0, [sp, #56]
  4281a4:	str	x0, [sp, #48]
  4281a8:	ldr	x0, [sp, #40]
  4281ac:	ldr	x0, [x0, #8]
  4281b0:	str	x0, [sp, #40]
  4281b4:	b	428224 <ferror@plt+0x24214>
  4281b8:	mov	x0, #0x10                  	// #16
  4281bc:	bl	426124 <ferror@plt+0x22114>
  4281c0:	mov	x1, x0
  4281c4:	ldr	x0, [sp, #48]
  4281c8:	str	x1, [x0, #8]
  4281cc:	ldr	x0, [sp, #48]
  4281d0:	ldr	x0, [x0, #8]
  4281d4:	str	x0, [sp, #48]
  4281d8:	ldr	x0, [sp, #32]
  4281dc:	cmp	x0, #0x0
  4281e0:	b.eq	428208 <ferror@plt+0x241f8>  // b.none
  4281e4:	ldr	x0, [sp, #40]
  4281e8:	ldr	x0, [x0]
  4281ec:	ldr	x2, [sp, #32]
  4281f0:	ldr	x1, [sp, #24]
  4281f4:	blr	x2
  4281f8:	mov	x1, x0
  4281fc:	ldr	x0, [sp, #48]
  428200:	str	x1, [x0]
  428204:	b	428218 <ferror@plt+0x24208>
  428208:	ldr	x0, [sp, #40]
  42820c:	ldr	x1, [x0]
  428210:	ldr	x0, [sp, #48]
  428214:	str	x1, [x0]
  428218:	ldr	x0, [sp, #40]
  42821c:	ldr	x0, [x0, #8]
  428220:	str	x0, [sp, #40]
  428224:	ldr	x0, [sp, #40]
  428228:	cmp	x0, #0x0
  42822c:	b.ne	4281b8 <ferror@plt+0x241a8>  // b.any
  428230:	ldr	x0, [sp, #48]
  428234:	str	xzr, [x0, #8]
  428238:	ldr	x0, [sp, #56]
  42823c:	ldp	x29, x30, [sp], #64
  428240:	ret
  428244:	sub	sp, sp, #0x20
  428248:	str	x0, [sp, #8]
  42824c:	str	xzr, [sp, #24]
  428250:	b	42827c <ferror@plt+0x2426c>
  428254:	ldr	x0, [sp, #8]
  428258:	ldr	x0, [x0, #8]
  42825c:	str	x0, [sp, #16]
  428260:	ldr	x0, [sp, #8]
  428264:	ldr	x1, [sp, #24]
  428268:	str	x1, [x0, #8]
  42826c:	ldr	x0, [sp, #8]
  428270:	str	x0, [sp, #24]
  428274:	ldr	x0, [sp, #16]
  428278:	str	x0, [sp, #8]
  42827c:	ldr	x0, [sp, #8]
  428280:	cmp	x0, #0x0
  428284:	b.ne	428254 <ferror@plt+0x24244>  // b.any
  428288:	ldr	x0, [sp, #24]
  42828c:	add	sp, sp, #0x20
  428290:	ret
  428294:	sub	sp, sp, #0x10
  428298:	str	x0, [sp, #8]
  42829c:	str	w1, [sp, #4]
  4282a0:	b	4282b0 <ferror@plt+0x242a0>
  4282a4:	ldr	x0, [sp, #8]
  4282a8:	ldr	x0, [x0, #8]
  4282ac:	str	x0, [sp, #8]
  4282b0:	ldr	w0, [sp, #4]
  4282b4:	sub	w1, w0, #0x1
  4282b8:	str	w1, [sp, #4]
  4282bc:	cmp	w0, #0x0
  4282c0:	b.eq	4282d0 <ferror@plt+0x242c0>  // b.none
  4282c4:	ldr	x0, [sp, #8]
  4282c8:	cmp	x0, #0x0
  4282cc:	b.ne	4282a4 <ferror@plt+0x24294>  // b.any
  4282d0:	ldr	x0, [sp, #8]
  4282d4:	add	sp, sp, #0x10
  4282d8:	ret
  4282dc:	sub	sp, sp, #0x10
  4282e0:	str	x0, [sp, #8]
  4282e4:	str	w1, [sp, #4]
  4282e8:	b	4282f8 <ferror@plt+0x242e8>
  4282ec:	ldr	x0, [sp, #8]
  4282f0:	ldr	x0, [x0, #8]
  4282f4:	str	x0, [sp, #8]
  4282f8:	ldr	w0, [sp, #4]
  4282fc:	sub	w1, w0, #0x1
  428300:	str	w1, [sp, #4]
  428304:	cmp	w0, #0x0
  428308:	b.eq	428318 <ferror@plt+0x24308>  // b.none
  42830c:	ldr	x0, [sp, #8]
  428310:	cmp	x0, #0x0
  428314:	b.ne	4282ec <ferror@plt+0x242dc>  // b.any
  428318:	ldr	x0, [sp, #8]
  42831c:	cmp	x0, #0x0
  428320:	b.eq	428330 <ferror@plt+0x24320>  // b.none
  428324:	ldr	x0, [sp, #8]
  428328:	ldr	x0, [x0]
  42832c:	b	428334 <ferror@plt+0x24324>
  428330:	mov	x0, #0x0                   	// #0
  428334:	add	sp, sp, #0x10
  428338:	ret
  42833c:	sub	sp, sp, #0x10
  428340:	str	x0, [sp, #8]
  428344:	str	x1, [sp]
  428348:	b	42836c <ferror@plt+0x2435c>
  42834c:	ldr	x0, [sp, #8]
  428350:	ldr	x0, [x0]
  428354:	ldr	x1, [sp]
  428358:	cmp	x1, x0
  42835c:	b.eq	42837c <ferror@plt+0x2436c>  // b.none
  428360:	ldr	x0, [sp, #8]
  428364:	ldr	x0, [x0, #8]
  428368:	str	x0, [sp, #8]
  42836c:	ldr	x0, [sp, #8]
  428370:	cmp	x0, #0x0
  428374:	b.ne	42834c <ferror@plt+0x2433c>  // b.any
  428378:	b	428380 <ferror@plt+0x24370>
  42837c:	nop
  428380:	ldr	x0, [sp, #8]
  428384:	add	sp, sp, #0x10
  428388:	ret
  42838c:	stp	x29, x30, [sp, #-48]!
  428390:	mov	x29, sp
  428394:	str	x0, [sp, #40]
  428398:	str	x1, [sp, #32]
  42839c:	str	x2, [sp, #24]
  4283a0:	ldr	x0, [sp, #24]
  4283a4:	cmp	x0, #0x0
  4283a8:	b.ne	428400 <ferror@plt+0x243f0>  // b.any
  4283ac:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4283b0:	add	x2, x0, #0xe98
  4283b4:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4283b8:	add	x1, x0, #0xec0
  4283bc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4283c0:	add	x0, x0, #0xe90
  4283c4:	bl	41aa2c <ferror@plt+0x16a1c>
  4283c8:	ldr	x0, [sp, #40]
  4283cc:	b	428410 <ferror@plt+0x24400>
  4283d0:	ldr	x0, [sp, #40]
  4283d4:	ldr	x0, [x0]
  4283d8:	ldr	x2, [sp, #24]
  4283dc:	ldr	x1, [sp, #32]
  4283e0:	blr	x2
  4283e4:	cmp	w0, #0x0
  4283e8:	b.ne	4283f4 <ferror@plt+0x243e4>  // b.any
  4283ec:	ldr	x0, [sp, #40]
  4283f0:	b	428410 <ferror@plt+0x24400>
  4283f4:	ldr	x0, [sp, #40]
  4283f8:	ldr	x0, [x0, #8]
  4283fc:	str	x0, [sp, #40]
  428400:	ldr	x0, [sp, #40]
  428404:	cmp	x0, #0x0
  428408:	b.ne	4283d0 <ferror@plt+0x243c0>  // b.any
  42840c:	mov	x0, #0x0                   	// #0
  428410:	ldp	x29, x30, [sp], #48
  428414:	ret
  428418:	sub	sp, sp, #0x20
  42841c:	str	x0, [sp, #8]
  428420:	str	x1, [sp]
  428424:	str	wzr, [sp, #28]
  428428:	b	42845c <ferror@plt+0x2444c>
  42842c:	ldr	x1, [sp, #8]
  428430:	ldr	x0, [sp]
  428434:	cmp	x1, x0
  428438:	b.ne	428444 <ferror@plt+0x24434>  // b.any
  42843c:	ldr	w0, [sp, #28]
  428440:	b	42846c <ferror@plt+0x2445c>
  428444:	ldr	w0, [sp, #28]
  428448:	add	w0, w0, #0x1
  42844c:	str	w0, [sp, #28]
  428450:	ldr	x0, [sp, #8]
  428454:	ldr	x0, [x0, #8]
  428458:	str	x0, [sp, #8]
  42845c:	ldr	x0, [sp, #8]
  428460:	cmp	x0, #0x0
  428464:	b.ne	42842c <ferror@plt+0x2441c>  // b.any
  428468:	mov	w0, #0xffffffff            	// #-1
  42846c:	add	sp, sp, #0x20
  428470:	ret
  428474:	sub	sp, sp, #0x20
  428478:	str	x0, [sp, #8]
  42847c:	str	x1, [sp]
  428480:	str	wzr, [sp, #28]
  428484:	b	4284bc <ferror@plt+0x244ac>
  428488:	ldr	x0, [sp, #8]
  42848c:	ldr	x0, [x0]
  428490:	ldr	x1, [sp]
  428494:	cmp	x1, x0
  428498:	b.ne	4284a4 <ferror@plt+0x24494>  // b.any
  42849c:	ldr	w0, [sp, #28]
  4284a0:	b	4284cc <ferror@plt+0x244bc>
  4284a4:	ldr	w0, [sp, #28]
  4284a8:	add	w0, w0, #0x1
  4284ac:	str	w0, [sp, #28]
  4284b0:	ldr	x0, [sp, #8]
  4284b4:	ldr	x0, [x0, #8]
  4284b8:	str	x0, [sp, #8]
  4284bc:	ldr	x0, [sp, #8]
  4284c0:	cmp	x0, #0x0
  4284c4:	b.ne	428488 <ferror@plt+0x24478>  // b.any
  4284c8:	mov	w0, #0xffffffff            	// #-1
  4284cc:	add	sp, sp, #0x20
  4284d0:	ret
  4284d4:	sub	sp, sp, #0x10
  4284d8:	str	x0, [sp, #8]
  4284dc:	ldr	x0, [sp, #8]
  4284e0:	cmp	x0, #0x0
  4284e4:	b.eq	428508 <ferror@plt+0x244f8>  // b.none
  4284e8:	b	4284f8 <ferror@plt+0x244e8>
  4284ec:	ldr	x0, [sp, #8]
  4284f0:	ldr	x0, [x0, #8]
  4284f4:	str	x0, [sp, #8]
  4284f8:	ldr	x0, [sp, #8]
  4284fc:	ldr	x0, [x0, #8]
  428500:	cmp	x0, #0x0
  428504:	b.ne	4284ec <ferror@plt+0x244dc>  // b.any
  428508:	ldr	x0, [sp, #8]
  42850c:	add	sp, sp, #0x10
  428510:	ret
  428514:	sub	sp, sp, #0x20
  428518:	str	x0, [sp, #8]
  42851c:	str	wzr, [sp, #28]
  428520:	b	42853c <ferror@plt+0x2452c>
  428524:	ldr	w0, [sp, #28]
  428528:	add	w0, w0, #0x1
  42852c:	str	w0, [sp, #28]
  428530:	ldr	x0, [sp, #8]
  428534:	ldr	x0, [x0, #8]
  428538:	str	x0, [sp, #8]
  42853c:	ldr	x0, [sp, #8]
  428540:	cmp	x0, #0x0
  428544:	b.ne	428524 <ferror@plt+0x24514>  // b.any
  428548:	ldr	w0, [sp, #28]
  42854c:	add	sp, sp, #0x20
  428550:	ret
  428554:	stp	x29, x30, [sp, #-64]!
  428558:	mov	x29, sp
  42855c:	str	x0, [sp, #40]
  428560:	str	x1, [sp, #32]
  428564:	str	x2, [sp, #24]
  428568:	b	428594 <ferror@plt+0x24584>
  42856c:	ldr	x0, [sp, #40]
  428570:	ldr	x0, [x0, #8]
  428574:	str	x0, [sp, #56]
  428578:	ldr	x0, [sp, #40]
  42857c:	ldr	x0, [x0]
  428580:	ldr	x2, [sp, #32]
  428584:	ldr	x1, [sp, #24]
  428588:	blr	x2
  42858c:	ldr	x0, [sp, #56]
  428590:	str	x0, [sp, #40]
  428594:	ldr	x0, [sp, #40]
  428598:	cmp	x0, #0x0
  42859c:	b.ne	42856c <ferror@plt+0x2455c>  // b.any
  4285a0:	nop
  4285a4:	nop
  4285a8:	ldp	x29, x30, [sp], #64
  4285ac:	ret
  4285b0:	stp	x29, x30, [sp, #-80]!
  4285b4:	mov	x29, sp
  4285b8:	str	x0, [sp, #40]
  4285bc:	str	x1, [sp, #32]
  4285c0:	str	x2, [sp, #24]
  4285c4:	str	x3, [sp, #16]
  4285c8:	ldr	x0, [sp, #40]
  4285cc:	str	x0, [sp, #72]
  4285d0:	str	xzr, [sp, #64]
  4285d4:	ldr	x0, [sp, #24]
  4285d8:	cmp	x0, #0x0
  4285dc:	b.ne	428604 <ferror@plt+0x245f4>  // b.any
  4285e0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4285e4:	add	x2, x0, #0xe98
  4285e8:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4285ec:	add	x1, x0, #0xed8
  4285f0:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  4285f4:	add	x0, x0, #0xe90
  4285f8:	bl	41aa2c <ferror@plt+0x16a1c>
  4285fc:	ldr	x0, [sp, #40]
  428600:	b	428738 <ferror@plt+0x24728>
  428604:	ldr	x0, [sp, #40]
  428608:	cmp	x0, #0x0
  42860c:	b.ne	428638 <ferror@plt+0x24628>  // b.any
  428610:	mov	x0, #0x10                  	// #16
  428614:	bl	426124 <ferror@plt+0x22114>
  428618:	str	x0, [sp, #48]
  42861c:	ldr	x0, [sp, #48]
  428620:	ldr	x1, [sp, #32]
  428624:	str	x1, [x0]
  428628:	ldr	x0, [sp, #48]
  42862c:	str	xzr, [x0, #8]
  428630:	ldr	x0, [sp, #48]
  428634:	b	428738 <ferror@plt+0x24728>
  428638:	ldr	x0, [sp, #72]
  42863c:	ldr	x0, [x0]
  428640:	ldr	x3, [sp, #24]
  428644:	ldr	x2, [sp, #16]
  428648:	mov	x1, x0
  42864c:	ldr	x0, [sp, #32]
  428650:	blr	x3
  428654:	str	w0, [sp, #60]
  428658:	b	428690 <ferror@plt+0x24680>
  42865c:	ldr	x0, [sp, #72]
  428660:	str	x0, [sp, #64]
  428664:	ldr	x0, [sp, #72]
  428668:	ldr	x0, [x0, #8]
  42866c:	str	x0, [sp, #72]
  428670:	ldr	x0, [sp, #72]
  428674:	ldr	x0, [x0]
  428678:	ldr	x3, [sp, #24]
  42867c:	ldr	x2, [sp, #16]
  428680:	mov	x1, x0
  428684:	ldr	x0, [sp, #32]
  428688:	blr	x3
  42868c:	str	w0, [sp, #60]
  428690:	ldr	x0, [sp, #72]
  428694:	ldr	x0, [x0, #8]
  428698:	cmp	x0, #0x0
  42869c:	b.eq	4286ac <ferror@plt+0x2469c>  // b.none
  4286a0:	ldr	w0, [sp, #60]
  4286a4:	cmp	w0, #0x0
  4286a8:	b.gt	42865c <ferror@plt+0x2464c>
  4286ac:	mov	x0, #0x10                  	// #16
  4286b0:	bl	426124 <ferror@plt+0x22114>
  4286b4:	str	x0, [sp, #48]
  4286b8:	ldr	x0, [sp, #48]
  4286bc:	ldr	x1, [sp, #32]
  4286c0:	str	x1, [x0]
  4286c4:	ldr	x0, [sp, #72]
  4286c8:	ldr	x0, [x0, #8]
  4286cc:	cmp	x0, #0x0
  4286d0:	b.ne	4286fc <ferror@plt+0x246ec>  // b.any
  4286d4:	ldr	w0, [sp, #60]
  4286d8:	cmp	w0, #0x0
  4286dc:	b.le	4286fc <ferror@plt+0x246ec>
  4286e0:	ldr	x0, [sp, #72]
  4286e4:	ldr	x1, [sp, #48]
  4286e8:	str	x1, [x0, #8]
  4286ec:	ldr	x0, [sp, #48]
  4286f0:	str	xzr, [x0, #8]
  4286f4:	ldr	x0, [sp, #40]
  4286f8:	b	428738 <ferror@plt+0x24728>
  4286fc:	ldr	x0, [sp, #64]
  428700:	cmp	x0, #0x0
  428704:	b.eq	428728 <ferror@plt+0x24718>  // b.none
  428708:	ldr	x0, [sp, #64]
  42870c:	ldr	x1, [sp, #48]
  428710:	str	x1, [x0, #8]
  428714:	ldr	x0, [sp, #48]
  428718:	ldr	x1, [sp, #72]
  42871c:	str	x1, [x0, #8]
  428720:	ldr	x0, [sp, #40]
  428724:	b	428738 <ferror@plt+0x24728>
  428728:	ldr	x0, [sp, #48]
  42872c:	ldr	x1, [sp, #40]
  428730:	str	x1, [x0, #8]
  428734:	ldr	x0, [sp, #48]
  428738:	ldp	x29, x30, [sp], #80
  42873c:	ret
  428740:	stp	x29, x30, [sp, #-48]!
  428744:	mov	x29, sp
  428748:	str	x0, [sp, #40]
  42874c:	str	x1, [sp, #32]
  428750:	str	x2, [sp, #24]
  428754:	mov	x3, #0x0                   	// #0
  428758:	ldr	x2, [sp, #24]
  42875c:	ldr	x1, [sp, #32]
  428760:	ldr	x0, [sp, #40]
  428764:	bl	4285b0 <ferror@plt+0x245a0>
  428768:	ldp	x29, x30, [sp], #48
  42876c:	ret
  428770:	stp	x29, x30, [sp, #-48]!
  428774:	mov	x29, sp
  428778:	str	x0, [sp, #40]
  42877c:	str	x1, [sp, #32]
  428780:	str	x2, [sp, #24]
  428784:	str	x3, [sp, #16]
  428788:	ldr	x3, [sp, #16]
  42878c:	ldr	x2, [sp, #24]
  428790:	ldr	x1, [sp, #32]
  428794:	ldr	x0, [sp, #40]
  428798:	bl	4285b0 <ferror@plt+0x245a0>
  42879c:	ldp	x29, x30, [sp], #48
  4287a0:	ret
  4287a4:	stp	x29, x30, [sp, #-80]!
  4287a8:	mov	x29, sp
  4287ac:	str	x0, [sp, #40]
  4287b0:	str	x1, [sp, #32]
  4287b4:	str	x2, [sp, #24]
  4287b8:	str	x3, [sp, #16]
  4287bc:	add	x0, sp, #0x30
  4287c0:	str	x0, [sp, #72]
  4287c4:	b	428848 <ferror@plt+0x24838>
  4287c8:	ldr	x0, [sp, #40]
  4287cc:	ldr	x4, [x0]
  4287d0:	ldr	x0, [sp, #32]
  4287d4:	ldr	x0, [x0]
  4287d8:	ldr	x3, [sp, #24]
  4287dc:	ldr	x2, [sp, #16]
  4287e0:	mov	x1, x0
  4287e4:	mov	x0, x4
  4287e8:	blr	x3
  4287ec:	str	w0, [sp, #68]
  4287f0:	ldr	w0, [sp, #68]
  4287f4:	cmp	w0, #0x0
  4287f8:	b.gt	428824 <ferror@plt+0x24814>
  4287fc:	ldr	x0, [sp, #72]
  428800:	ldr	x1, [sp, #40]
  428804:	str	x1, [x0, #8]
  428808:	ldr	x0, [sp, #72]
  42880c:	ldr	x0, [x0, #8]
  428810:	str	x0, [sp, #72]
  428814:	ldr	x0, [sp, #40]
  428818:	ldr	x0, [x0, #8]
  42881c:	str	x0, [sp, #40]
  428820:	b	428848 <ferror@plt+0x24838>
  428824:	ldr	x0, [sp, #72]
  428828:	ldr	x1, [sp, #32]
  42882c:	str	x1, [x0, #8]
  428830:	ldr	x0, [sp, #72]
  428834:	ldr	x0, [x0, #8]
  428838:	str	x0, [sp, #72]
  42883c:	ldr	x0, [sp, #32]
  428840:	ldr	x0, [x0, #8]
  428844:	str	x0, [sp, #32]
  428848:	ldr	x0, [sp, #40]
  42884c:	cmp	x0, #0x0
  428850:	b.eq	428860 <ferror@plt+0x24850>  // b.none
  428854:	ldr	x0, [sp, #32]
  428858:	cmp	x0, #0x0
  42885c:	b.ne	4287c8 <ferror@plt+0x247b8>  // b.any
  428860:	ldr	x0, [sp, #40]
  428864:	cmp	x0, #0x0
  428868:	b.eq	428874 <ferror@plt+0x24864>  // b.none
  42886c:	ldr	x0, [sp, #40]
  428870:	b	428878 <ferror@plt+0x24868>
  428874:	ldr	x0, [sp, #32]
  428878:	ldr	x1, [sp, #72]
  42887c:	str	x0, [x1, #8]
  428880:	ldr	x0, [sp, #56]
  428884:	ldp	x29, x30, [sp], #80
  428888:	ret
  42888c:	stp	x29, x30, [sp, #-80]!
  428890:	mov	x29, sp
  428894:	str	x19, [sp, #16]
  428898:	str	x0, [sp, #56]
  42889c:	str	x1, [sp, #48]
  4288a0:	str	x2, [sp, #40]
  4288a4:	ldr	x0, [sp, #56]
  4288a8:	cmp	x0, #0x0
  4288ac:	b.ne	4288b8 <ferror@plt+0x248a8>  // b.any
  4288b0:	mov	x0, #0x0                   	// #0
  4288b4:	b	428978 <ferror@plt+0x24968>
  4288b8:	ldr	x0, [sp, #56]
  4288bc:	ldr	x0, [x0, #8]
  4288c0:	cmp	x0, #0x0
  4288c4:	b.ne	4288d0 <ferror@plt+0x248c0>  // b.any
  4288c8:	ldr	x0, [sp, #56]
  4288cc:	b	428978 <ferror@plt+0x24968>
  4288d0:	ldr	x0, [sp, #56]
  4288d4:	str	x0, [sp, #72]
  4288d8:	ldr	x0, [sp, #56]
  4288dc:	ldr	x0, [x0, #8]
  4288e0:	str	x0, [sp, #64]
  4288e4:	b	42890c <ferror@plt+0x248fc>
  4288e8:	ldr	x0, [sp, #64]
  4288ec:	ldr	x0, [x0, #8]
  4288f0:	str	x0, [sp, #64]
  4288f4:	ldr	x0, [sp, #64]
  4288f8:	cmp	x0, #0x0
  4288fc:	b.eq	428928 <ferror@plt+0x24918>  // b.none
  428900:	ldr	x0, [sp, #72]
  428904:	ldr	x0, [x0, #8]
  428908:	str	x0, [sp, #72]
  42890c:	ldr	x0, [sp, #64]
  428910:	ldr	x0, [x0, #8]
  428914:	str	x0, [sp, #64]
  428918:	ldr	x0, [sp, #64]
  42891c:	cmp	x0, #0x0
  428920:	b.ne	4288e8 <ferror@plt+0x248d8>  // b.any
  428924:	b	42892c <ferror@plt+0x2491c>
  428928:	nop
  42892c:	ldr	x0, [sp, #72]
  428930:	ldr	x0, [x0, #8]
  428934:	str	x0, [sp, #64]
  428938:	ldr	x0, [sp, #72]
  42893c:	str	xzr, [x0, #8]
  428940:	ldr	x2, [sp, #40]
  428944:	ldr	x1, [sp, #48]
  428948:	ldr	x0, [sp, #56]
  42894c:	bl	42888c <ferror@plt+0x2487c>
  428950:	mov	x19, x0
  428954:	ldr	x2, [sp, #40]
  428958:	ldr	x1, [sp, #48]
  42895c:	ldr	x0, [sp, #64]
  428960:	bl	42888c <ferror@plt+0x2487c>
  428964:	ldr	x3, [sp, #40]
  428968:	ldr	x2, [sp, #48]
  42896c:	mov	x1, x0
  428970:	mov	x0, x19
  428974:	bl	4287a4 <ferror@plt+0x24794>
  428978:	ldr	x19, [sp, #16]
  42897c:	ldp	x29, x30, [sp], #80
  428980:	ret
  428984:	stp	x29, x30, [sp, #-32]!
  428988:	mov	x29, sp
  42898c:	str	x0, [sp, #24]
  428990:	str	x1, [sp, #16]
  428994:	mov	x2, #0x0                   	// #0
  428998:	ldr	x1, [sp, #16]
  42899c:	ldr	x0, [sp, #24]
  4289a0:	bl	42888c <ferror@plt+0x2487c>
  4289a4:	ldp	x29, x30, [sp], #32
  4289a8:	ret
  4289ac:	stp	x29, x30, [sp, #-48]!
  4289b0:	mov	x29, sp
  4289b4:	str	x0, [sp, #40]
  4289b8:	str	x1, [sp, #32]
  4289bc:	str	x2, [sp, #24]
  4289c0:	ldr	x2, [sp, #24]
  4289c4:	ldr	x1, [sp, #32]
  4289c8:	ldr	x0, [sp, #40]
  4289cc:	bl	42888c <ferror@plt+0x2487c>
  4289d0:	ldp	x29, x30, [sp], #48
  4289d4:	ret
  4289d8:	stp	x29, x30, [sp, #-32]!
  4289dc:	mov	x29, sp
  4289e0:	str	x0, [sp, #24]
  4289e4:	str	w1, [sp, #20]
  4289e8:	ldr	w1, [sp, #20]
  4289ec:	ldr	x0, [sp, #24]
  4289f0:	bl	403ad0 <access@plt>
  4289f4:	ldp	x29, x30, [sp], #32
  4289f8:	ret
  4289fc:	stp	x29, x30, [sp, #-32]!
  428a00:	mov	x29, sp
  428a04:	str	x0, [sp, #24]
  428a08:	str	w1, [sp, #20]
  428a0c:	ldr	w0, [sp, #20]
  428a10:	mov	w1, w0
  428a14:	ldr	x0, [sp, #24]
  428a18:	bl	403800 <chmod@plt>
  428a1c:	ldp	x29, x30, [sp], #32
  428a20:	ret
  428a24:	stp	x29, x30, [sp, #-48]!
  428a28:	mov	x29, sp
  428a2c:	str	x0, [sp, #24]
  428a30:	str	w1, [sp, #20]
  428a34:	str	w2, [sp, #16]
  428a38:	ldr	w2, [sp, #16]
  428a3c:	ldr	w1, [sp, #20]
  428a40:	ldr	x0, [sp, #24]
  428a44:	bl	403810 <open@plt>
  428a48:	str	w0, [sp, #44]
  428a4c:	ldr	w0, [sp, #44]
  428a50:	cmn	w0, #0x1
  428a54:	b.ne	428a68 <ferror@plt+0x24a58>  // b.any
  428a58:	bl	403ef0 <__errno_location@plt>
  428a5c:	ldr	w0, [x0]
  428a60:	cmp	w0, #0x4
  428a64:	b.eq	428a38 <ferror@plt+0x24a28>  // b.none
  428a68:	ldr	w0, [sp, #44]
  428a6c:	ldp	x29, x30, [sp], #48
  428a70:	ret
  428a74:	stp	x29, x30, [sp, #-32]!
  428a78:	mov	x29, sp
  428a7c:	str	x0, [sp, #24]
  428a80:	str	w1, [sp, #20]
  428a84:	ldr	w0, [sp, #20]
  428a88:	mov	w1, w0
  428a8c:	ldr	x0, [sp, #24]
  428a90:	bl	403ff0 <creat@plt>
  428a94:	ldp	x29, x30, [sp], #32
  428a98:	ret
  428a9c:	stp	x29, x30, [sp, #-32]!
  428aa0:	mov	x29, sp
  428aa4:	str	x0, [sp, #24]
  428aa8:	str	x1, [sp, #16]
  428aac:	ldr	x1, [sp, #16]
  428ab0:	ldr	x0, [sp, #24]
  428ab4:	bl	403cd0 <rename@plt>
  428ab8:	ldp	x29, x30, [sp], #32
  428abc:	ret
  428ac0:	stp	x29, x30, [sp, #-32]!
  428ac4:	mov	x29, sp
  428ac8:	str	x0, [sp, #24]
  428acc:	str	w1, [sp, #20]
  428ad0:	ldr	w0, [sp, #20]
  428ad4:	mov	w1, w0
  428ad8:	ldr	x0, [sp, #24]
  428adc:	bl	403fa0 <mkdir@plt>
  428ae0:	ldp	x29, x30, [sp], #32
  428ae4:	ret
  428ae8:	stp	x29, x30, [sp, #-32]!
  428aec:	mov	x29, sp
  428af0:	str	x0, [sp, #24]
  428af4:	ldr	x0, [sp, #24]
  428af8:	bl	403be0 <chdir@plt>
  428afc:	ldp	x29, x30, [sp], #32
  428b00:	ret
  428b04:	stp	x29, x30, [sp, #-32]!
  428b08:	mov	x29, sp
  428b0c:	str	x0, [sp, #24]
  428b10:	str	x1, [sp, #16]
  428b14:	ldr	x1, [sp, #16]
  428b18:	ldr	x0, [sp, #24]
  428b1c:	bl	452d00 <ferror@plt+0x4ecf0>
  428b20:	ldp	x29, x30, [sp], #32
  428b24:	ret
  428b28:	stp	x29, x30, [sp, #-32]!
  428b2c:	mov	x29, sp
  428b30:	str	x0, [sp, #24]
  428b34:	str	x1, [sp, #16]
  428b38:	ldr	x1, [sp, #16]
  428b3c:	ldr	x0, [sp, #24]
  428b40:	bl	452d20 <ferror@plt+0x4ed10>
  428b44:	ldp	x29, x30, [sp], #32
  428b48:	ret
  428b4c:	stp	x29, x30, [sp, #-32]!
  428b50:	mov	x29, sp
  428b54:	str	x0, [sp, #24]
  428b58:	ldr	x0, [sp, #24]
  428b5c:	bl	403f90 <unlink@plt>
  428b60:	ldp	x29, x30, [sp], #32
  428b64:	ret
  428b68:	stp	x29, x30, [sp, #-32]!
  428b6c:	mov	x29, sp
  428b70:	str	x0, [sp, #24]
  428b74:	ldr	x0, [sp, #24]
  428b78:	bl	4035d0 <remove@plt>
  428b7c:	ldp	x29, x30, [sp], #32
  428b80:	ret
  428b84:	stp	x29, x30, [sp, #-32]!
  428b88:	mov	x29, sp
  428b8c:	str	x0, [sp, #24]
  428b90:	ldr	x0, [sp, #24]
  428b94:	bl	403b90 <rmdir@plt>
  428b98:	ldp	x29, x30, [sp], #32
  428b9c:	ret
  428ba0:	stp	x29, x30, [sp, #-32]!
  428ba4:	mov	x29, sp
  428ba8:	str	x0, [sp, #24]
  428bac:	str	x1, [sp, #16]
  428bb0:	ldr	x1, [sp, #16]
  428bb4:	ldr	x0, [sp, #24]
  428bb8:	bl	4037d0 <fopen@plt>
  428bbc:	ldp	x29, x30, [sp], #32
  428bc0:	ret
  428bc4:	stp	x29, x30, [sp, #-48]!
  428bc8:	mov	x29, sp
  428bcc:	str	x0, [sp, #40]
  428bd0:	str	x1, [sp, #32]
  428bd4:	str	x2, [sp, #24]
  428bd8:	ldr	x2, [sp, #24]
  428bdc:	ldr	x1, [sp, #32]
  428be0:	ldr	x0, [sp, #40]
  428be4:	bl	403c80 <freopen@plt>
  428be8:	ldp	x29, x30, [sp], #48
  428bec:	ret
  428bf0:	stp	x29, x30, [sp, #-32]!
  428bf4:	mov	x29, sp
  428bf8:	str	x0, [sp, #24]
  428bfc:	str	x1, [sp, #16]
  428c00:	ldr	x1, [sp, #16]
  428c04:	ldr	x0, [sp, #24]
  428c08:	bl	403cf0 <utime@plt>
  428c0c:	ldp	x29, x30, [sp], #32
  428c10:	ret
  428c14:	stp	x29, x30, [sp, #-64]!
  428c18:	mov	x29, sp
  428c1c:	stp	x19, x20, [sp, #16]
  428c20:	str	w0, [sp, #44]
  428c24:	str	x1, [sp, #32]
  428c28:	ldr	w0, [sp, #44]
  428c2c:	bl	403a20 <close@plt>
  428c30:	str	w0, [sp, #60]
  428c34:	ldr	w0, [sp, #60]
  428c38:	cmn	w0, #0x1
  428c3c:	b.ne	428c58 <ferror@plt+0x24c48>  // b.any
  428c40:	bl	403ef0 <__errno_location@plt>
  428c44:	ldr	w0, [x0]
  428c48:	cmp	w0, #0x4
  428c4c:	b.ne	428c58 <ferror@plt+0x24c48>  // b.any
  428c50:	mov	w0, #0x1                   	// #1
  428c54:	b	428cbc <ferror@plt+0x24cac>
  428c58:	ldr	w0, [sp, #60]
  428c5c:	cmn	w0, #0x1
  428c60:	b.ne	428cb8 <ferror@plt+0x24ca8>  // b.any
  428c64:	bl	403ef0 <__errno_location@plt>
  428c68:	ldr	w0, [x0]
  428c6c:	str	w0, [sp, #56]
  428c70:	bl	40c7fc <ferror@plt+0x87ec>
  428c74:	mov	w19, w0
  428c78:	ldr	w0, [sp, #56]
  428c7c:	bl	40c848 <ferror@plt+0x8838>
  428c80:	mov	w20, w0
  428c84:	ldr	w0, [sp, #56]
  428c88:	bl	42953c <ferror@plt+0x2552c>
  428c8c:	mov	x3, x0
  428c90:	mov	w2, w20
  428c94:	mov	w1, w19
  428c98:	ldr	x0, [sp, #32]
  428c9c:	bl	40c0d8 <ferror@plt+0x80c8>
  428ca0:	bl	403ef0 <__errno_location@plt>
  428ca4:	mov	x1, x0
  428ca8:	ldr	w0, [sp, #56]
  428cac:	str	w0, [x1]
  428cb0:	mov	w0, #0x0                   	// #0
  428cb4:	b	428cbc <ferror@plt+0x24cac>
  428cb8:	mov	w0, #0x1                   	// #1
  428cbc:	ldp	x19, x20, [sp, #16]
  428cc0:	ldp	x29, x30, [sp], #64
  428cc4:	ret
  428cc8:	stp	x29, x30, [sp, #-16]!
  428ccc:	mov	x29, sp
  428cd0:	dmb	ish
  428cd4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  428cd8:	add	x0, x0, #0xe20
  428cdc:	ldr	x0, [x0]
  428ce0:	cmp	x0, #0x0
  428ce4:	b.ne	428d04 <ferror@plt+0x24cf4>  // b.any
  428ce8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  428cec:	add	x0, x0, #0xe20
  428cf0:	bl	433e3c <ferror@plt+0x2fe2c>
  428cf4:	cmp	w0, #0x0
  428cf8:	b.eq	428d04 <ferror@plt+0x24cf4>  // b.none
  428cfc:	mov	w0, #0x1                   	// #1
  428d00:	b	428d08 <ferror@plt+0x24cf8>
  428d04:	mov	w0, #0x0                   	// #0
  428d08:	cmp	w0, #0x0
  428d0c:	b.eq	428d44 <ferror@plt+0x24d34>  // b.none
  428d10:	mov	x2, #0x0                   	// #0
  428d14:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  428d18:	add	x1, x0, #0x100
  428d1c:	mov	w0, #0x1fbf                	// #8127
  428d20:	bl	403fb0 <newlocale@plt>
  428d24:	mov	x1, x0
  428d28:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  428d2c:	add	x0, x0, #0xe28
  428d30:	str	x1, [x0]
  428d34:	mov	x1, #0x1                   	// #1
  428d38:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  428d3c:	add	x0, x0, #0xe20
  428d40:	bl	433f08 <ferror@plt+0x2fef8>
  428d44:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  428d48:	add	x0, x0, #0xe28
  428d4c:	ldr	x0, [x0]
  428d50:	ldp	x29, x30, [sp], #16
  428d54:	ret
  428d58:	stp	x29, x30, [sp, #-48]!
  428d5c:	mov	x29, sp
  428d60:	str	x0, [sp, #24]
  428d64:	ldr	x0, [sp, #24]
  428d68:	cmp	x0, #0x0
  428d6c:	b.eq	428da4 <ferror@plt+0x24d94>  // b.none
  428d70:	ldr	x0, [sp, #24]
  428d74:	bl	403530 <strlen@plt>
  428d78:	add	x0, x0, #0x1
  428d7c:	str	x0, [sp, #32]
  428d80:	mov	x1, #0x1                   	// #1
  428d84:	ldr	x0, [sp, #32]
  428d88:	bl	418798 <ferror@plt+0x14788>
  428d8c:	str	x0, [sp, #40]
  428d90:	ldr	x2, [sp, #32]
  428d94:	ldr	x1, [sp, #24]
  428d98:	ldr	x0, [sp, #40]
  428d9c:	bl	4034c0 <memcpy@plt>
  428da0:	b	428da8 <ferror@plt+0x24d98>
  428da4:	str	xzr, [sp, #40]
  428da8:	ldr	x0, [sp, #40]
  428dac:	ldp	x29, x30, [sp], #48
  428db0:	ret
  428db4:	stp	x29, x30, [sp, #-48]!
  428db8:	mov	x29, sp
  428dbc:	str	x0, [sp, #24]
  428dc0:	str	w1, [sp, #20]
  428dc4:	ldr	x0, [sp, #24]
  428dc8:	cmp	x0, #0x0
  428dcc:	b.eq	428df4 <ferror@plt+0x24de4>  // b.none
  428dd0:	ldr	w0, [sp, #20]
  428dd4:	bl	41844c <ferror@plt+0x1443c>
  428dd8:	str	x0, [sp, #40]
  428ddc:	ldr	w0, [sp, #20]
  428de0:	mov	x2, x0
  428de4:	ldr	x1, [sp, #24]
  428de8:	ldr	x0, [sp, #40]
  428dec:	bl	4034c0 <memcpy@plt>
  428df0:	b	428df8 <ferror@plt+0x24de8>
  428df4:	str	xzr, [sp, #40]
  428df8:	ldr	x0, [sp, #40]
  428dfc:	ldp	x29, x30, [sp], #48
  428e00:	ret
  428e04:	stp	x29, x30, [sp, #-48]!
  428e08:	mov	x29, sp
  428e0c:	str	x0, [sp, #24]
  428e10:	str	x1, [sp, #16]
  428e14:	ldr	x0, [sp, #24]
  428e18:	cmp	x0, #0x0
  428e1c:	b.eq	428e58 <ferror@plt+0x24e48>  // b.none
  428e20:	ldr	x0, [sp, #16]
  428e24:	add	x0, x0, #0x1
  428e28:	mov	x1, #0x1                   	// #1
  428e2c:	bl	418798 <ferror@plt+0x14788>
  428e30:	str	x0, [sp, #40]
  428e34:	ldr	x2, [sp, #16]
  428e38:	ldr	x1, [sp, #24]
  428e3c:	ldr	x0, [sp, #40]
  428e40:	bl	403e80 <strncpy@plt>
  428e44:	ldr	x1, [sp, #40]
  428e48:	ldr	x0, [sp, #16]
  428e4c:	add	x0, x1, x0
  428e50:	strb	wzr, [x0]
  428e54:	b	428e5c <ferror@plt+0x24e4c>
  428e58:	str	xzr, [sp, #40]
  428e5c:	ldr	x0, [sp, #40]
  428e60:	ldp	x29, x30, [sp], #48
  428e64:	ret
  428e68:	stp	x29, x30, [sp, #-48]!
  428e6c:	mov	x29, sp
  428e70:	str	x0, [sp, #24]
  428e74:	strb	w1, [sp, #23]
  428e78:	ldr	x0, [sp, #24]
  428e7c:	add	x0, x0, #0x1
  428e80:	mov	x1, #0x1                   	// #1
  428e84:	bl	418798 <ferror@plt+0x14788>
  428e88:	str	x0, [sp, #40]
  428e8c:	ldrb	w0, [sp, #23]
  428e90:	ldr	x2, [sp, #24]
  428e94:	mov	w1, w0
  428e98:	ldr	x0, [sp, #40]
  428e9c:	bl	4038e0 <memset@plt>
  428ea0:	ldr	x1, [sp, #40]
  428ea4:	ldr	x0, [sp, #24]
  428ea8:	add	x0, x1, x0
  428eac:	strb	wzr, [x0]
  428eb0:	ldr	x0, [sp, #40]
  428eb4:	ldp	x29, x30, [sp], #48
  428eb8:	ret
  428ebc:	stp	x29, x30, [sp, #-32]!
  428ec0:	mov	x29, sp
  428ec4:	str	x0, [sp, #24]
  428ec8:	str	x1, [sp, #16]
  428ecc:	ldr	x0, [sp, #24]
  428ed0:	cmp	x0, #0x0
  428ed4:	b.ne	428efc <ferror@plt+0x24eec>  // b.any
  428ed8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  428edc:	add	x2, x0, #0x108
  428ee0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  428ee4:	add	x1, x0, #0x2b8
  428ee8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  428eec:	add	x0, x0, #0x118
  428ef0:	bl	41aa2c <ferror@plt+0x16a1c>
  428ef4:	mov	x0, #0x0                   	// #0
  428ef8:	b	428f38 <ferror@plt+0x24f28>
  428efc:	ldr	x0, [sp, #16]
  428f00:	cmp	x0, #0x0
  428f04:	b.ne	428f2c <ferror@plt+0x24f1c>  // b.any
  428f08:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  428f0c:	add	x2, x0, #0x120
  428f10:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  428f14:	add	x1, x0, #0x2b8
  428f18:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  428f1c:	add	x0, x0, #0x118
  428f20:	bl	41aa2c <ferror@plt+0x16a1c>
  428f24:	mov	x0, #0x0                   	// #0
  428f28:	b	428f38 <ferror@plt+0x24f28>
  428f2c:	ldr	x1, [sp, #16]
  428f30:	ldr	x0, [sp, #24]
  428f34:	bl	403770 <stpcpy@plt>
  428f38:	ldp	x29, x30, [sp], #32
  428f3c:	ret
  428f40:	stp	x29, x30, [sp, #-96]!
  428f44:	mov	x29, sp
  428f48:	str	x19, [sp, #16]
  428f4c:	str	x0, [sp, #72]
  428f50:	mov	x19, x1
  428f54:	str	xzr, [sp, #88]
  428f58:	add	x2, sp, #0x20
  428f5c:	mov	x3, x19
  428f60:	ldp	x0, x1, [x3]
  428f64:	stp	x0, x1, [x2]
  428f68:	ldp	x0, x1, [x3, #16]
  428f6c:	stp	x0, x1, [x2, #16]
  428f70:	add	x1, sp, #0x20
  428f74:	add	x0, sp, #0x58
  428f78:	mov	x2, x1
  428f7c:	ldr	x1, [sp, #72]
  428f80:	bl	440f20 <ferror@plt+0x3cf10>
  428f84:	ldr	x0, [sp, #88]
  428f88:	ldr	x19, [sp, #16]
  428f8c:	ldp	x29, x30, [sp], #96
  428f90:	ret
  428f94:	stp	x29, x30, [sp, #-304]!
  428f98:	mov	x29, sp
  428f9c:	str	x0, [sp, #56]
  428fa0:	str	x1, [sp, #248]
  428fa4:	str	x2, [sp, #256]
  428fa8:	str	x3, [sp, #264]
  428fac:	str	x4, [sp, #272]
  428fb0:	str	x5, [sp, #280]
  428fb4:	str	x6, [sp, #288]
  428fb8:	str	x7, [sp, #296]
  428fbc:	str	q0, [sp, #112]
  428fc0:	str	q1, [sp, #128]
  428fc4:	str	q2, [sp, #144]
  428fc8:	str	q3, [sp, #160]
  428fcc:	str	q4, [sp, #176]
  428fd0:	str	q5, [sp, #192]
  428fd4:	str	q6, [sp, #208]
  428fd8:	str	q7, [sp, #224]
  428fdc:	add	x0, sp, #0x130
  428fe0:	str	x0, [sp, #72]
  428fe4:	add	x0, sp, #0x130
  428fe8:	str	x0, [sp, #80]
  428fec:	add	x0, sp, #0xf0
  428ff0:	str	x0, [sp, #88]
  428ff4:	mov	w0, #0xffffffc8            	// #-56
  428ff8:	str	w0, [sp, #96]
  428ffc:	mov	w0, #0xffffff80            	// #-128
  429000:	str	w0, [sp, #100]
  429004:	add	x2, sp, #0x10
  429008:	add	x3, sp, #0x48
  42900c:	ldp	x0, x1, [x3]
  429010:	stp	x0, x1, [x2]
  429014:	ldp	x0, x1, [x3, #16]
  429018:	stp	x0, x1, [x2, #16]
  42901c:	add	x0, sp, #0x10
  429020:	mov	x1, x0
  429024:	ldr	x0, [sp, #56]
  429028:	bl	428f40 <ferror@plt+0x24f30>
  42902c:	str	x0, [sp, #104]
  429030:	ldr	x0, [sp, #104]
  429034:	ldp	x29, x30, [sp], #304
  429038:	ret
  42903c:	stp	x29, x30, [sp, #-288]!
  429040:	mov	x29, sp
  429044:	str	x0, [sp, #24]
  429048:	str	x1, [sp, #232]
  42904c:	str	x2, [sp, #240]
  429050:	str	x3, [sp, #248]
  429054:	str	x4, [sp, #256]
  429058:	str	x5, [sp, #264]
  42905c:	str	x6, [sp, #272]
  429060:	str	x7, [sp, #280]
  429064:	str	q0, [sp, #96]
  429068:	str	q1, [sp, #112]
  42906c:	str	q2, [sp, #128]
  429070:	str	q3, [sp, #144]
  429074:	str	q4, [sp, #160]
  429078:	str	q5, [sp, #176]
  42907c:	str	q6, [sp, #192]
  429080:	str	q7, [sp, #208]
  429084:	ldr	x0, [sp, #24]
  429088:	cmp	x0, #0x0
  42908c:	b.ne	429098 <ferror@plt+0x25088>  // b.any
  429090:	mov	x0, #0x0                   	// #0
  429094:	b	4292cc <ferror@plt+0x252bc>
  429098:	ldr	x0, [sp, #24]
  42909c:	bl	403530 <strlen@plt>
  4290a0:	add	x0, x0, #0x1
  4290a4:	str	x0, [sp, #88]
  4290a8:	add	x0, sp, #0x120
  4290ac:	str	x0, [sp, #32]
  4290b0:	add	x0, sp, #0x120
  4290b4:	str	x0, [sp, #40]
  4290b8:	add	x0, sp, #0xe0
  4290bc:	str	x0, [sp, #48]
  4290c0:	mov	w0, #0xffffffc8            	// #-56
  4290c4:	str	w0, [sp, #56]
  4290c8:	mov	w0, #0xffffff80            	// #-128
  4290cc:	str	w0, [sp, #60]
  4290d0:	ldr	w1, [sp, #56]
  4290d4:	ldr	x0, [sp, #32]
  4290d8:	cmp	w1, #0x0
  4290dc:	b.lt	4290f0 <ferror@plt+0x250e0>  // b.tstop
  4290e0:	add	x1, x0, #0xf
  4290e4:	and	x1, x1, #0xfffffffffffffff8
  4290e8:	str	x1, [sp, #32]
  4290ec:	b	429120 <ferror@plt+0x25110>
  4290f0:	add	w2, w1, #0x8
  4290f4:	str	w2, [sp, #56]
  4290f8:	ldr	w2, [sp, #56]
  4290fc:	cmp	w2, #0x0
  429100:	b.le	429114 <ferror@plt+0x25104>
  429104:	add	x1, x0, #0xf
  429108:	and	x1, x1, #0xfffffffffffffff8
  42910c:	str	x1, [sp, #32]
  429110:	b	429120 <ferror@plt+0x25110>
  429114:	ldr	x2, [sp, #40]
  429118:	sxtw	x0, w1
  42911c:	add	x0, x2, x0
  429120:	ldr	x0, [x0]
  429124:	str	x0, [sp, #80]
  429128:	b	42919c <ferror@plt+0x2518c>
  42912c:	ldr	x0, [sp, #80]
  429130:	bl	403530 <strlen@plt>
  429134:	mov	x1, x0
  429138:	ldr	x0, [sp, #88]
  42913c:	add	x0, x0, x1
  429140:	str	x0, [sp, #88]
  429144:	ldr	w1, [sp, #56]
  429148:	ldr	x0, [sp, #32]
  42914c:	cmp	w1, #0x0
  429150:	b.lt	429164 <ferror@plt+0x25154>  // b.tstop
  429154:	add	x1, x0, #0xf
  429158:	and	x1, x1, #0xfffffffffffffff8
  42915c:	str	x1, [sp, #32]
  429160:	b	429194 <ferror@plt+0x25184>
  429164:	add	w2, w1, #0x8
  429168:	str	w2, [sp, #56]
  42916c:	ldr	w2, [sp, #56]
  429170:	cmp	w2, #0x0
  429174:	b.le	429188 <ferror@plt+0x25178>
  429178:	add	x1, x0, #0xf
  42917c:	and	x1, x1, #0xfffffffffffffff8
  429180:	str	x1, [sp, #32]
  429184:	b	429194 <ferror@plt+0x25184>
  429188:	ldr	x2, [sp, #40]
  42918c:	sxtw	x0, w1
  429190:	add	x0, x2, x0
  429194:	ldr	x0, [x0]
  429198:	str	x0, [sp, #80]
  42919c:	ldr	x0, [sp, #80]
  4291a0:	cmp	x0, #0x0
  4291a4:	b.ne	42912c <ferror@plt+0x2511c>  // b.any
  4291a8:	mov	x1, #0x1                   	// #1
  4291ac:	ldr	x0, [sp, #88]
  4291b0:	bl	418798 <ferror@plt+0x14788>
  4291b4:	str	x0, [sp, #64]
  4291b8:	ldr	x0, [sp, #64]
  4291bc:	str	x0, [sp, #72]
  4291c0:	ldr	x1, [sp, #24]
  4291c4:	ldr	x0, [sp, #72]
  4291c8:	bl	428ebc <ferror@plt+0x24eac>
  4291cc:	str	x0, [sp, #72]
  4291d0:	add	x0, sp, #0x120
  4291d4:	str	x0, [sp, #32]
  4291d8:	add	x0, sp, #0x120
  4291dc:	str	x0, [sp, #40]
  4291e0:	add	x0, sp, #0xe0
  4291e4:	str	x0, [sp, #48]
  4291e8:	mov	w0, #0xffffffc8            	// #-56
  4291ec:	str	w0, [sp, #56]
  4291f0:	mov	w0, #0xffffff80            	// #-128
  4291f4:	str	w0, [sp, #60]
  4291f8:	ldr	w1, [sp, #56]
  4291fc:	ldr	x0, [sp, #32]
  429200:	cmp	w1, #0x0
  429204:	b.lt	429218 <ferror@plt+0x25208>  // b.tstop
  429208:	add	x1, x0, #0xf
  42920c:	and	x1, x1, #0xfffffffffffffff8
  429210:	str	x1, [sp, #32]
  429214:	b	429248 <ferror@plt+0x25238>
  429218:	add	w2, w1, #0x8
  42921c:	str	w2, [sp, #56]
  429220:	ldr	w2, [sp, #56]
  429224:	cmp	w2, #0x0
  429228:	b.le	42923c <ferror@plt+0x2522c>
  42922c:	add	x1, x0, #0xf
  429230:	and	x1, x1, #0xfffffffffffffff8
  429234:	str	x1, [sp, #32]
  429238:	b	429248 <ferror@plt+0x25238>
  42923c:	ldr	x2, [sp, #40]
  429240:	sxtw	x0, w1
  429244:	add	x0, x2, x0
  429248:	ldr	x0, [x0]
  42924c:	str	x0, [sp, #80]
  429250:	b	4292bc <ferror@plt+0x252ac>
  429254:	ldr	x1, [sp, #80]
  429258:	ldr	x0, [sp, #72]
  42925c:	bl	428ebc <ferror@plt+0x24eac>
  429260:	str	x0, [sp, #72]
  429264:	ldr	w1, [sp, #56]
  429268:	ldr	x0, [sp, #32]
  42926c:	cmp	w1, #0x0
  429270:	b.lt	429284 <ferror@plt+0x25274>  // b.tstop
  429274:	add	x1, x0, #0xf
  429278:	and	x1, x1, #0xfffffffffffffff8
  42927c:	str	x1, [sp, #32]
  429280:	b	4292b4 <ferror@plt+0x252a4>
  429284:	add	w2, w1, #0x8
  429288:	str	w2, [sp, #56]
  42928c:	ldr	w2, [sp, #56]
  429290:	cmp	w2, #0x0
  429294:	b.le	4292a8 <ferror@plt+0x25298>
  429298:	add	x1, x0, #0xf
  42929c:	and	x1, x1, #0xfffffffffffffff8
  4292a0:	str	x1, [sp, #32]
  4292a4:	b	4292b4 <ferror@plt+0x252a4>
  4292a8:	ldr	x2, [sp, #40]
  4292ac:	sxtw	x0, w1
  4292b0:	add	x0, x2, x0
  4292b4:	ldr	x0, [x0]
  4292b8:	str	x0, [sp, #80]
  4292bc:	ldr	x0, [sp, #80]
  4292c0:	cmp	x0, #0x0
  4292c4:	b.ne	429254 <ferror@plt+0x25244>  // b.any
  4292c8:	ldr	x0, [sp, #64]
  4292cc:	ldp	x29, x30, [sp], #288
  4292d0:	ret
  4292d4:	stp	x29, x30, [sp, #-64]!
  4292d8:	mov	x29, sp
  4292dc:	str	x0, [sp, #24]
  4292e0:	str	x1, [sp, #16]
  4292e4:	str	xzr, [sp, #56]
  4292e8:	ldr	x0, [sp, #24]
  4292ec:	cmp	x0, #0x0
  4292f0:	b.ne	429318 <ferror@plt+0x25308>  // b.any
  4292f4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4292f8:	add	x2, x0, #0x130
  4292fc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429300:	add	x1, x0, #0x2c8
  429304:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429308:	add	x0, x0, #0x118
  42930c:	bl	41aa2c <ferror@plt+0x16a1c>
  429310:	movi	d0, #0x0
  429314:	b	4293cc <ferror@plt+0x253bc>
  429318:	str	xzr, [sp, #40]
  42931c:	str	xzr, [sp, #32]
  429320:	add	x0, sp, #0x28
  429324:	mov	x1, x0
  429328:	ldr	x0, [sp, #24]
  42932c:	bl	4035a0 <strtod@plt>
  429330:	str	d0, [sp, #48]
  429334:	ldr	x0, [sp, #40]
  429338:	cmp	x0, #0x0
  42933c:	b.eq	429364 <ferror@plt+0x25354>  // b.none
  429340:	ldr	x0, [sp, #40]
  429344:	ldrb	w0, [x0]
  429348:	cmp	w0, #0x0
  42934c:	b.eq	429364 <ferror@plt+0x25354>  // b.none
  429350:	add	x0, sp, #0x20
  429354:	mov	x1, x0
  429358:	ldr	x0, [sp, #24]
  42935c:	bl	4293d4 <ferror@plt+0x253c4>
  429360:	str	d0, [sp, #56]
  429364:	ldr	x0, [sp, #40]
  429368:	cmp	x0, #0x0
  42936c:	b.eq	429390 <ferror@plt+0x25380>  // b.none
  429370:	ldr	x0, [sp, #40]
  429374:	ldrb	w0, [x0]
  429378:	cmp	w0, #0x0
  42937c:	b.eq	429390 <ferror@plt+0x25380>  // b.none
  429380:	ldr	x1, [sp, #40]
  429384:	ldr	x0, [sp, #32]
  429388:	cmp	x1, x0
  42938c:	b.cc	4293b0 <ferror@plt+0x253a0>  // b.lo, b.ul, b.last
  429390:	ldr	x0, [sp, #16]
  429394:	cmp	x0, #0x0
  429398:	b.eq	4293a8 <ferror@plt+0x25398>  // b.none
  42939c:	ldr	x1, [sp, #40]
  4293a0:	ldr	x0, [sp, #16]
  4293a4:	str	x1, [x0]
  4293a8:	ldr	d0, [sp, #48]
  4293ac:	b	4293cc <ferror@plt+0x253bc>
  4293b0:	ldr	x0, [sp, #16]
  4293b4:	cmp	x0, #0x0
  4293b8:	b.eq	4293c8 <ferror@plt+0x253b8>  // b.none
  4293bc:	ldr	x1, [sp, #32]
  4293c0:	ldr	x0, [sp, #16]
  4293c4:	str	x1, [x0]
  4293c8:	ldr	d0, [sp, #56]
  4293cc:	ldp	x29, x30, [sp], #64
  4293d0:	ret
  4293d4:	stp	x29, x30, [sp, #-32]!
  4293d8:	mov	x29, sp
  4293dc:	str	x0, [sp, #24]
  4293e0:	str	x1, [sp, #16]
  4293e4:	ldr	x0, [sp, #24]
  4293e8:	cmp	x0, #0x0
  4293ec:	b.ne	429414 <ferror@plt+0x25404>  // b.any
  4293f0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4293f4:	add	x2, x0, #0x130
  4293f8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4293fc:	add	x1, x0, #0x2d8
  429400:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429404:	add	x0, x0, #0x118
  429408:	bl	41aa2c <ferror@plt+0x16a1c>
  42940c:	movi	d0, #0x0
  429410:	b	429430 <ferror@plt+0x25420>
  429414:	bl	403ef0 <__errno_location@plt>
  429418:	str	wzr, [x0]
  42941c:	bl	428cc8 <ferror@plt+0x24cb8>
  429420:	mov	x2, x0
  429424:	ldr	x1, [sp, #16]
  429428:	ldr	x0, [sp, #24]
  42942c:	bl	4038b0 <strtod_l@plt>
  429430:	ldp	x29, x30, [sp], #32
  429434:	ret
  429438:	stp	x29, x30, [sp, #-48]!
  42943c:	mov	x29, sp
  429440:	str	x0, [sp, #40]
  429444:	str	w1, [sp, #36]
  429448:	str	d0, [sp, #24]
  42944c:	ldr	d0, [sp, #24]
  429450:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429454:	add	x2, x0, #0x140
  429458:	ldr	w1, [sp, #36]
  42945c:	ldr	x0, [sp, #40]
  429460:	bl	42946c <ferror@plt+0x2545c>
  429464:	ldp	x29, x30, [sp], #48
  429468:	ret
  42946c:	stp	x29, x30, [sp, #-64]!
  429470:	mov	x29, sp
  429474:	str	x0, [sp, #40]
  429478:	str	w1, [sp, #36]
  42947c:	str	x2, [sp, #24]
  429480:	str	d0, [sp, #16]
  429484:	bl	428cc8 <ferror@plt+0x24cb8>
  429488:	bl	403b70 <uselocale@plt>
  42948c:	str	x0, [sp, #56]
  429490:	ldrsw	x0, [sp, #36]
  429494:	ldr	d0, [sp, #16]
  429498:	ldr	x2, [sp, #24]
  42949c:	mov	x1, x0
  4294a0:	ldr	x0, [sp, #40]
  4294a4:	bl	403760 <snprintf@plt>
  4294a8:	ldr	x0, [sp, #56]
  4294ac:	bl	403b70 <uselocale@plt>
  4294b0:	ldr	x0, [sp, #40]
  4294b4:	ldp	x29, x30, [sp], #64
  4294b8:	ret
  4294bc:	stp	x29, x30, [sp, #-64]!
  4294c0:	mov	x29, sp
  4294c4:	str	x19, [sp, #16]
  4294c8:	str	x0, [sp, #56]
  4294cc:	str	x1, [sp, #48]
  4294d0:	str	w2, [sp, #44]
  4294d4:	ldr	w19, [sp, #44]
  4294d8:	bl	428cc8 <ferror@plt+0x24cb8>
  4294dc:	mov	x3, x0
  4294e0:	mov	w2, w19
  4294e4:	ldr	x1, [sp, #48]
  4294e8:	ldr	x0, [sp, #56]
  4294ec:	bl	403750 <strtoull_l@plt>
  4294f0:	ldr	x19, [sp, #16]
  4294f4:	ldp	x29, x30, [sp], #64
  4294f8:	ret
  4294fc:	stp	x29, x30, [sp, #-64]!
  429500:	mov	x29, sp
  429504:	str	x19, [sp, #16]
  429508:	str	x0, [sp, #56]
  42950c:	str	x1, [sp, #48]
  429510:	str	w2, [sp, #44]
  429514:	ldr	w19, [sp, #44]
  429518:	bl	428cc8 <ferror@plt+0x24cb8>
  42951c:	mov	x3, x0
  429520:	mov	w2, w19
  429524:	ldr	x1, [sp, #48]
  429528:	ldr	x0, [sp, #56]
  42952c:	bl	403580 <strtoll_l@plt>
  429530:	ldr	x19, [sp, #16]
  429534:	ldp	x29, x30, [sp], #64
  429538:	ret
  42953c:	stp	x29, x30, [sp, #-128]!
  429540:	mov	x29, sp
  429544:	str	w0, [sp, #28]
  429548:	bl	403ef0 <__errno_location@plt>
  42954c:	ldr	w0, [x0]
  429550:	str	w0, [sp, #108]
  429554:	str	xzr, [sp, #112]
  429558:	ldr	x0, [sp, #112]
  42955c:	str	x0, [sp, #120]
  429560:	ldr	w0, [sp, #28]
  429564:	bl	403a00 <strerror@plt>
  429568:	str	x0, [sp, #120]
  42956c:	mov	x0, #0x0                   	// #0
  429570:	bl	448940 <ferror@plt+0x44930>
  429574:	cmp	w0, #0x0
  429578:	b.ne	4295a0 <ferror@plt+0x25590>  // b.any
  42957c:	mov	x4, #0x0                   	// #0
  429580:	mov	x3, #0x0                   	// #0
  429584:	mov	x2, #0x0                   	// #0
  429588:	mov	x1, #0xffffffffffffffff    	// #-1
  42958c:	ldr	x0, [sp, #120]
  429590:	bl	44a220 <ferror@plt+0x46210>
  429594:	str	x0, [sp, #112]
  429598:	ldr	x0, [sp, #112]
  42959c:	str	x0, [sp, #120]
  4295a0:	ldr	x0, [sp, #120]
  4295a4:	cmp	x0, #0x0
  4295a8:	b.ne	4295c8 <ferror@plt+0x255b8>  // b.any
  4295ac:	add	x0, sp, #0x20
  4295b0:	str	x0, [sp, #120]
  4295b4:	ldr	w2, [sp, #28]
  4295b8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4295bc:	add	x1, x0, #0x148
  4295c0:	ldr	x0, [sp, #120]
  4295c4:	bl	403640 <sprintf@plt>
  4295c8:	ldr	x0, [sp, #120]
  4295cc:	bl	4215d8 <ferror@plt+0x1d5c8>
  4295d0:	str	x0, [sp, #96]
  4295d4:	ldr	x0, [sp, #112]
  4295d8:	bl	4185e0 <ferror@plt+0x145d0>
  4295dc:	bl	403ef0 <__errno_location@plt>
  4295e0:	mov	x1, x0
  4295e4:	ldr	w0, [sp, #108]
  4295e8:	str	w0, [x1]
  4295ec:	ldr	x0, [sp, #96]
  4295f0:	ldp	x29, x30, [sp], #128
  4295f4:	ret
  4295f8:	stp	x29, x30, [sp, #-64]!
  4295fc:	mov	x29, sp
  429600:	str	w0, [sp, #28]
  429604:	str	xzr, [sp, #48]
  429608:	ldr	x0, [sp, #48]
  42960c:	str	x0, [sp, #56]
  429610:	ldr	w0, [sp, #28]
  429614:	bl	403e90 <strsignal@plt>
  429618:	str	x0, [sp, #56]
  42961c:	mov	x0, #0x0                   	// #0
  429620:	bl	448940 <ferror@plt+0x44930>
  429624:	cmp	w0, #0x0
  429628:	b.ne	429650 <ferror@plt+0x25640>  // b.any
  42962c:	mov	x4, #0x0                   	// #0
  429630:	mov	x3, #0x0                   	// #0
  429634:	mov	x2, #0x0                   	// #0
  429638:	mov	x1, #0xffffffffffffffff    	// #-1
  42963c:	ldr	x0, [sp, #56]
  429640:	bl	44a220 <ferror@plt+0x46210>
  429644:	str	x0, [sp, #48]
  429648:	ldr	x0, [sp, #48]
  42964c:	str	x0, [sp, #56]
  429650:	ldr	x0, [sp, #56]
  429654:	cmp	x0, #0x0
  429658:	b.ne	429678 <ferror@plt+0x25668>  // b.any
  42965c:	ldr	w1, [sp, #28]
  429660:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429664:	add	x0, x0, #0x160
  429668:	bl	428f94 <ferror@plt+0x24f84>
  42966c:	str	x0, [sp, #48]
  429670:	ldr	x0, [sp, #48]
  429674:	str	x0, [sp, #56]
  429678:	ldr	x0, [sp, #56]
  42967c:	bl	4215d8 <ferror@plt+0x1d5c8>
  429680:	str	x0, [sp, #40]
  429684:	ldr	x0, [sp, #48]
  429688:	bl	4185e0 <ferror@plt+0x145d0>
  42968c:	ldr	x0, [sp, #40]
  429690:	ldp	x29, x30, [sp], #64
  429694:	ret
  429698:	stp	x29, x30, [sp, #-80]!
  42969c:	mov	x29, sp
  4296a0:	stp	x19, x20, [sp, #16]
  4296a4:	stp	x21, x22, [sp, #32]
  4296a8:	str	x0, [sp, #72]
  4296ac:	str	x1, [sp, #64]
  4296b0:	str	x2, [sp, #56]
  4296b4:	ldr	x21, [sp, #72]
  4296b8:	ldr	x20, [sp, #64]
  4296bc:	ldr	x19, [sp, #56]
  4296c0:	ldr	x0, [sp, #72]
  4296c4:	cmp	x0, #0x0
  4296c8:	b.ne	4296f0 <ferror@plt+0x256e0>  // b.any
  4296cc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4296d0:	add	x2, x0, #0x108
  4296d4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4296d8:	add	x1, x0, #0x2e8
  4296dc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4296e0:	add	x0, x0, #0x118
  4296e4:	bl	41aa2c <ferror@plt+0x16a1c>
  4296e8:	mov	x0, #0x0                   	// #0
  4296ec:	b	4297a8 <ferror@plt+0x25798>
  4296f0:	ldr	x0, [sp, #64]
  4296f4:	cmp	x0, #0x0
  4296f8:	b.ne	429720 <ferror@plt+0x25710>  // b.any
  4296fc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429700:	add	x2, x0, #0x120
  429704:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429708:	add	x1, x0, #0x2e8
  42970c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429710:	add	x0, x0, #0x118
  429714:	bl	41aa2c <ferror@plt+0x16a1c>
  429718:	mov	x0, #0x0                   	// #0
  42971c:	b	4297a8 <ferror@plt+0x25798>
  429720:	cmp	x19, #0x0
  429724:	b.eq	42976c <ferror@plt+0x2575c>  // b.none
  429728:	sub	x19, x19, #0x1
  42972c:	cmp	x19, #0x0
  429730:	b.eq	42976c <ferror@plt+0x2575c>  // b.none
  429734:	mov	x0, x20
  429738:	add	x20, x0, #0x1
  42973c:	ldrb	w22, [x0]
  429740:	mov	x0, x21
  429744:	add	x21, x0, #0x1
  429748:	mov	w1, w22
  42974c:	strb	w1, [x0]
  429750:	cmp	w22, #0x0
  429754:	b.eq	429768 <ferror@plt+0x25758>  // b.none
  429758:	sub	x19, x19, #0x1
  42975c:	cmp	x19, #0x0
  429760:	b.ne	429734 <ferror@plt+0x25724>  // b.any
  429764:	b	42976c <ferror@plt+0x2575c>
  429768:	nop
  42976c:	cmp	x19, #0x0
  429770:	b.ne	42979c <ferror@plt+0x2578c>  // b.any
  429774:	ldr	x0, [sp, #56]
  429778:	cmp	x0, #0x0
  42977c:	b.eq	429784 <ferror@plt+0x25774>  // b.none
  429780:	strb	wzr, [x21]
  429784:	nop
  429788:	mov	x0, x20
  42978c:	add	x20, x0, #0x1
  429790:	ldrb	w0, [x0]
  429794:	cmp	w0, #0x0
  429798:	b.ne	429788 <ferror@plt+0x25778>  // b.any
  42979c:	ldr	x0, [sp, #64]
  4297a0:	sub	x0, x20, x0
  4297a4:	sub	x0, x0, #0x1
  4297a8:	ldp	x19, x20, [sp, #16]
  4297ac:	ldp	x21, x22, [sp, #32]
  4297b0:	ldp	x29, x30, [sp], #80
  4297b4:	ret
  4297b8:	stp	x29, x30, [sp, #-96]!
  4297bc:	mov	x29, sp
  4297c0:	stp	x19, x20, [sp, #16]
  4297c4:	str	x21, [sp, #32]
  4297c8:	str	x0, [sp, #72]
  4297cc:	str	x1, [sp, #64]
  4297d0:	str	x2, [sp, #56]
  4297d4:	ldr	x19, [sp, #72]
  4297d8:	ldr	x21, [sp, #64]
  4297dc:	ldr	x20, [sp, #56]
  4297e0:	ldr	x0, [sp, #72]
  4297e4:	cmp	x0, #0x0
  4297e8:	b.ne	429810 <ferror@plt+0x25800>  // b.any
  4297ec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4297f0:	add	x2, x0, #0x108
  4297f4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4297f8:	add	x1, x0, #0x2f8
  4297fc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429800:	add	x0, x0, #0x118
  429804:	bl	41aa2c <ferror@plt+0x16a1c>
  429808:	mov	x0, #0x0                   	// #0
  42980c:	b	4298dc <ferror@plt+0x258cc>
  429810:	ldr	x0, [sp, #64]
  429814:	cmp	x0, #0x0
  429818:	b.ne	429844 <ferror@plt+0x25834>  // b.any
  42981c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429820:	add	x2, x0, #0x120
  429824:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429828:	add	x1, x0, #0x2f8
  42982c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429830:	add	x0, x0, #0x118
  429834:	bl	41aa2c <ferror@plt+0x16a1c>
  429838:	mov	x0, #0x0                   	// #0
  42983c:	b	4298dc <ferror@plt+0x258cc>
  429840:	add	x19, x19, #0x1
  429844:	ldrb	w0, [x19]
  429848:	cmp	w0, #0x0
  42984c:	b.eq	429860 <ferror@plt+0x25850>  // b.none
  429850:	mov	x0, x20
  429854:	sub	x20, x0, #0x1
  429858:	cmp	x0, #0x0
  42985c:	b.ne	429840 <ferror@plt+0x25830>  // b.any
  429860:	ldr	x0, [sp, #72]
  429864:	sub	x0, x19, x0
  429868:	str	x0, [sp, #88]
  42986c:	ldr	x1, [sp, #56]
  429870:	ldr	x0, [sp, #88]
  429874:	sub	x20, x1, x0
  429878:	cmp	x20, #0x0
  42987c:	b.ne	4298b8 <ferror@plt+0x258a8>  // b.any
  429880:	mov	x0, x21
  429884:	bl	403530 <strlen@plt>
  429888:	mov	x1, x0
  42988c:	ldr	x0, [sp, #88]
  429890:	add	x0, x1, x0
  429894:	b	4298dc <ferror@plt+0x258cc>
  429898:	cmp	x20, #0x1
  42989c:	b.eq	4298b4 <ferror@plt+0x258a4>  // b.none
  4298a0:	mov	x0, x19
  4298a4:	add	x19, x0, #0x1
  4298a8:	ldrb	w1, [x21]
  4298ac:	strb	w1, [x0]
  4298b0:	sub	x20, x20, #0x1
  4298b4:	add	x21, x21, #0x1
  4298b8:	ldrb	w0, [x21]
  4298bc:	cmp	w0, #0x0
  4298c0:	b.ne	429898 <ferror@plt+0x25888>  // b.any
  4298c4:	strb	wzr, [x19]
  4298c8:	ldr	x0, [sp, #64]
  4298cc:	sub	x0, x21, x0
  4298d0:	mov	x1, x0
  4298d4:	ldr	x0, [sp, #88]
  4298d8:	add	x0, x1, x0
  4298dc:	ldp	x19, x20, [sp, #16]
  4298e0:	ldr	x21, [sp, #32]
  4298e4:	ldp	x29, x30, [sp], #96
  4298e8:	ret
  4298ec:	stp	x29, x30, [sp, #-48]!
  4298f0:	mov	x29, sp
  4298f4:	str	x0, [sp, #24]
  4298f8:	str	x1, [sp, #16]
  4298fc:	ldr	x0, [sp, #24]
  429900:	cmp	x0, #0x0
  429904:	b.ne	42992c <ferror@plt+0x2591c>  // b.any
  429908:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42990c:	add	x2, x0, #0x178
  429910:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429914:	add	x1, x0, #0x308
  429918:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42991c:	add	x0, x0, #0x118
  429920:	bl	41aa2c <ferror@plt+0x16a1c>
  429924:	mov	x0, #0x0                   	// #0
  429928:	b	42999c <ferror@plt+0x2598c>
  42992c:	ldr	x0, [sp, #16]
  429930:	cmp	x0, #0x0
  429934:	b.ge	429944 <ferror@plt+0x25934>  // b.tcont
  429938:	ldr	x0, [sp, #24]
  42993c:	bl	403530 <strlen@plt>
  429940:	str	x0, [sp, #16]
  429944:	ldr	x0, [sp, #16]
  429948:	mov	x1, x0
  42994c:	ldr	x0, [sp, #24]
  429950:	bl	428e04 <ferror@plt+0x24df4>
  429954:	str	x0, [sp, #32]
  429958:	ldr	x0, [sp, #32]
  42995c:	str	x0, [sp, #40]
  429960:	b	429988 <ferror@plt+0x25978>
  429964:	ldr	x0, [sp, #40]
  429968:	ldrb	w0, [x0]
  42996c:	bl	429c44 <ferror@plt+0x25c34>
  429970:	and	w1, w0, #0xff
  429974:	ldr	x0, [sp, #40]
  429978:	strb	w1, [x0]
  42997c:	ldr	x0, [sp, #40]
  429980:	add	x0, x0, #0x1
  429984:	str	x0, [sp, #40]
  429988:	ldr	x0, [sp, #40]
  42998c:	ldrb	w0, [x0]
  429990:	cmp	w0, #0x0
  429994:	b.ne	429964 <ferror@plt+0x25954>  // b.any
  429998:	ldr	x0, [sp, #32]
  42999c:	ldp	x29, x30, [sp], #48
  4299a0:	ret
  4299a4:	stp	x29, x30, [sp, #-48]!
  4299a8:	mov	x29, sp
  4299ac:	str	x0, [sp, #24]
  4299b0:	str	x1, [sp, #16]
  4299b4:	ldr	x0, [sp, #24]
  4299b8:	cmp	x0, #0x0
  4299bc:	b.ne	4299e4 <ferror@plt+0x259d4>  // b.any
  4299c0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4299c4:	add	x2, x0, #0x178
  4299c8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4299cc:	add	x1, x0, #0x318
  4299d0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4299d4:	add	x0, x0, #0x118
  4299d8:	bl	41aa2c <ferror@plt+0x16a1c>
  4299dc:	mov	x0, #0x0                   	// #0
  4299e0:	b	429a54 <ferror@plt+0x25a44>
  4299e4:	ldr	x0, [sp, #16]
  4299e8:	cmp	x0, #0x0
  4299ec:	b.ge	4299fc <ferror@plt+0x259ec>  // b.tcont
  4299f0:	ldr	x0, [sp, #24]
  4299f4:	bl	403530 <strlen@plt>
  4299f8:	str	x0, [sp, #16]
  4299fc:	ldr	x0, [sp, #16]
  429a00:	mov	x1, x0
  429a04:	ldr	x0, [sp, #24]
  429a08:	bl	428e04 <ferror@plt+0x24df4>
  429a0c:	str	x0, [sp, #32]
  429a10:	ldr	x0, [sp, #32]
  429a14:	str	x0, [sp, #40]
  429a18:	b	429a40 <ferror@plt+0x25a30>
  429a1c:	ldr	x0, [sp, #40]
  429a20:	ldrb	w0, [x0]
  429a24:	bl	429c8c <ferror@plt+0x25c7c>
  429a28:	and	w1, w0, #0xff
  429a2c:	ldr	x0, [sp, #40]
  429a30:	strb	w1, [x0]
  429a34:	ldr	x0, [sp, #40]
  429a38:	add	x0, x0, #0x1
  429a3c:	str	x0, [sp, #40]
  429a40:	ldr	x0, [sp, #40]
  429a44:	ldrb	w0, [x0]
  429a48:	cmp	w0, #0x0
  429a4c:	b.ne	429a1c <ferror@plt+0x25a0c>  // b.any
  429a50:	ldr	x0, [sp, #32]
  429a54:	ldp	x29, x30, [sp], #48
  429a58:	ret
  429a5c:	stp	x29, x30, [sp, #-48]!
  429a60:	mov	x29, sp
  429a64:	str	x19, [sp, #16]
  429a68:	str	x0, [sp, #40]
  429a6c:	ldr	x0, [sp, #40]
  429a70:	cmp	x0, #0x0
  429a74:	b.ne	429a9c <ferror@plt+0x25a8c>  // b.any
  429a78:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429a7c:	add	x2, x0, #0x188
  429a80:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429a84:	add	x1, x0, #0x328
  429a88:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429a8c:	add	x0, x0, #0x118
  429a90:	bl	41aa2c <ferror@plt+0x16a1c>
  429a94:	mov	x0, #0x0                   	// #0
  429a98:	b	429af0 <ferror@plt+0x25ae0>
  429a9c:	ldr	x19, [sp, #40]
  429aa0:	b	429ae0 <ferror@plt+0x25ad0>
  429aa4:	bl	403b60 <__ctype_b_loc@plt>
  429aa8:	ldr	x1, [x0]
  429aac:	ldrb	w0, [x19]
  429ab0:	and	x0, x0, #0xff
  429ab4:	lsl	x0, x0, #1
  429ab8:	add	x0, x1, x0
  429abc:	ldrh	w0, [x0]
  429ac0:	and	w0, w0, #0x100
  429ac4:	cmp	w0, #0x0
  429ac8:	b.eq	429adc <ferror@plt+0x25acc>  // b.none
  429acc:	ldrb	w0, [x19]
  429ad0:	bl	403f00 <tolower@plt>
  429ad4:	and	w0, w0, #0xff
  429ad8:	strb	w0, [x19]
  429adc:	add	x19, x19, #0x1
  429ae0:	ldrb	w0, [x19]
  429ae4:	cmp	w0, #0x0
  429ae8:	b.ne	429aa4 <ferror@plt+0x25a94>  // b.any
  429aec:	ldr	x0, [sp, #40]
  429af0:	ldr	x19, [sp, #16]
  429af4:	ldp	x29, x30, [sp], #48
  429af8:	ret
  429afc:	stp	x29, x30, [sp, #-48]!
  429b00:	mov	x29, sp
  429b04:	str	x19, [sp, #16]
  429b08:	str	x0, [sp, #40]
  429b0c:	ldr	x0, [sp, #40]
  429b10:	cmp	x0, #0x0
  429b14:	b.ne	429b3c <ferror@plt+0x25b2c>  // b.any
  429b18:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429b1c:	add	x2, x0, #0x188
  429b20:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429b24:	add	x1, x0, #0x338
  429b28:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429b2c:	add	x0, x0, #0x118
  429b30:	bl	41aa2c <ferror@plt+0x16a1c>
  429b34:	mov	x0, #0x0                   	// #0
  429b38:	b	429b90 <ferror@plt+0x25b80>
  429b3c:	ldr	x19, [sp, #40]
  429b40:	b	429b80 <ferror@plt+0x25b70>
  429b44:	bl	403b60 <__ctype_b_loc@plt>
  429b48:	ldr	x1, [x0]
  429b4c:	ldrb	w0, [x19]
  429b50:	and	x0, x0, #0xff
  429b54:	lsl	x0, x0, #1
  429b58:	add	x0, x1, x0
  429b5c:	ldrh	w0, [x0]
  429b60:	and	w0, w0, #0x200
  429b64:	cmp	w0, #0x0
  429b68:	b.eq	429b7c <ferror@plt+0x25b6c>  // b.none
  429b6c:	ldrb	w0, [x19]
  429b70:	bl	4037f0 <toupper@plt>
  429b74:	and	w0, w0, #0xff
  429b78:	strb	w0, [x19]
  429b7c:	add	x19, x19, #0x1
  429b80:	ldrb	w0, [x19]
  429b84:	cmp	w0, #0x0
  429b88:	b.ne	429b44 <ferror@plt+0x25b34>  // b.any
  429b8c:	ldr	x0, [sp, #40]
  429b90:	ldr	x19, [sp, #16]
  429b94:	ldp	x29, x30, [sp], #48
  429b98:	ret
  429b9c:	stp	x29, x30, [sp, #-64]!
  429ba0:	mov	x29, sp
  429ba4:	stp	x19, x20, [sp, #16]
  429ba8:	str	x21, [sp, #32]
  429bac:	str	x0, [sp, #56]
  429bb0:	ldr	x0, [sp, #56]
  429bb4:	cmp	x0, #0x0
  429bb8:	b.ne	429be0 <ferror@plt+0x25bd0>  // b.any
  429bbc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429bc0:	add	x2, x0, #0x188
  429bc4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429bc8:	add	x1, x0, #0x340
  429bcc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429bd0:	add	x0, x0, #0x118
  429bd4:	bl	41aa2c <ferror@plt+0x16a1c>
  429bd8:	mov	x0, #0x0                   	// #0
  429bdc:	b	429c34 <ferror@plt+0x25c24>
  429be0:	ldr	x0, [sp, #56]
  429be4:	ldrb	w0, [x0]
  429be8:	cmp	w0, #0x0
  429bec:	b.eq	429c30 <ferror@plt+0x25c20>  // b.none
  429bf0:	ldr	x20, [sp, #56]
  429bf4:	ldr	x0, [sp, #56]
  429bf8:	bl	403530 <strlen@plt>
  429bfc:	sub	x0, x0, #0x1
  429c00:	ldr	x1, [sp, #56]
  429c04:	add	x19, x1, x0
  429c08:	b	429c28 <ferror@plt+0x25c18>
  429c0c:	ldrb	w21, [x20]
  429c10:	ldrb	w0, [x19]
  429c14:	strb	w0, [x20]
  429c18:	add	x20, x20, #0x1
  429c1c:	mov	w0, w21
  429c20:	strb	w0, [x19]
  429c24:	sub	x19, x19, #0x1
  429c28:	cmp	x20, x19
  429c2c:	b.cc	429c0c <ferror@plt+0x25bfc>  // b.lo, b.ul, b.last
  429c30:	ldr	x0, [sp, #56]
  429c34:	ldp	x19, x20, [sp, #16]
  429c38:	ldr	x21, [sp, #32]
  429c3c:	ldp	x29, x30, [sp], #64
  429c40:	ret
  429c44:	sub	sp, sp, #0x10
  429c48:	strb	w0, [sp, #15]
  429c4c:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  429c50:	add	x1, x0, #0xef8
  429c54:	ldrb	w0, [sp, #15]
  429c58:	lsl	x0, x0, #1
  429c5c:	add	x0, x1, x0
  429c60:	ldrh	w0, [x0]
  429c64:	and	w0, w0, #0x200
  429c68:	cmp	w0, #0x0
  429c6c:	b.eq	429c80 <ferror@plt+0x25c70>  // b.none
  429c70:	ldrb	w0, [sp, #15]
  429c74:	add	w0, w0, #0x20
  429c78:	and	w0, w0, #0xff
  429c7c:	b	429c84 <ferror@plt+0x25c74>
  429c80:	ldrb	w0, [sp, #15]
  429c84:	add	sp, sp, #0x10
  429c88:	ret
  429c8c:	sub	sp, sp, #0x10
  429c90:	strb	w0, [sp, #15]
  429c94:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  429c98:	add	x1, x0, #0xef8
  429c9c:	ldrb	w0, [sp, #15]
  429ca0:	lsl	x0, x0, #1
  429ca4:	add	x0, x1, x0
  429ca8:	ldrh	w0, [x0]
  429cac:	and	w0, w0, #0x20
  429cb0:	cmp	w0, #0x0
  429cb4:	b.eq	429cc8 <ferror@plt+0x25cb8>  // b.none
  429cb8:	ldrb	w0, [sp, #15]
  429cbc:	sub	w0, w0, #0x20
  429cc0:	and	w0, w0, #0xff
  429cc4:	b	429ccc <ferror@plt+0x25cbc>
  429cc8:	ldrb	w0, [sp, #15]
  429ccc:	add	sp, sp, #0x10
  429cd0:	ret
  429cd4:	sub	sp, sp, #0x10
  429cd8:	strb	w0, [sp, #15]
  429cdc:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  429ce0:	add	x1, x0, #0xef8
  429ce4:	ldrb	w0, [sp, #15]
  429ce8:	lsl	x0, x0, #1
  429cec:	add	x0, x1, x0
  429cf0:	ldrh	w0, [x0]
  429cf4:	and	w0, w0, #0x8
  429cf8:	cmp	w0, #0x0
  429cfc:	b.eq	429d0c <ferror@plt+0x25cfc>  // b.none
  429d00:	ldrb	w0, [sp, #15]
  429d04:	sub	w0, w0, #0x30
  429d08:	b	429d10 <ferror@plt+0x25d00>
  429d0c:	mov	w0, #0xffffffff            	// #-1
  429d10:	add	sp, sp, #0x10
  429d14:	ret
  429d18:	stp	x29, x30, [sp, #-32]!
  429d1c:	mov	x29, sp
  429d20:	strb	w0, [sp, #31]
  429d24:	ldrb	w0, [sp, #31]
  429d28:	cmp	w0, #0x40
  429d2c:	b.ls	429d48 <ferror@plt+0x25d38>  // b.plast
  429d30:	ldrb	w0, [sp, #31]
  429d34:	cmp	w0, #0x46
  429d38:	b.hi	429d48 <ferror@plt+0x25d38>  // b.pmore
  429d3c:	ldrb	w0, [sp, #31]
  429d40:	sub	w0, w0, #0x37
  429d44:	b	429d74 <ferror@plt+0x25d64>
  429d48:	ldrb	w0, [sp, #31]
  429d4c:	cmp	w0, #0x60
  429d50:	b.ls	429d6c <ferror@plt+0x25d5c>  // b.plast
  429d54:	ldrb	w0, [sp, #31]
  429d58:	cmp	w0, #0x66
  429d5c:	b.hi	429d6c <ferror@plt+0x25d5c>  // b.pmore
  429d60:	ldrb	w0, [sp, #31]
  429d64:	sub	w0, w0, #0x57
  429d68:	b	429d74 <ferror@plt+0x25d64>
  429d6c:	ldrb	w0, [sp, #31]
  429d70:	bl	429cd4 <ferror@plt+0x25cc4>
  429d74:	ldp	x29, x30, [sp], #32
  429d78:	ret
  429d7c:	stp	x29, x30, [sp, #-48]!
  429d80:	mov	x29, sp
  429d84:	str	x0, [sp, #24]
  429d88:	str	x1, [sp, #16]
  429d8c:	ldr	x0, [sp, #24]
  429d90:	cmp	x0, #0x0
  429d94:	b.ne	429dbc <ferror@plt+0x25dac>  // b.any
  429d98:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429d9c:	add	x2, x0, #0x198
  429da0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429da4:	add	x1, x0, #0x350
  429da8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429dac:	add	x0, x0, #0x118
  429db0:	bl	41aa2c <ferror@plt+0x16a1c>
  429db4:	mov	w0, #0x0                   	// #0
  429db8:	b	429edc <ferror@plt+0x25ecc>
  429dbc:	ldr	x0, [sp, #16]
  429dc0:	cmp	x0, #0x0
  429dc4:	b.ne	429ea4 <ferror@plt+0x25e94>  // b.any
  429dc8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429dcc:	add	x2, x0, #0x1a8
  429dd0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429dd4:	add	x1, x0, #0x350
  429dd8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429ddc:	add	x0, x0, #0x118
  429de0:	bl	41aa2c <ferror@plt+0x16a1c>
  429de4:	mov	w0, #0x0                   	// #0
  429de8:	b	429edc <ferror@plt+0x25ecc>
  429dec:	ldr	x0, [sp, #24]
  429df0:	ldrb	w0, [x0]
  429df4:	cmp	w0, #0x40
  429df8:	b.ls	429e20 <ferror@plt+0x25e10>  // b.plast
  429dfc:	ldr	x0, [sp, #24]
  429e00:	ldrb	w0, [x0]
  429e04:	cmp	w0, #0x5a
  429e08:	b.hi	429e20 <ferror@plt+0x25e10>  // b.pmore
  429e0c:	ldr	x0, [sp, #24]
  429e10:	ldrb	w0, [x0]
  429e14:	add	w0, w0, #0x20
  429e18:	and	w0, w0, #0xff
  429e1c:	b	429e28 <ferror@plt+0x25e18>
  429e20:	ldr	x0, [sp, #24]
  429e24:	ldrb	w0, [x0]
  429e28:	str	w0, [sp, #44]
  429e2c:	ldr	x0, [sp, #16]
  429e30:	ldrb	w0, [x0]
  429e34:	cmp	w0, #0x40
  429e38:	b.ls	429e60 <ferror@plt+0x25e50>  // b.plast
  429e3c:	ldr	x0, [sp, #16]
  429e40:	ldrb	w0, [x0]
  429e44:	cmp	w0, #0x5a
  429e48:	b.hi	429e60 <ferror@plt+0x25e50>  // b.pmore
  429e4c:	ldr	x0, [sp, #16]
  429e50:	ldrb	w0, [x0]
  429e54:	add	w0, w0, #0x20
  429e58:	and	w0, w0, #0xff
  429e5c:	b	429e68 <ferror@plt+0x25e58>
  429e60:	ldr	x0, [sp, #16]
  429e64:	ldrb	w0, [x0]
  429e68:	str	w0, [sp, #40]
  429e6c:	ldr	w1, [sp, #44]
  429e70:	ldr	w0, [sp, #40]
  429e74:	cmp	w1, w0
  429e78:	b.eq	429e8c <ferror@plt+0x25e7c>  // b.none
  429e7c:	ldr	w1, [sp, #44]
  429e80:	ldr	w0, [sp, #40]
  429e84:	sub	w0, w1, w0
  429e88:	b	429edc <ferror@plt+0x25ecc>
  429e8c:	ldr	x0, [sp, #24]
  429e90:	add	x0, x0, #0x1
  429e94:	str	x0, [sp, #24]
  429e98:	ldr	x0, [sp, #16]
  429e9c:	add	x0, x0, #0x1
  429ea0:	str	x0, [sp, #16]
  429ea4:	ldr	x0, [sp, #24]
  429ea8:	ldrb	w0, [x0]
  429eac:	cmp	w0, #0x0
  429eb0:	b.eq	429ec4 <ferror@plt+0x25eb4>  // b.none
  429eb4:	ldr	x0, [sp, #16]
  429eb8:	ldrb	w0, [x0]
  429ebc:	cmp	w0, #0x0
  429ec0:	b.ne	429dec <ferror@plt+0x25ddc>  // b.any
  429ec4:	ldr	x0, [sp, #24]
  429ec8:	ldrb	w0, [x0]
  429ecc:	mov	w1, w0
  429ed0:	ldr	x0, [sp, #16]
  429ed4:	ldrb	w0, [x0]
  429ed8:	sub	w0, w1, w0
  429edc:	ldp	x29, x30, [sp], #48
  429ee0:	ret
  429ee4:	stp	x29, x30, [sp, #-64]!
  429ee8:	mov	x29, sp
  429eec:	str	x0, [sp, #40]
  429ef0:	str	x1, [sp, #32]
  429ef4:	str	x2, [sp, #24]
  429ef8:	ldr	x0, [sp, #40]
  429efc:	cmp	x0, #0x0
  429f00:	b.ne	429f28 <ferror@plt+0x25f18>  // b.any
  429f04:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429f08:	add	x2, x0, #0x198
  429f0c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429f10:	add	x1, x0, #0x368
  429f14:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429f18:	add	x0, x0, #0x118
  429f1c:	bl	41aa2c <ferror@plt+0x16a1c>
  429f20:	mov	w0, #0x0                   	// #0
  429f24:	b	42a074 <ferror@plt+0x26064>
  429f28:	ldr	x0, [sp, #32]
  429f2c:	cmp	x0, #0x0
  429f30:	b.ne	42a01c <ferror@plt+0x2600c>  // b.any
  429f34:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429f38:	add	x2, x0, #0x1a8
  429f3c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429f40:	add	x1, x0, #0x368
  429f44:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  429f48:	add	x0, x0, #0x118
  429f4c:	bl	41aa2c <ferror@plt+0x16a1c>
  429f50:	mov	w0, #0x0                   	// #0
  429f54:	b	42a074 <ferror@plt+0x26064>
  429f58:	ldr	x0, [sp, #24]
  429f5c:	sub	x0, x0, #0x1
  429f60:	str	x0, [sp, #24]
  429f64:	ldr	x0, [sp, #40]
  429f68:	ldrb	w0, [x0]
  429f6c:	cmp	w0, #0x40
  429f70:	b.ls	429f98 <ferror@plt+0x25f88>  // b.plast
  429f74:	ldr	x0, [sp, #40]
  429f78:	ldrb	w0, [x0]
  429f7c:	cmp	w0, #0x5a
  429f80:	b.hi	429f98 <ferror@plt+0x25f88>  // b.pmore
  429f84:	ldr	x0, [sp, #40]
  429f88:	ldrb	w0, [x0]
  429f8c:	add	w0, w0, #0x20
  429f90:	and	w0, w0, #0xff
  429f94:	b	429fa0 <ferror@plt+0x25f90>
  429f98:	ldr	x0, [sp, #40]
  429f9c:	ldrb	w0, [x0]
  429fa0:	str	w0, [sp, #60]
  429fa4:	ldr	x0, [sp, #32]
  429fa8:	ldrb	w0, [x0]
  429fac:	cmp	w0, #0x40
  429fb0:	b.ls	429fd8 <ferror@plt+0x25fc8>  // b.plast
  429fb4:	ldr	x0, [sp, #32]
  429fb8:	ldrb	w0, [x0]
  429fbc:	cmp	w0, #0x5a
  429fc0:	b.hi	429fd8 <ferror@plt+0x25fc8>  // b.pmore
  429fc4:	ldr	x0, [sp, #32]
  429fc8:	ldrb	w0, [x0]
  429fcc:	add	w0, w0, #0x20
  429fd0:	and	w0, w0, #0xff
  429fd4:	b	429fe0 <ferror@plt+0x25fd0>
  429fd8:	ldr	x0, [sp, #32]
  429fdc:	ldrb	w0, [x0]
  429fe0:	str	w0, [sp, #56]
  429fe4:	ldr	w1, [sp, #60]
  429fe8:	ldr	w0, [sp, #56]
  429fec:	cmp	w1, w0
  429ff0:	b.eq	42a004 <ferror@plt+0x25ff4>  // b.none
  429ff4:	ldr	w1, [sp, #60]
  429ff8:	ldr	w0, [sp, #56]
  429ffc:	sub	w0, w1, w0
  42a000:	b	42a074 <ferror@plt+0x26064>
  42a004:	ldr	x0, [sp, #40]
  42a008:	add	x0, x0, #0x1
  42a00c:	str	x0, [sp, #40]
  42a010:	ldr	x0, [sp, #32]
  42a014:	add	x0, x0, #0x1
  42a018:	str	x0, [sp, #32]
  42a01c:	ldr	x0, [sp, #24]
  42a020:	cmp	x0, #0x0
  42a024:	b.eq	42a048 <ferror@plt+0x26038>  // b.none
  42a028:	ldr	x0, [sp, #40]
  42a02c:	ldrb	w0, [x0]
  42a030:	cmp	w0, #0x0
  42a034:	b.eq	42a048 <ferror@plt+0x26038>  // b.none
  42a038:	ldr	x0, [sp, #32]
  42a03c:	ldrb	w0, [x0]
  42a040:	cmp	w0, #0x0
  42a044:	b.ne	429f58 <ferror@plt+0x25f48>  // b.any
  42a048:	ldr	x0, [sp, #24]
  42a04c:	cmp	x0, #0x0
  42a050:	b.eq	42a070 <ferror@plt+0x26060>  // b.none
  42a054:	ldr	x0, [sp, #40]
  42a058:	ldrb	w0, [x0]
  42a05c:	mov	w1, w0
  42a060:	ldr	x0, [sp, #32]
  42a064:	ldrb	w0, [x0]
  42a068:	sub	w0, w1, w0
  42a06c:	b	42a074 <ferror@plt+0x26064>
  42a070:	mov	w0, #0x0                   	// #0
  42a074:	ldp	x29, x30, [sp], #64
  42a078:	ret
  42a07c:	stp	x29, x30, [sp, #-32]!
  42a080:	mov	x29, sp
  42a084:	str	x0, [sp, #24]
  42a088:	str	x1, [sp, #16]
  42a08c:	ldr	x0, [sp, #24]
  42a090:	cmp	x0, #0x0
  42a094:	b.ne	42a0bc <ferror@plt+0x260ac>  // b.any
  42a098:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a09c:	add	x2, x0, #0x198
  42a0a0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a0a4:	add	x1, x0, #0x380
  42a0a8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a0ac:	add	x0, x0, #0x118
  42a0b0:	bl	41aa2c <ferror@plt+0x16a1c>
  42a0b4:	mov	w0, #0x0                   	// #0
  42a0b8:	b	42a0f8 <ferror@plt+0x260e8>
  42a0bc:	ldr	x0, [sp, #16]
  42a0c0:	cmp	x0, #0x0
  42a0c4:	b.ne	42a0ec <ferror@plt+0x260dc>  // b.any
  42a0c8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a0cc:	add	x2, x0, #0x1a8
  42a0d0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a0d4:	add	x1, x0, #0x380
  42a0d8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a0dc:	add	x0, x0, #0x118
  42a0e0:	bl	41aa2c <ferror@plt+0x16a1c>
  42a0e4:	mov	w0, #0x0                   	// #0
  42a0e8:	b	42a0f8 <ferror@plt+0x260e8>
  42a0ec:	ldr	x1, [sp, #16]
  42a0f0:	ldr	x0, [sp, #24]
  42a0f4:	bl	4039a0 <strcasecmp@plt>
  42a0f8:	ldp	x29, x30, [sp], #32
  42a0fc:	ret
  42a100:	stp	x29, x30, [sp, #-48]!
  42a104:	mov	x29, sp
  42a108:	str	x0, [sp, #40]
  42a10c:	str	x1, [sp, #32]
  42a110:	str	w2, [sp, #28]
  42a114:	ldr	w0, [sp, #28]
  42a118:	mov	x2, x0
  42a11c:	ldr	x1, [sp, #32]
  42a120:	ldr	x0, [sp, #40]
  42a124:	bl	403c50 <strncasecmp@plt>
  42a128:	ldp	x29, x30, [sp], #48
  42a12c:	ret
  42a130:	stp	x29, x30, [sp, #-64]!
  42a134:	mov	x29, sp
  42a138:	str	x19, [sp, #16]
  42a13c:	str	x0, [sp, #56]
  42a140:	str	x1, [sp, #48]
  42a144:	strb	w2, [sp, #47]
  42a148:	ldr	x0, [sp, #56]
  42a14c:	cmp	x0, #0x0
  42a150:	b.ne	42a178 <ferror@plt+0x26168>  // b.any
  42a154:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a158:	add	x2, x0, #0x188
  42a15c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a160:	add	x1, x0, #0x390
  42a164:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a168:	add	x0, x0, #0x118
  42a16c:	bl	41aa2c <ferror@plt+0x16a1c>
  42a170:	mov	x0, #0x0                   	// #0
  42a174:	b	42a1cc <ferror@plt+0x261bc>
  42a178:	ldr	x0, [sp, #48]
  42a17c:	cmp	x0, #0x0
  42a180:	b.ne	42a190 <ferror@plt+0x26180>  // b.any
  42a184:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a188:	add	x0, x0, #0x1b8
  42a18c:	str	x0, [sp, #48]
  42a190:	ldr	x19, [sp, #56]
  42a194:	b	42a1bc <ferror@plt+0x261ac>
  42a198:	ldrb	w0, [x19]
  42a19c:	mov	w1, w0
  42a1a0:	ldr	x0, [sp, #48]
  42a1a4:	bl	403ca0 <strchr@plt>
  42a1a8:	cmp	x0, #0x0
  42a1ac:	b.eq	42a1b8 <ferror@plt+0x261a8>  // b.none
  42a1b0:	ldrb	w0, [sp, #47]
  42a1b4:	strb	w0, [x19]
  42a1b8:	add	x19, x19, #0x1
  42a1bc:	ldrb	w0, [x19]
  42a1c0:	cmp	w0, #0x0
  42a1c4:	b.ne	42a198 <ferror@plt+0x26188>  // b.any
  42a1c8:	ldr	x0, [sp, #56]
  42a1cc:	ldr	x19, [sp, #16]
  42a1d0:	ldp	x29, x30, [sp], #64
  42a1d4:	ret
  42a1d8:	stp	x29, x30, [sp, #-64]!
  42a1dc:	mov	x29, sp
  42a1e0:	str	x19, [sp, #16]
  42a1e4:	str	x0, [sp, #56]
  42a1e8:	str	x1, [sp, #48]
  42a1ec:	strb	w2, [sp, #47]
  42a1f0:	ldr	x0, [sp, #56]
  42a1f4:	cmp	x0, #0x0
  42a1f8:	b.ne	42a220 <ferror@plt+0x26210>  // b.any
  42a1fc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a200:	add	x2, x0, #0x188
  42a204:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a208:	add	x1, x0, #0x3a0
  42a20c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a210:	add	x0, x0, #0x118
  42a214:	bl	41aa2c <ferror@plt+0x16a1c>
  42a218:	mov	x0, #0x0                   	// #0
  42a21c:	b	42a28c <ferror@plt+0x2627c>
  42a220:	ldr	x0, [sp, #48]
  42a224:	cmp	x0, #0x0
  42a228:	b.ne	42a250 <ferror@plt+0x26240>  // b.any
  42a22c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a230:	add	x2, x0, #0x1c0
  42a234:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a238:	add	x1, x0, #0x3a0
  42a23c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a240:	add	x0, x0, #0x118
  42a244:	bl	41aa2c <ferror@plt+0x16a1c>
  42a248:	mov	x0, #0x0                   	// #0
  42a24c:	b	42a28c <ferror@plt+0x2627c>
  42a250:	ldr	x19, [sp, #56]
  42a254:	b	42a27c <ferror@plt+0x2626c>
  42a258:	ldrb	w0, [x19]
  42a25c:	mov	w1, w0
  42a260:	ldr	x0, [sp, #48]
  42a264:	bl	403ca0 <strchr@plt>
  42a268:	cmp	x0, #0x0
  42a26c:	b.ne	42a278 <ferror@plt+0x26268>  // b.any
  42a270:	ldrb	w0, [sp, #47]
  42a274:	strb	w0, [x19]
  42a278:	add	x19, x19, #0x1
  42a27c:	ldrb	w0, [x19]
  42a280:	cmp	w0, #0x0
  42a284:	b.ne	42a258 <ferror@plt+0x26248>  // b.any
  42a288:	ldr	x0, [sp, #56]
  42a28c:	ldr	x19, [sp, #16]
  42a290:	ldp	x29, x30, [sp], #64
  42a294:	ret
  42a298:	stp	x29, x30, [sp, #-64]!
  42a29c:	mov	x29, sp
  42a2a0:	str	x0, [sp, #24]
  42a2a4:	ldr	x0, [sp, #24]
  42a2a8:	str	x0, [sp, #56]
  42a2ac:	ldr	x0, [sp, #24]
  42a2b0:	cmp	x0, #0x0
  42a2b4:	b.ne	42a2dc <ferror@plt+0x262cc>  // b.any
  42a2b8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a2bc:	add	x2, x0, #0x1d8
  42a2c0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a2c4:	add	x1, x0, #0x3b0
  42a2c8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a2cc:	add	x0, x0, #0x118
  42a2d0:	bl	41aa2c <ferror@plt+0x16a1c>
  42a2d4:	mov	x0, #0x0                   	// #0
  42a2d8:	b	42a54c <ferror@plt+0x2653c>
  42a2dc:	ldr	x0, [sp, #24]
  42a2e0:	bl	403530 <strlen@plt>
  42a2e4:	add	x0, x0, #0x1
  42a2e8:	bl	41844c <ferror@plt+0x1443c>
  42a2ec:	str	x0, [sp, #40]
  42a2f0:	ldr	x0, [sp, #40]
  42a2f4:	str	x0, [sp, #48]
  42a2f8:	b	42a52c <ferror@plt+0x2651c>
  42a2fc:	ldr	x0, [sp, #56]
  42a300:	ldrb	w0, [x0]
  42a304:	cmp	w0, #0x5c
  42a308:	b.ne	42a508 <ferror@plt+0x264f8>  // b.any
  42a30c:	ldr	x0, [sp, #56]
  42a310:	add	x0, x0, #0x1
  42a314:	str	x0, [sp, #56]
  42a318:	ldr	x0, [sp, #56]
  42a31c:	ldrb	w0, [x0]
  42a320:	cmp	w0, #0x76
  42a324:	b.eq	42a4d4 <ferror@plt+0x264c4>  // b.none
  42a328:	cmp	w0, #0x76
  42a32c:	b.gt	42a4ec <ferror@plt+0x264dc>
  42a330:	cmp	w0, #0x74
  42a334:	b.eq	42a4bc <ferror@plt+0x264ac>  // b.none
  42a338:	cmp	w0, #0x74
  42a33c:	b.gt	42a4ec <ferror@plt+0x264dc>
  42a340:	cmp	w0, #0x72
  42a344:	b.eq	42a4a4 <ferror@plt+0x26494>  // b.none
  42a348:	cmp	w0, #0x72
  42a34c:	b.gt	42a4ec <ferror@plt+0x264dc>
  42a350:	cmp	w0, #0x6e
  42a354:	b.eq	42a48c <ferror@plt+0x2647c>  // b.none
  42a358:	cmp	w0, #0x6e
  42a35c:	b.gt	42a4ec <ferror@plt+0x264dc>
  42a360:	cmp	w0, #0x66
  42a364:	b.eq	42a474 <ferror@plt+0x26464>  // b.none
  42a368:	cmp	w0, #0x66
  42a36c:	b.gt	42a4ec <ferror@plt+0x264dc>
  42a370:	cmp	w0, #0x62
  42a374:	b.eq	42a45c <ferror@plt+0x2644c>  // b.none
  42a378:	cmp	w0, #0x62
  42a37c:	b.gt	42a4ec <ferror@plt+0x264dc>
  42a380:	cmp	w0, #0x0
  42a384:	b.eq	42a3a0 <ferror@plt+0x26390>  // b.none
  42a388:	cmp	w0, #0x0
  42a38c:	b.lt	42a4ec <ferror@plt+0x264dc>  // b.tstop
  42a390:	sub	w0, w0, #0x30
  42a394:	cmp	w0, #0x7
  42a398:	b.hi	42a4ec <ferror@plt+0x264dc>  // b.pmore
  42a39c:	b	42a3bc <ferror@plt+0x263ac>
  42a3a0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a3a4:	add	x2, x0, #0x1e8
  42a3a8:	mov	w1, #0x10                  	// #16
  42a3ac:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a3b0:	add	x0, x0, #0x118
  42a3b4:	bl	41a980 <ferror@plt+0x16970>
  42a3b8:	b	42a540 <ferror@plt+0x26530>
  42a3bc:	ldr	x0, [sp, #48]
  42a3c0:	strb	wzr, [x0]
  42a3c4:	ldr	x0, [sp, #56]
  42a3c8:	str	x0, [sp, #32]
  42a3cc:	b	42a40c <ferror@plt+0x263fc>
  42a3d0:	ldr	x0, [sp, #48]
  42a3d4:	ldrb	w0, [x0]
  42a3d8:	ubfiz	w0, w0, #3, #5
  42a3dc:	and	w1, w0, #0xff
  42a3e0:	ldr	x0, [sp, #56]
  42a3e4:	ldrb	w0, [x0]
  42a3e8:	add	w0, w1, w0
  42a3ec:	and	w0, w0, #0xff
  42a3f0:	sub	w0, w0, #0x30
  42a3f4:	and	w1, w0, #0xff
  42a3f8:	ldr	x0, [sp, #48]
  42a3fc:	strb	w1, [x0]
  42a400:	ldr	x0, [sp, #56]
  42a404:	add	x0, x0, #0x1
  42a408:	str	x0, [sp, #56]
  42a40c:	ldr	x0, [sp, #32]
  42a410:	add	x0, x0, #0x3
  42a414:	ldr	x1, [sp, #56]
  42a418:	cmp	x1, x0
  42a41c:	b.cs	42a440 <ferror@plt+0x26430>  // b.hs, b.nlast
  42a420:	ldr	x0, [sp, #56]
  42a424:	ldrb	w0, [x0]
  42a428:	cmp	w0, #0x2f
  42a42c:	b.ls	42a440 <ferror@plt+0x26430>  // b.plast
  42a430:	ldr	x0, [sp, #56]
  42a434:	ldrb	w0, [x0]
  42a438:	cmp	w0, #0x37
  42a43c:	b.ls	42a3d0 <ferror@plt+0x263c0>  // b.plast
  42a440:	ldr	x0, [sp, #48]
  42a444:	add	x0, x0, #0x1
  42a448:	str	x0, [sp, #48]
  42a44c:	ldr	x0, [sp, #56]
  42a450:	sub	x0, x0, #0x1
  42a454:	str	x0, [sp, #56]
  42a458:	b	42a520 <ferror@plt+0x26510>
  42a45c:	ldr	x0, [sp, #48]
  42a460:	add	x1, x0, #0x1
  42a464:	str	x1, [sp, #48]
  42a468:	mov	w1, #0x8                   	// #8
  42a46c:	strb	w1, [x0]
  42a470:	b	42a520 <ferror@plt+0x26510>
  42a474:	ldr	x0, [sp, #48]
  42a478:	add	x1, x0, #0x1
  42a47c:	str	x1, [sp, #48]
  42a480:	mov	w1, #0xc                   	// #12
  42a484:	strb	w1, [x0]
  42a488:	b	42a520 <ferror@plt+0x26510>
  42a48c:	ldr	x0, [sp, #48]
  42a490:	add	x1, x0, #0x1
  42a494:	str	x1, [sp, #48]
  42a498:	mov	w1, #0xa                   	// #10
  42a49c:	strb	w1, [x0]
  42a4a0:	b	42a520 <ferror@plt+0x26510>
  42a4a4:	ldr	x0, [sp, #48]
  42a4a8:	add	x1, x0, #0x1
  42a4ac:	str	x1, [sp, #48]
  42a4b0:	mov	w1, #0xd                   	// #13
  42a4b4:	strb	w1, [x0]
  42a4b8:	b	42a520 <ferror@plt+0x26510>
  42a4bc:	ldr	x0, [sp, #48]
  42a4c0:	add	x1, x0, #0x1
  42a4c4:	str	x1, [sp, #48]
  42a4c8:	mov	w1, #0x9                   	// #9
  42a4cc:	strb	w1, [x0]
  42a4d0:	b	42a520 <ferror@plt+0x26510>
  42a4d4:	ldr	x0, [sp, #48]
  42a4d8:	add	x1, x0, #0x1
  42a4dc:	str	x1, [sp, #48]
  42a4e0:	mov	w1, #0xb                   	// #11
  42a4e4:	strb	w1, [x0]
  42a4e8:	b	42a520 <ferror@plt+0x26510>
  42a4ec:	ldr	x0, [sp, #48]
  42a4f0:	add	x1, x0, #0x1
  42a4f4:	str	x1, [sp, #48]
  42a4f8:	ldr	x1, [sp, #56]
  42a4fc:	ldrb	w1, [x1]
  42a500:	strb	w1, [x0]
  42a504:	b	42a520 <ferror@plt+0x26510>
  42a508:	ldr	x0, [sp, #48]
  42a50c:	add	x1, x0, #0x1
  42a510:	str	x1, [sp, #48]
  42a514:	ldr	x1, [sp, #56]
  42a518:	ldrb	w1, [x1]
  42a51c:	strb	w1, [x0]
  42a520:	ldr	x0, [sp, #56]
  42a524:	add	x0, x0, #0x1
  42a528:	str	x0, [sp, #56]
  42a52c:	ldr	x0, [sp, #56]
  42a530:	ldrb	w0, [x0]
  42a534:	cmp	w0, #0x0
  42a538:	b.ne	42a2fc <ferror@plt+0x262ec>  // b.any
  42a53c:	nop
  42a540:	ldr	x0, [sp, #48]
  42a544:	strb	wzr, [x0]
  42a548:	ldr	x0, [sp, #40]
  42a54c:	ldp	x29, x30, [sp], #64
  42a550:	ret
  42a554:	stp	x29, x30, [sp, #-320]!
  42a558:	mov	x29, sp
  42a55c:	str	x0, [sp, #24]
  42a560:	str	x1, [sp, #16]
  42a564:	ldr	x0, [sp, #24]
  42a568:	cmp	x0, #0x0
  42a56c:	b.ne	42a594 <ferror@plt+0x26584>  // b.any
  42a570:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a574:	add	x2, x0, #0x1d8
  42a578:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a57c:	add	x1, x0, #0x3c0
  42a580:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a584:	add	x0, x0, #0x118
  42a588:	bl	41aa2c <ferror@plt+0x16a1c>
  42a58c:	mov	x0, #0x0                   	// #0
  42a590:	b	42a92c <ferror@plt+0x2691c>
  42a594:	ldr	x0, [sp, #24]
  42a598:	str	x0, [sp, #312]
  42a59c:	ldr	x0, [sp, #24]
  42a5a0:	bl	403530 <strlen@plt>
  42a5a4:	lsl	x0, x0, #2
  42a5a8:	add	x0, x0, #0x1
  42a5ac:	bl	41844c <ferror@plt+0x1443c>
  42a5b0:	str	x0, [sp, #288]
  42a5b4:	ldr	x0, [sp, #288]
  42a5b8:	str	x0, [sp, #304]
  42a5bc:	add	x0, sp, #0x20
  42a5c0:	mov	x2, #0x100                 	// #256
  42a5c4:	mov	w1, #0x0                   	// #0
  42a5c8:	bl	4038e0 <memset@plt>
  42a5cc:	ldr	x0, [sp, #16]
  42a5d0:	cmp	x0, #0x0
  42a5d4:	b.eq	42a910 <ferror@plt+0x26900>  // b.none
  42a5d8:	ldr	x0, [sp, #16]
  42a5dc:	str	x0, [sp, #296]
  42a5e0:	b	42a608 <ferror@plt+0x265f8>
  42a5e4:	ldr	x0, [sp, #296]
  42a5e8:	ldrb	w0, [x0]
  42a5ec:	sxtw	x0, w0
  42a5f0:	add	x1, sp, #0x20
  42a5f4:	mov	w2, #0x1                   	// #1
  42a5f8:	strb	w2, [x1, x0]
  42a5fc:	ldr	x0, [sp, #296]
  42a600:	add	x0, x0, #0x1
  42a604:	str	x0, [sp, #296]
  42a608:	ldr	x0, [sp, #296]
  42a60c:	ldrb	w0, [x0]
  42a610:	cmp	w0, #0x0
  42a614:	b.ne	42a5e4 <ferror@plt+0x265d4>  // b.any
  42a618:	b	42a910 <ferror@plt+0x26900>
  42a61c:	ldr	x0, [sp, #312]
  42a620:	ldrb	w0, [x0]
  42a624:	sxtw	x0, w0
  42a628:	add	x1, sp, #0x20
  42a62c:	ldrb	w0, [x1, x0]
  42a630:	cmp	w0, #0x0
  42a634:	b.eq	42a654 <ferror@plt+0x26644>  // b.none
  42a638:	ldr	x0, [sp, #304]
  42a63c:	add	x1, x0, #0x1
  42a640:	str	x1, [sp, #304]
  42a644:	ldr	x1, [sp, #312]
  42a648:	ldrb	w1, [x1]
  42a64c:	strb	w1, [x0]
  42a650:	b	42a904 <ferror@plt+0x268f4>
  42a654:	ldr	x0, [sp, #312]
  42a658:	ldrb	w0, [x0]
  42a65c:	cmp	w0, #0x5c
  42a660:	b.eq	42a7d8 <ferror@plt+0x267c8>  // b.none
  42a664:	cmp	w0, #0x5c
  42a668:	b.gt	42a830 <ferror@plt+0x26820>
  42a66c:	cmp	w0, #0x22
  42a670:	b.eq	42a804 <ferror@plt+0x267f4>  // b.none
  42a674:	cmp	w0, #0x22
  42a678:	b.gt	42a830 <ferror@plt+0x26820>
  42a67c:	cmp	w0, #0xd
  42a680:	b.eq	42a754 <ferror@plt+0x26744>  // b.none
  42a684:	cmp	w0, #0xd
  42a688:	b.gt	42a830 <ferror@plt+0x26820>
  42a68c:	cmp	w0, #0xc
  42a690:	b.eq	42a6fc <ferror@plt+0x266ec>  // b.none
  42a694:	cmp	w0, #0xc
  42a698:	b.gt	42a830 <ferror@plt+0x26820>
  42a69c:	cmp	w0, #0xb
  42a6a0:	b.eq	42a7ac <ferror@plt+0x2679c>  // b.none
  42a6a4:	cmp	w0, #0xb
  42a6a8:	b.gt	42a830 <ferror@plt+0x26820>
  42a6ac:	cmp	w0, #0xa
  42a6b0:	b.eq	42a728 <ferror@plt+0x26718>  // b.none
  42a6b4:	cmp	w0, #0xa
  42a6b8:	b.gt	42a830 <ferror@plt+0x26820>
  42a6bc:	cmp	w0, #0x8
  42a6c0:	b.eq	42a6d0 <ferror@plt+0x266c0>  // b.none
  42a6c4:	cmp	w0, #0x9
  42a6c8:	b.eq	42a780 <ferror@plt+0x26770>  // b.none
  42a6cc:	b	42a830 <ferror@plt+0x26820>
  42a6d0:	ldr	x0, [sp, #304]
  42a6d4:	add	x1, x0, #0x1
  42a6d8:	str	x1, [sp, #304]
  42a6dc:	mov	w1, #0x5c                  	// #92
  42a6e0:	strb	w1, [x0]
  42a6e4:	ldr	x0, [sp, #304]
  42a6e8:	add	x1, x0, #0x1
  42a6ec:	str	x1, [sp, #304]
  42a6f0:	mov	w1, #0x62                  	// #98
  42a6f4:	strb	w1, [x0]
  42a6f8:	b	42a904 <ferror@plt+0x268f4>
  42a6fc:	ldr	x0, [sp, #304]
  42a700:	add	x1, x0, #0x1
  42a704:	str	x1, [sp, #304]
  42a708:	mov	w1, #0x5c                  	// #92
  42a70c:	strb	w1, [x0]
  42a710:	ldr	x0, [sp, #304]
  42a714:	add	x1, x0, #0x1
  42a718:	str	x1, [sp, #304]
  42a71c:	mov	w1, #0x66                  	// #102
  42a720:	strb	w1, [x0]
  42a724:	b	42a904 <ferror@plt+0x268f4>
  42a728:	ldr	x0, [sp, #304]
  42a72c:	add	x1, x0, #0x1
  42a730:	str	x1, [sp, #304]
  42a734:	mov	w1, #0x5c                  	// #92
  42a738:	strb	w1, [x0]
  42a73c:	ldr	x0, [sp, #304]
  42a740:	add	x1, x0, #0x1
  42a744:	str	x1, [sp, #304]
  42a748:	mov	w1, #0x6e                  	// #110
  42a74c:	strb	w1, [x0]
  42a750:	b	42a904 <ferror@plt+0x268f4>
  42a754:	ldr	x0, [sp, #304]
  42a758:	add	x1, x0, #0x1
  42a75c:	str	x1, [sp, #304]
  42a760:	mov	w1, #0x5c                  	// #92
  42a764:	strb	w1, [x0]
  42a768:	ldr	x0, [sp, #304]
  42a76c:	add	x1, x0, #0x1
  42a770:	str	x1, [sp, #304]
  42a774:	mov	w1, #0x72                  	// #114
  42a778:	strb	w1, [x0]
  42a77c:	b	42a904 <ferror@plt+0x268f4>
  42a780:	ldr	x0, [sp, #304]
  42a784:	add	x1, x0, #0x1
  42a788:	str	x1, [sp, #304]
  42a78c:	mov	w1, #0x5c                  	// #92
  42a790:	strb	w1, [x0]
  42a794:	ldr	x0, [sp, #304]
  42a798:	add	x1, x0, #0x1
  42a79c:	str	x1, [sp, #304]
  42a7a0:	mov	w1, #0x74                  	// #116
  42a7a4:	strb	w1, [x0]
  42a7a8:	b	42a904 <ferror@plt+0x268f4>
  42a7ac:	ldr	x0, [sp, #304]
  42a7b0:	add	x1, x0, #0x1
  42a7b4:	str	x1, [sp, #304]
  42a7b8:	mov	w1, #0x5c                  	// #92
  42a7bc:	strb	w1, [x0]
  42a7c0:	ldr	x0, [sp, #304]
  42a7c4:	add	x1, x0, #0x1
  42a7c8:	str	x1, [sp, #304]
  42a7cc:	mov	w1, #0x76                  	// #118
  42a7d0:	strb	w1, [x0]
  42a7d4:	b	42a904 <ferror@plt+0x268f4>
  42a7d8:	ldr	x0, [sp, #304]
  42a7dc:	add	x1, x0, #0x1
  42a7e0:	str	x1, [sp, #304]
  42a7e4:	mov	w1, #0x5c                  	// #92
  42a7e8:	strb	w1, [x0]
  42a7ec:	ldr	x0, [sp, #304]
  42a7f0:	add	x1, x0, #0x1
  42a7f4:	str	x1, [sp, #304]
  42a7f8:	mov	w1, #0x5c                  	// #92
  42a7fc:	strb	w1, [x0]
  42a800:	b	42a904 <ferror@plt+0x268f4>
  42a804:	ldr	x0, [sp, #304]
  42a808:	add	x1, x0, #0x1
  42a80c:	str	x1, [sp, #304]
  42a810:	mov	w1, #0x5c                  	// #92
  42a814:	strb	w1, [x0]
  42a818:	ldr	x0, [sp, #304]
  42a81c:	add	x1, x0, #0x1
  42a820:	str	x1, [sp, #304]
  42a824:	mov	w1, #0x22                  	// #34
  42a828:	strb	w1, [x0]
  42a82c:	b	42a904 <ferror@plt+0x268f4>
  42a830:	ldr	x0, [sp, #312]
  42a834:	ldrb	w0, [x0]
  42a838:	cmp	w0, #0x1f
  42a83c:	b.ls	42a850 <ferror@plt+0x26840>  // b.plast
  42a840:	ldr	x0, [sp, #312]
  42a844:	ldrb	w0, [x0]
  42a848:	cmp	w0, #0x7e
  42a84c:	b.ls	42a8e8 <ferror@plt+0x268d8>  // b.plast
  42a850:	ldr	x0, [sp, #304]
  42a854:	add	x1, x0, #0x1
  42a858:	str	x1, [sp, #304]
  42a85c:	mov	w1, #0x5c                  	// #92
  42a860:	strb	w1, [x0]
  42a864:	ldr	x0, [sp, #312]
  42a868:	ldrb	w0, [x0]
  42a86c:	lsr	w0, w0, #6
  42a870:	and	w1, w0, #0xff
  42a874:	ldr	x0, [sp, #304]
  42a878:	add	x2, x0, #0x1
  42a87c:	str	x2, [sp, #304]
  42a880:	add	w1, w1, #0x30
  42a884:	and	w1, w1, #0xff
  42a888:	strb	w1, [x0]
  42a88c:	ldr	x0, [sp, #312]
  42a890:	ldrb	w0, [x0]
  42a894:	lsr	w0, w0, #3
  42a898:	and	w0, w0, #0xff
  42a89c:	and	w0, w0, #0x7
  42a8a0:	and	w1, w0, #0xff
  42a8a4:	ldr	x0, [sp, #304]
  42a8a8:	add	x2, x0, #0x1
  42a8ac:	str	x2, [sp, #304]
  42a8b0:	add	w1, w1, #0x30
  42a8b4:	and	w1, w1, #0xff
  42a8b8:	strb	w1, [x0]
  42a8bc:	ldr	x0, [sp, #312]
  42a8c0:	ldrb	w0, [x0]
  42a8c4:	and	w0, w0, #0x7
  42a8c8:	and	w1, w0, #0xff
  42a8cc:	ldr	x0, [sp, #304]
  42a8d0:	add	x2, x0, #0x1
  42a8d4:	str	x2, [sp, #304]
  42a8d8:	add	w1, w1, #0x30
  42a8dc:	and	w1, w1, #0xff
  42a8e0:	strb	w1, [x0]
  42a8e4:	b	42a900 <ferror@plt+0x268f0>
  42a8e8:	ldr	x0, [sp, #304]
  42a8ec:	add	x1, x0, #0x1
  42a8f0:	str	x1, [sp, #304]
  42a8f4:	ldr	x1, [sp, #312]
  42a8f8:	ldrb	w1, [x1]
  42a8fc:	strb	w1, [x0]
  42a900:	nop
  42a904:	ldr	x0, [sp, #312]
  42a908:	add	x0, x0, #0x1
  42a90c:	str	x0, [sp, #312]
  42a910:	ldr	x0, [sp, #312]
  42a914:	ldrb	w0, [x0]
  42a918:	cmp	w0, #0x0
  42a91c:	b.ne	42a61c <ferror@plt+0x2660c>  // b.any
  42a920:	ldr	x0, [sp, #304]
  42a924:	strb	wzr, [x0]
  42a928:	ldr	x0, [sp, #288]
  42a92c:	ldp	x29, x30, [sp], #320
  42a930:	ret
  42a934:	stp	x29, x30, [sp, #-48]!
  42a938:	mov	x29, sp
  42a93c:	str	x0, [sp, #24]
  42a940:	ldr	x0, [sp, #24]
  42a944:	cmp	x0, #0x0
  42a948:	b.ne	42a970 <ferror@plt+0x26960>  // b.any
  42a94c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a950:	add	x2, x0, #0x188
  42a954:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a958:	add	x1, x0, #0x3d0
  42a95c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42a960:	add	x0, x0, #0x118
  42a964:	bl	41aa2c <ferror@plt+0x16a1c>
  42a968:	mov	x0, #0x0                   	// #0
  42a96c:	b	42a9e4 <ferror@plt+0x269d4>
  42a970:	ldr	x0, [sp, #24]
  42a974:	str	x0, [sp, #40]
  42a978:	b	42a988 <ferror@plt+0x26978>
  42a97c:	ldr	x0, [sp, #40]
  42a980:	add	x0, x0, #0x1
  42a984:	str	x0, [sp, #40]
  42a988:	ldr	x0, [sp, #40]
  42a98c:	ldrb	w0, [x0]
  42a990:	cmp	w0, #0x0
  42a994:	b.eq	42a9c4 <ferror@plt+0x269b4>  // b.none
  42a998:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42a99c:	add	x1, x0, #0xef8
  42a9a0:	ldr	x0, [sp, #40]
  42a9a4:	ldrb	w0, [x0]
  42a9a8:	and	x0, x0, #0xff
  42a9ac:	lsl	x0, x0, #1
  42a9b0:	add	x0, x1, x0
  42a9b4:	ldrh	w0, [x0]
  42a9b8:	and	w0, w0, #0x100
  42a9bc:	cmp	w0, #0x0
  42a9c0:	b.ne	42a97c <ferror@plt+0x2696c>  // b.any
  42a9c4:	ldr	x0, [sp, #40]
  42a9c8:	bl	403530 <strlen@plt>
  42a9cc:	add	x0, x0, #0x1
  42a9d0:	mov	x2, x0
  42a9d4:	ldr	x1, [sp, #40]
  42a9d8:	ldr	x0, [sp, #24]
  42a9dc:	bl	4034e0 <memmove@plt>
  42a9e0:	ldr	x0, [sp, #24]
  42a9e4:	ldp	x29, x30, [sp], #48
  42a9e8:	ret
  42a9ec:	stp	x29, x30, [sp, #-48]!
  42a9f0:	mov	x29, sp
  42a9f4:	str	x0, [sp, #24]
  42a9f8:	ldr	x0, [sp, #24]
  42a9fc:	cmp	x0, #0x0
  42aa00:	b.ne	42aa28 <ferror@plt+0x26a18>  // b.any
  42aa04:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42aa08:	add	x2, x0, #0x188
  42aa0c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42aa10:	add	x1, x0, #0x3e0
  42aa14:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42aa18:	add	x0, x0, #0x118
  42aa1c:	bl	41aa2c <ferror@plt+0x16a1c>
  42aa20:	mov	x0, #0x0                   	// #0
  42aa24:	b	42aa9c <ferror@plt+0x26a8c>
  42aa28:	ldr	x0, [sp, #24]
  42aa2c:	bl	403530 <strlen@plt>
  42aa30:	str	x0, [sp, #40]
  42aa34:	b	42aa7c <ferror@plt+0x26a6c>
  42aa38:	adrp	x0, 458000 <ferror@plt+0x53ff0>
  42aa3c:	add	x1, x0, #0xef8
  42aa40:	ldr	x2, [sp, #24]
  42aa44:	ldr	x0, [sp, #40]
  42aa48:	add	x0, x2, x0
  42aa4c:	ldrb	w0, [x0]
  42aa50:	and	x0, x0, #0xff
  42aa54:	lsl	x0, x0, #1
  42aa58:	add	x0, x1, x0
  42aa5c:	ldrh	w0, [x0]
  42aa60:	and	w0, w0, #0x100
  42aa64:	cmp	w0, #0x0
  42aa68:	b.eq	42aa94 <ferror@plt+0x26a84>  // b.none
  42aa6c:	ldr	x1, [sp, #24]
  42aa70:	ldr	x0, [sp, #40]
  42aa74:	add	x0, x1, x0
  42aa78:	strb	wzr, [x0]
  42aa7c:	ldr	x0, [sp, #40]
  42aa80:	sub	x1, x0, #0x1
  42aa84:	str	x1, [sp, #40]
  42aa88:	cmp	x0, #0x0
  42aa8c:	b.ne	42aa38 <ferror@plt+0x26a28>  // b.any
  42aa90:	b	42aa98 <ferror@plt+0x26a88>
  42aa94:	nop
  42aa98:	ldr	x0, [sp, #24]
  42aa9c:	ldp	x29, x30, [sp], #48
  42aaa0:	ret
  42aaa4:	stp	x29, x30, [sp, #-112]!
  42aaa8:	mov	x29, sp
  42aaac:	str	x0, [sp, #40]
  42aab0:	str	x1, [sp, #32]
  42aab4:	str	w2, [sp, #28]
  42aab8:	str	xzr, [sp, #104]
  42aabc:	str	wzr, [sp, #84]
  42aac0:	ldr	x0, [sp, #40]
  42aac4:	cmp	x0, #0x0
  42aac8:	b.ne	42aaf0 <ferror@plt+0x26ae0>  // b.any
  42aacc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42aad0:	add	x2, x0, #0x188
  42aad4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42aad8:	add	x1, x0, #0x3f0
  42aadc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42aae0:	add	x0, x0, #0x118
  42aae4:	bl	41aa2c <ferror@plt+0x16a1c>
  42aae8:	mov	x0, #0x0                   	// #0
  42aaec:	b	42acdc <ferror@plt+0x26ccc>
  42aaf0:	ldr	x0, [sp, #32]
  42aaf4:	cmp	x0, #0x0
  42aaf8:	b.ne	42ab20 <ferror@plt+0x26b10>  // b.any
  42aafc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ab00:	add	x2, x0, #0x208
  42ab04:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ab08:	add	x1, x0, #0x3f0
  42ab0c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ab10:	add	x0, x0, #0x118
  42ab14:	bl	41aa2c <ferror@plt+0x16a1c>
  42ab18:	mov	x0, #0x0                   	// #0
  42ab1c:	b	42acdc <ferror@plt+0x26ccc>
  42ab20:	ldr	x0, [sp, #32]
  42ab24:	ldrb	w0, [x0]
  42ab28:	cmp	w0, #0x0
  42ab2c:	b.ne	42ab54 <ferror@plt+0x26b44>  // b.any
  42ab30:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ab34:	add	x2, x0, #0x220
  42ab38:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ab3c:	add	x1, x0, #0x3f0
  42ab40:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ab44:	add	x0, x0, #0x118
  42ab48:	bl	41aa2c <ferror@plt+0x16a1c>
  42ab4c:	mov	x0, #0x0                   	// #0
  42ab50:	b	42acdc <ferror@plt+0x26ccc>
  42ab54:	ldr	w0, [sp, #28]
  42ab58:	cmp	w0, #0x0
  42ab5c:	b.gt	42ab68 <ferror@plt+0x26b58>
  42ab60:	mov	w0, #0x7fffffff            	// #2147483647
  42ab64:	str	w0, [sp, #28]
  42ab68:	ldr	x0, [sp, #40]
  42ab6c:	str	x0, [sp, #72]
  42ab70:	ldr	x1, [sp, #32]
  42ab74:	ldr	x0, [sp, #72]
  42ab78:	bl	403e40 <strstr@plt>
  42ab7c:	str	x0, [sp, #88]
  42ab80:	ldr	x0, [sp, #88]
  42ab84:	cmp	x0, #0x0
  42ab88:	b.eq	42ac18 <ferror@plt+0x26c08>  // b.none
  42ab8c:	ldr	x0, [sp, #32]
  42ab90:	bl	403530 <strlen@plt>
  42ab94:	str	x0, [sp, #64]
  42ab98:	b	42abf4 <ferror@plt+0x26be4>
  42ab9c:	ldr	x1, [sp, #88]
  42aba0:	ldr	x0, [sp, #72]
  42aba4:	sub	x0, x1, x0
  42aba8:	str	x0, [sp, #56]
  42abac:	ldr	x1, [sp, #56]
  42abb0:	ldr	x0, [sp, #72]
  42abb4:	bl	428e04 <ferror@plt+0x24df4>
  42abb8:	mov	x1, x0
  42abbc:	ldr	x0, [sp, #104]
  42abc0:	bl	427c20 <ferror@plt+0x23c10>
  42abc4:	str	x0, [sp, #104]
  42abc8:	ldr	w0, [sp, #84]
  42abcc:	add	w0, w0, #0x1
  42abd0:	str	w0, [sp, #84]
  42abd4:	ldr	x1, [sp, #88]
  42abd8:	ldr	x0, [sp, #64]
  42abdc:	add	x0, x1, x0
  42abe0:	str	x0, [sp, #72]
  42abe4:	ldr	x1, [sp, #32]
  42abe8:	ldr	x0, [sp, #72]
  42abec:	bl	403e40 <strstr@plt>
  42abf0:	str	x0, [sp, #88]
  42abf4:	ldr	w0, [sp, #28]
  42abf8:	sub	w0, w0, #0x1
  42abfc:	str	w0, [sp, #28]
  42ac00:	ldr	w0, [sp, #28]
  42ac04:	cmp	w0, #0x0
  42ac08:	b.eq	42ac18 <ferror@plt+0x26c08>  // b.none
  42ac0c:	ldr	x0, [sp, #88]
  42ac10:	cmp	x0, #0x0
  42ac14:	b.ne	42ab9c <ferror@plt+0x26b8c>  // b.any
  42ac18:	ldr	x0, [sp, #40]
  42ac1c:	ldrb	w0, [x0]
  42ac20:	cmp	w0, #0x0
  42ac24:	b.eq	42ac4c <ferror@plt+0x26c3c>  // b.none
  42ac28:	ldr	w0, [sp, #84]
  42ac2c:	add	w0, w0, #0x1
  42ac30:	str	w0, [sp, #84]
  42ac34:	ldr	x0, [sp, #72]
  42ac38:	bl	428d58 <ferror@plt+0x24d48>
  42ac3c:	mov	x1, x0
  42ac40:	ldr	x0, [sp, #104]
  42ac44:	bl	427c20 <ferror@plt+0x23c10>
  42ac48:	str	x0, [sp, #104]
  42ac4c:	ldr	w0, [sp, #84]
  42ac50:	add	w0, w0, #0x1
  42ac54:	mov	w0, w0
  42ac58:	mov	x1, #0x8                   	// #8
  42ac5c:	bl	418798 <ferror@plt+0x14788>
  42ac60:	str	x0, [sp, #48]
  42ac64:	ldr	w0, [sp, #84]
  42ac68:	sub	w1, w0, #0x1
  42ac6c:	str	w1, [sp, #84]
  42ac70:	mov	w0, w0
  42ac74:	lsl	x0, x0, #3
  42ac78:	ldr	x1, [sp, #48]
  42ac7c:	add	x0, x1, x0
  42ac80:	str	xzr, [x0]
  42ac84:	ldr	x0, [sp, #104]
  42ac88:	str	x0, [sp, #96]
  42ac8c:	b	42acc4 <ferror@plt+0x26cb4>
  42ac90:	ldr	w0, [sp, #84]
  42ac94:	sub	w1, w0, #0x1
  42ac98:	str	w1, [sp, #84]
  42ac9c:	mov	w0, w0
  42aca0:	lsl	x0, x0, #3
  42aca4:	ldr	x1, [sp, #48]
  42aca8:	add	x0, x1, x0
  42acac:	ldr	x1, [sp, #96]
  42acb0:	ldr	x1, [x1]
  42acb4:	str	x1, [x0]
  42acb8:	ldr	x0, [sp, #96]
  42acbc:	ldr	x0, [x0, #8]
  42acc0:	str	x0, [sp, #96]
  42acc4:	ldr	x0, [sp, #96]
  42acc8:	cmp	x0, #0x0
  42accc:	b.ne	42ac90 <ferror@plt+0x26c80>  // b.any
  42acd0:	ldr	x0, [sp, #104]
  42acd4:	bl	427b38 <ferror@plt+0x23b28>
  42acd8:	ldr	x0, [sp, #48]
  42acdc:	ldp	x29, x30, [sp], #112
  42ace0:	ret
  42ace4:	sub	sp, sp, #0x470
  42ace8:	stp	x29, x30, [sp]
  42acec:	mov	x29, sp
  42acf0:	str	x0, [sp, #40]
  42acf4:	str	x1, [sp, #32]
  42acf8:	str	w2, [sp, #28]
  42acfc:	ldr	x0, [sp, #40]
  42ad00:	cmp	x0, #0x0
  42ad04:	b.ne	42ad2c <ferror@plt+0x26d1c>  // b.any
  42ad08:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ad0c:	add	x2, x0, #0x188
  42ad10:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ad14:	add	x1, x0, #0x400
  42ad18:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ad1c:	add	x0, x0, #0x118
  42ad20:	bl	41aa2c <ferror@plt+0x16a1c>
  42ad24:	mov	x0, #0x0                   	// #0
  42ad28:	b	42af60 <ferror@plt+0x26f50>
  42ad2c:	ldr	x0, [sp, #32]
  42ad30:	cmp	x0, #0x0
  42ad34:	b.ne	42ad5c <ferror@plt+0x26d4c>  // b.any
  42ad38:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ad3c:	add	x2, x0, #0x238
  42ad40:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ad44:	add	x1, x0, #0x400
  42ad48:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ad4c:	add	x0, x0, #0x118
  42ad50:	bl	41aa2c <ferror@plt+0x16a1c>
  42ad54:	mov	x0, #0x0                   	// #0
  42ad58:	b	42af60 <ferror@plt+0x26f50>
  42ad5c:	ldr	w0, [sp, #28]
  42ad60:	cmp	w0, #0x0
  42ad64:	b.gt	42ad70 <ferror@plt+0x26d60>
  42ad68:	mov	w0, #0x7fffffff            	// #2147483647
  42ad6c:	str	w0, [sp, #28]
  42ad70:	ldr	x0, [sp, #40]
  42ad74:	ldrb	w0, [x0]
  42ad78:	cmp	w0, #0x0
  42ad7c:	b.ne	42ada0 <ferror@plt+0x26d90>  // b.any
  42ad80:	mov	x1, #0x8                   	// #8
  42ad84:	mov	x0, #0x1                   	// #1
  42ad88:	bl	418798 <ferror@plt+0x14788>
  42ad8c:	str	x0, [sp, #1080]
  42ad90:	ldr	x0, [sp, #1080]
  42ad94:	str	xzr, [x0]
  42ad98:	ldr	x0, [sp, #1080]
  42ad9c:	b	42af60 <ferror@plt+0x26f50>
  42ada0:	add	x0, sp, #0x38
  42ada4:	mov	x2, #0x400                 	// #1024
  42ada8:	mov	w1, #0x0                   	// #0
  42adac:	bl	4038e0 <memset@plt>
  42adb0:	ldr	x0, [sp, #32]
  42adb4:	str	x0, [sp, #1104]
  42adb8:	b	42ade4 <ferror@plt+0x26dd4>
  42adbc:	ldr	x0, [sp, #1104]
  42adc0:	ldrb	w0, [x0]
  42adc4:	sxtw	x0, w0
  42adc8:	lsl	x0, x0, #2
  42adcc:	add	x1, sp, #0x38
  42add0:	mov	w2, #0x1                   	// #1
  42add4:	str	w2, [x1, x0]
  42add8:	ldr	x0, [sp, #1104]
  42addc:	add	x0, x0, #0x1
  42ade0:	str	x0, [sp, #1104]
  42ade4:	ldr	x0, [sp, #1104]
  42ade8:	ldrb	w0, [x0]
  42adec:	cmp	w0, #0x0
  42adf0:	b.ne	42adbc <ferror@plt+0x26dac>  // b.any
  42adf4:	str	xzr, [sp, #1128]
  42adf8:	str	wzr, [sp, #1116]
  42adfc:	ldr	x0, [sp, #40]
  42ae00:	str	x0, [sp, #1096]
  42ae04:	ldr	x0, [sp, #1096]
  42ae08:	str	x0, [sp, #1104]
  42ae0c:	b	42ae94 <ferror@plt+0x26e84>
  42ae10:	ldr	x0, [sp, #1104]
  42ae14:	ldrb	w0, [x0]
  42ae18:	sxtw	x0, w0
  42ae1c:	lsl	x0, x0, #2
  42ae20:	add	x1, sp, #0x38
  42ae24:	ldr	w0, [x1, x0]
  42ae28:	cmp	w0, #0x0
  42ae2c:	b.eq	42ae88 <ferror@plt+0x26e78>  // b.none
  42ae30:	ldr	w0, [sp, #1116]
  42ae34:	add	w0, w0, #0x1
  42ae38:	ldr	w1, [sp, #28]
  42ae3c:	cmp	w1, w0
  42ae40:	b.le	42ae88 <ferror@plt+0x26e78>
  42ae44:	ldr	x1, [sp, #1104]
  42ae48:	ldr	x0, [sp, #1096]
  42ae4c:	sub	x0, x1, x0
  42ae50:	mov	x1, x0
  42ae54:	ldr	x0, [sp, #1096]
  42ae58:	bl	428e04 <ferror@plt+0x24df4>
  42ae5c:	str	x0, [sp, #1088]
  42ae60:	ldr	x1, [sp, #1088]
  42ae64:	ldr	x0, [sp, #1128]
  42ae68:	bl	427c20 <ferror@plt+0x23c10>
  42ae6c:	str	x0, [sp, #1128]
  42ae70:	ldr	w0, [sp, #1116]
  42ae74:	add	w0, w0, #0x1
  42ae78:	str	w0, [sp, #1116]
  42ae7c:	ldr	x0, [sp, #1104]
  42ae80:	add	x0, x0, #0x1
  42ae84:	str	x0, [sp, #1096]
  42ae88:	ldr	x0, [sp, #1104]
  42ae8c:	add	x0, x0, #0x1
  42ae90:	str	x0, [sp, #1104]
  42ae94:	ldr	x0, [sp, #1104]
  42ae98:	ldrb	w0, [x0]
  42ae9c:	cmp	w0, #0x0
  42aea0:	b.ne	42ae10 <ferror@plt+0x26e00>  // b.any
  42aea4:	ldr	x1, [sp, #1104]
  42aea8:	ldr	x0, [sp, #1096]
  42aeac:	sub	x0, x1, x0
  42aeb0:	mov	x1, x0
  42aeb4:	ldr	x0, [sp, #1096]
  42aeb8:	bl	428e04 <ferror@plt+0x24df4>
  42aebc:	str	x0, [sp, #1088]
  42aec0:	ldr	x1, [sp, #1088]
  42aec4:	ldr	x0, [sp, #1128]
  42aec8:	bl	427c20 <ferror@plt+0x23c10>
  42aecc:	str	x0, [sp, #1128]
  42aed0:	ldr	w0, [sp, #1116]
  42aed4:	add	w0, w0, #0x1
  42aed8:	str	w0, [sp, #1116]
  42aedc:	ldr	w0, [sp, #1116]
  42aee0:	add	w0, w0, #0x1
  42aee4:	sxtw	x0, w0
  42aee8:	mov	x1, #0x8                   	// #8
  42aeec:	bl	418798 <ferror@plt+0x14788>
  42aef0:	str	x0, [sp, #1080]
  42aef4:	ldrsw	x0, [sp, #1116]
  42aef8:	lsl	x0, x0, #3
  42aefc:	ldr	x1, [sp, #1080]
  42af00:	add	x0, x1, x0
  42af04:	str	xzr, [x0]
  42af08:	ldr	x0, [sp, #1128]
  42af0c:	str	x0, [sp, #1120]
  42af10:	b	42af48 <ferror@plt+0x26f38>
  42af14:	ldr	w0, [sp, #1116]
  42af18:	sub	w0, w0, #0x1
  42af1c:	str	w0, [sp, #1116]
  42af20:	ldrsw	x0, [sp, #1116]
  42af24:	lsl	x0, x0, #3
  42af28:	ldr	x1, [sp, #1080]
  42af2c:	add	x0, x1, x0
  42af30:	ldr	x1, [sp, #1120]
  42af34:	ldr	x1, [x1]
  42af38:	str	x1, [x0]
  42af3c:	ldr	x0, [sp, #1120]
  42af40:	ldr	x0, [x0, #8]
  42af44:	str	x0, [sp, #1120]
  42af48:	ldr	x0, [sp, #1120]
  42af4c:	cmp	x0, #0x0
  42af50:	b.ne	42af14 <ferror@plt+0x26f04>  // b.any
  42af54:	ldr	x0, [sp, #1128]
  42af58:	bl	427b38 <ferror@plt+0x23b28>
  42af5c:	ldr	x0, [sp, #1080]
  42af60:	ldp	x29, x30, [sp]
  42af64:	add	sp, sp, #0x470
  42af68:	ret
  42af6c:	stp	x29, x30, [sp, #-48]!
  42af70:	mov	x29, sp
  42af74:	str	x0, [sp, #24]
  42af78:	ldr	x0, [sp, #24]
  42af7c:	cmp	x0, #0x0
  42af80:	b.eq	42afd4 <ferror@plt+0x26fc4>  // b.none
  42af84:	str	wzr, [sp, #44]
  42af88:	b	42afb0 <ferror@plt+0x26fa0>
  42af8c:	ldrsw	x0, [sp, #44]
  42af90:	lsl	x0, x0, #3
  42af94:	ldr	x1, [sp, #24]
  42af98:	add	x0, x1, x0
  42af9c:	ldr	x0, [x0]
  42afa0:	bl	4185e0 <ferror@plt+0x145d0>
  42afa4:	ldr	w0, [sp, #44]
  42afa8:	add	w0, w0, #0x1
  42afac:	str	w0, [sp, #44]
  42afb0:	ldrsw	x0, [sp, #44]
  42afb4:	lsl	x0, x0, #3
  42afb8:	ldr	x1, [sp, #24]
  42afbc:	add	x0, x1, x0
  42afc0:	ldr	x0, [x0]
  42afc4:	cmp	x0, #0x0
  42afc8:	b.ne	42af8c <ferror@plt+0x26f7c>  // b.any
  42afcc:	ldr	x0, [sp, #24]
  42afd0:	bl	4185e0 <ferror@plt+0x145d0>
  42afd4:	nop
  42afd8:	ldp	x29, x30, [sp], #48
  42afdc:	ret
  42afe0:	stp	x29, x30, [sp, #-64]!
  42afe4:	mov	x29, sp
  42afe8:	str	x19, [sp, #16]
  42afec:	str	x0, [sp, #40]
  42aff0:	ldr	x0, [sp, #40]
  42aff4:	cmp	x0, #0x0
  42aff8:	b.eq	42b0c0 <ferror@plt+0x270b0>  // b.none
  42affc:	str	wzr, [sp, #60]
  42b000:	b	42b010 <ferror@plt+0x27000>
  42b004:	ldr	w0, [sp, #60]
  42b008:	add	w0, w0, #0x1
  42b00c:	str	w0, [sp, #60]
  42b010:	ldrsw	x0, [sp, #60]
  42b014:	lsl	x0, x0, #3
  42b018:	ldr	x1, [sp, #40]
  42b01c:	add	x0, x1, x0
  42b020:	ldr	x0, [x0]
  42b024:	cmp	x0, #0x0
  42b028:	b.ne	42b004 <ferror@plt+0x26ff4>  // b.any
  42b02c:	ldr	w0, [sp, #60]
  42b030:	add	w0, w0, #0x1
  42b034:	sxtw	x0, w0
  42b038:	mov	x1, #0x8                   	// #8
  42b03c:	bl	418798 <ferror@plt+0x14788>
  42b040:	str	x0, [sp, #48]
  42b044:	str	wzr, [sp, #60]
  42b048:	b	42b088 <ferror@plt+0x27078>
  42b04c:	ldrsw	x0, [sp, #60]
  42b050:	lsl	x0, x0, #3
  42b054:	ldr	x1, [sp, #40]
  42b058:	add	x0, x1, x0
  42b05c:	ldr	x2, [x0]
  42b060:	ldrsw	x0, [sp, #60]
  42b064:	lsl	x0, x0, #3
  42b068:	ldr	x1, [sp, #48]
  42b06c:	add	x19, x1, x0
  42b070:	mov	x0, x2
  42b074:	bl	428d58 <ferror@plt+0x24d48>
  42b078:	str	x0, [x19]
  42b07c:	ldr	w0, [sp, #60]
  42b080:	add	w0, w0, #0x1
  42b084:	str	w0, [sp, #60]
  42b088:	ldrsw	x0, [sp, #60]
  42b08c:	lsl	x0, x0, #3
  42b090:	ldr	x1, [sp, #40]
  42b094:	add	x0, x1, x0
  42b098:	ldr	x0, [x0]
  42b09c:	cmp	x0, #0x0
  42b0a0:	b.ne	42b04c <ferror@plt+0x2703c>  // b.any
  42b0a4:	ldrsw	x0, [sp, #60]
  42b0a8:	lsl	x0, x0, #3
  42b0ac:	ldr	x1, [sp, #48]
  42b0b0:	add	x0, x1, x0
  42b0b4:	str	xzr, [x0]
  42b0b8:	ldr	x0, [sp, #48]
  42b0bc:	b	42b0c4 <ferror@plt+0x270b4>
  42b0c0:	mov	x0, #0x0                   	// #0
  42b0c4:	ldr	x19, [sp, #16]
  42b0c8:	ldp	x29, x30, [sp], #64
  42b0cc:	ret
  42b0d0:	stp	x29, x30, [sp, #-80]!
  42b0d4:	mov	x29, sp
  42b0d8:	str	x0, [sp, #24]
  42b0dc:	str	x1, [sp, #16]
  42b0e0:	ldr	x0, [sp, #16]
  42b0e4:	cmp	x0, #0x0
  42b0e8:	b.ne	42b110 <ferror@plt+0x27100>  // b.any
  42b0ec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b0f0:	add	x2, x0, #0x250
  42b0f4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b0f8:	add	x1, x0, #0x410
  42b0fc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b100:	add	x0, x0, #0x118
  42b104:	bl	41aa2c <ferror@plt+0x16a1c>
  42b108:	mov	x0, #0x0                   	// #0
  42b10c:	b	42b27c <ferror@plt+0x2726c>
  42b110:	ldr	x0, [sp, #24]
  42b114:	cmp	x0, #0x0
  42b118:	b.ne	42b128 <ferror@plt+0x27118>  // b.any
  42b11c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b120:	add	x0, x0, #0x268
  42b124:	str	x0, [sp, #24]
  42b128:	ldr	x0, [sp, #16]
  42b12c:	ldr	x0, [x0]
  42b130:	cmp	x0, #0x0
  42b134:	b.eq	42b268 <ferror@plt+0x27258>  // b.none
  42b138:	ldr	x0, [sp, #24]
  42b13c:	bl	403530 <strlen@plt>
  42b140:	str	x0, [sp, #40]
  42b144:	ldr	x0, [sp, #16]
  42b148:	ldr	x0, [x0]
  42b14c:	bl	403530 <strlen@plt>
  42b150:	add	x0, x0, #0x1
  42b154:	str	x0, [sp, #48]
  42b158:	mov	w0, #0x1                   	// #1
  42b15c:	str	w0, [sp, #60]
  42b160:	b	42b198 <ferror@plt+0x27188>
  42b164:	ldrsw	x0, [sp, #60]
  42b168:	lsl	x0, x0, #3
  42b16c:	ldr	x1, [sp, #16]
  42b170:	add	x0, x1, x0
  42b174:	ldr	x0, [x0]
  42b178:	bl	403530 <strlen@plt>
  42b17c:	mov	x1, x0
  42b180:	ldr	x0, [sp, #48]
  42b184:	add	x0, x0, x1
  42b188:	str	x0, [sp, #48]
  42b18c:	ldr	w0, [sp, #60]
  42b190:	add	w0, w0, #0x1
  42b194:	str	w0, [sp, #60]
  42b198:	ldrsw	x0, [sp, #60]
  42b19c:	lsl	x0, x0, #3
  42b1a0:	ldr	x1, [sp, #16]
  42b1a4:	add	x0, x1, x0
  42b1a8:	ldr	x0, [x0]
  42b1ac:	cmp	x0, #0x0
  42b1b0:	b.ne	42b164 <ferror@plt+0x27154>  // b.any
  42b1b4:	ldr	w0, [sp, #60]
  42b1b8:	sub	w0, w0, #0x1
  42b1bc:	sxtw	x1, w0
  42b1c0:	ldr	x0, [sp, #40]
  42b1c4:	mul	x0, x1, x0
  42b1c8:	ldr	x1, [sp, #48]
  42b1cc:	add	x0, x1, x0
  42b1d0:	str	x0, [sp, #48]
  42b1d4:	mov	x1, #0x1                   	// #1
  42b1d8:	ldr	x0, [sp, #48]
  42b1dc:	bl	418798 <ferror@plt+0x14788>
  42b1e0:	str	x0, [sp, #72]
  42b1e4:	ldr	x0, [sp, #16]
  42b1e8:	ldr	x0, [x0]
  42b1ec:	mov	x1, x0
  42b1f0:	ldr	x0, [sp, #72]
  42b1f4:	bl	428ebc <ferror@plt+0x24eac>
  42b1f8:	str	x0, [sp, #64]
  42b1fc:	mov	w0, #0x1                   	// #1
  42b200:	str	w0, [sp, #60]
  42b204:	b	42b248 <ferror@plt+0x27238>
  42b208:	ldr	x1, [sp, #24]
  42b20c:	ldr	x0, [sp, #64]
  42b210:	bl	428ebc <ferror@plt+0x24eac>
  42b214:	str	x0, [sp, #64]
  42b218:	ldrsw	x0, [sp, #60]
  42b21c:	lsl	x0, x0, #3
  42b220:	ldr	x1, [sp, #16]
  42b224:	add	x0, x1, x0
  42b228:	ldr	x0, [x0]
  42b22c:	mov	x1, x0
  42b230:	ldr	x0, [sp, #64]
  42b234:	bl	428ebc <ferror@plt+0x24eac>
  42b238:	str	x0, [sp, #64]
  42b23c:	ldr	w0, [sp, #60]
  42b240:	add	w0, w0, #0x1
  42b244:	str	w0, [sp, #60]
  42b248:	ldrsw	x0, [sp, #60]
  42b24c:	lsl	x0, x0, #3
  42b250:	ldr	x1, [sp, #16]
  42b254:	add	x0, x1, x0
  42b258:	ldr	x0, [x0]
  42b25c:	cmp	x0, #0x0
  42b260:	b.ne	42b208 <ferror@plt+0x271f8>  // b.any
  42b264:	b	42b278 <ferror@plt+0x27268>
  42b268:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b26c:	add	x0, x0, #0x268
  42b270:	bl	428d58 <ferror@plt+0x24d48>
  42b274:	str	x0, [sp, #72]
  42b278:	ldr	x0, [sp, #72]
  42b27c:	ldp	x29, x30, [sp], #80
  42b280:	ret
  42b284:	stp	x29, x30, [sp, #-304]!
  42b288:	mov	x29, sp
  42b28c:	str	x0, [sp, #24]
  42b290:	str	x1, [sp, #248]
  42b294:	str	x2, [sp, #256]
  42b298:	str	x3, [sp, #264]
  42b29c:	str	x4, [sp, #272]
  42b2a0:	str	x5, [sp, #280]
  42b2a4:	str	x6, [sp, #288]
  42b2a8:	str	x7, [sp, #296]
  42b2ac:	str	q0, [sp, #112]
  42b2b0:	str	q1, [sp, #128]
  42b2b4:	str	q2, [sp, #144]
  42b2b8:	str	q3, [sp, #160]
  42b2bc:	str	q4, [sp, #176]
  42b2c0:	str	q5, [sp, #192]
  42b2c4:	str	q6, [sp, #208]
  42b2c8:	str	q7, [sp, #224]
  42b2cc:	ldr	x0, [sp, #24]
  42b2d0:	cmp	x0, #0x0
  42b2d4:	b.ne	42b2e4 <ferror@plt+0x272d4>  // b.any
  42b2d8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b2dc:	add	x0, x0, #0x268
  42b2e0:	str	x0, [sp, #24]
  42b2e4:	ldr	x0, [sp, #24]
  42b2e8:	bl	403530 <strlen@plt>
  42b2ec:	str	x0, [sp, #72]
  42b2f0:	add	x0, sp, #0x130
  42b2f4:	str	x0, [sp, #40]
  42b2f8:	add	x0, sp, #0x130
  42b2fc:	str	x0, [sp, #48]
  42b300:	add	x0, sp, #0xf0
  42b304:	str	x0, [sp, #56]
  42b308:	mov	w0, #0xffffffc8            	// #-56
  42b30c:	str	w0, [sp, #64]
  42b310:	mov	w0, #0xffffff80            	// #-128
  42b314:	str	w0, [sp, #68]
  42b318:	ldr	w1, [sp, #64]
  42b31c:	ldr	x0, [sp, #40]
  42b320:	cmp	w1, #0x0
  42b324:	b.lt	42b338 <ferror@plt+0x27328>  // b.tstop
  42b328:	add	x1, x0, #0xf
  42b32c:	and	x1, x1, #0xfffffffffffffff8
  42b330:	str	x1, [sp, #40]
  42b334:	b	42b368 <ferror@plt+0x27358>
  42b338:	add	w2, w1, #0x8
  42b33c:	str	w2, [sp, #64]
  42b340:	ldr	w2, [sp, #64]
  42b344:	cmp	w2, #0x0
  42b348:	b.le	42b35c <ferror@plt+0x2734c>
  42b34c:	add	x1, x0, #0xf
  42b350:	and	x1, x1, #0xfffffffffffffff8
  42b354:	str	x1, [sp, #40]
  42b358:	b	42b368 <ferror@plt+0x27358>
  42b35c:	ldr	x2, [sp, #48]
  42b360:	sxtw	x0, w1
  42b364:	add	x0, x2, x0
  42b368:	ldr	x0, [x0]
  42b36c:	str	x0, [sp, #96]
  42b370:	ldr	x0, [sp, #96]
  42b374:	cmp	x0, #0x0
  42b378:	b.eq	42b5f0 <ferror@plt+0x275e0>  // b.none
  42b37c:	ldr	x0, [sp, #96]
  42b380:	bl	403530 <strlen@plt>
  42b384:	add	x0, x0, #0x1
  42b388:	str	x0, [sp, #88]
  42b38c:	ldr	w1, [sp, #64]
  42b390:	ldr	x0, [sp, #40]
  42b394:	cmp	w1, #0x0
  42b398:	b.lt	42b3ac <ferror@plt+0x2739c>  // b.tstop
  42b39c:	add	x1, x0, #0xf
  42b3a0:	and	x1, x1, #0xfffffffffffffff8
  42b3a4:	str	x1, [sp, #40]
  42b3a8:	b	42b3dc <ferror@plt+0x273cc>
  42b3ac:	add	w2, w1, #0x8
  42b3b0:	str	w2, [sp, #64]
  42b3b4:	ldr	w2, [sp, #64]
  42b3b8:	cmp	w2, #0x0
  42b3bc:	b.le	42b3d0 <ferror@plt+0x273c0>
  42b3c0:	add	x1, x0, #0xf
  42b3c4:	and	x1, x1, #0xfffffffffffffff8
  42b3c8:	str	x1, [sp, #40]
  42b3cc:	b	42b3dc <ferror@plt+0x273cc>
  42b3d0:	ldr	x2, [sp, #48]
  42b3d4:	sxtw	x0, w1
  42b3d8:	add	x0, x2, x0
  42b3dc:	ldr	x0, [x0]
  42b3e0:	str	x0, [sp, #96]
  42b3e4:	b	42b460 <ferror@plt+0x27450>
  42b3e8:	ldr	x0, [sp, #96]
  42b3ec:	bl	403530 <strlen@plt>
  42b3f0:	mov	x1, x0
  42b3f4:	ldr	x0, [sp, #72]
  42b3f8:	add	x0, x1, x0
  42b3fc:	ldr	x1, [sp, #88]
  42b400:	add	x0, x1, x0
  42b404:	str	x0, [sp, #88]
  42b408:	ldr	w1, [sp, #64]
  42b40c:	ldr	x0, [sp, #40]
  42b410:	cmp	w1, #0x0
  42b414:	b.lt	42b428 <ferror@plt+0x27418>  // b.tstop
  42b418:	add	x1, x0, #0xf
  42b41c:	and	x1, x1, #0xfffffffffffffff8
  42b420:	str	x1, [sp, #40]
  42b424:	b	42b458 <ferror@plt+0x27448>
  42b428:	add	w2, w1, #0x8
  42b42c:	str	w2, [sp, #64]
  42b430:	ldr	w2, [sp, #64]
  42b434:	cmp	w2, #0x0
  42b438:	b.le	42b44c <ferror@plt+0x2743c>
  42b43c:	add	x1, x0, #0xf
  42b440:	and	x1, x1, #0xfffffffffffffff8
  42b444:	str	x1, [sp, #40]
  42b448:	b	42b458 <ferror@plt+0x27448>
  42b44c:	ldr	x2, [sp, #48]
  42b450:	sxtw	x0, w1
  42b454:	add	x0, x2, x0
  42b458:	ldr	x0, [x0]
  42b45c:	str	x0, [sp, #96]
  42b460:	ldr	x0, [sp, #96]
  42b464:	cmp	x0, #0x0
  42b468:	b.ne	42b3e8 <ferror@plt+0x273d8>  // b.any
  42b46c:	mov	x1, #0x1                   	// #1
  42b470:	ldr	x0, [sp, #88]
  42b474:	bl	418798 <ferror@plt+0x14788>
  42b478:	str	x0, [sp, #104]
  42b47c:	add	x0, sp, #0x130
  42b480:	str	x0, [sp, #40]
  42b484:	add	x0, sp, #0x130
  42b488:	str	x0, [sp, #48]
  42b48c:	add	x0, sp, #0xf0
  42b490:	str	x0, [sp, #56]
  42b494:	mov	w0, #0xffffffc8            	// #-56
  42b498:	str	w0, [sp, #64]
  42b49c:	mov	w0, #0xffffff80            	// #-128
  42b4a0:	str	w0, [sp, #68]
  42b4a4:	ldr	w1, [sp, #64]
  42b4a8:	ldr	x0, [sp, #40]
  42b4ac:	cmp	w1, #0x0
  42b4b0:	b.lt	42b4c4 <ferror@plt+0x274b4>  // b.tstop
  42b4b4:	add	x1, x0, #0xf
  42b4b8:	and	x1, x1, #0xfffffffffffffff8
  42b4bc:	str	x1, [sp, #40]
  42b4c0:	b	42b4f4 <ferror@plt+0x274e4>
  42b4c4:	add	w2, w1, #0x8
  42b4c8:	str	w2, [sp, #64]
  42b4cc:	ldr	w2, [sp, #64]
  42b4d0:	cmp	w2, #0x0
  42b4d4:	b.le	42b4e8 <ferror@plt+0x274d8>
  42b4d8:	add	x1, x0, #0xf
  42b4dc:	and	x1, x1, #0xfffffffffffffff8
  42b4e0:	str	x1, [sp, #40]
  42b4e4:	b	42b4f4 <ferror@plt+0x274e4>
  42b4e8:	ldr	x2, [sp, #48]
  42b4ec:	sxtw	x0, w1
  42b4f0:	add	x0, x2, x0
  42b4f4:	ldr	x0, [x0]
  42b4f8:	str	x0, [sp, #96]
  42b4fc:	ldr	x1, [sp, #96]
  42b500:	ldr	x0, [sp, #104]
  42b504:	bl	428ebc <ferror@plt+0x24eac>
  42b508:	str	x0, [sp, #80]
  42b50c:	ldr	w1, [sp, #64]
  42b510:	ldr	x0, [sp, #40]
  42b514:	cmp	w1, #0x0
  42b518:	b.lt	42b52c <ferror@plt+0x2751c>  // b.tstop
  42b51c:	add	x1, x0, #0xf
  42b520:	and	x1, x1, #0xfffffffffffffff8
  42b524:	str	x1, [sp, #40]
  42b528:	b	42b55c <ferror@plt+0x2754c>
  42b52c:	add	w2, w1, #0x8
  42b530:	str	w2, [sp, #64]
  42b534:	ldr	w2, [sp, #64]
  42b538:	cmp	w2, #0x0
  42b53c:	b.le	42b550 <ferror@plt+0x27540>
  42b540:	add	x1, x0, #0xf
  42b544:	and	x1, x1, #0xfffffffffffffff8
  42b548:	str	x1, [sp, #40]
  42b54c:	b	42b55c <ferror@plt+0x2754c>
  42b550:	ldr	x2, [sp, #48]
  42b554:	sxtw	x0, w1
  42b558:	add	x0, x2, x0
  42b55c:	ldr	x0, [x0]
  42b560:	str	x0, [sp, #96]
  42b564:	b	42b5e0 <ferror@plt+0x275d0>
  42b568:	ldr	x1, [sp, #24]
  42b56c:	ldr	x0, [sp, #80]
  42b570:	bl	428ebc <ferror@plt+0x24eac>
  42b574:	str	x0, [sp, #80]
  42b578:	ldr	x1, [sp, #96]
  42b57c:	ldr	x0, [sp, #80]
  42b580:	bl	428ebc <ferror@plt+0x24eac>
  42b584:	str	x0, [sp, #80]
  42b588:	ldr	w1, [sp, #64]
  42b58c:	ldr	x0, [sp, #40]
  42b590:	cmp	w1, #0x0
  42b594:	b.lt	42b5a8 <ferror@plt+0x27598>  // b.tstop
  42b598:	add	x1, x0, #0xf
  42b59c:	and	x1, x1, #0xfffffffffffffff8
  42b5a0:	str	x1, [sp, #40]
  42b5a4:	b	42b5d8 <ferror@plt+0x275c8>
  42b5a8:	add	w2, w1, #0x8
  42b5ac:	str	w2, [sp, #64]
  42b5b0:	ldr	w2, [sp, #64]
  42b5b4:	cmp	w2, #0x0
  42b5b8:	b.le	42b5cc <ferror@plt+0x275bc>
  42b5bc:	add	x1, x0, #0xf
  42b5c0:	and	x1, x1, #0xfffffffffffffff8
  42b5c4:	str	x1, [sp, #40]
  42b5c8:	b	42b5d8 <ferror@plt+0x275c8>
  42b5cc:	ldr	x2, [sp, #48]
  42b5d0:	sxtw	x0, w1
  42b5d4:	add	x0, x2, x0
  42b5d8:	ldr	x0, [x0]
  42b5dc:	str	x0, [sp, #96]
  42b5e0:	ldr	x0, [sp, #96]
  42b5e4:	cmp	x0, #0x0
  42b5e8:	b.ne	42b568 <ferror@plt+0x27558>  // b.any
  42b5ec:	b	42b600 <ferror@plt+0x275f0>
  42b5f0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b5f4:	add	x0, x0, #0x268
  42b5f8:	bl	428d58 <ferror@plt+0x24d48>
  42b5fc:	str	x0, [sp, #104]
  42b600:	ldr	x0, [sp, #104]
  42b604:	ldp	x29, x30, [sp], #304
  42b608:	ret
  42b60c:	stp	x29, x30, [sp, #-80]!
  42b610:	mov	x29, sp
  42b614:	str	x0, [sp, #40]
  42b618:	str	x1, [sp, #32]
  42b61c:	str	x2, [sp, #24]
  42b620:	ldr	x0, [sp, #40]
  42b624:	cmp	x0, #0x0
  42b628:	b.ne	42b650 <ferror@plt+0x27640>  // b.any
  42b62c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b630:	add	x2, x0, #0x270
  42b634:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b638:	add	x1, x0, #0x420
  42b63c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b640:	add	x0, x0, #0x118
  42b644:	bl	41aa2c <ferror@plt+0x16a1c>
  42b648:	mov	x0, #0x0                   	// #0
  42b64c:	b	42b780 <ferror@plt+0x27770>
  42b650:	ldr	x0, [sp, #24]
  42b654:	cmp	x0, #0x0
  42b658:	b.ne	42b680 <ferror@plt+0x27670>  // b.any
  42b65c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b660:	add	x2, x0, #0x288
  42b664:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b668:	add	x1, x0, #0x420
  42b66c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b670:	add	x0, x0, #0x118
  42b674:	bl	41aa2c <ferror@plt+0x16a1c>
  42b678:	mov	x0, #0x0                   	// #0
  42b67c:	b	42b780 <ferror@plt+0x27770>
  42b680:	ldr	x0, [sp, #32]
  42b684:	cmp	x0, #0x0
  42b688:	b.ge	42b69c <ferror@plt+0x2768c>  // b.tcont
  42b68c:	ldr	x1, [sp, #24]
  42b690:	ldr	x0, [sp, #40]
  42b694:	bl	403e40 <strstr@plt>
  42b698:	b	42b780 <ferror@plt+0x27770>
  42b69c:	ldr	x0, [sp, #40]
  42b6a0:	str	x0, [sp, #72]
  42b6a4:	ldr	x0, [sp, #24]
  42b6a8:	bl	403530 <strlen@plt>
  42b6ac:	str	x0, [sp, #56]
  42b6b0:	ldr	x0, [sp, #56]
  42b6b4:	cmp	x0, #0x0
  42b6b8:	b.ne	42b6c4 <ferror@plt+0x276b4>  // b.any
  42b6bc:	ldr	x0, [sp, #40]
  42b6c0:	b	42b780 <ferror@plt+0x27770>
  42b6c4:	ldr	x0, [sp, #32]
  42b6c8:	ldr	x1, [sp, #56]
  42b6cc:	cmp	x1, x0
  42b6d0:	b.ls	42b6dc <ferror@plt+0x276cc>  // b.plast
  42b6d4:	mov	x0, #0x0                   	// #0
  42b6d8:	b	42b780 <ferror@plt+0x27770>
  42b6dc:	ldr	x1, [sp, #32]
  42b6e0:	ldr	x0, [sp, #56]
  42b6e4:	sub	x0, x1, x0
  42b6e8:	ldr	x1, [sp, #40]
  42b6ec:	add	x0, x1, x0
  42b6f0:	str	x0, [sp, #48]
  42b6f4:	b	42b75c <ferror@plt+0x2774c>
  42b6f8:	str	xzr, [sp, #64]
  42b6fc:	b	42b734 <ferror@plt+0x27724>
  42b700:	ldr	x1, [sp, #72]
  42b704:	ldr	x0, [sp, #64]
  42b708:	add	x0, x1, x0
  42b70c:	ldrb	w1, [x0]
  42b710:	ldr	x2, [sp, #24]
  42b714:	ldr	x0, [sp, #64]
  42b718:	add	x0, x2, x0
  42b71c:	ldrb	w0, [x0]
  42b720:	cmp	w1, w0
  42b724:	b.ne	42b74c <ferror@plt+0x2773c>  // b.any
  42b728:	ldr	x0, [sp, #64]
  42b72c:	add	x0, x0, #0x1
  42b730:	str	x0, [sp, #64]
  42b734:	ldr	x1, [sp, #64]
  42b738:	ldr	x0, [sp, #56]
  42b73c:	cmp	x1, x0
  42b740:	b.cc	42b700 <ferror@plt+0x276f0>  // b.lo, b.ul, b.last
  42b744:	ldr	x0, [sp, #72]
  42b748:	b	42b780 <ferror@plt+0x27770>
  42b74c:	nop
  42b750:	ldr	x0, [sp, #72]
  42b754:	add	x0, x0, #0x1
  42b758:	str	x0, [sp, #72]
  42b75c:	ldr	x1, [sp, #72]
  42b760:	ldr	x0, [sp, #48]
  42b764:	cmp	x1, x0
  42b768:	b.hi	42b77c <ferror@plt+0x2776c>  // b.pmore
  42b76c:	ldr	x0, [sp, #72]
  42b770:	ldrb	w0, [x0]
  42b774:	cmp	w0, #0x0
  42b778:	b.ne	42b6f8 <ferror@plt+0x276e8>  // b.any
  42b77c:	mov	x0, #0x0                   	// #0
  42b780:	ldp	x29, x30, [sp], #80
  42b784:	ret
  42b788:	stp	x29, x30, [sp, #-64]!
  42b78c:	mov	x29, sp
  42b790:	str	x0, [sp, #24]
  42b794:	str	x1, [sp, #16]
  42b798:	ldr	x0, [sp, #24]
  42b79c:	cmp	x0, #0x0
  42b7a0:	b.ne	42b7c8 <ferror@plt+0x277b8>  // b.any
  42b7a4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b7a8:	add	x2, x0, #0x270
  42b7ac:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b7b0:	add	x1, x0, #0x430
  42b7b4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b7b8:	add	x0, x0, #0x118
  42b7bc:	bl	41aa2c <ferror@plt+0x16a1c>
  42b7c0:	mov	x0, #0x0                   	// #0
  42b7c4:	b	42b8d0 <ferror@plt+0x278c0>
  42b7c8:	ldr	x0, [sp, #16]
  42b7cc:	cmp	x0, #0x0
  42b7d0:	b.ne	42b7f8 <ferror@plt+0x277e8>  // b.any
  42b7d4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b7d8:	add	x2, x0, #0x288
  42b7dc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b7e0:	add	x1, x0, #0x430
  42b7e4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b7e8:	add	x0, x0, #0x118
  42b7ec:	bl	41aa2c <ferror@plt+0x16a1c>
  42b7f0:	mov	x0, #0x0                   	// #0
  42b7f4:	b	42b8d0 <ferror@plt+0x278c0>
  42b7f8:	ldr	x0, [sp, #16]
  42b7fc:	bl	403530 <strlen@plt>
  42b800:	str	x0, [sp, #40]
  42b804:	ldr	x0, [sp, #24]
  42b808:	bl	403530 <strlen@plt>
  42b80c:	str	x0, [sp, #32]
  42b810:	ldr	x0, [sp, #40]
  42b814:	cmp	x0, #0x0
  42b818:	b.ne	42b824 <ferror@plt+0x27814>  // b.any
  42b81c:	ldr	x0, [sp, #24]
  42b820:	b	42b8d0 <ferror@plt+0x278c0>
  42b824:	ldr	x1, [sp, #32]
  42b828:	ldr	x0, [sp, #40]
  42b82c:	cmp	x1, x0
  42b830:	b.cs	42b83c <ferror@plt+0x2782c>  // b.hs, b.nlast
  42b834:	mov	x0, #0x0                   	// #0
  42b838:	b	42b8d0 <ferror@plt+0x278c0>
  42b83c:	ldr	x1, [sp, #32]
  42b840:	ldr	x0, [sp, #40]
  42b844:	sub	x0, x1, x0
  42b848:	ldr	x1, [sp, #24]
  42b84c:	add	x0, x1, x0
  42b850:	str	x0, [sp, #48]
  42b854:	b	42b8bc <ferror@plt+0x278ac>
  42b858:	str	xzr, [sp, #56]
  42b85c:	b	42b894 <ferror@plt+0x27884>
  42b860:	ldr	x1, [sp, #48]
  42b864:	ldr	x0, [sp, #56]
  42b868:	add	x0, x1, x0
  42b86c:	ldrb	w1, [x0]
  42b870:	ldr	x2, [sp, #16]
  42b874:	ldr	x0, [sp, #56]
  42b878:	add	x0, x2, x0
  42b87c:	ldrb	w0, [x0]
  42b880:	cmp	w1, w0
  42b884:	b.ne	42b8ac <ferror@plt+0x2789c>  // b.any
  42b888:	ldr	x0, [sp, #56]
  42b88c:	add	x0, x0, #0x1
  42b890:	str	x0, [sp, #56]
  42b894:	ldr	x1, [sp, #56]
  42b898:	ldr	x0, [sp, #40]
  42b89c:	cmp	x1, x0
  42b8a0:	b.cc	42b860 <ferror@plt+0x27850>  // b.lo, b.ul, b.last
  42b8a4:	ldr	x0, [sp, #48]
  42b8a8:	b	42b8d0 <ferror@plt+0x278c0>
  42b8ac:	nop
  42b8b0:	ldr	x0, [sp, #48]
  42b8b4:	sub	x0, x0, #0x1
  42b8b8:	str	x0, [sp, #48]
  42b8bc:	ldr	x1, [sp, #48]
  42b8c0:	ldr	x0, [sp, #24]
  42b8c4:	cmp	x1, x0
  42b8c8:	b.cs	42b858 <ferror@plt+0x27848>  // b.hs, b.nlast
  42b8cc:	mov	x0, #0x0                   	// #0
  42b8d0:	ldp	x29, x30, [sp], #64
  42b8d4:	ret
  42b8d8:	stp	x29, x30, [sp, #-80]!
  42b8dc:	mov	x29, sp
  42b8e0:	str	x0, [sp, #40]
  42b8e4:	str	x1, [sp, #32]
  42b8e8:	str	x2, [sp, #24]
  42b8ec:	ldr	x0, [sp, #40]
  42b8f0:	cmp	x0, #0x0
  42b8f4:	b.ne	42b91c <ferror@plt+0x2790c>  // b.any
  42b8f8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b8fc:	add	x2, x0, #0x270
  42b900:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b904:	add	x1, x0, #0x440
  42b908:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b90c:	add	x0, x0, #0x118
  42b910:	bl	41aa2c <ferror@plt+0x16a1c>
  42b914:	mov	x0, #0x0                   	// #0
  42b918:	b	42ba6c <ferror@plt+0x27a5c>
  42b91c:	ldr	x0, [sp, #24]
  42b920:	cmp	x0, #0x0
  42b924:	b.ne	42b94c <ferror@plt+0x2793c>  // b.any
  42b928:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b92c:	add	x2, x0, #0x288
  42b930:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b934:	add	x1, x0, #0x440
  42b938:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42b93c:	add	x0, x0, #0x118
  42b940:	bl	41aa2c <ferror@plt+0x16a1c>
  42b944:	mov	x0, #0x0                   	// #0
  42b948:	b	42ba6c <ferror@plt+0x27a5c>
  42b94c:	ldr	x0, [sp, #32]
  42b950:	cmp	x0, #0x0
  42b954:	b.ge	42b968 <ferror@plt+0x27958>  // b.tcont
  42b958:	ldr	x1, [sp, #24]
  42b95c:	ldr	x0, [sp, #40]
  42b960:	bl	42b788 <ferror@plt+0x27778>
  42b964:	b	42ba6c <ferror@plt+0x27a5c>
  42b968:	ldr	x0, [sp, #24]
  42b96c:	bl	403530 <strlen@plt>
  42b970:	str	x0, [sp, #56]
  42b974:	ldr	x0, [sp, #32]
  42b978:	ldr	x1, [sp, #40]
  42b97c:	add	x0, x1, x0
  42b980:	str	x0, [sp, #48]
  42b984:	ldr	x0, [sp, #40]
  42b988:	str	x0, [sp, #72]
  42b98c:	b	42b99c <ferror@plt+0x2798c>
  42b990:	ldr	x0, [sp, #72]
  42b994:	add	x0, x0, #0x1
  42b998:	str	x0, [sp, #72]
  42b99c:	ldr	x1, [sp, #72]
  42b9a0:	ldr	x0, [sp, #48]
  42b9a4:	cmp	x1, x0
  42b9a8:	b.cs	42b9bc <ferror@plt+0x279ac>  // b.hs, b.nlast
  42b9ac:	ldr	x0, [sp, #72]
  42b9b0:	ldrb	w0, [x0]
  42b9b4:	cmp	w0, #0x0
  42b9b8:	b.ne	42b990 <ferror@plt+0x27980>  // b.any
  42b9bc:	ldr	x1, [sp, #40]
  42b9c0:	ldr	x0, [sp, #56]
  42b9c4:	add	x0, x1, x0
  42b9c8:	ldr	x1, [sp, #72]
  42b9cc:	cmp	x1, x0
  42b9d0:	b.cs	42b9dc <ferror@plt+0x279cc>  // b.hs, b.nlast
  42b9d4:	mov	x0, #0x0                   	// #0
  42b9d8:	b	42ba6c <ferror@plt+0x27a5c>
  42b9dc:	ldr	x0, [sp, #56]
  42b9e0:	neg	x0, x0
  42b9e4:	ldr	x1, [sp, #72]
  42b9e8:	add	x0, x1, x0
  42b9ec:	str	x0, [sp, #72]
  42b9f0:	b	42ba58 <ferror@plt+0x27a48>
  42b9f4:	str	xzr, [sp, #64]
  42b9f8:	b	42ba30 <ferror@plt+0x27a20>
  42b9fc:	ldr	x1, [sp, #72]
  42ba00:	ldr	x0, [sp, #64]
  42ba04:	add	x0, x1, x0
  42ba08:	ldrb	w1, [x0]
  42ba0c:	ldr	x2, [sp, #24]
  42ba10:	ldr	x0, [sp, #64]
  42ba14:	add	x0, x2, x0
  42ba18:	ldrb	w0, [x0]
  42ba1c:	cmp	w1, w0
  42ba20:	b.ne	42ba48 <ferror@plt+0x27a38>  // b.any
  42ba24:	ldr	x0, [sp, #64]
  42ba28:	add	x0, x0, #0x1
  42ba2c:	str	x0, [sp, #64]
  42ba30:	ldr	x1, [sp, #64]
  42ba34:	ldr	x0, [sp, #56]
  42ba38:	cmp	x1, x0
  42ba3c:	b.cc	42b9fc <ferror@plt+0x279ec>  // b.lo, b.ul, b.last
  42ba40:	ldr	x0, [sp, #72]
  42ba44:	b	42ba6c <ferror@plt+0x27a5c>
  42ba48:	nop
  42ba4c:	ldr	x0, [sp, #72]
  42ba50:	sub	x0, x0, #0x1
  42ba54:	str	x0, [sp, #72]
  42ba58:	ldr	x1, [sp, #72]
  42ba5c:	ldr	x0, [sp, #40]
  42ba60:	cmp	x1, x0
  42ba64:	b.cs	42b9f4 <ferror@plt+0x279e4>  // b.hs, b.nlast
  42ba68:	mov	x0, #0x0                   	// #0
  42ba6c:	ldp	x29, x30, [sp], #80
  42ba70:	ret
  42ba74:	stp	x29, x30, [sp, #-48]!
  42ba78:	mov	x29, sp
  42ba7c:	str	x0, [sp, #24]
  42ba80:	str	x1, [sp, #16]
  42ba84:	ldr	x0, [sp, #24]
  42ba88:	cmp	x0, #0x0
  42ba8c:	b.ne	42bab4 <ferror@plt+0x27aa4>  // b.any
  42ba90:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ba94:	add	x2, x0, #0x178
  42ba98:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ba9c:	add	x1, x0, #0x450
  42baa0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42baa4:	add	x0, x0, #0x118
  42baa8:	bl	41aa2c <ferror@plt+0x16a1c>
  42baac:	mov	w0, #0x0                   	// #0
  42bab0:	b	42bb3c <ferror@plt+0x27b2c>
  42bab4:	ldr	x0, [sp, #16]
  42bab8:	cmp	x0, #0x0
  42babc:	b.ne	42bae4 <ferror@plt+0x27ad4>  // b.any
  42bac0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bac4:	add	x2, x0, #0x298
  42bac8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bacc:	add	x1, x0, #0x450
  42bad0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bad4:	add	x0, x0, #0x118
  42bad8:	bl	41aa2c <ferror@plt+0x16a1c>
  42badc:	mov	w0, #0x0                   	// #0
  42bae0:	b	42bb3c <ferror@plt+0x27b2c>
  42bae4:	ldr	x0, [sp, #24]
  42bae8:	bl	403530 <strlen@plt>
  42baec:	str	w0, [sp, #44]
  42baf0:	ldr	x0, [sp, #16]
  42baf4:	bl	403530 <strlen@plt>
  42baf8:	str	w0, [sp, #40]
  42bafc:	ldr	w1, [sp, #44]
  42bb00:	ldr	w0, [sp, #40]
  42bb04:	cmp	w1, w0
  42bb08:	b.ge	42bb14 <ferror@plt+0x27b04>  // b.tcont
  42bb0c:	mov	w0, #0x0                   	// #0
  42bb10:	b	42bb3c <ferror@plt+0x27b2c>
  42bb14:	ldrsw	x1, [sp, #44]
  42bb18:	ldrsw	x0, [sp, #40]
  42bb1c:	sub	x0, x1, x0
  42bb20:	ldr	x1, [sp, #24]
  42bb24:	add	x0, x1, x0
  42bb28:	ldr	x1, [sp, #16]
  42bb2c:	bl	403b30 <strcmp@plt>
  42bb30:	cmp	w0, #0x0
  42bb34:	cset	w0, eq  // eq = none
  42bb38:	and	w0, w0, #0xff
  42bb3c:	ldp	x29, x30, [sp], #48
  42bb40:	ret
  42bb44:	stp	x29, x30, [sp, #-48]!
  42bb48:	mov	x29, sp
  42bb4c:	str	x0, [sp, #24]
  42bb50:	str	x1, [sp, #16]
  42bb54:	ldr	x0, [sp, #24]
  42bb58:	cmp	x0, #0x0
  42bb5c:	b.ne	42bb84 <ferror@plt+0x27b74>  // b.any
  42bb60:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bb64:	add	x2, x0, #0x178
  42bb68:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bb6c:	add	x1, x0, #0x468
  42bb70:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bb74:	add	x0, x0, #0x118
  42bb78:	bl	41aa2c <ferror@plt+0x16a1c>
  42bb7c:	mov	w0, #0x0                   	// #0
  42bb80:	b	42bc04 <ferror@plt+0x27bf4>
  42bb84:	ldr	x0, [sp, #16]
  42bb88:	cmp	x0, #0x0
  42bb8c:	b.ne	42bbb4 <ferror@plt+0x27ba4>  // b.any
  42bb90:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bb94:	add	x2, x0, #0x2a8
  42bb98:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bb9c:	add	x1, x0, #0x468
  42bba0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bba4:	add	x0, x0, #0x118
  42bba8:	bl	41aa2c <ferror@plt+0x16a1c>
  42bbac:	mov	w0, #0x0                   	// #0
  42bbb0:	b	42bc04 <ferror@plt+0x27bf4>
  42bbb4:	ldr	x0, [sp, #24]
  42bbb8:	bl	403530 <strlen@plt>
  42bbbc:	str	w0, [sp, #44]
  42bbc0:	ldr	x0, [sp, #16]
  42bbc4:	bl	403530 <strlen@plt>
  42bbc8:	str	w0, [sp, #40]
  42bbcc:	ldr	w1, [sp, #44]
  42bbd0:	ldr	w0, [sp, #40]
  42bbd4:	cmp	w1, w0
  42bbd8:	b.ge	42bbe4 <ferror@plt+0x27bd4>  // b.tcont
  42bbdc:	mov	w0, #0x0                   	// #0
  42bbe0:	b	42bc04 <ferror@plt+0x27bf4>
  42bbe4:	ldrsw	x0, [sp, #40]
  42bbe8:	mov	x2, x0
  42bbec:	ldr	x1, [sp, #16]
  42bbf0:	ldr	x0, [sp, #24]
  42bbf4:	bl	403890 <strncmp@plt>
  42bbf8:	cmp	w0, #0x0
  42bbfc:	cset	w0, eq  // eq = none
  42bc00:	and	w0, w0, #0xff
  42bc04:	ldp	x29, x30, [sp], #48
  42bc08:	ret
  42bc0c:	stp	x29, x30, [sp, #-48]!
  42bc10:	mov	x29, sp
  42bc14:	str	x0, [sp, #24]
  42bc18:	str	wzr, [sp, #44]
  42bc1c:	ldr	x0, [sp, #24]
  42bc20:	cmp	x0, #0x0
  42bc24:	b.ne	42bc58 <ferror@plt+0x27c48>  // b.any
  42bc28:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bc2c:	add	x2, x0, #0x250
  42bc30:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bc34:	add	x1, x0, #0x480
  42bc38:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bc3c:	add	x0, x0, #0x118
  42bc40:	bl	41aa2c <ferror@plt+0x16a1c>
  42bc44:	mov	w0, #0x0                   	// #0
  42bc48:	b	42bc78 <ferror@plt+0x27c68>
  42bc4c:	ldr	w0, [sp, #44]
  42bc50:	add	w0, w0, #0x1
  42bc54:	str	w0, [sp, #44]
  42bc58:	ldr	w0, [sp, #44]
  42bc5c:	lsl	x0, x0, #3
  42bc60:	ldr	x1, [sp, #24]
  42bc64:	add	x0, x1, x0
  42bc68:	ldr	x0, [x0]
  42bc6c:	cmp	x0, #0x0
  42bc70:	b.ne	42bc4c <ferror@plt+0x27c3c>  // b.any
  42bc74:	ldr	w0, [sp, #44]
  42bc78:	ldp	x29, x30, [sp], #48
  42bc7c:	ret
  42bc80:	stp	x29, x30, [sp, #-32]!
  42bc84:	mov	x29, sp
  42bc88:	str	x0, [sp, #24]
  42bc8c:	strb	w1, [sp, #23]
  42bc90:	ldr	x0, [sp, #24]
  42bc94:	ldr	x0, [x0, #8]
  42bc98:	add	x1, x0, #0x1
  42bc9c:	ldr	x0, [sp, #24]
  42bca0:	ldr	x0, [x0, #16]
  42bca4:	cmp	x1, x0
  42bca8:	b.cs	42bcf0 <ferror@plt+0x27ce0>  // b.hs, b.nlast
  42bcac:	ldr	x0, [sp, #24]
  42bcb0:	ldr	x1, [x0]
  42bcb4:	ldr	x0, [sp, #24]
  42bcb8:	ldr	x0, [x0, #8]
  42bcbc:	add	x3, x0, #0x1
  42bcc0:	ldr	x2, [sp, #24]
  42bcc4:	str	x3, [x2, #8]
  42bcc8:	add	x0, x1, x0
  42bccc:	ldrb	w1, [sp, #23]
  42bcd0:	strb	w1, [x0]
  42bcd4:	ldr	x0, [sp, #24]
  42bcd8:	ldr	x1, [x0]
  42bcdc:	ldr	x0, [sp, #24]
  42bce0:	ldr	x0, [x0, #8]
  42bce4:	add	x0, x1, x0
  42bce8:	strb	wzr, [x0]
  42bcec:	b	42bd00 <ferror@plt+0x27cf0>
  42bcf0:	ldrb	w2, [sp, #23]
  42bcf4:	mov	x1, #0xffffffffffffffff    	// #-1
  42bcf8:	ldr	x0, [sp, #24]
  42bcfc:	bl	42cda8 <ferror@plt+0x28d98>
  42bd00:	ldr	x0, [sp, #24]
  42bd04:	ldp	x29, x30, [sp], #32
  42bd08:	ret
  42bd0c:	sub	sp, sp, #0x20
  42bd10:	str	x0, [sp, #8]
  42bd14:	str	x1, [sp]
  42bd18:	ldr	x0, [sp]
  42bd1c:	cmp	x0, #0x0
  42bd20:	b.ge	42bd2c <ferror@plt+0x27d1c>  // b.tcont
  42bd24:	mov	x0, #0xffffffffffffffff    	// #-1
  42bd28:	b	42bd58 <ferror@plt+0x27d48>
  42bd2c:	ldr	x0, [sp, #8]
  42bd30:	str	x0, [sp, #24]
  42bd34:	b	42bd44 <ferror@plt+0x27d34>
  42bd38:	ldr	x0, [sp, #24]
  42bd3c:	lsl	x0, x0, #1
  42bd40:	str	x0, [sp, #24]
  42bd44:	ldr	x1, [sp, #24]
  42bd48:	ldr	x0, [sp]
  42bd4c:	cmp	x1, x0
  42bd50:	b.cc	42bd38 <ferror@plt+0x27d28>  // b.lo, b.ul, b.last
  42bd54:	ldr	x0, [sp, #24]
  42bd58:	add	sp, sp, #0x20
  42bd5c:	ret
  42bd60:	stp	x29, x30, [sp, #-32]!
  42bd64:	mov	x29, sp
  42bd68:	str	x0, [sp, #24]
  42bd6c:	str	x1, [sp, #16]
  42bd70:	ldr	x0, [sp, #24]
  42bd74:	ldr	x1, [x0, #8]
  42bd78:	ldr	x0, [sp, #16]
  42bd7c:	add	x1, x1, x0
  42bd80:	ldr	x0, [sp, #24]
  42bd84:	ldr	x0, [x0, #16]
  42bd88:	cmp	x1, x0
  42bd8c:	b.cc	42bde4 <ferror@plt+0x27dd4>  // b.lo, b.ul, b.last
  42bd90:	ldr	x0, [sp, #24]
  42bd94:	ldr	x1, [x0, #8]
  42bd98:	ldr	x0, [sp, #16]
  42bd9c:	add	x0, x1, x0
  42bda0:	add	x0, x0, #0x1
  42bda4:	mov	x1, x0
  42bda8:	mov	x0, #0x1                   	// #1
  42bdac:	bl	42bd0c <ferror@plt+0x27cfc>
  42bdb0:	mov	x1, x0
  42bdb4:	ldr	x0, [sp, #24]
  42bdb8:	str	x1, [x0, #16]
  42bdbc:	ldr	x0, [sp, #24]
  42bdc0:	ldr	x2, [x0]
  42bdc4:	ldr	x0, [sp, #24]
  42bdc8:	ldr	x0, [x0, #16]
  42bdcc:	mov	x1, x0
  42bdd0:	mov	x0, x2
  42bdd4:	bl	418540 <ferror@plt+0x14530>
  42bdd8:	mov	x1, x0
  42bddc:	ldr	x0, [sp, #24]
  42bde0:	str	x1, [x0]
  42bde4:	nop
  42bde8:	ldp	x29, x30, [sp], #32
  42bdec:	ret
  42bdf0:	stp	x29, x30, [sp, #-48]!
  42bdf4:	mov	x29, sp
  42bdf8:	str	x0, [sp, #24]
  42bdfc:	mov	x0, #0x18                  	// #24
  42be00:	bl	426124 <ferror@plt+0x22114>
  42be04:	str	x0, [sp, #40]
  42be08:	ldr	x0, [sp, #40]
  42be0c:	str	xzr, [x0, #16]
  42be10:	ldr	x0, [sp, #40]
  42be14:	str	xzr, [x0, #8]
  42be18:	ldr	x0, [sp, #40]
  42be1c:	str	xzr, [x0]
  42be20:	ldr	x2, [sp, #24]
  42be24:	ldr	x1, [sp, #24]
  42be28:	mov	x0, #0x2                   	// #2
  42be2c:	cmp	x2, #0x2
  42be30:	csel	x0, x1, x0, cs  // cs = hs, nlast
  42be34:	mov	x1, x0
  42be38:	ldr	x0, [sp, #40]
  42be3c:	bl	42bd60 <ferror@plt+0x27d50>
  42be40:	ldr	x0, [sp, #40]
  42be44:	ldr	x0, [x0]
  42be48:	strb	wzr, [x0]
  42be4c:	ldr	x0, [sp, #40]
  42be50:	ldp	x29, x30, [sp], #48
  42be54:	ret
  42be58:	stp	x29, x30, [sp, #-48]!
  42be5c:	mov	x29, sp
  42be60:	str	x0, [sp, #24]
  42be64:	ldr	x0, [sp, #24]
  42be68:	cmp	x0, #0x0
  42be6c:	b.eq	42be80 <ferror@plt+0x27e70>  // b.none
  42be70:	ldr	x0, [sp, #24]
  42be74:	ldrb	w0, [x0]
  42be78:	cmp	w0, #0x0
  42be7c:	b.ne	42be90 <ferror@plt+0x27e80>  // b.any
  42be80:	mov	x0, #0x2                   	// #2
  42be84:	bl	42bdf0 <ferror@plt+0x27de0>
  42be88:	str	x0, [sp, #40]
  42be8c:	b	42bec4 <ferror@plt+0x27eb4>
  42be90:	ldr	x0, [sp, #24]
  42be94:	bl	403530 <strlen@plt>
  42be98:	str	w0, [sp, #36]
  42be9c:	ldr	w0, [sp, #36]
  42bea0:	add	w0, w0, #0x2
  42bea4:	sxtw	x0, w0
  42bea8:	bl	42bdf0 <ferror@plt+0x27de0>
  42beac:	str	x0, [sp, #40]
  42beb0:	ldrsw	x0, [sp, #36]
  42beb4:	mov	x2, x0
  42beb8:	ldr	x1, [sp, #24]
  42bebc:	ldr	x0, [sp, #40]
  42bec0:	bl	42c9bc <ferror@plt+0x289ac>
  42bec4:	ldr	x0, [sp, #40]
  42bec8:	ldp	x29, x30, [sp], #48
  42becc:	ret
  42bed0:	stp	x29, x30, [sp, #-48]!
  42bed4:	mov	x29, sp
  42bed8:	str	x0, [sp, #24]
  42bedc:	str	x1, [sp, #16]
  42bee0:	ldr	x0, [sp, #16]
  42bee4:	cmp	x0, #0x0
  42bee8:	b.ge	42bef8 <ferror@plt+0x27ee8>  // b.tcont
  42beec:	ldr	x0, [sp, #24]
  42bef0:	bl	42be58 <ferror@plt+0x27e48>
  42bef4:	b	42bf24 <ferror@plt+0x27f14>
  42bef8:	ldr	x0, [sp, #16]
  42befc:	bl	42bdf0 <ferror@plt+0x27de0>
  42bf00:	str	x0, [sp, #40]
  42bf04:	ldr	x0, [sp, #24]
  42bf08:	cmp	x0, #0x0
  42bf0c:	b.eq	42bf20 <ferror@plt+0x27f10>  // b.none
  42bf10:	ldr	x2, [sp, #16]
  42bf14:	ldr	x1, [sp, #24]
  42bf18:	ldr	x0, [sp, #40]
  42bf1c:	bl	42c9bc <ferror@plt+0x289ac>
  42bf20:	ldr	x0, [sp, #40]
  42bf24:	ldp	x29, x30, [sp], #48
  42bf28:	ret
  42bf2c:	stp	x29, x30, [sp, #-48]!
  42bf30:	mov	x29, sp
  42bf34:	str	x0, [sp, #24]
  42bf38:	str	w1, [sp, #20]
  42bf3c:	ldr	x0, [sp, #24]
  42bf40:	cmp	x0, #0x0
  42bf44:	b.ne	42bf6c <ferror@plt+0x27f5c>  // b.any
  42bf48:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bf4c:	add	x2, x0, #0x490
  42bf50:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bf54:	add	x1, x0, #0x550
  42bf58:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bf5c:	add	x0, x0, #0x4a0
  42bf60:	bl	41aa2c <ferror@plt+0x16a1c>
  42bf64:	mov	x0, #0x0                   	// #0
  42bf68:	b	42bfa8 <ferror@plt+0x27f98>
  42bf6c:	ldr	w0, [sp, #20]
  42bf70:	cmp	w0, #0x0
  42bf74:	b.eq	42bf8c <ferror@plt+0x27f7c>  // b.none
  42bf78:	ldr	x0, [sp, #24]
  42bf7c:	ldr	x0, [x0]
  42bf80:	bl	4185e0 <ferror@plt+0x145d0>
  42bf84:	str	xzr, [sp, #40]
  42bf88:	b	42bf98 <ferror@plt+0x27f88>
  42bf8c:	ldr	x0, [sp, #24]
  42bf90:	ldr	x0, [x0]
  42bf94:	str	x0, [sp, #40]
  42bf98:	ldr	x1, [sp, #24]
  42bf9c:	mov	x0, #0x18                  	// #24
  42bfa0:	bl	4262b4 <ferror@plt+0x222a4>
  42bfa4:	ldr	x0, [sp, #40]
  42bfa8:	ldp	x29, x30, [sp], #48
  42bfac:	ret
  42bfb0:	stp	x29, x30, [sp, #-48]!
  42bfb4:	mov	x29, sp
  42bfb8:	str	x0, [sp, #24]
  42bfbc:	ldr	x0, [sp, #24]
  42bfc0:	cmp	x0, #0x0
  42bfc4:	b.ne	42bfec <ferror@plt+0x27fdc>  // b.any
  42bfc8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bfcc:	add	x2, x0, #0x490
  42bfd0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bfd4:	add	x1, x0, #0x560
  42bfd8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42bfdc:	add	x0, x0, #0x4a0
  42bfe0:	bl	41aa2c <ferror@plt+0x16a1c>
  42bfe4:	mov	x0, #0x0                   	// #0
  42bfe8:	b	42c014 <ferror@plt+0x28004>
  42bfec:	ldr	x0, [sp, #24]
  42bff0:	ldr	x0, [x0, #8]
  42bff4:	str	x0, [sp, #40]
  42bff8:	mov	w1, #0x0                   	// #0
  42bffc:	ldr	x0, [sp, #24]
  42c000:	bl	42bf2c <ferror@plt+0x27f1c>
  42c004:	str	x0, [sp, #32]
  42c008:	ldr	x1, [sp, #40]
  42c00c:	ldr	x0, [sp, #32]
  42c010:	bl	447e5c <ferror@plt+0x43e4c>
  42c014:	ldp	x29, x30, [sp], #48
  42c018:	ret
  42c01c:	sub	sp, sp, #0x40
  42c020:	str	x0, [sp, #8]
  42c024:	str	x1, [sp]
  42c028:	ldr	x0, [sp, #8]
  42c02c:	str	x0, [sp, #32]
  42c030:	ldr	x0, [sp]
  42c034:	str	x0, [sp, #24]
  42c038:	ldr	x0, [sp, #32]
  42c03c:	ldr	x0, [x0, #8]
  42c040:	str	x0, [sp, #40]
  42c044:	ldr	x0, [sp, #24]
  42c048:	ldr	x0, [x0, #8]
  42c04c:	ldr	x1, [sp, #40]
  42c050:	cmp	x1, x0
  42c054:	b.eq	42c060 <ferror@plt+0x28050>  // b.none
  42c058:	mov	w0, #0x0                   	// #0
  42c05c:	b	42c0d0 <ferror@plt+0x280c0>
  42c060:	ldr	x0, [sp, #32]
  42c064:	ldr	x0, [x0]
  42c068:	str	x0, [sp, #56]
  42c06c:	ldr	x0, [sp, #24]
  42c070:	ldr	x0, [x0]
  42c074:	str	x0, [sp, #48]
  42c078:	b	42c0c0 <ferror@plt+0x280b0>
  42c07c:	ldr	x0, [sp, #56]
  42c080:	ldrb	w1, [x0]
  42c084:	ldr	x0, [sp, #48]
  42c088:	ldrb	w0, [x0]
  42c08c:	cmp	w1, w0
  42c090:	b.eq	42c09c <ferror@plt+0x2808c>  // b.none
  42c094:	mov	w0, #0x0                   	// #0
  42c098:	b	42c0d0 <ferror@plt+0x280c0>
  42c09c:	ldr	x0, [sp, #56]
  42c0a0:	add	x0, x0, #0x1
  42c0a4:	str	x0, [sp, #56]
  42c0a8:	ldr	x0, [sp, #48]
  42c0ac:	add	x0, x0, #0x1
  42c0b0:	str	x0, [sp, #48]
  42c0b4:	ldr	x0, [sp, #40]
  42c0b8:	sub	x0, x0, #0x1
  42c0bc:	str	x0, [sp, #40]
  42c0c0:	ldr	x0, [sp, #40]
  42c0c4:	cmp	x0, #0x0
  42c0c8:	b.ne	42c07c <ferror@plt+0x2806c>  // b.any
  42c0cc:	mov	w0, #0x1                   	// #1
  42c0d0:	add	sp, sp, #0x40
  42c0d4:	ret
  42c0d8:	sub	sp, sp, #0x30
  42c0dc:	str	x0, [sp, #8]
  42c0e0:	ldr	x0, [sp, #8]
  42c0e4:	ldr	x0, [x0]
  42c0e8:	str	x0, [sp, #40]
  42c0ec:	ldr	x0, [sp, #8]
  42c0f0:	ldr	x0, [x0, #8]
  42c0f4:	str	x0, [sp, #32]
  42c0f8:	str	wzr, [sp, #28]
  42c0fc:	b	42c12c <ferror@plt+0x2811c>
  42c100:	ldr	w0, [sp, #28]
  42c104:	lsl	w1, w0, #5
  42c108:	ldr	w0, [sp, #28]
  42c10c:	sub	w0, w1, w0
  42c110:	ldr	x1, [sp, #40]
  42c114:	ldrb	w1, [x1]
  42c118:	add	w0, w0, w1
  42c11c:	str	w0, [sp, #28]
  42c120:	ldr	x0, [sp, #40]
  42c124:	add	x0, x0, #0x1
  42c128:	str	x0, [sp, #40]
  42c12c:	ldr	x0, [sp, #32]
  42c130:	sub	x1, x0, #0x1
  42c134:	str	x1, [sp, #32]
  42c138:	cmp	x0, #0x0
  42c13c:	b.ne	42c100 <ferror@plt+0x280f0>  // b.any
  42c140:	ldr	w0, [sp, #28]
  42c144:	add	sp, sp, #0x30
  42c148:	ret
  42c14c:	stp	x29, x30, [sp, #-32]!
  42c150:	mov	x29, sp
  42c154:	str	x0, [sp, #24]
  42c158:	str	x1, [sp, #16]
  42c15c:	ldr	x0, [sp, #24]
  42c160:	cmp	x0, #0x0
  42c164:	b.ne	42c18c <ferror@plt+0x2817c>  // b.any
  42c168:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c16c:	add	x2, x0, #0x490
  42c170:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c174:	add	x1, x0, #0x578
  42c178:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c17c:	add	x0, x0, #0x4a0
  42c180:	bl	41aa2c <ferror@plt+0x16a1c>
  42c184:	mov	x0, #0x0                   	// #0
  42c188:	b	42c1ec <ferror@plt+0x281dc>
  42c18c:	ldr	x0, [sp, #16]
  42c190:	cmp	x0, #0x0
  42c194:	b.ne	42c1bc <ferror@plt+0x281ac>  // b.any
  42c198:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c19c:	add	x2, x0, #0x4a8
  42c1a0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c1a4:	add	x1, x0, #0x578
  42c1a8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c1ac:	add	x0, x0, #0x4a0
  42c1b0:	bl	41aa2c <ferror@plt+0x16a1c>
  42c1b4:	ldr	x0, [sp, #24]
  42c1b8:	b	42c1ec <ferror@plt+0x281dc>
  42c1bc:	ldr	x0, [sp, #24]
  42c1c0:	ldr	x0, [x0]
  42c1c4:	ldr	x1, [sp, #16]
  42c1c8:	cmp	x1, x0
  42c1cc:	b.eq	42c1e8 <ferror@plt+0x281d8>  // b.none
  42c1d0:	mov	x1, #0x0                   	// #0
  42c1d4:	ldr	x0, [sp, #24]
  42c1d8:	bl	42c1f4 <ferror@plt+0x281e4>
  42c1dc:	ldr	x1, [sp, #16]
  42c1e0:	ldr	x0, [sp, #24]
  42c1e4:	bl	42c930 <ferror@plt+0x28920>
  42c1e8:	ldr	x0, [sp, #24]
  42c1ec:	ldp	x29, x30, [sp], #32
  42c1f0:	ret
  42c1f4:	stp	x29, x30, [sp, #-32]!
  42c1f8:	mov	x29, sp
  42c1fc:	str	x0, [sp, #24]
  42c200:	str	x1, [sp, #16]
  42c204:	ldr	x0, [sp, #24]
  42c208:	cmp	x0, #0x0
  42c20c:	b.ne	42c234 <ferror@plt+0x28224>  // b.any
  42c210:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c214:	add	x2, x0, #0x490
  42c218:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c21c:	add	x1, x0, #0x588
  42c220:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c224:	add	x0, x0, #0x4a0
  42c228:	bl	41aa2c <ferror@plt+0x16a1c>
  42c22c:	mov	x0, #0x0                   	// #0
  42c230:	b	42c270 <ferror@plt+0x28260>
  42c234:	ldr	x0, [sp, #24]
  42c238:	ldr	x0, [x0, #8]
  42c23c:	ldr	x2, [sp, #16]
  42c240:	ldr	x1, [sp, #16]
  42c244:	cmp	x2, x0
  42c248:	csel	x1, x1, x0, ls  // ls = plast
  42c24c:	ldr	x0, [sp, #24]
  42c250:	str	x1, [x0, #8]
  42c254:	ldr	x0, [sp, #24]
  42c258:	ldr	x1, [x0]
  42c25c:	ldr	x0, [sp, #24]
  42c260:	ldr	x0, [x0, #8]
  42c264:	add	x0, x1, x0
  42c268:	strb	wzr, [x0]
  42c26c:	ldr	x0, [sp, #24]
  42c270:	ldp	x29, x30, [sp], #32
  42c274:	ret
  42c278:	stp	x29, x30, [sp, #-32]!
  42c27c:	mov	x29, sp
  42c280:	str	x0, [sp, #24]
  42c284:	str	x1, [sp, #16]
  42c288:	ldr	x0, [sp, #24]
  42c28c:	cmp	x0, #0x0
  42c290:	b.ne	42c2b8 <ferror@plt+0x282a8>  // b.any
  42c294:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c298:	add	x2, x0, #0x490
  42c29c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c2a0:	add	x1, x0, #0x5a0
  42c2a4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c2a8:	add	x0, x0, #0x4a0
  42c2ac:	bl	41aa2c <ferror@plt+0x16a1c>
  42c2b0:	mov	x0, #0x0                   	// #0
  42c2b4:	b	42c30c <ferror@plt+0x282fc>
  42c2b8:	ldr	x0, [sp, #24]
  42c2bc:	ldr	x0, [x0, #16]
  42c2c0:	ldr	x1, [sp, #16]
  42c2c4:	cmp	x1, x0
  42c2c8:	b.cc	42c2e8 <ferror@plt+0x282d8>  // b.lo, b.ul, b.last
  42c2cc:	ldr	x0, [sp, #24]
  42c2d0:	ldr	x0, [x0, #8]
  42c2d4:	ldr	x1, [sp, #16]
  42c2d8:	sub	x0, x1, x0
  42c2dc:	mov	x1, x0
  42c2e0:	ldr	x0, [sp, #24]
  42c2e4:	bl	42bd60 <ferror@plt+0x27d50>
  42c2e8:	ldr	x0, [sp, #24]
  42c2ec:	ldr	x1, [sp, #16]
  42c2f0:	str	x1, [x0, #8]
  42c2f4:	ldr	x0, [sp, #24]
  42c2f8:	ldr	x1, [x0]
  42c2fc:	ldr	x0, [sp, #16]
  42c300:	add	x0, x1, x0
  42c304:	strb	wzr, [x0]
  42c308:	ldr	x0, [sp, #24]
  42c30c:	ldp	x29, x30, [sp], #32
  42c310:	ret
  42c314:	stp	x29, x30, [sp, #-64]!
  42c318:	mov	x29, sp
  42c31c:	str	x0, [sp, #40]
  42c320:	str	x1, [sp, #32]
  42c324:	str	x2, [sp, #24]
  42c328:	str	x3, [sp, #16]
  42c32c:	ldr	x0, [sp, #40]
  42c330:	cmp	x0, #0x0
  42c334:	b.ne	42c35c <ferror@plt+0x2834c>  // b.any
  42c338:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c33c:	add	x2, x0, #0x490
  42c340:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c344:	add	x1, x0, #0x5b8
  42c348:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c34c:	add	x0, x0, #0x4a0
  42c350:	bl	41aa2c <ferror@plt+0x16a1c>
  42c354:	mov	x0, #0x0                   	// #0
  42c358:	b	42c67c <ferror@plt+0x2866c>
  42c35c:	ldr	x0, [sp, #16]
  42c360:	cmp	x0, #0x0
  42c364:	b.eq	42c398 <ferror@plt+0x28388>  // b.none
  42c368:	ldr	x0, [sp, #24]
  42c36c:	cmp	x0, #0x0
  42c370:	b.ne	42c398 <ferror@plt+0x28388>  // b.any
  42c374:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c378:	add	x2, x0, #0x4b8
  42c37c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c380:	add	x1, x0, #0x5b8
  42c384:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c388:	add	x0, x0, #0x4a0
  42c38c:	bl	41aa2c <ferror@plt+0x16a1c>
  42c390:	ldr	x0, [sp, #40]
  42c394:	b	42c67c <ferror@plt+0x2866c>
  42c398:	ldr	x0, [sp, #16]
  42c39c:	cmp	x0, #0x0
  42c3a0:	b.ne	42c3ac <ferror@plt+0x2839c>  // b.any
  42c3a4:	ldr	x0, [sp, #40]
  42c3a8:	b	42c67c <ferror@plt+0x2866c>
  42c3ac:	ldr	x0, [sp, #16]
  42c3b0:	cmp	x0, #0x0
  42c3b4:	b.ge	42c3c4 <ferror@plt+0x283b4>  // b.tcont
  42c3b8:	ldr	x0, [sp, #24]
  42c3bc:	bl	403530 <strlen@plt>
  42c3c0:	str	x0, [sp, #16]
  42c3c4:	ldr	x0, [sp, #32]
  42c3c8:	cmp	x0, #0x0
  42c3cc:	b.ge	42c3e0 <ferror@plt+0x283d0>  // b.tcont
  42c3d0:	ldr	x0, [sp, #40]
  42c3d4:	ldr	x0, [x0, #8]
  42c3d8:	str	x0, [sp, #32]
  42c3dc:	b	42c418 <ferror@plt+0x28408>
  42c3e0:	ldr	x0, [sp, #40]
  42c3e4:	ldr	x1, [x0, #8]
  42c3e8:	ldr	x0, [sp, #32]
  42c3ec:	cmp	x1, x0
  42c3f0:	b.cs	42c418 <ferror@plt+0x28408>  // b.hs, b.nlast
  42c3f4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c3f8:	add	x2, x0, #0x4d0
  42c3fc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c400:	add	x1, x0, #0x5b8
  42c404:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c408:	add	x0, x0, #0x4a0
  42c40c:	bl	41aa2c <ferror@plt+0x16a1c>
  42c410:	ldr	x0, [sp, #40]
  42c414:	b	42c67c <ferror@plt+0x2866c>
  42c418:	ldr	x0, [sp, #40]
  42c41c:	ldr	x0, [x0]
  42c420:	ldr	x1, [sp, #24]
  42c424:	cmp	x1, x0
  42c428:	b.cc	42c588 <ferror@plt+0x28578>  // b.lo, b.ul, b.last
  42c42c:	ldr	x0, [sp, #40]
  42c430:	ldr	x1, [x0]
  42c434:	ldr	x0, [sp, #40]
  42c438:	ldr	x0, [x0, #8]
  42c43c:	add	x0, x1, x0
  42c440:	ldr	x1, [sp, #24]
  42c444:	cmp	x1, x0
  42c448:	b.hi	42c588 <ferror@plt+0x28578>  // b.pmore
  42c44c:	ldr	x0, [sp, #40]
  42c450:	ldr	x0, [x0]
  42c454:	ldr	x1, [sp, #24]
  42c458:	sub	x0, x1, x0
  42c45c:	str	x0, [sp, #48]
  42c460:	str	xzr, [sp, #56]
  42c464:	ldr	x0, [sp, #16]
  42c468:	mov	x1, x0
  42c46c:	ldr	x0, [sp, #40]
  42c470:	bl	42bd60 <ferror@plt+0x27d50>
  42c474:	ldr	x0, [sp, #40]
  42c478:	ldr	x1, [x0]
  42c47c:	ldr	x0, [sp, #48]
  42c480:	add	x0, x1, x0
  42c484:	str	x0, [sp, #24]
  42c488:	ldr	x0, [sp, #40]
  42c48c:	ldr	x1, [x0, #8]
  42c490:	ldr	x0, [sp, #32]
  42c494:	cmp	x1, x0
  42c498:	b.ls	42c4e4 <ferror@plt+0x284d4>  // b.plast
  42c49c:	ldr	x0, [sp, #40]
  42c4a0:	ldr	x1, [x0]
  42c4a4:	ldr	x2, [sp, #32]
  42c4a8:	ldr	x0, [sp, #16]
  42c4ac:	add	x0, x2, x0
  42c4b0:	add	x3, x1, x0
  42c4b4:	ldr	x0, [sp, #40]
  42c4b8:	ldr	x1, [x0]
  42c4bc:	ldr	x0, [sp, #32]
  42c4c0:	add	x4, x1, x0
  42c4c4:	ldr	x0, [sp, #40]
  42c4c8:	ldr	x1, [x0, #8]
  42c4cc:	ldr	x0, [sp, #32]
  42c4d0:	sub	x0, x1, x0
  42c4d4:	mov	x2, x0
  42c4d8:	mov	x1, x4
  42c4dc:	mov	x0, x3
  42c4e0:	bl	4034e0 <memmove@plt>
  42c4e4:	ldr	x0, [sp, #32]
  42c4e8:	ldr	x1, [sp, #48]
  42c4ec:	cmp	x1, x0
  42c4f0:	b.cs	42c52c <ferror@plt+0x2851c>  // b.hs, b.nlast
  42c4f4:	ldr	x1, [sp, #32]
  42c4f8:	ldr	x0, [sp, #48]
  42c4fc:	sub	x1, x1, x0
  42c500:	ldr	x0, [sp, #16]
  42c504:	cmp	x1, x0
  42c508:	csel	x0, x1, x0, ls  // ls = plast
  42c50c:	str	x0, [sp, #56]
  42c510:	ldr	x0, [sp, #40]
  42c514:	ldr	x1, [x0]
  42c518:	ldr	x0, [sp, #32]
  42c51c:	add	x0, x1, x0
  42c520:	ldr	x2, [sp, #56]
  42c524:	ldr	x1, [sp, #24]
  42c528:	bl	4034c0 <memcpy@plt>
  42c52c:	ldr	x0, [sp, #16]
  42c530:	ldr	x1, [sp, #56]
  42c534:	cmp	x1, x0
  42c538:	b.cs	42c644 <ferror@plt+0x28634>  // b.hs, b.nlast
  42c53c:	ldr	x0, [sp, #40]
  42c540:	ldr	x1, [x0]
  42c544:	ldr	x2, [sp, #32]
  42c548:	ldr	x0, [sp, #56]
  42c54c:	add	x0, x2, x0
  42c550:	add	x3, x1, x0
  42c554:	ldr	x1, [sp, #16]
  42c558:	ldr	x0, [sp, #56]
  42c55c:	add	x0, x1, x0
  42c560:	ldr	x1, [sp, #24]
  42c564:	add	x4, x1, x0
  42c568:	ldr	x1, [sp, #16]
  42c56c:	ldr	x0, [sp, #56]
  42c570:	sub	x0, x1, x0
  42c574:	mov	x2, x0
  42c578:	mov	x1, x4
  42c57c:	mov	x0, x3
  42c580:	bl	4034c0 <memcpy@plt>
  42c584:	b	42c644 <ferror@plt+0x28634>
  42c588:	ldr	x0, [sp, #16]
  42c58c:	mov	x1, x0
  42c590:	ldr	x0, [sp, #40]
  42c594:	bl	42bd60 <ferror@plt+0x27d50>
  42c598:	ldr	x0, [sp, #40]
  42c59c:	ldr	x1, [x0, #8]
  42c5a0:	ldr	x0, [sp, #32]
  42c5a4:	cmp	x1, x0
  42c5a8:	b.ls	42c5f4 <ferror@plt+0x285e4>  // b.plast
  42c5ac:	ldr	x0, [sp, #40]
  42c5b0:	ldr	x1, [x0]
  42c5b4:	ldr	x2, [sp, #32]
  42c5b8:	ldr	x0, [sp, #16]
  42c5bc:	add	x0, x2, x0
  42c5c0:	add	x3, x1, x0
  42c5c4:	ldr	x0, [sp, #40]
  42c5c8:	ldr	x1, [x0]
  42c5cc:	ldr	x0, [sp, #32]
  42c5d0:	add	x4, x1, x0
  42c5d4:	ldr	x0, [sp, #40]
  42c5d8:	ldr	x1, [x0, #8]
  42c5dc:	ldr	x0, [sp, #32]
  42c5e0:	sub	x0, x1, x0
  42c5e4:	mov	x2, x0
  42c5e8:	mov	x1, x4
  42c5ec:	mov	x0, x3
  42c5f0:	bl	4034e0 <memmove@plt>
  42c5f4:	ldr	x0, [sp, #16]
  42c5f8:	cmp	x0, #0x1
  42c5fc:	b.ne	42c620 <ferror@plt+0x28610>  // b.any
  42c600:	ldr	x0, [sp, #40]
  42c604:	ldr	x1, [x0]
  42c608:	ldr	x0, [sp, #32]
  42c60c:	add	x0, x1, x0
  42c610:	ldr	x1, [sp, #24]
  42c614:	ldrb	w1, [x1]
  42c618:	strb	w1, [x0]
  42c61c:	b	42c648 <ferror@plt+0x28638>
  42c620:	ldr	x0, [sp, #40]
  42c624:	ldr	x1, [x0]
  42c628:	ldr	x0, [sp, #32]
  42c62c:	add	x0, x1, x0
  42c630:	ldr	x1, [sp, #16]
  42c634:	mov	x2, x1
  42c638:	ldr	x1, [sp, #24]
  42c63c:	bl	4034c0 <memcpy@plt>
  42c640:	b	42c648 <ferror@plt+0x28638>
  42c644:	nop
  42c648:	ldr	x0, [sp, #40]
  42c64c:	ldr	x1, [x0, #8]
  42c650:	ldr	x0, [sp, #16]
  42c654:	add	x1, x1, x0
  42c658:	ldr	x0, [sp, #40]
  42c65c:	str	x1, [x0, #8]
  42c660:	ldr	x0, [sp, #40]
  42c664:	ldr	x1, [x0]
  42c668:	ldr	x0, [sp, #40]
  42c66c:	ldr	x0, [x0, #8]
  42c670:	add	x0, x1, x0
  42c674:	strb	wzr, [x0]
  42c678:	ldr	x0, [sp, #40]
  42c67c:	ldp	x29, x30, [sp], #64
  42c680:	ret
  42c684:	stp	x29, x30, [sp, #-32]!
  42c688:	mov	x29, sp
  42c68c:	strb	w0, [sp, #31]
  42c690:	str	x1, [sp, #16]
  42c694:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c698:	add	x0, x0, #0xf8
  42c69c:	ldr	x1, [x0]
  42c6a0:	ldrb	w0, [sp, #31]
  42c6a4:	lsl	x0, x0, #1
  42c6a8:	add	x0, x1, x0
  42c6ac:	ldrh	w0, [x0]
  42c6b0:	and	w0, w0, #0x1
  42c6b4:	cmp	w0, #0x0
  42c6b8:	b.ne	42c6ec <ferror@plt+0x286dc>  // b.any
  42c6bc:	ldrb	w0, [sp, #31]
  42c6c0:	cmp	w0, #0x2d
  42c6c4:	b.eq	42c6ec <ferror@plt+0x286dc>  // b.none
  42c6c8:	ldrb	w0, [sp, #31]
  42c6cc:	cmp	w0, #0x2e
  42c6d0:	b.eq	42c6ec <ferror@plt+0x286dc>  // b.none
  42c6d4:	ldrb	w0, [sp, #31]
  42c6d8:	cmp	w0, #0x5f
  42c6dc:	b.eq	42c6ec <ferror@plt+0x286dc>  // b.none
  42c6e0:	ldrb	w0, [sp, #31]
  42c6e4:	cmp	w0, #0x7e
  42c6e8:	b.ne	42c6f4 <ferror@plt+0x286e4>  // b.any
  42c6ec:	mov	w0, #0x1                   	// #1
  42c6f0:	b	42c724 <ferror@plt+0x28714>
  42c6f4:	ldr	x0, [sp, #16]
  42c6f8:	cmp	x0, #0x0
  42c6fc:	b.eq	42c720 <ferror@plt+0x28710>  // b.none
  42c700:	ldrb	w0, [sp, #31]
  42c704:	mov	w1, w0
  42c708:	ldr	x0, [sp, #16]
  42c70c:	bl	403ca0 <strchr@plt>
  42c710:	cmp	x0, #0x0
  42c714:	b.eq	42c720 <ferror@plt+0x28710>  // b.none
  42c718:	mov	w0, #0x1                   	// #1
  42c71c:	b	42c724 <ferror@plt+0x28714>
  42c720:	mov	w0, #0x0                   	// #0
  42c724:	ldp	x29, x30, [sp], #32
  42c728:	ret
  42c72c:	sub	sp, sp, #0x10
  42c730:	str	w0, [sp, #12]
  42c734:	ldr	w0, [sp, #12]
  42c738:	cmn	w0, #0x2
  42c73c:	b.eq	42c754 <ferror@plt+0x28744>  // b.none
  42c740:	ldr	w0, [sp, #12]
  42c744:	cmn	w0, #0x1
  42c748:	b.eq	42c754 <ferror@plt+0x28744>  // b.none
  42c74c:	mov	w0, #0x1                   	// #1
  42c750:	b	42c758 <ferror@plt+0x28748>
  42c754:	mov	w0, #0x0                   	// #0
  42c758:	add	sp, sp, #0x10
  42c75c:	ret
  42c760:	stp	x29, x30, [sp, #-64]!
  42c764:	mov	x29, sp
  42c768:	str	x0, [sp, #40]
  42c76c:	str	x1, [sp, #32]
  42c770:	str	x2, [sp, #24]
  42c774:	str	w3, [sp, #20]
  42c778:	ldr	x0, [sp, #40]
  42c77c:	cmp	x0, #0x0
  42c780:	b.ne	42c7a8 <ferror@plt+0x28798>  // b.any
  42c784:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c788:	add	x2, x0, #0x490
  42c78c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c790:	add	x1, x0, #0x5d0
  42c794:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c798:	add	x0, x0, #0x4a0
  42c79c:	bl	41aa2c <ferror@plt+0x16a1c>
  42c7a0:	mov	x0, #0x0                   	// #0
  42c7a4:	b	42c928 <ferror@plt+0x28918>
  42c7a8:	ldr	x0, [sp, #32]
  42c7ac:	cmp	x0, #0x0
  42c7b0:	b.ne	42c7d8 <ferror@plt+0x287c8>  // b.any
  42c7b4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c7b8:	add	x2, x0, #0x4e8
  42c7bc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c7c0:	add	x1, x0, #0x5d0
  42c7c4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c7c8:	add	x0, x0, #0x4a0
  42c7cc:	bl	41aa2c <ferror@plt+0x16a1c>
  42c7d0:	mov	x0, #0x0                   	// #0
  42c7d4:	b	42c928 <ferror@plt+0x28918>
  42c7d8:	ldr	x0, [sp, #32]
  42c7dc:	bl	403530 <strlen@plt>
  42c7e0:	mov	x1, x0
  42c7e4:	ldr	x0, [sp, #32]
  42c7e8:	add	x0, x0, x1
  42c7ec:	str	x0, [sp, #56]
  42c7f0:	b	42c90c <ferror@plt+0x288fc>
  42c7f4:	ldrsb	w0, [sp, #55]
  42c7f8:	cmp	w0, #0x0
  42c7fc:	b.ge	42c874 <ferror@plt+0x28864>  // b.tcont
  42c800:	ldr	w0, [sp, #20]
  42c804:	cmp	w0, #0x0
  42c808:	b.eq	42c874 <ferror@plt+0x28864>  // b.none
  42c80c:	ldr	x1, [sp, #56]
  42c810:	ldr	x0, [sp, #32]
  42c814:	sub	x0, x1, x0
  42c818:	mov	x1, x0
  42c81c:	ldr	x0, [sp, #32]
  42c820:	bl	43a764 <ferror@plt+0x36754>
  42c824:	bl	42c72c <ferror@plt+0x2871c>
  42c828:	cmp	w0, #0x0
  42c82c:	b.eq	42c874 <ferror@plt+0x28864>  // b.none
  42c830:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  42c834:	add	x0, x0, #0x960
  42c838:	ldr	x1, [x0]
  42c83c:	ldrb	w0, [sp, #55]
  42c840:	add	x0, x1, x0
  42c844:	ldrb	w0, [x0]
  42c848:	str	w0, [sp, #48]
  42c84c:	ldrsw	x0, [sp, #48]
  42c850:	mov	x2, x0
  42c854:	ldr	x1, [sp, #32]
  42c858:	ldr	x0, [sp, #40]
  42c85c:	bl	42c9bc <ferror@plt+0x289ac>
  42c860:	ldrsw	x0, [sp, #48]
  42c864:	ldr	x1, [sp, #32]
  42c868:	add	x0, x1, x0
  42c86c:	str	x0, [sp, #32]
  42c870:	b	42c90c <ferror@plt+0x288fc>
  42c874:	ldr	x1, [sp, #24]
  42c878:	ldrb	w0, [sp, #55]
  42c87c:	bl	42c684 <ferror@plt+0x28674>
  42c880:	cmp	w0, #0x0
  42c884:	b.eq	42c8a4 <ferror@plt+0x28894>  // b.none
  42c888:	ldrb	w1, [sp, #55]
  42c88c:	ldr	x0, [sp, #40]
  42c890:	bl	42bc80 <ferror@plt+0x27c70>
  42c894:	ldr	x0, [sp, #32]
  42c898:	add	x0, x0, #0x1
  42c89c:	str	x0, [sp, #32]
  42c8a0:	b	42c90c <ferror@plt+0x288fc>
  42c8a4:	mov	w1, #0x25                  	// #37
  42c8a8:	ldr	x0, [sp, #40]
  42c8ac:	bl	42bc80 <ferror@plt+0x27c70>
  42c8b0:	ldrb	w0, [sp, #55]
  42c8b4:	lsr	w0, w0, #4
  42c8b8:	and	w0, w0, #0xff
  42c8bc:	mov	w2, w0
  42c8c0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c8c4:	add	x1, x0, #0x5f0
  42c8c8:	sxtw	x0, w2
  42c8cc:	ldrb	w0, [x1, x0]
  42c8d0:	mov	w1, w0
  42c8d4:	ldr	x0, [sp, #40]
  42c8d8:	bl	42bc80 <ferror@plt+0x27c70>
  42c8dc:	ldrb	w0, [sp, #55]
  42c8e0:	and	w2, w0, #0xf
  42c8e4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c8e8:	add	x1, x0, #0x5f0
  42c8ec:	sxtw	x0, w2
  42c8f0:	ldrb	w0, [x1, x0]
  42c8f4:	mov	w1, w0
  42c8f8:	ldr	x0, [sp, #40]
  42c8fc:	bl	42bc80 <ferror@plt+0x27c70>
  42c900:	ldr	x0, [sp, #32]
  42c904:	add	x0, x0, #0x1
  42c908:	str	x0, [sp, #32]
  42c90c:	ldr	x0, [sp, #32]
  42c910:	ldrb	w0, [x0]
  42c914:	strb	w0, [sp, #55]
  42c918:	ldrb	w0, [sp, #55]
  42c91c:	cmp	w0, #0x0
  42c920:	b.ne	42c7f4 <ferror@plt+0x287e4>  // b.any
  42c924:	ldr	x0, [sp, #40]
  42c928:	ldp	x29, x30, [sp], #64
  42c92c:	ret
  42c930:	stp	x29, x30, [sp, #-32]!
  42c934:	mov	x29, sp
  42c938:	str	x0, [sp, #24]
  42c93c:	str	x1, [sp, #16]
  42c940:	ldr	x0, [sp, #24]
  42c944:	cmp	x0, #0x0
  42c948:	b.ne	42c970 <ferror@plt+0x28960>  // b.any
  42c94c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c950:	add	x2, x0, #0x490
  42c954:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c958:	add	x1, x0, #0x600
  42c95c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c960:	add	x0, x0, #0x4a0
  42c964:	bl	41aa2c <ferror@plt+0x16a1c>
  42c968:	mov	x0, #0x0                   	// #0
  42c96c:	b	42c9b4 <ferror@plt+0x289a4>
  42c970:	ldr	x0, [sp, #16]
  42c974:	cmp	x0, #0x0
  42c978:	b.ne	42c9a0 <ferror@plt+0x28990>  // b.any
  42c97c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c980:	add	x2, x0, #0x500
  42c984:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c988:	add	x1, x0, #0x600
  42c98c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c990:	add	x0, x0, #0x4a0
  42c994:	bl	41aa2c <ferror@plt+0x16a1c>
  42c998:	ldr	x0, [sp, #24]
  42c99c:	b	42c9b4 <ferror@plt+0x289a4>
  42c9a0:	mov	x3, #0xffffffffffffffff    	// #-1
  42c9a4:	ldr	x2, [sp, #16]
  42c9a8:	mov	x1, #0xffffffffffffffff    	// #-1
  42c9ac:	ldr	x0, [sp, #24]
  42c9b0:	bl	42c314 <ferror@plt+0x28304>
  42c9b4:	ldp	x29, x30, [sp], #32
  42c9b8:	ret
  42c9bc:	stp	x29, x30, [sp, #-48]!
  42c9c0:	mov	x29, sp
  42c9c4:	str	x0, [sp, #40]
  42c9c8:	str	x1, [sp, #32]
  42c9cc:	str	x2, [sp, #24]
  42c9d0:	ldr	x0, [sp, #40]
  42c9d4:	cmp	x0, #0x0
  42c9d8:	b.ne	42ca00 <ferror@plt+0x289f0>  // b.any
  42c9dc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c9e0:	add	x2, x0, #0x490
  42c9e4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c9e8:	add	x1, x0, #0x610
  42c9ec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42c9f0:	add	x0, x0, #0x4a0
  42c9f4:	bl	41aa2c <ferror@plt+0x16a1c>
  42c9f8:	mov	x0, #0x0                   	// #0
  42c9fc:	b	42ca50 <ferror@plt+0x28a40>
  42ca00:	ldr	x0, [sp, #24]
  42ca04:	cmp	x0, #0x0
  42ca08:	b.eq	42ca3c <ferror@plt+0x28a2c>  // b.none
  42ca0c:	ldr	x0, [sp, #32]
  42ca10:	cmp	x0, #0x0
  42ca14:	b.ne	42ca3c <ferror@plt+0x28a2c>  // b.any
  42ca18:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ca1c:	add	x2, x0, #0x4b8
  42ca20:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ca24:	add	x1, x0, #0x610
  42ca28:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ca2c:	add	x0, x0, #0x4a0
  42ca30:	bl	41aa2c <ferror@plt+0x16a1c>
  42ca34:	ldr	x0, [sp, #40]
  42ca38:	b	42ca50 <ferror@plt+0x28a40>
  42ca3c:	ldr	x3, [sp, #24]
  42ca40:	ldr	x2, [sp, #32]
  42ca44:	mov	x1, #0xffffffffffffffff    	// #-1
  42ca48:	ldr	x0, [sp, #40]
  42ca4c:	bl	42c314 <ferror@plt+0x28304>
  42ca50:	ldp	x29, x30, [sp], #48
  42ca54:	ret
  42ca58:	stp	x29, x30, [sp, #-32]!
  42ca5c:	mov	x29, sp
  42ca60:	str	x0, [sp, #24]
  42ca64:	strb	w1, [sp, #23]
  42ca68:	ldr	x0, [sp, #24]
  42ca6c:	cmp	x0, #0x0
  42ca70:	b.ne	42ca98 <ferror@plt+0x28a88>  // b.any
  42ca74:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ca78:	add	x2, x0, #0x490
  42ca7c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ca80:	add	x1, x0, #0x628
  42ca84:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ca88:	add	x0, x0, #0x4a0
  42ca8c:	bl	41aa2c <ferror@plt+0x16a1c>
  42ca90:	mov	x0, #0x0                   	// #0
  42ca94:	b	42caa8 <ferror@plt+0x28a98>
  42ca98:	ldrb	w2, [sp, #23]
  42ca9c:	mov	x1, #0xffffffffffffffff    	// #-1
  42caa0:	ldr	x0, [sp, #24]
  42caa4:	bl	42cda8 <ferror@plt+0x28d98>
  42caa8:	ldp	x29, x30, [sp], #32
  42caac:	ret
  42cab0:	stp	x29, x30, [sp, #-32]!
  42cab4:	mov	x29, sp
  42cab8:	str	x0, [sp, #24]
  42cabc:	str	w1, [sp, #20]
  42cac0:	ldr	x0, [sp, #24]
  42cac4:	cmp	x0, #0x0
  42cac8:	b.ne	42caf0 <ferror@plt+0x28ae0>  // b.any
  42cacc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cad0:	add	x2, x0, #0x490
  42cad4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cad8:	add	x1, x0, #0x640
  42cadc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cae0:	add	x0, x0, #0x4a0
  42cae4:	bl	41aa2c <ferror@plt+0x16a1c>
  42cae8:	mov	x0, #0x0                   	// #0
  42caec:	b	42cb00 <ferror@plt+0x28af0>
  42caf0:	ldr	w2, [sp, #20]
  42caf4:	mov	x1, #0xffffffffffffffff    	// #-1
  42caf8:	ldr	x0, [sp, #24]
  42cafc:	bl	42cef4 <ferror@plt+0x28ee4>
  42cb00:	ldp	x29, x30, [sp], #32
  42cb04:	ret
  42cb08:	stp	x29, x30, [sp, #-32]!
  42cb0c:	mov	x29, sp
  42cb10:	str	x0, [sp, #24]
  42cb14:	str	x1, [sp, #16]
  42cb18:	ldr	x0, [sp, #24]
  42cb1c:	cmp	x0, #0x0
  42cb20:	b.ne	42cb48 <ferror@plt+0x28b38>  // b.any
  42cb24:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cb28:	add	x2, x0, #0x490
  42cb2c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cb30:	add	x1, x0, #0x658
  42cb34:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cb38:	add	x0, x0, #0x4a0
  42cb3c:	bl	41aa2c <ferror@plt+0x16a1c>
  42cb40:	mov	x0, #0x0                   	// #0
  42cb44:	b	42cb8c <ferror@plt+0x28b7c>
  42cb48:	ldr	x0, [sp, #16]
  42cb4c:	cmp	x0, #0x0
  42cb50:	b.ne	42cb78 <ferror@plt+0x28b68>  // b.any
  42cb54:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cb58:	add	x2, x0, #0x500
  42cb5c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cb60:	add	x1, x0, #0x658
  42cb64:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cb68:	add	x0, x0, #0x4a0
  42cb6c:	bl	41aa2c <ferror@plt+0x16a1c>
  42cb70:	ldr	x0, [sp, #24]
  42cb74:	b	42cb8c <ferror@plt+0x28b7c>
  42cb78:	mov	x3, #0xffffffffffffffff    	// #-1
  42cb7c:	ldr	x2, [sp, #16]
  42cb80:	mov	x1, #0x0                   	// #0
  42cb84:	ldr	x0, [sp, #24]
  42cb88:	bl	42c314 <ferror@plt+0x28304>
  42cb8c:	ldp	x29, x30, [sp], #32
  42cb90:	ret
  42cb94:	stp	x29, x30, [sp, #-48]!
  42cb98:	mov	x29, sp
  42cb9c:	str	x0, [sp, #40]
  42cba0:	str	x1, [sp, #32]
  42cba4:	str	x2, [sp, #24]
  42cba8:	ldr	x0, [sp, #40]
  42cbac:	cmp	x0, #0x0
  42cbb0:	b.ne	42cbd8 <ferror@plt+0x28bc8>  // b.any
  42cbb4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cbb8:	add	x2, x0, #0x490
  42cbbc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cbc0:	add	x1, x0, #0x670
  42cbc4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cbc8:	add	x0, x0, #0x4a0
  42cbcc:	bl	41aa2c <ferror@plt+0x16a1c>
  42cbd0:	mov	x0, #0x0                   	// #0
  42cbd4:	b	42cc1c <ferror@plt+0x28c0c>
  42cbd8:	ldr	x0, [sp, #32]
  42cbdc:	cmp	x0, #0x0
  42cbe0:	b.ne	42cc08 <ferror@plt+0x28bf8>  // b.any
  42cbe4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cbe8:	add	x2, x0, #0x500
  42cbec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cbf0:	add	x1, x0, #0x670
  42cbf4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cbf8:	add	x0, x0, #0x4a0
  42cbfc:	bl	41aa2c <ferror@plt+0x16a1c>
  42cc00:	ldr	x0, [sp, #40]
  42cc04:	b	42cc1c <ferror@plt+0x28c0c>
  42cc08:	ldr	x3, [sp, #24]
  42cc0c:	ldr	x2, [sp, #32]
  42cc10:	mov	x1, #0x0                   	// #0
  42cc14:	ldr	x0, [sp, #40]
  42cc18:	bl	42c314 <ferror@plt+0x28304>
  42cc1c:	ldp	x29, x30, [sp], #48
  42cc20:	ret
  42cc24:	stp	x29, x30, [sp, #-32]!
  42cc28:	mov	x29, sp
  42cc2c:	str	x0, [sp, #24]
  42cc30:	strb	w1, [sp, #23]
  42cc34:	ldr	x0, [sp, #24]
  42cc38:	cmp	x0, #0x0
  42cc3c:	b.ne	42cc64 <ferror@plt+0x28c54>  // b.any
  42cc40:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cc44:	add	x2, x0, #0x490
  42cc48:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cc4c:	add	x1, x0, #0x688
  42cc50:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cc54:	add	x0, x0, #0x4a0
  42cc58:	bl	41aa2c <ferror@plt+0x16a1c>
  42cc5c:	mov	x0, #0x0                   	// #0
  42cc60:	b	42cc74 <ferror@plt+0x28c64>
  42cc64:	ldrb	w2, [sp, #23]
  42cc68:	mov	x1, #0x0                   	// #0
  42cc6c:	ldr	x0, [sp, #24]
  42cc70:	bl	42cda8 <ferror@plt+0x28d98>
  42cc74:	ldp	x29, x30, [sp], #32
  42cc78:	ret
  42cc7c:	stp	x29, x30, [sp, #-32]!
  42cc80:	mov	x29, sp
  42cc84:	str	x0, [sp, #24]
  42cc88:	str	w1, [sp, #20]
  42cc8c:	ldr	x0, [sp, #24]
  42cc90:	cmp	x0, #0x0
  42cc94:	b.ne	42ccbc <ferror@plt+0x28cac>  // b.any
  42cc98:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cc9c:	add	x2, x0, #0x490
  42cca0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cca4:	add	x1, x0, #0x6a0
  42cca8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ccac:	add	x0, x0, #0x4a0
  42ccb0:	bl	41aa2c <ferror@plt+0x16a1c>
  42ccb4:	mov	x0, #0x0                   	// #0
  42ccb8:	b	42cccc <ferror@plt+0x28cbc>
  42ccbc:	ldr	w2, [sp, #20]
  42ccc0:	mov	x1, #0x0                   	// #0
  42ccc4:	ldr	x0, [sp, #24]
  42ccc8:	bl	42cef4 <ferror@plt+0x28ee4>
  42cccc:	ldp	x29, x30, [sp], #32
  42ccd0:	ret
  42ccd4:	stp	x29, x30, [sp, #-48]!
  42ccd8:	mov	x29, sp
  42ccdc:	str	x0, [sp, #40]
  42cce0:	str	x1, [sp, #32]
  42cce4:	str	x2, [sp, #24]
  42cce8:	ldr	x0, [sp, #40]
  42ccec:	cmp	x0, #0x0
  42ccf0:	b.ne	42cd18 <ferror@plt+0x28d08>  // b.any
  42ccf4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ccf8:	add	x2, x0, #0x490
  42ccfc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cd00:	add	x1, x0, #0x6c0
  42cd04:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cd08:	add	x0, x0, #0x4a0
  42cd0c:	bl	41aa2c <ferror@plt+0x16a1c>
  42cd10:	mov	x0, #0x0                   	// #0
  42cd14:	b	42cda0 <ferror@plt+0x28d90>
  42cd18:	ldr	x0, [sp, #24]
  42cd1c:	cmp	x0, #0x0
  42cd20:	b.ne	42cd48 <ferror@plt+0x28d38>  // b.any
  42cd24:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cd28:	add	x2, x0, #0x500
  42cd2c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cd30:	add	x1, x0, #0x6c0
  42cd34:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cd38:	add	x0, x0, #0x4a0
  42cd3c:	bl	41aa2c <ferror@plt+0x16a1c>
  42cd40:	ldr	x0, [sp, #40]
  42cd44:	b	42cda0 <ferror@plt+0x28d90>
  42cd48:	ldr	x0, [sp, #32]
  42cd4c:	cmp	x0, #0x0
  42cd50:	b.lt	42cd8c <ferror@plt+0x28d7c>  // b.tstop
  42cd54:	ldr	x0, [sp, #40]
  42cd58:	ldr	x1, [x0, #8]
  42cd5c:	ldr	x0, [sp, #32]
  42cd60:	cmp	x1, x0
  42cd64:	b.cs	42cd8c <ferror@plt+0x28d7c>  // b.hs, b.nlast
  42cd68:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cd6c:	add	x2, x0, #0x4d0
  42cd70:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cd74:	add	x1, x0, #0x6c0
  42cd78:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cd7c:	add	x0, x0, #0x4a0
  42cd80:	bl	41aa2c <ferror@plt+0x16a1c>
  42cd84:	ldr	x0, [sp, #40]
  42cd88:	b	42cda0 <ferror@plt+0x28d90>
  42cd8c:	mov	x3, #0xffffffffffffffff    	// #-1
  42cd90:	ldr	x2, [sp, #24]
  42cd94:	ldr	x1, [sp, #32]
  42cd98:	ldr	x0, [sp, #40]
  42cd9c:	bl	42c314 <ferror@plt+0x28304>
  42cda0:	ldp	x29, x30, [sp], #48
  42cda4:	ret
  42cda8:	stp	x29, x30, [sp, #-48]!
  42cdac:	mov	x29, sp
  42cdb0:	str	x0, [sp, #40]
  42cdb4:	str	x1, [sp, #32]
  42cdb8:	strb	w2, [sp, #31]
  42cdbc:	ldr	x0, [sp, #40]
  42cdc0:	cmp	x0, #0x0
  42cdc4:	b.ne	42cdec <ferror@plt+0x28ddc>  // b.any
  42cdc8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cdcc:	add	x2, x0, #0x490
  42cdd0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cdd4:	add	x1, x0, #0x6d0
  42cdd8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cddc:	add	x0, x0, #0x4a0
  42cde0:	bl	41aa2c <ferror@plt+0x16a1c>
  42cde4:	mov	x0, #0x0                   	// #0
  42cde8:	b	42ceec <ferror@plt+0x28edc>
  42cdec:	mov	x1, #0x1                   	// #1
  42cdf0:	ldr	x0, [sp, #40]
  42cdf4:	bl	42bd60 <ferror@plt+0x27d50>
  42cdf8:	ldr	x0, [sp, #32]
  42cdfc:	cmp	x0, #0x0
  42ce00:	b.ge	42ce14 <ferror@plt+0x28e04>  // b.tcont
  42ce04:	ldr	x0, [sp, #40]
  42ce08:	ldr	x0, [x0, #8]
  42ce0c:	str	x0, [sp, #32]
  42ce10:	b	42ce4c <ferror@plt+0x28e3c>
  42ce14:	ldr	x0, [sp, #40]
  42ce18:	ldr	x1, [x0, #8]
  42ce1c:	ldr	x0, [sp, #32]
  42ce20:	cmp	x1, x0
  42ce24:	b.cs	42ce4c <ferror@plt+0x28e3c>  // b.hs, b.nlast
  42ce28:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ce2c:	add	x2, x0, #0x4d0
  42ce30:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ce34:	add	x1, x0, #0x6d0
  42ce38:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ce3c:	add	x0, x0, #0x4a0
  42ce40:	bl	41aa2c <ferror@plt+0x16a1c>
  42ce44:	ldr	x0, [sp, #40]
  42ce48:	b	42ceec <ferror@plt+0x28edc>
  42ce4c:	ldr	x0, [sp, #40]
  42ce50:	ldr	x1, [x0, #8]
  42ce54:	ldr	x0, [sp, #32]
  42ce58:	cmp	x1, x0
  42ce5c:	b.ls	42cea4 <ferror@plt+0x28e94>  // b.plast
  42ce60:	ldr	x0, [sp, #40]
  42ce64:	ldr	x1, [x0]
  42ce68:	ldr	x0, [sp, #32]
  42ce6c:	add	x0, x0, #0x1
  42ce70:	add	x3, x1, x0
  42ce74:	ldr	x0, [sp, #40]
  42ce78:	ldr	x1, [x0]
  42ce7c:	ldr	x0, [sp, #32]
  42ce80:	add	x4, x1, x0
  42ce84:	ldr	x0, [sp, #40]
  42ce88:	ldr	x1, [x0, #8]
  42ce8c:	ldr	x0, [sp, #32]
  42ce90:	sub	x0, x1, x0
  42ce94:	mov	x2, x0
  42ce98:	mov	x1, x4
  42ce9c:	mov	x0, x3
  42cea0:	bl	4034e0 <memmove@plt>
  42cea4:	ldr	x0, [sp, #40]
  42cea8:	ldr	x1, [x0]
  42ceac:	ldr	x0, [sp, #32]
  42ceb0:	add	x0, x1, x0
  42ceb4:	ldrb	w1, [sp, #31]
  42ceb8:	strb	w1, [x0]
  42cebc:	ldr	x0, [sp, #40]
  42cec0:	ldr	x0, [x0, #8]
  42cec4:	add	x1, x0, #0x1
  42cec8:	ldr	x0, [sp, #40]
  42cecc:	str	x1, [x0, #8]
  42ced0:	ldr	x0, [sp, #40]
  42ced4:	ldr	x1, [x0]
  42ced8:	ldr	x0, [sp, #40]
  42cedc:	ldr	x0, [x0, #8]
  42cee0:	add	x0, x1, x0
  42cee4:	strb	wzr, [x0]
  42cee8:	ldr	x0, [sp, #40]
  42ceec:	ldp	x29, x30, [sp], #48
  42cef0:	ret
  42cef4:	stp	x29, x30, [sp, #-80]!
  42cef8:	mov	x29, sp
  42cefc:	str	x0, [sp, #40]
  42cf00:	str	x1, [sp, #32]
  42cf04:	str	w2, [sp, #28]
  42cf08:	ldr	x0, [sp, #40]
  42cf0c:	cmp	x0, #0x0
  42cf10:	b.ne	42cf38 <ferror@plt+0x28f28>  // b.any
  42cf14:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cf18:	add	x2, x0, #0x490
  42cf1c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cf20:	add	x1, x0, #0x6e8
  42cf24:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42cf28:	add	x0, x0, #0x4a0
  42cf2c:	bl	41aa2c <ferror@plt+0x16a1c>
  42cf30:	mov	x0, #0x0                   	// #0
  42cf34:	b	42d174 <ferror@plt+0x29164>
  42cf38:	ldr	w0, [sp, #28]
  42cf3c:	cmp	w0, #0x7f
  42cf40:	b.hi	42cf54 <ferror@plt+0x28f44>  // b.pmore
  42cf44:	str	wzr, [sp, #72]
  42cf48:	mov	w0, #0x1                   	// #1
  42cf4c:	str	w0, [sp, #76]
  42cf50:	b	42cff0 <ferror@plt+0x28fe0>
  42cf54:	ldr	w0, [sp, #28]
  42cf58:	cmp	w0, #0x7ff
  42cf5c:	b.hi	42cf74 <ferror@plt+0x28f64>  // b.pmore
  42cf60:	mov	w0, #0xc0                  	// #192
  42cf64:	str	w0, [sp, #72]
  42cf68:	mov	w0, #0x2                   	// #2
  42cf6c:	str	w0, [sp, #76]
  42cf70:	b	42cff0 <ferror@plt+0x28fe0>
  42cf74:	ldr	w1, [sp, #28]
  42cf78:	mov	w0, #0xffff                	// #65535
  42cf7c:	cmp	w1, w0
  42cf80:	b.hi	42cf98 <ferror@plt+0x28f88>  // b.pmore
  42cf84:	mov	w0, #0xe0                  	// #224
  42cf88:	str	w0, [sp, #72]
  42cf8c:	mov	w0, #0x3                   	// #3
  42cf90:	str	w0, [sp, #76]
  42cf94:	b	42cff0 <ferror@plt+0x28fe0>
  42cf98:	ldr	w1, [sp, #28]
  42cf9c:	mov	w0, #0x1fffff              	// #2097151
  42cfa0:	cmp	w1, w0
  42cfa4:	b.hi	42cfbc <ferror@plt+0x28fac>  // b.pmore
  42cfa8:	mov	w0, #0xf0                  	// #240
  42cfac:	str	w0, [sp, #72]
  42cfb0:	mov	w0, #0x4                   	// #4
  42cfb4:	str	w0, [sp, #76]
  42cfb8:	b	42cff0 <ferror@plt+0x28fe0>
  42cfbc:	ldr	w1, [sp, #28]
  42cfc0:	mov	w0, #0x3ffffff             	// #67108863
  42cfc4:	cmp	w1, w0
  42cfc8:	b.hi	42cfe0 <ferror@plt+0x28fd0>  // b.pmore
  42cfcc:	mov	w0, #0xf8                  	// #248
  42cfd0:	str	w0, [sp, #72]
  42cfd4:	mov	w0, #0x5                   	// #5
  42cfd8:	str	w0, [sp, #76]
  42cfdc:	b	42cff0 <ferror@plt+0x28fe0>
  42cfe0:	mov	w0, #0xfc                  	// #252
  42cfe4:	str	w0, [sp, #72]
  42cfe8:	mov	w0, #0x6                   	// #6
  42cfec:	str	w0, [sp, #76]
  42cff0:	ldrsw	x0, [sp, #76]
  42cff4:	mov	x1, x0
  42cff8:	ldr	x0, [sp, #40]
  42cffc:	bl	42bd60 <ferror@plt+0x27d50>
  42d000:	ldr	x0, [sp, #32]
  42d004:	cmp	x0, #0x0
  42d008:	b.ge	42d01c <ferror@plt+0x2900c>  // b.tcont
  42d00c:	ldr	x0, [sp, #40]
  42d010:	ldr	x0, [x0, #8]
  42d014:	str	x0, [sp, #32]
  42d018:	b	42d054 <ferror@plt+0x29044>
  42d01c:	ldr	x0, [sp, #40]
  42d020:	ldr	x1, [x0, #8]
  42d024:	ldr	x0, [sp, #32]
  42d028:	cmp	x1, x0
  42d02c:	b.cs	42d054 <ferror@plt+0x29044>  // b.hs, b.nlast
  42d030:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d034:	add	x2, x0, #0x4d0
  42d038:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d03c:	add	x1, x0, #0x6e8
  42d040:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d044:	add	x0, x0, #0x4a0
  42d048:	bl	41aa2c <ferror@plt+0x16a1c>
  42d04c:	ldr	x0, [sp, #40]
  42d050:	b	42d174 <ferror@plt+0x29164>
  42d054:	ldr	x0, [sp, #40]
  42d058:	ldr	x1, [x0, #8]
  42d05c:	ldr	x0, [sp, #32]
  42d060:	cmp	x1, x0
  42d064:	b.ls	42d0b0 <ferror@plt+0x290a0>  // b.plast
  42d068:	ldr	x0, [sp, #40]
  42d06c:	ldr	x1, [x0]
  42d070:	ldrsw	x2, [sp, #76]
  42d074:	ldr	x0, [sp, #32]
  42d078:	add	x0, x2, x0
  42d07c:	add	x3, x1, x0
  42d080:	ldr	x0, [sp, #40]
  42d084:	ldr	x1, [x0]
  42d088:	ldr	x0, [sp, #32]
  42d08c:	add	x4, x1, x0
  42d090:	ldr	x0, [sp, #40]
  42d094:	ldr	x1, [x0, #8]
  42d098:	ldr	x0, [sp, #32]
  42d09c:	sub	x0, x1, x0
  42d0a0:	mov	x2, x0
  42d0a4:	mov	x1, x4
  42d0a8:	mov	x0, x3
  42d0ac:	bl	4034e0 <memmove@plt>
  42d0b0:	ldr	x0, [sp, #40]
  42d0b4:	ldr	x1, [x0]
  42d0b8:	ldr	x0, [sp, #32]
  42d0bc:	add	x0, x1, x0
  42d0c0:	str	x0, [sp, #56]
  42d0c4:	ldr	w0, [sp, #76]
  42d0c8:	sub	w0, w0, #0x1
  42d0cc:	str	w0, [sp, #68]
  42d0d0:	b	42d114 <ferror@plt+0x29104>
  42d0d4:	ldr	w0, [sp, #28]
  42d0d8:	and	w0, w0, #0xff
  42d0dc:	and	w0, w0, #0x3f
  42d0e0:	and	w1, w0, #0xff
  42d0e4:	ldrsw	x0, [sp, #68]
  42d0e8:	ldr	x2, [sp, #56]
  42d0ec:	add	x0, x2, x0
  42d0f0:	orr	w1, w1, #0xffffff80
  42d0f4:	and	w1, w1, #0xff
  42d0f8:	strb	w1, [x0]
  42d0fc:	ldr	w0, [sp, #28]
  42d100:	lsr	w0, w0, #6
  42d104:	str	w0, [sp, #28]
  42d108:	ldr	w0, [sp, #68]
  42d10c:	sub	w0, w0, #0x1
  42d110:	str	w0, [sp, #68]
  42d114:	ldr	w0, [sp, #68]
  42d118:	cmp	w0, #0x0
  42d11c:	b.gt	42d0d4 <ferror@plt+0x290c4>
  42d120:	ldr	w0, [sp, #28]
  42d124:	and	w1, w0, #0xff
  42d128:	ldr	w0, [sp, #72]
  42d12c:	and	w0, w0, #0xff
  42d130:	orr	w0, w1, w0
  42d134:	and	w1, w0, #0xff
  42d138:	ldr	x0, [sp, #56]
  42d13c:	strb	w1, [x0]
  42d140:	ldr	x0, [sp, #40]
  42d144:	ldr	x1, [x0, #8]
  42d148:	ldrsw	x0, [sp, #76]
  42d14c:	add	x1, x1, x0
  42d150:	ldr	x0, [sp, #40]
  42d154:	str	x1, [x0, #8]
  42d158:	ldr	x0, [sp, #40]
  42d15c:	ldr	x1, [x0]
  42d160:	ldr	x0, [sp, #40]
  42d164:	ldr	x0, [x0, #8]
  42d168:	add	x0, x1, x0
  42d16c:	strb	wzr, [x0]
  42d170:	ldr	x0, [sp, #40]
  42d174:	ldp	x29, x30, [sp], #80
  42d178:	ret
  42d17c:	stp	x29, x30, [sp, #-48]!
  42d180:	mov	x29, sp
  42d184:	str	x0, [sp, #40]
  42d188:	str	x1, [sp, #32]
  42d18c:	str	x2, [sp, #24]
  42d190:	ldr	x0, [sp, #24]
  42d194:	cmp	x0, #0x0
  42d198:	b.ne	42d1c0 <ferror@plt+0x291b0>  // b.any
  42d19c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d1a0:	add	x2, x0, #0x500
  42d1a4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d1a8:	add	x1, x0, #0x700
  42d1ac:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d1b0:	add	x0, x0, #0x4a0
  42d1b4:	bl	41aa2c <ferror@plt+0x16a1c>
  42d1b8:	ldr	x0, [sp, #40]
  42d1bc:	b	42d1dc <ferror@plt+0x291cc>
  42d1c0:	ldr	x0, [sp, #24]
  42d1c4:	bl	403530 <strlen@plt>
  42d1c8:	mov	x3, x0
  42d1cc:	ldr	x2, [sp, #24]
  42d1d0:	ldr	x1, [sp, #32]
  42d1d4:	ldr	x0, [sp, #40]
  42d1d8:	bl	42d1e4 <ferror@plt+0x291d4>
  42d1dc:	ldp	x29, x30, [sp], #48
  42d1e0:	ret
  42d1e4:	stp	x29, x30, [sp, #-64]!
  42d1e8:	mov	x29, sp
  42d1ec:	str	x0, [sp, #40]
  42d1f0:	str	x1, [sp, #32]
  42d1f4:	str	x2, [sp, #24]
  42d1f8:	str	x3, [sp, #16]
  42d1fc:	ldr	x0, [sp, #40]
  42d200:	cmp	x0, #0x0
  42d204:	b.ne	42d22c <ferror@plt+0x2921c>  // b.any
  42d208:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d20c:	add	x2, x0, #0x490
  42d210:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d214:	add	x1, x0, #0x718
  42d218:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d21c:	add	x0, x0, #0x4a0
  42d220:	bl	41aa2c <ferror@plt+0x16a1c>
  42d224:	mov	x0, #0x0                   	// #0
  42d228:	b	42d358 <ferror@plt+0x29348>
  42d22c:	ldr	x0, [sp, #16]
  42d230:	cmp	x0, #0x0
  42d234:	b.ne	42d240 <ferror@plt+0x29230>  // b.any
  42d238:	ldr	x0, [sp, #40]
  42d23c:	b	42d358 <ferror@plt+0x29348>
  42d240:	ldr	x0, [sp, #24]
  42d244:	cmp	x0, #0x0
  42d248:	b.ne	42d270 <ferror@plt+0x29260>  // b.any
  42d24c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d250:	add	x2, x0, #0x500
  42d254:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d258:	add	x1, x0, #0x718
  42d25c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d260:	add	x0, x0, #0x4a0
  42d264:	bl	41aa2c <ferror@plt+0x16a1c>
  42d268:	ldr	x0, [sp, #40]
  42d26c:	b	42d358 <ferror@plt+0x29348>
  42d270:	ldr	x0, [sp, #40]
  42d274:	ldr	x0, [x0, #8]
  42d278:	ldr	x1, [sp, #32]
  42d27c:	cmp	x1, x0
  42d280:	b.ls	42d2a8 <ferror@plt+0x29298>  // b.plast
  42d284:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d288:	add	x2, x0, #0x4d0
  42d28c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d290:	add	x1, x0, #0x718
  42d294:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d298:	add	x0, x0, #0x4a0
  42d29c:	bl	41aa2c <ferror@plt+0x16a1c>
  42d2a0:	ldr	x0, [sp, #40]
  42d2a4:	b	42d358 <ferror@plt+0x29348>
  42d2a8:	ldr	x0, [sp, #16]
  42d2ac:	cmp	x0, #0x0
  42d2b0:	b.ge	42d2c0 <ferror@plt+0x292b0>  // b.tcont
  42d2b4:	ldr	x0, [sp, #24]
  42d2b8:	bl	403530 <strlen@plt>
  42d2bc:	str	x0, [sp, #16]
  42d2c0:	ldr	x0, [sp, #16]
  42d2c4:	ldr	x1, [sp, #32]
  42d2c8:	add	x0, x1, x0
  42d2cc:	str	x0, [sp, #56]
  42d2d0:	ldr	x0, [sp, #40]
  42d2d4:	ldr	x0, [x0, #8]
  42d2d8:	ldr	x1, [sp, #56]
  42d2dc:	cmp	x1, x0
  42d2e0:	b.ls	42d300 <ferror@plt+0x292f0>  // b.plast
  42d2e4:	ldr	x0, [sp, #40]
  42d2e8:	ldr	x0, [x0, #8]
  42d2ec:	ldr	x1, [sp, #56]
  42d2f0:	sub	x0, x1, x0
  42d2f4:	mov	x1, x0
  42d2f8:	ldr	x0, [sp, #40]
  42d2fc:	bl	42bd60 <ferror@plt+0x27d50>
  42d300:	ldr	x0, [sp, #40]
  42d304:	ldr	x1, [x0]
  42d308:	ldr	x0, [sp, #32]
  42d30c:	add	x0, x1, x0
  42d310:	ldr	x1, [sp, #16]
  42d314:	mov	x2, x1
  42d318:	ldr	x1, [sp, #24]
  42d31c:	bl	4034c0 <memcpy@plt>
  42d320:	ldr	x0, [sp, #40]
  42d324:	ldr	x0, [x0, #8]
  42d328:	ldr	x1, [sp, #56]
  42d32c:	cmp	x1, x0
  42d330:	b.ls	42d354 <ferror@plt+0x29344>  // b.plast
  42d334:	ldr	x0, [sp, #40]
  42d338:	ldr	x1, [x0]
  42d33c:	ldr	x0, [sp, #56]
  42d340:	add	x0, x1, x0
  42d344:	strb	wzr, [x0]
  42d348:	ldr	x0, [sp, #40]
  42d34c:	ldr	x1, [sp, #56]
  42d350:	str	x1, [x0, #8]
  42d354:	ldr	x0, [sp, #40]
  42d358:	ldp	x29, x30, [sp], #64
  42d35c:	ret
  42d360:	stp	x29, x30, [sp, #-48]!
  42d364:	mov	x29, sp
  42d368:	str	x0, [sp, #40]
  42d36c:	str	x1, [sp, #32]
  42d370:	str	x2, [sp, #24]
  42d374:	ldr	x0, [sp, #40]
  42d378:	cmp	x0, #0x0
  42d37c:	b.ne	42d3a4 <ferror@plt+0x29394>  // b.any
  42d380:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d384:	add	x2, x0, #0x490
  42d388:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d38c:	add	x1, x0, #0x730
  42d390:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d394:	add	x0, x0, #0x4a0
  42d398:	bl	41aa2c <ferror@plt+0x16a1c>
  42d39c:	mov	x0, #0x0                   	// #0
  42d3a0:	b	42d518 <ferror@plt+0x29508>
  42d3a4:	ldr	x0, [sp, #32]
  42d3a8:	cmp	x0, #0x0
  42d3ac:	b.ge	42d3d4 <ferror@plt+0x293c4>  // b.tcont
  42d3b0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d3b4:	add	x2, x0, #0x510
  42d3b8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d3bc:	add	x1, x0, #0x730
  42d3c0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d3c4:	add	x0, x0, #0x4a0
  42d3c8:	bl	41aa2c <ferror@plt+0x16a1c>
  42d3cc:	ldr	x0, [sp, #40]
  42d3d0:	b	42d518 <ferror@plt+0x29508>
  42d3d4:	ldr	x0, [sp, #40]
  42d3d8:	ldr	x1, [x0, #8]
  42d3dc:	ldr	x0, [sp, #32]
  42d3e0:	cmp	x1, x0
  42d3e4:	b.cs	42d40c <ferror@plt+0x293fc>  // b.hs, b.nlast
  42d3e8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d3ec:	add	x2, x0, #0x4d0
  42d3f0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d3f4:	add	x1, x0, #0x730
  42d3f8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d3fc:	add	x0, x0, #0x4a0
  42d400:	bl	41aa2c <ferror@plt+0x16a1c>
  42d404:	ldr	x0, [sp, #40]
  42d408:	b	42d518 <ferror@plt+0x29508>
  42d40c:	ldr	x0, [sp, #24]
  42d410:	cmp	x0, #0x0
  42d414:	b.ge	42d430 <ferror@plt+0x29420>  // b.tcont
  42d418:	ldr	x0, [sp, #40]
  42d41c:	ldr	x1, [x0, #8]
  42d420:	ldr	x0, [sp, #32]
  42d424:	sub	x0, x1, x0
  42d428:	str	x0, [sp, #24]
  42d42c:	b	42d4e4 <ferror@plt+0x294d4>
  42d430:	ldr	x1, [sp, #32]
  42d434:	ldr	x0, [sp, #24]
  42d438:	add	x0, x1, x0
  42d43c:	mov	x1, x0
  42d440:	ldr	x0, [sp, #40]
  42d444:	ldr	x0, [x0, #8]
  42d448:	cmp	x1, x0
  42d44c:	b.ls	42d474 <ferror@plt+0x29464>  // b.plast
  42d450:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d454:	add	x2, x0, #0x520
  42d458:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d45c:	add	x1, x0, #0x730
  42d460:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d464:	add	x0, x0, #0x4a0
  42d468:	bl	41aa2c <ferror@plt+0x16a1c>
  42d46c:	ldr	x0, [sp, #40]
  42d470:	b	42d518 <ferror@plt+0x29508>
  42d474:	ldr	x1, [sp, #32]
  42d478:	ldr	x0, [sp, #24]
  42d47c:	add	x0, x1, x0
  42d480:	mov	x1, x0
  42d484:	ldr	x0, [sp, #40]
  42d488:	ldr	x0, [x0, #8]
  42d48c:	cmp	x1, x0
  42d490:	b.cs	42d4e4 <ferror@plt+0x294d4>  // b.hs, b.nlast
  42d494:	ldr	x0, [sp, #40]
  42d498:	ldr	x1, [x0]
  42d49c:	ldr	x0, [sp, #32]
  42d4a0:	add	x3, x1, x0
  42d4a4:	ldr	x0, [sp, #40]
  42d4a8:	ldr	x1, [x0]
  42d4ac:	ldr	x2, [sp, #32]
  42d4b0:	ldr	x0, [sp, #24]
  42d4b4:	add	x0, x2, x0
  42d4b8:	add	x4, x1, x0
  42d4bc:	ldr	x0, [sp, #40]
  42d4c0:	ldr	x0, [x0, #8]
  42d4c4:	ldr	x2, [sp, #32]
  42d4c8:	ldr	x1, [sp, #24]
  42d4cc:	add	x1, x2, x1
  42d4d0:	sub	x0, x0, x1
  42d4d4:	mov	x2, x0
  42d4d8:	mov	x1, x4
  42d4dc:	mov	x0, x3
  42d4e0:	bl	4034e0 <memmove@plt>
  42d4e4:	ldr	x0, [sp, #40]
  42d4e8:	ldr	x1, [x0, #8]
  42d4ec:	ldr	x0, [sp, #24]
  42d4f0:	sub	x1, x1, x0
  42d4f4:	ldr	x0, [sp, #40]
  42d4f8:	str	x1, [x0, #8]
  42d4fc:	ldr	x0, [sp, #40]
  42d500:	ldr	x1, [x0]
  42d504:	ldr	x0, [sp, #40]
  42d508:	ldr	x0, [x0, #8]
  42d50c:	add	x0, x1, x0
  42d510:	strb	wzr, [x0]
  42d514:	ldr	x0, [sp, #40]
  42d518:	ldp	x29, x30, [sp], #48
  42d51c:	ret
  42d520:	stp	x29, x30, [sp, #-48]!
  42d524:	mov	x29, sp
  42d528:	str	x0, [sp, #24]
  42d52c:	ldr	x0, [sp, #24]
  42d530:	cmp	x0, #0x0
  42d534:	b.ne	42d55c <ferror@plt+0x2954c>  // b.any
  42d538:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d53c:	add	x2, x0, #0x490
  42d540:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d544:	add	x1, x0, #0x740
  42d548:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d54c:	add	x0, x0, #0x4a0
  42d550:	bl	41aa2c <ferror@plt+0x16a1c>
  42d554:	mov	x0, #0x0                   	// #0
  42d558:	b	42d5b8 <ferror@plt+0x295a8>
  42d55c:	ldr	x0, [sp, #24]
  42d560:	ldr	x0, [x0, #8]
  42d564:	str	w0, [sp, #36]
  42d568:	ldr	x0, [sp, #24]
  42d56c:	ldr	x0, [x0]
  42d570:	str	x0, [sp, #40]
  42d574:	b	42d5a8 <ferror@plt+0x29598>
  42d578:	ldr	x0, [sp, #40]
  42d57c:	ldrb	w0, [x0]
  42d580:	bl	429c44 <ferror@plt+0x25c34>
  42d584:	and	w1, w0, #0xff
  42d588:	ldr	x0, [sp, #40]
  42d58c:	strb	w1, [x0]
  42d590:	ldr	x0, [sp, #40]
  42d594:	add	x0, x0, #0x1
  42d598:	str	x0, [sp, #40]
  42d59c:	ldr	w0, [sp, #36]
  42d5a0:	sub	w0, w0, #0x1
  42d5a4:	str	w0, [sp, #36]
  42d5a8:	ldr	w0, [sp, #36]
  42d5ac:	cmp	w0, #0x0
  42d5b0:	b.ne	42d578 <ferror@plt+0x29568>  // b.any
  42d5b4:	ldr	x0, [sp, #24]
  42d5b8:	ldp	x29, x30, [sp], #48
  42d5bc:	ret
  42d5c0:	stp	x29, x30, [sp, #-48]!
  42d5c4:	mov	x29, sp
  42d5c8:	str	x0, [sp, #24]
  42d5cc:	ldr	x0, [sp, #24]
  42d5d0:	cmp	x0, #0x0
  42d5d4:	b.ne	42d5fc <ferror@plt+0x295ec>  // b.any
  42d5d8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d5dc:	add	x2, x0, #0x490
  42d5e0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d5e4:	add	x1, x0, #0x758
  42d5e8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d5ec:	add	x0, x0, #0x4a0
  42d5f0:	bl	41aa2c <ferror@plt+0x16a1c>
  42d5f4:	mov	x0, #0x0                   	// #0
  42d5f8:	b	42d658 <ferror@plt+0x29648>
  42d5fc:	ldr	x0, [sp, #24]
  42d600:	ldr	x0, [x0, #8]
  42d604:	str	w0, [sp, #36]
  42d608:	ldr	x0, [sp, #24]
  42d60c:	ldr	x0, [x0]
  42d610:	str	x0, [sp, #40]
  42d614:	b	42d648 <ferror@plt+0x29638>
  42d618:	ldr	x0, [sp, #40]
  42d61c:	ldrb	w0, [x0]
  42d620:	bl	429c8c <ferror@plt+0x25c7c>
  42d624:	and	w1, w0, #0xff
  42d628:	ldr	x0, [sp, #40]
  42d62c:	strb	w1, [x0]
  42d630:	ldr	x0, [sp, #40]
  42d634:	add	x0, x0, #0x1
  42d638:	str	x0, [sp, #40]
  42d63c:	ldr	w0, [sp, #36]
  42d640:	sub	w0, w0, #0x1
  42d644:	str	w0, [sp, #36]
  42d648:	ldr	w0, [sp, #36]
  42d64c:	cmp	w0, #0x0
  42d650:	b.ne	42d618 <ferror@plt+0x29608>  // b.any
  42d654:	ldr	x0, [sp, #24]
  42d658:	ldp	x29, x30, [sp], #48
  42d65c:	ret
  42d660:	stp	x29, x30, [sp, #-48]!
  42d664:	mov	x29, sp
  42d668:	str	x0, [sp, #24]
  42d66c:	ldr	x0, [sp, #24]
  42d670:	cmp	x0, #0x0
  42d674:	b.ne	42d69c <ferror@plt+0x2968c>  // b.any
  42d678:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d67c:	add	x2, x0, #0x490
  42d680:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d684:	add	x1, x0, #0x770
  42d688:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d68c:	add	x0, x0, #0x4a0
  42d690:	bl	41aa2c <ferror@plt+0x16a1c>
  42d694:	mov	x0, #0x0                   	// #0
  42d698:	b	42d724 <ferror@plt+0x29714>
  42d69c:	ldr	x0, [sp, #24]
  42d6a0:	ldr	x0, [x0, #8]
  42d6a4:	str	x0, [sp, #32]
  42d6a8:	ldr	x0, [sp, #24]
  42d6ac:	ldr	x0, [x0]
  42d6b0:	str	x0, [sp, #40]
  42d6b4:	b	42d714 <ferror@plt+0x29704>
  42d6b8:	bl	403b60 <__ctype_b_loc@plt>
  42d6bc:	ldr	x1, [x0]
  42d6c0:	ldr	x0, [sp, #40]
  42d6c4:	ldrb	w0, [x0]
  42d6c8:	and	x0, x0, #0xff
  42d6cc:	lsl	x0, x0, #1
  42d6d0:	add	x0, x1, x0
  42d6d4:	ldrh	w0, [x0]
  42d6d8:	and	w0, w0, #0x100
  42d6dc:	cmp	w0, #0x0
  42d6e0:	b.eq	42d6fc <ferror@plt+0x296ec>  // b.none
  42d6e4:	ldr	x0, [sp, #40]
  42d6e8:	ldrb	w0, [x0]
  42d6ec:	bl	403f00 <tolower@plt>
  42d6f0:	and	w1, w0, #0xff
  42d6f4:	ldr	x0, [sp, #40]
  42d6f8:	strb	w1, [x0]
  42d6fc:	ldr	x0, [sp, #40]
  42d700:	add	x0, x0, #0x1
  42d704:	str	x0, [sp, #40]
  42d708:	ldr	x0, [sp, #32]
  42d70c:	sub	x0, x0, #0x1
  42d710:	str	x0, [sp, #32]
  42d714:	ldr	x0, [sp, #32]
  42d718:	cmp	x0, #0x0
  42d71c:	b.ne	42d6b8 <ferror@plt+0x296a8>  // b.any
  42d720:	ldr	x0, [sp, #24]
  42d724:	ldp	x29, x30, [sp], #48
  42d728:	ret
  42d72c:	stp	x29, x30, [sp, #-48]!
  42d730:	mov	x29, sp
  42d734:	str	x0, [sp, #24]
  42d738:	ldr	x0, [sp, #24]
  42d73c:	cmp	x0, #0x0
  42d740:	b.ne	42d768 <ferror@plt+0x29758>  // b.any
  42d744:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d748:	add	x2, x0, #0x490
  42d74c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d750:	add	x1, x0, #0x780
  42d754:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d758:	add	x0, x0, #0x4a0
  42d75c:	bl	41aa2c <ferror@plt+0x16a1c>
  42d760:	mov	x0, #0x0                   	// #0
  42d764:	b	42d7f0 <ferror@plt+0x297e0>
  42d768:	ldr	x0, [sp, #24]
  42d76c:	ldr	x0, [x0, #8]
  42d770:	str	x0, [sp, #32]
  42d774:	ldr	x0, [sp, #24]
  42d778:	ldr	x0, [x0]
  42d77c:	str	x0, [sp, #40]
  42d780:	b	42d7e0 <ferror@plt+0x297d0>
  42d784:	bl	403b60 <__ctype_b_loc@plt>
  42d788:	ldr	x1, [x0]
  42d78c:	ldr	x0, [sp, #40]
  42d790:	ldrb	w0, [x0]
  42d794:	and	x0, x0, #0xff
  42d798:	lsl	x0, x0, #1
  42d79c:	add	x0, x1, x0
  42d7a0:	ldrh	w0, [x0]
  42d7a4:	and	w0, w0, #0x200
  42d7a8:	cmp	w0, #0x0
  42d7ac:	b.eq	42d7c8 <ferror@plt+0x297b8>  // b.none
  42d7b0:	ldr	x0, [sp, #40]
  42d7b4:	ldrb	w0, [x0]
  42d7b8:	bl	4037f0 <toupper@plt>
  42d7bc:	and	w1, w0, #0xff
  42d7c0:	ldr	x0, [sp, #40]
  42d7c4:	strb	w1, [x0]
  42d7c8:	ldr	x0, [sp, #40]
  42d7cc:	add	x0, x0, #0x1
  42d7d0:	str	x0, [sp, #40]
  42d7d4:	ldr	x0, [sp, #32]
  42d7d8:	sub	x0, x0, #0x1
  42d7dc:	str	x0, [sp, #32]
  42d7e0:	ldr	x0, [sp, #32]
  42d7e4:	cmp	x0, #0x0
  42d7e8:	b.ne	42d784 <ferror@plt+0x29774>  // b.any
  42d7ec:	ldr	x0, [sp, #24]
  42d7f0:	ldp	x29, x30, [sp], #48
  42d7f4:	ret
  42d7f8:	stp	x29, x30, [sp, #-96]!
  42d7fc:	mov	x29, sp
  42d800:	str	x19, [sp, #16]
  42d804:	str	x0, [sp, #72]
  42d808:	str	x1, [sp, #64]
  42d80c:	mov	x19, x2
  42d810:	ldr	x0, [sp, #72]
  42d814:	cmp	x0, #0x0
  42d818:	b.ne	42d83c <ferror@plt+0x2982c>  // b.any
  42d81c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d820:	add	x2, x0, #0x490
  42d824:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d828:	add	x1, x0, #0x790
  42d82c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d830:	add	x0, x0, #0x4a0
  42d834:	bl	41aa2c <ferror@plt+0x16a1c>
  42d838:	b	42d904 <ferror@plt+0x298f4>
  42d83c:	ldr	x0, [sp, #64]
  42d840:	cmp	x0, #0x0
  42d844:	b.ne	42d868 <ferror@plt+0x29858>  // b.any
  42d848:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d84c:	add	x2, x0, #0x540
  42d850:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d854:	add	x1, x0, #0x790
  42d858:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42d85c:	add	x0, x0, #0x4a0
  42d860:	bl	41aa2c <ferror@plt+0x16a1c>
  42d864:	b	42d904 <ferror@plt+0x298f4>
  42d868:	add	x2, sp, #0x20
  42d86c:	mov	x3, x19
  42d870:	ldp	x0, x1, [x3]
  42d874:	stp	x0, x1, [x2]
  42d878:	ldp	x0, x1, [x3, #16]
  42d87c:	stp	x0, x1, [x2, #16]
  42d880:	add	x1, sp, #0x20
  42d884:	add	x0, sp, #0x50
  42d888:	mov	x2, x1
  42d88c:	ldr	x1, [sp, #64]
  42d890:	bl	440f20 <ferror@plt+0x3cf10>
  42d894:	str	w0, [sp, #92]
  42d898:	ldr	w0, [sp, #92]
  42d89c:	cmp	w0, #0x0
  42d8a0:	b.lt	42d904 <ferror@plt+0x298f4>  // b.tstop
  42d8a4:	ldrsw	x0, [sp, #92]
  42d8a8:	mov	x1, x0
  42d8ac:	ldr	x0, [sp, #72]
  42d8b0:	bl	42bd60 <ferror@plt+0x27d50>
  42d8b4:	ldr	x0, [sp, #72]
  42d8b8:	ldr	x1, [x0]
  42d8bc:	ldr	x0, [sp, #72]
  42d8c0:	ldr	x0, [x0, #8]
  42d8c4:	add	x3, x1, x0
  42d8c8:	ldr	x1, [sp, #80]
  42d8cc:	ldr	w0, [sp, #92]
  42d8d0:	add	w0, w0, #0x1
  42d8d4:	sxtw	x0, w0
  42d8d8:	mov	x2, x0
  42d8dc:	mov	x0, x3
  42d8e0:	bl	4034c0 <memcpy@plt>
  42d8e4:	ldr	x0, [sp, #72]
  42d8e8:	ldr	x1, [x0, #8]
  42d8ec:	ldrsw	x0, [sp, #92]
  42d8f0:	add	x1, x1, x0
  42d8f4:	ldr	x0, [sp, #72]
  42d8f8:	str	x1, [x0, #8]
  42d8fc:	ldr	x0, [sp, #80]
  42d900:	bl	4185e0 <ferror@plt+0x145d0>
  42d904:	ldr	x19, [sp, #16]
  42d908:	ldp	x29, x30, [sp], #96
  42d90c:	ret
  42d910:	stp	x29, x30, [sp, #-80]!
  42d914:	mov	x29, sp
  42d918:	str	x19, [sp, #16]
  42d91c:	str	x0, [sp, #72]
  42d920:	str	x1, [sp, #64]
  42d924:	mov	x19, x2
  42d928:	mov	x1, #0x0                   	// #0
  42d92c:	ldr	x0, [sp, #72]
  42d930:	bl	42c1f4 <ferror@plt+0x281e4>
  42d934:	add	x2, sp, #0x20
  42d938:	mov	x3, x19
  42d93c:	ldp	x0, x1, [x3]
  42d940:	stp	x0, x1, [x2]
  42d944:	ldp	x0, x1, [x3, #16]
  42d948:	stp	x0, x1, [x2, #16]
  42d94c:	add	x0, sp, #0x20
  42d950:	mov	x2, x0
  42d954:	ldr	x1, [sp, #64]
  42d958:	ldr	x0, [sp, #72]
  42d95c:	bl	42d7f8 <ferror@plt+0x297e8>
  42d960:	nop
  42d964:	ldr	x19, [sp, #16]
  42d968:	ldp	x29, x30, [sp], #80
  42d96c:	ret
  42d970:	stp	x29, x30, [sp, #-272]!
  42d974:	mov	x29, sp
  42d978:	str	x0, [sp, #56]
  42d97c:	str	x1, [sp, #48]
  42d980:	str	x2, [sp, #224]
  42d984:	str	x3, [sp, #232]
  42d988:	str	x4, [sp, #240]
  42d98c:	str	x5, [sp, #248]
  42d990:	str	x6, [sp, #256]
  42d994:	str	x7, [sp, #264]
  42d998:	str	q0, [sp, #96]
  42d99c:	str	q1, [sp, #112]
  42d9a0:	str	q2, [sp, #128]
  42d9a4:	str	q3, [sp, #144]
  42d9a8:	str	q4, [sp, #160]
  42d9ac:	str	q5, [sp, #176]
  42d9b0:	str	q6, [sp, #192]
  42d9b4:	str	q7, [sp, #208]
  42d9b8:	mov	x1, #0x0                   	// #0
  42d9bc:	ldr	x0, [sp, #56]
  42d9c0:	bl	42c1f4 <ferror@plt+0x281e4>
  42d9c4:	add	x0, sp, #0x110
  42d9c8:	str	x0, [sp, #64]
  42d9cc:	add	x0, sp, #0x110
  42d9d0:	str	x0, [sp, #72]
  42d9d4:	add	x0, sp, #0xe0
  42d9d8:	str	x0, [sp, #80]
  42d9dc:	mov	w0, #0xffffffd0            	// #-48
  42d9e0:	str	w0, [sp, #88]
  42d9e4:	mov	w0, #0xffffff80            	// #-128
  42d9e8:	str	w0, [sp, #92]
  42d9ec:	add	x2, sp, #0x10
  42d9f0:	add	x3, sp, #0x40
  42d9f4:	ldp	x0, x1, [x3]
  42d9f8:	stp	x0, x1, [x2]
  42d9fc:	ldp	x0, x1, [x3, #16]
  42da00:	stp	x0, x1, [x2, #16]
  42da04:	add	x0, sp, #0x10
  42da08:	mov	x2, x0
  42da0c:	ldr	x1, [sp, #48]
  42da10:	ldr	x0, [sp, #56]
  42da14:	bl	42d7f8 <ferror@plt+0x297e8>
  42da18:	nop
  42da1c:	ldp	x29, x30, [sp], #272
  42da20:	ret
  42da24:	stp	x29, x30, [sp, #-272]!
  42da28:	mov	x29, sp
  42da2c:	str	x0, [sp, #56]
  42da30:	str	x1, [sp, #48]
  42da34:	str	x2, [sp, #224]
  42da38:	str	x3, [sp, #232]
  42da3c:	str	x4, [sp, #240]
  42da40:	str	x5, [sp, #248]
  42da44:	str	x6, [sp, #256]
  42da48:	str	x7, [sp, #264]
  42da4c:	str	q0, [sp, #96]
  42da50:	str	q1, [sp, #112]
  42da54:	str	q2, [sp, #128]
  42da58:	str	q3, [sp, #144]
  42da5c:	str	q4, [sp, #160]
  42da60:	str	q5, [sp, #176]
  42da64:	str	q6, [sp, #192]
  42da68:	str	q7, [sp, #208]
  42da6c:	add	x0, sp, #0x110
  42da70:	str	x0, [sp, #64]
  42da74:	add	x0, sp, #0x110
  42da78:	str	x0, [sp, #72]
  42da7c:	add	x0, sp, #0xe0
  42da80:	str	x0, [sp, #80]
  42da84:	mov	w0, #0xffffffd0            	// #-48
  42da88:	str	w0, [sp, #88]
  42da8c:	mov	w0, #0xffffff80            	// #-128
  42da90:	str	w0, [sp, #92]
  42da94:	add	x2, sp, #0x10
  42da98:	add	x3, sp, #0x40
  42da9c:	ldp	x0, x1, [x3]
  42daa0:	stp	x0, x1, [x2]
  42daa4:	ldp	x0, x1, [x3, #16]
  42daa8:	stp	x0, x1, [x2, #16]
  42daac:	add	x0, sp, #0x10
  42dab0:	mov	x2, x0
  42dab4:	ldr	x1, [sp, #48]
  42dab8:	ldr	x0, [sp, #56]
  42dabc:	bl	42d7f8 <ferror@plt+0x297e8>
  42dac0:	nop
  42dac4:	ldp	x29, x30, [sp], #272
  42dac8:	ret
  42dacc:	sub	sp, sp, #0x10
  42dad0:	str	w0, [sp, #12]
  42dad4:	ldr	w0, [sp, #12]
  42dad8:	cmp	w0, #0xb
  42dadc:	b.eq	42dc64 <ferror@plt+0x29c54>  // b.none
  42dae0:	ldr	w0, [sp, #12]
  42dae4:	cmp	w0, #0xb
  42dae8:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42daec:	ldr	w0, [sp, #12]
  42daf0:	cmp	w0, #0xa
  42daf4:	b.eq	42dc58 <ferror@plt+0x29c48>  // b.none
  42daf8:	ldr	w0, [sp, #12]
  42dafc:	cmp	w0, #0xa
  42db00:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42db04:	ldr	w0, [sp, #12]
  42db08:	cmp	w0, #0x9
  42db0c:	b.eq	42dc4c <ferror@plt+0x29c3c>  // b.none
  42db10:	ldr	w0, [sp, #12]
  42db14:	cmp	w0, #0x9
  42db18:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42db1c:	ldr	w0, [sp, #12]
  42db20:	cmp	w0, #0x8
  42db24:	b.eq	42dc40 <ferror@plt+0x29c30>  // b.none
  42db28:	ldr	w0, [sp, #12]
  42db2c:	cmp	w0, #0x8
  42db30:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42db34:	ldr	w0, [sp, #12]
  42db38:	cmp	w0, #0x7
  42db3c:	b.eq	42dc34 <ferror@plt+0x29c24>  // b.none
  42db40:	ldr	w0, [sp, #12]
  42db44:	cmp	w0, #0x7
  42db48:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42db4c:	ldr	w0, [sp, #12]
  42db50:	cmp	w0, #0x6
  42db54:	b.eq	42dc28 <ferror@plt+0x29c18>  // b.none
  42db58:	ldr	w0, [sp, #12]
  42db5c:	cmp	w0, #0x6
  42db60:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42db64:	ldr	w0, [sp, #12]
  42db68:	cmp	w0, #0x5
  42db6c:	b.eq	42dc1c <ferror@plt+0x29c0c>  // b.none
  42db70:	ldr	w0, [sp, #12]
  42db74:	cmp	w0, #0x5
  42db78:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42db7c:	ldr	w0, [sp, #12]
  42db80:	cmp	w0, #0x4
  42db84:	b.eq	42dc10 <ferror@plt+0x29c00>  // b.none
  42db88:	ldr	w0, [sp, #12]
  42db8c:	cmp	w0, #0x4
  42db90:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42db94:	ldr	w0, [sp, #12]
  42db98:	cmp	w0, #0x3
  42db9c:	b.eq	42dc04 <ferror@plt+0x29bf4>  // b.none
  42dba0:	ldr	w0, [sp, #12]
  42dba4:	cmp	w0, #0x3
  42dba8:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42dbac:	ldr	w0, [sp, #12]
  42dbb0:	cmp	w0, #0x2
  42dbb4:	b.eq	42dbf8 <ferror@plt+0x29be8>  // b.none
  42dbb8:	ldr	w0, [sp, #12]
  42dbbc:	cmp	w0, #0x2
  42dbc0:	b.hi	42dc70 <ferror@plt+0x29c60>  // b.pmore
  42dbc4:	ldr	w0, [sp, #12]
  42dbc8:	cmp	w0, #0x0
  42dbcc:	b.eq	42dbe0 <ferror@plt+0x29bd0>  // b.none
  42dbd0:	ldr	w0, [sp, #12]
  42dbd4:	cmp	w0, #0x1
  42dbd8:	b.eq	42dbec <ferror@plt+0x29bdc>  // b.none
  42dbdc:	b	42dc70 <ferror@plt+0x29c60>
  42dbe0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dbe4:	add	x0, x0, #0x7c0
  42dbe8:	b	42dc78 <ferror@plt+0x29c68>
  42dbec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dbf0:	add	x0, x0, #0x7c8
  42dbf4:	b	42dc78 <ferror@plt+0x29c68>
  42dbf8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dbfc:	add	x0, x0, #0x7d0
  42dc00:	b	42dc78 <ferror@plt+0x29c68>
  42dc04:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc08:	add	x0, x0, #0x7d8
  42dc0c:	b	42dc78 <ferror@plt+0x29c68>
  42dc10:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc14:	add	x0, x0, #0x7e0
  42dc18:	b	42dc78 <ferror@plt+0x29c68>
  42dc1c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc20:	add	x0, x0, #0x7e8
  42dc24:	b	42dc78 <ferror@plt+0x29c68>
  42dc28:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc2c:	add	x0, x0, #0x7f0
  42dc30:	b	42dc78 <ferror@plt+0x29c68>
  42dc34:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc38:	add	x0, x0, #0x7f8
  42dc3c:	b	42dc78 <ferror@plt+0x29c68>
  42dc40:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc44:	add	x0, x0, #0x800
  42dc48:	b	42dc78 <ferror@plt+0x29c68>
  42dc4c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc50:	add	x0, x0, #0x808
  42dc54:	b	42dc78 <ferror@plt+0x29c68>
  42dc58:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc5c:	add	x0, x0, #0x810
  42dc60:	b	42dc78 <ferror@plt+0x29c68>
  42dc64:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc68:	add	x0, x0, #0x820
  42dc6c:	b	42dc78 <ferror@plt+0x29c68>
  42dc70:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dc74:	add	x0, x0, #0x830
  42dc78:	add	sp, sp, #0x10
  42dc7c:	ret
  42dc80:	stp	x29, x30, [sp, #-80]!
  42dc84:	mov	x29, sp
  42dc88:	str	x19, [sp, #16]
  42dc8c:	str	w0, [sp, #44]
  42dc90:	str	x1, [sp, #32]
  42dc94:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42dc98:	add	x0, x0, #0x7d0
  42dc9c:	ldr	w0, [x0]
  42dca0:	cmp	w0, #0x0
  42dca4:	b.lt	42dce4 <ferror@plt+0x29cd4>  // b.tstop
  42dca8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42dcac:	add	x0, x0, #0x7d0
  42dcb0:	ldr	w0, [x0]
  42dcb4:	ldr	w1, [sp, #44]
  42dcb8:	mov	x2, x1
  42dcbc:	ldr	x1, [sp, #32]
  42dcc0:	bl	403a80 <write@plt>
  42dcc4:	str	w0, [sp, #72]
  42dcc8:	ldr	w0, [sp, #72]
  42dccc:	cmp	w0, #0x0
  42dcd0:	b.ge	42dce4 <ferror@plt+0x29cd4>  // b.tcont
  42dcd4:	bl	403ef0 <__errno_location@plt>
  42dcd8:	ldr	w0, [x0]
  42dcdc:	cmp	w0, #0x4
  42dce0:	b.eq	42dca8 <ferror@plt+0x29c98>  // b.none
  42dce4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42dce8:	add	x0, x0, #0xec0
  42dcec:	ldr	w0, [x0]
  42dcf0:	cmp	w0, #0x0
  42dcf4:	b.eq	42df54 <ferror@plt+0x29f44>  // b.none
  42dcf8:	bl	433614 <ferror@plt+0x2f604>
  42dcfc:	str	x0, [sp, #64]
  42dd00:	ldr	x2, [sp, #32]
  42dd04:	ldr	w1, [sp, #44]
  42dd08:	ldr	x0, [sp, #64]
  42dd0c:	bl	4336c0 <ferror@plt+0x2f6b0>
  42dd10:	ldr	x0, [sp, #64]
  42dd14:	bl	433770 <ferror@plt+0x2f760>
  42dd18:	str	x0, [sp, #56]
  42dd1c:	ldr	x0, [sp, #56]
  42dd20:	cmp	x0, #0x0
  42dd24:	b.ne	42dd50 <ferror@plt+0x29d40>  // b.any
  42dd28:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dd2c:	add	x4, x0, #0x838
  42dd30:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42dd34:	add	x3, x0, #0x828
  42dd38:	mov	w2, #0x2a1                 	// #673
  42dd3c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dd40:	add	x1, x0, #0x848
  42dd44:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dd48:	add	x0, x0, #0x858
  42dd4c:	bl	41aa68 <ferror@plt+0x16a58>
  42dd50:	ldr	x0, [sp, #64]
  42dd54:	ldr	x0, [x0]
  42dd58:	ldr	x0, [x0, #8]
  42dd5c:	cmp	x0, #0x0
  42dd60:	b.eq	42dd8c <ferror@plt+0x29d7c>  // b.none
  42dd64:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dd68:	add	x4, x0, #0x860
  42dd6c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42dd70:	add	x3, x0, #0x828
  42dd74:	mov	w2, #0x2a2                 	// #674
  42dd78:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dd7c:	add	x1, x0, #0x848
  42dd80:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dd84:	add	x0, x0, #0x858
  42dd88:	bl	41aa68 <ferror@plt+0x16a58>
  42dd8c:	ldr	x0, [sp, #64]
  42dd90:	bl	43364c <ferror@plt+0x2f63c>
  42dd94:	ldr	x0, [sp, #56]
  42dd98:	ldr	w0, [x0]
  42dd9c:	bl	42dacc <ferror@plt+0x29abc>
  42dda0:	mov	x1, x0
  42dda4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dda8:	add	x0, x0, #0x878
  42ddac:	bl	41b614 <ferror@plt+0x17604>
  42ddb0:	str	wzr, [sp, #76]
  42ddb4:	b	42ddec <ferror@plt+0x29ddc>
  42ddb8:	ldr	x0, [sp, #56]
  42ddbc:	ldr	x1, [x0, #8]
  42ddc0:	ldr	w0, [sp, #76]
  42ddc4:	lsl	x0, x0, #3
  42ddc8:	add	x0, x1, x0
  42ddcc:	ldr	x0, [x0]
  42ddd0:	mov	x1, x0
  42ddd4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ddd8:	add	x0, x0, #0x888
  42dddc:	bl	41b614 <ferror@plt+0x17604>
  42dde0:	ldr	w0, [sp, #76]
  42dde4:	add	w0, w0, #0x1
  42dde8:	str	w0, [sp, #76]
  42ddec:	ldr	x0, [sp, #56]
  42ddf0:	ldr	w0, [x0, #4]
  42ddf4:	ldr	w1, [sp, #76]
  42ddf8:	cmp	w1, w0
  42ddfc:	b.cc	42ddb8 <ferror@plt+0x29da8>  // b.lo, b.ul, b.last
  42de00:	ldr	x0, [sp, #56]
  42de04:	ldr	w0, [x0, #16]
  42de08:	cmp	w0, #0x0
  42de0c:	b.eq	42df40 <ferror@plt+0x29f30>  // b.none
  42de10:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42de14:	add	x0, x0, #0x890
  42de18:	bl	41b614 <ferror@plt+0x17604>
  42de1c:	str	wzr, [sp, #76]
  42de20:	b	42df20 <ferror@plt+0x29f10>
  42de24:	ldr	x0, [sp, #56]
  42de28:	ldr	x1, [x0, #24]
  42de2c:	ldr	w0, [sp, #76]
  42de30:	lsl	x0, x0, #4
  42de34:	add	x0, x1, x0
  42de38:	ldr	q0, [x0]
  42de3c:	bl	451bac <ferror@plt+0x4db9c>
  42de40:	bl	452184 <ferror@plt+0x4e174>
  42de44:	mov	v2.16b, v0.16b
  42de48:	ldr	x0, [sp, #56]
  42de4c:	ldr	x1, [x0, #24]
  42de50:	ldr	w0, [sp, #76]
  42de54:	lsl	x0, x0, #4
  42de58:	add	x0, x1, x0
  42de5c:	ldr	q0, [x0]
  42de60:	mov	v1.16b, v0.16b
  42de64:	mov	v0.16b, v2.16b
  42de68:	bl	451674 <ferror@plt+0x4d664>
  42de6c:	cmp	w0, #0x0
  42de70:	b.ne	42dec8 <ferror@plt+0x29eb8>  // b.any
  42de74:	ldr	w0, [sp, #76]
  42de78:	cmp	w0, #0x0
  42de7c:	b.eq	42de8c <ferror@plt+0x29e7c>  // b.none
  42de80:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42de84:	add	x19, x0, #0x898
  42de88:	b	42de94 <ferror@plt+0x29e84>
  42de8c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42de90:	add	x19, x0, #0x7b0
  42de94:	ldr	x0, [sp, #56]
  42de98:	ldr	x1, [x0, #24]
  42de9c:	ldr	w0, [sp, #76]
  42dea0:	lsl	x0, x0, #4
  42dea4:	add	x0, x1, x0
  42dea8:	ldr	q0, [x0]
  42deac:	bl	451bac <ferror@plt+0x4db9c>
  42deb0:	mov	x2, x0
  42deb4:	mov	x1, x19
  42deb8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42debc:	add	x0, x0, #0x8a0
  42dec0:	bl	41b614 <ferror@plt+0x17604>
  42dec4:	b	42df14 <ferror@plt+0x29f04>
  42dec8:	ldr	w0, [sp, #76]
  42decc:	cmp	w0, #0x0
  42ded0:	b.eq	42dee0 <ferror@plt+0x29ed0>  // b.none
  42ded4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ded8:	add	x19, x0, #0x898
  42dedc:	b	42dee8 <ferror@plt+0x29ed8>
  42dee0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42dee4:	add	x19, x0, #0x7b0
  42dee8:	ldr	x0, [sp, #56]
  42deec:	ldr	x1, [x0, #24]
  42def0:	ldr	w0, [sp, #76]
  42def4:	lsl	x0, x0, #4
  42def8:	add	x0, x1, x0
  42defc:	ldr	q0, [x0]
  42df00:	bl	452544 <ferror@plt+0x4e534>
  42df04:	mov	x1, x19
  42df08:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42df0c:	add	x0, x0, #0x8a8
  42df10:	bl	41b614 <ferror@plt+0x17604>
  42df14:	ldr	w0, [sp, #76]
  42df18:	add	w0, w0, #0x1
  42df1c:	str	w0, [sp, #76]
  42df20:	ldr	x0, [sp, #56]
  42df24:	ldr	w0, [x0, #16]
  42df28:	ldr	w1, [sp, #76]
  42df2c:	cmp	w1, w0
  42df30:	b.cc	42de24 <ferror@plt+0x29e14>  // b.lo, b.ul, b.last
  42df34:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42df38:	add	x0, x0, #0x8b0
  42df3c:	bl	41b614 <ferror@plt+0x17604>
  42df40:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42df44:	add	x0, x0, #0x8b8
  42df48:	bl	41b614 <ferror@plt+0x17604>
  42df4c:	ldr	x0, [sp, #56]
  42df50:	bl	433804 <ferror@plt+0x2f7f4>
  42df54:	nop
  42df58:	ldr	x19, [sp, #16]
  42df5c:	ldp	x29, x30, [sp], #80
  42df60:	ret
  42df64:	stp	x29, x30, [sp, #-128]!
  42df68:	mov	x29, sp
  42df6c:	str	w0, [sp, #44]
  42df70:	str	x1, [sp, #32]
  42df74:	str	x2, [sp, #24]
  42df78:	str	w3, [sp, #40]
  42df7c:	str	x4, [sp, #16]
  42df80:	str	xzr, [sp, #56]
  42df84:	str	xzr, [sp, #64]
  42df88:	str	xzr, [sp, #72]
  42df8c:	ldr	w0, [sp, #44]
  42df90:	cmp	w0, #0xb
  42df94:	b.eq	42e0bc <ferror@plt+0x2a0ac>  // b.none
  42df98:	ldr	w0, [sp, #44]
  42df9c:	cmp	w0, #0xb
  42dfa0:	b.hi	42e458 <ferror@plt+0x2a448>  // b.pmore
  42dfa4:	ldr	w0, [sp, #44]
  42dfa8:	cmp	w0, #0xa
  42dfac:	b.eq	42e084 <ferror@plt+0x2a074>  // b.none
  42dfb0:	ldr	w0, [sp, #44]
  42dfb4:	cmp	w0, #0xa
  42dfb8:	b.hi	42e458 <ferror@plt+0x2a448>  // b.pmore
  42dfbc:	ldr	w0, [sp, #44]
  42dfc0:	cmp	w0, #0x9
  42dfc4:	b.eq	42e3d4 <ferror@plt+0x2a3c4>  // b.none
  42dfc8:	ldr	w0, [sp, #44]
  42dfcc:	cmp	w0, #0x9
  42dfd0:	b.hi	42e458 <ferror@plt+0x2a448>  // b.pmore
  42dfd4:	ldr	w0, [sp, #44]
  42dfd8:	cmp	w0, #0x8
  42dfdc:	b.eq	42e384 <ferror@plt+0x2a374>  // b.none
  42dfe0:	ldr	w0, [sp, #44]
  42dfe4:	cmp	w0, #0x8
  42dfe8:	b.hi	42e458 <ferror@plt+0x2a448>  // b.pmore
  42dfec:	ldr	w0, [sp, #44]
  42dff0:	cmp	w0, #0x7
  42dff4:	b.eq	42e334 <ferror@plt+0x2a324>  // b.none
  42dff8:	ldr	w0, [sp, #44]
  42dffc:	cmp	w0, #0x7
  42e000:	b.hi	42e458 <ferror@plt+0x2a448>  // b.pmore
  42e004:	ldr	w0, [sp, #44]
  42e008:	cmp	w0, #0x6
  42e00c:	b.eq	42e114 <ferror@plt+0x2a104>  // b.none
  42e010:	ldr	w0, [sp, #44]
  42e014:	cmp	w0, #0x6
  42e018:	b.hi	42e458 <ferror@plt+0x2a448>  // b.pmore
  42e01c:	ldr	w0, [sp, #44]
  42e020:	cmp	w0, #0x1
  42e024:	b.eq	42e3d4 <ferror@plt+0x2a3c4>  // b.none
  42e028:	ldr	w0, [sp, #44]
  42e02c:	cmp	w0, #0x2
  42e030:	b.ne	42e458 <ferror@plt+0x2a448>  // b.any
  42e034:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e038:	add	x0, x0, #0xec4
  42e03c:	ldr	w0, [x0]
  42e040:	cmp	w0, #0x0
  42e044:	b.eq	42e05c <ferror@plt+0x2a04c>  // b.none
  42e048:	ldr	x1, [sp, #24]
  42e04c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e050:	add	x0, x0, #0x8c0
  42e054:	bl	41b438 <ferror@plt+0x17428>
  42e058:	b	42e424 <ferror@plt+0x2a414>
  42e05c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e060:	add	x0, x0, #0x7f0
  42e064:	ldr	w0, [x0, #12]
  42e068:	cmp	w0, #0x0
  42e06c:	b.eq	42e424 <ferror@plt+0x2a414>  // b.none
  42e070:	ldr	x1, [sp, #24]
  42e074:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e078:	add	x0, x0, #0x8d8
  42e07c:	bl	41b438 <ferror@plt+0x17428>
  42e080:	b	42e424 <ferror@plt+0x2a414>
  42e084:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e088:	add	x0, x0, #0xec4
  42e08c:	ldr	w0, [x0]
  42e090:	cmp	w0, #0x0
  42e094:	b.eq	42e42c <ferror@plt+0x2a41c>  // b.none
  42e098:	ldr	x0, [sp, #32]
  42e09c:	ldrb	w0, [x0]
  42e0a0:	cmp	w0, #0x0
  42e0a4:	b.eq	42e42c <ferror@plt+0x2a41c>  // b.none
  42e0a8:	ldr	x1, [sp, #32]
  42e0ac:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e0b0:	add	x0, x0, #0x8f0
  42e0b4:	bl	41b438 <ferror@plt+0x17428>
  42e0b8:	b	42e42c <ferror@plt+0x2a41c>
  42e0bc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e0c0:	add	x0, x0, #0xec4
  42e0c4:	ldr	w0, [x0]
  42e0c8:	cmp	w0, #0x0
  42e0cc:	b.eq	42e434 <ferror@plt+0x2a424>  // b.none
  42e0d0:	ldr	x0, [sp, #32]
  42e0d4:	ldrb	w0, [x0]
  42e0d8:	cmp	w0, #0x0
  42e0dc:	b.eq	42e0f4 <ferror@plt+0x2a0e4>  // b.none
  42e0e0:	ldr	x1, [sp, #32]
  42e0e4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e0e8:	add	x0, x0, #0x908
  42e0ec:	bl	41b438 <ferror@plt+0x17428>
  42e0f0:	b	42e434 <ferror@plt+0x2a424>
  42e0f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e0f8:	add	x0, x0, #0xe5c
  42e0fc:	ldr	w0, [x0]
  42e100:	mov	w1, w0
  42e104:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e108:	add	x0, x0, #0x920
  42e10c:	bl	41b438 <ferror@plt+0x17428>
  42e110:	b	42e434 <ferror@plt+0x2a424>
  42e114:	ldr	x0, [sp, #16]
  42e118:	ldr	q0, [x0]
  42e11c:	movi	v1.2d, #0x0
  42e120:	bl	451674 <ferror@plt+0x4d664>
  42e124:	cmp	w0, #0x0
  42e128:	b.eq	42e154 <ferror@plt+0x2a144>  // b.none
  42e12c:	ldr	x0, [sp, #16]
  42e130:	ldr	q0, [x0]
  42e134:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42e138:	add	x0, x0, #0xa40
  42e13c:	ldr	q1, [x0]
  42e140:	bl	451674 <ferror@plt+0x4d664>
  42e144:	cmp	w0, #0x0
  42e148:	b.eq	42e154 <ferror@plt+0x2a144>  // b.none
  42e14c:	mov	w0, #0x1                   	// #1
  42e150:	b	42e158 <ferror@plt+0x2a148>
  42e154:	mov	w0, #0x0                   	// #0
  42e158:	str	w0, [sp, #124]
  42e15c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e160:	add	x0, x0, #0xec4
  42e164:	ldr	w0, [x0]
  42e168:	cmp	w0, #0x0
  42e16c:	b.eq	42e264 <ferror@plt+0x2a254>  // b.none
  42e170:	ldr	w0, [sp, #124]
  42e174:	cmp	w0, #0x0
  42e178:	b.eq	42e188 <ferror@plt+0x2a178>  // b.none
  42e17c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e180:	add	x0, x0, #0x928
  42e184:	b	42e190 <ferror@plt+0x2a180>
  42e188:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e18c:	add	x0, x0, #0x930
  42e190:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  42e194:	add	x1, x1, #0xe5c
  42e198:	ldr	w1, [x1]
  42e19c:	ldr	x3, [sp, #32]
  42e1a0:	mov	w2, w1
  42e1a4:	mov	x1, x0
  42e1a8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e1ac:	add	x0, x0, #0x938
  42e1b0:	bl	41b438 <ferror@plt+0x17428>
  42e1b4:	ldr	x0, [sp, #16]
  42e1b8:	ldr	q0, [x0]
  42e1bc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42e1c0:	add	x0, x0, #0xa50
  42e1c4:	ldr	q1, [x0]
  42e1c8:	bl	451674 <ferror@plt+0x4d664>
  42e1cc:	cmp	w0, #0x0
  42e1d0:	b.ne	42e204 <ferror@plt+0x2a1f4>  // b.any
  42e1d4:	ldr	x0, [sp, #24]
  42e1d8:	cmp	x0, #0x0
  42e1dc:	b.eq	42e1e8 <ferror@plt+0x2a1d8>  // b.none
  42e1e0:	ldr	x0, [sp, #24]
  42e1e4:	b	42e1f0 <ferror@plt+0x2a1e0>
  42e1e8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e1ec:	add	x0, x0, #0x7b0
  42e1f0:	mov	x1, x0
  42e1f4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e1f8:	add	x0, x0, #0x948
  42e1fc:	bl	41b438 <ferror@plt+0x17428>
  42e200:	b	42e2f0 <ferror@plt+0x2a2e0>
  42e204:	ldr	x0, [sp, #16]
  42e208:	ldr	q0, [x0]
  42e20c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42e210:	add	x0, x0, #0xa40
  42e214:	ldr	q1, [x0]
  42e218:	bl	451674 <ferror@plt+0x4d664>
  42e21c:	cmp	w0, #0x0
  42e220:	b.ne	42e254 <ferror@plt+0x2a244>  // b.any
  42e224:	ldr	x0, [sp, #24]
  42e228:	cmp	x0, #0x0
  42e22c:	b.eq	42e238 <ferror@plt+0x2a228>  // b.none
  42e230:	ldr	x0, [sp, #24]
  42e234:	b	42e240 <ferror@plt+0x2a230>
  42e238:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e23c:	add	x0, x0, #0x7b0
  42e240:	mov	x1, x0
  42e244:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e248:	add	x0, x0, #0x958
  42e24c:	bl	41b438 <ferror@plt+0x17428>
  42e250:	b	42e2f0 <ferror@plt+0x2a2e0>
  42e254:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e258:	add	x0, x0, #0x968
  42e25c:	bl	41b438 <ferror@plt+0x17428>
  42e260:	b	42e2f0 <ferror@plt+0x2a2e0>
  42e264:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e268:	add	x0, x0, #0x7f0
  42e26c:	ldr	w0, [x0, #12]
  42e270:	cmp	w0, #0x0
  42e274:	b.eq	42e2ac <ferror@plt+0x2a29c>  // b.none
  42e278:	ldr	w0, [sp, #124]
  42e27c:	cmp	w0, #0x0
  42e280:	b.eq	42e290 <ferror@plt+0x2a280>  // b.none
  42e284:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e288:	add	x0, x0, #0x970
  42e28c:	b	42e298 <ferror@plt+0x2a288>
  42e290:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e294:	add	x0, x0, #0x978
  42e298:	mov	x1, x0
  42e29c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e2a0:	add	x0, x0, #0x980
  42e2a4:	bl	41b438 <ferror@plt+0x17428>
  42e2a8:	b	42e2f0 <ferror@plt+0x2a2e0>
  42e2ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e2b0:	add	x0, x0, #0x7f0
  42e2b4:	ldr	w0, [x0, #16]
  42e2b8:	cmp	w0, #0x0
  42e2bc:	b.ne	42e2f0 <ferror@plt+0x2a2e0>  // b.any
  42e2c0:	ldr	w0, [sp, #124]
  42e2c4:	cmp	w0, #0x0
  42e2c8:	b.eq	42e2d8 <ferror@plt+0x2a2c8>  // b.none
  42e2cc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e2d0:	add	x0, x0, #0x970
  42e2d4:	b	42e2e0 <ferror@plt+0x2a2d0>
  42e2d8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e2dc:	add	x0, x0, #0x978
  42e2e0:	mov	x1, x0
  42e2e4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e2e8:	add	x0, x0, #0x998
  42e2ec:	bl	41b438 <ferror@plt+0x17428>
  42e2f0:	ldr	w0, [sp, #124]
  42e2f4:	cmp	w0, #0x0
  42e2f8:	b.eq	42e43c <ferror@plt+0x2a42c>  // b.none
  42e2fc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e300:	add	x0, x0, #0x7d4
  42e304:	ldr	w0, [x0]
  42e308:	cmp	w0, #0x0
  42e30c:	b.eq	42e43c <ferror@plt+0x2a42c>  // b.none
  42e310:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e314:	add	x0, x0, #0xec4
  42e318:	ldr	w0, [x0]
  42e31c:	cmp	w0, #0x0
  42e320:	b.eq	42e330 <ferror@plt+0x2a320>  // b.none
  42e324:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e328:	add	x0, x0, #0x9a0
  42e32c:	bl	41b438 <ferror@plt+0x17428>
  42e330:	bl	403aa0 <abort@plt>
  42e334:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e338:	add	x0, x0, #0xec4
  42e33c:	ldr	w0, [x0]
  42e340:	cmp	w0, #0x0
  42e344:	b.eq	42e35c <ferror@plt+0x2a34c>  // b.none
  42e348:	ldr	x1, [sp, #32]
  42e34c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e350:	add	x0, x0, #0x9b0
  42e354:	bl	41b438 <ferror@plt+0x17428>
  42e358:	b	42e444 <ferror@plt+0x2a434>
  42e35c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e360:	add	x0, x0, #0x7f0
  42e364:	ldr	w0, [x0, #12]
  42e368:	cmp	w0, #0x0
  42e36c:	b.eq	42e444 <ferror@plt+0x2a434>  // b.none
  42e370:	ldr	x1, [sp, #32]
  42e374:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e378:	add	x0, x0, #0x9c0
  42e37c:	bl	41b438 <ferror@plt+0x17428>
  42e380:	b	42e444 <ferror@plt+0x2a434>
  42e384:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e388:	add	x0, x0, #0xec4
  42e38c:	ldr	w0, [x0]
  42e390:	cmp	w0, #0x0
  42e394:	b.eq	42e3ac <ferror@plt+0x2a39c>  // b.none
  42e398:	ldr	x1, [sp, #32]
  42e39c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e3a0:	add	x0, x0, #0x9d0
  42e3a4:	bl	41b438 <ferror@plt+0x17428>
  42e3a8:	b	42e44c <ferror@plt+0x2a43c>
  42e3ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e3b0:	add	x0, x0, #0x7f0
  42e3b4:	ldr	w0, [x0, #12]
  42e3b8:	cmp	w0, #0x0
  42e3bc:	b.eq	42e44c <ferror@plt+0x2a43c>  // b.none
  42e3c0:	ldr	x1, [sp, #32]
  42e3c4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e3c8:	add	x0, x0, #0x9e0
  42e3cc:	bl	41b438 <ferror@plt+0x17428>
  42e3d0:	b	42e44c <ferror@plt+0x2a43c>
  42e3d4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e3d8:	add	x0, x0, #0xec4
  42e3dc:	ldr	w0, [x0]
  42e3e0:	cmp	w0, #0x0
  42e3e4:	b.eq	42e3fc <ferror@plt+0x2a3ec>  // b.none
  42e3e8:	ldr	x1, [sp, #32]
  42e3ec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e3f0:	add	x0, x0, #0x9f0
  42e3f4:	bl	41b438 <ferror@plt+0x17428>
  42e3f8:	b	42e454 <ferror@plt+0x2a444>
  42e3fc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e400:	add	x0, x0, #0x7f0
  42e404:	ldr	w0, [x0, #12]
  42e408:	cmp	w0, #0x0
  42e40c:	b.eq	42e454 <ferror@plt+0x2a444>  // b.none
  42e410:	ldr	x1, [sp, #32]
  42e414:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e418:	add	x0, x0, #0x9f8
  42e41c:	bl	41b438 <ferror@plt+0x17428>
  42e420:	b	42e454 <ferror@plt+0x2a444>
  42e424:	nop
  42e428:	b	42e458 <ferror@plt+0x2a448>
  42e42c:	nop
  42e430:	b	42e458 <ferror@plt+0x2a448>
  42e434:	nop
  42e438:	b	42e458 <ferror@plt+0x2a448>
  42e43c:	nop
  42e440:	b	42e458 <ferror@plt+0x2a448>
  42e444:	nop
  42e448:	b	42e458 <ferror@plt+0x2a448>
  42e44c:	nop
  42e450:	b	42e458 <ferror@plt+0x2a448>
  42e454:	nop
  42e458:	ldr	w0, [sp, #44]
  42e45c:	str	w0, [sp, #80]
  42e460:	ldr	x0, [sp, #32]
  42e464:	cmp	x0, #0x0
  42e468:	cset	w0, ne  // ne = any
  42e46c:	and	w0, w0, #0xff
  42e470:	mov	w1, w0
  42e474:	ldr	x0, [sp, #32]
  42e478:	cmp	x0, #0x0
  42e47c:	b.eq	42e494 <ferror@plt+0x2a484>  // b.none
  42e480:	ldr	x0, [sp, #24]
  42e484:	cmp	x0, #0x0
  42e488:	b.eq	42e494 <ferror@plt+0x2a484>  // b.none
  42e48c:	mov	w0, #0x1                   	// #1
  42e490:	b	42e498 <ferror@plt+0x2a488>
  42e494:	mov	w0, #0x0                   	// #0
  42e498:	add	w0, w0, w1
  42e49c:	str	w0, [sp, #84]
  42e4a0:	add	x0, sp, #0x38
  42e4a4:	str	x0, [sp, #88]
  42e4a8:	ldr	x0, [sp, #32]
  42e4ac:	str	x0, [sp, #56]
  42e4b0:	ldr	x0, [sp, #56]
  42e4b4:	cmp	x0, #0x0
  42e4b8:	b.eq	42e4c4 <ferror@plt+0x2a4b4>  // b.none
  42e4bc:	ldr	x0, [sp, #24]
  42e4c0:	b	42e4c8 <ferror@plt+0x2a4b8>
  42e4c4:	mov	x0, #0x0                   	// #0
  42e4c8:	str	x0, [sp, #64]
  42e4cc:	ldr	w0, [sp, #40]
  42e4d0:	str	w0, [sp, #96]
  42e4d4:	ldr	x0, [sp, #16]
  42e4d8:	str	x0, [sp, #104]
  42e4dc:	add	x1, sp, #0x34
  42e4e0:	add	x0, sp, #0x50
  42e4e4:	bl	433164 <ferror@plt+0x2f154>
  42e4e8:	str	x0, [sp, #112]
  42e4ec:	ldr	w0, [sp, #52]
  42e4f0:	ldr	x1, [sp, #112]
  42e4f4:	bl	42dc80 <ferror@plt+0x29c70>
  42e4f8:	ldr	x0, [sp, #112]
  42e4fc:	bl	4185e0 <ferror@plt+0x145d0>
  42e500:	ldr	w0, [sp, #44]
  42e504:	cmp	w0, #0x5
  42e508:	b.ne	42e570 <ferror@plt+0x2a560>  // b.any
  42e50c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e510:	add	x0, x0, #0xec4
  42e514:	ldr	w0, [x0]
  42e518:	cmp	w0, #0x0
  42e51c:	b.ne	42e56c <ferror@plt+0x2a55c>  // b.any
  42e520:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e524:	add	x0, x0, #0x7f0
  42e528:	ldr	w0, [x0, #12]
  42e52c:	cmp	w0, #0x0
  42e530:	b.eq	42e548 <ferror@plt+0x2a538>  // b.none
  42e534:	ldr	x1, [sp, #32]
  42e538:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e53c:	add	x0, x0, #0xa08
  42e540:	bl	41b438 <ferror@plt+0x17428>
  42e544:	b	42e56c <ferror@plt+0x2a55c>
  42e548:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e54c:	add	x0, x0, #0x7f0
  42e550:	ldr	w0, [x0, #16]
  42e554:	cmp	w0, #0x0
  42e558:	b.ne	42e56c <ferror@plt+0x2a55c>  // b.any
  42e55c:	ldr	x1, [sp, #32]
  42e560:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e564:	add	x0, x0, #0xa18
  42e568:	bl	41b438 <ferror@plt+0x17428>
  42e56c:	nop
  42e570:	nop
  42e574:	ldp	x29, x30, [sp], #128
  42e578:	ret
  42e57c:	stp	x29, x30, [sp, #-144]!
  42e580:	mov	x29, sp
  42e584:	str	x0, [sp, #24]
  42e588:	str	x1, [sp, #16]
  42e58c:	ldr	x0, [sp, #24]
  42e590:	ldr	w0, [x0]
  42e594:	str	w0, [sp, #124]
  42e598:	ldr	x0, [sp, #16]
  42e59c:	ldr	x0, [x0]
  42e5a0:	str	x0, [sp, #112]
  42e5a4:	ldr	x0, [sp, #112]
  42e5a8:	ldr	x1, [x0]
  42e5ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e5b0:	add	x0, x0, #0xed8
  42e5b4:	str	x1, [x0]
  42e5b8:	bl	40e6d0 <ferror@plt+0xa6c0>
  42e5bc:	mov	x1, x0
  42e5c0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e5c4:	add	x0, x0, #0xef8
  42e5c8:	str	x1, [x0]
  42e5cc:	mov	w0, #0x1                   	// #1
  42e5d0:	str	w0, [sp, #140]
  42e5d4:	b	42f1dc <ferror@plt+0x2b1cc>
  42e5d8:	ldr	w0, [sp, #140]
  42e5dc:	lsl	x0, x0, #3
  42e5e0:	ldr	x1, [sp, #112]
  42e5e4:	add	x0, x1, x0
  42e5e8:	ldr	x2, [x0]
  42e5ec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e5f0:	add	x1, x0, #0xa20
  42e5f4:	mov	x0, x2
  42e5f8:	bl	403b30 <strcmp@plt>
  42e5fc:	cmp	w0, #0x0
  42e600:	b.ne	42e63c <ferror@plt+0x2a62c>  // b.any
  42e604:	mov	w0, #0x5                   	// #5
  42e608:	bl	419a40 <ferror@plt+0x15a30>
  42e60c:	str	w0, [sp, #60]
  42e610:	ldr	w0, [sp, #60]
  42e614:	orr	w0, w0, #0x18
  42e618:	str	w0, [sp, #60]
  42e61c:	ldr	w0, [sp, #60]
  42e620:	bl	419a40 <ferror@plt+0x15a30>
  42e624:	ldr	w0, [sp, #140]
  42e628:	lsl	x0, x0, #3
  42e62c:	ldr	x1, [sp, #112]
  42e630:	add	x0, x1, x0
  42e634:	str	xzr, [x0]
  42e638:	b	42f1d0 <ferror@plt+0x2b1c0>
  42e63c:	ldr	w0, [sp, #140]
  42e640:	lsl	x0, x0, #3
  42e644:	ldr	x1, [sp, #112]
  42e648:	add	x0, x1, x0
  42e64c:	ldr	x2, [x0]
  42e650:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e654:	add	x1, x0, #0xa38
  42e658:	mov	x0, x2
  42e65c:	bl	403b30 <strcmp@plt>
  42e660:	cmp	w0, #0x0
  42e664:	b.eq	42e694 <ferror@plt+0x2a684>  // b.none
  42e668:	ldr	w0, [sp, #140]
  42e66c:	lsl	x0, x0, #3
  42e670:	ldr	x1, [sp, #112]
  42e674:	add	x0, x1, x0
  42e678:	ldr	x2, [x0]
  42e67c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e680:	add	x1, x0, #0xa48
  42e684:	mov	x0, x2
  42e688:	bl	403b30 <strcmp@plt>
  42e68c:	cmp	w0, #0x0
  42e690:	b.ne	42e6b8 <ferror@plt+0x2a6a8>  // b.any
  42e694:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e698:	add	x0, x0, #0x7d4
  42e69c:	str	wzr, [x0]
  42e6a0:	ldr	w0, [sp, #140]
  42e6a4:	lsl	x0, x0, #3
  42e6a8:	ldr	x1, [sp, #112]
  42e6ac:	add	x0, x1, x0
  42e6b0:	str	xzr, [x0]
  42e6b4:	b	42f1d0 <ferror@plt+0x2b1c0>
  42e6b8:	ldr	w0, [sp, #140]
  42e6bc:	lsl	x0, x0, #3
  42e6c0:	ldr	x1, [sp, #112]
  42e6c4:	add	x0, x1, x0
  42e6c8:	ldr	x2, [x0]
  42e6cc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e6d0:	add	x1, x0, #0xa50
  42e6d4:	mov	x0, x2
  42e6d8:	bl	403b30 <strcmp@plt>
  42e6dc:	cmp	w0, #0x0
  42e6e0:	b.ne	42e70c <ferror@plt+0x2a6fc>  // b.any
  42e6e4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e6e8:	add	x0, x0, #0xec0
  42e6ec:	mov	w1, #0x1                   	// #1
  42e6f0:	str	w1, [x0]
  42e6f4:	ldr	w0, [sp, #140]
  42e6f8:	lsl	x0, x0, #3
  42e6fc:	ldr	x1, [sp, #112]
  42e700:	add	x0, x1, x0
  42e704:	str	xzr, [x0]
  42e708:	b	42f1d0 <ferror@plt+0x2b1c0>
  42e70c:	ldr	w0, [sp, #140]
  42e710:	lsl	x0, x0, #3
  42e714:	ldr	x1, [sp, #112]
  42e718:	add	x0, x1, x0
  42e71c:	ldr	x2, [x0]
  42e720:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e724:	add	x1, x0, #0xa60
  42e728:	mov	x0, x2
  42e72c:	bl	403b30 <strcmp@plt>
  42e730:	cmp	w0, #0x0
  42e734:	b.ne	42e760 <ferror@plt+0x2a750>  // b.any
  42e738:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e73c:	add	x0, x0, #0xec4
  42e740:	mov	w1, #0x1                   	// #1
  42e744:	str	w1, [x0]
  42e748:	ldr	w0, [sp, #140]
  42e74c:	lsl	x0, x0, #3
  42e750:	ldr	x1, [sp, #112]
  42e754:	add	x0, x1, x0
  42e758:	str	xzr, [x0]
  42e75c:	b	42f1d0 <ferror@plt+0x2b1c0>
  42e760:	ldr	w0, [sp, #140]
  42e764:	lsl	x0, x0, #3
  42e768:	ldr	x1, [sp, #112]
  42e76c:	add	x0, x1, x0
  42e770:	ldr	x0, [x0]
  42e774:	mov	x1, x0
  42e778:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e77c:	add	x0, x0, #0xa68
  42e780:	bl	403b30 <strcmp@plt>
  42e784:	cmp	w0, #0x0
  42e788:	b.eq	42e7bc <ferror@plt+0x2a7ac>  // b.none
  42e78c:	ldr	w0, [sp, #140]
  42e790:	lsl	x0, x0, #3
  42e794:	ldr	x1, [sp, #112]
  42e798:	add	x0, x1, x0
  42e79c:	ldr	x0, [x0]
  42e7a0:	mov	x2, #0xd                   	// #13
  42e7a4:	mov	x1, x0
  42e7a8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e7ac:	add	x0, x0, #0xa78
  42e7b0:	bl	403890 <strncmp@plt>
  42e7b4:	cmp	w0, #0x0
  42e7b8:	b.ne	42e88c <ferror@plt+0x2a87c>  // b.any
  42e7bc:	ldr	w0, [sp, #140]
  42e7c0:	lsl	x0, x0, #3
  42e7c4:	ldr	x1, [sp, #112]
  42e7c8:	add	x0, x1, x0
  42e7cc:	ldr	x0, [x0]
  42e7d0:	add	x0, x0, #0xc
  42e7d4:	str	x0, [sp, #64]
  42e7d8:	ldr	x0, [sp, #64]
  42e7dc:	ldrb	w0, [x0]
  42e7e0:	cmp	w0, #0x3d
  42e7e4:	b.ne	42e810 <ferror@plt+0x2a800>  // b.any
  42e7e8:	ldr	x0, [sp, #64]
  42e7ec:	add	x0, x0, #0x1
  42e7f0:	mov	w2, #0x0                   	// #0
  42e7f4:	mov	x1, #0x0                   	// #0
  42e7f8:	bl	4294bc <ferror@plt+0x254ac>
  42e7fc:	mov	w1, w0
  42e800:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e804:	add	x0, x0, #0x7d0
  42e808:	str	w1, [x0]
  42e80c:	b	42e874 <ferror@plt+0x2a864>
  42e810:	ldr	w0, [sp, #140]
  42e814:	add	w0, w0, #0x1
  42e818:	ldr	w1, [sp, #124]
  42e81c:	cmp	w1, w0
  42e820:	b.ls	42e874 <ferror@plt+0x2a864>  // b.plast
  42e824:	ldr	w0, [sp, #140]
  42e828:	add	w1, w0, #0x1
  42e82c:	str	w1, [sp, #140]
  42e830:	mov	w0, w0
  42e834:	lsl	x0, x0, #3
  42e838:	ldr	x1, [sp, #112]
  42e83c:	add	x0, x1, x0
  42e840:	str	xzr, [x0]
  42e844:	ldr	w0, [sp, #140]
  42e848:	lsl	x0, x0, #3
  42e84c:	ldr	x1, [sp, #112]
  42e850:	add	x0, x1, x0
  42e854:	ldr	x0, [x0]
  42e858:	mov	w2, #0x0                   	// #0
  42e85c:	mov	x1, #0x0                   	// #0
  42e860:	bl	4294bc <ferror@plt+0x254ac>
  42e864:	mov	w1, w0
  42e868:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e86c:	add	x0, x0, #0x7d0
  42e870:	str	w1, [x0]
  42e874:	ldr	w0, [sp, #140]
  42e878:	lsl	x0, x0, #3
  42e87c:	ldr	x1, [sp, #112]
  42e880:	add	x0, x1, x0
  42e884:	str	xzr, [x0]
  42e888:	b	42f1d0 <ferror@plt+0x2b1c0>
  42e88c:	ldr	w0, [sp, #140]
  42e890:	lsl	x0, x0, #3
  42e894:	ldr	x1, [sp, #112]
  42e898:	add	x0, x1, x0
  42e89c:	ldr	x0, [x0]
  42e8a0:	mov	x1, x0
  42e8a4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e8a8:	add	x0, x0, #0xa88
  42e8ac:	bl	403b30 <strcmp@plt>
  42e8b0:	cmp	w0, #0x0
  42e8b4:	b.eq	42e8e8 <ferror@plt+0x2a8d8>  // b.none
  42e8b8:	ldr	w0, [sp, #140]
  42e8bc:	lsl	x0, x0, #3
  42e8c0:	ldr	x1, [sp, #112]
  42e8c4:	add	x0, x1, x0
  42e8c8:	ldr	x0, [x0]
  42e8cc:	mov	x2, #0x11                  	// #17
  42e8d0:	mov	x1, x0
  42e8d4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e8d8:	add	x0, x0, #0xaa0
  42e8dc:	bl	403890 <strncmp@plt>
  42e8e0:	cmp	w0, #0x0
  42e8e4:	b.ne	42e9b8 <ferror@plt+0x2a9a8>  // b.any
  42e8e8:	ldr	w0, [sp, #140]
  42e8ec:	lsl	x0, x0, #3
  42e8f0:	ldr	x1, [sp, #112]
  42e8f4:	add	x0, x1, x0
  42e8f8:	ldr	x0, [x0]
  42e8fc:	add	x0, x0, #0x10
  42e900:	str	x0, [sp, #72]
  42e904:	ldr	x0, [sp, #72]
  42e908:	ldrb	w0, [x0]
  42e90c:	cmp	w0, #0x3d
  42e910:	b.ne	42e93c <ferror@plt+0x2a92c>  // b.any
  42e914:	ldr	x0, [sp, #72]
  42e918:	add	x0, x0, #0x1
  42e91c:	mov	w2, #0x0                   	// #0
  42e920:	mov	x1, #0x0                   	// #0
  42e924:	bl	4294bc <ferror@plt+0x254ac>
  42e928:	mov	w1, w0
  42e92c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e930:	add	x0, x0, #0xe68
  42e934:	str	w1, [x0]
  42e938:	b	42e9a0 <ferror@plt+0x2a990>
  42e93c:	ldr	w0, [sp, #140]
  42e940:	add	w0, w0, #0x1
  42e944:	ldr	w1, [sp, #124]
  42e948:	cmp	w1, w0
  42e94c:	b.ls	42e9a0 <ferror@plt+0x2a990>  // b.plast
  42e950:	ldr	w0, [sp, #140]
  42e954:	add	w1, w0, #0x1
  42e958:	str	w1, [sp, #140]
  42e95c:	mov	w0, w0
  42e960:	lsl	x0, x0, #3
  42e964:	ldr	x1, [sp, #112]
  42e968:	add	x0, x1, x0
  42e96c:	str	xzr, [x0]
  42e970:	ldr	w0, [sp, #140]
  42e974:	lsl	x0, x0, #3
  42e978:	ldr	x1, [sp, #112]
  42e97c:	add	x0, x1, x0
  42e980:	ldr	x0, [x0]
  42e984:	mov	w2, #0x0                   	// #0
  42e988:	mov	x1, #0x0                   	// #0
  42e98c:	bl	4294bc <ferror@plt+0x254ac>
  42e990:	mov	w1, w0
  42e994:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e998:	add	x0, x0, #0xe68
  42e99c:	str	w1, [x0]
  42e9a0:	ldr	w0, [sp, #140]
  42e9a4:	lsl	x0, x0, #3
  42e9a8:	ldr	x1, [sp, #112]
  42e9ac:	add	x0, x1, x0
  42e9b0:	str	xzr, [x0]
  42e9b4:	b	42f1d0 <ferror@plt+0x2b1c0>
  42e9b8:	ldr	w0, [sp, #140]
  42e9bc:	lsl	x0, x0, #3
  42e9c0:	ldr	x1, [sp, #112]
  42e9c4:	add	x0, x1, x0
  42e9c8:	ldr	x0, [x0]
  42e9cc:	mov	x1, x0
  42e9d0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42e9d4:	add	x0, x0, #0xab8
  42e9d8:	bl	403b30 <strcmp@plt>
  42e9dc:	cmp	w0, #0x0
  42e9e0:	b.ne	42ea28 <ferror@plt+0x2aa18>  // b.any
  42e9e4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42e9e8:	add	x0, x0, #0xf00
  42e9ec:	mov	w1, #0x1                   	// #1
  42e9f0:	str	w1, [x0]
  42e9f4:	str	xzr, [sp, #40]
  42e9f8:	str	xzr, [sp, #48]
  42e9fc:	add	x0, sp, #0x28
  42ea00:	mov	x1, x0
  42ea04:	mov	w0, #0x4                   	// #4
  42ea08:	bl	4036c0 <setrlimit@plt>
  42ea0c:	bl	41b7f8 <ferror@plt+0x177e8>
  42ea10:	ldr	w0, [sp, #140]
  42ea14:	lsl	x0, x0, #3
  42ea18:	ldr	x1, [sp, #112]
  42ea1c:	add	x0, x1, x0
  42ea20:	str	xzr, [x0]
  42ea24:	b	42f1d0 <ferror@plt+0x2b1c0>
  42ea28:	ldr	w0, [sp, #140]
  42ea2c:	lsl	x0, x0, #3
  42ea30:	ldr	x1, [sp, #112]
  42ea34:	add	x0, x1, x0
  42ea38:	ldr	x0, [x0]
  42ea3c:	mov	x1, x0
  42ea40:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ea44:	add	x0, x0, #0xad0
  42ea48:	bl	403b30 <strcmp@plt>
  42ea4c:	cmp	w0, #0x0
  42ea50:	b.eq	42ea84 <ferror@plt+0x2aa74>  // b.none
  42ea54:	ldr	w0, [sp, #140]
  42ea58:	lsl	x0, x0, #3
  42ea5c:	ldr	x1, [sp, #112]
  42ea60:	add	x0, x1, x0
  42ea64:	ldr	x0, [x0]
  42ea68:	mov	x2, #0x3                   	// #3
  42ea6c:	mov	x1, x0
  42ea70:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ea74:	add	x0, x0, #0xad8
  42ea78:	bl	403890 <strncmp@plt>
  42ea7c:	cmp	w0, #0x0
  42ea80:	b.ne	42eb6c <ferror@plt+0x2ab5c>  // b.any
  42ea84:	ldr	w0, [sp, #140]
  42ea88:	lsl	x0, x0, #3
  42ea8c:	ldr	x1, [sp, #112]
  42ea90:	add	x0, x1, x0
  42ea94:	ldr	x0, [x0]
  42ea98:	add	x0, x0, #0x2
  42ea9c:	str	x0, [sp, #80]
  42eaa0:	ldr	x0, [sp, #80]
  42eaa4:	ldrb	w0, [x0]
  42eaa8:	cmp	w0, #0x3d
  42eaac:	b.ne	42eae4 <ferror@plt+0x2aad4>  // b.any
  42eab0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42eab4:	add	x0, x0, #0xe80
  42eab8:	ldr	x2, [x0]
  42eabc:	ldr	x0, [sp, #80]
  42eac0:	add	x0, x0, #0x1
  42eac4:	mov	x1, x0
  42eac8:	mov	x0, x2
  42eacc:	bl	427c20 <ferror@plt+0x23c10>
  42ead0:	mov	x1, x0
  42ead4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ead8:	add	x0, x0, #0xe80
  42eadc:	str	x1, [x0]
  42eae0:	b	42eb54 <ferror@plt+0x2ab44>
  42eae4:	ldr	w0, [sp, #140]
  42eae8:	add	w0, w0, #0x1
  42eaec:	ldr	w1, [sp, #124]
  42eaf0:	cmp	w1, w0
  42eaf4:	b.ls	42eb54 <ferror@plt+0x2ab44>  // b.plast
  42eaf8:	ldr	w0, [sp, #140]
  42eafc:	add	w1, w0, #0x1
  42eb00:	str	w1, [sp, #140]
  42eb04:	mov	w0, w0
  42eb08:	lsl	x0, x0, #3
  42eb0c:	ldr	x1, [sp, #112]
  42eb10:	add	x0, x1, x0
  42eb14:	str	xzr, [x0]
  42eb18:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42eb1c:	add	x0, x0, #0xe80
  42eb20:	ldr	x2, [x0]
  42eb24:	ldr	w0, [sp, #140]
  42eb28:	lsl	x0, x0, #3
  42eb2c:	ldr	x1, [sp, #112]
  42eb30:	add	x0, x1, x0
  42eb34:	ldr	x0, [x0]
  42eb38:	mov	x1, x0
  42eb3c:	mov	x0, x2
  42eb40:	bl	427c20 <ferror@plt+0x23c10>
  42eb44:	mov	x1, x0
  42eb48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42eb4c:	add	x0, x0, #0xe80
  42eb50:	str	x1, [x0]
  42eb54:	ldr	w0, [sp, #140]
  42eb58:	lsl	x0, x0, #3
  42eb5c:	ldr	x1, [sp, #112]
  42eb60:	add	x0, x1, x0
  42eb64:	str	xzr, [x0]
  42eb68:	b	42f1d0 <ferror@plt+0x2b1c0>
  42eb6c:	ldr	w0, [sp, #140]
  42eb70:	lsl	x0, x0, #3
  42eb74:	ldr	x1, [sp, #112]
  42eb78:	add	x0, x1, x0
  42eb7c:	ldr	x0, [x0]
  42eb80:	mov	x1, x0
  42eb84:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42eb88:	add	x0, x0, #0xae0
  42eb8c:	bl	403b30 <strcmp@plt>
  42eb90:	cmp	w0, #0x0
  42eb94:	b.eq	42ebc8 <ferror@plt+0x2abb8>  // b.none
  42eb98:	ldr	w0, [sp, #140]
  42eb9c:	lsl	x0, x0, #3
  42eba0:	ldr	x1, [sp, #112]
  42eba4:	add	x0, x1, x0
  42eba8:	ldr	x0, [x0]
  42ebac:	mov	x2, #0x3                   	// #3
  42ebb0:	mov	x1, x0
  42ebb4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ebb8:	add	x0, x0, #0xae8
  42ebbc:	bl	403890 <strncmp@plt>
  42ebc0:	cmp	w0, #0x0
  42ebc4:	b.ne	42ecb0 <ferror@plt+0x2aca0>  // b.any
  42ebc8:	ldr	w0, [sp, #140]
  42ebcc:	lsl	x0, x0, #3
  42ebd0:	ldr	x1, [sp, #112]
  42ebd4:	add	x0, x1, x0
  42ebd8:	ldr	x0, [x0]
  42ebdc:	add	x0, x0, #0x2
  42ebe0:	str	x0, [sp, #88]
  42ebe4:	ldr	x0, [sp, #88]
  42ebe8:	ldrb	w0, [x0]
  42ebec:	cmp	w0, #0x3d
  42ebf0:	b.ne	42ec28 <ferror@plt+0x2ac18>  // b.any
  42ebf4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ebf8:	add	x0, x0, #0xe88
  42ebfc:	ldr	x2, [x0]
  42ec00:	ldr	x0, [sp, #88]
  42ec04:	add	x0, x0, #0x1
  42ec08:	mov	x1, x0
  42ec0c:	mov	x0, x2
  42ec10:	bl	427c20 <ferror@plt+0x23c10>
  42ec14:	mov	x1, x0
  42ec18:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ec1c:	add	x0, x0, #0xe88
  42ec20:	str	x1, [x0]
  42ec24:	b	42ec98 <ferror@plt+0x2ac88>
  42ec28:	ldr	w0, [sp, #140]
  42ec2c:	add	w0, w0, #0x1
  42ec30:	ldr	w1, [sp, #124]
  42ec34:	cmp	w1, w0
  42ec38:	b.ls	42ec98 <ferror@plt+0x2ac88>  // b.plast
  42ec3c:	ldr	w0, [sp, #140]
  42ec40:	add	w1, w0, #0x1
  42ec44:	str	w1, [sp, #140]
  42ec48:	mov	w0, w0
  42ec4c:	lsl	x0, x0, #3
  42ec50:	ldr	x1, [sp, #112]
  42ec54:	add	x0, x1, x0
  42ec58:	str	xzr, [x0]
  42ec5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ec60:	add	x0, x0, #0xe88
  42ec64:	ldr	x2, [x0]
  42ec68:	ldr	w0, [sp, #140]
  42ec6c:	lsl	x0, x0, #3
  42ec70:	ldr	x1, [sp, #112]
  42ec74:	add	x0, x1, x0
  42ec78:	ldr	x0, [x0]
  42ec7c:	mov	x1, x0
  42ec80:	mov	x0, x2
  42ec84:	bl	427c20 <ferror@plt+0x23c10>
  42ec88:	mov	x1, x0
  42ec8c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ec90:	add	x0, x0, #0xe88
  42ec94:	str	x1, [x0]
  42ec98:	ldr	w0, [sp, #140]
  42ec9c:	lsl	x0, x0, #3
  42eca0:	ldr	x1, [sp, #112]
  42eca4:	add	x0, x1, x0
  42eca8:	str	xzr, [x0]
  42ecac:	b	42f1d0 <ferror@plt+0x2b1c0>
  42ecb0:	ldr	w0, [sp, #140]
  42ecb4:	lsl	x0, x0, #3
  42ecb8:	ldr	x1, [sp, #112]
  42ecbc:	add	x0, x1, x0
  42ecc0:	ldr	x0, [x0]
  42ecc4:	mov	x1, x0
  42ecc8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42eccc:	add	x0, x0, #0xaf0
  42ecd0:	bl	403b30 <strcmp@plt>
  42ecd4:	cmp	w0, #0x0
  42ecd8:	b.eq	42ed0c <ferror@plt+0x2acfc>  // b.none
  42ecdc:	ldr	w0, [sp, #140]
  42ece0:	lsl	x0, x0, #3
  42ece4:	ldr	x1, [sp, #112]
  42ece8:	add	x0, x1, x0
  42ecec:	ldr	x0, [x0]
  42ecf0:	mov	x2, #0x3                   	// #3
  42ecf4:	mov	x1, x0
  42ecf8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ecfc:	add	x0, x0, #0xaf8
  42ed00:	bl	403890 <strncmp@plt>
  42ed04:	cmp	w0, #0x0
  42ed08:	b.ne	42eee0 <ferror@plt+0x2aed0>  // b.any
  42ed0c:	ldr	w0, [sp, #140]
  42ed10:	lsl	x0, x0, #3
  42ed14:	ldr	x1, [sp, #112]
  42ed18:	add	x0, x1, x0
  42ed1c:	ldr	x0, [x0]
  42ed20:	add	x0, x0, #0x2
  42ed24:	str	x0, [sp, #96]
  42ed28:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ed2c:	add	x0, x0, #0x7b0
  42ed30:	str	x0, [sp, #128]
  42ed34:	ldr	x0, [sp, #96]
  42ed38:	ldrb	w0, [x0]
  42ed3c:	cmp	w0, #0x3d
  42ed40:	b.ne	42ed54 <ferror@plt+0x2ad44>  // b.any
  42ed44:	ldr	x0, [sp, #96]
  42ed48:	add	x0, x0, #0x1
  42ed4c:	str	x0, [sp, #128]
  42ed50:	b	42eda0 <ferror@plt+0x2ad90>
  42ed54:	ldr	w0, [sp, #140]
  42ed58:	add	w0, w0, #0x1
  42ed5c:	ldr	w1, [sp, #124]
  42ed60:	cmp	w1, w0
  42ed64:	b.ls	42eda0 <ferror@plt+0x2ad90>  // b.plast
  42ed68:	ldr	w0, [sp, #140]
  42ed6c:	add	w1, w0, #0x1
  42ed70:	str	w1, [sp, #140]
  42ed74:	mov	w0, w0
  42ed78:	lsl	x0, x0, #3
  42ed7c:	ldr	x1, [sp, #112]
  42ed80:	add	x0, x1, x0
  42ed84:	str	xzr, [x0]
  42ed88:	ldr	w0, [sp, #140]
  42ed8c:	lsl	x0, x0, #3
  42ed90:	ldr	x1, [sp, #112]
  42ed94:	add	x0, x1, x0
  42ed98:	ldr	x0, [x0]
  42ed9c:	str	x0, [sp, #128]
  42eda0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42eda4:	add	x1, x0, #0xb00
  42eda8:	ldr	x0, [sp, #128]
  42edac:	bl	403b30 <strcmp@plt>
  42edb0:	cmp	w0, #0x0
  42edb4:	b.ne	42edcc <ferror@plt+0x2adbc>  // b.any
  42edb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42edbc:	add	x0, x0, #0x7f0
  42edc0:	mov	w1, #0x1                   	// #1
  42edc4:	str	w1, [x0, #8]
  42edc8:	b	42eec8 <ferror@plt+0x2aeb8>
  42edcc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42edd0:	add	x1, x0, #0xb08
  42edd4:	ldr	x0, [sp, #128]
  42edd8:	bl	403b30 <strcmp@plt>
  42eddc:	cmp	w0, #0x0
  42ede0:	b.ne	42edf4 <ferror@plt+0x2ade4>  // b.any
  42ede4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ede8:	add	x0, x0, #0x7f0
  42edec:	str	wzr, [x0, #4]
  42edf0:	b	42eec8 <ferror@plt+0x2aeb8>
  42edf4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42edf8:	add	x1, x0, #0xb10
  42edfc:	ldr	x0, [sp, #128]
  42ee00:	bl	403b30 <strcmp@plt>
  42ee04:	cmp	w0, #0x0
  42ee08:	b.ne	42ee1c <ferror@plt+0x2ae0c>  // b.any
  42ee0c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ee10:	add	x0, x0, #0x7f0
  42ee14:	str	wzr, [x0, #4]
  42ee18:	b	42eec8 <ferror@plt+0x2aeb8>
  42ee1c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ee20:	add	x1, x0, #0xb20
  42ee24:	ldr	x0, [sp, #128]
  42ee28:	bl	403b30 <strcmp@plt>
  42ee2c:	cmp	w0, #0x0
  42ee30:	b.ne	42ee54 <ferror@plt+0x2ae44>  // b.any
  42ee34:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ee38:	add	x0, x0, #0x7f0
  42ee3c:	mov	w1, #0x1                   	// #1
  42ee40:	str	w1, [x0, #4]
  42ee44:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ee48:	add	x0, x0, #0x7f0
  42ee4c:	str	wzr, [x0, #8]
  42ee50:	b	42eec8 <ferror@plt+0x2aeb8>
  42ee54:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ee58:	add	x1, x0, #0xb28
  42ee5c:	ldr	x0, [sp, #128]
  42ee60:	bl	403b30 <strcmp@plt>
  42ee64:	cmp	w0, #0x0
  42ee68:	b.ne	42ee80 <ferror@plt+0x2ae70>  // b.any
  42ee6c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ee70:	add	x0, x0, #0x7f0
  42ee74:	mov	w1, #0x1                   	// #1
  42ee78:	str	w1, [x0, #20]
  42ee7c:	b	42eec8 <ferror@plt+0x2aeb8>
  42ee80:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ee84:	add	x1, x0, #0xb38
  42ee88:	ldr	x0, [sp, #128]
  42ee8c:	bl	403b30 <strcmp@plt>
  42ee90:	cmp	w0, #0x0
  42ee94:	b.ne	42eea8 <ferror@plt+0x2ae98>  // b.any
  42ee98:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ee9c:	add	x0, x0, #0x7f0
  42eea0:	str	wzr, [x0, #20]
  42eea4:	b	42eec8 <ferror@plt+0x2aeb8>
  42eea8:	ldr	x3, [sp, #128]
  42eeac:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42eeb0:	add	x2, x0, #0xb48
  42eeb4:	mov	w1, #0x4                   	// #4
  42eeb8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42eebc:	add	x0, x0, #0x858
  42eec0:	bl	41a980 <ferror@plt+0x16970>
  42eec4:	b	42eec4 <ferror@plt+0x2aeb4>
  42eec8:	ldr	w0, [sp, #140]
  42eecc:	lsl	x0, x0, #3
  42eed0:	ldr	x1, [sp, #112]
  42eed4:	add	x0, x1, x0
  42eed8:	str	xzr, [x0]
  42eedc:	b	42f1d0 <ferror@plt+0x2b1c0>
  42eee0:	ldr	w0, [sp, #140]
  42eee4:	lsl	x0, x0, #3
  42eee8:	ldr	x1, [sp, #112]
  42eeec:	add	x0, x1, x0
  42eef0:	ldr	x0, [x0]
  42eef4:	mov	x1, x0
  42eef8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42eefc:	add	x0, x0, #0xb68
  42ef00:	bl	403b30 <strcmp@plt>
  42ef04:	cmp	w0, #0x0
  42ef08:	b.eq	42ef38 <ferror@plt+0x2af28>  // b.none
  42ef0c:	ldr	w0, [sp, #140]
  42ef10:	lsl	x0, x0, #3
  42ef14:	ldr	x1, [sp, #112]
  42ef18:	add	x0, x1, x0
  42ef1c:	ldr	x0, [x0]
  42ef20:	mov	x1, x0
  42ef24:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ef28:	add	x0, x0, #0xb70
  42ef2c:	bl	403b30 <strcmp@plt>
  42ef30:	cmp	w0, #0x0
  42ef34:	b.ne	42ef6c <ferror@plt+0x2af5c>  // b.any
  42ef38:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ef3c:	add	x0, x0, #0x7f0
  42ef40:	mov	w1, #0x1                   	// #1
  42ef44:	str	w1, [x0, #16]
  42ef48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ef4c:	add	x0, x0, #0x7f0
  42ef50:	str	wzr, [x0, #12]
  42ef54:	ldr	w0, [sp, #140]
  42ef58:	lsl	x0, x0, #3
  42ef5c:	ldr	x1, [sp, #112]
  42ef60:	add	x0, x1, x0
  42ef64:	str	xzr, [x0]
  42ef68:	b	42f1d0 <ferror@plt+0x2b1c0>
  42ef6c:	ldr	w0, [sp, #140]
  42ef70:	lsl	x0, x0, #3
  42ef74:	ldr	x1, [sp, #112]
  42ef78:	add	x0, x1, x0
  42ef7c:	ldr	x0, [x0]
  42ef80:	mov	x1, x0
  42ef84:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ef88:	add	x0, x0, #0xb78
  42ef8c:	bl	403b30 <strcmp@plt>
  42ef90:	cmp	w0, #0x0
  42ef94:	b.ne	42efcc <ferror@plt+0x2afbc>  // b.any
  42ef98:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ef9c:	add	x0, x0, #0x7f0
  42efa0:	str	wzr, [x0, #16]
  42efa4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42efa8:	add	x0, x0, #0x7f0
  42efac:	mov	w1, #0x1                   	// #1
  42efb0:	str	w1, [x0, #12]
  42efb4:	ldr	w0, [sp, #140]
  42efb8:	lsl	x0, x0, #3
  42efbc:	ldr	x1, [sp, #112]
  42efc0:	add	x0, x1, x0
  42efc4:	str	xzr, [x0]
  42efc8:	b	42f1d0 <ferror@plt+0x2b1c0>
  42efcc:	ldr	w0, [sp, #140]
  42efd0:	lsl	x0, x0, #3
  42efd4:	ldr	x1, [sp, #112]
  42efd8:	add	x0, x1, x0
  42efdc:	ldr	x0, [x0]
  42efe0:	mov	x1, x0
  42efe4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42efe8:	add	x0, x0, #0xb88
  42efec:	bl	403b30 <strcmp@plt>
  42eff0:	cmp	w0, #0x0
  42eff4:	b.ne	42f020 <ferror@plt+0x2b010>  // b.any
  42eff8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42effc:	add	x0, x0, #0xe38
  42f000:	mov	w1, #0x1                   	// #1
  42f004:	str	w1, [x0]
  42f008:	ldr	w0, [sp, #140]
  42f00c:	lsl	x0, x0, #3
  42f010:	ldr	x1, [sp, #112]
  42f014:	add	x0, x1, x0
  42f018:	str	xzr, [x0]
  42f01c:	b	42f1d0 <ferror@plt+0x2b1c0>
  42f020:	ldr	w0, [sp, #140]
  42f024:	lsl	x0, x0, #3
  42f028:	ldr	x1, [sp, #112]
  42f02c:	add	x0, x1, x0
  42f030:	ldr	x0, [x0]
  42f034:	mov	x1, x0
  42f038:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f03c:	add	x0, x0, #0xb90
  42f040:	bl	403b30 <strcmp@plt>
  42f044:	cmp	w0, #0x0
  42f048:	b.eq	42f07c <ferror@plt+0x2b06c>  // b.none
  42f04c:	ldr	w0, [sp, #140]
  42f050:	lsl	x0, x0, #3
  42f054:	ldr	x1, [sp, #112]
  42f058:	add	x0, x1, x0
  42f05c:	ldr	x0, [x0]
  42f060:	mov	x2, #0x7                   	// #7
  42f064:	mov	x1, x0
  42f068:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f06c:	add	x0, x0, #0xb98
  42f070:	bl	403890 <strncmp@plt>
  42f074:	cmp	w0, #0x0
  42f078:	b.ne	42f12c <ferror@plt+0x2b11c>  // b.any
  42f07c:	ldr	w0, [sp, #140]
  42f080:	lsl	x0, x0, #3
  42f084:	ldr	x1, [sp, #112]
  42f088:	add	x0, x1, x0
  42f08c:	ldr	x0, [x0]
  42f090:	add	x0, x0, #0x6
  42f094:	str	x0, [sp, #104]
  42f098:	ldr	x0, [sp, #104]
  42f09c:	ldrb	w0, [x0]
  42f0a0:	cmp	w0, #0x3d
  42f0a4:	b.ne	42f0c0 <ferror@plt+0x2b0b0>  // b.any
  42f0a8:	ldr	x0, [sp, #104]
  42f0ac:	add	x1, x0, #0x1
  42f0b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f0b4:	add	x0, x0, #0xe40
  42f0b8:	str	x1, [x0]
  42f0bc:	b	42f114 <ferror@plt+0x2b104>
  42f0c0:	ldr	w0, [sp, #140]
  42f0c4:	add	w0, w0, #0x1
  42f0c8:	ldr	w1, [sp, #124]
  42f0cc:	cmp	w1, w0
  42f0d0:	b.ls	42f114 <ferror@plt+0x2b104>  // b.plast
  42f0d4:	ldr	w0, [sp, #140]
  42f0d8:	add	w1, w0, #0x1
  42f0dc:	str	w1, [sp, #140]
  42f0e0:	mov	w0, w0
  42f0e4:	lsl	x0, x0, #3
  42f0e8:	ldr	x1, [sp, #112]
  42f0ec:	add	x0, x1, x0
  42f0f0:	str	xzr, [x0]
  42f0f4:	ldr	w0, [sp, #140]
  42f0f8:	lsl	x0, x0, #3
  42f0fc:	ldr	x1, [sp, #112]
  42f100:	add	x0, x1, x0
  42f104:	ldr	x1, [x0]
  42f108:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f10c:	add	x0, x0, #0xe40
  42f110:	str	x1, [x0]
  42f114:	ldr	w0, [sp, #140]
  42f118:	lsl	x0, x0, #3
  42f11c:	ldr	x1, [sp, #112]
  42f120:	add	x0, x1, x0
  42f124:	str	xzr, [x0]
  42f128:	b	42f1d0 <ferror@plt+0x2b1c0>
  42f12c:	ldr	w0, [sp, #140]
  42f130:	lsl	x0, x0, #3
  42f134:	ldr	x1, [sp, #112]
  42f138:	add	x0, x1, x0
  42f13c:	ldr	x0, [x0]
  42f140:	mov	x1, x0
  42f144:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f148:	add	x0, x0, #0xba0
  42f14c:	bl	403b30 <strcmp@plt>
  42f150:	cmp	w0, #0x0
  42f154:	b.eq	42f1b0 <ferror@plt+0x2b1a0>  // b.none
  42f158:	ldr	w0, [sp, #140]
  42f15c:	lsl	x0, x0, #3
  42f160:	ldr	x1, [sp, #112]
  42f164:	add	x0, x1, x0
  42f168:	ldr	x0, [x0]
  42f16c:	mov	x1, x0
  42f170:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f174:	add	x0, x0, #0xba8
  42f178:	bl	403b30 <strcmp@plt>
  42f17c:	cmp	w0, #0x0
  42f180:	b.eq	42f1b0 <ferror@plt+0x2b1a0>  // b.none
  42f184:	ldr	w0, [sp, #140]
  42f188:	lsl	x0, x0, #3
  42f18c:	ldr	x1, [sp, #112]
  42f190:	add	x0, x1, x0
  42f194:	ldr	x0, [x0]
  42f198:	mov	x1, x0
  42f19c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f1a0:	add	x0, x0, #0xbb0
  42f1a4:	bl	403b30 <strcmp@plt>
  42f1a8:	cmp	w0, #0x0
  42f1ac:	b.ne	42f1d0 <ferror@plt+0x2b1c0>  // b.any
  42f1b0:	ldr	x0, [sp, #112]
  42f1b4:	ldr	x0, [x0]
  42f1b8:	mov	x1, x0
  42f1bc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f1c0:	add	x0, x0, #0xbb8
  42f1c4:	bl	403ed0 <printf@plt>
  42f1c8:	mov	w0, #0x0                   	// #0
  42f1cc:	bl	403560 <exit@plt>
  42f1d0:	ldr	w0, [sp, #140]
  42f1d4:	add	w0, w0, #0x1
  42f1d8:	str	w0, [sp, #140]
  42f1dc:	ldr	w1, [sp, #140]
  42f1e0:	ldr	w0, [sp, #124]
  42f1e4:	cmp	w1, w0
  42f1e8:	b.cc	42e5d8 <ferror@plt+0x2a5c8>  // b.lo, b.ul, b.last
  42f1ec:	mov	w0, #0x1                   	// #1
  42f1f0:	str	w0, [sp, #136]
  42f1f4:	mov	w0, #0x1                   	// #1
  42f1f8:	str	w0, [sp, #140]
  42f1fc:	b	42f280 <ferror@plt+0x2b270>
  42f200:	ldr	w0, [sp, #140]
  42f204:	lsl	x0, x0, #3
  42f208:	ldr	x1, [sp, #112]
  42f20c:	add	x0, x1, x0
  42f210:	ldr	x0, [x0]
  42f214:	cmp	x0, #0x0
  42f218:	b.eq	42f274 <ferror@plt+0x2b264>  // b.none
  42f21c:	ldr	w0, [sp, #140]
  42f220:	lsl	x0, x0, #3
  42f224:	ldr	x1, [sp, #112]
  42f228:	add	x1, x1, x0
  42f22c:	ldr	w0, [sp, #136]
  42f230:	add	w2, w0, #0x1
  42f234:	str	w2, [sp, #136]
  42f238:	mov	w0, w0
  42f23c:	lsl	x0, x0, #3
  42f240:	ldr	x2, [sp, #112]
  42f244:	add	x0, x2, x0
  42f248:	ldr	x1, [x1]
  42f24c:	str	x1, [x0]
  42f250:	ldr	w1, [sp, #140]
  42f254:	ldr	w0, [sp, #136]
  42f258:	cmp	w1, w0
  42f25c:	b.cc	42f274 <ferror@plt+0x2b264>  // b.lo, b.ul, b.last
  42f260:	ldr	w0, [sp, #140]
  42f264:	lsl	x0, x0, #3
  42f268:	ldr	x1, [sp, #112]
  42f26c:	add	x0, x1, x0
  42f270:	str	xzr, [x0]
  42f274:	ldr	w0, [sp, #140]
  42f278:	add	w0, w0, #0x1
  42f27c:	str	w0, [sp, #140]
  42f280:	ldr	w1, [sp, #140]
  42f284:	ldr	w0, [sp, #124]
  42f288:	cmp	w1, w0
  42f28c:	b.cc	42f200 <ferror@plt+0x2b1f0>  // b.lo, b.ul, b.last
  42f290:	ldr	w1, [sp, #136]
  42f294:	ldr	x0, [sp, #24]
  42f298:	str	w1, [x0]
  42f29c:	nop
  42f2a0:	ldp	x29, x30, [sp], #144
  42f2a4:	ret
  42f2a8:	stp	x29, x30, [sp, #-320]!
  42f2ac:	mov	x29, sp
  42f2b0:	stp	x19, x20, [sp, #16]
  42f2b4:	str	x21, [sp, #32]
  42f2b8:	str	x0, [sp, #56]
  42f2bc:	str	x1, [sp, #48]
  42f2c0:	str	x2, [sp, #272]
  42f2c4:	str	x3, [sp, #280]
  42f2c8:	str	x4, [sp, #288]
  42f2cc:	str	x5, [sp, #296]
  42f2d0:	str	x6, [sp, #304]
  42f2d4:	str	x7, [sp, #312]
  42f2d8:	str	q0, [sp, #144]
  42f2dc:	str	q1, [sp, #160]
  42f2e0:	str	q2, [sp, #176]
  42f2e4:	str	q3, [sp, #192]
  42f2e8:	str	q4, [sp, #208]
  42f2ec:	str	q5, [sp, #224]
  42f2f0:	str	q6, [sp, #240]
  42f2f4:	str	q7, [sp, #256]
  42f2f8:	mov	w0, #0x5                   	// #5
  42f2fc:	bl	419a40 <ferror@plt+0x15a30>
  42f300:	str	w0, [sp, #140]
  42f304:	ldr	w0, [sp, #140]
  42f308:	orr	w0, w0, #0x18
  42f30c:	str	w0, [sp, #140]
  42f310:	ldr	w0, [sp, #140]
  42f314:	bl	419a40 <ferror@plt+0x15a30>
  42f318:	ldr	x0, [sp, #56]
  42f31c:	cmp	x0, #0x0
  42f320:	b.ne	42f344 <ferror@plt+0x2b334>  // b.any
  42f324:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f328:	add	x2, x0, #0xea8
  42f32c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42f330:	add	x1, x0, #0x838
  42f334:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f338:	add	x0, x0, #0x858
  42f33c:	bl	41aa2c <ferror@plt+0x16a1c>
  42f340:	b	42f6e0 <ferror@plt+0x2b6d0>
  42f344:	ldr	x0, [sp, #48]
  42f348:	cmp	x0, #0x0
  42f34c:	b.ne	42f370 <ferror@plt+0x2b360>  // b.any
  42f350:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f354:	add	x2, x0, #0xeb8
  42f358:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42f35c:	add	x1, x0, #0x838
  42f360:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f364:	add	x0, x0, #0x858
  42f368:	bl	41aa2c <ferror@plt+0x16a1c>
  42f36c:	b	42f6e0 <ferror@plt+0x2b6d0>
  42f370:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f374:	add	x0, x0, #0x7f0
  42f378:	ldr	w0, [x0]
  42f37c:	cmp	w0, #0x0
  42f380:	b.eq	42f3a4 <ferror@plt+0x2b394>  // b.none
  42f384:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f388:	add	x2, x0, #0xec8
  42f38c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42f390:	add	x1, x0, #0x838
  42f394:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f398:	add	x0, x0, #0x858
  42f39c:	bl	41aa2c <ferror@plt+0x16a1c>
  42f3a0:	b	42f6e0 <ferror@plt+0x2b6d0>
  42f3a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f3a8:	add	x0, x0, #0x7f0
  42f3ac:	mov	w1, #0x1                   	// #1
  42f3b0:	str	w1, [x0]
  42f3b4:	add	x0, sp, #0x140
  42f3b8:	str	x0, [sp, #64]
  42f3bc:	add	x0, sp, #0x140
  42f3c0:	str	x0, [sp, #72]
  42f3c4:	add	x0, sp, #0x110
  42f3c8:	str	x0, [sp, #80]
  42f3cc:	mov	w0, #0xffffffd0            	// #-48
  42f3d0:	str	w0, [sp, #88]
  42f3d4:	mov	w0, #0xffffff80            	// #-128
  42f3d8:	str	w0, [sp, #92]
  42f3dc:	ldr	w1, [sp, #88]
  42f3e0:	ldr	x0, [sp, #64]
  42f3e4:	cmp	w1, #0x0
  42f3e8:	b.lt	42f3fc <ferror@plt+0x2b3ec>  // b.tstop
  42f3ec:	add	x1, x0, #0xf
  42f3f0:	and	x1, x1, #0xfffffffffffffff8
  42f3f4:	str	x1, [sp, #64]
  42f3f8:	b	42f42c <ferror@plt+0x2b41c>
  42f3fc:	add	w2, w1, #0x8
  42f400:	str	w2, [sp, #88]
  42f404:	ldr	w2, [sp, #88]
  42f408:	cmp	w2, #0x0
  42f40c:	b.le	42f420 <ferror@plt+0x2b410>
  42f410:	add	x1, x0, #0xf
  42f414:	and	x1, x1, #0xfffffffffffffff8
  42f418:	str	x1, [sp, #64]
  42f41c:	b	42f42c <ferror@plt+0x2b41c>
  42f420:	ldr	x2, [sp, #72]
  42f424:	sxtw	x0, w1
  42f428:	add	x0, x2, x0
  42f42c:	ldr	x0, [x0]
  42f430:	str	x0, [sp, #128]
  42f434:	ldr	x0, [sp, #128]
  42f438:	cmp	x0, #0x0
  42f43c:	b.eq	42f460 <ferror@plt+0x2b450>  // b.none
  42f440:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f444:	add	x2, x0, #0xef8
  42f448:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42f44c:	add	x1, x0, #0x838
  42f450:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f454:	add	x0, x0, #0x858
  42f458:	bl	41aa2c <ferror@plt+0x16a1c>
  42f45c:	b	42f6e0 <ferror@plt+0x2b6d0>
  42f460:	bl	423b38 <ferror@plt+0x1fb28>
  42f464:	mov	w19, w0
  42f468:	bl	423b38 <ferror@plt+0x1fb28>
  42f46c:	mov	w20, w0
  42f470:	bl	423b38 <ferror@plt+0x1fb28>
  42f474:	mov	w21, w0
  42f478:	bl	423b38 <ferror@plt+0x1fb28>
  42f47c:	mov	w6, w0
  42f480:	mov	w5, w21
  42f484:	mov	w4, w20
  42f488:	mov	w3, w19
  42f48c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f490:	add	x2, x0, #0xf08
  42f494:	mov	x1, #0x25                  	// #37
  42f498:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f49c:	add	x0, x0, #0xf08
  42f4a0:	bl	440c04 <ferror@plt+0x3cbf4>
  42f4a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f4a8:	add	x0, x0, #0xe40
  42f4ac:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  42f4b0:	add	x1, x1, #0xf08
  42f4b4:	str	x1, [x0]
  42f4b8:	ldr	x1, [sp, #48]
  42f4bc:	ldr	x0, [sp, #56]
  42f4c0:	bl	42e57c <ferror@plt+0x2a56c>
  42f4c4:	bl	43f1c0 <ferror@plt+0x3b1b0>
  42f4c8:	cmp	x0, #0x0
  42f4cc:	b.ne	42f4e0 <ferror@plt+0x2b4d0>  // b.any
  42f4d0:	ldr	x0, [sp, #48]
  42f4d4:	ldr	x0, [x0]
  42f4d8:	ldr	x0, [x0]
  42f4dc:	bl	43f1fc <ferror@plt+0x3b1ec>
  42f4e0:	mov	w0, #0x9fb6                	// #40886
  42f4e4:	movk	w0, #0xc8c4, lsl #16
  42f4e8:	bl	422f90 <ferror@plt+0x1ef80>
  42f4ec:	str	x0, [sp, #120]
  42f4f0:	ldr	x0, [sp, #120]
  42f4f4:	bl	423608 <ferror@plt+0x1f5f8>
  42f4f8:	str	w0, [sp, #116]
  42f4fc:	ldr	x0, [sp, #120]
  42f500:	bl	423608 <ferror@plt+0x1f5f8>
  42f504:	str	w0, [sp, #112]
  42f508:	ldr	x0, [sp, #120]
  42f50c:	bl	423608 <ferror@plt+0x1f5f8>
  42f510:	str	w0, [sp, #108]
  42f514:	ldr	x0, [sp, #120]
  42f518:	bl	423608 <ferror@plt+0x1f5f8>
  42f51c:	str	w0, [sp, #104]
  42f520:	ldr	w1, [sp, #116]
  42f524:	mov	w0, #0x9f9b                	// #40859
  42f528:	movk	w0, #0xfab3, lsl #16
  42f52c:	cmp	w1, w0
  42f530:	b.ne	42f570 <ferror@plt+0x2b560>  // b.any
  42f534:	ldr	w1, [sp, #112]
  42f538:	mov	w0, #0xfb0e                	// #64270
  42f53c:	movk	w0, #0xb948, lsl #16
  42f540:	cmp	w1, w0
  42f544:	b.ne	42f570 <ferror@plt+0x2b560>  // b.any
  42f548:	ldr	w1, [sp, #108]
  42f54c:	mov	w0, #0xbe26                	// #48678
  42f550:	movk	w0, #0x3d31, lsl #16
  42f554:	cmp	w1, w0
  42f558:	b.ne	42f570 <ferror@plt+0x2b560>  // b.any
  42f55c:	ldr	w1, [sp, #104]
  42f560:	mov	w0, #0x9d66                	// #40294
  42f564:	movk	w0, #0x43a1, lsl #16
  42f568:	cmp	w1, w0
  42f56c:	b.eq	42f588 <ferror@plt+0x2b578>  // b.none
  42f570:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f574:	add	x2, x0, #0xf20
  42f578:	mov	w1, #0x10                  	// #16
  42f57c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f580:	add	x0, x0, #0x858
  42f584:	bl	41a980 <ferror@plt+0x16970>
  42f588:	ldr	x0, [sp, #120]
  42f58c:	bl	423120 <ferror@plt+0x1f110>
  42f590:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f594:	add	x0, x0, #0xe40
  42f598:	ldr	x0, [x0]
  42f59c:	bl	42f6f0 <ferror@plt+0x2b6e0>
  42f5a0:	mov	x1, #0x0                   	// #0
  42f5a4:	adrp	x0, 431000 <ferror@plt+0x2cff0>
  42f5a8:	add	x0, x0, #0x554
  42f5ac:	bl	419cbc <ferror@plt+0x15cac>
  42f5b0:	bl	43f1c0 <ferror@plt+0x3b1b0>
  42f5b4:	mov	x1, x0
  42f5b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f5bc:	add	x0, x0, #0xe40
  42f5c0:	ldr	x0, [x0]
  42f5c4:	mov	x4, #0x0                   	// #0
  42f5c8:	mov	w3, #0x0                   	// #0
  42f5cc:	mov	x2, x0
  42f5d0:	mov	w0, #0x2                   	// #2
  42f5d4:	bl	42df64 <ferror@plt+0x29f54>
  42f5d8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f5dc:	add	x0, x0, #0xed8
  42f5e0:	ldr	x0, [x0]
  42f5e4:	bl	40e5e8 <ferror@plt+0xa5d8>
  42f5e8:	mov	x1, x0
  42f5ec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f5f0:	add	x0, x0, #0xee0
  42f5f4:	str	x1, [x0]
  42f5f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f5fc:	add	x0, x0, #0xee0
  42f600:	ldr	x2, [x0]
  42f604:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f608:	add	x1, x0, #0xf80
  42f60c:	mov	x0, x2
  42f610:	bl	42ba74 <ferror@plt+0x27a64>
  42f614:	cmp	w0, #0x0
  42f618:	b.eq	42f650 <ferror@plt+0x2b640>  // b.none
  42f61c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f620:	add	x0, x0, #0xee0
  42f624:	ldr	x0, [x0]
  42f628:	bl	40e5e8 <ferror@plt+0xa5d8>
  42f62c:	str	x0, [sp, #96]
  42f630:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f634:	add	x0, x0, #0xee0
  42f638:	ldr	x0, [x0]
  42f63c:	bl	4185e0 <ferror@plt+0x145d0>
  42f640:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f644:	add	x0, x0, #0xee0
  42f648:	ldr	x1, [sp, #96]
  42f64c:	str	x1, [x0]
  42f650:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f654:	add	x0, x0, #0xf88
  42f658:	bl	40b8cc <ferror@plt+0x78bc>
  42f65c:	mov	x1, x0
  42f660:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f664:	add	x0, x0, #0xee8
  42f668:	str	x1, [x0]
  42f66c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f670:	add	x0, x0, #0xee8
  42f674:	ldr	x0, [x0]
  42f678:	cmp	x0, #0x0
  42f67c:	b.ne	42f698 <ferror@plt+0x2b688>  // b.any
  42f680:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f684:	add	x0, x0, #0xee0
  42f688:	ldr	x1, [x0]
  42f68c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f690:	add	x0, x0, #0xee8
  42f694:	str	x1, [x0]
  42f698:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f69c:	add	x0, x0, #0xf98
  42f6a0:	bl	40b8cc <ferror@plt+0x78bc>
  42f6a4:	mov	x1, x0
  42f6a8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f6ac:	add	x0, x0, #0xef0
  42f6b0:	str	x1, [x0]
  42f6b4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f6b8:	add	x0, x0, #0xef0
  42f6bc:	ldr	x0, [x0]
  42f6c0:	cmp	x0, #0x0
  42f6c4:	b.ne	42f6e0 <ferror@plt+0x2b6d0>  // b.any
  42f6c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f6cc:	add	x0, x0, #0xee0
  42f6d0:	ldr	x1, [x0]
  42f6d4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f6d8:	add	x0, x0, #0xef0
  42f6dc:	str	x1, [x0]
  42f6e0:	ldp	x19, x20, [sp, #16]
  42f6e4:	ldr	x21, [sp, #32]
  42f6e8:	ldp	x29, x30, [sp], #320
  42f6ec:	ret
  42f6f0:	stp	x29, x30, [sp, #-96]!
  42f6f4:	mov	x29, sp
  42f6f8:	str	x0, [sp, #24]
  42f6fc:	str	wzr, [sp, #92]
  42f700:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f704:	add	x0, x0, #0xe48
  42f708:	ldr	x0, [x0]
  42f70c:	cmp	x0, #0x0
  42f710:	b.eq	42f724 <ferror@plt+0x2b714>  // b.none
  42f714:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f718:	add	x0, x0, #0xe48
  42f71c:	ldr	x0, [x0]
  42f720:	bl	423120 <ferror@plt+0x1f110>
  42f724:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f728:	add	x0, x0, #0xe48
  42f72c:	str	xzr, [x0]
  42f730:	b	42f740 <ferror@plt+0x2b730>
  42f734:	ldr	x0, [sp, #24]
  42f738:	add	x0, x0, #0x1
  42f73c:	str	x0, [sp, #24]
  42f740:	ldr	x0, [sp, #24]
  42f744:	ldrb	w0, [x0]
  42f748:	mov	w1, w0
  42f74c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f750:	add	x0, x0, #0xfa8
  42f754:	bl	403ca0 <strchr@plt>
  42f758:	cmp	x0, #0x0
  42f75c:	b.ne	42f734 <ferror@plt+0x2b724>  // b.any
  42f760:	mov	x2, #0x4                   	// #4
  42f764:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f768:	add	x1, x0, #0xfb0
  42f76c:	ldr	x0, [sp, #24]
  42f770:	bl	403890 <strncmp@plt>
  42f774:	cmp	w0, #0x0
  42f778:	b.ne	42f94c <ferror@plt+0x2b93c>  // b.any
  42f77c:	ldr	x0, [sp, #24]
  42f780:	add	x0, x0, #0x4
  42f784:	str	x0, [sp, #80]
  42f788:	ldr	x0, [sp, #80]
  42f78c:	bl	403530 <strlen@plt>
  42f790:	cmp	x0, #0x1f
  42f794:	b.ls	42f94c <ferror@plt+0x2b93c>  // b.plast
  42f798:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f79c:	add	x0, x0, #0xfe0
  42f7a0:	ldrh	w0, [x0]
  42f7a4:	strh	w0, [sp, #40]
  42f7a8:	stur	wzr, [sp, #42]
  42f7ac:	strh	wzr, [sp, #46]
  42f7b0:	strb	wzr, [sp, #48]
  42f7b4:	ldr	x0, [sp, #80]
  42f7b8:	ldr	x0, [x0]
  42f7bc:	str	x0, [sp, #40]
  42f7c0:	add	x1, sp, #0x38
  42f7c4:	add	x0, sp, #0x28
  42f7c8:	mov	w2, #0x10                  	// #16
  42f7cc:	bl	4294bc <ferror@plt+0x254ac>
  42f7d0:	str	w0, [sp, #64]
  42f7d4:	ldr	x0, [sp, #56]
  42f7d8:	cmp	x0, #0x0
  42f7dc:	b.eq	42f7f8 <ferror@plt+0x2b7e8>  // b.none
  42f7e0:	ldr	x0, [sp, #56]
  42f7e4:	ldrb	w0, [x0]
  42f7e8:	cmp	w0, #0x0
  42f7ec:	b.eq	42f7f8 <ferror@plt+0x2b7e8>  // b.none
  42f7f0:	mov	w0, #0x1                   	// #1
  42f7f4:	b	42f7fc <ferror@plt+0x2b7ec>
  42f7f8:	mov	w0, #0x0                   	// #0
  42f7fc:	mov	w1, w0
  42f800:	ldr	w0, [sp, #92]
  42f804:	add	w0, w0, w1
  42f808:	str	w0, [sp, #92]
  42f80c:	ldr	x0, [sp, #80]
  42f810:	add	x0, x0, #0x8
  42f814:	ldr	x0, [x0]
  42f818:	str	x0, [sp, #40]
  42f81c:	add	x1, sp, #0x38
  42f820:	add	x0, sp, #0x28
  42f824:	mov	w2, #0x10                  	// #16
  42f828:	bl	4294bc <ferror@plt+0x254ac>
  42f82c:	str	w0, [sp, #68]
  42f830:	ldr	x0, [sp, #56]
  42f834:	cmp	x0, #0x0
  42f838:	b.eq	42f854 <ferror@plt+0x2b844>  // b.none
  42f83c:	ldr	x0, [sp, #56]
  42f840:	ldrb	w0, [x0]
  42f844:	cmp	w0, #0x0
  42f848:	b.eq	42f854 <ferror@plt+0x2b844>  // b.none
  42f84c:	mov	w0, #0x1                   	// #1
  42f850:	b	42f858 <ferror@plt+0x2b848>
  42f854:	mov	w0, #0x0                   	// #0
  42f858:	mov	w1, w0
  42f85c:	ldr	w0, [sp, #92]
  42f860:	add	w0, w0, w1
  42f864:	str	w0, [sp, #92]
  42f868:	ldr	x0, [sp, #80]
  42f86c:	add	x0, x0, #0x10
  42f870:	ldr	x0, [x0]
  42f874:	str	x0, [sp, #40]
  42f878:	add	x1, sp, #0x38
  42f87c:	add	x0, sp, #0x28
  42f880:	mov	w2, #0x10                  	// #16
  42f884:	bl	4294bc <ferror@plt+0x254ac>
  42f888:	str	w0, [sp, #72]
  42f88c:	ldr	x0, [sp, #56]
  42f890:	cmp	x0, #0x0
  42f894:	b.eq	42f8b0 <ferror@plt+0x2b8a0>  // b.none
  42f898:	ldr	x0, [sp, #56]
  42f89c:	ldrb	w0, [x0]
  42f8a0:	cmp	w0, #0x0
  42f8a4:	b.eq	42f8b0 <ferror@plt+0x2b8a0>  // b.none
  42f8a8:	mov	w0, #0x1                   	// #1
  42f8ac:	b	42f8b4 <ferror@plt+0x2b8a4>
  42f8b0:	mov	w0, #0x0                   	// #0
  42f8b4:	mov	w1, w0
  42f8b8:	ldr	w0, [sp, #92]
  42f8bc:	add	w0, w0, w1
  42f8c0:	str	w0, [sp, #92]
  42f8c4:	ldr	x0, [sp, #80]
  42f8c8:	add	x0, x0, #0x18
  42f8cc:	ldr	x0, [x0]
  42f8d0:	str	x0, [sp, #40]
  42f8d4:	add	x1, sp, #0x38
  42f8d8:	add	x0, sp, #0x28
  42f8dc:	mov	w2, #0x10                  	// #16
  42f8e0:	bl	4294bc <ferror@plt+0x254ac>
  42f8e4:	str	w0, [sp, #76]
  42f8e8:	ldr	x0, [sp, #56]
  42f8ec:	cmp	x0, #0x0
  42f8f0:	b.eq	42f90c <ferror@plt+0x2b8fc>  // b.none
  42f8f4:	ldr	x0, [sp, #56]
  42f8f8:	ldrb	w0, [x0]
  42f8fc:	cmp	w0, #0x0
  42f900:	b.eq	42f90c <ferror@plt+0x2b8fc>  // b.none
  42f904:	mov	w0, #0x1                   	// #1
  42f908:	b	42f910 <ferror@plt+0x2b900>
  42f90c:	mov	w0, #0x0                   	// #0
  42f910:	mov	w1, w0
  42f914:	ldr	w0, [sp, #92]
  42f918:	add	w0, w0, w1
  42f91c:	str	w0, [sp, #92]
  42f920:	ldr	w0, [sp, #92]
  42f924:	cmp	w0, #0x0
  42f928:	b.ne	42f94c <ferror@plt+0x2b93c>  // b.any
  42f92c:	add	x0, sp, #0x40
  42f930:	mov	w1, #0x4                   	// #4
  42f934:	bl	422fc4 <ferror@plt+0x1efb4>
  42f938:	mov	x1, x0
  42f93c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f940:	add	x0, x0, #0xe48
  42f944:	str	x1, [x0]
  42f948:	b	42f96c <ferror@plt+0x2b95c>
  42f94c:	ldr	x3, [sp, #24]
  42f950:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f954:	add	x2, x0, #0xfb8
  42f958:	mov	w1, #0x4                   	// #4
  42f95c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42f960:	add	x0, x0, #0x858
  42f964:	bl	41a980 <ferror@plt+0x16970>
  42f968:	b	42f968 <ferror@plt+0x2b958>
  42f96c:	ldp	x29, x30, [sp], #96
  42f970:	ret
  42f974:	stp	x29, x30, [sp, #-16]!
  42f978:	mov	x29, sp
  42f97c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f980:	add	x0, x0, #0xe48
  42f984:	ldr	x0, [x0]
  42f988:	bl	423608 <ferror@plt+0x1f5f8>
  42f98c:	ldp	x29, x30, [sp], #16
  42f990:	ret
  42f994:	stp	x29, x30, [sp, #-32]!
  42f998:	mov	x29, sp
  42f99c:	str	w0, [sp, #28]
  42f9a0:	str	w1, [sp, #24]
  42f9a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f9a8:	add	x0, x0, #0xe48
  42f9ac:	ldr	x0, [x0]
  42f9b0:	ldr	w2, [sp, #24]
  42f9b4:	ldr	w1, [sp, #28]
  42f9b8:	bl	423874 <ferror@plt+0x1f864>
  42f9bc:	ldp	x29, x30, [sp], #32
  42f9c0:	ret
  42f9c4:	stp	x29, x30, [sp, #-16]!
  42f9c8:	mov	x29, sp
  42f9cc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f9d0:	add	x0, x0, #0xe48
  42f9d4:	ldr	x0, [x0]
  42f9d8:	bl	423a78 <ferror@plt+0x1fa68>
  42f9dc:	ldp	x29, x30, [sp], #16
  42f9e0:	ret
  42f9e4:	stp	x29, x30, [sp, #-32]!
  42f9e8:	mov	x29, sp
  42f9ec:	str	d0, [sp, #24]
  42f9f0:	str	d1, [sp, #16]
  42f9f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42f9f8:	add	x0, x0, #0xe48
  42f9fc:	ldr	x0, [x0]
  42fa00:	ldr	d1, [sp, #16]
  42fa04:	ldr	d0, [sp, #24]
  42fa08:	bl	423aec <ferror@plt+0x1fadc>
  42fa0c:	ldp	x29, x30, [sp], #32
  42fa10:	ret
  42fa14:	stp	x29, x30, [sp, #-16]!
  42fa18:	mov	x29, sp
  42fa1c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fa20:	add	x0, x0, #0xe70
  42fa24:	ldr	x0, [x0]
  42fa28:	cmp	x0, #0x0
  42fa2c:	b.ne	42fa44 <ferror@plt+0x2ba34>  // b.any
  42fa30:	bl	434504 <ferror@plt+0x304f4>
  42fa34:	mov	x1, x0
  42fa38:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fa3c:	add	x0, x0, #0xe70
  42fa40:	str	x1, [x0]
  42fa44:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fa48:	add	x0, x0, #0xe78
  42fa4c:	str	xzr, [x0]
  42fa50:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fa54:	add	x0, x0, #0xe70
  42fa58:	ldr	x0, [x0]
  42fa5c:	bl	434590 <ferror@plt+0x30580>
  42fa60:	nop
  42fa64:	ldp	x29, x30, [sp], #16
  42fa68:	ret
  42fa6c:	stp	x29, x30, [sp, #-16]!
  42fa70:	mov	x29, sp
  42fa74:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fa78:	add	x0, x0, #0xe70
  42fa7c:	ldr	x0, [x0]
  42fa80:	cmp	x0, #0x0
  42fa84:	b.eq	42faa0 <ferror@plt+0x2ba90>  // b.none
  42fa88:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fa8c:	add	x0, x0, #0xe70
  42fa90:	ldr	x0, [x0]
  42fa94:	mov	x1, #0x0                   	// #0
  42fa98:	bl	434768 <ferror@plt+0x30758>
  42fa9c:	b	42faa4 <ferror@plt+0x2ba94>
  42faa0:	movi	d0, #0x0
  42faa4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42faa8:	add	x0, x0, #0xe78
  42faac:	str	d0, [x0]
  42fab0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fab4:	add	x0, x0, #0xe78
  42fab8:	ldr	d0, [x0]
  42fabc:	ldp	x29, x30, [sp], #16
  42fac0:	ret
  42fac4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fac8:	add	x0, x0, #0xe78
  42facc:	ldr	d0, [x0]
  42fad0:	ret
  42fad4:	stp	x29, x30, [sp, #-304]!
  42fad8:	mov	x29, sp
  42fadc:	str	d0, [sp, #56]
  42fae0:	str	x0, [sp, #48]
  42fae4:	str	x1, [sp, #248]
  42fae8:	str	x2, [sp, #256]
  42faec:	str	x3, [sp, #264]
  42faf0:	str	x4, [sp, #272]
  42faf4:	str	x5, [sp, #280]
  42faf8:	str	x6, [sp, #288]
  42fafc:	str	x7, [sp, #296]
  42fb00:	str	q1, [sp, #128]
  42fb04:	str	q2, [sp, #144]
  42fb08:	str	q3, [sp, #160]
  42fb0c:	str	q4, [sp, #176]
  42fb10:	str	q5, [sp, #192]
  42fb14:	str	q6, [sp, #208]
  42fb18:	str	q7, [sp, #224]
  42fb1c:	ldr	d0, [sp, #56]
  42fb20:	bl	45230c <ferror@plt+0x4e2fc>
  42fb24:	str	q0, [sp, #96]
  42fb28:	add	x0, sp, #0x130
  42fb2c:	str	x0, [sp, #64]
  42fb30:	add	x0, sp, #0x130
  42fb34:	str	x0, [sp, #72]
  42fb38:	add	x0, sp, #0xf0
  42fb3c:	str	x0, [sp, #80]
  42fb40:	mov	w0, #0xffffffc8            	// #-56
  42fb44:	str	w0, [sp, #88]
  42fb48:	mov	w0, #0xffffff90            	// #-112
  42fb4c:	str	w0, [sp, #92]
  42fb50:	add	x2, sp, #0x10
  42fb54:	add	x3, sp, #0x40
  42fb58:	ldp	x0, x1, [x3]
  42fb5c:	stp	x0, x1, [x2]
  42fb60:	ldp	x0, x1, [x3, #16]
  42fb64:	stp	x0, x1, [x2, #16]
  42fb68:	add	x0, sp, #0x10
  42fb6c:	mov	x1, x0
  42fb70:	ldr	x0, [sp, #48]
  42fb74:	bl	428f40 <ferror@plt+0x24f30>
  42fb78:	str	x0, [sp, #120]
  42fb7c:	add	x0, sp, #0x60
  42fb80:	mov	x4, x0
  42fb84:	mov	w3, #0x1                   	// #1
  42fb88:	mov	x2, #0x0                   	// #0
  42fb8c:	ldr	x1, [sp, #120]
  42fb90:	mov	w0, #0x7                   	// #7
  42fb94:	bl	42df64 <ferror@plt+0x29f54>
  42fb98:	ldr	x0, [sp, #120]
  42fb9c:	bl	4185e0 <ferror@plt+0x145d0>
  42fba0:	nop
  42fba4:	ldp	x29, x30, [sp], #304
  42fba8:	ret
  42fbac:	stp	x29, x30, [sp, #-304]!
  42fbb0:	mov	x29, sp
  42fbb4:	str	d0, [sp, #56]
  42fbb8:	str	x0, [sp, #48]
  42fbbc:	str	x1, [sp, #248]
  42fbc0:	str	x2, [sp, #256]
  42fbc4:	str	x3, [sp, #264]
  42fbc8:	str	x4, [sp, #272]
  42fbcc:	str	x5, [sp, #280]
  42fbd0:	str	x6, [sp, #288]
  42fbd4:	str	x7, [sp, #296]
  42fbd8:	str	q1, [sp, #128]
  42fbdc:	str	q2, [sp, #144]
  42fbe0:	str	q3, [sp, #160]
  42fbe4:	str	q4, [sp, #176]
  42fbe8:	str	q5, [sp, #192]
  42fbec:	str	q6, [sp, #208]
  42fbf0:	str	q7, [sp, #224]
  42fbf4:	ldr	d0, [sp, #56]
  42fbf8:	bl	45230c <ferror@plt+0x4e2fc>
  42fbfc:	str	q0, [sp, #96]
  42fc00:	add	x0, sp, #0x130
  42fc04:	str	x0, [sp, #64]
  42fc08:	add	x0, sp, #0x130
  42fc0c:	str	x0, [sp, #72]
  42fc10:	add	x0, sp, #0xf0
  42fc14:	str	x0, [sp, #80]
  42fc18:	mov	w0, #0xffffffc8            	// #-56
  42fc1c:	str	w0, [sp, #88]
  42fc20:	mov	w0, #0xffffff90            	// #-112
  42fc24:	str	w0, [sp, #92]
  42fc28:	add	x2, sp, #0x10
  42fc2c:	add	x3, sp, #0x40
  42fc30:	ldp	x0, x1, [x3]
  42fc34:	stp	x0, x1, [x2]
  42fc38:	ldp	x0, x1, [x3, #16]
  42fc3c:	stp	x0, x1, [x2, #16]
  42fc40:	add	x0, sp, #0x10
  42fc44:	mov	x1, x0
  42fc48:	ldr	x0, [sp, #48]
  42fc4c:	bl	428f40 <ferror@plt+0x24f30>
  42fc50:	str	x0, [sp, #120]
  42fc54:	add	x0, sp, #0x60
  42fc58:	mov	x4, x0
  42fc5c:	mov	w3, #0x1                   	// #1
  42fc60:	mov	x2, #0x0                   	// #0
  42fc64:	ldr	x1, [sp, #120]
  42fc68:	mov	w0, #0x8                   	// #8
  42fc6c:	bl	42df64 <ferror@plt+0x29f54>
  42fc70:	ldr	x0, [sp, #120]
  42fc74:	bl	4185e0 <ferror@plt+0x145d0>
  42fc78:	nop
  42fc7c:	ldp	x29, x30, [sp], #304
  42fc80:	ret
  42fc84:	stp	x29, x30, [sp, #-304]!
  42fc88:	mov	x29, sp
  42fc8c:	str	x0, [sp, #56]
  42fc90:	str	x1, [sp, #248]
  42fc94:	str	x2, [sp, #256]
  42fc98:	str	x3, [sp, #264]
  42fc9c:	str	x4, [sp, #272]
  42fca0:	str	x5, [sp, #280]
  42fca4:	str	x6, [sp, #288]
  42fca8:	str	x7, [sp, #296]
  42fcac:	str	q0, [sp, #112]
  42fcb0:	str	q1, [sp, #128]
  42fcb4:	str	q2, [sp, #144]
  42fcb8:	str	q3, [sp, #160]
  42fcbc:	str	q4, [sp, #176]
  42fcc0:	str	q5, [sp, #192]
  42fcc4:	str	q6, [sp, #208]
  42fcc8:	str	q7, [sp, #224]
  42fccc:	add	x0, sp, #0x130
  42fcd0:	str	x0, [sp, #72]
  42fcd4:	add	x0, sp, #0x130
  42fcd8:	str	x0, [sp, #80]
  42fcdc:	add	x0, sp, #0xf0
  42fce0:	str	x0, [sp, #88]
  42fce4:	mov	w0, #0xffffffc8            	// #-56
  42fce8:	str	w0, [sp, #96]
  42fcec:	mov	w0, #0xffffff80            	// #-128
  42fcf0:	str	w0, [sp, #100]
  42fcf4:	add	x2, sp, #0x10
  42fcf8:	add	x3, sp, #0x48
  42fcfc:	ldp	x0, x1, [x3]
  42fd00:	stp	x0, x1, [x2]
  42fd04:	ldp	x0, x1, [x3, #16]
  42fd08:	stp	x0, x1, [x2, #16]
  42fd0c:	add	x0, sp, #0x10
  42fd10:	mov	x1, x0
  42fd14:	ldr	x0, [sp, #56]
  42fd18:	bl	428f40 <ferror@plt+0x24f30>
  42fd1c:	str	x0, [sp, #104]
  42fd20:	mov	x4, #0x0                   	// #0
  42fd24:	mov	w3, #0x0                   	// #0
  42fd28:	mov	x2, #0x0                   	// #0
  42fd2c:	ldr	x1, [sp, #104]
  42fd30:	mov	w0, #0x9                   	// #9
  42fd34:	bl	42df64 <ferror@plt+0x29f54>
  42fd38:	ldr	x0, [sp, #104]
  42fd3c:	bl	4185e0 <ferror@plt+0x145d0>
  42fd40:	nop
  42fd44:	ldp	x29, x30, [sp], #304
  42fd48:	ret
  42fd4c:	stp	x29, x30, [sp, #-32]!
  42fd50:	mov	x29, sp
  42fd54:	str	x0, [sp, #24]
  42fd58:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fd5c:	add	x0, x0, #0xeb8
  42fd60:	ldr	x0, [x0]
  42fd64:	bl	4185e0 <ferror@plt+0x145d0>
  42fd68:	ldr	x0, [sp, #24]
  42fd6c:	bl	428d58 <ferror@plt+0x24d48>
  42fd70:	mov	x1, x0
  42fd74:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fd78:	add	x0, x0, #0xeb8
  42fd7c:	str	x1, [x0]
  42fd80:	nop
  42fd84:	ldp	x29, x30, [sp], #32
  42fd88:	ret
  42fd8c:	stp	x29, x30, [sp, #-64]!
  42fd90:	mov	x29, sp
  42fd94:	str	x0, [sp, #24]
  42fd98:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fd9c:	add	x0, x0, #0xeb8
  42fda0:	ldr	x0, [x0]
  42fda4:	cmp	x0, #0x0
  42fda8:	b.ne	42fdcc <ferror@plt+0x2bdbc>  // b.any
  42fdac:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42fdb0:	add	x2, x0, #0xff0
  42fdb4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42fdb8:	add	x1, x0, #0x848
  42fdbc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42fdc0:	add	x0, x0, #0x858
  42fdc4:	bl	41aa2c <ferror@plt+0x16a1c>
  42fdc8:	b	42feb8 <ferror@plt+0x2bea8>
  42fdcc:	ldr	x0, [sp, #24]
  42fdd0:	cmp	x0, #0x0
  42fdd4:	b.ne	42fdf8 <ferror@plt+0x2bde8>  // b.any
  42fdd8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42fddc:	add	x2, x0, #0x8
  42fde0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42fde4:	add	x1, x0, #0x848
  42fde8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42fdec:	add	x0, x0, #0x858
  42fdf0:	bl	41aa2c <ferror@plt+0x16a1c>
  42fdf4:	b	42feb8 <ferror@plt+0x2bea8>
  42fdf8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fdfc:	add	x0, x0, #0xeb8
  42fe00:	ldr	x2, [x0]
  42fe04:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42fe08:	add	x1, x0, #0x20
  42fe0c:	mov	x0, x2
  42fe10:	bl	403e40 <strstr@plt>
  42fe14:	str	x0, [sp, #56]
  42fe18:	ldr	x0, [sp, #56]
  42fe1c:	cmp	x0, #0x0
  42fe20:	b.eq	42fe98 <ferror@plt+0x2be88>  // b.none
  42fe24:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fe28:	add	x0, x0, #0xeb8
  42fe2c:	ldr	x2, [x0]
  42fe30:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fe34:	add	x0, x0, #0xeb8
  42fe38:	ldr	x0, [x0]
  42fe3c:	ldr	x1, [sp, #56]
  42fe40:	sub	x0, x1, x0
  42fe44:	mov	x1, x0
  42fe48:	mov	x0, x2
  42fe4c:	bl	428e04 <ferror@plt+0x24df4>
  42fe50:	str	x0, [sp, #48]
  42fe54:	ldr	x0, [sp, #56]
  42fe58:	add	x0, x0, #0x2
  42fe5c:	mov	x3, #0x0                   	// #0
  42fe60:	mov	x2, x0
  42fe64:	ldr	x1, [sp, #24]
  42fe68:	ldr	x0, [sp, #48]
  42fe6c:	bl	42903c <ferror@plt+0x2502c>
  42fe70:	str	x0, [sp, #40]
  42fe74:	ldr	x0, [sp, #48]
  42fe78:	bl	4185e0 <ferror@plt+0x145d0>
  42fe7c:	ldr	x1, [sp, #40]
  42fe80:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42fe84:	add	x0, x0, #0x28
  42fe88:	bl	42fc84 <ferror@plt+0x2bc74>
  42fe8c:	ldr	x0, [sp, #40]
  42fe90:	bl	4185e0 <ferror@plt+0x145d0>
  42fe94:	b	42feb8 <ferror@plt+0x2bea8>
  42fe98:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fe9c:	add	x0, x0, #0xeb8
  42fea0:	ldr	x0, [x0]
  42fea4:	ldr	x2, [sp, #24]
  42fea8:	mov	x1, x0
  42feac:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42feb0:	add	x0, x0, #0x40
  42feb4:	bl	42fc84 <ferror@plt+0x2bc74>
  42feb8:	ldp	x29, x30, [sp], #64
  42febc:	ret
  42fec0:	stp	x29, x30, [sp, #-32]!
  42fec4:	mov	x29, sp
  42fec8:	str	x19, [sp, #16]
  42fecc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fed0:	add	x0, x0, #0xe90
  42fed4:	ldr	x0, [x0]
  42fed8:	cmp	x0, #0x0
  42fedc:	b.ne	42ff2c <ferror@plt+0x2bf1c>  // b.any
  42fee0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42fee4:	add	x0, x0, #0x58
  42fee8:	bl	4307d4 <ferror@plt+0x2c7c4>
  42feec:	mov	x1, x0
  42fef0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42fef4:	add	x0, x0, #0xe90
  42fef8:	str	x1, [x0]
  42fefc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ff00:	add	x0, x0, #0xe90
  42ff04:	ldr	x0, [x0]
  42ff08:	ldr	x0, [x0]
  42ff0c:	bl	4185e0 <ferror@plt+0x145d0>
  42ff10:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ff14:	add	x0, x0, #0xe90
  42ff18:	ldr	x19, [x0]
  42ff1c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ff20:	add	x0, x0, #0x7b0
  42ff24:	bl	428d58 <ferror@plt+0x24d48>
  42ff28:	str	x0, [x19]
  42ff2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  42ff30:	add	x0, x0, #0xe90
  42ff34:	ldr	x0, [x0]
  42ff38:	ldr	x19, [sp, #16]
  42ff3c:	ldp	x29, x30, [sp], #32
  42ff40:	ret
  42ff44:	stp	x29, x30, [sp, #-16]!
  42ff48:	mov	x29, sp
  42ff4c:	bl	42fec0 <ferror@plt+0x2beb0>
  42ff50:	bl	431330 <ferror@plt+0x2d320>
  42ff54:	ldp	x29, x30, [sp], #16
  42ff58:	ret
  42ff5c:	stp	x29, x30, [sp, #-80]!
  42ff60:	mov	x29, sp
  42ff64:	str	x0, [sp, #56]
  42ff68:	str	x1, [sp, #48]
  42ff6c:	str	x2, [sp, #40]
  42ff70:	str	x3, [sp, #32]
  42ff74:	str	x4, [sp, #24]
  42ff78:	str	x5, [sp, #16]
  42ff7c:	ldr	x0, [sp, #56]
  42ff80:	cmp	x0, #0x0
  42ff84:	b.ne	42ffac <ferror@plt+0x2bf9c>  // b.any
  42ff88:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42ff8c:	add	x2, x0, #0x60
  42ff90:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42ff94:	add	x1, x0, #0x858
  42ff98:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ff9c:	add	x0, x0, #0x858
  42ffa0:	bl	41aa2c <ferror@plt+0x16a1c>
  42ffa4:	mov	x0, #0x0                   	// #0
  42ffa8:	b	4300ac <ferror@plt+0x2c09c>
  42ffac:	mov	w1, #0x2f                  	// #47
  42ffb0:	ldr	x0, [sp, #56]
  42ffb4:	bl	403ca0 <strchr@plt>
  42ffb8:	cmp	x0, #0x0
  42ffbc:	b.eq	42ffe4 <ferror@plt+0x2bfd4>  // b.none
  42ffc0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42ffc4:	add	x2, x0, #0x78
  42ffc8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42ffcc:	add	x1, x0, #0x858
  42ffd0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  42ffd4:	add	x0, x0, #0x858
  42ffd8:	bl	41aa2c <ferror@plt+0x16a1c>
  42ffdc:	mov	x0, #0x0                   	// #0
  42ffe0:	b	4300ac <ferror@plt+0x2c09c>
  42ffe4:	ldr	x0, [sp, #56]
  42ffe8:	ldrb	w0, [x0]
  42ffec:	cmp	w0, #0x0
  42fff0:	b.ne	430018 <ferror@plt+0x2c008>  // b.any
  42fff4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  42fff8:	add	x2, x0, #0x98
  42fffc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430000:	add	x1, x0, #0x858
  430004:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430008:	add	x0, x0, #0x858
  43000c:	bl	41aa2c <ferror@plt+0x16a1c>
  430010:	mov	x0, #0x0                   	// #0
  430014:	b	4300ac <ferror@plt+0x2c09c>
  430018:	ldr	x0, [sp, #24]
  43001c:	cmp	x0, #0x0
  430020:	b.ne	430048 <ferror@plt+0x2c038>  // b.any
  430024:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430028:	add	x2, x0, #0xb0
  43002c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430030:	add	x1, x0, #0x858
  430034:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430038:	add	x0, x0, #0x858
  43003c:	bl	41aa2c <ferror@plt+0x16a1c>
  430040:	mov	x0, #0x0                   	// #0
  430044:	b	4300ac <ferror@plt+0x2c09c>
  430048:	mov	x0, #0x30                  	// #48
  43004c:	bl	426230 <ferror@plt+0x22220>
  430050:	str	x0, [sp, #72]
  430054:	ldr	x0, [sp, #56]
  430058:	bl	428d58 <ferror@plt+0x24d48>
  43005c:	mov	x1, x0
  430060:	ldr	x0, [sp, #72]
  430064:	str	x1, [x0]
  430068:	ldr	x0, [sp, #72]
  43006c:	ldr	x1, [sp, #40]
  430070:	str	x1, [x0, #40]
  430074:	ldr	x0, [sp, #48]
  430078:	mov	w1, w0
  43007c:	ldr	x0, [sp, #72]
  430080:	str	w1, [x0, #8]
  430084:	ldr	x0, [sp, #72]
  430088:	ldr	x1, [sp, #32]
  43008c:	str	x1, [x0, #16]
  430090:	ldr	x0, [sp, #72]
  430094:	ldr	x1, [sp, #24]
  430098:	str	x1, [x0, #24]
  43009c:	ldr	x0, [sp, #72]
  4300a0:	ldr	x1, [sp, #16]
  4300a4:	str	x1, [x0, #32]
  4300a8:	ldr	x0, [sp, #72]
  4300ac:	ldp	x29, x30, [sp], #80
  4300b0:	ret
  4300b4:	stp	x29, x30, [sp, #-48]!
  4300b8:	mov	x29, sp
  4300bc:	str	x0, [sp, #24]
  4300c0:	str	x1, [sp, #16]
  4300c4:	ldr	x0, [sp, #24]
  4300c8:	str	x0, [sp, #40]
  4300cc:	ldr	x0, [sp, #16]
  4300d0:	str	x0, [sp, #32]
  4300d4:	ldr	x0, [sp, #40]
  4300d8:	ldr	x0, [x0]
  4300dc:	ldr	x1, [sp, #32]
  4300e0:	bl	403b30 <strcmp@plt>
  4300e4:	ldp	x29, x30, [sp], #48
  4300e8:	ret
  4300ec:	stp	x29, x30, [sp, #-128]!
  4300f0:	mov	x29, sp
  4300f4:	str	x0, [sp, #56]
  4300f8:	str	x1, [sp, #48]
  4300fc:	str	x2, [sp, #40]
  430100:	str	x3, [sp, #32]
  430104:	str	x4, [sp, #24]
  430108:	str	x5, [sp, #16]
  43010c:	ldr	x0, [sp, #56]
  430110:	cmp	x0, #0x0
  430114:	b.ne	430138 <ferror@plt+0x2c128>  // b.any
  430118:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43011c:	add	x2, x0, #0xc8
  430120:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430124:	add	x1, x0, #0x870
  430128:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43012c:	add	x0, x0, #0x858
  430130:	bl	41aa2c <ferror@plt+0x16a1c>
  430134:	b	43034c <ferror@plt+0x2c33c>
  430138:	ldr	x0, [sp, #56]
  43013c:	bl	40e344 <ferror@plt+0xa334>
  430140:	cmp	w0, #0x0
  430144:	b.ne	430168 <ferror@plt+0x2c158>  // b.any
  430148:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43014c:	add	x2, x0, #0xe0
  430150:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430154:	add	x1, x0, #0x870
  430158:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43015c:	add	x0, x0, #0x858
  430160:	bl	41aa2c <ferror@plt+0x16a1c>
  430164:	b	43034c <ferror@plt+0x2c33c>
  430168:	ldr	x0, [sp, #24]
  43016c:	cmp	x0, #0x0
  430170:	b.ne	430194 <ferror@plt+0x2c184>  // b.any
  430174:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430178:	add	x2, x0, #0x100
  43017c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430180:	add	x1, x0, #0x870
  430184:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430188:	add	x0, x0, #0x858
  43018c:	bl	41aa2c <ferror@plt+0x16a1c>
  430190:	b	43034c <ferror@plt+0x2c33c>
  430194:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430198:	add	x0, x0, #0xe88
  43019c:	ldr	x3, [x0]
  4301a0:	adrp	x0, 431000 <ferror@plt+0x2cff0>
  4301a4:	add	x2, x0, #0xde4
  4301a8:	ldr	x1, [sp, #56]
  4301ac:	mov	x0, x3
  4301b0:	bl	42838c <ferror@plt+0x2437c>
  4301b4:	cmp	x0, #0x0
  4301b8:	b.ne	430348 <ferror@plt+0x2c338>  // b.any
  4301bc:	bl	42fec0 <ferror@plt+0x2beb0>
  4301c0:	str	x0, [sp, #112]
  4301c4:	mov	w2, #0xffffffff            	// #-1
  4301c8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4301cc:	add	x1, x0, #0x120
  4301d0:	ldr	x0, [sp, #56]
  4301d4:	bl	42aaa4 <ferror@plt+0x26a94>
  4301d8:	str	x0, [sp, #96]
  4301dc:	str	wzr, [sp, #124]
  4301e0:	b	430320 <ferror@plt+0x2c310>
  4301e4:	ldr	w0, [sp, #124]
  4301e8:	lsl	x0, x0, #3
  4301ec:	ldr	x1, [sp, #96]
  4301f0:	add	x0, x1, x0
  4301f4:	ldr	x0, [x0]
  4301f8:	str	x0, [sp, #88]
  4301fc:	ldr	w0, [sp, #124]
  430200:	add	w0, w0, #0x1
  430204:	mov	w0, w0
  430208:	lsl	x0, x0, #3
  43020c:	ldr	x1, [sp, #96]
  430210:	add	x0, x1, x0
  430214:	ldr	x0, [x0]
  430218:	cmp	x0, #0x0
  43021c:	cset	w0, eq  // eq = none
  430220:	and	w0, w0, #0xff
  430224:	str	w0, [sp, #84]
  430228:	ldr	w0, [sp, #84]
  43022c:	cmp	w0, #0x0
  430230:	b.eq	430264 <ferror@plt+0x2c254>  // b.none
  430234:	ldr	x0, [sp, #88]
  430238:	ldrb	w0, [x0]
  43023c:	cmp	w0, #0x0
  430240:	b.ne	430264 <ferror@plt+0x2c254>  // b.any
  430244:	ldr	x3, [sp, #56]
  430248:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43024c:	add	x2, x0, #0x128
  430250:	mov	w1, #0x4                   	// #4
  430254:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430258:	add	x0, x0, #0x858
  43025c:	bl	41a980 <ferror@plt+0x16970>
  430260:	b	430260 <ferror@plt+0x2c250>
  430264:	ldr	x0, [sp, #88]
  430268:	ldrb	w0, [x0]
  43026c:	cmp	w0, #0x0
  430270:	b.eq	430310 <ferror@plt+0x2c300>  // b.none
  430274:	ldr	w0, [sp, #84]
  430278:	cmp	w0, #0x0
  43027c:	b.ne	4302e0 <ferror@plt+0x2c2d0>  // b.any
  430280:	ldr	x0, [sp, #112]
  430284:	ldr	x3, [x0, #8]
  430288:	adrp	x0, 430000 <ferror@plt+0x2bff0>
  43028c:	add	x2, x0, #0xb4
  430290:	ldr	x1, [sp, #88]
  430294:	mov	x0, x3
  430298:	bl	42838c <ferror@plt+0x2437c>
  43029c:	str	x0, [sp, #64]
  4302a0:	ldr	x0, [sp, #64]
  4302a4:	cmp	x0, #0x0
  4302a8:	b.eq	4302bc <ferror@plt+0x2c2ac>  // b.none
  4302ac:	ldr	x0, [sp, #64]
  4302b0:	ldr	x0, [x0]
  4302b4:	str	x0, [sp, #104]
  4302b8:	b	4302d4 <ferror@plt+0x2c2c4>
  4302bc:	ldr	x0, [sp, #88]
  4302c0:	bl	4307d4 <ferror@plt+0x2c7c4>
  4302c4:	str	x0, [sp, #104]
  4302c8:	ldr	x1, [sp, #104]
  4302cc:	ldr	x0, [sp, #112]
  4302d0:	bl	430934 <ferror@plt+0x2c924>
  4302d4:	ldr	x0, [sp, #104]
  4302d8:	str	x0, [sp, #112]
  4302dc:	b	430314 <ferror@plt+0x2c304>
  4302e0:	ldr	x5, [sp, #16]
  4302e4:	ldr	x4, [sp, #24]
  4302e8:	ldr	x3, [sp, #32]
  4302ec:	ldr	x2, [sp, #40]
  4302f0:	ldr	x1, [sp, #48]
  4302f4:	ldr	x0, [sp, #88]
  4302f8:	bl	42ff5c <ferror@plt+0x2bf4c>
  4302fc:	str	x0, [sp, #72]
  430300:	ldr	x1, [sp, #72]
  430304:	ldr	x0, [sp, #112]
  430308:	bl	4308a8 <ferror@plt+0x2c898>
  43030c:	b	430314 <ferror@plt+0x2c304>
  430310:	nop
  430314:	ldr	w0, [sp, #124]
  430318:	add	w0, w0, #0x1
  43031c:	str	w0, [sp, #124]
  430320:	ldr	w0, [sp, #124]
  430324:	lsl	x0, x0, #3
  430328:	ldr	x1, [sp, #96]
  43032c:	add	x0, x1, x0
  430330:	ldr	x0, [x0]
  430334:	cmp	x0, #0x0
  430338:	b.ne	4301e4 <ferror@plt+0x2c1d4>  // b.any
  43033c:	ldr	x0, [sp, #96]
  430340:	bl	42af6c <ferror@plt+0x26f5c>
  430344:	b	43034c <ferror@plt+0x2c33c>
  430348:	nop
  43034c:	ldp	x29, x30, [sp], #128
  430350:	ret
  430354:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430358:	add	x0, x0, #0x7e8
  43035c:	mov	w1, #0x2                   	// #2
  430360:	str	w1, [x0]
  430364:	nop
  430368:	ret
  43036c:	stp	x29, x30, [sp, #-32]!
  430370:	mov	x29, sp
  430374:	str	x0, [sp, #24]
  430378:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43037c:	add	x0, x0, #0x7e8
  430380:	mov	w1, #0x3                   	// #3
  430384:	str	w1, [x0]
  430388:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43038c:	add	x0, x0, #0xe60
  430390:	ldr	x0, [x0]
  430394:	bl	4185e0 <ferror@plt+0x145d0>
  430398:	ldr	x0, [sp, #24]
  43039c:	bl	428d58 <ferror@plt+0x24d48>
  4303a0:	mov	x1, x0
  4303a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4303a8:	add	x0, x0, #0xe60
  4303ac:	str	x1, [x0]
  4303b0:	nop
  4303b4:	ldp	x29, x30, [sp], #32
  4303b8:	ret
  4303bc:	stp	x29, x30, [sp, #-32]!
  4303c0:	mov	x29, sp
  4303c4:	str	x0, [sp, #24]
  4303c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4303cc:	add	x0, x0, #0x7e8
  4303d0:	mov	w1, #0x1                   	// #1
  4303d4:	str	w1, [x0]
  4303d8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4303dc:	add	x0, x0, #0xe60
  4303e0:	ldr	x0, [x0]
  4303e4:	bl	4185e0 <ferror@plt+0x145d0>
  4303e8:	ldr	x0, [sp, #24]
  4303ec:	bl	428d58 <ferror@plt+0x24d48>
  4303f0:	mov	x1, x0
  4303f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4303f8:	add	x0, x0, #0xe60
  4303fc:	str	x1, [x0]
  430400:	nop
  430404:	ldp	x29, x30, [sp], #32
  430408:	ret
  43040c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430410:	add	x0, x0, #0x7e8
  430414:	ldr	w0, [x0]
  430418:	cmp	w0, #0x0
  43041c:	cset	w0, ne  // ne = any
  430420:	and	w0, w0, #0xff
  430424:	ret
  430428:	stp	x29, x30, [sp, #-16]!
  43042c:	mov	x29, sp
  430430:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430434:	add	x0, x0, #0x7f0
  430438:	ldr	w0, [x0]
  43043c:	cmp	w0, #0x0
  430440:	b.ne	430460 <ferror@plt+0x2c450>  // b.any
  430444:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430448:	add	x2, x0, #0x148
  43044c:	mov	w1, #0x4                   	// #4
  430450:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430454:	add	x0, x0, #0x858
  430458:	bl	41a980 <ferror@plt+0x16970>
  43045c:	b	43045c <ferror@plt+0x2c44c>
  430460:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430464:	add	x0, x0, #0xec8
  430468:	mov	w1, #0x1                   	// #1
  43046c:	str	w1, [x0]
  430470:	nop
  430474:	ldp	x29, x30, [sp], #16
  430478:	ret
  43047c:	stp	x29, x30, [sp, #-32]!
  430480:	mov	x29, sp
  430484:	str	x0, [sp, #24]
  430488:	str	x1, [sp, #16]
  43048c:	ldr	x0, [sp, #24]
  430490:	cmp	x0, #0x0
  430494:	b.ne	4304b8 <ferror@plt+0x2c4a8>  // b.any
  430498:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43049c:	add	x2, x0, #0xc8
  4304a0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4304a4:	add	x1, x0, #0x888
  4304a8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4304ac:	add	x0, x0, #0x858
  4304b0:	bl	41aa2c <ferror@plt+0x16a1c>
  4304b4:	b	430530 <ferror@plt+0x2c520>
  4304b8:	ldr	x0, [sp, #24]
  4304bc:	ldrb	w0, [x0]
  4304c0:	cmp	w0, #0x2f
  4304c4:	b.eq	4304e8 <ferror@plt+0x2c4d8>  // b.none
  4304c8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4304cc:	add	x2, x0, #0x188
  4304d0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4304d4:	add	x1, x0, #0x888
  4304d8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4304dc:	add	x0, x0, #0x858
  4304e0:	bl	41aa2c <ferror@plt+0x16a1c>
  4304e4:	b	430530 <ferror@plt+0x2c520>
  4304e8:	ldr	x0, [sp, #16]
  4304ec:	cmp	x0, #0x0
  4304f0:	b.ne	430514 <ferror@plt+0x2c504>  // b.any
  4304f4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4304f8:	add	x2, x0, #0x1a0
  4304fc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430500:	add	x1, x0, #0x888
  430504:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430508:	add	x0, x0, #0x858
  43050c:	bl	41aa2c <ferror@plt+0x16a1c>
  430510:	b	430530 <ferror@plt+0x2c520>
  430514:	mov	x5, #0x0                   	// #0
  430518:	ldr	x4, [sp, #16]
  43051c:	mov	x3, #0x0                   	// #0
  430520:	mov	x2, #0x0                   	// #0
  430524:	mov	x1, #0x0                   	// #0
  430528:	ldr	x0, [sp, #24]
  43052c:	bl	4300ec <ferror@plt+0x2c0dc>
  430530:	ldp	x29, x30, [sp], #32
  430534:	ret
  430538:	stp	x29, x30, [sp, #-48]!
  43053c:	mov	x29, sp
  430540:	str	x0, [sp, #40]
  430544:	str	x1, [sp, #32]
  430548:	str	x2, [sp, #24]
  43054c:	ldr	x0, [sp, #40]
  430550:	cmp	x0, #0x0
  430554:	b.ne	430578 <ferror@plt+0x2c568>  // b.any
  430558:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43055c:	add	x2, x0, #0xc8
  430560:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430564:	add	x1, x0, #0x898
  430568:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43056c:	add	x0, x0, #0x858
  430570:	bl	41aa2c <ferror@plt+0x16a1c>
  430574:	b	4305f0 <ferror@plt+0x2c5e0>
  430578:	ldr	x0, [sp, #40]
  43057c:	ldrb	w0, [x0]
  430580:	cmp	w0, #0x2f
  430584:	b.eq	4305a8 <ferror@plt+0x2c598>  // b.none
  430588:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43058c:	add	x2, x0, #0x188
  430590:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430594:	add	x1, x0, #0x898
  430598:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43059c:	add	x0, x0, #0x858
  4305a0:	bl	41aa2c <ferror@plt+0x16a1c>
  4305a4:	b	4305f0 <ferror@plt+0x2c5e0>
  4305a8:	ldr	x0, [sp, #24]
  4305ac:	cmp	x0, #0x0
  4305b0:	b.ne	4305d4 <ferror@plt+0x2c5c4>  // b.any
  4305b4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4305b8:	add	x2, x0, #0x1a0
  4305bc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4305c0:	add	x1, x0, #0x898
  4305c4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4305c8:	add	x0, x0, #0x858
  4305cc:	bl	41aa2c <ferror@plt+0x16a1c>
  4305d0:	b	4305f0 <ferror@plt+0x2c5e0>
  4305d4:	mov	x5, #0x0                   	// #0
  4305d8:	ldr	x4, [sp, #24]
  4305dc:	mov	x3, #0x0                   	// #0
  4305e0:	ldr	x2, [sp, #32]
  4305e4:	mov	x1, #0x0                   	// #0
  4305e8:	ldr	x0, [sp, #40]
  4305ec:	bl	4300ec <ferror@plt+0x2c0dc>
  4305f0:	ldp	x29, x30, [sp], #48
  4305f4:	ret
  4305f8:	stp	x29, x30, [sp, #-48]!
  4305fc:	mov	x29, sp
  430600:	str	x0, [sp, #40]
  430604:	str	x1, [sp, #32]
  430608:	str	x2, [sp, #24]
  43060c:	str	x3, [sp, #16]
  430610:	ldr	x0, [sp, #40]
  430614:	cmp	x0, #0x0
  430618:	b.ne	43063c <ferror@plt+0x2c62c>  // b.any
  43061c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430620:	add	x2, x0, #0xc8
  430624:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430628:	add	x1, x0, #0x8b0
  43062c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430630:	add	x0, x0, #0x858
  430634:	bl	41aa2c <ferror@plt+0x16a1c>
  430638:	b	4306b4 <ferror@plt+0x2c6a4>
  43063c:	ldr	x0, [sp, #40]
  430640:	ldrb	w0, [x0]
  430644:	cmp	w0, #0x2f
  430648:	b.eq	43066c <ferror@plt+0x2c65c>  // b.none
  43064c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430650:	add	x2, x0, #0x188
  430654:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430658:	add	x1, x0, #0x8b0
  43065c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430660:	add	x0, x0, #0x858
  430664:	bl	41aa2c <ferror@plt+0x16a1c>
  430668:	b	4306b4 <ferror@plt+0x2c6a4>
  43066c:	ldr	x0, [sp, #24]
  430670:	cmp	x0, #0x0
  430674:	b.ne	430698 <ferror@plt+0x2c688>  // b.any
  430678:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43067c:	add	x2, x0, #0x1a0
  430680:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430684:	add	x1, x0, #0x8b0
  430688:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43068c:	add	x0, x0, #0x858
  430690:	bl	41aa2c <ferror@plt+0x16a1c>
  430694:	b	4306b4 <ferror@plt+0x2c6a4>
  430698:	ldr	x5, [sp, #16]
  43069c:	ldr	x4, [sp, #24]
  4306a0:	mov	x3, #0x0                   	// #0
  4306a4:	ldr	x2, [sp, #32]
  4306a8:	mov	x1, #0x0                   	// #0
  4306ac:	ldr	x0, [sp, #40]
  4306b0:	bl	4300ec <ferror@plt+0x2c0dc>
  4306b4:	ldp	x29, x30, [sp], #48
  4306b8:	ret
  4306bc:	stp	x29, x30, [sp, #-64]!
  4306c0:	mov	x29, sp
  4306c4:	str	x0, [sp, #24]
  4306c8:	str	x1, [sp, #16]
  4306cc:	ldr	x0, [sp, #16]
  4306d0:	add	x0, x0, #0x1
  4306d4:	str	x0, [sp, #16]
  4306d8:	mov	w1, #0x2f                  	// #47
  4306dc:	ldr	x0, [sp, #16]
  4306e0:	bl	403ca0 <strchr@plt>
  4306e4:	str	x0, [sp, #48]
  4306e8:	ldr	x0, [sp, #48]
  4306ec:	cmp	x0, #0x0
  4306f0:	b.eq	430774 <ferror@plt+0x2c764>  // b.none
  4306f4:	ldr	x0, [sp, #24]
  4306f8:	ldr	x0, [x0, #8]
  4306fc:	str	x0, [sp, #56]
  430700:	b	430764 <ferror@plt+0x2c754>
  430704:	ldr	x0, [sp, #56]
  430708:	ldr	x0, [x0]
  43070c:	str	x0, [sp, #32]
  430710:	ldr	x0, [sp, #32]
  430714:	ldr	x3, [x0]
  430718:	ldr	x1, [sp, #48]
  43071c:	ldr	x0, [sp, #16]
  430720:	sub	x0, x1, x0
  430724:	mov	x2, x0
  430728:	ldr	x1, [sp, #16]
  43072c:	mov	x0, x3
  430730:	bl	403890 <strncmp@plt>
  430734:	cmp	w0, #0x0
  430738:	b.ne	430758 <ferror@plt+0x2c748>  // b.any
  43073c:	ldr	x1, [sp, #48]
  430740:	ldr	x0, [sp, #32]
  430744:	bl	4306bc <ferror@plt+0x2c6ac>
  430748:	cmp	w0, #0x0
  43074c:	b.eq	430758 <ferror@plt+0x2c748>  // b.none
  430750:	mov	w0, #0x1                   	// #1
  430754:	b	4307cc <ferror@plt+0x2c7bc>
  430758:	ldr	x0, [sp, #56]
  43075c:	ldr	x0, [x0, #8]
  430760:	str	x0, [sp, #56]
  430764:	ldr	x0, [sp, #56]
  430768:	cmp	x0, #0x0
  43076c:	b.ne	430704 <ferror@plt+0x2c6f4>  // b.any
  430770:	b	4307c8 <ferror@plt+0x2c7b8>
  430774:	ldr	x0, [sp, #24]
  430778:	ldr	x0, [x0, #16]
  43077c:	str	x0, [sp, #56]
  430780:	b	4307bc <ferror@plt+0x2c7ac>
  430784:	ldr	x0, [sp, #56]
  430788:	ldr	x0, [x0]
  43078c:	str	x0, [sp, #40]
  430790:	ldr	x0, [sp, #40]
  430794:	ldr	x0, [x0]
  430798:	ldr	x1, [sp, #16]
  43079c:	bl	403b30 <strcmp@plt>
  4307a0:	cmp	w0, #0x0
  4307a4:	b.ne	4307b0 <ferror@plt+0x2c7a0>  // b.any
  4307a8:	mov	w0, #0x1                   	// #1
  4307ac:	b	4307cc <ferror@plt+0x2c7bc>
  4307b0:	ldr	x0, [sp, #56]
  4307b4:	ldr	x0, [x0, #8]
  4307b8:	str	x0, [sp, #56]
  4307bc:	ldr	x0, [sp, #56]
  4307c0:	cmp	x0, #0x0
  4307c4:	b.ne	430784 <ferror@plt+0x2c774>  // b.any
  4307c8:	mov	w0, #0x0                   	// #0
  4307cc:	ldp	x29, x30, [sp], #64
  4307d0:	ret
  4307d4:	stp	x29, x30, [sp, #-48]!
  4307d8:	mov	x29, sp
  4307dc:	str	x0, [sp, #24]
  4307e0:	ldr	x0, [sp, #24]
  4307e4:	cmp	x0, #0x0
  4307e8:	b.ne	430810 <ferror@plt+0x2c800>  // b.any
  4307ec:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4307f0:	add	x2, x0, #0x1b8
  4307f4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4307f8:	add	x1, x0, #0x8d0
  4307fc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430800:	add	x0, x0, #0x858
  430804:	bl	41aa2c <ferror@plt+0x16a1c>
  430808:	mov	x0, #0x0                   	// #0
  43080c:	b	4308a0 <ferror@plt+0x2c890>
  430810:	mov	w1, #0x2f                  	// #47
  430814:	ldr	x0, [sp, #24]
  430818:	bl	403ca0 <strchr@plt>
  43081c:	cmp	x0, #0x0
  430820:	b.eq	430848 <ferror@plt+0x2c838>  // b.none
  430824:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430828:	add	x2, x0, #0x1d0
  43082c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430830:	add	x1, x0, #0x8d0
  430834:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430838:	add	x0, x0, #0x858
  43083c:	bl	41aa2c <ferror@plt+0x16a1c>
  430840:	mov	x0, #0x0                   	// #0
  430844:	b	4308a0 <ferror@plt+0x2c890>
  430848:	ldr	x0, [sp, #24]
  43084c:	ldrb	w0, [x0]
  430850:	cmp	w0, #0x0
  430854:	b.ne	43087c <ferror@plt+0x2c86c>  // b.any
  430858:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43085c:	add	x2, x0, #0x1f8
  430860:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430864:	add	x1, x0, #0x8d0
  430868:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43086c:	add	x0, x0, #0x858
  430870:	bl	41aa2c <ferror@plt+0x16a1c>
  430874:	mov	x0, #0x0                   	// #0
  430878:	b	4308a0 <ferror@plt+0x2c890>
  43087c:	mov	x0, #0x18                  	// #24
  430880:	bl	426230 <ferror@plt+0x22220>
  430884:	str	x0, [sp, #40]
  430888:	ldr	x0, [sp, #24]
  43088c:	bl	428d58 <ferror@plt+0x24d48>
  430890:	mov	x1, x0
  430894:	ldr	x0, [sp, #40]
  430898:	str	x1, [x0]
  43089c:	ldr	x0, [sp, #40]
  4308a0:	ldp	x29, x30, [sp], #48
  4308a4:	ret
  4308a8:	stp	x29, x30, [sp, #-32]!
  4308ac:	mov	x29, sp
  4308b0:	str	x0, [sp, #24]
  4308b4:	str	x1, [sp, #16]
  4308b8:	ldr	x0, [sp, #24]
  4308bc:	cmp	x0, #0x0
  4308c0:	b.ne	4308e4 <ferror@plt+0x2c8d4>  // b.any
  4308c4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4308c8:	add	x2, x0, #0x210
  4308cc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4308d0:	add	x1, x0, #0x8e8
  4308d4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4308d8:	add	x0, x0, #0x858
  4308dc:	bl	41aa2c <ferror@plt+0x16a1c>
  4308e0:	b	43092c <ferror@plt+0x2c91c>
  4308e4:	ldr	x0, [sp, #16]
  4308e8:	cmp	x0, #0x0
  4308ec:	b.ne	430910 <ferror@plt+0x2c900>  // b.any
  4308f0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4308f4:	add	x2, x0, #0x220
  4308f8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4308fc:	add	x1, x0, #0x8e8
  430900:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430904:	add	x0, x0, #0x858
  430908:	bl	41aa2c <ferror@plt+0x16a1c>
  43090c:	b	43092c <ferror@plt+0x2c91c>
  430910:	ldr	x0, [sp, #24]
  430914:	ldr	x0, [x0, #16]
  430918:	ldr	x1, [sp, #16]
  43091c:	bl	427c20 <ferror@plt+0x23c10>
  430920:	mov	x1, x0
  430924:	ldr	x0, [sp, #24]
  430928:	str	x1, [x0, #16]
  43092c:	ldp	x29, x30, [sp], #32
  430930:	ret
  430934:	stp	x29, x30, [sp, #-32]!
  430938:	mov	x29, sp
  43093c:	str	x0, [sp, #24]
  430940:	str	x1, [sp, #16]
  430944:	ldr	x0, [sp, #24]
  430948:	cmp	x0, #0x0
  43094c:	b.ne	430970 <ferror@plt+0x2c960>  // b.any
  430950:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430954:	add	x2, x0, #0x210
  430958:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43095c:	add	x1, x0, #0x900
  430960:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430964:	add	x0, x0, #0x858
  430968:	bl	41aa2c <ferror@plt+0x16a1c>
  43096c:	b	4309b8 <ferror@plt+0x2c9a8>
  430970:	ldr	x0, [sp, #16]
  430974:	cmp	x0, #0x0
  430978:	b.ne	43099c <ferror@plt+0x2c98c>  // b.any
  43097c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430980:	add	x2, x0, #0x238
  430984:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430988:	add	x1, x0, #0x900
  43098c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430990:	add	x0, x0, #0x858
  430994:	bl	41aa2c <ferror@plt+0x16a1c>
  430998:	b	4309b8 <ferror@plt+0x2c9a8>
  43099c:	ldr	x0, [sp, #24]
  4309a0:	ldr	x0, [x0, #8]
  4309a4:	ldr	x1, [sp, #16]
  4309a8:	bl	427c20 <ferror@plt+0x23c10>
  4309ac:	mov	x1, x0
  4309b0:	ldr	x0, [sp, #24]
  4309b4:	str	x1, [x0, #8]
  4309b8:	ldp	x29, x30, [sp], #32
  4309bc:	ret
  4309c0:	stp	x29, x30, [sp, #-32]!
  4309c4:	mov	x29, sp
  4309c8:	str	x0, [sp, #24]
  4309cc:	ldr	x0, [sp, #24]
  4309d0:	cmp	x0, #0x0
  4309d4:	b.eq	4309e8 <ferror@plt+0x2c9d8>  // b.none
  4309d8:	ldr	x1, [sp, #24]
  4309dc:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  4309e0:	add	x0, x0, #0x5e0
  4309e4:	bl	4309f4 <ferror@plt+0x2c9e4>
  4309e8:	nop
  4309ec:	ldp	x29, x30, [sp], #32
  4309f0:	ret
  4309f4:	stp	x29, x30, [sp, #-48]!
  4309f8:	mov	x29, sp
  4309fc:	str	x0, [sp, #24]
  430a00:	str	x1, [sp, #16]
  430a04:	ldr	x0, [sp, #24]
  430a08:	cmp	x0, #0x0
  430a0c:	b.ne	430a30 <ferror@plt+0x2ca20>  // b.any
  430a10:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430a14:	add	x2, x0, #0x250
  430a18:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430a1c:	add	x1, x0, #0x918
  430a20:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430a24:	add	x0, x0, #0x858
  430a28:	bl	41aa2c <ferror@plt+0x16a1c>
  430a2c:	b	430a78 <ferror@plt+0x2ca68>
  430a30:	mov	x0, #0x18                  	// #24
  430a34:	bl	426230 <ferror@plt+0x22220>
  430a38:	str	x0, [sp, #40]
  430a3c:	ldr	x0, [sp, #40]
  430a40:	ldr	x1, [sp, #24]
  430a44:	str	x1, [x0, #8]
  430a48:	ldr	x0, [sp, #40]
  430a4c:	ldr	x1, [sp, #16]
  430a50:	str	x1, [x0, #16]
  430a54:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430a58:	add	x0, x0, #0xed0
  430a5c:	ldr	x1, [x0]
  430a60:	ldr	x0, [sp, #40]
  430a64:	str	x1, [x0]
  430a68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430a6c:	add	x0, x0, #0xed0
  430a70:	ldr	x1, [sp, #40]
  430a74:	str	x1, [x0]
  430a78:	ldp	x29, x30, [sp], #48
  430a7c:	ret
  430a80:	stp	x29, x30, [sp, #-208]!
  430a84:	mov	x29, sp
  430a88:	str	x0, [sp, #24]
  430a8c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430a90:	add	x0, x0, #0x7e0
  430a94:	ldr	x0, [x0]
  430a98:	str	x0, [sp, #176]
  430a9c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430aa0:	add	x0, x0, #0xeb8
  430aa4:	ldr	x0, [x0]
  430aa8:	bl	428d58 <ferror@plt+0x24d48>
  430aac:	str	x0, [sp, #168]
  430ab0:	str	xzr, [sp, #80]
  430ab4:	str	wzr, [sp, #204]
  430ab8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430abc:	add	x0, x0, #0xe50
  430ac0:	ldr	x0, [x0]
  430ac4:	str	x0, [sp, #160]
  430ac8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430acc:	add	x0, x0, #0xe50
  430ad0:	add	x1, sp, #0x50
  430ad4:	str	x1, [x0]
  430ad8:	ldr	x0, [sp, #24]
  430adc:	ldr	x0, [x0]
  430ae0:	mov	x3, #0x0                   	// #0
  430ae4:	mov	x2, x0
  430ae8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430aec:	add	x1, x0, #0x120
  430af0:	ldr	x0, [sp, #176]
  430af4:	bl	42903c <ferror@plt+0x2502c>
  430af8:	mov	x1, x0
  430afc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430b00:	add	x0, x0, #0x7e0
  430b04:	str	x1, [x0]
  430b08:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430b0c:	add	x0, x0, #0x7e0
  430b10:	ldr	x2, [x0]
  430b14:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430b18:	add	x1, x0, #0x268
  430b1c:	mov	x0, x2
  430b20:	bl	403e40 <strstr@plt>
  430b24:	cmp	x0, #0x0
  430b28:	b.eq	430bd0 <ferror@plt+0x2cbc0>  // b.none
  430b2c:	str	wzr, [sp, #188]
  430b30:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430b34:	add	x0, x0, #0xe80
  430b38:	ldr	x0, [x0]
  430b3c:	str	x0, [sp, #192]
  430b40:	b	430b84 <ferror@plt+0x2cb74>
  430b44:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430b48:	add	x0, x0, #0x7e0
  430b4c:	ldr	x2, [x0]
  430b50:	ldr	x0, [sp, #192]
  430b54:	ldr	x0, [x0]
  430b58:	mov	x1, x0
  430b5c:	mov	x0, x2
  430b60:	bl	403b30 <strcmp@plt>
  430b64:	cmp	w0, #0x0
  430b68:	b.ne	430b78 <ferror@plt+0x2cb68>  // b.any
  430b6c:	mov	w0, #0x1                   	// #1
  430b70:	str	w0, [sp, #188]
  430b74:	b	430b90 <ferror@plt+0x2cb80>
  430b78:	ldr	x0, [sp, #192]
  430b7c:	ldr	x0, [x0, #8]
  430b80:	str	x0, [sp, #192]
  430b84:	ldr	x0, [sp, #192]
  430b88:	cmp	x0, #0x0
  430b8c:	b.ne	430b44 <ferror@plt+0x2cb34>  // b.any
  430b90:	ldr	w0, [sp, #188]
  430b94:	cmp	w0, #0x0
  430b98:	b.ne	430bd0 <ferror@plt+0x2cbc0>  // b.any
  430b9c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430ba0:	add	x0, x0, #0x7f0
  430ba4:	ldr	w0, [x0, #12]
  430ba8:	cmp	w0, #0x0
  430bac:	b.eq	430f80 <ferror@plt+0x2cf70>  // b.none
  430bb0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430bb4:	add	x0, x0, #0x7e0
  430bb8:	ldr	x0, [x0]
  430bbc:	mov	x1, x0
  430bc0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  430bc4:	add	x0, x0, #0x278
  430bc8:	bl	41b438 <ferror@plt+0x17428>
  430bcc:	b	430f80 <ferror@plt+0x2cf70>
  430bd0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430bd4:	add	x0, x0, #0xe5c
  430bd8:	ldr	w0, [x0]
  430bdc:	add	w1, w0, #0x1
  430be0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430be4:	add	x0, x0, #0xe5c
  430be8:	str	w1, [x0]
  430bec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430bf0:	add	x0, x0, #0xe5c
  430bf4:	ldr	w1, [x0]
  430bf8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430bfc:	add	x0, x0, #0xe68
  430c00:	ldr	w0, [x0]
  430c04:	cmp	w1, w0
  430c08:	b.hi	430c34 <ferror@plt+0x2cc24>  // b.pmore
  430c0c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430c10:	add	x0, x0, #0x7e0
  430c14:	ldr	x0, [x0]
  430c18:	mov	x4, #0x0                   	// #0
  430c1c:	mov	w3, #0x0                   	// #0
  430c20:	mov	x2, #0x0                   	// #0
  430c24:	mov	x1, x0
  430c28:	mov	w0, #0x4                   	// #4
  430c2c:	bl	42df64 <ferror@plt+0x29f54>
  430c30:	b	430f84 <ferror@plt+0x2cf74>
  430c34:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430c38:	add	x0, x0, #0xe38
  430c3c:	ldr	w0, [x0]
  430c40:	cmp	w0, #0x0
  430c44:	b.eq	430c8c <ferror@plt+0x2cc7c>  // b.none
  430c48:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430c4c:	add	x0, x0, #0x7e0
  430c50:	ldr	x0, [x0]
  430c54:	mov	x1, x0
  430c58:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  430c5c:	add	x0, x0, #0x998
  430c60:	bl	41b438 <ferror@plt+0x17428>
  430c64:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430c68:	add	x0, x0, #0x7e0
  430c6c:	ldr	x0, [x0]
  430c70:	mov	x4, #0x0                   	// #0
  430c74:	mov	w3, #0x0                   	// #0
  430c78:	mov	x2, #0x0                   	// #0
  430c7c:	mov	x1, x0
  430c80:	mov	w0, #0x3                   	// #3
  430c84:	bl	42df64 <ferror@plt+0x29f54>
  430c88:	b	430f84 <ferror@plt+0x2cf74>
  430c8c:	bl	434504 <ferror@plt+0x304f4>
  430c90:	str	x0, [sp, #152]
  430c94:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430c98:	add	x0, x0, #0x7e0
  430c9c:	ldr	x0, [x0]
  430ca0:	mov	x4, #0x0                   	// #0
  430ca4:	mov	w3, #0x0                   	// #0
  430ca8:	mov	x2, #0x0                   	// #0
  430cac:	mov	x1, x0
  430cb0:	mov	w0, #0x5                   	// #5
  430cb4:	bl	42df64 <ferror@plt+0x29f54>
  430cb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430cbc:	add	x0, x0, #0xe58
  430cc0:	str	wzr, [x0]
  430cc4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430cc8:	add	x0, x0, #0x7e8
  430ccc:	str	wzr, [x0]
  430cd0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430cd4:	add	x0, x0, #0xe60
  430cd8:	str	x0, [sp, #144]
  430cdc:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  430ce0:	add	x0, x0, #0x5e0
  430ce4:	str	x0, [sp, #136]
  430ce8:	dmb	ish
  430cec:	ldr	x0, [sp, #144]
  430cf0:	ldr	x0, [x0]
  430cf4:	str	x0, [sp, #128]
  430cf8:	ldr	x1, [sp, #128]
  430cfc:	ldr	x0, [sp, #144]
  430d00:	ldxr	x2, [x0]
  430d04:	cmp	x2, x1
  430d08:	b.ne	430d14 <ferror@plt+0x2cd04>  // b.any
  430d0c:	stlxr	w3, xzr, [x0]
  430d10:	cbnz	w3, 430d00 <ferror@plt+0x2ccf0>
  430d14:	dmb	ish
  430d18:	cset	w0, eq  // eq = none
  430d1c:	cmp	w0, #0x0
  430d20:	b.eq	430ce8 <ferror@plt+0x2ccd8>  // b.none
  430d24:	ldr	x0, [sp, #128]
  430d28:	cmp	x0, #0x0
  430d2c:	b.eq	430d3c <ferror@plt+0x2cd2c>  // b.none
  430d30:	ldr	x1, [sp, #136]
  430d34:	ldr	x0, [sp, #128]
  430d38:	blr	x1
  430d3c:	mov	x1, #0x0                   	// #0
  430d40:	mov	x0, #0x0                   	// #0
  430d44:	bl	419d20 <ferror@plt+0x15d10>
  430d48:	ldr	x0, [sp, #152]
  430d4c:	bl	434590 <ferror@plt+0x30580>
  430d50:	ldr	x0, [sp, #24]
  430d54:	ldr	w0, [x0, #8]
  430d58:	cmp	w0, #0x0
  430d5c:	b.eq	430d74 <ferror@plt+0x2cd64>  // b.none
  430d60:	ldr	x0, [sp, #24]
  430d64:	ldr	w0, [x0, #8]
  430d68:	mov	w0, w0
  430d6c:	bl	4184c4 <ferror@plt+0x144b4>
  430d70:	b	430d7c <ferror@plt+0x2cd6c>
  430d74:	ldr	x0, [sp, #24]
  430d78:	ldr	x0, [x0, #40]
  430d7c:	str	x0, [sp, #120]
  430d80:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430d84:	add	x0, x0, #0xe40
  430d88:	ldr	x0, [x0]
  430d8c:	bl	42f6f0 <ferror@plt+0x2b6e0>
  430d90:	ldr	x0, [sp, #24]
  430d94:	ldr	x0, [x0, #16]
  430d98:	cmp	x0, #0x0
  430d9c:	b.eq	430dbc <ferror@plt+0x2cdac>  // b.none
  430da0:	ldr	x0, [sp, #24]
  430da4:	ldr	x2, [x0, #16]
  430da8:	ldr	x0, [sp, #24]
  430dac:	ldr	x0, [x0, #40]
  430db0:	mov	x1, x0
  430db4:	ldr	x0, [sp, #120]
  430db8:	blr	x2
  430dbc:	ldr	x0, [sp, #24]
  430dc0:	ldr	x2, [x0, #24]
  430dc4:	ldr	x0, [sp, #24]
  430dc8:	ldr	x0, [x0, #40]
  430dcc:	mov	x1, x0
  430dd0:	ldr	x0, [sp, #120]
  430dd4:	blr	x2
  430dd8:	bl	431e54 <ferror@plt+0x2de44>
  430ddc:	b	430e24 <ferror@plt+0x2ce14>
  430de0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430de4:	add	x0, x0, #0xed0
  430de8:	ldr	x0, [x0]
  430dec:	str	x0, [sp, #88]
  430df0:	ldr	x0, [sp, #88]
  430df4:	ldr	x1, [x0]
  430df8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430dfc:	add	x0, x0, #0xed0
  430e00:	str	x1, [x0]
  430e04:	ldr	x0, [sp, #88]
  430e08:	ldr	x1, [x0, #8]
  430e0c:	ldr	x0, [sp, #88]
  430e10:	ldr	x0, [x0, #16]
  430e14:	blr	x1
  430e18:	ldr	x1, [sp, #88]
  430e1c:	mov	x0, #0x18                  	// #24
  430e20:	bl	4262b4 <ferror@plt+0x222a4>
  430e24:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430e28:	add	x0, x0, #0xed0
  430e2c:	ldr	x0, [x0]
  430e30:	cmp	x0, #0x0
  430e34:	b.ne	430de0 <ferror@plt+0x2cdd0>  // b.any
  430e38:	ldr	x0, [sp, #24]
  430e3c:	ldr	x0, [x0, #32]
  430e40:	cmp	x0, #0x0
  430e44:	b.eq	430e64 <ferror@plt+0x2ce54>  // b.none
  430e48:	ldr	x0, [sp, #24]
  430e4c:	ldr	x2, [x0, #32]
  430e50:	ldr	x0, [sp, #24]
  430e54:	ldr	x0, [x0, #40]
  430e58:	mov	x1, x0
  430e5c:	ldr	x0, [sp, #120]
  430e60:	blr	x2
  430e64:	ldr	x0, [sp, #24]
  430e68:	ldr	w0, [x0, #8]
  430e6c:	cmp	w0, #0x0
  430e70:	b.eq	430e7c <ferror@plt+0x2ce6c>  // b.none
  430e74:	ldr	x0, [sp, #120]
  430e78:	bl	4185e0 <ferror@plt+0x145d0>
  430e7c:	ldr	x0, [sp, #152]
  430e80:	bl	4345f0 <ferror@plt+0x305e0>
  430e84:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430e88:	add	x0, x0, #0x7e8
  430e8c:	ldr	w0, [x0]
  430e90:	str	w0, [sp, #204]
  430e94:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430e98:	add	x0, x0, #0x7e8
  430e9c:	mov	w1, #0x2                   	// #2
  430ea0:	str	w1, [x0]
  430ea4:	ldr	w0, [sp, #204]
  430ea8:	bl	4518ac <ferror@plt+0x4d89c>
  430eac:	str	q0, [sp, #32]
  430eb0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430eb4:	add	x0, x0, #0xe58
  430eb8:	ldr	w0, [x0]
  430ebc:	bl	451a34 <ferror@plt+0x4da24>
  430ec0:	str	q0, [sp, #48]
  430ec4:	mov	x1, #0x0                   	// #0
  430ec8:	ldr	x0, [sp, #152]
  430ecc:	bl	434768 <ferror@plt+0x30758>
  430ed0:	bl	45230c <ferror@plt+0x4e2fc>
  430ed4:	str	q0, [sp, #64]
  430ed8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430edc:	add	x0, x0, #0x7e0
  430ee0:	ldr	x1, [x0]
  430ee4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430ee8:	add	x0, x0, #0xe60
  430eec:	ldr	x0, [x0]
  430ef0:	add	x2, sp, #0x20
  430ef4:	mov	x4, x2
  430ef8:	mov	w3, #0x3                   	// #3
  430efc:	mov	x2, x0
  430f00:	mov	w0, #0x6                   	// #6
  430f04:	bl	42df64 <ferror@plt+0x29f54>
  430f08:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430f0c:	add	x0, x0, #0xe60
  430f10:	str	x0, [sp, #112]
  430f14:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  430f18:	add	x0, x0, #0x5e0
  430f1c:	str	x0, [sp, #104]
  430f20:	dmb	ish
  430f24:	ldr	x0, [sp, #112]
  430f28:	ldr	x0, [x0]
  430f2c:	str	x0, [sp, #96]
  430f30:	ldr	x1, [sp, #96]
  430f34:	ldr	x0, [sp, #112]
  430f38:	ldxr	x2, [x0]
  430f3c:	cmp	x2, x1
  430f40:	b.ne	430f4c <ferror@plt+0x2cf3c>  // b.any
  430f44:	stlxr	w3, xzr, [x0]
  430f48:	cbnz	w3, 430f38 <ferror@plt+0x2cf28>
  430f4c:	dmb	ish
  430f50:	cset	w0, eq  // eq = none
  430f54:	cmp	w0, #0x0
  430f58:	b.eq	430f20 <ferror@plt+0x2cf10>  // b.none
  430f5c:	ldr	x0, [sp, #96]
  430f60:	cmp	x0, #0x0
  430f64:	b.eq	430f74 <ferror@plt+0x2cf64>  // b.none
  430f68:	ldr	x1, [sp, #104]
  430f6c:	ldr	x0, [sp, #96]
  430f70:	blr	x1
  430f74:	ldr	x0, [sp, #152]
  430f78:	bl	434548 <ferror@plt+0x30538>
  430f7c:	b	430f84 <ferror@plt+0x2cf74>
  430f80:	nop
  430f84:	ldr	x2, [sp, #80]
  430f88:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  430f8c:	add	x1, x0, #0x5e0
  430f90:	mov	x0, x2
  430f94:	bl	427b84 <ferror@plt+0x23b74>
  430f98:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430f9c:	add	x0, x0, #0xe50
  430fa0:	ldr	x1, [sp, #160]
  430fa4:	str	x1, [x0]
  430fa8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430fac:	add	x0, x0, #0x7e0
  430fb0:	ldr	x0, [x0]
  430fb4:	bl	4185e0 <ferror@plt+0x145d0>
  430fb8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430fbc:	add	x0, x0, #0x7e0
  430fc0:	ldr	x1, [sp, #176]
  430fc4:	str	x1, [x0]
  430fc8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430fcc:	add	x0, x0, #0xeb8
  430fd0:	ldr	x0, [x0]
  430fd4:	bl	4185e0 <ferror@plt+0x145d0>
  430fd8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  430fdc:	add	x0, x0, #0xeb8
  430fe0:	ldr	x1, [sp, #168]
  430fe4:	str	x1, [x0]
  430fe8:	ldr	w0, [sp, #204]
  430fec:	cmp	w0, #0x0
  430ff0:	cset	w0, eq  // eq = none
  430ff4:	and	w0, w0, #0xff
  430ff8:	ldp	x29, x30, [sp], #208
  430ffc:	ret
  431000:	stp	x29, x30, [sp, #-112]!
  431004:	mov	x29, sp
  431008:	str	x0, [sp, #24]
  43100c:	str	x1, [sp, #16]
  431010:	str	wzr, [sp, #108]
  431014:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431018:	add	x0, x0, #0x7e0
  43101c:	ldr	x0, [x0]
  431020:	str	x0, [sp, #88]
  431024:	ldr	x0, [sp, #24]
  431028:	cmp	x0, #0x0
  43102c:	b.ne	431054 <ferror@plt+0x2d044>  // b.any
  431030:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431034:	add	x2, x0, #0x210
  431038:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43103c:	add	x1, x0, #0x930
  431040:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  431044:	add	x0, x0, #0x858
  431048:	bl	41aa2c <ferror@plt+0x16a1c>
  43104c:	mov	w0, #0xffffffff            	// #-1
  431050:	b	431328 <ferror@plt+0x2d318>
  431054:	ldr	x0, [sp, #24]
  431058:	ldr	x0, [x0]
  43105c:	mov	x4, #0x0                   	// #0
  431060:	mov	w3, #0x0                   	// #0
  431064:	mov	x2, #0x0                   	// #0
  431068:	mov	x1, x0
  43106c:	mov	w0, #0xa                   	// #10
  431070:	bl	42df64 <ferror@plt+0x29f54>
  431074:	b	431084 <ferror@plt+0x2d074>
  431078:	ldr	x0, [sp, #16]
  43107c:	add	x0, x0, #0x1
  431080:	str	x0, [sp, #16]
  431084:	ldr	x0, [sp, #16]
  431088:	ldrb	w0, [x0]
  43108c:	cmp	w0, #0x2f
  431090:	b.eq	431078 <ferror@plt+0x2d068>  // b.none
  431094:	ldr	x0, [sp, #16]
  431098:	bl	403530 <strlen@plt>
  43109c:	str	w0, [sp, #84]
  4310a0:	mov	w1, #0x2f                  	// #47
  4310a4:	ldr	x0, [sp, #16]
  4310a8:	bl	403ca0 <strchr@plt>
  4310ac:	str	x0, [sp, #72]
  4310b0:	ldr	x0, [sp, #72]
  4310b4:	cmp	x0, #0x0
  4310b8:	b.eq	4310d8 <ferror@plt+0x2d0c8>  // b.none
  4310bc:	ldr	x1, [sp, #72]
  4310c0:	ldr	x0, [sp, #16]
  4310c4:	sub	x1, x1, x0
  4310c8:	ldr	w0, [sp, #84]
  4310cc:	cmp	x1, x0
  4310d0:	csel	x0, x1, x0, le
  4310d4:	b	4310dc <ferror@plt+0x2d0cc>
  4310d8:	ldr	w0, [sp, #84]
  4310dc:	str	w0, [sp, #84]
  4310e0:	ldr	x0, [sp, #24]
  4310e4:	ldr	x0, [x0]
  4310e8:	ldrb	w0, [x0]
  4310ec:	cmp	w0, #0x0
  4310f0:	b.ne	43110c <ferror@plt+0x2d0fc>  // b.any
  4310f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4310f8:	add	x0, x0, #0x7e0
  4310fc:	ldr	x0, [x0]
  431100:	bl	428d58 <ferror@plt+0x24d48>
  431104:	mov	x1, x0
  431108:	b	431130 <ferror@plt+0x2d120>
  43110c:	ldr	x0, [sp, #24]
  431110:	ldr	x0, [x0]
  431114:	mov	x3, #0x0                   	// #0
  431118:	mov	x2, x0
  43111c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431120:	add	x1, x0, #0x120
  431124:	ldr	x0, [sp, #88]
  431128:	bl	42903c <ferror@plt+0x2502c>
  43112c:	mov	x1, x0
  431130:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431134:	add	x0, x0, #0x7e0
  431138:	str	x1, [x0]
  43113c:	ldr	x0, [sp, #24]
  431140:	ldr	x0, [x0, #16]
  431144:	bl	42810c <ferror@plt+0x240fc>
  431148:	bl	428244 <ferror@plt+0x24234>
  43114c:	str	x0, [sp, #64]
  431150:	ldr	x0, [sp, #64]
  431154:	str	x0, [sp, #96]
  431158:	b	4311f4 <ferror@plt+0x2d1e4>
  43115c:	ldr	x0, [sp, #96]
  431160:	ldr	x0, [x0]
  431164:	str	x0, [sp, #40]
  431168:	ldr	w0, [sp, #84]
  43116c:	cmp	w0, #0x0
  431170:	b.eq	431184 <ferror@plt+0x2d174>  // b.none
  431174:	ldr	x0, [sp, #40]
  431178:	ldr	x0, [x0]
  43117c:	bl	403530 <strlen@plt>
  431180:	b	431188 <ferror@plt+0x2d178>
  431184:	mov	w0, #0x0                   	// #0
  431188:	str	w0, [sp, #36]
  43118c:	ldr	w1, [sp, #84]
  431190:	ldr	w0, [sp, #36]
  431194:	cmp	w1, w0
  431198:	b.ne	4311e8 <ferror@plt+0x2d1d8>  // b.any
  43119c:	ldr	x0, [sp, #72]
  4311a0:	cmp	x0, #0x0
  4311a4:	b.ne	4311e8 <ferror@plt+0x2d1d8>  // b.any
  4311a8:	ldr	x0, [sp, #40]
  4311ac:	ldr	x0, [x0]
  4311b0:	ldr	w1, [sp, #36]
  4311b4:	mov	x2, x1
  4311b8:	mov	x1, x0
  4311bc:	ldr	x0, [sp, #16]
  4311c0:	bl	403890 <strncmp@plt>
  4311c4:	cmp	w0, #0x0
  4311c8:	b.ne	4311e8 <ferror@plt+0x2d1d8>  // b.any
  4311cc:	ldr	x0, [sp, #40]
  4311d0:	bl	430a80 <ferror@plt+0x2ca70>
  4311d4:	cmp	w0, #0x0
  4311d8:	b.ne	4311e8 <ferror@plt+0x2d1d8>  // b.any
  4311dc:	ldr	w0, [sp, #108]
  4311e0:	add	w0, w0, #0x1
  4311e4:	str	w0, [sp, #108]
  4311e8:	ldr	x0, [sp, #96]
  4311ec:	ldr	x0, [x0, #8]
  4311f0:	str	x0, [sp, #96]
  4311f4:	ldr	x0, [sp, #96]
  4311f8:	cmp	x0, #0x0
  4311fc:	b.ne	43115c <ferror@plt+0x2d14c>  // b.any
  431200:	ldr	x0, [sp, #64]
  431204:	bl	427b38 <ferror@plt+0x23b28>
  431208:	ldr	x0, [sp, #24]
  43120c:	ldr	x0, [x0, #8]
  431210:	bl	42810c <ferror@plt+0x240fc>
  431214:	bl	428244 <ferror@plt+0x24234>
  431218:	str	x0, [sp, #64]
  43121c:	ldr	x0, [sp, #64]
  431220:	str	x0, [sp, #96]
  431224:	b	4312d0 <ferror@plt+0x2d2c0>
  431228:	ldr	x0, [sp, #96]
  43122c:	ldr	x0, [x0]
  431230:	str	x0, [sp, #56]
  431234:	ldr	w0, [sp, #84]
  431238:	cmp	w0, #0x0
  43123c:	b.eq	431250 <ferror@plt+0x2d240>  // b.none
  431240:	ldr	x0, [sp, #56]
  431244:	ldr	x0, [x0]
  431248:	bl	403530 <strlen@plt>
  43124c:	b	431254 <ferror@plt+0x2d244>
  431250:	mov	w0, #0x0                   	// #0
  431254:	str	w0, [sp, #52]
  431258:	ldr	w1, [sp, #84]
  43125c:	ldr	w0, [sp, #52]
  431260:	cmp	w1, w0
  431264:	b.ne	4312c4 <ferror@plt+0x2d2b4>  // b.any
  431268:	ldr	x0, [sp, #56]
  43126c:	ldr	x0, [x0]
  431270:	ldr	w1, [sp, #52]
  431274:	mov	x2, x1
  431278:	mov	x1, x0
  43127c:	ldr	x0, [sp, #16]
  431280:	bl	403890 <strncmp@plt>
  431284:	cmp	w0, #0x0
  431288:	b.ne	4312c4 <ferror@plt+0x2d2b4>  // b.any
  43128c:	ldr	x0, [sp, #72]
  431290:	cmp	x0, #0x0
  431294:	b.eq	4312a0 <ferror@plt+0x2d290>  // b.none
  431298:	ldr	x0, [sp, #72]
  43129c:	b	4312a8 <ferror@plt+0x2d298>
  4312a0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4312a4:	add	x0, x0, #0x7b0
  4312a8:	mov	x1, x0
  4312ac:	ldr	x0, [sp, #56]
  4312b0:	bl	431000 <ferror@plt+0x2cff0>
  4312b4:	mov	w1, w0
  4312b8:	ldr	w0, [sp, #108]
  4312bc:	add	w0, w0, w1
  4312c0:	str	w0, [sp, #108]
  4312c4:	ldr	x0, [sp, #96]
  4312c8:	ldr	x0, [x0, #8]
  4312cc:	str	x0, [sp, #96]
  4312d0:	ldr	x0, [sp, #96]
  4312d4:	cmp	x0, #0x0
  4312d8:	b.ne	431228 <ferror@plt+0x2d218>  // b.any
  4312dc:	ldr	x0, [sp, #64]
  4312e0:	bl	427b38 <ferror@plt+0x23b28>
  4312e4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4312e8:	add	x0, x0, #0x7e0
  4312ec:	ldr	x0, [x0]
  4312f0:	bl	4185e0 <ferror@plt+0x145d0>
  4312f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4312f8:	add	x0, x0, #0x7e0
  4312fc:	ldr	x1, [sp, #88]
  431300:	str	x1, [x0]
  431304:	ldr	x0, [sp, #24]
  431308:	ldr	x0, [x0]
  43130c:	mov	x4, #0x0                   	// #0
  431310:	mov	w3, #0x0                   	// #0
  431314:	mov	x2, #0x0                   	// #0
  431318:	mov	x1, x0
  43131c:	mov	w0, #0xb                   	// #11
  431320:	bl	42df64 <ferror@plt+0x29f54>
  431324:	ldr	w0, [sp, #108]
  431328:	ldp	x29, x30, [sp], #112
  43132c:	ret
  431330:	stp	x29, x30, [sp, #-80]!
  431334:	mov	x29, sp
  431338:	str	x0, [sp, #24]
  43133c:	str	wzr, [sp, #68]
  431340:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431344:	add	x0, x0, #0x7f0
  431348:	ldr	w0, [x0]
  43134c:	cmp	w0, #0x0
  431350:	b.ne	431378 <ferror@plt+0x2d368>  // b.any
  431354:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431358:	add	x2, x0, #0x290
  43135c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431360:	add	x1, x0, #0x950
  431364:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  431368:	add	x0, x0, #0x858
  43136c:	bl	41aa2c <ferror@plt+0x16a1c>
  431370:	mov	w0, #0xffffffff            	// #-1
  431374:	b	43154c <ferror@plt+0x2d53c>
  431378:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43137c:	add	x0, x0, #0x7d8
  431380:	ldr	w0, [x0]
  431384:	cmp	w0, #0x1
  431388:	b.eq	4313b0 <ferror@plt+0x2d3a0>  // b.none
  43138c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431390:	add	x2, x0, #0x2b8
  431394:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431398:	add	x1, x0, #0x950
  43139c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4313a0:	add	x0, x0, #0x858
  4313a4:	bl	41aa2c <ferror@plt+0x16a1c>
  4313a8:	mov	w0, #0xffffffff            	// #-1
  4313ac:	b	43154c <ferror@plt+0x2d53c>
  4313b0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4313b4:	add	x0, x0, #0x7d8
  4313b8:	str	wzr, [x0]
  4313bc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4313c0:	add	x0, x0, #0xe80
  4313c4:	ldr	x0, [x0]
  4313c8:	cmp	x0, #0x0
  4313cc:	b.eq	4313e8 <ferror@plt+0x2d3d8>  // b.none
  4313d0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4313d4:	add	x0, x0, #0xe80
  4313d8:	ldr	x0, [x0]
  4313dc:	bl	42810c <ferror@plt+0x240fc>
  4313e0:	str	x0, [sp, #72]
  4313e4:	b	43153c <ferror@plt+0x2d52c>
  4313e8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4313ec:	add	x1, x0, #0x7b0
  4313f0:	mov	x0, #0x0                   	// #0
  4313f4:	bl	427c20 <ferror@plt+0x23c10>
  4313f8:	str	x0, [sp, #72]
  4313fc:	b	43153c <ferror@plt+0x2d52c>
  431400:	ldr	x0, [sp, #72]
  431404:	ldr	x0, [x0]
  431408:	str	x0, [sp, #56]
  43140c:	ldr	x0, [sp, #24]
  431410:	ldr	x0, [x0]
  431414:	bl	403530 <strlen@plt>
  431418:	str	w0, [sp, #52]
  43141c:	ldr	x1, [sp, #72]
  431420:	ldr	x0, [sp, #72]
  431424:	bl	4280d4 <ferror@plt+0x240c4>
  431428:	str	x0, [sp, #72]
  43142c:	b	43143c <ferror@plt+0x2d42c>
  431430:	ldr	x0, [sp, #56]
  431434:	add	x0, x0, #0x1
  431438:	str	x0, [sp, #56]
  43143c:	ldr	x0, [sp, #56]
  431440:	ldrb	w0, [x0]
  431444:	cmp	w0, #0x2f
  431448:	b.eq	431430 <ferror@plt+0x2d420>  // b.none
  43144c:	ldr	w0, [sp, #52]
  431450:	cmp	w0, #0x0
  431454:	b.ne	431478 <ferror@plt+0x2d468>  // b.any
  431458:	ldr	x1, [sp, #56]
  43145c:	ldr	x0, [sp, #24]
  431460:	bl	431000 <ferror@plt+0x2cff0>
  431464:	mov	w1, w0
  431468:	ldr	w0, [sp, #68]
  43146c:	add	w0, w0, w1
  431470:	str	w0, [sp, #68]
  431474:	b	43153c <ferror@plt+0x2d52c>
  431478:	mov	w1, #0x2f                  	// #47
  43147c:	ldr	x0, [sp, #56]
  431480:	bl	403ca0 <strchr@plt>
  431484:	str	x0, [sp, #40]
  431488:	ldr	x0, [sp, #56]
  43148c:	bl	403530 <strlen@plt>
  431490:	str	w0, [sp, #36]
  431494:	ldr	x0, [sp, #40]
  431498:	cmp	x0, #0x0
  43149c:	b.eq	4314bc <ferror@plt+0x2d4ac>  // b.none
  4314a0:	ldr	x1, [sp, #40]
  4314a4:	ldr	x0, [sp, #56]
  4314a8:	sub	x1, x1, x0
  4314ac:	ldr	w0, [sp, #36]
  4314b0:	cmp	x1, x0
  4314b4:	csel	x0, x1, x0, le
  4314b8:	b	4314c0 <ferror@plt+0x2d4b0>
  4314bc:	ldr	w0, [sp, #36]
  4314c0:	str	w0, [sp, #36]
  4314c4:	ldr	w0, [sp, #36]
  4314c8:	cmp	w0, #0x0
  4314cc:	b.eq	4314e0 <ferror@plt+0x2d4d0>  // b.none
  4314d0:	ldr	w1, [sp, #36]
  4314d4:	ldr	w0, [sp, #52]
  4314d8:	cmp	w1, w0
  4314dc:	b.ne	43153c <ferror@plt+0x2d52c>  // b.any
  4314e0:	ldr	x0, [sp, #24]
  4314e4:	ldr	x0, [x0]
  4314e8:	ldr	w1, [sp, #52]
  4314ec:	mov	x2, x1
  4314f0:	mov	x1, x0
  4314f4:	ldr	x0, [sp, #56]
  4314f8:	bl	403890 <strncmp@plt>
  4314fc:	cmp	w0, #0x0
  431500:	b.ne	43153c <ferror@plt+0x2d52c>  // b.any
  431504:	ldr	x0, [sp, #40]
  431508:	cmp	x0, #0x0
  43150c:	b.eq	431518 <ferror@plt+0x2d508>  // b.none
  431510:	ldr	x0, [sp, #40]
  431514:	b	431520 <ferror@plt+0x2d510>
  431518:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43151c:	add	x0, x0, #0x7b0
  431520:	mov	x1, x0
  431524:	ldr	x0, [sp, #24]
  431528:	bl	431000 <ferror@plt+0x2cff0>
  43152c:	mov	w1, w0
  431530:	ldr	w0, [sp, #68]
  431534:	add	w0, w0, w1
  431538:	str	w0, [sp, #68]
  43153c:	ldr	x0, [sp, #72]
  431540:	cmp	x0, #0x0
  431544:	b.ne	431400 <ferror@plt+0x2d3f0>  // b.any
  431548:	ldr	w0, [sp, #68]
  43154c:	ldp	x29, x30, [sp], #80
  431550:	ret
  431554:	stp	x29, x30, [sp, #-192]!
  431558:	mov	x29, sp
  43155c:	str	x0, [sp, #40]
  431560:	str	w1, [sp, #36]
  431564:	str	x2, [sp, #24]
  431568:	str	x3, [sp, #16]
  43156c:	str	wzr, [sp, #188]
  431570:	str	wzr, [sp, #184]
  431574:	ldr	x0, [sp, #40]
  431578:	cmp	x0, #0x0
  43157c:	b.eq	4315c4 <ferror@plt+0x2d5b4>  // b.none
  431580:	ldr	w0, [sp, #184]
  431584:	add	w1, w0, #0x1
  431588:	str	w1, [sp, #184]
  43158c:	mov	w0, w0
  431590:	lsl	x0, x0, #3
  431594:	add	x1, sp, #0x30
  431598:	ldr	x2, [sp, #40]
  43159c:	str	x2, [x1, x0]
  4315a0:	ldr	w0, [sp, #184]
  4315a4:	add	w1, w0, #0x1
  4315a8:	str	w1, [sp, #184]
  4315ac:	mov	w0, w0
  4315b0:	lsl	x0, x0, #3
  4315b4:	add	x1, sp, #0x30
  4315b8:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  4315bc:	add	x2, x2, #0x2d0
  4315c0:	str	x2, [x1, x0]
  4315c4:	ldr	w0, [sp, #36]
  4315c8:	and	w0, w0, #0x2
  4315cc:	cmp	w0, #0x0
  4315d0:	b.eq	431600 <ferror@plt+0x2d5f0>  // b.none
  4315d4:	ldr	w0, [sp, #184]
  4315d8:	add	w1, w0, #0x1
  4315dc:	str	w1, [sp, #184]
  4315e0:	mov	w0, w0
  4315e4:	lsl	x0, x0, #3
  4315e8:	add	x1, sp, #0x30
  4315ec:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  4315f0:	add	x2, x2, #0x2d8
  4315f4:	str	x2, [x1, x0]
  4315f8:	mov	w0, #0x1                   	// #1
  4315fc:	str	w0, [sp, #188]
  431600:	ldr	w0, [sp, #36]
  431604:	and	w0, w0, #0x1
  431608:	cmp	w0, #0x0
  43160c:	b.eq	431634 <ferror@plt+0x2d624>  // b.none
  431610:	ldr	w0, [sp, #184]
  431614:	add	w1, w0, #0x1
  431618:	str	w1, [sp, #184]
  43161c:	mov	w0, w0
  431620:	lsl	x0, x0, #3
  431624:	add	x1, sp, #0x30
  431628:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  43162c:	add	x2, x2, #0x2e0
  431630:	str	x2, [x1, x0]
  431634:	ldr	w0, [sp, #36]
  431638:	and	w0, w0, #0x4
  43163c:	cmp	w0, #0x0
  431640:	b.eq	431668 <ferror@plt+0x2d658>  // b.none
  431644:	ldr	w0, [sp, #184]
  431648:	add	w1, w0, #0x1
  43164c:	str	w1, [sp, #184]
  431650:	mov	w0, w0
  431654:	lsl	x0, x0, #3
  431658:	add	x1, sp, #0x30
  43165c:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  431660:	add	x2, x2, #0x2f0
  431664:	str	x2, [x1, x0]
  431668:	ldr	w0, [sp, #36]
  43166c:	and	w0, w0, #0x8
  431670:	cmp	w0, #0x0
  431674:	b.eq	43169c <ferror@plt+0x2d68c>  // b.none
  431678:	ldr	w0, [sp, #184]
  43167c:	add	w1, w0, #0x1
  431680:	str	w1, [sp, #184]
  431684:	mov	w0, w0
  431688:	lsl	x0, x0, #3
  43168c:	add	x1, sp, #0x30
  431690:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  431694:	add	x2, x2, #0x2f8
  431698:	str	x2, [x1, x0]
  43169c:	ldr	w0, [sp, #36]
  4316a0:	and	w0, w0, #0x10
  4316a4:	cmp	w0, #0x0
  4316a8:	b.eq	4316d0 <ferror@plt+0x2d6c0>  // b.none
  4316ac:	ldr	w0, [sp, #184]
  4316b0:	add	w1, w0, #0x1
  4316b4:	str	w1, [sp, #184]
  4316b8:	mov	w0, w0
  4316bc:	lsl	x0, x0, #3
  4316c0:	add	x1, sp, #0x30
  4316c4:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  4316c8:	add	x2, x2, #0x308
  4316cc:	str	x2, [x1, x0]
  4316d0:	ldr	w0, [sp, #36]
  4316d4:	and	w0, w0, #0x20
  4316d8:	cmp	w0, #0x0
  4316dc:	b.eq	431704 <ferror@plt+0x2d6f4>  // b.none
  4316e0:	ldr	w0, [sp, #184]
  4316e4:	add	w1, w0, #0x1
  4316e8:	str	w1, [sp, #184]
  4316ec:	mov	w0, w0
  4316f0:	lsl	x0, x0, #3
  4316f4:	add	x1, sp, #0x30
  4316f8:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  4316fc:	add	x2, x2, #0x310
  431700:	str	x2, [x1, x0]
  431704:	ldr	w0, [sp, #36]
  431708:	and	w0, w0, #0x40
  43170c:	cmp	w0, #0x0
  431710:	b.eq	431738 <ferror@plt+0x2d728>  // b.none
  431714:	ldr	w0, [sp, #184]
  431718:	add	w1, w0, #0x1
  43171c:	str	w1, [sp, #184]
  431720:	mov	w0, w0
  431724:	lsl	x0, x0, #3
  431728:	add	x1, sp, #0x30
  43172c:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  431730:	add	x2, x2, #0x318
  431734:	str	x2, [x1, x0]
  431738:	ldr	w0, [sp, #36]
  43173c:	and	w0, w0, #0x80
  431740:	cmp	w0, #0x0
  431744:	b.eq	43176c <ferror@plt+0x2d75c>  // b.none
  431748:	ldr	w0, [sp, #184]
  43174c:	add	w1, w0, #0x1
  431750:	str	w1, [sp, #184]
  431754:	mov	w0, w0
  431758:	lsl	x0, x0, #3
  43175c:	add	x1, sp, #0x30
  431760:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  431764:	add	x2, x2, #0x320
  431768:	str	x2, [x1, x0]
  43176c:	ldr	w0, [sp, #184]
  431770:	add	w1, w0, #0x1
  431774:	str	w1, [sp, #184]
  431778:	mov	w0, w0
  43177c:	lsl	x0, x0, #3
  431780:	add	x1, sp, #0x30
  431784:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  431788:	add	x2, x2, #0x328
  43178c:	str	x2, [x1, x0]
  431790:	ldr	w0, [sp, #184]
  431794:	add	w1, w0, #0x1
  431798:	str	w1, [sp, #184]
  43179c:	mov	w0, w0
  4317a0:	lsl	x0, x0, #3
  4317a4:	add	x1, sp, #0x30
  4317a8:	ldr	x2, [sp, #24]
  4317ac:	str	x2, [x1, x0]
  4317b0:	ldr	w0, [sp, #184]
  4317b4:	add	w1, w0, #0x1
  4317b8:	str	w1, [sp, #184]
  4317bc:	mov	w0, w0
  4317c0:	lsl	x0, x0, #3
  4317c4:	add	x1, sp, #0x30
  4317c8:	str	xzr, [x1, x0]
  4317cc:	add	x0, sp, #0x30
  4317d0:	mov	x1, x0
  4317d4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4317d8:	add	x0, x0, #0x7b0
  4317dc:	bl	42b0d0 <ferror@plt+0x270c0>
  4317e0:	str	x0, [sp, #176]
  4317e4:	ldr	w0, [sp, #188]
  4317e8:	cmp	w0, #0x0
  4317ec:	b.eq	4317f8 <ferror@plt+0x2d7e8>  // b.none
  4317f0:	mov	w0, #0x1                   	// #1
  4317f4:	b	4317fc <ferror@plt+0x2d7ec>
  4317f8:	mov	w0, #0x9                   	// #9
  4317fc:	mov	x4, #0x0                   	// #0
  431800:	mov	w3, #0x0                   	// #0
  431804:	mov	x2, #0x0                   	// #0
  431808:	ldr	x1, [sp, #176]
  43180c:	bl	42df64 <ferror@plt+0x29f54>
  431810:	ldr	x3, [sp, #16]
  431814:	ldr	x2, [sp, #24]
  431818:	ldr	w1, [sp, #36]
  43181c:	ldr	x0, [sp, #40]
  431820:	bl	41b128 <ferror@plt+0x17118>
  431824:	ldr	x0, [sp, #176]
  431828:	bl	4185e0 <ferror@plt+0x145d0>
  43182c:	nop
  431830:	ldp	x29, x30, [sp], #192
  431834:	ret
  431838:	sub	sp, sp, #0x90
  43183c:	stp	x29, x30, [sp, #32]
  431840:	add	x29, sp, #0x20
  431844:	str	x0, [sp, #88]
  431848:	str	x1, [sp, #80]
  43184c:	str	w2, [sp, #76]
  431850:	str	x3, [sp, #64]
  431854:	str	x4, [sp, #56]
  431858:	ldr	x0, [sp, #56]
  43185c:	cmp	x0, #0x0
  431860:	b.ne	431870 <ferror@plt+0x2d860>  // b.any
  431864:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431868:	add	x0, x0, #0x330
  43186c:	str	x0, [sp, #56]
  431870:	add	x4, sp, #0x68
  431874:	ldr	w3, [sp, #76]
  431878:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43187c:	add	x2, x0, #0x350
  431880:	mov	x1, #0x20                  	// #32
  431884:	mov	x0, x4
  431888:	bl	440c04 <ferror@plt+0x3cbf4>
  43188c:	ldr	x0, [sp, #88]
  431890:	cmp	x0, #0x0
  431894:	b.eq	4318a0 <ferror@plt+0x2d890>  // b.none
  431898:	ldr	x8, [sp, #88]
  43189c:	b	4318a8 <ferror@plt+0x2d898>
  4318a0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4318a4:	add	x8, x0, #0x7b0
  4318a8:	ldr	x0, [sp, #88]
  4318ac:	cmp	x0, #0x0
  4318b0:	b.eq	4318d0 <ferror@plt+0x2d8c0>  // b.none
  4318b4:	ldr	x0, [sp, #88]
  4318b8:	ldrb	w0, [x0]
  4318bc:	cmp	w0, #0x0
  4318c0:	b.eq	4318d0 <ferror@plt+0x2d8c0>  // b.none
  4318c4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4318c8:	add	x1, x0, #0x358
  4318cc:	b	4318d8 <ferror@plt+0x2d8c8>
  4318d0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4318d4:	add	x1, x0, #0x7b0
  4318d8:	ldr	x0, [sp, #64]
  4318dc:	ldrb	w0, [x0]
  4318e0:	cmp	w0, #0x0
  4318e4:	b.eq	4318f4 <ferror@plt+0x2d8e4>  // b.none
  4318e8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4318ec:	add	x0, x0, #0x358
  4318f0:	b	4318fc <ferror@plt+0x2d8ec>
  4318f4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4318f8:	add	x0, x0, #0x7b0
  4318fc:	add	x3, sp, #0x68
  431900:	str	xzr, [sp, #24]
  431904:	ldr	x2, [sp, #56]
  431908:	str	x2, [sp, #16]
  43190c:	adrp	x2, 45a000 <ferror@plt+0x55ff0>
  431910:	add	x2, x2, #0x368
  431914:	str	x2, [sp, #8]
  431918:	str	x0, [sp]
  43191c:	ldr	x7, [sp, #64]
  431920:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431924:	add	x6, x0, #0x358
  431928:	mov	x5, x3
  43192c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431930:	add	x4, x0, #0x358
  431934:	ldr	x3, [sp, #80]
  431938:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43193c:	add	x2, x0, #0x360
  431940:	mov	x0, x8
  431944:	bl	42903c <ferror@plt+0x2502c>
  431948:	str	x0, [sp, #136]
  43194c:	ldr	x1, [sp, #136]
  431950:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431954:	add	x0, x0, #0x370
  431958:	bl	41b614 <ferror@plt+0x17604>
  43195c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431960:	add	x0, x0, #0xe30
  431964:	ldr	x0, [x0]
  431968:	cmp	x0, #0x0
  43196c:	b.eq	431980 <ferror@plt+0x2d970>  // b.none
  431970:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431974:	add	x0, x0, #0xe30
  431978:	ldr	x0, [x0]
  43197c:	bl	403bf0 <free@plt>
  431980:	ldr	x0, [sp, #136]
  431984:	bl	403530 <strlen@plt>
  431988:	add	x0, x0, #0x1
  43198c:	bl	4037e0 <malloc@plt>
  431990:	mov	x1, x0
  431994:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431998:	add	x0, x0, #0xe30
  43199c:	str	x1, [x0]
  4319a0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4319a4:	add	x0, x0, #0xe30
  4319a8:	ldr	x0, [x0]
  4319ac:	ldr	x1, [sp, #136]
  4319b0:	bl	403d30 <strcpy@plt>
  4319b4:	mov	x4, #0x0                   	// #0
  4319b8:	mov	w3, #0x0                   	// #0
  4319bc:	mov	x2, #0x0                   	// #0
  4319c0:	ldr	x1, [sp, #136]
  4319c4:	mov	w0, #0x1                   	// #1
  4319c8:	bl	42df64 <ferror@plt+0x29f54>
  4319cc:	ldr	x0, [sp, #136]
  4319d0:	bl	4185e0 <ferror@plt+0x145d0>
  4319d4:	bl	4197bc <ferror@plt+0x157ac>
  4319d8:	stp	x29, x30, [sp, #-80]!
  4319dc:	mov	x29, sp
  4319e0:	str	x0, [sp, #56]
  4319e4:	str	x1, [sp, #48]
  4319e8:	str	w2, [sp, #44]
  4319ec:	str	x3, [sp, #32]
  4319f0:	str	x4, [sp, #24]
  4319f4:	ldr	x0, [sp, #24]
  4319f8:	cmp	x0, #0x0
  4319fc:	b.ne	431a14 <ferror@plt+0x2da04>  // b.any
  431a00:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431a04:	add	x0, x0, #0x330
  431a08:	bl	428d58 <ferror@plt+0x24d48>
  431a0c:	str	x0, [sp, #72]
  431a10:	b	431a34 <ferror@plt+0x2da24>
  431a14:	mov	x3, #0x0                   	// #0
  431a18:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  431a1c:	add	x2, x0, #0x8b0
  431a20:	ldr	x1, [sp, #24]
  431a24:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431a28:	add	x0, x0, #0x378
  431a2c:	bl	42903c <ferror@plt+0x2502c>
  431a30:	str	x0, [sp, #72]
  431a34:	ldr	x4, [sp, #72]
  431a38:	ldr	x3, [sp, #32]
  431a3c:	ldr	w2, [sp, #44]
  431a40:	ldr	x1, [sp, #48]
  431a44:	ldr	x0, [sp, #56]
  431a48:	bl	431838 <ferror@plt+0x2d828>
  431a4c:	ldr	x0, [sp, #72]
  431a50:	bl	4185e0 <ferror@plt+0x145d0>
  431a54:	bl	403aa0 <abort@plt>
  431a58:	stp	x29, x30, [sp, #-128]!
  431a5c:	mov	x29, sp
  431a60:	str	x19, [sp, #16]
  431a64:	str	d8, [sp, #24]
  431a68:	str	x0, [sp, #104]
  431a6c:	str	x1, [sp, #96]
  431a70:	str	w2, [sp, #92]
  431a74:	str	x3, [sp, #80]
  431a78:	str	x4, [sp, #72]
  431a7c:	str	q0, [sp, #48]
  431a80:	str	x5, [sp, #64]
  431a84:	str	q1, [sp, #32]
  431a88:	strb	w6, [sp, #91]
  431a8c:	str	xzr, [sp, #120]
  431a90:	ldrb	w0, [sp, #91]
  431a94:	cmp	w0, #0x78
  431a98:	b.eq	431aec <ferror@plt+0x2dadc>  // b.none
  431a9c:	cmp	w0, #0x78
  431aa0:	b.gt	431b5c <ferror@plt+0x2db4c>
  431aa4:	cmp	w0, #0x66
  431aa8:	b.eq	431b24 <ferror@plt+0x2db14>  // b.none
  431aac:	cmp	w0, #0x69
  431ab0:	b.ne	431b5c <ferror@plt+0x2db4c>  // b.any
  431ab4:	ldr	q0, [sp, #48]
  431ab8:	bl	451bac <ferror@plt+0x4db9c>
  431abc:	mov	x19, x0
  431ac0:	ldr	q0, [sp, #32]
  431ac4:	bl	451bac <ferror@plt+0x4db9c>
  431ac8:	mov	x4, x0
  431acc:	ldr	x3, [sp, #64]
  431ad0:	mov	x2, x19
  431ad4:	ldr	x1, [sp, #72]
  431ad8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431adc:	add	x0, x0, #0x390
  431ae0:	bl	428f94 <ferror@plt+0x24f84>
  431ae4:	str	x0, [sp, #120]
  431ae8:	b	431b5c <ferror@plt+0x2db4c>
  431aec:	ldr	q0, [sp, #48]
  431af0:	bl	451eec <ferror@plt+0x4dedc>
  431af4:	mov	x19, x0
  431af8:	ldr	q0, [sp, #32]
  431afc:	bl	451eec <ferror@plt+0x4dedc>
  431b00:	mov	x4, x0
  431b04:	ldr	x3, [sp, #64]
  431b08:	mov	x2, x19
  431b0c:	ldr	x1, [sp, #72]
  431b10:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431b14:	add	x0, x0, #0x3b8
  431b18:	bl	428f94 <ferror@plt+0x24f84>
  431b1c:	str	x0, [sp, #120]
  431b20:	b	431b5c <ferror@plt+0x2db4c>
  431b24:	ldr	q0, [sp, #48]
  431b28:	bl	452544 <ferror@plt+0x4e534>
  431b2c:	fmov	d8, d0
  431b30:	ldr	q0, [sp, #32]
  431b34:	bl	452544 <ferror@plt+0x4e534>
  431b38:	fmov	d1, d0
  431b3c:	ldr	x2, [sp, #64]
  431b40:	fmov	d0, d8
  431b44:	ldr	x1, [sp, #72]
  431b48:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431b4c:	add	x0, x0, #0x3e8
  431b50:	bl	428f94 <ferror@plt+0x24f84>
  431b54:	str	x0, [sp, #120]
  431b58:	nop
  431b5c:	ldr	x4, [sp, #120]
  431b60:	ldr	x3, [sp, #80]
  431b64:	ldr	w2, [sp, #92]
  431b68:	ldr	x1, [sp, #96]
  431b6c:	ldr	x0, [sp, #104]
  431b70:	bl	431838 <ferror@plt+0x2d828>
  431b74:	ldr	x0, [sp, #120]
  431b78:	bl	4185e0 <ferror@plt+0x145d0>
  431b7c:	nop
  431b80:	ldr	x19, [sp, #16]
  431b84:	ldr	d8, [sp, #24]
  431b88:	ldp	x29, x30, [sp], #128
  431b8c:	ret
  431b90:	stp	x29, x30, [sp, #-128]!
  431b94:	mov	x29, sp
  431b98:	str	x0, [sp, #72]
  431b9c:	str	x1, [sp, #64]
  431ba0:	str	w2, [sp, #60]
  431ba4:	str	x3, [sp, #48]
  431ba8:	str	x4, [sp, #40]
  431bac:	str	x5, [sp, #32]
  431bb0:	str	x6, [sp, #24]
  431bb4:	str	x7, [sp, #16]
  431bb8:	str	xzr, [sp, #120]
  431bbc:	str	xzr, [sp, #112]
  431bc0:	ldr	x0, [sp, #32]
  431bc4:	cmp	x0, #0x0
  431bc8:	b.eq	431bfc <ferror@plt+0x2dbec>  // b.none
  431bcc:	mov	x1, #0x0                   	// #0
  431bd0:	ldr	x0, [sp, #32]
  431bd4:	bl	42a554 <ferror@plt+0x26544>
  431bd8:	str	x0, [sp, #120]
  431bdc:	mov	x3, #0x0                   	// #0
  431be0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431be4:	add	x2, x0, #0x410
  431be8:	ldr	x1, [sp, #120]
  431bec:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431bf0:	add	x0, x0, #0x410
  431bf4:	bl	42903c <ferror@plt+0x2502c>
  431bf8:	b	431c08 <ferror@plt+0x2dbf8>
  431bfc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431c00:	add	x0, x0, #0x418
  431c04:	bl	428d58 <ferror@plt+0x24d48>
  431c08:	str	x0, [sp, #104]
  431c0c:	ldr	x0, [sp, #16]
  431c10:	cmp	x0, #0x0
  431c14:	b.eq	431c48 <ferror@plt+0x2dc38>  // b.none
  431c18:	mov	x1, #0x0                   	// #0
  431c1c:	ldr	x0, [sp, #16]
  431c20:	bl	42a554 <ferror@plt+0x26544>
  431c24:	str	x0, [sp, #112]
  431c28:	mov	x3, #0x0                   	// #0
  431c2c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431c30:	add	x2, x0, #0x410
  431c34:	ldr	x1, [sp, #112]
  431c38:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431c3c:	add	x0, x0, #0x410
  431c40:	bl	42903c <ferror@plt+0x2502c>
  431c44:	b	431c54 <ferror@plt+0x2dc44>
  431c48:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431c4c:	add	x0, x0, #0x418
  431c50:	bl	428d58 <ferror@plt+0x24d48>
  431c54:	str	x0, [sp, #96]
  431c58:	ldr	x0, [sp, #120]
  431c5c:	bl	4185e0 <ferror@plt+0x145d0>
  431c60:	ldr	x0, [sp, #112]
  431c64:	bl	4185e0 <ferror@plt+0x145d0>
  431c68:	ldr	x4, [sp, #96]
  431c6c:	ldr	x3, [sp, #24]
  431c70:	ldr	x2, [sp, #104]
  431c74:	ldr	x1, [sp, #40]
  431c78:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431c7c:	add	x0, x0, #0x420
  431c80:	bl	428f94 <ferror@plt+0x24f84>
  431c84:	str	x0, [sp, #88]
  431c88:	ldr	x0, [sp, #104]
  431c8c:	bl	4185e0 <ferror@plt+0x145d0>
  431c90:	ldr	x0, [sp, #96]
  431c94:	bl	4185e0 <ferror@plt+0x145d0>
  431c98:	ldr	x4, [sp, #88]
  431c9c:	ldr	x3, [sp, #48]
  431ca0:	ldr	w2, [sp, #60]
  431ca4:	ldr	x1, [sp, #64]
  431ca8:	ldr	x0, [sp, #72]
  431cac:	bl	431838 <ferror@plt+0x2d828>
  431cb0:	ldr	x0, [sp, #88]
  431cb4:	bl	4185e0 <ferror@plt+0x145d0>
  431cb8:	nop
  431cbc:	ldp	x29, x30, [sp], #128
  431cc0:	ret
  431cc4:	stp	x29, x30, [sp, #-112]!
  431cc8:	mov	x29, sp
  431ccc:	str	x19, [sp, #16]
  431cd0:	str	x0, [sp, #88]
  431cd4:	str	x1, [sp, #80]
  431cd8:	str	w2, [sp, #76]
  431cdc:	str	x3, [sp, #64]
  431ce0:	str	x4, [sp, #56]
  431ce4:	str	x5, [sp, #48]
  431ce8:	str	w6, [sp, #72]
  431cec:	str	w7, [sp, #44]
  431cf0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431cf4:	add	x0, x0, #0x448
  431cf8:	bl	42be58 <ferror@plt+0x27e48>
  431cfc:	str	x0, [sp, #104]
  431d00:	ldr	w0, [sp, #72]
  431d04:	cmp	w0, #0x0
  431d08:	b.eq	431d34 <ferror@plt+0x2dd24>  // b.none
  431d0c:	ldr	w0, [sp, #72]
  431d10:	bl	421380 <ferror@plt+0x1d370>
  431d14:	ldr	w4, [sp, #44]
  431d18:	mov	x3, x0
  431d1c:	ldr	x2, [sp, #56]
  431d20:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431d24:	add	x1, x0, #0x460
  431d28:	ldr	x0, [sp, #104]
  431d2c:	bl	42da24 <ferror@plt+0x29a14>
  431d30:	b	431d48 <ferror@plt+0x2dd38>
  431d34:	ldr	x2, [sp, #56]
  431d38:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431d3c:	add	x1, x0, #0x478
  431d40:	ldr	x0, [sp, #104]
  431d44:	bl	42da24 <ferror@plt+0x29a14>
  431d48:	ldr	x0, [sp, #48]
  431d4c:	cmp	x0, #0x0
  431d50:	b.eq	431d94 <ferror@plt+0x2dd84>  // b.none
  431d54:	ldr	x0, [sp, #48]
  431d58:	ldr	x19, [x0, #8]
  431d5c:	ldr	x0, [sp, #48]
  431d60:	ldr	w0, [x0]
  431d64:	bl	421380 <ferror@plt+0x1d370>
  431d68:	mov	x1, x0
  431d6c:	ldr	x0, [sp, #48]
  431d70:	ldr	w0, [x0, #4]
  431d74:	mov	w4, w0
  431d78:	mov	x3, x1
  431d7c:	mov	x2, x19
  431d80:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431d84:	add	x1, x0, #0x488
  431d88:	ldr	x0, [sp, #104]
  431d8c:	bl	42da24 <ferror@plt+0x29a14>
  431d90:	b	431da8 <ferror@plt+0x2dd98>
  431d94:	ldr	x2, [sp, #56]
  431d98:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  431d9c:	add	x1, x0, #0x498
  431da0:	ldr	x0, [sp, #104]
  431da4:	bl	42da24 <ferror@plt+0x29a14>
  431da8:	ldr	x0, [sp, #104]
  431dac:	ldr	x0, [x0]
  431db0:	mov	x4, x0
  431db4:	ldr	x3, [sp, #64]
  431db8:	ldr	w2, [sp, #76]
  431dbc:	ldr	x1, [sp, #80]
  431dc0:	ldr	x0, [sp, #88]
  431dc4:	bl	431838 <ferror@plt+0x2d828>
  431dc8:	mov	w1, #0x1                   	// #1
  431dcc:	ldr	x0, [sp, #104]
  431dd0:	bl	42bf2c <ferror@plt+0x27f1c>
  431dd4:	nop
  431dd8:	ldr	x19, [sp, #16]
  431ddc:	ldp	x29, x30, [sp], #112
  431de0:	ret
  431de4:	stp	x29, x30, [sp, #-32]!
  431de8:	mov	x29, sp
  431dec:	str	x0, [sp, #24]
  431df0:	str	x1, [sp, #16]
  431df4:	ldr	x0, [sp, #24]
  431df8:	cmp	x0, #0x0
  431dfc:	b.ne	431e1c <ferror@plt+0x2de0c>  // b.any
  431e00:	ldr	x1, [sp, #24]
  431e04:	ldr	x0, [sp, #16]
  431e08:	cmp	x1, x0
  431e0c:	cset	w0, ne  // ne = any
  431e10:	and	w0, w0, #0xff
  431e14:	neg	w0, w0
  431e18:	b	431e4c <ferror@plt+0x2de3c>
  431e1c:	ldr	x0, [sp, #16]
  431e20:	cmp	x0, #0x0
  431e24:	b.ne	431e40 <ferror@plt+0x2de30>  // b.any
  431e28:	ldr	x1, [sp, #24]
  431e2c:	ldr	x0, [sp, #16]
  431e30:	cmp	x1, x0
  431e34:	cset	w0, ne  // ne = any
  431e38:	and	w0, w0, #0xff
  431e3c:	b	431e4c <ferror@plt+0x2de3c>
  431e40:	ldr	x1, [sp, #16]
  431e44:	ldr	x0, [sp, #24]
  431e48:	bl	403b30 <strcmp@plt>
  431e4c:	ldp	x29, x30, [sp], #32
  431e50:	ret
  431e54:	stp	x29, x30, [sp, #-96]!
  431e58:	mov	x29, sp
  431e5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431e60:	add	x0, x0, #0xe98
  431e64:	str	wzr, [x0]
  431e68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431e6c:	add	x0, x0, #0xe9c
  431e70:	str	wzr, [x0]
  431e74:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431e78:	add	x0, x0, #0xea0
  431e7c:	str	x0, [sp, #88]
  431e80:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  431e84:	add	x0, x0, #0x5e0
  431e88:	str	x0, [sp, #80]
  431e8c:	dmb	ish
  431e90:	ldr	x0, [sp, #88]
  431e94:	ldr	x0, [x0]
  431e98:	str	x0, [sp, #72]
  431e9c:	ldr	x1, [sp, #72]
  431ea0:	ldr	x0, [sp, #88]
  431ea4:	ldxr	x2, [x0]
  431ea8:	cmp	x2, x1
  431eac:	b.ne	431eb8 <ferror@plt+0x2dea8>  // b.any
  431eb0:	stlxr	w3, xzr, [x0]
  431eb4:	cbnz	w3, 431ea4 <ferror@plt+0x2de94>
  431eb8:	dmb	ish
  431ebc:	cset	w0, eq  // eq = none
  431ec0:	cmp	w0, #0x0
  431ec4:	b.eq	431e8c <ferror@plt+0x2de7c>  // b.none
  431ec8:	ldr	x0, [sp, #72]
  431ecc:	cmp	x0, #0x0
  431ed0:	b.eq	431ee0 <ferror@plt+0x2ded0>  // b.none
  431ed4:	ldr	x1, [sp, #80]
  431ed8:	ldr	x0, [sp, #72]
  431edc:	blr	x1
  431ee0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431ee4:	add	x0, x0, #0xea8
  431ee8:	str	x0, [sp, #64]
  431eec:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  431ef0:	add	x0, x0, #0x5e0
  431ef4:	str	x0, [sp, #56]
  431ef8:	dmb	ish
  431efc:	ldr	x0, [sp, #64]
  431f00:	ldr	x0, [x0]
  431f04:	str	x0, [sp, #48]
  431f08:	ldr	x1, [sp, #48]
  431f0c:	ldr	x0, [sp, #64]
  431f10:	ldxr	x2, [x0]
  431f14:	cmp	x2, x1
  431f18:	b.ne	431f24 <ferror@plt+0x2df14>  // b.any
  431f1c:	stlxr	w3, xzr, [x0]
  431f20:	cbnz	w3, 431f10 <ferror@plt+0x2df00>
  431f24:	dmb	ish
  431f28:	cset	w0, eq  // eq = none
  431f2c:	cmp	w0, #0x0
  431f30:	b.eq	431ef8 <ferror@plt+0x2dee8>  // b.none
  431f34:	ldr	x0, [sp, #48]
  431f38:	cmp	x0, #0x0
  431f3c:	b.eq	431f4c <ferror@plt+0x2df3c>  // b.none
  431f40:	ldr	x1, [sp, #56]
  431f44:	ldr	x0, [sp, #48]
  431f48:	blr	x1
  431f4c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  431f50:	add	x0, x0, #0xeb0
  431f54:	str	x0, [sp, #40]
  431f58:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  431f5c:	add	x0, x0, #0x5e0
  431f60:	str	x0, [sp, #32]
  431f64:	dmb	ish
  431f68:	ldr	x0, [sp, #40]
  431f6c:	ldr	x0, [x0]
  431f70:	str	x0, [sp, #24]
  431f74:	ldr	x1, [sp, #24]
  431f78:	ldr	x0, [sp, #40]
  431f7c:	ldxr	x2, [x0]
  431f80:	cmp	x2, x1
  431f84:	b.ne	431f90 <ferror@plt+0x2df80>  // b.any
  431f88:	stlxr	w3, xzr, [x0]
  431f8c:	cbnz	w3, 431f7c <ferror@plt+0x2df6c>
  431f90:	dmb	ish
  431f94:	cset	w0, eq  // eq = none
  431f98:	cmp	w0, #0x0
  431f9c:	b.eq	431f64 <ferror@plt+0x2df54>  // b.none
  431fa0:	ldr	x0, [sp, #24]
  431fa4:	cmp	x0, #0x0
  431fa8:	b.eq	431fb8 <ferror@plt+0x2dfa8>  // b.none
  431fac:	ldr	x1, [sp, #32]
  431fb0:	ldr	x0, [sp, #24]
  431fb4:	blr	x1
  431fb8:	nop
  431fbc:	ldp	x29, x30, [sp], #96
  431fc0:	ret
  431fc4:	stp	x29, x30, [sp, #-48]!
  431fc8:	mov	x29, sp
  431fcc:	str	w0, [sp, #28]
  431fd0:	str	w1, [sp, #24]
  431fd4:	ldr	w1, [sp, #24]
  431fd8:	ldr	w0, [sp, #28]
  431fdc:	bl	403e70 <dup2@plt>
  431fe0:	str	w0, [sp, #44]
  431fe4:	ldr	w0, [sp, #44]
  431fe8:	cmp	w0, #0x0
  431fec:	b.ge	432000 <ferror@plt+0x2dff0>  // b.tcont
  431ff0:	bl	403ef0 <__errno_location@plt>
  431ff4:	ldr	w0, [x0]
  431ff8:	cmp	w0, #0x4
  431ffc:	b.eq	431fd4 <ferror@plt+0x2dfc4>  // b.none
  432000:	ldr	w0, [sp, #44]
  432004:	ldp	x29, x30, [sp], #48
  432008:	ret
  43200c:	stp	x29, x30, [sp, #-32]!
  432010:	mov	x29, sp
  432014:	str	x0, [sp, #24]
  432018:	ldr	x0, [sp, #24]
  43201c:	ldr	w0, [x0, #16]
  432020:	cmn	w0, #0x1
  432024:	b.eq	432054 <ferror@plt+0x2e044>  // b.none
  432028:	ldr	x0, [sp, #24]
  43202c:	ldr	x0, [x0, #24]
  432030:	cmp	x0, #0x0
  432034:	b.ne	432054 <ferror@plt+0x2e044>  // b.any
  432038:	ldr	x0, [sp, #24]
  43203c:	ldr	x0, [x0, #48]
  432040:	cmp	x0, #0x0
  432044:	b.ne	432054 <ferror@plt+0x2e044>  // b.any
  432048:	ldr	x0, [sp, #24]
  43204c:	ldr	x0, [x0, #8]
  432050:	bl	416a5c <ferror@plt+0x12a4c>
  432054:	nop
  432058:	ldp	x29, x30, [sp], #32
  43205c:	ret
  432060:	stp	x29, x30, [sp, #-48]!
  432064:	mov	x29, sp
  432068:	str	w0, [sp, #28]
  43206c:	str	w1, [sp, #24]
  432070:	str	x2, [sp, #16]
  432074:	ldr	x0, [sp, #16]
  432078:	str	x0, [sp, #40]
  43207c:	ldr	w0, [sp, #24]
  432080:	and	w0, w0, #0x7f
  432084:	cmp	w0, #0x0
  432088:	b.ne	4320a4 <ferror@plt+0x2e094>  // b.any
  43208c:	ldr	w0, [sp, #24]
  432090:	asr	w0, w0, #8
  432094:	and	w1, w0, #0xff
  432098:	ldr	x0, [sp, #40]
  43209c:	str	w1, [x0, #16]
  4320a0:	b	432140 <ferror@plt+0x2e130>
  4320a4:	ldr	w0, [sp, #24]
  4320a8:	and	w0, w0, #0xff
  4320ac:	and	w0, w0, #0x7f
  4320b0:	and	w0, w0, #0xff
  4320b4:	add	w0, w0, #0x1
  4320b8:	and	w0, w0, #0xff
  4320bc:	sxtb	w0, w0
  4320c0:	asr	w0, w0, #1
  4320c4:	sxtb	w0, w0
  4320c8:	cmp	w0, #0x0
  4320cc:	b.le	4320f0 <ferror@plt+0x2e0e0>
  4320d0:	ldr	w0, [sp, #24]
  4320d4:	and	w0, w0, #0x7f
  4320d8:	cmp	w0, #0xe
  4320dc:	b.ne	4320f0 <ferror@plt+0x2e0e0>  // b.any
  4320e0:	ldr	x0, [sp, #40]
  4320e4:	mov	w1, #0x400                 	// #1024
  4320e8:	str	w1, [x0, #16]
  4320ec:	b	432140 <ferror@plt+0x2e130>
  4320f0:	ldr	w0, [sp, #24]
  4320f4:	and	w0, w0, #0xff
  4320f8:	and	w0, w0, #0x7f
  4320fc:	and	w0, w0, #0xff
  432100:	add	w0, w0, #0x1
  432104:	and	w0, w0, #0xff
  432108:	sxtb	w0, w0
  43210c:	asr	w0, w0, #1
  432110:	sxtb	w0, w0
  432114:	cmp	w0, #0x0
  432118:	b.le	432134 <ferror@plt+0x2e124>
  43211c:	ldr	w0, [sp, #24]
  432120:	lsl	w0, w0, #12
  432124:	and	w1, w0, #0x7f000
  432128:	ldr	x0, [sp, #40]
  43212c:	str	w1, [x0, #16]
  432130:	b	432140 <ferror@plt+0x2e130>
  432134:	ldr	x0, [sp, #40]
  432138:	mov	w1, #0x200                 	// #512
  43213c:	str	w1, [x0, #16]
  432140:	ldr	x0, [sp, #40]
  432144:	bl	43200c <ferror@plt+0x2dffc>
  432148:	nop
  43214c:	ldp	x29, x30, [sp], #48
  432150:	ret
  432154:	stp	x29, x30, [sp, #-48]!
  432158:	mov	x29, sp
  43215c:	str	x0, [sp, #24]
  432160:	ldr	x0, [sp, #24]
  432164:	str	x0, [sp, #40]
  432168:	ldr	x0, [sp, #40]
  43216c:	ldr	w0, [x0]
  432170:	mov	w1, #0xe                   	// #14
  432174:	bl	4036e0 <kill@plt>
  432178:	mov	w0, #0x0                   	// #0
  43217c:	ldp	x29, x30, [sp], #48
  432180:	ret
  432184:	mov	x12, #0x1090                	// #4240
  432188:	sub	sp, sp, x12
  43218c:	stp	x29, x30, [sp]
  432190:	mov	x29, sp
  432194:	str	x0, [sp, #40]
  432198:	str	w1, [sp, #36]
  43219c:	str	x2, [sp, #24]
  4321a0:	ldr	x0, [sp, #24]
  4321a4:	str	x0, [sp, #4216]
  4321a8:	str	xzr, [sp, #4224]
  4321ac:	add	x1, sp, #0x1, lsl #12
  4321b0:	add	x1, x1, #0x30
  4321b4:	add	x0, sp, #0x30
  4321b8:	mov	x4, #0x0                   	// #0
  4321bc:	mov	x3, x1
  4321c0:	mov	x2, #0x1000                	// #4096
  4321c4:	mov	x1, x0
  4321c8:	ldr	x0, [sp, #40]
  4321cc:	bl	44ec2c <ferror@plt+0x4ac1c>
  4321d0:	str	w0, [sp, #4212]
  4321d4:	ldr	w0, [sp, #4212]
  4321d8:	cmp	w0, #0x0
  4321dc:	b.eq	4321ec <ferror@plt+0x2e1dc>  // b.none
  4321e0:	ldr	w0, [sp, #4212]
  4321e4:	cmp	w0, #0x2
  4321e8:	b.ne	4322ec <ferror@plt+0x2e2dc>  // b.any
  4321ec:	ldr	x0, [sp, #4216]
  4321f0:	ldr	x0, [x0, #24]
  4321f4:	ldr	x1, [sp, #40]
  4321f8:	cmp	x1, x0
  4321fc:	b.ne	432270 <ferror@plt+0x2e260>  // b.any
  432200:	ldr	x0, [sp, #4216]
  432204:	add	x0, x0, #0x18
  432208:	str	x0, [sp, #4168]
  43220c:	adrp	x0, 44b000 <ferror@plt+0x46ff0>
  432210:	add	x0, x0, #0x778
  432214:	str	x0, [sp, #4160]
  432218:	dmb	ish
  43221c:	ldr	x0, [sp, #4168]
  432220:	ldr	x0, [x0]
  432224:	str	x0, [sp, #4152]
  432228:	ldr	x1, [sp, #4152]
  43222c:	ldr	x0, [sp, #4168]
  432230:	ldxr	x2, [x0]
  432234:	cmp	x2, x1
  432238:	b.ne	432244 <ferror@plt+0x2e234>  // b.any
  43223c:	stlxr	w3, xzr, [x0]
  432240:	cbnz	w3, 432230 <ferror@plt+0x2e220>
  432244:	dmb	ish
  432248:	cset	w0, eq  // eq = none
  43224c:	cmp	w0, #0x0
  432250:	b.eq	432218 <ferror@plt+0x2e208>  // b.none
  432254:	ldr	x0, [sp, #4152]
  432258:	cmp	x0, #0x0
  43225c:	b.eq	4322dc <ferror@plt+0x2e2cc>  // b.none
  432260:	ldr	x1, [sp, #4160]
  432264:	ldr	x0, [sp, #4152]
  432268:	blr	x1
  43226c:	b	4322dc <ferror@plt+0x2e2cc>
  432270:	ldr	x0, [sp, #4216]
  432274:	add	x0, x0, #0x30
  432278:	str	x0, [sp, #4192]
  43227c:	adrp	x0, 44b000 <ferror@plt+0x46ff0>
  432280:	add	x0, x0, #0x778
  432284:	str	x0, [sp, #4184]
  432288:	dmb	ish
  43228c:	ldr	x0, [sp, #4192]
  432290:	ldr	x0, [x0]
  432294:	str	x0, [sp, #4176]
  432298:	ldr	x1, [sp, #4176]
  43229c:	ldr	x0, [sp, #4192]
  4322a0:	ldxr	x2, [x0]
  4322a4:	cmp	x2, x1
  4322a8:	b.ne	4322b4 <ferror@plt+0x2e2a4>  // b.any
  4322ac:	stlxr	w3, xzr, [x0]
  4322b0:	cbnz	w3, 4322a0 <ferror@plt+0x2e290>
  4322b4:	dmb	ish
  4322b8:	cset	w0, eq  // eq = none
  4322bc:	cmp	w0, #0x0
  4322c0:	b.eq	432288 <ferror@plt+0x2e278>  // b.none
  4322c4:	ldr	x0, [sp, #4176]
  4322c8:	cmp	x0, #0x0
  4322cc:	b.eq	4322dc <ferror@plt+0x2e2cc>  // b.none
  4322d0:	ldr	x1, [sp, #4184]
  4322d4:	ldr	x0, [sp, #4176]
  4322d8:	blr	x1
  4322dc:	ldr	x0, [sp, #4216]
  4322e0:	bl	43200c <ferror@plt+0x2dffc>
  4322e4:	mov	w0, #0x0                   	// #0
  4322e8:	b	432428 <ferror@plt+0x2e418>
  4322ec:	ldr	w0, [sp, #4212]
  4322f0:	cmp	w0, #0x3
  4322f4:	b.ne	432300 <ferror@plt+0x2e2f0>  // b.any
  4322f8:	mov	w0, #0x1                   	// #1
  4322fc:	b	432428 <ferror@plt+0x2e418>
  432300:	ldr	x0, [sp, #4216]
  432304:	ldr	x0, [x0, #24]
  432308:	ldr	x1, [sp, #40]
  43230c:	cmp	x1, x0
  432310:	b.ne	432350 <ferror@plt+0x2e340>  // b.any
  432314:	ldr	x0, [sp, #4216]
  432318:	ldr	x0, [x0, #40]
  43231c:	ldr	x1, [sp, #4144]
  432320:	mov	x2, x1
  432324:	add	x1, sp, #0x30
  432328:	bl	42c9bc <ferror@plt+0x289ac>
  43232c:	ldr	x0, [sp, #4216]
  432330:	ldr	w0, [x0, #32]
  432334:	cmp	w0, #0x0
  432338:	b.eq	432388 <ferror@plt+0x2e378>  // b.none
  43233c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432340:	add	x0, x0, #0x940
  432344:	ldr	x0, [x0]
  432348:	str	x0, [sp, #4224]
  43234c:	b	432388 <ferror@plt+0x2e378>
  432350:	ldr	x0, [sp, #4216]
  432354:	ldr	x0, [x0, #64]
  432358:	ldr	x1, [sp, #4144]
  43235c:	mov	x2, x1
  432360:	add	x1, sp, #0x30
  432364:	bl	42c9bc <ferror@plt+0x289ac>
  432368:	ldr	x0, [sp, #4216]
  43236c:	ldr	w0, [x0, #56]
  432370:	cmp	w0, #0x0
  432374:	b.eq	432388 <ferror@plt+0x2e378>  // b.none
  432378:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43237c:	add	x0, x0, #0x938
  432380:	ldr	x0, [x0]
  432384:	str	x0, [sp, #4224]
  432388:	ldr	x0, [sp, #4224]
  43238c:	cmp	x0, #0x0
  432390:	b.eq	432424 <ferror@plt+0x2e414>  // b.none
  432394:	str	xzr, [sp, #4232]
  432398:	b	432414 <ferror@plt+0x2e404>
  43239c:	add	x1, sp, #0x30
  4323a0:	ldr	x0, [sp, #4232]
  4323a4:	add	x4, x1, x0
  4323a8:	ldr	x1, [sp, #4144]
  4323ac:	ldr	x0, [sp, #4232]
  4323b0:	sub	x0, x1, x0
  4323b4:	ldr	x3, [sp, #4224]
  4323b8:	mov	x2, x0
  4323bc:	mov	x1, #0x1                   	// #1
  4323c0:	mov	x0, x4
  4323c4:	bl	403ce0 <fwrite@plt>
  4323c8:	str	x0, [sp, #4200]
  4323cc:	ldr	x0, [sp, #4200]
  4323d0:	cmp	x0, #0x0
  4323d4:	b.ne	432404 <ferror@plt+0x2e3f4>  // b.any
  4323d8:	bl	403ef0 <__errno_location@plt>
  4323dc:	ldr	w0, [x0]
  4323e0:	bl	42953c <ferror@plt+0x2552c>
  4323e4:	mov	x3, x0
  4323e8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4323ec:	add	x2, x0, #0x4a8
  4323f0:	mov	w1, #0x4                   	// #4
  4323f4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4323f8:	add	x0, x0, #0x858
  4323fc:	bl	41a980 <ferror@plt+0x16970>
  432400:	b	432400 <ferror@plt+0x2e3f0>
  432404:	ldr	x1, [sp, #4232]
  432408:	ldr	x0, [sp, #4200]
  43240c:	add	x0, x1, x0
  432410:	str	x0, [sp, #4232]
  432414:	ldr	x0, [sp, #4144]
  432418:	ldr	x1, [sp, #4232]
  43241c:	cmp	x1, x0
  432420:	b.cc	43239c <ferror@plt+0x2e38c>  // b.lo, b.ul, b.last
  432424:	mov	w0, #0x1                   	// #1
  432428:	ldp	x29, x30, [sp]
  43242c:	mov	x12, #0x1090                	// #4240
  432430:	add	sp, sp, x12
  432434:	ret
  432438:	stp	x29, x30, [sp, #-192]!
  43243c:	mov	x29, sp
  432440:	str	w0, [sp, #44]
  432444:	str	w1, [sp, #40]
  432448:	str	w2, [sp, #36]
  43244c:	str	w3, [sp, #32]
  432450:	str	w4, [sp, #28]
  432454:	str	x5, [sp, #16]
  432458:	ldr	w0, [sp, #44]
  43245c:	str	w0, [sp, #56]
  432460:	mov	w0, #0xffffffff            	// #-1
  432464:	str	w0, [sp, #72]
  432468:	bl	412264 <ferror@plt+0xe254>
  43246c:	str	x0, [sp, #184]
  432470:	mov	w1, #0x0                   	// #0
  432474:	ldr	x0, [sp, #184]
  432478:	bl	41663c <ferror@plt+0x1262c>
  43247c:	str	x0, [sp, #64]
  432480:	ldr	w0, [sp, #44]
  432484:	bl	417e78 <ferror@plt+0x13e68>
  432488:	str	x0, [sp, #176]
  43248c:	add	x0, sp, #0x38
  432490:	mov	x3, #0x0                   	// #0
  432494:	mov	x2, x0
  432498:	adrp	x0, 432000 <ferror@plt+0x2dff0>
  43249c:	add	x1, x0, #0x60
  4324a0:	ldr	x0, [sp, #176]
  4324a4:	bl	413be4 <ferror@plt+0xfbd4>
  4324a8:	ldr	x1, [sp, #184]
  4324ac:	ldr	x0, [sp, #176]
  4324b0:	bl	413000 <ferror@plt+0xeff0>
  4324b4:	ldr	x0, [sp, #176]
  4324b8:	bl	414628 <ferror@plt+0x10618>
  4324bc:	ldr	w0, [sp, #36]
  4324c0:	str	w0, [sp, #88]
  4324c4:	mov	x0, #0x0                   	// #0
  4324c8:	bl	42be58 <ferror@plt+0x27e48>
  4324cc:	str	x0, [sp, #96]
  4324d0:	ldr	w0, [sp, #40]
  4324d4:	bl	44333c <ferror@plt+0x3f32c>
  4324d8:	str	x0, [sp, #80]
  4324dc:	ldr	x0, [sp, #80]
  4324e0:	mov	w1, #0x1                   	// #1
  4324e4:	bl	44c8c4 <ferror@plt+0x488b4>
  4324e8:	ldr	x0, [sp, #80]
  4324ec:	mov	x2, #0x0                   	// #0
  4324f0:	mov	x1, #0x0                   	// #0
  4324f4:	bl	44d048 <ferror@plt+0x49038>
  4324f8:	ldr	x0, [sp, #80]
  4324fc:	mov	w1, #0x0                   	// #0
  432500:	bl	44cee0 <ferror@plt+0x48ed0>
  432504:	ldr	x0, [sp, #80]
  432508:	mov	w1, #0x19                  	// #25
  43250c:	bl	44c14c <ferror@plt+0x4813c>
  432510:	str	x0, [sp, #176]
  432514:	add	x0, sp, #0x38
  432518:	mov	x3, #0x0                   	// #0
  43251c:	mov	x2, x0
  432520:	adrp	x0, 432000 <ferror@plt+0x2dff0>
  432524:	add	x1, x0, #0x184
  432528:	ldr	x0, [sp, #176]
  43252c:	bl	413be4 <ferror@plt+0xfbd4>
  432530:	ldr	x1, [sp, #184]
  432534:	ldr	x0, [sp, #176]
  432538:	bl	413000 <ferror@plt+0xeff0>
  43253c:	ldr	x0, [sp, #176]
  432540:	bl	414628 <ferror@plt+0x10618>
  432544:	ldr	w0, [sp, #28]
  432548:	str	w0, [sp, #112]
  43254c:	mov	x0, #0x0                   	// #0
  432550:	bl	42be58 <ferror@plt+0x27e48>
  432554:	str	x0, [sp, #120]
  432558:	ldr	w0, [sp, #32]
  43255c:	bl	44333c <ferror@plt+0x3f32c>
  432560:	str	x0, [sp, #104]
  432564:	ldr	x0, [sp, #104]
  432568:	mov	w1, #0x1                   	// #1
  43256c:	bl	44c8c4 <ferror@plt+0x488b4>
  432570:	ldr	x0, [sp, #104]
  432574:	mov	x2, #0x0                   	// #0
  432578:	mov	x1, #0x0                   	// #0
  43257c:	bl	44d048 <ferror@plt+0x49038>
  432580:	ldr	x0, [sp, #104]
  432584:	mov	w1, #0x0                   	// #0
  432588:	bl	44cee0 <ferror@plt+0x48ed0>
  43258c:	ldr	x0, [sp, #104]
  432590:	mov	w1, #0x19                  	// #25
  432594:	bl	44c14c <ferror@plt+0x4813c>
  432598:	str	x0, [sp, #176]
  43259c:	add	x0, sp, #0x38
  4325a0:	mov	x3, #0x0                   	// #0
  4325a4:	mov	x2, x0
  4325a8:	adrp	x0, 432000 <ferror@plt+0x2dff0>
  4325ac:	add	x1, x0, #0x184
  4325b0:	ldr	x0, [sp, #176]
  4325b4:	bl	413be4 <ferror@plt+0xfbd4>
  4325b8:	ldr	x1, [sp, #184]
  4325bc:	ldr	x0, [sp, #176]
  4325c0:	bl	413000 <ferror@plt+0xeff0>
  4325c4:	ldr	x0, [sp, #176]
  4325c8:	bl	414628 <ferror@plt+0x10618>
  4325cc:	ldr	x0, [sp, #16]
  4325d0:	cmp	x0, #0x0
  4325d4:	b.eq	432630 <ferror@plt+0x2e620>  // b.none
  4325d8:	mov	w0, #0x0                   	// #0
  4325dc:	bl	417570 <ferror@plt+0x13560>
  4325e0:	str	x0, [sp, #176]
  4325e4:	bl	414eb4 <ferror@plt+0x10ea4>
  4325e8:	mov	x1, x0
  4325ec:	ldr	x0, [sp, #16]
  4325f0:	add	x0, x1, x0
  4325f4:	mov	x1, x0
  4325f8:	ldr	x0, [sp, #176]
  4325fc:	bl	414004 <ferror@plt+0xfff4>
  432600:	add	x0, sp, #0x38
  432604:	mov	x3, #0x0                   	// #0
  432608:	mov	x2, x0
  43260c:	adrp	x0, 432000 <ferror@plt+0x2dff0>
  432610:	add	x1, x0, #0x154
  432614:	ldr	x0, [sp, #176]
  432618:	bl	413be4 <ferror@plt+0xfbd4>
  43261c:	ldr	x1, [sp, #184]
  432620:	ldr	x0, [sp, #176]
  432624:	bl	413000 <ferror@plt+0xeff0>
  432628:	ldr	x0, [sp, #176]
  43262c:	bl	414628 <ferror@plt+0x10618>
  432630:	ldr	x0, [sp, #64]
  432634:	bl	416814 <ferror@plt+0x12804>
  432638:	ldr	x0, [sp, #64]
  43263c:	bl	416754 <ferror@plt+0x12744>
  432640:	ldr	x0, [sp, #184]
  432644:	bl	412040 <ferror@plt+0xe030>
  432648:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43264c:	add	x0, x0, #0xe9c
  432650:	ldr	w1, [sp, #44]
  432654:	str	w1, [x0]
  432658:	ldr	w1, [sp, #72]
  43265c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432660:	add	x0, x0, #0xe98
  432664:	str	w1, [x0]
  432668:	ldr	x0, [sp, #96]
  43266c:	mov	w1, #0x0                   	// #0
  432670:	bl	42bf2c <ferror@plt+0x27f1c>
  432674:	mov	x1, x0
  432678:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43267c:	add	x0, x0, #0xea8
  432680:	str	x1, [x0]
  432684:	ldr	x0, [sp, #120]
  432688:	mov	w1, #0x0                   	// #0
  43268c:	bl	42bf2c <ferror@plt+0x27f1c>
  432690:	mov	x1, x0
  432694:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432698:	add	x0, x0, #0xeb0
  43269c:	str	x1, [x0]
  4326a0:	add	x0, sp, #0x38
  4326a4:	add	x0, x0, #0x18
  4326a8:	str	x0, [sp, #168]
  4326ac:	adrp	x0, 44b000 <ferror@plt+0x46ff0>
  4326b0:	add	x0, x0, #0x778
  4326b4:	str	x0, [sp, #160]
  4326b8:	dmb	ish
  4326bc:	ldr	x0, [sp, #168]
  4326c0:	ldr	x0, [x0]
  4326c4:	str	x0, [sp, #152]
  4326c8:	ldr	x1, [sp, #152]
  4326cc:	ldr	x0, [sp, #168]
  4326d0:	ldxr	x2, [x0]
  4326d4:	cmp	x2, x1
  4326d8:	b.ne	4326e4 <ferror@plt+0x2e6d4>  // b.any
  4326dc:	stlxr	w3, xzr, [x0]
  4326e0:	cbnz	w3, 4326d0 <ferror@plt+0x2e6c0>
  4326e4:	dmb	ish
  4326e8:	cset	w0, eq  // eq = none
  4326ec:	cmp	w0, #0x0
  4326f0:	b.eq	4326b8 <ferror@plt+0x2e6a8>  // b.none
  4326f4:	ldr	x0, [sp, #152]
  4326f8:	cmp	x0, #0x0
  4326fc:	b.eq	43270c <ferror@plt+0x2e6fc>  // b.none
  432700:	ldr	x1, [sp, #160]
  432704:	ldr	x0, [sp, #152]
  432708:	blr	x1
  43270c:	add	x0, sp, #0x38
  432710:	add	x0, x0, #0x30
  432714:	str	x0, [sp, #144]
  432718:	adrp	x0, 44b000 <ferror@plt+0x46ff0>
  43271c:	add	x0, x0, #0x778
  432720:	str	x0, [sp, #136]
  432724:	dmb	ish
  432728:	ldr	x0, [sp, #144]
  43272c:	ldr	x0, [x0]
  432730:	str	x0, [sp, #128]
  432734:	ldr	x1, [sp, #128]
  432738:	ldr	x0, [sp, #144]
  43273c:	ldxr	x2, [x0]
  432740:	cmp	x2, x1
  432744:	b.ne	432750 <ferror@plt+0x2e740>  // b.any
  432748:	stlxr	w3, xzr, [x0]
  43274c:	cbnz	w3, 43273c <ferror@plt+0x2e72c>
  432750:	dmb	ish
  432754:	cset	w0, eq  // eq = none
  432758:	cmp	w0, #0x0
  43275c:	b.eq	432724 <ferror@plt+0x2e714>  // b.none
  432760:	ldr	x0, [sp, #128]
  432764:	cmp	x0, #0x0
  432768:	b.eq	432778 <ferror@plt+0x2e768>  // b.none
  43276c:	ldr	x1, [sp, #136]
  432770:	ldr	x0, [sp, #128]
  432774:	blr	x1
  432778:	nop
  43277c:	ldp	x29, x30, [sp], #192
  432780:	ret
  432784:	stp	x29, x30, [sp, #-64]!
  432788:	mov	x29, sp
  43278c:	str	x0, [sp, #24]
  432790:	str	w1, [sp, #20]
  432794:	mov	w0, #0xffffffff            	// #-1
  432798:	str	w0, [sp, #48]
  43279c:	mov	w0, #0xffffffff            	// #-1
  4327a0:	str	w0, [sp, #52]
  4327a4:	mov	w0, #0xffffffff            	// #-1
  4327a8:	str	w0, [sp, #40]
  4327ac:	mov	w0, #0xffffffff            	// #-1
  4327b0:	str	w0, [sp, #44]
  4327b4:	bl	431e54 <ferror@plt+0x2de44>
  4327b8:	add	x0, sp, #0x30
  4327bc:	bl	403660 <pipe@plt>
  4327c0:	cmp	w0, #0x0
  4327c4:	b.lt	4327d8 <ferror@plt+0x2e7c8>  // b.tstop
  4327c8:	add	x0, sp, #0x28
  4327cc:	bl	403660 <pipe@plt>
  4327d0:	cmp	w0, #0x0
  4327d4:	b.ge	432804 <ferror@plt+0x2e7f4>  // b.tcont
  4327d8:	bl	403ef0 <__errno_location@plt>
  4327dc:	ldr	w0, [x0]
  4327e0:	bl	42953c <ferror@plt+0x2552c>
  4327e4:	mov	x3, x0
  4327e8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4327ec:	add	x2, x0, #0x4c0
  4327f0:	mov	w1, #0x4                   	// #4
  4327f4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4327f8:	add	x0, x0, #0x858
  4327fc:	bl	41a980 <ferror@plt+0x16970>
  432800:	b	432800 <ferror@plt+0x2e7f0>
  432804:	bl	403700 <fork@plt>
  432808:	mov	w1, w0
  43280c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432810:	add	x0, x0, #0xe9c
  432814:	str	w1, [x0]
  432818:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43281c:	add	x0, x0, #0xe9c
  432820:	ldr	w0, [x0]
  432824:	cmp	w0, #0x0
  432828:	b.ge	432858 <ferror@plt+0x2e848>  // b.tcont
  43282c:	bl	403ef0 <__errno_location@plt>
  432830:	ldr	w0, [x0]
  432834:	bl	42953c <ferror@plt+0x2552c>
  432838:	mov	x3, x0
  43283c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432840:	add	x2, x0, #0x4f0
  432844:	mov	w1, #0x4                   	// #4
  432848:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43284c:	add	x0, x0, #0x858
  432850:	bl	41a980 <ferror@plt+0x16970>
  432854:	b	432854 <ferror@plt+0x2e844>
  432858:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43285c:	add	x0, x0, #0xe9c
  432860:	ldr	w0, [x0]
  432864:	cmp	w0, #0x0
  432868:	b.ne	432964 <ferror@plt+0x2e954>  // b.any
  43286c:	mov	w0, #0xffffffff            	// #-1
  432870:	str	w0, [sp, #60]
  432874:	ldr	w0, [sp, #48]
  432878:	bl	403a20 <close@plt>
  43287c:	ldr	w0, [sp, #40]
  432880:	bl	403a20 <close@plt>
  432884:	ldr	w0, [sp, #20]
  432888:	and	w0, w0, #0x200
  43288c:	cmp	w0, #0x0
  432890:	b.ne	4328ac <ferror@plt+0x2e89c>  // b.any
  432894:	mov	w2, #0x0                   	// #0
  432898:	mov	w1, #0x0                   	// #0
  43289c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4328a0:	add	x0, x0, #0x510
  4328a4:	bl	403810 <open@plt>
  4328a8:	str	w0, [sp, #60]
  4328ac:	ldr	w0, [sp, #52]
  4328b0:	mov	w1, #0x1                   	// #1
  4328b4:	bl	431fc4 <ferror@plt+0x2dfb4>
  4328b8:	cmp	w0, #0x0
  4328bc:	b.lt	4328f4 <ferror@plt+0x2e8e4>  // b.tstop
  4328c0:	ldr	w0, [sp, #44]
  4328c4:	mov	w1, #0x2                   	// #2
  4328c8:	bl	431fc4 <ferror@plt+0x2dfb4>
  4328cc:	cmp	w0, #0x0
  4328d0:	b.lt	4328f4 <ferror@plt+0x2e8e4>  // b.tstop
  4328d4:	ldr	w0, [sp, #60]
  4328d8:	cmp	w0, #0x0
  4328dc:	b.lt	432920 <ferror@plt+0x2e910>  // b.tstop
  4328e0:	mov	w1, #0x0                   	// #0
  4328e4:	ldr	w0, [sp, #60]
  4328e8:	bl	431fc4 <ferror@plt+0x2dfb4>
  4328ec:	cmp	w0, #0x0
  4328f0:	b.ge	432920 <ferror@plt+0x2e910>  // b.tcont
  4328f4:	bl	403ef0 <__errno_location@plt>
  4328f8:	ldr	w0, [x0]
  4328fc:	bl	42953c <ferror@plt+0x2552c>
  432900:	mov	x3, x0
  432904:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432908:	add	x2, x0, #0x520
  43290c:	mov	w1, #0x4                   	// #4
  432910:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432914:	add	x0, x0, #0x858
  432918:	bl	41a980 <ferror@plt+0x16970>
  43291c:	b	43291c <ferror@plt+0x2e90c>
  432920:	ldr	w0, [sp, #60]
  432924:	cmp	w0, #0x2
  432928:	b.le	432934 <ferror@plt+0x2e924>
  43292c:	ldr	w0, [sp, #60]
  432930:	bl	403a20 <close@plt>
  432934:	ldr	w0, [sp, #52]
  432938:	cmp	w0, #0x2
  43293c:	b.le	432948 <ferror@plt+0x2e938>
  432940:	ldr	w0, [sp, #52]
  432944:	bl	403a20 <close@plt>
  432948:	ldr	w0, [sp, #44]
  43294c:	cmp	w0, #0x2
  432950:	b.le	43295c <ferror@plt+0x2e94c>
  432954:	ldr	w0, [sp, #44]
  432958:	bl	403a20 <close@plt>
  43295c:	mov	w0, #0x1                   	// #1
  432960:	b	4329ec <ferror@plt+0x2e9dc>
  432964:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432968:	add	x0, x0, #0xe58
  43296c:	ldr	w0, [x0]
  432970:	add	w1, w0, #0x1
  432974:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432978:	add	x0, x0, #0xe58
  43297c:	str	w1, [x0]
  432980:	ldr	w0, [sp, #52]
  432984:	bl	403a20 <close@plt>
  432988:	ldr	w0, [sp, #44]
  43298c:	bl	403a20 <close@plt>
  432990:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432994:	add	x0, x0, #0xe9c
  432998:	ldr	w6, [x0]
  43299c:	ldr	w1, [sp, #48]
  4329a0:	ldr	w0, [sp, #20]
  4329a4:	and	w0, w0, #0x80
  4329a8:	cmp	w0, #0x0
  4329ac:	cset	w0, eq  // eq = none
  4329b0:	and	w0, w0, #0xff
  4329b4:	mov	w7, w0
  4329b8:	ldr	w2, [sp, #40]
  4329bc:	ldr	w0, [sp, #20]
  4329c0:	and	w0, w0, #0x100
  4329c4:	cmp	w0, #0x0
  4329c8:	cset	w0, eq  // eq = none
  4329cc:	and	w0, w0, #0xff
  4329d0:	ldr	x5, [sp, #24]
  4329d4:	mov	w4, w0
  4329d8:	mov	w3, w2
  4329dc:	mov	w2, w7
  4329e0:	mov	w0, w6
  4329e4:	bl	432438 <ferror@plt+0x2e428>
  4329e8:	mov	w0, #0x0                   	// #0
  4329ec:	ldp	x29, x30, [sp], #64
  4329f0:	ret
  4329f4:	sub	sp, sp, #0x100
  4329f8:	stp	x29, x30, [sp, #32]
  4329fc:	add	x29, sp, #0x20
  432a00:	str	x0, [sp, #72]
  432a04:	str	x1, [sp, #64]
  432a08:	str	w2, [sp, #60]
  432a0c:	str	xzr, [sp, #232]
  432a10:	ldr	w0, [sp, #60]
  432a14:	and	w0, w0, #0x380
  432a18:	cmp	w0, #0x0
  432a1c:	b.eq	432a48 <ferror@plt+0x2ea38>  // b.none
  432a20:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432a24:	add	x4, x0, #0x550
  432a28:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432a2c:	add	x3, x0, #0x968
  432a30:	mov	w2, #0xad6                 	// #2774
  432a34:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432a38:	add	x1, x0, #0x848
  432a3c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432a40:	add	x0, x0, #0x858
  432a44:	bl	4319d8 <ferror@plt+0x2d9c8>
  432a48:	bl	42fec0 <ferror@plt+0x2beb0>
  432a4c:	ldr	x1, [sp, #72]
  432a50:	bl	4306bc <ferror@plt+0x2c6ac>
  432a54:	cmp	w0, #0x0
  432a58:	b.ne	432a7c <ferror@plt+0x2ea6c>  // b.any
  432a5c:	ldr	x3, [sp, #72]
  432a60:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432a64:	add	x2, x0, #0x5c0
  432a68:	mov	w1, #0x4                   	// #4
  432a6c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432a70:	add	x0, x0, #0x858
  432a74:	bl	41a980 <ferror@plt+0x16970>
  432a78:	b	432a78 <ferror@plt+0x2ea68>
  432a7c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432a80:	add	x0, x0, #0x7f0
  432a84:	ldr	w0, [x0, #12]
  432a88:	cmp	w0, #0x0
  432a8c:	b.eq	432aa0 <ferror@plt+0x2ea90>  // b.none
  432a90:	ldr	x1, [sp, #72]
  432a94:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432a98:	add	x0, x0, #0x5f0
  432a9c:	bl	41b438 <ferror@plt+0x17428>
  432aa0:	bl	431e54 <ferror@plt+0x2de44>
  432aa4:	ldr	x0, [sp, #72]
  432aa8:	bl	428d58 <ferror@plt+0x24d48>
  432aac:	mov	x1, x0
  432ab0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432ab4:	add	x0, x0, #0xea0
  432ab8:	str	x1, [x0]
  432abc:	bl	446c38 <ferror@plt+0x42c28>
  432ac0:	str	x0, [sp, #240]
  432ac4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432ac8:	add	x0, x0, #0xed8
  432acc:	ldr	x0, [x0]
  432ad0:	mov	x1, x0
  432ad4:	ldr	x0, [sp, #240]
  432ad8:	bl	447860 <ferror@plt+0x43850>
  432adc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432ae0:	add	x1, x0, #0xb68
  432ae4:	ldr	x0, [sp, #240]
  432ae8:	bl	447860 <ferror@plt+0x43850>
  432aec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432af0:	add	x1, x0, #0xad0
  432af4:	ldr	x0, [sp, #240]
  432af8:	bl	447860 <ferror@plt+0x43850>
  432afc:	ldr	x1, [sp, #72]
  432b00:	ldr	x0, [sp, #240]
  432b04:	bl	447860 <ferror@plt+0x43850>
  432b08:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432b0c:	add	x1, x0, #0xab8
  432b10:	ldr	x0, [sp, #240]
  432b14:	bl	447860 <ferror@plt+0x43850>
  432b18:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432b1c:	add	x0, x0, #0x7d0
  432b20:	ldr	w0, [x0]
  432b24:	cmn	w0, #0x1
  432b28:	b.eq	432b74 <ferror@plt+0x2eb64>  // b.none
  432b2c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432b30:	add	x1, x0, #0xa68
  432b34:	ldr	x0, [sp, #240]
  432b38:	bl	447860 <ferror@plt+0x43850>
  432b3c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432b40:	add	x0, x0, #0x7d0
  432b44:	ldr	w0, [x0]
  432b48:	add	x4, sp, #0x58
  432b4c:	mov	w3, w0
  432b50:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432b54:	add	x2, x0, #0x350
  432b58:	mov	x1, #0x80                  	// #128
  432b5c:	mov	x0, x4
  432b60:	bl	440c04 <ferror@plt+0x3cbf4>
  432b64:	add	x0, sp, #0x58
  432b68:	mov	x1, x0
  432b6c:	ldr	x0, [sp, #240]
  432b70:	bl	447860 <ferror@plt+0x43850>
  432b74:	mov	x1, #0x0                   	// #0
  432b78:	ldr	x0, [sp, #240]
  432b7c:	bl	447860 <ferror@plt+0x43850>
  432b80:	mov	w0, #0x2                   	// #2
  432b84:	str	w0, [sp, #252]
  432b88:	ldr	w0, [sp, #60]
  432b8c:	and	w0, w0, #0x200
  432b90:	cmp	w0, #0x0
  432b94:	b.eq	432ba4 <ferror@plt+0x2eb94>  // b.none
  432b98:	ldr	w0, [sp, #252]
  432b9c:	orr	w0, w0, #0x20
  432ba0:	str	w0, [sp, #252]
  432ba4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432ba8:	add	x0, x0, #0xef8
  432bac:	ldr	x8, [x0]
  432bb0:	ldr	x0, [sp, #240]
  432bb4:	ldr	x1, [x0]
  432bb8:	add	x2, sp, #0xdc
  432bbc:	add	x0, sp, #0xe8
  432bc0:	str	x0, [sp, #16]
  432bc4:	add	x0, sp, #0xe0
  432bc8:	str	x0, [sp, #8]
  432bcc:	add	x0, sp, #0xe4
  432bd0:	str	x0, [sp]
  432bd4:	mov	x7, #0x0                   	// #0
  432bd8:	mov	x6, x2
  432bdc:	mov	x5, #0x0                   	// #0
  432be0:	mov	x4, #0x0                   	// #0
  432be4:	ldr	w3, [sp, #252]
  432be8:	mov	x2, #0x0                   	// #0
  432bec:	mov	x0, x8
  432bf0:	bl	443e10 <ferror@plt+0x3fe00>
  432bf4:	cmp	w0, #0x0
  432bf8:	b.ne	432c24 <ferror@plt+0x2ec14>  // b.any
  432bfc:	ldr	x0, [sp, #232]
  432c00:	ldr	x0, [x0, #8]
  432c04:	mov	x3, x0
  432c08:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432c0c:	add	x2, x0, #0x608
  432c10:	mov	w1, #0x4                   	// #4
  432c14:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432c18:	add	x0, x0, #0x858
  432c1c:	bl	41a980 <ferror@plt+0x16970>
  432c20:	b	432c20 <ferror@plt+0x2ec10>
  432c24:	mov	w1, #0x1                   	// #1
  432c28:	ldr	x0, [sp, #240]
  432c2c:	bl	446e64 <ferror@plt+0x42e54>
  432c30:	ldr	w6, [sp, #220]
  432c34:	ldr	w1, [sp, #228]
  432c38:	ldr	w0, [sp, #60]
  432c3c:	and	w0, w0, #0x2
  432c40:	cmp	w0, #0x0
  432c44:	cset	w0, ne  // ne = any
  432c48:	and	w0, w0, #0xff
  432c4c:	mov	w7, w0
  432c50:	ldr	w2, [sp, #224]
  432c54:	ldr	w0, [sp, #60]
  432c58:	and	w0, w0, #0x4
  432c5c:	cmp	w0, #0x0
  432c60:	cset	w0, ne  // ne = any
  432c64:	and	w0, w0, #0xff
  432c68:	ldr	x5, [sp, #64]
  432c6c:	mov	w4, w0
  432c70:	mov	w3, w2
  432c74:	mov	w2, w7
  432c78:	mov	w0, w6
  432c7c:	bl	432438 <ferror@plt+0x2e428>
  432c80:	nop
  432c84:	ldp	x29, x30, [sp, #32]
  432c88:	add	sp, sp, #0x100
  432c8c:	ret
  432c90:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432c94:	add	x0, x0, #0xf00
  432c98:	ldr	w0, [x0]
  432c9c:	ret
  432ca0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432ca4:	add	x0, x0, #0xe98
  432ca8:	ldr	w0, [x0]
  432cac:	cmp	w0, #0x0
  432cb0:	cset	w0, eq  // eq = none
  432cb4:	and	w0, w0, #0xff
  432cb8:	ret
  432cbc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432cc0:	add	x0, x0, #0xe98
  432cc4:	ldr	w0, [x0]
  432cc8:	cmp	w0, #0x400
  432ccc:	cset	w0, ne  // ne = any
  432cd0:	and	w0, w0, #0xff
  432cd4:	ret
  432cd8:	stp	x29, x30, [sp, #-144]!
  432cdc:	mov	x29, sp
  432ce0:	str	x0, [sp, #56]
  432ce4:	str	x1, [sp, #48]
  432ce8:	str	w2, [sp, #44]
  432cec:	str	x3, [sp, #32]
  432cf0:	str	x4, [sp, #24]
  432cf4:	str	x5, [sp, #16]
  432cf8:	ldr	x0, [sp, #24]
  432cfc:	cmp	x0, #0x0
  432d00:	cset	w0, eq  // eq = none
  432d04:	and	w0, w0, #0xff
  432d08:	str	w0, [sp, #132]
  432d0c:	ldr	x0, [sp, #24]
  432d10:	cmp	x0, #0x1
  432d14:	cset	w0, eq  // eq = none
  432d18:	and	w0, w0, #0xff
  432d1c:	str	w0, [sp, #128]
  432d20:	ldr	x0, [sp, #24]
  432d24:	and	x0, x0, #0x1
  432d28:	cmp	x0, #0x0
  432d2c:	cset	w0, eq  // eq = none
  432d30:	and	w0, w0, #0xff
  432d34:	str	w0, [sp, #124]
  432d38:	ldr	x0, [sp, #24]
  432d3c:	and	x0, x0, #0x2
  432d40:	cmp	x0, #0x0
  432d44:	b.eq	432d50 <ferror@plt+0x2ed40>  // b.none
  432d48:	ldr	x0, [sp, #16]
  432d4c:	b	432d54 <ferror@plt+0x2ed44>
  432d50:	mov	x0, #0x0                   	// #0
  432d54:	str	x0, [sp, #112]
  432d58:	ldr	x0, [sp, #24]
  432d5c:	and	x0, x0, #0x4
  432d60:	cmp	x0, #0x0
  432d64:	b.eq	432d70 <ferror@plt+0x2ed60>  // b.none
  432d68:	ldr	x0, [sp, #16]
  432d6c:	b	432d74 <ferror@plt+0x2ed64>
  432d70:	mov	x0, #0x0                   	// #0
  432d74:	str	x0, [sp, #104]
  432d78:	ldr	w0, [sp, #124]
  432d7c:	cmp	w0, #0x0
  432d80:	b.eq	432d90 <ferror@plt+0x2ed80>  // b.none
  432d84:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432d88:	add	x0, x0, #0x630
  432d8c:	b	432d98 <ferror@plt+0x2ed88>
  432d90:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432d94:	add	x0, x0, #0x640
  432d98:	str	x0, [sp, #96]
  432d9c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432da0:	add	x0, x0, #0xea0
  432da4:	ldr	x0, [x0]
  432da8:	cmp	x0, #0x0
  432dac:	b.eq	432de0 <ferror@plt+0x2edd0>  // b.none
  432db0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432db4:	add	x0, x0, #0xea0
  432db8:	ldr	x1, [x0]
  432dbc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432dc0:	add	x0, x0, #0xe9c
  432dc4:	ldr	w0, [x0]
  432dc8:	mov	w2, w0
  432dcc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432dd0:	add	x0, x0, #0x658
  432dd4:	bl	428f94 <ferror@plt+0x24f84>
  432dd8:	str	x0, [sp, #136]
  432ddc:	b	432e34 <ferror@plt+0x2ee24>
  432de0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432de4:	add	x0, x0, #0xe9c
  432de8:	ldr	w0, [x0]
  432dec:	cmp	w0, #0x0
  432df0:	b.eq	432e18 <ferror@plt+0x2ee08>  // b.none
  432df4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432df8:	add	x0, x0, #0xe9c
  432dfc:	ldr	w0, [x0]
  432e00:	mov	w1, w0
  432e04:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432e08:	add	x0, x0, #0x350
  432e0c:	bl	428f94 <ferror@plt+0x24f84>
  432e10:	str	x0, [sp, #136]
  432e14:	b	432e34 <ferror@plt+0x2ee24>
  432e18:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432e1c:	add	x2, x0, #0x660
  432e20:	mov	w1, #0x4                   	// #4
  432e24:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  432e28:	add	x0, x0, #0x858
  432e2c:	bl	41a980 <ferror@plt+0x16970>
  432e30:	b	432e30 <ferror@plt+0x2ee20>
  432e34:	ldr	w0, [sp, #132]
  432e38:	cmp	w0, #0x0
  432e3c:	b.eq	432e80 <ferror@plt+0x2ee70>  // b.none
  432e40:	bl	432ca0 <ferror@plt+0x2ec90>
  432e44:	cmp	w0, #0x0
  432e48:	b.ne	432e80 <ferror@plt+0x2ee70>  // b.any
  432e4c:	ldr	x1, [sp, #136]
  432e50:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432e54:	add	x0, x0, #0x690
  432e58:	bl	428f94 <ferror@plt+0x24f84>
  432e5c:	str	x0, [sp, #88]
  432e60:	ldr	x4, [sp, #88]
  432e64:	ldr	x3, [sp, #32]
  432e68:	ldr	w2, [sp, #44]
  432e6c:	ldr	x1, [sp, #48]
  432e70:	ldr	x0, [sp, #56]
  432e74:	bl	431838 <ferror@plt+0x2d828>
  432e78:	ldr	x0, [sp, #88]
  432e7c:	bl	4185e0 <ferror@plt+0x145d0>
  432e80:	ldr	w0, [sp, #128]
  432e84:	cmp	w0, #0x0
  432e88:	b.eq	432ecc <ferror@plt+0x2eebc>  // b.none
  432e8c:	bl	432ca0 <ferror@plt+0x2ec90>
  432e90:	cmp	w0, #0x0
  432e94:	b.eq	432ecc <ferror@plt+0x2eebc>  // b.none
  432e98:	ldr	x1, [sp, #136]
  432e9c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432ea0:	add	x0, x0, #0x6b8
  432ea4:	bl	428f94 <ferror@plt+0x24f84>
  432ea8:	str	x0, [sp, #80]
  432eac:	ldr	x4, [sp, #80]
  432eb0:	ldr	x3, [sp, #32]
  432eb4:	ldr	w2, [sp, #44]
  432eb8:	ldr	x1, [sp, #48]
  432ebc:	ldr	x0, [sp, #56]
  432ec0:	bl	431838 <ferror@plt+0x2d828>
  432ec4:	ldr	x0, [sp, #80]
  432ec8:	bl	4185e0 <ferror@plt+0x145d0>
  432ecc:	ldr	x0, [sp, #112]
  432ed0:	cmp	x0, #0x0
  432ed4:	b.eq	432f48 <ferror@plt+0x2ef38>  // b.none
  432ed8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432edc:	add	x0, x0, #0xea8
  432ee0:	ldr	x0, [x0]
  432ee4:	mov	x1, x0
  432ee8:	ldr	x0, [sp, #112]
  432eec:	bl	421010 <ferror@plt+0x1d000>
  432ef0:	cmp	w0, #0x0
  432ef4:	cset	w0, eq  // eq = none
  432ef8:	and	w0, w0, #0xff
  432efc:	mov	w1, w0
  432f00:	ldr	w0, [sp, #124]
  432f04:	cmp	w0, w1
  432f08:	b.ne	432f48 <ferror@plt+0x2ef38>  // b.any
  432f0c:	ldr	x3, [sp, #112]
  432f10:	ldr	x2, [sp, #96]
  432f14:	ldr	x1, [sp, #136]
  432f18:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432f1c:	add	x0, x0, #0x6e8
  432f20:	bl	428f94 <ferror@plt+0x24f84>
  432f24:	str	x0, [sp, #72]
  432f28:	ldr	x4, [sp, #72]
  432f2c:	ldr	x3, [sp, #32]
  432f30:	ldr	w2, [sp, #44]
  432f34:	ldr	x1, [sp, #48]
  432f38:	ldr	x0, [sp, #56]
  432f3c:	bl	431838 <ferror@plt+0x2d828>
  432f40:	ldr	x0, [sp, #72]
  432f44:	bl	4185e0 <ferror@plt+0x145d0>
  432f48:	ldr	x0, [sp, #104]
  432f4c:	cmp	x0, #0x0
  432f50:	b.eq	432fc4 <ferror@plt+0x2efb4>  // b.none
  432f54:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  432f58:	add	x0, x0, #0xeb0
  432f5c:	ldr	x0, [x0]
  432f60:	mov	x1, x0
  432f64:	ldr	x0, [sp, #104]
  432f68:	bl	421010 <ferror@plt+0x1d000>
  432f6c:	cmp	w0, #0x0
  432f70:	cset	w0, eq  // eq = none
  432f74:	and	w0, w0, #0xff
  432f78:	mov	w1, w0
  432f7c:	ldr	w0, [sp, #124]
  432f80:	cmp	w0, w1
  432f84:	b.ne	432fc4 <ferror@plt+0x2efb4>  // b.any
  432f88:	ldr	x3, [sp, #104]
  432f8c:	ldr	x2, [sp, #96]
  432f90:	ldr	x1, [sp, #136]
  432f94:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  432f98:	add	x0, x0, #0x710
  432f9c:	bl	428f94 <ferror@plt+0x24f84>
  432fa0:	str	x0, [sp, #64]
  432fa4:	ldr	x4, [sp, #64]
  432fa8:	ldr	x3, [sp, #32]
  432fac:	ldr	w2, [sp, #44]
  432fb0:	ldr	x1, [sp, #48]
  432fb4:	ldr	x0, [sp, #56]
  432fb8:	bl	431838 <ferror@plt+0x2d828>
  432fbc:	ldr	x0, [sp, #64]
  432fc0:	bl	4185e0 <ferror@plt+0x145d0>
  432fc4:	ldr	x0, [sp, #136]
  432fc8:	bl	4185e0 <ferror@plt+0x145d0>
  432fcc:	nop
  432fd0:	ldp	x29, x30, [sp], #144
  432fd4:	ret
  432fd8:	stp	x29, x30, [sp, #-32]!
  432fdc:	mov	x29, sp
  432fe0:	str	x0, [sp, #24]
  432fe4:	str	w1, [sp, #20]
  432fe8:	str	w2, [sp, #16]
  432fec:	ldr	w0, [sp, #16]
  432ff0:	lsl	w1, w0, #24
  432ff4:	ldr	w0, [sp, #16]
  432ff8:	lsl	w0, w0, #8
  432ffc:	and	w0, w0, #0xff0000
  433000:	orr	w1, w1, w0
  433004:	ldr	w0, [sp, #16]
  433008:	lsr	w0, w0, #8
  43300c:	and	w0, w0, #0xff00
  433010:	orr	w1, w1, w0
  433014:	ldr	w0, [sp, #16]
  433018:	lsr	w0, w0, #24
  43301c:	orr	w0, w1, w0
  433020:	str	w0, [sp, #16]
  433024:	ldr	w0, [sp, #20]
  433028:	add	x1, sp, #0x10
  43302c:	mov	x3, #0x4                   	// #4
  433030:	mov	x2, x1
  433034:	mov	x1, x0
  433038:	ldr	x0, [sp, #24]
  43303c:	bl	42d1e4 <ferror@plt+0x291d4>
  433040:	nop
  433044:	ldp	x29, x30, [sp], #32
  433048:	ret
  43304c:	stp	x29, x30, [sp, #-32]!
  433050:	mov	x29, sp
  433054:	str	x0, [sp, #24]
  433058:	str	w1, [sp, #20]
  43305c:	ldr	w0, [sp, #20]
  433060:	lsl	w1, w0, #24
  433064:	ldr	w0, [sp, #20]
  433068:	lsl	w0, w0, #8
  43306c:	and	w0, w0, #0xff0000
  433070:	orr	w1, w1, w0
  433074:	ldr	w0, [sp, #20]
  433078:	lsr	w0, w0, #8
  43307c:	and	w0, w0, #0xff00
  433080:	orr	w1, w1, w0
  433084:	ldr	w0, [sp, #20]
  433088:	lsr	w0, w0, #24
  43308c:	orr	w0, w1, w0
  433090:	str	w0, [sp, #20]
  433094:	add	x0, sp, #0x14
  433098:	mov	x2, #0x4                   	// #4
  43309c:	mov	x1, x0
  4330a0:	ldr	x0, [sp, #24]
  4330a4:	bl	42c9bc <ferror@plt+0x289ac>
  4330a8:	nop
  4330ac:	ldp	x29, x30, [sp], #32
  4330b0:	ret
  4330b4:	stp	x29, x30, [sp, #-48]!
  4330b8:	mov	x29, sp
  4330bc:	str	x0, [sp, #24]
  4330c0:	str	d0, [sp, #16]
  4330c4:	ldr	d0, [sp, #16]
  4330c8:	str	d0, [sp, #40]
  4330cc:	ldr	x0, [sp, #40]
  4330d0:	lsl	x1, x0, #56
  4330d4:	ldr	x0, [sp, #40]
  4330d8:	lsl	x0, x0, #40
  4330dc:	and	x0, x0, #0xff000000000000
  4330e0:	orr	x1, x1, x0
  4330e4:	ldr	x0, [sp, #40]
  4330e8:	lsl	x0, x0, #24
  4330ec:	and	x0, x0, #0xff0000000000
  4330f0:	orr	x1, x1, x0
  4330f4:	ldr	x0, [sp, #40]
  4330f8:	lsl	x0, x0, #8
  4330fc:	and	x0, x0, #0xff00000000
  433100:	orr	x1, x1, x0
  433104:	ldr	x0, [sp, #40]
  433108:	lsr	x0, x0, #8
  43310c:	and	x0, x0, #0xff000000
  433110:	orr	x1, x1, x0
  433114:	ldr	x0, [sp, #40]
  433118:	lsr	x0, x0, #24
  43311c:	and	x0, x0, #0xff0000
  433120:	orr	x1, x1, x0
  433124:	ldr	x0, [sp, #40]
  433128:	lsr	x0, x0, #40
  43312c:	and	x0, x0, #0xff00
  433130:	orr	x1, x1, x0
  433134:	ldr	x0, [sp, #40]
  433138:	lsr	x0, x0, #56
  43313c:	orr	x0, x1, x0
  433140:	str	x0, [sp, #40]
  433144:	add	x0, sp, #0x28
  433148:	mov	x2, #0x8                   	// #8
  43314c:	mov	x1, x0
  433150:	ldr	x0, [sp, #24]
  433154:	bl	42c9bc <ferror@plt+0x289ac>
  433158:	nop
  43315c:	ldp	x29, x30, [sp], #48
  433160:	ret
  433164:	stp	x29, x30, [sp, #-64]!
  433168:	mov	x29, sp
  43316c:	str	x0, [sp, #24]
  433170:	str	x1, [sp, #16]
  433174:	mov	x0, #0x400                 	// #1024
  433178:	bl	42bdf0 <ferror@plt+0x27de0>
  43317c:	str	x0, [sp, #48]
  433180:	mov	w1, #0x0                   	// #0
  433184:	ldr	x0, [sp, #48]
  433188:	bl	43304c <ferror@plt+0x2f03c>
  43318c:	ldr	x0, [sp, #24]
  433190:	ldr	w0, [x0]
  433194:	mov	w1, w0
  433198:	ldr	x0, [sp, #48]
  43319c:	bl	43304c <ferror@plt+0x2f03c>
  4331a0:	ldr	x0, [sp, #24]
  4331a4:	ldr	w0, [x0, #4]
  4331a8:	mov	w1, w0
  4331ac:	ldr	x0, [sp, #48]
  4331b0:	bl	43304c <ferror@plt+0x2f03c>
  4331b4:	ldr	x0, [sp, #24]
  4331b8:	ldr	w0, [x0, #16]
  4331bc:	mov	w1, w0
  4331c0:	ldr	x0, [sp, #48]
  4331c4:	bl	43304c <ferror@plt+0x2f03c>
  4331c8:	mov	w1, #0x0                   	// #0
  4331cc:	ldr	x0, [sp, #48]
  4331d0:	bl	43304c <ferror@plt+0x2f03c>
  4331d4:	str	wzr, [sp, #60]
  4331d8:	b	433240 <ferror@plt+0x2f230>
  4331dc:	ldr	x0, [sp, #24]
  4331e0:	ldr	x1, [x0, #8]
  4331e4:	ldr	w0, [sp, #60]
  4331e8:	lsl	x0, x0, #3
  4331ec:	add	x0, x1, x0
  4331f0:	ldr	x0, [x0]
  4331f4:	bl	403530 <strlen@plt>
  4331f8:	str	w0, [sp, #44]
  4331fc:	ldr	w1, [sp, #44]
  433200:	ldr	x0, [sp, #48]
  433204:	bl	43304c <ferror@plt+0x2f03c>
  433208:	ldr	x0, [sp, #24]
  43320c:	ldr	x1, [x0, #8]
  433210:	ldr	w0, [sp, #60]
  433214:	lsl	x0, x0, #3
  433218:	add	x0, x1, x0
  43321c:	ldr	x0, [x0]
  433220:	ldr	w1, [sp, #44]
  433224:	mov	x2, x1
  433228:	mov	x1, x0
  43322c:	ldr	x0, [sp, #48]
  433230:	bl	42c9bc <ferror@plt+0x289ac>
  433234:	ldr	w0, [sp, #60]
  433238:	add	w0, w0, #0x1
  43323c:	str	w0, [sp, #60]
  433240:	ldr	x0, [sp, #24]
  433244:	ldr	w0, [x0, #4]
  433248:	ldr	w1, [sp, #60]
  43324c:	cmp	w1, w0
  433250:	b.cc	4331dc <ferror@plt+0x2f1cc>  // b.lo, b.ul, b.last
  433254:	str	wzr, [sp, #60]
  433258:	b	43328c <ferror@plt+0x2f27c>
  43325c:	ldr	x0, [sp, #24]
  433260:	ldr	x1, [x0, #24]
  433264:	ldr	w0, [sp, #60]
  433268:	lsl	x0, x0, #4
  43326c:	add	x0, x1, x0
  433270:	ldr	q0, [x0]
  433274:	bl	452544 <ferror@plt+0x4e534>
  433278:	ldr	x0, [sp, #48]
  43327c:	bl	4330b4 <ferror@plt+0x2f0a4>
  433280:	ldr	w0, [sp, #60]
  433284:	add	w0, w0, #0x1
  433288:	str	w0, [sp, #60]
  43328c:	ldr	x0, [sp, #24]
  433290:	ldr	w0, [x0, #16]
  433294:	ldr	w1, [sp, #60]
  433298:	cmp	w1, w0
  43329c:	b.cc	43325c <ferror@plt+0x2f24c>  // b.lo, b.ul, b.last
  4332a0:	ldr	x0, [sp, #48]
  4332a4:	ldr	x0, [x0, #8]
  4332a8:	mov	w1, w0
  4332ac:	ldr	x0, [sp, #16]
  4332b0:	str	w1, [x0]
  4332b4:	ldr	x0, [sp, #16]
  4332b8:	ldr	w0, [x0]
  4332bc:	mov	w2, w0
  4332c0:	mov	w1, #0x0                   	// #0
  4332c4:	ldr	x0, [sp, #48]
  4332c8:	bl	432fd8 <ferror@plt+0x2efc8>
  4332cc:	mov	w1, #0x0                   	// #0
  4332d0:	ldr	x0, [sp, #48]
  4332d4:	bl	42bf2c <ferror@plt+0x27f1c>
  4332d8:	ldp	x29, x30, [sp], #64
  4332dc:	ret
  4332e0:	stp	x29, x30, [sp, #-48]!
  4332e4:	mov	x29, sp
  4332e8:	str	x0, [sp, #24]
  4332ec:	ldr	x0, [sp, #24]
  4332f0:	ldr	x0, [x0]
  4332f4:	ldr	x0, [x0]
  4332f8:	str	x0, [sp, #32]
  4332fc:	ldr	x0, [sp, #24]
  433300:	ldr	x0, [x0]
  433304:	add	x1, x0, #0x8
  433308:	ldr	x0, [sp, #24]
  43330c:	str	x1, [x0]
  433310:	ldr	x0, [sp, #32]
  433314:	lsl	x1, x0, #56
  433318:	ldr	x0, [sp, #32]
  43331c:	lsl	x0, x0, #40
  433320:	and	x0, x0, #0xff000000000000
  433324:	orr	x1, x1, x0
  433328:	ldr	x0, [sp, #32]
  43332c:	lsl	x0, x0, #24
  433330:	and	x0, x0, #0xff0000000000
  433334:	orr	x1, x1, x0
  433338:	ldr	x0, [sp, #32]
  43333c:	lsl	x0, x0, #8
  433340:	and	x0, x0, #0xff00000000
  433344:	orr	x1, x1, x0
  433348:	ldr	x0, [sp, #32]
  43334c:	lsr	x0, x0, #8
  433350:	and	x0, x0, #0xff000000
  433354:	orr	x1, x1, x0
  433358:	ldr	x0, [sp, #32]
  43335c:	lsr	x0, x0, #24
  433360:	and	x0, x0, #0xff0000
  433364:	orr	x1, x1, x0
  433368:	ldr	x0, [sp, #32]
  43336c:	lsr	x0, x0, #40
  433370:	and	x0, x0, #0xff00
  433374:	orr	x1, x1, x0
  433378:	ldr	x0, [sp, #32]
  43337c:	lsr	x0, x0, #56
  433380:	orr	x0, x1, x0
  433384:	str	x0, [sp, #40]
  433388:	ldr	d0, [sp, #40]
  43338c:	bl	45230c <ferror@plt+0x4e2fc>
  433390:	ldp	x29, x30, [sp], #48
  433394:	ret
  433398:	sub	sp, sp, #0x20
  43339c:	str	x0, [sp, #8]
  4333a0:	ldr	x0, [sp, #8]
  4333a4:	ldr	x0, [x0]
  4333a8:	ldr	w0, [x0]
  4333ac:	str	w0, [sp, #28]
  4333b0:	ldr	x0, [sp, #8]
  4333b4:	ldr	x0, [x0]
  4333b8:	add	x1, x0, #0x4
  4333bc:	ldr	x0, [sp, #8]
  4333c0:	str	x1, [x0]
  4333c4:	ldr	w0, [sp, #28]
  4333c8:	lsl	w1, w0, #24
  4333cc:	ldr	w0, [sp, #28]
  4333d0:	lsl	w0, w0, #8
  4333d4:	and	w0, w0, #0xff0000
  4333d8:	orr	w1, w1, w0
  4333dc:	ldr	w0, [sp, #28]
  4333e0:	lsr	w0, w0, #8
  4333e4:	and	w0, w0, #0xff00
  4333e8:	orr	w1, w1, w0
  4333ec:	ldr	w0, [sp, #28]
  4333f0:	lsr	w0, w0, #24
  4333f4:	orr	w0, w1, w0
  4333f8:	add	sp, sp, #0x20
  4333fc:	ret
  433400:	stp	x29, x30, [sp, #-112]!
  433404:	mov	x29, sp
  433408:	str	x19, [sp, #16]
  43340c:	str	x0, [sp, #40]
  433410:	ldr	x0, [sp, #40]
  433414:	ldr	x0, [x0]
  433418:	ldr	x0, [x0]
  43341c:	str	x0, [sp, #88]
  433420:	ldr	x0, [sp, #40]
  433424:	ldr	x0, [x0]
  433428:	ldr	x0, [x0, #8]
  43342c:	cmp	x0, #0x13
  433430:	b.hi	43343c <ferror@plt+0x2f42c>  // b.pmore
  433434:	mov	w0, #0x0                   	// #0
  433438:	b	433608 <ferror@plt+0x2f5f8>
  43343c:	add	x0, sp, #0x58
  433440:	bl	433398 <ferror@plt+0x2f388>
  433444:	str	w0, [sp, #104]
  433448:	ldr	x0, [sp, #40]
  43344c:	ldr	x0, [x0]
  433450:	ldr	x1, [x0, #8]
  433454:	ldr	w0, [sp, #104]
  433458:	cmp	x1, x0
  43345c:	b.cs	433468 <ferror@plt+0x2f458>  // b.hs, b.nlast
  433460:	mov	w0, #0x0                   	// #0
  433464:	b	433608 <ferror@plt+0x2f5f8>
  433468:	add	x0, sp, #0x58
  43346c:	bl	433398 <ferror@plt+0x2f388>
  433470:	str	w0, [sp, #56]
  433474:	add	x0, sp, #0x58
  433478:	bl	433398 <ferror@plt+0x2f388>
  43347c:	str	w0, [sp, #60]
  433480:	add	x0, sp, #0x58
  433484:	bl	433398 <ferror@plt+0x2f388>
  433488:	str	w0, [sp, #72]
  43348c:	add	x0, sp, #0x58
  433490:	bl	433398 <ferror@plt+0x2f388>
  433494:	cmp	w0, #0x0
  433498:	b.ne	4335dc <ferror@plt+0x2f5cc>  // b.any
  43349c:	ldr	w0, [sp, #60]
  4334a0:	add	w0, w0, #0x1
  4334a4:	mov	w0, w0
  4334a8:	mov	x1, #0x8                   	// #8
  4334ac:	bl	418820 <ferror@plt+0x14810>
  4334b0:	str	x0, [sp, #64]
  4334b4:	ldr	w0, [sp, #72]
  4334b8:	mov	w0, w0
  4334bc:	mov	x1, #0x10                  	// #16
  4334c0:	bl	418820 <ferror@plt+0x14810>
  4334c4:	str	x0, [sp, #80]
  4334c8:	str	wzr, [sp, #108]
  4334cc:	b	433520 <ferror@plt+0x2f510>
  4334d0:	add	x0, sp, #0x58
  4334d4:	bl	433398 <ferror@plt+0x2f388>
  4334d8:	str	w0, [sp, #100]
  4334dc:	ldr	x2, [sp, #88]
  4334e0:	ldr	w3, [sp, #100]
  4334e4:	ldr	x1, [sp, #64]
  4334e8:	ldr	w0, [sp, #108]
  4334ec:	lsl	x0, x0, #3
  4334f0:	add	x19, x1, x0
  4334f4:	mov	x1, x3
  4334f8:	mov	x0, x2
  4334fc:	bl	428e04 <ferror@plt+0x24df4>
  433500:	str	x0, [x19]
  433504:	ldr	x1, [sp, #88]
  433508:	ldr	w0, [sp, #100]
  43350c:	add	x0, x1, x0
  433510:	str	x0, [sp, #88]
  433514:	ldr	w0, [sp, #108]
  433518:	add	w0, w0, #0x1
  43351c:	str	w0, [sp, #108]
  433520:	ldr	w0, [sp, #60]
  433524:	ldr	w1, [sp, #108]
  433528:	cmp	w1, w0
  43352c:	b.cc	4334d0 <ferror@plt+0x2f4c0>  // b.lo, b.ul, b.last
  433530:	str	wzr, [sp, #108]
  433534:	b	433560 <ferror@plt+0x2f550>
  433538:	ldr	x1, [sp, #80]
  43353c:	ldr	w0, [sp, #108]
  433540:	lsl	x0, x0, #4
  433544:	add	x19, x1, x0
  433548:	add	x0, sp, #0x58
  43354c:	bl	4332e0 <ferror@plt+0x2f2d0>
  433550:	str	q0, [x19]
  433554:	ldr	w0, [sp, #108]
  433558:	add	w0, w0, #0x1
  43355c:	str	w0, [sp, #108]
  433560:	ldr	w0, [sp, #72]
  433564:	ldr	w1, [sp, #108]
  433568:	cmp	w1, w0
  43356c:	b.cc	433538 <ferror@plt+0x2f528>  // b.lo, b.ul, b.last
  433570:	ldr	x0, [sp, #40]
  433574:	ldr	x0, [x0]
  433578:	ldr	x1, [x0]
  43357c:	ldr	w0, [sp, #104]
  433580:	add	x1, x1, x0
  433584:	ldr	x0, [sp, #88]
  433588:	cmp	x1, x0
  43358c:	b.cc	4335dc <ferror@plt+0x2f5cc>  // b.lo, b.ul, b.last
  433590:	ldr	x0, [sp, #40]
  433594:	ldr	x0, [x0]
  433598:	ldr	w1, [sp, #104]
  43359c:	mov	x2, x1
  4335a0:	mov	x1, #0x0                   	// #0
  4335a4:	bl	42d360 <ferror@plt+0x29350>
  4335a8:	ldr	x0, [sp, #40]
  4335ac:	ldr	x19, [x0, #8]
  4335b0:	add	x0, sp, #0x38
  4335b4:	mov	w1, #0x20                  	// #32
  4335b8:	bl	428db4 <ferror@plt+0x24da4>
  4335bc:	mov	x1, x0
  4335c0:	mov	x0, x19
  4335c4:	bl	427c20 <ferror@plt+0x23c10>
  4335c8:	mov	x1, x0
  4335cc:	ldr	x0, [sp, #40]
  4335d0:	str	x1, [x0, #8]
  4335d4:	mov	w0, #0x1                   	// #1
  4335d8:	b	433608 <ferror@plt+0x2f5f8>
  4335dc:	ldr	x0, [sp, #80]
  4335e0:	bl	4185e0 <ferror@plt+0x145d0>
  4335e4:	ldr	x0, [sp, #64]
  4335e8:	bl	42af6c <ferror@plt+0x26f5c>
  4335ec:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4335f0:	add	x2, x0, #0x738
  4335f4:	mov	w1, #0x4                   	// #4
  4335f8:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4335fc:	add	x0, x0, #0x858
  433600:	bl	41a980 <ferror@plt+0x16970>
  433604:	b	433604 <ferror@plt+0x2f5f4>
  433608:	ldr	x19, [sp, #16]
  43360c:	ldp	x29, x30, [sp], #112
  433610:	ret
  433614:	stp	x29, x30, [sp, #-32]!
  433618:	mov	x29, sp
  43361c:	mov	x1, #0x10                  	// #16
  433620:	mov	x0, #0x1                   	// #1
  433624:	bl	418820 <ferror@plt+0x14810>
  433628:	str	x0, [sp, #24]
  43362c:	mov	x0, #0x400                 	// #1024
  433630:	bl	42bdf0 <ferror@plt+0x27de0>
  433634:	mov	x1, x0
  433638:	ldr	x0, [sp, #24]
  43363c:	str	x1, [x0]
  433640:	ldr	x0, [sp, #24]
  433644:	ldp	x29, x30, [sp], #32
  433648:	ret
  43364c:	stp	x29, x30, [sp, #-32]!
  433650:	mov	x29, sp
  433654:	str	x0, [sp, #24]
  433658:	ldr	x0, [sp, #24]
  43365c:	cmp	x0, #0x0
  433660:	b.ne	433690 <ferror@plt+0x2f680>  // b.any
  433664:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433668:	add	x2, x0, #0x760
  43366c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433670:	add	x1, x0, #0x980
  433674:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433678:	add	x0, x0, #0x858
  43367c:	bl	41aa2c <ferror@plt+0x16a1c>
  433680:	b	4336b8 <ferror@plt+0x2f6a8>
  433684:	ldr	x0, [sp, #24]
  433688:	bl	433770 <ferror@plt+0x2f760>
  43368c:	bl	433804 <ferror@plt+0x2f7f4>
  433690:	ldr	x0, [sp, #24]
  433694:	ldr	x0, [x0, #8]
  433698:	cmp	x0, #0x0
  43369c:	b.ne	433684 <ferror@plt+0x2f674>  // b.any
  4336a0:	ldr	x0, [sp, #24]
  4336a4:	ldr	x0, [x0]
  4336a8:	mov	w1, #0x1                   	// #1
  4336ac:	bl	42bf2c <ferror@plt+0x27f1c>
  4336b0:	ldr	x0, [sp, #24]
  4336b4:	bl	4185e0 <ferror@plt+0x145d0>
  4336b8:	ldp	x29, x30, [sp], #32
  4336bc:	ret
  4336c0:	stp	x29, x30, [sp, #-64]!
  4336c4:	mov	x29, sp
  4336c8:	str	x0, [sp, #40]
  4336cc:	str	w1, [sp, #36]
  4336d0:	str	x2, [sp, #24]
  4336d4:	ldr	x0, [sp, #40]
  4336d8:	cmp	x0, #0x0
  4336dc:	b.ne	433700 <ferror@plt+0x2f6f0>  // b.any
  4336e0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4336e4:	add	x2, x0, #0x760
  4336e8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4336ec:	add	x1, x0, #0x998
  4336f0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4336f4:	add	x0, x0, #0x858
  4336f8:	bl	41aa2c <ferror@plt+0x16a1c>
  4336fc:	b	433768 <ferror@plt+0x2f758>
  433700:	ldr	w0, [sp, #36]
  433704:	cmp	w0, #0x0
  433708:	b.eq	433768 <ferror@plt+0x2f758>  // b.none
  43370c:	ldr	x0, [sp, #24]
  433710:	cmp	x0, #0x0
  433714:	b.ne	433738 <ferror@plt+0x2f728>  // b.any
  433718:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43371c:	add	x2, x0, #0x770
  433720:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433724:	add	x1, x0, #0x998
  433728:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43372c:	add	x0, x0, #0x858
  433730:	bl	41aa2c <ferror@plt+0x16a1c>
  433734:	b	433768 <ferror@plt+0x2f758>
  433738:	ldr	x0, [sp, #40]
  43373c:	ldr	x0, [x0]
  433740:	ldr	w1, [sp, #36]
  433744:	mov	x2, x1
  433748:	ldr	x1, [sp, #24]
  43374c:	bl	42c9bc <ferror@plt+0x289ac>
  433750:	ldr	x0, [sp, #40]
  433754:	bl	433400 <ferror@plt+0x2f3f0>
  433758:	str	w0, [sp, #60]
  43375c:	ldr	w0, [sp, #60]
  433760:	cmp	w0, #0x0
  433764:	b.ne	433750 <ferror@plt+0x2f740>  // b.any
  433768:	ldp	x29, x30, [sp], #64
  43376c:	ret
  433770:	stp	x29, x30, [sp, #-48]!
  433774:	mov	x29, sp
  433778:	str	x0, [sp, #24]
  43377c:	str	xzr, [sp, #40]
  433780:	ldr	x0, [sp, #24]
  433784:	cmp	x0, #0x0
  433788:	b.ne	4337b0 <ferror@plt+0x2f7a0>  // b.any
  43378c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433790:	add	x2, x0, #0x760
  433794:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433798:	add	x1, x0, #0x9b0
  43379c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4337a0:	add	x0, x0, #0x858
  4337a4:	bl	41aa2c <ferror@plt+0x16a1c>
  4337a8:	mov	x0, #0x0                   	// #0
  4337ac:	b	4337fc <ferror@plt+0x2f7ec>
  4337b0:	ldr	x0, [sp, #24]
  4337b4:	ldr	x0, [x0, #8]
  4337b8:	cmp	x0, #0x0
  4337bc:	b.eq	4337f8 <ferror@plt+0x2f7e8>  // b.none
  4337c0:	ldr	x0, [sp, #24]
  4337c4:	ldr	x0, [x0, #8]
  4337c8:	bl	4284d4 <ferror@plt+0x244c4>
  4337cc:	str	x0, [sp, #32]
  4337d0:	ldr	x0, [sp, #32]
  4337d4:	ldr	x0, [x0]
  4337d8:	str	x0, [sp, #40]
  4337dc:	ldr	x0, [sp, #24]
  4337e0:	ldr	x0, [x0, #8]
  4337e4:	ldr	x1, [sp, #32]
  4337e8:	bl	4280d4 <ferror@plt+0x240c4>
  4337ec:	mov	x1, x0
  4337f0:	ldr	x0, [sp, #24]
  4337f4:	str	x1, [x0, #8]
  4337f8:	ldr	x0, [sp, #40]
  4337fc:	ldp	x29, x30, [sp], #48
  433800:	ret
  433804:	stp	x29, x30, [sp, #-32]!
  433808:	mov	x29, sp
  43380c:	str	x0, [sp, #24]
  433810:	ldr	x0, [sp, #24]
  433814:	cmp	x0, #0x0
  433818:	b.ne	43383c <ferror@plt+0x2f82c>  // b.any
  43381c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433820:	add	x2, x0, #0x780
  433824:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433828:	add	x1, x0, #0x9c8
  43382c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433830:	add	x0, x0, #0x858
  433834:	bl	41aa2c <ferror@plt+0x16a1c>
  433838:	b	43385c <ferror@plt+0x2f84c>
  43383c:	ldr	x0, [sp, #24]
  433840:	ldr	x0, [x0, #8]
  433844:	bl	42af6c <ferror@plt+0x26f5c>
  433848:	ldr	x0, [sp, #24]
  43384c:	ldr	x0, [x0, #24]
  433850:	bl	4185e0 <ferror@plt+0x145d0>
  433854:	ldr	x0, [sp, #24]
  433858:	bl	4185e0 <ferror@plt+0x145d0>
  43385c:	ldp	x29, x30, [sp], #32
  433860:	ret
  433864:	stp	x29, x30, [sp, #-224]!
  433868:	mov	x29, sp
  43386c:	str	x19, [sp, #16]
  433870:	str	w0, [sp, #60]
  433874:	str	x1, [sp, #48]
  433878:	mov	x19, x2
  43387c:	ldr	w0, [sp, #60]
  433880:	cmp	w0, #0x0
  433884:	b.ne	43389c <ferror@plt+0x2f88c>  // b.any
  433888:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43388c:	add	x0, x0, #0xee8
  433890:	ldr	x0, [x0]
  433894:	str	x0, [sp, #72]
  433898:	b	4338e0 <ferror@plt+0x2f8d0>
  43389c:	ldr	w0, [sp, #60]
  4338a0:	cmp	w0, #0x1
  4338a4:	b.ne	4338bc <ferror@plt+0x2f8ac>  // b.any
  4338a8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4338ac:	add	x0, x0, #0xef0
  4338b0:	ldr	x0, [x0]
  4338b4:	str	x0, [sp, #72]
  4338b8:	b	4338e0 <ferror@plt+0x2f8d0>
  4338bc:	mov	x4, #0x0                   	// #0
  4338c0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4338c4:	add	x3, x0, #0x9e0
  4338c8:	mov	w2, #0xc3f                 	// #3135
  4338cc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4338d0:	add	x1, x0, #0x848
  4338d4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4338d8:	add	x0, x0, #0x858
  4338dc:	bl	4319d8 <ferror@plt+0x2d9c8>
  4338e0:	ldr	x0, [sp, #48]
  4338e4:	str	x0, [sp, #80]
  4338e8:	mov	w0, #0x2                   	// #2
  4338ec:	str	w0, [sp, #220]
  4338f0:	b	43397c <ferror@plt+0x2f96c>
  4338f4:	ldr	w1, [x19, #24]
  4338f8:	ldr	x0, [x19]
  4338fc:	cmp	w1, #0x0
  433900:	b.lt	433914 <ferror@plt+0x2f904>  // b.tstop
  433904:	add	x1, x0, #0xf
  433908:	and	x1, x1, #0xfffffffffffffff8
  43390c:	str	x1, [x19]
  433910:	b	433944 <ferror@plt+0x2f934>
  433914:	add	w2, w1, #0x8
  433918:	str	w2, [x19, #24]
  43391c:	ldr	w2, [x19, #24]
  433920:	cmp	w2, #0x0
  433924:	b.le	433938 <ferror@plt+0x2f928>
  433928:	add	x1, x0, #0xf
  43392c:	and	x1, x1, #0xfffffffffffffff8
  433930:	str	x1, [x19]
  433934:	b	433944 <ferror@plt+0x2f934>
  433938:	ldr	x2, [x19, #8]
  43393c:	sxtw	x0, w1
  433940:	add	x0, x2, x0
  433944:	ldr	x2, [x0]
  433948:	ldrsw	x0, [sp, #220]
  43394c:	lsl	x0, x0, #3
  433950:	add	x1, sp, #0x48
  433954:	str	x2, [x1, x0]
  433958:	ldrsw	x0, [sp, #220]
  43395c:	lsl	x0, x0, #3
  433960:	add	x1, sp, #0x48
  433964:	ldr	x0, [x1, x0]
  433968:	cmp	x0, #0x0
  43396c:	b.eq	43398c <ferror@plt+0x2f97c>  // b.none
  433970:	ldr	w0, [sp, #220]
  433974:	add	w0, w0, #0x1
  433978:	str	w0, [sp, #220]
  43397c:	ldr	w0, [sp, #220]
  433980:	cmp	w0, #0xf
  433984:	b.ls	4338f4 <ferror@plt+0x2f8e4>  // b.plast
  433988:	b	433990 <ferror@plt+0x2f980>
  43398c:	nop
  433990:	ldrsw	x0, [sp, #220]
  433994:	str	x0, [sp, #208]
  433998:	mov	x0, #0x10                  	// #16
  43399c:	str	x0, [sp, #200]
  4339a0:	ldr	x1, [sp, #208]
  4339a4:	ldr	x0, [sp, #200]
  4339a8:	cmp	x1, x0
  4339ac:	b.lt	433a00 <ferror@plt+0x2f9f0>  // b.tstop
  4339b0:	ldr	x0, [sp, #208]
  4339b4:	bl	452184 <ferror@plt+0x4e174>
  4339b8:	str	q0, [sp, #32]
  4339bc:	ldr	x0, [sp, #200]
  4339c0:	bl	452184 <ferror@plt+0x4e174>
  4339c4:	mov	w6, #0x69                  	// #105
  4339c8:	mov	v1.16b, v0.16b
  4339cc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4339d0:	add	x5, x0, #0x790
  4339d4:	ldr	q0, [sp, #32]
  4339d8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4339dc:	add	x4, x0, #0x798
  4339e0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4339e4:	add	x3, x0, #0x9e0
  4339e8:	mov	w2, #0xc4a                 	// #3146
  4339ec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4339f0:	add	x1, x0, #0x848
  4339f4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  4339f8:	add	x0, x0, #0x858
  4339fc:	bl	431a58 <ferror@plt+0x2da48>
  433a00:	add	x0, sp, #0x48
  433a04:	bl	40e164 <ferror@plt+0xa154>
  433a08:	ldr	x19, [sp, #16]
  433a0c:	ldp	x29, x30, [sp], #224
  433a10:	ret
  433a14:	stp	x29, x30, [sp, #-288]!
  433a18:	mov	x29, sp
  433a1c:	str	w0, [sp, #60]
  433a20:	str	x1, [sp, #48]
  433a24:	str	x2, [sp, #240]
  433a28:	str	x3, [sp, #248]
  433a2c:	str	x4, [sp, #256]
  433a30:	str	x5, [sp, #264]
  433a34:	str	x6, [sp, #272]
  433a38:	str	x7, [sp, #280]
  433a3c:	str	q0, [sp, #112]
  433a40:	str	q1, [sp, #128]
  433a44:	str	q2, [sp, #144]
  433a48:	str	q3, [sp, #160]
  433a4c:	str	q4, [sp, #176]
  433a50:	str	q5, [sp, #192]
  433a54:	str	q6, [sp, #208]
  433a58:	str	q7, [sp, #224]
  433a5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433a60:	add	x0, x0, #0x7f0
  433a64:	ldr	w0, [x0]
  433a68:	cmp	w0, #0x0
  433a6c:	b.ne	433a98 <ferror@plt+0x2fa88>  // b.any
  433a70:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433a74:	add	x4, x0, #0x7c8
  433a78:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433a7c:	add	x3, x0, #0xa00
  433a80:	mov	w2, #0xc90                 	// #3216
  433a84:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433a88:	add	x1, x0, #0x848
  433a8c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433a90:	add	x0, x0, #0x858
  433a94:	bl	4319d8 <ferror@plt+0x2d9c8>
  433a98:	add	x0, sp, #0x120
  433a9c:	str	x0, [sp, #72]
  433aa0:	add	x0, sp, #0x120
  433aa4:	str	x0, [sp, #80]
  433aa8:	add	x0, sp, #0xf0
  433aac:	str	x0, [sp, #88]
  433ab0:	mov	w0, #0xffffffd0            	// #-48
  433ab4:	str	w0, [sp, #96]
  433ab8:	mov	w0, #0xffffff80            	// #-128
  433abc:	str	w0, [sp, #100]
  433ac0:	add	x2, sp, #0x10
  433ac4:	add	x3, sp, #0x48
  433ac8:	ldp	x0, x1, [x3]
  433acc:	stp	x0, x1, [x2]
  433ad0:	ldp	x0, x1, [x3, #16]
  433ad4:	stp	x0, x1, [x2, #16]
  433ad8:	add	x0, sp, #0x10
  433adc:	mov	x2, x0
  433ae0:	ldr	x1, [sp, #48]
  433ae4:	ldr	w0, [sp, #60]
  433ae8:	bl	433864 <ferror@plt+0x2f854>
  433aec:	str	x0, [sp, #104]
  433af0:	ldr	x0, [sp, #104]
  433af4:	ldp	x29, x30, [sp], #288
  433af8:	ret
  433afc:	stp	x29, x30, [sp, #-32]!
  433b00:	mov	x29, sp
  433b04:	str	w0, [sp, #28]
  433b08:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433b0c:	add	x0, x0, #0x7f0
  433b10:	ldr	w0, [x0]
  433b14:	cmp	w0, #0x0
  433b18:	b.ne	433b44 <ferror@plt+0x2fb34>  // b.any
  433b1c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433b20:	add	x4, x0, #0x7c8
  433b24:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433b28:	add	x3, x0, #0xa18
  433b2c:	mov	w2, #0xcaa                 	// #3242
  433b30:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433b34:	add	x1, x0, #0x848
  433b38:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433b3c:	add	x0, x0, #0x858
  433b40:	bl	4319d8 <ferror@plt+0x2d9c8>
  433b44:	ldr	w0, [sp, #28]
  433b48:	cmp	w0, #0x0
  433b4c:	b.ne	433b60 <ferror@plt+0x2fb50>  // b.any
  433b50:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433b54:	add	x0, x0, #0xee8
  433b58:	ldr	x0, [x0]
  433b5c:	b	433ba0 <ferror@plt+0x2fb90>
  433b60:	ldr	w0, [sp, #28]
  433b64:	cmp	w0, #0x1
  433b68:	b.ne	433b7c <ferror@plt+0x2fb6c>  // b.any
  433b6c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433b70:	add	x0, x0, #0xef0
  433b74:	ldr	x0, [x0]
  433b78:	b	433ba0 <ferror@plt+0x2fb90>
  433b7c:	mov	x4, #0x0                   	// #0
  433b80:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433b84:	add	x3, x0, #0xa18
  433b88:	mov	w2, #0xcb1                 	// #3249
  433b8c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433b90:	add	x1, x0, #0x848
  433b94:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433b98:	add	x0, x0, #0x858
  433b9c:	bl	4319d8 <ferror@plt+0x2d9c8>
  433ba0:	ldp	x29, x30, [sp], #32
  433ba4:	ret
  433ba8:	stp	x29, x30, [sp, #-288]!
  433bac:	mov	x29, sp
  433bb0:	str	w0, [sp, #60]
  433bb4:	str	x1, [sp, #48]
  433bb8:	str	x2, [sp, #240]
  433bbc:	str	x3, [sp, #248]
  433bc0:	str	x4, [sp, #256]
  433bc4:	str	x5, [sp, #264]
  433bc8:	str	x6, [sp, #272]
  433bcc:	str	x7, [sp, #280]
  433bd0:	str	q0, [sp, #112]
  433bd4:	str	q1, [sp, #128]
  433bd8:	str	q2, [sp, #144]
  433bdc:	str	q3, [sp, #160]
  433be0:	str	q4, [sp, #176]
  433be4:	str	q5, [sp, #192]
  433be8:	str	q6, [sp, #208]
  433bec:	str	q7, [sp, #224]
  433bf0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433bf4:	add	x0, x0, #0x7f0
  433bf8:	ldr	w0, [x0]
  433bfc:	cmp	w0, #0x0
  433c00:	b.ne	433c2c <ferror@plt+0x2fc1c>  // b.any
  433c04:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433c08:	add	x4, x0, #0x7c8
  433c0c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433c10:	add	x3, x0, #0xa28
  433c14:	mov	w2, #0xcd4                 	// #3284
  433c18:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433c1c:	add	x1, x0, #0x848
  433c20:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433c24:	add	x0, x0, #0x858
  433c28:	bl	4319d8 <ferror@plt+0x2d9c8>
  433c2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433c30:	add	x0, x0, #0xe50
  433c34:	ldr	x0, [x0]
  433c38:	cmp	x0, #0x0
  433c3c:	b.ne	433c5c <ferror@plt+0x2fc4c>  // b.any
  433c40:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433c44:	add	x2, x0, #0x7e0
  433c48:	mov	w1, #0x4                   	// #4
  433c4c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  433c50:	add	x0, x0, #0x858
  433c54:	bl	41a980 <ferror@plt+0x16970>
  433c58:	b	433c58 <ferror@plt+0x2fc48>
  433c5c:	add	x0, sp, #0x120
  433c60:	str	x0, [sp, #64]
  433c64:	add	x0, sp, #0x120
  433c68:	str	x0, [sp, #72]
  433c6c:	add	x0, sp, #0xf0
  433c70:	str	x0, [sp, #80]
  433c74:	mov	w0, #0xffffffd0            	// #-48
  433c78:	str	w0, [sp, #88]
  433c7c:	mov	w0, #0xffffff80            	// #-128
  433c80:	str	w0, [sp, #92]
  433c84:	add	x2, sp, #0x10
  433c88:	add	x3, sp, #0x40
  433c8c:	ldp	x0, x1, [x3]
  433c90:	stp	x0, x1, [x2]
  433c94:	ldp	x0, x1, [x3, #16]
  433c98:	stp	x0, x1, [x2, #16]
  433c9c:	add	x0, sp, #0x10
  433ca0:	mov	x2, x0
  433ca4:	ldr	x1, [sp, #48]
  433ca8:	ldr	w0, [sp, #60]
  433cac:	bl	433864 <ferror@plt+0x2f854>
  433cb0:	str	x0, [sp, #104]
  433cb4:	ldr	x1, [sp, #104]
  433cb8:	mov	x0, #0x0                   	// #0
  433cbc:	bl	427c20 <ferror@plt+0x23c10>
  433cc0:	str	x0, [sp, #96]
  433cc4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433cc8:	add	x0, x0, #0xe50
  433ccc:	ldr	x0, [x0]
  433cd0:	ldr	x1, [x0]
  433cd4:	ldr	x0, [sp, #96]
  433cd8:	str	x1, [x0, #8]
  433cdc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433ce0:	add	x0, x0, #0xe50
  433ce4:	ldr	x0, [x0]
  433ce8:	ldr	x1, [sp, #96]
  433cec:	ldr	x1, [x1, #8]
  433cf0:	mov	x2, x1
  433cf4:	ldr	x1, [sp, #96]
  433cf8:	ldxr	x3, [x0]
  433cfc:	cmp	x3, x2
  433d00:	b.ne	433d0c <ferror@plt+0x2fcfc>  // b.any
  433d04:	stlxr	w4, x1, [x0]
  433d08:	cbnz	w4, 433cf8 <ferror@plt+0x2fce8>
  433d0c:	dmb	ish
  433d10:	cset	w0, eq  // eq = none
  433d14:	cmp	w0, #0x0
  433d18:	b.eq	433cc4 <ferror@plt+0x2fcb4>  // b.none
  433d1c:	ldr	x0, [sp, #104]
  433d20:	ldp	x29, x30, [sp], #288
  433d24:	ret
  433d28:	stp	x29, x30, [sp, #-16]!
  433d2c:	mov	x29, sp
  433d30:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433d34:	add	x0, x0, #0xf58
  433d38:	ldr	w0, [x0]
  433d3c:	cmp	w0, #0x0
  433d40:	b.ne	433d60 <ferror@plt+0x2fd50>  // b.any
  433d44:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433d48:	add	x0, x0, #0xa60
  433d4c:	bl	42132c <ferror@plt+0x1d31c>
  433d50:	mov	w1, w0
  433d54:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433d58:	add	x0, x0, #0xf58
  433d5c:	str	w1, [x0]
  433d60:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433d64:	add	x0, x0, #0xf58
  433d68:	ldr	w0, [x0]
  433d6c:	ldp	x29, x30, [sp], #16
  433d70:	ret
  433d74:	stp	x29, x30, [sp, #-48]!
  433d78:	mov	x29, sp
  433d7c:	str	x0, [sp, #40]
  433d80:	str	x1, [sp, #32]
  433d84:	str	x2, [sp, #24]
  433d88:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433d8c:	add	x0, x0, #0xf30
  433d90:	bl	4417e4 <ferror@plt+0x3d7d4>
  433d94:	b	433dac <ferror@plt+0x2fd9c>
  433d98:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433d9c:	add	x1, x0, #0xf30
  433da0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433da4:	add	x0, x0, #0xf38
  433da8:	bl	441e58 <ferror@plt+0x3de48>
  433dac:	ldr	x0, [sp, #40]
  433db0:	ldr	w0, [x0]
  433db4:	cmp	w0, #0x1
  433db8:	b.eq	433d98 <ferror@plt+0x2fd88>  // b.none
  433dbc:	ldr	x0, [sp, #40]
  433dc0:	ldr	w0, [x0]
  433dc4:	cmp	w0, #0x2
  433dc8:	b.eq	433e20 <ferror@plt+0x2fe10>  // b.none
  433dcc:	ldr	x0, [sp, #40]
  433dd0:	mov	w1, #0x1                   	// #1
  433dd4:	str	w1, [x0]
  433dd8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433ddc:	add	x0, x0, #0xf30
  433de0:	bl	441828 <ferror@plt+0x3d818>
  433de4:	ldr	x1, [sp, #32]
  433de8:	ldr	x0, [sp, #24]
  433dec:	blr	x1
  433df0:	mov	x1, x0
  433df4:	ldr	x0, [sp, #40]
  433df8:	str	x1, [x0, #8]
  433dfc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433e00:	add	x0, x0, #0xf30
  433e04:	bl	4417e4 <ferror@plt+0x3d7d4>
  433e08:	ldr	x0, [sp, #40]
  433e0c:	mov	w1, #0x2                   	// #2
  433e10:	str	w1, [x0]
  433e14:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433e18:	add	x0, x0, #0xf38
  433e1c:	bl	441f00 <ferror@plt+0x3def0>
  433e20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433e24:	add	x0, x0, #0xf30
  433e28:	bl	441828 <ferror@plt+0x3d818>
  433e2c:	ldr	x0, [sp, #40]
  433e30:	ldr	x0, [x0, #8]
  433e34:	ldp	x29, x30, [sp], #48
  433e38:	ret
  433e3c:	stp	x29, x30, [sp, #-48]!
  433e40:	mov	x29, sp
  433e44:	str	x0, [sp, #24]
  433e48:	ldr	x0, [sp, #24]
  433e4c:	str	x0, [sp, #32]
  433e50:	str	wzr, [sp, #44]
  433e54:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433e58:	add	x0, x0, #0xf30
  433e5c:	bl	4417e4 <ferror@plt+0x3d7d4>
  433e60:	dmb	ish
  433e64:	ldr	x0, [sp, #32]
  433e68:	ldr	x0, [x0]
  433e6c:	cmp	x0, #0x0
  433e70:	b.ne	433ef0 <ferror@plt+0x2fee0>  // b.any
  433e74:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433e78:	add	x0, x0, #0xf48
  433e7c:	ldr	x0, [x0]
  433e80:	ldr	x1, [sp, #32]
  433e84:	bl	42833c <ferror@plt+0x2432c>
  433e88:	cmp	x0, #0x0
  433e8c:	b.ne	433ec0 <ferror@plt+0x2feb0>  // b.any
  433e90:	mov	w0, #0x1                   	// #1
  433e94:	str	w0, [sp, #44]
  433e98:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433e9c:	add	x0, x0, #0xf48
  433ea0:	ldr	x0, [x0]
  433ea4:	ldr	x1, [sp, #32]
  433ea8:	bl	427c20 <ferror@plt+0x23c10>
  433eac:	mov	x1, x0
  433eb0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433eb4:	add	x0, x0, #0xf48
  433eb8:	str	x1, [x0]
  433ebc:	b	433ef0 <ferror@plt+0x2fee0>
  433ec0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433ec4:	add	x1, x0, #0xf30
  433ec8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433ecc:	add	x0, x0, #0xf38
  433ed0:	bl	441e58 <ferror@plt+0x3de48>
  433ed4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433ed8:	add	x0, x0, #0xf48
  433edc:	ldr	x0, [x0]
  433ee0:	ldr	x1, [sp, #32]
  433ee4:	bl	42833c <ferror@plt+0x2432c>
  433ee8:	cmp	x0, #0x0
  433eec:	b.ne	433ec0 <ferror@plt+0x2feb0>  // b.any
  433ef0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433ef4:	add	x0, x0, #0xf30
  433ef8:	bl	441828 <ferror@plt+0x3d818>
  433efc:	ldr	w0, [sp, #44]
  433f00:	ldp	x29, x30, [sp], #48
  433f04:	ret
  433f08:	stp	x29, x30, [sp, #-48]!
  433f0c:	mov	x29, sp
  433f10:	str	x0, [sp, #24]
  433f14:	str	x1, [sp, #16]
  433f18:	ldr	x0, [sp, #24]
  433f1c:	str	x0, [sp, #40]
  433f20:	dmb	ish
  433f24:	ldr	x0, [sp, #40]
  433f28:	ldr	x0, [x0]
  433f2c:	cmp	x0, #0x0
  433f30:	b.eq	433f54 <ferror@plt+0x2ff44>  // b.none
  433f34:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433f38:	add	x2, x0, #0xa70
  433f3c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433f40:	add	x1, x0, #0xb78
  433f44:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433f48:	add	x0, x0, #0xaa0
  433f4c:	bl	41aa2c <ferror@plt+0x16a1c>
  433f50:	b	43400c <ferror@plt+0x2fffc>
  433f54:	ldr	x0, [sp, #16]
  433f58:	cmp	x0, #0x0
  433f5c:	b.ne	433f80 <ferror@plt+0x2ff70>  // b.any
  433f60:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433f64:	add	x2, x0, #0xaa8
  433f68:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433f6c:	add	x1, x0, #0xb78
  433f70:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433f74:	add	x0, x0, #0xaa0
  433f78:	bl	41aa2c <ferror@plt+0x16a1c>
  433f7c:	b	43400c <ferror@plt+0x2fffc>
  433f80:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433f84:	add	x0, x0, #0xf48
  433f88:	ldr	x0, [x0]
  433f8c:	cmp	x0, #0x0
  433f90:	b.ne	433fb4 <ferror@plt+0x2ffa4>  // b.any
  433f94:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433f98:	add	x2, x0, #0xab8
  433f9c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433fa0:	add	x1, x0, #0xb78
  433fa4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  433fa8:	add	x0, x0, #0xaa0
  433fac:	bl	41aa2c <ferror@plt+0x16a1c>
  433fb0:	b	43400c <ferror@plt+0x2fffc>
  433fb4:	ldr	x0, [sp, #40]
  433fb8:	ldr	x1, [sp, #16]
  433fbc:	str	x1, [x0]
  433fc0:	dmb	ish
  433fc4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433fc8:	add	x0, x0, #0xf30
  433fcc:	bl	4417e4 <ferror@plt+0x3d7d4>
  433fd0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433fd4:	add	x0, x0, #0xf48
  433fd8:	ldr	x0, [x0]
  433fdc:	ldr	x1, [sp, #40]
  433fe0:	bl	427ed8 <ferror@plt+0x23ec8>
  433fe4:	mov	x1, x0
  433fe8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433fec:	add	x0, x0, #0xf48
  433ff0:	str	x1, [x0]
  433ff4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  433ff8:	add	x0, x0, #0xf38
  433ffc:	bl	441f00 <ferror@plt+0x3def0>
  434000:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  434004:	add	x0, x0, #0xf30
  434008:	bl	441828 <ferror@plt+0x3d818>
  43400c:	ldp	x29, x30, [sp], #48
  434010:	ret
  434014:	sub	sp, sp, #0x20
  434018:	str	x0, [sp, #8]
  43401c:	ldr	x0, [sp, #8]
  434020:	str	x0, [sp, #24]
  434024:	ldr	x0, [sp, #24]
  434028:	add	x0, x0, #0x18
  43402c:	ldxr	w1, [x0]
  434030:	add	w1, w1, #0x1
  434034:	stlxr	w2, w1, [x0]
  434038:	cbnz	w2, 43402c <ferror@plt+0x3001c>
  43403c:	dmb	ish
  434040:	ldr	x0, [sp, #8]
  434044:	add	sp, sp, #0x20
  434048:	ret
  43404c:	stp	x29, x30, [sp, #-48]!
  434050:	mov	x29, sp
  434054:	str	x0, [sp, #24]
  434058:	ldr	x0, [sp, #24]
  43405c:	str	x0, [sp, #40]
  434060:	ldr	x0, [sp, #40]
  434064:	add	x0, x0, #0x18
  434068:	ldxr	w1, [x0]
  43406c:	sub	w2, w1, #0x1
  434070:	stlxr	w3, w2, [x0]
  434074:	cbnz	w3, 434068 <ferror@plt+0x30058>
  434078:	dmb	ish
  43407c:	cmp	w1, #0x1
  434080:	cset	w0, eq  // eq = none
  434084:	and	w0, w0, #0xff
  434088:	cmp	w0, #0x0
  43408c:	b.eq	4340b8 <ferror@plt+0x300a8>  // b.none
  434090:	ldr	x0, [sp, #40]
  434094:	ldr	w0, [x0, #28]
  434098:	cmp	w0, #0x0
  43409c:	b.eq	4340ac <ferror@plt+0x3009c>  // b.none
  4340a0:	ldr	x0, [sp, #40]
  4340a4:	bl	44228c <ferror@plt+0x3e27c>
  4340a8:	b	4340b8 <ferror@plt+0x300a8>
  4340ac:	ldr	x1, [sp, #40]
  4340b0:	mov	x0, #0x30                  	// #48
  4340b4:	bl	4262b4 <ferror@plt+0x222a4>
  4340b8:	nop
  4340bc:	ldp	x29, x30, [sp], #48
  4340c0:	ret
  4340c4:	stp	x29, x30, [sp, #-32]!
  4340c8:	mov	x29, sp
  4340cc:	str	x0, [sp, #24]
  4340d0:	ldr	x0, [sp, #24]
  4340d4:	bl	43404c <ferror@plt+0x3003c>
  4340d8:	nop
  4340dc:	ldp	x29, x30, [sp], #32
  4340e0:	ret
  4340e4:	stp	x29, x30, [sp, #-48]!
  4340e8:	mov	x29, sp
  4340ec:	str	x0, [sp, #24]
  4340f0:	ldr	x0, [sp, #24]
  4340f4:	str	x0, [sp, #40]
  4340f8:	ldr	x0, [sp, #24]
  4340fc:	cmp	x0, #0x0
  434100:	b.ne	43412c <ferror@plt+0x3011c>  // b.any
  434104:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434108:	add	x4, x0, #0xad8
  43410c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434110:	add	x3, x0, #0xb90
  434114:	mov	w2, #0x30c                 	// #780
  434118:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43411c:	add	x1, x0, #0xae0
  434120:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434124:	add	x0, x0, #0xaa0
  434128:	bl	4319d8 <ferror@plt+0x2d9c8>
  43412c:	ldr	x1, [sp, #24]
  434130:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  434134:	add	x0, x0, #0x808
  434138:	bl	4421a8 <ferror@plt+0x3e198>
  43413c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  434140:	add	x0, x0, #0xf50
  434144:	bl	4417e4 <ferror@plt+0x3d7d4>
  434148:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43414c:	add	x0, x0, #0xf50
  434150:	bl	441828 <ferror@plt+0x3d818>
  434154:	ldr	x0, [sp, #40]
  434158:	ldr	x0, [x0, #32]
  43415c:	cmp	x0, #0x0
  434160:	b.eq	434184 <ferror@plt+0x30174>  // b.none
  434164:	ldr	x0, [sp, #40]
  434168:	ldr	x0, [x0, #32]
  43416c:	bl	4425cc <ferror@plt+0x3e5bc>
  434170:	ldr	x0, [sp, #40]
  434174:	ldr	x0, [x0, #32]
  434178:	bl	4185e0 <ferror@plt+0x145d0>
  43417c:	ldr	x0, [sp, #40]
  434180:	str	xzr, [x0, #32]
  434184:	ldr	x0, [sp, #40]
  434188:	ldr	x1, [x0]
  43418c:	ldr	x0, [sp, #40]
  434190:	ldr	x0, [x0, #8]
  434194:	blr	x1
  434198:	mov	x1, x0
  43419c:	ldr	x0, [sp, #40]
  4341a0:	str	x1, [x0, #40]
  4341a4:	mov	x0, #0x0                   	// #0
  4341a8:	ldp	x29, x30, [sp], #48
  4341ac:	ret
  4341b0:	stp	x29, x30, [sp, #-64]!
  4341b4:	mov	x29, sp
  4341b8:	str	x0, [sp, #40]
  4341bc:	str	x1, [sp, #32]
  4341c0:	str	x2, [sp, #24]
  4341c4:	str	xzr, [sp, #48]
  4341c8:	add	x0, sp, #0x30
  4341cc:	mov	x5, x0
  4341d0:	mov	x4, #0x0                   	// #0
  4341d4:	ldr	x3, [sp, #24]
  4341d8:	ldr	x2, [sp, #32]
  4341dc:	adrp	x0, 434000 <ferror@plt+0x2fff0>
  4341e0:	add	x1, x0, #0xe4
  4341e4:	ldr	x0, [sp, #40]
  4341e8:	bl	434290 <ferror@plt+0x30280>
  4341ec:	str	x0, [sp, #56]
  4341f0:	ldr	x0, [sp, #56]
  4341f4:	cmp	x0, #0x0
  4341f8:	b.ne	434244 <ferror@plt+0x30234>  // b.any
  4341fc:	ldr	x0, [sp, #40]
  434200:	cmp	x0, #0x0
  434204:	b.eq	434210 <ferror@plt+0x30200>  // b.none
  434208:	ldr	x0, [sp, #40]
  43420c:	b	434218 <ferror@plt+0x30208>
  434210:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434214:	add	x0, x0, #0xaf0
  434218:	ldr	x1, [sp, #48]
  43421c:	ldr	x1, [x1, #8]
  434220:	mov	x4, x1
  434224:	mov	x3, x0
  434228:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43422c:	add	x2, x0, #0xaf8
  434230:	mov	w1, #0x4                   	// #4
  434234:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434238:	add	x0, x0, #0xaa0
  43423c:	bl	41a980 <ferror@plt+0x16970>
  434240:	b	434240 <ferror@plt+0x30230>
  434244:	ldr	x0, [sp, #56]
  434248:	ldp	x29, x30, [sp], #64
  43424c:	ret
  434250:	stp	x29, x30, [sp, #-48]!
  434254:	mov	x29, sp
  434258:	str	x0, [sp, #40]
  43425c:	str	x1, [sp, #32]
  434260:	str	x2, [sp, #24]
  434264:	str	x3, [sp, #16]
  434268:	ldr	x5, [sp, #16]
  43426c:	mov	x4, #0x0                   	// #0
  434270:	ldr	x3, [sp, #24]
  434274:	ldr	x2, [sp, #32]
  434278:	adrp	x0, 434000 <ferror@plt+0x2fff0>
  43427c:	add	x1, x0, #0xe4
  434280:	ldr	x0, [sp, #40]
  434284:	bl	434290 <ferror@plt+0x30280>
  434288:	ldp	x29, x30, [sp], #48
  43428c:	ret
  434290:	stp	x29, x30, [sp, #-80]!
  434294:	mov	x29, sp
  434298:	str	x0, [sp, #56]
  43429c:	str	x1, [sp, #48]
  4342a0:	str	x2, [sp, #40]
  4342a4:	str	x3, [sp, #32]
  4342a8:	str	x4, [sp, #24]
  4342ac:	str	x5, [sp, #16]
  4342b0:	ldr	x0, [sp, #40]
  4342b4:	cmp	x0, #0x0
  4342b8:	b.ne	4342e0 <ferror@plt+0x302d0>  // b.any
  4342bc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4342c0:	add	x2, x0, #0xb18
  4342c4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4342c8:	add	x1, x0, #0xba0
  4342cc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4342d0:	add	x0, x0, #0xaa0
  4342d4:	bl	41aa2c <ferror@plt+0x16a1c>
  4342d8:	mov	x0, #0x0                   	// #0
  4342dc:	b	43436c <ferror@plt+0x3035c>
  4342e0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4342e4:	add	x0, x0, #0xf50
  4342e8:	bl	4417e4 <ferror@plt+0x3d7d4>
  4342ec:	ldr	x2, [sp, #16]
  4342f0:	ldr	x1, [sp, #24]
  4342f4:	ldr	x0, [sp, #48]
  4342f8:	bl	4422e0 <ferror@plt+0x3e2d0>
  4342fc:	str	x0, [sp, #72]
  434300:	ldr	x0, [sp, #72]
  434304:	cmp	x0, #0x0
  434308:	b.eq	43435c <ferror@plt+0x3034c>  // b.none
  43430c:	ldr	x0, [sp, #72]
  434310:	mov	w1, #0x2                   	// #2
  434314:	str	w1, [x0, #24]
  434318:	ldr	x0, [sp, #72]
  43431c:	mov	w1, #0x1                   	// #1
  434320:	str	w1, [x0, #28]
  434324:	ldr	x0, [sp, #72]
  434328:	mov	w1, #0x1                   	// #1
  43432c:	str	w1, [x0, #16]
  434330:	ldr	x0, [sp, #72]
  434334:	ldr	x1, [sp, #40]
  434338:	str	x1, [x0]
  43433c:	ldr	x0, [sp, #72]
  434340:	ldr	x1, [sp, #32]
  434344:	str	x1, [x0, #8]
  434348:	ldr	x0, [sp, #56]
  43434c:	bl	428d58 <ferror@plt+0x24d48>
  434350:	mov	x1, x0
  434354:	ldr	x0, [sp, #72]
  434358:	str	x1, [x0, #32]
  43435c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  434360:	add	x0, x0, #0xf50
  434364:	bl	441828 <ferror@plt+0x3d818>
  434368:	ldr	x0, [sp, #72]
  43436c:	ldp	x29, x30, [sp], #80
  434370:	ret
  434374:	stp	x29, x30, [sp, #-48]!
  434378:	mov	x29, sp
  43437c:	str	x0, [sp, #24]
  434380:	bl	434478 <ferror@plt+0x30468>
  434384:	str	x0, [sp, #40]
  434388:	ldr	x0, [sp, #40]
  43438c:	ldr	w0, [x0, #28]
  434390:	cmp	w0, #0x0
  434394:	b.ne	4343b4 <ferror@plt+0x303a4>  // b.any
  434398:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43439c:	add	x2, x0, #0xb28
  4343a0:	mov	w1, #0x4                   	// #4
  4343a4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4343a8:	add	x0, x0, #0xaa0
  4343ac:	bl	41a980 <ferror@plt+0x16970>
  4343b0:	b	4343b0 <ferror@plt+0x303a0>
  4343b4:	ldr	x0, [sp, #40]
  4343b8:	ldr	x1, [sp, #24]
  4343bc:	str	x1, [x0, #40]
  4343c0:	bl	4425bc <ferror@plt+0x3e5ac>
  4343c4:	nop
  4343c8:	ldp	x29, x30, [sp], #48
  4343cc:	ret
  4343d0:	stp	x29, x30, [sp, #-48]!
  4343d4:	mov	x29, sp
  4343d8:	str	x0, [sp, #24]
  4343dc:	ldr	x0, [sp, #24]
  4343e0:	str	x0, [sp, #40]
  4343e4:	ldr	x0, [sp, #24]
  4343e8:	cmp	x0, #0x0
  4343ec:	b.ne	434414 <ferror@plt+0x30404>  // b.any
  4343f0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4343f4:	add	x2, x0, #0xb60
  4343f8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4343fc:	add	x1, x0, #0xbb8
  434400:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434404:	add	x0, x0, #0xaa0
  434408:	bl	41aa2c <ferror@plt+0x16a1c>
  43440c:	mov	x0, #0x0                   	// #0
  434410:	b	434470 <ferror@plt+0x30460>
  434414:	ldr	x0, [sp, #40]
  434418:	ldr	w0, [x0, #28]
  43441c:	cmp	w0, #0x0
  434420:	b.ne	434448 <ferror@plt+0x30438>  // b.any
  434424:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434428:	add	x2, x0, #0xb68
  43442c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434430:	add	x1, x0, #0xbb8
  434434:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434438:	add	x0, x0, #0xaa0
  43443c:	bl	41aa2c <ferror@plt+0x16a1c>
  434440:	mov	x0, #0x0                   	// #0
  434444:	b	434470 <ferror@plt+0x30460>
  434448:	ldr	x0, [sp, #40]
  43444c:	bl	442500 <ferror@plt+0x3e4f0>
  434450:	ldr	x0, [sp, #40]
  434454:	ldr	x0, [x0, #40]
  434458:	str	x0, [sp, #32]
  43445c:	ldr	x0, [sp, #24]
  434460:	str	wzr, [x0, #16]
  434464:	ldr	x0, [sp, #24]
  434468:	bl	43404c <ferror@plt+0x3003c>
  43446c:	ldr	x0, [sp, #32]
  434470:	ldp	x29, x30, [sp], #48
  434474:	ret
  434478:	stp	x29, x30, [sp, #-32]!
  43447c:	mov	x29, sp
  434480:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  434484:	add	x0, x0, #0x808
  434488:	bl	442184 <ferror@plt+0x3e174>
  43448c:	str	x0, [sp, #24]
  434490:	ldr	x0, [sp, #24]
  434494:	cmp	x0, #0x0
  434498:	b.ne	4344c4 <ferror@plt+0x304b4>  // b.any
  43449c:	mov	x0, #0x30                  	// #48
  4344a0:	bl	426230 <ferror@plt+0x22220>
  4344a4:	str	x0, [sp, #24]
  4344a8:	ldr	x0, [sp, #24]
  4344ac:	mov	w1, #0x1                   	// #1
  4344b0:	str	w1, [x0, #24]
  4344b4:	ldr	x1, [sp, #24]
  4344b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4344bc:	add	x0, x0, #0x808
  4344c0:	bl	4421a8 <ferror@plt+0x3e198>
  4344c4:	ldr	x0, [sp, #24]
  4344c8:	ldp	x29, x30, [sp], #32
  4344cc:	ret
  4344d0:	stp	x29, x30, [sp, #-32]!
  4344d4:	mov	x29, sp
  4344d8:	mov	w0, #0x54                  	// #84
  4344dc:	bl	403de0 <sysconf@plt>
  4344e0:	str	w0, [sp, #28]
  4344e4:	ldr	w0, [sp, #28]
  4344e8:	cmp	w0, #0x0
  4344ec:	b.le	4344f8 <ferror@plt+0x304e8>
  4344f0:	ldr	w0, [sp, #28]
  4344f4:	b	4344fc <ferror@plt+0x304ec>
  4344f8:	mov	w0, #0x1                   	// #1
  4344fc:	ldp	x29, x30, [sp], #32
  434500:	ret
  434504:	stp	x29, x30, [sp, #-32]!
  434508:	mov	x29, sp
  43450c:	mov	x1, #0x18                  	// #24
  434510:	mov	x0, #0x1                   	// #1
  434514:	bl	418798 <ferror@plt+0x14788>
  434518:	str	x0, [sp, #24]
  43451c:	ldr	x0, [sp, #24]
  434520:	ldrb	w1, [x0, #16]
  434524:	orr	w1, w1, #0x1
  434528:	strb	w1, [x0, #16]
  43452c:	bl	414eb4 <ferror@plt+0x10ea4>
  434530:	mov	x1, x0
  434534:	ldr	x0, [sp, #24]
  434538:	str	x1, [x0]
  43453c:	ldr	x0, [sp, #24]
  434540:	ldp	x29, x30, [sp], #32
  434544:	ret
  434548:	stp	x29, x30, [sp, #-32]!
  43454c:	mov	x29, sp
  434550:	str	x0, [sp, #24]
  434554:	ldr	x0, [sp, #24]
  434558:	cmp	x0, #0x0
  43455c:	b.ne	434580 <ferror@plt+0x30570>  // b.any
  434560:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434564:	add	x2, x0, #0xbc8
  434568:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43456c:	add	x1, x0, #0xca0
  434570:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434574:	add	x0, x0, #0xbd8
  434578:	bl	41aa2c <ferror@plt+0x16a1c>
  43457c:	b	434588 <ferror@plt+0x30578>
  434580:	ldr	x0, [sp, #24]
  434584:	bl	4185e0 <ferror@plt+0x145d0>
  434588:	ldp	x29, x30, [sp], #32
  43458c:	ret
  434590:	stp	x29, x30, [sp, #-32]!
  434594:	mov	x29, sp
  434598:	str	x0, [sp, #24]
  43459c:	ldr	x0, [sp, #24]
  4345a0:	cmp	x0, #0x0
  4345a4:	b.ne	4345c8 <ferror@plt+0x305b8>  // b.any
  4345a8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4345ac:	add	x2, x0, #0xbc8
  4345b0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4345b4:	add	x1, x0, #0xcb0
  4345b8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4345bc:	add	x0, x0, #0xbd8
  4345c0:	bl	41aa2c <ferror@plt+0x16a1c>
  4345c4:	b	4345e8 <ferror@plt+0x305d8>
  4345c8:	ldr	x0, [sp, #24]
  4345cc:	ldrb	w1, [x0, #16]
  4345d0:	orr	w1, w1, #0x1
  4345d4:	strb	w1, [x0, #16]
  4345d8:	bl	414eb4 <ferror@plt+0x10ea4>
  4345dc:	mov	x1, x0
  4345e0:	ldr	x0, [sp, #24]
  4345e4:	str	x1, [x0]
  4345e8:	ldp	x29, x30, [sp], #32
  4345ec:	ret
  4345f0:	stp	x29, x30, [sp, #-32]!
  4345f4:	mov	x29, sp
  4345f8:	str	x0, [sp, #24]
  4345fc:	ldr	x0, [sp, #24]
  434600:	cmp	x0, #0x0
  434604:	b.ne	434628 <ferror@plt+0x30618>  // b.any
  434608:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43460c:	add	x2, x0, #0xbc8
  434610:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434614:	add	x1, x0, #0xcc0
  434618:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43461c:	add	x0, x0, #0xbd8
  434620:	bl	41aa2c <ferror@plt+0x16a1c>
  434624:	b	434648 <ferror@plt+0x30638>
  434628:	ldr	x0, [sp, #24]
  43462c:	ldrb	w1, [x0, #16]
  434630:	and	w1, w1, #0xfffffffe
  434634:	strb	w1, [x0, #16]
  434638:	bl	414eb4 <ferror@plt+0x10ea4>
  43463c:	mov	x1, x0
  434640:	ldr	x0, [sp, #24]
  434644:	str	x1, [x0, #8]
  434648:	ldp	x29, x30, [sp], #32
  43464c:	ret
  434650:	stp	x29, x30, [sp, #-32]!
  434654:	mov	x29, sp
  434658:	str	x0, [sp, #24]
  43465c:	ldr	x0, [sp, #24]
  434660:	cmp	x0, #0x0
  434664:	b.ne	434688 <ferror@plt+0x30678>  // b.any
  434668:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43466c:	add	x2, x0, #0xbc8
  434670:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434674:	add	x1, x0, #0xcd0
  434678:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43467c:	add	x0, x0, #0xbd8
  434680:	bl	41aa2c <ferror@plt+0x16a1c>
  434684:	b	434698 <ferror@plt+0x30688>
  434688:	bl	414eb4 <ferror@plt+0x10ea4>
  43468c:	mov	x1, x0
  434690:	ldr	x0, [sp, #24]
  434694:	str	x1, [x0]
  434698:	ldp	x29, x30, [sp], #32
  43469c:	ret
  4346a0:	stp	x29, x30, [sp, #-48]!
  4346a4:	mov	x29, sp
  4346a8:	str	x0, [sp, #24]
  4346ac:	ldr	x0, [sp, #24]
  4346b0:	cmp	x0, #0x0
  4346b4:	b.ne	4346d8 <ferror@plt+0x306c8>  // b.any
  4346b8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4346bc:	add	x2, x0, #0xbc8
  4346c0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4346c4:	add	x1, x0, #0xce0
  4346c8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4346cc:	add	x0, x0, #0xbd8
  4346d0:	bl	41aa2c <ferror@plt+0x16a1c>
  4346d4:	b	434760 <ferror@plt+0x30750>
  4346d8:	ldr	x0, [sp, #24]
  4346dc:	ldrb	w0, [x0, #16]
  4346e0:	and	w0, w0, #0x1
  4346e4:	and	w0, w0, #0xff
  4346e8:	cmp	w0, #0x0
  4346ec:	b.eq	434710 <ferror@plt+0x30700>  // b.none
  4346f0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4346f4:	add	x2, x0, #0xbe0
  4346f8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4346fc:	add	x1, x0, #0xce0
  434700:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434704:	add	x0, x0, #0xbd8
  434708:	bl	41aa2c <ferror@plt+0x16a1c>
  43470c:	b	434760 <ferror@plt+0x30750>
  434710:	ldr	x0, [sp, #24]
  434714:	ldr	x1, [x0, #8]
  434718:	ldr	x0, [sp, #24]
  43471c:	ldr	x0, [x0]
  434720:	sub	x0, x1, x0
  434724:	str	x0, [sp, #40]
  434728:	bl	414eb4 <ferror@plt+0x10ea4>
  43472c:	mov	x1, x0
  434730:	ldr	x0, [sp, #24]
  434734:	str	x1, [x0]
  434738:	ldr	x0, [sp, #24]
  43473c:	ldr	x1, [x0]
  434740:	ldr	x0, [sp, #40]
  434744:	sub	x1, x1, x0
  434748:	ldr	x0, [sp, #24]
  43474c:	str	x1, [x0]
  434750:	ldr	x0, [sp, #24]
  434754:	ldrb	w1, [x0, #16]
  434758:	orr	w1, w1, #0x1
  43475c:	strb	w1, [x0, #16]
  434760:	ldp	x29, x30, [sp], #48
  434764:	ret
  434768:	stp	x29, x30, [sp, #-48]!
  43476c:	mov	x29, sp
  434770:	str	x0, [sp, #24]
  434774:	str	x1, [sp, #16]
  434778:	ldr	x0, [sp, #24]
  43477c:	cmp	x0, #0x0
  434780:	b.ne	4347a8 <ferror@plt+0x30798>  // b.any
  434784:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434788:	add	x2, x0, #0xbc8
  43478c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434790:	add	x1, x0, #0xcf8
  434794:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434798:	add	x0, x0, #0xbd8
  43479c:	bl	41aa2c <ferror@plt+0x16a1c>
  4347a0:	movi	d0, #0x0
  4347a4:	b	434850 <ferror@plt+0x30840>
  4347a8:	ldr	x0, [sp, #24]
  4347ac:	ldrb	w0, [x0, #16]
  4347b0:	and	w0, w0, #0x1
  4347b4:	and	w0, w0, #0xff
  4347b8:	cmp	w0, #0x0
  4347bc:	b.eq	4347d0 <ferror@plt+0x307c0>  // b.none
  4347c0:	bl	414eb4 <ferror@plt+0x10ea4>
  4347c4:	mov	x1, x0
  4347c8:	ldr	x0, [sp, #24]
  4347cc:	str	x1, [x0, #8]
  4347d0:	ldr	x0, [sp, #24]
  4347d4:	ldr	x1, [x0, #8]
  4347d8:	ldr	x0, [sp, #24]
  4347dc:	ldr	x0, [x0]
  4347e0:	sub	x0, x1, x0
  4347e4:	str	x0, [sp, #40]
  4347e8:	ldr	d0, [sp, #40]
  4347ec:	scvtf	d0, d0
  4347f0:	mov	x0, #0x848000000000        	// #145685290680320
  4347f4:	movk	x0, #0x412e, lsl #48
  4347f8:	fmov	d1, x0
  4347fc:	fdiv	d0, d0, d1
  434800:	str	d0, [sp, #32]
  434804:	ldr	x0, [sp, #16]
  434808:	cmp	x0, #0x0
  43480c:	b.eq	43484c <ferror@plt+0x3083c>  // b.none
  434810:	ldr	x0, [sp, #40]
  434814:	mov	x1, #0x34db                	// #13531
  434818:	movk	x1, #0xd7b6, lsl #16
  43481c:	movk	x1, #0xde82, lsl #32
  434820:	movk	x1, #0x431b, lsl #48
  434824:	smulh	x1, x0, x1
  434828:	asr	x2, x1, #18
  43482c:	asr	x1, x0, #63
  434830:	sub	x1, x2, x1
  434834:	mov	x2, #0x4240                	// #16960
  434838:	movk	x2, #0xf, lsl #16
  43483c:	mul	x1, x1, x2
  434840:	sub	x1, x0, x1
  434844:	ldr	x0, [sp, #16]
  434848:	str	x1, [x0]
  43484c:	ldr	d0, [sp, #32]
  434850:	ldp	x29, x30, [sp], #48
  434854:	ret
  434858:	stp	x29, x30, [sp, #-64]!
  43485c:	mov	x29, sp
  434860:	str	x0, [sp, #24]
  434864:	ldr	x1, [sp, #24]
  434868:	mov	x0, #0x34db                	// #13531
  43486c:	movk	x0, #0xd7b6, lsl #16
  434870:	movk	x0, #0xde82, lsl #32
  434874:	movk	x0, #0x431b, lsl #48
  434878:	umulh	x0, x1, x0
  43487c:	lsr	x0, x0, #18
  434880:	str	x0, [sp, #48]
  434884:	ldr	x0, [sp, #24]
  434888:	mov	x1, #0x34db                	// #13531
  43488c:	movk	x1, #0xd7b6, lsl #16
  434890:	movk	x1, #0xde82, lsl #32
  434894:	movk	x1, #0x431b, lsl #48
  434898:	umulh	x1, x0, x1
  43489c:	lsr	x1, x1, #18
  4348a0:	mov	x2, #0x4240                	// #16960
  4348a4:	movk	x2, #0xf, lsl #16
  4348a8:	mul	x1, x1, x2
  4348ac:	sub	x1, x0, x1
  4348b0:	mov	x0, x1
  4348b4:	lsl	x0, x0, #5
  4348b8:	sub	x0, x0, x1
  4348bc:	lsl	x0, x0, #2
  4348c0:	add	x0, x0, x1
  4348c4:	lsl	x0, x0, #3
  4348c8:	str	x0, [sp, #56]
  4348cc:	b	4348d8 <ferror@plt+0x308c8>
  4348d0:	ldp	x0, x1, [sp, #32]
  4348d4:	stp	x0, x1, [sp, #48]
  4348d8:	add	x1, sp, #0x20
  4348dc:	add	x0, sp, #0x30
  4348e0:	bl	403c60 <nanosleep@plt>
  4348e4:	cmn	w0, #0x1
  4348e8:	b.ne	4348fc <ferror@plt+0x308ec>  // b.any
  4348ec:	bl	403ef0 <__errno_location@plt>
  4348f0:	ldr	w0, [x0]
  4348f4:	cmp	w0, #0x4
  4348f8:	b.eq	4348d0 <ferror@plt+0x308c0>  // b.none
  4348fc:	nop
  434900:	ldp	x29, x30, [sp], #64
  434904:	ret
  434908:	stp	x29, x30, [sp, #-32]!
  43490c:	mov	x29, sp
  434910:	str	x0, [sp, #24]
  434914:	str	x1, [sp, #16]
  434918:	ldr	x0, [sp, #24]
  43491c:	ldr	x0, [x0, #8]
  434920:	cmp	x0, #0x0
  434924:	b.lt	434940 <ferror@plt+0x30930>  // b.tstop
  434928:	ldr	x0, [sp, #24]
  43492c:	ldr	x1, [x0, #8]
  434930:	mov	x0, #0x423f                	// #16959
  434934:	movk	x0, #0xf, lsl #16
  434938:	cmp	x1, x0
  43493c:	b.le	434960 <ferror@plt+0x30950>
  434940:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434944:	add	x2, x0, #0xbf8
  434948:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43494c:	add	x1, x0, #0xd08
  434950:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434954:	add	x0, x0, #0xbd8
  434958:	bl	41aa2c <ferror@plt+0x16a1c>
  43495c:	b	434b04 <ferror@plt+0x30af4>
  434960:	ldr	x0, [sp, #16]
  434964:	cmp	x0, #0x0
  434968:	b.lt	434a38 <ferror@plt+0x30a28>  // b.tstop
  43496c:	ldr	x0, [sp, #24]
  434970:	ldr	x2, [x0, #8]
  434974:	ldr	x1, [sp, #16]
  434978:	mov	x0, #0x34db                	// #13531
  43497c:	movk	x0, #0xd7b6, lsl #16
  434980:	movk	x0, #0xde82, lsl #32
  434984:	movk	x0, #0x431b, lsl #48
  434988:	smulh	x0, x1, x0
  43498c:	asr	x3, x0, #18
  434990:	asr	x0, x1, #63
  434994:	sub	x0, x3, x0
  434998:	mov	x3, #0x4240                	// #16960
  43499c:	movk	x3, #0xf, lsl #16
  4349a0:	mul	x0, x0, x3
  4349a4:	sub	x0, x1, x0
  4349a8:	add	x1, x2, x0
  4349ac:	ldr	x0, [sp, #24]
  4349b0:	str	x1, [x0, #8]
  4349b4:	ldr	x0, [sp, #24]
  4349b8:	ldr	x1, [x0]
  4349bc:	ldr	x0, [sp, #16]
  4349c0:	mov	x2, #0x34db                	// #13531
  4349c4:	movk	x2, #0xd7b6, lsl #16
  4349c8:	movk	x2, #0xde82, lsl #32
  4349cc:	movk	x2, #0x431b, lsl #48
  4349d0:	smulh	x2, x0, x2
  4349d4:	asr	x2, x2, #18
  4349d8:	asr	x0, x0, #63
  4349dc:	sub	x0, x2, x0
  4349e0:	add	x1, x1, x0
  4349e4:	ldr	x0, [sp, #24]
  4349e8:	str	x1, [x0]
  4349ec:	ldr	x0, [sp, #24]
  4349f0:	ldr	x1, [x0, #8]
  4349f4:	mov	x0, #0x423f                	// #16959
  4349f8:	movk	x0, #0xf, lsl #16
  4349fc:	cmp	x1, x0
  434a00:	b.le	434b04 <ferror@plt+0x30af4>
  434a04:	ldr	x0, [sp, #24]
  434a08:	ldr	x1, [x0, #8]
  434a0c:	mov	x0, #0xffffffffffffbdc0    	// #-16960
  434a10:	movk	x0, #0xfff0, lsl #16
  434a14:	add	x1, x1, x0
  434a18:	ldr	x0, [sp, #24]
  434a1c:	str	x1, [x0, #8]
  434a20:	ldr	x0, [sp, #24]
  434a24:	ldr	x0, [x0]
  434a28:	add	x1, x0, #0x1
  434a2c:	ldr	x0, [sp, #24]
  434a30:	str	x1, [x0]
  434a34:	b	434b04 <ferror@plt+0x30af4>
  434a38:	ldr	x0, [sp, #16]
  434a3c:	neg	x0, x0
  434a40:	str	x0, [sp, #16]
  434a44:	ldr	x0, [sp, #24]
  434a48:	ldr	x2, [x0, #8]
  434a4c:	ldr	x1, [sp, #16]
  434a50:	mov	x0, #0x34db                	// #13531
  434a54:	movk	x0, #0xd7b6, lsl #16
  434a58:	movk	x0, #0xde82, lsl #32
  434a5c:	movk	x0, #0x431b, lsl #48
  434a60:	smulh	x0, x1, x0
  434a64:	asr	x3, x0, #18
  434a68:	asr	x0, x1, #63
  434a6c:	sub	x0, x3, x0
  434a70:	mov	x3, #0x4240                	// #16960
  434a74:	movk	x3, #0xf, lsl #16
  434a78:	mul	x0, x0, x3
  434a7c:	sub	x0, x1, x0
  434a80:	sub	x1, x2, x0
  434a84:	ldr	x0, [sp, #24]
  434a88:	str	x1, [x0, #8]
  434a8c:	ldr	x0, [sp, #24]
  434a90:	ldr	x1, [x0]
  434a94:	ldr	x0, [sp, #16]
  434a98:	mov	x2, #0x34db                	// #13531
  434a9c:	movk	x2, #0xd7b6, lsl #16
  434aa0:	movk	x2, #0xde82, lsl #32
  434aa4:	movk	x2, #0x431b, lsl #48
  434aa8:	smulh	x2, x0, x2
  434aac:	asr	x2, x2, #18
  434ab0:	asr	x0, x0, #63
  434ab4:	sub	x0, x0, x2
  434ab8:	add	x1, x1, x0
  434abc:	ldr	x0, [sp, #24]
  434ac0:	str	x1, [x0]
  434ac4:	ldr	x0, [sp, #24]
  434ac8:	ldr	x0, [x0, #8]
  434acc:	cmp	x0, #0x0
  434ad0:	b.ge	434b04 <ferror@plt+0x30af4>  // b.tcont
  434ad4:	ldr	x0, [sp, #24]
  434ad8:	ldr	x1, [x0, #8]
  434adc:	mov	x0, #0x4240                	// #16960
  434ae0:	movk	x0, #0xf, lsl #16
  434ae4:	add	x1, x1, x0
  434ae8:	ldr	x0, [sp, #24]
  434aec:	str	x1, [x0, #8]
  434af0:	ldr	x0, [sp, #24]
  434af4:	ldr	x0, [x0]
  434af8:	sub	x1, x0, #0x1
  434afc:	ldr	x0, [sp, #24]
  434b00:	str	x1, [x0]
  434b04:	ldp	x29, x30, [sp], #32
  434b08:	ret
  434b0c:	stp	x29, x30, [sp, #-48]!
  434b10:	mov	x29, sp
  434b14:	str	x0, [sp, #24]
  434b18:	ldr	x0, [sp, #24]
  434b1c:	bl	403f60 <timegm@plt>
  434b20:	str	x0, [sp, #40]
  434b24:	ldr	x0, [sp, #40]
  434b28:	ldp	x29, x30, [sp], #48
  434b2c:	ret
  434b30:	stp	x29, x30, [sp, #-128]!
  434b34:	mov	x29, sp
  434b38:	str	x19, [sp, #16]
  434b3c:	str	x0, [sp, #40]
  434b40:	str	x1, [sp, #32]
  434b44:	stp	xzr, xzr, [sp, #48]
  434b48:	stp	xzr, xzr, [sp, #64]
  434b4c:	stp	xzr, xzr, [sp, #80]
  434b50:	str	xzr, [sp, #96]
  434b54:	ldr	x0, [sp, #40]
  434b58:	cmp	x0, #0x0
  434b5c:	b.ne	434b84 <ferror@plt+0x30b74>  // b.any
  434b60:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434b64:	add	x2, x0, #0xc30
  434b68:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434b6c:	add	x1, x0, #0xd18
  434b70:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434b74:	add	x0, x0, #0xbd8
  434b78:	bl	41aa2c <ferror@plt+0x16a1c>
  434b7c:	mov	w0, #0x0                   	// #0
  434b80:	b	435248 <ferror@plt+0x31238>
  434b84:	ldr	x0, [sp, #32]
  434b88:	cmp	x0, #0x0
  434b8c:	b.ne	434bc0 <ferror@plt+0x30bb0>  // b.any
  434b90:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434b94:	add	x2, x0, #0xc48
  434b98:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434b9c:	add	x1, x0, #0xd18
  434ba0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  434ba4:	add	x0, x0, #0xbd8
  434ba8:	bl	41aa2c <ferror@plt+0x16a1c>
  434bac:	mov	w0, #0x0                   	// #0
  434bb0:	b	435248 <ferror@plt+0x31238>
  434bb4:	ldr	x0, [sp, #40]
  434bb8:	add	x0, x0, #0x1
  434bbc:	str	x0, [sp, #40]
  434bc0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  434bc4:	add	x0, x0, #0xf8
  434bc8:	ldr	x1, [x0]
  434bcc:	ldr	x0, [sp, #40]
  434bd0:	ldrb	w0, [x0]
  434bd4:	and	x0, x0, #0xff
  434bd8:	lsl	x0, x0, #1
  434bdc:	add	x0, x1, x0
  434be0:	ldrh	w0, [x0]
  434be4:	and	w0, w0, #0x100
  434be8:	cmp	w0, #0x0
  434bec:	b.ne	434bb4 <ferror@plt+0x30ba4>  // b.any
  434bf0:	ldr	x0, [sp, #40]
  434bf4:	ldrb	w0, [x0]
  434bf8:	cmp	w0, #0x0
  434bfc:	b.ne	434c08 <ferror@plt+0x30bf8>  // b.any
  434c00:	mov	w0, #0x0                   	// #0
  434c04:	b	435248 <ferror@plt+0x31238>
  434c08:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  434c0c:	add	x0, x0, #0xf8
  434c10:	ldr	x1, [x0]
  434c14:	ldr	x0, [sp, #40]
  434c18:	ldrb	w0, [x0]
  434c1c:	and	x0, x0, #0xff
  434c20:	lsl	x0, x0, #1
  434c24:	add	x0, x1, x0
  434c28:	ldrh	w0, [x0]
  434c2c:	and	w0, w0, #0x8
  434c30:	cmp	w0, #0x0
  434c34:	b.ne	434c60 <ferror@plt+0x30c50>  // b.any
  434c38:	ldr	x0, [sp, #40]
  434c3c:	ldrb	w0, [x0]
  434c40:	cmp	w0, #0x2d
  434c44:	b.eq	434c60 <ferror@plt+0x30c50>  // b.none
  434c48:	ldr	x0, [sp, #40]
  434c4c:	ldrb	w0, [x0]
  434c50:	cmp	w0, #0x2b
  434c54:	b.eq	434c60 <ferror@plt+0x30c50>  // b.none
  434c58:	mov	w0, #0x0                   	// #0
  434c5c:	b	435248 <ferror@plt+0x31238>
  434c60:	ldr	x0, [sp, #40]
  434c64:	add	x1, sp, #0x28
  434c68:	mov	w2, #0xa                   	// #10
  434c6c:	bl	403520 <strtoul@plt>
  434c70:	str	x0, [sp, #120]
  434c74:	ldr	x0, [sp, #40]
  434c78:	ldrb	w0, [x0]
  434c7c:	cmp	w0, #0x2d
  434c80:	b.ne	434cec <ferror@plt+0x30cdc>  // b.any
  434c84:	ldr	x0, [sp, #120]
  434c88:	sub	w0, w0, #0x76c
  434c8c:	str	w0, [sp, #68]
  434c90:	ldr	x0, [sp, #40]
  434c94:	add	x0, x0, #0x1
  434c98:	str	x0, [sp, #40]
  434c9c:	ldr	x0, [sp, #40]
  434ca0:	add	x1, sp, #0x28
  434ca4:	mov	w2, #0xa                   	// #10
  434ca8:	bl	403520 <strtoul@plt>
  434cac:	sub	w0, w0, #0x1
  434cb0:	str	w0, [sp, #64]
  434cb4:	ldr	x0, [sp, #40]
  434cb8:	add	x1, x0, #0x1
  434cbc:	str	x1, [sp, #40]
  434cc0:	ldrb	w0, [x0]
  434cc4:	cmp	w0, #0x2d
  434cc8:	b.eq	434cd4 <ferror@plt+0x30cc4>  // b.none
  434ccc:	mov	w0, #0x0                   	// #0
  434cd0:	b	435248 <ferror@plt+0x31238>
  434cd4:	ldr	x0, [sp, #40]
  434cd8:	add	x1, sp, #0x28
  434cdc:	mov	w2, #0xa                   	// #10
  434ce0:	bl	403520 <strtoul@plt>
  434ce4:	str	w0, [sp, #60]
  434ce8:	b	434dc0 <ferror@plt+0x30db0>
  434cec:	ldr	x1, [sp, #120]
  434cf0:	mov	x0, #0xd70b                	// #55051
  434cf4:	movk	x0, #0x70a3, lsl #16
  434cf8:	movk	x0, #0xa3d, lsl #32
  434cfc:	movk	x0, #0xa3d7, lsl #48
  434d00:	smulh	x0, x1, x0
  434d04:	add	x0, x0, x1
  434d08:	asr	x2, x0, #6
  434d0c:	asr	x0, x1, #63
  434d10:	sub	x2, x2, x0
  434d14:	mov	x0, x2
  434d18:	lsl	x0, x0, #1
  434d1c:	add	x0, x0, x2
  434d20:	lsl	x0, x0, #3
  434d24:	add	x0, x0, x2
  434d28:	lsl	x0, x0, #2
  434d2c:	sub	x2, x1, x0
  434d30:	mov	w0, w2
  434d34:	str	w0, [sp, #60]
  434d38:	ldr	x1, [sp, #120]
  434d3c:	mov	x0, #0x594b                	// #22859
  434d40:	movk	x0, #0x3886, lsl #16
  434d44:	movk	x0, #0xc5d6, lsl #32
  434d48:	movk	x0, #0x346d, lsl #48
  434d4c:	smulh	x0, x1, x0
  434d50:	asr	x2, x0, #11
  434d54:	asr	x0, x1, #63
  434d58:	sub	x0, x2, x0
  434d5c:	mov	x2, #0x2710                	// #10000
  434d60:	mul	x0, x0, x2
  434d64:	sub	x0, x1, x0
  434d68:	mov	x1, #0xd70b                	// #55051
  434d6c:	movk	x1, #0x70a3, lsl #16
  434d70:	movk	x1, #0xa3d, lsl #32
  434d74:	movk	x1, #0xa3d7, lsl #48
  434d78:	smulh	x1, x0, x1
  434d7c:	add	x1, x1, x0
  434d80:	asr	x1, x1, #6
  434d84:	asr	x0, x0, #63
  434d88:	sub	x0, x1, x0
  434d8c:	sub	w0, w0, #0x1
  434d90:	str	w0, [sp, #64]
  434d94:	ldr	x0, [sp, #120]
  434d98:	mov	x1, #0x594b                	// #22859
  434d9c:	movk	x1, #0x3886, lsl #16
  434da0:	movk	x1, #0xc5d6, lsl #32
  434da4:	movk	x1, #0x346d, lsl #48
  434da8:	smulh	x1, x0, x1
  434dac:	asr	x1, x1, #11
  434db0:	asr	x0, x0, #63
  434db4:	sub	x0, x1, x0
  434db8:	sub	w0, w0, #0x76c
  434dbc:	str	w0, [sp, #68]
  434dc0:	ldr	x0, [sp, #40]
  434dc4:	ldrb	w0, [x0]
  434dc8:	cmp	w0, #0x54
  434dcc:	b.eq	434df0 <ferror@plt+0x30de0>  // b.none
  434dd0:	ldr	x0, [sp, #40]
  434dd4:	ldrb	w0, [x0]
  434dd8:	cmp	w0, #0x0
  434ddc:	b.ne	434de8 <ferror@plt+0x30dd8>  // b.any
  434de0:	mov	w0, #0x1                   	// #1
  434de4:	b	435248 <ferror@plt+0x31238>
  434de8:	mov	w0, #0x0                   	// #0
  434dec:	b	435248 <ferror@plt+0x31238>
  434df0:	ldr	x0, [sp, #40]
  434df4:	add	x0, x0, #0x1
  434df8:	str	x0, [sp, #40]
  434dfc:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  434e00:	add	x0, x0, #0xf8
  434e04:	ldr	x1, [x0]
  434e08:	ldr	x0, [sp, #40]
  434e0c:	ldrb	w0, [x0]
  434e10:	and	x0, x0, #0xff
  434e14:	lsl	x0, x0, #1
  434e18:	add	x0, x1, x0
  434e1c:	ldrh	w0, [x0]
  434e20:	and	w0, w0, #0x8
  434e24:	cmp	w0, #0x0
  434e28:	b.ne	434e34 <ferror@plt+0x30e24>  // b.any
  434e2c:	mov	w0, #0x0                   	// #0
  434e30:	b	435248 <ferror@plt+0x31238>
  434e34:	ldr	x0, [sp, #40]
  434e38:	add	x1, sp, #0x28
  434e3c:	mov	w2, #0xa                   	// #10
  434e40:	bl	403520 <strtoul@plt>
  434e44:	str	x0, [sp, #120]
  434e48:	ldr	x0, [sp, #40]
  434e4c:	ldrb	w0, [x0]
  434e50:	cmp	w0, #0x3a
  434e54:	b.ne	434eb8 <ferror@plt+0x30ea8>  // b.any
  434e58:	ldr	x0, [sp, #120]
  434e5c:	str	w0, [sp, #56]
  434e60:	ldr	x0, [sp, #40]
  434e64:	add	x0, x0, #0x1
  434e68:	str	x0, [sp, #40]
  434e6c:	ldr	x0, [sp, #40]
  434e70:	add	x1, sp, #0x28
  434e74:	mov	w2, #0xa                   	// #10
  434e78:	bl	403520 <strtoul@plt>
  434e7c:	str	w0, [sp, #52]
  434e80:	ldr	x0, [sp, #40]
  434e84:	add	x1, x0, #0x1
  434e88:	str	x1, [sp, #40]
  434e8c:	ldrb	w0, [x0]
  434e90:	cmp	w0, #0x3a
  434e94:	b.eq	434ea0 <ferror@plt+0x30e90>  // b.none
  434e98:	mov	w0, #0x0                   	// #0
  434e9c:	b	435248 <ferror@plt+0x31238>
  434ea0:	ldr	x0, [sp, #40]
  434ea4:	add	x1, sp, #0x28
  434ea8:	mov	w2, #0xa                   	// #10
  434eac:	bl	403520 <strtoul@plt>
  434eb0:	str	w0, [sp, #48]
  434eb4:	b	434f84 <ferror@plt+0x30f74>
  434eb8:	ldr	x1, [sp, #120]
  434ebc:	mov	x0, #0xd70b                	// #55051
  434ec0:	movk	x0, #0x70a3, lsl #16
  434ec4:	movk	x0, #0xa3d, lsl #32
  434ec8:	movk	x0, #0xa3d7, lsl #48
  434ecc:	smulh	x0, x1, x0
  434ed0:	add	x0, x0, x1
  434ed4:	asr	x2, x0, #6
  434ed8:	asr	x0, x1, #63
  434edc:	sub	x2, x2, x0
  434ee0:	mov	x0, x2
  434ee4:	lsl	x0, x0, #1
  434ee8:	add	x0, x0, x2
  434eec:	lsl	x0, x0, #3
  434ef0:	add	x0, x0, x2
  434ef4:	lsl	x0, x0, #2
  434ef8:	sub	x2, x1, x0
  434efc:	mov	w0, w2
  434f00:	str	w0, [sp, #48]
  434f04:	ldr	x1, [sp, #120]
  434f08:	mov	x0, #0x594b                	// #22859
  434f0c:	movk	x0, #0x3886, lsl #16
  434f10:	movk	x0, #0xc5d6, lsl #32
  434f14:	movk	x0, #0x346d, lsl #48
  434f18:	smulh	x0, x1, x0
  434f1c:	asr	x2, x0, #11
  434f20:	asr	x0, x1, #63
  434f24:	sub	x0, x2, x0
  434f28:	mov	x2, #0x2710                	// #10000
  434f2c:	mul	x0, x0, x2
  434f30:	sub	x0, x1, x0
  434f34:	mov	x1, #0xd70b                	// #55051
  434f38:	movk	x1, #0x70a3, lsl #16
  434f3c:	movk	x1, #0xa3d, lsl #32
  434f40:	movk	x1, #0xa3d7, lsl #48
  434f44:	smulh	x1, x0, x1
  434f48:	add	x1, x1, x0
  434f4c:	asr	x1, x1, #6
  434f50:	asr	x0, x0, #63
  434f54:	sub	x0, x1, x0
  434f58:	str	w0, [sp, #52]
  434f5c:	ldr	x0, [sp, #120]
  434f60:	mov	x1, #0x594b                	// #22859
  434f64:	movk	x1, #0x3886, lsl #16
  434f68:	movk	x1, #0xc5d6, lsl #32
  434f6c:	movk	x1, #0x346d, lsl #48
  434f70:	smulh	x1, x0, x1
  434f74:	asr	x1, x1, #11
  434f78:	asr	x0, x0, #63
  434f7c:	sub	x0, x1, x0
  434f80:	str	w0, [sp, #56]
  434f84:	ldr	x0, [sp, #32]
  434f88:	str	xzr, [x0, #8]
  434f8c:	ldr	x0, [sp, #40]
  434f90:	ldrb	w0, [x0]
  434f94:	cmp	w0, #0x2c
  434f98:	b.eq	434fac <ferror@plt+0x30f9c>  // b.none
  434f9c:	ldr	x0, [sp, #40]
  434fa0:	ldrb	w0, [x0]
  434fa4:	cmp	w0, #0x2e
  434fa8:	b.ne	435044 <ferror@plt+0x31034>  // b.any
  434fac:	mov	x0, #0x86a0                	// #34464
  434fb0:	movk	x0, #0x1, lsl #16
  434fb4:	str	x0, [sp, #112]
  434fb8:	b	435008 <ferror@plt+0x30ff8>
  434fbc:	ldr	x0, [sp, #32]
  434fc0:	ldr	x1, [x0, #8]
  434fc4:	ldr	x0, [sp, #40]
  434fc8:	ldrb	w0, [x0]
  434fcc:	sub	w0, w0, #0x30
  434fd0:	sxtw	x2, w0
  434fd4:	ldr	x0, [sp, #112]
  434fd8:	mul	x0, x2, x0
  434fdc:	add	x1, x1, x0
  434fe0:	ldr	x0, [sp, #32]
  434fe4:	str	x1, [x0, #8]
  434fe8:	ldr	x0, [sp, #112]
  434fec:	mov	x1, #0x6666666666666666    	// #7378697629483820646
  434ff0:	movk	x1, #0x6667
  434ff4:	smulh	x1, x0, x1
  434ff8:	asr	x1, x1, #2
  434ffc:	asr	x0, x0, #63
  435000:	sub	x0, x1, x0
  435004:	str	x0, [sp, #112]
  435008:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  43500c:	add	x0, x0, #0xf8
  435010:	ldr	x1, [x0]
  435014:	ldr	x0, [sp, #40]
  435018:	add	x0, x0, #0x1
  43501c:	str	x0, [sp, #40]
  435020:	ldr	x0, [sp, #40]
  435024:	ldrb	w0, [x0]
  435028:	and	x0, x0, #0xff
  43502c:	lsl	x0, x0, #1
  435030:	add	x0, x1, x0
  435034:	ldrh	w0, [x0]
  435038:	and	w0, w0, #0x8
  43503c:	cmp	w0, #0x0
  435040:	b.ne	434fbc <ferror@plt+0x30fac>  // b.any
  435044:	ldr	x0, [sp, #40]
  435048:	ldrb	w0, [x0]
  43504c:	cmp	w0, #0x5a
  435050:	b.ne	435078 <ferror@plt+0x31068>  // b.any
  435054:	ldr	x0, [sp, #40]
  435058:	add	x0, x0, #0x1
  43505c:	str	x0, [sp, #40]
  435060:	add	x0, sp, #0x30
  435064:	bl	434b0c <ferror@plt+0x30afc>
  435068:	mov	x1, x0
  43506c:	ldr	x0, [sp, #32]
  435070:	str	x1, [x0]
  435074:	b	435204 <ferror@plt+0x311f4>
  435078:	ldr	x0, [sp, #40]
  43507c:	ldrb	w0, [x0]
  435080:	cmp	w0, #0x2b
  435084:	b.eq	435098 <ferror@plt+0x31088>  // b.none
  435088:	ldr	x0, [sp, #40]
  43508c:	ldrb	w0, [x0]
  435090:	cmp	w0, #0x2d
  435094:	b.ne	4351d8 <ferror@plt+0x311c8>  // b.any
  435098:	ldr	x0, [sp, #40]
  43509c:	ldrb	w0, [x0]
  4350a0:	cmp	w0, #0x2b
  4350a4:	b.ne	4350b0 <ferror@plt+0x310a0>  // b.any
  4350a8:	mov	w0, #0xffffffff            	// #-1
  4350ac:	b	4350b4 <ferror@plt+0x310a4>
  4350b0:	mov	w0, #0x1                   	// #1
  4350b4:	str	w0, [sp, #108]
  4350b8:	ldr	x0, [sp, #40]
  4350bc:	add	x0, x0, #0x1
  4350c0:	add	x1, sp, #0x28
  4350c4:	mov	w2, #0xa                   	// #10
  4350c8:	bl	403520 <strtoul@plt>
  4350cc:	str	x0, [sp, #120]
  4350d0:	ldr	x0, [sp, #40]
  4350d4:	ldrb	w0, [x0]
  4350d8:	cmp	w0, #0x3a
  4350dc:	b.ne	435118 <ferror@plt+0x31108>  // b.any
  4350e0:	ldr	x1, [sp, #120]
  4350e4:	mov	x0, x1
  4350e8:	lsl	x0, x0, #4
  4350ec:	sub	x0, x0, x1
  4350f0:	lsl	x0, x0, #2
  4350f4:	mov	x19, x0
  4350f8:	ldr	x0, [sp, #40]
  4350fc:	add	x0, x0, #0x1
  435100:	add	x1, sp, #0x28
  435104:	mov	w2, #0xa                   	// #10
  435108:	bl	403520 <strtoul@plt>
  43510c:	add	x0, x19, x0
  435110:	str	x0, [sp, #120]
  435114:	b	4351a0 <ferror@plt+0x31190>
  435118:	ldr	x0, [sp, #120]
  43511c:	mov	x1, #0xd70b                	// #55051
  435120:	movk	x1, #0x70a3, lsl #16
  435124:	movk	x1, #0xa3d, lsl #32
  435128:	movk	x1, #0xa3d7, lsl #48
  43512c:	smulh	x1, x0, x1
  435130:	add	x1, x1, x0
  435134:	asr	x1, x1, #6
  435138:	asr	x0, x0, #63
  43513c:	sub	x1, x1, x0
  435140:	mov	x0, x1
  435144:	lsl	x0, x0, #4
  435148:	sub	x0, x0, x1
  43514c:	lsl	x0, x0, #2
  435150:	mov	x3, x0
  435154:	ldr	x2, [sp, #120]
  435158:	mov	x0, #0xd70b                	// #55051
  43515c:	movk	x0, #0x70a3, lsl #16
  435160:	movk	x0, #0xa3d, lsl #32
  435164:	movk	x0, #0xa3d7, lsl #48
  435168:	smulh	x0, x2, x0
  43516c:	add	x0, x0, x2
  435170:	asr	x1, x0, #6
  435174:	asr	x0, x2, #63
  435178:	sub	x1, x1, x0
  43517c:	mov	x0, x1
  435180:	lsl	x0, x0, #1
  435184:	add	x0, x0, x1
  435188:	lsl	x0, x0, #3
  43518c:	add	x0, x0, x1
  435190:	lsl	x0, x0, #2
  435194:	sub	x1, x2, x0
  435198:	add	x0, x3, x1
  43519c:	str	x0, [sp, #120]
  4351a0:	add	x0, sp, #0x30
  4351a4:	bl	434b0c <ferror@plt+0x30afc>
  4351a8:	mov	x2, x0
  4351ac:	ldrsw	x1, [sp, #108]
  4351b0:	ldr	x0, [sp, #120]
  4351b4:	mul	x1, x1, x0
  4351b8:	mov	x0, x1
  4351bc:	lsl	x0, x0, #4
  4351c0:	sub	x0, x0, x1
  4351c4:	lsl	x0, x0, #2
  4351c8:	add	x1, x2, x0
  4351cc:	ldr	x0, [sp, #32]
  4351d0:	str	x1, [x0]
  4351d4:	b	4351f4 <ferror@plt+0x311e4>
  4351d8:	mov	w0, #0xffffffff            	// #-1
  4351dc:	str	w0, [sp, #80]
  4351e0:	add	x0, sp, #0x30
  4351e4:	bl	403a70 <mktime@plt>
  4351e8:	mov	x1, x0
  4351ec:	ldr	x0, [sp, #32]
  4351f0:	str	x1, [x0]
  4351f4:	b	435204 <ferror@plt+0x311f4>
  4351f8:	ldr	x0, [sp, #40]
  4351fc:	add	x0, x0, #0x1
  435200:	str	x0, [sp, #40]
  435204:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  435208:	add	x0, x0, #0xf8
  43520c:	ldr	x1, [x0]
  435210:	ldr	x0, [sp, #40]
  435214:	ldrb	w0, [x0]
  435218:	and	x0, x0, #0xff
  43521c:	lsl	x0, x0, #1
  435220:	add	x0, x1, x0
  435224:	ldrh	w0, [x0]
  435228:	and	w0, w0, #0x100
  43522c:	cmp	w0, #0x0
  435230:	b.ne	4351f8 <ferror@plt+0x311e8>  // b.any
  435234:	ldr	x0, [sp, #40]
  435238:	ldrb	w0, [x0]
  43523c:	cmp	w0, #0x0
  435240:	cset	w0, eq  // eq = none
  435244:	and	w0, w0, #0xff
  435248:	ldr	x19, [sp, #16]
  43524c:	ldp	x29, x30, [sp], #128
  435250:	ret
  435254:	stp	x29, x30, [sp, #-112]!
  435258:	mov	x29, sp
  43525c:	str	x0, [sp, #24]
  435260:	ldr	x0, [sp, #24]
  435264:	ldr	x0, [x0, #8]
  435268:	cmp	x0, #0x0
  43526c:	b.lt	435288 <ferror@plt+0x31278>  // b.tstop
  435270:	ldr	x0, [sp, #24]
  435274:	ldr	x1, [x0, #8]
  435278:	mov	x0, #0x423f                	// #16959
  43527c:	movk	x0, #0xf, lsl #16
  435280:	cmp	x1, x0
  435284:	b.le	4352ac <ferror@plt+0x3129c>
  435288:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43528c:	add	x2, x0, #0xbf8
  435290:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435294:	add	x1, x0, #0xd30
  435298:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43529c:	add	x0, x0, #0xbd8
  4352a0:	bl	41aa2c <ferror@plt+0x16a1c>
  4352a4:	mov	x0, #0x0                   	// #0
  4352a8:	b	435380 <ferror@plt+0x31370>
  4352ac:	ldr	x0, [sp, #24]
  4352b0:	ldr	x0, [x0]
  4352b4:	str	x0, [sp, #32]
  4352b8:	add	x1, sp, #0x28
  4352bc:	add	x0, sp, #0x20
  4352c0:	bl	403920 <gmtime_r@plt>
  4352c4:	str	x0, [sp, #96]
  4352c8:	ldr	x0, [sp, #24]
  4352cc:	ldr	x0, [x0, #8]
  4352d0:	cmp	x0, #0x0
  4352d4:	b.eq	435330 <ferror@plt+0x31320>  // b.none
  4352d8:	ldr	x0, [sp, #96]
  4352dc:	ldr	w0, [x0, #20]
  4352e0:	add	w1, w0, #0x76c
  4352e4:	ldr	x0, [sp, #96]
  4352e8:	ldr	w0, [x0, #16]
  4352ec:	add	w2, w0, #0x1
  4352f0:	ldr	x0, [sp, #96]
  4352f4:	ldr	w3, [x0, #12]
  4352f8:	ldr	x0, [sp, #96]
  4352fc:	ldr	w4, [x0, #8]
  435300:	ldr	x0, [sp, #96]
  435304:	ldr	w5, [x0, #4]
  435308:	ldr	x0, [sp, #96]
  43530c:	ldr	w6, [x0]
  435310:	ldr	x0, [sp, #24]
  435314:	ldr	x0, [x0, #8]
  435318:	mov	x7, x0
  43531c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435320:	add	x0, x0, #0xc58
  435324:	bl	428f94 <ferror@plt+0x24f84>
  435328:	str	x0, [sp, #104]
  43532c:	b	43537c <ferror@plt+0x3136c>
  435330:	ldr	x0, [sp, #96]
  435334:	ldr	w0, [x0, #20]
  435338:	add	w1, w0, #0x76c
  43533c:	ldr	x0, [sp, #96]
  435340:	ldr	w0, [x0, #16]
  435344:	add	w2, w0, #0x1
  435348:	ldr	x0, [sp, #96]
  43534c:	ldr	w3, [x0, #12]
  435350:	ldr	x0, [sp, #96]
  435354:	ldr	w4, [x0, #8]
  435358:	ldr	x0, [sp, #96]
  43535c:	ldr	w5, [x0, #4]
  435360:	ldr	x0, [sp, #96]
  435364:	ldr	w0, [x0]
  435368:	mov	w6, w0
  43536c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435370:	add	x0, x0, #0xc80
  435374:	bl	428f94 <ferror@plt+0x24f84>
  435378:	str	x0, [sp, #104]
  43537c:	ldr	x0, [sp, #104]
  435380:	ldp	x29, x30, [sp], #112
  435384:	ret
  435388:	sub	sp, sp, #0x10
  43538c:	str	w0, [sp, #12]
  435390:	ldr	w1, [sp, #12]
  435394:	mov	w0, #0xfaff                	// #64255
  435398:	movk	w0, #0x2, lsl #16
  43539c:	cmp	w1, w0
  4353a0:	b.hi	43546c <ferror@plt+0x3145c>  // b.pmore
  4353a4:	ldr	w0, [sp, #12]
  4353a8:	lsr	w1, w0, #8
  4353ac:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4353b0:	add	x0, x0, #0x848
  4353b4:	mov	w1, w1
  4353b8:	ldrsh	w1, [x0, x1, lsl #1]
  4353bc:	mov	w0, #0x270f                	// #9999
  4353c0:	cmp	w1, w0
  4353c4:	b.le	435408 <ferror@plt+0x313f8>
  4353c8:	ldr	w0, [sp, #12]
  4353cc:	lsr	w1, w0, #8
  4353d0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4353d4:	add	x0, x0, #0x848
  4353d8:	mov	w1, w1
  4353dc:	ldrsh	w0, [x0, x1, lsl #1]
  4353e0:	mov	w1, w0
  4353e4:	mov	w0, #0xffffd8f0            	// #-10000
  4353e8:	add	w0, w1, w0
  4353ec:	mov	w1, #0xe3e0                	// #58336
  4353f0:	lsr	w0, w1, w0
  4353f4:	and	w0, w0, #0x1
  4353f8:	cmp	w0, #0x0
  4353fc:	cset	w0, ne  // ne = any
  435400:	and	w0, w0, #0xff
  435404:	b	435564 <ferror@plt+0x31554>
  435408:	ldr	w0, [sp, #12]
  43540c:	lsr	w1, w0, #8
  435410:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435414:	add	x0, x0, #0x848
  435418:	mov	w1, w1
  43541c:	ldrsh	w0, [x0, x1, lsl #1]
  435420:	mov	w3, w0
  435424:	ldr	w0, [sp, #12]
  435428:	and	w1, w0, #0xff
  43542c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435430:	add	x2, x0, #0xd48
  435434:	mov	w0, w1
  435438:	sxtw	x1, w3
  43543c:	lsl	x1, x1, #8
  435440:	add	x1, x2, x1
  435444:	add	x0, x1, x0
  435448:	ldrb	w0, [x0]
  43544c:	mov	w1, w0
  435450:	mov	w0, #0xe3e0                	// #58336
  435454:	lsr	w0, w0, w1
  435458:	and	w0, w0, #0x1
  43545c:	cmp	w0, #0x0
  435460:	cset	w0, ne  // ne = any
  435464:	and	w0, w0, #0xff
  435468:	b	435564 <ferror@plt+0x31554>
  43546c:	ldr	w1, [sp, #12]
  435470:	mov	w0, #0xdffff               	// #917503
  435474:	cmp	w1, w0
  435478:	b.ls	435560 <ferror@plt+0x31550>  // b.plast
  43547c:	ldr	w1, [sp, #12]
  435480:	mov	w0, #0x10ffff              	// #1114111
  435484:	cmp	w1, w0
  435488:	b.hi	435560 <ferror@plt+0x31550>  // b.pmore
  43548c:	ldr	w0, [sp, #12]
  435490:	sub	w0, w0, #0xe0, lsl #12
  435494:	lsr	w1, w0, #8
  435498:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43549c:	add	x0, x0, #0xe40
  4354a0:	mov	w1, w1
  4354a4:	ldrsh	w1, [x0, x1, lsl #1]
  4354a8:	mov	w0, #0x270f                	// #9999
  4354ac:	cmp	w1, w0
  4354b0:	b.le	4354f8 <ferror@plt+0x314e8>
  4354b4:	ldr	w0, [sp, #12]
  4354b8:	sub	w0, w0, #0xe0, lsl #12
  4354bc:	lsr	w1, w0, #8
  4354c0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4354c4:	add	x0, x0, #0xe40
  4354c8:	mov	w1, w1
  4354cc:	ldrsh	w0, [x0, x1, lsl #1]
  4354d0:	mov	w1, w0
  4354d4:	mov	w0, #0xffffd8f0            	// #-10000
  4354d8:	add	w0, w1, w0
  4354dc:	mov	w1, #0xe3e0                	// #58336
  4354e0:	lsr	w0, w1, w0
  4354e4:	and	w0, w0, #0x1
  4354e8:	cmp	w0, #0x0
  4354ec:	cset	w0, ne  // ne = any
  4354f0:	and	w0, w0, #0xff
  4354f4:	b	435564 <ferror@plt+0x31554>
  4354f8:	ldr	w0, [sp, #12]
  4354fc:	sub	w0, w0, #0xe0, lsl #12
  435500:	lsr	w1, w0, #8
  435504:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435508:	add	x0, x0, #0xe40
  43550c:	mov	w1, w1
  435510:	ldrsh	w0, [x0, x1, lsl #1]
  435514:	mov	w3, w0
  435518:	ldr	w0, [sp, #12]
  43551c:	and	w1, w0, #0xff
  435520:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435524:	add	x2, x0, #0xd48
  435528:	mov	w0, w1
  43552c:	sxtw	x1, w3
  435530:	lsl	x1, x1, #8
  435534:	add	x1, x2, x1
  435538:	add	x0, x1, x0
  43553c:	ldrb	w0, [x0]
  435540:	mov	w1, w0
  435544:	mov	w0, #0xe3e0                	// #58336
  435548:	lsr	w0, w0, w1
  43554c:	and	w0, w0, #0x1
  435550:	cmp	w0, #0x0
  435554:	cset	w0, ne  // ne = any
  435558:	and	w0, w0, #0xff
  43555c:	b	435564 <ferror@plt+0x31554>
  435560:	mov	w0, #0x0                   	// #0
  435564:	add	sp, sp, #0x10
  435568:	ret
  43556c:	sub	sp, sp, #0x10
  435570:	str	w0, [sp, #12]
  435574:	ldr	w1, [sp, #12]
  435578:	mov	w0, #0xfaff                	// #64255
  43557c:	movk	w0, #0x2, lsl #16
  435580:	cmp	w1, w0
  435584:	b.hi	435650 <ferror@plt+0x31640>  // b.pmore
  435588:	ldr	w0, [sp, #12]
  43558c:	lsr	w1, w0, #8
  435590:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435594:	add	x0, x0, #0x848
  435598:	mov	w1, w1
  43559c:	ldrsh	w1, [x0, x1, lsl #1]
  4355a0:	mov	w0, #0x270f                	// #9999
  4355a4:	cmp	w1, w0
  4355a8:	b.le	4355ec <ferror@plt+0x315dc>
  4355ac:	ldr	w0, [sp, #12]
  4355b0:	lsr	w1, w0, #8
  4355b4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4355b8:	add	x0, x0, #0x848
  4355bc:	mov	w1, w1
  4355c0:	ldrsh	w0, [x0, x1, lsl #1]
  4355c4:	mov	w1, w0
  4355c8:	mov	w0, #0xffffd8f0            	// #-10000
  4355cc:	add	w0, w1, w0
  4355d0:	mov	w1, #0x3e0                 	// #992
  4355d4:	lsr	w0, w1, w0
  4355d8:	and	w0, w0, #0x1
  4355dc:	cmp	w0, #0x0
  4355e0:	cset	w0, ne  // ne = any
  4355e4:	and	w0, w0, #0xff
  4355e8:	b	435748 <ferror@plt+0x31738>
  4355ec:	ldr	w0, [sp, #12]
  4355f0:	lsr	w1, w0, #8
  4355f4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4355f8:	add	x0, x0, #0x848
  4355fc:	mov	w1, w1
  435600:	ldrsh	w0, [x0, x1, lsl #1]
  435604:	mov	w3, w0
  435608:	ldr	w0, [sp, #12]
  43560c:	and	w1, w0, #0xff
  435610:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435614:	add	x2, x0, #0xd48
  435618:	mov	w0, w1
  43561c:	sxtw	x1, w3
  435620:	lsl	x1, x1, #8
  435624:	add	x1, x2, x1
  435628:	add	x0, x1, x0
  43562c:	ldrb	w0, [x0]
  435630:	mov	w1, w0
  435634:	mov	w0, #0x3e0                 	// #992
  435638:	lsr	w0, w0, w1
  43563c:	and	w0, w0, #0x1
  435640:	cmp	w0, #0x0
  435644:	cset	w0, ne  // ne = any
  435648:	and	w0, w0, #0xff
  43564c:	b	435748 <ferror@plt+0x31738>
  435650:	ldr	w1, [sp, #12]
  435654:	mov	w0, #0xdffff               	// #917503
  435658:	cmp	w1, w0
  43565c:	b.ls	435744 <ferror@plt+0x31734>  // b.plast
  435660:	ldr	w1, [sp, #12]
  435664:	mov	w0, #0x10ffff              	// #1114111
  435668:	cmp	w1, w0
  43566c:	b.hi	435744 <ferror@plt+0x31734>  // b.pmore
  435670:	ldr	w0, [sp, #12]
  435674:	sub	w0, w0, #0xe0, lsl #12
  435678:	lsr	w1, w0, #8
  43567c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435680:	add	x0, x0, #0xe40
  435684:	mov	w1, w1
  435688:	ldrsh	w1, [x0, x1, lsl #1]
  43568c:	mov	w0, #0x270f                	// #9999
  435690:	cmp	w1, w0
  435694:	b.le	4356dc <ferror@plt+0x316cc>
  435698:	ldr	w0, [sp, #12]
  43569c:	sub	w0, w0, #0xe0, lsl #12
  4356a0:	lsr	w1, w0, #8
  4356a4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4356a8:	add	x0, x0, #0xe40
  4356ac:	mov	w1, w1
  4356b0:	ldrsh	w0, [x0, x1, lsl #1]
  4356b4:	mov	w1, w0
  4356b8:	mov	w0, #0xffffd8f0            	// #-10000
  4356bc:	add	w0, w1, w0
  4356c0:	mov	w1, #0x3e0                 	// #992
  4356c4:	lsr	w0, w1, w0
  4356c8:	and	w0, w0, #0x1
  4356cc:	cmp	w0, #0x0
  4356d0:	cset	w0, ne  // ne = any
  4356d4:	and	w0, w0, #0xff
  4356d8:	b	435748 <ferror@plt+0x31738>
  4356dc:	ldr	w0, [sp, #12]
  4356e0:	sub	w0, w0, #0xe0, lsl #12
  4356e4:	lsr	w1, w0, #8
  4356e8:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4356ec:	add	x0, x0, #0xe40
  4356f0:	mov	w1, w1
  4356f4:	ldrsh	w0, [x0, x1, lsl #1]
  4356f8:	mov	w3, w0
  4356fc:	ldr	w0, [sp, #12]
  435700:	and	w1, w0, #0xff
  435704:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435708:	add	x2, x0, #0xd48
  43570c:	mov	w0, w1
  435710:	sxtw	x1, w3
  435714:	lsl	x1, x1, #8
  435718:	add	x1, x2, x1
  43571c:	add	x0, x1, x0
  435720:	ldrb	w0, [x0]
  435724:	mov	w1, w0
  435728:	mov	w0, #0x3e0                 	// #992
  43572c:	lsr	w0, w0, w1
  435730:	and	w0, w0, #0x1
  435734:	cmp	w0, #0x0
  435738:	cset	w0, ne  // ne = any
  43573c:	and	w0, w0, #0xff
  435740:	b	435748 <ferror@plt+0x31738>
  435744:	mov	w0, #0x0                   	// #0
  435748:	add	sp, sp, #0x10
  43574c:	ret
  435750:	sub	sp, sp, #0x10
  435754:	str	w0, [sp, #12]
  435758:	ldr	w1, [sp, #12]
  43575c:	mov	w0, #0xfaff                	// #64255
  435760:	movk	w0, #0x2, lsl #16
  435764:	cmp	w1, w0
  435768:	b.hi	435810 <ferror@plt+0x31800>  // b.pmore
  43576c:	ldr	w0, [sp, #12]
  435770:	lsr	w1, w0, #8
  435774:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435778:	add	x0, x0, #0x848
  43577c:	mov	w1, w1
  435780:	ldrsh	w1, [x0, x1, lsl #1]
  435784:	mov	w0, #0x270f                	// #9999
  435788:	cmp	w1, w0
  43578c:	b.le	4357bc <ferror@plt+0x317ac>
  435790:	ldr	w0, [sp, #12]
  435794:	lsr	w1, w0, #8
  435798:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43579c:	add	x0, x0, #0x848
  4357a0:	mov	w1, w1
  4357a4:	ldrsh	w1, [x0, x1, lsl #1]
  4357a8:	mov	w0, #0x2710                	// #10000
  4357ac:	cmp	w1, w0
  4357b0:	cset	w0, eq  // eq = none
  4357b4:	and	w0, w0, #0xff
  4357b8:	b	4358e4 <ferror@plt+0x318d4>
  4357bc:	ldr	w0, [sp, #12]
  4357c0:	lsr	w1, w0, #8
  4357c4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4357c8:	add	x0, x0, #0x848
  4357cc:	mov	w1, w1
  4357d0:	ldrsh	w0, [x0, x1, lsl #1]
  4357d4:	mov	w3, w0
  4357d8:	ldr	w0, [sp, #12]
  4357dc:	and	w1, w0, #0xff
  4357e0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4357e4:	add	x2, x0, #0xd48
  4357e8:	mov	w0, w1
  4357ec:	sxtw	x1, w3
  4357f0:	lsl	x1, x1, #8
  4357f4:	add	x1, x2, x1
  4357f8:	add	x0, x1, x0
  4357fc:	ldrb	w0, [x0]
  435800:	cmp	w0, #0x0
  435804:	cset	w0, eq  // eq = none
  435808:	and	w0, w0, #0xff
  43580c:	b	4358e4 <ferror@plt+0x318d4>
  435810:	ldr	w1, [sp, #12]
  435814:	mov	w0, #0xdffff               	// #917503
  435818:	cmp	w1, w0
  43581c:	b.ls	4358e0 <ferror@plt+0x318d0>  // b.plast
  435820:	ldr	w1, [sp, #12]
  435824:	mov	w0, #0x10ffff              	// #1114111
  435828:	cmp	w1, w0
  43582c:	b.hi	4358e0 <ferror@plt+0x318d0>  // b.pmore
  435830:	ldr	w0, [sp, #12]
  435834:	sub	w0, w0, #0xe0, lsl #12
  435838:	lsr	w1, w0, #8
  43583c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435840:	add	x0, x0, #0xe40
  435844:	mov	w1, w1
  435848:	ldrsh	w1, [x0, x1, lsl #1]
  43584c:	mov	w0, #0x270f                	// #9999
  435850:	cmp	w1, w0
  435854:	b.le	435888 <ferror@plt+0x31878>
  435858:	ldr	w0, [sp, #12]
  43585c:	sub	w0, w0, #0xe0, lsl #12
  435860:	lsr	w1, w0, #8
  435864:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435868:	add	x0, x0, #0xe40
  43586c:	mov	w1, w1
  435870:	ldrsh	w1, [x0, x1, lsl #1]
  435874:	mov	w0, #0x2710                	// #10000
  435878:	cmp	w1, w0
  43587c:	cset	w0, eq  // eq = none
  435880:	and	w0, w0, #0xff
  435884:	b	4358e4 <ferror@plt+0x318d4>
  435888:	ldr	w0, [sp, #12]
  43588c:	sub	w0, w0, #0xe0, lsl #12
  435890:	lsr	w1, w0, #8
  435894:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435898:	add	x0, x0, #0xe40
  43589c:	mov	w1, w1
  4358a0:	ldrsh	w0, [x0, x1, lsl #1]
  4358a4:	mov	w3, w0
  4358a8:	ldr	w0, [sp, #12]
  4358ac:	and	w1, w0, #0xff
  4358b0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4358b4:	add	x2, x0, #0xd48
  4358b8:	mov	w0, w1
  4358bc:	sxtw	x1, w3
  4358c0:	lsl	x1, x1, #8
  4358c4:	add	x1, x2, x1
  4358c8:	add	x0, x1, x0
  4358cc:	ldrb	w0, [x0]
  4358d0:	cmp	w0, #0x0
  4358d4:	cset	w0, eq  // eq = none
  4358d8:	and	w0, w0, #0xff
  4358dc:	b	4358e4 <ferror@plt+0x318d4>
  4358e0:	mov	w0, #0x0                   	// #0
  4358e4:	add	sp, sp, #0x10
  4358e8:	ret
  4358ec:	sub	sp, sp, #0x10
  4358f0:	str	w0, [sp, #12]
  4358f4:	ldr	w1, [sp, #12]
  4358f8:	mov	w0, #0xfaff                	// #64255
  4358fc:	movk	w0, #0x2, lsl #16
  435900:	cmp	w1, w0
  435904:	b.hi	4359ac <ferror@plt+0x3199c>  // b.pmore
  435908:	ldr	w0, [sp, #12]
  43590c:	lsr	w1, w0, #8
  435910:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435914:	add	x0, x0, #0x848
  435918:	mov	w1, w1
  43591c:	ldrsh	w1, [x0, x1, lsl #1]
  435920:	mov	w0, #0x270f                	// #9999
  435924:	cmp	w1, w0
  435928:	b.le	435958 <ferror@plt+0x31948>
  43592c:	ldr	w0, [sp, #12]
  435930:	lsr	w1, w0, #8
  435934:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435938:	add	x0, x0, #0x848
  43593c:	mov	w1, w1
  435940:	ldrsh	w1, [x0, x1, lsl #1]
  435944:	mov	w0, #0x271d                	// #10013
  435948:	cmp	w1, w0
  43594c:	cset	w0, eq  // eq = none
  435950:	and	w0, w0, #0xff
  435954:	b	435a80 <ferror@plt+0x31a70>
  435958:	ldr	w0, [sp, #12]
  43595c:	lsr	w1, w0, #8
  435960:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435964:	add	x0, x0, #0x848
  435968:	mov	w1, w1
  43596c:	ldrsh	w0, [x0, x1, lsl #1]
  435970:	mov	w3, w0
  435974:	ldr	w0, [sp, #12]
  435978:	and	w1, w0, #0xff
  43597c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435980:	add	x2, x0, #0xd48
  435984:	mov	w0, w1
  435988:	sxtw	x1, w3
  43598c:	lsl	x1, x1, #8
  435990:	add	x1, x2, x1
  435994:	add	x0, x1, x0
  435998:	ldrb	w0, [x0]
  43599c:	cmp	w0, #0xd
  4359a0:	cset	w0, eq  // eq = none
  4359a4:	and	w0, w0, #0xff
  4359a8:	b	435a80 <ferror@plt+0x31a70>
  4359ac:	ldr	w1, [sp, #12]
  4359b0:	mov	w0, #0xdffff               	// #917503
  4359b4:	cmp	w1, w0
  4359b8:	b.ls	435a7c <ferror@plt+0x31a6c>  // b.plast
  4359bc:	ldr	w1, [sp, #12]
  4359c0:	mov	w0, #0x10ffff              	// #1114111
  4359c4:	cmp	w1, w0
  4359c8:	b.hi	435a7c <ferror@plt+0x31a6c>  // b.pmore
  4359cc:	ldr	w0, [sp, #12]
  4359d0:	sub	w0, w0, #0xe0, lsl #12
  4359d4:	lsr	w1, w0, #8
  4359d8:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4359dc:	add	x0, x0, #0xe40
  4359e0:	mov	w1, w1
  4359e4:	ldrsh	w1, [x0, x1, lsl #1]
  4359e8:	mov	w0, #0x270f                	// #9999
  4359ec:	cmp	w1, w0
  4359f0:	b.le	435a24 <ferror@plt+0x31a14>
  4359f4:	ldr	w0, [sp, #12]
  4359f8:	sub	w0, w0, #0xe0, lsl #12
  4359fc:	lsr	w1, w0, #8
  435a00:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435a04:	add	x0, x0, #0xe40
  435a08:	mov	w1, w1
  435a0c:	ldrsh	w1, [x0, x1, lsl #1]
  435a10:	mov	w0, #0x271d                	// #10013
  435a14:	cmp	w1, w0
  435a18:	cset	w0, eq  // eq = none
  435a1c:	and	w0, w0, #0xff
  435a20:	b	435a80 <ferror@plt+0x31a70>
  435a24:	ldr	w0, [sp, #12]
  435a28:	sub	w0, w0, #0xe0, lsl #12
  435a2c:	lsr	w1, w0, #8
  435a30:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435a34:	add	x0, x0, #0xe40
  435a38:	mov	w1, w1
  435a3c:	ldrsh	w0, [x0, x1, lsl #1]
  435a40:	mov	w3, w0
  435a44:	ldr	w0, [sp, #12]
  435a48:	and	w1, w0, #0xff
  435a4c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435a50:	add	x2, x0, #0xd48
  435a54:	mov	w0, w1
  435a58:	sxtw	x1, w3
  435a5c:	lsl	x1, x1, #8
  435a60:	add	x1, x2, x1
  435a64:	add	x0, x1, x0
  435a68:	ldrb	w0, [x0]
  435a6c:	cmp	w0, #0xd
  435a70:	cset	w0, eq  // eq = none
  435a74:	and	w0, w0, #0xff
  435a78:	b	435a80 <ferror@plt+0x31a70>
  435a7c:	mov	w0, #0x0                   	// #0
  435a80:	add	sp, sp, #0x10
  435a84:	ret
  435a88:	sub	sp, sp, #0x10
  435a8c:	str	w0, [sp, #12]
  435a90:	ldr	w1, [sp, #12]
  435a94:	mov	w0, #0xfaff                	// #64255
  435a98:	movk	w0, #0x2, lsl #16
  435a9c:	cmp	w1, w0
  435aa0:	b.hi	435b74 <ferror@plt+0x31b64>  // b.pmore
  435aa4:	ldr	w0, [sp, #12]
  435aa8:	lsr	w1, w0, #8
  435aac:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435ab0:	add	x0, x0, #0x848
  435ab4:	mov	w1, w1
  435ab8:	ldrsh	w1, [x0, x1, lsl #1]
  435abc:	mov	w0, #0x270f                	// #9999
  435ac0:	cmp	w1, w0
  435ac4:	b.le	435b0c <ferror@plt+0x31afc>
  435ac8:	ldr	w0, [sp, #12]
  435acc:	lsr	w1, w0, #8
  435ad0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435ad4:	add	x0, x0, #0x848
  435ad8:	mov	w1, w1
  435adc:	ldrsh	w0, [x0, x1, lsl #1]
  435ae0:	mov	w1, w0
  435ae4:	mov	w0, #0xffffd8f0            	// #-10000
  435ae8:	add	w0, w1, w0
  435aec:	mov	w1, #0x17                  	// #23
  435af0:	movk	w1, #0x2000, lsl #16
  435af4:	lsr	w0, w1, w0
  435af8:	and	w0, w0, #0x1
  435afc:	cmp	w0, #0x0
  435b00:	cset	w0, eq  // eq = none
  435b04:	and	w0, w0, #0xff
  435b08:	b	435c74 <ferror@plt+0x31c64>
  435b0c:	ldr	w0, [sp, #12]
  435b10:	lsr	w1, w0, #8
  435b14:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435b18:	add	x0, x0, #0x848
  435b1c:	mov	w1, w1
  435b20:	ldrsh	w0, [x0, x1, lsl #1]
  435b24:	mov	w3, w0
  435b28:	ldr	w0, [sp, #12]
  435b2c:	and	w1, w0, #0xff
  435b30:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435b34:	add	x2, x0, #0xd48
  435b38:	mov	w0, w1
  435b3c:	sxtw	x1, w3
  435b40:	lsl	x1, x1, #8
  435b44:	add	x1, x2, x1
  435b48:	add	x0, x1, x0
  435b4c:	ldrb	w0, [x0]
  435b50:	mov	w1, w0
  435b54:	mov	w0, #0x17                  	// #23
  435b58:	movk	w0, #0x2000, lsl #16
  435b5c:	lsr	w0, w0, w1
  435b60:	and	w0, w0, #0x1
  435b64:	cmp	w0, #0x0
  435b68:	cset	w0, eq  // eq = none
  435b6c:	and	w0, w0, #0xff
  435b70:	b	435c74 <ferror@plt+0x31c64>
  435b74:	ldr	w1, [sp, #12]
  435b78:	mov	w0, #0xdffff               	// #917503
  435b7c:	cmp	w1, w0
  435b80:	b.ls	435c70 <ferror@plt+0x31c60>  // b.plast
  435b84:	ldr	w1, [sp, #12]
  435b88:	mov	w0, #0x10ffff              	// #1114111
  435b8c:	cmp	w1, w0
  435b90:	b.hi	435c70 <ferror@plt+0x31c60>  // b.pmore
  435b94:	ldr	w0, [sp, #12]
  435b98:	sub	w0, w0, #0xe0, lsl #12
  435b9c:	lsr	w1, w0, #8
  435ba0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435ba4:	add	x0, x0, #0xe40
  435ba8:	mov	w1, w1
  435bac:	ldrsh	w1, [x0, x1, lsl #1]
  435bb0:	mov	w0, #0x270f                	// #9999
  435bb4:	cmp	w1, w0
  435bb8:	b.le	435c04 <ferror@plt+0x31bf4>
  435bbc:	ldr	w0, [sp, #12]
  435bc0:	sub	w0, w0, #0xe0, lsl #12
  435bc4:	lsr	w1, w0, #8
  435bc8:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435bcc:	add	x0, x0, #0xe40
  435bd0:	mov	w1, w1
  435bd4:	ldrsh	w0, [x0, x1, lsl #1]
  435bd8:	mov	w1, w0
  435bdc:	mov	w0, #0xffffd8f0            	// #-10000
  435be0:	add	w0, w1, w0
  435be4:	mov	w1, #0x17                  	// #23
  435be8:	movk	w1, #0x2000, lsl #16
  435bec:	lsr	w0, w1, w0
  435bf0:	and	w0, w0, #0x1
  435bf4:	cmp	w0, #0x0
  435bf8:	cset	w0, eq  // eq = none
  435bfc:	and	w0, w0, #0xff
  435c00:	b	435c74 <ferror@plt+0x31c64>
  435c04:	ldr	w0, [sp, #12]
  435c08:	sub	w0, w0, #0xe0, lsl #12
  435c0c:	lsr	w1, w0, #8
  435c10:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435c14:	add	x0, x0, #0xe40
  435c18:	mov	w1, w1
  435c1c:	ldrsh	w0, [x0, x1, lsl #1]
  435c20:	mov	w3, w0
  435c24:	ldr	w0, [sp, #12]
  435c28:	and	w1, w0, #0xff
  435c2c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435c30:	add	x2, x0, #0xd48
  435c34:	mov	w0, w1
  435c38:	sxtw	x1, w3
  435c3c:	lsl	x1, x1, #8
  435c40:	add	x1, x2, x1
  435c44:	add	x0, x1, x0
  435c48:	ldrb	w0, [x0]
  435c4c:	mov	w1, w0
  435c50:	mov	w0, #0x17                  	// #23
  435c54:	movk	w0, #0x2000, lsl #16
  435c58:	lsr	w0, w0, w1
  435c5c:	and	w0, w0, #0x1
  435c60:	cmp	w0, #0x0
  435c64:	cset	w0, eq  // eq = none
  435c68:	and	w0, w0, #0xff
  435c6c:	b	435c74 <ferror@plt+0x31c64>
  435c70:	mov	w0, #0x0                   	// #0
  435c74:	add	sp, sp, #0x10
  435c78:	ret
  435c7c:	sub	sp, sp, #0x10
  435c80:	str	w0, [sp, #12]
  435c84:	ldr	w1, [sp, #12]
  435c88:	mov	w0, #0xfaff                	// #64255
  435c8c:	movk	w0, #0x2, lsl #16
  435c90:	cmp	w1, w0
  435c94:	b.hi	435d3c <ferror@plt+0x31d2c>  // b.pmore
  435c98:	ldr	w0, [sp, #12]
  435c9c:	lsr	w1, w0, #8
  435ca0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435ca4:	add	x0, x0, #0x848
  435ca8:	mov	w1, w1
  435cac:	ldrsh	w1, [x0, x1, lsl #1]
  435cb0:	mov	w0, #0x270f                	// #9999
  435cb4:	cmp	w1, w0
  435cb8:	b.le	435ce8 <ferror@plt+0x31cd8>
  435cbc:	ldr	w0, [sp, #12]
  435cc0:	lsr	w1, w0, #8
  435cc4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435cc8:	add	x0, x0, #0x848
  435ccc:	mov	w1, w1
  435cd0:	ldrsh	w1, [x0, x1, lsl #1]
  435cd4:	mov	w0, #0x2715                	// #10005
  435cd8:	cmp	w1, w0
  435cdc:	cset	w0, eq  // eq = none
  435ce0:	and	w0, w0, #0xff
  435ce4:	b	435e10 <ferror@plt+0x31e00>
  435ce8:	ldr	w0, [sp, #12]
  435cec:	lsr	w1, w0, #8
  435cf0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435cf4:	add	x0, x0, #0x848
  435cf8:	mov	w1, w1
  435cfc:	ldrsh	w0, [x0, x1, lsl #1]
  435d00:	mov	w3, w0
  435d04:	ldr	w0, [sp, #12]
  435d08:	and	w1, w0, #0xff
  435d0c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435d10:	add	x2, x0, #0xd48
  435d14:	mov	w0, w1
  435d18:	sxtw	x1, w3
  435d1c:	lsl	x1, x1, #8
  435d20:	add	x1, x2, x1
  435d24:	add	x0, x1, x0
  435d28:	ldrb	w0, [x0]
  435d2c:	cmp	w0, #0x5
  435d30:	cset	w0, eq  // eq = none
  435d34:	and	w0, w0, #0xff
  435d38:	b	435e10 <ferror@plt+0x31e00>
  435d3c:	ldr	w1, [sp, #12]
  435d40:	mov	w0, #0xdffff               	// #917503
  435d44:	cmp	w1, w0
  435d48:	b.ls	435e0c <ferror@plt+0x31dfc>  // b.plast
  435d4c:	ldr	w1, [sp, #12]
  435d50:	mov	w0, #0x10ffff              	// #1114111
  435d54:	cmp	w1, w0
  435d58:	b.hi	435e0c <ferror@plt+0x31dfc>  // b.pmore
  435d5c:	ldr	w0, [sp, #12]
  435d60:	sub	w0, w0, #0xe0, lsl #12
  435d64:	lsr	w1, w0, #8
  435d68:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435d6c:	add	x0, x0, #0xe40
  435d70:	mov	w1, w1
  435d74:	ldrsh	w1, [x0, x1, lsl #1]
  435d78:	mov	w0, #0x270f                	// #9999
  435d7c:	cmp	w1, w0
  435d80:	b.le	435db4 <ferror@plt+0x31da4>
  435d84:	ldr	w0, [sp, #12]
  435d88:	sub	w0, w0, #0xe0, lsl #12
  435d8c:	lsr	w1, w0, #8
  435d90:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435d94:	add	x0, x0, #0xe40
  435d98:	mov	w1, w1
  435d9c:	ldrsh	w1, [x0, x1, lsl #1]
  435da0:	mov	w0, #0x2715                	// #10005
  435da4:	cmp	w1, w0
  435da8:	cset	w0, eq  // eq = none
  435dac:	and	w0, w0, #0xff
  435db0:	b	435e10 <ferror@plt+0x31e00>
  435db4:	ldr	w0, [sp, #12]
  435db8:	sub	w0, w0, #0xe0, lsl #12
  435dbc:	lsr	w1, w0, #8
  435dc0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435dc4:	add	x0, x0, #0xe40
  435dc8:	mov	w1, w1
  435dcc:	ldrsh	w0, [x0, x1, lsl #1]
  435dd0:	mov	w3, w0
  435dd4:	ldr	w0, [sp, #12]
  435dd8:	and	w1, w0, #0xff
  435ddc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435de0:	add	x2, x0, #0xd48
  435de4:	mov	w0, w1
  435de8:	sxtw	x1, w3
  435dec:	lsl	x1, x1, #8
  435df0:	add	x1, x2, x1
  435df4:	add	x0, x1, x0
  435df8:	ldrb	w0, [x0]
  435dfc:	cmp	w0, #0x5
  435e00:	cset	w0, eq  // eq = none
  435e04:	and	w0, w0, #0xff
  435e08:	b	435e10 <ferror@plt+0x31e00>
  435e0c:	mov	w0, #0x0                   	// #0
  435e10:	add	sp, sp, #0x10
  435e14:	ret
  435e18:	sub	sp, sp, #0x10
  435e1c:	str	w0, [sp, #12]
  435e20:	ldr	w1, [sp, #12]
  435e24:	mov	w0, #0xfaff                	// #64255
  435e28:	movk	w0, #0x2, lsl #16
  435e2c:	cmp	w1, w0
  435e30:	b.hi	435efc <ferror@plt+0x31eec>  // b.pmore
  435e34:	ldr	w0, [sp, #12]
  435e38:	lsr	w1, w0, #8
  435e3c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435e40:	add	x0, x0, #0x848
  435e44:	mov	w1, w1
  435e48:	ldrsh	w1, [x0, x1, lsl #1]
  435e4c:	mov	w0, #0x270f                	// #9999
  435e50:	cmp	w1, w0
  435e54:	b.le	435e98 <ferror@plt+0x31e88>
  435e58:	ldr	w0, [sp, #12]
  435e5c:	lsr	w1, w0, #8
  435e60:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435e64:	add	x0, x0, #0x848
  435e68:	mov	w1, w1
  435e6c:	ldrsh	w0, [x0, x1, lsl #1]
  435e70:	mov	w1, w0
  435e74:	mov	w0, #0xffffd8f0            	// #-10000
  435e78:	add	w0, w1, w0
  435e7c:	mov	w1, #0x17                  	// #23
  435e80:	lsr	w0, w1, w0
  435e84:	and	w0, w0, #0x1
  435e88:	cmp	w0, #0x0
  435e8c:	cset	w0, eq  // eq = none
  435e90:	and	w0, w0, #0xff
  435e94:	b	435ff4 <ferror@plt+0x31fe4>
  435e98:	ldr	w0, [sp, #12]
  435e9c:	lsr	w1, w0, #8
  435ea0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435ea4:	add	x0, x0, #0x848
  435ea8:	mov	w1, w1
  435eac:	ldrsh	w0, [x0, x1, lsl #1]
  435eb0:	mov	w3, w0
  435eb4:	ldr	w0, [sp, #12]
  435eb8:	and	w1, w0, #0xff
  435ebc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435ec0:	add	x2, x0, #0xd48
  435ec4:	mov	w0, w1
  435ec8:	sxtw	x1, w3
  435ecc:	lsl	x1, x1, #8
  435ed0:	add	x1, x2, x1
  435ed4:	add	x0, x1, x0
  435ed8:	ldrb	w0, [x0]
  435edc:	mov	w1, w0
  435ee0:	mov	w0, #0x17                  	// #23
  435ee4:	lsr	w0, w0, w1
  435ee8:	and	w0, w0, #0x1
  435eec:	cmp	w0, #0x0
  435ef0:	cset	w0, eq  // eq = none
  435ef4:	and	w0, w0, #0xff
  435ef8:	b	435ff4 <ferror@plt+0x31fe4>
  435efc:	ldr	w1, [sp, #12]
  435f00:	mov	w0, #0xdffff               	// #917503
  435f04:	cmp	w1, w0
  435f08:	b.ls	435ff0 <ferror@plt+0x31fe0>  // b.plast
  435f0c:	ldr	w1, [sp, #12]
  435f10:	mov	w0, #0x10ffff              	// #1114111
  435f14:	cmp	w1, w0
  435f18:	b.hi	435ff0 <ferror@plt+0x31fe0>  // b.pmore
  435f1c:	ldr	w0, [sp, #12]
  435f20:	sub	w0, w0, #0xe0, lsl #12
  435f24:	lsr	w1, w0, #8
  435f28:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435f2c:	add	x0, x0, #0xe40
  435f30:	mov	w1, w1
  435f34:	ldrsh	w1, [x0, x1, lsl #1]
  435f38:	mov	w0, #0x270f                	// #9999
  435f3c:	cmp	w1, w0
  435f40:	b.le	435f88 <ferror@plt+0x31f78>
  435f44:	ldr	w0, [sp, #12]
  435f48:	sub	w0, w0, #0xe0, lsl #12
  435f4c:	lsr	w1, w0, #8
  435f50:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435f54:	add	x0, x0, #0xe40
  435f58:	mov	w1, w1
  435f5c:	ldrsh	w0, [x0, x1, lsl #1]
  435f60:	mov	w1, w0
  435f64:	mov	w0, #0xffffd8f0            	// #-10000
  435f68:	add	w0, w1, w0
  435f6c:	mov	w1, #0x17                  	// #23
  435f70:	lsr	w0, w1, w0
  435f74:	and	w0, w0, #0x1
  435f78:	cmp	w0, #0x0
  435f7c:	cset	w0, eq  // eq = none
  435f80:	and	w0, w0, #0xff
  435f84:	b	435ff4 <ferror@plt+0x31fe4>
  435f88:	ldr	w0, [sp, #12]
  435f8c:	sub	w0, w0, #0xe0, lsl #12
  435f90:	lsr	w1, w0, #8
  435f94:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  435f98:	add	x0, x0, #0xe40
  435f9c:	mov	w1, w1
  435fa0:	ldrsh	w0, [x0, x1, lsl #1]
  435fa4:	mov	w3, w0
  435fa8:	ldr	w0, [sp, #12]
  435fac:	and	w1, w0, #0xff
  435fb0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  435fb4:	add	x2, x0, #0xd48
  435fb8:	mov	w0, w1
  435fbc:	sxtw	x1, w3
  435fc0:	lsl	x1, x1, #8
  435fc4:	add	x1, x2, x1
  435fc8:	add	x0, x1, x0
  435fcc:	ldrb	w0, [x0]
  435fd0:	mov	w1, w0
  435fd4:	mov	w0, #0x17                  	// #23
  435fd8:	lsr	w0, w0, w1
  435fdc:	and	w0, w0, #0x1
  435fe0:	cmp	w0, #0x0
  435fe4:	cset	w0, eq  // eq = none
  435fe8:	and	w0, w0, #0xff
  435fec:	b	435ff4 <ferror@plt+0x31fe4>
  435ff0:	mov	w0, #0x0                   	// #0
  435ff4:	add	sp, sp, #0x10
  435ff8:	ret
  435ffc:	sub	sp, sp, #0x10
  436000:	str	w0, [sp, #12]
  436004:	ldr	w1, [sp, #12]
  436008:	mov	w0, #0xfaff                	// #64255
  43600c:	movk	w0, #0x2, lsl #16
  436010:	cmp	w1, w0
  436014:	b.hi	4360e0 <ferror@plt+0x320d0>  // b.pmore
  436018:	ldr	w0, [sp, #12]
  43601c:	lsr	w1, w0, #8
  436020:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436024:	add	x0, x0, #0x848
  436028:	mov	w1, w1
  43602c:	ldrsh	w1, [x0, x1, lsl #1]
  436030:	mov	w0, #0x270f                	// #9999
  436034:	cmp	w1, w0
  436038:	b.le	43607c <ferror@plt+0x3206c>
  43603c:	ldr	w0, [sp, #12]
  436040:	lsr	w1, w0, #8
  436044:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436048:	add	x0, x0, #0x848
  43604c:	mov	w1, w1
  436050:	ldrsh	w0, [x0, x1, lsl #1]
  436054:	mov	w1, w0
  436058:	mov	w0, #0xffffd8f0            	// #-10000
  43605c:	add	w0, w1, w0
  436060:	mov	w1, #0x7ff0000             	// #134152192
  436064:	lsr	w0, w1, w0
  436068:	and	w0, w0, #0x1
  43606c:	cmp	w0, #0x0
  436070:	cset	w0, ne  // ne = any
  436074:	and	w0, w0, #0xff
  436078:	b	4361d8 <ferror@plt+0x321c8>
  43607c:	ldr	w0, [sp, #12]
  436080:	lsr	w1, w0, #8
  436084:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436088:	add	x0, x0, #0x848
  43608c:	mov	w1, w1
  436090:	ldrsh	w0, [x0, x1, lsl #1]
  436094:	mov	w3, w0
  436098:	ldr	w0, [sp, #12]
  43609c:	and	w1, w0, #0xff
  4360a0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4360a4:	add	x2, x0, #0xd48
  4360a8:	mov	w0, w1
  4360ac:	sxtw	x1, w3
  4360b0:	lsl	x1, x1, #8
  4360b4:	add	x1, x2, x1
  4360b8:	add	x0, x1, x0
  4360bc:	ldrb	w0, [x0]
  4360c0:	mov	w1, w0
  4360c4:	mov	w0, #0x7ff0000             	// #134152192
  4360c8:	lsr	w0, w0, w1
  4360cc:	and	w0, w0, #0x1
  4360d0:	cmp	w0, #0x0
  4360d4:	cset	w0, ne  // ne = any
  4360d8:	and	w0, w0, #0xff
  4360dc:	b	4361d8 <ferror@plt+0x321c8>
  4360e0:	ldr	w1, [sp, #12]
  4360e4:	mov	w0, #0xdffff               	// #917503
  4360e8:	cmp	w1, w0
  4360ec:	b.ls	4361d4 <ferror@plt+0x321c4>  // b.plast
  4360f0:	ldr	w1, [sp, #12]
  4360f4:	mov	w0, #0x10ffff              	// #1114111
  4360f8:	cmp	w1, w0
  4360fc:	b.hi	4361d4 <ferror@plt+0x321c4>  // b.pmore
  436100:	ldr	w0, [sp, #12]
  436104:	sub	w0, w0, #0xe0, lsl #12
  436108:	lsr	w1, w0, #8
  43610c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436110:	add	x0, x0, #0xe40
  436114:	mov	w1, w1
  436118:	ldrsh	w1, [x0, x1, lsl #1]
  43611c:	mov	w0, #0x270f                	// #9999
  436120:	cmp	w1, w0
  436124:	b.le	43616c <ferror@plt+0x3215c>
  436128:	ldr	w0, [sp, #12]
  43612c:	sub	w0, w0, #0xe0, lsl #12
  436130:	lsr	w1, w0, #8
  436134:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436138:	add	x0, x0, #0xe40
  43613c:	mov	w1, w1
  436140:	ldrsh	w0, [x0, x1, lsl #1]
  436144:	mov	w1, w0
  436148:	mov	w0, #0xffffd8f0            	// #-10000
  43614c:	add	w0, w1, w0
  436150:	mov	w1, #0x7ff0000             	// #134152192
  436154:	lsr	w0, w1, w0
  436158:	and	w0, w0, #0x1
  43615c:	cmp	w0, #0x0
  436160:	cset	w0, ne  // ne = any
  436164:	and	w0, w0, #0xff
  436168:	b	4361d8 <ferror@plt+0x321c8>
  43616c:	ldr	w0, [sp, #12]
  436170:	sub	w0, w0, #0xe0, lsl #12
  436174:	lsr	w1, w0, #8
  436178:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43617c:	add	x0, x0, #0xe40
  436180:	mov	w1, w1
  436184:	ldrsh	w0, [x0, x1, lsl #1]
  436188:	mov	w3, w0
  43618c:	ldr	w0, [sp, #12]
  436190:	and	w1, w0, #0xff
  436194:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436198:	add	x2, x0, #0xd48
  43619c:	mov	w0, w1
  4361a0:	sxtw	x1, w3
  4361a4:	lsl	x1, x1, #8
  4361a8:	add	x1, x2, x1
  4361ac:	add	x0, x1, x0
  4361b0:	ldrb	w0, [x0]
  4361b4:	mov	w1, w0
  4361b8:	mov	w0, #0x7ff0000             	// #134152192
  4361bc:	lsr	w0, w0, w1
  4361c0:	and	w0, w0, #0x1
  4361c4:	cmp	w0, #0x0
  4361c8:	cset	w0, ne  // ne = any
  4361cc:	and	w0, w0, #0xff
  4361d0:	b	4361d8 <ferror@plt+0x321c8>
  4361d4:	mov	w0, #0x0                   	// #0
  4361d8:	add	sp, sp, #0x10
  4361dc:	ret
  4361e0:	sub	sp, sp, #0x10
  4361e4:	str	w0, [sp, #12]
  4361e8:	ldr	w0, [sp, #12]
  4361ec:	cmp	w0, #0xa
  4361f0:	b.hi	436204 <ferror@plt+0x321f4>  // b.pmore
  4361f4:	ldr	w0, [sp, #12]
  4361f8:	cmp	w0, #0x9
  4361fc:	b.cs	436214 <ferror@plt+0x32204>  // b.hs, b.nlast
  436200:	b	43621c <ferror@plt+0x3220c>
  436204:	ldr	w0, [sp, #12]
  436208:	sub	w0, w0, #0xc
  43620c:	cmp	w0, #0x1
  436210:	b.hi	43621c <ferror@plt+0x3220c>  // b.pmore
  436214:	mov	w0, #0x1                   	// #1
  436218:	b	4363f0 <ferror@plt+0x323e0>
  43621c:	ldr	w1, [sp, #12]
  436220:	mov	w0, #0xfaff                	// #64255
  436224:	movk	w0, #0x2, lsl #16
  436228:	cmp	w1, w0
  43622c:	b.hi	4362f8 <ferror@plt+0x322e8>  // b.pmore
  436230:	ldr	w0, [sp, #12]
  436234:	lsr	w1, w0, #8
  436238:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43623c:	add	x0, x0, #0x848
  436240:	mov	w1, w1
  436244:	ldrsh	w1, [x0, x1, lsl #1]
  436248:	mov	w0, #0x270f                	// #9999
  43624c:	cmp	w1, w0
  436250:	b.le	436294 <ferror@plt+0x32284>
  436254:	ldr	w0, [sp, #12]
  436258:	lsr	w1, w0, #8
  43625c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436260:	add	x0, x0, #0x848
  436264:	mov	w1, w1
  436268:	ldrsh	w0, [x0, x1, lsl #1]
  43626c:	mov	w1, w0
  436270:	mov	w0, #0xffffd8f0            	// #-10000
  436274:	add	w0, w1, w0
  436278:	mov	w1, #0x38000000            	// #939524096
  43627c:	lsr	w0, w1, w0
  436280:	and	w0, w0, #0x1
  436284:	cmp	w0, #0x0
  436288:	cset	w0, ne  // ne = any
  43628c:	and	w0, w0, #0xff
  436290:	b	4363f0 <ferror@plt+0x323e0>
  436294:	ldr	w0, [sp, #12]
  436298:	lsr	w1, w0, #8
  43629c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4362a0:	add	x0, x0, #0x848
  4362a4:	mov	w1, w1
  4362a8:	ldrsh	w0, [x0, x1, lsl #1]
  4362ac:	mov	w3, w0
  4362b0:	ldr	w0, [sp, #12]
  4362b4:	and	w1, w0, #0xff
  4362b8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4362bc:	add	x2, x0, #0xd48
  4362c0:	mov	w0, w1
  4362c4:	sxtw	x1, w3
  4362c8:	lsl	x1, x1, #8
  4362cc:	add	x1, x2, x1
  4362d0:	add	x0, x1, x0
  4362d4:	ldrb	w0, [x0]
  4362d8:	mov	w1, w0
  4362dc:	mov	w0, #0x38000000            	// #939524096
  4362e0:	lsr	w0, w0, w1
  4362e4:	and	w0, w0, #0x1
  4362e8:	cmp	w0, #0x0
  4362ec:	cset	w0, ne  // ne = any
  4362f0:	and	w0, w0, #0xff
  4362f4:	b	4363f0 <ferror@plt+0x323e0>
  4362f8:	ldr	w1, [sp, #12]
  4362fc:	mov	w0, #0xdffff               	// #917503
  436300:	cmp	w1, w0
  436304:	b.ls	4363ec <ferror@plt+0x323dc>  // b.plast
  436308:	ldr	w1, [sp, #12]
  43630c:	mov	w0, #0x10ffff              	// #1114111
  436310:	cmp	w1, w0
  436314:	b.hi	4363ec <ferror@plt+0x323dc>  // b.pmore
  436318:	ldr	w0, [sp, #12]
  43631c:	sub	w0, w0, #0xe0, lsl #12
  436320:	lsr	w1, w0, #8
  436324:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436328:	add	x0, x0, #0xe40
  43632c:	mov	w1, w1
  436330:	ldrsh	w1, [x0, x1, lsl #1]
  436334:	mov	w0, #0x270f                	// #9999
  436338:	cmp	w1, w0
  43633c:	b.le	436384 <ferror@plt+0x32374>
  436340:	ldr	w0, [sp, #12]
  436344:	sub	w0, w0, #0xe0, lsl #12
  436348:	lsr	w1, w0, #8
  43634c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436350:	add	x0, x0, #0xe40
  436354:	mov	w1, w1
  436358:	ldrsh	w0, [x0, x1, lsl #1]
  43635c:	mov	w1, w0
  436360:	mov	w0, #0xffffd8f0            	// #-10000
  436364:	add	w0, w1, w0
  436368:	mov	w1, #0x38000000            	// #939524096
  43636c:	lsr	w0, w1, w0
  436370:	and	w0, w0, #0x1
  436374:	cmp	w0, #0x0
  436378:	cset	w0, ne  // ne = any
  43637c:	and	w0, w0, #0xff
  436380:	b	4363f0 <ferror@plt+0x323e0>
  436384:	ldr	w0, [sp, #12]
  436388:	sub	w0, w0, #0xe0, lsl #12
  43638c:	lsr	w1, w0, #8
  436390:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436394:	add	x0, x0, #0xe40
  436398:	mov	w1, w1
  43639c:	ldrsh	w0, [x0, x1, lsl #1]
  4363a0:	mov	w3, w0
  4363a4:	ldr	w0, [sp, #12]
  4363a8:	and	w1, w0, #0xff
  4363ac:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4363b0:	add	x2, x0, #0xd48
  4363b4:	mov	w0, w1
  4363b8:	sxtw	x1, w3
  4363bc:	lsl	x1, x1, #8
  4363c0:	add	x1, x2, x1
  4363c4:	add	x0, x1, x0
  4363c8:	ldrb	w0, [x0]
  4363cc:	mov	w1, w0
  4363d0:	mov	w0, #0x38000000            	// #939524096
  4363d4:	lsr	w0, w0, w1
  4363d8:	and	w0, w0, #0x1
  4363dc:	cmp	w0, #0x0
  4363e0:	cset	w0, ne  // ne = any
  4363e4:	and	w0, w0, #0xff
  4363e8:	b	4363f0 <ferror@plt+0x323e0>
  4363ec:	mov	w0, #0x0                   	// #0
  4363f0:	add	sp, sp, #0x10
  4363f4:	ret
  4363f8:	sub	sp, sp, #0x10
  4363fc:	str	w0, [sp, #12]
  436400:	ldr	w1, [sp, #12]
  436404:	mov	w0, #0xfaff                	// #64255
  436408:	movk	w0, #0x2, lsl #16
  43640c:	cmp	w1, w0
  436410:	b.hi	4364c4 <ferror@plt+0x324b4>  // b.pmore
  436414:	ldr	w0, [sp, #12]
  436418:	lsr	w1, w0, #8
  43641c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436420:	add	x0, x0, #0x848
  436424:	mov	w1, w1
  436428:	ldrsh	w1, [x0, x1, lsl #1]
  43642c:	mov	w0, #0x270f                	// #9999
  436430:	cmp	w1, w0
  436434:	b.le	43646c <ferror@plt+0x3245c>
  436438:	ldr	w0, [sp, #12]
  43643c:	lsr	w1, w0, #8
  436440:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436444:	add	x0, x0, #0x848
  436448:	mov	w1, w1
  43644c:	ldrsh	w0, [x0, x1, lsl #1]
  436450:	mov	w1, w0
  436454:	mov	w0, #0xffffd8f0            	// #-10000
  436458:	add	w0, w1, w0
  43645c:	mov	w1, #0x1                   	// #1
  436460:	lsl	w0, w1, w0
  436464:	and	w0, w0, #0x1c00
  436468:	b	4365a4 <ferror@plt+0x32594>
  43646c:	ldr	w0, [sp, #12]
  436470:	lsr	w1, w0, #8
  436474:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436478:	add	x0, x0, #0x848
  43647c:	mov	w1, w1
  436480:	ldrsh	w0, [x0, x1, lsl #1]
  436484:	mov	w3, w0
  436488:	ldr	w0, [sp, #12]
  43648c:	and	w1, w0, #0xff
  436490:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436494:	add	x2, x0, #0xd48
  436498:	mov	w0, w1
  43649c:	sxtw	x1, w3
  4364a0:	lsl	x1, x1, #8
  4364a4:	add	x1, x2, x1
  4364a8:	add	x0, x1, x0
  4364ac:	ldrb	w0, [x0]
  4364b0:	mov	w1, w0
  4364b4:	mov	w0, #0x1                   	// #1
  4364b8:	lsl	w0, w0, w1
  4364bc:	and	w0, w0, #0x1c00
  4364c0:	b	4365a4 <ferror@plt+0x32594>
  4364c4:	ldr	w1, [sp, #12]
  4364c8:	mov	w0, #0xdffff               	// #917503
  4364cc:	cmp	w1, w0
  4364d0:	b.ls	4365a0 <ferror@plt+0x32590>  // b.plast
  4364d4:	ldr	w1, [sp, #12]
  4364d8:	mov	w0, #0x10ffff              	// #1114111
  4364dc:	cmp	w1, w0
  4364e0:	b.hi	4365a0 <ferror@plt+0x32590>  // b.pmore
  4364e4:	ldr	w0, [sp, #12]
  4364e8:	sub	w0, w0, #0xe0, lsl #12
  4364ec:	lsr	w1, w0, #8
  4364f0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4364f4:	add	x0, x0, #0xe40
  4364f8:	mov	w1, w1
  4364fc:	ldrsh	w1, [x0, x1, lsl #1]
  436500:	mov	w0, #0x270f                	// #9999
  436504:	cmp	w1, w0
  436508:	b.le	436544 <ferror@plt+0x32534>
  43650c:	ldr	w0, [sp, #12]
  436510:	sub	w0, w0, #0xe0, lsl #12
  436514:	lsr	w1, w0, #8
  436518:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43651c:	add	x0, x0, #0xe40
  436520:	mov	w1, w1
  436524:	ldrsh	w0, [x0, x1, lsl #1]
  436528:	mov	w1, w0
  43652c:	mov	w0, #0xffffd8f0            	// #-10000
  436530:	add	w0, w1, w0
  436534:	mov	w1, #0x1                   	// #1
  436538:	lsl	w0, w1, w0
  43653c:	and	w0, w0, #0x1c00
  436540:	b	4365a4 <ferror@plt+0x32594>
  436544:	ldr	w0, [sp, #12]
  436548:	sub	w0, w0, #0xe0, lsl #12
  43654c:	lsr	w1, w0, #8
  436550:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436554:	add	x0, x0, #0xe40
  436558:	mov	w1, w1
  43655c:	ldrsh	w0, [x0, x1, lsl #1]
  436560:	mov	w3, w0
  436564:	ldr	w0, [sp, #12]
  436568:	and	w1, w0, #0xff
  43656c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436570:	add	x2, x0, #0xd48
  436574:	mov	w0, w1
  436578:	sxtw	x1, w3
  43657c:	lsl	x1, x1, #8
  436580:	add	x1, x2, x1
  436584:	add	x0, x1, x0
  436588:	ldrb	w0, [x0]
  43658c:	mov	w1, w0
  436590:	mov	w0, #0x1                   	// #1
  436594:	lsl	w0, w0, w1
  436598:	and	w0, w0, #0x1c00
  43659c:	b	4365a4 <ferror@plt+0x32594>
  4365a0:	mov	w0, #0x0                   	// #0
  4365a4:	add	sp, sp, #0x10
  4365a8:	ret
  4365ac:	sub	sp, sp, #0x10
  4365b0:	str	w0, [sp, #12]
  4365b4:	ldr	w1, [sp, #12]
  4365b8:	mov	w0, #0xfaff                	// #64255
  4365bc:	movk	w0, #0x2, lsl #16
  4365c0:	cmp	w1, w0
  4365c4:	b.hi	43666c <ferror@plt+0x3265c>  // b.pmore
  4365c8:	ldr	w0, [sp, #12]
  4365cc:	lsr	w1, w0, #8
  4365d0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4365d4:	add	x0, x0, #0x848
  4365d8:	mov	w1, w1
  4365dc:	ldrsh	w1, [x0, x1, lsl #1]
  4365e0:	mov	w0, #0x270f                	// #9999
  4365e4:	cmp	w1, w0
  4365e8:	b.le	436618 <ferror@plt+0x32608>
  4365ec:	ldr	w0, [sp, #12]
  4365f0:	lsr	w1, w0, #8
  4365f4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4365f8:	add	x0, x0, #0x848
  4365fc:	mov	w1, w1
  436600:	ldrsh	w1, [x0, x1, lsl #1]
  436604:	mov	w0, #0x2719                	// #10009
  436608:	cmp	w1, w0
  43660c:	cset	w0, eq  // eq = none
  436610:	and	w0, w0, #0xff
  436614:	b	436740 <ferror@plt+0x32730>
  436618:	ldr	w0, [sp, #12]
  43661c:	lsr	w1, w0, #8
  436620:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436624:	add	x0, x0, #0x848
  436628:	mov	w1, w1
  43662c:	ldrsh	w0, [x0, x1, lsl #1]
  436630:	mov	w3, w0
  436634:	ldr	w0, [sp, #12]
  436638:	and	w1, w0, #0xff
  43663c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436640:	add	x2, x0, #0xd48
  436644:	mov	w0, w1
  436648:	sxtw	x1, w3
  43664c:	lsl	x1, x1, #8
  436650:	add	x1, x2, x1
  436654:	add	x0, x1, x0
  436658:	ldrb	w0, [x0]
  43665c:	cmp	w0, #0x9
  436660:	cset	w0, eq  // eq = none
  436664:	and	w0, w0, #0xff
  436668:	b	436740 <ferror@plt+0x32730>
  43666c:	ldr	w1, [sp, #12]
  436670:	mov	w0, #0xdffff               	// #917503
  436674:	cmp	w1, w0
  436678:	b.ls	43673c <ferror@plt+0x3272c>  // b.plast
  43667c:	ldr	w1, [sp, #12]
  436680:	mov	w0, #0x10ffff              	// #1114111
  436684:	cmp	w1, w0
  436688:	b.hi	43673c <ferror@plt+0x3272c>  // b.pmore
  43668c:	ldr	w0, [sp, #12]
  436690:	sub	w0, w0, #0xe0, lsl #12
  436694:	lsr	w1, w0, #8
  436698:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43669c:	add	x0, x0, #0xe40
  4366a0:	mov	w1, w1
  4366a4:	ldrsh	w1, [x0, x1, lsl #1]
  4366a8:	mov	w0, #0x270f                	// #9999
  4366ac:	cmp	w1, w0
  4366b0:	b.le	4366e4 <ferror@plt+0x326d4>
  4366b4:	ldr	w0, [sp, #12]
  4366b8:	sub	w0, w0, #0xe0, lsl #12
  4366bc:	lsr	w1, w0, #8
  4366c0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4366c4:	add	x0, x0, #0xe40
  4366c8:	mov	w1, w1
  4366cc:	ldrsh	w1, [x0, x1, lsl #1]
  4366d0:	mov	w0, #0x2719                	// #10009
  4366d4:	cmp	w1, w0
  4366d8:	cset	w0, eq  // eq = none
  4366dc:	and	w0, w0, #0xff
  4366e0:	b	436740 <ferror@plt+0x32730>
  4366e4:	ldr	w0, [sp, #12]
  4366e8:	sub	w0, w0, #0xe0, lsl #12
  4366ec:	lsr	w1, w0, #8
  4366f0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4366f4:	add	x0, x0, #0xe40
  4366f8:	mov	w1, w1
  4366fc:	ldrsh	w0, [x0, x1, lsl #1]
  436700:	mov	w3, w0
  436704:	ldr	w0, [sp, #12]
  436708:	and	w1, w0, #0xff
  43670c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436710:	add	x2, x0, #0xd48
  436714:	mov	w0, w1
  436718:	sxtw	x1, w3
  43671c:	lsl	x1, x1, #8
  436720:	add	x1, x2, x1
  436724:	add	x0, x1, x0
  436728:	ldrb	w0, [x0]
  43672c:	cmp	w0, #0x9
  436730:	cset	w0, eq  // eq = none
  436734:	and	w0, w0, #0xff
  436738:	b	436740 <ferror@plt+0x32730>
  43673c:	mov	w0, #0x0                   	// #0
  436740:	add	sp, sp, #0x10
  436744:	ret
  436748:	sub	sp, sp, #0x20
  43674c:	str	w0, [sp, #12]
  436750:	str	wzr, [sp, #28]
  436754:	b	43679c <ferror@plt+0x3278c>
  436758:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  43675c:	add	x2, x0, #0x438
  436760:	ldr	w1, [sp, #28]
  436764:	mov	x0, x1
  436768:	lsl	x0, x0, #1
  43676c:	add	x0, x0, x1
  436770:	lsl	x0, x0, #2
  436774:	add	x0, x2, x0
  436778:	ldr	w0, [x0]
  43677c:	ldr	w1, [sp, #12]
  436780:	cmp	w1, w0
  436784:	b.ne	436790 <ferror@plt+0x32780>  // b.any
  436788:	mov	w0, #0x1                   	// #1
  43678c:	b	4367ac <ferror@plt+0x3279c>
  436790:	ldr	w0, [sp, #28]
  436794:	add	w0, w0, #0x1
  436798:	str	w0, [sp, #28]
  43679c:	ldr	w0, [sp, #28]
  4367a0:	cmp	w0, #0x1e
  4367a4:	b.ls	436758 <ferror@plt+0x32748>  // b.plast
  4367a8:	mov	w0, #0x0                   	// #0
  4367ac:	add	sp, sp, #0x20
  4367b0:	ret
  4367b4:	sub	sp, sp, #0x10
  4367b8:	str	w0, [sp, #12]
  4367bc:	ldr	w0, [sp, #12]
  4367c0:	cmp	w0, #0x60
  4367c4:	b.ls	4367d4 <ferror@plt+0x327c4>  // b.plast
  4367c8:	ldr	w0, [sp, #12]
  4367cc:	cmp	w0, #0x66
  4367d0:	b.ls	436960 <ferror@plt+0x32950>  // b.plast
  4367d4:	ldr	w0, [sp, #12]
  4367d8:	cmp	w0, #0x40
  4367dc:	b.ls	4367ec <ferror@plt+0x327dc>  // b.plast
  4367e0:	ldr	w0, [sp, #12]
  4367e4:	cmp	w0, #0x46
  4367e8:	b.ls	436960 <ferror@plt+0x32950>  // b.plast
  4367ec:	ldr	w1, [sp, #12]
  4367f0:	mov	w0, #0xfaff                	// #64255
  4367f4:	movk	w0, #0x2, lsl #16
  4367f8:	cmp	w1, w0
  4367fc:	b.hi	43689c <ferror@plt+0x3288c>  // b.pmore
  436800:	ldr	w0, [sp, #12]
  436804:	lsr	w1, w0, #8
  436808:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43680c:	add	x0, x0, #0x848
  436810:	mov	w1, w1
  436814:	ldrsh	w1, [x0, x1, lsl #1]
  436818:	mov	w0, #0x270f                	// #9999
  43681c:	cmp	w1, w0
  436820:	b.le	43684c <ferror@plt+0x3283c>
  436824:	ldr	w0, [sp, #12]
  436828:	lsr	w1, w0, #8
  43682c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436830:	add	x0, x0, #0x848
  436834:	mov	w1, w1
  436838:	ldrsh	w1, [x0, x1, lsl #1]
  43683c:	mov	w0, #0x271d                	// #10013
  436840:	cmp	w1, w0
  436844:	b.eq	436960 <ferror@plt+0x32950>  // b.none
  436848:	b	436968 <ferror@plt+0x32958>
  43684c:	ldr	w0, [sp, #12]
  436850:	lsr	w1, w0, #8
  436854:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436858:	add	x0, x0, #0x848
  43685c:	mov	w1, w1
  436860:	ldrsh	w0, [x0, x1, lsl #1]
  436864:	mov	w3, w0
  436868:	ldr	w0, [sp, #12]
  43686c:	and	w1, w0, #0xff
  436870:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436874:	add	x2, x0, #0xd48
  436878:	mov	w0, w1
  43687c:	sxtw	x1, w3
  436880:	lsl	x1, x1, #8
  436884:	add	x1, x2, x1
  436888:	add	x0, x1, x0
  43688c:	ldrb	w0, [x0]
  436890:	cmp	w0, #0xd
  436894:	b.eq	436960 <ferror@plt+0x32950>  // b.none
  436898:	b	436968 <ferror@plt+0x32958>
  43689c:	ldr	w1, [sp, #12]
  4368a0:	mov	w0, #0xdffff               	// #917503
  4368a4:	cmp	w1, w0
  4368a8:	b.ls	436968 <ferror@plt+0x32958>  // b.plast
  4368ac:	ldr	w1, [sp, #12]
  4368b0:	mov	w0, #0x10ffff              	// #1114111
  4368b4:	cmp	w1, w0
  4368b8:	b.hi	436968 <ferror@plt+0x32958>  // b.pmore
  4368bc:	ldr	w0, [sp, #12]
  4368c0:	sub	w0, w0, #0xe0, lsl #12
  4368c4:	lsr	w1, w0, #8
  4368c8:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4368cc:	add	x0, x0, #0xe40
  4368d0:	mov	w1, w1
  4368d4:	ldrsh	w1, [x0, x1, lsl #1]
  4368d8:	mov	w0, #0x270f                	// #9999
  4368dc:	cmp	w1, w0
  4368e0:	b.le	436910 <ferror@plt+0x32900>
  4368e4:	ldr	w0, [sp, #12]
  4368e8:	sub	w0, w0, #0xe0, lsl #12
  4368ec:	lsr	w1, w0, #8
  4368f0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4368f4:	add	x0, x0, #0xe40
  4368f8:	mov	w1, w1
  4368fc:	ldrsh	w1, [x0, x1, lsl #1]
  436900:	mov	w0, #0x271d                	// #10013
  436904:	cmp	w1, w0
  436908:	b.eq	436960 <ferror@plt+0x32950>  // b.none
  43690c:	b	436968 <ferror@plt+0x32958>
  436910:	ldr	w0, [sp, #12]
  436914:	sub	w0, w0, #0xe0, lsl #12
  436918:	lsr	w1, w0, #8
  43691c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436920:	add	x0, x0, #0xe40
  436924:	mov	w1, w1
  436928:	ldrsh	w0, [x0, x1, lsl #1]
  43692c:	mov	w3, w0
  436930:	ldr	w0, [sp, #12]
  436934:	and	w1, w0, #0xff
  436938:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43693c:	add	x2, x0, #0xd48
  436940:	mov	w0, w1
  436944:	sxtw	x1, w3
  436948:	lsl	x1, x1, #8
  43694c:	add	x1, x2, x1
  436950:	add	x0, x1, x0
  436954:	ldrb	w0, [x0]
  436958:	cmp	w0, #0xd
  43695c:	b.ne	436968 <ferror@plt+0x32958>  // b.any
  436960:	mov	w0, #0x1                   	// #1
  436964:	b	43696c <ferror@plt+0x3295c>
  436968:	mov	w0, #0x0                   	// #0
  43696c:	add	sp, sp, #0x10
  436970:	ret
  436974:	sub	sp, sp, #0x10
  436978:	str	w0, [sp, #12]
  43697c:	ldr	w1, [sp, #12]
  436980:	mov	w0, #0xfaff                	// #64255
  436984:	movk	w0, #0x2, lsl #16
  436988:	cmp	w1, w0
  43698c:	b.hi	436a58 <ferror@plt+0x32a48>  // b.pmore
  436990:	ldr	w0, [sp, #12]
  436994:	lsr	w1, w0, #8
  436998:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43699c:	add	x0, x0, #0x848
  4369a0:	mov	w1, w1
  4369a4:	ldrsh	w1, [x0, x1, lsl #1]
  4369a8:	mov	w0, #0x270f                	// #9999
  4369ac:	cmp	w1, w0
  4369b0:	b.le	4369f4 <ferror@plt+0x329e4>
  4369b4:	ldr	w0, [sp, #12]
  4369b8:	lsr	w1, w0, #8
  4369bc:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4369c0:	add	x0, x0, #0x848
  4369c4:	mov	w1, w1
  4369c8:	ldrsh	w0, [x0, x1, lsl #1]
  4369cc:	mov	w1, w0
  4369d0:	mov	w0, #0xffffd8f0            	// #-10000
  4369d4:	add	w0, w1, w0
  4369d8:	mov	w1, #0x14                  	// #20
  4369dc:	lsr	w0, w1, w0
  4369e0:	and	w0, w0, #0x1
  4369e4:	cmp	w0, #0x0
  4369e8:	cset	w0, eq  // eq = none
  4369ec:	and	w0, w0, #0xff
  4369f0:	b	436b50 <ferror@plt+0x32b40>
  4369f4:	ldr	w0, [sp, #12]
  4369f8:	lsr	w1, w0, #8
  4369fc:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436a00:	add	x0, x0, #0x848
  436a04:	mov	w1, w1
  436a08:	ldrsh	w0, [x0, x1, lsl #1]
  436a0c:	mov	w3, w0
  436a10:	ldr	w0, [sp, #12]
  436a14:	and	w1, w0, #0xff
  436a18:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436a1c:	add	x2, x0, #0xd48
  436a20:	mov	w0, w1
  436a24:	sxtw	x1, w3
  436a28:	lsl	x1, x1, #8
  436a2c:	add	x1, x2, x1
  436a30:	add	x0, x1, x0
  436a34:	ldrb	w0, [x0]
  436a38:	mov	w1, w0
  436a3c:	mov	w0, #0x14                  	// #20
  436a40:	lsr	w0, w0, w1
  436a44:	and	w0, w0, #0x1
  436a48:	cmp	w0, #0x0
  436a4c:	cset	w0, eq  // eq = none
  436a50:	and	w0, w0, #0xff
  436a54:	b	436b50 <ferror@plt+0x32b40>
  436a58:	ldr	w1, [sp, #12]
  436a5c:	mov	w0, #0xdffff               	// #917503
  436a60:	cmp	w1, w0
  436a64:	b.ls	436b4c <ferror@plt+0x32b3c>  // b.plast
  436a68:	ldr	w1, [sp, #12]
  436a6c:	mov	w0, #0x10ffff              	// #1114111
  436a70:	cmp	w1, w0
  436a74:	b.hi	436b4c <ferror@plt+0x32b3c>  // b.pmore
  436a78:	ldr	w0, [sp, #12]
  436a7c:	sub	w0, w0, #0xe0, lsl #12
  436a80:	lsr	w1, w0, #8
  436a84:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436a88:	add	x0, x0, #0xe40
  436a8c:	mov	w1, w1
  436a90:	ldrsh	w1, [x0, x1, lsl #1]
  436a94:	mov	w0, #0x270f                	// #9999
  436a98:	cmp	w1, w0
  436a9c:	b.le	436ae4 <ferror@plt+0x32ad4>
  436aa0:	ldr	w0, [sp, #12]
  436aa4:	sub	w0, w0, #0xe0, lsl #12
  436aa8:	lsr	w1, w0, #8
  436aac:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436ab0:	add	x0, x0, #0xe40
  436ab4:	mov	w1, w1
  436ab8:	ldrsh	w0, [x0, x1, lsl #1]
  436abc:	mov	w1, w0
  436ac0:	mov	w0, #0xffffd8f0            	// #-10000
  436ac4:	add	w0, w1, w0
  436ac8:	mov	w1, #0x14                  	// #20
  436acc:	lsr	w0, w1, w0
  436ad0:	and	w0, w0, #0x1
  436ad4:	cmp	w0, #0x0
  436ad8:	cset	w0, eq  // eq = none
  436adc:	and	w0, w0, #0xff
  436ae0:	b	436b50 <ferror@plt+0x32b40>
  436ae4:	ldr	w0, [sp, #12]
  436ae8:	sub	w0, w0, #0xe0, lsl #12
  436aec:	lsr	w1, w0, #8
  436af0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436af4:	add	x0, x0, #0xe40
  436af8:	mov	w1, w1
  436afc:	ldrsh	w0, [x0, x1, lsl #1]
  436b00:	mov	w3, w0
  436b04:	ldr	w0, [sp, #12]
  436b08:	and	w1, w0, #0xff
  436b0c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436b10:	add	x2, x0, #0xd48
  436b14:	mov	w0, w1
  436b18:	sxtw	x1, w3
  436b1c:	lsl	x1, x1, #8
  436b20:	add	x1, x2, x1
  436b24:	add	x0, x1, x0
  436b28:	ldrb	w0, [x0]
  436b2c:	mov	w1, w0
  436b30:	mov	w0, #0x14                  	// #20
  436b34:	lsr	w0, w0, w1
  436b38:	and	w0, w0, #0x1
  436b3c:	cmp	w0, #0x0
  436b40:	cset	w0, eq  // eq = none
  436b44:	and	w0, w0, #0xff
  436b48:	b	436b50 <ferror@plt+0x32b40>
  436b4c:	mov	w0, #0x0                   	// #0
  436b50:	add	sp, sp, #0x10
  436b54:	ret
  436b58:	sub	sp, sp, #0x10
  436b5c:	str	w0, [sp, #12]
  436b60:	ldr	w0, [sp, #12]
  436b64:	cmp	w0, #0xad
  436b68:	b.ne	436b74 <ferror@plt+0x32b64>  // b.any
  436b6c:	mov	w0, #0x0                   	// #0
  436b70:	b	436d94 <ferror@plt+0x32d84>
  436b74:	ldr	w1, [sp, #12]
  436b78:	mov	w0, #0xfaff                	// #64255
  436b7c:	movk	w0, #0x2, lsl #16
  436b80:	cmp	w1, w0
  436b84:	b.hi	436c50 <ferror@plt+0x32c40>  // b.pmore
  436b88:	ldr	w0, [sp, #12]
  436b8c:	lsr	w1, w0, #8
  436b90:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436b94:	add	x0, x0, #0x848
  436b98:	mov	w1, w1
  436b9c:	ldrsh	w1, [x0, x1, lsl #1]
  436ba0:	mov	w0, #0x270f                	// #9999
  436ba4:	cmp	w1, w0
  436ba8:	b.le	436bec <ferror@plt+0x32bdc>
  436bac:	ldr	w0, [sp, #12]
  436bb0:	lsr	w1, w0, #8
  436bb4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436bb8:	add	x0, x0, #0x848
  436bbc:	mov	w1, w1
  436bc0:	ldrsh	w0, [x0, x1, lsl #1]
  436bc4:	mov	w1, w0
  436bc8:	mov	w0, #0xffffd8f0            	// #-10000
  436bcc:	add	w0, w1, w0
  436bd0:	mov	w1, #0x1802                	// #6146
  436bd4:	lsr	w0, w1, w0
  436bd8:	and	w0, w0, #0x1
  436bdc:	cmp	w0, #0x0
  436be0:	cset	w0, ne  // ne = any
  436be4:	and	w0, w0, #0xff
  436be8:	b	436d48 <ferror@plt+0x32d38>
  436bec:	ldr	w0, [sp, #12]
  436bf0:	lsr	w1, w0, #8
  436bf4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436bf8:	add	x0, x0, #0x848
  436bfc:	mov	w1, w1
  436c00:	ldrsh	w0, [x0, x1, lsl #1]
  436c04:	mov	w3, w0
  436c08:	ldr	w0, [sp, #12]
  436c0c:	and	w1, w0, #0xff
  436c10:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436c14:	add	x2, x0, #0xd48
  436c18:	mov	w0, w1
  436c1c:	sxtw	x1, w3
  436c20:	lsl	x1, x1, #8
  436c24:	add	x1, x2, x1
  436c28:	add	x0, x1, x0
  436c2c:	ldrb	w0, [x0]
  436c30:	mov	w1, w0
  436c34:	mov	w0, #0x1802                	// #6146
  436c38:	lsr	w0, w0, w1
  436c3c:	and	w0, w0, #0x1
  436c40:	cmp	w0, #0x0
  436c44:	cset	w0, ne  // ne = any
  436c48:	and	w0, w0, #0xff
  436c4c:	b	436d48 <ferror@plt+0x32d38>
  436c50:	ldr	w1, [sp, #12]
  436c54:	mov	w0, #0xdffff               	// #917503
  436c58:	cmp	w1, w0
  436c5c:	b.ls	436d44 <ferror@plt+0x32d34>  // b.plast
  436c60:	ldr	w1, [sp, #12]
  436c64:	mov	w0, #0x10ffff              	// #1114111
  436c68:	cmp	w1, w0
  436c6c:	b.hi	436d44 <ferror@plt+0x32d34>  // b.pmore
  436c70:	ldr	w0, [sp, #12]
  436c74:	sub	w0, w0, #0xe0, lsl #12
  436c78:	lsr	w1, w0, #8
  436c7c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436c80:	add	x0, x0, #0xe40
  436c84:	mov	w1, w1
  436c88:	ldrsh	w1, [x0, x1, lsl #1]
  436c8c:	mov	w0, #0x270f                	// #9999
  436c90:	cmp	w1, w0
  436c94:	b.le	436cdc <ferror@plt+0x32ccc>
  436c98:	ldr	w0, [sp, #12]
  436c9c:	sub	w0, w0, #0xe0, lsl #12
  436ca0:	lsr	w1, w0, #8
  436ca4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436ca8:	add	x0, x0, #0xe40
  436cac:	mov	w1, w1
  436cb0:	ldrsh	w0, [x0, x1, lsl #1]
  436cb4:	mov	w1, w0
  436cb8:	mov	w0, #0xffffd8f0            	// #-10000
  436cbc:	add	w0, w1, w0
  436cc0:	mov	w1, #0x1802                	// #6146
  436cc4:	lsr	w0, w1, w0
  436cc8:	and	w0, w0, #0x1
  436ccc:	cmp	w0, #0x0
  436cd0:	cset	w0, ne  // ne = any
  436cd4:	and	w0, w0, #0xff
  436cd8:	b	436d48 <ferror@plt+0x32d38>
  436cdc:	ldr	w0, [sp, #12]
  436ce0:	sub	w0, w0, #0xe0, lsl #12
  436ce4:	lsr	w1, w0, #8
  436ce8:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436cec:	add	x0, x0, #0xe40
  436cf0:	mov	w1, w1
  436cf4:	ldrsh	w0, [x0, x1, lsl #1]
  436cf8:	mov	w3, w0
  436cfc:	ldr	w0, [sp, #12]
  436d00:	and	w1, w0, #0xff
  436d04:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436d08:	add	x2, x0, #0xd48
  436d0c:	mov	w0, w1
  436d10:	sxtw	x1, w3
  436d14:	lsl	x1, x1, #8
  436d18:	add	x1, x2, x1
  436d1c:	add	x0, x1, x0
  436d20:	ldrb	w0, [x0]
  436d24:	mov	w1, w0
  436d28:	mov	w0, #0x1802                	// #6146
  436d2c:	lsr	w0, w0, w1
  436d30:	and	w0, w0, #0x1
  436d34:	cmp	w0, #0x0
  436d38:	cset	w0, ne  // ne = any
  436d3c:	and	w0, w0, #0xff
  436d40:	b	436d48 <ferror@plt+0x32d38>
  436d44:	mov	w0, #0x0                   	// #0
  436d48:	cmp	w0, #0x0
  436d4c:	b.eq	436d58 <ferror@plt+0x32d48>  // b.none
  436d50:	mov	w0, #0x1                   	// #1
  436d54:	b	436d94 <ferror@plt+0x32d84>
  436d58:	ldr	w1, [sp, #12]
  436d5c:	mov	w0, #0x115f                	// #4447
  436d60:	cmp	w1, w0
  436d64:	b.ls	436d78 <ferror@plt+0x32d68>  // b.plast
  436d68:	ldr	w1, [sp, #12]
  436d6c:	mov	w0, #0x11ff                	// #4607
  436d70:	cmp	w1, w0
  436d74:	b.ls	436d88 <ferror@plt+0x32d78>  // b.plast
  436d78:	ldr	w1, [sp, #12]
  436d7c:	mov	w0, #0x200b                	// #8203
  436d80:	cmp	w1, w0
  436d84:	b.ne	436d90 <ferror@plt+0x32d80>  // b.any
  436d88:	mov	w0, #0x1                   	// #1
  436d8c:	b	436d94 <ferror@plt+0x32d84>
  436d90:	mov	w0, #0x0                   	// #0
  436d94:	add	sp, sp, #0x10
  436d98:	ret
  436d9c:	sub	sp, sp, #0x20
  436da0:	str	x0, [sp, #8]
  436da4:	str	x1, [sp]
  436da8:	ldr	x0, [sp, #8]
  436dac:	str	w0, [sp, #28]
  436db0:	ldr	x0, [sp]
  436db4:	str	x0, [sp, #16]
  436db8:	ldr	x0, [sp, #16]
  436dbc:	ldr	w0, [x0]
  436dc0:	ldr	w1, [sp, #28]
  436dc4:	cmp	w1, w0
  436dc8:	b.cs	436dd4 <ferror@plt+0x32dc4>  // b.hs, b.nlast
  436dcc:	mov	w0, #0xffffffff            	// #-1
  436dd0:	b	436df4 <ferror@plt+0x32de4>
  436dd4:	ldr	x0, [sp, #16]
  436dd8:	ldr	w0, [x0, #4]
  436ddc:	ldr	w1, [sp, #28]
  436de0:	cmp	w1, w0
  436de4:	b.ls	436df0 <ferror@plt+0x32de0>  // b.plast
  436de8:	mov	w0, #0x1                   	// #1
  436dec:	b	436df4 <ferror@plt+0x32de4>
  436df0:	mov	w0, #0x0                   	// #0
  436df4:	add	sp, sp, #0x20
  436df8:	ret
  436dfc:	stp	x29, x30, [sp, #-32]!
  436e00:	mov	x29, sp
  436e04:	str	w0, [sp, #28]
  436e08:	ldr	w0, [sp, #28]
  436e0c:	mov	x5, x0
  436e10:	adrp	x0, 436000 <ferror@plt+0x31ff0>
  436e14:	add	x4, x0, #0xd9c
  436e18:	mov	x3, #0x8                   	// #8
  436e1c:	mov	x2, #0x23                  	// #35
  436e20:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  436e24:	add	x1, x0, #0x1b0
  436e28:	mov	x0, x5
  436e2c:	bl	403980 <bsearch@plt>
  436e30:	cmp	x0, #0x0
  436e34:	b.eq	436e40 <ferror@plt+0x32e30>  // b.none
  436e38:	mov	w0, #0x1                   	// #1
  436e3c:	b	436e44 <ferror@plt+0x32e34>
  436e40:	mov	w0, #0x0                   	// #0
  436e44:	ldp	x29, x30, [sp], #32
  436e48:	ret
  436e4c:	stp	x29, x30, [sp, #-32]!
  436e50:	mov	x29, sp
  436e54:	str	w0, [sp, #28]
  436e58:	ldr	w0, [sp, #28]
  436e5c:	bl	436dfc <ferror@plt+0x32dec>
  436e60:	cmp	w0, #0x0
  436e64:	b.eq	436e70 <ferror@plt+0x32e60>  // b.none
  436e68:	mov	w0, #0x1                   	// #1
  436e6c:	b	436eac <ferror@plt+0x32e9c>
  436e70:	ldr	w0, [sp, #28]
  436e74:	mov	x5, x0
  436e78:	adrp	x0, 436000 <ferror@plt+0x31ff0>
  436e7c:	add	x4, x0, #0xd9c
  436e80:	mov	x3, #0x8                   	// #8
  436e84:	mov	x2, #0xad                  	// #173
  436e88:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  436e8c:	add	x1, x0, #0x2c8
  436e90:	mov	x0, x5
  436e94:	bl	403980 <bsearch@plt>
  436e98:	cmp	x0, #0x0
  436e9c:	b.eq	436ea8 <ferror@plt+0x32e98>  // b.none
  436ea0:	mov	w0, #0x1                   	// #1
  436ea4:	b	436eac <ferror@plt+0x32e9c>
  436ea8:	mov	w0, #0x0                   	// #0
  436eac:	ldp	x29, x30, [sp], #32
  436eb0:	ret
  436eb4:	stp	x29, x30, [sp, #-64]!
  436eb8:	mov	x29, sp
  436ebc:	str	w0, [sp, #28]
  436ec0:	ldr	w1, [sp, #28]
  436ec4:	mov	w0, #0xfaff                	// #64255
  436ec8:	movk	w0, #0x2, lsl #16
  436ecc:	cmp	w1, w0
  436ed0:	b.hi	436f68 <ferror@plt+0x32f58>  // b.pmore
  436ed4:	ldr	w0, [sp, #28]
  436ed8:	lsr	w1, w0, #8
  436edc:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436ee0:	add	x0, x0, #0x848
  436ee4:	mov	w1, w1
  436ee8:	ldrsh	w1, [x0, x1, lsl #1]
  436eec:	mov	w0, #0x270f                	// #9999
  436ef0:	cmp	w1, w0
  436ef4:	b.le	436f20 <ferror@plt+0x32f10>
  436ef8:	ldr	w0, [sp, #28]
  436efc:	lsr	w1, w0, #8
  436f00:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436f04:	add	x0, x0, #0x848
  436f08:	mov	w1, w1
  436f0c:	ldrsh	w0, [x0, x1, lsl #1]
  436f10:	mov	w1, w0
  436f14:	mov	w0, #0xffffd8f0            	// #-10000
  436f18:	add	w0, w1, w0
  436f1c:	b	43702c <ferror@plt+0x3301c>
  436f20:	ldr	w0, [sp, #28]
  436f24:	lsr	w1, w0, #8
  436f28:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436f2c:	add	x0, x0, #0x848
  436f30:	mov	w1, w1
  436f34:	ldrsh	w0, [x0, x1, lsl #1]
  436f38:	mov	w3, w0
  436f3c:	ldr	w0, [sp, #28]
  436f40:	and	w1, w0, #0xff
  436f44:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  436f48:	add	x2, x0, #0xd48
  436f4c:	mov	w0, w1
  436f50:	sxtw	x1, w3
  436f54:	lsl	x1, x1, #8
  436f58:	add	x1, x2, x1
  436f5c:	add	x0, x1, x0
  436f60:	ldrb	w0, [x0]
  436f64:	b	43702c <ferror@plt+0x3301c>
  436f68:	ldr	w1, [sp, #28]
  436f6c:	mov	w0, #0xdffff               	// #917503
  436f70:	cmp	w1, w0
  436f74:	b.ls	437028 <ferror@plt+0x33018>  // b.plast
  436f78:	ldr	w1, [sp, #28]
  436f7c:	mov	w0, #0x10ffff              	// #1114111
  436f80:	cmp	w1, w0
  436f84:	b.hi	437028 <ferror@plt+0x33018>  // b.pmore
  436f88:	ldr	w0, [sp, #28]
  436f8c:	sub	w0, w0, #0xe0, lsl #12
  436f90:	lsr	w1, w0, #8
  436f94:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436f98:	add	x0, x0, #0xe40
  436f9c:	mov	w1, w1
  436fa0:	ldrsh	w1, [x0, x1, lsl #1]
  436fa4:	mov	w0, #0x270f                	// #9999
  436fa8:	cmp	w1, w0
  436fac:	b.le	436fdc <ferror@plt+0x32fcc>
  436fb0:	ldr	w0, [sp, #28]
  436fb4:	sub	w0, w0, #0xe0, lsl #12
  436fb8:	lsr	w1, w0, #8
  436fbc:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436fc0:	add	x0, x0, #0xe40
  436fc4:	mov	w1, w1
  436fc8:	ldrsh	w0, [x0, x1, lsl #1]
  436fcc:	mov	w1, w0
  436fd0:	mov	w0, #0xffffd8f0            	// #-10000
  436fd4:	add	w0, w1, w0
  436fd8:	b	43702c <ferror@plt+0x3301c>
  436fdc:	ldr	w0, [sp, #28]
  436fe0:	sub	w0, w0, #0xe0, lsl #12
  436fe4:	lsr	w1, w0, #8
  436fe8:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  436fec:	add	x0, x0, #0xe40
  436ff0:	mov	w1, w1
  436ff4:	ldrsh	w0, [x0, x1, lsl #1]
  436ff8:	mov	w3, w0
  436ffc:	ldr	w0, [sp, #28]
  437000:	and	w1, w0, #0xff
  437004:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  437008:	add	x2, x0, #0xd48
  43700c:	mov	w0, w1
  437010:	sxtw	x1, w3
  437014:	lsl	x1, x1, #8
  437018:	add	x1, x2, x1
  43701c:	add	x0, x1, x0
  437020:	ldrb	w0, [x0]
  437024:	b	43702c <ferror@plt+0x3301c>
  437028:	mov	w0, #0x2                   	// #2
  43702c:	str	w0, [sp, #52]
  437030:	ldr	w0, [sp, #52]
  437034:	cmp	w0, #0x5
  437038:	b.ne	437180 <ferror@plt+0x33170>  // b.any
  43703c:	ldr	w0, [sp, #28]
  437040:	lsr	w0, w0, #8
  437044:	cmp	w0, #0x2fa
  437048:	b.hi	437078 <ferror@plt+0x33068>  // b.pmore
  43704c:	ldr	w0, [sp, #28]
  437050:	lsr	w1, w0, #8
  437054:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437058:	add	x0, x0, #0x840
  43705c:	mov	w1, w1
  437060:	ldrsh	w1, [x0, x1, lsl #1]
  437064:	mov	w0, #0x2710                	// #10000
  437068:	cmp	w1, w0
  43706c:	cset	w0, eq  // eq = none
  437070:	and	w0, w0, #0xff
  437074:	b	4370a4 <ferror@plt+0x33094>
  437078:	ldr	w0, [sp, #28]
  43707c:	lsr	w0, w0, #8
  437080:	sub	w1, w0, #0xe00
  437084:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437088:	add	x0, x0, #0xe38
  43708c:	mov	w1, w1
  437090:	ldrsh	w1, [x0, x1, lsl #1]
  437094:	mov	w0, #0x2710                	// #10000
  437098:	cmp	w1, w0
  43709c:	cset	w0, eq  // eq = none
  4370a0:	and	w0, w0, #0xff
  4370a4:	cmp	w0, #0x0
  4370a8:	b.eq	4370b4 <ferror@plt+0x330a4>  // b.none
  4370ac:	mov	w0, #0x0                   	// #0
  4370b0:	b	437128 <ferror@plt+0x33118>
  4370b4:	ldr	w0, [sp, #28]
  4370b8:	lsr	w0, w0, #8
  4370bc:	cmp	w0, #0x2fa
  4370c0:	b.hi	4370e4 <ferror@plt+0x330d4>  // b.pmore
  4370c4:	ldr	w0, [sp, #28]
  4370c8:	lsr	w1, w0, #8
  4370cc:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  4370d0:	add	x0, x0, #0x840
  4370d4:	mov	w1, w1
  4370d8:	ldrsh	w0, [x0, x1, lsl #1]
  4370dc:	mov	w2, w0
  4370e0:	b	437104 <ferror@plt+0x330f4>
  4370e4:	ldr	w0, [sp, #28]
  4370e8:	lsr	w0, w0, #8
  4370ec:	sub	w1, w0, #0xe00
  4370f0:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  4370f4:	add	x0, x0, #0xe38
  4370f8:	mov	w1, w1
  4370fc:	ldrsh	w0, [x0, x1, lsl #1]
  437100:	mov	w2, w0
  437104:	ldr	w0, [sp, #28]
  437108:	and	w1, w0, #0xff
  43710c:	adrp	x0, 462000 <ferror@plt+0x5dff0>
  437110:	add	x0, x0, #0x440
  437114:	mov	w1, w1
  437118:	sxtw	x2, w2
  43711c:	lsl	x2, x2, #8
  437120:	add	x1, x2, x1
  437124:	ldr	w0, [x0, x1, lsl #2]
  437128:	str	w0, [sp, #60]
  43712c:	ldr	w1, [sp, #60]
  437130:	mov	w0, #0xffffff              	// #16777215
  437134:	cmp	w1, w0
  437138:	b.ls	437164 <ferror@plt+0x33154>  // b.plast
  43713c:	ldr	w1, [sp, #60]
  437140:	mov	x0, #0xffffffffff000000    	// #-16777216
  437144:	add	x1, x1, x0
  437148:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  43714c:	add	x0, x0, #0x5b0
  437150:	add	x0, x1, x0
  437154:	str	x0, [sp, #40]
  437158:	ldr	x0, [sp, #40]
  43715c:	bl	439f54 <ferror@plt+0x35f44>
  437160:	str	w0, [sp, #60]
  437164:	ldr	w0, [sp, #60]
  437168:	cmp	w0, #0x0
  43716c:	b.eq	437178 <ferror@plt+0x33168>  // b.none
  437170:	ldr	w0, [sp, #60]
  437174:	b	43723c <ferror@plt+0x3322c>
  437178:	ldr	w0, [sp, #28]
  43717c:	b	43723c <ferror@plt+0x3322c>
  437180:	ldr	w0, [sp, #52]
  437184:	cmp	w0, #0x8
  437188:	b.ne	437238 <ferror@plt+0x33228>  // b.any
  43718c:	str	wzr, [sp, #56]
  437190:	b	43722c <ferror@plt+0x3321c>
  437194:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  437198:	add	x2, x0, #0x438
  43719c:	ldr	w1, [sp, #56]
  4371a0:	mov	x0, x1
  4371a4:	lsl	x0, x0, #1
  4371a8:	add	x0, x0, x1
  4371ac:	lsl	x0, x0, #2
  4371b0:	add	x0, x2, x0
  4371b4:	ldr	w0, [x0]
  4371b8:	ldr	w1, [sp, #28]
  4371bc:	cmp	w1, w0
  4371c0:	b.ne	437220 <ferror@plt+0x33210>  // b.any
  4371c4:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  4371c8:	add	x2, x0, #0x438
  4371cc:	ldr	w1, [sp, #56]
  4371d0:	mov	x0, x1
  4371d4:	lsl	x0, x0, #1
  4371d8:	add	x0, x0, x1
  4371dc:	lsl	x0, x0, #2
  4371e0:	add	x0, x2, x0
  4371e4:	ldr	w0, [x0, #4]
  4371e8:	cmp	w0, #0x0
  4371ec:	b.eq	437218 <ferror@plt+0x33208>  // b.none
  4371f0:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  4371f4:	add	x2, x0, #0x438
  4371f8:	ldr	w1, [sp, #56]
  4371fc:	mov	x0, x1
  437200:	lsl	x0, x0, #1
  437204:	add	x0, x0, x1
  437208:	lsl	x0, x0, #2
  43720c:	add	x0, x2, x0
  437210:	ldr	w0, [x0, #4]
  437214:	b	43723c <ferror@plt+0x3322c>
  437218:	ldr	w0, [sp, #28]
  43721c:	b	43723c <ferror@plt+0x3322c>
  437220:	ldr	w0, [sp, #56]
  437224:	add	w0, w0, #0x1
  437228:	str	w0, [sp, #56]
  43722c:	ldr	w0, [sp, #56]
  437230:	cmp	w0, #0x1e
  437234:	b.ls	437194 <ferror@plt+0x33184>  // b.plast
  437238:	ldr	w0, [sp, #28]
  43723c:	ldp	x29, x30, [sp], #64
  437240:	ret
  437244:	stp	x29, x30, [sp, #-64]!
  437248:	mov	x29, sp
  43724c:	str	w0, [sp, #28]
  437250:	ldr	w1, [sp, #28]
  437254:	mov	w0, #0xfaff                	// #64255
  437258:	movk	w0, #0x2, lsl #16
  43725c:	cmp	w1, w0
  437260:	b.hi	4372f8 <ferror@plt+0x332e8>  // b.pmore
  437264:	ldr	w0, [sp, #28]
  437268:	lsr	w1, w0, #8
  43726c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437270:	add	x0, x0, #0x848
  437274:	mov	w1, w1
  437278:	ldrsh	w1, [x0, x1, lsl #1]
  43727c:	mov	w0, #0x270f                	// #9999
  437280:	cmp	w1, w0
  437284:	b.le	4372b0 <ferror@plt+0x332a0>
  437288:	ldr	w0, [sp, #28]
  43728c:	lsr	w1, w0, #8
  437290:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437294:	add	x0, x0, #0x848
  437298:	mov	w1, w1
  43729c:	ldrsh	w0, [x0, x1, lsl #1]
  4372a0:	mov	w1, w0
  4372a4:	mov	w0, #0xffffd8f0            	// #-10000
  4372a8:	add	w0, w1, w0
  4372ac:	b	4373bc <ferror@plt+0x333ac>
  4372b0:	ldr	w0, [sp, #28]
  4372b4:	lsr	w1, w0, #8
  4372b8:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4372bc:	add	x0, x0, #0x848
  4372c0:	mov	w1, w1
  4372c4:	ldrsh	w0, [x0, x1, lsl #1]
  4372c8:	mov	w3, w0
  4372cc:	ldr	w0, [sp, #28]
  4372d0:	and	w1, w0, #0xff
  4372d4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4372d8:	add	x2, x0, #0xd48
  4372dc:	mov	w0, w1
  4372e0:	sxtw	x1, w3
  4372e4:	lsl	x1, x1, #8
  4372e8:	add	x1, x2, x1
  4372ec:	add	x0, x1, x0
  4372f0:	ldrb	w0, [x0]
  4372f4:	b	4373bc <ferror@plt+0x333ac>
  4372f8:	ldr	w1, [sp, #28]
  4372fc:	mov	w0, #0xdffff               	// #917503
  437300:	cmp	w1, w0
  437304:	b.ls	4373b8 <ferror@plt+0x333a8>  // b.plast
  437308:	ldr	w1, [sp, #28]
  43730c:	mov	w0, #0x10ffff              	// #1114111
  437310:	cmp	w1, w0
  437314:	b.hi	4373b8 <ferror@plt+0x333a8>  // b.pmore
  437318:	ldr	w0, [sp, #28]
  43731c:	sub	w0, w0, #0xe0, lsl #12
  437320:	lsr	w1, w0, #8
  437324:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437328:	add	x0, x0, #0xe40
  43732c:	mov	w1, w1
  437330:	ldrsh	w1, [x0, x1, lsl #1]
  437334:	mov	w0, #0x270f                	// #9999
  437338:	cmp	w1, w0
  43733c:	b.le	43736c <ferror@plt+0x3335c>
  437340:	ldr	w0, [sp, #28]
  437344:	sub	w0, w0, #0xe0, lsl #12
  437348:	lsr	w1, w0, #8
  43734c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437350:	add	x0, x0, #0xe40
  437354:	mov	w1, w1
  437358:	ldrsh	w0, [x0, x1, lsl #1]
  43735c:	mov	w1, w0
  437360:	mov	w0, #0xffffd8f0            	// #-10000
  437364:	add	w0, w1, w0
  437368:	b	4373bc <ferror@plt+0x333ac>
  43736c:	ldr	w0, [sp, #28]
  437370:	sub	w0, w0, #0xe0, lsl #12
  437374:	lsr	w1, w0, #8
  437378:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43737c:	add	x0, x0, #0xe40
  437380:	mov	w1, w1
  437384:	ldrsh	w0, [x0, x1, lsl #1]
  437388:	mov	w3, w0
  43738c:	ldr	w0, [sp, #28]
  437390:	and	w1, w0, #0xff
  437394:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  437398:	add	x2, x0, #0xd48
  43739c:	mov	w0, w1
  4373a0:	sxtw	x1, w3
  4373a4:	lsl	x1, x1, #8
  4373a8:	add	x1, x2, x1
  4373ac:	add	x0, x1, x0
  4373b0:	ldrb	w0, [x0]
  4373b4:	b	4373bc <ferror@plt+0x333ac>
  4373b8:	mov	w0, #0x2                   	// #2
  4373bc:	str	w0, [sp, #56]
  4373c0:	ldr	w0, [sp, #56]
  4373c4:	cmp	w0, #0x9
  4373c8:	b.ne	437510 <ferror@plt+0x33500>  // b.any
  4373cc:	ldr	w0, [sp, #28]
  4373d0:	lsr	w0, w0, #8
  4373d4:	cmp	w0, #0x2fa
  4373d8:	b.hi	437408 <ferror@plt+0x333f8>  // b.pmore
  4373dc:	ldr	w0, [sp, #28]
  4373e0:	lsr	w1, w0, #8
  4373e4:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  4373e8:	add	x0, x0, #0x840
  4373ec:	mov	w1, w1
  4373f0:	ldrsh	w1, [x0, x1, lsl #1]
  4373f4:	mov	w0, #0x2710                	// #10000
  4373f8:	cmp	w1, w0
  4373fc:	cset	w0, eq  // eq = none
  437400:	and	w0, w0, #0xff
  437404:	b	437434 <ferror@plt+0x33424>
  437408:	ldr	w0, [sp, #28]
  43740c:	lsr	w0, w0, #8
  437410:	sub	w1, w0, #0xe00
  437414:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437418:	add	x0, x0, #0xe38
  43741c:	mov	w1, w1
  437420:	ldrsh	w1, [x0, x1, lsl #1]
  437424:	mov	w0, #0x2710                	// #10000
  437428:	cmp	w1, w0
  43742c:	cset	w0, eq  // eq = none
  437430:	and	w0, w0, #0xff
  437434:	cmp	w0, #0x0
  437438:	b.eq	437444 <ferror@plt+0x33434>  // b.none
  43743c:	mov	w0, #0x0                   	// #0
  437440:	b	4374b8 <ferror@plt+0x334a8>
  437444:	ldr	w0, [sp, #28]
  437448:	lsr	w0, w0, #8
  43744c:	cmp	w0, #0x2fa
  437450:	b.hi	437474 <ferror@plt+0x33464>  // b.pmore
  437454:	ldr	w0, [sp, #28]
  437458:	lsr	w1, w0, #8
  43745c:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437460:	add	x0, x0, #0x840
  437464:	mov	w1, w1
  437468:	ldrsh	w0, [x0, x1, lsl #1]
  43746c:	mov	w2, w0
  437470:	b	437494 <ferror@plt+0x33484>
  437474:	ldr	w0, [sp, #28]
  437478:	lsr	w0, w0, #8
  43747c:	sub	w1, w0, #0xe00
  437480:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437484:	add	x0, x0, #0xe38
  437488:	mov	w1, w1
  43748c:	ldrsh	w0, [x0, x1, lsl #1]
  437490:	mov	w2, w0
  437494:	ldr	w0, [sp, #28]
  437498:	and	w1, w0, #0xff
  43749c:	adrp	x0, 462000 <ferror@plt+0x5dff0>
  4374a0:	add	x0, x0, #0x440
  4374a4:	mov	w1, w1
  4374a8:	sxtw	x2, w2
  4374ac:	lsl	x2, x2, #8
  4374b0:	add	x1, x2, x1
  4374b4:	ldr	w0, [x0, x1, lsl #2]
  4374b8:	str	w0, [sp, #52]
  4374bc:	ldr	w1, [sp, #52]
  4374c0:	mov	w0, #0xffffff              	// #16777215
  4374c4:	cmp	w1, w0
  4374c8:	b.ls	4374f4 <ferror@plt+0x334e4>  // b.plast
  4374cc:	ldr	w1, [sp, #52]
  4374d0:	mov	x0, #0xffffffffff000000    	// #-16777216
  4374d4:	add	x1, x1, x0
  4374d8:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  4374dc:	add	x0, x0, #0x5b0
  4374e0:	add	x0, x1, x0
  4374e4:	str	x0, [sp, #40]
  4374e8:	ldr	x0, [sp, #40]
  4374ec:	bl	439f54 <ferror@plt+0x35f44>
  4374f0:	b	437598 <ferror@plt+0x33588>
  4374f4:	ldr	w0, [sp, #52]
  4374f8:	cmp	w0, #0x0
  4374fc:	b.eq	437508 <ferror@plt+0x334f8>  // b.none
  437500:	ldr	w0, [sp, #52]
  437504:	b	437598 <ferror@plt+0x33588>
  437508:	ldr	w0, [sp, #28]
  43750c:	b	437598 <ferror@plt+0x33588>
  437510:	ldr	w0, [sp, #56]
  437514:	cmp	w0, #0x8
  437518:	b.ne	437594 <ferror@plt+0x33584>  // b.any
  43751c:	str	wzr, [sp, #60]
  437520:	b	437588 <ferror@plt+0x33578>
  437524:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  437528:	add	x2, x0, #0x438
  43752c:	ldr	w1, [sp, #60]
  437530:	mov	x0, x1
  437534:	lsl	x0, x0, #1
  437538:	add	x0, x0, x1
  43753c:	lsl	x0, x0, #2
  437540:	add	x0, x2, x0
  437544:	ldr	w0, [x0]
  437548:	ldr	w1, [sp, #28]
  43754c:	cmp	w1, w0
  437550:	b.ne	43757c <ferror@plt+0x3356c>  // b.any
  437554:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  437558:	add	x2, x0, #0x438
  43755c:	ldr	w1, [sp, #60]
  437560:	mov	x0, x1
  437564:	lsl	x0, x0, #1
  437568:	add	x0, x0, x1
  43756c:	lsl	x0, x0, #2
  437570:	add	x0, x2, x0
  437574:	ldr	w0, [x0, #8]
  437578:	b	437598 <ferror@plt+0x33588>
  43757c:	ldr	w0, [sp, #60]
  437580:	add	w0, w0, #0x1
  437584:	str	w0, [sp, #60]
  437588:	ldr	w0, [sp, #60]
  43758c:	cmp	w0, #0x1e
  437590:	b.ls	437524 <ferror@plt+0x33514>  // b.plast
  437594:	ldr	w0, [sp, #28]
  437598:	ldp	x29, x30, [sp], #64
  43759c:	ret
  4375a0:	stp	x29, x30, [sp, #-48]!
  4375a4:	mov	x29, sp
  4375a8:	str	w0, [sp, #28]
  4375ac:	str	wzr, [sp, #44]
  4375b0:	b	437678 <ferror@plt+0x33668>
  4375b4:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  4375b8:	add	x2, x0, #0x438
  4375bc:	ldr	w1, [sp, #44]
  4375c0:	mov	x0, x1
  4375c4:	lsl	x0, x0, #1
  4375c8:	add	x0, x0, x1
  4375cc:	lsl	x0, x0, #2
  4375d0:	add	x0, x2, x0
  4375d4:	ldr	w0, [x0]
  4375d8:	ldr	w1, [sp, #28]
  4375dc:	cmp	w1, w0
  4375e0:	b.eq	437644 <ferror@plt+0x33634>  // b.none
  4375e4:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  4375e8:	add	x2, x0, #0x438
  4375ec:	ldr	w1, [sp, #44]
  4375f0:	mov	x0, x1
  4375f4:	lsl	x0, x0, #1
  4375f8:	add	x0, x0, x1
  4375fc:	lsl	x0, x0, #2
  437600:	add	x0, x2, x0
  437604:	ldr	w0, [x0, #4]
  437608:	ldr	w1, [sp, #28]
  43760c:	cmp	w1, w0
  437610:	b.eq	437644 <ferror@plt+0x33634>  // b.none
  437614:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  437618:	add	x2, x0, #0x438
  43761c:	ldr	w1, [sp, #44]
  437620:	mov	x0, x1
  437624:	lsl	x0, x0, #1
  437628:	add	x0, x0, x1
  43762c:	lsl	x0, x0, #2
  437630:	add	x0, x2, x0
  437634:	ldr	w0, [x0, #8]
  437638:	ldr	w1, [sp, #28]
  43763c:	cmp	w1, w0
  437640:	b.ne	43766c <ferror@plt+0x3365c>  // b.any
  437644:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  437648:	add	x2, x0, #0x438
  43764c:	ldr	w1, [sp, #44]
  437650:	mov	x0, x1
  437654:	lsl	x0, x0, #1
  437658:	add	x0, x0, x1
  43765c:	lsl	x0, x0, #2
  437660:	add	x0, x2, x0
  437664:	ldr	w0, [x0]
  437668:	b	437828 <ferror@plt+0x33818>
  43766c:	ldr	w0, [sp, #44]
  437670:	add	w0, w0, #0x1
  437674:	str	w0, [sp, #44]
  437678:	ldr	w0, [sp, #44]
  43767c:	cmp	w0, #0x1e
  437680:	b.ls	4375b4 <ferror@plt+0x335a4>  // b.plast
  437684:	ldr	w1, [sp, #28]
  437688:	mov	w0, #0xfaff                	// #64255
  43768c:	movk	w0, #0x2, lsl #16
  437690:	cmp	w1, w0
  437694:	b.hi	43773c <ferror@plt+0x3372c>  // b.pmore
  437698:	ldr	w0, [sp, #28]
  43769c:	lsr	w1, w0, #8
  4376a0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4376a4:	add	x0, x0, #0x848
  4376a8:	mov	w1, w1
  4376ac:	ldrsh	w1, [x0, x1, lsl #1]
  4376b0:	mov	w0, #0x270f                	// #9999
  4376b4:	cmp	w1, w0
  4376b8:	b.le	4376e8 <ferror@plt+0x336d8>
  4376bc:	ldr	w0, [sp, #28]
  4376c0:	lsr	w1, w0, #8
  4376c4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4376c8:	add	x0, x0, #0x848
  4376cc:	mov	w1, w1
  4376d0:	ldrsh	w1, [x0, x1, lsl #1]
  4376d4:	mov	w0, #0x2715                	// #10005
  4376d8:	cmp	w1, w0
  4376dc:	cset	w0, eq  // eq = none
  4376e0:	and	w0, w0, #0xff
  4376e4:	b	437810 <ferror@plt+0x33800>
  4376e8:	ldr	w0, [sp, #28]
  4376ec:	lsr	w1, w0, #8
  4376f0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4376f4:	add	x0, x0, #0x848
  4376f8:	mov	w1, w1
  4376fc:	ldrsh	w0, [x0, x1, lsl #1]
  437700:	mov	w3, w0
  437704:	ldr	w0, [sp, #28]
  437708:	and	w1, w0, #0xff
  43770c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  437710:	add	x2, x0, #0xd48
  437714:	mov	w0, w1
  437718:	sxtw	x1, w3
  43771c:	lsl	x1, x1, #8
  437720:	add	x1, x2, x1
  437724:	add	x0, x1, x0
  437728:	ldrb	w0, [x0]
  43772c:	cmp	w0, #0x5
  437730:	cset	w0, eq  // eq = none
  437734:	and	w0, w0, #0xff
  437738:	b	437810 <ferror@plt+0x33800>
  43773c:	ldr	w1, [sp, #28]
  437740:	mov	w0, #0xdffff               	// #917503
  437744:	cmp	w1, w0
  437748:	b.ls	43780c <ferror@plt+0x337fc>  // b.plast
  43774c:	ldr	w1, [sp, #28]
  437750:	mov	w0, #0x10ffff              	// #1114111
  437754:	cmp	w1, w0
  437758:	b.hi	43780c <ferror@plt+0x337fc>  // b.pmore
  43775c:	ldr	w0, [sp, #28]
  437760:	sub	w0, w0, #0xe0, lsl #12
  437764:	lsr	w1, w0, #8
  437768:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43776c:	add	x0, x0, #0xe40
  437770:	mov	w1, w1
  437774:	ldrsh	w1, [x0, x1, lsl #1]
  437778:	mov	w0, #0x270f                	// #9999
  43777c:	cmp	w1, w0
  437780:	b.le	4377b4 <ferror@plt+0x337a4>
  437784:	ldr	w0, [sp, #28]
  437788:	sub	w0, w0, #0xe0, lsl #12
  43778c:	lsr	w1, w0, #8
  437790:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437794:	add	x0, x0, #0xe40
  437798:	mov	w1, w1
  43779c:	ldrsh	w1, [x0, x1, lsl #1]
  4377a0:	mov	w0, #0x2715                	// #10005
  4377a4:	cmp	w1, w0
  4377a8:	cset	w0, eq  // eq = none
  4377ac:	and	w0, w0, #0xff
  4377b0:	b	437810 <ferror@plt+0x33800>
  4377b4:	ldr	w0, [sp, #28]
  4377b8:	sub	w0, w0, #0xe0, lsl #12
  4377bc:	lsr	w1, w0, #8
  4377c0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4377c4:	add	x0, x0, #0xe40
  4377c8:	mov	w1, w1
  4377cc:	ldrsh	w0, [x0, x1, lsl #1]
  4377d0:	mov	w3, w0
  4377d4:	ldr	w0, [sp, #28]
  4377d8:	and	w1, w0, #0xff
  4377dc:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4377e0:	add	x2, x0, #0xd48
  4377e4:	mov	w0, w1
  4377e8:	sxtw	x1, w3
  4377ec:	lsl	x1, x1, #8
  4377f0:	add	x1, x2, x1
  4377f4:	add	x0, x1, x0
  4377f8:	ldrb	w0, [x0]
  4377fc:	cmp	w0, #0x5
  437800:	cset	w0, eq  // eq = none
  437804:	and	w0, w0, #0xff
  437808:	b	437810 <ferror@plt+0x33800>
  43780c:	mov	w0, #0x0                   	// #0
  437810:	cmp	w0, #0x0
  437814:	b.eq	437824 <ferror@plt+0x33814>  // b.none
  437818:	ldr	w0, [sp, #28]
  43781c:	bl	436eb4 <ferror@plt+0x32ea4>
  437820:	b	437828 <ferror@plt+0x33818>
  437824:	ldr	w0, [sp, #28]
  437828:	ldp	x29, x30, [sp], #48
  43782c:	ret
  437830:	sub	sp, sp, #0x10
  437834:	str	w0, [sp, #12]
  437838:	ldr	w1, [sp, #12]
  43783c:	mov	w0, #0xfaff                	// #64255
  437840:	movk	w0, #0x2, lsl #16
  437844:	cmp	w1, w0
  437848:	b.hi	4378f0 <ferror@plt+0x338e0>  // b.pmore
  43784c:	ldr	w0, [sp, #12]
  437850:	lsr	w1, w0, #8
  437854:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437858:	add	x0, x0, #0x848
  43785c:	mov	w1, w1
  437860:	ldrsh	w1, [x0, x1, lsl #1]
  437864:	mov	w0, #0x270f                	// #9999
  437868:	cmp	w1, w0
  43786c:	b.le	43789c <ferror@plt+0x3388c>
  437870:	ldr	w0, [sp, #12]
  437874:	lsr	w1, w0, #8
  437878:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43787c:	add	x0, x0, #0x848
  437880:	mov	w1, w1
  437884:	ldrsh	w1, [x0, x1, lsl #1]
  437888:	mov	w0, #0x271d                	// #10013
  43788c:	cmp	w1, w0
  437890:	cset	w0, eq  // eq = none
  437894:	and	w0, w0, #0xff
  437898:	b	4379c4 <ferror@plt+0x339b4>
  43789c:	ldr	w0, [sp, #12]
  4378a0:	lsr	w1, w0, #8
  4378a4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4378a8:	add	x0, x0, #0x848
  4378ac:	mov	w1, w1
  4378b0:	ldrsh	w0, [x0, x1, lsl #1]
  4378b4:	mov	w3, w0
  4378b8:	ldr	w0, [sp, #12]
  4378bc:	and	w1, w0, #0xff
  4378c0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4378c4:	add	x2, x0, #0xd48
  4378c8:	mov	w0, w1
  4378cc:	sxtw	x1, w3
  4378d0:	lsl	x1, x1, #8
  4378d4:	add	x1, x2, x1
  4378d8:	add	x0, x1, x0
  4378dc:	ldrb	w0, [x0]
  4378e0:	cmp	w0, #0xd
  4378e4:	cset	w0, eq  // eq = none
  4378e8:	and	w0, w0, #0xff
  4378ec:	b	4379c4 <ferror@plt+0x339b4>
  4378f0:	ldr	w1, [sp, #12]
  4378f4:	mov	w0, #0xdffff               	// #917503
  4378f8:	cmp	w1, w0
  4378fc:	b.ls	4379c0 <ferror@plt+0x339b0>  // b.plast
  437900:	ldr	w1, [sp, #12]
  437904:	mov	w0, #0x10ffff              	// #1114111
  437908:	cmp	w1, w0
  43790c:	b.hi	4379c0 <ferror@plt+0x339b0>  // b.pmore
  437910:	ldr	w0, [sp, #12]
  437914:	sub	w0, w0, #0xe0, lsl #12
  437918:	lsr	w1, w0, #8
  43791c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437920:	add	x0, x0, #0xe40
  437924:	mov	w1, w1
  437928:	ldrsh	w1, [x0, x1, lsl #1]
  43792c:	mov	w0, #0x270f                	// #9999
  437930:	cmp	w1, w0
  437934:	b.le	437968 <ferror@plt+0x33958>
  437938:	ldr	w0, [sp, #12]
  43793c:	sub	w0, w0, #0xe0, lsl #12
  437940:	lsr	w1, w0, #8
  437944:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437948:	add	x0, x0, #0xe40
  43794c:	mov	w1, w1
  437950:	ldrsh	w1, [x0, x1, lsl #1]
  437954:	mov	w0, #0x271d                	// #10013
  437958:	cmp	w1, w0
  43795c:	cset	w0, eq  // eq = none
  437960:	and	w0, w0, #0xff
  437964:	b	4379c4 <ferror@plt+0x339b4>
  437968:	ldr	w0, [sp, #12]
  43796c:	sub	w0, w0, #0xe0, lsl #12
  437970:	lsr	w1, w0, #8
  437974:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437978:	add	x0, x0, #0xe40
  43797c:	mov	w1, w1
  437980:	ldrsh	w0, [x0, x1, lsl #1]
  437984:	mov	w3, w0
  437988:	ldr	w0, [sp, #12]
  43798c:	and	w1, w0, #0xff
  437990:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  437994:	add	x2, x0, #0xd48
  437998:	mov	w0, w1
  43799c:	sxtw	x1, w3
  4379a0:	lsl	x1, x1, #8
  4379a4:	add	x1, x2, x1
  4379a8:	add	x0, x1, x0
  4379ac:	ldrb	w0, [x0]
  4379b0:	cmp	w0, #0xd
  4379b4:	cset	w0, eq  // eq = none
  4379b8:	and	w0, w0, #0xff
  4379bc:	b	4379c4 <ferror@plt+0x339b4>
  4379c0:	mov	w0, #0x0                   	// #0
  4379c4:	cmp	w0, #0x0
  4379c8:	b.eq	437abc <ferror@plt+0x33aac>  // b.none
  4379cc:	ldr	w0, [sp, #12]
  4379d0:	lsr	w0, w0, #8
  4379d4:	cmp	w0, #0x2fa
  4379d8:	b.hi	437a08 <ferror@plt+0x339f8>  // b.pmore
  4379dc:	ldr	w0, [sp, #12]
  4379e0:	lsr	w1, w0, #8
  4379e4:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  4379e8:	add	x0, x0, #0x840
  4379ec:	mov	w1, w1
  4379f0:	ldrsh	w1, [x0, x1, lsl #1]
  4379f4:	mov	w0, #0x2710                	// #10000
  4379f8:	cmp	w1, w0
  4379fc:	cset	w0, eq  // eq = none
  437a00:	and	w0, w0, #0xff
  437a04:	b	437a34 <ferror@plt+0x33a24>
  437a08:	ldr	w0, [sp, #12]
  437a0c:	lsr	w0, w0, #8
  437a10:	sub	w1, w0, #0xe00
  437a14:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437a18:	add	x0, x0, #0xe38
  437a1c:	mov	w1, w1
  437a20:	ldrsh	w1, [x0, x1, lsl #1]
  437a24:	mov	w0, #0x2710                	// #10000
  437a28:	cmp	w1, w0
  437a2c:	cset	w0, eq  // eq = none
  437a30:	and	w0, w0, #0xff
  437a34:	cmp	w0, #0x0
  437a38:	b.eq	437a44 <ferror@plt+0x33a34>  // b.none
  437a3c:	mov	w0, #0x0                   	// #0
  437a40:	b	437ac0 <ferror@plt+0x33ab0>
  437a44:	ldr	w0, [sp, #12]
  437a48:	lsr	w0, w0, #8
  437a4c:	cmp	w0, #0x2fa
  437a50:	b.hi	437a74 <ferror@plt+0x33a64>  // b.pmore
  437a54:	ldr	w0, [sp, #12]
  437a58:	lsr	w1, w0, #8
  437a5c:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437a60:	add	x0, x0, #0x840
  437a64:	mov	w1, w1
  437a68:	ldrsh	w0, [x0, x1, lsl #1]
  437a6c:	mov	w2, w0
  437a70:	b	437a94 <ferror@plt+0x33a84>
  437a74:	ldr	w0, [sp, #12]
  437a78:	lsr	w0, w0, #8
  437a7c:	sub	w1, w0, #0xe00
  437a80:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437a84:	add	x0, x0, #0xe38
  437a88:	mov	w1, w1
  437a8c:	ldrsh	w0, [x0, x1, lsl #1]
  437a90:	mov	w2, w0
  437a94:	ldr	w0, [sp, #12]
  437a98:	and	w1, w0, #0xff
  437a9c:	adrp	x0, 462000 <ferror@plt+0x5dff0>
  437aa0:	add	x0, x0, #0x440
  437aa4:	mov	w1, w1
  437aa8:	sxtw	x2, w2
  437aac:	lsl	x2, x2, #8
  437ab0:	add	x1, x2, x1
  437ab4:	ldr	w0, [x0, x1, lsl #2]
  437ab8:	b	437ac0 <ferror@plt+0x33ab0>
  437abc:	mov	w0, #0xffffffff            	// #-1
  437ac0:	add	sp, sp, #0x10
  437ac4:	ret
  437ac8:	sub	sp, sp, #0x10
  437acc:	str	w0, [sp, #12]
  437ad0:	ldr	w0, [sp, #12]
  437ad4:	cmp	w0, #0x40
  437ad8:	b.ls	437af4 <ferror@plt+0x33ae4>  // b.plast
  437adc:	ldr	w0, [sp, #12]
  437ae0:	cmp	w0, #0x46
  437ae4:	b.hi	437af4 <ferror@plt+0x33ae4>  // b.pmore
  437ae8:	ldr	w0, [sp, #12]
  437aec:	sub	w0, w0, #0x37
  437af0:	b	437da0 <ferror@plt+0x33d90>
  437af4:	ldr	w0, [sp, #12]
  437af8:	cmp	w0, #0x60
  437afc:	b.ls	437b18 <ferror@plt+0x33b08>  // b.plast
  437b00:	ldr	w0, [sp, #12]
  437b04:	cmp	w0, #0x66
  437b08:	b.hi	437b18 <ferror@plt+0x33b08>  // b.pmore
  437b0c:	ldr	w0, [sp, #12]
  437b10:	sub	w0, w0, #0x57
  437b14:	b	437da0 <ferror@plt+0x33d90>
  437b18:	ldr	w1, [sp, #12]
  437b1c:	mov	w0, #0xfaff                	// #64255
  437b20:	movk	w0, #0x2, lsl #16
  437b24:	cmp	w1, w0
  437b28:	b.hi	437bd0 <ferror@plt+0x33bc0>  // b.pmore
  437b2c:	ldr	w0, [sp, #12]
  437b30:	lsr	w1, w0, #8
  437b34:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437b38:	add	x0, x0, #0x848
  437b3c:	mov	w1, w1
  437b40:	ldrsh	w1, [x0, x1, lsl #1]
  437b44:	mov	w0, #0x270f                	// #9999
  437b48:	cmp	w1, w0
  437b4c:	b.le	437b7c <ferror@plt+0x33b6c>
  437b50:	ldr	w0, [sp, #12]
  437b54:	lsr	w1, w0, #8
  437b58:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437b5c:	add	x0, x0, #0x848
  437b60:	mov	w1, w1
  437b64:	ldrsh	w1, [x0, x1, lsl #1]
  437b68:	mov	w0, #0x271d                	// #10013
  437b6c:	cmp	w1, w0
  437b70:	cset	w0, eq  // eq = none
  437b74:	and	w0, w0, #0xff
  437b78:	b	437ca4 <ferror@plt+0x33c94>
  437b7c:	ldr	w0, [sp, #12]
  437b80:	lsr	w1, w0, #8
  437b84:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437b88:	add	x0, x0, #0x848
  437b8c:	mov	w1, w1
  437b90:	ldrsh	w0, [x0, x1, lsl #1]
  437b94:	mov	w3, w0
  437b98:	ldr	w0, [sp, #12]
  437b9c:	and	w1, w0, #0xff
  437ba0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  437ba4:	add	x2, x0, #0xd48
  437ba8:	mov	w0, w1
  437bac:	sxtw	x1, w3
  437bb0:	lsl	x1, x1, #8
  437bb4:	add	x1, x2, x1
  437bb8:	add	x0, x1, x0
  437bbc:	ldrb	w0, [x0]
  437bc0:	cmp	w0, #0xd
  437bc4:	cset	w0, eq  // eq = none
  437bc8:	and	w0, w0, #0xff
  437bcc:	b	437ca4 <ferror@plt+0x33c94>
  437bd0:	ldr	w1, [sp, #12]
  437bd4:	mov	w0, #0xdffff               	// #917503
  437bd8:	cmp	w1, w0
  437bdc:	b.ls	437ca0 <ferror@plt+0x33c90>  // b.plast
  437be0:	ldr	w1, [sp, #12]
  437be4:	mov	w0, #0x10ffff              	// #1114111
  437be8:	cmp	w1, w0
  437bec:	b.hi	437ca0 <ferror@plt+0x33c90>  // b.pmore
  437bf0:	ldr	w0, [sp, #12]
  437bf4:	sub	w0, w0, #0xe0, lsl #12
  437bf8:	lsr	w1, w0, #8
  437bfc:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437c00:	add	x0, x0, #0xe40
  437c04:	mov	w1, w1
  437c08:	ldrsh	w1, [x0, x1, lsl #1]
  437c0c:	mov	w0, #0x270f                	// #9999
  437c10:	cmp	w1, w0
  437c14:	b.le	437c48 <ferror@plt+0x33c38>
  437c18:	ldr	w0, [sp, #12]
  437c1c:	sub	w0, w0, #0xe0, lsl #12
  437c20:	lsr	w1, w0, #8
  437c24:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437c28:	add	x0, x0, #0xe40
  437c2c:	mov	w1, w1
  437c30:	ldrsh	w1, [x0, x1, lsl #1]
  437c34:	mov	w0, #0x271d                	// #10013
  437c38:	cmp	w1, w0
  437c3c:	cset	w0, eq  // eq = none
  437c40:	and	w0, w0, #0xff
  437c44:	b	437ca4 <ferror@plt+0x33c94>
  437c48:	ldr	w0, [sp, #12]
  437c4c:	sub	w0, w0, #0xe0, lsl #12
  437c50:	lsr	w1, w0, #8
  437c54:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437c58:	add	x0, x0, #0xe40
  437c5c:	mov	w1, w1
  437c60:	ldrsh	w0, [x0, x1, lsl #1]
  437c64:	mov	w3, w0
  437c68:	ldr	w0, [sp, #12]
  437c6c:	and	w1, w0, #0xff
  437c70:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  437c74:	add	x2, x0, #0xd48
  437c78:	mov	w0, w1
  437c7c:	sxtw	x1, w3
  437c80:	lsl	x1, x1, #8
  437c84:	add	x1, x2, x1
  437c88:	add	x0, x1, x0
  437c8c:	ldrb	w0, [x0]
  437c90:	cmp	w0, #0xd
  437c94:	cset	w0, eq  // eq = none
  437c98:	and	w0, w0, #0xff
  437c9c:	b	437ca4 <ferror@plt+0x33c94>
  437ca0:	mov	w0, #0x0                   	// #0
  437ca4:	cmp	w0, #0x0
  437ca8:	b.eq	437d9c <ferror@plt+0x33d8c>  // b.none
  437cac:	ldr	w0, [sp, #12]
  437cb0:	lsr	w0, w0, #8
  437cb4:	cmp	w0, #0x2fa
  437cb8:	b.hi	437ce8 <ferror@plt+0x33cd8>  // b.pmore
  437cbc:	ldr	w0, [sp, #12]
  437cc0:	lsr	w1, w0, #8
  437cc4:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437cc8:	add	x0, x0, #0x840
  437ccc:	mov	w1, w1
  437cd0:	ldrsh	w1, [x0, x1, lsl #1]
  437cd4:	mov	w0, #0x2710                	// #10000
  437cd8:	cmp	w1, w0
  437cdc:	cset	w0, eq  // eq = none
  437ce0:	and	w0, w0, #0xff
  437ce4:	b	437d14 <ferror@plt+0x33d04>
  437ce8:	ldr	w0, [sp, #12]
  437cec:	lsr	w0, w0, #8
  437cf0:	sub	w1, w0, #0xe00
  437cf4:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437cf8:	add	x0, x0, #0xe38
  437cfc:	mov	w1, w1
  437d00:	ldrsh	w1, [x0, x1, lsl #1]
  437d04:	mov	w0, #0x2710                	// #10000
  437d08:	cmp	w1, w0
  437d0c:	cset	w0, eq  // eq = none
  437d10:	and	w0, w0, #0xff
  437d14:	cmp	w0, #0x0
  437d18:	b.eq	437d24 <ferror@plt+0x33d14>  // b.none
  437d1c:	mov	w0, #0x0                   	// #0
  437d20:	b	437da0 <ferror@plt+0x33d90>
  437d24:	ldr	w0, [sp, #12]
  437d28:	lsr	w0, w0, #8
  437d2c:	cmp	w0, #0x2fa
  437d30:	b.hi	437d54 <ferror@plt+0x33d44>  // b.pmore
  437d34:	ldr	w0, [sp, #12]
  437d38:	lsr	w1, w0, #8
  437d3c:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437d40:	add	x0, x0, #0x840
  437d44:	mov	w1, w1
  437d48:	ldrsh	w0, [x0, x1, lsl #1]
  437d4c:	mov	w2, w0
  437d50:	b	437d74 <ferror@plt+0x33d64>
  437d54:	ldr	w0, [sp, #12]
  437d58:	lsr	w0, w0, #8
  437d5c:	sub	w1, w0, #0xe00
  437d60:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  437d64:	add	x0, x0, #0xe38
  437d68:	mov	w1, w1
  437d6c:	ldrsh	w0, [x0, x1, lsl #1]
  437d70:	mov	w2, w0
  437d74:	ldr	w0, [sp, #12]
  437d78:	and	w1, w0, #0xff
  437d7c:	adrp	x0, 462000 <ferror@plt+0x5dff0>
  437d80:	add	x0, x0, #0x440
  437d84:	mov	w1, w1
  437d88:	sxtw	x2, w2
  437d8c:	lsl	x2, x2, #8
  437d90:	add	x1, x2, x1
  437d94:	ldr	w0, [x0, x1, lsl #2]
  437d98:	b	437da0 <ferror@plt+0x33d90>
  437d9c:	mov	w0, #0xffffffff            	// #-1
  437da0:	add	sp, sp, #0x10
  437da4:	ret
  437da8:	sub	sp, sp, #0x10
  437dac:	str	w0, [sp, #12]
  437db0:	ldr	w1, [sp, #12]
  437db4:	mov	w0, #0xfaff                	// #64255
  437db8:	movk	w0, #0x2, lsl #16
  437dbc:	cmp	w1, w0
  437dc0:	b.hi	437e58 <ferror@plt+0x33e48>  // b.pmore
  437dc4:	ldr	w0, [sp, #12]
  437dc8:	lsr	w1, w0, #8
  437dcc:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437dd0:	add	x0, x0, #0x848
  437dd4:	mov	w1, w1
  437dd8:	ldrsh	w1, [x0, x1, lsl #1]
  437ddc:	mov	w0, #0x270f                	// #9999
  437de0:	cmp	w1, w0
  437de4:	b.le	437e10 <ferror@plt+0x33e00>
  437de8:	ldr	w0, [sp, #12]
  437dec:	lsr	w1, w0, #8
  437df0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437df4:	add	x0, x0, #0x848
  437df8:	mov	w1, w1
  437dfc:	ldrsh	w0, [x0, x1, lsl #1]
  437e00:	mov	w1, w0
  437e04:	mov	w0, #0xffffd8f0            	// #-10000
  437e08:	add	w0, w1, w0
  437e0c:	b	437f1c <ferror@plt+0x33f0c>
  437e10:	ldr	w0, [sp, #12]
  437e14:	lsr	w1, w0, #8
  437e18:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437e1c:	add	x0, x0, #0x848
  437e20:	mov	w1, w1
  437e24:	ldrsh	w0, [x0, x1, lsl #1]
  437e28:	mov	w3, w0
  437e2c:	ldr	w0, [sp, #12]
  437e30:	and	w1, w0, #0xff
  437e34:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  437e38:	add	x2, x0, #0xd48
  437e3c:	mov	w0, w1
  437e40:	sxtw	x1, w3
  437e44:	lsl	x1, x1, #8
  437e48:	add	x1, x2, x1
  437e4c:	add	x0, x1, x0
  437e50:	ldrb	w0, [x0]
  437e54:	b	437f1c <ferror@plt+0x33f0c>
  437e58:	ldr	w1, [sp, #12]
  437e5c:	mov	w0, #0xdffff               	// #917503
  437e60:	cmp	w1, w0
  437e64:	b.ls	437f18 <ferror@plt+0x33f08>  // b.plast
  437e68:	ldr	w1, [sp, #12]
  437e6c:	mov	w0, #0x10ffff              	// #1114111
  437e70:	cmp	w1, w0
  437e74:	b.hi	437f18 <ferror@plt+0x33f08>  // b.pmore
  437e78:	ldr	w0, [sp, #12]
  437e7c:	sub	w0, w0, #0xe0, lsl #12
  437e80:	lsr	w1, w0, #8
  437e84:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437e88:	add	x0, x0, #0xe40
  437e8c:	mov	w1, w1
  437e90:	ldrsh	w1, [x0, x1, lsl #1]
  437e94:	mov	w0, #0x270f                	// #9999
  437e98:	cmp	w1, w0
  437e9c:	b.le	437ecc <ferror@plt+0x33ebc>
  437ea0:	ldr	w0, [sp, #12]
  437ea4:	sub	w0, w0, #0xe0, lsl #12
  437ea8:	lsr	w1, w0, #8
  437eac:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437eb0:	add	x0, x0, #0xe40
  437eb4:	mov	w1, w1
  437eb8:	ldrsh	w0, [x0, x1, lsl #1]
  437ebc:	mov	w1, w0
  437ec0:	mov	w0, #0xffffd8f0            	// #-10000
  437ec4:	add	w0, w1, w0
  437ec8:	b	437f1c <ferror@plt+0x33f0c>
  437ecc:	ldr	w0, [sp, #12]
  437ed0:	sub	w0, w0, #0xe0, lsl #12
  437ed4:	lsr	w1, w0, #8
  437ed8:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  437edc:	add	x0, x0, #0xe40
  437ee0:	mov	w1, w1
  437ee4:	ldrsh	w0, [x0, x1, lsl #1]
  437ee8:	mov	w3, w0
  437eec:	ldr	w0, [sp, #12]
  437ef0:	and	w1, w0, #0xff
  437ef4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  437ef8:	add	x2, x0, #0xd48
  437efc:	mov	w0, w1
  437f00:	sxtw	x1, w3
  437f04:	lsl	x1, x1, #8
  437f08:	add	x1, x2, x1
  437f0c:	add	x0, x1, x0
  437f10:	ldrb	w0, [x0]
  437f14:	b	437f1c <ferror@plt+0x33f0c>
  437f18:	mov	w0, #0x2                   	// #2
  437f1c:	add	sp, sp, #0x10
  437f20:	ret
  437f24:	stp	x29, x30, [sp, #-32]!
  437f28:	mov	x29, sp
  437f2c:	mov	x1, #0x0                   	// #0
  437f30:	mov	w0, #0x0                   	// #0
  437f34:	bl	404000 <setlocale@plt>
  437f38:	str	x0, [sp, #24]
  437f3c:	ldr	x0, [sp, #24]
  437f40:	cmp	x0, #0x0
  437f44:	b.ne	437f50 <ferror@plt+0x33f40>  // b.any
  437f48:	mov	w0, #0x0                   	// #0
  437f4c:	b	437fe8 <ferror@plt+0x33fd8>
  437f50:	ldr	x0, [sp, #24]
  437f54:	ldrb	w0, [x0]
  437f58:	cmp	w0, #0x74
  437f5c:	b.eq	437fb4 <ferror@plt+0x33fa4>  // b.none
  437f60:	cmp	w0, #0x74
  437f64:	b.gt	437fe4 <ferror@plt+0x33fd4>
  437f68:	cmp	w0, #0x61
  437f6c:	b.eq	437f7c <ferror@plt+0x33f6c>  // b.none
  437f70:	cmp	w0, #0x6c
  437f74:	b.eq	437f98 <ferror@plt+0x33f88>  // b.none
  437f78:	b	437fe4 <ferror@plt+0x33fd4>
  437f7c:	ldr	x0, [sp, #24]
  437f80:	add	x0, x0, #0x1
  437f84:	ldrb	w0, [x0]
  437f88:	cmp	w0, #0x7a
  437f8c:	b.ne	437fd0 <ferror@plt+0x33fc0>  // b.any
  437f90:	mov	w0, #0x1                   	// #1
  437f94:	b	437fe8 <ferror@plt+0x33fd8>
  437f98:	ldr	x0, [sp, #24]
  437f9c:	add	x0, x0, #0x1
  437fa0:	ldrb	w0, [x0]
  437fa4:	cmp	w0, #0x74
  437fa8:	b.ne	437fd8 <ferror@plt+0x33fc8>  // b.any
  437fac:	mov	w0, #0x2                   	// #2
  437fb0:	b	437fe8 <ferror@plt+0x33fd8>
  437fb4:	ldr	x0, [sp, #24]
  437fb8:	add	x0, x0, #0x1
  437fbc:	ldrb	w0, [x0]
  437fc0:	cmp	w0, #0x72
  437fc4:	b.ne	437fe0 <ferror@plt+0x33fd0>  // b.any
  437fc8:	mov	w0, #0x1                   	// #1
  437fcc:	b	437fe8 <ferror@plt+0x33fd8>
  437fd0:	nop
  437fd4:	b	437fe4 <ferror@plt+0x33fd4>
  437fd8:	nop
  437fdc:	b	437fe4 <ferror@plt+0x33fd4>
  437fe0:	nop
  437fe4:	mov	w0, #0x0                   	// #0
  437fe8:	ldp	x29, x30, [sp], #32
  437fec:	ret
  437ff0:	stp	x29, x30, [sp, #-64]!
  437ff4:	mov	x29, sp
  437ff8:	str	x0, [sp, #40]
  437ffc:	str	x1, [sp, #32]
  438000:	str	w2, [sp, #28]
  438004:	ldr	x0, [sp, #40]
  438008:	ldr	x0, [x0]
  43800c:	str	x0, [sp, #56]
  438010:	str	wzr, [sp, #52]
  438014:	b	438284 <ferror@plt+0x34274>
  438018:	ldr	x0, [sp, #56]
  43801c:	bl	439f54 <ferror@plt+0x35f44>
  438020:	str	w0, [sp, #48]
  438024:	ldr	w1, [sp, #48]
  438028:	mov	w0, #0xfaff                	// #64255
  43802c:	movk	w0, #0x2, lsl #16
  438030:	cmp	w1, w0
  438034:	b.hi	438100 <ferror@plt+0x340f0>  // b.pmore
  438038:	ldr	w0, [sp, #48]
  43803c:	lsr	w1, w0, #8
  438040:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438044:	add	x0, x0, #0x848
  438048:	mov	w1, w1
  43804c:	ldrsh	w1, [x0, x1, lsl #1]
  438050:	mov	w0, #0x270f                	// #9999
  438054:	cmp	w1, w0
  438058:	b.le	43809c <ferror@plt+0x3408c>
  43805c:	ldr	w0, [sp, #48]
  438060:	lsr	w1, w0, #8
  438064:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438068:	add	x0, x0, #0x848
  43806c:	mov	w1, w1
  438070:	ldrsh	w0, [x0, x1, lsl #1]
  438074:	mov	w1, w0
  438078:	mov	w0, #0xffffd8f0            	// #-10000
  43807c:	add	w0, w1, w0
  438080:	mov	w1, #0x1c00                	// #7168
  438084:	lsr	w0, w1, w0
  438088:	and	w0, w0, #0x1
  43808c:	cmp	w0, #0x0
  438090:	cset	w0, ne  // ne = any
  438094:	and	w0, w0, #0xff
  438098:	b	4381f8 <ferror@plt+0x341e8>
  43809c:	ldr	w0, [sp, #48]
  4380a0:	lsr	w1, w0, #8
  4380a4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4380a8:	add	x0, x0, #0x848
  4380ac:	mov	w1, w1
  4380b0:	ldrsh	w0, [x0, x1, lsl #1]
  4380b4:	mov	w3, w0
  4380b8:	ldr	w0, [sp, #48]
  4380bc:	and	w1, w0, #0xff
  4380c0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4380c4:	add	x2, x0, #0xd48
  4380c8:	mov	w0, w1
  4380cc:	sxtw	x1, w3
  4380d0:	lsl	x1, x1, #8
  4380d4:	add	x1, x2, x1
  4380d8:	add	x0, x1, x0
  4380dc:	ldrb	w0, [x0]
  4380e0:	mov	w1, w0
  4380e4:	mov	w0, #0x1c00                	// #7168
  4380e8:	lsr	w0, w0, w1
  4380ec:	and	w0, w0, #0x1
  4380f0:	cmp	w0, #0x0
  4380f4:	cset	w0, ne  // ne = any
  4380f8:	and	w0, w0, #0xff
  4380fc:	b	4381f8 <ferror@plt+0x341e8>
  438100:	ldr	w1, [sp, #48]
  438104:	mov	w0, #0xdffff               	// #917503
  438108:	cmp	w1, w0
  43810c:	b.ls	4381f4 <ferror@plt+0x341e4>  // b.plast
  438110:	ldr	w1, [sp, #48]
  438114:	mov	w0, #0x10ffff              	// #1114111
  438118:	cmp	w1, w0
  43811c:	b.hi	4381f4 <ferror@plt+0x341e4>  // b.pmore
  438120:	ldr	w0, [sp, #48]
  438124:	sub	w0, w0, #0xe0, lsl #12
  438128:	lsr	w1, w0, #8
  43812c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438130:	add	x0, x0, #0xe40
  438134:	mov	w1, w1
  438138:	ldrsh	w1, [x0, x1, lsl #1]
  43813c:	mov	w0, #0x270f                	// #9999
  438140:	cmp	w1, w0
  438144:	b.le	43818c <ferror@plt+0x3417c>
  438148:	ldr	w0, [sp, #48]
  43814c:	sub	w0, w0, #0xe0, lsl #12
  438150:	lsr	w1, w0, #8
  438154:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438158:	add	x0, x0, #0xe40
  43815c:	mov	w1, w1
  438160:	ldrsh	w0, [x0, x1, lsl #1]
  438164:	mov	w1, w0
  438168:	mov	w0, #0xffffd8f0            	// #-10000
  43816c:	add	w0, w1, w0
  438170:	mov	w1, #0x1c00                	// #7168
  438174:	lsr	w0, w1, w0
  438178:	and	w0, w0, #0x1
  43817c:	cmp	w0, #0x0
  438180:	cset	w0, ne  // ne = any
  438184:	and	w0, w0, #0xff
  438188:	b	4381f8 <ferror@plt+0x341e8>
  43818c:	ldr	w0, [sp, #48]
  438190:	sub	w0, w0, #0xe0, lsl #12
  438194:	lsr	w1, w0, #8
  438198:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43819c:	add	x0, x0, #0xe40
  4381a0:	mov	w1, w1
  4381a4:	ldrsh	w0, [x0, x1, lsl #1]
  4381a8:	mov	w3, w0
  4381ac:	ldr	w0, [sp, #48]
  4381b0:	and	w1, w0, #0xff
  4381b4:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4381b8:	add	x2, x0, #0xd48
  4381bc:	mov	w0, w1
  4381c0:	sxtw	x1, w3
  4381c4:	lsl	x1, x1, #8
  4381c8:	add	x1, x2, x1
  4381cc:	add	x0, x1, x0
  4381d0:	ldrb	w0, [x0]
  4381d4:	mov	w1, w0
  4381d8:	mov	w0, #0x1c00                	// #7168
  4381dc:	lsr	w0, w0, w1
  4381e0:	and	w0, w0, #0x1
  4381e4:	cmp	w0, #0x0
  4381e8:	cset	w0, ne  // ne = any
  4381ec:	and	w0, w0, #0xff
  4381f0:	b	4381f8 <ferror@plt+0x341e8>
  4381f4:	mov	w0, #0x0                   	// #0
  4381f8:	cmp	w0, #0x0
  4381fc:	b.eq	438298 <ferror@plt+0x34288>  // b.none
  438200:	ldr	w0, [sp, #28]
  438204:	cmp	w0, #0x0
  438208:	b.eq	438218 <ferror@plt+0x34208>  // b.none
  43820c:	ldr	w0, [sp, #48]
  438210:	cmp	w0, #0x307
  438214:	b.eq	438254 <ferror@plt+0x34244>  // b.none
  438218:	ldr	x0, [sp, #32]
  43821c:	cmp	x0, #0x0
  438220:	b.eq	438234 <ferror@plt+0x34224>  // b.none
  438224:	ldrsw	x0, [sp, #52]
  438228:	ldr	x1, [sp, #32]
  43822c:	add	x0, x1, x0
  438230:	b	438238 <ferror@plt+0x34228>
  438234:	mov	x0, #0x0                   	// #0
  438238:	mov	x1, x0
  43823c:	ldr	w0, [sp, #48]
  438240:	bl	43a328 <ferror@plt+0x36318>
  438244:	mov	w1, w0
  438248:	ldr	w0, [sp, #52]
  43824c:	add	w0, w0, w1
  438250:	str	w0, [sp, #52]
  438254:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  438258:	add	x0, x0, #0x960
  43825c:	ldr	x1, [x0]
  438260:	ldr	x0, [sp, #56]
  438264:	ldrb	w0, [x0]
  438268:	and	x0, x0, #0xff
  43826c:	add	x0, x1, x0
  438270:	ldrb	w0, [x0]
  438274:	and	x0, x0, #0xff
  438278:	ldr	x1, [sp, #56]
  43827c:	add	x0, x1, x0
  438280:	str	x0, [sp, #56]
  438284:	ldr	x0, [sp, #56]
  438288:	ldrb	w0, [x0]
  43828c:	cmp	w0, #0x0
  438290:	b.ne	438018 <ferror@plt+0x34008>  // b.any
  438294:	b	43829c <ferror@plt+0x3428c>
  438298:	nop
  43829c:	ldr	x0, [sp, #40]
  4382a0:	ldr	x1, [sp, #56]
  4382a4:	str	x1, [x0]
  4382a8:	ldr	w0, [sp, #52]
  4382ac:	ldp	x29, x30, [sp], #64
  4382b0:	ret
  4382b4:	stp	x29, x30, [sp, #-64]!
  4382b8:	mov	x29, sp
  4382bc:	str	x0, [sp, #40]
  4382c0:	str	w1, [sp, #36]
  4382c4:	str	w2, [sp, #32]
  4382c8:	str	w3, [sp, #28]
  4382cc:	ldrsw	x1, [sp, #36]
  4382d0:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  4382d4:	add	x0, x0, #0x5b0
  4382d8:	add	x0, x1, x0
  4382dc:	str	x0, [sp, #56]
  4382e0:	ldr	w0, [sp, #32]
  4382e4:	cmp	w0, #0x8
  4382e8:	b.eq	43831c <ferror@plt+0x3430c>  // b.none
  4382ec:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  4382f0:	add	x0, x0, #0x960
  4382f4:	ldr	x1, [x0]
  4382f8:	ldr	x0, [sp, #56]
  4382fc:	ldrb	w0, [x0]
  438300:	and	x0, x0, #0xff
  438304:	add	x0, x1, x0
  438308:	ldrb	w0, [x0]
  43830c:	and	x0, x0, #0xff
  438310:	ldr	x1, [sp, #56]
  438314:	add	x0, x1, x0
  438318:	str	x0, [sp, #56]
  43831c:	ldr	w0, [sp, #28]
  438320:	cmp	w0, #0x1
  438324:	b.ne	438340 <ferror@plt+0x34330>  // b.any
  438328:	ldr	x0, [sp, #56]
  43832c:	bl	403530 <strlen@plt>
  438330:	add	x0, x0, #0x1
  438334:	ldr	x1, [sp, #56]
  438338:	add	x0, x1, x0
  43833c:	str	x0, [sp, #56]
  438340:	ldr	x0, [sp, #56]
  438344:	bl	403530 <strlen@plt>
  438348:	str	w0, [sp, #52]
  43834c:	ldr	x0, [sp, #40]
  438350:	cmp	x0, #0x0
  438354:	b.eq	43836c <ferror@plt+0x3435c>  // b.none
  438358:	ldrsw	x0, [sp, #52]
  43835c:	mov	x2, x0
  438360:	ldr	x1, [sp, #56]
  438364:	ldr	x0, [sp, #40]
  438368:	bl	4034c0 <memcpy@plt>
  43836c:	ldr	w0, [sp, #52]
  438370:	ldp	x29, x30, [sp], #64
  438374:	ret
  438378:	stp	x29, x30, [sp, #-192]!
  43837c:	mov	x29, sp
  438380:	str	x0, [sp, #40]
  438384:	str	x1, [sp, #32]
  438388:	str	x2, [sp, #24]
  43838c:	str	w3, [sp, #20]
  438390:	ldr	x0, [sp, #40]
  438394:	str	x0, [sp, #120]
  438398:	str	xzr, [sp, #152]
  43839c:	str	xzr, [sp, #184]
  4383a0:	str	wzr, [sp, #180]
  4383a4:	b	438a34 <ferror@plt+0x34a24>
  4383a8:	ldr	x0, [sp, #120]
  4383ac:	bl	439f54 <ferror@plt+0x35f44>
  4383b0:	str	w0, [sp, #148]
  4383b4:	ldr	w1, [sp, #148]
  4383b8:	mov	w0, #0xfaff                	// #64255
  4383bc:	movk	w0, #0x2, lsl #16
  4383c0:	cmp	w1, w0
  4383c4:	b.hi	43845c <ferror@plt+0x3444c>  // b.pmore
  4383c8:	ldr	w0, [sp, #148]
  4383cc:	lsr	w1, w0, #8
  4383d0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4383d4:	add	x0, x0, #0x848
  4383d8:	mov	w1, w1
  4383dc:	ldrsh	w1, [x0, x1, lsl #1]
  4383e0:	mov	w0, #0x270f                	// #9999
  4383e4:	cmp	w1, w0
  4383e8:	b.le	438414 <ferror@plt+0x34404>
  4383ec:	ldr	w0, [sp, #148]
  4383f0:	lsr	w1, w0, #8
  4383f4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4383f8:	add	x0, x0, #0x848
  4383fc:	mov	w1, w1
  438400:	ldrsh	w0, [x0, x1, lsl #1]
  438404:	mov	w1, w0
  438408:	mov	w0, #0xffffd8f0            	// #-10000
  43840c:	add	w0, w1, w0
  438410:	b	438520 <ferror@plt+0x34510>
  438414:	ldr	w0, [sp, #148]
  438418:	lsr	w1, w0, #8
  43841c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438420:	add	x0, x0, #0x848
  438424:	mov	w1, w1
  438428:	ldrsh	w0, [x0, x1, lsl #1]
  43842c:	mov	w3, w0
  438430:	ldr	w0, [sp, #148]
  438434:	and	w1, w0, #0xff
  438438:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  43843c:	add	x2, x0, #0xd48
  438440:	mov	w0, w1
  438444:	sxtw	x1, w3
  438448:	lsl	x1, x1, #8
  43844c:	add	x1, x2, x1
  438450:	add	x0, x1, x0
  438454:	ldrb	w0, [x0]
  438458:	b	438520 <ferror@plt+0x34510>
  43845c:	ldr	w1, [sp, #148]
  438460:	mov	w0, #0xdffff               	// #917503
  438464:	cmp	w1, w0
  438468:	b.ls	43851c <ferror@plt+0x3450c>  // b.plast
  43846c:	ldr	w1, [sp, #148]
  438470:	mov	w0, #0x10ffff              	// #1114111
  438474:	cmp	w1, w0
  438478:	b.hi	43851c <ferror@plt+0x3450c>  // b.pmore
  43847c:	ldr	w0, [sp, #148]
  438480:	sub	w0, w0, #0xe0, lsl #12
  438484:	lsr	w1, w0, #8
  438488:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43848c:	add	x0, x0, #0xe40
  438490:	mov	w1, w1
  438494:	ldrsh	w1, [x0, x1, lsl #1]
  438498:	mov	w0, #0x270f                	// #9999
  43849c:	cmp	w1, w0
  4384a0:	b.le	4384d0 <ferror@plt+0x344c0>
  4384a4:	ldr	w0, [sp, #148]
  4384a8:	sub	w0, w0, #0xe0, lsl #12
  4384ac:	lsr	w1, w0, #8
  4384b0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4384b4:	add	x0, x0, #0xe40
  4384b8:	mov	w1, w1
  4384bc:	ldrsh	w0, [x0, x1, lsl #1]
  4384c0:	mov	w1, w0
  4384c4:	mov	w0, #0xffffd8f0            	// #-10000
  4384c8:	add	w0, w1, w0
  4384cc:	b	438520 <ferror@plt+0x34510>
  4384d0:	ldr	w0, [sp, #148]
  4384d4:	sub	w0, w0, #0xe0, lsl #12
  4384d8:	lsr	w1, w0, #8
  4384dc:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4384e0:	add	x0, x0, #0xe40
  4384e4:	mov	w1, w1
  4384e8:	ldrsh	w0, [x0, x1, lsl #1]
  4384ec:	mov	w3, w0
  4384f0:	ldr	w0, [sp, #148]
  4384f4:	and	w1, w0, #0xff
  4384f8:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4384fc:	add	x2, x0, #0xd48
  438500:	mov	w0, w1
  438504:	sxtw	x1, w3
  438508:	lsl	x1, x1, #8
  43850c:	add	x1, x2, x1
  438510:	add	x0, x1, x0
  438514:	ldrb	w0, [x0]
  438518:	b	438520 <ferror@plt+0x34510>
  43851c:	mov	w0, #0x2                   	// #2
  438520:	str	w0, [sp, #144]
  438524:	ldr	x0, [sp, #120]
  438528:	str	x0, [sp, #152]
  43852c:	ldr	x1, [sp, #120]
  438530:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  438534:	add	x0, x0, #0x960
  438538:	ldr	x2, [x0]
  43853c:	ldr	x0, [sp, #120]
  438540:	ldrb	w0, [x0]
  438544:	and	x0, x0, #0xff
  438548:	add	x0, x2, x0
  43854c:	ldrb	w0, [x0]
  438550:	and	x0, x0, #0xff
  438554:	add	x0, x1, x0
  438558:	str	x0, [sp, #120]
  43855c:	ldr	w0, [sp, #20]
  438560:	cmp	w0, #0x2
  438564:	b.ne	43869c <ferror@plt+0x3468c>  // b.any
  438568:	ldr	w0, [sp, #148]
  43856c:	cmp	w0, #0x69
  438570:	b.ne	438580 <ferror@plt+0x34570>  // b.any
  438574:	mov	w0, #0x1                   	// #1
  438578:	str	w0, [sp, #180]
  43857c:	b	43869c <ferror@plt+0x3468c>
  438580:	ldr	w0, [sp, #180]
  438584:	cmp	w0, #0x0
  438588:	b.eq	438680 <ferror@plt+0x34670>  // b.none
  43858c:	add	x0, sp, #0x30
  438590:	mov	x3, #0x12                  	// #18
  438594:	mov	x2, x0
  438598:	mov	w1, #0x0                   	// #0
  43859c:	ldr	w0, [sp, #148]
  4385a0:	bl	43e574 <ferror@plt+0x3a564>
  4385a4:	str	x0, [sp, #136]
  4385a8:	str	xzr, [sp, #168]
  4385ac:	b	438628 <ferror@plt+0x34618>
  4385b0:	ldr	x0, [sp, #168]
  4385b4:	lsl	x0, x0, #2
  4385b8:	add	x1, sp, #0x30
  4385bc:	ldr	w0, [x1, x0]
  4385c0:	cmp	w0, #0x307
  4385c4:	b.eq	43861c <ferror@plt+0x3460c>  // b.none
  4385c8:	ldr	x0, [sp, #168]
  4385cc:	lsl	x0, x0, #2
  4385d0:	add	x1, sp, #0x30
  4385d4:	ldr	w0, [x1, x0]
  4385d8:	bl	436eb4 <ferror@plt+0x32ea4>
  4385dc:	mov	w2, w0
  4385e0:	ldr	x0, [sp, #24]
  4385e4:	cmp	x0, #0x0
  4385e8:	b.eq	4385fc <ferror@plt+0x345ec>  // b.none
  4385ec:	ldr	x1, [sp, #24]
  4385f0:	ldr	x0, [sp, #184]
  4385f4:	add	x0, x1, x0
  4385f8:	b	438600 <ferror@plt+0x345f0>
  4385fc:	mov	x0, #0x0                   	// #0
  438600:	mov	x1, x0
  438604:	mov	w0, w2
  438608:	bl	43a328 <ferror@plt+0x36318>
  43860c:	sxtw	x0, w0
  438610:	ldr	x1, [sp, #184]
  438614:	add	x0, x1, x0
  438618:	str	x0, [sp, #184]
  43861c:	ldr	x0, [sp, #168]
  438620:	add	x0, x0, #0x1
  438624:	str	x0, [sp, #168]
  438628:	ldr	x1, [sp, #168]
  43862c:	ldr	x0, [sp, #136]
  438630:	cmp	x1, x0
  438634:	b.cc	4385b0 <ferror@plt+0x345a0>  // b.lo, b.ul, b.last
  438638:	ldr	x0, [sp, #24]
  43863c:	cmp	x0, #0x0
  438640:	b.eq	438654 <ferror@plt+0x34644>  // b.none
  438644:	ldr	x1, [sp, #24]
  438648:	ldr	x0, [sp, #184]
  43864c:	add	x0, x1, x0
  438650:	b	438658 <ferror@plt+0x34648>
  438654:	mov	x0, #0x0                   	// #0
  438658:	add	x3, sp, #0x78
  43865c:	mov	w2, #0x1                   	// #1
  438660:	mov	x1, x0
  438664:	mov	x0, x3
  438668:	bl	437ff0 <ferror@plt+0x33fe0>
  43866c:	sxtw	x0, w0
  438670:	ldr	x1, [sp, #184]
  438674:	add	x0, x1, x0
  438678:	str	x0, [sp, #184]
  43867c:	b	438a34 <ferror@plt+0x34a24>
  438680:	ldr	w0, [sp, #144]
  438684:	mov	w1, #0x1c00                	// #7168
  438688:	lsr	w0, w1, w0
  43868c:	and	w0, w0, #0x1
  438690:	cmp	w0, #0x0
  438694:	b.ne	43869c <ferror@plt+0x3468c>  // b.any
  438698:	str	wzr, [sp, #180]
  43869c:	ldr	w0, [sp, #20]
  4386a0:	cmp	w0, #0x1
  4386a4:	b.ne	4386f4 <ferror@plt+0x346e4>  // b.any
  4386a8:	ldr	w0, [sp, #148]
  4386ac:	cmp	w0, #0x69
  4386b0:	b.ne	4386f4 <ferror@plt+0x346e4>  // b.any
  4386b4:	ldr	x0, [sp, #24]
  4386b8:	cmp	x0, #0x0
  4386bc:	b.eq	4386d0 <ferror@plt+0x346c0>  // b.none
  4386c0:	ldr	x1, [sp, #24]
  4386c4:	ldr	x0, [sp, #184]
  4386c8:	add	x0, x1, x0
  4386cc:	b	4386d4 <ferror@plt+0x346c4>
  4386d0:	mov	x0, #0x0                   	// #0
  4386d4:	mov	x1, x0
  4386d8:	mov	w0, #0x130                 	// #304
  4386dc:	bl	43a328 <ferror@plt+0x36318>
  4386e0:	sxtw	x0, w0
  4386e4:	ldr	x1, [sp, #184]
  4386e8:	add	x0, x1, x0
  4386ec:	str	x0, [sp, #184]
  4386f0:	b	438a34 <ferror@plt+0x34a24>
  4386f4:	ldr	w0, [sp, #148]
  4386f8:	cmp	w0, #0x345
  4386fc:	b.ne	438784 <ferror@plt+0x34774>  // b.any
  438700:	ldr	x0, [sp, #24]
  438704:	cmp	x0, #0x0
  438708:	b.eq	43871c <ferror@plt+0x3470c>  // b.none
  43870c:	ldr	x1, [sp, #24]
  438710:	ldr	x0, [sp, #184]
  438714:	add	x0, x1, x0
  438718:	b	438720 <ferror@plt+0x34710>
  43871c:	mov	x0, #0x0                   	// #0
  438720:	add	x3, sp, #0x78
  438724:	mov	w2, #0x0                   	// #0
  438728:	mov	x1, x0
  43872c:	mov	x0, x3
  438730:	bl	437ff0 <ferror@plt+0x33fe0>
  438734:	sxtw	x0, w0
  438738:	ldr	x1, [sp, #184]
  43873c:	add	x0, x1, x0
  438740:	str	x0, [sp, #184]
  438744:	ldr	x0, [sp, #24]
  438748:	cmp	x0, #0x0
  43874c:	b.eq	438760 <ferror@plt+0x34750>  // b.none
  438750:	ldr	x1, [sp, #24]
  438754:	ldr	x0, [sp, #184]
  438758:	add	x0, x1, x0
  43875c:	b	438764 <ferror@plt+0x34754>
  438760:	mov	x0, #0x0                   	// #0
  438764:	mov	x1, x0
  438768:	mov	w0, #0x399                 	// #921
  43876c:	bl	43a328 <ferror@plt+0x36318>
  438770:	sxtw	x0, w0
  438774:	ldr	x1, [sp, #184]
  438778:	add	x0, x1, x0
  43877c:	str	x0, [sp, #184]
  438780:	b	438a34 <ferror@plt+0x34a24>
  438784:	ldr	w0, [sp, #144]
  438788:	mov	w1, #0x120                 	// #288
  43878c:	lsr	w0, w1, w0
  438790:	and	w0, w0, #0x1
  438794:	cmp	w0, #0x0
  438798:	b.eq	4389d8 <ferror@plt+0x349c8>  // b.none
  43879c:	ldr	w0, [sp, #148]
  4387a0:	lsr	w0, w0, #8
  4387a4:	cmp	w0, #0x2fa
  4387a8:	b.hi	4387d8 <ferror@plt+0x347c8>  // b.pmore
  4387ac:	ldr	w0, [sp, #148]
  4387b0:	lsr	w1, w0, #8
  4387b4:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  4387b8:	add	x0, x0, #0x840
  4387bc:	mov	w1, w1
  4387c0:	ldrsh	w1, [x0, x1, lsl #1]
  4387c4:	mov	w0, #0x2710                	// #10000
  4387c8:	cmp	w1, w0
  4387cc:	cset	w0, eq  // eq = none
  4387d0:	and	w0, w0, #0xff
  4387d4:	b	438804 <ferror@plt+0x347f4>
  4387d8:	ldr	w0, [sp, #148]
  4387dc:	lsr	w0, w0, #8
  4387e0:	sub	w1, w0, #0xe00
  4387e4:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  4387e8:	add	x0, x0, #0xe38
  4387ec:	mov	w1, w1
  4387f0:	ldrsh	w1, [x0, x1, lsl #1]
  4387f4:	mov	w0, #0x2710                	// #10000
  4387f8:	cmp	w1, w0
  4387fc:	cset	w0, eq  // eq = none
  438800:	and	w0, w0, #0xff
  438804:	cmp	w0, #0x0
  438808:	b.eq	438814 <ferror@plt+0x34804>  // b.none
  43880c:	mov	w0, #0x0                   	// #0
  438810:	b	438888 <ferror@plt+0x34878>
  438814:	ldr	w0, [sp, #148]
  438818:	lsr	w0, w0, #8
  43881c:	cmp	w0, #0x2fa
  438820:	b.hi	438844 <ferror@plt+0x34834>  // b.pmore
  438824:	ldr	w0, [sp, #148]
  438828:	lsr	w1, w0, #8
  43882c:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  438830:	add	x0, x0, #0x840
  438834:	mov	w1, w1
  438838:	ldrsh	w0, [x0, x1, lsl #1]
  43883c:	mov	w2, w0
  438840:	b	438864 <ferror@plt+0x34854>
  438844:	ldr	w0, [sp, #148]
  438848:	lsr	w0, w0, #8
  43884c:	sub	w1, w0, #0xe00
  438850:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  438854:	add	x0, x0, #0xe38
  438858:	mov	w1, w1
  43885c:	ldrsh	w0, [x0, x1, lsl #1]
  438860:	mov	w2, w0
  438864:	ldr	w0, [sp, #148]
  438868:	and	w1, w0, #0xff
  43886c:	adrp	x0, 462000 <ferror@plt+0x5dff0>
  438870:	add	x0, x0, #0x440
  438874:	mov	w1, w1
  438878:	sxtw	x2, w2
  43887c:	lsl	x2, x2, #8
  438880:	add	x1, x2, x1
  438884:	ldr	w0, [x0, x1, lsl #2]
  438888:	str	w0, [sp, #176]
  43888c:	ldr	w1, [sp, #176]
  438890:	mov	w0, #0xffffff              	// #16777215
  438894:	cmp	w1, w0
  438898:	b.ls	438900 <ferror@plt+0x348f0>  // b.plast
  43889c:	ldr	x0, [sp, #24]
  4388a0:	cmp	x0, #0x0
  4388a4:	b.eq	4388b8 <ferror@plt+0x348a8>  // b.none
  4388a8:	ldr	x1, [sp, #24]
  4388ac:	ldr	x0, [sp, #184]
  4388b0:	add	x0, x1, x0
  4388b4:	b	4388bc <ferror@plt+0x348ac>
  4388b8:	mov	x0, #0x0                   	// #0
  4388bc:	ldr	w2, [sp, #176]
  4388c0:	mov	w1, #0xff000000            	// #-16777216
  4388c4:	add	w1, w2, w1
  4388c8:	mov	w4, w1
  4388cc:	ldr	w1, [sp, #144]
  4388d0:	cmp	w1, #0x5
  4388d4:	cset	w1, ne  // ne = any
  4388d8:	and	w1, w1, #0xff
  4388dc:	mov	w3, w1
  4388e0:	ldr	w2, [sp, #144]
  4388e4:	mov	w1, w4
  4388e8:	bl	4382b4 <ferror@plt+0x342a4>
  4388ec:	sxtw	x0, w0
  4388f0:	ldr	x1, [sp, #184]
  4388f4:	add	x0, x1, x0
  4388f8:	str	x0, [sp, #184]
  4388fc:	b	438a34 <ferror@plt+0x34a24>
  438900:	ldr	w0, [sp, #144]
  438904:	cmp	w0, #0x8
  438908:	b.ne	438988 <ferror@plt+0x34978>  // b.any
  43890c:	str	wzr, [sp, #164]
  438910:	b	43897c <ferror@plt+0x3496c>
  438914:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  438918:	add	x2, x0, #0x438
  43891c:	ldr	w1, [sp, #164]
  438920:	mov	x0, x1
  438924:	lsl	x0, x0, #1
  438928:	add	x0, x0, x1
  43892c:	lsl	x0, x0, #2
  438930:	add	x0, x2, x0
  438934:	ldr	w0, [x0]
  438938:	ldr	w1, [sp, #148]
  43893c:	cmp	w1, w0
  438940:	b.ne	438970 <ferror@plt+0x34960>  // b.any
  438944:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  438948:	add	x2, x0, #0x438
  43894c:	ldr	w1, [sp, #164]
  438950:	mov	x0, x1
  438954:	lsl	x0, x0, #1
  438958:	add	x0, x0, x1
  43895c:	lsl	x0, x0, #2
  438960:	add	x0, x2, x0
  438964:	ldr	w0, [x0, #4]
  438968:	str	w0, [sp, #176]
  43896c:	b	438988 <ferror@plt+0x34978>
  438970:	ldr	w0, [sp, #164]
  438974:	add	w0, w0, #0x1
  438978:	str	w0, [sp, #164]
  43897c:	ldr	w0, [sp, #164]
  438980:	cmp	w0, #0x1e
  438984:	b.ls	438914 <ferror@plt+0x34904>  // b.plast
  438988:	ldr	w0, [sp, #176]
  43898c:	cmp	w0, #0x0
  438990:	b.eq	43899c <ferror@plt+0x3498c>  // b.none
  438994:	ldr	w0, [sp, #176]
  438998:	b	4389a0 <ferror@plt+0x34990>
  43899c:	ldr	w0, [sp, #148]
  4389a0:	ldr	x1, [sp, #24]
  4389a4:	cmp	x1, #0x0
  4389a8:	b.eq	4389bc <ferror@plt+0x349ac>  // b.none
  4389ac:	ldr	x2, [sp, #24]
  4389b0:	ldr	x1, [sp, #184]
  4389b4:	add	x1, x2, x1
  4389b8:	b	4389c0 <ferror@plt+0x349b0>
  4389bc:	mov	x1, #0x0                   	// #0
  4389c0:	bl	43a328 <ferror@plt+0x36318>
  4389c4:	sxtw	x0, w0
  4389c8:	ldr	x1, [sp, #184]
  4389cc:	add	x0, x1, x0
  4389d0:	str	x0, [sp, #184]
  4389d4:	b	438a34 <ferror@plt+0x34a24>
  4389d8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  4389dc:	add	x0, x0, #0x960
  4389e0:	ldr	x1, [x0]
  4389e4:	ldr	x0, [sp, #152]
  4389e8:	ldrb	w0, [x0]
  4389ec:	and	x0, x0, #0xff
  4389f0:	add	x0, x1, x0
  4389f4:	ldrb	w0, [x0]
  4389f8:	and	x0, x0, #0xff
  4389fc:	str	x0, [sp, #128]
  438a00:	ldr	x0, [sp, #24]
  438a04:	cmp	x0, #0x0
  438a08:	b.eq	438a24 <ferror@plt+0x34a14>  // b.none
  438a0c:	ldr	x1, [sp, #24]
  438a10:	ldr	x0, [sp, #184]
  438a14:	add	x0, x1, x0
  438a18:	ldr	x2, [sp, #128]
  438a1c:	ldr	x1, [sp, #152]
  438a20:	bl	4034c0 <memcpy@plt>
  438a24:	ldr	x1, [sp, #184]
  438a28:	ldr	x0, [sp, #128]
  438a2c:	add	x0, x1, x0
  438a30:	str	x0, [sp, #184]
  438a34:	ldr	x0, [sp, #32]
  438a38:	cmp	x0, #0x0
  438a3c:	b.lt	438a58 <ferror@plt+0x34a48>  // b.tstop
  438a40:	ldr	x0, [sp, #32]
  438a44:	ldr	x1, [sp, #40]
  438a48:	add	x1, x1, x0
  438a4c:	ldr	x0, [sp, #120]
  438a50:	cmp	x1, x0
  438a54:	b.ls	438a68 <ferror@plt+0x34a58>  // b.plast
  438a58:	ldr	x0, [sp, #120]
  438a5c:	ldrb	w0, [x0]
  438a60:	cmp	w0, #0x0
  438a64:	b.ne	4383a8 <ferror@plt+0x34398>  // b.any
  438a68:	ldr	x0, [sp, #184]
  438a6c:	ldp	x29, x30, [sp], #192
  438a70:	ret
  438a74:	stp	x29, x30, [sp, #-64]!
  438a78:	mov	x29, sp
  438a7c:	str	x0, [sp, #24]
  438a80:	str	x1, [sp, #16]
  438a84:	ldr	x0, [sp, #24]
  438a88:	cmp	x0, #0x0
  438a8c:	b.ne	438ab4 <ferror@plt+0x34aa4>  // b.any
  438a90:	adrp	x0, 470000 <ferror@plt+0x6bff0>
  438a94:	add	x2, x0, #0xff8
  438a98:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  438a9c:	add	x1, x0, #0x830
  438aa0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  438aa4:	add	x0, x0, #0x8
  438aa8:	bl	41aa2c <ferror@plt+0x16a1c>
  438aac:	mov	x0, #0x0                   	// #0
  438ab0:	b	438b0c <ferror@plt+0x34afc>
  438ab4:	bl	437f24 <ferror@plt+0x33f14>
  438ab8:	str	w0, [sp, #60]
  438abc:	ldr	w3, [sp, #60]
  438ac0:	mov	x2, #0x0                   	// #0
  438ac4:	ldr	x1, [sp, #16]
  438ac8:	ldr	x0, [sp, #24]
  438acc:	bl	438378 <ferror@plt+0x34368>
  438ad0:	str	x0, [sp, #48]
  438ad4:	ldr	x0, [sp, #48]
  438ad8:	add	x0, x0, #0x1
  438adc:	bl	41844c <ferror@plt+0x1443c>
  438ae0:	str	x0, [sp, #40]
  438ae4:	ldr	w3, [sp, #60]
  438ae8:	ldr	x2, [sp, #40]
  438aec:	ldr	x1, [sp, #16]
  438af0:	ldr	x0, [sp, #24]
  438af4:	bl	438378 <ferror@plt+0x34368>
  438af8:	ldr	x1, [sp, #40]
  438afc:	ldr	x0, [sp, #48]
  438b00:	add	x0, x1, x0
  438b04:	strb	wzr, [x0]
  438b08:	ldr	x0, [sp, #40]
  438b0c:	ldp	x29, x30, [sp], #64
  438b10:	ret
  438b14:	stp	x29, x30, [sp, #-48]!
  438b18:	mov	x29, sp
  438b1c:	str	x0, [sp, #24]
  438b20:	ldr	x0, [sp, #24]
  438b24:	str	x0, [sp, #40]
  438b28:	b	438b8c <ferror@plt+0x34b7c>
  438b2c:	ldr	x0, [sp, #40]
  438b30:	bl	439f54 <ferror@plt+0x35f44>
  438b34:	bl	43c478 <ferror@plt+0x38468>
  438b38:	str	w0, [sp, #36]
  438b3c:	ldr	w0, [sp, #36]
  438b40:	cmp	w0, #0xe6
  438b44:	b.ne	438b50 <ferror@plt+0x34b40>  // b.any
  438b48:	mov	w0, #0x1                   	// #1
  438b4c:	b	438ba8 <ferror@plt+0x34b98>
  438b50:	ldr	w0, [sp, #36]
  438b54:	cmp	w0, #0x0
  438b58:	b.eq	438ba0 <ferror@plt+0x34b90>  // b.none
  438b5c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  438b60:	add	x0, x0, #0x960
  438b64:	ldr	x1, [x0]
  438b68:	ldr	x0, [sp, #40]
  438b6c:	ldrb	w0, [x0]
  438b70:	and	x0, x0, #0xff
  438b74:	add	x0, x1, x0
  438b78:	ldrb	w0, [x0]
  438b7c:	and	x0, x0, #0xff
  438b80:	ldr	x1, [sp, #40]
  438b84:	add	x0, x1, x0
  438b88:	str	x0, [sp, #40]
  438b8c:	ldr	x0, [sp, #40]
  438b90:	ldrb	w0, [x0]
  438b94:	cmp	w0, #0x0
  438b98:	b.ne	438b2c <ferror@plt+0x34b1c>  // b.any
  438b9c:	b	438ba4 <ferror@plt+0x34b94>
  438ba0:	nop
  438ba4:	mov	w0, #0x0                   	// #0
  438ba8:	ldp	x29, x30, [sp], #48
  438bac:	ret
  438bb0:	stp	x29, x30, [sp, #-112]!
  438bb4:	mov	x29, sp
  438bb8:	str	x0, [sp, #40]
  438bbc:	str	x1, [sp, #32]
  438bc0:	str	x2, [sp, #24]
  438bc4:	str	w3, [sp, #20]
  438bc8:	ldr	x0, [sp, #40]
  438bcc:	str	x0, [sp, #104]
  438bd0:	str	xzr, [sp, #80]
  438bd4:	str	xzr, [sp, #96]
  438bd8:	b	43959c <ferror@plt+0x3558c>
  438bdc:	ldr	x0, [sp, #104]
  438be0:	bl	439f54 <ferror@plt+0x35f44>
  438be4:	str	w0, [sp, #76]
  438be8:	ldr	w1, [sp, #76]
  438bec:	mov	w0, #0xfaff                	// #64255
  438bf0:	movk	w0, #0x2, lsl #16
  438bf4:	cmp	w1, w0
  438bf8:	b.hi	438c90 <ferror@plt+0x34c80>  // b.pmore
  438bfc:	ldr	w0, [sp, #76]
  438c00:	lsr	w1, w0, #8
  438c04:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438c08:	add	x0, x0, #0x848
  438c0c:	mov	w1, w1
  438c10:	ldrsh	w1, [x0, x1, lsl #1]
  438c14:	mov	w0, #0x270f                	// #9999
  438c18:	cmp	w1, w0
  438c1c:	b.le	438c48 <ferror@plt+0x34c38>
  438c20:	ldr	w0, [sp, #76]
  438c24:	lsr	w1, w0, #8
  438c28:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438c2c:	add	x0, x0, #0x848
  438c30:	mov	w1, w1
  438c34:	ldrsh	w0, [x0, x1, lsl #1]
  438c38:	mov	w1, w0
  438c3c:	mov	w0, #0xffffd8f0            	// #-10000
  438c40:	add	w0, w1, w0
  438c44:	b	438d54 <ferror@plt+0x34d44>
  438c48:	ldr	w0, [sp, #76]
  438c4c:	lsr	w1, w0, #8
  438c50:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438c54:	add	x0, x0, #0x848
  438c58:	mov	w1, w1
  438c5c:	ldrsh	w0, [x0, x1, lsl #1]
  438c60:	mov	w3, w0
  438c64:	ldr	w0, [sp, #76]
  438c68:	and	w1, w0, #0xff
  438c6c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  438c70:	add	x2, x0, #0xd48
  438c74:	mov	w0, w1
  438c78:	sxtw	x1, w3
  438c7c:	lsl	x1, x1, #8
  438c80:	add	x1, x2, x1
  438c84:	add	x0, x1, x0
  438c88:	ldrb	w0, [x0]
  438c8c:	b	438d54 <ferror@plt+0x34d44>
  438c90:	ldr	w1, [sp, #76]
  438c94:	mov	w0, #0xdffff               	// #917503
  438c98:	cmp	w1, w0
  438c9c:	b.ls	438d50 <ferror@plt+0x34d40>  // b.plast
  438ca0:	ldr	w1, [sp, #76]
  438ca4:	mov	w0, #0x10ffff              	// #1114111
  438ca8:	cmp	w1, w0
  438cac:	b.hi	438d50 <ferror@plt+0x34d40>  // b.pmore
  438cb0:	ldr	w0, [sp, #76]
  438cb4:	sub	w0, w0, #0xe0, lsl #12
  438cb8:	lsr	w1, w0, #8
  438cbc:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438cc0:	add	x0, x0, #0xe40
  438cc4:	mov	w1, w1
  438cc8:	ldrsh	w1, [x0, x1, lsl #1]
  438ccc:	mov	w0, #0x270f                	// #9999
  438cd0:	cmp	w1, w0
  438cd4:	b.le	438d04 <ferror@plt+0x34cf4>
  438cd8:	ldr	w0, [sp, #76]
  438cdc:	sub	w0, w0, #0xe0, lsl #12
  438ce0:	lsr	w1, w0, #8
  438ce4:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438ce8:	add	x0, x0, #0xe40
  438cec:	mov	w1, w1
  438cf0:	ldrsh	w0, [x0, x1, lsl #1]
  438cf4:	mov	w1, w0
  438cf8:	mov	w0, #0xffffd8f0            	// #-10000
  438cfc:	add	w0, w1, w0
  438d00:	b	438d54 <ferror@plt+0x34d44>
  438d04:	ldr	w0, [sp, #76]
  438d08:	sub	w0, w0, #0xe0, lsl #12
  438d0c:	lsr	w1, w0, #8
  438d10:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  438d14:	add	x0, x0, #0xe40
  438d18:	mov	w1, w1
  438d1c:	ldrsh	w0, [x0, x1, lsl #1]
  438d20:	mov	w3, w0
  438d24:	ldr	w0, [sp, #76]
  438d28:	and	w1, w0, #0xff
  438d2c:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  438d30:	add	x2, x0, #0xd48
  438d34:	mov	w0, w1
  438d38:	sxtw	x1, w3
  438d3c:	lsl	x1, x1, #8
  438d40:	add	x1, x2, x1
  438d44:	add	x0, x1, x0
  438d48:	ldrb	w0, [x0]
  438d4c:	b	438d54 <ferror@plt+0x34d44>
  438d50:	mov	w0, #0x2                   	// #2
  438d54:	str	w0, [sp, #72]
  438d58:	ldr	x0, [sp, #104]
  438d5c:	str	x0, [sp, #80]
  438d60:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  438d64:	add	x0, x0, #0x960
  438d68:	ldr	x1, [x0]
  438d6c:	ldr	x0, [sp, #104]
  438d70:	ldrb	w0, [x0]
  438d74:	and	x0, x0, #0xff
  438d78:	add	x0, x1, x0
  438d7c:	ldrb	w0, [x0]
  438d80:	and	x0, x0, #0xff
  438d84:	ldr	x1, [sp, #104]
  438d88:	add	x0, x1, x0
  438d8c:	str	x0, [sp, #104]
  438d90:	ldr	w0, [sp, #20]
  438d94:	cmp	w0, #0x1
  438d98:	b.ne	438e68 <ferror@plt+0x34e58>  // b.any
  438d9c:	ldr	w0, [sp, #76]
  438da0:	cmp	w0, #0x49
  438da4:	b.ne	438e68 <ferror@plt+0x34e58>  // b.any
  438da8:	ldr	x0, [sp, #104]
  438dac:	bl	439f54 <ferror@plt+0x35f44>
  438db0:	cmp	w0, #0x307
  438db4:	b.ne	438e28 <ferror@plt+0x34e18>  // b.any
  438db8:	ldr	x0, [sp, #24]
  438dbc:	cmp	x0, #0x0
  438dc0:	b.eq	438dd4 <ferror@plt+0x34dc4>  // b.none
  438dc4:	ldr	x1, [sp, #24]
  438dc8:	ldr	x0, [sp, #96]
  438dcc:	add	x0, x1, x0
  438dd0:	b	438dd8 <ferror@plt+0x34dc8>
  438dd4:	mov	x0, #0x0                   	// #0
  438dd8:	mov	x1, x0
  438ddc:	mov	w0, #0x69                  	// #105
  438de0:	bl	43a328 <ferror@plt+0x36318>
  438de4:	sxtw	x0, w0
  438de8:	ldr	x1, [sp, #96]
  438dec:	add	x0, x1, x0
  438df0:	str	x0, [sp, #96]
  438df4:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  438df8:	add	x0, x0, #0x960
  438dfc:	ldr	x1, [x0]
  438e00:	ldr	x0, [sp, #104]
  438e04:	ldrb	w0, [x0]
  438e08:	and	x0, x0, #0xff
  438e0c:	add	x0, x1, x0
  438e10:	ldrb	w0, [x0]
  438e14:	and	x0, x0, #0xff
  438e18:	ldr	x1, [sp, #104]
  438e1c:	add	x0, x1, x0
  438e20:	str	x0, [sp, #104]
  438e24:	b	43959c <ferror@plt+0x3558c>
  438e28:	ldr	x0, [sp, #24]
  438e2c:	cmp	x0, #0x0
  438e30:	b.eq	438e44 <ferror@plt+0x34e34>  // b.none
  438e34:	ldr	x1, [sp, #24]
  438e38:	ldr	x0, [sp, #96]
  438e3c:	add	x0, x1, x0
  438e40:	b	438e48 <ferror@plt+0x34e38>
  438e44:	mov	x0, #0x0                   	// #0
  438e48:	mov	x1, x0
  438e4c:	mov	w0, #0x131                 	// #305
  438e50:	bl	43a328 <ferror@plt+0x36318>
  438e54:	sxtw	x0, w0
  438e58:	ldr	x1, [sp, #96]
  438e5c:	add	x0, x1, x0
  438e60:	str	x0, [sp, #96]
  438e64:	b	43959c <ferror@plt+0x3558c>
  438e68:	ldr	w0, [sp, #20]
  438e6c:	cmp	w0, #0x2
  438e70:	b.ne	439008 <ferror@plt+0x34ff8>  // b.any
  438e74:	ldr	w0, [sp, #76]
  438e78:	cmp	w0, #0xcc
  438e7c:	b.eq	438e98 <ferror@plt+0x34e88>  // b.none
  438e80:	ldr	w0, [sp, #76]
  438e84:	cmp	w0, #0xcd
  438e88:	b.eq	438e98 <ferror@plt+0x34e88>  // b.none
  438e8c:	ldr	w0, [sp, #76]
  438e90:	cmp	w0, #0x128
  438e94:	b.ne	439008 <ferror@plt+0x34ff8>  // b.any
  438e98:	ldr	x0, [sp, #24]
  438e9c:	cmp	x0, #0x0
  438ea0:	b.eq	438eb4 <ferror@plt+0x34ea4>  // b.none
  438ea4:	ldr	x1, [sp, #24]
  438ea8:	ldr	x0, [sp, #96]
  438eac:	add	x0, x1, x0
  438eb0:	b	438eb8 <ferror@plt+0x34ea8>
  438eb4:	mov	x0, #0x0                   	// #0
  438eb8:	mov	x1, x0
  438ebc:	mov	w0, #0x69                  	// #105
  438ec0:	bl	43a328 <ferror@plt+0x36318>
  438ec4:	sxtw	x0, w0
  438ec8:	ldr	x1, [sp, #96]
  438ecc:	add	x0, x1, x0
  438ed0:	str	x0, [sp, #96]
  438ed4:	ldr	x0, [sp, #24]
  438ed8:	cmp	x0, #0x0
  438edc:	b.eq	438ef0 <ferror@plt+0x34ee0>  // b.none
  438ee0:	ldr	x1, [sp, #24]
  438ee4:	ldr	x0, [sp, #96]
  438ee8:	add	x0, x1, x0
  438eec:	b	438ef4 <ferror@plt+0x34ee4>
  438ef0:	mov	x0, #0x0                   	// #0
  438ef4:	mov	x1, x0
  438ef8:	mov	w0, #0x307                 	// #775
  438efc:	bl	43a328 <ferror@plt+0x36318>
  438f00:	sxtw	x0, w0
  438f04:	ldr	x1, [sp, #96]
  438f08:	add	x0, x1, x0
  438f0c:	str	x0, [sp, #96]
  438f10:	ldr	w0, [sp, #76]
  438f14:	cmp	w0, #0x128
  438f18:	b.eq	438fc4 <ferror@plt+0x34fb4>  // b.none
  438f1c:	ldr	w0, [sp, #76]
  438f20:	cmp	w0, #0x128
  438f24:	b.hi	43959c <ferror@plt+0x3558c>  // b.pmore
  438f28:	ldr	w0, [sp, #76]
  438f2c:	cmp	w0, #0xcc
  438f30:	b.eq	438f44 <ferror@plt+0x34f34>  // b.none
  438f34:	ldr	w0, [sp, #76]
  438f38:	cmp	w0, #0xcd
  438f3c:	b.eq	438f84 <ferror@plt+0x34f74>  // b.none
  438f40:	b	43959c <ferror@plt+0x3558c>
  438f44:	ldr	x0, [sp, #24]
  438f48:	cmp	x0, #0x0
  438f4c:	b.eq	438f60 <ferror@plt+0x34f50>  // b.none
  438f50:	ldr	x1, [sp, #24]
  438f54:	ldr	x0, [sp, #96]
  438f58:	add	x0, x1, x0
  438f5c:	b	438f64 <ferror@plt+0x34f54>
  438f60:	mov	x0, #0x0                   	// #0
  438f64:	mov	x1, x0
  438f68:	mov	w0, #0x300                 	// #768
  438f6c:	bl	43a328 <ferror@plt+0x36318>
  438f70:	sxtw	x0, w0
  438f74:	ldr	x1, [sp, #96]
  438f78:	add	x0, x1, x0
  438f7c:	str	x0, [sp, #96]
  438f80:	b	439004 <ferror@plt+0x34ff4>
  438f84:	ldr	x0, [sp, #24]
  438f88:	cmp	x0, #0x0
  438f8c:	b.eq	438fa0 <ferror@plt+0x34f90>  // b.none
  438f90:	ldr	x1, [sp, #24]
  438f94:	ldr	x0, [sp, #96]
  438f98:	add	x0, x1, x0
  438f9c:	b	438fa4 <ferror@plt+0x34f94>
  438fa0:	mov	x0, #0x0                   	// #0
  438fa4:	mov	x1, x0
  438fa8:	mov	w0, #0x301                 	// #769
  438fac:	bl	43a328 <ferror@plt+0x36318>
  438fb0:	sxtw	x0, w0
  438fb4:	ldr	x1, [sp, #96]
  438fb8:	add	x0, x1, x0
  438fbc:	str	x0, [sp, #96]
  438fc0:	b	439004 <ferror@plt+0x34ff4>
  438fc4:	ldr	x0, [sp, #24]
  438fc8:	cmp	x0, #0x0
  438fcc:	b.eq	438fe0 <ferror@plt+0x34fd0>  // b.none
  438fd0:	ldr	x1, [sp, #24]
  438fd4:	ldr	x0, [sp, #96]
  438fd8:	add	x0, x1, x0
  438fdc:	b	438fe4 <ferror@plt+0x34fd4>
  438fe0:	mov	x0, #0x0                   	// #0
  438fe4:	mov	x1, x0
  438fe8:	mov	w0, #0x303                 	// #771
  438fec:	bl	43a328 <ferror@plt+0x36318>
  438ff0:	sxtw	x0, w0
  438ff4:	ldr	x1, [sp, #96]
  438ff8:	add	x0, x1, x0
  438ffc:	str	x0, [sp, #96]
  439000:	nop
  439004:	b	43959c <ferror@plt+0x3558c>
  439008:	ldr	w0, [sp, #20]
  43900c:	cmp	w0, #0x2
  439010:	b.ne	4390d0 <ferror@plt+0x350c0>  // b.any
  439014:	ldr	w0, [sp, #76]
  439018:	cmp	w0, #0x49
  43901c:	b.eq	439038 <ferror@plt+0x35028>  // b.none
  439020:	ldr	w0, [sp, #76]
  439024:	cmp	w0, #0x4a
  439028:	b.eq	439038 <ferror@plt+0x35028>  // b.none
  43902c:	ldr	w0, [sp, #76]
  439030:	cmp	w0, #0x12e
  439034:	b.ne	4390d0 <ferror@plt+0x350c0>  // b.any
  439038:	ldr	x0, [sp, #104]
  43903c:	bl	438b14 <ferror@plt+0x34b04>
  439040:	cmp	w0, #0x0
  439044:	b.eq	4390d0 <ferror@plt+0x350c0>  // b.none
  439048:	ldr	w0, [sp, #76]
  43904c:	bl	437244 <ferror@plt+0x33234>
  439050:	mov	w2, w0
  439054:	ldr	x0, [sp, #24]
  439058:	cmp	x0, #0x0
  43905c:	b.eq	439070 <ferror@plt+0x35060>  // b.none
  439060:	ldr	x1, [sp, #24]
  439064:	ldr	x0, [sp, #96]
  439068:	add	x0, x1, x0
  43906c:	b	439074 <ferror@plt+0x35064>
  439070:	mov	x0, #0x0                   	// #0
  439074:	mov	x1, x0
  439078:	mov	w0, w2
  43907c:	bl	43a328 <ferror@plt+0x36318>
  439080:	sxtw	x0, w0
  439084:	ldr	x1, [sp, #96]
  439088:	add	x0, x1, x0
  43908c:	str	x0, [sp, #96]
  439090:	ldr	x0, [sp, #24]
  439094:	cmp	x0, #0x0
  439098:	b.eq	4390ac <ferror@plt+0x3509c>  // b.none
  43909c:	ldr	x1, [sp, #24]
  4390a0:	ldr	x0, [sp, #96]
  4390a4:	add	x0, x1, x0
  4390a8:	b	4390b0 <ferror@plt+0x350a0>
  4390ac:	mov	x0, #0x0                   	// #0
  4390b0:	mov	x1, x0
  4390b4:	mov	w0, #0x307                 	// #775
  4390b8:	bl	43a328 <ferror@plt+0x36318>
  4390bc:	sxtw	x0, w0
  4390c0:	ldr	x1, [sp, #96]
  4390c4:	add	x0, x1, x0
  4390c8:	str	x0, [sp, #96]
  4390cc:	b	43959c <ferror@plt+0x3558c>
  4390d0:	ldr	w0, [sp, #76]
  4390d4:	cmp	w0, #0x3a3
  4390d8:	b.ne	439304 <ferror@plt+0x352f4>  // b.any
  4390dc:	ldr	x0, [sp, #32]
  4390e0:	cmp	x0, #0x0
  4390e4:	b.lt	439100 <ferror@plt+0x350f0>  // b.tstop
  4390e8:	ldr	x0, [sp, #32]
  4390ec:	ldr	x1, [sp, #40]
  4390f0:	add	x0, x1, x0
  4390f4:	ldr	x1, [sp, #104]
  4390f8:	cmp	x1, x0
  4390fc:	b.cs	4392bc <ferror@plt+0x352ac>  // b.hs, b.nlast
  439100:	ldr	x0, [sp, #104]
  439104:	ldrb	w0, [x0]
  439108:	cmp	w0, #0x0
  43910c:	b.eq	4392bc <ferror@plt+0x352ac>  // b.none
  439110:	ldr	x0, [sp, #104]
  439114:	bl	439f54 <ferror@plt+0x35f44>
  439118:	str	w0, [sp, #60]
  43911c:	ldr	w1, [sp, #60]
  439120:	mov	w0, #0xfaff                	// #64255
  439124:	movk	w0, #0x2, lsl #16
  439128:	cmp	w1, w0
  43912c:	b.hi	4391c4 <ferror@plt+0x351b4>  // b.pmore
  439130:	ldr	w0, [sp, #60]
  439134:	lsr	w1, w0, #8
  439138:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43913c:	add	x0, x0, #0x848
  439140:	mov	w1, w1
  439144:	ldrsh	w1, [x0, x1, lsl #1]
  439148:	mov	w0, #0x270f                	// #9999
  43914c:	cmp	w1, w0
  439150:	b.le	43917c <ferror@plt+0x3516c>
  439154:	ldr	w0, [sp, #60]
  439158:	lsr	w1, w0, #8
  43915c:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  439160:	add	x0, x0, #0x848
  439164:	mov	w1, w1
  439168:	ldrsh	w0, [x0, x1, lsl #1]
  43916c:	mov	w1, w0
  439170:	mov	w0, #0xffffd8f0            	// #-10000
  439174:	add	w0, w1, w0
  439178:	b	439288 <ferror@plt+0x35278>
  43917c:	ldr	w0, [sp, #60]
  439180:	lsr	w1, w0, #8
  439184:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  439188:	add	x0, x0, #0x848
  43918c:	mov	w1, w1
  439190:	ldrsh	w0, [x0, x1, lsl #1]
  439194:	mov	w3, w0
  439198:	ldr	w0, [sp, #60]
  43919c:	and	w1, w0, #0xff
  4391a0:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  4391a4:	add	x2, x0, #0xd48
  4391a8:	mov	w0, w1
  4391ac:	sxtw	x1, w3
  4391b0:	lsl	x1, x1, #8
  4391b4:	add	x1, x2, x1
  4391b8:	add	x0, x1, x0
  4391bc:	ldrb	w0, [x0]
  4391c0:	b	439288 <ferror@plt+0x35278>
  4391c4:	ldr	w1, [sp, #60]
  4391c8:	mov	w0, #0xdffff               	// #917503
  4391cc:	cmp	w1, w0
  4391d0:	b.ls	439284 <ferror@plt+0x35274>  // b.plast
  4391d4:	ldr	w1, [sp, #60]
  4391d8:	mov	w0, #0x10ffff              	// #1114111
  4391dc:	cmp	w1, w0
  4391e0:	b.hi	439284 <ferror@plt+0x35274>  // b.pmore
  4391e4:	ldr	w0, [sp, #60]
  4391e8:	sub	w0, w0, #0xe0, lsl #12
  4391ec:	lsr	w1, w0, #8
  4391f0:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  4391f4:	add	x0, x0, #0xe40
  4391f8:	mov	w1, w1
  4391fc:	ldrsh	w1, [x0, x1, lsl #1]
  439200:	mov	w0, #0x270f                	// #9999
  439204:	cmp	w1, w0
  439208:	b.le	439238 <ferror@plt+0x35228>
  43920c:	ldr	w0, [sp, #60]
  439210:	sub	w0, w0, #0xe0, lsl #12
  439214:	lsr	w1, w0, #8
  439218:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  43921c:	add	x0, x0, #0xe40
  439220:	mov	w1, w1
  439224:	ldrsh	w0, [x0, x1, lsl #1]
  439228:	mov	w1, w0
  43922c:	mov	w0, #0xffffd8f0            	// #-10000
  439230:	add	w0, w1, w0
  439234:	b	439288 <ferror@plt+0x35278>
  439238:	ldr	w0, [sp, #60]
  43923c:	sub	w0, w0, #0xe0, lsl #12
  439240:	lsr	w1, w0, #8
  439244:	adrp	x0, 461000 <ferror@plt+0x5cff0>
  439248:	add	x0, x0, #0xe40
  43924c:	mov	w1, w1
  439250:	ldrsh	w0, [x0, x1, lsl #1]
  439254:	mov	w3, w0
  439258:	ldr	w0, [sp, #60]
  43925c:	and	w1, w0, #0xff
  439260:	adrp	x0, 45a000 <ferror@plt+0x55ff0>
  439264:	add	x2, x0, #0xd48
  439268:	mov	w0, w1
  43926c:	sxtw	x1, w3
  439270:	lsl	x1, x1, #8
  439274:	add	x1, x2, x1
  439278:	add	x0, x1, x0
  43927c:	ldrb	w0, [x0]
  439280:	b	439288 <ferror@plt+0x35278>
  439284:	mov	w0, #0x2                   	// #2
  439288:	str	w0, [sp, #56]
  43928c:	ldr	w0, [sp, #56]
  439290:	mov	w1, #0x3e0                 	// #992
  439294:	lsr	w0, w1, w0
  439298:	and	w0, w0, #0x1
  43929c:	cmp	w0, #0x0
  4392a0:	b.eq	4392b0 <ferror@plt+0x352a0>  // b.none
  4392a4:	mov	w0, #0x3c3                 	// #963
  4392a8:	str	w0, [sp, #92]
  4392ac:	b	4392c4 <ferror@plt+0x352b4>
  4392b0:	mov	w0, #0x3c2                 	// #962
  4392b4:	str	w0, [sp, #92]
  4392b8:	b	4392c4 <ferror@plt+0x352b4>
  4392bc:	mov	w0, #0x3c2                 	// #962
  4392c0:	str	w0, [sp, #92]
  4392c4:	ldr	x0, [sp, #24]
  4392c8:	cmp	x0, #0x0
  4392cc:	b.eq	4392e0 <ferror@plt+0x352d0>  // b.none
  4392d0:	ldr	x1, [sp, #24]
  4392d4:	ldr	x0, [sp, #96]
  4392d8:	add	x0, x1, x0
  4392dc:	b	4392e4 <ferror@plt+0x352d4>
  4392e0:	mov	x0, #0x0                   	// #0
  4392e4:	mov	x1, x0
  4392e8:	ldr	w0, [sp, #92]
  4392ec:	bl	43a328 <ferror@plt+0x36318>
  4392f0:	sxtw	x0, w0
  4392f4:	ldr	x1, [sp, #96]
  4392f8:	add	x0, x1, x0
  4392fc:	str	x0, [sp, #96]
  439300:	b	43959c <ferror@plt+0x3558c>
  439304:	ldr	w0, [sp, #72]
  439308:	mov	w1, #0x300                 	// #768
  43930c:	lsr	w0, w1, w0
  439310:	and	w0, w0, #0x1
  439314:	cmp	w0, #0x0
  439318:	b.eq	439540 <ferror@plt+0x35530>  // b.none
  43931c:	ldr	w0, [sp, #76]
  439320:	lsr	w0, w0, #8
  439324:	cmp	w0, #0x2fa
  439328:	b.hi	439358 <ferror@plt+0x35348>  // b.pmore
  43932c:	ldr	w0, [sp, #76]
  439330:	lsr	w1, w0, #8
  439334:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  439338:	add	x0, x0, #0x840
  43933c:	mov	w1, w1
  439340:	ldrsh	w1, [x0, x1, lsl #1]
  439344:	mov	w0, #0x2710                	// #10000
  439348:	cmp	w1, w0
  43934c:	cset	w0, eq  // eq = none
  439350:	and	w0, w0, #0xff
  439354:	b	439384 <ferror@plt+0x35374>
  439358:	ldr	w0, [sp, #76]
  43935c:	lsr	w0, w0, #8
  439360:	sub	w1, w0, #0xe00
  439364:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  439368:	add	x0, x0, #0xe38
  43936c:	mov	w1, w1
  439370:	ldrsh	w1, [x0, x1, lsl #1]
  439374:	mov	w0, #0x2710                	// #10000
  439378:	cmp	w1, w0
  43937c:	cset	w0, eq  // eq = none
  439380:	and	w0, w0, #0xff
  439384:	cmp	w0, #0x0
  439388:	b.eq	439394 <ferror@plt+0x35384>  // b.none
  43938c:	mov	w0, #0x0                   	// #0
  439390:	b	439408 <ferror@plt+0x353f8>
  439394:	ldr	w0, [sp, #76]
  439398:	lsr	w0, w0, #8
  43939c:	cmp	w0, #0x2fa
  4393a0:	b.hi	4393c4 <ferror@plt+0x353b4>  // b.pmore
  4393a4:	ldr	w0, [sp, #76]
  4393a8:	lsr	w1, w0, #8
  4393ac:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  4393b0:	add	x0, x0, #0x840
  4393b4:	mov	w1, w1
  4393b8:	ldrsh	w0, [x0, x1, lsl #1]
  4393bc:	mov	w2, w0
  4393c0:	b	4393e4 <ferror@plt+0x353d4>
  4393c4:	ldr	w0, [sp, #76]
  4393c8:	lsr	w0, w0, #8
  4393cc:	sub	w1, w0, #0xe00
  4393d0:	adrp	x0, 46c000 <ferror@plt+0x67ff0>
  4393d4:	add	x0, x0, #0xe38
  4393d8:	mov	w1, w1
  4393dc:	ldrsh	w0, [x0, x1, lsl #1]
  4393e0:	mov	w2, w0
  4393e4:	ldr	w0, [sp, #76]
  4393e8:	and	w1, w0, #0xff
  4393ec:	adrp	x0, 462000 <ferror@plt+0x5dff0>
  4393f0:	add	x0, x0, #0x440
  4393f4:	mov	w1, w1
  4393f8:	sxtw	x2, w2
  4393fc:	lsl	x2, x2, #8
  439400:	add	x1, x2, x1
  439404:	ldr	w0, [x0, x1, lsl #2]
  439408:	str	w0, [sp, #92]
  43940c:	ldr	w1, [sp, #92]
  439410:	mov	w0, #0xffffff              	// #16777215
  439414:	cmp	w1, w0
  439418:	b.ls	439468 <ferror@plt+0x35458>  // b.plast
  43941c:	ldr	x0, [sp, #24]
  439420:	cmp	x0, #0x0
  439424:	b.eq	439438 <ferror@plt+0x35428>  // b.none
  439428:	ldr	x1, [sp, #24]
  43942c:	ldr	x0, [sp, #96]
  439430:	add	x0, x1, x0
  439434:	b	43943c <ferror@plt+0x3542c>
  439438:	mov	x0, #0x0                   	// #0
  43943c:	ldr	w2, [sp, #92]
  439440:	mov	w1, #0xff000000            	// #-16777216
  439444:	add	w1, w2, w1
  439448:	mov	w3, #0x0                   	// #0
  43944c:	ldr	w2, [sp, #72]
  439450:	bl	4382b4 <ferror@plt+0x342a4>
  439454:	sxtw	x0, w0
  439458:	ldr	x1, [sp, #96]
  43945c:	add	x0, x1, x0
  439460:	str	x0, [sp, #96]
  439464:	b	43959c <ferror@plt+0x3558c>
  439468:	ldr	w0, [sp, #72]
  43946c:	cmp	w0, #0x8
  439470:	b.ne	4394f0 <ferror@plt+0x354e0>  // b.any
  439474:	str	wzr, [sp, #88]
  439478:	b	4394e4 <ferror@plt+0x354d4>
  43947c:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  439480:	add	x2, x0, #0x438
  439484:	ldr	w1, [sp, #88]
  439488:	mov	x0, x1
  43948c:	lsl	x0, x0, #1
  439490:	add	x0, x0, x1
  439494:	lsl	x0, x0, #2
  439498:	add	x0, x2, x0
  43949c:	ldr	w0, [x0]
  4394a0:	ldr	w1, [sp, #76]
  4394a4:	cmp	w1, w0
  4394a8:	b.ne	4394d8 <ferror@plt+0x354c8>  // b.any
  4394ac:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  4394b0:	add	x2, x0, #0x438
  4394b4:	ldr	w1, [sp, #88]
  4394b8:	mov	x0, x1
  4394bc:	lsl	x0, x0, #1
  4394c0:	add	x0, x0, x1
  4394c4:	lsl	x0, x0, #2
  4394c8:	add	x0, x2, x0
  4394cc:	ldr	w0, [x0, #8]
  4394d0:	str	w0, [sp, #92]
  4394d4:	b	4394f0 <ferror@plt+0x354e0>
  4394d8:	ldr	w0, [sp, #88]
  4394dc:	add	w0, w0, #0x1
  4394e0:	str	w0, [sp, #88]
  4394e4:	ldr	w0, [sp, #88]
  4394e8:	cmp	w0, #0x1e
  4394ec:	b.ls	43947c <ferror@plt+0x3546c>  // b.plast
  4394f0:	ldr	w0, [sp, #92]
  4394f4:	cmp	w0, #0x0
  4394f8:	b.eq	439504 <ferror@plt+0x354f4>  // b.none
  4394fc:	ldr	w0, [sp, #92]
  439500:	b	439508 <ferror@plt+0x354f8>
  439504:	ldr	w0, [sp, #76]
  439508:	ldr	x1, [sp, #24]
  43950c:	cmp	x1, #0x0
  439510:	b.eq	439524 <ferror@plt+0x35514>  // b.none
  439514:	ldr	x2, [sp, #24]
  439518:	ldr	x1, [sp, #96]
  43951c:	add	x1, x2, x1
  439520:	b	439528 <ferror@plt+0x35518>
  439524:	mov	x1, #0x0                   	// #0
  439528:	bl	43a328 <ferror@plt+0x36318>
  43952c:	sxtw	x0, w0
  439530:	ldr	x1, [sp, #96]
  439534:	add	x0, x1, x0
  439538:	str	x0, [sp, #96]
  43953c:	b	43959c <ferror@plt+0x3558c>
  439540:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439544:	add	x0, x0, #0x960
  439548:	ldr	x1, [x0]
  43954c:	ldr	x0, [sp, #80]
  439550:	ldrb	w0, [x0]
  439554:	and	x0, x0, #0xff
  439558:	add	x0, x1, x0
  43955c:	ldrb	w0, [x0]
  439560:	and	x0, x0, #0xff
  439564:	str	x0, [sp, #64]
  439568:	ldr	x0, [sp, #24]
  43956c:	cmp	x0, #0x0
  439570:	b.eq	43958c <ferror@plt+0x3557c>  // b.none
  439574:	ldr	x1, [sp, #24]
  439578:	ldr	x0, [sp, #96]
  43957c:	add	x0, x1, x0
  439580:	ldr	x2, [sp, #64]
  439584:	ldr	x1, [sp, #80]
  439588:	bl	4034c0 <memcpy@plt>
  43958c:	ldr	x1, [sp, #96]
  439590:	ldr	x0, [sp, #64]
  439594:	add	x0, x1, x0
  439598:	str	x0, [sp, #96]
  43959c:	ldr	x0, [sp, #32]
  4395a0:	cmp	x0, #0x0
  4395a4:	b.lt	4395c0 <ferror@plt+0x355b0>  // b.tstop
  4395a8:	ldr	x0, [sp, #32]
  4395ac:	ldr	x1, [sp, #40]
  4395b0:	add	x0, x1, x0
  4395b4:	ldr	x1, [sp, #104]
  4395b8:	cmp	x1, x0
  4395bc:	b.cs	4395d0 <ferror@plt+0x355c0>  // b.hs, b.nlast
  4395c0:	ldr	x0, [sp, #104]
  4395c4:	ldrb	w0, [x0]
  4395c8:	cmp	w0, #0x0
  4395cc:	b.ne	438bdc <ferror@plt+0x34bcc>  // b.any
  4395d0:	ldr	x0, [sp, #96]
  4395d4:	ldp	x29, x30, [sp], #112
  4395d8:	ret
  4395dc:	stp	x29, x30, [sp, #-64]!
  4395e0:	mov	x29, sp
  4395e4:	str	x0, [sp, #24]
  4395e8:	str	x1, [sp, #16]
  4395ec:	ldr	x0, [sp, #24]
  4395f0:	cmp	x0, #0x0
  4395f4:	b.ne	43961c <ferror@plt+0x3560c>  // b.any
  4395f8:	adrp	x0, 470000 <ferror@plt+0x6bff0>
  4395fc:	add	x2, x0, #0xff8
  439600:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439604:	add	x1, x0, #0x840
  439608:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43960c:	add	x0, x0, #0x8
  439610:	bl	41aa2c <ferror@plt+0x16a1c>
  439614:	mov	x0, #0x0                   	// #0
  439618:	b	439674 <ferror@plt+0x35664>
  43961c:	bl	437f24 <ferror@plt+0x33f14>
  439620:	str	w0, [sp, #60]
  439624:	ldr	w3, [sp, #60]
  439628:	mov	x2, #0x0                   	// #0
  43962c:	ldr	x1, [sp, #16]
  439630:	ldr	x0, [sp, #24]
  439634:	bl	438bb0 <ferror@plt+0x34ba0>
  439638:	str	x0, [sp, #48]
  43963c:	ldr	x0, [sp, #48]
  439640:	add	x0, x0, #0x1
  439644:	bl	41844c <ferror@plt+0x1443c>
  439648:	str	x0, [sp, #40]
  43964c:	ldr	w3, [sp, #60]
  439650:	ldr	x2, [sp, #40]
  439654:	ldr	x1, [sp, #16]
  439658:	ldr	x0, [sp, #24]
  43965c:	bl	438bb0 <ferror@plt+0x34ba0>
  439660:	ldr	x1, [sp, #40]
  439664:	ldr	x0, [sp, #48]
  439668:	add	x0, x1, x0
  43966c:	strb	wzr, [x0]
  439670:	ldr	x0, [sp, #40]
  439674:	ldp	x29, x30, [sp], #64
  439678:	ret
  43967c:	stp	x29, x30, [sp, #-64]!
  439680:	mov	x29, sp
  439684:	str	x0, [sp, #24]
  439688:	str	x1, [sp, #16]
  43968c:	ldr	x0, [sp, #24]
  439690:	cmp	x0, #0x0
  439694:	b.ne	4396bc <ferror@plt+0x356ac>  // b.any
  439698:	adrp	x0, 470000 <ferror@plt+0x6bff0>
  43969c:	add	x2, x0, #0xff8
  4396a0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  4396a4:	add	x1, x0, #0x850
  4396a8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  4396ac:	add	x0, x0, #0x8
  4396b0:	bl	41aa2c <ferror@plt+0x16a1c>
  4396b4:	mov	x0, #0x0                   	// #0
  4396b8:	b	4398c4 <ferror@plt+0x358b4>
  4396bc:	mov	x0, #0x0                   	// #0
  4396c0:	bl	42be58 <ferror@plt+0x27e48>
  4396c4:	str	x0, [sp, #40]
  4396c8:	ldr	x0, [sp, #24]
  4396cc:	str	x0, [sp, #56]
  4396d0:	b	439884 <ferror@plt+0x35874>
  4396d4:	ldr	x0, [sp, #56]
  4396d8:	bl	439f54 <ferror@plt+0x35f44>
  4396dc:	str	w0, [sp, #36]
  4396e0:	str	wzr, [sp, #52]
  4396e4:	mov	w0, #0x9f                  	// #159
  4396e8:	str	w0, [sp, #48]
  4396ec:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  4396f0:	add	x2, x0, #0xa48
  4396f4:	ldrsw	x1, [sp, #52]
  4396f8:	mov	x0, x1
  4396fc:	lsl	x0, x0, #2
  439700:	add	x0, x0, x1
  439704:	lsl	x0, x0, #1
  439708:	add	x0, x2, x0
  43970c:	ldrh	w0, [x0]
  439710:	mov	w1, w0
  439714:	ldr	w0, [sp, #36]
  439718:	cmp	w0, w1
  43971c:	b.cc	439840 <ferror@plt+0x35830>  // b.lo, b.ul, b.last
  439720:	ldr	w0, [sp, #48]
  439724:	sub	w1, w0, #0x1
  439728:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  43972c:	add	x2, x0, #0xa48
  439730:	sxtw	x1, w1
  439734:	mov	x0, x1
  439738:	lsl	x0, x0, #2
  43973c:	add	x0, x0, x1
  439740:	lsl	x0, x0, #1
  439744:	add	x0, x2, x0
  439748:	ldrh	w0, [x0]
  43974c:	mov	w1, w0
  439750:	ldr	w0, [sp, #36]
  439754:	cmp	w0, w1
  439758:	b.hi	439840 <ferror@plt+0x35830>  // b.pmore
  43975c:	ldr	w1, [sp, #52]
  439760:	ldr	w0, [sp, #48]
  439764:	add	w0, w1, w0
  439768:	lsr	w1, w0, #31
  43976c:	add	w0, w1, w0
  439770:	asr	w0, w0, #1
  439774:	str	w0, [sp, #32]
  439778:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  43977c:	add	x2, x0, #0xa48
  439780:	ldrsw	x1, [sp, #32]
  439784:	mov	x0, x1
  439788:	lsl	x0, x0, #2
  43978c:	add	x0, x0, x1
  439790:	lsl	x0, x0, #1
  439794:	add	x0, x2, x0
  439798:	ldrh	w0, [x0]
  43979c:	mov	w1, w0
  4397a0:	ldr	w0, [sp, #36]
  4397a4:	cmp	w0, w1
  4397a8:	b.ne	4397e0 <ferror@plt+0x357d0>  // b.any
  4397ac:	ldrsw	x1, [sp, #32]
  4397b0:	mov	x0, x1
  4397b4:	lsl	x0, x0, #2
  4397b8:	add	x0, x0, x1
  4397bc:	lsl	x0, x0, #1
  4397c0:	adrp	x1, 46d000 <ferror@plt+0x68ff0>
  4397c4:	add	x1, x1, #0xa48
  4397c8:	add	x0, x0, x1
  4397cc:	add	x0, x0, #0x2
  4397d0:	mov	x1, x0
  4397d4:	ldr	x0, [sp, #40]
  4397d8:	bl	42c930 <ferror@plt+0x28920>
  4397dc:	b	439854 <ferror@plt+0x35844>
  4397e0:	ldr	w1, [sp, #32]
  4397e4:	ldr	w0, [sp, #52]
  4397e8:	cmp	w1, w0
  4397ec:	b.eq	43983c <ferror@plt+0x3582c>  // b.none
  4397f0:	adrp	x0, 46d000 <ferror@plt+0x68ff0>
  4397f4:	add	x2, x0, #0xa48
  4397f8:	ldrsw	x1, [sp, #32]
  4397fc:	mov	x0, x1
  439800:	lsl	x0, x0, #2
  439804:	add	x0, x0, x1
  439808:	lsl	x0, x0, #1
  43980c:	add	x0, x2, x0
  439810:	ldrh	w0, [x0]
  439814:	mov	w1, w0
  439818:	ldr	w0, [sp, #36]
  43981c:	cmp	w0, w1
  439820:	b.ls	439830 <ferror@plt+0x35820>  // b.plast
  439824:	ldr	w0, [sp, #32]
  439828:	str	w0, [sp, #52]
  43982c:	b	43975c <ferror@plt+0x3574c>
  439830:	ldr	w0, [sp, #32]
  439834:	str	w0, [sp, #48]
  439838:	b	43975c <ferror@plt+0x3574c>
  43983c:	nop
  439840:	ldr	w0, [sp, #36]
  439844:	bl	437244 <ferror@plt+0x33234>
  439848:	mov	w1, w0
  43984c:	ldr	x0, [sp, #40]
  439850:	bl	42cab0 <ferror@plt+0x28aa0>
  439854:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439858:	add	x0, x0, #0x960
  43985c:	ldr	x1, [x0]
  439860:	ldr	x0, [sp, #56]
  439864:	ldrb	w0, [x0]
  439868:	and	x0, x0, #0xff
  43986c:	add	x0, x1, x0
  439870:	ldrb	w0, [x0]
  439874:	and	x0, x0, #0xff
  439878:	ldr	x1, [sp, #56]
  43987c:	add	x0, x1, x0
  439880:	str	x0, [sp, #56]
  439884:	ldr	x0, [sp, #16]
  439888:	cmp	x0, #0x0
  43988c:	b.lt	4398a8 <ferror@plt+0x35898>  // b.tstop
  439890:	ldr	x0, [sp, #16]
  439894:	ldr	x1, [sp, #24]
  439898:	add	x0, x1, x0
  43989c:	ldr	x1, [sp, #56]
  4398a0:	cmp	x1, x0
  4398a4:	b.cs	4398b8 <ferror@plt+0x358a8>  // b.hs, b.nlast
  4398a8:	ldr	x0, [sp, #56]
  4398ac:	ldrb	w0, [x0]
  4398b0:	cmp	w0, #0x0
  4398b4:	b.ne	4396d4 <ferror@plt+0x356c4>  // b.any
  4398b8:	mov	w1, #0x0                   	// #0
  4398bc:	ldr	x0, [sp, #40]
  4398c0:	bl	42bf2c <ferror@plt+0x27f1c>
  4398c4:	ldp	x29, x30, [sp], #64
  4398c8:	ret
  4398cc:	sub	sp, sp, #0x20
  4398d0:	str	w0, [sp, #12]
  4398d4:	str	x1, [sp]
  4398d8:	ldr	w1, [sp, #12]
  4398dc:	mov	w0, #0xffff                	// #65535
  4398e0:	cmp	w1, w0
  4398e4:	b.hi	439964 <ferror@plt+0x35954>  // b.pmore
  4398e8:	ldr	w0, [sp, #12]
  4398ec:	and	w0, w0, #0x3
  4398f0:	ldr	w1, [sp, #12]
  4398f4:	lsr	w1, w1, #2
  4398f8:	and	w1, w1, #0x3
  4398fc:	ldr	w2, [sp, #12]
  439900:	lsr	w2, w2, #4
  439904:	and	w2, w2, #0xf
  439908:	ldr	w3, [sp, #12]
  43990c:	lsr	w5, w3, #8
  439910:	adrp	x3, 46e000 <ferror@plt+0x69ff0>
  439914:	add	x4, x3, #0x370
  439918:	mov	w3, w5
  43991c:	ldrb	w3, [x4, x3]
  439920:	add	w4, w2, w3
  439924:	adrp	x2, 46e000 <ferror@plt+0x69ff0>
  439928:	add	x3, x2, #0x290
  43992c:	mov	w2, w4
  439930:	ldrb	w2, [x3, x2]
  439934:	add	w3, w1, w2
  439938:	adrp	x1, 46e000 <ferror@plt+0x69ff0>
  43993c:	add	x2, x1, #0x1b0
  439940:	mov	w1, w3
  439944:	ldrb	w1, [x2, x1]
  439948:	add	w1, w0, w1
  43994c:	adrp	x0, 46e000 <ferror@plt+0x69ff0>
  439950:	add	x0, x0, #0x80
  439954:	mov	w1, w1
  439958:	ldrsh	w0, [x0, x1, lsl #1]
  43995c:	mov	w1, w0
  439960:	b	439968 <ferror@plt+0x35958>
  439964:	mov	w1, #0x0                   	// #0
  439968:	ldr	w0, [sp, #12]
  43996c:	add	w0, w1, w0
  439970:	str	w0, [sp, #28]
  439974:	ldr	w1, [sp, #12]
  439978:	ldr	w0, [sp, #28]
  43997c:	cmp	w1, w0
  439980:	cset	w0, ne  // ne = any
  439984:	and	w0, w0, #0xff
  439988:	str	w0, [sp, #24]
  43998c:	ldr	x0, [sp]
  439990:	cmp	x0, #0x0
  439994:	b.eq	4399a4 <ferror@plt+0x35994>  // b.none
  439998:	ldr	x0, [sp]
  43999c:	ldr	w1, [sp, #28]
  4399a0:	str	w1, [x0]
  4399a4:	ldr	w0, [sp, #24]
  4399a8:	add	sp, sp, #0x20
  4399ac:	ret
  4399b0:	sub	sp, sp, #0x20
  4399b4:	str	w0, [sp, #12]
  4399b8:	str	wzr, [sp, #28]
  4399bc:	mov	w0, #0x170                 	// #368
  4399c0:	str	w0, [sp, #24]
  4399c4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4399c8:	add	x0, x0, #0x828
  4399cc:	ldr	w0, [x0]
  4399d0:	str	w0, [sp, #20]
  4399d4:	adrp	x0, 470000 <ferror@plt+0x6bff0>
  4399d8:	add	x1, x0, #0x470
  4399dc:	ldrsw	x0, [sp, #20]
  4399e0:	lsl	x0, x0, #3
  4399e4:	add	x0, x1, x0
  4399e8:	ldr	w0, [x0]
  4399ec:	ldr	w1, [sp, #12]
  4399f0:	cmp	w1, w0
  4399f4:	b.cs	439a08 <ferror@plt+0x359f8>  // b.hs, b.nlast
  4399f8:	ldr	w0, [sp, #20]
  4399fc:	sub	w0, w0, #0x1
  439a00:	str	w0, [sp, #24]
  439a04:	b	439a90 <ferror@plt+0x35a80>
  439a08:	adrp	x0, 470000 <ferror@plt+0x6bff0>
  439a0c:	add	x1, x0, #0x470
  439a10:	ldrsw	x0, [sp, #20]
  439a14:	lsl	x0, x0, #3
  439a18:	add	x0, x1, x0
  439a1c:	ldr	w0, [x0]
  439a20:	adrp	x1, 470000 <ferror@plt+0x6bff0>
  439a24:	add	x2, x1, #0x470
  439a28:	ldrsw	x1, [sp, #20]
  439a2c:	lsl	x1, x1, #3
  439a30:	add	x1, x2, x1
  439a34:	ldrh	w1, [x1, #4]
  439a38:	add	w0, w0, w1
  439a3c:	ldr	w1, [sp, #12]
  439a40:	cmp	w1, w0
  439a44:	b.cc	439a58 <ferror@plt+0x35a48>  // b.lo, b.ul, b.last
  439a48:	ldr	w0, [sp, #20]
  439a4c:	add	w0, w0, #0x1
  439a50:	str	w0, [sp, #28]
  439a54:	b	439a90 <ferror@plt+0x35a80>
  439a58:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  439a5c:	add	x0, x0, #0x828
  439a60:	ldr	w1, [sp, #20]
  439a64:	str	w1, [x0]
  439a68:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  439a6c:	add	x0, x0, #0x828
  439a70:	ldr	w2, [x0]
  439a74:	adrp	x0, 470000 <ferror@plt+0x6bff0>
  439a78:	add	x1, x0, #0x470
  439a7c:	sxtw	x0, w2
  439a80:	lsl	x0, x0, #3
  439a84:	add	x0, x1, x0
  439a88:	ldrh	w0, [x0, #6]
  439a8c:	b	439ac0 <ferror@plt+0x35ab0>
  439a90:	ldr	w1, [sp, #28]
  439a94:	ldr	w0, [sp, #24]
  439a98:	add	w0, w1, w0
  439a9c:	lsr	w1, w0, #31
  439aa0:	add	w0, w1, w0
  439aa4:	asr	w0, w0, #1
  439aa8:	str	w0, [sp, #20]
  439aac:	ldr	w1, [sp, #28]
  439ab0:	ldr	w0, [sp, #24]
  439ab4:	cmp	w1, w0
  439ab8:	b.le	4399d4 <ferror@plt+0x359c4>
  439abc:	mov	w0, #0x3d                  	// #61
  439ac0:	add	sp, sp, #0x20
  439ac4:	ret
  439ac8:	stp	x29, x30, [sp, #-32]!
  439acc:	mov	x29, sp
  439ad0:	str	w0, [sp, #28]
  439ad4:	ldr	w1, [sp, #28]
  439ad8:	mov	w0, #0x1fff                	// #8191
  439adc:	cmp	w1, w0
  439ae0:	b.hi	439af8 <ferror@plt+0x35ae8>  // b.pmore
  439ae4:	adrp	x0, 46e000 <ferror@plt+0x69ff0>
  439ae8:	add	x1, x0, #0x470
  439aec:	ldr	w0, [sp, #28]
  439af0:	ldrb	w0, [x1, x0]
  439af4:	b	439b00 <ferror@plt+0x35af0>
  439af8:	ldr	w0, [sp, #28]
  439afc:	bl	4399b0 <ferror@plt+0x359a0>
  439b00:	ldp	x29, x30, [sp], #32
  439b04:	ret
  439b08:	sub	sp, sp, #0x10
  439b0c:	str	w0, [sp, #12]
  439b10:	ldr	w0, [sp, #12]
  439b14:	cmn	w0, #0x1
  439b18:	b.ne	439b24 <ferror@plt+0x35b14>  // b.any
  439b1c:	mov	w0, #0x0                   	// #0
  439b20:	b	439b58 <ferror@plt+0x35b48>
  439b24:	ldr	w0, [sp, #12]
  439b28:	cmp	w0, #0x0
  439b2c:	b.lt	439b3c <ferror@plt+0x35b2c>  // b.tstop
  439b30:	ldr	w0, [sp, #12]
  439b34:	cmp	w0, #0x66
  439b38:	b.le	439b48 <ferror@plt+0x35b38>
  439b3c:	mov	w0, #0x7a7a                	// #31354
  439b40:	movk	w0, #0x5a7a, lsl #16
  439b44:	b	439b58 <ferror@plt+0x35b48>
  439b48:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439b4c:	add	x0, x0, #0x10
  439b50:	ldrsw	x1, [sp, #12]
  439b54:	ldr	w0, [x0, x1, lsl #2]
  439b58:	add	sp, sp, #0x10
  439b5c:	ret
  439b60:	sub	sp, sp, #0x20
  439b64:	str	w0, [sp, #12]
  439b68:	ldr	w0, [sp, #12]
  439b6c:	cmp	w0, #0x0
  439b70:	b.ne	439b7c <ferror@plt+0x35b6c>  // b.any
  439b74:	mov	w0, #0xffffffff            	// #-1
  439b78:	b	439bc4 <ferror@plt+0x35bb4>
  439b7c:	str	wzr, [sp, #28]
  439b80:	b	439bb4 <ferror@plt+0x35ba4>
  439b84:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439b88:	add	x0, x0, #0x10
  439b8c:	ldr	w1, [sp, #28]
  439b90:	ldr	w0, [x0, x1, lsl #2]
  439b94:	ldr	w1, [sp, #12]
  439b98:	cmp	w1, w0
  439b9c:	b.ne	439ba8 <ferror@plt+0x35b98>  // b.any
  439ba0:	ldr	w0, [sp, #28]
  439ba4:	b	439bc4 <ferror@plt+0x35bb4>
  439ba8:	ldr	w0, [sp, #28]
  439bac:	add	w0, w0, #0x1
  439bb0:	str	w0, [sp, #28]
  439bb4:	ldr	w0, [sp, #28]
  439bb8:	cmp	w0, #0x66
  439bbc:	b.ls	439b84 <ferror@plt+0x35b74>  // b.plast
  439bc0:	mov	w0, #0x3d                  	// #61
  439bc4:	add	sp, sp, #0x20
  439bc8:	ret
  439bcc:	sub	sp, sp, #0x10
  439bd0:	str	x0, [sp, #8]
  439bd4:	str	x1, [sp]
  439bd8:	ldr	x0, [sp]
  439bdc:	sub	x0, x0, #0x1
  439be0:	str	x0, [sp]
  439be4:	b	439c10 <ferror@plt+0x35c00>
  439be8:	ldr	x0, [sp]
  439bec:	ldrb	w0, [x0]
  439bf0:	and	w0, w0, #0xc0
  439bf4:	cmp	w0, #0x80
  439bf8:	b.eq	439c04 <ferror@plt+0x35bf4>  // b.none
  439bfc:	ldr	x0, [sp]
  439c00:	b	439c24 <ferror@plt+0x35c14>
  439c04:	ldr	x0, [sp]
  439c08:	sub	x0, x0, #0x1
  439c0c:	str	x0, [sp]
  439c10:	ldr	x1, [sp]
  439c14:	ldr	x0, [sp, #8]
  439c18:	cmp	x1, x0
  439c1c:	b.cs	439be8 <ferror@plt+0x35bd8>  // b.hs, b.nlast
  439c20:	mov	x0, #0x0                   	// #0
  439c24:	add	sp, sp, #0x10
  439c28:	ret
  439c2c:	sub	sp, sp, #0x10
  439c30:	str	x0, [sp, #8]
  439c34:	str	x1, [sp]
  439c38:	ldr	x0, [sp, #8]
  439c3c:	ldrb	w0, [x0]
  439c40:	cmp	w0, #0x0
  439c44:	b.eq	439cc8 <ferror@plt+0x35cb8>  // b.none
  439c48:	ldr	x0, [sp]
  439c4c:	cmp	x0, #0x0
  439c50:	b.eq	439c98 <ferror@plt+0x35c88>  // b.none
  439c54:	ldr	x0, [sp, #8]
  439c58:	add	x0, x0, #0x1
  439c5c:	str	x0, [sp, #8]
  439c60:	b	439c70 <ferror@plt+0x35c60>
  439c64:	ldr	x0, [sp, #8]
  439c68:	add	x0, x0, #0x1
  439c6c:	str	x0, [sp, #8]
  439c70:	ldr	x1, [sp, #8]
  439c74:	ldr	x0, [sp]
  439c78:	cmp	x1, x0
  439c7c:	b.cs	439cc8 <ferror@plt+0x35cb8>  // b.hs, b.nlast
  439c80:	ldr	x0, [sp, #8]
  439c84:	ldrb	w0, [x0]
  439c88:	and	w0, w0, #0xc0
  439c8c:	cmp	w0, #0x80
  439c90:	b.eq	439c64 <ferror@plt+0x35c54>  // b.none
  439c94:	b	439cc8 <ferror@plt+0x35cb8>
  439c98:	ldr	x0, [sp, #8]
  439c9c:	add	x0, x0, #0x1
  439ca0:	str	x0, [sp, #8]
  439ca4:	b	439cb4 <ferror@plt+0x35ca4>
  439ca8:	ldr	x0, [sp, #8]
  439cac:	add	x0, x0, #0x1
  439cb0:	str	x0, [sp, #8]
  439cb4:	ldr	x0, [sp, #8]
  439cb8:	ldrb	w0, [x0]
  439cbc:	and	w0, w0, #0xc0
  439cc0:	cmp	w0, #0x80
  439cc4:	b.eq	439ca8 <ferror@plt+0x35c98>  // b.none
  439cc8:	ldr	x1, [sp, #8]
  439ccc:	ldr	x0, [sp]
  439cd0:	cmp	x1, x0
  439cd4:	b.eq	439ce0 <ferror@plt+0x35cd0>  // b.none
  439cd8:	ldr	x0, [sp, #8]
  439cdc:	b	439ce4 <ferror@plt+0x35cd4>
  439ce0:	mov	x0, #0x0                   	// #0
  439ce4:	add	sp, sp, #0x10
  439ce8:	ret
  439cec:	sub	sp, sp, #0x10
  439cf0:	str	x0, [sp, #8]
  439cf4:	ldr	x0, [sp, #8]
  439cf8:	sub	x0, x0, #0x1
  439cfc:	str	x0, [sp, #8]
  439d00:	ldr	x0, [sp, #8]
  439d04:	ldrb	w0, [x0]
  439d08:	and	w0, w0, #0xc0
  439d0c:	cmp	w0, #0x80
  439d10:	b.eq	439cf4 <ferror@plt+0x35ce4>  // b.none
  439d14:	ldr	x0, [sp, #8]
  439d18:	add	sp, sp, #0x10
  439d1c:	ret
  439d20:	stp	x29, x30, [sp, #-48]!
  439d24:	mov	x29, sp
  439d28:	str	x0, [sp, #24]
  439d2c:	str	x1, [sp, #16]
  439d30:	str	xzr, [sp, #40]
  439d34:	ldr	x0, [sp, #24]
  439d38:	str	x0, [sp, #32]
  439d3c:	ldr	x0, [sp, #24]
  439d40:	cmp	x0, #0x0
  439d44:	b.ne	439d78 <ferror@plt+0x35d68>  // b.any
  439d48:	ldr	x0, [sp, #16]
  439d4c:	cmp	x0, #0x0
  439d50:	b.eq	439d78 <ferror@plt+0x35d68>  // b.none
  439d54:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439d58:	add	x2, x0, #0x968
  439d5c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439d60:	add	x1, x0, #0xac8
  439d64:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439d68:	add	x0, x0, #0x980
  439d6c:	bl	41aa2c <ferror@plt+0x16a1c>
  439d70:	mov	x0, #0x0                   	// #0
  439d74:	b	439eb0 <ferror@plt+0x35ea0>
  439d78:	ldr	x0, [sp, #16]
  439d7c:	cmp	x0, #0x0
  439d80:	b.ge	439dd4 <ferror@plt+0x35dc4>  // b.tcont
  439d84:	b	439dc0 <ferror@plt+0x35db0>
  439d88:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439d8c:	add	x1, x0, #0x860
  439d90:	ldr	x0, [sp, #24]
  439d94:	ldrb	w0, [x0]
  439d98:	and	x0, x0, #0xff
  439d9c:	add	x0, x1, x0
  439da0:	ldrb	w0, [x0]
  439da4:	and	x0, x0, #0xff
  439da8:	ldr	x1, [sp, #24]
  439dac:	add	x0, x1, x0
  439db0:	str	x0, [sp, #24]
  439db4:	ldr	x0, [sp, #40]
  439db8:	add	x0, x0, #0x1
  439dbc:	str	x0, [sp, #40]
  439dc0:	ldr	x0, [sp, #24]
  439dc4:	ldrb	w0, [x0]
  439dc8:	cmp	w0, #0x0
  439dcc:	b.ne	439d88 <ferror@plt+0x35d78>  // b.any
  439dd0:	b	439eac <ferror@plt+0x35e9c>
  439dd4:	ldr	x0, [sp, #16]
  439dd8:	cmp	x0, #0x0
  439ddc:	b.eq	439df0 <ferror@plt+0x35de0>  // b.none
  439de0:	ldr	x0, [sp, #24]
  439de4:	ldrb	w0, [x0]
  439de8:	cmp	w0, #0x0
  439dec:	b.ne	439df8 <ferror@plt+0x35de8>  // b.any
  439df0:	mov	x0, #0x0                   	// #0
  439df4:	b	439eb0 <ferror@plt+0x35ea0>
  439df8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439dfc:	add	x1, x0, #0x860
  439e00:	ldr	x0, [sp, #24]
  439e04:	ldrb	w0, [x0]
  439e08:	and	x0, x0, #0xff
  439e0c:	add	x0, x1, x0
  439e10:	ldrb	w0, [x0]
  439e14:	and	x0, x0, #0xff
  439e18:	ldr	x1, [sp, #24]
  439e1c:	add	x0, x1, x0
  439e20:	str	x0, [sp, #24]
  439e24:	b	439e60 <ferror@plt+0x35e50>
  439e28:	ldr	x0, [sp, #40]
  439e2c:	add	x0, x0, #0x1
  439e30:	str	x0, [sp, #40]
  439e34:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  439e38:	add	x1, x0, #0x860
  439e3c:	ldr	x0, [sp, #24]
  439e40:	ldrb	w0, [x0]
  439e44:	and	x0, x0, #0xff
  439e48:	add	x0, x1, x0
  439e4c:	ldrb	w0, [x0]
  439e50:	and	x0, x0, #0xff
  439e54:	ldr	x1, [sp, #24]
  439e58:	add	x0, x1, x0
  439e5c:	str	x0, [sp, #24]
  439e60:	ldr	x1, [sp, #24]
  439e64:	ldr	x0, [sp, #32]
  439e68:	sub	x0, x1, x0
  439e6c:	ldr	x1, [sp, #16]
  439e70:	cmp	x1, x0
  439e74:	b.le	439e88 <ferror@plt+0x35e78>
  439e78:	ldr	x0, [sp, #24]
  439e7c:	ldrb	w0, [x0]
  439e80:	cmp	w0, #0x0
  439e84:	b.ne	439e28 <ferror@plt+0x35e18>  // b.any
  439e88:	ldr	x1, [sp, #24]
  439e8c:	ldr	x0, [sp, #32]
  439e90:	sub	x0, x1, x0
  439e94:	ldr	x1, [sp, #16]
  439e98:	cmp	x1, x0
  439e9c:	b.lt	439eac <ferror@plt+0x35e9c>  // b.tstop
  439ea0:	ldr	x0, [sp, #40]
  439ea4:	add	x0, x0, #0x1
  439ea8:	str	x0, [sp, #40]
  439eac:	ldr	x0, [sp, #40]
  439eb0:	ldp	x29, x30, [sp], #48
  439eb4:	ret
  439eb8:	stp	x29, x30, [sp, #-80]!
  439ebc:	mov	x29, sp
  439ec0:	str	x0, [sp, #40]
  439ec4:	str	x1, [sp, #32]
  439ec8:	str	x2, [sp, #24]
  439ecc:	ldr	x1, [sp, #32]
  439ed0:	ldr	x0, [sp, #40]
  439ed4:	bl	43a0fc <ferror@plt+0x360ec>
  439ed8:	str	x0, [sp, #72]
  439edc:	ldr	x1, [sp, #24]
  439ee0:	ldr	x0, [sp, #32]
  439ee4:	sub	x0, x1, x0
  439ee8:	mov	x1, x0
  439eec:	ldr	x0, [sp, #72]
  439ef0:	bl	43a0fc <ferror@plt+0x360ec>
  439ef4:	str	x0, [sp, #64]
  439ef8:	ldr	x1, [sp, #64]
  439efc:	ldr	x0, [sp, #72]
  439f00:	sub	x0, x1, x0
  439f04:	add	x0, x0, #0x1
  439f08:	bl	41844c <ferror@plt+0x1443c>
  439f0c:	str	x0, [sp, #56]
  439f10:	ldr	x1, [sp, #64]
  439f14:	ldr	x0, [sp, #72]
  439f18:	sub	x0, x1, x0
  439f1c:	mov	x2, x0
  439f20:	ldr	x1, [sp, #72]
  439f24:	ldr	x0, [sp, #56]
  439f28:	bl	4034c0 <memcpy@plt>
  439f2c:	ldr	x1, [sp, #64]
  439f30:	ldr	x0, [sp, #72]
  439f34:	sub	x0, x1, x0
  439f38:	mov	x1, x0
  439f3c:	ldr	x0, [sp, #56]
  439f40:	add	x0, x0, x1
  439f44:	strb	wzr, [x0]
  439f48:	ldr	x0, [sp, #56]
  439f4c:	ldp	x29, x30, [sp], #80
  439f50:	ret
  439f54:	sub	sp, sp, #0x30
  439f58:	str	x0, [sp, #8]
  439f5c:	str	wzr, [sp, #40]
  439f60:	ldr	x0, [sp, #8]
  439f64:	ldrb	w0, [x0]
  439f68:	strb	w0, [sp, #31]
  439f6c:	ldrsb	w0, [sp, #31]
  439f70:	cmp	w0, #0x0
  439f74:	b.lt	439f8c <ferror@plt+0x35f7c>  // b.tstop
  439f78:	mov	w0, #0x1                   	// #1
  439f7c:	str	w0, [sp, #36]
  439f80:	mov	w0, #0x7f                  	// #127
  439f84:	str	w0, [sp, #40]
  439f88:	b	43a048 <ferror@plt+0x36038>
  439f8c:	ldrb	w0, [sp, #31]
  439f90:	and	w0, w0, #0xe0
  439f94:	cmp	w0, #0xc0
  439f98:	b.ne	439fb0 <ferror@plt+0x35fa0>  // b.any
  439f9c:	mov	w0, #0x2                   	// #2
  439fa0:	str	w0, [sp, #36]
  439fa4:	mov	w0, #0x1f                  	// #31
  439fa8:	str	w0, [sp, #40]
  439fac:	b	43a048 <ferror@plt+0x36038>
  439fb0:	ldrb	w0, [sp, #31]
  439fb4:	and	w0, w0, #0xf0
  439fb8:	cmp	w0, #0xe0
  439fbc:	b.ne	439fd4 <ferror@plt+0x35fc4>  // b.any
  439fc0:	mov	w0, #0x3                   	// #3
  439fc4:	str	w0, [sp, #36]
  439fc8:	mov	w0, #0xf                   	// #15
  439fcc:	str	w0, [sp, #40]
  439fd0:	b	43a048 <ferror@plt+0x36038>
  439fd4:	ldrb	w0, [sp, #31]
  439fd8:	and	w0, w0, #0xf8
  439fdc:	cmp	w0, #0xf0
  439fe0:	b.ne	439ff8 <ferror@plt+0x35fe8>  // b.any
  439fe4:	mov	w0, #0x4                   	// #4
  439fe8:	str	w0, [sp, #36]
  439fec:	mov	w0, #0x7                   	// #7
  439ff0:	str	w0, [sp, #40]
  439ff4:	b	43a048 <ferror@plt+0x36038>
  439ff8:	ldrb	w0, [sp, #31]
  439ffc:	and	w0, w0, #0xfc
  43a000:	cmp	w0, #0xf8
  43a004:	b.ne	43a01c <ferror@plt+0x3600c>  // b.any
  43a008:	mov	w0, #0x5                   	// #5
  43a00c:	str	w0, [sp, #36]
  43a010:	mov	w0, #0x3                   	// #3
  43a014:	str	w0, [sp, #40]
  43a018:	b	43a048 <ferror@plt+0x36038>
  43a01c:	ldrb	w0, [sp, #31]
  43a020:	and	w0, w0, #0xfe
  43a024:	cmp	w0, #0xfc
  43a028:	b.ne	43a040 <ferror@plt+0x36030>  // b.any
  43a02c:	mov	w0, #0x6                   	// #6
  43a030:	str	w0, [sp, #36]
  43a034:	mov	w0, #0x1                   	// #1
  43a038:	str	w0, [sp, #40]
  43a03c:	b	43a048 <ferror@plt+0x36038>
  43a040:	mov	w0, #0xffffffff            	// #-1
  43a044:	str	w0, [sp, #36]
  43a048:	ldr	w0, [sp, #36]
  43a04c:	cmn	w0, #0x1
  43a050:	b.ne	43a05c <ferror@plt+0x3604c>  // b.any
  43a054:	mov	w0, #0xffffffff            	// #-1
  43a058:	b	43a0f4 <ferror@plt+0x360e4>
  43a05c:	ldr	x0, [sp, #8]
  43a060:	ldrb	w0, [x0]
  43a064:	mov	w1, w0
  43a068:	ldr	w0, [sp, #40]
  43a06c:	and	w0, w1, w0
  43a070:	str	w0, [sp, #32]
  43a074:	mov	w0, #0x1                   	// #1
  43a078:	str	w0, [sp, #44]
  43a07c:	b	43a0e0 <ferror@plt+0x360d0>
  43a080:	ldrsw	x0, [sp, #44]
  43a084:	ldr	x1, [sp, #8]
  43a088:	add	x0, x1, x0
  43a08c:	ldrb	w0, [x0]
  43a090:	and	w0, w0, #0xc0
  43a094:	cmp	w0, #0x80
  43a098:	b.eq	43a0a8 <ferror@plt+0x36098>  // b.none
  43a09c:	mov	w0, #0xffffffff            	// #-1
  43a0a0:	str	w0, [sp, #32]
  43a0a4:	b	43a0f0 <ferror@plt+0x360e0>
  43a0a8:	ldr	w0, [sp, #32]
  43a0ac:	lsl	w0, w0, #6
  43a0b0:	str	w0, [sp, #32]
  43a0b4:	ldrsw	x0, [sp, #44]
  43a0b8:	ldr	x1, [sp, #8]
  43a0bc:	add	x0, x1, x0
  43a0c0:	ldrb	w0, [x0]
  43a0c4:	and	w0, w0, #0x3f
  43a0c8:	ldr	w1, [sp, #32]
  43a0cc:	orr	w0, w1, w0
  43a0d0:	str	w0, [sp, #32]
  43a0d4:	ldr	w0, [sp, #44]
  43a0d8:	add	w0, w0, #0x1
  43a0dc:	str	w0, [sp, #44]
  43a0e0:	ldr	w1, [sp, #44]
  43a0e4:	ldr	w0, [sp, #36]
  43a0e8:	cmp	w1, w0
  43a0ec:	b.lt	43a080 <ferror@plt+0x36070>  // b.tstop
  43a0f0:	ldr	w0, [sp, #32]
  43a0f4:	add	sp, sp, #0x30
  43a0f8:	ret
  43a0fc:	stp	x29, x30, [sp, #-48]!
  43a100:	mov	x29, sp
  43a104:	str	x0, [sp, #24]
  43a108:	str	x1, [sp, #16]
  43a10c:	ldr	x0, [sp, #24]
  43a110:	str	x0, [sp, #40]
  43a114:	ldr	x0, [sp, #16]
  43a118:	cmp	x0, #0x0
  43a11c:	b.le	43a1c0 <ferror@plt+0x361b0>
  43a120:	b	43a150 <ferror@plt+0x36140>
  43a124:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43a128:	add	x1, x0, #0x860
  43a12c:	ldr	x0, [sp, #40]
  43a130:	ldrb	w0, [x0]
  43a134:	and	x0, x0, #0xff
  43a138:	add	x0, x1, x0
  43a13c:	ldrb	w0, [x0]
  43a140:	and	x0, x0, #0xff
  43a144:	ldr	x1, [sp, #40]
  43a148:	add	x0, x1, x0
  43a14c:	str	x0, [sp, #40]
  43a150:	ldr	x0, [sp, #16]
  43a154:	sub	x1, x0, #0x1
  43a158:	str	x1, [sp, #16]
  43a15c:	cmp	x0, #0x0
  43a160:	b.ne	43a124 <ferror@plt+0x36114>  // b.any
  43a164:	b	43a1cc <ferror@plt+0x361bc>
  43a168:	ldr	x0, [sp, #40]
  43a16c:	str	x0, [sp, #32]
  43a170:	ldr	x0, [sp, #16]
  43a174:	ldr	x1, [sp, #40]
  43a178:	add	x0, x1, x0
  43a17c:	str	x0, [sp, #40]
  43a180:	b	43a190 <ferror@plt+0x36180>
  43a184:	ldr	x0, [sp, #40]
  43a188:	sub	x0, x0, #0x1
  43a18c:	str	x0, [sp, #40]
  43a190:	ldr	x0, [sp, #40]
  43a194:	ldrb	w0, [x0]
  43a198:	and	w0, w0, #0xc0
  43a19c:	cmp	w0, #0x80
  43a1a0:	b.eq	43a184 <ferror@plt+0x36174>  // b.none
  43a1a4:	ldr	x1, [sp, #32]
  43a1a8:	ldr	x0, [sp, #40]
  43a1ac:	bl	43a1d8 <ferror@plt+0x361c8>
  43a1b0:	mov	x1, x0
  43a1b4:	ldr	x0, [sp, #16]
  43a1b8:	add	x0, x0, x1
  43a1bc:	str	x0, [sp, #16]
  43a1c0:	ldr	x0, [sp, #16]
  43a1c4:	cmp	x0, #0x0
  43a1c8:	b.ne	43a168 <ferror@plt+0x36158>  // b.any
  43a1cc:	ldr	x0, [sp, #40]
  43a1d0:	ldp	x29, x30, [sp], #48
  43a1d4:	ret
  43a1d8:	stp	x29, x30, [sp, #-48]!
  43a1dc:	mov	x29, sp
  43a1e0:	str	x0, [sp, #24]
  43a1e4:	str	x1, [sp, #16]
  43a1e8:	ldr	x0, [sp, #24]
  43a1ec:	str	x0, [sp, #40]
  43a1f0:	str	xzr, [sp, #32]
  43a1f4:	ldr	x1, [sp, #16]
  43a1f8:	ldr	x0, [sp, #24]
  43a1fc:	cmp	x1, x0
  43a200:	b.cs	43a254 <ferror@plt+0x36244>  // b.hs, b.nlast
  43a204:	ldr	x1, [sp, #24]
  43a208:	ldr	x0, [sp, #16]
  43a20c:	bl	43a1d8 <ferror@plt+0x361c8>
  43a210:	neg	x0, x0
  43a214:	str	x0, [sp, #32]
  43a218:	b	43a264 <ferror@plt+0x36254>
  43a21c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43a220:	add	x1, x0, #0x860
  43a224:	ldr	x0, [sp, #40]
  43a228:	ldrb	w0, [x0]
  43a22c:	and	x0, x0, #0xff
  43a230:	add	x0, x1, x0
  43a234:	ldrb	w0, [x0]
  43a238:	and	x0, x0, #0xff
  43a23c:	ldr	x1, [sp, #40]
  43a240:	add	x0, x1, x0
  43a244:	str	x0, [sp, #40]
  43a248:	ldr	x0, [sp, #32]
  43a24c:	add	x0, x0, #0x1
  43a250:	str	x0, [sp, #32]
  43a254:	ldr	x1, [sp, #40]
  43a258:	ldr	x0, [sp, #16]
  43a25c:	cmp	x1, x0
  43a260:	b.cc	43a21c <ferror@plt+0x3620c>  // b.lo, b.ul, b.last
  43a264:	ldr	x0, [sp, #32]
  43a268:	ldp	x29, x30, [sp], #48
  43a26c:	ret
  43a270:	stp	x29, x30, [sp, #-64]!
  43a274:	mov	x29, sp
  43a278:	str	x0, [sp, #40]
  43a27c:	str	x1, [sp, #32]
  43a280:	str	x2, [sp, #24]
  43a284:	ldr	x0, [sp, #32]
  43a288:	str	x0, [sp, #56]
  43a28c:	b	43a2c8 <ferror@plt+0x362b8>
  43a290:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43a294:	add	x1, x0, #0x860
  43a298:	ldr	x0, [sp, #56]
  43a29c:	ldrb	w0, [x0]
  43a2a0:	and	x0, x0, #0xff
  43a2a4:	add	x0, x1, x0
  43a2a8:	ldrb	w0, [x0]
  43a2ac:	and	x0, x0, #0xff
  43a2b0:	ldr	x1, [sp, #56]
  43a2b4:	add	x0, x1, x0
  43a2b8:	str	x0, [sp, #56]
  43a2bc:	ldr	x0, [sp, #24]
  43a2c0:	sub	x0, x0, #0x1
  43a2c4:	str	x0, [sp, #24]
  43a2c8:	ldr	x0, [sp, #24]
  43a2cc:	cmp	x0, #0x0
  43a2d0:	b.eq	43a2e4 <ferror@plt+0x362d4>  // b.none
  43a2d4:	ldr	x0, [sp, #56]
  43a2d8:	ldrb	w0, [x0]
  43a2dc:	cmp	w0, #0x0
  43a2e0:	b.ne	43a290 <ferror@plt+0x36280>  // b.any
  43a2e4:	ldr	x1, [sp, #56]
  43a2e8:	ldr	x0, [sp, #32]
  43a2ec:	sub	x0, x1, x0
  43a2f0:	mov	x2, x0
  43a2f4:	ldr	x1, [sp, #32]
  43a2f8:	ldr	x0, [sp, #40]
  43a2fc:	bl	403e80 <strncpy@plt>
  43a300:	ldr	x1, [sp, #56]
  43a304:	ldr	x0, [sp, #32]
  43a308:	sub	x0, x1, x0
  43a30c:	mov	x1, x0
  43a310:	ldr	x0, [sp, #40]
  43a314:	add	x0, x0, x1
  43a318:	strb	wzr, [x0]
  43a31c:	ldr	x0, [sp, #40]
  43a320:	ldp	x29, x30, [sp], #64
  43a324:	ret
  43a328:	sub	sp, sp, #0x20
  43a32c:	str	w0, [sp, #12]
  43a330:	str	x1, [sp]
  43a334:	str	wzr, [sp, #28]
  43a338:	ldr	w0, [sp, #12]
  43a33c:	cmp	w0, #0x7f
  43a340:	b.hi	43a354 <ferror@plt+0x36344>  // b.pmore
  43a344:	str	wzr, [sp, #24]
  43a348:	mov	w0, #0x1                   	// #1
  43a34c:	str	w0, [sp, #28]
  43a350:	b	43a3f0 <ferror@plt+0x363e0>
  43a354:	ldr	w0, [sp, #12]
  43a358:	cmp	w0, #0x7ff
  43a35c:	b.hi	43a374 <ferror@plt+0x36364>  // b.pmore
  43a360:	mov	w0, #0xc0                  	// #192
  43a364:	str	w0, [sp, #24]
  43a368:	mov	w0, #0x2                   	// #2
  43a36c:	str	w0, [sp, #28]
  43a370:	b	43a3f0 <ferror@plt+0x363e0>
  43a374:	ldr	w1, [sp, #12]
  43a378:	mov	w0, #0xffff                	// #65535
  43a37c:	cmp	w1, w0
  43a380:	b.hi	43a398 <ferror@plt+0x36388>  // b.pmore
  43a384:	mov	w0, #0xe0                  	// #224
  43a388:	str	w0, [sp, #24]
  43a38c:	mov	w0, #0x3                   	// #3
  43a390:	str	w0, [sp, #28]
  43a394:	b	43a3f0 <ferror@plt+0x363e0>
  43a398:	ldr	w1, [sp, #12]
  43a39c:	mov	w0, #0x1fffff              	// #2097151
  43a3a0:	cmp	w1, w0
  43a3a4:	b.hi	43a3bc <ferror@plt+0x363ac>  // b.pmore
  43a3a8:	mov	w0, #0xf0                  	// #240
  43a3ac:	str	w0, [sp, #24]
  43a3b0:	mov	w0, #0x4                   	// #4
  43a3b4:	str	w0, [sp, #28]
  43a3b8:	b	43a3f0 <ferror@plt+0x363e0>
  43a3bc:	ldr	w1, [sp, #12]
  43a3c0:	mov	w0, #0x3ffffff             	// #67108863
  43a3c4:	cmp	w1, w0
  43a3c8:	b.hi	43a3e0 <ferror@plt+0x363d0>  // b.pmore
  43a3cc:	mov	w0, #0xf8                  	// #248
  43a3d0:	str	w0, [sp, #24]
  43a3d4:	mov	w0, #0x5                   	// #5
  43a3d8:	str	w0, [sp, #28]
  43a3dc:	b	43a3f0 <ferror@plt+0x363e0>
  43a3e0:	mov	w0, #0xfc                  	// #252
  43a3e4:	str	w0, [sp, #24]
  43a3e8:	mov	w0, #0x6                   	// #6
  43a3ec:	str	w0, [sp, #28]
  43a3f0:	ldr	x0, [sp]
  43a3f4:	cmp	x0, #0x0
  43a3f8:	b.eq	43a478 <ferror@plt+0x36468>  // b.none
  43a3fc:	ldr	w0, [sp, #28]
  43a400:	sub	w0, w0, #0x1
  43a404:	str	w0, [sp, #20]
  43a408:	b	43a44c <ferror@plt+0x3643c>
  43a40c:	ldr	w0, [sp, #12]
  43a410:	and	w0, w0, #0xff
  43a414:	and	w0, w0, #0x3f
  43a418:	and	w1, w0, #0xff
  43a41c:	ldrsw	x0, [sp, #20]
  43a420:	ldr	x2, [sp]
  43a424:	add	x0, x2, x0
  43a428:	orr	w1, w1, #0xffffff80
  43a42c:	and	w1, w1, #0xff
  43a430:	strb	w1, [x0]
  43a434:	ldr	w0, [sp, #12]
  43a438:	lsr	w0, w0, #6
  43a43c:	str	w0, [sp, #12]
  43a440:	ldr	w0, [sp, #20]
  43a444:	sub	w0, w0, #0x1
  43a448:	str	w0, [sp, #20]
  43a44c:	ldr	w0, [sp, #20]
  43a450:	cmp	w0, #0x0
  43a454:	b.gt	43a40c <ferror@plt+0x363fc>
  43a458:	ldr	w0, [sp, #12]
  43a45c:	and	w1, w0, #0xff
  43a460:	ldr	w0, [sp, #24]
  43a464:	and	w0, w0, #0xff
  43a468:	orr	w0, w1, w0
  43a46c:	and	w1, w0, #0xff
  43a470:	ldr	x0, [sp]
  43a474:	strb	w1, [x0]
  43a478:	ldr	w0, [sp, #28]
  43a47c:	add	sp, sp, #0x20
  43a480:	ret
  43a484:	stp	x29, x30, [sp, #-64]!
  43a488:	mov	x29, sp
  43a48c:	str	x0, [sp, #40]
  43a490:	str	x1, [sp, #32]
  43a494:	str	w2, [sp, #28]
  43a498:	add	x0, sp, #0x30
  43a49c:	mov	x1, x0
  43a4a0:	ldr	w0, [sp, #28]
  43a4a4:	bl	43a328 <ferror@plt+0x36318>
  43a4a8:	str	w0, [sp, #60]
  43a4ac:	ldrsw	x0, [sp, #60]
  43a4b0:	add	x1, sp, #0x30
  43a4b4:	strb	wzr, [x1, x0]
  43a4b8:	add	x0, sp, #0x30
  43a4bc:	mov	x2, x0
  43a4c0:	ldr	x1, [sp, #32]
  43a4c4:	ldr	x0, [sp, #40]
  43a4c8:	bl	42b60c <ferror@plt+0x275fc>
  43a4cc:	ldp	x29, x30, [sp], #64
  43a4d0:	ret
  43a4d4:	stp	x29, x30, [sp, #-64]!
  43a4d8:	mov	x29, sp
  43a4dc:	str	x0, [sp, #40]
  43a4e0:	str	x1, [sp, #32]
  43a4e4:	str	w2, [sp, #28]
  43a4e8:	add	x0, sp, #0x30
  43a4ec:	mov	x1, x0
  43a4f0:	ldr	w0, [sp, #28]
  43a4f4:	bl	43a328 <ferror@plt+0x36318>
  43a4f8:	str	w0, [sp, #60]
  43a4fc:	ldrsw	x0, [sp, #60]
  43a500:	add	x1, sp, #0x30
  43a504:	strb	wzr, [x1, x0]
  43a508:	add	x0, sp, #0x30
  43a50c:	mov	x2, x0
  43a510:	ldr	x1, [sp, #32]
  43a514:	ldr	x0, [sp, #40]
  43a518:	bl	42b8d8 <ferror@plt+0x278c8>
  43a51c:	ldp	x29, x30, [sp], #64
  43a520:	ret
  43a524:	sub	sp, sp, #0x30
  43a528:	str	x0, [sp, #8]
  43a52c:	str	x1, [sp]
  43a530:	ldr	x0, [sp, #8]
  43a534:	ldrb	w0, [x0]
  43a538:	str	w0, [sp, #32]
  43a53c:	ldr	w0, [sp, #32]
  43a540:	cmp	w0, #0x7f
  43a544:	b.hi	43a550 <ferror@plt+0x36540>  // b.pmore
  43a548:	ldr	w0, [sp, #32]
  43a54c:	b	43a75c <ferror@plt+0x3674c>
  43a550:	ldr	w0, [sp, #32]
  43a554:	cmp	w0, #0xbf
  43a558:	b.hi	43a564 <ferror@plt+0x36554>  // b.pmore
  43a55c:	mov	w0, #0xffffffff            	// #-1
  43a560:	b	43a75c <ferror@plt+0x3674c>
  43a564:	ldr	w0, [sp, #32]
  43a568:	cmp	w0, #0xdf
  43a56c:	b.hi	43a590 <ferror@plt+0x36580>  // b.pmore
  43a570:	mov	w0, #0x2                   	// #2
  43a574:	str	w0, [sp, #40]
  43a578:	ldr	w0, [sp, #32]
  43a57c:	and	w0, w0, #0x1f
  43a580:	str	w0, [sp, #32]
  43a584:	mov	w0, #0x80                  	// #128
  43a588:	str	w0, [sp, #36]
  43a58c:	b	43a648 <ferror@plt+0x36638>
  43a590:	ldr	w0, [sp, #32]
  43a594:	cmp	w0, #0xef
  43a598:	b.hi	43a5bc <ferror@plt+0x365ac>  // b.pmore
  43a59c:	mov	w0, #0x3                   	// #3
  43a5a0:	str	w0, [sp, #40]
  43a5a4:	ldr	w0, [sp, #32]
  43a5a8:	and	w0, w0, #0xf
  43a5ac:	str	w0, [sp, #32]
  43a5b0:	mov	w0, #0x800                 	// #2048
  43a5b4:	str	w0, [sp, #36]
  43a5b8:	b	43a648 <ferror@plt+0x36638>
  43a5bc:	ldr	w0, [sp, #32]
  43a5c0:	cmp	w0, #0xf7
  43a5c4:	b.hi	43a5e8 <ferror@plt+0x365d8>  // b.pmore
  43a5c8:	mov	w0, #0x4                   	// #4
  43a5cc:	str	w0, [sp, #40]
  43a5d0:	ldr	w0, [sp, #32]
  43a5d4:	and	w0, w0, #0x7
  43a5d8:	str	w0, [sp, #32]
  43a5dc:	mov	w0, #0x10000               	// #65536
  43a5e0:	str	w0, [sp, #36]
  43a5e4:	b	43a648 <ferror@plt+0x36638>
  43a5e8:	ldr	w0, [sp, #32]
  43a5ec:	cmp	w0, #0xfb
  43a5f0:	b.hi	43a614 <ferror@plt+0x36604>  // b.pmore
  43a5f4:	mov	w0, #0x5                   	// #5
  43a5f8:	str	w0, [sp, #40]
  43a5fc:	ldr	w0, [sp, #32]
  43a600:	and	w0, w0, #0x3
  43a604:	str	w0, [sp, #32]
  43a608:	mov	w0, #0x200000              	// #2097152
  43a60c:	str	w0, [sp, #36]
  43a610:	b	43a648 <ferror@plt+0x36638>
  43a614:	ldr	w0, [sp, #32]
  43a618:	cmp	w0, #0xfd
  43a61c:	b.hi	43a640 <ferror@plt+0x36630>  // b.pmore
  43a620:	mov	w0, #0x6                   	// #6
  43a624:	str	w0, [sp, #40]
  43a628:	ldr	w0, [sp, #32]
  43a62c:	and	w0, w0, #0x1
  43a630:	str	w0, [sp, #32]
  43a634:	mov	w0, #0x4000000             	// #67108864
  43a638:	str	w0, [sp, #36]
  43a63c:	b	43a648 <ferror@plt+0x36638>
  43a640:	mov	w0, #0xffffffff            	// #-1
  43a644:	b	43a75c <ferror@plt+0x3674c>
  43a648:	ldr	x0, [sp]
  43a64c:	cmp	x0, #0x0
  43a650:	b.lt	43a6b8 <ferror@plt+0x366a8>  // b.tstop
  43a654:	ldr	w0, [sp, #40]
  43a658:	ldr	x1, [sp]
  43a65c:	cmp	x1, x0
  43a660:	b.ge	43a6b8 <ferror@plt+0x366a8>  // b.tcont
  43a664:	mov	w0, #0x1                   	// #1
  43a668:	str	w0, [sp, #44]
  43a66c:	b	43a6a0 <ferror@plt+0x36690>
  43a670:	ldr	w0, [sp, #44]
  43a674:	ldr	x1, [sp, #8]
  43a678:	add	x0, x1, x0
  43a67c:	ldrb	w0, [x0]
  43a680:	and	w0, w0, #0xc0
  43a684:	cmp	w0, #0x80
  43a688:	b.eq	43a694 <ferror@plt+0x36684>  // b.none
  43a68c:	mov	w0, #0xffffffff            	// #-1
  43a690:	b	43a75c <ferror@plt+0x3674c>
  43a694:	ldr	w0, [sp, #44]
  43a698:	add	w0, w0, #0x1
  43a69c:	str	w0, [sp, #44]
  43a6a0:	ldr	w0, [sp, #44]
  43a6a4:	ldr	x1, [sp]
  43a6a8:	cmp	x1, x0
  43a6ac:	b.gt	43a670 <ferror@plt+0x36660>
  43a6b0:	mov	w0, #0xfffffffe            	// #-2
  43a6b4:	b	43a75c <ferror@plt+0x3674c>
  43a6b8:	mov	w0, #0x1                   	// #1
  43a6bc:	str	w0, [sp, #44]
  43a6c0:	b	43a730 <ferror@plt+0x36720>
  43a6c4:	ldr	w0, [sp, #44]
  43a6c8:	ldr	x1, [sp, #8]
  43a6cc:	add	x0, x1, x0
  43a6d0:	ldrb	w0, [x0]
  43a6d4:	str	w0, [sp, #28]
  43a6d8:	ldr	w0, [sp, #28]
  43a6dc:	and	w0, w0, #0xc0
  43a6e0:	cmp	w0, #0x80
  43a6e4:	b.eq	43a704 <ferror@plt+0x366f4>  // b.none
  43a6e8:	ldr	w0, [sp, #28]
  43a6ec:	cmp	w0, #0x0
  43a6f0:	b.eq	43a6fc <ferror@plt+0x366ec>  // b.none
  43a6f4:	mov	w0, #0xffffffff            	// #-1
  43a6f8:	b	43a75c <ferror@plt+0x3674c>
  43a6fc:	mov	w0, #0xfffffffe            	// #-2
  43a700:	b	43a75c <ferror@plt+0x3674c>
  43a704:	ldr	w0, [sp, #32]
  43a708:	lsl	w0, w0, #6
  43a70c:	str	w0, [sp, #32]
  43a710:	ldr	w0, [sp, #28]
  43a714:	and	w0, w0, #0x3f
  43a718:	ldr	w1, [sp, #32]
  43a71c:	orr	w0, w1, w0
  43a720:	str	w0, [sp, #32]
  43a724:	ldr	w0, [sp, #44]
  43a728:	add	w0, w0, #0x1
  43a72c:	str	w0, [sp, #44]
  43a730:	ldr	w1, [sp, #44]
  43a734:	ldr	w0, [sp, #40]
  43a738:	cmp	w1, w0
  43a73c:	b.cc	43a6c4 <ferror@plt+0x366b4>  // b.lo, b.ul, b.last
  43a740:	ldr	w1, [sp, #32]
  43a744:	ldr	w0, [sp, #36]
  43a748:	cmp	w1, w0
  43a74c:	b.cs	43a758 <ferror@plt+0x36748>  // b.hs, b.nlast
  43a750:	mov	w0, #0xffffffff            	// #-1
  43a754:	b	43a75c <ferror@plt+0x3674c>
  43a758:	ldr	w0, [sp, #32]
  43a75c:	add	sp, sp, #0x30
  43a760:	ret
  43a764:	stp	x29, x30, [sp, #-48]!
  43a768:	mov	x29, sp
  43a76c:	str	x0, [sp, #24]
  43a770:	str	x1, [sp, #16]
  43a774:	ldr	x0, [sp, #16]
  43a778:	cmp	x0, #0x0
  43a77c:	b.ne	43a788 <ferror@plt+0x36778>  // b.any
  43a780:	mov	w0, #0xfffffffe            	// #-2
  43a784:	b	43a7dc <ferror@plt+0x367cc>
  43a788:	ldr	x1, [sp, #16]
  43a78c:	ldr	x0, [sp, #24]
  43a790:	bl	43a524 <ferror@plt+0x36514>
  43a794:	str	w0, [sp, #44]
  43a798:	ldr	w0, [sp, #44]
  43a79c:	cmp	w0, #0x0
  43a7a0:	b.ge	43a7ac <ferror@plt+0x3679c>  // b.tcont
  43a7a4:	ldr	w0, [sp, #44]
  43a7a8:	b	43a7dc <ferror@plt+0x367cc>
  43a7ac:	ldr	w1, [sp, #44]
  43a7b0:	mov	w0, #0x10ffff              	// #1114111
  43a7b4:	cmp	w1, w0
  43a7b8:	b.hi	43a7d0 <ferror@plt+0x367c0>  // b.pmore
  43a7bc:	ldr	w0, [sp, #44]
  43a7c0:	and	w1, w0, #0xfffff800
  43a7c4:	mov	w0, #0xd800                	// #55296
  43a7c8:	cmp	w1, w0
  43a7cc:	b.ne	43a7d8 <ferror@plt+0x367c8>  // b.any
  43a7d0:	mov	w0, #0xffffffff            	// #-1
  43a7d4:	b	43a7dc <ferror@plt+0x367cc>
  43a7d8:	ldr	w0, [sp, #44]
  43a7dc:	ldp	x29, x30, [sp], #48
  43a7e0:	ret
  43a7e4:	stp	x29, x30, [sp, #-80]!
  43a7e8:	mov	x29, sp
  43a7ec:	str	x0, [sp, #40]
  43a7f0:	str	x1, [sp, #32]
  43a7f4:	str	x2, [sp, #24]
  43a7f8:	ldr	x0, [sp, #40]
  43a7fc:	cmp	x0, #0x0
  43a800:	b.ne	43a828 <ferror@plt+0x36818>  // b.any
  43a804:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43a808:	add	x2, x0, #0x988
  43a80c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43a810:	add	x1, x0, #0xad8
  43a814:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43a818:	add	x0, x0, #0x980
  43a81c:	bl	41aa2c <ferror@plt+0x16a1c>
  43a820:	mov	x0, #0x0                   	// #0
  43a824:	b	43aa54 <ferror@plt+0x36a44>
  43a828:	ldr	x0, [sp, #40]
  43a82c:	str	x0, [sp, #64]
  43a830:	str	wzr, [sp, #76]
  43a834:	ldr	x0, [sp, #32]
  43a838:	cmp	x0, #0x0
  43a83c:	b.ge	43a8c8 <ferror@plt+0x368b8>  // b.tcont
  43a840:	b	43a87c <ferror@plt+0x3686c>
  43a844:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43a848:	add	x1, x0, #0x860
  43a84c:	ldr	x0, [sp, #64]
  43a850:	ldrb	w0, [x0]
  43a854:	and	x0, x0, #0xff
  43a858:	add	x0, x1, x0
  43a85c:	ldrb	w0, [x0]
  43a860:	and	x0, x0, #0xff
  43a864:	ldr	x1, [sp, #64]
  43a868:	add	x0, x1, x0
  43a86c:	str	x0, [sp, #64]
  43a870:	ldr	w0, [sp, #76]
  43a874:	add	w0, w0, #0x1
  43a878:	str	w0, [sp, #76]
  43a87c:	ldr	x0, [sp, #64]
  43a880:	ldrb	w0, [x0]
  43a884:	cmp	w0, #0x0
  43a888:	b.ne	43a844 <ferror@plt+0x36834>  // b.any
  43a88c:	b	43a8f0 <ferror@plt+0x368e0>
  43a890:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43a894:	add	x1, x0, #0x860
  43a898:	ldr	x0, [sp, #64]
  43a89c:	ldrb	w0, [x0]
  43a8a0:	and	x0, x0, #0xff
  43a8a4:	add	x0, x1, x0
  43a8a8:	ldrb	w0, [x0]
  43a8ac:	and	x0, x0, #0xff
  43a8b0:	ldr	x1, [sp, #64]
  43a8b4:	add	x0, x1, x0
  43a8b8:	str	x0, [sp, #64]
  43a8bc:	ldr	w0, [sp, #76]
  43a8c0:	add	w0, w0, #0x1
  43a8c4:	str	w0, [sp, #76]
  43a8c8:	ldr	x0, [sp, #32]
  43a8cc:	ldr	x1, [sp, #40]
  43a8d0:	add	x0, x1, x0
  43a8d4:	ldr	x1, [sp, #64]
  43a8d8:	cmp	x1, x0
  43a8dc:	b.cs	43a8f0 <ferror@plt+0x368e0>  // b.hs, b.nlast
  43a8e0:	ldr	x0, [sp, #64]
  43a8e4:	ldrb	w0, [x0]
  43a8e8:	cmp	w0, #0x0
  43a8ec:	b.ne	43a890 <ferror@plt+0x36880>  // b.any
  43a8f0:	ldr	w0, [sp, #76]
  43a8f4:	add	w0, w0, #0x1
  43a8f8:	sxtw	x0, w0
  43a8fc:	mov	x1, #0x4                   	// #4
  43a900:	bl	418798 <ferror@plt+0x14788>
  43a904:	str	x0, [sp, #48]
  43a908:	ldr	x0, [sp, #40]
  43a90c:	str	x0, [sp, #64]
  43a910:	str	wzr, [sp, #72]
  43a914:	b	43aa14 <ferror@plt+0x36a04>
  43a918:	ldr	x0, [sp, #64]
  43a91c:	add	x1, x0, #0x1
  43a920:	str	x1, [sp, #64]
  43a924:	ldrb	w0, [x0]
  43a928:	str	w0, [sp, #60]
  43a92c:	ldr	w0, [sp, #60]
  43a930:	cmp	w0, #0x7f
  43a934:	b.hi	43a954 <ferror@plt+0x36944>  // b.pmore
  43a938:	ldrsw	x0, [sp, #72]
  43a93c:	lsl	x0, x0, #2
  43a940:	ldr	x1, [sp, #48]
  43a944:	add	x0, x1, x0
  43a948:	ldr	w1, [sp, #60]
  43a94c:	str	w1, [x0]
  43a950:	b	43aa08 <ferror@plt+0x369f8>
  43a954:	mov	w0, #0x40                  	// #64
  43a958:	str	w0, [sp, #56]
  43a95c:	ldr	w1, [sp, #60]
  43a960:	ldr	w0, [sp, #56]
  43a964:	and	w0, w1, w0
  43a968:	cmp	w0, #0x0
  43a96c:	b.ne	43a98c <ferror@plt+0x3697c>  // b.any
  43a970:	ldrsw	x0, [sp, #72]
  43a974:	lsl	x0, x0, #2
  43a978:	ldr	x1, [sp, #48]
  43a97c:	add	x0, x1, x0
  43a980:	mov	w1, #0xfffd                	// #65533
  43a984:	str	w1, [x0]
  43a988:	b	43aa08 <ferror@plt+0x369f8>
  43a98c:	ldr	w0, [sp, #60]
  43a990:	lsl	w0, w0, #6
  43a994:	str	w0, [sp, #60]
  43a998:	ldr	x0, [sp, #64]
  43a99c:	add	x1, x0, #0x1
  43a9a0:	str	x1, [sp, #64]
  43a9a4:	ldrb	w0, [x0]
  43a9a8:	and	w0, w0, #0x3f
  43a9ac:	mov	w1, w0
  43a9b0:	ldr	w0, [sp, #60]
  43a9b4:	orr	w0, w0, w1
  43a9b8:	str	w0, [sp, #60]
  43a9bc:	ldr	w0, [sp, #56]
  43a9c0:	lsl	w0, w0, #5
  43a9c4:	str	w0, [sp, #56]
  43a9c8:	ldr	w1, [sp, #60]
  43a9cc:	ldr	w0, [sp, #56]
  43a9d0:	and	w0, w1, w0
  43a9d4:	cmp	w0, #0x0
  43a9d8:	b.ne	43a98c <ferror@plt+0x3697c>  // b.any
  43a9dc:	ldr	w0, [sp, #56]
  43a9e0:	sub	w0, w0, #0x1
  43a9e4:	ldr	w1, [sp, #60]
  43a9e8:	and	w0, w1, w0
  43a9ec:	str	w0, [sp, #60]
  43a9f0:	ldrsw	x0, [sp, #72]
  43a9f4:	lsl	x0, x0, #2
  43a9f8:	ldr	x1, [sp, #48]
  43a9fc:	add	x0, x1, x0
  43aa00:	ldr	w1, [sp, #60]
  43aa04:	str	w1, [x0]
  43aa08:	ldr	w0, [sp, #72]
  43aa0c:	add	w0, w0, #0x1
  43aa10:	str	w0, [sp, #72]
  43aa14:	ldr	w1, [sp, #72]
  43aa18:	ldr	w0, [sp, #76]
  43aa1c:	cmp	w1, w0
  43aa20:	b.lt	43a918 <ferror@plt+0x36908>  // b.tstop
  43aa24:	ldrsw	x0, [sp, #72]
  43aa28:	lsl	x0, x0, #2
  43aa2c:	ldr	x1, [sp, #48]
  43aa30:	add	x0, x1, x0
  43aa34:	str	wzr, [x0]
  43aa38:	ldr	x0, [sp, #24]
  43aa3c:	cmp	x0, #0x0
  43aa40:	b.eq	43aa50 <ferror@plt+0x36a40>  // b.none
  43aa44:	ldrsw	x1, [sp, #72]
  43aa48:	ldr	x0, [sp, #24]
  43aa4c:	str	x1, [x0]
  43aa50:	ldr	x0, [sp, #48]
  43aa54:	ldp	x29, x30, [sp], #80
  43aa58:	ret
  43aa5c:	stp	x29, x30, [sp, #-112]!
  43aa60:	mov	x29, sp
  43aa64:	str	x19, [sp, #16]
  43aa68:	str	x0, [sp, #72]
  43aa6c:	str	x1, [sp, #64]
  43aa70:	str	x2, [sp, #56]
  43aa74:	str	x3, [sp, #48]
  43aa78:	str	x4, [sp, #40]
  43aa7c:	str	xzr, [sp, #104]
  43aa80:	ldr	x0, [sp, #72]
  43aa84:	str	x0, [sp, #88]
  43aa88:	str	wzr, [sp, #100]
  43aa8c:	b	43ab64 <ferror@plt+0x36b54>
  43aa90:	ldr	x0, [sp, #64]
  43aa94:	cmp	x0, #0x0
  43aa98:	b.lt	43aab4 <ferror@plt+0x36aa4>  // b.tstop
  43aa9c:	ldr	x0, [sp, #64]
  43aaa0:	ldr	x1, [sp, #72]
  43aaa4:	add	x1, x1, x0
  43aaa8:	ldr	x0, [sp, #88]
  43aaac:	sub	x0, x1, x0
  43aab0:	b	43aab8 <ferror@plt+0x36aa8>
  43aab4:	mov	x0, #0x6                   	// #6
  43aab8:	mov	x1, x0
  43aabc:	ldr	x0, [sp, #88]
  43aac0:	bl	43a524 <ferror@plt+0x36514>
  43aac4:	str	w0, [sp, #84]
  43aac8:	ldr	w0, [sp, #84]
  43aacc:	cmp	w0, #0x0
  43aad0:	b.ge	43ab2c <ferror@plt+0x36b1c>  // b.tcont
  43aad4:	ldr	w0, [sp, #84]
  43aad8:	cmn	w0, #0x2
  43aadc:	b.ne	43ab0c <ferror@plt+0x36afc>  // b.any
  43aae0:	ldr	x0, [sp, #56]
  43aae4:	cmp	x0, #0x0
  43aae8:	b.ne	43aba0 <ferror@plt+0x36b90>  // b.any
  43aaec:	bl	4493cc <ferror@plt+0x453bc>
  43aaf0:	mov	w1, w0
  43aaf4:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43aaf8:	add	x3, x0, #0x998
  43aafc:	mov	w2, #0x3                   	// #3
  43ab00:	ldr	x0, [sp, #40]
  43ab04:	bl	40c0d8 <ferror@plt+0x80c8>
  43ab08:	b	43ac64 <ferror@plt+0x36c54>
  43ab0c:	bl	4493cc <ferror@plt+0x453bc>
  43ab10:	mov	w1, w0
  43ab14:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43ab18:	add	x3, x0, #0x9c8
  43ab1c:	mov	w2, #0x1                   	// #1
  43ab20:	ldr	x0, [sp, #40]
  43ab24:	bl	40c0d8 <ferror@plt+0x80c8>
  43ab28:	b	43ac64 <ferror@plt+0x36c54>
  43ab2c:	ldr	w0, [sp, #100]
  43ab30:	add	w0, w0, #0x1
  43ab34:	str	w0, [sp, #100]
  43ab38:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43ab3c:	add	x1, x0, #0x860
  43ab40:	ldr	x0, [sp, #88]
  43ab44:	ldrb	w0, [x0]
  43ab48:	and	x0, x0, #0xff
  43ab4c:	add	x0, x1, x0
  43ab50:	ldrb	w0, [x0]
  43ab54:	and	x0, x0, #0xff
  43ab58:	ldr	x1, [sp, #88]
  43ab5c:	add	x0, x1, x0
  43ab60:	str	x0, [sp, #88]
  43ab64:	ldr	x0, [sp, #64]
  43ab68:	cmp	x0, #0x0
  43ab6c:	b.lt	43ab8c <ferror@plt+0x36b7c>  // b.tstop
  43ab70:	ldr	x0, [sp, #64]
  43ab74:	ldr	x1, [sp, #72]
  43ab78:	add	x1, x1, x0
  43ab7c:	ldr	x0, [sp, #88]
  43ab80:	sub	x0, x1, x0
  43ab84:	cmp	x0, #0x0
  43ab88:	b.le	43aba4 <ferror@plt+0x36b94>
  43ab8c:	ldr	x0, [sp, #88]
  43ab90:	ldrb	w0, [x0]
  43ab94:	cmp	w0, #0x0
  43ab98:	b.ne	43aa90 <ferror@plt+0x36a80>  // b.any
  43ab9c:	b	43aba4 <ferror@plt+0x36b94>
  43aba0:	nop
  43aba4:	ldr	w0, [sp, #100]
  43aba8:	add	w0, w0, #0x1
  43abac:	sxtw	x0, w0
  43abb0:	mov	x1, #0x4                   	// #4
  43abb4:	bl	418798 <ferror@plt+0x14788>
  43abb8:	str	x0, [sp, #104]
  43abbc:	ldr	x0, [sp, #72]
  43abc0:	str	x0, [sp, #88]
  43abc4:	str	wzr, [sp, #96]
  43abc8:	b	43ac20 <ferror@plt+0x36c10>
  43abcc:	ldrsw	x0, [sp, #96]
  43abd0:	lsl	x0, x0, #2
  43abd4:	ldr	x1, [sp, #104]
  43abd8:	add	x19, x1, x0
  43abdc:	ldr	x0, [sp, #88]
  43abe0:	bl	439f54 <ferror@plt+0x35f44>
  43abe4:	str	w0, [x19]
  43abe8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43abec:	add	x1, x0, #0x860
  43abf0:	ldr	x0, [sp, #88]
  43abf4:	ldrb	w0, [x0]
  43abf8:	and	x0, x0, #0xff
  43abfc:	add	x0, x1, x0
  43ac00:	ldrb	w0, [x0]
  43ac04:	and	x0, x0, #0xff
  43ac08:	ldr	x1, [sp, #88]
  43ac0c:	add	x0, x1, x0
  43ac10:	str	x0, [sp, #88]
  43ac14:	ldr	w0, [sp, #96]
  43ac18:	add	w0, w0, #0x1
  43ac1c:	str	w0, [sp, #96]
  43ac20:	ldr	w1, [sp, #96]
  43ac24:	ldr	w0, [sp, #100]
  43ac28:	cmp	w1, w0
  43ac2c:	b.lt	43abcc <ferror@plt+0x36bbc>  // b.tstop
  43ac30:	ldrsw	x0, [sp, #96]
  43ac34:	lsl	x0, x0, #2
  43ac38:	ldr	x1, [sp, #104]
  43ac3c:	add	x0, x1, x0
  43ac40:	str	wzr, [x0]
  43ac44:	ldr	x0, [sp, #48]
  43ac48:	cmp	x0, #0x0
  43ac4c:	b.eq	43ac60 <ferror@plt+0x36c50>  // b.none
  43ac50:	ldrsw	x1, [sp, #100]
  43ac54:	ldr	x0, [sp, #48]
  43ac58:	str	x1, [x0]
  43ac5c:	b	43ac64 <ferror@plt+0x36c54>
  43ac60:	nop
  43ac64:	ldr	x0, [sp, #56]
  43ac68:	cmp	x0, #0x0
  43ac6c:	b.eq	43ac84 <ferror@plt+0x36c74>  // b.none
  43ac70:	ldr	x1, [sp, #88]
  43ac74:	ldr	x0, [sp, #72]
  43ac78:	sub	x1, x1, x0
  43ac7c:	ldr	x0, [sp, #56]
  43ac80:	str	x1, [x0]
  43ac84:	ldr	x0, [sp, #104]
  43ac88:	ldr	x19, [sp, #16]
  43ac8c:	ldp	x29, x30, [sp], #112
  43ac90:	ret
  43ac94:	stp	x29, x30, [sp, #-96]!
  43ac98:	mov	x29, sp
  43ac9c:	str	x0, [sp, #56]
  43aca0:	str	x1, [sp, #48]
  43aca4:	str	x2, [sp, #40]
  43aca8:	str	x3, [sp, #32]
  43acac:	str	x4, [sp, #24]
  43acb0:	str	xzr, [sp, #80]
  43acb4:	str	wzr, [sp, #92]
  43acb8:	str	wzr, [sp, #68]
  43acbc:	b	43adf4 <ferror@plt+0x36de4>
  43acc0:	ldrsw	x0, [sp, #68]
  43acc4:	lsl	x0, x0, #2
  43acc8:	ldr	x1, [sp, #56]
  43accc:	add	x0, x1, x0
  43acd0:	ldr	w0, [x0]
  43acd4:	cmp	w0, #0x0
  43acd8:	b.eq	43ae14 <ferror@plt+0x36e04>  // b.none
  43acdc:	ldrsw	x0, [sp, #68]
  43ace0:	lsl	x0, x0, #2
  43ace4:	ldr	x1, [sp, #56]
  43ace8:	add	x0, x1, x0
  43acec:	ldr	w0, [x0]
  43acf0:	cmp	w0, #0x0
  43acf4:	b.ge	43ad18 <ferror@plt+0x36d08>  // b.tcont
  43acf8:	bl	4493cc <ferror@plt+0x453bc>
  43acfc:	mov	w1, w0
  43ad00:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43ad04:	add	x3, x0, #0x9f8
  43ad08:	mov	w2, #0x1                   	// #1
  43ad0c:	ldr	x0, [sp, #24]
  43ad10:	bl	40c0d8 <ferror@plt+0x80c8>
  43ad14:	b	43aebc <ferror@plt+0x36eac>
  43ad18:	ldrsw	x0, [sp, #68]
  43ad1c:	lsl	x0, x0, #2
  43ad20:	ldr	x1, [sp, #56]
  43ad24:	add	x0, x1, x0
  43ad28:	ldr	w0, [x0]
  43ad2c:	cmp	w0, #0x7f
  43ad30:	b.ls	43add8 <ferror@plt+0x36dc8>  // b.plast
  43ad34:	ldrsw	x0, [sp, #68]
  43ad38:	lsl	x0, x0, #2
  43ad3c:	ldr	x1, [sp, #56]
  43ad40:	add	x0, x1, x0
  43ad44:	ldr	w0, [x0]
  43ad48:	cmp	w0, #0x7ff
  43ad4c:	b.ls	43add0 <ferror@plt+0x36dc0>  // b.plast
  43ad50:	ldrsw	x0, [sp, #68]
  43ad54:	lsl	x0, x0, #2
  43ad58:	ldr	x1, [sp, #56]
  43ad5c:	add	x0, x1, x0
  43ad60:	ldr	w1, [x0]
  43ad64:	mov	w0, #0xffff                	// #65535
  43ad68:	cmp	w1, w0
  43ad6c:	b.ls	43adc8 <ferror@plt+0x36db8>  // b.plast
  43ad70:	ldrsw	x0, [sp, #68]
  43ad74:	lsl	x0, x0, #2
  43ad78:	ldr	x1, [sp, #56]
  43ad7c:	add	x0, x1, x0
  43ad80:	ldr	w1, [x0]
  43ad84:	mov	w0, #0x1fffff              	// #2097151
  43ad88:	cmp	w1, w0
  43ad8c:	b.ls	43adc0 <ferror@plt+0x36db0>  // b.plast
  43ad90:	ldrsw	x0, [sp, #68]
  43ad94:	lsl	x0, x0, #2
  43ad98:	ldr	x1, [sp, #56]
  43ad9c:	add	x0, x1, x0
  43ada0:	ldr	w1, [x0]
  43ada4:	mov	w0, #0x3ffffff             	// #67108863
  43ada8:	cmp	w1, w0
  43adac:	b.hi	43adb8 <ferror@plt+0x36da8>  // b.pmore
  43adb0:	mov	w0, #0x5                   	// #5
  43adb4:	b	43addc <ferror@plt+0x36dcc>
  43adb8:	mov	w0, #0x6                   	// #6
  43adbc:	b	43addc <ferror@plt+0x36dcc>
  43adc0:	mov	w0, #0x4                   	// #4
  43adc4:	b	43addc <ferror@plt+0x36dcc>
  43adc8:	mov	w0, #0x3                   	// #3
  43adcc:	b	43addc <ferror@plt+0x36dcc>
  43add0:	mov	w0, #0x2                   	// #2
  43add4:	b	43addc <ferror@plt+0x36dcc>
  43add8:	mov	w0, #0x1                   	// #1
  43addc:	ldr	w1, [sp, #92]
  43ade0:	add	w0, w1, w0
  43ade4:	str	w0, [sp, #92]
  43ade8:	ldr	w0, [sp, #68]
  43adec:	add	w0, w0, #0x1
  43adf0:	str	w0, [sp, #68]
  43adf4:	ldr	x0, [sp, #48]
  43adf8:	cmp	x0, #0x0
  43adfc:	b.lt	43acc0 <ferror@plt+0x36cb0>  // b.tstop
  43ae00:	ldrsw	x0, [sp, #68]
  43ae04:	ldr	x1, [sp, #48]
  43ae08:	cmp	x1, x0
  43ae0c:	b.gt	43acc0 <ferror@plt+0x36cb0>
  43ae10:	b	43ae18 <ferror@plt+0x36e08>
  43ae14:	nop
  43ae18:	ldr	w0, [sp, #92]
  43ae1c:	add	w0, w0, #0x1
  43ae20:	sxtw	x0, w0
  43ae24:	bl	41844c <ferror@plt+0x1443c>
  43ae28:	str	x0, [sp, #80]
  43ae2c:	ldr	x0, [sp, #80]
  43ae30:	str	x0, [sp, #72]
  43ae34:	str	wzr, [sp, #68]
  43ae38:	b	43ae74 <ferror@plt+0x36e64>
  43ae3c:	ldr	w0, [sp, #68]
  43ae40:	add	w1, w0, #0x1
  43ae44:	str	w1, [sp, #68]
  43ae48:	sxtw	x0, w0
  43ae4c:	lsl	x0, x0, #2
  43ae50:	ldr	x1, [sp, #56]
  43ae54:	add	x0, x1, x0
  43ae58:	ldr	w0, [x0]
  43ae5c:	ldr	x1, [sp, #72]
  43ae60:	bl	43a328 <ferror@plt+0x36318>
  43ae64:	sxtw	x0, w0
  43ae68:	ldr	x1, [sp, #72]
  43ae6c:	add	x0, x1, x0
  43ae70:	str	x0, [sp, #72]
  43ae74:	ldrsw	x0, [sp, #92]
  43ae78:	ldr	x1, [sp, #80]
  43ae7c:	add	x0, x1, x0
  43ae80:	ldr	x1, [sp, #72]
  43ae84:	cmp	x1, x0
  43ae88:	b.cc	43ae3c <ferror@plt+0x36e2c>  // b.lo, b.ul, b.last
  43ae8c:	ldr	x0, [sp, #72]
  43ae90:	strb	wzr, [x0]
  43ae94:	ldr	x0, [sp, #32]
  43ae98:	cmp	x0, #0x0
  43ae9c:	b.eq	43aeb8 <ferror@plt+0x36ea8>  // b.none
  43aea0:	ldr	x1, [sp, #72]
  43aea4:	ldr	x0, [sp, #80]
  43aea8:	sub	x1, x1, x0
  43aeac:	ldr	x0, [sp, #32]
  43aeb0:	str	x1, [x0]
  43aeb4:	b	43aebc <ferror@plt+0x36eac>
  43aeb8:	nop
  43aebc:	ldr	x0, [sp, #40]
  43aec0:	cmp	x0, #0x0
  43aec4:	b.eq	43aed4 <ferror@plt+0x36ec4>  // b.none
  43aec8:	ldrsw	x1, [sp, #68]
  43aecc:	ldr	x0, [sp, #40]
  43aed0:	str	x1, [x0]
  43aed4:	ldr	x0, [sp, #80]
  43aed8:	ldp	x29, x30, [sp], #96
  43aedc:	ret
  43aee0:	stp	x29, x30, [sp, #-112]!
  43aee4:	mov	x29, sp
  43aee8:	str	x0, [sp, #56]
  43aeec:	str	x1, [sp, #48]
  43aef0:	str	x2, [sp, #40]
  43aef4:	str	x3, [sp, #32]
  43aef8:	str	x4, [sp, #24]
  43aefc:	str	xzr, [sp, #88]
  43af00:	ldr	x0, [sp, #56]
  43af04:	cmp	x0, #0x0
  43af08:	b.ne	43af30 <ferror@plt+0x36f20>  // b.any
  43af0c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43af10:	add	x2, x0, #0x988
  43af14:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43af18:	add	x1, x0, #0xaf0
  43af1c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43af20:	add	x0, x0, #0x980
  43af24:	bl	41aa2c <ferror@plt+0x16a1c>
  43af28:	mov	x0, #0x0                   	// #0
  43af2c:	b	43b27c <ferror@plt+0x3726c>
  43af30:	str	wzr, [sp, #84]
  43af34:	ldr	x0, [sp, #56]
  43af38:	str	x0, [sp, #104]
  43af3c:	str	wzr, [sp, #80]
  43af40:	b	43b0b4 <ferror@plt+0x370a4>
  43af44:	ldr	x0, [sp, #104]
  43af48:	ldrh	w0, [x0]
  43af4c:	strh	w0, [sp, #70]
  43af50:	ldrh	w1, [sp, #70]
  43af54:	mov	w0, #0xdbff                	// #56319
  43af58:	cmp	w1, w0
  43af5c:	b.ls	43afc8 <ferror@plt+0x36fb8>  // b.plast
  43af60:	ldrh	w1, [sp, #70]
  43af64:	mov	w0, #0xdfff                	// #57343
  43af68:	cmp	w1, w0
  43af6c:	b.hi	43afc8 <ferror@plt+0x36fb8>  // b.pmore
  43af70:	ldr	w0, [sp, #80]
  43af74:	cmp	w0, #0x0
  43af78:	b.eq	43afa8 <ferror@plt+0x36f98>  // b.none
  43af7c:	ldr	w1, [sp, #80]
  43af80:	mov	w0, #0xffff2800            	// #-55296
  43af84:	add	w0, w1, w0
  43af88:	lsl	w1, w0, #10
  43af8c:	ldrh	w0, [sp, #70]
  43af90:	add	w1, w1, w0
  43af94:	mov	w0, #0x2400                	// #9216
  43af98:	add	w0, w1, w0
  43af9c:	str	w0, [sp, #76]
  43afa0:	str	wzr, [sp, #80]
  43afa4:	b	43b028 <ferror@plt+0x37018>
  43afa8:	bl	4493cc <ferror@plt+0x453bc>
  43afac:	mov	w1, w0
  43afb0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43afb4:	add	x3, x0, #0xa20
  43afb8:	mov	w2, #0x1                   	// #1
  43afbc:	ldr	x0, [sp, #24]
  43afc0:	bl	40c0d8 <ferror@plt+0x80c8>
  43afc4:	b	43b250 <ferror@plt+0x37240>
  43afc8:	ldr	w0, [sp, #80]
  43afcc:	cmp	w0, #0x0
  43afd0:	b.eq	43aff4 <ferror@plt+0x36fe4>  // b.none
  43afd4:	bl	4493cc <ferror@plt+0x453bc>
  43afd8:	mov	w1, w0
  43afdc:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43afe0:	add	x3, x0, #0xa20
  43afe4:	mov	w2, #0x1                   	// #1
  43afe8:	ldr	x0, [sp, #24]
  43afec:	bl	40c0d8 <ferror@plt+0x80c8>
  43aff0:	b	43b250 <ferror@plt+0x37240>
  43aff4:	ldrh	w1, [sp, #70]
  43aff8:	mov	w0, #0xd7ff                	// #55295
  43affc:	cmp	w1, w0
  43b000:	b.ls	43b020 <ferror@plt+0x37010>  // b.plast
  43b004:	ldrh	w1, [sp, #70]
  43b008:	mov	w0, #0xdbff                	// #56319
  43b00c:	cmp	w1, w0
  43b010:	b.hi	43b020 <ferror@plt+0x37010>  // b.pmore
  43b014:	ldrh	w0, [sp, #70]
  43b018:	str	w0, [sp, #80]
  43b01c:	b	43b0a8 <ferror@plt+0x37098>
  43b020:	ldrh	w0, [sp, #70]
  43b024:	str	w0, [sp, #76]
  43b028:	ldr	w0, [sp, #76]
  43b02c:	cmp	w0, #0x7f
  43b030:	b.ls	43b098 <ferror@plt+0x37088>  // b.plast
  43b034:	ldr	w0, [sp, #76]
  43b038:	cmp	w0, #0x7ff
  43b03c:	b.ls	43b090 <ferror@plt+0x37080>  // b.plast
  43b040:	ldr	w1, [sp, #76]
  43b044:	mov	w0, #0xffff                	// #65535
  43b048:	cmp	w1, w0
  43b04c:	b.ls	43b088 <ferror@plt+0x37078>  // b.plast
  43b050:	ldr	w1, [sp, #76]
  43b054:	mov	w0, #0x1fffff              	// #2097151
  43b058:	cmp	w1, w0
  43b05c:	b.ls	43b080 <ferror@plt+0x37070>  // b.plast
  43b060:	ldr	w1, [sp, #76]
  43b064:	mov	w0, #0x3ffffff             	// #67108863
  43b068:	cmp	w1, w0
  43b06c:	b.hi	43b078 <ferror@plt+0x37068>  // b.pmore
  43b070:	mov	w0, #0x5                   	// #5
  43b074:	b	43b09c <ferror@plt+0x3708c>
  43b078:	mov	w0, #0x6                   	// #6
  43b07c:	b	43b09c <ferror@plt+0x3708c>
  43b080:	mov	w0, #0x4                   	// #4
  43b084:	b	43b09c <ferror@plt+0x3708c>
  43b088:	mov	w0, #0x3                   	// #3
  43b08c:	b	43b09c <ferror@plt+0x3708c>
  43b090:	mov	w0, #0x2                   	// #2
  43b094:	b	43b09c <ferror@plt+0x3708c>
  43b098:	mov	w0, #0x1                   	// #1
  43b09c:	ldr	w1, [sp, #84]
  43b0a0:	add	w0, w1, w0
  43b0a4:	str	w0, [sp, #84]
  43b0a8:	ldr	x0, [sp, #104]
  43b0ac:	add	x0, x0, #0x2
  43b0b0:	str	x0, [sp, #104]
  43b0b4:	ldr	x0, [sp, #48]
  43b0b8:	cmp	x0, #0x0
  43b0bc:	b.lt	43b0e0 <ferror@plt+0x370d0>  // b.tstop
  43b0c0:	ldr	x1, [sp, #104]
  43b0c4:	ldr	x0, [sp, #56]
  43b0c8:	sub	x0, x1, x0
  43b0cc:	asr	x0, x0, #1
  43b0d0:	mov	x1, x0
  43b0d4:	ldr	x0, [sp, #48]
  43b0d8:	cmp	x0, x1
  43b0dc:	b.le	43b0f0 <ferror@plt+0x370e0>
  43b0e0:	ldr	x0, [sp, #104]
  43b0e4:	ldrh	w0, [x0]
  43b0e8:	cmp	w0, #0x0
  43b0ec:	b.ne	43af44 <ferror@plt+0x36f34>  // b.any
  43b0f0:	ldr	w0, [sp, #80]
  43b0f4:	cmp	w0, #0x0
  43b0f8:	b.eq	43b128 <ferror@plt+0x37118>  // b.none
  43b0fc:	ldr	x0, [sp, #40]
  43b100:	cmp	x0, #0x0
  43b104:	b.ne	43b128 <ferror@plt+0x37118>  // b.any
  43b108:	bl	4493cc <ferror@plt+0x453bc>
  43b10c:	mov	w1, w0
  43b110:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b114:	add	x3, x0, #0x998
  43b118:	mov	w2, #0x3                   	// #3
  43b11c:	ldr	x0, [sp, #24]
  43b120:	bl	40c0d8 <ferror@plt+0x80c8>
  43b124:	b	43b250 <ferror@plt+0x37240>
  43b128:	ldr	w0, [sp, #84]
  43b12c:	add	w0, w0, #0x1
  43b130:	sxtw	x0, w0
  43b134:	bl	41844c <ferror@plt+0x1443c>
  43b138:	str	x0, [sp, #88]
  43b13c:	str	wzr, [sp, #80]
  43b140:	ldr	x0, [sp, #88]
  43b144:	str	x0, [sp, #96]
  43b148:	ldr	x0, [sp, #56]
  43b14c:	str	x0, [sp, #104]
  43b150:	b	43b208 <ferror@plt+0x371f8>
  43b154:	ldr	x0, [sp, #104]
  43b158:	ldrh	w0, [x0]
  43b15c:	strh	w0, [sp, #68]
  43b160:	ldrh	w1, [sp, #68]
  43b164:	mov	w0, #0xdbff                	// #56319
  43b168:	cmp	w1, w0
  43b16c:	b.ls	43b1ac <ferror@plt+0x3719c>  // b.plast
  43b170:	ldrh	w1, [sp, #68]
  43b174:	mov	w0, #0xdfff                	// #57343
  43b178:	cmp	w1, w0
  43b17c:	b.hi	43b1ac <ferror@plt+0x3719c>  // b.pmore
  43b180:	ldr	w1, [sp, #80]
  43b184:	mov	w0, #0xffff2800            	// #-55296
  43b188:	add	w0, w1, w0
  43b18c:	lsl	w1, w0, #10
  43b190:	ldrh	w0, [sp, #68]
  43b194:	add	w1, w1, w0
  43b198:	mov	w0, #0x2400                	// #9216
  43b19c:	add	w0, w1, w0
  43b1a0:	str	w0, [sp, #72]
  43b1a4:	str	wzr, [sp, #80]
  43b1a8:	b	43b1e0 <ferror@plt+0x371d0>
  43b1ac:	ldrh	w1, [sp, #68]
  43b1b0:	mov	w0, #0xd7ff                	// #55295
  43b1b4:	cmp	w1, w0
  43b1b8:	b.ls	43b1d8 <ferror@plt+0x371c8>  // b.plast
  43b1bc:	ldrh	w1, [sp, #68]
  43b1c0:	mov	w0, #0xdbff                	// #56319
  43b1c4:	cmp	w1, w0
  43b1c8:	b.hi	43b1d8 <ferror@plt+0x371c8>  // b.pmore
  43b1cc:	ldrh	w0, [sp, #68]
  43b1d0:	str	w0, [sp, #80]
  43b1d4:	b	43b1fc <ferror@plt+0x371ec>
  43b1d8:	ldrh	w0, [sp, #68]
  43b1dc:	str	w0, [sp, #72]
  43b1e0:	ldr	x1, [sp, #96]
  43b1e4:	ldr	w0, [sp, #72]
  43b1e8:	bl	43a328 <ferror@plt+0x36318>
  43b1ec:	sxtw	x0, w0
  43b1f0:	ldr	x1, [sp, #96]
  43b1f4:	add	x0, x1, x0
  43b1f8:	str	x0, [sp, #96]
  43b1fc:	ldr	x0, [sp, #104]
  43b200:	add	x0, x0, #0x2
  43b204:	str	x0, [sp, #104]
  43b208:	ldrsw	x0, [sp, #84]
  43b20c:	ldr	x1, [sp, #88]
  43b210:	add	x0, x1, x0
  43b214:	ldr	x1, [sp, #96]
  43b218:	cmp	x1, x0
  43b21c:	b.cc	43b154 <ferror@plt+0x37144>  // b.lo, b.ul, b.last
  43b220:	ldr	x0, [sp, #96]
  43b224:	strb	wzr, [x0]
  43b228:	ldr	x0, [sp, #32]
  43b22c:	cmp	x0, #0x0
  43b230:	b.eq	43b24c <ferror@plt+0x3723c>  // b.none
  43b234:	ldr	x1, [sp, #96]
  43b238:	ldr	x0, [sp, #88]
  43b23c:	sub	x1, x1, x0
  43b240:	ldr	x0, [sp, #32]
  43b244:	str	x1, [x0]
  43b248:	b	43b250 <ferror@plt+0x37240>
  43b24c:	nop
  43b250:	ldr	x0, [sp, #40]
  43b254:	cmp	x0, #0x0
  43b258:	b.eq	43b278 <ferror@plt+0x37268>  // b.none
  43b25c:	ldr	x1, [sp, #104]
  43b260:	ldr	x0, [sp, #56]
  43b264:	sub	x0, x1, x0
  43b268:	asr	x0, x0, #1
  43b26c:	mov	x1, x0
  43b270:	ldr	x0, [sp, #40]
  43b274:	str	x1, [x0]
  43b278:	ldr	x0, [sp, #88]
  43b27c:	ldp	x29, x30, [sp], #112
  43b280:	ret
  43b284:	stp	x29, x30, [sp, #-112]!
  43b288:	mov	x29, sp
  43b28c:	str	x0, [sp, #56]
  43b290:	str	x1, [sp, #48]
  43b294:	str	x2, [sp, #40]
  43b298:	str	x3, [sp, #32]
  43b29c:	str	x4, [sp, #24]
  43b2a0:	str	xzr, [sp, #88]
  43b2a4:	ldr	x0, [sp, #56]
  43b2a8:	cmp	x0, #0x0
  43b2ac:	b.ne	43b2d4 <ferror@plt+0x372c4>  // b.any
  43b2b0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b2b4:	add	x2, x0, #0x988
  43b2b8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b2bc:	add	x1, x0, #0xb00
  43b2c0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b2c4:	add	x0, x0, #0x980
  43b2c8:	bl	41aa2c <ferror@plt+0x16a1c>
  43b2cc:	mov	x0, #0x0                   	// #0
  43b2d0:	b	43b584 <ferror@plt+0x37574>
  43b2d4:	str	wzr, [sp, #84]
  43b2d8:	ldr	x0, [sp, #56]
  43b2dc:	str	x0, [sp, #104]
  43b2e0:	str	wzr, [sp, #80]
  43b2e4:	b	43b3b8 <ferror@plt+0x373a8>
  43b2e8:	ldr	x0, [sp, #104]
  43b2ec:	ldrh	w0, [x0]
  43b2f0:	strh	w0, [sp, #74]
  43b2f4:	ldrh	w1, [sp, #74]
  43b2f8:	mov	w0, #0xdbff                	// #56319
  43b2fc:	cmp	w1, w0
  43b300:	b.ls	43b348 <ferror@plt+0x37338>  // b.plast
  43b304:	ldrh	w1, [sp, #74]
  43b308:	mov	w0, #0xdfff                	// #57343
  43b30c:	cmp	w1, w0
  43b310:	b.hi	43b348 <ferror@plt+0x37338>  // b.pmore
  43b314:	ldr	w0, [sp, #80]
  43b318:	cmp	w0, #0x0
  43b31c:	b.eq	43b328 <ferror@plt+0x37318>  // b.none
  43b320:	str	wzr, [sp, #80]
  43b324:	b	43b3a0 <ferror@plt+0x37390>
  43b328:	bl	4493cc <ferror@plt+0x453bc>
  43b32c:	mov	w1, w0
  43b330:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b334:	add	x3, x0, #0xa20
  43b338:	mov	w2, #0x1                   	// #1
  43b33c:	ldr	x0, [sp, #24]
  43b340:	bl	40c0d8 <ferror@plt+0x80c8>
  43b344:	b	43b558 <ferror@plt+0x37548>
  43b348:	ldr	w0, [sp, #80]
  43b34c:	cmp	w0, #0x0
  43b350:	b.eq	43b374 <ferror@plt+0x37364>  // b.none
  43b354:	bl	4493cc <ferror@plt+0x453bc>
  43b358:	mov	w1, w0
  43b35c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b360:	add	x3, x0, #0xa20
  43b364:	mov	w2, #0x1                   	// #1
  43b368:	ldr	x0, [sp, #24]
  43b36c:	bl	40c0d8 <ferror@plt+0x80c8>
  43b370:	b	43b558 <ferror@plt+0x37548>
  43b374:	ldrh	w1, [sp, #74]
  43b378:	mov	w0, #0xd7ff                	// #55295
  43b37c:	cmp	w1, w0
  43b380:	b.ls	43b3a0 <ferror@plt+0x37390>  // b.plast
  43b384:	ldrh	w1, [sp, #74]
  43b388:	mov	w0, #0xdbff                	// #56319
  43b38c:	cmp	w1, w0
  43b390:	b.hi	43b3a0 <ferror@plt+0x37390>  // b.pmore
  43b394:	ldrh	w0, [sp, #74]
  43b398:	str	w0, [sp, #80]
  43b39c:	b	43b3ac <ferror@plt+0x3739c>
  43b3a0:	ldr	w0, [sp, #84]
  43b3a4:	add	w0, w0, #0x4
  43b3a8:	str	w0, [sp, #84]
  43b3ac:	ldr	x0, [sp, #104]
  43b3b0:	add	x0, x0, #0x2
  43b3b4:	str	x0, [sp, #104]
  43b3b8:	ldr	x0, [sp, #48]
  43b3bc:	cmp	x0, #0x0
  43b3c0:	b.lt	43b3e4 <ferror@plt+0x373d4>  // b.tstop
  43b3c4:	ldr	x1, [sp, #104]
  43b3c8:	ldr	x0, [sp, #56]
  43b3cc:	sub	x0, x1, x0
  43b3d0:	asr	x0, x0, #1
  43b3d4:	mov	x1, x0
  43b3d8:	ldr	x0, [sp, #48]
  43b3dc:	cmp	x0, x1
  43b3e0:	b.le	43b3f4 <ferror@plt+0x373e4>
  43b3e4:	ldr	x0, [sp, #104]
  43b3e8:	ldrh	w0, [x0]
  43b3ec:	cmp	w0, #0x0
  43b3f0:	b.ne	43b2e8 <ferror@plt+0x372d8>  // b.any
  43b3f4:	ldr	w0, [sp, #80]
  43b3f8:	cmp	w0, #0x0
  43b3fc:	b.eq	43b42c <ferror@plt+0x3741c>  // b.none
  43b400:	ldr	x0, [sp, #40]
  43b404:	cmp	x0, #0x0
  43b408:	b.ne	43b42c <ferror@plt+0x3741c>  // b.any
  43b40c:	bl	4493cc <ferror@plt+0x453bc>
  43b410:	mov	w1, w0
  43b414:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b418:	add	x3, x0, #0x998
  43b41c:	mov	w2, #0x3                   	// #3
  43b420:	ldr	x0, [sp, #24]
  43b424:	bl	40c0d8 <ferror@plt+0x80c8>
  43b428:	b	43b558 <ferror@plt+0x37548>
  43b42c:	ldr	w0, [sp, #84]
  43b430:	add	w0, w0, #0x4
  43b434:	sxtw	x0, w0
  43b438:	bl	41844c <ferror@plt+0x1443c>
  43b43c:	str	x0, [sp, #88]
  43b440:	str	wzr, [sp, #80]
  43b444:	ldr	x0, [sp, #88]
  43b448:	str	x0, [sp, #96]
  43b44c:	ldr	x0, [sp, #56]
  43b450:	str	x0, [sp, #104]
  43b454:	b	43b508 <ferror@plt+0x374f8>
  43b458:	ldr	x0, [sp, #104]
  43b45c:	ldrh	w0, [x0]
  43b460:	strh	w0, [sp, #72]
  43b464:	ldrh	w1, [sp, #72]
  43b468:	mov	w0, #0xdbff                	// #56319
  43b46c:	cmp	w1, w0
  43b470:	b.ls	43b4b0 <ferror@plt+0x374a0>  // b.plast
  43b474:	ldrh	w1, [sp, #72]
  43b478:	mov	w0, #0xdfff                	// #57343
  43b47c:	cmp	w1, w0
  43b480:	b.hi	43b4b0 <ferror@plt+0x374a0>  // b.pmore
  43b484:	ldr	w1, [sp, #80]
  43b488:	mov	w0, #0xffff2800            	// #-55296
  43b48c:	add	w0, w1, w0
  43b490:	lsl	w1, w0, #10
  43b494:	ldrh	w0, [sp, #72]
  43b498:	add	w1, w1, w0
  43b49c:	mov	w0, #0x2400                	// #9216
  43b4a0:	add	w0, w1, w0
  43b4a4:	str	w0, [sp, #76]
  43b4a8:	str	wzr, [sp, #80]
  43b4ac:	b	43b4e4 <ferror@plt+0x374d4>
  43b4b0:	ldrh	w1, [sp, #72]
  43b4b4:	mov	w0, #0xd7ff                	// #55295
  43b4b8:	cmp	w1, w0
  43b4bc:	b.ls	43b4dc <ferror@plt+0x374cc>  // b.plast
  43b4c0:	ldrh	w1, [sp, #72]
  43b4c4:	mov	w0, #0xdbff                	// #56319
  43b4c8:	cmp	w1, w0
  43b4cc:	b.hi	43b4dc <ferror@plt+0x374cc>  // b.pmore
  43b4d0:	ldrh	w0, [sp, #72]
  43b4d4:	str	w0, [sp, #80]
  43b4d8:	b	43b4fc <ferror@plt+0x374ec>
  43b4dc:	ldrh	w0, [sp, #72]
  43b4e0:	str	w0, [sp, #76]
  43b4e4:	ldr	x0, [sp, #96]
  43b4e8:	ldr	w1, [sp, #76]
  43b4ec:	str	w1, [x0]
  43b4f0:	ldr	x0, [sp, #96]
  43b4f4:	add	x0, x0, #0x4
  43b4f8:	str	x0, [sp, #96]
  43b4fc:	ldr	x0, [sp, #104]
  43b500:	add	x0, x0, #0x2
  43b504:	str	x0, [sp, #104]
  43b508:	ldrsw	x0, [sp, #84]
  43b50c:	ldr	x1, [sp, #88]
  43b510:	add	x0, x1, x0
  43b514:	ldr	x1, [sp, #96]
  43b518:	cmp	x1, x0
  43b51c:	b.cc	43b458 <ferror@plt+0x37448>  // b.lo, b.ul, b.last
  43b520:	ldr	x0, [sp, #96]
  43b524:	str	wzr, [x0]
  43b528:	ldr	x0, [sp, #32]
  43b52c:	cmp	x0, #0x0
  43b530:	b.eq	43b554 <ferror@plt+0x37544>  // b.none
  43b534:	ldr	x1, [sp, #96]
  43b538:	ldr	x0, [sp, #88]
  43b53c:	sub	x0, x1, x0
  43b540:	lsr	x0, x0, #2
  43b544:	mov	x1, x0
  43b548:	ldr	x0, [sp, #32]
  43b54c:	str	x1, [x0]
  43b550:	b	43b558 <ferror@plt+0x37548>
  43b554:	nop
  43b558:	ldr	x0, [sp, #40]
  43b55c:	cmp	x0, #0x0
  43b560:	b.eq	43b580 <ferror@plt+0x37570>  // b.none
  43b564:	ldr	x1, [sp, #104]
  43b568:	ldr	x0, [sp, #56]
  43b56c:	sub	x0, x1, x0
  43b570:	asr	x0, x0, #1
  43b574:	mov	x1, x0
  43b578:	ldr	x0, [sp, #40]
  43b57c:	str	x1, [x0]
  43b580:	ldr	x0, [sp, #88]
  43b584:	ldp	x29, x30, [sp], #112
  43b588:	ret
  43b58c:	stp	x29, x30, [sp, #-112]!
  43b590:	mov	x29, sp
  43b594:	str	x0, [sp, #56]
  43b598:	str	x1, [sp, #48]
  43b59c:	str	x2, [sp, #40]
  43b5a0:	str	x3, [sp, #32]
  43b5a4:	str	x4, [sp, #24]
  43b5a8:	str	xzr, [sp, #104]
  43b5ac:	ldr	x0, [sp, #56]
  43b5b0:	cmp	x0, #0x0
  43b5b4:	b.ne	43b5dc <ferror@plt+0x375cc>  // b.any
  43b5b8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b5bc:	add	x2, x0, #0x988
  43b5c0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b5c4:	add	x1, x0, #0xb10
  43b5c8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b5cc:	add	x0, x0, #0x980
  43b5d0:	bl	41aa2c <ferror@plt+0x16a1c>
  43b5d4:	mov	x0, #0x0                   	// #0
  43b5d8:	b	43b920 <ferror@plt+0x37910>
  43b5dc:	ldr	x0, [sp, #56]
  43b5e0:	str	x0, [sp, #88]
  43b5e4:	str	wzr, [sp, #100]
  43b5e8:	b	43b764 <ferror@plt+0x37754>
  43b5ec:	ldr	x0, [sp, #48]
  43b5f0:	cmp	x0, #0x0
  43b5f4:	b.lt	43b610 <ferror@plt+0x37600>  // b.tstop
  43b5f8:	ldr	x0, [sp, #48]
  43b5fc:	ldr	x1, [sp, #56]
  43b600:	add	x1, x1, x0
  43b604:	ldr	x0, [sp, #88]
  43b608:	sub	x0, x1, x0
  43b60c:	b	43b614 <ferror@plt+0x37604>
  43b610:	mov	x0, #0x6                   	// #6
  43b614:	mov	x1, x0
  43b618:	ldr	x0, [sp, #88]
  43b61c:	bl	43a524 <ferror@plt+0x36514>
  43b620:	str	w0, [sp, #80]
  43b624:	ldr	w0, [sp, #80]
  43b628:	cmp	w0, #0x0
  43b62c:	b.ge	43b688 <ferror@plt+0x37678>  // b.tcont
  43b630:	ldr	w0, [sp, #80]
  43b634:	cmn	w0, #0x2
  43b638:	b.ne	43b668 <ferror@plt+0x37658>  // b.any
  43b63c:	ldr	x0, [sp, #40]
  43b640:	cmp	x0, #0x0
  43b644:	b.ne	43b7a0 <ferror@plt+0x37790>  // b.any
  43b648:	bl	4493cc <ferror@plt+0x453bc>
  43b64c:	mov	w1, w0
  43b650:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b654:	add	x3, x0, #0x998
  43b658:	mov	w2, #0x3                   	// #3
  43b65c:	ldr	x0, [sp, #24]
  43b660:	bl	40c0d8 <ferror@plt+0x80c8>
  43b664:	b	43b8fc <ferror@plt+0x378ec>
  43b668:	bl	4493cc <ferror@plt+0x453bc>
  43b66c:	mov	w1, w0
  43b670:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b674:	add	x3, x0, #0x9c8
  43b678:	mov	w2, #0x1                   	// #1
  43b67c:	ldr	x0, [sp, #24]
  43b680:	bl	40c0d8 <ferror@plt+0x80c8>
  43b684:	b	43b8fc <ferror@plt+0x378ec>
  43b688:	ldr	w1, [sp, #80]
  43b68c:	mov	w0, #0xd7ff                	// #55295
  43b690:	cmp	w1, w0
  43b694:	b.hi	43b6a8 <ferror@plt+0x37698>  // b.pmore
  43b698:	ldr	w0, [sp, #100]
  43b69c:	add	w0, w0, #0x1
  43b6a0:	str	w0, [sp, #100]
  43b6a4:	b	43b738 <ferror@plt+0x37728>
  43b6a8:	ldr	w1, [sp, #80]
  43b6ac:	mov	w0, #0xdfff                	// #57343
  43b6b0:	cmp	w1, w0
  43b6b4:	b.hi	43b6d8 <ferror@plt+0x376c8>  // b.pmore
  43b6b8:	bl	4493cc <ferror@plt+0x453bc>
  43b6bc:	mov	w1, w0
  43b6c0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b6c4:	add	x3, x0, #0xa20
  43b6c8:	mov	w2, #0x1                   	// #1
  43b6cc:	ldr	x0, [sp, #24]
  43b6d0:	bl	40c0d8 <ferror@plt+0x80c8>
  43b6d4:	b	43b8fc <ferror@plt+0x378ec>
  43b6d8:	ldr	w1, [sp, #80]
  43b6dc:	mov	w0, #0xffff                	// #65535
  43b6e0:	cmp	w1, w0
  43b6e4:	b.hi	43b6f8 <ferror@plt+0x376e8>  // b.pmore
  43b6e8:	ldr	w0, [sp, #100]
  43b6ec:	add	w0, w0, #0x1
  43b6f0:	str	w0, [sp, #100]
  43b6f4:	b	43b738 <ferror@plt+0x37728>
  43b6f8:	ldr	w1, [sp, #80]
  43b6fc:	mov	w0, #0x10ffff              	// #1114111
  43b700:	cmp	w1, w0
  43b704:	b.hi	43b718 <ferror@plt+0x37708>  // b.pmore
  43b708:	ldr	w0, [sp, #100]
  43b70c:	add	w0, w0, #0x2
  43b710:	str	w0, [sp, #100]
  43b714:	b	43b738 <ferror@plt+0x37728>
  43b718:	bl	4493cc <ferror@plt+0x453bc>
  43b71c:	mov	w1, w0
  43b720:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b724:	add	x3, x0, #0xa48
  43b728:	mov	w2, #0x1                   	// #1
  43b72c:	ldr	x0, [sp, #24]
  43b730:	bl	40c0d8 <ferror@plt+0x80c8>
  43b734:	b	43b8fc <ferror@plt+0x378ec>
  43b738:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b73c:	add	x1, x0, #0x860
  43b740:	ldr	x0, [sp, #88]
  43b744:	ldrb	w0, [x0]
  43b748:	and	x0, x0, #0xff
  43b74c:	add	x0, x1, x0
  43b750:	ldrb	w0, [x0]
  43b754:	and	x0, x0, #0xff
  43b758:	ldr	x1, [sp, #88]
  43b75c:	add	x0, x1, x0
  43b760:	str	x0, [sp, #88]
  43b764:	ldr	x0, [sp, #48]
  43b768:	cmp	x0, #0x0
  43b76c:	b.lt	43b78c <ferror@plt+0x3777c>  // b.tstop
  43b770:	ldr	x0, [sp, #48]
  43b774:	ldr	x1, [sp, #56]
  43b778:	add	x1, x1, x0
  43b77c:	ldr	x0, [sp, #88]
  43b780:	sub	x0, x1, x0
  43b784:	cmp	x0, #0x0
  43b788:	b.le	43b7a4 <ferror@plt+0x37794>
  43b78c:	ldr	x0, [sp, #88]
  43b790:	ldrb	w0, [x0]
  43b794:	cmp	w0, #0x0
  43b798:	b.ne	43b5ec <ferror@plt+0x375dc>  // b.any
  43b79c:	b	43b7a4 <ferror@plt+0x37794>
  43b7a0:	nop
  43b7a4:	ldr	w0, [sp, #100]
  43b7a8:	add	w0, w0, #0x1
  43b7ac:	sxtw	x0, w0
  43b7b0:	mov	x1, #0x2                   	// #2
  43b7b4:	bl	418798 <ferror@plt+0x14788>
  43b7b8:	str	x0, [sp, #104]
  43b7bc:	ldr	x0, [sp, #56]
  43b7c0:	str	x0, [sp, #88]
  43b7c4:	str	wzr, [sp, #84]
  43b7c8:	b	43b8b8 <ferror@plt+0x378a8>
  43b7cc:	ldr	x0, [sp, #88]
  43b7d0:	bl	439f54 <ferror@plt+0x35f44>
  43b7d4:	str	w0, [sp, #76]
  43b7d8:	ldr	w1, [sp, #76]
  43b7dc:	mov	w0, #0xffff                	// #65535
  43b7e0:	cmp	w1, w0
  43b7e4:	b.hi	43b814 <ferror@plt+0x37804>  // b.pmore
  43b7e8:	ldr	w0, [sp, #84]
  43b7ec:	add	w1, w0, #0x1
  43b7f0:	str	w1, [sp, #84]
  43b7f4:	sxtw	x0, w0
  43b7f8:	lsl	x0, x0, #1
  43b7fc:	ldr	x1, [sp, #104]
  43b800:	add	x0, x1, x0
  43b804:	ldr	w1, [sp, #76]
  43b808:	and	w1, w1, #0xffff
  43b80c:	strh	w1, [x0]
  43b810:	b	43b88c <ferror@plt+0x3787c>
  43b814:	ldr	w0, [sp, #76]
  43b818:	sub	w0, w0, #0x10, lsl #12
  43b81c:	lsr	w0, w0, #10
  43b820:	and	w2, w0, #0xffff
  43b824:	ldr	w0, [sp, #84]
  43b828:	add	w1, w0, #0x1
  43b82c:	str	w1, [sp, #84]
  43b830:	sxtw	x0, w0
  43b834:	lsl	x0, x0, #1
  43b838:	ldr	x1, [sp, #104]
  43b83c:	add	x0, x1, x0
  43b840:	mov	w1, #0xffffd800            	// #-10240
  43b844:	add	w1, w2, w1
  43b848:	and	w1, w1, #0xffff
  43b84c:	strh	w1, [x0]
  43b850:	ldr	w0, [sp, #76]
  43b854:	and	w0, w0, #0xffff
  43b858:	and	w0, w0, #0x3ff
  43b85c:	and	w2, w0, #0xffff
  43b860:	ldr	w0, [sp, #84]
  43b864:	add	w1, w0, #0x1
  43b868:	str	w1, [sp, #84]
  43b86c:	sxtw	x0, w0
  43b870:	lsl	x0, x0, #1
  43b874:	ldr	x1, [sp, #104]
  43b878:	add	x0, x1, x0
  43b87c:	mov	w1, #0xffffdc00            	// #-9216
  43b880:	add	w1, w2, w1
  43b884:	and	w1, w1, #0xffff
  43b888:	strh	w1, [x0]
  43b88c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b890:	add	x1, x0, #0x860
  43b894:	ldr	x0, [sp, #88]
  43b898:	ldrb	w0, [x0]
  43b89c:	and	x0, x0, #0xff
  43b8a0:	add	x0, x1, x0
  43b8a4:	ldrb	w0, [x0]
  43b8a8:	and	x0, x0, #0xff
  43b8ac:	ldr	x1, [sp, #88]
  43b8b0:	add	x0, x1, x0
  43b8b4:	str	x0, [sp, #88]
  43b8b8:	ldr	w1, [sp, #84]
  43b8bc:	ldr	w0, [sp, #100]
  43b8c0:	cmp	w1, w0
  43b8c4:	b.lt	43b7cc <ferror@plt+0x377bc>  // b.tstop
  43b8c8:	ldrsw	x0, [sp, #84]
  43b8cc:	lsl	x0, x0, #1
  43b8d0:	ldr	x1, [sp, #104]
  43b8d4:	add	x0, x1, x0
  43b8d8:	strh	wzr, [x0]
  43b8dc:	ldr	x0, [sp, #32]
  43b8e0:	cmp	x0, #0x0
  43b8e4:	b.eq	43b8f8 <ferror@plt+0x378e8>  // b.none
  43b8e8:	ldrsw	x1, [sp, #100]
  43b8ec:	ldr	x0, [sp, #32]
  43b8f0:	str	x1, [x0]
  43b8f4:	b	43b8fc <ferror@plt+0x378ec>
  43b8f8:	nop
  43b8fc:	ldr	x0, [sp, #40]
  43b900:	cmp	x0, #0x0
  43b904:	b.eq	43b91c <ferror@plt+0x3790c>  // b.none
  43b908:	ldr	x1, [sp, #88]
  43b90c:	ldr	x0, [sp, #56]
  43b910:	sub	x1, x1, x0
  43b914:	ldr	x0, [sp, #40]
  43b918:	str	x1, [x0]
  43b91c:	ldr	x0, [sp, #104]
  43b920:	ldp	x29, x30, [sp], #112
  43b924:	ret
  43b928:	stp	x29, x30, [sp, #-96]!
  43b92c:	mov	x29, sp
  43b930:	str	x0, [sp, #56]
  43b934:	str	x1, [sp, #48]
  43b938:	str	x2, [sp, #40]
  43b93c:	str	x3, [sp, #32]
  43b940:	str	x4, [sp, #24]
  43b944:	str	xzr, [sp, #88]
  43b948:	str	wzr, [sp, #84]
  43b94c:	str	wzr, [sp, #80]
  43b950:	b	43ba28 <ferror@plt+0x37a18>
  43b954:	ldrsw	x0, [sp, #80]
  43b958:	lsl	x0, x0, #2
  43b95c:	ldr	x1, [sp, #56]
  43b960:	add	x0, x1, x0
  43b964:	ldr	w0, [x0]
  43b968:	str	w0, [sp, #72]
  43b96c:	ldr	w1, [sp, #72]
  43b970:	mov	w0, #0xd7ff                	// #55295
  43b974:	cmp	w1, w0
  43b978:	b.hi	43b98c <ferror@plt+0x3797c>  // b.pmore
  43b97c:	ldr	w0, [sp, #84]
  43b980:	add	w0, w0, #0x1
  43b984:	str	w0, [sp, #84]
  43b988:	b	43ba1c <ferror@plt+0x37a0c>
  43b98c:	ldr	w1, [sp, #72]
  43b990:	mov	w0, #0xdfff                	// #57343
  43b994:	cmp	w1, w0
  43b998:	b.hi	43b9bc <ferror@plt+0x379ac>  // b.pmore
  43b99c:	bl	4493cc <ferror@plt+0x453bc>
  43b9a0:	mov	w1, w0
  43b9a4:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43b9a8:	add	x3, x0, #0xa20
  43b9ac:	mov	w2, #0x1                   	// #1
  43b9b0:	ldr	x0, [sp, #24]
  43b9b4:	bl	40c0d8 <ferror@plt+0x80c8>
  43b9b8:	b	43bba0 <ferror@plt+0x37b90>
  43b9bc:	ldr	w1, [sp, #72]
  43b9c0:	mov	w0, #0xffff                	// #65535
  43b9c4:	cmp	w1, w0
  43b9c8:	b.hi	43b9dc <ferror@plt+0x379cc>  // b.pmore
  43b9cc:	ldr	w0, [sp, #84]
  43b9d0:	add	w0, w0, #0x1
  43b9d4:	str	w0, [sp, #84]
  43b9d8:	b	43ba1c <ferror@plt+0x37a0c>
  43b9dc:	ldr	w1, [sp, #72]
  43b9e0:	mov	w0, #0x10ffff              	// #1114111
  43b9e4:	cmp	w1, w0
  43b9e8:	b.hi	43b9fc <ferror@plt+0x379ec>  // b.pmore
  43b9ec:	ldr	w0, [sp, #84]
  43b9f0:	add	w0, w0, #0x2
  43b9f4:	str	w0, [sp, #84]
  43b9f8:	b	43ba1c <ferror@plt+0x37a0c>
  43b9fc:	bl	4493cc <ferror@plt+0x453bc>
  43ba00:	mov	w1, w0
  43ba04:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43ba08:	add	x3, x0, #0xa48
  43ba0c:	mov	w2, #0x1                   	// #1
  43ba10:	ldr	x0, [sp, #24]
  43ba14:	bl	40c0d8 <ferror@plt+0x80c8>
  43ba18:	b	43bba0 <ferror@plt+0x37b90>
  43ba1c:	ldr	w0, [sp, #80]
  43ba20:	add	w0, w0, #0x1
  43ba24:	str	w0, [sp, #80]
  43ba28:	ldr	x0, [sp, #48]
  43ba2c:	cmp	x0, #0x0
  43ba30:	b.lt	43ba44 <ferror@plt+0x37a34>  // b.tstop
  43ba34:	ldrsw	x0, [sp, #80]
  43ba38:	ldr	x1, [sp, #48]
  43ba3c:	cmp	x1, x0
  43ba40:	b.le	43ba60 <ferror@plt+0x37a50>
  43ba44:	ldrsw	x0, [sp, #80]
  43ba48:	lsl	x0, x0, #2
  43ba4c:	ldr	x1, [sp, #56]
  43ba50:	add	x0, x1, x0
  43ba54:	ldr	w0, [x0]
  43ba58:	cmp	w0, #0x0
  43ba5c:	b.ne	43b954 <ferror@plt+0x37944>  // b.any
  43ba60:	ldr	w0, [sp, #84]
  43ba64:	add	w0, w0, #0x1
  43ba68:	sxtw	x0, w0
  43ba6c:	mov	x1, #0x2                   	// #2
  43ba70:	bl	418798 <ferror@plt+0x14788>
  43ba74:	str	x0, [sp, #88]
  43ba78:	str	wzr, [sp, #80]
  43ba7c:	str	wzr, [sp, #76]
  43ba80:	b	43bb5c <ferror@plt+0x37b4c>
  43ba84:	ldrsw	x0, [sp, #80]
  43ba88:	lsl	x0, x0, #2
  43ba8c:	ldr	x1, [sp, #56]
  43ba90:	add	x0, x1, x0
  43ba94:	ldr	w0, [x0]
  43ba98:	str	w0, [sp, #68]
  43ba9c:	ldr	w1, [sp, #68]
  43baa0:	mov	w0, #0xffff                	// #65535
  43baa4:	cmp	w1, w0
  43baa8:	b.hi	43bad8 <ferror@plt+0x37ac8>  // b.pmore
  43baac:	ldr	w0, [sp, #76]
  43bab0:	add	w1, w0, #0x1
  43bab4:	str	w1, [sp, #76]
  43bab8:	sxtw	x0, w0
  43babc:	lsl	x0, x0, #1
  43bac0:	ldr	x1, [sp, #88]
  43bac4:	add	x0, x1, x0
  43bac8:	ldr	w1, [sp, #68]
  43bacc:	and	w1, w1, #0xffff
  43bad0:	strh	w1, [x0]
  43bad4:	b	43bb50 <ferror@plt+0x37b40>
  43bad8:	ldr	w0, [sp, #68]
  43badc:	sub	w0, w0, #0x10, lsl #12
  43bae0:	lsr	w0, w0, #10
  43bae4:	and	w2, w0, #0xffff
  43bae8:	ldr	w0, [sp, #76]
  43baec:	add	w1, w0, #0x1
  43baf0:	str	w1, [sp, #76]
  43baf4:	sxtw	x0, w0
  43baf8:	lsl	x0, x0, #1
  43bafc:	ldr	x1, [sp, #88]
  43bb00:	add	x0, x1, x0
  43bb04:	mov	w1, #0xffffd800            	// #-10240
  43bb08:	add	w1, w2, w1
  43bb0c:	and	w1, w1, #0xffff
  43bb10:	strh	w1, [x0]
  43bb14:	ldr	w0, [sp, #68]
  43bb18:	and	w0, w0, #0xffff
  43bb1c:	and	w0, w0, #0x3ff
  43bb20:	and	w2, w0, #0xffff
  43bb24:	ldr	w0, [sp, #76]
  43bb28:	add	w1, w0, #0x1
  43bb2c:	str	w1, [sp, #76]
  43bb30:	sxtw	x0, w0
  43bb34:	lsl	x0, x0, #1
  43bb38:	ldr	x1, [sp, #88]
  43bb3c:	add	x0, x1, x0
  43bb40:	mov	w1, #0xffffdc00            	// #-9216
  43bb44:	add	w1, w2, w1
  43bb48:	and	w1, w1, #0xffff
  43bb4c:	strh	w1, [x0]
  43bb50:	ldr	w0, [sp, #80]
  43bb54:	add	w0, w0, #0x1
  43bb58:	str	w0, [sp, #80]
  43bb5c:	ldr	w1, [sp, #76]
  43bb60:	ldr	w0, [sp, #84]
  43bb64:	cmp	w1, w0
  43bb68:	b.lt	43ba84 <ferror@plt+0x37a74>  // b.tstop
  43bb6c:	ldrsw	x0, [sp, #76]
  43bb70:	lsl	x0, x0, #1
  43bb74:	ldr	x1, [sp, #88]
  43bb78:	add	x0, x1, x0
  43bb7c:	strh	wzr, [x0]
  43bb80:	ldr	x0, [sp, #32]
  43bb84:	cmp	x0, #0x0
  43bb88:	b.eq	43bb9c <ferror@plt+0x37b8c>  // b.none
  43bb8c:	ldrsw	x1, [sp, #84]
  43bb90:	ldr	x0, [sp, #32]
  43bb94:	str	x1, [x0]
  43bb98:	b	43bba0 <ferror@plt+0x37b90>
  43bb9c:	nop
  43bba0:	ldr	x0, [sp, #40]
  43bba4:	cmp	x0, #0x0
  43bba8:	b.eq	43bbb8 <ferror@plt+0x37ba8>  // b.none
  43bbac:	ldrsw	x1, [sp, #80]
  43bbb0:	ldr	x0, [sp, #40]
  43bbb4:	str	x1, [x0]
  43bbb8:	ldr	x0, [sp, #88]
  43bbbc:	ldp	x29, x30, [sp], #96
  43bbc0:	ret
  43bbc4:	sub	sp, sp, #0x30
  43bbc8:	str	x0, [sp, #8]
  43bbcc:	str	wzr, [sp, #44]
  43bbd0:	str	wzr, [sp, #40]
  43bbd4:	ldr	x0, [sp, #8]
  43bbd8:	str	x0, [sp, #32]
  43bbdc:	b	43bdf4 <ferror@plt+0x37de4>
  43bbe0:	ldr	x0, [sp, #32]
  43bbe4:	ldrb	w0, [x0]
  43bbe8:	sxtb	w0, w0
  43bbec:	cmp	w0, #0x0
  43bbf0:	b.ge	43bde8 <ferror@plt+0x37dd8>  // b.tcont
  43bbf4:	ldr	x0, [sp, #32]
  43bbf8:	str	x0, [sp, #24]
  43bbfc:	ldr	x0, [sp, #32]
  43bc00:	ldrb	w0, [x0]
  43bc04:	and	w0, w0, #0xe0
  43bc08:	cmp	w0, #0xc0
  43bc0c:	b.ne	43bc48 <ferror@plt+0x37c38>  // b.any
  43bc10:	ldr	x0, [sp, #32]
  43bc14:	ldrb	w0, [x0]
  43bc18:	and	w0, w0, #0x1e
  43bc1c:	cmp	w0, #0x0
  43bc20:	b.eq	43bda8 <ferror@plt+0x37d98>  // b.none
  43bc24:	ldr	x0, [sp, #32]
  43bc28:	add	x0, x0, #0x1
  43bc2c:	str	x0, [sp, #32]
  43bc30:	ldr	x0, [sp, #32]
  43bc34:	ldrb	w0, [x0]
  43bc38:	and	w0, w0, #0xc0
  43bc3c:	cmp	w0, #0x80
  43bc40:	b.eq	43bde4 <ferror@plt+0x37dd4>  // b.none
  43bc44:	b	43bddc <ferror@plt+0x37dcc>
  43bc48:	ldr	x0, [sp, #32]
  43bc4c:	ldrb	w0, [x0]
  43bc50:	and	w0, w0, #0xf0
  43bc54:	cmp	w0, #0xe0
  43bc58:	b.ne	43bc78 <ferror@plt+0x37c68>  // b.any
  43bc5c:	mov	w0, #0x800                 	// #2048
  43bc60:	str	w0, [sp, #40]
  43bc64:	ldr	x0, [sp, #32]
  43bc68:	ldrb	w0, [x0]
  43bc6c:	and	w0, w0, #0xf
  43bc70:	str	w0, [sp, #44]
  43bc74:	b	43bce8 <ferror@plt+0x37cd8>
  43bc78:	ldr	x0, [sp, #32]
  43bc7c:	ldrb	w0, [x0]
  43bc80:	and	w0, w0, #0xf8
  43bc84:	cmp	w0, #0xf0
  43bc88:	b.ne	43bdb0 <ferror@plt+0x37da0>  // b.any
  43bc8c:	mov	w0, #0x10000               	// #65536
  43bc90:	str	w0, [sp, #40]
  43bc94:	ldr	x0, [sp, #32]
  43bc98:	ldrb	w0, [x0]
  43bc9c:	and	w0, w0, #0x7
  43bca0:	str	w0, [sp, #44]
  43bca4:	ldr	x0, [sp, #32]
  43bca8:	add	x0, x0, #0x1
  43bcac:	str	x0, [sp, #32]
  43bcb0:	ldr	x0, [sp, #32]
  43bcb4:	ldrb	w0, [x0]
  43bcb8:	and	w0, w0, #0xc0
  43bcbc:	cmp	w0, #0x80
  43bcc0:	b.ne	43bdb8 <ferror@plt+0x37da8>  // b.any
  43bcc4:	ldr	w0, [sp, #44]
  43bcc8:	lsl	w0, w0, #6
  43bccc:	str	w0, [sp, #44]
  43bcd0:	ldr	x0, [sp, #32]
  43bcd4:	ldrb	w0, [x0]
  43bcd8:	and	w0, w0, #0x3f
  43bcdc:	ldr	w1, [sp, #44]
  43bce0:	orr	w0, w1, w0
  43bce4:	str	w0, [sp, #44]
  43bce8:	ldr	x0, [sp, #32]
  43bcec:	add	x0, x0, #0x1
  43bcf0:	str	x0, [sp, #32]
  43bcf4:	ldr	x0, [sp, #32]
  43bcf8:	ldrb	w0, [x0]
  43bcfc:	and	w0, w0, #0xc0
  43bd00:	cmp	w0, #0x80
  43bd04:	b.ne	43bdc0 <ferror@plt+0x37db0>  // b.any
  43bd08:	ldr	w0, [sp, #44]
  43bd0c:	lsl	w0, w0, #6
  43bd10:	str	w0, [sp, #44]
  43bd14:	ldr	x0, [sp, #32]
  43bd18:	ldrb	w0, [x0]
  43bd1c:	and	w0, w0, #0x3f
  43bd20:	ldr	w1, [sp, #44]
  43bd24:	orr	w0, w1, w0
  43bd28:	str	w0, [sp, #44]
  43bd2c:	ldr	x0, [sp, #32]
  43bd30:	add	x0, x0, #0x1
  43bd34:	str	x0, [sp, #32]
  43bd38:	ldr	x0, [sp, #32]
  43bd3c:	ldrb	w0, [x0]
  43bd40:	and	w0, w0, #0xc0
  43bd44:	cmp	w0, #0x80
  43bd48:	b.ne	43bdc8 <ferror@plt+0x37db8>  // b.any
  43bd4c:	ldr	w0, [sp, #44]
  43bd50:	lsl	w0, w0, #6
  43bd54:	str	w0, [sp, #44]
  43bd58:	ldr	x0, [sp, #32]
  43bd5c:	ldrb	w0, [x0]
  43bd60:	and	w0, w0, #0x3f
  43bd64:	ldr	w1, [sp, #44]
  43bd68:	orr	w0, w1, w0
  43bd6c:	str	w0, [sp, #44]
  43bd70:	ldr	w1, [sp, #44]
  43bd74:	ldr	w0, [sp, #40]
  43bd78:	cmp	w1, w0
  43bd7c:	b.cc	43bdd0 <ferror@plt+0x37dc0>  // b.lo, b.ul, b.last
  43bd80:	ldr	w1, [sp, #44]
  43bd84:	mov	w0, #0x10ffff              	// #1114111
  43bd88:	cmp	w1, w0
  43bd8c:	b.hi	43bdd8 <ferror@plt+0x37dc8>  // b.pmore
  43bd90:	ldr	w0, [sp, #44]
  43bd94:	and	w1, w0, #0xfffff800
  43bd98:	mov	w0, #0xd800                	// #55296
  43bd9c:	cmp	w1, w0
  43bda0:	b.ne	43bde4 <ferror@plt+0x37dd4>  // b.any
  43bda4:	b	43bdd8 <ferror@plt+0x37dc8>
  43bda8:	nop
  43bdac:	b	43bddc <ferror@plt+0x37dcc>
  43bdb0:	nop
  43bdb4:	b	43bddc <ferror@plt+0x37dcc>
  43bdb8:	nop
  43bdbc:	b	43bddc <ferror@plt+0x37dcc>
  43bdc0:	nop
  43bdc4:	b	43bddc <ferror@plt+0x37dcc>
  43bdc8:	nop
  43bdcc:	b	43bddc <ferror@plt+0x37dcc>
  43bdd0:	nop
  43bdd4:	b	43bddc <ferror@plt+0x37dcc>
  43bdd8:	nop
  43bddc:	ldr	x0, [sp, #24]
  43bde0:	b	43be08 <ferror@plt+0x37df8>
  43bde4:	nop
  43bde8:	ldr	x0, [sp, #32]
  43bdec:	add	x0, x0, #0x1
  43bdf0:	str	x0, [sp, #32]
  43bdf4:	ldr	x0, [sp, #32]
  43bdf8:	ldrb	w0, [x0]
  43bdfc:	cmp	w0, #0x0
  43be00:	b.ne	43bbe0 <ferror@plt+0x37bd0>  // b.any
  43be04:	ldr	x0, [sp, #32]
  43be08:	add	sp, sp, #0x30
  43be0c:	ret
  43be10:	stp	x29, x30, [sp, #-64]!
  43be14:	mov	x29, sp
  43be18:	str	x0, [sp, #24]
  43be1c:	str	x1, [sp, #16]
  43be20:	str	wzr, [sp, #60]
  43be24:	str	wzr, [sp, #56]
  43be28:	ldr	x0, [sp, #16]
  43be2c:	cmp	x0, #0x0
  43be30:	b.ge	43be5c <ferror@plt+0x37e4c>  // b.tcont
  43be34:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43be38:	add	x4, x0, #0xa70
  43be3c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43be40:	add	x3, x0, #0xb20
  43be44:	mov	w2, #0x5f0                 	// #1520
  43be48:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43be4c:	add	x1, x0, #0xa80
  43be50:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43be54:	add	x0, x0, #0x980
  43be58:	bl	4319d8 <ferror@plt+0x2d9c8>
  43be5c:	ldr	x0, [sp, #24]
  43be60:	str	x0, [sp, #48]
  43be64:	b	43c0e8 <ferror@plt+0x380d8>
  43be68:	ldr	x0, [sp, #48]
  43be6c:	ldrb	w0, [x0]
  43be70:	sxtb	w0, w0
  43be74:	cmp	w0, #0x0
  43be78:	b.ge	43c0dc <ferror@plt+0x380cc>  // b.tcont
  43be7c:	ldr	x0, [sp, #48]
  43be80:	str	x0, [sp, #40]
  43be84:	ldr	x0, [sp, #48]
  43be88:	ldrb	w0, [x0]
  43be8c:	and	w0, w0, #0xe0
  43be90:	cmp	w0, #0xc0
  43be94:	b.ne	43beec <ferror@plt+0x37edc>  // b.any
  43be98:	ldr	x1, [sp, #48]
  43be9c:	ldr	x0, [sp, #24]
  43bea0:	sub	x0, x1, x0
  43bea4:	ldr	x1, [sp, #16]
  43bea8:	sub	x0, x1, x0
  43beac:	cmp	x0, #0x1
  43beb0:	b.le	43c084 <ferror@plt+0x38074>
  43beb4:	ldr	x0, [sp, #48]
  43beb8:	ldrb	w0, [x0]
  43bebc:	and	w0, w0, #0x1e
  43bec0:	cmp	w0, #0x0
  43bec4:	b.eq	43c08c <ferror@plt+0x3807c>  // b.none
  43bec8:	ldr	x0, [sp, #48]
  43becc:	add	x0, x0, #0x1
  43bed0:	str	x0, [sp, #48]
  43bed4:	ldr	x0, [sp, #48]
  43bed8:	ldrb	w0, [x0]
  43bedc:	and	w0, w0, #0xc0
  43bee0:	cmp	w0, #0x80
  43bee4:	b.eq	43c0d8 <ferror@plt+0x380c8>  // b.none
  43bee8:	b	43c0d0 <ferror@plt+0x380c0>
  43beec:	ldr	x0, [sp, #48]
  43bef0:	ldrb	w0, [x0]
  43bef4:	and	w0, w0, #0xf0
  43bef8:	cmp	w0, #0xe0
  43befc:	b.ne	43bf38 <ferror@plt+0x37f28>  // b.any
  43bf00:	ldr	x1, [sp, #48]
  43bf04:	ldr	x0, [sp, #24]
  43bf08:	sub	x0, x1, x0
  43bf0c:	ldr	x1, [sp, #16]
  43bf10:	sub	x0, x1, x0
  43bf14:	cmp	x0, #0x2
  43bf18:	b.le	43c094 <ferror@plt+0x38084>
  43bf1c:	mov	w0, #0x800                 	// #2048
  43bf20:	str	w0, [sp, #56]
  43bf24:	ldr	x0, [sp, #48]
  43bf28:	ldrb	w0, [x0]
  43bf2c:	and	w0, w0, #0xf
  43bf30:	str	w0, [sp, #60]
  43bf34:	b	43bfc4 <ferror@plt+0x37fb4>
  43bf38:	ldr	x0, [sp, #48]
  43bf3c:	ldrb	w0, [x0]
  43bf40:	and	w0, w0, #0xf8
  43bf44:	cmp	w0, #0xf0
  43bf48:	b.ne	43c09c <ferror@plt+0x3808c>  // b.any
  43bf4c:	ldr	x1, [sp, #48]
  43bf50:	ldr	x0, [sp, #24]
  43bf54:	sub	x0, x1, x0
  43bf58:	ldr	x1, [sp, #16]
  43bf5c:	sub	x0, x1, x0
  43bf60:	cmp	x0, #0x3
  43bf64:	b.le	43c0a4 <ferror@plt+0x38094>
  43bf68:	mov	w0, #0x10000               	// #65536
  43bf6c:	str	w0, [sp, #56]
  43bf70:	ldr	x0, [sp, #48]
  43bf74:	ldrb	w0, [x0]
  43bf78:	and	w0, w0, #0x7
  43bf7c:	str	w0, [sp, #60]
  43bf80:	ldr	x0, [sp, #48]
  43bf84:	add	x0, x0, #0x1
  43bf88:	str	x0, [sp, #48]
  43bf8c:	ldr	x0, [sp, #48]
  43bf90:	ldrb	w0, [x0]
  43bf94:	and	w0, w0, #0xc0
  43bf98:	cmp	w0, #0x80
  43bf9c:	b.ne	43c0ac <ferror@plt+0x3809c>  // b.any
  43bfa0:	ldr	w0, [sp, #60]
  43bfa4:	lsl	w0, w0, #6
  43bfa8:	str	w0, [sp, #60]
  43bfac:	ldr	x0, [sp, #48]
  43bfb0:	ldrb	w0, [x0]
  43bfb4:	and	w0, w0, #0x3f
  43bfb8:	ldr	w1, [sp, #60]
  43bfbc:	orr	w0, w1, w0
  43bfc0:	str	w0, [sp, #60]
  43bfc4:	ldr	x0, [sp, #48]
  43bfc8:	add	x0, x0, #0x1
  43bfcc:	str	x0, [sp, #48]
  43bfd0:	ldr	x0, [sp, #48]
  43bfd4:	ldrb	w0, [x0]
  43bfd8:	and	w0, w0, #0xc0
  43bfdc:	cmp	w0, #0x80
  43bfe0:	b.ne	43c0b4 <ferror@plt+0x380a4>  // b.any
  43bfe4:	ldr	w0, [sp, #60]
  43bfe8:	lsl	w0, w0, #6
  43bfec:	str	w0, [sp, #60]
  43bff0:	ldr	x0, [sp, #48]
  43bff4:	ldrb	w0, [x0]
  43bff8:	and	w0, w0, #0x3f
  43bffc:	ldr	w1, [sp, #60]
  43c000:	orr	w0, w1, w0
  43c004:	str	w0, [sp, #60]
  43c008:	ldr	x0, [sp, #48]
  43c00c:	add	x0, x0, #0x1
  43c010:	str	x0, [sp, #48]
  43c014:	ldr	x0, [sp, #48]
  43c018:	ldrb	w0, [x0]
  43c01c:	and	w0, w0, #0xc0
  43c020:	cmp	w0, #0x80
  43c024:	b.ne	43c0bc <ferror@plt+0x380ac>  // b.any
  43c028:	ldr	w0, [sp, #60]
  43c02c:	lsl	w0, w0, #6
  43c030:	str	w0, [sp, #60]
  43c034:	ldr	x0, [sp, #48]
  43c038:	ldrb	w0, [x0]
  43c03c:	and	w0, w0, #0x3f
  43c040:	ldr	w1, [sp, #60]
  43c044:	orr	w0, w1, w0
  43c048:	str	w0, [sp, #60]
  43c04c:	ldr	w1, [sp, #60]
  43c050:	ldr	w0, [sp, #56]
  43c054:	cmp	w1, w0
  43c058:	b.cc	43c0c4 <ferror@plt+0x380b4>  // b.lo, b.ul, b.last
  43c05c:	ldr	w1, [sp, #60]
  43c060:	mov	w0, #0x10ffff              	// #1114111
  43c064:	cmp	w1, w0
  43c068:	b.hi	43c0cc <ferror@plt+0x380bc>  // b.pmore
  43c06c:	ldr	w0, [sp, #60]
  43c070:	and	w1, w0, #0xfffff800
  43c074:	mov	w0, #0xd800                	// #55296
  43c078:	cmp	w1, w0
  43c07c:	b.ne	43c0d8 <ferror@plt+0x380c8>  // b.any
  43c080:	b	43c0cc <ferror@plt+0x380bc>
  43c084:	nop
  43c088:	b	43c0d0 <ferror@plt+0x380c0>
  43c08c:	nop
  43c090:	b	43c0d0 <ferror@plt+0x380c0>
  43c094:	nop
  43c098:	b	43c0d0 <ferror@plt+0x380c0>
  43c09c:	nop
  43c0a0:	b	43c0d0 <ferror@plt+0x380c0>
  43c0a4:	nop
  43c0a8:	b	43c0d0 <ferror@plt+0x380c0>
  43c0ac:	nop
  43c0b0:	b	43c0d0 <ferror@plt+0x380c0>
  43c0b4:	nop
  43c0b8:	b	43c0d0 <ferror@plt+0x380c0>
  43c0bc:	nop
  43c0c0:	b	43c0d0 <ferror@plt+0x380c0>
  43c0c4:	nop
  43c0c8:	b	43c0d0 <ferror@plt+0x380c0>
  43c0cc:	nop
  43c0d0:	ldr	x0, [sp, #40]
  43c0d4:	b	43c114 <ferror@plt+0x38104>
  43c0d8:	nop
  43c0dc:	ldr	x0, [sp, #48]
  43c0e0:	add	x0, x0, #0x1
  43c0e4:	str	x0, [sp, #48]
  43c0e8:	ldr	x1, [sp, #48]
  43c0ec:	ldr	x0, [sp, #24]
  43c0f0:	sub	x0, x1, x0
  43c0f4:	ldr	x1, [sp, #16]
  43c0f8:	cmp	x1, x0
  43c0fc:	b.le	43c110 <ferror@plt+0x38100>
  43c100:	ldr	x0, [sp, #48]
  43c104:	ldrb	w0, [x0]
  43c108:	cmp	w0, #0x0
  43c10c:	b.ne	43be68 <ferror@plt+0x37e58>  // b.any
  43c110:	ldr	x0, [sp, #48]
  43c114:	ldp	x29, x30, [sp], #64
  43c118:	ret
  43c11c:	stp	x29, x30, [sp, #-64]!
  43c120:	mov	x29, sp
  43c124:	str	x0, [sp, #40]
  43c128:	str	x1, [sp, #32]
  43c12c:	str	x2, [sp, #24]
  43c130:	ldr	x0, [sp, #32]
  43c134:	cmp	x0, #0x0
  43c138:	b.ge	43c14c <ferror@plt+0x3813c>  // b.tcont
  43c13c:	ldr	x0, [sp, #40]
  43c140:	bl	43bbc4 <ferror@plt+0x37bb4>
  43c144:	str	x0, [sp, #56]
  43c148:	b	43c15c <ferror@plt+0x3814c>
  43c14c:	ldr	x1, [sp, #32]
  43c150:	ldr	x0, [sp, #40]
  43c154:	bl	43be10 <ferror@plt+0x37e00>
  43c158:	str	x0, [sp, #56]
  43c15c:	ldr	x0, [sp, #24]
  43c160:	cmp	x0, #0x0
  43c164:	b.eq	43c174 <ferror@plt+0x38164>  // b.none
  43c168:	ldr	x0, [sp, #24]
  43c16c:	ldr	x1, [sp, #56]
  43c170:	str	x1, [x0]
  43c174:	ldr	x0, [sp, #32]
  43c178:	cmp	x0, #0x0
  43c17c:	b.lt	43c198 <ferror@plt+0x38188>  // b.tstop
  43c180:	ldr	x0, [sp, #32]
  43c184:	ldr	x1, [sp, #40]
  43c188:	add	x0, x1, x0
  43c18c:	ldr	x1, [sp, #56]
  43c190:	cmp	x1, x0
  43c194:	b.ne	43c1b4 <ferror@plt+0x381a4>  // b.any
  43c198:	ldr	x0, [sp, #32]
  43c19c:	cmp	x0, #0x0
  43c1a0:	b.ge	43c1bc <ferror@plt+0x381ac>  // b.tcont
  43c1a4:	ldr	x0, [sp, #56]
  43c1a8:	ldrb	w0, [x0]
  43c1ac:	cmp	w0, #0x0
  43c1b0:	b.eq	43c1bc <ferror@plt+0x381ac>  // b.none
  43c1b4:	mov	w0, #0x0                   	// #0
  43c1b8:	b	43c1c0 <ferror@plt+0x381b0>
  43c1bc:	mov	w0, #0x1                   	// #1
  43c1c0:	ldp	x29, x30, [sp], #64
  43c1c4:	ret
  43c1c8:	sub	sp, sp, #0x10
  43c1cc:	str	w0, [sp, #12]
  43c1d0:	ldr	w1, [sp, #12]
  43c1d4:	mov	w0, #0x10ffff              	// #1114111
  43c1d8:	cmp	w1, w0
  43c1dc:	b.hi	43c1fc <ferror@plt+0x381ec>  // b.pmore
  43c1e0:	ldr	w0, [sp, #12]
  43c1e4:	and	w1, w0, #0xfffff800
  43c1e8:	mov	w0, #0xd800                	// #55296
  43c1ec:	cmp	w1, w0
  43c1f0:	b.eq	43c1fc <ferror@plt+0x381ec>  // b.none
  43c1f4:	mov	w0, #0x1                   	// #1
  43c1f8:	b	43c200 <ferror@plt+0x381f0>
  43c1fc:	mov	w0, #0x0                   	// #0
  43c200:	add	sp, sp, #0x10
  43c204:	ret
  43c208:	stp	x29, x30, [sp, #-80]!
  43c20c:	mov	x29, sp
  43c210:	str	x0, [sp, #24]
  43c214:	str	x1, [sp, #16]
  43c218:	ldr	x0, [sp, #16]
  43c21c:	cmp	x0, #0x0
  43c220:	b.ge	43c230 <ferror@plt+0x38220>  // b.tcont
  43c224:	ldr	x0, [sp, #24]
  43c228:	bl	403530 <strlen@plt>
  43c22c:	str	x0, [sp, #16]
  43c230:	ldr	x0, [sp, #16]
  43c234:	add	x0, x0, #0x1
  43c238:	mov	x1, #0x1                   	// #1
  43c23c:	bl	418798 <ferror@plt+0x14788>
  43c240:	str	x0, [sp, #40]
  43c244:	ldr	x0, [sp, #16]
  43c248:	ldr	x1, [sp, #40]
  43c24c:	add	x0, x1, x0
  43c250:	str	x0, [sp, #72]
  43c254:	ldr	x0, [sp, #24]
  43c258:	str	x0, [sp, #64]
  43c25c:	b	43c2d8 <ferror@plt+0x382c8>
  43c260:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c264:	add	x1, x0, #0x860
  43c268:	ldr	x0, [sp, #64]
  43c26c:	ldrb	w0, [x0]
  43c270:	and	x0, x0, #0xff
  43c274:	add	x0, x1, x0
  43c278:	ldrb	w0, [x0]
  43c27c:	strb	w0, [sp, #55]
  43c280:	ldrb	w0, [sp, #55]
  43c284:	neg	x0, x0
  43c288:	ldr	x1, [sp, #72]
  43c28c:	add	x0, x1, x0
  43c290:	str	x0, [sp, #72]
  43c294:	ldr	x0, [sp, #72]
  43c298:	str	x0, [sp, #56]
  43c29c:	b	43c2cc <ferror@plt+0x382bc>
  43c2a0:	ldr	x1, [sp, #64]
  43c2a4:	add	x0, x1, #0x1
  43c2a8:	str	x0, [sp, #64]
  43c2ac:	ldr	x0, [sp, #56]
  43c2b0:	add	x2, x0, #0x1
  43c2b4:	str	x2, [sp, #56]
  43c2b8:	ldrb	w1, [x1]
  43c2bc:	strb	w1, [x0]
  43c2c0:	ldrb	w0, [sp, #55]
  43c2c4:	sub	w0, w0, #0x1
  43c2c8:	strb	w0, [sp, #55]
  43c2cc:	ldrb	w0, [sp, #55]
  43c2d0:	cmp	w0, #0x0
  43c2d4:	b.ne	43c2a0 <ferror@plt+0x38290>  // b.any
  43c2d8:	ldr	x1, [sp, #72]
  43c2dc:	ldr	x0, [sp, #40]
  43c2e0:	cmp	x1, x0
  43c2e4:	b.hi	43c260 <ferror@plt+0x38250>  // b.pmore
  43c2e8:	ldr	x0, [sp, #16]
  43c2ec:	ldr	x1, [sp, #40]
  43c2f0:	add	x0, x1, x0
  43c2f4:	strb	wzr, [x0]
  43c2f8:	ldr	x0, [sp, #40]
  43c2fc:	ldp	x29, x30, [sp], #80
  43c300:	ret
  43c304:	stp	x29, x30, [sp, #-64]!
  43c308:	mov	x29, sp
  43c30c:	str	x0, [sp, #24]
  43c310:	ldr	x0, [sp, #24]
  43c314:	cmp	x0, #0x0
  43c318:	b.ne	43c340 <ferror@plt+0x38330>  // b.any
  43c31c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c320:	add	x2, x0, #0xa88
  43c324:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c328:	add	x1, x0, #0xb38
  43c32c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c330:	add	x0, x0, #0x980
  43c334:	bl	41aa2c <ferror@plt+0x16a1c>
  43c338:	mov	x0, #0x0                   	// #0
  43c33c:	b	43c470 <ferror@plt+0x38460>
  43c340:	str	xzr, [sp, #56]
  43c344:	ldr	x0, [sp, #24]
  43c348:	str	x0, [sp, #48]
  43c34c:	ldr	x0, [sp, #24]
  43c350:	bl	403530 <strlen@plt>
  43c354:	str	w0, [sp, #44]
  43c358:	b	43c3e8 <ferror@plt+0x383d8>
  43c35c:	ldrsw	x0, [sp, #44]
  43c360:	add	x1, sp, #0x20
  43c364:	mov	x2, x1
  43c368:	mov	x1, x0
  43c36c:	ldr	x0, [sp, #48]
  43c370:	bl	43c11c <ferror@plt+0x3810c>
  43c374:	cmp	w0, #0x0
  43c378:	b.ne	43c3f8 <ferror@plt+0x383e8>  // b.any
  43c37c:	ldr	x1, [sp, #32]
  43c380:	ldr	x0, [sp, #48]
  43c384:	sub	x0, x1, x0
  43c388:	str	w0, [sp, #40]
  43c38c:	ldr	x0, [sp, #56]
  43c390:	cmp	x0, #0x0
  43c394:	b.ne	43c3a4 <ferror@plt+0x38394>  // b.any
  43c398:	ldrsw	x0, [sp, #44]
  43c39c:	bl	42bdf0 <ferror@plt+0x27de0>
  43c3a0:	str	x0, [sp, #56]
  43c3a4:	ldrsw	x0, [sp, #40]
  43c3a8:	mov	x2, x0
  43c3ac:	ldr	x1, [sp, #48]
  43c3b0:	ldr	x0, [sp, #56]
  43c3b4:	bl	42c9bc <ferror@plt+0x289ac>
  43c3b8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c3bc:	add	x1, x0, #0xa98
  43c3c0:	ldr	x0, [sp, #56]
  43c3c4:	bl	42c930 <ferror@plt+0x28920>
  43c3c8:	ldr	w0, [sp, #40]
  43c3cc:	add	w0, w0, #0x1
  43c3d0:	ldr	w1, [sp, #44]
  43c3d4:	sub	w0, w1, w0
  43c3d8:	str	w0, [sp, #44]
  43c3dc:	ldr	x0, [sp, #32]
  43c3e0:	add	x0, x0, #0x1
  43c3e4:	str	x0, [sp, #48]
  43c3e8:	ldr	w0, [sp, #44]
  43c3ec:	cmp	w0, #0x0
  43c3f0:	b.ne	43c35c <ferror@plt+0x3834c>  // b.any
  43c3f4:	b	43c3fc <ferror@plt+0x383ec>
  43c3f8:	nop
  43c3fc:	ldr	x0, [sp, #56]
  43c400:	cmp	x0, #0x0
  43c404:	b.ne	43c414 <ferror@plt+0x38404>  // b.any
  43c408:	ldr	x0, [sp, #24]
  43c40c:	bl	428d58 <ferror@plt+0x24d48>
  43c410:	b	43c470 <ferror@plt+0x38460>
  43c414:	ldr	x1, [sp, #48]
  43c418:	ldr	x0, [sp, #56]
  43c41c:	bl	42c930 <ferror@plt+0x28920>
  43c420:	ldr	x0, [sp, #56]
  43c424:	ldr	x0, [x0]
  43c428:	mov	x2, #0x0                   	// #0
  43c42c:	mov	x1, #0xffffffffffffffff    	// #-1
  43c430:	bl	43c11c <ferror@plt+0x3810c>
  43c434:	cmp	w0, #0x0
  43c438:	b.ne	43c464 <ferror@plt+0x38454>  // b.any
  43c43c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c440:	add	x4, x0, #0xaa0
  43c444:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c448:	add	x3, x0, #0xb50
  43c44c:	mov	w2, #0x6c8                 	// #1736
  43c450:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c454:	add	x1, x0, #0xa80
  43c458:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c45c:	add	x0, x0, #0x980
  43c460:	bl	4319d8 <ferror@plt+0x2d9c8>
  43c464:	mov	w1, #0x0                   	// #0
  43c468:	ldr	x0, [sp, #56]
  43c46c:	bl	42bf2c <ferror@plt+0x27f1c>
  43c470:	ldp	x29, x30, [sp], #64
  43c474:	ret
  43c478:	sub	sp, sp, #0x10
  43c47c:	str	w0, [sp, #12]
  43c480:	ldr	w1, [sp, #12]
  43c484:	mov	w0, #0xfaff                	// #64255
  43c488:	movk	w0, #0x2, lsl #16
  43c48c:	cmp	w1, w0
  43c490:	b.hi	43c528 <ferror@plt+0x38518>  // b.pmore
  43c494:	ldr	w0, [sp, #12]
  43c498:	lsr	w1, w0, #8
  43c49c:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c4a0:	add	x0, x0, #0x368
  43c4a4:	mov	w1, w1
  43c4a8:	ldrsh	w1, [x0, x1, lsl #1]
  43c4ac:	mov	w0, #0x10ff                	// #4351
  43c4b0:	cmp	w1, w0
  43c4b4:	b.le	43c4e0 <ferror@plt+0x384d0>
  43c4b8:	ldr	w0, [sp, #12]
  43c4bc:	lsr	w1, w0, #8
  43c4c0:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c4c4:	add	x0, x0, #0x368
  43c4c8:	mov	w1, w1
  43c4cc:	ldrsh	w0, [x0, x1, lsl #1]
  43c4d0:	mov	w1, w0
  43c4d4:	mov	w0, #0xffffef00            	// #-4352
  43c4d8:	add	w0, w1, w0
  43c4dc:	b	43c5ec <ferror@plt+0x385dc>
  43c4e0:	ldr	w0, [sp, #12]
  43c4e4:	lsr	w1, w0, #8
  43c4e8:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c4ec:	add	x0, x0, #0x368
  43c4f0:	mov	w1, w1
  43c4f4:	ldrsh	w0, [x0, x1, lsl #1]
  43c4f8:	mov	w3, w0
  43c4fc:	ldr	w0, [sp, #12]
  43c500:	and	w1, w0, #0xff
  43c504:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c508:	add	x2, x0, #0xb68
  43c50c:	mov	w0, w1
  43c510:	sxtw	x1, w3
  43c514:	lsl	x1, x1, #8
  43c518:	add	x1, x2, x1
  43c51c:	add	x0, x1, x0
  43c520:	ldrb	w0, [x0]
  43c524:	b	43c5ec <ferror@plt+0x385dc>
  43c528:	ldr	w1, [sp, #12]
  43c52c:	mov	w0, #0xdffff               	// #917503
  43c530:	cmp	w1, w0
  43c534:	b.ls	43c5e8 <ferror@plt+0x385d8>  // b.plast
  43c538:	ldr	w1, [sp, #12]
  43c53c:	mov	w0, #0x10ffff              	// #1114111
  43c540:	cmp	w1, w0
  43c544:	b.hi	43c5e8 <ferror@plt+0x385d8>  // b.pmore
  43c548:	ldr	w0, [sp, #12]
  43c54c:	sub	w0, w0, #0xe0, lsl #12
  43c550:	lsr	w1, w0, #8
  43c554:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c558:	add	x0, x0, #0x960
  43c55c:	mov	w1, w1
  43c560:	ldrsh	w1, [x0, x1, lsl #1]
  43c564:	mov	w0, #0x10ff                	// #4351
  43c568:	cmp	w1, w0
  43c56c:	b.le	43c59c <ferror@plt+0x3858c>
  43c570:	ldr	w0, [sp, #12]
  43c574:	sub	w0, w0, #0xe0, lsl #12
  43c578:	lsr	w1, w0, #8
  43c57c:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c580:	add	x0, x0, #0x960
  43c584:	mov	w1, w1
  43c588:	ldrsh	w0, [x0, x1, lsl #1]
  43c58c:	mov	w1, w0
  43c590:	mov	w0, #0xffffef00            	// #-4352
  43c594:	add	w0, w1, w0
  43c598:	b	43c5ec <ferror@plt+0x385dc>
  43c59c:	ldr	w0, [sp, #12]
  43c5a0:	sub	w0, w0, #0xe0, lsl #12
  43c5a4:	lsr	w1, w0, #8
  43c5a8:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c5ac:	add	x0, x0, #0x960
  43c5b0:	mov	w1, w1
  43c5b4:	ldrsh	w0, [x0, x1, lsl #1]
  43c5b8:	mov	w3, w0
  43c5bc:	ldr	w0, [sp, #12]
  43c5c0:	and	w1, w0, #0xff
  43c5c4:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c5c8:	add	x2, x0, #0xb68
  43c5cc:	mov	w0, w1
  43c5d0:	sxtw	x1, w3
  43c5d4:	lsl	x1, x1, #8
  43c5d8:	add	x1, x2, x1
  43c5dc:	add	x0, x1, x0
  43c5e0:	ldrb	w0, [x0]
  43c5e4:	b	43c5ec <ferror@plt+0x385dc>
  43c5e8:	mov	w0, #0x0                   	// #0
  43c5ec:	add	sp, sp, #0x10
  43c5f0:	ret
  43c5f4:	sub	sp, sp, #0x40
  43c5f8:	str	x0, [sp, #8]
  43c5fc:	str	x1, [sp]
  43c600:	mov	w0, #0x1                   	// #1
  43c604:	str	w0, [sp, #52]
  43c608:	b	43cd38 <ferror@plt+0x38d28>
  43c60c:	str	wzr, [sp, #52]
  43c610:	ldr	x0, [sp, #8]
  43c614:	ldr	w1, [x0]
  43c618:	mov	w0, #0xfaff                	// #64255
  43c61c:	movk	w0, #0x2, lsl #16
  43c620:	cmp	w1, w0
  43c624:	b.hi	43c6cc <ferror@plt+0x386bc>  // b.pmore
  43c628:	ldr	x0, [sp, #8]
  43c62c:	ldr	w0, [x0]
  43c630:	lsr	w1, w0, #8
  43c634:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c638:	add	x0, x0, #0x368
  43c63c:	mov	w1, w1
  43c640:	ldrsh	w1, [x0, x1, lsl #1]
  43c644:	mov	w0, #0x10ff                	// #4351
  43c648:	cmp	w1, w0
  43c64c:	b.le	43c67c <ferror@plt+0x3866c>
  43c650:	ldr	x0, [sp, #8]
  43c654:	ldr	w0, [x0]
  43c658:	lsr	w1, w0, #8
  43c65c:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c660:	add	x0, x0, #0x368
  43c664:	mov	w1, w1
  43c668:	ldrsh	w0, [x0, x1, lsl #1]
  43c66c:	mov	w1, w0
  43c670:	mov	w0, #0xffffef00            	// #-4352
  43c674:	add	w0, w1, w0
  43c678:	b	43c7a8 <ferror@plt+0x38798>
  43c67c:	ldr	x0, [sp, #8]
  43c680:	ldr	w0, [x0]
  43c684:	lsr	w1, w0, #8
  43c688:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c68c:	add	x0, x0, #0x368
  43c690:	mov	w1, w1
  43c694:	ldrsh	w0, [x0, x1, lsl #1]
  43c698:	mov	w3, w0
  43c69c:	ldr	x0, [sp, #8]
  43c6a0:	ldr	w0, [x0]
  43c6a4:	and	w1, w0, #0xff
  43c6a8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c6ac:	add	x2, x0, #0xb68
  43c6b0:	mov	w0, w1
  43c6b4:	sxtw	x1, w3
  43c6b8:	lsl	x1, x1, #8
  43c6bc:	add	x1, x2, x1
  43c6c0:	add	x0, x1, x0
  43c6c4:	ldrb	w0, [x0]
  43c6c8:	b	43c7a8 <ferror@plt+0x38798>
  43c6cc:	ldr	x0, [sp, #8]
  43c6d0:	ldr	w1, [x0]
  43c6d4:	mov	w0, #0xdffff               	// #917503
  43c6d8:	cmp	w1, w0
  43c6dc:	b.ls	43c7a4 <ferror@plt+0x38794>  // b.plast
  43c6e0:	ldr	x0, [sp, #8]
  43c6e4:	ldr	w1, [x0]
  43c6e8:	mov	w0, #0x10ffff              	// #1114111
  43c6ec:	cmp	w1, w0
  43c6f0:	b.hi	43c7a4 <ferror@plt+0x38794>  // b.pmore
  43c6f4:	ldr	x0, [sp, #8]
  43c6f8:	ldr	w0, [x0]
  43c6fc:	sub	w0, w0, #0xe0, lsl #12
  43c700:	lsr	w1, w0, #8
  43c704:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c708:	add	x0, x0, #0x960
  43c70c:	mov	w1, w1
  43c710:	ldrsh	w1, [x0, x1, lsl #1]
  43c714:	mov	w0, #0x10ff                	// #4351
  43c718:	cmp	w1, w0
  43c71c:	b.le	43c750 <ferror@plt+0x38740>
  43c720:	ldr	x0, [sp, #8]
  43c724:	ldr	w0, [x0]
  43c728:	sub	w0, w0, #0xe0, lsl #12
  43c72c:	lsr	w1, w0, #8
  43c730:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c734:	add	x0, x0, #0x960
  43c738:	mov	w1, w1
  43c73c:	ldrsh	w0, [x0, x1, lsl #1]
  43c740:	mov	w1, w0
  43c744:	mov	w0, #0xffffef00            	// #-4352
  43c748:	add	w0, w1, w0
  43c74c:	b	43c7a8 <ferror@plt+0x38798>
  43c750:	ldr	x0, [sp, #8]
  43c754:	ldr	w0, [x0]
  43c758:	sub	w0, w0, #0xe0, lsl #12
  43c75c:	lsr	w1, w0, #8
  43c760:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c764:	add	x0, x0, #0x960
  43c768:	mov	w1, w1
  43c76c:	ldrsh	w0, [x0, x1, lsl #1]
  43c770:	mov	w3, w0
  43c774:	ldr	x0, [sp, #8]
  43c778:	ldr	w0, [x0]
  43c77c:	and	w1, w0, #0xff
  43c780:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c784:	add	x2, x0, #0xb68
  43c788:	mov	w0, w1
  43c78c:	sxtw	x1, w3
  43c790:	lsl	x1, x1, #8
  43c794:	add	x1, x2, x1
  43c798:	add	x0, x1, x0
  43c79c:	ldrb	w0, [x0]
  43c7a0:	b	43c7a8 <ferror@plt+0x38798>
  43c7a4:	mov	w0, #0x0                   	// #0
  43c7a8:	str	w0, [sp, #48]
  43c7ac:	str	xzr, [sp, #56]
  43c7b0:	b	43cd24 <ferror@plt+0x38d14>
  43c7b4:	ldr	x0, [sp, #56]
  43c7b8:	add	x0, x0, #0x1
  43c7bc:	lsl	x0, x0, #2
  43c7c0:	ldr	x1, [sp, #8]
  43c7c4:	add	x0, x1, x0
  43c7c8:	ldr	w1, [x0]
  43c7cc:	mov	w0, #0xfaff                	// #64255
  43c7d0:	movk	w0, #0x2, lsl #16
  43c7d4:	cmp	w1, w0
  43c7d8:	b.hi	43c8c0 <ferror@plt+0x388b0>  // b.pmore
  43c7dc:	ldr	x0, [sp, #56]
  43c7e0:	add	x0, x0, #0x1
  43c7e4:	lsl	x0, x0, #2
  43c7e8:	ldr	x1, [sp, #8]
  43c7ec:	add	x0, x1, x0
  43c7f0:	ldr	w0, [x0]
  43c7f4:	lsr	w1, w0, #8
  43c7f8:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c7fc:	add	x0, x0, #0x368
  43c800:	mov	w1, w1
  43c804:	ldrsh	w1, [x0, x1, lsl #1]
  43c808:	mov	w0, #0x10ff                	// #4351
  43c80c:	cmp	w1, w0
  43c810:	b.le	43c850 <ferror@plt+0x38840>
  43c814:	ldr	x0, [sp, #56]
  43c818:	add	x0, x0, #0x1
  43c81c:	lsl	x0, x0, #2
  43c820:	ldr	x1, [sp, #8]
  43c824:	add	x0, x1, x0
  43c828:	ldr	w0, [x0]
  43c82c:	lsr	w1, w0, #8
  43c830:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c834:	add	x0, x0, #0x368
  43c838:	mov	w1, w1
  43c83c:	ldrsh	w0, [x0, x1, lsl #1]
  43c840:	mov	w1, w0
  43c844:	mov	w0, #0xffffef00            	// #-4352
  43c848:	add	w0, w1, w0
  43c84c:	b	43c9fc <ferror@plt+0x389ec>
  43c850:	ldr	x0, [sp, #56]
  43c854:	add	x0, x0, #0x1
  43c858:	lsl	x0, x0, #2
  43c85c:	ldr	x1, [sp, #8]
  43c860:	add	x0, x1, x0
  43c864:	ldr	w0, [x0]
  43c868:	lsr	w1, w0, #8
  43c86c:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c870:	add	x0, x0, #0x368
  43c874:	mov	w1, w1
  43c878:	ldrsh	w0, [x0, x1, lsl #1]
  43c87c:	mov	w3, w0
  43c880:	ldr	x0, [sp, #56]
  43c884:	add	x0, x0, #0x1
  43c888:	lsl	x0, x0, #2
  43c88c:	ldr	x1, [sp, #8]
  43c890:	add	x0, x1, x0
  43c894:	ldr	w0, [x0]
  43c898:	and	w1, w0, #0xff
  43c89c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c8a0:	add	x2, x0, #0xb68
  43c8a4:	mov	w0, w1
  43c8a8:	sxtw	x1, w3
  43c8ac:	lsl	x1, x1, #8
  43c8b0:	add	x1, x2, x1
  43c8b4:	add	x0, x1, x0
  43c8b8:	ldrb	w0, [x0]
  43c8bc:	b	43c9fc <ferror@plt+0x389ec>
  43c8c0:	ldr	x0, [sp, #56]
  43c8c4:	add	x0, x0, #0x1
  43c8c8:	lsl	x0, x0, #2
  43c8cc:	ldr	x1, [sp, #8]
  43c8d0:	add	x0, x1, x0
  43c8d4:	ldr	w1, [x0]
  43c8d8:	mov	w0, #0xdffff               	// #917503
  43c8dc:	cmp	w1, w0
  43c8e0:	b.ls	43c9f8 <ferror@plt+0x389e8>  // b.plast
  43c8e4:	ldr	x0, [sp, #56]
  43c8e8:	add	x0, x0, #0x1
  43c8ec:	lsl	x0, x0, #2
  43c8f0:	ldr	x1, [sp, #8]
  43c8f4:	add	x0, x1, x0
  43c8f8:	ldr	w1, [x0]
  43c8fc:	mov	w0, #0x10ffff              	// #1114111
  43c900:	cmp	w1, w0
  43c904:	b.hi	43c9f8 <ferror@plt+0x389e8>  // b.pmore
  43c908:	ldr	x0, [sp, #56]
  43c90c:	add	x0, x0, #0x1
  43c910:	lsl	x0, x0, #2
  43c914:	ldr	x1, [sp, #8]
  43c918:	add	x0, x1, x0
  43c91c:	ldr	w0, [x0]
  43c920:	sub	w0, w0, #0xe0, lsl #12
  43c924:	lsr	w1, w0, #8
  43c928:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c92c:	add	x0, x0, #0x960
  43c930:	mov	w1, w1
  43c934:	ldrsh	w1, [x0, x1, lsl #1]
  43c938:	mov	w0, #0x10ff                	// #4351
  43c93c:	cmp	w1, w0
  43c940:	b.le	43c984 <ferror@plt+0x38974>
  43c944:	ldr	x0, [sp, #56]
  43c948:	add	x0, x0, #0x1
  43c94c:	lsl	x0, x0, #2
  43c950:	ldr	x1, [sp, #8]
  43c954:	add	x0, x1, x0
  43c958:	ldr	w0, [x0]
  43c95c:	sub	w0, w0, #0xe0, lsl #12
  43c960:	lsr	w1, w0, #8
  43c964:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c968:	add	x0, x0, #0x960
  43c96c:	mov	w1, w1
  43c970:	ldrsh	w0, [x0, x1, lsl #1]
  43c974:	mov	w1, w0
  43c978:	mov	w0, #0xffffef00            	// #-4352
  43c97c:	add	w0, w1, w0
  43c980:	b	43c9fc <ferror@plt+0x389ec>
  43c984:	ldr	x0, [sp, #56]
  43c988:	add	x0, x0, #0x1
  43c98c:	lsl	x0, x0, #2
  43c990:	ldr	x1, [sp, #8]
  43c994:	add	x0, x1, x0
  43c998:	ldr	w0, [x0]
  43c99c:	sub	w0, w0, #0xe0, lsl #12
  43c9a0:	lsr	w1, w0, #8
  43c9a4:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43c9a8:	add	x0, x0, #0x960
  43c9ac:	mov	w1, w1
  43c9b0:	ldrsh	w0, [x0, x1, lsl #1]
  43c9b4:	mov	w3, w0
  43c9b8:	ldr	x0, [sp, #56]
  43c9bc:	add	x0, x0, #0x1
  43c9c0:	lsl	x0, x0, #2
  43c9c4:	ldr	x1, [sp, #8]
  43c9c8:	add	x0, x1, x0
  43c9cc:	ldr	w0, [x0]
  43c9d0:	and	w1, w0, #0xff
  43c9d4:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43c9d8:	add	x2, x0, #0xb68
  43c9dc:	mov	w0, w1
  43c9e0:	sxtw	x1, w3
  43c9e4:	lsl	x1, x1, #8
  43c9e8:	add	x1, x2, x1
  43c9ec:	add	x0, x1, x0
  43c9f0:	ldrb	w0, [x0]
  43c9f4:	b	43c9fc <ferror@plt+0x389ec>
  43c9f8:	mov	w0, #0x0                   	// #0
  43c9fc:	str	w0, [sp, #44]
  43ca00:	ldr	w0, [sp, #44]
  43ca04:	cmp	w0, #0x0
  43ca08:	b.eq	43cd10 <ferror@plt+0x38d00>  // b.none
  43ca0c:	ldr	w1, [sp, #48]
  43ca10:	ldr	w0, [sp, #44]
  43ca14:	cmp	w1, w0
  43ca18:	b.le	43cd10 <ferror@plt+0x38d00>
  43ca1c:	ldr	x0, [sp, #56]
  43ca20:	add	x0, x0, #0x1
  43ca24:	str	x0, [sp, #32]
  43ca28:	b	43ccf4 <ferror@plt+0x38ce4>
  43ca2c:	ldr	x0, [sp, #32]
  43ca30:	lsl	x0, x0, #2
  43ca34:	sub	x0, x0, #0x4
  43ca38:	ldr	x1, [sp, #8]
  43ca3c:	add	x0, x1, x0
  43ca40:	ldr	w1, [x0]
  43ca44:	mov	w0, #0xfaff                	// #64255
  43ca48:	movk	w0, #0x2, lsl #16
  43ca4c:	cmp	w1, w0
  43ca50:	b.hi	43cb38 <ferror@plt+0x38b28>  // b.pmore
  43ca54:	ldr	x0, [sp, #32]
  43ca58:	lsl	x0, x0, #2
  43ca5c:	sub	x0, x0, #0x4
  43ca60:	ldr	x1, [sp, #8]
  43ca64:	add	x0, x1, x0
  43ca68:	ldr	w0, [x0]
  43ca6c:	lsr	w1, w0, #8
  43ca70:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43ca74:	add	x0, x0, #0x368
  43ca78:	mov	w1, w1
  43ca7c:	ldrsh	w1, [x0, x1, lsl #1]
  43ca80:	mov	w0, #0x10ff                	// #4351
  43ca84:	cmp	w1, w0
  43ca88:	b.le	43cac8 <ferror@plt+0x38ab8>
  43ca8c:	ldr	x0, [sp, #32]
  43ca90:	lsl	x0, x0, #2
  43ca94:	sub	x0, x0, #0x4
  43ca98:	ldr	x1, [sp, #8]
  43ca9c:	add	x0, x1, x0
  43caa0:	ldr	w0, [x0]
  43caa4:	lsr	w1, w0, #8
  43caa8:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43caac:	add	x0, x0, #0x368
  43cab0:	mov	w1, w1
  43cab4:	ldrsh	w0, [x0, x1, lsl #1]
  43cab8:	mov	w1, w0
  43cabc:	mov	w0, #0xffffef00            	// #-4352
  43cac0:	add	w0, w1, w0
  43cac4:	b	43cc74 <ferror@plt+0x38c64>
  43cac8:	ldr	x0, [sp, #32]
  43cacc:	lsl	x0, x0, #2
  43cad0:	sub	x0, x0, #0x4
  43cad4:	ldr	x1, [sp, #8]
  43cad8:	add	x0, x1, x0
  43cadc:	ldr	w0, [x0]
  43cae0:	lsr	w1, w0, #8
  43cae4:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cae8:	add	x0, x0, #0x368
  43caec:	mov	w1, w1
  43caf0:	ldrsh	w0, [x0, x1, lsl #1]
  43caf4:	mov	w3, w0
  43caf8:	ldr	x0, [sp, #32]
  43cafc:	lsl	x0, x0, #2
  43cb00:	sub	x0, x0, #0x4
  43cb04:	ldr	x1, [sp, #8]
  43cb08:	add	x0, x1, x0
  43cb0c:	ldr	w0, [x0]
  43cb10:	and	w1, w0, #0xff
  43cb14:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43cb18:	add	x2, x0, #0xb68
  43cb1c:	mov	w0, w1
  43cb20:	sxtw	x1, w3
  43cb24:	lsl	x1, x1, #8
  43cb28:	add	x1, x2, x1
  43cb2c:	add	x0, x1, x0
  43cb30:	ldrb	w0, [x0]
  43cb34:	b	43cc74 <ferror@plt+0x38c64>
  43cb38:	ldr	x0, [sp, #32]
  43cb3c:	lsl	x0, x0, #2
  43cb40:	sub	x0, x0, #0x4
  43cb44:	ldr	x1, [sp, #8]
  43cb48:	add	x0, x1, x0
  43cb4c:	ldr	w1, [x0]
  43cb50:	mov	w0, #0xdffff               	// #917503
  43cb54:	cmp	w1, w0
  43cb58:	b.ls	43cc70 <ferror@plt+0x38c60>  // b.plast
  43cb5c:	ldr	x0, [sp, #32]
  43cb60:	lsl	x0, x0, #2
  43cb64:	sub	x0, x0, #0x4
  43cb68:	ldr	x1, [sp, #8]
  43cb6c:	add	x0, x1, x0
  43cb70:	ldr	w1, [x0]
  43cb74:	mov	w0, #0x10ffff              	// #1114111
  43cb78:	cmp	w1, w0
  43cb7c:	b.hi	43cc70 <ferror@plt+0x38c60>  // b.pmore
  43cb80:	ldr	x0, [sp, #32]
  43cb84:	lsl	x0, x0, #2
  43cb88:	sub	x0, x0, #0x4
  43cb8c:	ldr	x1, [sp, #8]
  43cb90:	add	x0, x1, x0
  43cb94:	ldr	w0, [x0]
  43cb98:	sub	w0, w0, #0xe0, lsl #12
  43cb9c:	lsr	w1, w0, #8
  43cba0:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cba4:	add	x0, x0, #0x960
  43cba8:	mov	w1, w1
  43cbac:	ldrsh	w1, [x0, x1, lsl #1]
  43cbb0:	mov	w0, #0x10ff                	// #4351
  43cbb4:	cmp	w1, w0
  43cbb8:	b.le	43cbfc <ferror@plt+0x38bec>
  43cbbc:	ldr	x0, [sp, #32]
  43cbc0:	lsl	x0, x0, #2
  43cbc4:	sub	x0, x0, #0x4
  43cbc8:	ldr	x1, [sp, #8]
  43cbcc:	add	x0, x1, x0
  43cbd0:	ldr	w0, [x0]
  43cbd4:	sub	w0, w0, #0xe0, lsl #12
  43cbd8:	lsr	w1, w0, #8
  43cbdc:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cbe0:	add	x0, x0, #0x960
  43cbe4:	mov	w1, w1
  43cbe8:	ldrsh	w0, [x0, x1, lsl #1]
  43cbec:	mov	w1, w0
  43cbf0:	mov	w0, #0xffffef00            	// #-4352
  43cbf4:	add	w0, w1, w0
  43cbf8:	b	43cc74 <ferror@plt+0x38c64>
  43cbfc:	ldr	x0, [sp, #32]
  43cc00:	lsl	x0, x0, #2
  43cc04:	sub	x0, x0, #0x4
  43cc08:	ldr	x1, [sp, #8]
  43cc0c:	add	x0, x1, x0
  43cc10:	ldr	w0, [x0]
  43cc14:	sub	w0, w0, #0xe0, lsl #12
  43cc18:	lsr	w1, w0, #8
  43cc1c:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cc20:	add	x0, x0, #0x960
  43cc24:	mov	w1, w1
  43cc28:	ldrsh	w0, [x0, x1, lsl #1]
  43cc2c:	mov	w3, w0
  43cc30:	ldr	x0, [sp, #32]
  43cc34:	lsl	x0, x0, #2
  43cc38:	sub	x0, x0, #0x4
  43cc3c:	ldr	x1, [sp, #8]
  43cc40:	add	x0, x1, x0
  43cc44:	ldr	w0, [x0]
  43cc48:	and	w1, w0, #0xff
  43cc4c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43cc50:	add	x2, x0, #0xb68
  43cc54:	mov	w0, w1
  43cc58:	sxtw	x1, w3
  43cc5c:	lsl	x1, x1, #8
  43cc60:	add	x1, x2, x1
  43cc64:	add	x0, x1, x0
  43cc68:	ldrb	w0, [x0]
  43cc6c:	b	43cc74 <ferror@plt+0x38c64>
  43cc70:	mov	w0, #0x0                   	// #0
  43cc74:	ldr	w1, [sp, #44]
  43cc78:	cmp	w0, w1
  43cc7c:	b.le	43cd04 <ferror@plt+0x38cf4>
  43cc80:	ldr	x0, [sp, #32]
  43cc84:	lsl	x0, x0, #2
  43cc88:	ldr	x1, [sp, #8]
  43cc8c:	add	x0, x1, x0
  43cc90:	ldr	w0, [x0]
  43cc94:	str	w0, [sp, #28]
  43cc98:	ldr	x0, [sp, #32]
  43cc9c:	lsl	x0, x0, #2
  43cca0:	sub	x0, x0, #0x4
  43cca4:	ldr	x1, [sp, #8]
  43cca8:	add	x1, x1, x0
  43ccac:	ldr	x0, [sp, #32]
  43ccb0:	lsl	x0, x0, #2
  43ccb4:	ldr	x2, [sp, #8]
  43ccb8:	add	x0, x2, x0
  43ccbc:	ldr	w1, [x1]
  43ccc0:	str	w1, [x0]
  43ccc4:	ldr	x0, [sp, #32]
  43ccc8:	lsl	x0, x0, #2
  43cccc:	sub	x0, x0, #0x4
  43ccd0:	ldr	x1, [sp, #8]
  43ccd4:	add	x0, x1, x0
  43ccd8:	ldr	w1, [sp, #28]
  43ccdc:	str	w1, [x0]
  43cce0:	mov	w0, #0x1                   	// #1
  43cce4:	str	w0, [sp, #52]
  43cce8:	ldr	x0, [sp, #32]
  43ccec:	sub	x0, x0, #0x1
  43ccf0:	str	x0, [sp, #32]
  43ccf4:	ldr	x0, [sp, #32]
  43ccf8:	cmp	x0, #0x0
  43ccfc:	b.ne	43ca2c <ferror@plt+0x38a1c>  // b.any
  43cd00:	b	43cd08 <ferror@plt+0x38cf8>
  43cd04:	nop
  43cd08:	ldr	w0, [sp, #48]
  43cd0c:	str	w0, [sp, #44]
  43cd10:	ldr	w0, [sp, #44]
  43cd14:	str	w0, [sp, #48]
  43cd18:	ldr	x0, [sp, #56]
  43cd1c:	add	x0, x0, #0x1
  43cd20:	str	x0, [sp, #56]
  43cd24:	ldr	x0, [sp]
  43cd28:	sub	x0, x0, #0x1
  43cd2c:	ldr	x1, [sp, #56]
  43cd30:	cmp	x1, x0
  43cd34:	b.cc	43c7b4 <ferror@plt+0x387a4>  // b.lo, b.ul, b.last
  43cd38:	ldr	w0, [sp, #52]
  43cd3c:	cmp	w0, #0x0
  43cd40:	b.ne	43c60c <ferror@plt+0x385fc>  // b.any
  43cd44:	nop
  43cd48:	nop
  43cd4c:	add	sp, sp, #0x40
  43cd50:	ret
  43cd54:	sub	sp, sp, #0x30
  43cd58:	str	w0, [sp, #28]
  43cd5c:	str	x1, [sp, #16]
  43cd60:	str	x2, [sp, #8]
  43cd64:	ldr	w1, [sp, #28]
  43cd68:	mov	w0, #0xffff5400            	// #-44032
  43cd6c:	add	w0, w1, w0
  43cd70:	str	w0, [sp, #44]
  43cd74:	ldr	w1, [sp, #44]
  43cd78:	mov	w0, #0x2493                	// #9363
  43cd7c:	movk	w0, #0x9249, lsl #16
  43cd80:	smull	x0, w1, w0
  43cd84:	lsr	x0, x0, #32
  43cd88:	add	w0, w1, w0
  43cd8c:	asr	w2, w0, #4
  43cd90:	asr	w0, w1, #31
  43cd94:	sub	w2, w2, w0
  43cd98:	mov	w0, w2
  43cd9c:	lsl	w0, w0, #3
  43cda0:	sub	w0, w0, w2
  43cda4:	lsl	w0, w0, #2
  43cda8:	sub	w0, w1, w0
  43cdac:	str	w0, [sp, #40]
  43cdb0:	ldr	x0, [sp, #16]
  43cdb4:	cmp	x0, #0x0
  43cdb8:	b.eq	43ce50 <ferror@plt+0x38e40>  // b.none
  43cdbc:	ldr	w0, [sp, #44]
  43cdc0:	mov	w1, #0xae27                	// #44583
  43cdc4:	movk	w1, #0x6f74, lsl #16
  43cdc8:	smull	x1, w0, w1
  43cdcc:	lsr	x1, x1, #32
  43cdd0:	asr	w1, w1, #8
  43cdd4:	asr	w0, w0, #31
  43cdd8:	sub	w1, w1, w0
  43cddc:	mov	w0, #0x1100                	// #4352
  43cde0:	add	w0, w1, w0
  43cde4:	mov	w1, w0
  43cde8:	ldr	x0, [sp, #16]
  43cdec:	str	w1, [x0]
  43cdf0:	ldr	w1, [sp, #44]
  43cdf4:	mov	w0, #0xae27                	// #44583
  43cdf8:	movk	w0, #0x6f74, lsl #16
  43cdfc:	smull	x0, w1, w0
  43ce00:	lsr	x0, x0, #32
  43ce04:	asr	w2, w0, #8
  43ce08:	asr	w0, w1, #31
  43ce0c:	sub	w0, w2, w0
  43ce10:	mov	w2, #0x24c                 	// #588
  43ce14:	mul	w0, w0, w2
  43ce18:	sub	w0, w1, w0
  43ce1c:	mov	w1, #0x2493                	// #9363
  43ce20:	movk	w1, #0x9249, lsl #16
  43ce24:	smull	x1, w0, w1
  43ce28:	lsr	x1, x1, #32
  43ce2c:	add	w1, w0, w1
  43ce30:	asr	w1, w1, #4
  43ce34:	asr	w0, w0, #31
  43ce38:	sub	w1, w1, w0
  43ce3c:	mov	w0, #0x1161                	// #4449
  43ce40:	add	w1, w1, w0
  43ce44:	ldr	x0, [sp, #16]
  43ce48:	add	x0, x0, #0x4
  43ce4c:	str	w1, [x0]
  43ce50:	ldr	w0, [sp, #40]
  43ce54:	cmp	w0, #0x0
  43ce58:	b.eq	43ce90 <ferror@plt+0x38e80>  // b.none
  43ce5c:	ldr	x0, [sp, #16]
  43ce60:	cmp	x0, #0x0
  43ce64:	b.eq	43ce80 <ferror@plt+0x38e70>  // b.none
  43ce68:	ldr	w1, [sp, #40]
  43ce6c:	mov	w0, #0x11a7                	// #4519
  43ce70:	add	w1, w1, w0
  43ce74:	ldr	x0, [sp, #16]
  43ce78:	add	x0, x0, #0x8
  43ce7c:	str	w1, [x0]
  43ce80:	ldr	x0, [sp, #8]
  43ce84:	mov	x1, #0x3                   	// #3
  43ce88:	str	x1, [x0]
  43ce8c:	b	43ce9c <ferror@plt+0x38e8c>
  43ce90:	ldr	x0, [sp, #8]
  43ce94:	mov	x1, #0x2                   	// #2
  43ce98:	str	x1, [x0]
  43ce9c:	nop
  43cea0:	add	sp, sp, #0x30
  43cea4:	ret
  43cea8:	sub	sp, sp, #0x20
  43ceac:	str	w0, [sp, #12]
  43ceb0:	str	w1, [sp, #8]
  43ceb4:	str	wzr, [sp, #28]
  43ceb8:	mov	w0, #0x164c                	// #5708
  43cebc:	str	w0, [sp, #24]
  43cec0:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cec4:	add	x1, x0, #0xf60
  43cec8:	ldrsw	x0, [sp, #28]
  43cecc:	lsl	x0, x0, #3
  43ced0:	add	x0, x1, x0
  43ced4:	ldr	w0, [x0]
  43ced8:	ldr	w1, [sp, #12]
  43cedc:	cmp	w1, w0
  43cee0:	b.cc	43d040 <ferror@plt+0x39030>  // b.lo, b.ul, b.last
  43cee4:	ldr	w0, [sp, #24]
  43cee8:	sub	w2, w0, #0x1
  43ceec:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cef0:	add	x1, x0, #0xf60
  43cef4:	sxtw	x0, w2
  43cef8:	lsl	x0, x0, #3
  43cefc:	add	x0, x1, x0
  43cf00:	ldr	w0, [x0]
  43cf04:	ldr	w1, [sp, #12]
  43cf08:	cmp	w1, w0
  43cf0c:	b.hi	43d040 <ferror@plt+0x39030>  // b.pmore
  43cf10:	ldr	w1, [sp, #28]
  43cf14:	ldr	w0, [sp, #24]
  43cf18:	add	w0, w1, w0
  43cf1c:	lsr	w1, w0, #31
  43cf20:	add	w0, w1, w0
  43cf24:	asr	w0, w0, #1
  43cf28:	str	w0, [sp, #16]
  43cf2c:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cf30:	add	x1, x0, #0xf60
  43cf34:	ldrsw	x0, [sp, #16]
  43cf38:	lsl	x0, x0, #3
  43cf3c:	add	x0, x1, x0
  43cf40:	ldr	w0, [x0]
  43cf44:	ldr	w1, [sp, #12]
  43cf48:	cmp	w1, w0
  43cf4c:	b.ne	43cff0 <ferror@plt+0x38fe0>  // b.any
  43cf50:	ldr	w0, [sp, #8]
  43cf54:	cmp	w0, #0x0
  43cf58:	b.eq	43cfa8 <ferror@plt+0x38f98>  // b.none
  43cf5c:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cf60:	add	x1, x0, #0xf60
  43cf64:	ldrsw	x0, [sp, #16]
  43cf68:	lsl	x0, x0, #3
  43cf6c:	add	x0, x1, x0
  43cf70:	ldrh	w0, [x0, #6]
  43cf74:	str	w0, [sp, #20]
  43cf78:	ldr	w1, [sp, #20]
  43cf7c:	mov	w0, #0xffff                	// #65535
  43cf80:	cmp	w1, w0
  43cf84:	b.ne	43cfdc <ferror@plt+0x38fcc>  // b.any
  43cf88:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cf8c:	add	x1, x0, #0xf60
  43cf90:	ldrsw	x0, [sp, #16]
  43cf94:	lsl	x0, x0, #3
  43cf98:	add	x0, x1, x0
  43cf9c:	ldrh	w0, [x0, #4]
  43cfa0:	str	w0, [sp, #20]
  43cfa4:	b	43cfdc <ferror@plt+0x38fcc>
  43cfa8:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43cfac:	add	x1, x0, #0xf60
  43cfb0:	ldrsw	x0, [sp, #16]
  43cfb4:	lsl	x0, x0, #3
  43cfb8:	add	x0, x1, x0
  43cfbc:	ldrh	w0, [x0, #4]
  43cfc0:	str	w0, [sp, #20]
  43cfc4:	ldr	w1, [sp, #20]
  43cfc8:	mov	w0, #0xffff                	// #65535
  43cfcc:	cmp	w1, w0
  43cfd0:	b.ne	43cfdc <ferror@plt+0x38fcc>  // b.any
  43cfd4:	mov	x0, #0x0                   	// #0
  43cfd8:	b	43d044 <ferror@plt+0x39034>
  43cfdc:	ldrsw	x1, [sp, #20]
  43cfe0:	adrp	x0, 480000 <ferror@plt+0x7bff0>
  43cfe4:	add	x0, x0, #0x1c0
  43cfe8:	add	x0, x1, x0
  43cfec:	b	43d044 <ferror@plt+0x39034>
  43cff0:	ldr	w1, [sp, #16]
  43cff4:	ldr	w0, [sp, #28]
  43cff8:	cmp	w1, w0
  43cffc:	b.eq	43d03c <ferror@plt+0x3902c>  // b.none
  43d000:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43d004:	add	x1, x0, #0xf60
  43d008:	ldrsw	x0, [sp, #16]
  43d00c:	lsl	x0, x0, #3
  43d010:	add	x0, x1, x0
  43d014:	ldr	w0, [x0]
  43d018:	ldr	w1, [sp, #12]
  43d01c:	cmp	w1, w0
  43d020:	b.ls	43d030 <ferror@plt+0x39020>  // b.plast
  43d024:	ldr	w0, [sp, #16]
  43d028:	str	w0, [sp, #28]
  43d02c:	b	43cf10 <ferror@plt+0x38f00>
  43d030:	ldr	w0, [sp, #16]
  43d034:	str	w0, [sp, #24]
  43d038:	b	43cf10 <ferror@plt+0x38f00>
  43d03c:	nop
  43d040:	mov	x0, #0x0                   	// #0
  43d044:	add	sp, sp, #0x20
  43d048:	ret
  43d04c:	stp	x29, x30, [sp, #-80]!
  43d050:	mov	x29, sp
  43d054:	str	x19, [sp, #16]
  43d058:	str	w0, [sp, #44]
  43d05c:	str	x1, [sp, #32]
  43d060:	ldr	w1, [sp, #44]
  43d064:	mov	w0, #0xabff                	// #44031
  43d068:	cmp	w1, w0
  43d06c:	b.ls	43d0b8 <ferror@plt+0x390a8>  // b.plast
  43d070:	ldr	w1, [sp, #44]
  43d074:	mov	w0, #0xd7a3                	// #55203
  43d078:	cmp	w1, w0
  43d07c:	b.hi	43d0b8 <ferror@plt+0x390a8>  // b.pmore
  43d080:	ldr	x2, [sp, #32]
  43d084:	mov	x1, #0x0                   	// #0
  43d088:	ldr	w0, [sp, #44]
  43d08c:	bl	43cd54 <ferror@plt+0x38d44>
  43d090:	ldr	x0, [sp, #32]
  43d094:	ldr	x0, [x0]
  43d098:	lsl	x0, x0, #2
  43d09c:	bl	41844c <ferror@plt+0x1443c>
  43d0a0:	str	x0, [sp, #64]
  43d0a4:	ldr	x2, [sp, #32]
  43d0a8:	ldr	x1, [sp, #64]
  43d0ac:	ldr	w0, [sp, #44]
  43d0b0:	bl	43cd54 <ferror@plt+0x38d44>
  43d0b4:	b	43d1a0 <ferror@plt+0x39190>
  43d0b8:	mov	w1, #0x0                   	// #0
  43d0bc:	ldr	w0, [sp, #44]
  43d0c0:	bl	43cea8 <ferror@plt+0x38e98>
  43d0c4:	str	x0, [sp, #48]
  43d0c8:	ldr	x0, [sp, #48]
  43d0cc:	cmp	x0, #0x0
  43d0d0:	b.eq	43d17c <ferror@plt+0x3916c>  // b.none
  43d0d4:	mov	x1, #0xffffffffffffffff    	// #-1
  43d0d8:	ldr	x0, [sp, #48]
  43d0dc:	bl	439d20 <ferror@plt+0x35d10>
  43d0e0:	mov	x1, x0
  43d0e4:	ldr	x0, [sp, #32]
  43d0e8:	str	x1, [x0]
  43d0ec:	ldr	x0, [sp, #32]
  43d0f0:	ldr	x0, [x0]
  43d0f4:	lsl	x0, x0, #2
  43d0f8:	bl	41844c <ferror@plt+0x1443c>
  43d0fc:	str	x0, [sp, #64]
  43d100:	ldr	x0, [sp, #48]
  43d104:	str	x0, [sp, #72]
  43d108:	str	wzr, [sp, #60]
  43d10c:	b	43d168 <ferror@plt+0x39158>
  43d110:	ldrsw	x0, [sp, #60]
  43d114:	lsl	x0, x0, #2
  43d118:	ldr	x1, [sp, #64]
  43d11c:	add	x19, x1, x0
  43d120:	ldr	x0, [sp, #72]
  43d124:	bl	439f54 <ferror@plt+0x35f44>
  43d128:	str	w0, [x19]
  43d12c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43d130:	add	x0, x0, #0x960
  43d134:	ldr	x1, [x0]
  43d138:	ldr	x0, [sp, #72]
  43d13c:	ldrb	w0, [x0]
  43d140:	and	x0, x0, #0xff
  43d144:	add	x0, x1, x0
  43d148:	ldrb	w0, [x0]
  43d14c:	and	x0, x0, #0xff
  43d150:	ldr	x1, [sp, #72]
  43d154:	add	x0, x1, x0
  43d158:	str	x0, [sp, #72]
  43d15c:	ldr	w0, [sp, #60]
  43d160:	add	w0, w0, #0x1
  43d164:	str	w0, [sp, #60]
  43d168:	ldr	x0, [sp, #72]
  43d16c:	ldrb	w0, [x0]
  43d170:	cmp	w0, #0x0
  43d174:	b.ne	43d110 <ferror@plt+0x39100>  // b.any
  43d178:	b	43d1a0 <ferror@plt+0x39190>
  43d17c:	mov	x0, #0x4                   	// #4
  43d180:	bl	41844c <ferror@plt+0x1443c>
  43d184:	str	x0, [sp, #64]
  43d188:	ldr	x0, [sp, #64]
  43d18c:	ldr	w1, [sp, #44]
  43d190:	str	w1, [x0]
  43d194:	ldr	x0, [sp, #32]
  43d198:	mov	x1, #0x1                   	// #1
  43d19c:	str	x1, [x0]
  43d1a0:	ldr	x0, [sp, #64]
  43d1a4:	ldr	x19, [sp, #16]
  43d1a8:	ldp	x29, x30, [sp], #80
  43d1ac:	ret
  43d1b0:	sub	sp, sp, #0x20
  43d1b4:	str	w0, [sp, #12]
  43d1b8:	str	w1, [sp, #8]
  43d1bc:	str	x2, [sp]
  43d1c0:	ldr	w1, [sp, #12]
  43d1c4:	mov	w0, #0xffffef00            	// #-4352
  43d1c8:	add	w0, w1, w0
  43d1cc:	str	w0, [sp, #28]
  43d1d0:	ldr	w1, [sp, #12]
  43d1d4:	mov	w0, #0xffff5400            	// #-44032
  43d1d8:	add	w0, w1, w0
  43d1dc:	str	w0, [sp, #24]
  43d1e0:	ldr	w1, [sp, #8]
  43d1e4:	mov	w0, #0xffffee9f            	// #-4449
  43d1e8:	add	w0, w1, w0
  43d1ec:	str	w0, [sp, #20]
  43d1f0:	ldr	w1, [sp, #8]
  43d1f4:	mov	w0, #0xffffee59            	// #-4519
  43d1f8:	add	w0, w1, w0
  43d1fc:	str	w0, [sp, #16]
  43d200:	ldr	w0, [sp, #28]
  43d204:	cmp	w0, #0x0
  43d208:	b.lt	43d274 <ferror@plt+0x39264>  // b.tstop
  43d20c:	ldr	w0, [sp, #28]
  43d210:	cmp	w0, #0x12
  43d214:	b.gt	43d274 <ferror@plt+0x39264>
  43d218:	ldr	w0, [sp, #20]
  43d21c:	cmp	w0, #0x0
  43d220:	b.lt	43d274 <ferror@plt+0x39264>  // b.tstop
  43d224:	ldr	w0, [sp, #20]
  43d228:	cmp	w0, #0x14
  43d22c:	b.gt	43d274 <ferror@plt+0x39264>
  43d230:	ldr	w1, [sp, #28]
  43d234:	mov	w0, #0x15                  	// #21
  43d238:	mul	w1, w1, w0
  43d23c:	ldr	w0, [sp, #20]
  43d240:	add	w1, w1, w0
  43d244:	mov	w0, w1
  43d248:	lsl	w0, w0, #3
  43d24c:	sub	w0, w0, w1
  43d250:	lsl	w0, w0, #2
  43d254:	mov	w1, w0
  43d258:	mov	w0, #0xac00                	// #44032
  43d25c:	add	w0, w1, w0
  43d260:	mov	w1, w0
  43d264:	ldr	x0, [sp]
  43d268:	str	w1, [x0]
  43d26c:	mov	w0, #0x1                   	// #1
  43d270:	b	43d308 <ferror@plt+0x392f8>
  43d274:	ldr	w0, [sp, #24]
  43d278:	cmp	w0, #0x0
  43d27c:	b.lt	43d304 <ferror@plt+0x392f4>  // b.tstop
  43d280:	ldr	w1, [sp, #24]
  43d284:	mov	w0, #0x2ba3                	// #11171
  43d288:	cmp	w1, w0
  43d28c:	b.gt	43d304 <ferror@plt+0x392f4>
  43d290:	ldr	w1, [sp, #24]
  43d294:	mov	w0, #0x2493                	// #9363
  43d298:	movk	w0, #0x9249, lsl #16
  43d29c:	smull	x0, w1, w0
  43d2a0:	lsr	x0, x0, #32
  43d2a4:	add	w0, w1, w0
  43d2a8:	asr	w2, w0, #4
  43d2ac:	asr	w0, w1, #31
  43d2b0:	sub	w2, w2, w0
  43d2b4:	mov	w0, w2
  43d2b8:	lsl	w0, w0, #3
  43d2bc:	sub	w0, w0, w2
  43d2c0:	lsl	w0, w0, #2
  43d2c4:	sub	w2, w1, w0
  43d2c8:	cmp	w2, #0x0
  43d2cc:	b.ne	43d304 <ferror@plt+0x392f4>  // b.any
  43d2d0:	ldr	w0, [sp, #16]
  43d2d4:	cmp	w0, #0x0
  43d2d8:	b.le	43d304 <ferror@plt+0x392f4>
  43d2dc:	ldr	w0, [sp, #16]
  43d2e0:	cmp	w0, #0x1b
  43d2e4:	b.gt	43d304 <ferror@plt+0x392f4>
  43d2e8:	ldr	w1, [sp, #16]
  43d2ec:	ldr	w0, [sp, #12]
  43d2f0:	add	w1, w1, w0
  43d2f4:	ldr	x0, [sp]
  43d2f8:	str	w1, [x0]
  43d2fc:	mov	w0, #0x1                   	// #1
  43d300:	b	43d308 <ferror@plt+0x392f8>
  43d304:	mov	w0, #0x0                   	// #0
  43d308:	add	sp, sp, #0x20
  43d30c:	ret
  43d310:	stp	x29, x30, [sp, #-48]!
  43d314:	mov	x29, sp
  43d318:	str	w0, [sp, #28]
  43d31c:	str	w1, [sp, #24]
  43d320:	str	x2, [sp, #16]
  43d324:	ldr	x2, [sp, #16]
  43d328:	ldr	w1, [sp, #24]
  43d32c:	ldr	w0, [sp, #28]
  43d330:	bl	43d1b0 <ferror@plt+0x391a0>
  43d334:	cmp	w0, #0x0
  43d338:	b.eq	43d344 <ferror@plt+0x39334>  // b.none
  43d33c:	mov	w0, #0x1                   	// #1
  43d340:	b	43d61c <ferror@plt+0x3960c>
  43d344:	ldr	w0, [sp, #28]
  43d348:	lsr	w0, w0, #8
  43d34c:	cmp	w0, #0x111
  43d350:	b.hi	43d3e8 <ferror@plt+0x393d8>  // b.pmore
  43d354:	ldr	w0, [sp, #28]
  43d358:	lsr	w1, w0, #8
  43d35c:	adrp	x0, 48c000 <ferror@plt+0x87ff0>
  43d360:	add	x0, x0, #0xd08
  43d364:	mov	w1, w1
  43d368:	ldrsh	w1, [x0, x1, lsl #1]
  43d36c:	mov	w0, #0x10ff                	// #4351
  43d370:	cmp	w1, w0
  43d374:	b.le	43d3a4 <ferror@plt+0x39394>
  43d378:	ldr	w0, [sp, #28]
  43d37c:	lsr	w1, w0, #8
  43d380:	adrp	x0, 48c000 <ferror@plt+0x87ff0>
  43d384:	add	x0, x0, #0xd08
  43d388:	mov	w1, w1
  43d38c:	ldrsh	w0, [x0, x1, lsl #1]
  43d390:	and	w1, w0, #0xffff
  43d394:	mov	w0, #0xffffef00            	// #-4352
  43d398:	add	w0, w1, w0
  43d39c:	and	w0, w0, #0xffff
  43d3a0:	b	43d3ec <ferror@plt+0x393dc>
  43d3a4:	ldr	w0, [sp, #28]
  43d3a8:	lsr	w1, w0, #8
  43d3ac:	adrp	x0, 48c000 <ferror@plt+0x87ff0>
  43d3b0:	add	x0, x0, #0xd08
  43d3b4:	mov	w1, w1
  43d3b8:	ldrsh	w0, [x0, x1, lsl #1]
  43d3bc:	mov	w2, w0
  43d3c0:	ldr	w0, [sp, #28]
  43d3c4:	and	w1, w0, #0xff
  43d3c8:	adrp	x0, 48a000 <ferror@plt+0x85ff0>
  43d3cc:	add	x0, x0, #0x708
  43d3d0:	mov	w1, w1
  43d3d4:	sxtw	x2, w2
  43d3d8:	lsl	x2, x2, #8
  43d3dc:	add	x1, x2, x1
  43d3e0:	ldrh	w0, [x0, x1, lsl #1]
  43d3e4:	b	43d3ec <ferror@plt+0x393dc>
  43d3e8:	mov	w0, #0x0                   	// #0
  43d3ec:	strh	w0, [sp, #46]
  43d3f0:	ldrh	w0, [sp, #46]
  43d3f4:	cmp	w0, #0x92
  43d3f8:	b.ls	43d46c <ferror@plt+0x3945c>  // b.plast
  43d3fc:	ldrh	w0, [sp, #46]
  43d400:	cmp	w0, #0x174
  43d404:	b.hi	43d46c <ferror@plt+0x3945c>  // b.pmore
  43d408:	ldrh	w0, [sp, #46]
  43d40c:	sub	w2, w0, #0x93
  43d410:	adrp	x0, 48c000 <ferror@plt+0x87ff0>
  43d414:	add	x1, x0, #0xf30
  43d418:	sxtw	x0, w2
  43d41c:	lsl	x0, x0, #3
  43d420:	add	x0, x1, x0
  43d424:	ldr	w0, [x0]
  43d428:	ldr	w1, [sp, #24]
  43d42c:	cmp	w1, w0
  43d430:	b.ne	43d464 <ferror@plt+0x39454>  // b.any
  43d434:	ldrh	w0, [sp, #46]
  43d438:	sub	w2, w0, #0x93
  43d43c:	adrp	x0, 48c000 <ferror@plt+0x87ff0>
  43d440:	add	x1, x0, #0xf30
  43d444:	sxtw	x0, w2
  43d448:	lsl	x0, x0, #3
  43d44c:	add	x0, x1, x0
  43d450:	ldr	w1, [x0, #4]
  43d454:	ldr	x0, [sp, #16]
  43d458:	str	w1, [x0]
  43d45c:	mov	w0, #0x1                   	// #1
  43d460:	b	43d61c <ferror@plt+0x3960c>
  43d464:	mov	w0, #0x0                   	// #0
  43d468:	b	43d61c <ferror@plt+0x3960c>
  43d46c:	ldr	w0, [sp, #24]
  43d470:	lsr	w0, w0, #8
  43d474:	cmp	w0, #0x111
  43d478:	b.hi	43d510 <ferror@plt+0x39500>  // b.pmore
  43d47c:	ldr	w0, [sp, #24]
  43d480:	lsr	w1, w0, #8
  43d484:	adrp	x0, 48c000 <ferror@plt+0x87ff0>
  43d488:	add	x0, x0, #0xd08
  43d48c:	mov	w1, w1
  43d490:	ldrsh	w1, [x0, x1, lsl #1]
  43d494:	mov	w0, #0x10ff                	// #4351
  43d498:	cmp	w1, w0
  43d49c:	b.le	43d4cc <ferror@plt+0x394bc>
  43d4a0:	ldr	w0, [sp, #24]
  43d4a4:	lsr	w1, w0, #8
  43d4a8:	adrp	x0, 48c000 <ferror@plt+0x87ff0>
  43d4ac:	add	x0, x0, #0xd08
  43d4b0:	mov	w1, w1
  43d4b4:	ldrsh	w0, [x0, x1, lsl #1]
  43d4b8:	and	w1, w0, #0xffff
  43d4bc:	mov	w0, #0xffffef00            	// #-4352
  43d4c0:	add	w0, w1, w0
  43d4c4:	and	w0, w0, #0xffff
  43d4c8:	b	43d514 <ferror@plt+0x39504>
  43d4cc:	ldr	w0, [sp, #24]
  43d4d0:	lsr	w1, w0, #8
  43d4d4:	adrp	x0, 48c000 <ferror@plt+0x87ff0>
  43d4d8:	add	x0, x0, #0xd08
  43d4dc:	mov	w1, w1
  43d4e0:	ldrsh	w0, [x0, x1, lsl #1]
  43d4e4:	mov	w2, w0
  43d4e8:	ldr	w0, [sp, #24]
  43d4ec:	and	w1, w0, #0xff
  43d4f0:	adrp	x0, 48a000 <ferror@plt+0x85ff0>
  43d4f4:	add	x0, x0, #0x708
  43d4f8:	mov	w1, w1
  43d4fc:	sxtw	x2, w2
  43d500:	lsl	x2, x2, #8
  43d504:	add	x1, x2, x1
  43d508:	ldrh	w0, [x0, x1, lsl #1]
  43d50c:	b	43d514 <ferror@plt+0x39504>
  43d510:	mov	w0, #0x0                   	// #0
  43d514:	strh	w0, [sp, #44]
  43d518:	ldrh	w0, [sp, #44]
  43d51c:	cmp	w0, #0x193
  43d520:	b.ls	43d590 <ferror@plt+0x39580>  // b.plast
  43d524:	ldrh	w0, [sp, #44]
  43d528:	sub	w2, w0, #0x194
  43d52c:	adrp	x0, 48d000 <ferror@plt+0x88ff0>
  43d530:	add	x1, x0, #0x640
  43d534:	sxtw	x0, w2
  43d538:	lsl	x0, x0, #2
  43d53c:	add	x0, x1, x0
  43d540:	ldrh	w0, [x0]
  43d544:	mov	w1, w0
  43d548:	ldr	w0, [sp, #28]
  43d54c:	cmp	w0, w1
  43d550:	b.ne	43d588 <ferror@plt+0x39578>  // b.any
  43d554:	ldrh	w0, [sp, #44]
  43d558:	sub	w2, w0, #0x194
  43d55c:	adrp	x0, 48d000 <ferror@plt+0x88ff0>
  43d560:	add	x1, x0, #0x640
  43d564:	sxtw	x0, w2
  43d568:	lsl	x0, x0, #2
  43d56c:	add	x0, x1, x0
  43d570:	ldrh	w0, [x0, #2]
  43d574:	mov	w1, w0
  43d578:	ldr	x0, [sp, #16]
  43d57c:	str	w1, [x0]
  43d580:	mov	w0, #0x1                   	// #1
  43d584:	b	43d61c <ferror@plt+0x3960c>
  43d588:	mov	w0, #0x0                   	// #0
  43d58c:	b	43d61c <ferror@plt+0x3960c>
  43d590:	ldrh	w0, [sp, #46]
  43d594:	cmp	w0, #0x0
  43d598:	b.eq	43d618 <ferror@plt+0x39608>  // b.none
  43d59c:	ldrh	w0, [sp, #46]
  43d5a0:	cmp	w0, #0x92
  43d5a4:	b.hi	43d618 <ferror@plt+0x39608>  // b.pmore
  43d5a8:	ldrh	w0, [sp, #44]
  43d5ac:	cmp	w0, #0x174
  43d5b0:	b.ls	43d618 <ferror@plt+0x39608>  // b.plast
  43d5b4:	ldrh	w0, [sp, #44]
  43d5b8:	cmp	w0, #0x193
  43d5bc:	b.hi	43d618 <ferror@plt+0x39608>  // b.pmore
  43d5c0:	ldrh	w0, [sp, #46]
  43d5c4:	sub	w1, w0, #0x1
  43d5c8:	ldrh	w0, [sp, #44]
  43d5cc:	sub	w3, w0, #0x175
  43d5d0:	adrp	x0, 48d000 <ferror@plt+0x88ff0>
  43d5d4:	add	x2, x0, #0x688
  43d5d8:	sxtw	x3, w3
  43d5dc:	sxtw	x1, w1
  43d5e0:	mov	x0, x1
  43d5e4:	lsl	x0, x0, #5
  43d5e8:	sub	x0, x0, x1
  43d5ec:	add	x0, x0, x3
  43d5f0:	ldrh	w0, [x2, x0, lsl #1]
  43d5f4:	str	w0, [sp, #40]
  43d5f8:	ldr	w0, [sp, #40]
  43d5fc:	cmp	w0, #0x0
  43d600:	b.eq	43d618 <ferror@plt+0x39608>  // b.none
  43d604:	ldr	x0, [sp, #16]
  43d608:	ldr	w1, [sp, #40]
  43d60c:	str	w1, [x0]
  43d610:	mov	w0, #0x1                   	// #1
  43d614:	b	43d61c <ferror@plt+0x3960c>
  43d618:	mov	w0, #0x0                   	// #0
  43d61c:	ldp	x29, x30, [sp], #48
  43d620:	ret
  43d624:	stp	x29, x30, [sp, #-192]!
  43d628:	mov	x29, sp
  43d62c:	str	x19, [sp, #16]
  43d630:	str	x0, [sp, #56]
  43d634:	str	x1, [sp, #48]
  43d638:	str	w2, [sp, #44]
  43d63c:	ldr	w0, [sp, #44]
  43d640:	cmp	w0, #0x3
  43d644:	b.eq	43d654 <ferror@plt+0x39644>  // b.none
  43d648:	ldr	w0, [sp, #44]
  43d64c:	cmp	w0, #0x2
  43d650:	b.ne	43d65c <ferror@plt+0x3964c>  // b.any
  43d654:	mov	w0, #0x1                   	// #1
  43d658:	b	43d660 <ferror@plt+0x39650>
  43d65c:	mov	w0, #0x0                   	// #0
  43d660:	str	w0, [sp, #136]
  43d664:	ldr	w0, [sp, #44]
  43d668:	cmp	w0, #0x1
  43d66c:	b.eq	43d67c <ferror@plt+0x3966c>  // b.none
  43d670:	ldr	w0, [sp, #44]
  43d674:	cmp	w0, #0x3
  43d678:	b.ne	43d684 <ferror@plt+0x39674>  // b.any
  43d67c:	mov	w0, #0x1                   	// #1
  43d680:	b	43d688 <ferror@plt+0x39678>
  43d684:	mov	w0, #0x0                   	// #0
  43d688:	str	w0, [sp, #132]
  43d68c:	str	xzr, [sp, #184]
  43d690:	ldr	x0, [sp, #56]
  43d694:	str	x0, [sp, #176]
  43d698:	b	43d768 <ferror@plt+0x39758>
  43d69c:	ldr	x0, [sp, #176]
  43d6a0:	bl	439f54 <ferror@plt+0x35f44>
  43d6a4:	str	w0, [sp, #128]
  43d6a8:	ldr	w1, [sp, #128]
  43d6ac:	mov	w0, #0xabff                	// #44031
  43d6b0:	cmp	w1, w0
  43d6b4:	b.ls	43d6f0 <ferror@plt+0x396e0>  // b.plast
  43d6b8:	ldr	w1, [sp, #128]
  43d6bc:	mov	w0, #0xd7a3                	// #55203
  43d6c0:	cmp	w1, w0
  43d6c4:	b.hi	43d6f0 <ferror@plt+0x396e0>  // b.pmore
  43d6c8:	add	x0, sp, #0x48
  43d6cc:	mov	x2, x0
  43d6d0:	mov	x1, #0x0                   	// #0
  43d6d4:	ldr	w0, [sp, #128]
  43d6d8:	bl	43cd54 <ferror@plt+0x38d44>
  43d6dc:	ldr	x0, [sp, #72]
  43d6e0:	ldr	x1, [sp, #184]
  43d6e4:	add	x0, x1, x0
  43d6e8:	str	x0, [sp, #184]
  43d6ec:	b	43d738 <ferror@plt+0x39728>
  43d6f0:	ldr	w1, [sp, #136]
  43d6f4:	ldr	w0, [sp, #128]
  43d6f8:	bl	43cea8 <ferror@plt+0x38e98>
  43d6fc:	str	x0, [sp, #120]
  43d700:	ldr	x0, [sp, #120]
  43d704:	cmp	x0, #0x0
  43d708:	b.eq	43d72c <ferror@plt+0x3971c>  // b.none
  43d70c:	mov	x1, #0xffffffffffffffff    	// #-1
  43d710:	ldr	x0, [sp, #120]
  43d714:	bl	439d20 <ferror@plt+0x35d10>
  43d718:	mov	x1, x0
  43d71c:	ldr	x0, [sp, #184]
  43d720:	add	x0, x0, x1
  43d724:	str	x0, [sp, #184]
  43d728:	b	43d738 <ferror@plt+0x39728>
  43d72c:	ldr	x0, [sp, #184]
  43d730:	add	x0, x0, #0x1
  43d734:	str	x0, [sp, #184]
  43d738:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43d73c:	add	x0, x0, #0x960
  43d740:	ldr	x1, [x0]
  43d744:	ldr	x0, [sp, #176]
  43d748:	ldrb	w0, [x0]
  43d74c:	and	x0, x0, #0xff
  43d750:	add	x0, x1, x0
  43d754:	ldrb	w0, [x0]
  43d758:	and	x0, x0, #0xff
  43d75c:	ldr	x1, [sp, #176]
  43d760:	add	x0, x1, x0
  43d764:	str	x0, [sp, #176]
  43d768:	ldr	x0, [sp, #48]
  43d76c:	cmp	x0, #0x0
  43d770:	b.lt	43d78c <ferror@plt+0x3977c>  // b.tstop
  43d774:	ldr	x0, [sp, #48]
  43d778:	ldr	x1, [sp, #56]
  43d77c:	add	x0, x1, x0
  43d780:	ldr	x1, [sp, #176]
  43d784:	cmp	x1, x0
  43d788:	b.cs	43d79c <ferror@plt+0x3978c>  // b.hs, b.nlast
  43d78c:	ldr	x0, [sp, #176]
  43d790:	ldrb	w0, [x0]
  43d794:	cmp	w0, #0x0
  43d798:	b.ne	43d69c <ferror@plt+0x3968c>  // b.any
  43d79c:	ldr	x0, [sp, #184]
  43d7a0:	add	x0, x0, #0x1
  43d7a4:	mov	x1, #0x4                   	// #4
  43d7a8:	bl	418798 <ferror@plt+0x14788>
  43d7ac:	str	x0, [sp, #112]
  43d7b0:	str	xzr, [sp, #168]
  43d7b4:	str	xzr, [sp, #184]
  43d7b8:	ldr	x0, [sp, #56]
  43d7bc:	str	x0, [sp, #176]
  43d7c0:	b	43db78 <ferror@plt+0x39b68>
  43d7c4:	ldr	x0, [sp, #176]
  43d7c8:	bl	439f54 <ferror@plt+0x35f44>
  43d7cc:	str	w0, [sp, #108]
  43d7d0:	ldr	x0, [sp, #184]
  43d7d4:	str	x0, [sp, #96]
  43d7d8:	ldr	w1, [sp, #108]
  43d7dc:	mov	w0, #0xabff                	// #44031
  43d7e0:	cmp	w1, w0
  43d7e4:	b.ls	43d830 <ferror@plt+0x39820>  // b.plast
  43d7e8:	ldr	w1, [sp, #108]
  43d7ec:	mov	w0, #0xd7a3                	// #55203
  43d7f0:	cmp	w1, w0
  43d7f4:	b.hi	43d830 <ferror@plt+0x39820>  // b.pmore
  43d7f8:	ldr	x0, [sp, #184]
  43d7fc:	lsl	x0, x0, #2
  43d800:	ldr	x1, [sp, #112]
  43d804:	add	x0, x1, x0
  43d808:	add	x1, sp, #0x40
  43d80c:	mov	x2, x1
  43d810:	mov	x1, x0
  43d814:	ldr	w0, [sp, #108]
  43d818:	bl	43cd54 <ferror@plt+0x38d44>
  43d81c:	ldr	x0, [sp, #64]
  43d820:	ldr	x1, [sp, #184]
  43d824:	add	x0, x1, x0
  43d828:	str	x0, [sp, #184]
  43d82c:	b	43d8e0 <ferror@plt+0x398d0>
  43d830:	ldr	w1, [sp, #136]
  43d834:	ldr	w0, [sp, #108]
  43d838:	bl	43cea8 <ferror@plt+0x38e98>
  43d83c:	str	x0, [sp, #88]
  43d840:	ldr	x0, [sp, #88]
  43d844:	cmp	x0, #0x0
  43d848:	b.eq	43d8c0 <ferror@plt+0x398b0>  // b.none
  43d84c:	ldr	x0, [sp, #88]
  43d850:	str	x0, [sp, #160]
  43d854:	b	43d8ac <ferror@plt+0x3989c>
  43d858:	ldr	x0, [sp, #184]
  43d85c:	add	x1, x0, #0x1
  43d860:	str	x1, [sp, #184]
  43d864:	lsl	x0, x0, #2
  43d868:	ldr	x1, [sp, #112]
  43d86c:	add	x19, x1, x0
  43d870:	ldr	x0, [sp, #160]
  43d874:	bl	439f54 <ferror@plt+0x35f44>
  43d878:	str	w0, [x19]
  43d87c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43d880:	add	x0, x0, #0x960
  43d884:	ldr	x1, [x0]
  43d888:	ldr	x0, [sp, #160]
  43d88c:	ldrb	w0, [x0]
  43d890:	and	x0, x0, #0xff
  43d894:	add	x0, x1, x0
  43d898:	ldrb	w0, [x0]
  43d89c:	and	x0, x0, #0xff
  43d8a0:	ldr	x1, [sp, #160]
  43d8a4:	add	x0, x1, x0
  43d8a8:	str	x0, [sp, #160]
  43d8ac:	ldr	x0, [sp, #160]
  43d8b0:	ldrb	w0, [x0]
  43d8b4:	cmp	w0, #0x0
  43d8b8:	b.ne	43d858 <ferror@plt+0x39848>  // b.any
  43d8bc:	b	43d8e0 <ferror@plt+0x398d0>
  43d8c0:	ldr	x0, [sp, #184]
  43d8c4:	add	x1, x0, #0x1
  43d8c8:	str	x1, [sp, #184]
  43d8cc:	lsl	x0, x0, #2
  43d8d0:	ldr	x1, [sp, #112]
  43d8d4:	add	x0, x1, x0
  43d8d8:	ldr	w1, [sp, #108]
  43d8dc:	str	w1, [x0]
  43d8e0:	ldr	x0, [sp, #184]
  43d8e4:	cmp	x0, #0x0
  43d8e8:	b.eq	43db48 <ferror@plt+0x39b38>  // b.none
  43d8ec:	ldr	x0, [sp, #96]
  43d8f0:	lsl	x0, x0, #2
  43d8f4:	ldr	x1, [sp, #112]
  43d8f8:	add	x0, x1, x0
  43d8fc:	ldr	w1, [x0]
  43d900:	mov	w0, #0xfaff                	// #64255
  43d904:	movk	w0, #0x2, lsl #16
  43d908:	cmp	w1, w0
  43d90c:	b.hi	43d9e4 <ferror@plt+0x399d4>  // b.pmore
  43d910:	ldr	x0, [sp, #96]
  43d914:	lsl	x0, x0, #2
  43d918:	ldr	x1, [sp, #112]
  43d91c:	add	x0, x1, x0
  43d920:	ldr	w0, [x0]
  43d924:	lsr	w1, w0, #8
  43d928:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43d92c:	add	x0, x0, #0x368
  43d930:	mov	w1, w1
  43d934:	ldrsh	w1, [x0, x1, lsl #1]
  43d938:	mov	w0, #0x10ff                	// #4351
  43d93c:	cmp	w1, w0
  43d940:	b.le	43d97c <ferror@plt+0x3996c>
  43d944:	ldr	x0, [sp, #96]
  43d948:	lsl	x0, x0, #2
  43d94c:	ldr	x1, [sp, #112]
  43d950:	add	x0, x1, x0
  43d954:	ldr	w0, [x0]
  43d958:	lsr	w1, w0, #8
  43d95c:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43d960:	add	x0, x0, #0x368
  43d964:	mov	w1, w1
  43d968:	ldrsh	w0, [x0, x1, lsl #1]
  43d96c:	mov	w1, w0
  43d970:	mov	w0, #0xffffef00            	// #-4352
  43d974:	add	w0, w1, w0
  43d978:	b	43db08 <ferror@plt+0x39af8>
  43d97c:	ldr	x0, [sp, #96]
  43d980:	lsl	x0, x0, #2
  43d984:	ldr	x1, [sp, #112]
  43d988:	add	x0, x1, x0
  43d98c:	ldr	w0, [x0]
  43d990:	lsr	w1, w0, #8
  43d994:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43d998:	add	x0, x0, #0x368
  43d99c:	mov	w1, w1
  43d9a0:	ldrsh	w0, [x0, x1, lsl #1]
  43d9a4:	mov	w3, w0
  43d9a8:	ldr	x0, [sp, #96]
  43d9ac:	lsl	x0, x0, #2
  43d9b0:	ldr	x1, [sp, #112]
  43d9b4:	add	x0, x1, x0
  43d9b8:	ldr	w0, [x0]
  43d9bc:	and	w1, w0, #0xff
  43d9c0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43d9c4:	add	x2, x0, #0xb68
  43d9c8:	mov	w0, w1
  43d9cc:	sxtw	x1, w3
  43d9d0:	lsl	x1, x1, #8
  43d9d4:	add	x1, x2, x1
  43d9d8:	add	x0, x1, x0
  43d9dc:	ldrb	w0, [x0]
  43d9e0:	b	43db08 <ferror@plt+0x39af8>
  43d9e4:	ldr	x0, [sp, #96]
  43d9e8:	lsl	x0, x0, #2
  43d9ec:	ldr	x1, [sp, #112]
  43d9f0:	add	x0, x1, x0
  43d9f4:	ldr	w1, [x0]
  43d9f8:	mov	w0, #0xdffff               	// #917503
  43d9fc:	cmp	w1, w0
  43da00:	b.ls	43db04 <ferror@plt+0x39af4>  // b.plast
  43da04:	ldr	x0, [sp, #96]
  43da08:	lsl	x0, x0, #2
  43da0c:	ldr	x1, [sp, #112]
  43da10:	add	x0, x1, x0
  43da14:	ldr	w1, [x0]
  43da18:	mov	w0, #0x10ffff              	// #1114111
  43da1c:	cmp	w1, w0
  43da20:	b.hi	43db04 <ferror@plt+0x39af4>  // b.pmore
  43da24:	ldr	x0, [sp, #96]
  43da28:	lsl	x0, x0, #2
  43da2c:	ldr	x1, [sp, #112]
  43da30:	add	x0, x1, x0
  43da34:	ldr	w0, [x0]
  43da38:	sub	w0, w0, #0xe0, lsl #12
  43da3c:	lsr	w1, w0, #8
  43da40:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43da44:	add	x0, x0, #0x960
  43da48:	mov	w1, w1
  43da4c:	ldrsh	w1, [x0, x1, lsl #1]
  43da50:	mov	w0, #0x10ff                	// #4351
  43da54:	cmp	w1, w0
  43da58:	b.le	43da98 <ferror@plt+0x39a88>
  43da5c:	ldr	x0, [sp, #96]
  43da60:	lsl	x0, x0, #2
  43da64:	ldr	x1, [sp, #112]
  43da68:	add	x0, x1, x0
  43da6c:	ldr	w0, [x0]
  43da70:	sub	w0, w0, #0xe0, lsl #12
  43da74:	lsr	w1, w0, #8
  43da78:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43da7c:	add	x0, x0, #0x960
  43da80:	mov	w1, w1
  43da84:	ldrsh	w0, [x0, x1, lsl #1]
  43da88:	mov	w1, w0
  43da8c:	mov	w0, #0xffffef00            	// #-4352
  43da90:	add	w0, w1, w0
  43da94:	b	43db08 <ferror@plt+0x39af8>
  43da98:	ldr	x0, [sp, #96]
  43da9c:	lsl	x0, x0, #2
  43daa0:	ldr	x1, [sp, #112]
  43daa4:	add	x0, x1, x0
  43daa8:	ldr	w0, [x0]
  43daac:	sub	w0, w0, #0xe0, lsl #12
  43dab0:	lsr	w1, w0, #8
  43dab4:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43dab8:	add	x0, x0, #0x960
  43dabc:	mov	w1, w1
  43dac0:	ldrsh	w0, [x0, x1, lsl #1]
  43dac4:	mov	w3, w0
  43dac8:	ldr	x0, [sp, #96]
  43dacc:	lsl	x0, x0, #2
  43dad0:	ldr	x1, [sp, #112]
  43dad4:	add	x0, x1, x0
  43dad8:	ldr	w0, [x0]
  43dadc:	and	w1, w0, #0xff
  43dae0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43dae4:	add	x2, x0, #0xb68
  43dae8:	mov	w0, w1
  43daec:	sxtw	x1, w3
  43daf0:	lsl	x1, x1, #8
  43daf4:	add	x1, x2, x1
  43daf8:	add	x0, x1, x0
  43dafc:	ldrb	w0, [x0]
  43db00:	b	43db08 <ferror@plt+0x39af8>
  43db04:	mov	w0, #0x0                   	// #0
  43db08:	str	w0, [sp, #84]
  43db0c:	ldr	w0, [sp, #84]
  43db10:	cmp	w0, #0x0
  43db14:	b.ne	43db48 <ferror@plt+0x39b38>  // b.any
  43db18:	ldr	x0, [sp, #168]
  43db1c:	lsl	x0, x0, #2
  43db20:	ldr	x1, [sp, #112]
  43db24:	add	x2, x1, x0
  43db28:	ldr	x1, [sp, #184]
  43db2c:	ldr	x0, [sp, #168]
  43db30:	sub	x0, x1, x0
  43db34:	mov	x1, x0
  43db38:	mov	x0, x2
  43db3c:	bl	43c5f4 <ferror@plt+0x385e4>
  43db40:	ldr	x0, [sp, #96]
  43db44:	str	x0, [sp, #168]
  43db48:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43db4c:	add	x0, x0, #0x960
  43db50:	ldr	x1, [x0]
  43db54:	ldr	x0, [sp, #176]
  43db58:	ldrb	w0, [x0]
  43db5c:	and	x0, x0, #0xff
  43db60:	add	x0, x1, x0
  43db64:	ldrb	w0, [x0]
  43db68:	and	x0, x0, #0xff
  43db6c:	ldr	x1, [sp, #176]
  43db70:	add	x0, x1, x0
  43db74:	str	x0, [sp, #176]
  43db78:	ldr	x0, [sp, #48]
  43db7c:	cmp	x0, #0x0
  43db80:	b.lt	43db9c <ferror@plt+0x39b8c>  // b.tstop
  43db84:	ldr	x0, [sp, #48]
  43db88:	ldr	x1, [sp, #56]
  43db8c:	add	x0, x1, x0
  43db90:	ldr	x1, [sp, #176]
  43db94:	cmp	x1, x0
  43db98:	b.cs	43dbac <ferror@plt+0x39b9c>  // b.hs, b.nlast
  43db9c:	ldr	x0, [sp, #176]
  43dba0:	ldrb	w0, [x0]
  43dba4:	cmp	w0, #0x0
  43dba8:	b.ne	43d7c4 <ferror@plt+0x397b4>  // b.any
  43dbac:	ldr	x0, [sp, #184]
  43dbb0:	cmp	x0, #0x0
  43dbb4:	b.eq	43dbe8 <ferror@plt+0x39bd8>  // b.none
  43dbb8:	ldr	x0, [sp, #168]
  43dbbc:	lsl	x0, x0, #2
  43dbc0:	ldr	x1, [sp, #112]
  43dbc4:	add	x2, x1, x0
  43dbc8:	ldr	x1, [sp, #184]
  43dbcc:	ldr	x0, [sp, #168]
  43dbd0:	sub	x0, x1, x0
  43dbd4:	mov	x1, x0
  43dbd8:	mov	x0, x2
  43dbdc:	bl	43c5f4 <ferror@plt+0x385e4>
  43dbe0:	ldr	x0, [sp, #184]
  43dbe4:	str	x0, [sp, #168]
  43dbe8:	ldr	x0, [sp, #184]
  43dbec:	lsl	x0, x0, #2
  43dbf0:	ldr	x1, [sp, #112]
  43dbf4:	add	x0, x1, x0
  43dbf8:	str	wzr, [x0]
  43dbfc:	ldr	w0, [sp, #132]
  43dc00:	cmp	w0, #0x0
  43dc04:	b.eq	43e1cc <ferror@plt+0x3a1bc>  // b.none
  43dc08:	ldr	x0, [sp, #184]
  43dc0c:	cmp	x0, #0x0
  43dc10:	b.eq	43e1cc <ferror@plt+0x3a1bc>  // b.none
  43dc14:	str	wzr, [sp, #140]
  43dc18:	str	xzr, [sp, #168]
  43dc1c:	str	xzr, [sp, #152]
  43dc20:	b	43e1bc <ferror@plt+0x3a1ac>
  43dc24:	ldr	x0, [sp, #152]
  43dc28:	lsl	x0, x0, #2
  43dc2c:	ldr	x1, [sp, #112]
  43dc30:	add	x0, x1, x0
  43dc34:	ldr	w1, [x0]
  43dc38:	mov	w0, #0xfaff                	// #64255
  43dc3c:	movk	w0, #0x2, lsl #16
  43dc40:	cmp	w1, w0
  43dc44:	b.hi	43dd1c <ferror@plt+0x39d0c>  // b.pmore
  43dc48:	ldr	x0, [sp, #152]
  43dc4c:	lsl	x0, x0, #2
  43dc50:	ldr	x1, [sp, #112]
  43dc54:	add	x0, x1, x0
  43dc58:	ldr	w0, [x0]
  43dc5c:	lsr	w1, w0, #8
  43dc60:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43dc64:	add	x0, x0, #0x368
  43dc68:	mov	w1, w1
  43dc6c:	ldrsh	w1, [x0, x1, lsl #1]
  43dc70:	mov	w0, #0x10ff                	// #4351
  43dc74:	cmp	w1, w0
  43dc78:	b.le	43dcb4 <ferror@plt+0x39ca4>
  43dc7c:	ldr	x0, [sp, #152]
  43dc80:	lsl	x0, x0, #2
  43dc84:	ldr	x1, [sp, #112]
  43dc88:	add	x0, x1, x0
  43dc8c:	ldr	w0, [x0]
  43dc90:	lsr	w1, w0, #8
  43dc94:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43dc98:	add	x0, x0, #0x368
  43dc9c:	mov	w1, w1
  43dca0:	ldrsh	w0, [x0, x1, lsl #1]
  43dca4:	mov	w1, w0
  43dca8:	mov	w0, #0xffffef00            	// #-4352
  43dcac:	add	w0, w1, w0
  43dcb0:	b	43de40 <ferror@plt+0x39e30>
  43dcb4:	ldr	x0, [sp, #152]
  43dcb8:	lsl	x0, x0, #2
  43dcbc:	ldr	x1, [sp, #112]
  43dcc0:	add	x0, x1, x0
  43dcc4:	ldr	w0, [x0]
  43dcc8:	lsr	w1, w0, #8
  43dccc:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43dcd0:	add	x0, x0, #0x368
  43dcd4:	mov	w1, w1
  43dcd8:	ldrsh	w0, [x0, x1, lsl #1]
  43dcdc:	mov	w3, w0
  43dce0:	ldr	x0, [sp, #152]
  43dce4:	lsl	x0, x0, #2
  43dce8:	ldr	x1, [sp, #112]
  43dcec:	add	x0, x1, x0
  43dcf0:	ldr	w0, [x0]
  43dcf4:	and	w1, w0, #0xff
  43dcf8:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43dcfc:	add	x2, x0, #0xb68
  43dd00:	mov	w0, w1
  43dd04:	sxtw	x1, w3
  43dd08:	lsl	x1, x1, #8
  43dd0c:	add	x1, x2, x1
  43dd10:	add	x0, x1, x0
  43dd14:	ldrb	w0, [x0]
  43dd18:	b	43de40 <ferror@plt+0x39e30>
  43dd1c:	ldr	x0, [sp, #152]
  43dd20:	lsl	x0, x0, #2
  43dd24:	ldr	x1, [sp, #112]
  43dd28:	add	x0, x1, x0
  43dd2c:	ldr	w1, [x0]
  43dd30:	mov	w0, #0xdffff               	// #917503
  43dd34:	cmp	w1, w0
  43dd38:	b.ls	43de3c <ferror@plt+0x39e2c>  // b.plast
  43dd3c:	ldr	x0, [sp, #152]
  43dd40:	lsl	x0, x0, #2
  43dd44:	ldr	x1, [sp, #112]
  43dd48:	add	x0, x1, x0
  43dd4c:	ldr	w1, [x0]
  43dd50:	mov	w0, #0x10ffff              	// #1114111
  43dd54:	cmp	w1, w0
  43dd58:	b.hi	43de3c <ferror@plt+0x39e2c>  // b.pmore
  43dd5c:	ldr	x0, [sp, #152]
  43dd60:	lsl	x0, x0, #2
  43dd64:	ldr	x1, [sp, #112]
  43dd68:	add	x0, x1, x0
  43dd6c:	ldr	w0, [x0]
  43dd70:	sub	w0, w0, #0xe0, lsl #12
  43dd74:	lsr	w1, w0, #8
  43dd78:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43dd7c:	add	x0, x0, #0x960
  43dd80:	mov	w1, w1
  43dd84:	ldrsh	w1, [x0, x1, lsl #1]
  43dd88:	mov	w0, #0x10ff                	// #4351
  43dd8c:	cmp	w1, w0
  43dd90:	b.le	43ddd0 <ferror@plt+0x39dc0>
  43dd94:	ldr	x0, [sp, #152]
  43dd98:	lsl	x0, x0, #2
  43dd9c:	ldr	x1, [sp, #112]
  43dda0:	add	x0, x1, x0
  43dda4:	ldr	w0, [x0]
  43dda8:	sub	w0, w0, #0xe0, lsl #12
  43ddac:	lsr	w1, w0, #8
  43ddb0:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43ddb4:	add	x0, x0, #0x960
  43ddb8:	mov	w1, w1
  43ddbc:	ldrsh	w0, [x0, x1, lsl #1]
  43ddc0:	mov	w1, w0
  43ddc4:	mov	w0, #0xffffef00            	// #-4352
  43ddc8:	add	w0, w1, w0
  43ddcc:	b	43de40 <ferror@plt+0x39e30>
  43ddd0:	ldr	x0, [sp, #152]
  43ddd4:	lsl	x0, x0, #2
  43ddd8:	ldr	x1, [sp, #112]
  43dddc:	add	x0, x1, x0
  43dde0:	ldr	w0, [x0]
  43dde4:	sub	w0, w0, #0xe0, lsl #12
  43dde8:	lsr	w1, w0, #8
  43ddec:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43ddf0:	add	x0, x0, #0x960
  43ddf4:	mov	w1, w1
  43ddf8:	ldrsh	w0, [x0, x1, lsl #1]
  43ddfc:	mov	w3, w0
  43de00:	ldr	x0, [sp, #152]
  43de04:	lsl	x0, x0, #2
  43de08:	ldr	x1, [sp, #112]
  43de0c:	add	x0, x1, x0
  43de10:	ldr	w0, [x0]
  43de14:	and	w1, w0, #0xff
  43de18:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43de1c:	add	x2, x0, #0xb68
  43de20:	mov	w0, w1
  43de24:	sxtw	x1, w3
  43de28:	lsl	x1, x1, #8
  43de2c:	add	x1, x2, x1
  43de30:	add	x0, x1, x0
  43de34:	ldrb	w0, [x0]
  43de38:	b	43de40 <ferror@plt+0x39e30>
  43de3c:	mov	w0, #0x0                   	// #0
  43de40:	str	w0, [sp, #80]
  43de44:	ldr	x0, [sp, #152]
  43de48:	cmp	x0, #0x0
  43de4c:	b.eq	43e194 <ferror@plt+0x3a184>  // b.none
  43de50:	ldr	w0, [sp, #140]
  43de54:	cmp	w0, #0x0
  43de58:	b.eq	43de6c <ferror@plt+0x39e5c>  // b.none
  43de5c:	ldr	w1, [sp, #140]
  43de60:	ldr	w0, [sp, #80]
  43de64:	cmp	w1, w0
  43de68:	b.ge	43e194 <ferror@plt+0x3a184>  // b.tcont
  43de6c:	ldr	x0, [sp, #168]
  43de70:	lsl	x0, x0, #2
  43de74:	ldr	x1, [sp, #112]
  43de78:	add	x0, x1, x0
  43de7c:	ldr	w3, [x0]
  43de80:	ldr	x0, [sp, #152]
  43de84:	lsl	x0, x0, #2
  43de88:	ldr	x1, [sp, #112]
  43de8c:	add	x0, x1, x0
  43de90:	ldr	w4, [x0]
  43de94:	ldr	x0, [sp, #168]
  43de98:	lsl	x0, x0, #2
  43de9c:	ldr	x1, [sp, #112]
  43dea0:	add	x0, x1, x0
  43dea4:	mov	x2, x0
  43dea8:	mov	w1, w4
  43deac:	mov	w0, w3
  43deb0:	bl	43d310 <ferror@plt+0x39300>
  43deb4:	cmp	w0, #0x0
  43deb8:	b.eq	43e194 <ferror@plt+0x3a184>  // b.none
  43debc:	ldr	x0, [sp, #152]
  43dec0:	add	x0, x0, #0x1
  43dec4:	str	x0, [sp, #144]
  43dec8:	b	43df04 <ferror@plt+0x39ef4>
  43decc:	ldr	x0, [sp, #144]
  43ded0:	lsl	x0, x0, #2
  43ded4:	ldr	x1, [sp, #112]
  43ded8:	add	x1, x1, x0
  43dedc:	ldr	x0, [sp, #144]
  43dee0:	lsl	x0, x0, #2
  43dee4:	sub	x0, x0, #0x4
  43dee8:	ldr	x2, [sp, #112]
  43deec:	add	x0, x2, x0
  43def0:	ldr	w1, [x1]
  43def4:	str	w1, [x0]
  43def8:	ldr	x0, [sp, #144]
  43defc:	add	x0, x0, #0x1
  43df00:	str	x0, [sp, #144]
  43df04:	ldr	x1, [sp, #144]
  43df08:	ldr	x0, [sp, #184]
  43df0c:	cmp	x1, x0
  43df10:	b.cc	43decc <ferror@plt+0x39ebc>  // b.lo, b.ul, b.last
  43df14:	ldr	x0, [sp, #184]
  43df18:	sub	x0, x0, #0x1
  43df1c:	str	x0, [sp, #184]
  43df20:	ldr	x0, [sp, #152]
  43df24:	sub	x0, x0, #0x1
  43df28:	str	x0, [sp, #152]
  43df2c:	ldr	x1, [sp, #152]
  43df30:	ldr	x0, [sp, #168]
  43df34:	cmp	x1, x0
  43df38:	b.ne	43df44 <ferror@plt+0x39f34>  // b.any
  43df3c:	str	wzr, [sp, #140]
  43df40:	b	43e1b0 <ferror@plt+0x3a1a0>
  43df44:	ldr	x0, [sp, #152]
  43df48:	lsl	x0, x0, #2
  43df4c:	sub	x0, x0, #0x4
  43df50:	ldr	x1, [sp, #112]
  43df54:	add	x0, x1, x0
  43df58:	ldr	w1, [x0]
  43df5c:	mov	w0, #0xfaff                	// #64255
  43df60:	movk	w0, #0x2, lsl #16
  43df64:	cmp	w1, w0
  43df68:	b.hi	43e050 <ferror@plt+0x3a040>  // b.pmore
  43df6c:	ldr	x0, [sp, #152]
  43df70:	lsl	x0, x0, #2
  43df74:	sub	x0, x0, #0x4
  43df78:	ldr	x1, [sp, #112]
  43df7c:	add	x0, x1, x0
  43df80:	ldr	w0, [x0]
  43df84:	lsr	w1, w0, #8
  43df88:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43df8c:	add	x0, x0, #0x368
  43df90:	mov	w1, w1
  43df94:	ldrsh	w1, [x0, x1, lsl #1]
  43df98:	mov	w0, #0x10ff                	// #4351
  43df9c:	cmp	w1, w0
  43dfa0:	b.le	43dfe0 <ferror@plt+0x39fd0>
  43dfa4:	ldr	x0, [sp, #152]
  43dfa8:	lsl	x0, x0, #2
  43dfac:	sub	x0, x0, #0x4
  43dfb0:	ldr	x1, [sp, #112]
  43dfb4:	add	x0, x1, x0
  43dfb8:	ldr	w0, [x0]
  43dfbc:	lsr	w1, w0, #8
  43dfc0:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43dfc4:	add	x0, x0, #0x368
  43dfc8:	mov	w1, w1
  43dfcc:	ldrsh	w0, [x0, x1, lsl #1]
  43dfd0:	mov	w1, w0
  43dfd4:	mov	w0, #0xffffef00            	// #-4352
  43dfd8:	add	w0, w1, w0
  43dfdc:	b	43e18c <ferror@plt+0x3a17c>
  43dfe0:	ldr	x0, [sp, #152]
  43dfe4:	lsl	x0, x0, #2
  43dfe8:	sub	x0, x0, #0x4
  43dfec:	ldr	x1, [sp, #112]
  43dff0:	add	x0, x1, x0
  43dff4:	ldr	w0, [x0]
  43dff8:	lsr	w1, w0, #8
  43dffc:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43e000:	add	x0, x0, #0x368
  43e004:	mov	w1, w1
  43e008:	ldrsh	w0, [x0, x1, lsl #1]
  43e00c:	mov	w3, w0
  43e010:	ldr	x0, [sp, #152]
  43e014:	lsl	x0, x0, #2
  43e018:	sub	x0, x0, #0x4
  43e01c:	ldr	x1, [sp, #112]
  43e020:	add	x0, x1, x0
  43e024:	ldr	w0, [x0]
  43e028:	and	w1, w0, #0xff
  43e02c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43e030:	add	x2, x0, #0xb68
  43e034:	mov	w0, w1
  43e038:	sxtw	x1, w3
  43e03c:	lsl	x1, x1, #8
  43e040:	add	x1, x2, x1
  43e044:	add	x0, x1, x0
  43e048:	ldrb	w0, [x0]
  43e04c:	b	43e18c <ferror@plt+0x3a17c>
  43e050:	ldr	x0, [sp, #152]
  43e054:	lsl	x0, x0, #2
  43e058:	sub	x0, x0, #0x4
  43e05c:	ldr	x1, [sp, #112]
  43e060:	add	x0, x1, x0
  43e064:	ldr	w1, [x0]
  43e068:	mov	w0, #0xdffff               	// #917503
  43e06c:	cmp	w1, w0
  43e070:	b.ls	43e188 <ferror@plt+0x3a178>  // b.plast
  43e074:	ldr	x0, [sp, #152]
  43e078:	lsl	x0, x0, #2
  43e07c:	sub	x0, x0, #0x4
  43e080:	ldr	x1, [sp, #112]
  43e084:	add	x0, x1, x0
  43e088:	ldr	w1, [x0]
  43e08c:	mov	w0, #0x10ffff              	// #1114111
  43e090:	cmp	w1, w0
  43e094:	b.hi	43e188 <ferror@plt+0x3a178>  // b.pmore
  43e098:	ldr	x0, [sp, #152]
  43e09c:	lsl	x0, x0, #2
  43e0a0:	sub	x0, x0, #0x4
  43e0a4:	ldr	x1, [sp, #112]
  43e0a8:	add	x0, x1, x0
  43e0ac:	ldr	w0, [x0]
  43e0b0:	sub	w0, w0, #0xe0, lsl #12
  43e0b4:	lsr	w1, w0, #8
  43e0b8:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43e0bc:	add	x0, x0, #0x960
  43e0c0:	mov	w1, w1
  43e0c4:	ldrsh	w1, [x0, x1, lsl #1]
  43e0c8:	mov	w0, #0x10ff                	// #4351
  43e0cc:	cmp	w1, w0
  43e0d0:	b.le	43e114 <ferror@plt+0x3a104>
  43e0d4:	ldr	x0, [sp, #152]
  43e0d8:	lsl	x0, x0, #2
  43e0dc:	sub	x0, x0, #0x4
  43e0e0:	ldr	x1, [sp, #112]
  43e0e4:	add	x0, x1, x0
  43e0e8:	ldr	w0, [x0]
  43e0ec:	sub	w0, w0, #0xe0, lsl #12
  43e0f0:	lsr	w1, w0, #8
  43e0f4:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43e0f8:	add	x0, x0, #0x960
  43e0fc:	mov	w1, w1
  43e100:	ldrsh	w0, [x0, x1, lsl #1]
  43e104:	mov	w1, w0
  43e108:	mov	w0, #0xffffef00            	// #-4352
  43e10c:	add	w0, w1, w0
  43e110:	b	43e18c <ferror@plt+0x3a17c>
  43e114:	ldr	x0, [sp, #152]
  43e118:	lsl	x0, x0, #2
  43e11c:	sub	x0, x0, #0x4
  43e120:	ldr	x1, [sp, #112]
  43e124:	add	x0, x1, x0
  43e128:	ldr	w0, [x0]
  43e12c:	sub	w0, w0, #0xe0, lsl #12
  43e130:	lsr	w1, w0, #8
  43e134:	adrp	x0, 474000 <ferror@plt+0x6fff0>
  43e138:	add	x0, x0, #0x960
  43e13c:	mov	w1, w1
  43e140:	ldrsh	w0, [x0, x1, lsl #1]
  43e144:	mov	w3, w0
  43e148:	ldr	x0, [sp, #152]
  43e14c:	lsl	x0, x0, #2
  43e150:	sub	x0, x0, #0x4
  43e154:	ldr	x1, [sp, #112]
  43e158:	add	x0, x1, x0
  43e15c:	ldr	w0, [x0]
  43e160:	and	w1, w0, #0xff
  43e164:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43e168:	add	x2, x0, #0xb68
  43e16c:	mov	w0, w1
  43e170:	sxtw	x1, w3
  43e174:	lsl	x1, x1, #8
  43e178:	add	x1, x2, x1
  43e17c:	add	x0, x1, x0
  43e180:	ldrb	w0, [x0]
  43e184:	b	43e18c <ferror@plt+0x3a17c>
  43e188:	mov	w0, #0x0                   	// #0
  43e18c:	str	w0, [sp, #140]
  43e190:	b	43e1b0 <ferror@plt+0x3a1a0>
  43e194:	ldr	w0, [sp, #80]
  43e198:	cmp	w0, #0x0
  43e19c:	b.ne	43e1a8 <ferror@plt+0x3a198>  // b.any
  43e1a0:	ldr	x0, [sp, #152]
  43e1a4:	str	x0, [sp, #168]
  43e1a8:	ldr	w0, [sp, #80]
  43e1ac:	str	w0, [sp, #140]
  43e1b0:	ldr	x0, [sp, #152]
  43e1b4:	add	x0, x0, #0x1
  43e1b8:	str	x0, [sp, #152]
  43e1bc:	ldr	x1, [sp, #152]
  43e1c0:	ldr	x0, [sp, #184]
  43e1c4:	cmp	x1, x0
  43e1c8:	b.cc	43dc24 <ferror@plt+0x39c14>  // b.lo, b.ul, b.last
  43e1cc:	ldr	x0, [sp, #184]
  43e1d0:	lsl	x0, x0, #2
  43e1d4:	ldr	x1, [sp, #112]
  43e1d8:	add	x0, x1, x0
  43e1dc:	str	wzr, [x0]
  43e1e0:	ldr	x0, [sp, #112]
  43e1e4:	ldr	x19, [sp, #16]
  43e1e8:	ldp	x29, x30, [sp], #192
  43e1ec:	ret
  43e1f0:	stp	x29, x30, [sp, #-64]!
  43e1f4:	mov	x29, sp
  43e1f8:	str	x0, [sp, #40]
  43e1fc:	str	x1, [sp, #32]
  43e200:	str	w2, [sp, #28]
  43e204:	ldr	w2, [sp, #28]
  43e208:	ldr	x1, [sp, #32]
  43e20c:	ldr	x0, [sp, #40]
  43e210:	bl	43d624 <ferror@plt+0x39614>
  43e214:	str	x0, [sp, #56]
  43e218:	mov	x4, #0x0                   	// #0
  43e21c:	mov	x3, #0x0                   	// #0
  43e220:	mov	x2, #0x0                   	// #0
  43e224:	mov	x1, #0xffffffffffffffff    	// #-1
  43e228:	ldr	x0, [sp, #56]
  43e22c:	bl	43ac94 <ferror@plt+0x36c84>
  43e230:	str	x0, [sp, #48]
  43e234:	ldr	x0, [sp, #56]
  43e238:	bl	4185e0 <ferror@plt+0x145d0>
  43e23c:	ldr	x0, [sp, #48]
  43e240:	ldp	x29, x30, [sp], #64
  43e244:	ret
  43e248:	sub	sp, sp, #0x30
  43e24c:	str	w0, [sp, #28]
  43e250:	str	x1, [sp, #16]
  43e254:	str	x2, [sp, #8]
  43e258:	ldr	w1, [sp, #28]
  43e25c:	mov	w0, #0xabff                	// #44031
  43e260:	cmp	w1, w0
  43e264:	b.ls	43e278 <ferror@plt+0x3a268>  // b.plast
  43e268:	ldr	w1, [sp, #28]
  43e26c:	mov	w0, #0xd7a3                	// #55203
  43e270:	cmp	w1, w0
  43e274:	b.ls	43e280 <ferror@plt+0x3a270>  // b.plast
  43e278:	mov	w0, #0x0                   	// #0
  43e27c:	b	43e3a0 <ferror@plt+0x3a390>
  43e280:	ldr	w1, [sp, #28]
  43e284:	mov	w0, #0xffff5400            	// #-44032
  43e288:	add	w0, w1, w0
  43e28c:	str	w0, [sp, #44]
  43e290:	ldr	w1, [sp, #44]
  43e294:	mov	w0, #0x2493                	// #9363
  43e298:	movk	w0, #0x9249, lsl #16
  43e29c:	smull	x0, w1, w0
  43e2a0:	lsr	x0, x0, #32
  43e2a4:	add	w0, w1, w0
  43e2a8:	asr	w2, w0, #4
  43e2ac:	asr	w0, w1, #31
  43e2b0:	sub	w2, w2, w0
  43e2b4:	mov	w0, w2
  43e2b8:	lsl	w0, w0, #3
  43e2bc:	sub	w0, w0, w2
  43e2c0:	lsl	w0, w0, #2
  43e2c4:	sub	w0, w1, w0
  43e2c8:	str	w0, [sp, #40]
  43e2cc:	ldr	w0, [sp, #40]
  43e2d0:	cmp	w0, #0x0
  43e2d4:	b.eq	43e308 <ferror@plt+0x3a2f8>  // b.none
  43e2d8:	ldr	w0, [sp, #40]
  43e2dc:	ldr	w1, [sp, #28]
  43e2e0:	sub	w1, w1, w0
  43e2e4:	ldr	x0, [sp, #16]
  43e2e8:	str	w1, [x0]
  43e2ec:	ldr	w1, [sp, #40]
  43e2f0:	mov	w0, #0x11a7                	// #4519
  43e2f4:	add	w0, w1, w0
  43e2f8:	mov	w1, w0
  43e2fc:	ldr	x0, [sp, #8]
  43e300:	str	w1, [x0]
  43e304:	b	43e39c <ferror@plt+0x3a38c>
  43e308:	ldr	w0, [sp, #44]
  43e30c:	mov	w1, #0xae27                	// #44583
  43e310:	movk	w1, #0x6f74, lsl #16
  43e314:	smull	x1, w0, w1
  43e318:	lsr	x1, x1, #32
  43e31c:	asr	w1, w1, #8
  43e320:	asr	w0, w0, #31
  43e324:	sub	w1, w1, w0
  43e328:	mov	w0, #0x1100                	// #4352
  43e32c:	add	w0, w1, w0
  43e330:	mov	w1, w0
  43e334:	ldr	x0, [sp, #16]
  43e338:	str	w1, [x0]
  43e33c:	ldr	w1, [sp, #44]
  43e340:	mov	w0, #0xae27                	// #44583
  43e344:	movk	w0, #0x6f74, lsl #16
  43e348:	smull	x0, w1, w0
  43e34c:	lsr	x0, x0, #32
  43e350:	asr	w2, w0, #8
  43e354:	asr	w0, w1, #31
  43e358:	sub	w0, w2, w0
  43e35c:	mov	w2, #0x24c                 	// #588
  43e360:	mul	w0, w0, w2
  43e364:	sub	w0, w1, w0
  43e368:	mov	w1, #0x2493                	// #9363
  43e36c:	movk	w1, #0x9249, lsl #16
  43e370:	smull	x1, w0, w1
  43e374:	lsr	x1, x1, #32
  43e378:	add	w1, w0, w1
  43e37c:	asr	w1, w1, #4
  43e380:	asr	w0, w0, #31
  43e384:	sub	w1, w1, w0
  43e388:	mov	w0, #0x1161                	// #4449
  43e38c:	add	w0, w1, w0
  43e390:	mov	w1, w0
  43e394:	ldr	x0, [sp, #8]
  43e398:	str	w1, [x0]
  43e39c:	mov	w0, #0x1                   	// #1
  43e3a0:	add	sp, sp, #0x30
  43e3a4:	ret
  43e3a8:	stp	x29, x30, [sp, #-80]!
  43e3ac:	mov	x29, sp
  43e3b0:	str	w0, [sp, #44]
  43e3b4:	str	x1, [sp, #32]
  43e3b8:	str	x2, [sp, #24]
  43e3bc:	str	wzr, [sp, #76]
  43e3c0:	mov	w0, #0x805                 	// #2053
  43e3c4:	str	w0, [sp, #72]
  43e3c8:	ldr	x2, [sp, #24]
  43e3cc:	ldr	x1, [sp, #32]
  43e3d0:	ldr	w0, [sp, #44]
  43e3d4:	bl	43e248 <ferror@plt+0x3a238>
  43e3d8:	cmp	w0, #0x0
  43e3dc:	b.eq	43e3e8 <ferror@plt+0x3a3d8>  // b.none
  43e3e0:	mov	w0, #0x1                   	// #1
  43e3e4:	b	43e524 <ferror@plt+0x3a514>
  43e3e8:	adrp	x0, 484000 <ferror@plt+0x7fff0>
  43e3ec:	add	x2, x0, #0x6c8
  43e3f0:	ldrsw	x1, [sp, #76]
  43e3f4:	mov	x0, x1
  43e3f8:	lsl	x0, x0, #1
  43e3fc:	add	x0, x0, x1
  43e400:	lsl	x0, x0, #2
  43e404:	add	x0, x2, x0
  43e408:	ldr	w0, [x0]
  43e40c:	ldr	w1, [sp, #44]
  43e410:	cmp	w1, w0
  43e414:	b.cc	43e50c <ferror@plt+0x3a4fc>  // b.lo, b.ul, b.last
  43e418:	ldr	w0, [sp, #72]
  43e41c:	sub	w1, w0, #0x1
  43e420:	adrp	x0, 484000 <ferror@plt+0x7fff0>
  43e424:	add	x2, x0, #0x6c8
  43e428:	sxtw	x1, w1
  43e42c:	mov	x0, x1
  43e430:	lsl	x0, x0, #1
  43e434:	add	x0, x0, x1
  43e438:	lsl	x0, x0, #2
  43e43c:	add	x0, x2, x0
  43e440:	ldr	w0, [x0]
  43e444:	ldr	w1, [sp, #44]
  43e448:	cmp	w1, w0
  43e44c:	b.hi	43e50c <ferror@plt+0x3a4fc>  // b.pmore
  43e450:	ldr	w1, [sp, #76]
  43e454:	ldr	w0, [sp, #72]
  43e458:	add	w0, w1, w0
  43e45c:	lsr	w1, w0, #31
  43e460:	add	w0, w1, w0
  43e464:	asr	w0, w0, #1
  43e468:	str	w0, [sp, #68]
  43e46c:	ldrsw	x1, [sp, #68]
  43e470:	mov	x0, x1
  43e474:	lsl	x0, x0, #1
  43e478:	add	x0, x0, x1
  43e47c:	lsl	x0, x0, #2
  43e480:	adrp	x1, 484000 <ferror@plt+0x7fff0>
  43e484:	add	x1, x1, #0x6c8
  43e488:	add	x0, x0, x1
  43e48c:	str	x0, [sp, #56]
  43e490:	ldr	x0, [sp, #56]
  43e494:	ldr	w0, [x0]
  43e498:	ldr	w1, [sp, #44]
  43e49c:	cmp	w1, w0
  43e4a0:	b.ne	43e4cc <ferror@plt+0x3a4bc>  // b.any
  43e4a4:	ldr	x0, [sp, #56]
  43e4a8:	ldr	w1, [x0, #4]
  43e4ac:	ldr	x0, [sp, #32]
  43e4b0:	str	w1, [x0]
  43e4b4:	ldr	x0, [sp, #56]
  43e4b8:	ldr	w1, [x0, #8]
  43e4bc:	ldr	x0, [sp, #24]
  43e4c0:	str	w1, [x0]
  43e4c4:	mov	w0, #0x1                   	// #1
  43e4c8:	b	43e524 <ferror@plt+0x3a514>
  43e4cc:	ldr	w1, [sp, #68]
  43e4d0:	ldr	w0, [sp, #76]
  43e4d4:	cmp	w1, w0
  43e4d8:	b.eq	43e508 <ferror@plt+0x3a4f8>  // b.none
  43e4dc:	ldr	x0, [sp, #56]
  43e4e0:	ldr	w0, [x0]
  43e4e4:	ldr	w1, [sp, #44]
  43e4e8:	cmp	w1, w0
  43e4ec:	b.ls	43e4fc <ferror@plt+0x3a4ec>  // b.plast
  43e4f0:	ldr	w0, [sp, #68]
  43e4f4:	str	w0, [sp, #76]
  43e4f8:	b	43e450 <ferror@plt+0x3a440>
  43e4fc:	ldr	w0, [sp, #68]
  43e500:	str	w0, [sp, #72]
  43e504:	b	43e450 <ferror@plt+0x3a440>
  43e508:	nop
  43e50c:	ldr	x0, [sp, #32]
  43e510:	ldr	w1, [sp, #44]
  43e514:	str	w1, [x0]
  43e518:	ldr	x0, [sp, #24]
  43e51c:	str	wzr, [x0]
  43e520:	mov	w0, #0x0                   	// #0
  43e524:	ldp	x29, x30, [sp], #80
  43e528:	ret
  43e52c:	stp	x29, x30, [sp, #-32]!
  43e530:	mov	x29, sp
  43e534:	str	w0, [sp, #28]
  43e538:	str	w1, [sp, #24]
  43e53c:	str	x2, [sp, #16]
  43e540:	ldr	x2, [sp, #16]
  43e544:	ldr	w1, [sp, #24]
  43e548:	ldr	w0, [sp, #28]
  43e54c:	bl	43d310 <ferror@plt+0x39300>
  43e550:	cmp	w0, #0x0
  43e554:	b.eq	43e560 <ferror@plt+0x3a550>  // b.none
  43e558:	mov	w0, #0x1                   	// #1
  43e55c:	b	43e56c <ferror@plt+0x3a55c>
  43e560:	ldr	x0, [sp, #16]
  43e564:	str	wzr, [x0]
  43e568:	mov	w0, #0x0                   	// #0
  43e56c:	ldp	x29, x30, [sp], #32
  43e570:	ret
  43e574:	stp	x29, x30, [sp, #-128]!
  43e578:	mov	x29, sp
  43e57c:	str	x19, [sp, #16]
  43e580:	str	w0, [sp, #60]
  43e584:	str	w1, [sp, #56]
  43e588:	str	x2, [sp, #48]
  43e58c:	str	x3, [sp, #40]
  43e590:	ldr	w1, [sp, #60]
  43e594:	mov	w0, #0xabff                	// #44031
  43e598:	cmp	w1, w0
  43e59c:	b.ls	43e648 <ferror@plt+0x3a638>  // b.plast
  43e5a0:	ldr	w1, [sp, #60]
  43e5a4:	mov	w0, #0xd7a3                	// #55203
  43e5a8:	cmp	w1, w0
  43e5ac:	b.hi	43e648 <ferror@plt+0x3a638>  // b.pmore
  43e5b0:	ldr	x0, [sp, #48]
  43e5b4:	cmp	x0, #0x0
  43e5b8:	b.eq	43e5c4 <ferror@plt+0x3a5b4>  // b.none
  43e5bc:	add	x0, sp, #0x40
  43e5c0:	b	43e5c8 <ferror@plt+0x3a5b8>
  43e5c4:	mov	x0, #0x0                   	// #0
  43e5c8:	add	x1, sp, #0x50
  43e5cc:	mov	x2, x1
  43e5d0:	mov	x1, x0
  43e5d4:	ldr	w0, [sp, #60]
  43e5d8:	bl	43cd54 <ferror@plt+0x38d44>
  43e5dc:	ldr	x0, [sp, #48]
  43e5e0:	cmp	x0, #0x0
  43e5e4:	b.eq	43e640 <ferror@plt+0x3a630>  // b.none
  43e5e8:	str	xzr, [sp, #112]
  43e5ec:	b	43e620 <ferror@plt+0x3a610>
  43e5f0:	ldr	x0, [sp, #112]
  43e5f4:	lsl	x0, x0, #2
  43e5f8:	ldr	x1, [sp, #48]
  43e5fc:	add	x0, x1, x0
  43e600:	ldr	x1, [sp, #112]
  43e604:	lsl	x1, x1, #2
  43e608:	add	x2, sp, #0x40
  43e60c:	ldr	w1, [x2, x1]
  43e610:	str	w1, [x0]
  43e614:	ldr	x0, [sp, #112]
  43e618:	add	x0, x0, #0x1
  43e61c:	str	x0, [sp, #112]
  43e620:	ldr	x0, [sp, #80]
  43e624:	ldr	x1, [sp, #112]
  43e628:	cmp	x1, x0
  43e62c:	b.cs	43e640 <ferror@plt+0x3a630>  // b.hs, b.nlast
  43e630:	ldr	x1, [sp, #112]
  43e634:	ldr	x0, [sp, #40]
  43e638:	cmp	x1, x0
  43e63c:	b.cc	43e5f0 <ferror@plt+0x3a5e0>  // b.lo, b.ul, b.last
  43e640:	ldr	x0, [sp, #80]
  43e644:	b	43e72c <ferror@plt+0x3a71c>
  43e648:	ldr	w1, [sp, #56]
  43e64c:	ldr	w0, [sp, #60]
  43e650:	bl	43cea8 <ferror@plt+0x38e98>
  43e654:	str	x0, [sp, #96]
  43e658:	ldr	x0, [sp, #96]
  43e65c:	cmp	x0, #0x0
  43e660:	b.eq	43e704 <ferror@plt+0x3a6f4>  // b.none
  43e664:	mov	x1, #0xffffffffffffffff    	// #-1
  43e668:	ldr	x0, [sp, #96]
  43e66c:	bl	439d20 <ferror@plt+0x35d10>
  43e670:	str	x0, [sp, #88]
  43e674:	ldr	x0, [sp, #96]
  43e678:	str	x0, [sp, #120]
  43e67c:	str	xzr, [sp, #104]
  43e680:	b	43e6dc <ferror@plt+0x3a6cc>
  43e684:	ldr	x0, [sp, #104]
  43e688:	lsl	x0, x0, #2
  43e68c:	ldr	x1, [sp, #48]
  43e690:	add	x19, x1, x0
  43e694:	ldr	x0, [sp, #120]
  43e698:	bl	439f54 <ferror@plt+0x35f44>
  43e69c:	str	w0, [x19]
  43e6a0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  43e6a4:	add	x0, x0, #0x960
  43e6a8:	ldr	x1, [x0]
  43e6ac:	ldr	x0, [sp, #120]
  43e6b0:	ldrb	w0, [x0]
  43e6b4:	and	x0, x0, #0xff
  43e6b8:	add	x0, x1, x0
  43e6bc:	ldrb	w0, [x0]
  43e6c0:	and	x0, x0, #0xff
  43e6c4:	ldr	x1, [sp, #120]
  43e6c8:	add	x0, x1, x0
  43e6cc:	str	x0, [sp, #120]
  43e6d0:	ldr	x0, [sp, #104]
  43e6d4:	add	x0, x0, #0x1
  43e6d8:	str	x0, [sp, #104]
  43e6dc:	ldr	x1, [sp, #104]
  43e6e0:	ldr	x0, [sp, #88]
  43e6e4:	cmp	x1, x0
  43e6e8:	b.cs	43e6fc <ferror@plt+0x3a6ec>  // b.hs, b.nlast
  43e6ec:	ldr	x1, [sp, #104]
  43e6f0:	ldr	x0, [sp, #40]
  43e6f4:	cmp	x1, x0
  43e6f8:	b.cc	43e684 <ferror@plt+0x3a674>  // b.lo, b.ul, b.last
  43e6fc:	ldr	x0, [sp, #88]
  43e700:	b	43e72c <ferror@plt+0x3a71c>
  43e704:	ldr	x0, [sp, #48]
  43e708:	cmp	x0, #0x0
  43e70c:	b.eq	43e728 <ferror@plt+0x3a718>  // b.none
  43e710:	ldr	x0, [sp, #40]
  43e714:	cmp	x0, #0x0
  43e718:	b.eq	43e728 <ferror@plt+0x3a718>  // b.none
  43e71c:	ldr	x0, [sp, #48]
  43e720:	ldr	w1, [sp, #60]
  43e724:	str	w1, [x0]
  43e728:	mov	x0, #0x1                   	// #1
  43e72c:	ldr	x19, [sp, #16]
  43e730:	ldp	x29, x30, [sp], #128
  43e734:	ret
  43e738:	sub	sp, sp, #0x10
  43e73c:	str	x0, [sp, #8]
  43e740:	str	w1, [sp, #4]
  43e744:	ldr	w0, [sp, #4]
  43e748:	cmn	w0, #0x1
  43e74c:	b.ge	43e788 <ferror@plt+0x3a778>  // b.tcont
  43e750:	mov	w0, #0xffffffff            	// #-1
  43e754:	str	w0, [sp, #4]
  43e758:	b	43e788 <ferror@plt+0x3a778>
  43e75c:	ldr	w0, [sp, #4]
  43e760:	add	w0, w0, #0x1
  43e764:	str	w0, [sp, #4]
  43e768:	ldr	w0, [sp, #4]
  43e76c:	ldr	x1, [sp, #8]
  43e770:	lsr	x0, x1, x0
  43e774:	and	x0, x0, #0x1
  43e778:	cmp	x0, #0x0
  43e77c:	b.eq	43e788 <ferror@plt+0x3a778>  // b.none
  43e780:	ldr	w0, [sp, #4]
  43e784:	b	43e798 <ferror@plt+0x3a788>
  43e788:	ldr	w0, [sp, #4]
  43e78c:	cmp	w0, #0x3e
  43e790:	b.le	43e75c <ferror@plt+0x3a74c>
  43e794:	mov	w0, #0xffffffff            	// #-1
  43e798:	add	sp, sp, #0x10
  43e79c:	ret
  43e7a0:	sub	sp, sp, #0x10
  43e7a4:	str	x0, [sp, #8]
  43e7a8:	str	w1, [sp, #4]
  43e7ac:	ldr	w0, [sp, #4]
  43e7b0:	cmp	w0, #0x0
  43e7b4:	b.lt	43e7c4 <ferror@plt+0x3a7b4>  // b.tstop
  43e7b8:	ldr	w0, [sp, #4]
  43e7bc:	cmp	w0, #0x40
  43e7c0:	b.le	43e7fc <ferror@plt+0x3a7ec>
  43e7c4:	mov	w0, #0x40                  	// #64
  43e7c8:	str	w0, [sp, #4]
  43e7cc:	b	43e7fc <ferror@plt+0x3a7ec>
  43e7d0:	ldr	w0, [sp, #4]
  43e7d4:	sub	w0, w0, #0x1
  43e7d8:	str	w0, [sp, #4]
  43e7dc:	ldr	w0, [sp, #4]
  43e7e0:	ldr	x1, [sp, #8]
  43e7e4:	lsr	x0, x1, x0
  43e7e8:	and	x0, x0, #0x1
  43e7ec:	cmp	x0, #0x0
  43e7f0:	b.eq	43e7fc <ferror@plt+0x3a7ec>  // b.none
  43e7f4:	ldr	w0, [sp, #4]
  43e7f8:	b	43e80c <ferror@plt+0x3a7fc>
  43e7fc:	ldr	w0, [sp, #4]
  43e800:	cmp	w0, #0x0
  43e804:	b.gt	43e7d0 <ferror@plt+0x3a7c0>
  43e808:	mov	w0, #0xffffffff            	// #-1
  43e80c:	add	sp, sp, #0x10
  43e810:	ret
  43e814:	str	x19, [sp, #-32]!
  43e818:	str	x0, [sp, #24]
  43e81c:	mov	w19, #0x0                   	// #0
  43e820:	add	w19, w19, #0x1
  43e824:	ldr	x0, [sp, #24]
  43e828:	lsr	x0, x0, #1
  43e82c:	str	x0, [sp, #24]
  43e830:	ldr	x0, [sp, #24]
  43e834:	cmp	x0, #0x0
  43e838:	b.ne	43e820 <ferror@plt+0x3a810>  // b.any
  43e83c:	mov	w0, w19
  43e840:	ldr	x19, [sp], #32
  43e844:	ret
  43e848:	stp	x29, x30, [sp, #-48]!
  43e84c:	mov	x29, sp
  43e850:	str	x0, [sp, #24]
  43e854:	str	xzr, [sp, #40]
  43e858:	ldr	x0, [sp, #24]
  43e85c:	bl	452cf0 <ferror@plt+0x4ece0>
  43e860:	str	w0, [sp, #36]
  43e864:	ldr	w0, [sp, #36]
  43e868:	cmp	w0, #0x0
  43e86c:	b.eq	43e880 <ferror@plt+0x3a870>  // b.none
  43e870:	bl	403ef0 <__errno_location@plt>
  43e874:	ldr	w0, [x0]
  43e878:	bl	42953c <ferror@plt+0x2552c>
  43e87c:	str	x0, [sp, #40]
  43e880:	ldr	x0, [sp, #40]
  43e884:	cmp	x0, #0x0
  43e888:	b.eq	43e8ac <ferror@plt+0x3a89c>  // b.none
  43e88c:	ldr	x3, [sp, #40]
  43e890:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43e894:	add	x2, x0, #0x9e8
  43e898:	mov	w1, #0x4                   	// #4
  43e89c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43e8a0:	add	x0, x0, #0xa18
  43e8a4:	bl	41a980 <ferror@plt+0x16970>
  43e8a8:	b	43e8a8 <ferror@plt+0x3a898>
  43e8ac:	nop
  43e8b0:	ldp	x29, x30, [sp], #48
  43e8b4:	ret
  43e8b8:	sub	sp, sp, #0x20
  43e8bc:	str	x0, [sp, #8]
  43e8c0:	strb	w1, [sp, #7]
  43e8c4:	ldr	x0, [sp, #8]
  43e8c8:	str	x0, [sp, #24]
  43e8cc:	b	43e8dc <ferror@plt+0x3a8cc>
  43e8d0:	ldr	x0, [sp, #24]
  43e8d4:	add	x0, x0, #0x1
  43e8d8:	str	x0, [sp, #24]
  43e8dc:	ldr	x0, [sp, #24]
  43e8e0:	ldrb	w0, [x0]
  43e8e4:	cmp	w0, #0x0
  43e8e8:	b.eq	43e900 <ferror@plt+0x3a8f0>  // b.none
  43e8ec:	ldr	x0, [sp, #24]
  43e8f0:	ldrb	w0, [x0]
  43e8f4:	ldrb	w1, [sp, #7]
  43e8f8:	cmp	w1, w0
  43e8fc:	b.ne	43e8d0 <ferror@plt+0x3a8c0>  // b.any
  43e900:	ldr	x0, [sp, #24]
  43e904:	add	sp, sp, #0x20
  43e908:	ret
  43e90c:	stp	x29, x30, [sp, #-96]!
  43e910:	mov	x29, sp
  43e914:	str	x0, [sp, #24]
  43e918:	ldr	x0, [sp, #24]
  43e91c:	cmp	x0, #0x0
  43e920:	b.ne	43e948 <ferror@plt+0x3a938>  // b.any
  43e924:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43e928:	add	x2, x0, #0xa20
  43e92c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43e930:	add	x1, x0, #0xe10
  43e934:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43e938:	add	x0, x0, #0xa18
  43e93c:	bl	41aa2c <ferror@plt+0x16a1c>
  43e940:	mov	x0, #0x0                   	// #0
  43e944:	b	43eb24 <ferror@plt+0x3ab14>
  43e948:	ldr	x0, [sp, #24]
  43e94c:	bl	40e344 <ferror@plt+0xa334>
  43e950:	cmp	w0, #0x0
  43e954:	b.ne	43e96c <ferror@plt+0x3a95c>  // b.any
  43e958:	mov	w1, #0x2f                  	// #47
  43e95c:	ldr	x0, [sp, #24]
  43e960:	bl	403ca0 <strchr@plt>
  43e964:	cmp	x0, #0x0
  43e968:	b.eq	43e9a8 <ferror@plt+0x3a998>  // b.none
  43e96c:	mov	w1, #0x8                   	// #8
  43e970:	ldr	x0, [sp, #24]
  43e974:	bl	40c66c <ferror@plt+0x865c>
  43e978:	cmp	w0, #0x0
  43e97c:	b.eq	43e9a0 <ferror@plt+0x3a990>  // b.none
  43e980:	mov	w1, #0x4                   	// #4
  43e984:	ldr	x0, [sp, #24]
  43e988:	bl	40c66c <ferror@plt+0x865c>
  43e98c:	cmp	w0, #0x0
  43e990:	b.ne	43e9a0 <ferror@plt+0x3a990>  // b.any
  43e994:	ldr	x0, [sp, #24]
  43e998:	bl	428d58 <ferror@plt+0x24d48>
  43e99c:	b	43eb24 <ferror@plt+0x3ab14>
  43e9a0:	mov	x0, #0x0                   	// #0
  43e9a4:	b	43eb24 <ferror@plt+0x3ab14>
  43e9a8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43e9ac:	add	x0, x0, #0xa30
  43e9b0:	bl	40b8cc <ferror@plt+0x78bc>
  43e9b4:	str	x0, [sp, #88]
  43e9b8:	ldr	x0, [sp, #88]
  43e9bc:	cmp	x0, #0x0
  43e9c0:	b.ne	43e9d0 <ferror@plt+0x3a9c0>  // b.any
  43e9c4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43e9c8:	add	x0, x0, #0xa38
  43e9cc:	str	x0, [sp, #88]
  43e9d0:	ldr	x0, [sp, #24]
  43e9d4:	bl	403530 <strlen@plt>
  43e9d8:	add	x0, x0, #0x1
  43e9dc:	str	x0, [sp, #64]
  43e9e0:	ldr	x0, [sp, #88]
  43e9e4:	bl	403530 <strlen@plt>
  43e9e8:	str	x0, [sp, #56]
  43e9ec:	ldr	x1, [sp, #56]
  43e9f0:	ldr	x0, [sp, #64]
  43e9f4:	add	x0, x1, x0
  43e9f8:	add	x0, x0, #0x1
  43e9fc:	bl	41844c <ferror@plt+0x1443c>
  43ea00:	str	x0, [sp, #48]
  43ea04:	ldr	x0, [sp, #48]
  43ea08:	str	x0, [sp, #40]
  43ea0c:	ldr	x0, [sp, #56]
  43ea10:	add	x0, x0, #0x1
  43ea14:	ldr	x1, [sp, #48]
  43ea18:	add	x0, x1, x0
  43ea1c:	ldr	x2, [sp, #64]
  43ea20:	ldr	x1, [sp, #24]
  43ea24:	bl	4034c0 <memcpy@plt>
  43ea28:	ldr	x1, [sp, #48]
  43ea2c:	ldr	x0, [sp, #56]
  43ea30:	add	x0, x1, x0
  43ea34:	str	x0, [sp, #48]
  43ea38:	ldr	x0, [sp, #48]
  43ea3c:	mov	w1, #0x2f                  	// #47
  43ea40:	strb	w1, [x0]
  43ea44:	ldr	x0, [sp, #88]
  43ea48:	str	x0, [sp, #80]
  43ea4c:	ldr	x0, [sp, #80]
  43ea50:	str	x0, [sp, #88]
  43ea54:	mov	w1, #0x3a                  	// #58
  43ea58:	ldr	x0, [sp, #88]
  43ea5c:	bl	43e8b8 <ferror@plt+0x3a8a8>
  43ea60:	str	x0, [sp, #80]
  43ea64:	ldr	x1, [sp, #80]
  43ea68:	ldr	x0, [sp, #88]
  43ea6c:	cmp	x1, x0
  43ea70:	b.ne	43ea84 <ferror@plt+0x3aa74>  // b.any
  43ea74:	ldr	x0, [sp, #48]
  43ea78:	add	x0, x0, #0x1
  43ea7c:	str	x0, [sp, #72]
  43ea80:	b	43eabc <ferror@plt+0x3aaac>
  43ea84:	ldr	x1, [sp, #80]
  43ea88:	ldr	x0, [sp, #88]
  43ea8c:	sub	x0, x1, x0
  43ea90:	neg	x0, x0
  43ea94:	ldr	x1, [sp, #48]
  43ea98:	add	x3, x1, x0
  43ea9c:	ldr	x1, [sp, #80]
  43eaa0:	ldr	x0, [sp, #88]
  43eaa4:	sub	x0, x1, x0
  43eaa8:	mov	x2, x0
  43eaac:	ldr	x1, [sp, #88]
  43eab0:	mov	x0, x3
  43eab4:	bl	4034c0 <memcpy@plt>
  43eab8:	str	x0, [sp, #72]
  43eabc:	mov	w1, #0x8                   	// #8
  43eac0:	ldr	x0, [sp, #72]
  43eac4:	bl	40c66c <ferror@plt+0x865c>
  43eac8:	cmp	w0, #0x0
  43eacc:	b.eq	43eb00 <ferror@plt+0x3aaf0>  // b.none
  43ead0:	mov	w1, #0x4                   	// #4
  43ead4:	ldr	x0, [sp, #72]
  43ead8:	bl	40c66c <ferror@plt+0x865c>
  43eadc:	cmp	w0, #0x0
  43eae0:	b.ne	43eb00 <ferror@plt+0x3aaf0>  // b.any
  43eae4:	ldr	x0, [sp, #72]
  43eae8:	bl	428d58 <ferror@plt+0x24d48>
  43eaec:	str	x0, [sp, #32]
  43eaf0:	ldr	x0, [sp, #40]
  43eaf4:	bl	4185e0 <ferror@plt+0x145d0>
  43eaf8:	ldr	x0, [sp, #32]
  43eafc:	b	43eb24 <ferror@plt+0x3ab14>
  43eb00:	ldr	x0, [sp, #80]
  43eb04:	add	x1, x0, #0x1
  43eb08:	str	x1, [sp, #80]
  43eb0c:	ldrb	w0, [x0]
  43eb10:	cmp	w0, #0x0
  43eb14:	b.ne	43ea4c <ferror@plt+0x3aa3c>  // b.any
  43eb18:	ldr	x0, [sp, #40]
  43eb1c:	bl	4185e0 <ferror@plt+0x145d0>
  43eb20:	mov	x0, #0x0                   	// #0
  43eb24:	ldp	x29, x30, [sp], #96
  43eb28:	ret
  43eb2c:	stp	x29, x30, [sp, #-144]!
  43eb30:	mov	x29, sp
  43eb34:	str	x19, [sp, #16]
  43eb38:	dmb	ish
  43eb3c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43eb40:	add	x0, x0, #0xfb8
  43eb44:	ldr	x0, [x0]
  43eb48:	cmp	x0, #0x0
  43eb4c:	b.ne	43eb6c <ferror@plt+0x3ab5c>  // b.any
  43eb50:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43eb54:	add	x0, x0, #0xfb8
  43eb58:	bl	433e3c <ferror@plt+0x2fe2c>
  43eb5c:	cmp	w0, #0x0
  43eb60:	b.eq	43eb6c <ferror@plt+0x3ab5c>  // b.none
  43eb64:	mov	w0, #0x1                   	// #1
  43eb68:	b	43eb70 <ferror@plt+0x3ab60>
  43eb6c:	mov	w0, #0x0                   	// #0
  43eb70:	cmp	w0, #0x0
  43eb74:	b.eq	43eee8 <ferror@plt+0x3aed8>  // b.none
  43eb78:	str	xzr, [sp, #88]
  43eb7c:	str	xzr, [sp, #136]
  43eb80:	mov	w0, #0x46                  	// #70
  43eb84:	bl	403de0 <sysconf@plt>
  43eb88:	str	x0, [sp, #120]
  43eb8c:	ldr	x0, [sp, #120]
  43eb90:	cmp	x0, #0x0
  43eb94:	b.ge	43eba0 <ferror@plt+0x3ab90>  // b.tcont
  43eb98:	mov	x0, #0x40                  	// #64
  43eb9c:	str	x0, [sp, #120]
  43eba0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43eba4:	add	x0, x0, #0xa48
  43eba8:	bl	40b8cc <ferror@plt+0x78bc>
  43ebac:	str	x0, [sp, #112]
  43ebb0:	ldr	x0, [sp, #136]
  43ebb4:	bl	4185e0 <ferror@plt+0x145d0>
  43ebb8:	ldr	x0, [sp, #120]
  43ebbc:	add	x0, x0, #0x6
  43ebc0:	bl	41844c <ferror@plt+0x1443c>
  43ebc4:	str	x0, [sp, #136]
  43ebc8:	bl	403ef0 <__errno_location@plt>
  43ebcc:	str	wzr, [x0]
  43ebd0:	ldr	x0, [sp, #112]
  43ebd4:	cmp	x0, #0x0
  43ebd8:	b.eq	43ec58 <ferror@plt+0x3ac48>  // b.none
  43ebdc:	ldr	x1, [sp, #120]
  43ebe0:	add	x2, sp, #0x58
  43ebe4:	add	x0, sp, #0x28
  43ebe8:	mov	x4, x2
  43ebec:	mov	x3, x1
  43ebf0:	ldr	x2, [sp, #136]
  43ebf4:	mov	x1, x0
  43ebf8:	ldr	x0, [sp, #112]
  43ebfc:	bl	4034d0 <getpwnam_r@plt>
  43ec00:	str	w0, [sp, #132]
  43ec04:	ldr	x0, [sp, #88]
  43ec08:	cmp	x0, #0x0
  43ec0c:	b.eq	43ec24 <ferror@plt+0x3ac14>  // b.none
  43ec10:	ldr	x0, [sp, #88]
  43ec14:	ldr	w19, [x0, #16]
  43ec18:	bl	403650 <getuid@plt>
  43ec1c:	cmp	w19, w0
  43ec20:	b.eq	43ec88 <ferror@plt+0x3ac78>  // b.none
  43ec24:	bl	403650 <getuid@plt>
  43ec28:	mov	w5, w0
  43ec2c:	ldr	x1, [sp, #120]
  43ec30:	add	x2, sp, #0x58
  43ec34:	add	x0, sp, #0x28
  43ec38:	mov	x4, x2
  43ec3c:	mov	x3, x1
  43ec40:	ldr	x2, [sp, #136]
  43ec44:	mov	x1, x0
  43ec48:	mov	w0, w5
  43ec4c:	bl	4036f0 <getpwuid_r@plt>
  43ec50:	str	w0, [sp, #132]
  43ec54:	b	43ec88 <ferror@plt+0x3ac78>
  43ec58:	bl	403650 <getuid@plt>
  43ec5c:	mov	w5, w0
  43ec60:	ldr	x1, [sp, #120]
  43ec64:	add	x2, sp, #0x58
  43ec68:	add	x0, sp, #0x28
  43ec6c:	mov	x4, x2
  43ec70:	mov	x3, x1
  43ec74:	ldr	x2, [sp, #136]
  43ec78:	mov	x1, x0
  43ec7c:	mov	w0, w5
  43ec80:	bl	4036f0 <getpwuid_r@plt>
  43ec84:	str	w0, [sp, #132]
  43ec88:	ldr	w0, [sp, #132]
  43ec8c:	cmp	w0, #0x0
  43ec90:	b.ge	43eca0 <ferror@plt+0x3ac90>  // b.tcont
  43ec94:	bl	403ef0 <__errno_location@plt>
  43ec98:	ldr	w0, [x0]
  43ec9c:	b	43eca4 <ferror@plt+0x3ac94>
  43eca0:	ldr	w0, [sp, #132]
  43eca4:	str	w0, [sp, #132]
  43eca8:	ldr	x0, [sp, #88]
  43ecac:	cmp	x0, #0x0
  43ecb0:	b.ne	43ed34 <ferror@plt+0x3ad24>  // b.any
  43ecb4:	ldr	w0, [sp, #132]
  43ecb8:	cmp	w0, #0x0
  43ecbc:	b.eq	43eccc <ferror@plt+0x3acbc>  // b.none
  43ecc0:	ldr	w0, [sp, #132]
  43ecc4:	cmp	w0, #0x2
  43ecc8:	b.ne	43ecf4 <ferror@plt+0x3ace4>  // b.any
  43eccc:	bl	403650 <getuid@plt>
  43ecd0:	mov	w0, w0
  43ecd4:	mov	x3, x0
  43ecd8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43ecdc:	add	x2, x0, #0xa50
  43ece0:	mov	w1, #0x10                  	// #16
  43ece4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43ece8:	add	x0, x0, #0xa18
  43ecec:	bl	41a980 <ferror@plt+0x16970>
  43ecf0:	b	43ed40 <ferror@plt+0x3ad30>
  43ecf4:	ldr	x0, [sp, #120]
  43ecf8:	cmp	x0, #0x8, lsl #12
  43ecfc:	b.le	43ed28 <ferror@plt+0x3ad18>
  43ed00:	ldr	w0, [sp, #132]
  43ed04:	bl	42953c <ferror@plt+0x2552c>
  43ed08:	mov	x3, x0
  43ed0c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43ed10:	add	x2, x0, #0xa88
  43ed14:	mov	w1, #0x10                  	// #16
  43ed18:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43ed1c:	add	x0, x0, #0xa18
  43ed20:	bl	41a980 <ferror@plt+0x16970>
  43ed24:	b	43ed40 <ferror@plt+0x3ad30>
  43ed28:	ldr	x0, [sp, #120]
  43ed2c:	lsl	x0, x0, #1
  43ed30:	str	x0, [sp, #120]
  43ed34:	ldr	x0, [sp, #88]
  43ed38:	cmp	x0, #0x0
  43ed3c:	b.eq	43ebb0 <ferror@plt+0x3aba0>  // b.none
  43ed40:	ldr	x0, [sp, #88]
  43ed44:	cmp	x0, #0x0
  43ed48:	b.ne	43ed58 <ferror@plt+0x3ad48>  // b.any
  43ed4c:	bl	403650 <getuid@plt>
  43ed50:	bl	403b40 <getpwuid@plt>
  43ed54:	str	x0, [sp, #88]
  43ed58:	ldr	x0, [sp, #88]
  43ed5c:	cmp	x0, #0x0
  43ed60:	b.eq	43ee68 <ferror@plt+0x3ae58>  // b.none
  43ed64:	ldr	x0, [sp, #88]
  43ed68:	ldr	x0, [x0]
  43ed6c:	bl	428d58 <ferror@plt+0x24d48>
  43ed70:	mov	x1, x0
  43ed74:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ed78:	add	x0, x0, #0xfc0
  43ed7c:	str	x1, [x0]
  43ed80:	ldr	x0, [sp, #88]
  43ed84:	ldr	x0, [x0, #24]
  43ed88:	cmp	x0, #0x0
  43ed8c:	b.eq	43ee38 <ferror@plt+0x3ae28>  // b.none
  43ed90:	ldr	x0, [sp, #88]
  43ed94:	ldr	x0, [x0, #24]
  43ed98:	ldrb	w0, [x0]
  43ed9c:	cmp	w0, #0x0
  43eda0:	b.eq	43ee38 <ferror@plt+0x3ae28>  // b.none
  43eda4:	ldr	x0, [sp, #88]
  43eda8:	ldr	x3, [x0, #24]
  43edac:	mov	w2, #0x0                   	// #0
  43edb0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43edb4:	add	x1, x0, #0xab0
  43edb8:	mov	x0, x3
  43edbc:	bl	42aaa4 <ferror@plt+0x26a94>
  43edc0:	str	x0, [sp, #104]
  43edc4:	ldr	x0, [sp, #104]
  43edc8:	ldr	x3, [x0]
  43edcc:	mov	w2, #0x0                   	// #0
  43edd0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43edd4:	add	x1, x0, #0xab8
  43edd8:	mov	x0, x3
  43eddc:	bl	42aaa4 <ferror@plt+0x26a94>
  43ede0:	str	x0, [sp, #96]
  43ede4:	ldr	x0, [sp, #88]
  43ede8:	ldr	x0, [x0]
  43edec:	ldrb	w1, [x0]
  43edf0:	ldr	x0, [sp, #88]
  43edf4:	ldr	x19, [x0]
  43edf8:	mov	w0, w1
  43edfc:	bl	429c8c <ferror@plt+0x25c7c>
  43ee00:	and	w0, w0, #0xff
  43ee04:	strb	w0, [x19]
  43ee08:	ldr	x0, [sp, #88]
  43ee0c:	ldr	x0, [x0]
  43ee10:	ldr	x1, [sp, #96]
  43ee14:	bl	42b0d0 <ferror@plt+0x270c0>
  43ee18:	mov	x1, x0
  43ee1c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ee20:	add	x0, x0, #0xfc0
  43ee24:	str	x1, [x0, #8]
  43ee28:	ldr	x0, [sp, #104]
  43ee2c:	bl	42af6c <ferror@plt+0x26f5c>
  43ee30:	ldr	x0, [sp, #96]
  43ee34:	bl	42af6c <ferror@plt+0x26f5c>
  43ee38:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ee3c:	add	x0, x0, #0xfc0
  43ee40:	ldr	x0, [x0, #16]
  43ee44:	cmp	x0, #0x0
  43ee48:	b.ne	43ee68 <ferror@plt+0x3ae58>  // b.any
  43ee4c:	ldr	x0, [sp, #88]
  43ee50:	ldr	x0, [x0, #32]
  43ee54:	bl	428d58 <ferror@plt+0x24d48>
  43ee58:	mov	x1, x0
  43ee5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ee60:	add	x0, x0, #0xfc0
  43ee64:	str	x1, [x0, #16]
  43ee68:	ldr	x0, [sp, #136]
  43ee6c:	bl	4185e0 <ferror@plt+0x145d0>
  43ee70:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ee74:	add	x0, x0, #0xfc0
  43ee78:	ldr	x0, [x0]
  43ee7c:	cmp	x0, #0x0
  43ee80:	b.ne	43eea0 <ferror@plt+0x3ae90>  // b.any
  43ee84:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43ee88:	add	x0, x0, #0xac0
  43ee8c:	bl	428d58 <ferror@plt+0x24d48>
  43ee90:	mov	x1, x0
  43ee94:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ee98:	add	x0, x0, #0xfc0
  43ee9c:	str	x1, [x0]
  43eea0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43eea4:	add	x0, x0, #0xfc0
  43eea8:	ldr	x0, [x0, #8]
  43eeac:	cmp	x0, #0x0
  43eeb0:	b.ne	43eed0 <ferror@plt+0x3aec0>  // b.any
  43eeb4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43eeb8:	add	x0, x0, #0xad0
  43eebc:	bl	428d58 <ferror@plt+0x24d48>
  43eec0:	mov	x1, x0
  43eec4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43eec8:	add	x0, x0, #0xfc0
  43eecc:	str	x1, [x0, #8]
  43eed0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43eed4:	add	x0, x0, #0xfc0
  43eed8:	mov	x1, x0
  43eedc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43eee0:	add	x0, x0, #0xfb8
  43eee4:	bl	433f08 <ferror@plt+0x2fef8>
  43eee8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43eeec:	add	x0, x0, #0xfb8
  43eef0:	ldr	x0, [x0]
  43eef4:	ldr	x19, [sp, #16]
  43eef8:	ldp	x29, x30, [sp], #144
  43eefc:	ret
  43ef00:	stp	x29, x30, [sp, #-32]!
  43ef04:	mov	x29, sp
  43ef08:	bl	43eb2c <ferror@plt+0x3ab1c>
  43ef0c:	str	x0, [sp, #24]
  43ef10:	ldr	x0, [sp, #24]
  43ef14:	ldr	x0, [x0]
  43ef18:	ldp	x29, x30, [sp], #32
  43ef1c:	ret
  43ef20:	stp	x29, x30, [sp, #-32]!
  43ef24:	mov	x29, sp
  43ef28:	bl	43eb2c <ferror@plt+0x3ab1c>
  43ef2c:	str	x0, [sp, #24]
  43ef30:	ldr	x0, [sp, #24]
  43ef34:	ldr	x0, [x0, #8]
  43ef38:	ldp	x29, x30, [sp], #32
  43ef3c:	ret
  43ef40:	stp	x29, x30, [sp, #-32]!
  43ef44:	mov	x29, sp
  43ef48:	dmb	ish
  43ef4c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ef50:	add	x0, x0, #0xfd8
  43ef54:	ldr	x0, [x0]
  43ef58:	cmp	x0, #0x0
  43ef5c:	b.ne	43ef7c <ferror@plt+0x3af6c>  // b.any
  43ef60:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ef64:	add	x0, x0, #0xfd8
  43ef68:	bl	433e3c <ferror@plt+0x2fe2c>
  43ef6c:	cmp	w0, #0x0
  43ef70:	b.eq	43ef7c <ferror@plt+0x3af6c>  // b.none
  43ef74:	mov	w0, #0x1                   	// #1
  43ef78:	b	43ef80 <ferror@plt+0x3af70>
  43ef7c:	mov	w0, #0x0                   	// #0
  43ef80:	cmp	w0, #0x0
  43ef84:	b.eq	43efd0 <ferror@plt+0x3afc0>  // b.none
  43ef88:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43ef8c:	add	x0, x0, #0xad8
  43ef90:	bl	40b8cc <ferror@plt+0x78bc>
  43ef94:	bl	428d58 <ferror@plt+0x24d48>
  43ef98:	str	x0, [sp, #24]
  43ef9c:	ldr	x0, [sp, #24]
  43efa0:	cmp	x0, #0x0
  43efa4:	b.ne	43efbc <ferror@plt+0x3afac>  // b.any
  43efa8:	bl	43eb2c <ferror@plt+0x3ab1c>
  43efac:	str	x0, [sp, #16]
  43efb0:	ldr	x0, [sp, #16]
  43efb4:	ldr	x0, [x0, #16]
  43efb8:	str	x0, [sp, #24]
  43efbc:	ldr	x0, [sp, #24]
  43efc0:	mov	x1, x0
  43efc4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43efc8:	add	x0, x0, #0xfd8
  43efcc:	bl	433f08 <ferror@plt+0x2fef8>
  43efd0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43efd4:	add	x0, x0, #0xfd8
  43efd8:	ldr	x0, [x0]
  43efdc:	ldp	x29, x30, [sp], #32
  43efe0:	ret
  43efe4:	stp	x29, x30, [sp, #-32]!
  43efe8:	mov	x29, sp
  43efec:	dmb	ish
  43eff0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43eff4:	add	x0, x0, #0xfe0
  43eff8:	ldr	x0, [x0]
  43effc:	cmp	x0, #0x0
  43f000:	b.ne	43f020 <ferror@plt+0x3b010>  // b.any
  43f004:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f008:	add	x0, x0, #0xfe0
  43f00c:	bl	433e3c <ferror@plt+0x2fe2c>
  43f010:	cmp	w0, #0x0
  43f014:	b.eq	43f020 <ferror@plt+0x3b010>  // b.none
  43f018:	mov	w0, #0x1                   	// #1
  43f01c:	b	43f024 <ferror@plt+0x3b014>
  43f020:	mov	w0, #0x0                   	// #0
  43f024:	cmp	w0, #0x0
  43f028:	b.eq	43f104 <ferror@plt+0x3b0f4>  // b.none
  43f02c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f030:	add	x0, x0, #0xae0
  43f034:	bl	40b8cc <ferror@plt+0x78bc>
  43f038:	bl	428d58 <ferror@plt+0x24d48>
  43f03c:	str	x0, [sp, #24]
  43f040:	ldr	x0, [sp, #24]
  43f044:	cmp	x0, #0x0
  43f048:	b.eq	43f05c <ferror@plt+0x3b04c>  // b.none
  43f04c:	ldr	x0, [sp, #24]
  43f050:	ldrb	w0, [x0]
  43f054:	cmp	w0, #0x0
  43f058:	b.ne	43f0bc <ferror@plt+0x3b0ac>  // b.any
  43f05c:	ldr	x0, [sp, #24]
  43f060:	bl	4185e0 <ferror@plt+0x145d0>
  43f064:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f068:	add	x0, x0, #0xae8
  43f06c:	bl	428d58 <ferror@plt+0x24d48>
  43f070:	str	x0, [sp, #24]
  43f074:	ldr	x0, [sp, #24]
  43f078:	bl	403530 <strlen@plt>
  43f07c:	str	x0, [sp, #16]
  43f080:	ldr	x0, [sp, #16]
  43f084:	cmp	x0, #0x1
  43f088:	b.ls	43f0bc <ferror@plt+0x3b0ac>  // b.plast
  43f08c:	ldr	x0, [sp, #16]
  43f090:	sub	x0, x0, #0x1
  43f094:	ldr	x1, [sp, #24]
  43f098:	add	x0, x1, x0
  43f09c:	ldrb	w0, [x0]
  43f0a0:	cmp	w0, #0x2f
  43f0a4:	b.ne	43f0bc <ferror@plt+0x3b0ac>  // b.any
  43f0a8:	ldr	x0, [sp, #16]
  43f0ac:	sub	x0, x0, #0x1
  43f0b0:	ldr	x1, [sp, #24]
  43f0b4:	add	x0, x1, x0
  43f0b8:	strb	wzr, [x0]
  43f0bc:	ldr	x0, [sp, #24]
  43f0c0:	cmp	x0, #0x0
  43f0c4:	b.eq	43f0d8 <ferror@plt+0x3b0c8>  // b.none
  43f0c8:	ldr	x0, [sp, #24]
  43f0cc:	ldrb	w0, [x0]
  43f0d0:	cmp	w0, #0x0
  43f0d4:	b.ne	43f0f0 <ferror@plt+0x3b0e0>  // b.any
  43f0d8:	ldr	x0, [sp, #24]
  43f0dc:	bl	4185e0 <ferror@plt+0x145d0>
  43f0e0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f0e4:	add	x0, x0, #0xae8
  43f0e8:	bl	428d58 <ferror@plt+0x24d48>
  43f0ec:	str	x0, [sp, #24]
  43f0f0:	ldr	x0, [sp, #24]
  43f0f4:	mov	x1, x0
  43f0f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f0fc:	add	x0, x0, #0xfe0
  43f100:	bl	433f08 <ferror@plt+0x2fef8>
  43f104:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f108:	add	x0, x0, #0xfe0
  43f10c:	ldr	x0, [x0]
  43f110:	ldp	x29, x30, [sp], #32
  43f114:	ret
  43f118:	stp	x29, x30, [sp, #-128]!
  43f11c:	mov	x29, sp
  43f120:	dmb	ish
  43f124:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f128:	add	x0, x0, #0xfe8
  43f12c:	ldr	x0, [x0]
  43f130:	cmp	x0, #0x0
  43f134:	b.ne	43f154 <ferror@plt+0x3b144>  // b.any
  43f138:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f13c:	add	x0, x0, #0xfe8
  43f140:	bl	433e3c <ferror@plt+0x2fe2c>
  43f144:	cmp	w0, #0x0
  43f148:	b.eq	43f154 <ferror@plt+0x3b144>  // b.none
  43f14c:	mov	w0, #0x1                   	// #1
  43f150:	b	43f158 <ferror@plt+0x3b148>
  43f154:	mov	w0, #0x0                   	// #0
  43f158:	cmp	w0, #0x0
  43f15c:	b.eq	43f1ac <ferror@plt+0x3b19c>  // b.none
  43f160:	add	x0, sp, #0x18
  43f164:	mov	x1, #0x64                  	// #100
  43f168:	bl	403df0 <gethostname@plt>
  43f16c:	cmn	w0, #0x1
  43f170:	cset	w0, eq  // eq = none
  43f174:	and	w0, w0, #0xff
  43f178:	str	w0, [sp, #124]
  43f17c:	ldr	w0, [sp, #124]
  43f180:	cmp	w0, #0x0
  43f184:	b.ne	43f190 <ferror@plt+0x3b180>  // b.any
  43f188:	add	x0, sp, #0x18
  43f18c:	b	43f198 <ferror@plt+0x3b188>
  43f190:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f194:	add	x0, x0, #0xaf0
  43f198:	bl	428d58 <ferror@plt+0x24d48>
  43f19c:	mov	x1, x0
  43f1a0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f1a4:	add	x0, x0, #0xfe8
  43f1a8:	bl	433f08 <ferror@plt+0x2fef8>
  43f1ac:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f1b0:	add	x0, x0, #0xfe8
  43f1b4:	ldr	x0, [x0]
  43f1b8:	ldp	x29, x30, [sp], #128
  43f1bc:	ret
  43f1c0:	stp	x29, x30, [sp, #-32]!
  43f1c4:	mov	x29, sp
  43f1c8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f1cc:	add	x0, x0, #0xf98
  43f1d0:	bl	4417e4 <ferror@plt+0x3d7d4>
  43f1d4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f1d8:	add	x0, x0, #0xfa0
  43f1dc:	ldr	x0, [x0]
  43f1e0:	str	x0, [sp, #24]
  43f1e4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f1e8:	add	x0, x0, #0xf98
  43f1ec:	bl	441828 <ferror@plt+0x3d818>
  43f1f0:	ldr	x0, [sp, #24]
  43f1f4:	ldp	x29, x30, [sp], #32
  43f1f8:	ret
  43f1fc:	stp	x29, x30, [sp, #-32]!
  43f200:	mov	x29, sp
  43f204:	str	x0, [sp, #24]
  43f208:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f20c:	add	x0, x0, #0xf98
  43f210:	bl	4417e4 <ferror@plt+0x3d7d4>
  43f214:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f218:	add	x0, x0, #0xfa0
  43f21c:	ldr	x0, [x0]
  43f220:	bl	4185e0 <ferror@plt+0x145d0>
  43f224:	ldr	x0, [sp, #24]
  43f228:	bl	428d58 <ferror@plt+0x24d48>
  43f22c:	mov	x1, x0
  43f230:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f234:	add	x0, x0, #0xfa0
  43f238:	str	x1, [x0]
  43f23c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f240:	add	x0, x0, #0xf98
  43f244:	bl	441828 <ferror@plt+0x3d818>
  43f248:	nop
  43f24c:	ldp	x29, x30, [sp], #32
  43f250:	ret
  43f254:	stp	x29, x30, [sp, #-32]!
  43f258:	mov	x29, sp
  43f25c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f260:	add	x0, x0, #0xfa8
  43f264:	bl	4417e4 <ferror@plt+0x3d7d4>
  43f268:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f26c:	add	x0, x0, #0xfb0
  43f270:	ldr	x0, [x0]
  43f274:	str	x0, [sp, #24]
  43f278:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f27c:	add	x0, x0, #0xfa8
  43f280:	bl	441828 <ferror@plt+0x3d818>
  43f284:	ldr	x0, [sp, #24]
  43f288:	cmp	x0, #0x0
  43f28c:	b.ne	43f298 <ferror@plt+0x3b288>  // b.any
  43f290:	bl	43f1c0 <ferror@plt+0x3b1b0>
  43f294:	b	43f29c <ferror@plt+0x3b28c>
  43f298:	ldr	x0, [sp, #24]
  43f29c:	ldp	x29, x30, [sp], #32
  43f2a0:	ret
  43f2a4:	stp	x29, x30, [sp, #-48]!
  43f2a8:	mov	x29, sp
  43f2ac:	str	x0, [sp, #24]
  43f2b0:	str	wzr, [sp, #44]
  43f2b4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f2b8:	add	x0, x0, #0xfa8
  43f2bc:	bl	4417e4 <ferror@plt+0x3d7d4>
  43f2c0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f2c4:	add	x0, x0, #0xfb0
  43f2c8:	ldr	x0, [x0]
  43f2cc:	cmp	x0, #0x0
  43f2d0:	b.eq	43f2e0 <ferror@plt+0x3b2d0>  // b.none
  43f2d4:	mov	w0, #0x1                   	// #1
  43f2d8:	str	w0, [sp, #44]
  43f2dc:	b	43f2f8 <ferror@plt+0x3b2e8>
  43f2e0:	ldr	x0, [sp, #24]
  43f2e4:	bl	428d58 <ferror@plt+0x24d48>
  43f2e8:	mov	x1, x0
  43f2ec:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f2f0:	add	x0, x0, #0xfb0
  43f2f4:	str	x1, [x0]
  43f2f8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f2fc:	add	x0, x0, #0xfa8
  43f300:	bl	441828 <ferror@plt+0x3d818>
  43f304:	ldr	w0, [sp, #44]
  43f308:	cmp	w0, #0x0
  43f30c:	b.eq	43f328 <ferror@plt+0x3b318>  // b.none
  43f310:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f314:	add	x2, x0, #0xb00
  43f318:	mov	w1, #0x10                  	// #16
  43f31c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f320:	add	x0, x0, #0xa18
  43f324:	bl	41a980 <ferror@plt+0x16970>
  43f328:	nop
  43f32c:	ldp	x29, x30, [sp], #48
  43f330:	ret
  43f334:	stp	x29, x30, [sp, #-48]!
  43f338:	mov	x29, sp
  43f33c:	str	x19, [sp, #16]
  43f340:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f344:	add	x0, x0, #0xf60
  43f348:	bl	4417e4 <ferror@plt+0x3d7d4>
  43f34c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f350:	add	x0, x0, #0xf68
  43f354:	ldr	x0, [x0]
  43f358:	cmp	x0, #0x0
  43f35c:	b.ne	43f430 <ferror@plt+0x3b420>  // b.any
  43f360:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f364:	add	x0, x0, #0xb30
  43f368:	bl	40b8cc <ferror@plt+0x78bc>
  43f36c:	str	x0, [sp, #40]
  43f370:	ldr	x0, [sp, #40]
  43f374:	cmp	x0, #0x0
  43f378:	b.eq	43f398 <ferror@plt+0x3b388>  // b.none
  43f37c:	ldr	x0, [sp, #40]
  43f380:	ldrb	w0, [x0]
  43f384:	cmp	w0, #0x0
  43f388:	b.eq	43f398 <ferror@plt+0x3b388>  // b.none
  43f38c:	ldr	x0, [sp, #40]
  43f390:	bl	428d58 <ferror@plt+0x24d48>
  43f394:	str	x0, [sp, #40]
  43f398:	ldr	x0, [sp, #40]
  43f39c:	cmp	x0, #0x0
  43f3a0:	b.eq	43f3b4 <ferror@plt+0x3b3a4>  // b.none
  43f3a4:	ldr	x0, [sp, #40]
  43f3a8:	ldrb	w0, [x0]
  43f3ac:	cmp	w0, #0x0
  43f3b0:	b.ne	43f41c <ferror@plt+0x3b40c>  // b.any
  43f3b4:	bl	43ef40 <ferror@plt+0x3af30>
  43f3b8:	str	x0, [sp, #32]
  43f3bc:	ldr	x0, [sp, #32]
  43f3c0:	cmp	x0, #0x0
  43f3c4:	b.eq	43f3ec <ferror@plt+0x3b3dc>  // b.none
  43f3c8:	mov	x3, #0x0                   	// #0
  43f3cc:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f3d0:	add	x2, x0, #0xb40
  43f3d4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f3d8:	add	x1, x0, #0xb48
  43f3dc:	ldr	x0, [sp, #32]
  43f3e0:	bl	40e198 <ferror@plt+0xa188>
  43f3e4:	str	x0, [sp, #40]
  43f3e8:	b	43f41c <ferror@plt+0x3b40c>
  43f3ec:	bl	43efe4 <ferror@plt+0x3afd4>
  43f3f0:	mov	x19, x0
  43f3f4:	bl	43ef00 <ferror@plt+0x3aef0>
  43f3f8:	mov	x1, x0
  43f3fc:	mov	x4, #0x0                   	// #0
  43f400:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f404:	add	x3, x0, #0xb40
  43f408:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f40c:	add	x2, x0, #0xb48
  43f410:	mov	x0, x19
  43f414:	bl	40e198 <ferror@plt+0xa188>
  43f418:	str	x0, [sp, #40]
  43f41c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f420:	add	x0, x0, #0xf68
  43f424:	ldr	x1, [sp, #40]
  43f428:	str	x1, [x0]
  43f42c:	b	43f440 <ferror@plt+0x3b430>
  43f430:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f434:	add	x0, x0, #0xf68
  43f438:	ldr	x0, [x0]
  43f43c:	str	x0, [sp, #40]
  43f440:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f444:	add	x0, x0, #0xf60
  43f448:	bl	441828 <ferror@plt+0x3d818>
  43f44c:	ldr	x0, [sp, #40]
  43f450:	ldr	x19, [sp, #16]
  43f454:	ldp	x29, x30, [sp], #48
  43f458:	ret
  43f45c:	stp	x29, x30, [sp, #-48]!
  43f460:	mov	x29, sp
  43f464:	str	x19, [sp, #16]
  43f468:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f46c:	add	x0, x0, #0xf80
  43f470:	ldr	x0, [x0]
  43f474:	cmp	x0, #0x0
  43f478:	b.ne	43f538 <ferror@plt+0x3b528>  // b.any
  43f47c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f480:	add	x0, x0, #0xb50
  43f484:	bl	40b8cc <ferror@plt+0x78bc>
  43f488:	str	x0, [sp, #40]
  43f48c:	ldr	x0, [sp, #40]
  43f490:	cmp	x0, #0x0
  43f494:	b.eq	43f4b4 <ferror@plt+0x3b4a4>  // b.none
  43f498:	ldr	x0, [sp, #40]
  43f49c:	ldrb	w0, [x0]
  43f4a0:	cmp	w0, #0x0
  43f4a4:	b.eq	43f4b4 <ferror@plt+0x3b4a4>  // b.none
  43f4a8:	ldr	x0, [sp, #40]
  43f4ac:	bl	428d58 <ferror@plt+0x24d48>
  43f4b0:	str	x0, [sp, #40]
  43f4b4:	ldr	x0, [sp, #40]
  43f4b8:	cmp	x0, #0x0
  43f4bc:	b.eq	43f4d0 <ferror@plt+0x3b4c0>  // b.none
  43f4c0:	ldr	x0, [sp, #40]
  43f4c4:	ldrb	w0, [x0]
  43f4c8:	cmp	w0, #0x0
  43f4cc:	b.ne	43f528 <ferror@plt+0x3b518>  // b.any
  43f4d0:	bl	43ef40 <ferror@plt+0x3af30>
  43f4d4:	str	x0, [sp, #32]
  43f4d8:	ldr	x0, [sp, #32]
  43f4dc:	cmp	x0, #0x0
  43f4e0:	b.eq	43f500 <ferror@plt+0x3b4f0>  // b.none
  43f4e4:	mov	x2, #0x0                   	// #0
  43f4e8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f4ec:	add	x1, x0, #0xb60
  43f4f0:	ldr	x0, [sp, #32]
  43f4f4:	bl	40e198 <ferror@plt+0xa188>
  43f4f8:	str	x0, [sp, #40]
  43f4fc:	b	43f528 <ferror@plt+0x3b518>
  43f500:	bl	43efe4 <ferror@plt+0x3afd4>
  43f504:	mov	x19, x0
  43f508:	bl	43ef00 <ferror@plt+0x3aef0>
  43f50c:	mov	x1, x0
  43f510:	mov	x3, #0x0                   	// #0
  43f514:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f518:	add	x2, x0, #0xb60
  43f51c:	mov	x0, x19
  43f520:	bl	40e198 <ferror@plt+0xa188>
  43f524:	str	x0, [sp, #40]
  43f528:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f52c:	add	x0, x0, #0xf80
  43f530:	ldr	x1, [sp, #40]
  43f534:	str	x1, [x0]
  43f538:	nop
  43f53c:	ldr	x19, [sp, #16]
  43f540:	ldp	x29, x30, [sp], #48
  43f544:	ret
  43f548:	stp	x29, x30, [sp, #-16]!
  43f54c:	mov	x29, sp
  43f550:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f554:	add	x0, x0, #0xf60
  43f558:	bl	4417e4 <ferror@plt+0x3d7d4>
  43f55c:	bl	43f45c <ferror@plt+0x3b44c>
  43f560:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f564:	add	x0, x0, #0xf60
  43f568:	bl	441828 <ferror@plt+0x3d818>
  43f56c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f570:	add	x0, x0, #0xf80
  43f574:	ldr	x0, [x0]
  43f578:	ldp	x29, x30, [sp], #16
  43f57c:	ret
  43f580:	stp	x29, x30, [sp, #-48]!
  43f584:	mov	x29, sp
  43f588:	str	x19, [sp, #16]
  43f58c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f590:	add	x0, x0, #0xf60
  43f594:	bl	4417e4 <ferror@plt+0x3d7d4>
  43f598:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f59c:	add	x0, x0, #0xf78
  43f5a0:	ldr	x0, [x0]
  43f5a4:	cmp	x0, #0x0
  43f5a8:	b.ne	43f66c <ferror@plt+0x3b65c>  // b.any
  43f5ac:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f5b0:	add	x0, x0, #0xb68
  43f5b4:	bl	40b8cc <ferror@plt+0x78bc>
  43f5b8:	str	x0, [sp, #40]
  43f5bc:	ldr	x0, [sp, #40]
  43f5c0:	cmp	x0, #0x0
  43f5c4:	b.eq	43f5e4 <ferror@plt+0x3b5d4>  // b.none
  43f5c8:	ldr	x0, [sp, #40]
  43f5cc:	ldrb	w0, [x0]
  43f5d0:	cmp	w0, #0x0
  43f5d4:	b.eq	43f5e4 <ferror@plt+0x3b5d4>  // b.none
  43f5d8:	ldr	x0, [sp, #40]
  43f5dc:	bl	428d58 <ferror@plt+0x24d48>
  43f5e0:	str	x0, [sp, #40]
  43f5e4:	ldr	x0, [sp, #40]
  43f5e8:	cmp	x0, #0x0
  43f5ec:	b.eq	43f600 <ferror@plt+0x3b5f0>  // b.none
  43f5f0:	ldr	x0, [sp, #40]
  43f5f4:	ldrb	w0, [x0]
  43f5f8:	cmp	w0, #0x0
  43f5fc:	b.ne	43f658 <ferror@plt+0x3b648>  // b.any
  43f600:	bl	43ef40 <ferror@plt+0x3af30>
  43f604:	str	x0, [sp, #32]
  43f608:	ldr	x0, [sp, #32]
  43f60c:	cmp	x0, #0x0
  43f610:	b.eq	43f630 <ferror@plt+0x3b620>  // b.none
  43f614:	mov	x2, #0x0                   	// #0
  43f618:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f61c:	add	x1, x0, #0xb78
  43f620:	ldr	x0, [sp, #32]
  43f624:	bl	40e198 <ferror@plt+0xa188>
  43f628:	str	x0, [sp, #40]
  43f62c:	b	43f658 <ferror@plt+0x3b648>
  43f630:	bl	43efe4 <ferror@plt+0x3afd4>
  43f634:	mov	x19, x0
  43f638:	bl	43ef00 <ferror@plt+0x3aef0>
  43f63c:	mov	x1, x0
  43f640:	mov	x3, #0x0                   	// #0
  43f644:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f648:	add	x2, x0, #0xb78
  43f64c:	mov	x0, x19
  43f650:	bl	40e198 <ferror@plt+0xa188>
  43f654:	str	x0, [sp, #40]
  43f658:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f65c:	add	x0, x0, #0xf78
  43f660:	ldr	x1, [sp, #40]
  43f664:	str	x1, [x0]
  43f668:	b	43f67c <ferror@plt+0x3b66c>
  43f66c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f670:	add	x0, x0, #0xf78
  43f674:	ldr	x0, [x0]
  43f678:	str	x0, [sp, #40]
  43f67c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f680:	add	x0, x0, #0xf60
  43f684:	bl	441828 <ferror@plt+0x3d818>
  43f688:	ldr	x0, [sp, #40]
  43f68c:	ldr	x19, [sp, #16]
  43f690:	ldp	x29, x30, [sp], #48
  43f694:	ret
  43f698:	stp	x29, x30, [sp, #-16]!
  43f69c:	mov	x29, sp
  43f6a0:	dmb	ish
  43f6a4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f6a8:	add	x0, x0, #0xff0
  43f6ac:	ldr	x0, [x0]
  43f6b0:	cmp	x0, #0x0
  43f6b4:	b.ne	43f6d4 <ferror@plt+0x3b6c4>  // b.any
  43f6b8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f6bc:	add	x0, x0, #0xff0
  43f6c0:	bl	433e3c <ferror@plt+0x2fe2c>
  43f6c4:	cmp	w0, #0x0
  43f6c8:	b.eq	43f6d4 <ferror@plt+0x3b6c4>  // b.none
  43f6cc:	mov	w0, #0x1                   	// #1
  43f6d0:	b	43f6d8 <ferror@plt+0x3b6c8>
  43f6d4:	mov	w0, #0x0                   	// #0
  43f6d8:	cmp	w0, #0x0
  43f6dc:	b.eq	43f710 <ferror@plt+0x3b700>  // b.none
  43f6e0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f6e4:	add	x0, x0, #0xb80
  43f6e8:	bl	403f10 <getenv@plt>
  43f6ec:	bl	428d58 <ferror@plt+0x24d48>
  43f6f0:	mov	x1, x0
  43f6f4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f6f8:	add	x0, x0, #0xff8
  43f6fc:	str	x1, [x0]
  43f700:	mov	x1, #0x1                   	// #1
  43f704:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f708:	add	x0, x0, #0xff0
  43f70c:	bl	433f08 <ferror@plt+0x2fef8>
  43f710:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f714:	add	x0, x0, #0xff8
  43f718:	ldr	x0, [x0]
  43f71c:	cmp	x0, #0x0
  43f720:	b.eq	43f734 <ferror@plt+0x3b724>  // b.none
  43f724:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f728:	add	x0, x0, #0xff8
  43f72c:	ldr	x0, [x0]
  43f730:	b	43f738 <ferror@plt+0x3b728>
  43f734:	bl	43f580 <ferror@plt+0x3b570>
  43f738:	ldp	x29, x30, [sp], #16
  43f73c:	ret
  43f740:	stp	x29, x30, [sp, #-112]!
  43f744:	mov	x29, sp
  43f748:	str	x19, [sp, #16]
  43f74c:	bl	43f45c <ferror@plt+0x3b44c>
  43f750:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43f754:	add	x0, x0, #0xf80
  43f758:	ldr	x3, [x0]
  43f75c:	mov	x2, #0x0                   	// #0
  43f760:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f764:	add	x1, x0, #0xb90
  43f768:	mov	x0, x3
  43f76c:	bl	40e198 <ferror@plt+0xa188>
  43f770:	str	x0, [sp, #80]
  43f774:	add	x0, sp, #0x20
  43f778:	mov	x3, #0x0                   	// #0
  43f77c:	mov	x2, #0x0                   	// #0
  43f780:	mov	x1, x0
  43f784:	ldr	x0, [sp, #80]
  43f788:	bl	40cfc0 <ferror@plt+0x8fb0>
  43f78c:	cmp	w0, #0x0
  43f790:	b.ne	43f7a0 <ferror@plt+0x3b790>  // b.any
  43f794:	ldr	x0, [sp, #80]
  43f798:	bl	4185e0 <ferror@plt+0x145d0>
  43f79c:	b	43fc0c <ferror@plt+0x3bbfc>
  43f7a0:	ldr	x3, [sp, #32]
  43f7a4:	mov	w2, #0xffffffff            	// #-1
  43f7a8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f7ac:	add	x1, x0, #0xba0
  43f7b0:	mov	x0, x3
  43f7b4:	bl	42aaa4 <ferror@plt+0x26a94>
  43f7b8:	str	x0, [sp, #72]
  43f7bc:	ldr	x0, [sp, #72]
  43f7c0:	bl	42bc0c <ferror@plt+0x27bfc>
  43f7c4:	str	w0, [sp, #68]
  43f7c8:	ldr	x0, [sp, #32]
  43f7cc:	bl	4185e0 <ferror@plt+0x145d0>
  43f7d0:	str	wzr, [sp, #108]
  43f7d4:	b	43fbec <ferror@plt+0x3bbdc>
  43f7d8:	ldrsw	x0, [sp, #108]
  43f7dc:	lsl	x0, x0, #3
  43f7e0:	ldr	x1, [sp, #72]
  43f7e4:	add	x0, x1, x0
  43f7e8:	ldr	x0, [x0]
  43f7ec:	str	x0, [sp, #56]
  43f7f0:	str	wzr, [sp, #92]
  43f7f4:	ldr	x0, [sp, #56]
  43f7f8:	bl	403530 <strlen@plt>
  43f7fc:	str	w0, [sp, #52]
  43f800:	ldr	w0, [sp, #52]
  43f804:	cmp	w0, #0x0
  43f808:	b.le	43f83c <ferror@plt+0x3b82c>
  43f80c:	ldrsw	x0, [sp, #52]
  43f810:	sub	x0, x0, #0x1
  43f814:	ldr	x1, [sp, #56]
  43f818:	add	x0, x1, x0
  43f81c:	ldrb	w0, [x0]
  43f820:	cmp	w0, #0xa
  43f824:	b.ne	43f83c <ferror@plt+0x3b82c>  // b.any
  43f828:	ldrsw	x0, [sp, #52]
  43f82c:	sub	x0, x0, #0x1
  43f830:	ldr	x1, [sp, #56]
  43f834:	add	x0, x1, x0
  43f838:	strb	wzr, [x0]
  43f83c:	ldr	x0, [sp, #56]
  43f840:	str	x0, [sp, #96]
  43f844:	b	43f854 <ferror@plt+0x3b844>
  43f848:	ldr	x0, [sp, #96]
  43f84c:	add	x0, x0, #0x1
  43f850:	str	x0, [sp, #96]
  43f854:	ldr	x0, [sp, #96]
  43f858:	ldrb	w0, [x0]
  43f85c:	cmp	w0, #0x20
  43f860:	b.eq	43f848 <ferror@plt+0x3b838>  // b.none
  43f864:	ldr	x0, [sp, #96]
  43f868:	ldrb	w0, [x0]
  43f86c:	cmp	w0, #0x9
  43f870:	b.eq	43f848 <ferror@plt+0x3b838>  // b.none
  43f874:	mov	x2, #0xf                   	// #15
  43f878:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f87c:	add	x1, x0, #0xba8
  43f880:	ldr	x0, [sp, #96]
  43f884:	bl	403890 <strncmp@plt>
  43f888:	cmp	w0, #0x0
  43f88c:	b.ne	43f8a4 <ferror@plt+0x3b894>  // b.any
  43f890:	str	wzr, [sp, #88]
  43f894:	ldr	x0, [sp, #96]
  43f898:	add	x0, x0, #0xf
  43f89c:	str	x0, [sp, #96]
  43f8a0:	b	43fa1c <ferror@plt+0x3ba0c>
  43f8a4:	mov	x2, #0x11                  	// #17
  43f8a8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f8ac:	add	x1, x0, #0xbb8
  43f8b0:	ldr	x0, [sp, #96]
  43f8b4:	bl	403890 <strncmp@plt>
  43f8b8:	cmp	w0, #0x0
  43f8bc:	b.ne	43f8d8 <ferror@plt+0x3b8c8>  // b.any
  43f8c0:	mov	w0, #0x1                   	// #1
  43f8c4:	str	w0, [sp, #88]
  43f8c8:	ldr	x0, [sp, #96]
  43f8cc:	add	x0, x0, #0x11
  43f8d0:	str	x0, [sp, #96]
  43f8d4:	b	43fa1c <ferror@plt+0x3ba0c>
  43f8d8:	mov	x2, #0x10                  	// #16
  43f8dc:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f8e0:	add	x1, x0, #0xbd0
  43f8e4:	ldr	x0, [sp, #96]
  43f8e8:	bl	403890 <strncmp@plt>
  43f8ec:	cmp	w0, #0x0
  43f8f0:	b.ne	43f90c <ferror@plt+0x3b8fc>  // b.any
  43f8f4:	mov	w0, #0x2                   	// #2
  43f8f8:	str	w0, [sp, #88]
  43f8fc:	ldr	x0, [sp, #96]
  43f900:	add	x0, x0, #0x10
  43f904:	str	x0, [sp, #96]
  43f908:	b	43fa1c <ferror@plt+0x3ba0c>
  43f90c:	mov	x2, #0xd                   	// #13
  43f910:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f914:	add	x1, x0, #0xbe8
  43f918:	ldr	x0, [sp, #96]
  43f91c:	bl	403890 <strncmp@plt>
  43f920:	cmp	w0, #0x0
  43f924:	b.ne	43f940 <ferror@plt+0x3b930>  // b.any
  43f928:	mov	w0, #0x3                   	// #3
  43f92c:	str	w0, [sp, #88]
  43f930:	ldr	x0, [sp, #96]
  43f934:	add	x0, x0, #0xd
  43f938:	str	x0, [sp, #96]
  43f93c:	b	43fa1c <ferror@plt+0x3ba0c>
  43f940:	mov	x2, #0x10                  	// #16
  43f944:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f948:	add	x1, x0, #0xbf8
  43f94c:	ldr	x0, [sp, #96]
  43f950:	bl	403890 <strncmp@plt>
  43f954:	cmp	w0, #0x0
  43f958:	b.ne	43f974 <ferror@plt+0x3b964>  // b.any
  43f95c:	mov	w0, #0x4                   	// #4
  43f960:	str	w0, [sp, #88]
  43f964:	ldr	x0, [sp, #96]
  43f968:	add	x0, x0, #0x10
  43f96c:	str	x0, [sp, #96]
  43f970:	b	43fa1c <ferror@plt+0x3ba0c>
  43f974:	mov	x2, #0x13                  	// #19
  43f978:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f97c:	add	x1, x0, #0xc10
  43f980:	ldr	x0, [sp, #96]
  43f984:	bl	403890 <strncmp@plt>
  43f988:	cmp	w0, #0x0
  43f98c:	b.ne	43f9a8 <ferror@plt+0x3b998>  // b.any
  43f990:	mov	w0, #0x5                   	// #5
  43f994:	str	w0, [sp, #88]
  43f998:	ldr	x0, [sp, #96]
  43f99c:	add	x0, x0, #0x13
  43f9a0:	str	x0, [sp, #96]
  43f9a4:	b	43fa1c <ferror@plt+0x3ba0c>
  43f9a8:	mov	x2, #0x11                  	// #17
  43f9ac:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f9b0:	add	x1, x0, #0xc28
  43f9b4:	ldr	x0, [sp, #96]
  43f9b8:	bl	403890 <strncmp@plt>
  43f9bc:	cmp	w0, #0x0
  43f9c0:	b.ne	43f9dc <ferror@plt+0x3b9cc>  // b.any
  43f9c4:	mov	w0, #0x6                   	// #6
  43f9c8:	str	w0, [sp, #88]
  43f9cc:	ldr	x0, [sp, #96]
  43f9d0:	add	x0, x0, #0x11
  43f9d4:	str	x0, [sp, #96]
  43f9d8:	b	43fa1c <ferror@plt+0x3ba0c>
  43f9dc:	mov	x2, #0xe                   	// #14
  43f9e0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43f9e4:	add	x1, x0, #0xc40
  43f9e8:	ldr	x0, [sp, #96]
  43f9ec:	bl	403890 <strncmp@plt>
  43f9f0:	cmp	w0, #0x0
  43f9f4:	b.ne	43fbbc <ferror@plt+0x3bbac>  // b.any
  43f9f8:	mov	w0, #0x7                   	// #7
  43f9fc:	str	w0, [sp, #88]
  43fa00:	ldr	x0, [sp, #96]
  43fa04:	add	x0, x0, #0xe
  43fa08:	str	x0, [sp, #96]
  43fa0c:	b	43fa1c <ferror@plt+0x3ba0c>
  43fa10:	ldr	x0, [sp, #96]
  43fa14:	add	x0, x0, #0x1
  43fa18:	str	x0, [sp, #96]
  43fa1c:	ldr	x0, [sp, #96]
  43fa20:	ldrb	w0, [x0]
  43fa24:	cmp	w0, #0x20
  43fa28:	b.eq	43fa10 <ferror@plt+0x3ba00>  // b.none
  43fa2c:	ldr	x0, [sp, #96]
  43fa30:	ldrb	w0, [x0]
  43fa34:	cmp	w0, #0x9
  43fa38:	b.eq	43fa10 <ferror@plt+0x3ba00>  // b.none
  43fa3c:	ldr	x0, [sp, #96]
  43fa40:	ldrb	w0, [x0]
  43fa44:	cmp	w0, #0x3d
  43fa48:	b.ne	43fbc4 <ferror@plt+0x3bbb4>  // b.any
  43fa4c:	ldr	x0, [sp, #96]
  43fa50:	add	x0, x0, #0x1
  43fa54:	str	x0, [sp, #96]
  43fa58:	b	43fa68 <ferror@plt+0x3ba58>
  43fa5c:	ldr	x0, [sp, #96]
  43fa60:	add	x0, x0, #0x1
  43fa64:	str	x0, [sp, #96]
  43fa68:	ldr	x0, [sp, #96]
  43fa6c:	ldrb	w0, [x0]
  43fa70:	cmp	w0, #0x20
  43fa74:	b.eq	43fa5c <ferror@plt+0x3ba4c>  // b.none
  43fa78:	ldr	x0, [sp, #96]
  43fa7c:	ldrb	w0, [x0]
  43fa80:	cmp	w0, #0x9
  43fa84:	b.eq	43fa5c <ferror@plt+0x3ba4c>  // b.none
  43fa88:	ldr	x0, [sp, #96]
  43fa8c:	ldrb	w0, [x0]
  43fa90:	cmp	w0, #0x22
  43fa94:	b.ne	43fbcc <ferror@plt+0x3bbbc>  // b.any
  43fa98:	ldr	x0, [sp, #96]
  43fa9c:	add	x0, x0, #0x1
  43faa0:	str	x0, [sp, #96]
  43faa4:	mov	x2, #0x5                   	// #5
  43faa8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43faac:	add	x1, x0, #0xc50
  43fab0:	ldr	x0, [sp, #96]
  43fab4:	bl	403890 <strncmp@plt>
  43fab8:	cmp	w0, #0x0
  43fabc:	b.ne	43fad8 <ferror@plt+0x3bac8>  // b.any
  43fac0:	ldr	x0, [sp, #96]
  43fac4:	add	x0, x0, #0x5
  43fac8:	str	x0, [sp, #96]
  43facc:	mov	w0, #0x1                   	// #1
  43fad0:	str	w0, [sp, #92]
  43fad4:	b	43fae8 <ferror@plt+0x3bad8>
  43fad8:	ldr	x0, [sp, #96]
  43fadc:	ldrb	w0, [x0]
  43fae0:	cmp	w0, #0x2f
  43fae4:	b.ne	43fbd4 <ferror@plt+0x3bbc4>  // b.any
  43fae8:	mov	w1, #0x22                  	// #34
  43faec:	ldr	x0, [sp, #96]
  43faf0:	bl	403a40 <strrchr@plt>
  43faf4:	str	x0, [sp, #40]
  43faf8:	ldr	x0, [sp, #40]
  43fafc:	cmp	x0, #0x0
  43fb00:	b.eq	43fbdc <ferror@plt+0x3bbcc>  // b.none
  43fb04:	ldr	x0, [sp, #40]
  43fb08:	strb	wzr, [x0]
  43fb0c:	ldr	x0, [sp, #96]
  43fb10:	str	x0, [sp, #40]
  43fb14:	ldr	x0, [sp, #40]
  43fb18:	bl	403530 <strlen@plt>
  43fb1c:	str	w0, [sp, #52]
  43fb20:	ldrsw	x0, [sp, #52]
  43fb24:	sub	x0, x0, #0x1
  43fb28:	ldr	x1, [sp, #40]
  43fb2c:	add	x0, x1, x0
  43fb30:	ldrb	w0, [x0]
  43fb34:	cmp	w0, #0x2f
  43fb38:	b.ne	43fb50 <ferror@plt+0x3bb40>  // b.any
  43fb3c:	ldrsw	x0, [sp, #52]
  43fb40:	sub	x0, x0, #0x1
  43fb44:	ldr	x1, [sp, #40]
  43fb48:	add	x0, x1, x0
  43fb4c:	strb	wzr, [x0]
  43fb50:	ldr	w0, [sp, #92]
  43fb54:	cmp	w0, #0x0
  43fb58:	b.eq	43fb94 <ferror@plt+0x3bb84>  // b.none
  43fb5c:	bl	43ef40 <ferror@plt+0x3af30>
  43fb60:	mov	x3, x0
  43fb64:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fb68:	add	x0, x0, #0xf90
  43fb6c:	ldr	x1, [x0]
  43fb70:	ldr	w0, [sp, #88]
  43fb74:	lsl	x0, x0, #3
  43fb78:	add	x19, x1, x0
  43fb7c:	mov	x2, #0x0                   	// #0
  43fb80:	ldr	x1, [sp, #40]
  43fb84:	mov	x0, x3
  43fb88:	bl	40e198 <ferror@plt+0xa188>
  43fb8c:	str	x0, [x19]
  43fb90:	b	43fbe0 <ferror@plt+0x3bbd0>
  43fb94:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fb98:	add	x0, x0, #0xf90
  43fb9c:	ldr	x1, [x0]
  43fba0:	ldr	w0, [sp, #88]
  43fba4:	lsl	x0, x0, #3
  43fba8:	add	x19, x1, x0
  43fbac:	ldr	x0, [sp, #40]
  43fbb0:	bl	428d58 <ferror@plt+0x24d48>
  43fbb4:	str	x0, [x19]
  43fbb8:	b	43fbe0 <ferror@plt+0x3bbd0>
  43fbbc:	nop
  43fbc0:	b	43fbe0 <ferror@plt+0x3bbd0>
  43fbc4:	nop
  43fbc8:	b	43fbe0 <ferror@plt+0x3bbd0>
  43fbcc:	nop
  43fbd0:	b	43fbe0 <ferror@plt+0x3bbd0>
  43fbd4:	nop
  43fbd8:	b	43fbe0 <ferror@plt+0x3bbd0>
  43fbdc:	nop
  43fbe0:	ldr	w0, [sp, #108]
  43fbe4:	add	w0, w0, #0x1
  43fbe8:	str	w0, [sp, #108]
  43fbec:	ldr	w1, [sp, #108]
  43fbf0:	ldr	w0, [sp, #68]
  43fbf4:	cmp	w1, w0
  43fbf8:	b.lt	43f7d8 <ferror@plt+0x3b7c8>  // b.tstop
  43fbfc:	ldr	x0, [sp, #72]
  43fc00:	bl	42af6c <ferror@plt+0x26f5c>
  43fc04:	ldr	x0, [sp, #80]
  43fc08:	bl	4185e0 <ferror@plt+0x145d0>
  43fc0c:	ldr	x19, [sp, #16]
  43fc10:	ldp	x29, x30, [sp], #112
  43fc14:	ret
  43fc18:	stp	x29, x30, [sp, #-48]!
  43fc1c:	mov	x29, sp
  43fc20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fc24:	add	x0, x0, #0xf60
  43fc28:	bl	4417e4 <ferror@plt+0x3d7d4>
  43fc2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fc30:	add	x0, x0, #0xf90
  43fc34:	ldr	x0, [x0]
  43fc38:	cmp	x0, #0x0
  43fc3c:	b.eq	43fd74 <ferror@plt+0x3bd64>  // b.none
  43fc40:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fc44:	add	x0, x0, #0xf90
  43fc48:	ldr	x0, [x0]
  43fc4c:	str	x0, [sp, #32]
  43fc50:	mov	x1, #0x8                   	// #8
  43fc54:	mov	x0, #0x8                   	// #8
  43fc58:	bl	418820 <ferror@plt+0x14810>
  43fc5c:	mov	x1, x0
  43fc60:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fc64:	add	x0, x0, #0xf90
  43fc68:	str	x1, [x0]
  43fc6c:	bl	43f740 <ferror@plt+0x3b730>
  43fc70:	str	wzr, [sp, #44]
  43fc74:	b	43fd60 <ferror@plt+0x3bd50>
  43fc78:	ldrsw	x0, [sp, #44]
  43fc7c:	lsl	x0, x0, #3
  43fc80:	ldr	x1, [sp, #32]
  43fc84:	add	x0, x1, x0
  43fc88:	ldr	x0, [x0]
  43fc8c:	str	x0, [sp, #24]
  43fc90:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fc94:	add	x0, x0, #0xf90
  43fc98:	ldr	x1, [x0]
  43fc9c:	ldrsw	x0, [sp, #44]
  43fca0:	lsl	x0, x0, #3
  43fca4:	add	x0, x1, x0
  43fca8:	ldr	x0, [x0]
  43fcac:	cmp	x0, #0x0
  43fcb0:	b.ne	43fcd8 <ferror@plt+0x3bcc8>  // b.any
  43fcb4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fcb8:	add	x0, x0, #0xf90
  43fcbc:	ldr	x1, [x0]
  43fcc0:	ldrsw	x0, [sp, #44]
  43fcc4:	lsl	x0, x0, #3
  43fcc8:	add	x0, x1, x0
  43fccc:	ldr	x1, [sp, #24]
  43fcd0:	str	x1, [x0]
  43fcd4:	b	43fd54 <ferror@plt+0x3bd44>
  43fcd8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fcdc:	add	x0, x0, #0xf90
  43fce0:	ldr	x1, [x0]
  43fce4:	ldrsw	x0, [sp, #44]
  43fce8:	lsl	x0, x0, #3
  43fcec:	add	x0, x1, x0
  43fcf0:	ldr	x0, [x0]
  43fcf4:	mov	x1, x0
  43fcf8:	ldr	x0, [sp, #24]
  43fcfc:	bl	431de4 <ferror@plt+0x2ddd4>
  43fd00:	cmp	w0, #0x0
  43fd04:	b.ne	43fd4c <ferror@plt+0x3bd3c>  // b.any
  43fd08:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fd0c:	add	x0, x0, #0xf90
  43fd10:	ldr	x1, [x0]
  43fd14:	ldrsw	x0, [sp, #44]
  43fd18:	lsl	x0, x0, #3
  43fd1c:	add	x0, x1, x0
  43fd20:	ldr	x0, [x0]
  43fd24:	bl	4185e0 <ferror@plt+0x145d0>
  43fd28:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fd2c:	add	x0, x0, #0xf90
  43fd30:	ldr	x1, [x0]
  43fd34:	ldrsw	x0, [sp, #44]
  43fd38:	lsl	x0, x0, #3
  43fd3c:	add	x0, x1, x0
  43fd40:	ldr	x1, [sp, #24]
  43fd44:	str	x1, [x0]
  43fd48:	b	43fd54 <ferror@plt+0x3bd44>
  43fd4c:	ldr	x0, [sp, #24]
  43fd50:	bl	4185e0 <ferror@plt+0x145d0>
  43fd54:	ldr	w0, [sp, #44]
  43fd58:	add	w0, w0, #0x1
  43fd5c:	str	w0, [sp, #44]
  43fd60:	ldr	w0, [sp, #44]
  43fd64:	cmp	w0, #0x7
  43fd68:	b.le	43fc78 <ferror@plt+0x3bc68>
  43fd6c:	ldr	x0, [sp, #32]
  43fd70:	bl	4185e0 <ferror@plt+0x145d0>
  43fd74:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fd78:	add	x0, x0, #0xf60
  43fd7c:	bl	441828 <ferror@plt+0x3d818>
  43fd80:	nop
  43fd84:	ldp	x29, x30, [sp], #48
  43fd88:	ret
  43fd8c:	stp	x29, x30, [sp, #-48]!
  43fd90:	mov	x29, sp
  43fd94:	str	x19, [sp, #16]
  43fd98:	str	w0, [sp, #44]
  43fd9c:	ldr	w0, [sp, #44]
  43fda0:	cmp	w0, #0x7
  43fda4:	b.ls	43fdcc <ferror@plt+0x3bdbc>  // b.plast
  43fda8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43fdac:	add	x2, x0, #0xc58
  43fdb0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43fdb4:	add	x1, x0, #0xe28
  43fdb8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43fdbc:	add	x0, x0, #0xa18
  43fdc0:	bl	41aa2c <ferror@plt+0x16a1c>
  43fdc4:	mov	x0, #0x0                   	// #0
  43fdc8:	b	43fe78 <ferror@plt+0x3be68>
  43fdcc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fdd0:	add	x0, x0, #0xf60
  43fdd4:	bl	4417e4 <ferror@plt+0x3d7d4>
  43fdd8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fddc:	add	x0, x0, #0xf90
  43fde0:	ldr	x0, [x0]
  43fde4:	cmp	x0, #0x0
  43fde8:	b.ne	43fe50 <ferror@plt+0x3be40>  // b.any
  43fdec:	mov	x1, #0x8                   	// #8
  43fdf0:	mov	x0, #0x8                   	// #8
  43fdf4:	bl	418820 <ferror@plt+0x14810>
  43fdf8:	mov	x1, x0
  43fdfc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fe00:	add	x0, x0, #0xf90
  43fe04:	str	x1, [x0]
  43fe08:	bl	43f740 <ferror@plt+0x3b730>
  43fe0c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fe10:	add	x0, x0, #0xf90
  43fe14:	ldr	x0, [x0]
  43fe18:	ldr	x0, [x0]
  43fe1c:	cmp	x0, #0x0
  43fe20:	b.ne	43fe50 <ferror@plt+0x3be40>  // b.any
  43fe24:	bl	43ef40 <ferror@plt+0x3af30>
  43fe28:	mov	x3, x0
  43fe2c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fe30:	add	x0, x0, #0xf90
  43fe34:	ldr	x19, [x0]
  43fe38:	mov	x2, #0x0                   	// #0
  43fe3c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43fe40:	add	x1, x0, #0xca8
  43fe44:	mov	x0, x3
  43fe48:	bl	40e198 <ferror@plt+0xa188>
  43fe4c:	str	x0, [x19]
  43fe50:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fe54:	add	x0, x0, #0xf60
  43fe58:	bl	441828 <ferror@plt+0x3d818>
  43fe5c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fe60:	add	x0, x0, #0xf90
  43fe64:	ldr	x1, [x0]
  43fe68:	ldr	w0, [sp, #44]
  43fe6c:	lsl	x0, x0, #3
  43fe70:	add	x0, x1, x0
  43fe74:	ldr	x0, [x0]
  43fe78:	ldr	x19, [sp, #16]
  43fe7c:	ldp	x29, x30, [sp], #48
  43fe80:	ret
  43fe84:	stp	x29, x30, [sp, #-32]!
  43fe88:	mov	x29, sp
  43fe8c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fe90:	add	x0, x0, #0xf60
  43fe94:	bl	4417e4 <ferror@plt+0x3d7d4>
  43fe98:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43fe9c:	add	x0, x0, #0xf70
  43fea0:	ldr	x0, [x0]
  43fea4:	cmp	x0, #0x0
  43fea8:	b.ne	43ff10 <ferror@plt+0x3bf00>  // b.any
  43feac:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43feb0:	add	x0, x0, #0xcb0
  43feb4:	bl	40b8cc <ferror@plt+0x78bc>
  43feb8:	str	x0, [sp, #16]
  43febc:	ldr	x0, [sp, #16]
  43fec0:	cmp	x0, #0x0
  43fec4:	b.eq	43fed8 <ferror@plt+0x3bec8>  // b.none
  43fec8:	ldr	x0, [sp, #16]
  43fecc:	ldrb	w0, [x0]
  43fed0:	cmp	w0, #0x0
  43fed4:	b.ne	43fee4 <ferror@plt+0x3bed4>  // b.any
  43fed8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43fedc:	add	x0, x0, #0xcc0
  43fee0:	str	x0, [sp, #16]
  43fee4:	mov	w2, #0x0                   	// #0
  43fee8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43feec:	add	x1, x0, #0xce0
  43fef0:	ldr	x0, [sp, #16]
  43fef4:	bl	42aaa4 <ferror@plt+0x26a94>
  43fef8:	str	x0, [sp, #24]
  43fefc:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ff00:	add	x0, x0, #0xf70
  43ff04:	ldr	x1, [sp, #24]
  43ff08:	str	x1, [x0]
  43ff0c:	b	43ff20 <ferror@plt+0x3bf10>
  43ff10:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ff14:	add	x0, x0, #0xf70
  43ff18:	ldr	x0, [x0]
  43ff1c:	str	x0, [sp, #24]
  43ff20:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ff24:	add	x0, x0, #0xf60
  43ff28:	bl	441828 <ferror@plt+0x3d818>
  43ff2c:	ldr	x0, [sp, #24]
  43ff30:	ldp	x29, x30, [sp], #32
  43ff34:	ret
  43ff38:	stp	x29, x30, [sp, #-32]!
  43ff3c:	mov	x29, sp
  43ff40:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ff44:	add	x0, x0, #0xf60
  43ff48:	bl	4417e4 <ferror@plt+0x3d7d4>
  43ff4c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ff50:	add	x0, x0, #0xf88
  43ff54:	ldr	x0, [x0]
  43ff58:	cmp	x0, #0x0
  43ff5c:	b.ne	43ffc4 <ferror@plt+0x3bfb4>  // b.any
  43ff60:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43ff64:	add	x0, x0, #0xce8
  43ff68:	bl	40b8cc <ferror@plt+0x78bc>
  43ff6c:	str	x0, [sp, #24]
  43ff70:	ldr	x0, [sp, #24]
  43ff74:	cmp	x0, #0x0
  43ff78:	b.eq	43ff8c <ferror@plt+0x3bf7c>  // b.none
  43ff7c:	ldr	x0, [sp, #24]
  43ff80:	ldrb	w0, [x0]
  43ff84:	cmp	w0, #0x0
  43ff88:	b.ne	43ff98 <ferror@plt+0x3bf88>  // b.any
  43ff8c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43ff90:	add	x0, x0, #0xcf8
  43ff94:	str	x0, [sp, #24]
  43ff98:	mov	w2, #0x0                   	// #0
  43ff9c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  43ffa0:	add	x1, x0, #0xce0
  43ffa4:	ldr	x0, [sp, #24]
  43ffa8:	bl	42aaa4 <ferror@plt+0x26a94>
  43ffac:	str	x0, [sp, #16]
  43ffb0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ffb4:	add	x0, x0, #0xf88
  43ffb8:	ldr	x1, [sp, #16]
  43ffbc:	str	x1, [x0]
  43ffc0:	b	43ffd4 <ferror@plt+0x3bfc4>
  43ffc4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ffc8:	add	x0, x0, #0xf88
  43ffcc:	ldr	x0, [x0]
  43ffd0:	str	x0, [sp, #16]
  43ffd4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  43ffd8:	add	x0, x0, #0xf60
  43ffdc:	bl	441828 <ferror@plt+0x3d818>
  43ffe0:	ldr	x0, [sp, #16]
  43ffe4:	ldp	x29, x30, [sp], #32
  43ffe8:	ret
  43ffec:	stp	x29, x30, [sp, #-32]!
  43fff0:	mov	x29, sp
  43fff4:	str	x0, [sp, #24]
  43fff8:	ldr	x0, [sp, #24]
  43fffc:	cmp	x0, #0x0
  440000:	b.ne	440024 <ferror@plt+0x3c014>  // b.any
  440004:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440008:	add	x2, x0, #0xd08
  44000c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440010:	add	x1, x0, #0xe40
  440014:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440018:	add	x0, x0, #0xa18
  44001c:	bl	41aa2c <ferror@plt+0x16a1c>
  440020:	b	44002c <ferror@plt+0x3c01c>
  440024:	ldr	x0, [sp, #24]
  440028:	str	xzr, [x0]
  44002c:	ldp	x29, x30, [sp], #32
  440030:	ret
  440034:	stp	x29, x30, [sp, #-32]!
  440038:	mov	x29, sp
  44003c:	str	x0, [sp, #24]
  440040:	mov	w1, #0x0                   	// #0
  440044:	ldr	x0, [sp, #24]
  440048:	bl	440054 <ferror@plt+0x3c044>
  44004c:	ldp	x29, x30, [sp], #32
  440050:	ret
  440054:	stp	x29, x30, [sp, #-64]!
  440058:	mov	x29, sp
  44005c:	str	x0, [sp, #24]
  440060:	str	w1, [sp, #20]
  440064:	mov	x0, #0x0                   	// #0
  440068:	bl	42be58 <ferror@plt+0x27e48>
  44006c:	str	x0, [sp, #56]
  440070:	ldr	w0, [sp, #20]
  440074:	and	w0, w0, #0x2
  440078:	cmp	w0, #0x0
  44007c:	b.eq	440218 <ferror@plt+0x3c208>  // b.none
  440080:	ldr	x0, [sp, #24]
  440084:	cmp	x0, #0x3ff
  440088:	b.hi	4400d8 <ferror@plt+0x3c0c8>  // b.pmore
  44008c:	ldr	x0, [sp, #24]
  440090:	mov	w0, w0
  440094:	mov	x3, x0
  440098:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  44009c:	add	x2, x0, #0xd28
  4400a0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4400a4:	add	x1, x0, #0xd38
  4400a8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4400ac:	add	x0, x0, #0xd40
  4400b0:	bl	40ece4 <ferror@plt+0xacd4>
  4400b4:	ldr	x1, [sp, #24]
  4400b8:	mov	w2, w1
  4400bc:	mov	x1, x0
  4400c0:	ldr	x0, [sp, #56]
  4400c4:	bl	42d970 <ferror@plt+0x29960>
  4400c8:	ldr	w0, [sp, #20]
  4400cc:	and	w0, w0, #0xfffffffe
  4400d0:	str	w0, [sp, #20]
  4400d4:	b	4403dc <ferror@plt+0x3c3cc>
  4400d8:	ldr	x1, [sp, #24]
  4400dc:	mov	x0, #0xfffff               	// #1048575
  4400e0:	cmp	x1, x0
  4400e4:	b.hi	440110 <ferror@plt+0x3c100>  // b.pmore
  4400e8:	ldr	d0, [sp, #24]
  4400ec:	ucvtf	d0, d0
  4400f0:	mov	x0, #0x4090000000000000    	// #4652218415073722368
  4400f4:	fmov	d1, x0
  4400f8:	fdiv	d0, d0, d1
  4400fc:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440100:	add	x1, x0, #0xd48
  440104:	ldr	x0, [sp, #56]
  440108:	bl	42d970 <ferror@plt+0x29960>
  44010c:	b	4403dc <ferror@plt+0x3c3cc>
  440110:	ldr	x1, [sp, #24]
  440114:	mov	x0, #0x3fffffff            	// #1073741823
  440118:	cmp	x1, x0
  44011c:	b.hi	440148 <ferror@plt+0x3c138>  // b.pmore
  440120:	ldr	d0, [sp, #24]
  440124:	ucvtf	d0, d0
  440128:	mov	x0, #0x4130000000000000    	// #4697254411347427328
  44012c:	fmov	d1, x0
  440130:	fdiv	d0, d0, d1
  440134:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440138:	add	x1, x0, #0xd58
  44013c:	ldr	x0, [sp, #56]
  440140:	bl	42d970 <ferror@plt+0x29960>
  440144:	b	4403dc <ferror@plt+0x3c3cc>
  440148:	ldr	x1, [sp, #24]
  44014c:	mov	x0, #0xffffffffff          	// #1099511627775
  440150:	cmp	x1, x0
  440154:	b.hi	440180 <ferror@plt+0x3c170>  // b.pmore
  440158:	ldr	d0, [sp, #24]
  44015c:	ucvtf	d0, d0
  440160:	mov	x0, #0x41d0000000000000    	// #4742290407621132288
  440164:	fmov	d1, x0
  440168:	fdiv	d0, d0, d1
  44016c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440170:	add	x1, x0, #0xd68
  440174:	ldr	x0, [sp, #56]
  440178:	bl	42d970 <ferror@plt+0x29960>
  44017c:	b	4403dc <ferror@plt+0x3c3cc>
  440180:	ldr	x1, [sp, #24]
  440184:	mov	x0, #0x3ffffffffffff       	// #1125899906842623
  440188:	cmp	x1, x0
  44018c:	b.hi	4401b8 <ferror@plt+0x3c1a8>  // b.pmore
  440190:	ldr	d0, [sp, #24]
  440194:	ucvtf	d0, d0
  440198:	mov	x0, #0x4270000000000000    	// #4787326403894837248
  44019c:	fmov	d1, x0
  4401a0:	fdiv	d0, d0, d1
  4401a4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4401a8:	add	x1, x0, #0xd78
  4401ac:	ldr	x0, [sp, #56]
  4401b0:	bl	42d970 <ferror@plt+0x29960>
  4401b4:	b	4403dc <ferror@plt+0x3c3cc>
  4401b8:	ldr	x1, [sp, #24]
  4401bc:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  4401c0:	cmp	x1, x0
  4401c4:	b.hi	4401f0 <ferror@plt+0x3c1e0>  // b.pmore
  4401c8:	ldr	d0, [sp, #24]
  4401cc:	ucvtf	d0, d0
  4401d0:	mov	x0, #0x4310000000000000    	// #4832362400168542208
  4401d4:	fmov	d1, x0
  4401d8:	fdiv	d0, d0, d1
  4401dc:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4401e0:	add	x1, x0, #0xd88
  4401e4:	ldr	x0, [sp, #56]
  4401e8:	bl	42d970 <ferror@plt+0x29960>
  4401ec:	b	4403dc <ferror@plt+0x3c3cc>
  4401f0:	ldr	d0, [sp, #24]
  4401f4:	ucvtf	d0, d0
  4401f8:	mov	x0, #0x43b0000000000000    	// #4877398396442247168
  4401fc:	fmov	d1, x0
  440200:	fdiv	d0, d0, d1
  440204:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440208:	add	x1, x0, #0xd98
  44020c:	ldr	x0, [sp, #56]
  440210:	bl	42d970 <ferror@plt+0x29960>
  440214:	b	4403dc <ferror@plt+0x3c3cc>
  440218:	ldr	x0, [sp, #24]
  44021c:	cmp	x0, #0x3e7
  440220:	b.hi	440270 <ferror@plt+0x3c260>  // b.pmore
  440224:	ldr	x0, [sp, #24]
  440228:	mov	w0, w0
  44022c:	mov	x3, x0
  440230:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440234:	add	x2, x0, #0xd28
  440238:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  44023c:	add	x1, x0, #0xd38
  440240:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440244:	add	x0, x0, #0xd40
  440248:	bl	40ece4 <ferror@plt+0xacd4>
  44024c:	ldr	x1, [sp, #24]
  440250:	mov	w2, w1
  440254:	mov	x1, x0
  440258:	ldr	x0, [sp, #56]
  44025c:	bl	42d970 <ferror@plt+0x29960>
  440260:	ldr	w0, [sp, #20]
  440264:	and	w0, w0, #0xfffffffe
  440268:	str	w0, [sp, #20]
  44026c:	b	4403dc <ferror@plt+0x3c3cc>
  440270:	ldr	x1, [sp, #24]
  440274:	mov	x0, #0x423f                	// #16959
  440278:	movk	x0, #0xf, lsl #16
  44027c:	cmp	x1, x0
  440280:	b.hi	4402b0 <ferror@plt+0x3c2a0>  // b.pmore
  440284:	ldr	d0, [sp, #24]
  440288:	ucvtf	d0, d0
  44028c:	mov	x0, #0x400000000000        	// #70368744177664
  440290:	movk	x0, #0x408f, lsl #48
  440294:	fmov	d1, x0
  440298:	fdiv	d0, d0, d1
  44029c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4402a0:	add	x1, x0, #0xda8
  4402a4:	ldr	x0, [sp, #56]
  4402a8:	bl	42d970 <ferror@plt+0x29960>
  4402ac:	b	4403dc <ferror@plt+0x3c3cc>
  4402b0:	ldr	x1, [sp, #24]
  4402b4:	mov	x0, #0xc9ff                	// #51711
  4402b8:	movk	x0, #0x3b9a, lsl #16
  4402bc:	cmp	x1, x0
  4402c0:	b.hi	4402f0 <ferror@plt+0x3c2e0>  // b.pmore
  4402c4:	ldr	d0, [sp, #24]
  4402c8:	ucvtf	d0, d0
  4402cc:	mov	x0, #0x848000000000        	// #145685290680320
  4402d0:	movk	x0, #0x412e, lsl #48
  4402d4:	fmov	d1, x0
  4402d8:	fdiv	d0, d0, d1
  4402dc:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4402e0:	add	x1, x0, #0xdb0
  4402e4:	ldr	x0, [sp, #56]
  4402e8:	bl	42d970 <ferror@plt+0x29960>
  4402ec:	b	4403dc <ferror@plt+0x3c3cc>
  4402f0:	ldr	x1, [sp, #24]
  4402f4:	mov	x0, #0xfff                 	// #4095
  4402f8:	movk	x0, #0xd4a5, lsl #16
  4402fc:	movk	x0, #0xe8, lsl #32
  440300:	cmp	x1, x0
  440304:	b.hi	440334 <ferror@plt+0x3c324>  // b.pmore
  440308:	ldr	d0, [sp, #24]
  44030c:	ucvtf	d0, d0
  440310:	mov	x0, #0xcd6500000000        	// #225833675390976
  440314:	movk	x0, #0x41cd, lsl #48
  440318:	fmov	d1, x0
  44031c:	fdiv	d0, d0, d1
  440320:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440324:	add	x1, x0, #0xdb8
  440328:	ldr	x0, [sp, #56]
  44032c:	bl	42d970 <ferror@plt+0x29960>
  440330:	b	4403dc <ferror@plt+0x3c3cc>
  440334:	ldr	x1, [sp, #24]
  440338:	mov	x0, #0x7fff                	// #32767
  44033c:	movk	x0, #0xa4c6, lsl #16
  440340:	movk	x0, #0x8d7e, lsl #32
  440344:	movk	x0, #0x3, lsl #48
  440348:	cmp	x1, x0
  44034c:	b.hi	440378 <ferror@plt+0x3c368>  // b.pmore
  440350:	ldr	d0, [sp, #24]
  440354:	ucvtf	d0, d0
  440358:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  44035c:	ldr	d1, [x0, #3672]
  440360:	fdiv	d0, d0, d1
  440364:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440368:	add	x1, x0, #0xdc0
  44036c:	ldr	x0, [sp, #56]
  440370:	bl	42d970 <ferror@plt+0x29960>
  440374:	b	4403dc <ferror@plt+0x3c3cc>
  440378:	ldr	x1, [sp, #24]
  44037c:	mov	x0, #0xffffffffa763ffff    	// #-1486618625
  440380:	movk	x0, #0xb6b3, lsl #32
  440384:	movk	x0, #0xde0, lsl #48
  440388:	cmp	x1, x0
  44038c:	b.hi	4403b8 <ferror@plt+0x3c3a8>  // b.pmore
  440390:	ldr	d0, [sp, #24]
  440394:	ucvtf	d0, d0
  440398:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  44039c:	ldr	d1, [x0, #3680]
  4403a0:	fdiv	d0, d0, d1
  4403a4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4403a8:	add	x1, x0, #0xdc8
  4403ac:	ldr	x0, [sp, #56]
  4403b0:	bl	42d970 <ferror@plt+0x29960>
  4403b4:	b	4403dc <ferror@plt+0x3c3cc>
  4403b8:	ldr	d0, [sp, #24]
  4403bc:	ucvtf	d0, d0
  4403c0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4403c4:	ldr	d1, [x0, #3688]
  4403c8:	fdiv	d0, d0, d1
  4403cc:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4403d0:	add	x1, x0, #0xdd0
  4403d4:	ldr	x0, [sp, #56]
  4403d8:	bl	42d970 <ferror@plt+0x29960>
  4403dc:	ldr	w0, [sp, #20]
  4403e0:	and	w0, w0, #0x1
  4403e4:	cmp	w0, #0x0
  4403e8:	b.eq	4404bc <ferror@plt+0x3c4ac>  // b.none
  4403ec:	ldr	x0, [sp, #24]
  4403f0:	cmp	x0, #0x3e7
  4403f4:	b.ls	440440 <ferror@plt+0x3c430>  // b.plast
  4403f8:	ldr	x2, [sp, #24]
  4403fc:	lsr	x1, x2, #3
  440400:	mov	x0, #0xf7cf                	// #63439
  440404:	movk	x0, #0xe353, lsl #16
  440408:	movk	x0, #0x9ba5, lsl #32
  44040c:	movk	x0, #0x20c4, lsl #48
  440410:	umulh	x0, x1, x0
  440414:	lsr	x1, x0, #4
  440418:	mov	x0, x1
  44041c:	lsl	x0, x0, #5
  440420:	sub	x0, x0, x1
  440424:	lsl	x0, x0, #2
  440428:	add	x0, x0, x1
  44042c:	lsl	x0, x0, #3
  440430:	sub	x1, x2, x0
  440434:	mov	w0, w1
  440438:	add	w0, w0, #0x3e8
  44043c:	b	440444 <ferror@plt+0x3c434>
  440440:	ldr	x0, [sp, #24]
  440444:	str	w0, [sp, #52]
  440448:	ldr	w0, [sp, #52]
  44044c:	mov	x3, x0
  440450:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440454:	add	x2, x0, #0xdd8
  440458:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  44045c:	add	x1, x0, #0xde8
  440460:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440464:	add	x0, x0, #0xd40
  440468:	bl	40ece4 <ferror@plt+0xacd4>
  44046c:	str	x0, [sp, #40]
  440470:	ldr	x1, [sp, #24]
  440474:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440478:	add	x0, x0, #0xdf0
  44047c:	bl	428f94 <ferror@plt+0x24f84>
  440480:	str	x0, [sp, #32]
  440484:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440488:	add	x1, x0, #0xdf8
  44048c:	ldr	x0, [sp, #56]
  440490:	bl	42c930 <ferror@plt+0x28920>
  440494:	ldr	x2, [sp, #32]
  440498:	ldr	x1, [sp, #40]
  44049c:	ldr	x0, [sp, #56]
  4404a0:	bl	42da24 <ferror@plt+0x29a14>
  4404a4:	ldr	x0, [sp, #32]
  4404a8:	bl	4185e0 <ferror@plt+0x145d0>
  4404ac:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4404b0:	add	x1, x0, #0xe00
  4404b4:	ldr	x0, [sp, #56]
  4404b8:	bl	42c930 <ferror@plt+0x28920>
  4404bc:	mov	w1, #0x0                   	// #0
  4404c0:	ldr	x0, [sp, #56]
  4404c4:	bl	42bf2c <ferror@plt+0x27f1c>
  4404c8:	ldp	x29, x30, [sp], #64
  4404cc:	ret
  4404d0:	stp	x29, x30, [sp, #-48]!
  4404d4:	mov	x29, sp
  4404d8:	str	x0, [sp, #24]
  4404dc:	ldr	x0, [sp, #24]
  4404e0:	cmp	x0, #0x3ff
  4404e4:	b.gt	44051c <ferror@plt+0x3c50c>
  4404e8:	ldr	x0, [sp, #24]
  4404ec:	mov	w0, w0
  4404f0:	mov	x3, x0
  4404f4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4404f8:	add	x2, x0, #0xd28
  4404fc:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440500:	add	x1, x0, #0xd38
  440504:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440508:	add	x0, x0, #0xd40
  44050c:	bl	40ece4 <ferror@plt+0xacd4>
  440510:	ldr	x1, [sp, #24]
  440514:	bl	428f94 <ferror@plt+0x24f84>
  440518:	b	440670 <ferror@plt+0x3c660>
  44051c:	ldr	x1, [sp, #24]
  440520:	mov	x0, #0xfffff               	// #1048575
  440524:	cmp	x1, x0
  440528:	b.gt	440558 <ferror@plt+0x3c548>
  44052c:	ldr	d0, [sp, #24]
  440530:	scvtf	d0, d0
  440534:	mov	x0, #0x4090000000000000    	// #4652218415073722368
  440538:	fmov	d1, x0
  44053c:	fdiv	d0, d0, d1
  440540:	str	d0, [sp, #40]
  440544:	ldr	d0, [sp, #40]
  440548:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  44054c:	add	x0, x0, #0xe08
  440550:	bl	428f94 <ferror@plt+0x24f84>
  440554:	b	440670 <ferror@plt+0x3c660>
  440558:	ldr	x1, [sp, #24]
  44055c:	mov	x0, #0x3fffffff            	// #1073741823
  440560:	cmp	x1, x0
  440564:	b.gt	440594 <ferror@plt+0x3c584>
  440568:	ldr	d0, [sp, #24]
  44056c:	scvtf	d0, d0
  440570:	mov	x0, #0x4130000000000000    	// #4697254411347427328
  440574:	fmov	d1, x0
  440578:	fdiv	d0, d0, d1
  44057c:	str	d0, [sp, #40]
  440580:	ldr	d0, [sp, #40]
  440584:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440588:	add	x0, x0, #0xdb0
  44058c:	bl	428f94 <ferror@plt+0x24f84>
  440590:	b	440670 <ferror@plt+0x3c660>
  440594:	ldr	x1, [sp, #24]
  440598:	mov	x0, #0xffffffffff          	// #1099511627775
  44059c:	cmp	x1, x0
  4405a0:	b.gt	4405d0 <ferror@plt+0x3c5c0>
  4405a4:	ldr	d0, [sp, #24]
  4405a8:	scvtf	d0, d0
  4405ac:	mov	x0, #0x41d0000000000000    	// #4742290407621132288
  4405b0:	fmov	d1, x0
  4405b4:	fdiv	d0, d0, d1
  4405b8:	str	d0, [sp, #40]
  4405bc:	ldr	d0, [sp, #40]
  4405c0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4405c4:	add	x0, x0, #0xdb8
  4405c8:	bl	428f94 <ferror@plt+0x24f84>
  4405cc:	b	440670 <ferror@plt+0x3c660>
  4405d0:	ldr	x1, [sp, #24]
  4405d4:	mov	x0, #0x3ffffffffffff       	// #1125899906842623
  4405d8:	cmp	x1, x0
  4405dc:	b.gt	44060c <ferror@plt+0x3c5fc>
  4405e0:	ldr	d0, [sp, #24]
  4405e4:	scvtf	d0, d0
  4405e8:	mov	x0, #0x4270000000000000    	// #4787326403894837248
  4405ec:	fmov	d1, x0
  4405f0:	fdiv	d0, d0, d1
  4405f4:	str	d0, [sp, #40]
  4405f8:	ldr	d0, [sp, #40]
  4405fc:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440600:	add	x0, x0, #0xdc0
  440604:	bl	428f94 <ferror@plt+0x24f84>
  440608:	b	440670 <ferror@plt+0x3c660>
  44060c:	ldr	x1, [sp, #24]
  440610:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  440614:	cmp	x1, x0
  440618:	b.gt	440648 <ferror@plt+0x3c638>
  44061c:	ldr	d0, [sp, #24]
  440620:	scvtf	d0, d0
  440624:	mov	x0, #0x4310000000000000    	// #4832362400168542208
  440628:	fmov	d1, x0
  44062c:	fdiv	d0, d0, d1
  440630:	str	d0, [sp, #40]
  440634:	ldr	d0, [sp, #40]
  440638:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  44063c:	add	x0, x0, #0xdc8
  440640:	bl	428f94 <ferror@plt+0x24f84>
  440644:	b	440670 <ferror@plt+0x3c660>
  440648:	ldr	d0, [sp, #24]
  44064c:	scvtf	d0, d0
  440650:	mov	x0, #0x43b0000000000000    	// #4877398396442247168
  440654:	fmov	d1, x0
  440658:	fdiv	d0, d0, d1
  44065c:	str	d0, [sp, #40]
  440660:	ldr	d0, [sp, #40]
  440664:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440668:	add	x0, x0, #0xdd0
  44066c:	bl	428f94 <ferror@plt+0x24f84>
  440670:	ldp	x29, x30, [sp], #48
  440674:	ret
  440678:	stp	x29, x30, [sp, #-48]!
  44067c:	mov	x29, sp
  440680:	dmb	ish
  440684:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  440688:	add	x0, x0, #0x0
  44068c:	ldr	x0, [x0]
  440690:	cmp	x0, #0x0
  440694:	b.ne	4406b4 <ferror@plt+0x3c6a4>  // b.any
  440698:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  44069c:	add	x0, x0, #0x0
  4406a0:	bl	433e3c <ferror@plt+0x2fe2c>
  4406a4:	cmp	w0, #0x0
  4406a8:	b.eq	4406b4 <ferror@plt+0x3c6a4>  // b.none
  4406ac:	mov	w0, #0x1                   	// #1
  4406b0:	b	4406b8 <ferror@plt+0x3c6a8>
  4406b4:	mov	w0, #0x0                   	// #0
  4406b8:	cmp	w0, #0x0
  4406bc:	b.eq	440788 <ferror@plt+0x3c778>  // b.none
  4406c0:	add	x2, sp, #0x24
  4406c4:	add	x1, sp, #0x28
  4406c8:	add	x0, sp, #0x2c
  4406cc:	bl	4035e0 <getresuid@plt>
  4406d0:	cmp	w0, #0x0
  4406d4:	b.ne	4406f0 <ferror@plt+0x3c6e0>  // b.any
  4406d8:	add	x2, sp, #0x18
  4406dc:	add	x1, sp, #0x1c
  4406e0:	add	x0, sp, #0x20
  4406e4:	bl	403dd0 <getresgid@plt>
  4406e8:	cmp	w0, #0x0
  4406ec:	b.eq	440720 <ferror@plt+0x3c710>  // b.none
  4406f0:	bl	403650 <getuid@plt>
  4406f4:	str	w0, [sp, #44]
  4406f8:	ldr	w0, [sp, #44]
  4406fc:	str	w0, [sp, #36]
  440700:	bl	403c10 <getgid@plt>
  440704:	str	w0, [sp, #32]
  440708:	ldr	w0, [sp, #32]
  44070c:	str	w0, [sp, #24]
  440710:	bl	4035b0 <geteuid@plt>
  440714:	str	w0, [sp, #40]
  440718:	bl	403590 <getegid@plt>
  44071c:	str	w0, [sp, #28]
  440720:	ldr	w1, [sp, #44]
  440724:	ldr	w0, [sp, #40]
  440728:	cmp	w1, w0
  44072c:	b.ne	440760 <ferror@plt+0x3c750>  // b.any
  440730:	ldr	w1, [sp, #44]
  440734:	ldr	w0, [sp, #36]
  440738:	cmp	w1, w0
  44073c:	b.ne	440760 <ferror@plt+0x3c750>  // b.any
  440740:	ldr	w1, [sp, #32]
  440744:	ldr	w0, [sp, #28]
  440748:	cmp	w1, w0
  44074c:	b.ne	440760 <ferror@plt+0x3c750>  // b.any
  440750:	ldr	w1, [sp, #32]
  440754:	ldr	w0, [sp, #24]
  440758:	cmp	w1, w0
  44075c:	b.eq	440768 <ferror@plt+0x3c758>  // b.none
  440760:	mov	w0, #0x1                   	// #1
  440764:	b	44076c <ferror@plt+0x3c75c>
  440768:	mov	w0, #0x0                   	// #0
  44076c:	adrp	x1, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  440770:	add	x1, x1, #0x8
  440774:	str	w0, [x1]
  440778:	mov	x1, #0x1                   	// #1
  44077c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  440780:	add	x0, x0, #0x0
  440784:	bl	433f08 <ferror@plt+0x2fef8>
  440788:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  44078c:	add	x0, x0, #0x8
  440790:	ldr	w0, [x0]
  440794:	ldp	x29, x30, [sp], #48
  440798:	ret
  44079c:	stp	x29, x30, [sp, #-32]!
  4407a0:	mov	x29, sp
  4407a4:	str	xzr, [sp, #16]
  4407a8:	mov	x0, #0x8                   	// #8
  4407ac:	bl	426124 <ferror@plt+0x22114>
  4407b0:	str	x0, [sp, #24]
  4407b4:	mov	w1, #0x800                 	// #2048
  4407b8:	movk	w1, #0x8, lsl #16
  4407bc:	mov	w0, #0x0                   	// #0
  4407c0:	bl	403ab0 <eventfd@plt>
  4407c4:	mov	w1, w0
  4407c8:	ldr	x0, [sp, #24]
  4407cc:	str	w1, [x0]
  4407d0:	ldr	x0, [sp, #24]
  4407d4:	ldr	w0, [x0]
  4407d8:	cmn	w0, #0x1
  4407dc:	b.eq	4407f4 <ferror@plt+0x3c7e4>  // b.none
  4407e0:	ldr	x0, [sp, #24]
  4407e4:	mov	w1, #0xffffffff            	// #-1
  4407e8:	str	w1, [x0, #4]
  4407ec:	ldr	x0, [sp, #24]
  4407f0:	b	4408a4 <ferror@plt+0x3c894>
  4407f4:	ldr	x0, [sp, #24]
  4407f8:	add	x1, sp, #0x10
  4407fc:	mov	x2, x1
  440800:	mov	w1, #0x1                   	// #1
  440804:	bl	44109c <ferror@plt+0x3d08c>
  440808:	cmp	w0, #0x0
  44080c:	b.ne	440838 <ferror@plt+0x3c828>  // b.any
  440810:	ldr	x0, [sp, #16]
  440814:	ldr	x0, [x0, #8]
  440818:	mov	x3, x0
  44081c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440820:	add	x2, x0, #0xe70
  440824:	mov	w1, #0x4                   	// #4
  440828:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  44082c:	add	x0, x0, #0xe90
  440830:	bl	41a980 <ferror@plt+0x16970>
  440834:	b	440834 <ferror@plt+0x3c824>
  440838:	ldr	x0, [sp, #24]
  44083c:	ldr	w0, [x0]
  440840:	add	x1, sp, #0x10
  440844:	mov	x2, x1
  440848:	mov	w1, #0x1                   	// #1
  44084c:	bl	44126c <ferror@plt+0x3d25c>
  440850:	cmp	w0, #0x0
  440854:	b.eq	440878 <ferror@plt+0x3c868>  // b.none
  440858:	ldr	x0, [sp, #24]
  44085c:	ldr	w0, [x0, #4]
  440860:	add	x1, sp, #0x10
  440864:	mov	x2, x1
  440868:	mov	w1, #0x1                   	// #1
  44086c:	bl	44126c <ferror@plt+0x3d25c>
  440870:	cmp	w0, #0x0
  440874:	b.ne	4408a0 <ferror@plt+0x3c890>  // b.any
  440878:	ldr	x0, [sp, #16]
  44087c:	ldr	x0, [x0, #8]
  440880:	mov	x3, x0
  440884:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440888:	add	x2, x0, #0xe98
  44088c:	mov	w1, #0x4                   	// #4
  440890:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440894:	add	x0, x0, #0xe90
  440898:	bl	41a980 <ferror@plt+0x16970>
  44089c:	b	44089c <ferror@plt+0x3c88c>
  4408a0:	ldr	x0, [sp, #24]
  4408a4:	ldp	x29, x30, [sp], #32
  4408a8:	ret
  4408ac:	sub	sp, sp, #0x10
  4408b0:	str	x0, [sp, #8]
  4408b4:	str	x1, [sp]
  4408b8:	ldr	x0, [sp, #8]
  4408bc:	ldr	w1, [x0]
  4408c0:	ldr	x0, [sp]
  4408c4:	str	w1, [x0]
  4408c8:	ldr	x0, [sp]
  4408cc:	mov	w1, #0x1                   	// #1
  4408d0:	strh	w1, [x0, #4]
  4408d4:	nop
  4408d8:	add	sp, sp, #0x10
  4408dc:	ret
  4408e0:	stp	x29, x30, [sp, #-48]!
  4408e4:	mov	x29, sp
  4408e8:	str	x0, [sp, #24]
  4408ec:	nop
  4408f0:	ldr	x0, [sp, #24]
  4408f4:	ldr	w0, [x0]
  4408f8:	add	x1, sp, #0x20
  4408fc:	mov	x2, #0x10                  	// #16
  440900:	bl	403db0 <read@plt>
  440904:	cmp	x0, #0x10
  440908:	b.eq	4408f0 <ferror@plt+0x3c8e0>  // b.none
  44090c:	nop
  440910:	nop
  440914:	ldp	x29, x30, [sp], #48
  440918:	ret
  44091c:	stp	x29, x30, [sp, #-48]!
  440920:	mov	x29, sp
  440924:	str	x0, [sp, #24]
  440928:	mov	x0, #0x1                   	// #1
  44092c:	str	x0, [sp, #32]
  440930:	ldr	x0, [sp, #24]
  440934:	ldr	w0, [x0, #4]
  440938:	cmn	w0, #0x1
  44093c:	b.ne	440978 <ferror@plt+0x3c968>  // b.any
  440940:	ldr	x0, [sp, #24]
  440944:	ldr	w0, [x0]
  440948:	add	x1, sp, #0x20
  44094c:	mov	x2, #0x8                   	// #8
  440950:	bl	403a80 <write@plt>
  440954:	str	w0, [sp, #44]
  440958:	ldr	w0, [sp, #44]
  44095c:	cmn	w0, #0x1
  440960:	b.ne	4409ac <ferror@plt+0x3c99c>  // b.any
  440964:	bl	403ef0 <__errno_location@plt>
  440968:	ldr	w0, [x0]
  44096c:	cmp	w0, #0x4
  440970:	b.eq	440940 <ferror@plt+0x3c930>  // b.none
  440974:	b	4409ac <ferror@plt+0x3c99c>
  440978:	ldr	x0, [sp, #24]
  44097c:	ldr	w0, [x0, #4]
  440980:	add	x1, sp, #0x20
  440984:	mov	x2, #0x1                   	// #1
  440988:	bl	403a80 <write@plt>
  44098c:	str	w0, [sp, #44]
  440990:	ldr	w0, [sp, #44]
  440994:	cmn	w0, #0x1
  440998:	b.ne	4409ac <ferror@plt+0x3c99c>  // b.any
  44099c:	bl	403ef0 <__errno_location@plt>
  4409a0:	ldr	w0, [x0]
  4409a4:	cmp	w0, #0x4
  4409a8:	b.eq	440978 <ferror@plt+0x3c968>  // b.none
  4409ac:	nop
  4409b0:	ldp	x29, x30, [sp], #48
  4409b4:	ret
  4409b8:	stp	x29, x30, [sp, #-32]!
  4409bc:	mov	x29, sp
  4409c0:	str	x0, [sp, #24]
  4409c4:	ldr	x0, [sp, #24]
  4409c8:	ldr	w0, [x0]
  4409cc:	bl	403a20 <close@plt>
  4409d0:	ldr	x0, [sp, #24]
  4409d4:	ldr	w0, [x0, #4]
  4409d8:	cmn	w0, #0x1
  4409dc:	b.eq	4409ec <ferror@plt+0x3c9dc>  // b.none
  4409e0:	ldr	x0, [sp, #24]
  4409e4:	ldr	w0, [x0, #4]
  4409e8:	bl	403a20 <close@plt>
  4409ec:	ldr	x1, [sp, #24]
  4409f0:	mov	x0, #0x8                   	// #8
  4409f4:	bl	4262b4 <ferror@plt+0x222a4>
  4409f8:	nop
  4409fc:	ldp	x29, x30, [sp], #32
  440a00:	ret
  440a04:	stp	x29, x30, [sp, #-304]!
  440a08:	mov	x29, sp
  440a0c:	str	x0, [sp, #56]
  440a10:	str	x1, [sp, #248]
  440a14:	str	x2, [sp, #256]
  440a18:	str	x3, [sp, #264]
  440a1c:	str	x4, [sp, #272]
  440a20:	str	x5, [sp, #280]
  440a24:	str	x6, [sp, #288]
  440a28:	str	x7, [sp, #296]
  440a2c:	str	q0, [sp, #112]
  440a30:	str	q1, [sp, #128]
  440a34:	str	q2, [sp, #144]
  440a38:	str	q3, [sp, #160]
  440a3c:	str	q4, [sp, #176]
  440a40:	str	q5, [sp, #192]
  440a44:	str	q6, [sp, #208]
  440a48:	str	q7, [sp, #224]
  440a4c:	add	x0, sp, #0x130
  440a50:	str	x0, [sp, #72]
  440a54:	add	x0, sp, #0x130
  440a58:	str	x0, [sp, #80]
  440a5c:	add	x0, sp, #0xf0
  440a60:	str	x0, [sp, #88]
  440a64:	mov	w0, #0xffffffc8            	// #-56
  440a68:	str	w0, [sp, #96]
  440a6c:	mov	w0, #0xffffff80            	// #-128
  440a70:	str	w0, [sp, #100]
  440a74:	add	x2, sp, #0x10
  440a78:	add	x3, sp, #0x48
  440a7c:	ldp	x0, x1, [x3]
  440a80:	stp	x0, x1, [x2]
  440a84:	ldp	x0, x1, [x3, #16]
  440a88:	stp	x0, x1, [x2, #16]
  440a8c:	add	x0, sp, #0x10
  440a90:	mov	x1, x0
  440a94:	ldr	x0, [sp, #56]
  440a98:	bl	440cb4 <ferror@plt+0x3cca4>
  440a9c:	str	w0, [sp, #108]
  440aa0:	ldr	w0, [sp, #108]
  440aa4:	ldp	x29, x30, [sp], #304
  440aa8:	ret
  440aac:	stp	x29, x30, [sp, #-288]!
  440ab0:	mov	x29, sp
  440ab4:	str	x0, [sp, #56]
  440ab8:	str	x1, [sp, #48]
  440abc:	str	x2, [sp, #240]
  440ac0:	str	x3, [sp, #248]
  440ac4:	str	x4, [sp, #256]
  440ac8:	str	x5, [sp, #264]
  440acc:	str	x6, [sp, #272]
  440ad0:	str	x7, [sp, #280]
  440ad4:	str	q0, [sp, #112]
  440ad8:	str	q1, [sp, #128]
  440adc:	str	q2, [sp, #144]
  440ae0:	str	q3, [sp, #160]
  440ae4:	str	q4, [sp, #176]
  440ae8:	str	q5, [sp, #192]
  440aec:	str	q6, [sp, #208]
  440af0:	str	q7, [sp, #224]
  440af4:	add	x0, sp, #0x120
  440af8:	str	x0, [sp, #72]
  440afc:	add	x0, sp, #0x120
  440b00:	str	x0, [sp, #80]
  440b04:	add	x0, sp, #0xf0
  440b08:	str	x0, [sp, #88]
  440b0c:	mov	w0, #0xffffffd0            	// #-48
  440b10:	str	w0, [sp, #96]
  440b14:	mov	w0, #0xffffff80            	// #-128
  440b18:	str	w0, [sp, #100]
  440b1c:	add	x2, sp, #0x10
  440b20:	add	x3, sp, #0x48
  440b24:	ldp	x0, x1, [x3]
  440b28:	stp	x0, x1, [x2]
  440b2c:	ldp	x0, x1, [x3, #16]
  440b30:	stp	x0, x1, [x2, #16]
  440b34:	add	x0, sp, #0x10
  440b38:	mov	x2, x0
  440b3c:	ldr	x1, [sp, #48]
  440b40:	ldr	x0, [sp, #56]
  440b44:	bl	440d2c <ferror@plt+0x3cd1c>
  440b48:	str	w0, [sp, #108]
  440b4c:	ldr	w0, [sp, #108]
  440b50:	ldp	x29, x30, [sp], #288
  440b54:	ret
  440b58:	stp	x29, x30, [sp, #-288]!
  440b5c:	mov	x29, sp
  440b60:	str	x0, [sp, #56]
  440b64:	str	x1, [sp, #48]
  440b68:	str	x2, [sp, #240]
  440b6c:	str	x3, [sp, #248]
  440b70:	str	x4, [sp, #256]
  440b74:	str	x5, [sp, #264]
  440b78:	str	x6, [sp, #272]
  440b7c:	str	x7, [sp, #280]
  440b80:	str	q0, [sp, #112]
  440b84:	str	q1, [sp, #128]
  440b88:	str	q2, [sp, #144]
  440b8c:	str	q3, [sp, #160]
  440b90:	str	q4, [sp, #176]
  440b94:	str	q5, [sp, #192]
  440b98:	str	q6, [sp, #208]
  440b9c:	str	q7, [sp, #224]
  440ba0:	add	x0, sp, #0x120
  440ba4:	str	x0, [sp, #72]
  440ba8:	add	x0, sp, #0x120
  440bac:	str	x0, [sp, #80]
  440bb0:	add	x0, sp, #0xf0
  440bb4:	str	x0, [sp, #88]
  440bb8:	mov	w0, #0xffffffd0            	// #-48
  440bbc:	str	w0, [sp, #96]
  440bc0:	mov	w0, #0xffffff80            	// #-128
  440bc4:	str	w0, [sp, #100]
  440bc8:	add	x2, sp, #0x10
  440bcc:	add	x3, sp, #0x48
  440bd0:	ldp	x0, x1, [x3]
  440bd4:	stp	x0, x1, [x2]
  440bd8:	ldp	x0, x1, [x3, #16]
  440bdc:	stp	x0, x1, [x2, #16]
  440be0:	add	x0, sp, #0x10
  440be4:	mov	x2, x0
  440be8:	ldr	x1, [sp, #48]
  440bec:	ldr	x0, [sp, #56]
  440bf0:	bl	440dac <ferror@plt+0x3cd9c>
  440bf4:	str	w0, [sp, #108]
  440bf8:	ldr	w0, [sp, #108]
  440bfc:	ldp	x29, x30, [sp], #288
  440c00:	ret
  440c04:	stp	x29, x30, [sp, #-304]!
  440c08:	mov	x29, sp
  440c0c:	str	x0, [sp, #72]
  440c10:	str	x1, [sp, #64]
  440c14:	str	x2, [sp, #56]
  440c18:	str	x3, [sp, #264]
  440c1c:	str	x4, [sp, #272]
  440c20:	str	x5, [sp, #280]
  440c24:	str	x6, [sp, #288]
  440c28:	str	x7, [sp, #296]
  440c2c:	str	q0, [sp, #128]
  440c30:	str	q1, [sp, #144]
  440c34:	str	q2, [sp, #160]
  440c38:	str	q3, [sp, #176]
  440c3c:	str	q4, [sp, #192]
  440c40:	str	q5, [sp, #208]
  440c44:	str	q6, [sp, #224]
  440c48:	str	q7, [sp, #240]
  440c4c:	add	x0, sp, #0x130
  440c50:	str	x0, [sp, #88]
  440c54:	add	x0, sp, #0x130
  440c58:	str	x0, [sp, #96]
  440c5c:	add	x0, sp, #0x100
  440c60:	str	x0, [sp, #104]
  440c64:	mov	w0, #0xffffffd8            	// #-40
  440c68:	str	w0, [sp, #112]
  440c6c:	mov	w0, #0xffffff80            	// #-128
  440c70:	str	w0, [sp, #116]
  440c74:	add	x2, sp, #0x10
  440c78:	add	x3, sp, #0x58
  440c7c:	ldp	x0, x1, [x3]
  440c80:	stp	x0, x1, [x2]
  440c84:	ldp	x0, x1, [x3, #16]
  440c88:	stp	x0, x1, [x2, #16]
  440c8c:	add	x0, sp, #0x10
  440c90:	mov	x3, x0
  440c94:	ldr	x2, [sp, #56]
  440c98:	ldr	x1, [sp, #64]
  440c9c:	ldr	x0, [sp, #72]
  440ca0:	bl	440e5c <ferror@plt+0x3ce4c>
  440ca4:	str	w0, [sp, #124]
  440ca8:	ldr	w0, [sp, #124]
  440cac:	ldp	x29, x30, [sp], #304
  440cb0:	ret
  440cb4:	stp	x29, x30, [sp, #-80]!
  440cb8:	mov	x29, sp
  440cbc:	str	x19, [sp, #16]
  440cc0:	str	x0, [sp, #72]
  440cc4:	mov	x19, x1
  440cc8:	ldr	x0, [sp, #72]
  440ccc:	cmp	x0, #0x0
  440cd0:	b.ne	440cf8 <ferror@plt+0x3cce8>  // b.any
  440cd4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440cd8:	add	x2, x0, #0xec0
  440cdc:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440ce0:	add	x1, x0, #0xf08
  440ce4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440ce8:	add	x0, x0, #0xed0
  440cec:	bl	41aa2c <ferror@plt+0x16a1c>
  440cf0:	mov	w0, #0xffffffff            	// #-1
  440cf4:	b	440d20 <ferror@plt+0x3cd10>
  440cf8:	add	x2, sp, #0x20
  440cfc:	mov	x3, x19
  440d00:	ldp	x0, x1, [x3]
  440d04:	stp	x0, x1, [x2]
  440d08:	ldp	x0, x1, [x3, #16]
  440d0c:	stp	x0, x1, [x2, #16]
  440d10:	add	x0, sp, #0x20
  440d14:	mov	x1, x0
  440d18:	ldr	x0, [sp, #72]
  440d1c:	bl	403e20 <vprintf@plt>
  440d20:	ldr	x19, [sp, #16]
  440d24:	ldp	x29, x30, [sp], #80
  440d28:	ret
  440d2c:	stp	x29, x30, [sp, #-80]!
  440d30:	mov	x29, sp
  440d34:	str	x19, [sp, #16]
  440d38:	str	x0, [sp, #72]
  440d3c:	str	x1, [sp, #64]
  440d40:	mov	x19, x2
  440d44:	ldr	x0, [sp, #64]
  440d48:	cmp	x0, #0x0
  440d4c:	b.ne	440d74 <ferror@plt+0x3cd64>  // b.any
  440d50:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440d54:	add	x2, x0, #0xec0
  440d58:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440d5c:	add	x1, x0, #0xf18
  440d60:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440d64:	add	x0, x0, #0xed0
  440d68:	bl	41aa2c <ferror@plt+0x16a1c>
  440d6c:	mov	w0, #0xffffffff            	// #-1
  440d70:	b	440da0 <ferror@plt+0x3cd90>
  440d74:	add	x2, sp, #0x20
  440d78:	mov	x3, x19
  440d7c:	ldp	x0, x1, [x3]
  440d80:	stp	x0, x1, [x2]
  440d84:	ldp	x0, x1, [x3, #16]
  440d88:	stp	x0, x1, [x2, #16]
  440d8c:	add	x0, sp, #0x20
  440d90:	mov	x2, x0
  440d94:	ldr	x1, [sp, #64]
  440d98:	ldr	x0, [sp, #72]
  440d9c:	bl	403ec0 <vfprintf@plt>
  440da0:	ldr	x19, [sp, #16]
  440da4:	ldp	x29, x30, [sp], #80
  440da8:	ret
  440dac:	stp	x29, x30, [sp, #-80]!
  440db0:	mov	x29, sp
  440db4:	str	x19, [sp, #16]
  440db8:	str	x0, [sp, #72]
  440dbc:	str	x1, [sp, #64]
  440dc0:	mov	x19, x2
  440dc4:	ldr	x0, [sp, #72]
  440dc8:	cmp	x0, #0x0
  440dcc:	b.ne	440df4 <ferror@plt+0x3cde4>  // b.any
  440dd0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440dd4:	add	x2, x0, #0xed8
  440dd8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440ddc:	add	x1, x0, #0xf28
  440de0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440de4:	add	x0, x0, #0xed0
  440de8:	bl	41aa2c <ferror@plt+0x16a1c>
  440dec:	mov	w0, #0xffffffff            	// #-1
  440df0:	b	440e50 <ferror@plt+0x3ce40>
  440df4:	ldr	x0, [sp, #64]
  440df8:	cmp	x0, #0x0
  440dfc:	b.ne	440e24 <ferror@plt+0x3ce14>  // b.any
  440e00:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440e04:	add	x2, x0, #0xec0
  440e08:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440e0c:	add	x1, x0, #0xf28
  440e10:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440e14:	add	x0, x0, #0xed0
  440e18:	bl	41aa2c <ferror@plt+0x16a1c>
  440e1c:	mov	w0, #0xffffffff            	// #-1
  440e20:	b	440e50 <ferror@plt+0x3ce40>
  440e24:	add	x2, sp, #0x20
  440e28:	mov	x3, x19
  440e2c:	ldp	x0, x1, [x3]
  440e30:	stp	x0, x1, [x2]
  440e34:	ldp	x0, x1, [x3, #16]
  440e38:	stp	x0, x1, [x2, #16]
  440e3c:	add	x0, sp, #0x20
  440e40:	mov	x2, x0
  440e44:	ldr	x1, [sp, #64]
  440e48:	ldr	x0, [sp, #72]
  440e4c:	bl	403d90 <vsprintf@plt>
  440e50:	ldr	x19, [sp, #16]
  440e54:	ldp	x29, x30, [sp], #80
  440e58:	ret
  440e5c:	stp	x29, x30, [sp, #-96]!
  440e60:	mov	x29, sp
  440e64:	str	x19, [sp, #16]
  440e68:	str	x0, [sp, #88]
  440e6c:	str	x1, [sp, #80]
  440e70:	str	x2, [sp, #72]
  440e74:	mov	x19, x3
  440e78:	ldr	x0, [sp, #80]
  440e7c:	cmp	x0, #0x0
  440e80:	b.eq	440eb4 <ferror@plt+0x3cea4>  // b.none
  440e84:	ldr	x0, [sp, #88]
  440e88:	cmp	x0, #0x0
  440e8c:	b.ne	440eb4 <ferror@plt+0x3cea4>  // b.any
  440e90:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440e94:	add	x2, x0, #0xee8
  440e98:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440e9c:	add	x1, x0, #0xf38
  440ea0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440ea4:	add	x0, x0, #0xed0
  440ea8:	bl	41aa2c <ferror@plt+0x16a1c>
  440eac:	mov	w0, #0xffffffff            	// #-1
  440eb0:	b	440f14 <ferror@plt+0x3cf04>
  440eb4:	ldr	x0, [sp, #72]
  440eb8:	cmp	x0, #0x0
  440ebc:	b.ne	440ee4 <ferror@plt+0x3ced4>  // b.any
  440ec0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440ec4:	add	x2, x0, #0xec0
  440ec8:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440ecc:	add	x1, x0, #0xf38
  440ed0:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440ed4:	add	x0, x0, #0xed0
  440ed8:	bl	41aa2c <ferror@plt+0x16a1c>
  440edc:	mov	w0, #0xffffffff            	// #-1
  440ee0:	b	440f14 <ferror@plt+0x3cf04>
  440ee4:	add	x2, sp, #0x20
  440ee8:	mov	x3, x19
  440eec:	ldp	x0, x1, [x3]
  440ef0:	stp	x0, x1, [x2]
  440ef4:	ldp	x0, x1, [x3, #16]
  440ef8:	stp	x0, x1, [x2, #16]
  440efc:	add	x0, sp, #0x20
  440f00:	mov	x3, x0
  440f04:	ldr	x2, [sp, #72]
  440f08:	ldr	x1, [sp, #80]
  440f0c:	ldr	x0, [sp, #88]
  440f10:	bl	403e60 <vsnprintf@plt>
  440f14:	ldr	x19, [sp, #16]
  440f18:	ldp	x29, x30, [sp], #96
  440f1c:	ret
  440f20:	stp	x29, x30, [sp, #-96]!
  440f24:	mov	x29, sp
  440f28:	str	x19, [sp, #16]
  440f2c:	str	x0, [sp, #72]
  440f30:	str	x1, [sp, #64]
  440f34:	mov	x19, x2
  440f38:	ldr	x0, [sp, #72]
  440f3c:	cmp	x0, #0x0
  440f40:	b.ne	440f68 <ferror@plt+0x3cf58>  // b.any
  440f44:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440f48:	add	x2, x0, #0xed8
  440f4c:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440f50:	add	x1, x0, #0xf48
  440f54:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  440f58:	add	x0, x0, #0xed0
  440f5c:	bl	41aa2c <ferror@plt+0x16a1c>
  440f60:	mov	w0, #0xffffffff            	// #-1
  440f64:	b	440fec <ferror@plt+0x3cfdc>
  440f68:	add	x2, sp, #0x20
  440f6c:	mov	x3, x19
  440f70:	ldp	x0, x1, [x3]
  440f74:	stp	x0, x1, [x2]
  440f78:	ldp	x0, x1, [x3, #16]
  440f7c:	stp	x0, x1, [x2, #16]
  440f80:	add	x0, sp, #0x20
  440f84:	mov	x2, x0
  440f88:	ldr	x1, [sp, #64]
  440f8c:	ldr	x0, [sp, #72]
  440f90:	bl	403c70 <vasprintf@plt>
  440f94:	str	w0, [sp, #92]
  440f98:	ldr	w0, [sp, #92]
  440f9c:	cmp	w0, #0x0
  440fa0:	b.ge	440fb0 <ferror@plt+0x3cfa0>  // b.tcont
  440fa4:	ldr	x0, [sp, #72]
  440fa8:	str	xzr, [x0]
  440fac:	b	440fe8 <ferror@plt+0x3cfd8>
  440fb0:	bl	418ad4 <ferror@plt+0x14ac4>
  440fb4:	cmp	w0, #0x0
  440fb8:	b.ne	440fe8 <ferror@plt+0x3cfd8>  // b.any
  440fbc:	ldr	x0, [sp, #72]
  440fc0:	ldr	x0, [x0]
  440fc4:	ldrsw	x1, [sp, #92]
  440fc8:	bl	428e04 <ferror@plt+0x24df4>
  440fcc:	str	x0, [sp, #80]
  440fd0:	ldr	x0, [sp, #72]
  440fd4:	ldr	x0, [x0]
  440fd8:	bl	403bf0 <free@plt>
  440fdc:	ldr	x0, [sp, #72]
  440fe0:	ldr	x1, [sp, #80]
  440fe4:	str	x1, [x0]
  440fe8:	ldr	w0, [sp, #92]
  440fec:	ldr	x19, [sp, #16]
  440ff0:	ldp	x29, x30, [sp], #96
  440ff4:	ret
  440ff8:	stp	x29, x30, [sp, #-16]!
  440ffc:	mov	x29, sp
  441000:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  441004:	add	x0, x0, #0xc
  441008:	ldr	w0, [x0]
  44100c:	cmp	w0, #0x0
  441010:	b.ne	441030 <ferror@plt+0x3d020>  // b.any
  441014:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  441018:	add	x0, x0, #0xf58
  44101c:	bl	42132c <ferror@plt+0x1d31c>
  441020:	mov	w1, w0
  441024:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  441028:	add	x0, x0, #0xc
  44102c:	str	w1, [x0]
  441030:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  441034:	add	x0, x0, #0xc
  441038:	ldr	w0, [x0]
  44103c:	ldp	x29, x30, [sp], #16
  441040:	ret
  441044:	stp	x29, x30, [sp, #-48]!
  441048:	mov	x29, sp
  44104c:	str	x19, [sp, #16]
  441050:	str	x0, [sp, #40]
  441054:	str	w1, [sp, #36]
  441058:	bl	440ff8 <ferror@plt+0x3cfe8>
  44105c:	mov	w19, w0
  441060:	ldr	w0, [sp, #36]
  441064:	bl	42953c <ferror@plt+0x2552c>
  441068:	mov	x3, x0
  44106c:	mov	w2, #0x0                   	// #0
  441070:	mov	w1, w19
  441074:	ldr	x0, [sp, #40]
  441078:	bl	40c0d8 <ferror@plt+0x80c8>
  44107c:	bl	403ef0 <__errno_location@plt>
  441080:	mov	x1, x0
  441084:	ldr	w0, [sp, #36]
  441088:	str	w0, [x1]
  44108c:	mov	w0, #0x0                   	// #0
  441090:	ldr	x19, [sp, #16]
  441094:	ldp	x29, x30, [sp], #48
  441098:	ret
  44109c:	stp	x29, x30, [sp, #-64]!
  4410a0:	mov	x29, sp
  4410a4:	str	x0, [sp, #40]
  4410a8:	str	w1, [sp, #36]
  4410ac:	str	x2, [sp, #24]
  4410b0:	ldr	w0, [sp, #36]
  4410b4:	and	w0, w0, #0x1
  4410b8:	ldr	w1, [sp, #36]
  4410bc:	cmp	w1, w0
  4410c0:	b.eq	4410e8 <ferror@plt+0x3d0d8>  // b.none
  4410c4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4410c8:	add	x2, x0, #0xf70
  4410cc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4410d0:	add	x1, x0, #0x70
  4410d4:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  4410d8:	add	x0, x0, #0xf90
  4410dc:	bl	41aa2c <ferror@plt+0x16a1c>
  4410e0:	mov	w0, #0x0                   	// #0
  4410e4:	b	441264 <ferror@plt+0x3d254>
  4410e8:	str	wzr, [sp, #60]
  4410ec:	ldr	w0, [sp, #36]
  4410f0:	and	w0, w0, #0x1
  4410f4:	cmp	w0, #0x0
  4410f8:	b.eq	441108 <ferror@plt+0x3d0f8>  // b.none
  4410fc:	ldr	w0, [sp, #60]
  441100:	orr	w0, w0, #0x80000
  441104:	str	w0, [sp, #60]
  441108:	ldr	w1, [sp, #60]
  44110c:	ldr	x0, [sp, #40]
  441110:	bl	403b00 <pipe2@plt>
  441114:	str	w0, [sp, #56]
  441118:	ldr	w0, [sp, #56]
  44111c:	cmn	w0, #0x1
  441120:	b.ne	44114c <ferror@plt+0x3d13c>  // b.any
  441124:	bl	403ef0 <__errno_location@plt>
  441128:	ldr	w0, [x0]
  44112c:	cmp	w0, #0x26
  441130:	b.eq	44114c <ferror@plt+0x3d13c>  // b.none
  441134:	bl	403ef0 <__errno_location@plt>
  441138:	ldr	w0, [x0]
  44113c:	mov	w1, w0
  441140:	ldr	x0, [sp, #24]
  441144:	bl	441044 <ferror@plt+0x3d034>
  441148:	b	441264 <ferror@plt+0x3d254>
  44114c:	ldr	w0, [sp, #56]
  441150:	cmp	w0, #0x0
  441154:	b.ne	441160 <ferror@plt+0x3d150>  // b.any
  441158:	mov	w0, #0x1                   	// #1
  44115c:	b	441264 <ferror@plt+0x3d254>
  441160:	ldr	x0, [sp, #40]
  441164:	bl	403660 <pipe@plt>
  441168:	str	w0, [sp, #56]
  44116c:	ldr	w0, [sp, #56]
  441170:	cmn	w0, #0x1
  441174:	b.ne	441190 <ferror@plt+0x3d180>  // b.any
  441178:	bl	403ef0 <__errno_location@plt>
  44117c:	ldr	w0, [x0]
  441180:	mov	w1, w0
  441184:	ldr	x0, [sp, #24]
  441188:	bl	441044 <ferror@plt+0x3d034>
  44118c:	b	441264 <ferror@plt+0x3d254>
  441190:	ldr	w0, [sp, #36]
  441194:	cmp	w0, #0x0
  441198:	b.ne	4411a4 <ferror@plt+0x3d194>  // b.any
  44119c:	mov	w0, #0x1                   	// #1
  4411a0:	b	441264 <ferror@plt+0x3d254>
  4411a4:	ldr	x0, [sp, #40]
  4411a8:	ldr	w0, [x0]
  4411ac:	ldr	w2, [sp, #36]
  4411b0:	mov	w1, #0x2                   	// #2
  4411b4:	bl	403d00 <fcntl@plt>
  4411b8:	str	w0, [sp, #56]
  4411bc:	ldr	w0, [sp, #56]
  4411c0:	cmn	w0, #0x1
  4411c4:	b.ne	441200 <ferror@plt+0x3d1f0>  // b.any
  4411c8:	bl	403ef0 <__errno_location@plt>
  4411cc:	ldr	w0, [x0]
  4411d0:	str	w0, [sp, #48]
  4411d4:	ldr	x0, [sp, #40]
  4411d8:	ldr	w0, [x0]
  4411dc:	bl	403a20 <close@plt>
  4411e0:	ldr	x0, [sp, #40]
  4411e4:	add	x0, x0, #0x4
  4411e8:	ldr	w0, [x0]
  4411ec:	bl	403a20 <close@plt>
  4411f0:	ldr	w1, [sp, #48]
  4411f4:	ldr	x0, [sp, #24]
  4411f8:	bl	441044 <ferror@plt+0x3d034>
  4411fc:	b	441264 <ferror@plt+0x3d254>
  441200:	ldr	x0, [sp, #40]
  441204:	add	x0, x0, #0x4
  441208:	ldr	w0, [x0]
  44120c:	ldr	w2, [sp, #36]
  441210:	mov	w1, #0x2                   	// #2
  441214:	bl	403d00 <fcntl@plt>
  441218:	str	w0, [sp, #56]
  44121c:	ldr	w0, [sp, #56]
  441220:	cmn	w0, #0x1
  441224:	b.ne	441260 <ferror@plt+0x3d250>  // b.any
  441228:	bl	403ef0 <__errno_location@plt>
  44122c:	ldr	w0, [x0]
  441230:	str	w0, [sp, #52]
  441234:	ldr	x0, [sp, #40]
  441238:	ldr	w0, [x0]
  44123c:	bl	403a20 <close@plt>
  441240:	ldr	x0, [sp, #40]
  441244:	add	x0, x0, #0x4
  441248:	ldr	w0, [x0]
  44124c:	bl	403a20 <close@plt>
  441250:	ldr	w1, [sp, #52]
  441254:	ldr	x0, [sp, #24]
  441258:	bl	441044 <ferror@plt+0x3d034>
  44125c:	b	441264 <ferror@plt+0x3d254>
  441260:	mov	w0, #0x1                   	// #1
  441264:	ldp	x29, x30, [sp], #64
  441268:	ret
  44126c:	stp	x29, x30, [sp, #-48]!
  441270:	mov	x29, sp
  441274:	str	w0, [sp, #28]
  441278:	str	w1, [sp, #24]
  44127c:	str	x2, [sp, #16]
  441280:	mov	w1, #0x3                   	// #3
  441284:	ldr	w0, [sp, #28]
  441288:	bl	403d00 <fcntl@plt>
  44128c:	sxtw	x0, w0
  441290:	str	x0, [sp, #40]
  441294:	ldr	x0, [sp, #40]
  441298:	cmn	x0, #0x1
  44129c:	b.ne	4412b8 <ferror@plt+0x3d2a8>  // b.any
  4412a0:	bl	403ef0 <__errno_location@plt>
  4412a4:	ldr	w0, [x0]
  4412a8:	mov	w1, w0
  4412ac:	ldr	x0, [sp, #16]
  4412b0:	bl	441044 <ferror@plt+0x3d034>
  4412b4:	b	441314 <ferror@plt+0x3d304>
  4412b8:	ldr	w0, [sp, #24]
  4412bc:	cmp	w0, #0x0
  4412c0:	b.eq	4412d4 <ferror@plt+0x3d2c4>  // b.none
  4412c4:	ldr	x0, [sp, #40]
  4412c8:	orr	x0, x0, #0x800
  4412cc:	str	x0, [sp, #40]
  4412d0:	b	4412e0 <ferror@plt+0x3d2d0>
  4412d4:	ldr	x0, [sp, #40]
  4412d8:	and	x0, x0, #0xfffffffffffff7ff
  4412dc:	str	x0, [sp, #40]
  4412e0:	ldr	x2, [sp, #40]
  4412e4:	mov	w1, #0x4                   	// #4
  4412e8:	ldr	w0, [sp, #28]
  4412ec:	bl	403d00 <fcntl@plt>
  4412f0:	cmn	w0, #0x1
  4412f4:	b.ne	441310 <ferror@plt+0x3d300>  // b.any
  4412f8:	bl	403ef0 <__errno_location@plt>
  4412fc:	ldr	w0, [x0]
  441300:	mov	w1, w0
  441304:	ldr	x0, [sp, #16]
  441308:	bl	441044 <ferror@plt+0x3d034>
  44130c:	b	441314 <ferror@plt+0x3d304>
  441310:	mov	w0, #0x1                   	// #1
  441314:	ldp	x29, x30, [sp], #48
  441318:	ret
  44131c:	stp	x29, x30, [sp, #-32]!
  441320:	mov	x29, sp
  441324:	str	w0, [sp, #28]
  441328:	ldr	w0, [sp, #28]
  44132c:	cmp	w0, #0x1
  441330:	b.eq	441388 <ferror@plt+0x3d378>  // b.none
  441334:	ldr	w0, [sp, #28]
  441338:	cmp	w0, #0x2
  44133c:	b.eq	441388 <ferror@plt+0x3d378>  // b.none
  441340:	ldr	w0, [sp, #28]
  441344:	cmp	w0, #0xf
  441348:	b.eq	441388 <ferror@plt+0x3d378>  // b.none
  44134c:	ldr	w0, [sp, #28]
  441350:	cmp	w0, #0xa
  441354:	b.eq	441388 <ferror@plt+0x3d378>  // b.none
  441358:	ldr	w0, [sp, #28]
  44135c:	cmp	w0, #0xc
  441360:	b.eq	441388 <ferror@plt+0x3d378>  // b.none
  441364:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  441368:	add	x2, x0, #0xf98
  44136c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441370:	add	x1, x0, #0x88
  441374:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  441378:	add	x0, x0, #0xf90
  44137c:	bl	41aa2c <ferror@plt+0x16a1c>
  441380:	mov	x0, #0x0                   	// #0
  441384:	b	441390 <ferror@plt+0x3d380>
  441388:	ldr	w0, [sp, #28]
  44138c:	bl	417c34 <ferror@plt+0x13c24>
  441390:	ldp	x29, x30, [sp], #32
  441394:	ret
  441398:	stp	x29, x30, [sp, #-64]!
  44139c:	mov	x29, sp
  4413a0:	str	w0, [sp, #44]
  4413a4:	str	w1, [sp, #40]
  4413a8:	str	x2, [sp, #32]
  4413ac:	str	x3, [sp, #24]
  4413b0:	str	x4, [sp, #16]
  4413b4:	ldr	w0, [sp, #40]
  4413b8:	bl	44131c <ferror@plt+0x3d30c>
  4413bc:	str	x0, [sp, #56]
  4413c0:	ldr	w0, [sp, #44]
  4413c4:	cmp	w0, #0x0
  4413c8:	b.eq	4413d8 <ferror@plt+0x3d3c8>  // b.none
  4413cc:	ldr	w1, [sp, #44]
  4413d0:	ldr	x0, [sp, #56]
  4413d4:	bl	413f2c <ferror@plt+0xff1c>
  4413d8:	ldr	x3, [sp, #16]
  4413dc:	ldr	x2, [sp, #24]
  4413e0:	ldr	x1, [sp, #32]
  4413e4:	ldr	x0, [sp, #56]
  4413e8:	bl	413be4 <ferror@plt+0xfbd4>
  4413ec:	mov	x1, #0x0                   	// #0
  4413f0:	ldr	x0, [sp, #56]
  4413f4:	bl	413000 <ferror@plt+0xeff0>
  4413f8:	str	w0, [sp, #52]
  4413fc:	ldr	x0, [sp, #56]
  441400:	bl	414628 <ferror@plt+0x10618>
  441404:	ldr	w0, [sp, #52]
  441408:	ldp	x29, x30, [sp], #64
  44140c:	ret
  441410:	stp	x29, x30, [sp, #-48]!
  441414:	mov	x29, sp
  441418:	str	w0, [sp, #44]
  44141c:	str	x1, [sp, #32]
  441420:	str	x2, [sp, #24]
  441424:	mov	x4, #0x0                   	// #0
  441428:	ldr	x3, [sp, #24]
  44142c:	ldr	x2, [sp, #32]
  441430:	ldr	w1, [sp, #44]
  441434:	mov	w0, #0x0                   	// #0
  441438:	bl	441398 <ferror@plt+0x3d388>
  44143c:	ldp	x29, x30, [sp], #48
  441440:	ret
  441444:	stp	x29, x30, [sp, #-80]!
  441448:	mov	x29, sp
  44144c:	str	x19, [sp, #16]
  441450:	str	x0, [sp, #56]
  441454:	str	x1, [sp, #48]
  441458:	str	x2, [sp, #40]
  44145c:	ldr	x0, [sp, #56]
  441460:	str	x0, [sp, #72]
  441464:	ldr	x0, [sp, #48]
  441468:	str	x0, [sp, #64]
  44146c:	ldr	x0, [sp, #48]
  441470:	cmp	x0, #0x0
  441474:	b.ne	441498 <ferror@plt+0x3d488>  // b.any
  441478:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44147c:	add	x2, x0, #0x0
  441480:	mov	w1, #0x10                  	// #16
  441484:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  441488:	add	x0, x0, #0xf90
  44148c:	bl	41a980 <ferror@plt+0x16970>
  441490:	mov	w0, #0x0                   	// #0
  441494:	b	4414c8 <ferror@plt+0x3d4b8>
  441498:	ldr	x0, [sp, #72]
  44149c:	ldr	w19, [x0, #96]
  4414a0:	ldr	x0, [sp, #72]
  4414a4:	ldr	x0, [x0, #104]
  4414a8:	mov	x1, x0
  4414ac:	ldr	x0, [sp, #56]
  4414b0:	bl	414d88 <ferror@plt+0x10d78>
  4414b4:	ldr	x3, [sp, #64]
  4414b8:	ldr	x2, [sp, #40]
  4414bc:	mov	w1, w0
  4414c0:	mov	w0, w19
  4414c4:	blr	x3
  4414c8:	ldr	x19, [sp, #16]
  4414cc:	ldp	x29, x30, [sp], #80
  4414d0:	ret
  4414d4:	stp	x29, x30, [sp, #-48]!
  4414d8:	mov	x29, sp
  4414dc:	str	w0, [sp, #28]
  4414e0:	str	w1, [sp, #24]
  4414e4:	mov	w1, #0x70                  	// #112
  4414e8:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4414ec:	add	x0, x0, #0x830
  4414f0:	bl	412684 <ferror@plt+0xe674>
  4414f4:	str	x0, [sp, #40]
  4414f8:	ldr	x0, [sp, #40]
  4414fc:	str	x0, [sp, #32]
  441500:	ldr	x0, [sp, #32]
  441504:	ldr	w1, [sp, #28]
  441508:	str	w1, [x0, #96]
  44150c:	ldr	w2, [sp, #24]
  441510:	ldr	w1, [sp, #28]
  441514:	ldr	x0, [sp, #40]
  441518:	bl	414a74 <ferror@plt+0x10a64>
  44151c:	mov	x1, x0
  441520:	ldr	x0, [sp, #32]
  441524:	str	x1, [x0, #104]
  441528:	ldr	x0, [sp, #40]
  44152c:	ldp	x29, x30, [sp], #48
  441530:	ret
  441534:	stp	x29, x30, [sp, #-80]!
  441538:	mov	x29, sp
  44153c:	str	w0, [sp, #60]
  441540:	str	w1, [sp, #56]
  441544:	str	w2, [sp, #52]
  441548:	str	x3, [sp, #40]
  44154c:	str	x4, [sp, #32]
  441550:	str	x5, [sp, #24]
  441554:	ldr	x0, [sp, #40]
  441558:	cmp	x0, #0x0
  44155c:	b.ne	441584 <ferror@plt+0x3d574>  // b.any
  441560:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441564:	add	x2, x0, #0x58
  441568:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44156c:	add	x1, x0, #0xa8
  441570:	adrp	x0, 48f000 <ferror@plt+0x8aff0>
  441574:	add	x0, x0, #0xf90
  441578:	bl	41aa2c <ferror@plt+0x16a1c>
  44157c:	mov	w0, #0x0                   	// #0
  441580:	b	4415dc <ferror@plt+0x3d5cc>
  441584:	ldr	w1, [sp, #52]
  441588:	ldr	w0, [sp, #56]
  44158c:	bl	4414d4 <ferror@plt+0x3d4c4>
  441590:	str	x0, [sp, #72]
  441594:	ldr	w0, [sp, #60]
  441598:	cmp	w0, #0x0
  44159c:	b.eq	4415ac <ferror@plt+0x3d59c>  // b.none
  4415a0:	ldr	w1, [sp, #60]
  4415a4:	ldr	x0, [sp, #72]
  4415a8:	bl	413f2c <ferror@plt+0xff1c>
  4415ac:	ldr	x3, [sp, #24]
  4415b0:	ldr	x2, [sp, #32]
  4415b4:	ldr	x1, [sp, #40]
  4415b8:	ldr	x0, [sp, #72]
  4415bc:	bl	413be4 <ferror@plt+0xfbd4>
  4415c0:	mov	x1, #0x0                   	// #0
  4415c4:	ldr	x0, [sp, #72]
  4415c8:	bl	413000 <ferror@plt+0xeff0>
  4415cc:	str	w0, [sp, #68]
  4415d0:	ldr	x0, [sp, #72]
  4415d4:	bl	414628 <ferror@plt+0x10618>
  4415d8:	ldr	w0, [sp, #68]
  4415dc:	ldp	x29, x30, [sp], #80
  4415e0:	ret
  4415e4:	stp	x29, x30, [sp, #-48]!
  4415e8:	mov	x29, sp
  4415ec:	str	w0, [sp, #44]
  4415f0:	str	w1, [sp, #40]
  4415f4:	str	x2, [sp, #32]
  4415f8:	str	x3, [sp, #24]
  4415fc:	mov	x5, #0x0                   	// #0
  441600:	ldr	x4, [sp, #24]
  441604:	ldr	x3, [sp, #32]
  441608:	ldr	w2, [sp, #40]
  44160c:	ldr	w1, [sp, #44]
  441610:	mov	w0, #0x0                   	// #0
  441614:	bl	441534 <ferror@plt+0x3d524>
  441618:	ldp	x29, x30, [sp], #48
  44161c:	ret
  441620:	stp	x29, x30, [sp, #-48]!
  441624:	mov	x29, sp
  441628:	str	x19, [sp, #16]
  44162c:	str	w0, [sp, #44]
  441630:	str	x1, [sp, #32]
  441634:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  441638:	add	x0, x0, #0x938
  44163c:	ldr	x19, [x0]
  441640:	ldr	w0, [sp, #44]
  441644:	bl	403a00 <strerror@plt>
  441648:	mov	x3, x0
  44164c:	ldr	x2, [sp, #32]
  441650:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441654:	add	x1, x0, #0xc0
  441658:	mov	x0, x19
  44165c:	bl	403fc0 <fprintf@plt>
  441660:	bl	403aa0 <abort@plt>
  441664:	stp	x29, x30, [sp, #-48]!
  441668:	mov	x29, sp
  44166c:	str	xzr, [sp, #40]
  441670:	mov	x0, #0x30                  	// #48
  441674:	bl	4037e0 <malloc@plt>
  441678:	str	x0, [sp, #32]
  44167c:	ldr	x0, [sp, #32]
  441680:	cmp	x0, #0x0
  441684:	b.ne	4416a0 <ferror@plt+0x3d690>  // b.any
  441688:	bl	403ef0 <__errno_location@plt>
  44168c:	ldr	w2, [x0]
  441690:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441694:	add	x1, x0, #0x118
  441698:	mov	w0, w2
  44169c:	bl	441620 <ferror@plt+0x3d610>
  4416a0:	add	x0, sp, #0x10
  4416a4:	bl	403630 <pthread_mutexattr_init@plt>
  4416a8:	add	x0, sp, #0x10
  4416ac:	mov	w1, #0x3                   	// #3
  4416b0:	bl	403540 <pthread_mutexattr_settype@plt>
  4416b4:	add	x0, sp, #0x10
  4416b8:	str	x0, [sp, #40]
  4416bc:	ldr	x1, [sp, #40]
  4416c0:	ldr	x0, [sp, #32]
  4416c4:	bl	403a10 <pthread_mutex_init@plt>
  4416c8:	str	w0, [sp, #28]
  4416cc:	ldr	w0, [sp, #28]
  4416d0:	cmp	w0, #0x0
  4416d4:	b.eq	4416e8 <ferror@plt+0x3d6d8>  // b.none
  4416d8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4416dc:	add	x1, x0, #0x120
  4416e0:	ldr	w0, [sp, #28]
  4416e4:	bl	441620 <ferror@plt+0x3d610>
  4416e8:	ldr	x0, [sp, #32]
  4416ec:	ldp	x29, x30, [sp], #48
  4416f0:	ret
  4416f4:	stp	x29, x30, [sp, #-32]!
  4416f8:	mov	x29, sp
  4416fc:	str	x0, [sp, #24]
  441700:	ldr	x0, [sp, #24]
  441704:	bl	403d20 <pthread_mutex_destroy@plt>
  441708:	ldr	x0, [sp, #24]
  44170c:	bl	403bf0 <free@plt>
  441710:	nop
  441714:	ldp	x29, x30, [sp], #32
  441718:	ret
  44171c:	stp	x29, x30, [sp, #-48]!
  441720:	mov	x29, sp
  441724:	str	x0, [sp, #24]
  441728:	dmb	ish
  44172c:	ldr	x0, [sp, #24]
  441730:	ldr	x0, [x0]
  441734:	str	x0, [sp, #40]
  441738:	ldr	x0, [sp, #40]
  44173c:	cmp	x0, #0x0
  441740:	b.ne	44178c <ferror@plt+0x3d77c>  // b.any
  441744:	bl	441664 <ferror@plt+0x3d654>
  441748:	str	x0, [sp, #40]
  44174c:	ldr	x0, [sp, #24]
  441750:	ldr	x1, [sp, #40]
  441754:	ldxr	x2, [x0]
  441758:	cbnz	x2, 441764 <ferror@plt+0x3d754>
  44175c:	stlxr	w3, x1, [x0]
  441760:	cbnz	w3, 441754 <ferror@plt+0x3d744>
  441764:	cmp	x2, #0x0
  441768:	dmb	ish
  44176c:	cset	w0, eq  // eq = none
  441770:	cmp	w0, #0x0
  441774:	b.ne	441780 <ferror@plt+0x3d770>  // b.any
  441778:	ldr	x0, [sp, #40]
  44177c:	bl	4416f4 <ferror@plt+0x3d6e4>
  441780:	ldr	x0, [sp, #24]
  441784:	ldr	x0, [x0]
  441788:	str	x0, [sp, #40]
  44178c:	ldr	x0, [sp, #40]
  441790:	ldp	x29, x30, [sp], #48
  441794:	ret
  441798:	stp	x29, x30, [sp, #-32]!
  44179c:	mov	x29, sp
  4417a0:	str	x0, [sp, #24]
  4417a4:	bl	441664 <ferror@plt+0x3d654>
  4417a8:	mov	x1, x0
  4417ac:	ldr	x0, [sp, #24]
  4417b0:	str	x1, [x0]
  4417b4:	nop
  4417b8:	ldp	x29, x30, [sp], #32
  4417bc:	ret
  4417c0:	stp	x29, x30, [sp, #-32]!
  4417c4:	mov	x29, sp
  4417c8:	str	x0, [sp, #24]
  4417cc:	ldr	x0, [sp, #24]
  4417d0:	ldr	x0, [x0]
  4417d4:	bl	4416f4 <ferror@plt+0x3d6e4>
  4417d8:	nop
  4417dc:	ldp	x29, x30, [sp], #32
  4417e0:	ret
  4417e4:	stp	x29, x30, [sp, #-48]!
  4417e8:	mov	x29, sp
  4417ec:	str	x0, [sp, #24]
  4417f0:	ldr	x0, [sp, #24]
  4417f4:	bl	44171c <ferror@plt+0x3d70c>
  4417f8:	bl	403f50 <pthread_mutex_lock@plt>
  4417fc:	str	w0, [sp, #44]
  441800:	ldr	w0, [sp, #44]
  441804:	cmp	w0, #0x0
  441808:	b.eq	44181c <ferror@plt+0x3d80c>  // b.none
  44180c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441810:	add	x1, x0, #0x138
  441814:	ldr	w0, [sp, #44]
  441818:	bl	441620 <ferror@plt+0x3d610>
  44181c:	nop
  441820:	ldp	x29, x30, [sp], #48
  441824:	ret
  441828:	stp	x29, x30, [sp, #-48]!
  44182c:	mov	x29, sp
  441830:	str	x0, [sp, #24]
  441834:	ldr	x0, [sp, #24]
  441838:	bl	44171c <ferror@plt+0x3d70c>
  44183c:	bl	403f70 <pthread_mutex_unlock@plt>
  441840:	str	w0, [sp, #44]
  441844:	ldr	w0, [sp, #44]
  441848:	cmp	w0, #0x0
  44184c:	b.eq	441860 <ferror@plt+0x3d850>  // b.none
  441850:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441854:	add	x1, x0, #0x150
  441858:	ldr	w0, [sp, #44]
  44185c:	bl	441620 <ferror@plt+0x3d610>
  441860:	nop
  441864:	ldp	x29, x30, [sp], #48
  441868:	ret
  44186c:	stp	x29, x30, [sp, #-48]!
  441870:	mov	x29, sp
  441874:	str	x0, [sp, #24]
  441878:	ldr	x0, [sp, #24]
  44187c:	bl	44171c <ferror@plt+0x3d70c>
  441880:	bl	4035f0 <pthread_mutex_trylock@plt>
  441884:	str	w0, [sp, #44]
  441888:	ldr	w0, [sp, #44]
  44188c:	cmp	w0, #0x0
  441890:	b.ne	44189c <ferror@plt+0x3d88c>  // b.any
  441894:	mov	w0, #0x1                   	// #1
  441898:	b	4418bc <ferror@plt+0x3d8ac>
  44189c:	ldr	w0, [sp, #44]
  4418a0:	cmp	w0, #0x10
  4418a4:	b.eq	4418b8 <ferror@plt+0x3d8a8>  // b.none
  4418a8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4418ac:	add	x1, x0, #0x168
  4418b0:	ldr	w0, [sp, #44]
  4418b4:	bl	441620 <ferror@plt+0x3d610>
  4418b8:	mov	w0, #0x0                   	// #0
  4418bc:	ldp	x29, x30, [sp], #48
  4418c0:	ret
  4418c4:	stp	x29, x30, [sp, #-32]!
  4418c8:	mov	x29, sp
  4418cc:	mov	x0, #0x30                  	// #48
  4418d0:	bl	426124 <ferror@plt+0x22114>
  4418d4:	str	x0, [sp, #24]
  4418d8:	add	x0, sp, #0x10
  4418dc:	bl	403630 <pthread_mutexattr_init@plt>
  4418e0:	add	x0, sp, #0x10
  4418e4:	mov	w1, #0x1                   	// #1
  4418e8:	bl	403540 <pthread_mutexattr_settype@plt>
  4418ec:	add	x0, sp, #0x10
  4418f0:	mov	x1, x0
  4418f4:	ldr	x0, [sp, #24]
  4418f8:	bl	403a10 <pthread_mutex_init@plt>
  4418fc:	add	x0, sp, #0x10
  441900:	bl	403730 <pthread_mutexattr_destroy@plt>
  441904:	ldr	x0, [sp, #24]
  441908:	ldp	x29, x30, [sp], #32
  44190c:	ret
  441910:	stp	x29, x30, [sp, #-32]!
  441914:	mov	x29, sp
  441918:	str	x0, [sp, #24]
  44191c:	ldr	x0, [sp, #24]
  441920:	bl	403d20 <pthread_mutex_destroy@plt>
  441924:	ldr	x1, [sp, #24]
  441928:	mov	x0, #0x30                  	// #48
  44192c:	bl	4262b4 <ferror@plt+0x222a4>
  441930:	nop
  441934:	ldp	x29, x30, [sp], #32
  441938:	ret
  44193c:	stp	x29, x30, [sp, #-48]!
  441940:	mov	x29, sp
  441944:	str	x0, [sp, #24]
  441948:	dmb	ish
  44194c:	ldr	x0, [sp, #24]
  441950:	ldr	x0, [x0]
  441954:	str	x0, [sp, #40]
  441958:	ldr	x0, [sp, #40]
  44195c:	cmp	x0, #0x0
  441960:	b.ne	4419ac <ferror@plt+0x3d99c>  // b.any
  441964:	bl	4418c4 <ferror@plt+0x3d8b4>
  441968:	str	x0, [sp, #40]
  44196c:	ldr	x0, [sp, #24]
  441970:	ldr	x1, [sp, #40]
  441974:	ldxr	x2, [x0]
  441978:	cbnz	x2, 441984 <ferror@plt+0x3d974>
  44197c:	stlxr	w3, x1, [x0]
  441980:	cbnz	w3, 441974 <ferror@plt+0x3d964>
  441984:	cmp	x2, #0x0
  441988:	dmb	ish
  44198c:	cset	w0, eq  // eq = none
  441990:	cmp	w0, #0x0
  441994:	b.ne	4419a0 <ferror@plt+0x3d990>  // b.any
  441998:	ldr	x0, [sp, #40]
  44199c:	bl	441910 <ferror@plt+0x3d900>
  4419a0:	ldr	x0, [sp, #24]
  4419a4:	ldr	x0, [x0]
  4419a8:	str	x0, [sp, #40]
  4419ac:	ldr	x0, [sp, #40]
  4419b0:	ldp	x29, x30, [sp], #48
  4419b4:	ret
  4419b8:	stp	x29, x30, [sp, #-32]!
  4419bc:	mov	x29, sp
  4419c0:	str	x0, [sp, #24]
  4419c4:	bl	4418c4 <ferror@plt+0x3d8b4>
  4419c8:	mov	x1, x0
  4419cc:	ldr	x0, [sp, #24]
  4419d0:	str	x1, [x0]
  4419d4:	nop
  4419d8:	ldp	x29, x30, [sp], #32
  4419dc:	ret
  4419e0:	stp	x29, x30, [sp, #-32]!
  4419e4:	mov	x29, sp
  4419e8:	str	x0, [sp, #24]
  4419ec:	ldr	x0, [sp, #24]
  4419f0:	ldr	x0, [x0]
  4419f4:	bl	441910 <ferror@plt+0x3d900>
  4419f8:	nop
  4419fc:	ldp	x29, x30, [sp], #32
  441a00:	ret
  441a04:	stp	x29, x30, [sp, #-32]!
  441a08:	mov	x29, sp
  441a0c:	str	x0, [sp, #24]
  441a10:	ldr	x0, [sp, #24]
  441a14:	bl	44193c <ferror@plt+0x3d92c>
  441a18:	bl	403f50 <pthread_mutex_lock@plt>
  441a1c:	nop
  441a20:	ldp	x29, x30, [sp], #32
  441a24:	ret
  441a28:	stp	x29, x30, [sp, #-32]!
  441a2c:	mov	x29, sp
  441a30:	str	x0, [sp, #24]
  441a34:	ldr	x0, [sp, #24]
  441a38:	ldr	x0, [x0]
  441a3c:	bl	403f70 <pthread_mutex_unlock@plt>
  441a40:	nop
  441a44:	ldp	x29, x30, [sp], #32
  441a48:	ret
  441a4c:	stp	x29, x30, [sp, #-32]!
  441a50:	mov	x29, sp
  441a54:	str	x0, [sp, #24]
  441a58:	ldr	x0, [sp, #24]
  441a5c:	bl	44193c <ferror@plt+0x3d92c>
  441a60:	bl	4035f0 <pthread_mutex_trylock@plt>
  441a64:	cmp	w0, #0x0
  441a68:	b.eq	441a74 <ferror@plt+0x3da64>  // b.none
  441a6c:	mov	w0, #0x0                   	// #0
  441a70:	b	441a78 <ferror@plt+0x3da68>
  441a74:	mov	w0, #0x1                   	// #1
  441a78:	ldp	x29, x30, [sp], #32
  441a7c:	ret
  441a80:	stp	x29, x30, [sp, #-32]!
  441a84:	mov	x29, sp
  441a88:	mov	x0, #0x38                  	// #56
  441a8c:	bl	4037e0 <malloc@plt>
  441a90:	str	x0, [sp, #24]
  441a94:	ldr	x0, [sp, #24]
  441a98:	cmp	x0, #0x0
  441a9c:	b.ne	441ab8 <ferror@plt+0x3daa8>  // b.any
  441aa0:	bl	403ef0 <__errno_location@plt>
  441aa4:	ldr	w2, [x0]
  441aa8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441aac:	add	x1, x0, #0x118
  441ab0:	mov	w0, w2
  441ab4:	bl	441620 <ferror@plt+0x3d610>
  441ab8:	mov	x1, #0x0                   	// #0
  441abc:	ldr	x0, [sp, #24]
  441ac0:	bl	403e50 <pthread_rwlock_init@plt>
  441ac4:	str	w0, [sp, #20]
  441ac8:	ldr	w0, [sp, #20]
  441acc:	cmp	w0, #0x0
  441ad0:	b.eq	441ae4 <ferror@plt+0x3dad4>  // b.none
  441ad4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441ad8:	add	x1, x0, #0x180
  441adc:	ldr	w0, [sp, #20]
  441ae0:	bl	441620 <ferror@plt+0x3d610>
  441ae4:	ldr	x0, [sp, #24]
  441ae8:	ldp	x29, x30, [sp], #32
  441aec:	ret
  441af0:	stp	x29, x30, [sp, #-32]!
  441af4:	mov	x29, sp
  441af8:	str	x0, [sp, #24]
  441afc:	ldr	x0, [sp, #24]
  441b00:	bl	403960 <pthread_rwlock_destroy@plt>
  441b04:	ldr	x0, [sp, #24]
  441b08:	bl	403bf0 <free@plt>
  441b0c:	nop
  441b10:	ldp	x29, x30, [sp], #32
  441b14:	ret
  441b18:	stp	x29, x30, [sp, #-48]!
  441b1c:	mov	x29, sp
  441b20:	str	x0, [sp, #24]
  441b24:	dmb	ish
  441b28:	ldr	x0, [sp, #24]
  441b2c:	ldr	x0, [x0]
  441b30:	str	x0, [sp, #40]
  441b34:	ldr	x0, [sp, #40]
  441b38:	cmp	x0, #0x0
  441b3c:	b.ne	441b88 <ferror@plt+0x3db78>  // b.any
  441b40:	bl	441a80 <ferror@plt+0x3da70>
  441b44:	str	x0, [sp, #40]
  441b48:	ldr	x0, [sp, #24]
  441b4c:	ldr	x1, [sp, #40]
  441b50:	ldxr	x2, [x0]
  441b54:	cbnz	x2, 441b60 <ferror@plt+0x3db50>
  441b58:	stlxr	w3, x1, [x0]
  441b5c:	cbnz	w3, 441b50 <ferror@plt+0x3db40>
  441b60:	cmp	x2, #0x0
  441b64:	dmb	ish
  441b68:	cset	w0, eq  // eq = none
  441b6c:	cmp	w0, #0x0
  441b70:	b.ne	441b7c <ferror@plt+0x3db6c>  // b.any
  441b74:	ldr	x0, [sp, #40]
  441b78:	bl	441af0 <ferror@plt+0x3dae0>
  441b7c:	ldr	x0, [sp, #24]
  441b80:	ldr	x0, [x0]
  441b84:	str	x0, [sp, #40]
  441b88:	ldr	x0, [sp, #40]
  441b8c:	ldp	x29, x30, [sp], #48
  441b90:	ret
  441b94:	stp	x29, x30, [sp, #-32]!
  441b98:	mov	x29, sp
  441b9c:	str	x0, [sp, #24]
  441ba0:	bl	441a80 <ferror@plt+0x3da70>
  441ba4:	mov	x1, x0
  441ba8:	ldr	x0, [sp, #24]
  441bac:	str	x1, [x0]
  441bb0:	nop
  441bb4:	ldp	x29, x30, [sp], #32
  441bb8:	ret
  441bbc:	stp	x29, x30, [sp, #-32]!
  441bc0:	mov	x29, sp
  441bc4:	str	x0, [sp, #24]
  441bc8:	ldr	x0, [sp, #24]
  441bcc:	ldr	x0, [x0]
  441bd0:	bl	441af0 <ferror@plt+0x3dae0>
  441bd4:	nop
  441bd8:	ldp	x29, x30, [sp], #32
  441bdc:	ret
  441be0:	stp	x29, x30, [sp, #-32]!
  441be4:	mov	x29, sp
  441be8:	str	x0, [sp, #24]
  441bec:	ldr	x0, [sp, #24]
  441bf0:	bl	441b18 <ferror@plt+0x3db08>
  441bf4:	bl	403c20 <pthread_rwlock_wrlock@plt>
  441bf8:	nop
  441bfc:	ldp	x29, x30, [sp], #32
  441c00:	ret
  441c04:	stp	x29, x30, [sp, #-32]!
  441c08:	mov	x29, sp
  441c0c:	str	x0, [sp, #24]
  441c10:	ldr	x0, [sp, #24]
  441c14:	bl	441b18 <ferror@plt+0x3db08>
  441c18:	bl	403710 <pthread_rwlock_trywrlock@plt>
  441c1c:	cmp	w0, #0x0
  441c20:	b.eq	441c2c <ferror@plt+0x3dc1c>  // b.none
  441c24:	mov	w0, #0x0                   	// #0
  441c28:	b	441c30 <ferror@plt+0x3dc20>
  441c2c:	mov	w0, #0x1                   	// #1
  441c30:	ldp	x29, x30, [sp], #32
  441c34:	ret
  441c38:	stp	x29, x30, [sp, #-32]!
  441c3c:	mov	x29, sp
  441c40:	str	x0, [sp, #24]
  441c44:	ldr	x0, [sp, #24]
  441c48:	bl	441b18 <ferror@plt+0x3db08>
  441c4c:	bl	403ee0 <pthread_rwlock_unlock@plt>
  441c50:	nop
  441c54:	ldp	x29, x30, [sp], #32
  441c58:	ret
  441c5c:	stp	x29, x30, [sp, #-32]!
  441c60:	mov	x29, sp
  441c64:	str	x0, [sp, #24]
  441c68:	ldr	x0, [sp, #24]
  441c6c:	bl	441b18 <ferror@plt+0x3db08>
  441c70:	bl	403bd0 <pthread_rwlock_rdlock@plt>
  441c74:	nop
  441c78:	ldp	x29, x30, [sp], #32
  441c7c:	ret
  441c80:	stp	x29, x30, [sp, #-32]!
  441c84:	mov	x29, sp
  441c88:	str	x0, [sp, #24]
  441c8c:	ldr	x0, [sp, #24]
  441c90:	bl	441b18 <ferror@plt+0x3db08>
  441c94:	bl	403b20 <pthread_rwlock_tryrdlock@plt>
  441c98:	cmp	w0, #0x0
  441c9c:	b.eq	441ca8 <ferror@plt+0x3dc98>  // b.none
  441ca0:	mov	w0, #0x0                   	// #0
  441ca4:	b	441cac <ferror@plt+0x3dc9c>
  441ca8:	mov	w0, #0x1                   	// #1
  441cac:	ldp	x29, x30, [sp], #32
  441cb0:	ret
  441cb4:	stp	x29, x30, [sp, #-32]!
  441cb8:	mov	x29, sp
  441cbc:	str	x0, [sp, #24]
  441cc0:	ldr	x0, [sp, #24]
  441cc4:	bl	441b18 <ferror@plt+0x3db08>
  441cc8:	bl	403ee0 <pthread_rwlock_unlock@plt>
  441ccc:	nop
  441cd0:	ldp	x29, x30, [sp], #32
  441cd4:	ret
  441cd8:	stp	x29, x30, [sp, #-48]!
  441cdc:	mov	x29, sp
  441ce0:	add	x0, sp, #0x18
  441ce4:	bl	403c90 <pthread_condattr_init@plt>
  441ce8:	add	x0, sp, #0x18
  441cec:	mov	w1, #0x1                   	// #1
  441cf0:	bl	403e00 <pthread_condattr_setclock@plt>
  441cf4:	mov	x0, #0x30                  	// #48
  441cf8:	bl	4037e0 <malloc@plt>
  441cfc:	str	x0, [sp, #40]
  441d00:	ldr	x0, [sp, #40]
  441d04:	cmp	x0, #0x0
  441d08:	b.ne	441d24 <ferror@plt+0x3dd14>  // b.any
  441d0c:	bl	403ef0 <__errno_location@plt>
  441d10:	ldr	w2, [x0]
  441d14:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441d18:	add	x1, x0, #0x118
  441d1c:	mov	w0, w2
  441d20:	bl	441620 <ferror@plt+0x3d610>
  441d24:	add	x0, sp, #0x18
  441d28:	mov	x1, x0
  441d2c:	ldr	x0, [sp, #40]
  441d30:	bl	403d50 <pthread_cond_init@plt>
  441d34:	str	w0, [sp, #36]
  441d38:	ldr	w0, [sp, #36]
  441d3c:	cmp	w0, #0x0
  441d40:	b.eq	441d54 <ferror@plt+0x3dd44>  // b.none
  441d44:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441d48:	add	x1, x0, #0x198
  441d4c:	ldr	w0, [sp, #36]
  441d50:	bl	441620 <ferror@plt+0x3d610>
  441d54:	add	x0, sp, #0x18
  441d58:	bl	403820 <pthread_condattr_destroy@plt>
  441d5c:	ldr	x0, [sp, #40]
  441d60:	ldp	x29, x30, [sp], #48
  441d64:	ret
  441d68:	stp	x29, x30, [sp, #-32]!
  441d6c:	mov	x29, sp
  441d70:	str	x0, [sp, #24]
  441d74:	ldr	x0, [sp, #24]
  441d78:	bl	403eb0 <pthread_cond_destroy@plt>
  441d7c:	ldr	x0, [sp, #24]
  441d80:	bl	403bf0 <free@plt>
  441d84:	nop
  441d88:	ldp	x29, x30, [sp], #32
  441d8c:	ret
  441d90:	stp	x29, x30, [sp, #-48]!
  441d94:	mov	x29, sp
  441d98:	str	x0, [sp, #24]
  441d9c:	dmb	ish
  441da0:	ldr	x0, [sp, #24]
  441da4:	ldr	x0, [x0]
  441da8:	str	x0, [sp, #40]
  441dac:	ldr	x0, [sp, #40]
  441db0:	cmp	x0, #0x0
  441db4:	b.ne	441e00 <ferror@plt+0x3ddf0>  // b.any
  441db8:	bl	441cd8 <ferror@plt+0x3dcc8>
  441dbc:	str	x0, [sp, #40]
  441dc0:	ldr	x0, [sp, #24]
  441dc4:	ldr	x1, [sp, #40]
  441dc8:	ldxr	x2, [x0]
  441dcc:	cbnz	x2, 441dd8 <ferror@plt+0x3ddc8>
  441dd0:	stlxr	w3, x1, [x0]
  441dd4:	cbnz	w3, 441dc8 <ferror@plt+0x3ddb8>
  441dd8:	cmp	x2, #0x0
  441ddc:	dmb	ish
  441de0:	cset	w0, eq  // eq = none
  441de4:	cmp	w0, #0x0
  441de8:	b.ne	441df4 <ferror@plt+0x3dde4>  // b.any
  441dec:	ldr	x0, [sp, #40]
  441df0:	bl	441d68 <ferror@plt+0x3dd58>
  441df4:	ldr	x0, [sp, #24]
  441df8:	ldr	x0, [x0]
  441dfc:	str	x0, [sp, #40]
  441e00:	ldr	x0, [sp, #40]
  441e04:	ldp	x29, x30, [sp], #48
  441e08:	ret
  441e0c:	stp	x29, x30, [sp, #-32]!
  441e10:	mov	x29, sp
  441e14:	str	x0, [sp, #24]
  441e18:	bl	441cd8 <ferror@plt+0x3dcc8>
  441e1c:	mov	x1, x0
  441e20:	ldr	x0, [sp, #24]
  441e24:	str	x1, [x0]
  441e28:	nop
  441e2c:	ldp	x29, x30, [sp], #32
  441e30:	ret
  441e34:	stp	x29, x30, [sp, #-32]!
  441e38:	mov	x29, sp
  441e3c:	str	x0, [sp, #24]
  441e40:	ldr	x0, [sp, #24]
  441e44:	ldr	x0, [x0]
  441e48:	bl	441d68 <ferror@plt+0x3dd58>
  441e4c:	nop
  441e50:	ldp	x29, x30, [sp], #32
  441e54:	ret
  441e58:	stp	x29, x30, [sp, #-64]!
  441e5c:	mov	x29, sp
  441e60:	str	x19, [sp, #16]
  441e64:	str	x0, [sp, #40]
  441e68:	str	x1, [sp, #32]
  441e6c:	ldr	x0, [sp, #40]
  441e70:	bl	441d90 <ferror@plt+0x3dd80>
  441e74:	mov	x19, x0
  441e78:	ldr	x0, [sp, #32]
  441e7c:	bl	44171c <ferror@plt+0x3d70c>
  441e80:	mov	x1, x0
  441e84:	mov	x0, x19
  441e88:	bl	403c30 <pthread_cond_wait@plt>
  441e8c:	str	w0, [sp, #60]
  441e90:	ldr	w0, [sp, #60]
  441e94:	cmp	w0, #0x0
  441e98:	b.eq	441eac <ferror@plt+0x3de9c>  // b.none
  441e9c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441ea0:	add	x1, x0, #0x1b0
  441ea4:	ldr	w0, [sp, #60]
  441ea8:	bl	441620 <ferror@plt+0x3d610>
  441eac:	nop
  441eb0:	ldr	x19, [sp, #16]
  441eb4:	ldp	x29, x30, [sp], #64
  441eb8:	ret
  441ebc:	stp	x29, x30, [sp, #-48]!
  441ec0:	mov	x29, sp
  441ec4:	str	x0, [sp, #24]
  441ec8:	ldr	x0, [sp, #24]
  441ecc:	bl	441d90 <ferror@plt+0x3dd80>
  441ed0:	bl	403880 <pthread_cond_signal@plt>
  441ed4:	str	w0, [sp, #44]
  441ed8:	ldr	w0, [sp, #44]
  441edc:	cmp	w0, #0x0
  441ee0:	b.eq	441ef4 <ferror@plt+0x3dee4>  // b.none
  441ee4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441ee8:	add	x1, x0, #0x1c8
  441eec:	ldr	w0, [sp, #44]
  441ef0:	bl	441620 <ferror@plt+0x3d610>
  441ef4:	nop
  441ef8:	ldp	x29, x30, [sp], #48
  441efc:	ret
  441f00:	stp	x29, x30, [sp, #-48]!
  441f04:	mov	x29, sp
  441f08:	str	x0, [sp, #24]
  441f0c:	ldr	x0, [sp, #24]
  441f10:	bl	441d90 <ferror@plt+0x3dd80>
  441f14:	bl	403970 <pthread_cond_broadcast@plt>
  441f18:	str	w0, [sp, #44]
  441f1c:	ldr	w0, [sp, #44]
  441f20:	cmp	w0, #0x0
  441f24:	b.eq	441f38 <ferror@plt+0x3df28>  // b.none
  441f28:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  441f2c:	add	x1, x0, #0x1e0
  441f30:	ldr	w0, [sp, #44]
  441f34:	bl	441620 <ferror@plt+0x3d610>
  441f38:	nop
  441f3c:	ldp	x29, x30, [sp], #48
  441f40:	ret
  441f44:	stp	x29, x30, [sp, #-96]!
  441f48:	mov	x29, sp
  441f4c:	str	x19, [sp, #16]
  441f50:	str	x0, [sp, #56]
  441f54:	str	x1, [sp, #48]
  441f58:	str	x2, [sp, #40]
  441f5c:	ldr	x0, [sp, #40]
  441f60:	mov	x1, #0x34db                	// #13531
  441f64:	movk	x1, #0xd7b6, lsl #16
  441f68:	movk	x1, #0xde82, lsl #32
  441f6c:	movk	x1, #0x431b, lsl #48
  441f70:	smulh	x1, x0, x1
  441f74:	asr	x1, x1, #18
  441f78:	asr	x0, x0, #63
  441f7c:	sub	x0, x1, x0
  441f80:	str	x0, [sp, #72]
  441f84:	ldr	x0, [sp, #40]
  441f88:	mov	x1, #0x34db                	// #13531
  441f8c:	movk	x1, #0xd7b6, lsl #16
  441f90:	movk	x1, #0xde82, lsl #32
  441f94:	movk	x1, #0x431b, lsl #48
  441f98:	smulh	x1, x0, x1
  441f9c:	asr	x2, x1, #18
  441fa0:	asr	x1, x0, #63
  441fa4:	sub	x1, x2, x1
  441fa8:	mov	x2, #0x4240                	// #16960
  441fac:	movk	x2, #0xf, lsl #16
  441fb0:	mul	x1, x1, x2
  441fb4:	sub	x1, x0, x1
  441fb8:	mov	x0, x1
  441fbc:	lsl	x0, x0, #5
  441fc0:	sub	x0, x0, x1
  441fc4:	lsl	x0, x0, #2
  441fc8:	add	x0, x0, x1
  441fcc:	lsl	x0, x0, #3
  441fd0:	str	x0, [sp, #80]
  441fd4:	ldr	x0, [sp, #56]
  441fd8:	bl	441d90 <ferror@plt+0x3dd80>
  441fdc:	mov	x19, x0
  441fe0:	ldr	x0, [sp, #48]
  441fe4:	bl	44171c <ferror@plt+0x3d70c>
  441fe8:	mov	x1, x0
  441fec:	add	x0, sp, #0x48
  441ff0:	mov	x2, x0
  441ff4:	mov	x0, x19
  441ff8:	bl	403fe0 <pthread_cond_timedwait@plt>
  441ffc:	str	w0, [sp, #92]
  442000:	ldr	w0, [sp, #92]
  442004:	cmp	w0, #0x0
  442008:	b.ne	442014 <ferror@plt+0x3e004>  // b.any
  44200c:	mov	w0, #0x1                   	// #1
  442010:	b	442034 <ferror@plt+0x3e024>
  442014:	ldr	w0, [sp, #92]
  442018:	cmp	w0, #0x6e
  44201c:	b.eq	442030 <ferror@plt+0x3e020>  // b.none
  442020:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442024:	add	x1, x0, #0x1f8
  442028:	ldr	w0, [sp, #92]
  44202c:	bl	441620 <ferror@plt+0x3d610>
  442030:	mov	w0, #0x0                   	// #0
  442034:	ldr	x19, [sp, #16]
  442038:	ldp	x29, x30, [sp], #96
  44203c:	ret
  442040:	stp	x29, x30, [sp, #-48]!
  442044:	mov	x29, sp
  442048:	str	x0, [sp, #24]
  44204c:	mov	x0, #0x4                   	// #4
  442050:	bl	4037e0 <malloc@plt>
  442054:	str	x0, [sp, #40]
  442058:	ldr	x0, [sp, #40]
  44205c:	cmp	x0, #0x0
  442060:	b.ne	44207c <ferror@plt+0x3e06c>  // b.any
  442064:	bl	403ef0 <__errno_location@plt>
  442068:	ldr	w2, [x0]
  44206c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442070:	add	x1, x0, #0x118
  442074:	mov	w0, w2
  442078:	bl	441620 <ferror@plt+0x3d610>
  44207c:	ldr	x1, [sp, #24]
  442080:	ldr	x0, [sp, #40]
  442084:	bl	403600 <pthread_key_create@plt>
  442088:	str	w0, [sp, #36]
  44208c:	ldr	w0, [sp, #36]
  442090:	cmp	w0, #0x0
  442094:	b.eq	4420a8 <ferror@plt+0x3e098>  // b.none
  442098:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44209c:	add	x1, x0, #0x210
  4420a0:	ldr	w0, [sp, #36]
  4420a4:	bl	441620 <ferror@plt+0x3d610>
  4420a8:	ldr	x0, [sp, #40]
  4420ac:	ldp	x29, x30, [sp], #48
  4420b0:	ret
  4420b4:	stp	x29, x30, [sp, #-48]!
  4420b8:	mov	x29, sp
  4420bc:	str	x0, [sp, #24]
  4420c0:	ldr	x0, [sp, #24]
  4420c4:	ldr	w0, [x0]
  4420c8:	bl	403c40 <pthread_key_delete@plt>
  4420cc:	str	w0, [sp, #44]
  4420d0:	ldr	w0, [sp, #44]
  4420d4:	cmp	w0, #0x0
  4420d8:	b.eq	4420ec <ferror@plt+0x3e0dc>  // b.none
  4420dc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4420e0:	add	x1, x0, #0x228
  4420e4:	ldr	w0, [sp, #44]
  4420e8:	bl	441620 <ferror@plt+0x3d610>
  4420ec:	ldr	x0, [sp, #24]
  4420f0:	bl	403bf0 <free@plt>
  4420f4:	nop
  4420f8:	ldp	x29, x30, [sp], #48
  4420fc:	ret
  442100:	stp	x29, x30, [sp, #-48]!
  442104:	mov	x29, sp
  442108:	str	x0, [sp, #24]
  44210c:	dmb	ish
  442110:	ldr	x0, [sp, #24]
  442114:	ldr	x0, [x0]
  442118:	str	x0, [sp, #40]
  44211c:	ldr	x0, [sp, #40]
  442120:	cmp	x0, #0x0
  442124:	b.ne	442178 <ferror@plt+0x3e168>  // b.any
  442128:	ldr	x0, [sp, #24]
  44212c:	ldr	x0, [x0, #8]
  442130:	bl	442040 <ferror@plt+0x3e030>
  442134:	str	x0, [sp, #40]
  442138:	ldr	x0, [sp, #24]
  44213c:	ldr	x1, [sp, #40]
  442140:	ldxr	x2, [x0]
  442144:	cbnz	x2, 442150 <ferror@plt+0x3e140>
  442148:	stlxr	w3, x1, [x0]
  44214c:	cbnz	w3, 442140 <ferror@plt+0x3e130>
  442150:	cmp	x2, #0x0
  442154:	dmb	ish
  442158:	cset	w0, eq  // eq = none
  44215c:	cmp	w0, #0x0
  442160:	b.ne	442178 <ferror@plt+0x3e168>  // b.any
  442164:	ldr	x0, [sp, #40]
  442168:	bl	4420b4 <ferror@plt+0x3e0a4>
  44216c:	ldr	x0, [sp, #24]
  442170:	ldr	x0, [x0]
  442174:	str	x0, [sp, #40]
  442178:	ldr	x0, [sp, #40]
  44217c:	ldp	x29, x30, [sp], #48
  442180:	ret
  442184:	stp	x29, x30, [sp, #-32]!
  442188:	mov	x29, sp
  44218c:	str	x0, [sp, #24]
  442190:	ldr	x0, [sp, #24]
  442194:	bl	442100 <ferror@plt+0x3e0f0>
  442198:	ldr	w0, [x0]
  44219c:	bl	4039b0 <pthread_getspecific@plt>
  4421a0:	ldp	x29, x30, [sp], #32
  4421a4:	ret
  4421a8:	stp	x29, x30, [sp, #-48]!
  4421ac:	mov	x29, sp
  4421b0:	str	x0, [sp, #24]
  4421b4:	str	x1, [sp, #16]
  4421b8:	ldr	x0, [sp, #24]
  4421bc:	bl	442100 <ferror@plt+0x3e0f0>
  4421c0:	ldr	w0, [x0]
  4421c4:	ldr	x1, [sp, #16]
  4421c8:	bl	403cb0 <pthread_setspecific@plt>
  4421cc:	str	w0, [sp, #44]
  4421d0:	ldr	w0, [sp, #44]
  4421d4:	cmp	w0, #0x0
  4421d8:	b.eq	4421ec <ferror@plt+0x3e1dc>  // b.none
  4421dc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4421e0:	add	x1, x0, #0x240
  4421e4:	ldr	w0, [sp, #44]
  4421e8:	bl	441620 <ferror@plt+0x3d610>
  4421ec:	nop
  4421f0:	ldp	x29, x30, [sp], #48
  4421f4:	ret
  4421f8:	stp	x29, x30, [sp, #-64]!
  4421fc:	mov	x29, sp
  442200:	str	x0, [sp, #24]
  442204:	str	x1, [sp, #16]
  442208:	ldr	x0, [sp, #24]
  44220c:	bl	442100 <ferror@plt+0x3e0f0>
  442210:	str	x0, [sp, #56]
  442214:	ldr	x0, [sp, #56]
  442218:	ldr	w0, [x0]
  44221c:	bl	4039b0 <pthread_getspecific@plt>
  442220:	str	x0, [sp, #48]
  442224:	ldr	x0, [sp, #48]
  442228:	cmp	x0, #0x0
  44222c:	b.eq	442250 <ferror@plt+0x3e240>  // b.none
  442230:	ldr	x0, [sp, #24]
  442234:	ldr	x0, [x0, #8]
  442238:	cmp	x0, #0x0
  44223c:	b.eq	442250 <ferror@plt+0x3e240>  // b.none
  442240:	ldr	x0, [sp, #24]
  442244:	ldr	x1, [x0, #8]
  442248:	ldr	x0, [sp, #48]
  44224c:	blr	x1
  442250:	ldr	x0, [sp, #56]
  442254:	ldr	w0, [x0]
  442258:	ldr	x1, [sp, #16]
  44225c:	bl	403cb0 <pthread_setspecific@plt>
  442260:	str	w0, [sp, #44]
  442264:	ldr	w0, [sp, #44]
  442268:	cmp	w0, #0x0
  44226c:	b.eq	442280 <ferror@plt+0x3e270>  // b.none
  442270:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442274:	add	x1, x0, #0x240
  442278:	ldr	w0, [sp, #44]
  44227c:	bl	441620 <ferror@plt+0x3d610>
  442280:	nop
  442284:	ldp	x29, x30, [sp], #64
  442288:	ret
  44228c:	stp	x29, x30, [sp, #-48]!
  442290:	mov	x29, sp
  442294:	str	x0, [sp, #24]
  442298:	ldr	x0, [sp, #24]
  44229c:	str	x0, [sp, #40]
  4422a0:	ldr	x0, [sp, #40]
  4422a4:	ldr	w0, [x0, #56]
  4422a8:	cmp	w0, #0x0
  4422ac:	b.ne	4422bc <ferror@plt+0x3e2ac>  // b.any
  4422b0:	ldr	x0, [sp, #40]
  4422b4:	ldr	x0, [x0, #48]
  4422b8:	bl	4038c0 <pthread_detach@plt>
  4422bc:	ldr	x0, [sp, #40]
  4422c0:	add	x0, x0, #0x40
  4422c4:	bl	4417c0 <ferror@plt+0x3d7b0>
  4422c8:	ldr	x1, [sp, #40]
  4422cc:	mov	x0, #0x48                  	// #72
  4422d0:	bl	4262b4 <ferror@plt+0x222a4>
  4422d4:	nop
  4422d8:	ldp	x29, x30, [sp], #48
  4422dc:	ret
  4422e0:	stp	x29, x30, [sp, #-160]!
  4422e4:	mov	x29, sp
  4422e8:	str	x19, [sp, #16]
  4422ec:	str	x0, [sp, #56]
  4422f0:	str	x1, [sp, #48]
  4422f4:	str	x2, [sp, #40]
  4422f8:	mov	x0, #0x48                  	// #72
  4422fc:	bl	426230 <ferror@plt+0x22220>
  442300:	str	x0, [sp, #152]
  442304:	add	x0, sp, #0x48
  442308:	bl	403690 <pthread_attr_init@plt>
  44230c:	str	w0, [sp, #148]
  442310:	ldr	w0, [sp, #148]
  442314:	cmp	w0, #0x0
  442318:	b.eq	442364 <ferror@plt+0x3e354>  // b.none
  44231c:	ldr	w0, [sp, #148]
  442320:	bl	42953c <ferror@plt+0x2552c>
  442324:	mov	x1, x0
  442328:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44232c:	add	x7, x0, #0x258
  442330:	mov	x6, x1
  442334:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442338:	add	x5, x0, #0x338
  44233c:	mov	w4, #0x45e                 	// #1118
  442340:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442344:	add	x3, x0, #0x278
  442348:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44234c:	add	x2, x0, #0x288
  442350:	mov	w1, #0x4                   	// #4
  442354:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442358:	add	x0, x0, #0x2b8
  44235c:	bl	41a980 <ferror@plt+0x16970>
  442360:	b	442360 <ferror@plt+0x3e350>
  442364:	ldr	x0, [sp, #48]
  442368:	cmp	x0, #0x0
  44236c:	b.eq	4423a8 <ferror@plt+0x3e398>  // b.none
  442370:	mov	w0, #0x4b                  	// #75
  442374:	bl	403de0 <sysconf@plt>
  442378:	mov	x1, x0
  44237c:	ldr	x0, [sp, #48]
  442380:	cmp	x0, x1
  442384:	b.cs	442394 <ferror@plt+0x3e384>  // b.hs, b.nlast
  442388:	mov	w0, #0x4b                  	// #75
  44238c:	bl	403de0 <sysconf@plt>
  442390:	b	442398 <ferror@plt+0x3e388>
  442394:	ldr	x0, [sp, #48]
  442398:	str	x0, [sp, #48]
  44239c:	add	x0, sp, #0x48
  4423a0:	ldr	x1, [sp, #48]
  4423a4:	bl	403940 <pthread_attr_setstacksize@plt>
  4423a8:	ldr	x0, [sp, #152]
  4423ac:	add	x0, x0, #0x30
  4423b0:	add	x1, sp, #0x48
  4423b4:	ldr	x3, [sp, #152]
  4423b8:	ldr	x2, [sp, #56]
  4423bc:	bl	403a50 <pthread_create@plt>
  4423c0:	str	w0, [sp, #144]
  4423c4:	add	x0, sp, #0x48
  4423c8:	bl	403840 <pthread_attr_destroy@plt>
  4423cc:	str	w0, [sp, #140]
  4423d0:	ldr	w0, [sp, #140]
  4423d4:	cmp	w0, #0x0
  4423d8:	b.eq	442424 <ferror@plt+0x3e414>  // b.none
  4423dc:	ldr	w0, [sp, #140]
  4423e0:	bl	42953c <ferror@plt+0x2552c>
  4423e4:	mov	x1, x0
  4423e8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4423ec:	add	x7, x0, #0x2c0
  4423f0:	mov	x6, x1
  4423f4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4423f8:	add	x5, x0, #0x338
  4423fc:	mov	w4, #0x46e                 	// #1134
  442400:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442404:	add	x3, x0, #0x278
  442408:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44240c:	add	x2, x0, #0x288
  442410:	mov	w1, #0x4                   	// #4
  442414:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442418:	add	x0, x0, #0x2b8
  44241c:	bl	41a980 <ferror@plt+0x16970>
  442420:	b	442420 <ferror@plt+0x3e410>
  442424:	ldr	w0, [sp, #144]
  442428:	cmp	w0, #0xb
  44242c:	b.ne	442470 <ferror@plt+0x3e460>  // b.any
  442430:	bl	433d28 <ferror@plt+0x2fd18>
  442434:	mov	w19, w0
  442438:	ldr	w0, [sp, #144]
  44243c:	bl	42953c <ferror@plt+0x2552c>
  442440:	mov	x4, x0
  442444:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442448:	add	x3, x0, #0x2e0
  44244c:	mov	w2, #0x0                   	// #0
  442450:	mov	w1, w19
  442454:	ldr	x0, [sp, #40]
  442458:	bl	40bfd4 <ferror@plt+0x7fc4>
  44245c:	ldr	x1, [sp, #152]
  442460:	mov	x0, #0x48                  	// #72
  442464:	bl	4262b4 <ferror@plt+0x222a4>
  442468:	mov	x0, #0x0                   	// #0
  44246c:	b	4424dc <ferror@plt+0x3e4cc>
  442470:	ldr	w0, [sp, #144]
  442474:	str	w0, [sp, #136]
  442478:	ldr	w0, [sp, #136]
  44247c:	cmp	w0, #0x0
  442480:	b.eq	4424cc <ferror@plt+0x3e4bc>  // b.none
  442484:	ldr	w0, [sp, #136]
  442488:	bl	42953c <ferror@plt+0x2552c>
  44248c:	mov	x1, x0
  442490:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442494:	add	x7, x0, #0x300
  442498:	mov	x6, x1
  44249c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4424a0:	add	x5, x0, #0x338
  4424a4:	mov	w4, #0x478                 	// #1144
  4424a8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4424ac:	add	x3, x0, #0x278
  4424b0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4424b4:	add	x2, x0, #0x288
  4424b8:	mov	w1, #0x4                   	// #4
  4424bc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4424c0:	add	x0, x0, #0x2b8
  4424c4:	bl	41a980 <ferror@plt+0x16970>
  4424c8:	b	4424c8 <ferror@plt+0x3e4b8>
  4424cc:	ldr	x0, [sp, #152]
  4424d0:	add	x0, x0, #0x40
  4424d4:	bl	441798 <ferror@plt+0x3d788>
  4424d8:	ldr	x0, [sp, #152]
  4424dc:	ldr	x19, [sp, #16]
  4424e0:	ldp	x29, x30, [sp], #160
  4424e4:	ret
  4424e8:	stp	x29, x30, [sp, #-16]!
  4424ec:	mov	x29, sp
  4424f0:	bl	403bb0 <sched_yield@plt>
  4424f4:	nop
  4424f8:	ldp	x29, x30, [sp], #16
  4424fc:	ret
  442500:	stp	x29, x30, [sp, #-48]!
  442504:	mov	x29, sp
  442508:	str	x0, [sp, #24]
  44250c:	ldr	x0, [sp, #24]
  442510:	str	x0, [sp, #40]
  442514:	ldr	x0, [sp, #40]
  442518:	add	x0, x0, #0x40
  44251c:	bl	4417e4 <ferror@plt+0x3d7d4>
  442520:	ldr	x0, [sp, #40]
  442524:	ldr	w0, [x0, #56]
  442528:	cmp	w0, #0x0
  44252c:	b.ne	4425a4 <ferror@plt+0x3e594>  // b.any
  442530:	ldr	x0, [sp, #40]
  442534:	ldr	x0, [x0, #48]
  442538:	mov	x1, #0x0                   	// #0
  44253c:	bl	403a90 <pthread_join@plt>
  442540:	str	w0, [sp, #36]
  442544:	ldr	w0, [sp, #36]
  442548:	cmp	w0, #0x0
  44254c:	b.eq	442598 <ferror@plt+0x3e588>  // b.none
  442550:	ldr	w0, [sp, #36]
  442554:	bl	42953c <ferror@plt+0x2552c>
  442558:	mov	x1, x0
  44255c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442560:	add	x7, x0, #0x310
  442564:	mov	x6, x1
  442568:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44256c:	add	x5, x0, #0x350
  442570:	mov	w4, #0x496                 	// #1174
  442574:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442578:	add	x3, x0, #0x278
  44257c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442580:	add	x2, x0, #0x288
  442584:	mov	w1, #0x4                   	// #4
  442588:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44258c:	add	x0, x0, #0x2b8
  442590:	bl	41a980 <ferror@plt+0x16970>
  442594:	b	442594 <ferror@plt+0x3e584>
  442598:	ldr	x0, [sp, #40]
  44259c:	mov	w1, #0x1                   	// #1
  4425a0:	str	w1, [x0, #56]
  4425a4:	ldr	x0, [sp, #40]
  4425a8:	add	x0, x0, #0x40
  4425ac:	bl	441828 <ferror@plt+0x3d818>
  4425b0:	nop
  4425b4:	ldp	x29, x30, [sp], #48
  4425b8:	ret
  4425bc:	stp	x29, x30, [sp, #-16]!
  4425c0:	mov	x29, sp
  4425c4:	mov	x0, #0x0                   	// #0
  4425c8:	bl	403ac0 <pthread_exit@plt>
  4425cc:	stp	x29, x30, [sp, #-32]!
  4425d0:	mov	x29, sp
  4425d4:	str	x0, [sp, #24]
  4425d8:	mov	w5, #0x0                   	// #0
  4425dc:	mov	w4, #0x0                   	// #0
  4425e0:	mov	w3, #0x0                   	// #0
  4425e4:	mov	w2, #0x0                   	// #0
  4425e8:	ldr	x1, [sp, #24]
  4425ec:	mov	w0, #0xf                   	// #15
  4425f0:	bl	403f40 <prctl@plt>
  4425f4:	nop
  4425f8:	ldp	x29, x30, [sp], #32
  4425fc:	ret
  442600:	stp	x29, x30, [sp, #-48]!
  442604:	mov	x29, sp
  442608:	str	x0, [sp, #24]
  44260c:	str	x1, [sp, #16]
  442610:	ldr	x0, [sp, #24]
  442614:	str	x0, [sp, #40]
  442618:	ldr	x0, [sp, #40]
  44261c:	ldr	x0, [x0, #104]
  442620:	bl	44c298 <ferror@plt+0x48288>
  442624:	str	w0, [sp, #36]
  442628:	ldr	x0, [sp, #16]
  44262c:	mov	w1, #0xffffffff            	// #-1
  442630:	str	w1, [x0]
  442634:	ldr	x0, [sp, #40]
  442638:	ldr	w1, [x0, #112]
  44263c:	ldr	w0, [sp, #36]
  442640:	and	w1, w1, w0
  442644:	ldr	x0, [sp, #40]
  442648:	ldr	w0, [x0, #112]
  44264c:	cmp	w1, w0
  442650:	cset	w0, eq  // eq = none
  442654:	and	w0, w0, #0xff
  442658:	ldp	x29, x30, [sp], #48
  44265c:	ret
  442660:	stp	x29, x30, [sp, #-48]!
  442664:	mov	x29, sp
  442668:	str	x0, [sp, #24]
  44266c:	ldr	x0, [sp, #24]
  442670:	str	x0, [sp, #40]
  442674:	ldr	x0, [sp, #40]
  442678:	ldr	x0, [x0, #104]
  44267c:	bl	44c298 <ferror@plt+0x48288>
  442680:	str	w0, [sp, #36]
  442684:	ldr	x0, [sp, #40]
  442688:	ldrh	w0, [x0, #102]
  44268c:	str	w0, [sp, #32]
  442690:	ldr	w1, [sp, #32]
  442694:	ldr	w0, [sp, #36]
  442698:	orr	w1, w1, w0
  44269c:	ldr	x0, [sp, #40]
  4426a0:	ldr	w0, [x0, #112]
  4426a4:	and	w0, w1, w0
  4426a8:	ldp	x29, x30, [sp], #48
  4426ac:	ret
  4426b0:	stp	x29, x30, [sp, #-80]!
  4426b4:	mov	x29, sp
  4426b8:	str	x0, [sp, #40]
  4426bc:	str	x1, [sp, #32]
  4426c0:	str	x2, [sp, #24]
  4426c4:	ldr	x0, [sp, #32]
  4426c8:	str	x0, [sp, #72]
  4426cc:	ldr	x0, [sp, #40]
  4426d0:	str	x0, [sp, #64]
  4426d4:	ldr	x0, [sp, #64]
  4426d8:	ldr	x0, [x0, #104]
  4426dc:	bl	44c298 <ferror@plt+0x48288>
  4426e0:	str	w0, [sp, #60]
  4426e4:	ldr	x0, [sp, #72]
  4426e8:	cmp	x0, #0x0
  4426ec:	b.ne	442710 <ferror@plt+0x3e700>  // b.any
  4426f0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4426f4:	add	x2, x0, #0x368
  4426f8:	mov	w1, #0x10                  	// #16
  4426fc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442700:	add	x0, x0, #0x3b0
  442704:	bl	41a980 <ferror@plt+0x16970>
  442708:	mov	w0, #0x0                   	// #0
  44270c:	b	44274c <ferror@plt+0x3e73c>
  442710:	ldr	x0, [sp, #64]
  442714:	ldr	x4, [x0, #104]
  442718:	ldr	x0, [sp, #64]
  44271c:	ldrh	w0, [x0, #102]
  442720:	mov	w1, w0
  442724:	ldr	w0, [sp, #60]
  442728:	orr	w1, w1, w0
  44272c:	ldr	x0, [sp, #64]
  442730:	ldr	w0, [x0, #112]
  442734:	and	w0, w1, w0
  442738:	ldr	x3, [sp, #72]
  44273c:	ldr	x2, [sp, #24]
  442740:	mov	w1, w0
  442744:	mov	x0, x4
  442748:	blr	x3
  44274c:	ldp	x29, x30, [sp], #80
  442750:	ret
  442754:	stp	x29, x30, [sp, #-48]!
  442758:	mov	x29, sp
  44275c:	str	x0, [sp, #24]
  442760:	ldr	x0, [sp, #24]
  442764:	str	x0, [sp, #40]
  442768:	ldr	x0, [sp, #40]
  44276c:	ldr	x0, [x0, #104]
  442770:	bl	44b778 <ferror@plt+0x47768>
  442774:	nop
  442778:	ldp	x29, x30, [sp], #48
  44277c:	ret
  442780:	stp	x29, x30, [sp, #-112]!
  442784:	mov	x29, sp
  442788:	stp	x19, x20, [sp, #16]
  44278c:	str	x0, [sp, #72]
  442790:	str	x1, [sp, #64]
  442794:	str	x2, [sp, #56]
  442798:	str	x3, [sp, #48]
  44279c:	str	x4, [sp, #40]
  4427a0:	ldr	x0, [sp, #72]
  4427a4:	str	x0, [sp, #104]
  4427a8:	ldr	x0, [sp, #56]
  4427ac:	cmp	x0, #0x0
  4427b0:	b.ge	4427c0 <ferror@plt+0x3e7b0>  // b.tcont
  4427b4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4427b8:	str	x0, [sp, #56]
  4427bc:	b	4427c4 <ferror@plt+0x3e7b4>
  4427c0:	nop
  4427c4:	ldr	x0, [sp, #104]
  4427c8:	ldr	w0, [x0, #112]
  4427cc:	ldr	x2, [sp, #56]
  4427d0:	ldr	x1, [sp, #64]
  4427d4:	bl	403db0 <read@plt>
  4427d8:	str	x0, [sp, #96]
  4427dc:	ldr	x0, [sp, #96]
  4427e0:	cmp	x0, #0x0
  4427e4:	b.ge	442858 <ferror@plt+0x3e848>  // b.tcont
  4427e8:	bl	403ef0 <__errno_location@plt>
  4427ec:	ldr	w0, [x0]
  4427f0:	str	w0, [sp, #92]
  4427f4:	ldr	x0, [sp, #48]
  4427f8:	str	xzr, [x0]
  4427fc:	ldr	w0, [sp, #92]
  442800:	cmp	w0, #0x4
  442804:	b.eq	4427c4 <ferror@plt+0x3e7b4>  // b.none
  442808:	ldr	w0, [sp, #92]
  44280c:	cmp	w0, #0xb
  442810:	b.eq	442818 <ferror@plt+0x3e808>  // b.none
  442814:	b	442820 <ferror@plt+0x3e810>
  442818:	mov	w0, #0x3                   	// #3
  44281c:	b	44287c <ferror@plt+0x3e86c>
  442820:	bl	450404 <ferror@plt+0x4c3f4>
  442824:	mov	w19, w0
  442828:	ldr	w0, [sp, #92]
  44282c:	bl	44c35c <ferror@plt+0x4834c>
  442830:	mov	w20, w0
  442834:	ldr	w0, [sp, #92]
  442838:	bl	42953c <ferror@plt+0x2552c>
  44283c:	mov	x3, x0
  442840:	mov	w2, w20
  442844:	mov	w1, w19
  442848:	ldr	x0, [sp, #40]
  44284c:	bl	40c0d8 <ferror@plt+0x80c8>
  442850:	mov	w0, #0x0                   	// #0
  442854:	b	44287c <ferror@plt+0x3e86c>
  442858:	ldr	x1, [sp, #96]
  44285c:	ldr	x0, [sp, #48]
  442860:	str	x1, [x0]
  442864:	ldr	x0, [sp, #96]
  442868:	cmp	x0, #0x0
  44286c:	b.le	442878 <ferror@plt+0x3e868>
  442870:	mov	w0, #0x1                   	// #1
  442874:	b	44287c <ferror@plt+0x3e86c>
  442878:	mov	w0, #0x2                   	// #2
  44287c:	ldp	x19, x20, [sp, #16]
  442880:	ldp	x29, x30, [sp], #112
  442884:	ret
  442888:	stp	x29, x30, [sp, #-112]!
  44288c:	mov	x29, sp
  442890:	stp	x19, x20, [sp, #16]
  442894:	str	x0, [sp, #72]
  442898:	str	x1, [sp, #64]
  44289c:	str	x2, [sp, #56]
  4428a0:	str	x3, [sp, #48]
  4428a4:	str	x4, [sp, #40]
  4428a8:	ldr	x0, [sp, #72]
  4428ac:	str	x0, [sp, #104]
  4428b0:	ldr	x0, [sp, #104]
  4428b4:	ldr	w0, [x0, #112]
  4428b8:	ldr	x2, [sp, #56]
  4428bc:	ldr	x1, [sp, #64]
  4428c0:	bl	403a80 <write@plt>
  4428c4:	str	x0, [sp, #96]
  4428c8:	ldr	x0, [sp, #96]
  4428cc:	cmp	x0, #0x0
  4428d0:	b.ge	442944 <ferror@plt+0x3e934>  // b.tcont
  4428d4:	bl	403ef0 <__errno_location@plt>
  4428d8:	ldr	w0, [x0]
  4428dc:	str	w0, [sp, #92]
  4428e0:	ldr	x0, [sp, #48]
  4428e4:	str	xzr, [x0]
  4428e8:	ldr	w0, [sp, #92]
  4428ec:	cmp	w0, #0x4
  4428f0:	b.eq	4428b0 <ferror@plt+0x3e8a0>  // b.none
  4428f4:	ldr	w0, [sp, #92]
  4428f8:	cmp	w0, #0xb
  4428fc:	b.eq	442904 <ferror@plt+0x3e8f4>  // b.none
  442900:	b	44290c <ferror@plt+0x3e8fc>
  442904:	mov	w0, #0x3                   	// #3
  442908:	b	442954 <ferror@plt+0x3e944>
  44290c:	bl	450404 <ferror@plt+0x4c3f4>
  442910:	mov	w19, w0
  442914:	ldr	w0, [sp, #92]
  442918:	bl	44c35c <ferror@plt+0x4834c>
  44291c:	mov	w20, w0
  442920:	ldr	w0, [sp, #92]
  442924:	bl	42953c <ferror@plt+0x2552c>
  442928:	mov	x3, x0
  44292c:	mov	w2, w20
  442930:	mov	w1, w19
  442934:	ldr	x0, [sp, #40]
  442938:	bl	40c0d8 <ferror@plt+0x80c8>
  44293c:	mov	w0, #0x0                   	// #0
  442940:	b	442954 <ferror@plt+0x3e944>
  442944:	ldr	x1, [sp, #96]
  442948:	ldr	x0, [sp, #48]
  44294c:	str	x1, [x0]
  442950:	mov	w0, #0x1                   	// #1
  442954:	ldp	x19, x20, [sp, #16]
  442958:	ldp	x29, x30, [sp], #112
  44295c:	ret
  442960:	stp	x29, x30, [sp, #-112]!
  442964:	mov	x29, sp
  442968:	stp	x19, x20, [sp, #16]
  44296c:	str	x0, [sp, #56]
  442970:	str	x1, [sp, #48]
  442974:	str	w2, [sp, #44]
  442978:	str	x3, [sp, #32]
  44297c:	ldr	x0, [sp, #56]
  442980:	str	x0, [sp, #96]
  442984:	ldr	w0, [sp, #44]
  442988:	cmp	w0, #0x2
  44298c:	b.eq	4429c8 <ferror@plt+0x3e9b8>  // b.none
  442990:	ldr	w0, [sp, #44]
  442994:	cmp	w0, #0x2
  442998:	b.hi	4429d4 <ferror@plt+0x3e9c4>  // b.pmore
  44299c:	ldr	w0, [sp, #44]
  4429a0:	cmp	w0, #0x0
  4429a4:	b.eq	4429bc <ferror@plt+0x3e9ac>  // b.none
  4429a8:	ldr	w0, [sp, #44]
  4429ac:	cmp	w0, #0x1
  4429b0:	b.ne	4429d4 <ferror@plt+0x3e9c4>  // b.any
  4429b4:	str	wzr, [sp, #108]
  4429b8:	b	442a00 <ferror@plt+0x3e9f0>
  4429bc:	mov	w0, #0x1                   	// #1
  4429c0:	str	w0, [sp, #108]
  4429c4:	b	442a00 <ferror@plt+0x3e9f0>
  4429c8:	mov	w0, #0x2                   	// #2
  4429cc:	str	w0, [sp, #108]
  4429d0:	b	442a00 <ferror@plt+0x3e9f0>
  4429d4:	mov	w0, #0xffffffff            	// #-1
  4429d8:	str	w0, [sp, #108]
  4429dc:	mov	x4, #0x0                   	// #0
  4429e0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4429e4:	add	x3, x0, #0x488
  4429e8:	mov	w2, #0x121                 	// #289
  4429ec:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4429f0:	add	x1, x0, #0x3b8
  4429f4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4429f8:	add	x0, x0, #0x3b0
  4429fc:	bl	4319d8 <ferror@plt+0x2d9c8>
  442a00:	ldr	x0, [sp, #48]
  442a04:	str	x0, [sp, #88]
  442a08:	ldr	x1, [sp, #88]
  442a0c:	ldr	x0, [sp, #48]
  442a10:	cmp	x1, x0
  442a14:	b.eq	442a50 <ferror@plt+0x3ea40>  // b.none
  442a18:	bl	450404 <ferror@plt+0x4c3f4>
  442a1c:	mov	w19, w0
  442a20:	mov	w0, #0x16                  	// #22
  442a24:	bl	44c35c <ferror@plt+0x4834c>
  442a28:	mov	w20, w0
  442a2c:	mov	w0, #0x16                  	// #22
  442a30:	bl	42953c <ferror@plt+0x2552c>
  442a34:	mov	x3, x0
  442a38:	mov	w2, w20
  442a3c:	mov	w1, w19
  442a40:	ldr	x0, [sp, #32]
  442a44:	bl	40c0d8 <ferror@plt+0x80c8>
  442a48:	mov	w0, #0x0                   	// #0
  442a4c:	b	442abc <ferror@plt+0x3eaac>
  442a50:	ldr	x0, [sp, #96]
  442a54:	ldr	w0, [x0, #112]
  442a58:	ldr	w2, [sp, #108]
  442a5c:	ldr	x1, [sp, #88]
  442a60:	bl	403720 <lseek@plt>
  442a64:	str	x0, [sp, #80]
  442a68:	ldr	x0, [sp, #80]
  442a6c:	cmp	x0, #0x0
  442a70:	b.ge	442ab8 <ferror@plt+0x3eaa8>  // b.tcont
  442a74:	bl	403ef0 <__errno_location@plt>
  442a78:	ldr	w0, [x0]
  442a7c:	str	w0, [sp, #76]
  442a80:	bl	450404 <ferror@plt+0x4c3f4>
  442a84:	mov	w19, w0
  442a88:	ldr	w0, [sp, #76]
  442a8c:	bl	44c35c <ferror@plt+0x4834c>
  442a90:	mov	w20, w0
  442a94:	ldr	w0, [sp, #76]
  442a98:	bl	42953c <ferror@plt+0x2552c>
  442a9c:	mov	x3, x0
  442aa0:	mov	w2, w20
  442aa4:	mov	w1, w19
  442aa8:	ldr	x0, [sp, #32]
  442aac:	bl	40c0d8 <ferror@plt+0x80c8>
  442ab0:	mov	w0, #0x0                   	// #0
  442ab4:	b	442abc <ferror@plt+0x3eaac>
  442ab8:	mov	w0, #0x1                   	// #1
  442abc:	ldp	x19, x20, [sp, #16]
  442ac0:	ldp	x29, x30, [sp], #112
  442ac4:	ret
  442ac8:	stp	x29, x30, [sp, #-64]!
  442acc:	mov	x29, sp
  442ad0:	stp	x19, x20, [sp, #16]
  442ad4:	str	x0, [sp, #40]
  442ad8:	str	x1, [sp, #32]
  442adc:	ldr	x0, [sp, #40]
  442ae0:	str	x0, [sp, #56]
  442ae4:	ldr	x0, [sp, #56]
  442ae8:	ldr	w0, [x0, #112]
  442aec:	bl	403a20 <close@plt>
  442af0:	cmp	w0, #0x0
  442af4:	b.ge	442b3c <ferror@plt+0x3eb2c>  // b.tcont
  442af8:	bl	403ef0 <__errno_location@plt>
  442afc:	ldr	w0, [x0]
  442b00:	str	w0, [sp, #52]
  442b04:	bl	450404 <ferror@plt+0x4c3f4>
  442b08:	mov	w19, w0
  442b0c:	ldr	w0, [sp, #52]
  442b10:	bl	44c35c <ferror@plt+0x4834c>
  442b14:	mov	w20, w0
  442b18:	ldr	w0, [sp, #52]
  442b1c:	bl	42953c <ferror@plt+0x2552c>
  442b20:	mov	x3, x0
  442b24:	mov	w2, w20
  442b28:	mov	w1, w19
  442b2c:	ldr	x0, [sp, #32]
  442b30:	bl	40c0d8 <ferror@plt+0x80c8>
  442b34:	mov	w0, #0x0                   	// #0
  442b38:	b	442b40 <ferror@plt+0x3eb30>
  442b3c:	mov	w0, #0x1                   	// #1
  442b40:	ldp	x19, x20, [sp, #16]
  442b44:	ldp	x29, x30, [sp], #64
  442b48:	ret
  442b4c:	stp	x29, x30, [sp, #-48]!
  442b50:	mov	x29, sp
  442b54:	str	x0, [sp, #24]
  442b58:	ldr	x0, [sp, #24]
  442b5c:	str	x0, [sp, #40]
  442b60:	ldr	x0, [sp, #40]
  442b64:	bl	4185e0 <ferror@plt+0x145d0>
  442b68:	nop
  442b6c:	ldp	x29, x30, [sp], #48
  442b70:	ret
  442b74:	stp	x29, x30, [sp, #-64]!
  442b78:	mov	x29, sp
  442b7c:	str	x0, [sp, #24]
  442b80:	str	w1, [sp, #20]
  442b84:	ldr	x0, [sp, #24]
  442b88:	str	x0, [sp, #56]
  442b8c:	mov	w1, #0x78                  	// #120
  442b90:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  442b94:	add	x0, x0, #0x860
  442b98:	bl	412684 <ferror@plt+0xe674>
  442b9c:	str	x0, [sp, #48]
  442ba0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442ba4:	add	x1, x0, #0x3c8
  442ba8:	ldr	x0, [sp, #48]
  442bac:	bl	414258 <ferror@plt+0x10248>
  442bb0:	ldr	x0, [sp, #48]
  442bb4:	str	x0, [sp, #40]
  442bb8:	ldr	x0, [sp, #40]
  442bbc:	ldr	x1, [sp, #24]
  442bc0:	str	x1, [x0, #104]
  442bc4:	ldr	x0, [sp, #24]
  442bc8:	bl	44b718 <ferror@plt+0x47708>
  442bcc:	ldr	x0, [sp, #40]
  442bd0:	ldr	w1, [sp, #20]
  442bd4:	str	w1, [x0, #112]
  442bd8:	ldr	x0, [sp, #56]
  442bdc:	ldr	w1, [x0, #112]
  442be0:	ldr	x0, [sp, #40]
  442be4:	str	w1, [x0, #96]
  442be8:	ldr	w0, [sp, #20]
  442bec:	and	w1, w0, #0xffff
  442bf0:	ldr	x0, [sp, #40]
  442bf4:	strh	w1, [x0, #100]
  442bf8:	ldr	x0, [sp, #40]
  442bfc:	add	x0, x0, #0x60
  442c00:	mov	x1, x0
  442c04:	ldr	x0, [sp, #48]
  442c08:	bl	4133fc <ferror@plt+0xf3ec>
  442c0c:	ldr	x0, [sp, #48]
  442c10:	ldp	x29, x30, [sp], #64
  442c14:	ret
  442c18:	stp	x29, x30, [sp, #-96]!
  442c1c:	mov	x29, sp
  442c20:	stp	x19, x20, [sp, #16]
  442c24:	str	x0, [sp, #56]
  442c28:	str	w1, [sp, #52]
  442c2c:	str	x2, [sp, #40]
  442c30:	ldr	x0, [sp, #56]
  442c34:	str	x0, [sp, #80]
  442c38:	str	xzr, [sp, #88]
  442c3c:	ldr	w0, [sp, #52]
  442c40:	and	w0, w0, #0x1
  442c44:	cmp	w0, #0x0
  442c48:	b.eq	442c58 <ferror@plt+0x3ec48>  // b.none
  442c4c:	ldr	x0, [sp, #88]
  442c50:	orr	x0, x0, #0x400
  442c54:	str	x0, [sp, #88]
  442c58:	ldr	w0, [sp, #52]
  442c5c:	and	w0, w0, #0x2
  442c60:	cmp	w0, #0x0
  442c64:	b.eq	442c74 <ferror@plt+0x3ec64>  // b.none
  442c68:	ldr	x0, [sp, #88]
  442c6c:	orr	x0, x0, #0x800
  442c70:	str	x0, [sp, #88]
  442c74:	ldr	x0, [sp, #80]
  442c78:	ldr	w0, [x0, #112]
  442c7c:	ldr	x2, [sp, #88]
  442c80:	mov	w1, #0x4                   	// #4
  442c84:	bl	403d00 <fcntl@plt>
  442c88:	cmn	w0, #0x1
  442c8c:	b.ne	442cd4 <ferror@plt+0x3ecc4>  // b.any
  442c90:	bl	403ef0 <__errno_location@plt>
  442c94:	ldr	w0, [x0]
  442c98:	str	w0, [sp, #76]
  442c9c:	bl	450404 <ferror@plt+0x4c3f4>
  442ca0:	mov	w19, w0
  442ca4:	ldr	w0, [sp, #76]
  442ca8:	bl	44c35c <ferror@plt+0x4834c>
  442cac:	mov	w20, w0
  442cb0:	ldr	w0, [sp, #76]
  442cb4:	bl	42953c <ferror@plt+0x2552c>
  442cb8:	mov	x3, x0
  442cbc:	mov	w2, w20
  442cc0:	mov	w1, w19
  442cc4:	ldr	x0, [sp, #40]
  442cc8:	bl	40c0d8 <ferror@plt+0x80c8>
  442ccc:	mov	w0, #0x0                   	// #0
  442cd0:	b	442cd8 <ferror@plt+0x3ecc8>
  442cd4:	mov	w0, #0x1                   	// #1
  442cd8:	ldp	x19, x20, [sp, #16]
  442cdc:	ldp	x29, x30, [sp], #96
  442ce0:	ret
  442ce4:	stp	x29, x30, [sp, #-64]!
  442ce8:	mov	x29, sp
  442cec:	str	x0, [sp, #24]
  442cf0:	str	wzr, [sp, #60]
  442cf4:	ldr	x0, [sp, #24]
  442cf8:	str	x0, [sp, #48]
  442cfc:	ldr	x0, [sp, #48]
  442d00:	ldr	w0, [x0, #112]
  442d04:	mov	w1, #0x3                   	// #3
  442d08:	bl	403d00 <fcntl@plt>
  442d0c:	sxtw	x0, w0
  442d10:	str	x0, [sp, #40]
  442d14:	ldr	x0, [sp, #40]
  442d18:	cmn	x0, #0x1
  442d1c:	b.ne	442d5c <ferror@plt+0x3ed4c>  // b.any
  442d20:	bl	403ef0 <__errno_location@plt>
  442d24:	ldr	w0, [x0]
  442d28:	str	w0, [sp, #36]
  442d2c:	ldr	w0, [sp, #36]
  442d30:	bl	42953c <ferror@plt+0x2552c>
  442d34:	ldr	w4, [sp, #36]
  442d38:	mov	x3, x0
  442d3c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442d40:	add	x2, x0, #0x3e0
  442d44:	mov	w1, #0x10                  	// #16
  442d48:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442d4c:	add	x0, x0, #0x3b0
  442d50:	bl	41a980 <ferror@plt+0x16970>
  442d54:	mov	w0, #0x0                   	// #0
  442d58:	b	442e54 <ferror@plt+0x3ee44>
  442d5c:	ldr	x0, [sp, #40]
  442d60:	and	x0, x0, #0x400
  442d64:	cmp	x0, #0x0
  442d68:	b.eq	442d78 <ferror@plt+0x3ed68>  // b.none
  442d6c:	ldr	w0, [sp, #60]
  442d70:	orr	w0, w0, #0x1
  442d74:	str	w0, [sp, #60]
  442d78:	ldr	x0, [sp, #40]
  442d7c:	and	x0, x0, #0x800
  442d80:	cmp	x0, #0x0
  442d84:	b.eq	442d94 <ferror@plt+0x3ed84>  // b.none
  442d88:	ldr	w0, [sp, #60]
  442d8c:	orr	w0, w0, #0x2
  442d90:	str	w0, [sp, #60]
  442d94:	ldr	x0, [sp, #40]
  442d98:	and	x0, x0, #0x3
  442d9c:	cmp	x0, #0x2
  442da0:	b.eq	442e08 <ferror@plt+0x3edf8>  // b.none
  442da4:	cmp	x0, #0x2
  442da8:	b.gt	442e2c <ferror@plt+0x3ee1c>
  442dac:	cmp	x0, #0x0
  442db0:	b.eq	442dc0 <ferror@plt+0x3edb0>  // b.none
  442db4:	cmp	x0, #0x1
  442db8:	b.eq	442de4 <ferror@plt+0x3edd4>  // b.none
  442dbc:	b	442e2c <ferror@plt+0x3ee1c>
  442dc0:	ldr	x0, [sp, #24]
  442dc4:	ldrb	w1, [x0, #94]
  442dc8:	orr	w1, w1, #0x8
  442dcc:	strb	w1, [x0, #94]
  442dd0:	ldr	x0, [sp, #24]
  442dd4:	ldrb	w1, [x0, #94]
  442dd8:	and	w1, w1, #0xffffffef
  442ddc:	strb	w1, [x0, #94]
  442de0:	b	442e50 <ferror@plt+0x3ee40>
  442de4:	ldr	x0, [sp, #24]
  442de8:	ldrb	w1, [x0, #94]
  442dec:	and	w1, w1, #0xfffffff7
  442df0:	strb	w1, [x0, #94]
  442df4:	ldr	x0, [sp, #24]
  442df8:	ldrb	w1, [x0, #94]
  442dfc:	orr	w1, w1, #0x10
  442e00:	strb	w1, [x0, #94]
  442e04:	b	442e50 <ferror@plt+0x3ee40>
  442e08:	ldr	x0, [sp, #24]
  442e0c:	ldrb	w1, [x0, #94]
  442e10:	orr	w1, w1, #0x8
  442e14:	strb	w1, [x0, #94]
  442e18:	ldr	x0, [sp, #24]
  442e1c:	ldrb	w1, [x0, #94]
  442e20:	orr	w1, w1, #0x10
  442e24:	strb	w1, [x0, #94]
  442e28:	b	442e50 <ferror@plt+0x3ee40>
  442e2c:	mov	x4, #0x0                   	// #0
  442e30:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442e34:	add	x3, x0, #0x498
  442e38:	mov	w2, #0x1b8                 	// #440
  442e3c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442e40:	add	x1, x0, #0x3b8
  442e44:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442e48:	add	x0, x0, #0x3b0
  442e4c:	bl	4319d8 <ferror@plt+0x2d9c8>
  442e50:	ldr	w0, [sp, #60]
  442e54:	ldp	x29, x30, [sp], #64
  442e58:	ret
  442e5c:	stp	x29, x30, [sp, #-224]!
  442e60:	mov	x29, sp
  442e64:	stp	x19, x20, [sp, #16]
  442e68:	str	x0, [sp, #56]
  442e6c:	str	x1, [sp, #48]
  442e70:	str	x2, [sp, #40]
  442e74:	ldr	x0, [sp, #56]
  442e78:	cmp	x0, #0x0
  442e7c:	b.ne	442ea4 <ferror@plt+0x3ee94>  // b.any
  442e80:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442e84:	add	x2, x0, #0x418
  442e88:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442e8c:	add	x1, x0, #0x4b0
  442e90:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442e94:	add	x0, x0, #0x3b0
  442e98:	bl	41aa2c <ferror@plt+0x16a1c>
  442e9c:	mov	x0, #0x0                   	// #0
  442ea0:	b	443330 <ferror@plt+0x3f320>
  442ea4:	ldr	x0, [sp, #48]
  442ea8:	cmp	x0, #0x0
  442eac:	b.ne	442ed4 <ferror@plt+0x3eec4>  // b.any
  442eb0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442eb4:	add	x2, x0, #0x430
  442eb8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442ebc:	add	x1, x0, #0x4b0
  442ec0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442ec4:	add	x0, x0, #0x3b0
  442ec8:	bl	41aa2c <ferror@plt+0x16a1c>
  442ecc:	mov	x0, #0x0                   	// #0
  442ed0:	b	443330 <ferror@plt+0x3f320>
  442ed4:	ldr	x0, [sp, #40]
  442ed8:	cmp	x0, #0x0
  442edc:	b.eq	442f14 <ferror@plt+0x3ef04>  // b.none
  442ee0:	ldr	x0, [sp, #40]
  442ee4:	ldr	x0, [x0]
  442ee8:	cmp	x0, #0x0
  442eec:	b.eq	442f14 <ferror@plt+0x3ef04>  // b.none
  442ef0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442ef4:	add	x2, x0, #0x440
  442ef8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442efc:	add	x1, x0, #0x4b0
  442f00:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442f04:	add	x0, x0, #0x3b0
  442f08:	bl	41aa2c <ferror@plt+0x16a1c>
  442f0c:	mov	x0, #0x0                   	// #0
  442f10:	b	443330 <ferror@plt+0x3f320>
  442f14:	ldr	x0, [sp, #48]
  442f18:	ldrb	w0, [x0]
  442f1c:	cmp	w0, #0x77
  442f20:	b.eq	442f48 <ferror@plt+0x3ef38>  // b.none
  442f24:	cmp	w0, #0x77
  442f28:	b.gt	442f60 <ferror@plt+0x3ef50>
  442f2c:	cmp	w0, #0x61
  442f30:	b.eq	442f54 <ferror@plt+0x3ef44>  // b.none
  442f34:	cmp	w0, #0x72
  442f38:	b.ne	442f60 <ferror@plt+0x3ef50>  // b.any
  442f3c:	mov	w0, #0x1                   	// #1
  442f40:	str	w0, [sp, #216]
  442f44:	b	442f84 <ferror@plt+0x3ef74>
  442f48:	mov	w0, #0x2                   	// #2
  442f4c:	str	w0, [sp, #216]
  442f50:	b	442f84 <ferror@plt+0x3ef74>
  442f54:	mov	w0, #0x4                   	// #4
  442f58:	str	w0, [sp, #216]
  442f5c:	b	442f84 <ferror@plt+0x3ef74>
  442f60:	ldr	x3, [sp, #48]
  442f64:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442f68:	add	x2, x0, #0x468
  442f6c:	mov	w1, #0x10                  	// #16
  442f70:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442f74:	add	x0, x0, #0x3b0
  442f78:	bl	41a980 <ferror@plt+0x16970>
  442f7c:	mov	x0, #0x0                   	// #0
  442f80:	b	443330 <ferror@plt+0x3f320>
  442f84:	ldr	x0, [sp, #48]
  442f88:	add	x0, x0, #0x1
  442f8c:	ldrb	w0, [x0]
  442f90:	cmp	w0, #0x0
  442f94:	b.eq	442fe8 <ferror@plt+0x3efd8>  // b.none
  442f98:	cmp	w0, #0x2b
  442f9c:	b.ne	442fc4 <ferror@plt+0x3efb4>  // b.any
  442fa0:	ldr	x0, [sp, #48]
  442fa4:	add	x0, x0, #0x2
  442fa8:	ldrb	w0, [x0]
  442fac:	cmp	w0, #0x0
  442fb0:	b.ne	442fc4 <ferror@plt+0x3efb4>  // b.any
  442fb4:	ldr	w0, [sp, #216]
  442fb8:	orr	w0, w0, #0x8
  442fbc:	str	w0, [sp, #216]
  442fc0:	b	442fec <ferror@plt+0x3efdc>
  442fc4:	ldr	x3, [sp, #48]
  442fc8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442fcc:	add	x2, x0, #0x468
  442fd0:	mov	w1, #0x10                  	// #16
  442fd4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  442fd8:	add	x0, x0, #0x3b0
  442fdc:	bl	41a980 <ferror@plt+0x16970>
  442fe0:	mov	x0, #0x0                   	// #0
  442fe4:	b	443330 <ferror@plt+0x3f320>
  442fe8:	nop
  442fec:	ldr	w0, [sp, #216]
  442ff0:	cmp	w0, #0xc
  442ff4:	b.eq	4430a0 <ferror@plt+0x3f090>  // b.none
  442ff8:	ldr	w0, [sp, #216]
  442ffc:	cmp	w0, #0xc
  443000:	b.hi	4430ac <ferror@plt+0x3f09c>  // b.pmore
  443004:	ldr	w0, [sp, #216]
  443008:	cmp	w0, #0xa
  44300c:	b.eq	443094 <ferror@plt+0x3f084>  // b.none
  443010:	ldr	w0, [sp, #216]
  443014:	cmp	w0, #0xa
  443018:	b.hi	4430ac <ferror@plt+0x3f09c>  // b.pmore
  44301c:	ldr	w0, [sp, #216]
  443020:	cmp	w0, #0x9
  443024:	b.eq	443088 <ferror@plt+0x3f078>  // b.none
  443028:	ldr	w0, [sp, #216]
  44302c:	cmp	w0, #0x9
  443030:	b.hi	4430ac <ferror@plt+0x3f09c>  // b.pmore
  443034:	ldr	w0, [sp, #216]
  443038:	cmp	w0, #0x4
  44303c:	b.eq	44307c <ferror@plt+0x3f06c>  // b.none
  443040:	ldr	w0, [sp, #216]
  443044:	cmp	w0, #0x4
  443048:	b.hi	4430ac <ferror@plt+0x3f09c>  // b.pmore
  44304c:	ldr	w0, [sp, #216]
  443050:	cmp	w0, #0x1
  443054:	b.eq	443068 <ferror@plt+0x3f058>  // b.none
  443058:	ldr	w0, [sp, #216]
  44305c:	cmp	w0, #0x2
  443060:	b.eq	443070 <ferror@plt+0x3f060>  // b.none
  443064:	b	4430ac <ferror@plt+0x3f09c>
  443068:	str	wzr, [sp, #220]
  44306c:	b	4430d0 <ferror@plt+0x3f0c0>
  443070:	mov	w0, #0x241                 	// #577
  443074:	str	w0, [sp, #220]
  443078:	b	4430d0 <ferror@plt+0x3f0c0>
  44307c:	mov	w0, #0x441                 	// #1089
  443080:	str	w0, [sp, #220]
  443084:	b	4430d0 <ferror@plt+0x3f0c0>
  443088:	mov	w0, #0x2                   	// #2
  44308c:	str	w0, [sp, #220]
  443090:	b	4430d0 <ferror@plt+0x3f0c0>
  443094:	mov	w0, #0x242                 	// #578
  443098:	str	w0, [sp, #220]
  44309c:	b	4430d0 <ferror@plt+0x3f0c0>
  4430a0:	mov	w0, #0x442                 	// #1090
  4430a4:	str	w0, [sp, #220]
  4430a8:	b	4430d0 <ferror@plt+0x3f0c0>
  4430ac:	mov	x4, #0x0                   	// #0
  4430b0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4430b4:	add	x3, x0, #0x4c8
  4430b8:	mov	w2, #0x20b                 	// #523
  4430bc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4430c0:	add	x1, x0, #0x3b8
  4430c4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4430c8:	add	x0, x0, #0x3b0
  4430cc:	bl	4319d8 <ferror@plt+0x2d9c8>
  4430d0:	mov	w0, #0x1b6                 	// #438
  4430d4:	str	w0, [sp, #212]
  4430d8:	ldr	w2, [sp, #212]
  4430dc:	ldr	w1, [sp, #220]
  4430e0:	ldr	x0, [sp, #56]
  4430e4:	bl	403810 <open@plt>
  4430e8:	str	w0, [sp, #208]
  4430ec:	ldr	w0, [sp, #208]
  4430f0:	cmn	w0, #0x1
  4430f4:	b.ne	44313c <ferror@plt+0x3f12c>  // b.any
  4430f8:	bl	403ef0 <__errno_location@plt>
  4430fc:	ldr	w0, [x0]
  443100:	str	w0, [sp, #192]
  443104:	bl	40c7fc <ferror@plt+0x87ec>
  443108:	mov	w19, w0
  44310c:	ldr	w0, [sp, #192]
  443110:	bl	40c848 <ferror@plt+0x8838>
  443114:	mov	w20, w0
  443118:	ldr	w0, [sp, #192]
  44311c:	bl	42953c <ferror@plt+0x2552c>
  443120:	mov	x3, x0
  443124:	mov	w2, w20
  443128:	mov	w1, w19
  44312c:	ldr	x0, [sp, #40]
  443130:	bl	40c0d8 <ferror@plt+0x80c8>
  443134:	mov	x0, #0x0                   	// #0
  443138:	b	443330 <ferror@plt+0x3f320>
  44313c:	add	x0, sp, #0x40
  443140:	mov	x1, x0
  443144:	ldr	w0, [sp, #208]
  443148:	bl	452d10 <ferror@plt+0x4ed00>
  44314c:	cmn	w0, #0x1
  443150:	b.ne	4431a0 <ferror@plt+0x3f190>  // b.any
  443154:	bl	403ef0 <__errno_location@plt>
  443158:	ldr	w0, [x0]
  44315c:	str	w0, [sp, #196]
  443160:	ldr	w0, [sp, #208]
  443164:	bl	403a20 <close@plt>
  443168:	bl	40c7fc <ferror@plt+0x87ec>
  44316c:	mov	w19, w0
  443170:	ldr	w0, [sp, #196]
  443174:	bl	40c848 <ferror@plt+0x8838>
  443178:	mov	w20, w0
  44317c:	ldr	w0, [sp, #196]
  443180:	bl	42953c <ferror@plt+0x2552c>
  443184:	mov	x3, x0
  443188:	mov	w2, w20
  44318c:	mov	w1, w19
  443190:	ldr	x0, [sp, #40]
  443194:	bl	40c0d8 <ferror@plt+0x80c8>
  443198:	mov	x0, #0x0                   	// #0
  44319c:	b	443330 <ferror@plt+0x3f320>
  4431a0:	mov	x1, #0x78                  	// #120
  4431a4:	mov	x0, #0x1                   	// #1
  4431a8:	bl	418798 <ferror@plt+0x14788>
  4431ac:	str	x0, [sp, #200]
  4431b0:	ldr	w0, [sp, #80]
  4431b4:	and	w0, w0, #0xf000
  4431b8:	cmp	w0, #0x8, lsl #12
  4431bc:	b.eq	4431e0 <ferror@plt+0x3f1d0>  // b.none
  4431c0:	ldr	w0, [sp, #80]
  4431c4:	and	w0, w0, #0xf000
  4431c8:	cmp	w0, #0x2, lsl #12
  4431cc:	b.eq	4431e0 <ferror@plt+0x3f1d0>  // b.none
  4431d0:	ldr	w0, [sp, #80]
  4431d4:	and	w0, w0, #0xf000
  4431d8:	cmp	w0, #0x6, lsl #12
  4431dc:	b.ne	4431e8 <ferror@plt+0x3f1d8>  // b.any
  4431e0:	mov	w0, #0x1                   	// #1
  4431e4:	b	4431ec <ferror@plt+0x3f1dc>
  4431e8:	mov	w0, #0x0                   	// #0
  4431ec:	and	w0, w0, #0x1
  4431f0:	and	w2, w0, #0xff
  4431f4:	ldr	x1, [sp, #200]
  4431f8:	ldrb	w0, [x1, #94]
  4431fc:	bfi	w0, w2, #5, #1
  443200:	strb	w0, [x1, #94]
  443204:	ldr	w0, [sp, #216]
  443208:	cmp	w0, #0xc
  44320c:	b.eq	4432b0 <ferror@plt+0x3f2a0>  // b.none
  443210:	ldr	w0, [sp, #216]
  443214:	cmp	w0, #0xc
  443218:	b.hi	4432d4 <ferror@plt+0x3f2c4>  // b.pmore
  44321c:	ldr	w0, [sp, #216]
  443220:	cmp	w0, #0xa
  443224:	b.hi	4432d4 <ferror@plt+0x3f2c4>  // b.pmore
  443228:	ldr	w0, [sp, #216]
  44322c:	cmp	w0, #0x9
  443230:	b.cs	4432b0 <ferror@plt+0x3f2a0>  // b.hs, b.nlast
  443234:	ldr	w0, [sp, #216]
  443238:	cmp	w0, #0x4
  44323c:	b.eq	44328c <ferror@plt+0x3f27c>  // b.none
  443240:	ldr	w0, [sp, #216]
  443244:	cmp	w0, #0x4
  443248:	b.hi	4432d4 <ferror@plt+0x3f2c4>  // b.pmore
  44324c:	ldr	w0, [sp, #216]
  443250:	cmp	w0, #0x1
  443254:	b.eq	443268 <ferror@plt+0x3f258>  // b.none
  443258:	ldr	w0, [sp, #216]
  44325c:	cmp	w0, #0x2
  443260:	b.eq	44328c <ferror@plt+0x3f27c>  // b.none
  443264:	b	4432d4 <ferror@plt+0x3f2c4>
  443268:	ldr	x0, [sp, #200]
  44326c:	ldrb	w1, [x0, #94]
  443270:	orr	w1, w1, #0x8
  443274:	strb	w1, [x0, #94]
  443278:	ldr	x0, [sp, #200]
  44327c:	ldrb	w1, [x0, #94]
  443280:	and	w1, w1, #0xffffffef
  443284:	strb	w1, [x0, #94]
  443288:	b	4432f8 <ferror@plt+0x3f2e8>
  44328c:	ldr	x0, [sp, #200]
  443290:	ldrb	w1, [x0, #94]
  443294:	and	w1, w1, #0xfffffff7
  443298:	strb	w1, [x0, #94]
  44329c:	ldr	x0, [sp, #200]
  4432a0:	ldrb	w1, [x0, #94]
  4432a4:	orr	w1, w1, #0x10
  4432a8:	strb	w1, [x0, #94]
  4432ac:	b	4432f8 <ferror@plt+0x3f2e8>
  4432b0:	ldr	x0, [sp, #200]
  4432b4:	ldrb	w1, [x0, #94]
  4432b8:	orr	w1, w1, #0x8
  4432bc:	strb	w1, [x0, #94]
  4432c0:	ldr	x0, [sp, #200]
  4432c4:	ldrb	w1, [x0, #94]
  4432c8:	orr	w1, w1, #0x10
  4432cc:	strb	w1, [x0, #94]
  4432d0:	b	4432f8 <ferror@plt+0x3f2e8>
  4432d4:	mov	x4, #0x0                   	// #0
  4432d8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4432dc:	add	x3, x0, #0x4c8
  4432e0:	mov	w2, #0x23d                 	// #573
  4432e4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4432e8:	add	x1, x0, #0x3b8
  4432ec:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4432f0:	add	x0, x0, #0x3b0
  4432f4:	bl	4319d8 <ferror@plt+0x2d9c8>
  4432f8:	ldr	x0, [sp, #200]
  4432fc:	bl	44b658 <ferror@plt+0x47648>
  443300:	ldr	x0, [sp, #200]
  443304:	ldrb	w1, [x0, #94]
  443308:	orr	w1, w1, #0x4
  44330c:	strb	w1, [x0, #94]
  443310:	ldr	x0, [sp, #200]
  443314:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  443318:	add	x1, x1, #0x890
  44331c:	str	x1, [x0, #8]
  443320:	ldr	x0, [sp, #200]
  443324:	ldr	w1, [sp, #208]
  443328:	str	w1, [x0, #112]
  44332c:	ldr	x0, [sp, #200]
  443330:	ldp	x19, x20, [sp, #16]
  443334:	ldp	x29, x30, [sp], #224
  443338:	ret
  44333c:	stp	x29, x30, [sp, #-176]!
  443340:	mov	x29, sp
  443344:	str	w0, [sp, #28]
  443348:	mov	x1, #0x78                  	// #120
  44334c:	mov	x0, #0x1                   	// #1
  443350:	bl	418798 <ferror@plt+0x14788>
  443354:	str	x0, [sp, #168]
  443358:	ldr	x0, [sp, #168]
  44335c:	str	x0, [sp, #160]
  443360:	ldr	x0, [sp, #160]
  443364:	bl	44b658 <ferror@plt+0x47648>
  443368:	ldr	x0, [sp, #160]
  44336c:	adrp	x1, 4af000 <ferror@plt+0xaaff0>
  443370:	add	x1, x1, #0x890
  443374:	str	x1, [x0, #8]
  443378:	ldr	x0, [sp, #168]
  44337c:	ldr	w1, [sp, #28]
  443380:	str	w1, [x0, #112]
  443384:	ldr	x0, [sp, #168]
  443388:	ldr	w0, [x0, #112]
  44338c:	add	x1, sp, #0x20
  443390:	bl	452d10 <ferror@plt+0x4ed00>
  443394:	cmp	w0, #0x0
  443398:	b.ne	4433f4 <ferror@plt+0x3f3e4>  // b.any
  44339c:	ldr	w0, [sp, #48]
  4433a0:	and	w0, w0, #0xf000
  4433a4:	cmp	w0, #0x8, lsl #12
  4433a8:	b.eq	4433cc <ferror@plt+0x3f3bc>  // b.none
  4433ac:	ldr	w0, [sp, #48]
  4433b0:	and	w0, w0, #0xf000
  4433b4:	cmp	w0, #0x2, lsl #12
  4433b8:	b.eq	4433cc <ferror@plt+0x3f3bc>  // b.none
  4433bc:	ldr	w0, [sp, #48]
  4433c0:	and	w0, w0, #0xf000
  4433c4:	cmp	w0, #0x6, lsl #12
  4433c8:	b.ne	4433d4 <ferror@plt+0x3f3c4>  // b.any
  4433cc:	mov	w0, #0x1                   	// #1
  4433d0:	b	4433d8 <ferror@plt+0x3f3c8>
  4433d4:	mov	w0, #0x0                   	// #0
  4433d8:	and	w0, w0, #0x1
  4433dc:	and	w2, w0, #0xff
  4433e0:	ldr	x1, [sp, #160]
  4433e4:	ldrb	w0, [x1, #94]
  4433e8:	bfi	w0, w2, #5, #1
  4433ec:	strb	w0, [x1, #94]
  4433f0:	b	443404 <ferror@plt+0x3f3f4>
  4433f4:	ldr	x0, [sp, #160]
  4433f8:	ldrb	w1, [x0, #94]
  4433fc:	and	w1, w1, #0xffffffdf
  443400:	strb	w1, [x0, #94]
  443404:	ldr	x0, [sp, #160]
  443408:	bl	442ce4 <ferror@plt+0x3ecd4>
  44340c:	ldr	x0, [sp, #160]
  443410:	ldp	x29, x30, [sp], #176
  443414:	ret
  443418:	sub	sp, sp, #0x20
  44341c:	str	x0, [sp, #8]
  443420:	ldr	x0, [sp, #8]
  443424:	str	x0, [sp, #24]
  443428:	ldr	x0, [sp, #24]
  44342c:	ldr	w0, [x0, #112]
  443430:	add	sp, sp, #0x20
  443434:	ret
  443438:	stp	x29, x30, [sp, #-16]!
  44343c:	mov	x29, sp
  443440:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  443444:	add	x0, x0, #0x10
  443448:	ldr	w0, [x0]
  44344c:	cmp	w0, #0x0
  443450:	b.ne	443470 <ferror@plt+0x3f460>  // b.any
  443454:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443458:	add	x0, x0, #0x4e0
  44345c:	bl	42132c <ferror@plt+0x1d31c>
  443460:	mov	w1, w0
  443464:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  443468:	add	x0, x0, #0x10
  44346c:	str	w1, [x0]
  443470:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  443474:	add	x0, x0, #0x10
  443478:	ldr	w0, [x0]
  44347c:	ldp	x29, x30, [sp], #16
  443480:	ret
  443484:	stp	x29, x30, [sp, #-16]!
  443488:	mov	x29, sp
  44348c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  443490:	add	x0, x0, #0x14
  443494:	ldr	w0, [x0]
  443498:	cmp	w0, #0x0
  44349c:	b.ne	4434bc <ferror@plt+0x3f4ac>  // b.any
  4434a0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4434a4:	add	x0, x0, #0x4f8
  4434a8:	bl	42132c <ferror@plt+0x1d31c>
  4434ac:	mov	w1, w0
  4434b0:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4434b4:	add	x0, x0, #0x14
  4434b8:	str	w1, [x0]
  4434bc:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4434c0:	add	x0, x0, #0x14
  4434c4:	ldr	w0, [x0]
  4434c8:	ldp	x29, x30, [sp], #16
  4434cc:	ret
  4434d0:	sub	sp, sp, #0x70
  4434d4:	stp	x29, x30, [sp, #32]
  4434d8:	add	x29, sp, #0x20
  4434dc:	str	x0, [sp, #104]
  4434e0:	str	x1, [sp, #96]
  4434e4:	str	x2, [sp, #88]
  4434e8:	str	w3, [sp, #84]
  4434ec:	str	x4, [sp, #72]
  4434f0:	str	x5, [sp, #64]
  4434f4:	str	x6, [sp, #56]
  4434f8:	str	x7, [sp, #48]
  4434fc:	ldr	x0, [sp, #96]
  443500:	cmp	x0, #0x0
  443504:	b.ne	44352c <ferror@plt+0x3f51c>  // b.any
  443508:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44350c:	add	x2, x0, #0x518
  443510:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443514:	add	x1, x0, #0xb18
  443518:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44351c:	add	x0, x0, #0x528
  443520:	bl	41aa2c <ferror@plt+0x16a1c>
  443524:	mov	w0, #0x0                   	// #0
  443528:	b	443560 <ferror@plt+0x3f550>
  44352c:	ldr	x0, [sp, #48]
  443530:	str	x0, [sp, #16]
  443534:	str	xzr, [sp, #8]
  443538:	str	xzr, [sp]
  44353c:	mov	x7, #0x0                   	// #0
  443540:	ldr	x6, [sp, #56]
  443544:	ldr	x5, [sp, #64]
  443548:	ldr	x4, [sp, #72]
  44354c:	ldr	w3, [sp, #84]
  443550:	ldr	x2, [sp, #88]
  443554:	ldr	x1, [sp, #96]
  443558:	ldr	x0, [sp, #104]
  44355c:	bl	443e10 <ferror@plt+0x3fe00>
  443560:	ldp	x29, x30, [sp, #32]
  443564:	add	sp, sp, #0x70
  443568:	ret
  44356c:	stp	x29, x30, [sp, #-32]!
  443570:	mov	x29, sp
  443574:	str	x0, [sp, #24]
  443578:	ldr	x0, [sp, #24]
  44357c:	ldr	w0, [x0]
  443580:	cmp	w0, #0x0
  443584:	b.lt	4435a8 <ferror@plt+0x3f598>  // b.tstop
  443588:	ldr	x0, [sp, #24]
  44358c:	ldr	w0, [x0]
  443590:	mov	x1, #0x0                   	// #0
  443594:	bl	428c14 <ferror@plt+0x24c04>
  443598:	ldr	x0, [sp, #24]
  44359c:	mov	w1, #0xffffffff            	// #-1
  4435a0:	str	w1, [x0]
  4435a4:	b	4435ac <ferror@plt+0x3f59c>
  4435a8:	nop
  4435ac:	ldp	x29, x30, [sp], #32
  4435b0:	ret
  4435b4:	mov	x12, #0x1050                	// #4176
  4435b8:	sub	sp, sp, x12
  4435bc:	stp	x29, x30, [sp]
  4435c0:	mov	x29, sp
  4435c4:	str	x19, [sp, #16]
  4435c8:	str	x0, [sp, #56]
  4435cc:	str	w1, [sp, #52]
  4435d0:	str	x2, [sp, #40]
  4435d4:	add	x0, sp, #0x40
  4435d8:	mov	x2, #0x1000                	// #4096
  4435dc:	mov	x1, x0
  4435e0:	ldr	w0, [sp, #52]
  4435e4:	bl	403db0 <read@plt>
  4435e8:	str	x0, [sp, #4168]
  4435ec:	ldr	x0, [sp, #4168]
  4435f0:	cmp	x0, #0x0
  4435f4:	b.ne	443600 <ferror@plt+0x3f5f0>  // b.any
  4435f8:	mov	w0, #0x2                   	// #2
  4435fc:	b	443678 <ferror@plt+0x3f668>
  443600:	ldr	x0, [sp, #4168]
  443604:	cmp	x0, #0x0
  443608:	b.le	443628 <ferror@plt+0x3f618>
  44360c:	add	x0, sp, #0x40
  443610:	ldr	x2, [sp, #4168]
  443614:	mov	x1, x0
  443618:	ldr	x0, [sp, #56]
  44361c:	bl	42c9bc <ferror@plt+0x289ac>
  443620:	mov	w0, #0x1                   	// #1
  443624:	b	443678 <ferror@plt+0x3f668>
  443628:	bl	403ef0 <__errno_location@plt>
  44362c:	ldr	w0, [x0]
  443630:	cmp	w0, #0x4
  443634:	b.ne	44363c <ferror@plt+0x3f62c>  // b.any
  443638:	b	4435d4 <ferror@plt+0x3f5c4>
  44363c:	bl	403ef0 <__errno_location@plt>
  443640:	ldr	w0, [x0]
  443644:	str	w0, [sp, #4164]
  443648:	bl	443438 <ferror@plt+0x3f428>
  44364c:	mov	w19, w0
  443650:	ldr	w0, [sp, #4164]
  443654:	bl	42953c <ferror@plt+0x2552c>
  443658:	mov	x4, x0
  44365c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443660:	add	x3, x0, #0x530
  443664:	mov	w2, #0x1                   	// #1
  443668:	mov	w1, w19
  44366c:	ldr	x0, [sp, #40]
  443670:	bl	40bfd4 <ferror@plt+0x7fc4>
  443674:	mov	w0, #0x0                   	// #0
  443678:	ldr	x19, [sp, #16]
  44367c:	ldp	x29, x30, [sp]
  443680:	mov	x12, #0x1050                	// #4176
  443684:	add	sp, sp, x12
  443688:	ret
  44368c:	sub	sp, sp, #0x180
  443690:	stp	x29, x30, [sp, #80]
  443694:	add	x29, sp, #0x50
  443698:	str	x19, [sp, #96]
  44369c:	str	x0, [sp, #168]
  4436a0:	str	x1, [sp, #160]
  4436a4:	str	x2, [sp, #152]
  4436a8:	str	w3, [sp, #148]
  4436ac:	str	x4, [sp, #136]
  4436b0:	str	x5, [sp, #128]
  4436b4:	str	x6, [sp, #120]
  4436b8:	str	x7, [sp, #112]
  4436bc:	mov	w0, #0xffffffff            	// #-1
  4436c0:	str	w0, [sp, #332]
  4436c4:	mov	w0, #0xffffffff            	// #-1
  4436c8:	str	w0, [sp, #328]
  4436cc:	str	xzr, [sp, #376]
  4436d0:	str	xzr, [sp, #368]
  4436d4:	ldr	x0, [sp, #160]
  4436d8:	cmp	x0, #0x0
  4436dc:	b.ne	443704 <ferror@plt+0x3f6f4>  // b.any
  4436e0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4436e4:	add	x2, x0, #0x518
  4436e8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4436ec:	add	x1, x0, #0xb28
  4436f0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4436f4:	add	x0, x0, #0x528
  4436f8:	bl	41aa2c <ferror@plt+0x16a1c>
  4436fc:	mov	w0, #0x0                   	// #0
  443700:	b	443e00 <ferror@plt+0x3fdf0>
  443704:	ldr	w0, [sp, #148]
  443708:	and	w0, w0, #0x2
  44370c:	cmp	w0, #0x0
  443710:	b.eq	443738 <ferror@plt+0x3f728>  // b.none
  443714:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443718:	add	x2, x0, #0x560
  44371c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443720:	add	x1, x0, #0xb28
  443724:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443728:	add	x0, x0, #0x528
  44372c:	bl	41aa2c <ferror@plt+0x16a1c>
  443730:	mov	w0, #0x0                   	// #0
  443734:	b	443e00 <ferror@plt+0x3fdf0>
  443738:	ldr	x0, [sp, #120]
  44373c:	cmp	x0, #0x0
  443740:	b.eq	443778 <ferror@plt+0x3f768>  // b.none
  443744:	ldr	w0, [sp, #148]
  443748:	and	w0, w0, #0x8
  44374c:	cmp	w0, #0x0
  443750:	b.eq	443778 <ferror@plt+0x3f768>  // b.none
  443754:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443758:	add	x2, x0, #0x588
  44375c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443760:	add	x1, x0, #0xb28
  443764:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443768:	add	x0, x0, #0x528
  44376c:	bl	41aa2c <ferror@plt+0x16a1c>
  443770:	mov	w0, #0x0                   	// #0
  443774:	b	443e00 <ferror@plt+0x3fdf0>
  443778:	ldr	x0, [sp, #112]
  44377c:	cmp	x0, #0x0
  443780:	b.eq	4437b8 <ferror@plt+0x3f7a8>  // b.none
  443784:	ldr	w0, [sp, #148]
  443788:	and	w0, w0, #0x10
  44378c:	cmp	w0, #0x0
  443790:	b.eq	4437b8 <ferror@plt+0x3f7a8>  // b.none
  443794:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443798:	add	x2, x0, #0x5d0
  44379c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4437a0:	add	x1, x0, #0xb28
  4437a4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4437a8:	add	x0, x0, #0x528
  4437ac:	bl	41aa2c <ferror@plt+0x16a1c>
  4437b0:	mov	w0, #0x0                   	// #0
  4437b4:	b	443e00 <ferror@plt+0x3fdf0>
  4437b8:	ldr	x0, [sp, #120]
  4437bc:	cmp	x0, #0x0
  4437c0:	b.eq	4437cc <ferror@plt+0x3f7bc>  // b.none
  4437c4:	ldr	x0, [sp, #120]
  4437c8:	str	xzr, [x0]
  4437cc:	ldr	x0, [sp, #112]
  4437d0:	cmp	x0, #0x0
  4437d4:	b.eq	4437e0 <ferror@plt+0x3f7d0>  // b.none
  4437d8:	ldr	x0, [sp, #112]
  4437dc:	str	xzr, [x0]
  4437e0:	ldr	w0, [sp, #148]
  4437e4:	and	w0, w0, #0x1
  4437e8:	cmp	w0, #0x0
  4437ec:	cset	w0, eq  // eq = none
  4437f0:	and	w0, w0, #0xff
  4437f4:	mov	w8, w0
  4437f8:	ldr	w0, [sp, #148]
  4437fc:	and	w0, w0, #0x4
  443800:	cmp	w0, #0x0
  443804:	cset	w0, ne  // ne = any
  443808:	and	w0, w0, #0xff
  44380c:	mov	w9, w0
  443810:	ldr	w0, [sp, #148]
  443814:	and	w0, w0, #0x80
  443818:	cmp	w0, #0x0
  44381c:	cset	w0, ne  // ne = any
  443820:	and	w0, w0, #0xff
  443824:	mov	w6, w0
  443828:	ldr	w0, [sp, #148]
  44382c:	and	w0, w0, #0x8
  443830:	cmp	w0, #0x0
  443834:	cset	w0, ne  // ne = any
  443838:	and	w0, w0, #0xff
  44383c:	mov	w7, w0
  443840:	ldr	w0, [sp, #148]
  443844:	and	w0, w0, #0x10
  443848:	cmp	w0, #0x0
  44384c:	cset	w0, ne  // ne = any
  443850:	and	w0, w0, #0xff
  443854:	mov	w3, w0
  443858:	ldr	w0, [sp, #148]
  44385c:	and	w0, w0, #0x20
  443860:	cmp	w0, #0x0
  443864:	cset	w0, ne  // ne = any
  443868:	and	w0, w0, #0xff
  44386c:	mov	w4, w0
  443870:	ldr	w0, [sp, #148]
  443874:	and	w0, w0, #0x40
  443878:	cmp	w0, #0x0
  44387c:	cset	w0, ne  // ne = any
  443880:	and	w0, w0, #0xff
  443884:	mov	w5, w0
  443888:	ldr	x0, [sp, #120]
  44388c:	cmp	x0, #0x0
  443890:	b.eq	44389c <ferror@plt+0x3f88c>  // b.none
  443894:	add	x0, sp, #0x14c
  443898:	b	4438a0 <ferror@plt+0x3f890>
  44389c:	mov	x0, #0x0                   	// #0
  4438a0:	ldr	x1, [sp, #112]
  4438a4:	cmp	x1, #0x0
  4438a8:	b.eq	4438b4 <ferror@plt+0x3f8a4>  // b.none
  4438ac:	add	x1, sp, #0x148
  4438b0:	b	4438b8 <ferror@plt+0x3f8a8>
  4438b4:	mov	x1, #0x0                   	// #0
  4438b8:	ldr	x2, [sp, #392]
  4438bc:	str	x2, [sp, #72]
  4438c0:	str	x1, [sp, #64]
  4438c4:	str	x0, [sp, #56]
  4438c8:	str	xzr, [sp, #48]
  4438cc:	add	x0, sp, #0x144
  4438d0:	str	x0, [sp, #40]
  4438d4:	ldr	x0, [sp, #128]
  4438d8:	str	x0, [sp, #32]
  4438dc:	ldr	x0, [sp, #136]
  4438e0:	str	x0, [sp, #24]
  4438e4:	str	w5, [sp, #16]
  4438e8:	str	w4, [sp, #8]
  4438ec:	str	w3, [sp]
  4438f0:	mov	w5, w9
  4438f4:	mov	w4, w8
  4438f8:	ldr	x3, [sp, #152]
  4438fc:	ldr	x2, [sp, #160]
  443900:	ldr	x1, [sp, #168]
  443904:	mov	w0, #0x0                   	// #0
  443908:	bl	444c1c <ferror@plt+0x40c0c>
  44390c:	cmp	w0, #0x0
  443910:	b.ne	44391c <ferror@plt+0x3f90c>  // b.any
  443914:	mov	w0, #0x0                   	// #0
  443918:	b	443e00 <ferror@plt+0x3fdf0>
  44391c:	str	wzr, [sp, #364]
  443920:	ldr	w0, [sp, #332]
  443924:	cmp	w0, #0x0
  443928:	b.lt	443938 <ferror@plt+0x3f928>  // b.tstop
  44392c:	mov	x0, #0x0                   	// #0
  443930:	bl	42be58 <ferror@plt+0x27e48>
  443934:	str	x0, [sp, #376]
  443938:	ldr	w0, [sp, #328]
  44393c:	cmp	w0, #0x0
  443940:	b.lt	443c3c <ferror@plt+0x3fc2c>  // b.tstop
  443944:	mov	x0, #0x0                   	// #0
  443948:	bl	42be58 <ferror@plt+0x27e48>
  44394c:	str	x0, [sp, #368]
  443950:	b	443c3c <ferror@plt+0x3fc2c>
  443954:	str	wzr, [sp, #356]
  443958:	add	x0, sp, #0xc0
  44395c:	str	x0, [sp, #344]
  443960:	str	wzr, [sp, #360]
  443964:	b	443980 <ferror@plt+0x3f970>
  443968:	ldr	x0, [sp, #344]
  44396c:	ldr	w1, [sp, #360]
  443970:	str	xzr, [x0, x1, lsl #3]
  443974:	ldr	w0, [sp, #360]
  443978:	add	w0, w0, #0x1
  44397c:	str	w0, [sp, #360]
  443980:	ldr	w0, [sp, #360]
  443984:	cmp	w0, #0xf
  443988:	b.ls	443968 <ferror@plt+0x3f958>  // b.plast
  44398c:	ldr	w0, [sp, #332]
  443990:	cmp	w0, #0x0
  443994:	b.lt	4439f0 <ferror@plt+0x3f9e0>  // b.tstop
  443998:	ldr	w0, [sp, #332]
  44399c:	add	w1, w0, #0x3f
  4439a0:	cmp	w0, #0x0
  4439a4:	csel	w0, w1, w0, lt  // lt = tstop
  4439a8:	asr	w0, w0, #6
  4439ac:	mov	w3, w0
  4439b0:	sxtw	x0, w3
  4439b4:	lsl	x0, x0, #3
  4439b8:	add	x1, sp, #0xc0
  4439bc:	ldr	x1, [x1, x0]
  4439c0:	ldr	w0, [sp, #332]
  4439c4:	negs	w2, w0
  4439c8:	and	w0, w0, #0x3f
  4439cc:	and	w2, w2, #0x3f
  4439d0:	csneg	w0, w0, w2, mi  // mi = first
  4439d4:	mov	x2, #0x1                   	// #1
  4439d8:	lsl	x0, x2, x0
  4439dc:	orr	x2, x1, x0
  4439e0:	sxtw	x0, w3
  4439e4:	lsl	x0, x0, #3
  4439e8:	add	x1, sp, #0xc0
  4439ec:	str	x2, [x1, x0]
  4439f0:	ldr	w0, [sp, #328]
  4439f4:	cmp	w0, #0x0
  4439f8:	b.lt	443a54 <ferror@plt+0x3fa44>  // b.tstop
  4439fc:	ldr	w0, [sp, #328]
  443a00:	add	w1, w0, #0x3f
  443a04:	cmp	w0, #0x0
  443a08:	csel	w0, w1, w0, lt  // lt = tstop
  443a0c:	asr	w0, w0, #6
  443a10:	mov	w3, w0
  443a14:	sxtw	x0, w3
  443a18:	lsl	x0, x0, #3
  443a1c:	add	x1, sp, #0xc0
  443a20:	ldr	x1, [x1, x0]
  443a24:	ldr	w0, [sp, #328]
  443a28:	negs	w2, w0
  443a2c:	and	w0, w0, #0x3f
  443a30:	and	w2, w2, #0x3f
  443a34:	csneg	w0, w0, w2, mi  // mi = first
  443a38:	mov	x2, #0x1                   	// #1
  443a3c:	lsl	x0, x2, x0
  443a40:	orr	x2, x1, x0
  443a44:	sxtw	x0, w3
  443a48:	lsl	x0, x0, #3
  443a4c:	add	x1, sp, #0xc0
  443a50:	str	x2, [x1, x0]
  443a54:	ldr	w1, [sp, #328]
  443a58:	ldr	w0, [sp, #332]
  443a5c:	cmp	w1, w0
  443a60:	csel	w0, w1, w0, ge  // ge = tcont
  443a64:	add	w0, w0, #0x1
  443a68:	add	x1, sp, #0xc0
  443a6c:	mov	x4, #0x0                   	// #0
  443a70:	mov	x3, #0x0                   	// #0
  443a74:	mov	x2, #0x0                   	// #0
  443a78:	bl	403e10 <select@plt>
  443a7c:	str	w0, [sp, #356]
  443a80:	ldr	w0, [sp, #356]
  443a84:	cmp	w0, #0x0
  443a88:	b.ge	443ae4 <ferror@plt+0x3fad4>  // b.tcont
  443a8c:	bl	403ef0 <__errno_location@plt>
  443a90:	ldr	w0, [x0]
  443a94:	str	w0, [sp, #340]
  443a98:	bl	403ef0 <__errno_location@plt>
  443a9c:	ldr	w0, [x0]
  443aa0:	cmp	w0, #0x4
  443aa4:	b.ne	443aac <ferror@plt+0x3fa9c>  // b.any
  443aa8:	b	443c3c <ferror@plt+0x3fc2c>
  443aac:	mov	w0, #0x1                   	// #1
  443ab0:	str	w0, [sp, #364]
  443ab4:	bl	443438 <ferror@plt+0x3f428>
  443ab8:	mov	w19, w0
  443abc:	ldr	w0, [sp, #340]
  443ac0:	bl	42953c <ferror@plt+0x2552c>
  443ac4:	mov	x4, x0
  443ac8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443acc:	add	x3, x0, #0x610
  443ad0:	mov	w2, #0x1                   	// #1
  443ad4:	mov	w1, w19
  443ad8:	ldr	x0, [sp, #392]
  443adc:	bl	40bfd4 <ferror@plt+0x7fc4>
  443ae0:	b	443c70 <ferror@plt+0x3fc60>
  443ae4:	ldr	w0, [sp, #332]
  443ae8:	cmp	w0, #0x0
  443aec:	b.lt	443b90 <ferror@plt+0x3fb80>  // b.tstop
  443af0:	ldr	w0, [sp, #332]
  443af4:	add	w1, w0, #0x3f
  443af8:	cmp	w0, #0x0
  443afc:	csel	w0, w1, w0, lt  // lt = tstop
  443b00:	asr	w0, w0, #6
  443b04:	sxtw	x0, w0
  443b08:	lsl	x0, x0, #3
  443b0c:	add	x1, sp, #0xc0
  443b10:	ldr	x1, [x1, x0]
  443b14:	ldr	w0, [sp, #332]
  443b18:	negs	w2, w0
  443b1c:	and	w0, w0, #0x3f
  443b20:	and	w2, w2, #0x3f
  443b24:	csneg	w0, w0, w2, mi  // mi = first
  443b28:	mov	x2, #0x1                   	// #1
  443b2c:	lsl	x0, x2, x0
  443b30:	and	x0, x1, x0
  443b34:	cmp	x0, #0x0
  443b38:	b.eq	443b90 <ferror@plt+0x3fb80>  // b.none
  443b3c:	ldr	w0, [sp, #332]
  443b40:	ldr	x2, [sp, #392]
  443b44:	mov	w1, w0
  443b48:	ldr	x0, [sp, #376]
  443b4c:	bl	4435b4 <ferror@plt+0x3f5a4>
  443b50:	cmp	w0, #0x0
  443b54:	b.eq	443b64 <ferror@plt+0x3fb54>  // b.none
  443b58:	cmp	w0, #0x2
  443b5c:	b.eq	443b70 <ferror@plt+0x3fb60>  // b.none
  443b60:	b	443b84 <ferror@plt+0x3fb74>
  443b64:	mov	w0, #0x1                   	// #1
  443b68:	str	w0, [sp, #364]
  443b6c:	b	443b84 <ferror@plt+0x3fb74>
  443b70:	add	x0, sp, #0x14c
  443b74:	bl	44356c <ferror@plt+0x3f55c>
  443b78:	mov	w0, #0xffffffff            	// #-1
  443b7c:	str	w0, [sp, #332]
  443b80:	nop
  443b84:	ldr	w0, [sp, #364]
  443b88:	cmp	w0, #0x0
  443b8c:	b.ne	443c64 <ferror@plt+0x3fc54>  // b.any
  443b90:	ldr	w0, [sp, #328]
  443b94:	cmp	w0, #0x0
  443b98:	b.lt	443c3c <ferror@plt+0x3fc2c>  // b.tstop
  443b9c:	ldr	w0, [sp, #328]
  443ba0:	add	w1, w0, #0x3f
  443ba4:	cmp	w0, #0x0
  443ba8:	csel	w0, w1, w0, lt  // lt = tstop
  443bac:	asr	w0, w0, #6
  443bb0:	sxtw	x0, w0
  443bb4:	lsl	x0, x0, #3
  443bb8:	add	x1, sp, #0xc0
  443bbc:	ldr	x1, [x1, x0]
  443bc0:	ldr	w0, [sp, #328]
  443bc4:	negs	w2, w0
  443bc8:	and	w0, w0, #0x3f
  443bcc:	and	w2, w2, #0x3f
  443bd0:	csneg	w0, w0, w2, mi  // mi = first
  443bd4:	mov	x2, #0x1                   	// #1
  443bd8:	lsl	x0, x2, x0
  443bdc:	and	x0, x1, x0
  443be0:	cmp	x0, #0x0
  443be4:	b.eq	443c3c <ferror@plt+0x3fc2c>  // b.none
  443be8:	ldr	w0, [sp, #328]
  443bec:	ldr	x2, [sp, #392]
  443bf0:	mov	w1, w0
  443bf4:	ldr	x0, [sp, #368]
  443bf8:	bl	4435b4 <ferror@plt+0x3f5a4>
  443bfc:	cmp	w0, #0x0
  443c00:	b.eq	443c10 <ferror@plt+0x3fc00>  // b.none
  443c04:	cmp	w0, #0x2
  443c08:	b.eq	443c1c <ferror@plt+0x3fc0c>  // b.none
  443c0c:	b	443c30 <ferror@plt+0x3fc20>
  443c10:	mov	w0, #0x1                   	// #1
  443c14:	str	w0, [sp, #364]
  443c18:	b	443c30 <ferror@plt+0x3fc20>
  443c1c:	add	x0, sp, #0x148
  443c20:	bl	44356c <ferror@plt+0x3f55c>
  443c24:	mov	w0, #0xffffffff            	// #-1
  443c28:	str	w0, [sp, #328]
  443c2c:	nop
  443c30:	ldr	w0, [sp, #364]
  443c34:	cmp	w0, #0x0
  443c38:	b.ne	443c6c <ferror@plt+0x3fc5c>  // b.any
  443c3c:	ldr	w0, [sp, #364]
  443c40:	cmp	w0, #0x0
  443c44:	b.ne	443c70 <ferror@plt+0x3fc60>  // b.any
  443c48:	ldr	w0, [sp, #332]
  443c4c:	cmp	w0, #0x0
  443c50:	b.ge	443954 <ferror@plt+0x3f944>  // b.tcont
  443c54:	ldr	w0, [sp, #328]
  443c58:	cmp	w0, #0x0
  443c5c:	b.ge	443954 <ferror@plt+0x3f944>  // b.tcont
  443c60:	b	443c70 <ferror@plt+0x3fc60>
  443c64:	nop
  443c68:	b	443c70 <ferror@plt+0x3fc60>
  443c6c:	nop
  443c70:	ldr	w0, [sp, #332]
  443c74:	cmp	w0, #0x0
  443c78:	b.lt	443c84 <ferror@plt+0x3fc74>  // b.tstop
  443c7c:	add	x0, sp, #0x14c
  443c80:	bl	44356c <ferror@plt+0x3f55c>
  443c84:	ldr	w0, [sp, #328]
  443c88:	cmp	w0, #0x0
  443c8c:	b.lt	443c9c <ferror@plt+0x3fc8c>  // b.tstop
  443c90:	add	x0, sp, #0x148
  443c94:	bl	44356c <ferror@plt+0x3f55c>
  443c98:	b	443ca0 <ferror@plt+0x3fc90>
  443c9c:	nop
  443ca0:	ldr	w0, [sp, #324]
  443ca4:	add	x1, sp, #0xbc
  443ca8:	mov	w2, #0x0                   	// #0
  443cac:	bl	403f80 <waitpid@plt>
  443cb0:	str	w0, [sp, #356]
  443cb4:	ldr	w0, [sp, #356]
  443cb8:	cmp	w0, #0x0
  443cbc:	b.ge	443d58 <ferror@plt+0x3fd48>  // b.tcont
  443cc0:	bl	403ef0 <__errno_location@plt>
  443cc4:	ldr	w0, [x0]
  443cc8:	cmp	w0, #0x4
  443ccc:	b.ne	443cd4 <ferror@plt+0x3fcc4>  // b.any
  443cd0:	b	443ca0 <ferror@plt+0x3fc90>
  443cd4:	bl	403ef0 <__errno_location@plt>
  443cd8:	ldr	w0, [x0]
  443cdc:	cmp	w0, #0xa
  443ce0:	b.ne	443d0c <ferror@plt+0x3fcfc>  // b.any
  443ce4:	ldr	x0, [sp, #384]
  443ce8:	cmp	x0, #0x0
  443cec:	b.eq	443d58 <ferror@plt+0x3fd48>  // b.none
  443cf0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443cf4:	add	x2, x0, #0x658
  443cf8:	mov	w1, #0x10                  	// #16
  443cfc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443d00:	add	x0, x0, #0x528
  443d04:	bl	41a980 <ferror@plt+0x16970>
  443d08:	b	443d58 <ferror@plt+0x3fd48>
  443d0c:	ldr	w0, [sp, #364]
  443d10:	cmp	w0, #0x0
  443d14:	b.ne	443d58 <ferror@plt+0x3fd48>  // b.any
  443d18:	bl	403ef0 <__errno_location@plt>
  443d1c:	ldr	w0, [x0]
  443d20:	str	w0, [sp, #336]
  443d24:	mov	w0, #0x1                   	// #1
  443d28:	str	w0, [sp, #364]
  443d2c:	bl	443438 <ferror@plt+0x3f428>
  443d30:	mov	w19, w0
  443d34:	ldr	w0, [sp, #336]
  443d38:	bl	42953c <ferror@plt+0x2552c>
  443d3c:	mov	x4, x0
  443d40:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443d44:	add	x3, x0, #0x7a0
  443d48:	mov	w2, #0x1                   	// #1
  443d4c:	mov	w1, w19
  443d50:	ldr	x0, [sp, #392]
  443d54:	bl	40bfd4 <ferror@plt+0x7fc4>
  443d58:	ldr	w0, [sp, #364]
  443d5c:	cmp	w0, #0x0
  443d60:	b.eq	443d9c <ferror@plt+0x3fd8c>  // b.none
  443d64:	ldr	x0, [sp, #376]
  443d68:	cmp	x0, #0x0
  443d6c:	b.eq	443d7c <ferror@plt+0x3fd6c>  // b.none
  443d70:	mov	w1, #0x1                   	// #1
  443d74:	ldr	x0, [sp, #376]
  443d78:	bl	42bf2c <ferror@plt+0x27f1c>
  443d7c:	ldr	x0, [sp, #368]
  443d80:	cmp	x0, #0x0
  443d84:	b.eq	443d94 <ferror@plt+0x3fd84>  // b.none
  443d88:	mov	w1, #0x1                   	// #1
  443d8c:	ldr	x0, [sp, #368]
  443d90:	bl	42bf2c <ferror@plt+0x27f1c>
  443d94:	mov	w0, #0x0                   	// #0
  443d98:	b	443e00 <ferror@plt+0x3fdf0>
  443d9c:	ldr	x0, [sp, #384]
  443da0:	cmp	x0, #0x0
  443da4:	b.eq	443db4 <ferror@plt+0x3fda4>  // b.none
  443da8:	ldr	w1, [sp, #188]
  443dac:	ldr	x0, [sp, #384]
  443db0:	str	w1, [x0]
  443db4:	ldr	x0, [sp, #120]
  443db8:	cmp	x0, #0x0
  443dbc:	b.eq	443dd8 <ferror@plt+0x3fdc8>  // b.none
  443dc0:	mov	w1, #0x0                   	// #0
  443dc4:	ldr	x0, [sp, #376]
  443dc8:	bl	42bf2c <ferror@plt+0x27f1c>
  443dcc:	mov	x1, x0
  443dd0:	ldr	x0, [sp, #120]
  443dd4:	str	x1, [x0]
  443dd8:	ldr	x0, [sp, #112]
  443ddc:	cmp	x0, #0x0
  443de0:	b.eq	443dfc <ferror@plt+0x3fdec>  // b.none
  443de4:	mov	w1, #0x0                   	// #0
  443de8:	ldr	x0, [sp, #368]
  443dec:	bl	42bf2c <ferror@plt+0x27f1c>
  443df0:	mov	x1, x0
  443df4:	ldr	x0, [sp, #112]
  443df8:	str	x1, [x0]
  443dfc:	mov	w0, #0x1                   	// #1
  443e00:	ldr	x19, [sp, #96]
  443e04:	ldp	x29, x30, [sp, #80]
  443e08:	add	sp, sp, #0x180
  443e0c:	ret
  443e10:	sub	sp, sp, #0xa0
  443e14:	stp	x29, x30, [sp, #80]
  443e18:	add	x29, sp, #0x50
  443e1c:	str	x0, [sp, #152]
  443e20:	str	x1, [sp, #144]
  443e24:	str	x2, [sp, #136]
  443e28:	str	w3, [sp, #132]
  443e2c:	str	x4, [sp, #120]
  443e30:	str	x5, [sp, #112]
  443e34:	str	x6, [sp, #104]
  443e38:	str	x7, [sp, #96]
  443e3c:	ldr	x0, [sp, #144]
  443e40:	cmp	x0, #0x0
  443e44:	b.ne	443e6c <ferror@plt+0x3fe5c>  // b.any
  443e48:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443e4c:	add	x2, x0, #0x518
  443e50:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443e54:	add	x1, x0, #0xb38
  443e58:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443e5c:	add	x0, x0, #0x528
  443e60:	bl	41aa2c <ferror@plt+0x16a1c>
  443e64:	mov	w0, #0x0                   	// #0
  443e68:	b	444044 <ferror@plt+0x40034>
  443e6c:	ldr	x0, [sp, #160]
  443e70:	cmp	x0, #0x0
  443e74:	b.eq	443eac <ferror@plt+0x3fe9c>  // b.none
  443e78:	ldr	w0, [sp, #132]
  443e7c:	and	w0, w0, #0x8
  443e80:	cmp	w0, #0x0
  443e84:	b.eq	443eac <ferror@plt+0x3fe9c>  // b.none
  443e88:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443e8c:	add	x2, x0, #0x588
  443e90:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443e94:	add	x1, x0, #0xb38
  443e98:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443e9c:	add	x0, x0, #0x528
  443ea0:	bl	41aa2c <ferror@plt+0x16a1c>
  443ea4:	mov	w0, #0x0                   	// #0
  443ea8:	b	444044 <ferror@plt+0x40034>
  443eac:	ldr	x0, [sp, #168]
  443eb0:	cmp	x0, #0x0
  443eb4:	b.eq	443eec <ferror@plt+0x3fedc>  // b.none
  443eb8:	ldr	w0, [sp, #132]
  443ebc:	and	w0, w0, #0x10
  443ec0:	cmp	w0, #0x0
  443ec4:	b.eq	443eec <ferror@plt+0x3fedc>  // b.none
  443ec8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443ecc:	add	x2, x0, #0x5d0
  443ed0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443ed4:	add	x1, x0, #0xb38
  443ed8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443edc:	add	x0, x0, #0x528
  443ee0:	bl	41aa2c <ferror@plt+0x16a1c>
  443ee4:	mov	w0, #0x0                   	// #0
  443ee8:	b	444044 <ferror@plt+0x40034>
  443eec:	ldr	x0, [sp, #96]
  443ef0:	cmp	x0, #0x0
  443ef4:	b.eq	443f2c <ferror@plt+0x3ff1c>  // b.none
  443ef8:	ldr	w0, [sp, #132]
  443efc:	and	w0, w0, #0x20
  443f00:	cmp	w0, #0x0
  443f04:	b.eq	443f2c <ferror@plt+0x3ff1c>  // b.none
  443f08:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443f0c:	add	x2, x0, #0x7c8
  443f10:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443f14:	add	x1, x0, #0xb38
  443f18:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  443f1c:	add	x0, x0, #0x528
  443f20:	bl	41aa2c <ferror@plt+0x16a1c>
  443f24:	mov	w0, #0x0                   	// #0
  443f28:	b	444044 <ferror@plt+0x40034>
  443f2c:	ldr	w0, [sp, #132]
  443f30:	and	w0, w0, #0x2
  443f34:	cmp	w0, #0x0
  443f38:	cset	w0, eq  // eq = none
  443f3c:	and	w0, w0, #0xff
  443f40:	mov	w8, w0
  443f44:	ldr	w0, [sp, #132]
  443f48:	and	w0, w0, #0x1
  443f4c:	cmp	w0, #0x0
  443f50:	cset	w0, eq  // eq = none
  443f54:	and	w0, w0, #0xff
  443f58:	mov	w4, w0
  443f5c:	ldr	w0, [sp, #132]
  443f60:	and	w0, w0, #0x4
  443f64:	cmp	w0, #0x0
  443f68:	cset	w0, ne  // ne = any
  443f6c:	and	w0, w0, #0xff
  443f70:	mov	w5, w0
  443f74:	ldr	w0, [sp, #132]
  443f78:	and	w0, w0, #0x80
  443f7c:	cmp	w0, #0x0
  443f80:	cset	w0, ne  // ne = any
  443f84:	and	w0, w0, #0xff
  443f88:	mov	w6, w0
  443f8c:	ldr	w0, [sp, #132]
  443f90:	and	w0, w0, #0x8
  443f94:	cmp	w0, #0x0
  443f98:	cset	w0, ne  // ne = any
  443f9c:	and	w0, w0, #0xff
  443fa0:	mov	w7, w0
  443fa4:	ldr	w0, [sp, #132]
  443fa8:	and	w0, w0, #0x10
  443fac:	cmp	w0, #0x0
  443fb0:	cset	w0, ne  // ne = any
  443fb4:	and	w0, w0, #0xff
  443fb8:	mov	w1, w0
  443fbc:	ldr	w0, [sp, #132]
  443fc0:	and	w0, w0, #0x20
  443fc4:	cmp	w0, #0x0
  443fc8:	cset	w0, ne  // ne = any
  443fcc:	and	w0, w0, #0xff
  443fd0:	mov	w2, w0
  443fd4:	ldr	w0, [sp, #132]
  443fd8:	and	w0, w0, #0x40
  443fdc:	cmp	w0, #0x0
  443fe0:	cset	w0, ne  // ne = any
  443fe4:	and	w0, w0, #0xff
  443fe8:	mov	w3, w0
  443fec:	ldr	x0, [sp, #176]
  443ff0:	str	x0, [sp, #72]
  443ff4:	ldr	x0, [sp, #168]
  443ff8:	str	x0, [sp, #64]
  443ffc:	ldr	x0, [sp, #160]
  444000:	str	x0, [sp, #56]
  444004:	ldr	x0, [sp, #96]
  444008:	str	x0, [sp, #48]
  44400c:	ldr	x0, [sp, #104]
  444010:	str	x0, [sp, #40]
  444014:	ldr	x0, [sp, #112]
  444018:	str	x0, [sp, #32]
  44401c:	ldr	x0, [sp, #120]
  444020:	str	x0, [sp, #24]
  444024:	str	w3, [sp, #16]
  444028:	str	w2, [sp, #8]
  44402c:	str	w1, [sp]
  444030:	ldr	x3, [sp, #136]
  444034:	ldr	x2, [sp, #144]
  444038:	ldr	x1, [sp, #152]
  44403c:	mov	w0, w8
  444040:	bl	444c1c <ferror@plt+0x40c0c>
  444044:	ldp	x29, x30, [sp, #80]
  444048:	add	sp, sp, #0xa0
  44404c:	ret
  444050:	sub	sp, sp, #0x60
  444054:	stp	x29, x30, [sp, #16]
  444058:	add	x29, sp, #0x10
  44405c:	str	x0, [sp, #72]
  444060:	str	x1, [sp, #64]
  444064:	str	x2, [sp, #56]
  444068:	str	x3, [sp, #48]
  44406c:	str	x4, [sp, #40]
  444070:	str	xzr, [sp, #80]
  444074:	ldr	x0, [sp, #72]
  444078:	cmp	x0, #0x0
  44407c:	b.ne	4440a4 <ferror@plt+0x40094>  // b.any
  444080:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444084:	add	x2, x0, #0x810
  444088:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44408c:	add	x1, x0, #0xb58
  444090:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444094:	add	x0, x0, #0x528
  444098:	bl	41aa2c <ferror@plt+0x16a1c>
  44409c:	mov	w0, #0x0                   	// #0
  4440a0:	b	444110 <ferror@plt+0x40100>
  4440a4:	add	x0, sp, #0x50
  4440a8:	ldr	x3, [sp, #40]
  4440ac:	mov	x2, x0
  4440b0:	mov	x1, #0x0                   	// #0
  4440b4:	ldr	x0, [sp, #72]
  4440b8:	bl	4249cc <ferror@plt+0x209bc>
  4440bc:	cmp	w0, #0x0
  4440c0:	b.ne	4440cc <ferror@plt+0x400bc>  // b.any
  4440c4:	mov	w0, #0x0                   	// #0
  4440c8:	b	444110 <ferror@plt+0x40100>
  4440cc:	ldr	x1, [sp, #80]
  4440d0:	ldr	x0, [sp, #40]
  4440d4:	str	x0, [sp, #8]
  4440d8:	ldr	x0, [sp, #48]
  4440dc:	str	x0, [sp]
  4440e0:	ldr	x7, [sp, #56]
  4440e4:	ldr	x6, [sp, #64]
  4440e8:	mov	x5, #0x0                   	// #0
  4440ec:	mov	x4, #0x0                   	// #0
  4440f0:	mov	w3, #0x4                   	// #4
  4440f4:	mov	x2, #0x0                   	// #0
  4440f8:	mov	x0, #0x0                   	// #0
  4440fc:	bl	44368c <ferror@plt+0x3f67c>
  444100:	str	w0, [sp, #92]
  444104:	ldr	x0, [sp, #80]
  444108:	bl	42af6c <ferror@plt+0x26f5c>
  44410c:	ldr	w0, [sp, #92]
  444110:	ldp	x29, x30, [sp, #16]
  444114:	add	sp, sp, #0x60
  444118:	ret
  44411c:	stp	x29, x30, [sp, #-48]!
  444120:	mov	x29, sp
  444124:	str	x0, [sp, #24]
  444128:	str	x1, [sp, #16]
  44412c:	str	xzr, [sp, #32]
  444130:	ldr	x0, [sp, #24]
  444134:	cmp	x0, #0x0
  444138:	b.ne	444160 <ferror@plt+0x40150>  // b.any
  44413c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444140:	add	x2, x0, #0x810
  444144:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444148:	add	x1, x0, #0xb78
  44414c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444150:	add	x0, x0, #0x528
  444154:	bl	41aa2c <ferror@plt+0x16a1c>
  444158:	mov	w0, #0x0                   	// #0
  44415c:	b	4441c0 <ferror@plt+0x401b0>
  444160:	add	x0, sp, #0x20
  444164:	ldr	x3, [sp, #16]
  444168:	mov	x2, x0
  44416c:	mov	x1, #0x0                   	// #0
  444170:	ldr	x0, [sp, #24]
  444174:	bl	4249cc <ferror@plt+0x209bc>
  444178:	cmp	w0, #0x0
  44417c:	b.ne	444188 <ferror@plt+0x40178>  // b.any
  444180:	mov	w0, #0x0                   	// #0
  444184:	b	4441c0 <ferror@plt+0x401b0>
  444188:	ldr	x0, [sp, #32]
  44418c:	ldr	x7, [sp, #16]
  444190:	mov	x6, #0x0                   	// #0
  444194:	mov	x5, #0x0                   	// #0
  444198:	mov	x4, #0x0                   	// #0
  44419c:	mov	w3, #0x4                   	// #4
  4441a0:	mov	x2, #0x0                   	// #0
  4441a4:	mov	x1, x0
  4441a8:	mov	x0, #0x0                   	// #0
  4441ac:	bl	4434d0 <ferror@plt+0x3f4c0>
  4441b0:	str	w0, [sp, #44]
  4441b4:	ldr	x0, [sp, #32]
  4441b8:	bl	42af6c <ferror@plt+0x26f5c>
  4441bc:	ldr	w0, [sp, #44]
  4441c0:	ldp	x29, x30, [sp], #48
  4441c4:	ret
  4441c8:	stp	x29, x30, [sp, #-48]!
  4441cc:	mov	x29, sp
  4441d0:	str	w0, [sp, #28]
  4441d4:	str	x1, [sp, #16]
  4441d8:	str	wzr, [sp, #44]
  4441dc:	ldr	w0, [sp, #28]
  4441e0:	and	w0, w0, #0x7f
  4441e4:	cmp	w0, #0x0
  4441e8:	b.ne	444244 <ferror@plt+0x40234>  // b.any
  4441ec:	ldr	w0, [sp, #28]
  4441f0:	asr	w0, w0, #8
  4441f4:	and	w0, w0, #0xff
  4441f8:	cmp	w0, #0x0
  4441fc:	b.eq	444304 <ferror@plt+0x402f4>  // b.none
  444200:	bl	443484 <ferror@plt+0x3f474>
  444204:	mov	w5, w0
  444208:	ldr	w0, [sp, #28]
  44420c:	asr	w0, w0, #8
  444210:	and	w1, w0, #0xff
  444214:	ldr	w0, [sp, #28]
  444218:	asr	w0, w0, #8
  44421c:	mov	w0, w0
  444220:	and	x0, x0, #0xff
  444224:	mov	x4, x0
  444228:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44422c:	add	x3, x0, #0x828
  444230:	mov	w2, w1
  444234:	mov	w1, w5
  444238:	ldr	x0, [sp, #16]
  44423c:	bl	40bfd4 <ferror@plt+0x7fc4>
  444240:	b	44430c <ferror@plt+0x402fc>
  444244:	ldr	w0, [sp, #28]
  444248:	and	w0, w0, #0xff
  44424c:	and	w0, w0, #0x7f
  444250:	and	w0, w0, #0xff
  444254:	add	w0, w0, #0x1
  444258:	and	w0, w0, #0xff
  44425c:	sxtb	w0, w0
  444260:	asr	w0, w0, #1
  444264:	sxtb	w0, w0
  444268:	cmp	w0, #0x0
  44426c:	b.le	4442a0 <ferror@plt+0x40290>
  444270:	bl	443438 <ferror@plt+0x3f428>
  444274:	mov	w1, w0
  444278:	ldr	w0, [sp, #28]
  44427c:	mov	w0, w0
  444280:	and	x0, x0, #0x7f
  444284:	mov	x4, x0
  444288:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44428c:	add	x3, x0, #0x850
  444290:	mov	w2, #0x13                  	// #19
  444294:	ldr	x0, [sp, #16]
  444298:	bl	40bfd4 <ferror@plt+0x7fc4>
  44429c:	b	44430c <ferror@plt+0x402fc>
  4442a0:	ldr	w0, [sp, #28]
  4442a4:	and	w0, w0, #0xff
  4442a8:	cmp	w0, #0x7f
  4442ac:	b.ne	4442e4 <ferror@plt+0x402d4>  // b.any
  4442b0:	bl	443438 <ferror@plt+0x3f428>
  4442b4:	mov	w1, w0
  4442b8:	ldr	w0, [sp, #28]
  4442bc:	asr	w0, w0, #8
  4442c0:	mov	w0, w0
  4442c4:	and	x0, x0, #0xff
  4442c8:	mov	x4, x0
  4442cc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4442d0:	add	x3, x0, #0x878
  4442d4:	mov	w2, #0x13                  	// #19
  4442d8:	ldr	x0, [sp, #16]
  4442dc:	bl	40bfd4 <ferror@plt+0x7fc4>
  4442e0:	b	44430c <ferror@plt+0x402fc>
  4442e4:	bl	443438 <ferror@plt+0x3f428>
  4442e8:	mov	w1, w0
  4442ec:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4442f0:	add	x3, x0, #0x8a0
  4442f4:	mov	w2, #0x13                  	// #19
  4442f8:	ldr	x0, [sp, #16]
  4442fc:	bl	40bfd4 <ferror@plt+0x7fc4>
  444300:	b	44430c <ferror@plt+0x402fc>
  444304:	mov	w0, #0x1                   	// #1
  444308:	str	w0, [sp, #44]
  44430c:	ldr	w0, [sp, #44]
  444310:	ldp	x29, x30, [sp], #48
  444314:	ret
  444318:	sub	sp, sp, #0x10
  44431c:	str	w0, [sp, #12]
  444320:	ldr	w0, [sp, #12]
  444324:	cmp	w0, #0x50
  444328:	b.eq	4444e4 <ferror@plt+0x404d4>  // b.none
  44432c:	ldr	w0, [sp, #12]
  444330:	cmp	w0, #0x50
  444334:	b.gt	4444ec <ferror@plt+0x404dc>
  444338:	ldr	w0, [sp, #12]
  44433c:	cmp	w0, #0x28
  444340:	b.eq	4444b4 <ferror@plt+0x404a4>  // b.none
  444344:	ldr	w0, [sp, #12]
  444348:	cmp	w0, #0x28
  44434c:	b.gt	4444ec <ferror@plt+0x404dc>
  444350:	ldr	w0, [sp, #12]
  444354:	cmp	w0, #0x24
  444358:	b.eq	444494 <ferror@plt+0x40484>  // b.none
  44435c:	ldr	w0, [sp, #12]
  444360:	cmp	w0, #0x24
  444364:	b.gt	4444ec <ferror@plt+0x404dc>
  444368:	ldr	w0, [sp, #12]
  44436c:	cmp	w0, #0x18
  444370:	b.eq	4444cc <ferror@plt+0x404bc>  // b.none
  444374:	ldr	w0, [sp, #12]
  444378:	cmp	w0, #0x18
  44437c:	b.gt	4444ec <ferror@plt+0x404dc>
  444380:	ldr	w0, [sp, #12]
  444384:	cmp	w0, #0x17
  444388:	b.eq	4444c4 <ferror@plt+0x404b4>  // b.none
  44438c:	ldr	w0, [sp, #12]
  444390:	cmp	w0, #0x17
  444394:	b.gt	4444ec <ferror@plt+0x404dc>
  444398:	ldr	w0, [sp, #12]
  44439c:	cmp	w0, #0x16
  4443a0:	b.eq	4444d4 <ferror@plt+0x404c4>  // b.none
  4443a4:	ldr	w0, [sp, #12]
  4443a8:	cmp	w0, #0x16
  4443ac:	b.gt	4444ec <ferror@plt+0x404dc>
  4443b0:	ldr	w0, [sp, #12]
  4443b4:	cmp	w0, #0x15
  4443b8:	b.eq	4444dc <ferror@plt+0x404cc>  // b.none
  4443bc:	ldr	w0, [sp, #12]
  4443c0:	cmp	w0, #0x15
  4443c4:	b.gt	4444ec <ferror@plt+0x404dc>
  4443c8:	ldr	w0, [sp, #12]
  4443cc:	cmp	w0, #0x14
  4443d0:	b.eq	4444ac <ferror@plt+0x4049c>  // b.none
  4443d4:	ldr	w0, [sp, #12]
  4443d8:	cmp	w0, #0x14
  4443dc:	b.gt	4444ec <ferror@plt+0x404dc>
  4443e0:	ldr	w0, [sp, #12]
  4443e4:	cmp	w0, #0xd
  4443e8:	b.eq	444474 <ferror@plt+0x40464>  // b.none
  4443ec:	ldr	w0, [sp, #12]
  4443f0:	cmp	w0, #0xd
  4443f4:	b.gt	4444ec <ferror@plt+0x404dc>
  4443f8:	ldr	w0, [sp, #12]
  4443fc:	cmp	w0, #0xc
  444400:	b.eq	4444a4 <ferror@plt+0x40494>  // b.none
  444404:	ldr	w0, [sp, #12]
  444408:	cmp	w0, #0xc
  44440c:	b.gt	4444ec <ferror@plt+0x404dc>
  444410:	ldr	w0, [sp, #12]
  444414:	cmp	w0, #0x8
  444418:	b.eq	44448c <ferror@plt+0x4047c>  // b.none
  44441c:	ldr	w0, [sp, #12]
  444420:	cmp	w0, #0x8
  444424:	b.gt	4444ec <ferror@plt+0x404dc>
  444428:	ldr	w0, [sp, #12]
  44442c:	cmp	w0, #0x7
  444430:	b.eq	444484 <ferror@plt+0x40474>  // b.none
  444434:	ldr	w0, [sp, #12]
  444438:	cmp	w0, #0x7
  44443c:	b.gt	4444ec <ferror@plt+0x404dc>
  444440:	ldr	w0, [sp, #12]
  444444:	cmp	w0, #0x5
  444448:	b.eq	4444bc <ferror@plt+0x404ac>  // b.none
  44444c:	ldr	w0, [sp, #12]
  444450:	cmp	w0, #0x5
  444454:	b.gt	4444ec <ferror@plt+0x404dc>
  444458:	ldr	w0, [sp, #12]
  44445c:	cmp	w0, #0x1
  444460:	b.eq	44447c <ferror@plt+0x4046c>  // b.none
  444464:	ldr	w0, [sp, #12]
  444468:	cmp	w0, #0x2
  44446c:	b.eq	44449c <ferror@plt+0x4048c>  // b.none
  444470:	b	4444ec <ferror@plt+0x404dc>
  444474:	mov	w0, #0x3                   	// #3
  444478:	b	4444f0 <ferror@plt+0x404e0>
  44447c:	mov	w0, #0x4                   	// #4
  444480:	b	4444f0 <ferror@plt+0x404e0>
  444484:	mov	w0, #0x5                   	// #5
  444488:	b	4444f0 <ferror@plt+0x404e0>
  44448c:	mov	w0, #0x6                   	// #6
  444490:	b	4444f0 <ferror@plt+0x404e0>
  444494:	mov	w0, #0x7                   	// #7
  444498:	b	4444f0 <ferror@plt+0x404e0>
  44449c:	mov	w0, #0x8                   	// #8
  4444a0:	b	4444f0 <ferror@plt+0x404e0>
  4444a4:	mov	w0, #0x9                   	// #9
  4444a8:	b	4444f0 <ferror@plt+0x404e0>
  4444ac:	mov	w0, #0xa                   	// #10
  4444b0:	b	4444f0 <ferror@plt+0x404e0>
  4444b4:	mov	w0, #0xb                   	// #11
  4444b8:	b	4444f0 <ferror@plt+0x404e0>
  4444bc:	mov	w0, #0xd                   	// #13
  4444c0:	b	4444f0 <ferror@plt+0x404e0>
  4444c4:	mov	w0, #0xe                   	// #14
  4444c8:	b	4444f0 <ferror@plt+0x404e0>
  4444cc:	mov	w0, #0xf                   	// #15
  4444d0:	b	4444f0 <ferror@plt+0x404e0>
  4444d4:	mov	w0, #0x10                  	// #16
  4444d8:	b	4444f0 <ferror@plt+0x404e0>
  4444dc:	mov	w0, #0x11                  	// #17
  4444e0:	b	4444f0 <ferror@plt+0x404e0>
  4444e4:	mov	w0, #0x12                  	// #18
  4444e8:	b	4444f0 <ferror@plt+0x404e0>
  4444ec:	mov	w0, #0x13                  	// #19
  4444f0:	add	sp, sp, #0x10
  4444f4:	ret
  4444f8:	stp	x29, x30, [sp, #-64]!
  4444fc:	mov	x29, sp
  444500:	str	w0, [sp, #44]
  444504:	str	x1, [sp, #32]
  444508:	str	x2, [sp, #24]
  44450c:	ldr	x0, [sp, #32]
  444510:	str	x0, [sp, #56]
  444514:	b	444570 <ferror@plt+0x40560>
  444518:	ldr	x2, [sp, #24]
  44451c:	ldr	x1, [sp, #56]
  444520:	ldr	w0, [sp, #44]
  444524:	bl	403a80 <write@plt>
  444528:	str	x0, [sp, #48]
  44452c:	ldr	x0, [sp, #48]
  444530:	cmp	x0, #0x0
  444534:	b.ge	444550 <ferror@plt+0x40540>  // b.tcont
  444538:	bl	403ef0 <__errno_location@plt>
  44453c:	ldr	w0, [x0]
  444540:	cmp	w0, #0x4
  444544:	b.eq	444570 <ferror@plt+0x40560>  // b.none
  444548:	mov	x0, #0x0                   	// #0
  44454c:	b	444580 <ferror@plt+0x40570>
  444550:	ldr	x0, [sp, #48]
  444554:	ldr	x1, [sp, #24]
  444558:	sub	x0, x1, x0
  44455c:	str	x0, [sp, #24]
  444560:	ldr	x0, [sp, #48]
  444564:	ldr	x1, [sp, #56]
  444568:	add	x0, x1, x0
  44456c:	str	x0, [sp, #56]
  444570:	ldr	x0, [sp, #24]
  444574:	cmp	x0, #0x0
  444578:	b.ne	444518 <ferror@plt+0x40508>  // b.any
  44457c:	mov	x0, #0x1                   	// #1
  444580:	ldp	x29, x30, [sp], #64
  444584:	ret
  444588:	stp	x29, x30, [sp, #-48]!
  44458c:	mov	x29, sp
  444590:	str	w0, [sp, #28]
  444594:	str	w1, [sp, #24]
  444598:	bl	403ef0 <__errno_location@plt>
  44459c:	ldr	w0, [x0]
  4445a0:	str	w0, [sp, #44]
  4445a4:	add	x0, sp, #0x18
  4445a8:	mov	x2, #0x4                   	// #4
  4445ac:	mov	x1, x0
  4445b0:	ldr	w0, [sp, #28]
  4445b4:	bl	4444f8 <ferror@plt+0x404e8>
  4445b8:	add	x0, sp, #0x2c
  4445bc:	mov	x2, #0x4                   	// #4
  4445c0:	mov	x1, x0
  4445c4:	ldr	w0, [sp, #28]
  4445c8:	bl	4444f8 <ferror@plt+0x404e8>
  4445cc:	mov	w0, #0x1                   	// #1
  4445d0:	bl	403500 <_exit@plt>
  4445d4:	stp	x29, x30, [sp, #-32]!
  4445d8:	mov	x29, sp
  4445dc:	str	x0, [sp, #24]
  4445e0:	str	w1, [sp, #20]
  4445e4:	ldr	x0, [sp, #24]
  4445e8:	mov	w1, w0
  4445ec:	ldr	w0, [sp, #20]
  4445f0:	cmp	w0, w1
  4445f4:	b.lt	444608 <ferror@plt+0x405f8>  // b.tstop
  4445f8:	mov	w2, #0x1                   	// #1
  4445fc:	mov	w1, #0x2                   	// #2
  444600:	ldr	w0, [sp, #20]
  444604:	bl	403d00 <fcntl@plt>
  444608:	mov	w0, #0x0                   	// #0
  44460c:	ldp	x29, x30, [sp], #32
  444610:	ret
  444614:	stp	x29, x30, [sp, #-96]!
  444618:	mov	x29, sp
  44461c:	str	x0, [sp, #24]
  444620:	str	x1, [sp, #16]
  444624:	str	wzr, [sp, #84]
  444628:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44462c:	add	x0, x0, #0x8c0
  444630:	bl	403670 <opendir@plt>
  444634:	str	x0, [sp, #72]
  444638:	ldr	x0, [sp, #72]
  44463c:	cmp	x0, #0x0
  444640:	b.eq	444748 <ferror@plt+0x40738>  // b.none
  444644:	b	444718 <ferror@plt+0x40708>
  444648:	str	xzr, [sp, #32]
  44464c:	ldr	x0, [sp, #64]
  444650:	ldrb	w0, [x0, #19]
  444654:	cmp	w0, #0x2e
  444658:	b.eq	4446fc <ferror@plt+0x406ec>  // b.none
  44465c:	bl	403ef0 <__errno_location@plt>
  444660:	str	wzr, [x0]
  444664:	ldr	x0, [sp, #64]
  444668:	add	x0, x0, #0x13
  44466c:	add	x1, sp, #0x20
  444670:	mov	w2, #0xa                   	// #10
  444674:	bl	403ba0 <strtol@plt>
  444678:	str	x0, [sp, #56]
  44467c:	bl	403ef0 <__errno_location@plt>
  444680:	ldr	w0, [x0]
  444684:	cmp	w0, #0x0
  444688:	b.ne	444704 <ferror@plt+0x406f4>  // b.any
  44468c:	ldr	x0, [sp, #32]
  444690:	cmp	x0, #0x0
  444694:	b.eq	444704 <ferror@plt+0x406f4>  // b.none
  444698:	ldr	x0, [sp, #32]
  44469c:	ldrb	w0, [x0]
  4446a0:	cmp	w0, #0x0
  4446a4:	b.ne	444704 <ferror@plt+0x406f4>  // b.any
  4446a8:	ldr	x0, [sp, #56]
  4446ac:	str	w0, [sp, #88]
  4446b0:	ldrsw	x0, [sp, #88]
  4446b4:	ldr	x1, [sp, #56]
  4446b8:	cmp	x1, x0
  4446bc:	b.ne	44470c <ferror@plt+0x406fc>  // b.any
  4446c0:	ldr	x0, [sp, #72]
  4446c4:	bl	403d40 <dirfd@plt>
  4446c8:	mov	w1, w0
  4446cc:	ldr	w0, [sp, #88]
  4446d0:	cmp	w0, w1
  4446d4:	b.eq	444714 <ferror@plt+0x40704>  // b.none
  4446d8:	ldr	x2, [sp, #24]
  4446dc:	ldr	w1, [sp, #88]
  4446e0:	ldr	x0, [sp, #16]
  4446e4:	blr	x2
  4446e8:	str	w0, [sp, #84]
  4446ec:	ldr	w0, [sp, #84]
  4446f0:	cmp	w0, #0x0
  4446f4:	b.ne	444734 <ferror@plt+0x40724>  // b.any
  4446f8:	b	444718 <ferror@plt+0x40708>
  4446fc:	nop
  444700:	b	444718 <ferror@plt+0x40708>
  444704:	nop
  444708:	b	444718 <ferror@plt+0x40708>
  44470c:	nop
  444710:	b	444718 <ferror@plt+0x40708>
  444714:	nop
  444718:	ldr	x0, [sp, #72]
  44471c:	bl	4039c0 <readdir@plt>
  444720:	str	x0, [sp, #64]
  444724:	ldr	x0, [sp, #64]
  444728:	cmp	x0, #0x0
  44472c:	b.ne	444648 <ferror@plt+0x40638>  // b.any
  444730:	b	444738 <ferror@plt+0x40728>
  444734:	nop
  444738:	ldr	x0, [sp, #72]
  44473c:	bl	4039f0 <closedir@plt>
  444740:	ldr	w0, [sp, #84]
  444744:	b	4447d4 <ferror@plt+0x407c4>
  444748:	add	x0, sp, #0x28
  44474c:	mov	x1, x0
  444750:	mov	w0, #0x7                   	// #7
  444754:	bl	403d60 <getrlimit@plt>
  444758:	cmp	w0, #0x0
  44475c:	b.ne	444778 <ferror@plt+0x40768>  // b.any
  444760:	ldr	x0, [sp, #48]
  444764:	cmn	x0, #0x1
  444768:	b.eq	444778 <ferror@plt+0x40768>  // b.none
  44476c:	ldr	x0, [sp, #48]
  444770:	str	w0, [sp, #92]
  444774:	b	444784 <ferror@plt+0x40774>
  444778:	mov	w0, #0x4                   	// #4
  44477c:	bl	403de0 <sysconf@plt>
  444780:	str	w0, [sp, #92]
  444784:	str	wzr, [sp, #88]
  444788:	b	4447b8 <ferror@plt+0x407a8>
  44478c:	ldr	x2, [sp, #24]
  444790:	ldr	w1, [sp, #88]
  444794:	ldr	x0, [sp, #16]
  444798:	blr	x2
  44479c:	str	w0, [sp, #84]
  4447a0:	ldr	w0, [sp, #84]
  4447a4:	cmp	w0, #0x0
  4447a8:	b.ne	4447cc <ferror@plt+0x407bc>  // b.any
  4447ac:	ldr	w0, [sp, #88]
  4447b0:	add	w0, w0, #0x1
  4447b4:	str	w0, [sp, #88]
  4447b8:	ldr	w1, [sp, #88]
  4447bc:	ldr	w0, [sp, #92]
  4447c0:	cmp	w1, w0
  4447c4:	b.lt	44478c <ferror@plt+0x4077c>  // b.tstop
  4447c8:	b	4447d0 <ferror@plt+0x407c0>
  4447cc:	nop
  4447d0:	ldr	w0, [sp, #84]
  4447d4:	ldp	x29, x30, [sp], #96
  4447d8:	ret
  4447dc:	stp	x29, x30, [sp, #-48]!
  4447e0:	mov	x29, sp
  4447e4:	str	w0, [sp, #28]
  4447e8:	str	w1, [sp, #24]
  4447ec:	ldr	w1, [sp, #24]
  4447f0:	ldr	w0, [sp, #28]
  4447f4:	bl	403e70 <dup2@plt>
  4447f8:	str	w0, [sp, #44]
  4447fc:	ldr	w0, [sp, #44]
  444800:	cmp	w0, #0x0
  444804:	b.ge	44481c <ferror@plt+0x4080c>  // b.tcont
  444808:	bl	403ef0 <__errno_location@plt>
  44480c:	ldr	w0, [x0]
  444810:	cmp	w0, #0x4
  444814:	b.ne	44481c <ferror@plt+0x4080c>  // b.any
  444818:	b	4447ec <ferror@plt+0x407dc>
  44481c:	ldr	w0, [sp, #44]
  444820:	ldp	x29, x30, [sp], #48
  444824:	ret
  444828:	stp	x29, x30, [sp, #-48]!
  44482c:	mov	x29, sp
  444830:	str	x0, [sp, #24]
  444834:	str	w1, [sp, #20]
  444838:	ldr	w1, [sp, #20]
  44483c:	ldr	x0, [sp, #24]
  444840:	bl	403810 <open@plt>
  444844:	str	w0, [sp, #44]
  444848:	ldr	w0, [sp, #44]
  44484c:	cmp	w0, #0x0
  444850:	b.ge	444868 <ferror@plt+0x40858>  // b.tcont
  444854:	bl	403ef0 <__errno_location@plt>
  444858:	ldr	w0, [x0]
  44485c:	cmp	w0, #0x4
  444860:	b.ne	444868 <ferror@plt+0x40858>  // b.any
  444864:	b	444838 <ferror@plt+0x40828>
  444868:	ldr	w0, [sp, #44]
  44486c:	ldp	x29, x30, [sp], #48
  444870:	ret
  444874:	stp	x29, x30, [sp, #-80]!
  444878:	mov	x29, sp
  44487c:	str	w0, [sp, #60]
  444880:	str	w1, [sp, #56]
  444884:	str	w2, [sp, #52]
  444888:	str	w3, [sp, #48]
  44488c:	str	x4, [sp, #40]
  444890:	str	x5, [sp, #32]
  444894:	str	x6, [sp, #24]
  444898:	str	w7, [sp, #20]
  44489c:	ldr	x0, [sp, #40]
  4448a0:	cmp	x0, #0x0
  4448a4:	b.eq	4448c4 <ferror@plt+0x408b4>  // b.none
  4448a8:	ldr	x0, [sp, #40]
  4448ac:	bl	403be0 <chdir@plt>
  4448b0:	cmp	w0, #0x0
  4448b4:	b.ge	4448c4 <ferror@plt+0x408b4>  // b.tcont
  4448b8:	mov	w1, #0x0                   	// #0
  4448bc:	ldr	w0, [sp, #60]
  4448c0:	bl	444588 <ferror@plt+0x40578>
  4448c4:	ldr	w0, [sp, #20]
  4448c8:	cmp	w0, #0x0
  4448cc:	b.eq	4448e4 <ferror@plt+0x408d4>  // b.none
  4448d0:	mov	x1, #0x3                   	// #3
  4448d4:	adrp	x0, 444000 <ferror@plt+0x3fff0>
  4448d8:	add	x0, x0, #0x5d4
  4448dc:	bl	444614 <ferror@plt+0x40604>
  4448e0:	b	4448f0 <ferror@plt+0x408e0>
  4448e4:	ldr	w1, [sp, #60]
  4448e8:	mov	x0, #0x0                   	// #0
  4448ec:	bl	4445d4 <ferror@plt+0x405c4>
  4448f0:	ldr	w0, [sp, #56]
  4448f4:	cmp	w0, #0x0
  4448f8:	b.lt	444928 <ferror@plt+0x40918>  // b.tstop
  4448fc:	ldr	w0, [sp, #56]
  444900:	mov	w1, #0x0                   	// #0
  444904:	bl	4447dc <ferror@plt+0x407cc>
  444908:	cmp	w0, #0x0
  44490c:	b.ge	44491c <ferror@plt+0x4090c>  // b.tcont
  444910:	mov	w1, #0x2                   	// #2
  444914:	ldr	w0, [sp, #60]
  444918:	bl	444588 <ferror@plt+0x40578>
  44491c:	add	x0, sp, #0x38
  444920:	bl	44356c <ferror@plt+0x3f55c>
  444924:	b	444990 <ferror@plt+0x40980>
  444928:	ldr	w0, [sp, #112]
  44492c:	cmp	w0, #0x0
  444930:	b.ne	444990 <ferror@plt+0x40980>  // b.any
  444934:	mov	w1, #0x0                   	// #0
  444938:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44493c:	add	x0, x0, #0x8d0
  444940:	bl	403810 <open@plt>
  444944:	str	w0, [sp, #76]
  444948:	ldr	w0, [sp, #76]
  44494c:	cmn	w0, #0x1
  444950:	b.ne	44497c <ferror@plt+0x4096c>  // b.any
  444954:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444958:	add	x4, x0, #0x8e0
  44495c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444960:	add	x3, x0, #0xb98
  444964:	mov	w2, #0x4a2                 	// #1186
  444968:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44496c:	add	x1, x0, #0x8f0
  444970:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444974:	add	x0, x0, #0x528
  444978:	bl	4319d8 <ferror@plt+0x2d9c8>
  44497c:	ldr	w0, [sp, #76]
  444980:	mov	w1, #0x0                   	// #0
  444984:	bl	4447dc <ferror@plt+0x407cc>
  444988:	add	x0, sp, #0x4c
  44498c:	bl	44356c <ferror@plt+0x3f55c>
  444990:	ldr	w0, [sp, #52]
  444994:	cmp	w0, #0x0
  444998:	b.lt	4449c8 <ferror@plt+0x409b8>  // b.tstop
  44499c:	ldr	w0, [sp, #52]
  4449a0:	mov	w1, #0x1                   	// #1
  4449a4:	bl	4447dc <ferror@plt+0x407cc>
  4449a8:	cmp	w0, #0x0
  4449ac:	b.ge	4449bc <ferror@plt+0x409ac>  // b.tcont
  4449b0:	mov	w1, #0x2                   	// #2
  4449b4:	ldr	w0, [sp, #60]
  4449b8:	bl	444588 <ferror@plt+0x40578>
  4449bc:	add	x0, sp, #0x34
  4449c0:	bl	44356c <ferror@plt+0x3f55c>
  4449c4:	b	444a30 <ferror@plt+0x40a20>
  4449c8:	ldr	w0, [sp, #96]
  4449cc:	cmp	w0, #0x0
  4449d0:	b.eq	444a30 <ferror@plt+0x40a20>  // b.none
  4449d4:	mov	w1, #0x1                   	// #1
  4449d8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4449dc:	add	x0, x0, #0x8d0
  4449e0:	bl	444828 <ferror@plt+0x40818>
  4449e4:	str	w0, [sp, #72]
  4449e8:	ldr	w0, [sp, #72]
  4449ec:	cmn	w0, #0x1
  4449f0:	b.ne	444a1c <ferror@plt+0x40a0c>  // b.any
  4449f4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4449f8:	add	x4, x0, #0x900
  4449fc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444a00:	add	x3, x0, #0xb98
  444a04:	mov	w2, #0x4b5                 	// #1205
  444a08:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444a0c:	add	x1, x0, #0x8f0
  444a10:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444a14:	add	x0, x0, #0x528
  444a18:	bl	4319d8 <ferror@plt+0x2d9c8>
  444a1c:	ldr	w0, [sp, #72]
  444a20:	mov	w1, #0x1                   	// #1
  444a24:	bl	4447dc <ferror@plt+0x407cc>
  444a28:	add	x0, sp, #0x48
  444a2c:	bl	44356c <ferror@plt+0x3f55c>
  444a30:	ldr	w0, [sp, #48]
  444a34:	cmp	w0, #0x0
  444a38:	b.lt	444a68 <ferror@plt+0x40a58>  // b.tstop
  444a3c:	ldr	w0, [sp, #48]
  444a40:	mov	w1, #0x2                   	// #2
  444a44:	bl	4447dc <ferror@plt+0x407cc>
  444a48:	cmp	w0, #0x0
  444a4c:	b.ge	444a5c <ferror@plt+0x40a4c>  // b.tcont
  444a50:	mov	w1, #0x2                   	// #2
  444a54:	ldr	w0, [sp, #60]
  444a58:	bl	444588 <ferror@plt+0x40578>
  444a5c:	add	x0, sp, #0x30
  444a60:	bl	44356c <ferror@plt+0x3f55c>
  444a64:	b	444a9c <ferror@plt+0x40a8c>
  444a68:	ldr	w0, [sp, #104]
  444a6c:	cmp	w0, #0x0
  444a70:	b.eq	444a9c <ferror@plt+0x40a8c>  // b.none
  444a74:	mov	w1, #0x1                   	// #1
  444a78:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444a7c:	add	x0, x0, #0x8d0
  444a80:	bl	444828 <ferror@plt+0x40818>
  444a84:	str	w0, [sp, #68]
  444a88:	ldr	w0, [sp, #68]
  444a8c:	mov	w1, #0x2                   	// #2
  444a90:	bl	4447dc <ferror@plt+0x407cc>
  444a94:	add	x0, sp, #0x44
  444a98:	bl	44356c <ferror@plt+0x3f55c>
  444a9c:	ldr	x0, [sp, #128]
  444aa0:	cmp	x0, #0x0
  444aa4:	b.eq	444ab4 <ferror@plt+0x40aa4>  // b.none
  444aa8:	ldr	x1, [sp, #128]
  444aac:	ldr	x0, [sp, #136]
  444ab0:	blr	x1
  444ab4:	ldr	x0, [sp, #32]
  444ab8:	ldr	x5, [x0]
  444abc:	ldr	w0, [sp, #120]
  444ac0:	cmp	w0, #0x0
  444ac4:	b.eq	444ad4 <ferror@plt+0x40ac4>  // b.none
  444ac8:	ldr	x0, [sp, #32]
  444acc:	add	x0, x0, #0x8
  444ad0:	b	444ad8 <ferror@plt+0x40ac8>
  444ad4:	ldr	x0, [sp, #32]
  444ad8:	ldr	w4, [sp, #88]
  444adc:	ldr	w3, [sp, #80]
  444ae0:	ldr	x2, [sp, #24]
  444ae4:	mov	x1, x0
  444ae8:	mov	x0, x5
  444aec:	bl	44554c <ferror@plt+0x4153c>
  444af0:	mov	w1, #0x1                   	// #1
  444af4:	ldr	w0, [sp, #60]
  444af8:	bl	444588 <ferror@plt+0x40578>
  444afc:	stp	x29, x30, [sp, #-96]!
  444b00:	mov	x29, sp
  444b04:	str	x19, [sp, #16]
  444b08:	str	w0, [sp, #60]
  444b0c:	str	x1, [sp, #48]
  444b10:	str	w2, [sp, #56]
  444b14:	str	x3, [sp, #40]
  444b18:	str	x4, [sp, #32]
  444b1c:	str	xzr, [sp, #88]
  444b20:	ldr	x0, [sp, #88]
  444b24:	cmp	x0, #0x7
  444b28:	b.hi	444bec <ferror@plt+0x40bdc>  // b.pmore
  444b2c:	nop
  444b30:	ldr	x1, [sp, #48]
  444b34:	ldr	x0, [sp, #88]
  444b38:	add	x3, x1, x0
  444b3c:	ldrsw	x0, [sp, #56]
  444b40:	lsl	x1, x0, #2
  444b44:	ldr	x0, [sp, #88]
  444b48:	sub	x0, x1, x0
  444b4c:	mov	x2, x0
  444b50:	mov	x1, x3
  444b54:	ldr	w0, [sp, #60]
  444b58:	bl	403db0 <read@plt>
  444b5c:	str	x0, [sp, #80]
  444b60:	ldr	x0, [sp, #80]
  444b64:	cmp	x0, #0x0
  444b68:	b.ge	444b80 <ferror@plt+0x40b70>  // b.tcont
  444b6c:	bl	403ef0 <__errno_location@plt>
  444b70:	ldr	w0, [x0]
  444b74:	cmp	w0, #0x4
  444b78:	b.ne	444b80 <ferror@plt+0x40b70>  // b.any
  444b7c:	b	444b30 <ferror@plt+0x40b20>
  444b80:	ldr	x0, [sp, #80]
  444b84:	cmp	x0, #0x0
  444b88:	b.ge	444bcc <ferror@plt+0x40bbc>  // b.tcont
  444b8c:	bl	403ef0 <__errno_location@plt>
  444b90:	ldr	w0, [x0]
  444b94:	str	w0, [sp, #76]
  444b98:	bl	443438 <ferror@plt+0x3f428>
  444b9c:	mov	w19, w0
  444ba0:	ldr	w0, [sp, #76]
  444ba4:	bl	42953c <ferror@plt+0x2552c>
  444ba8:	mov	x4, x0
  444bac:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444bb0:	add	x3, x0, #0x918
  444bb4:	mov	w2, #0x13                  	// #19
  444bb8:	mov	w1, w19
  444bbc:	ldr	x0, [sp, #32]
  444bc0:	bl	40bfd4 <ferror@plt+0x7fc4>
  444bc4:	mov	w0, #0x0                   	// #0
  444bc8:	b	444c10 <ferror@plt+0x40c00>
  444bcc:	ldr	x0, [sp, #80]
  444bd0:	cmp	x0, #0x0
  444bd4:	b.eq	444bf4 <ferror@plt+0x40be4>  // b.none
  444bd8:	ldr	x0, [sp, #80]
  444bdc:	ldr	x1, [sp, #88]
  444be0:	add	x0, x1, x0
  444be4:	str	x0, [sp, #88]
  444be8:	b	444b20 <ferror@plt+0x40b10>
  444bec:	nop
  444bf0:	b	444bf8 <ferror@plt+0x40be8>
  444bf4:	nop
  444bf8:	ldr	x0, [sp, #88]
  444bfc:	lsr	x0, x0, #2
  444c00:	mov	w1, w0
  444c04:	ldr	x0, [sp, #40]
  444c08:	str	w1, [x0]
  444c0c:	mov	w0, #0x1                   	// #1
  444c10:	ldr	x19, [sp, #16]
  444c14:	ldp	x29, x30, [sp], #96
  444c18:	ret
  444c1c:	sub	sp, sp, #0xf0
  444c20:	stp	x29, x30, [sp, #64]
  444c24:	add	x29, sp, #0x40
  444c28:	stp	x19, x20, [sp, #80]
  444c2c:	str	x21, [sp, #96]
  444c30:	str	w0, [sp, #156]
  444c34:	str	x1, [sp, #144]
  444c38:	str	x2, [sp, #136]
  444c3c:	str	x3, [sp, #128]
  444c40:	str	w4, [sp, #152]
  444c44:	str	w5, [sp, #124]
  444c48:	str	w6, [sp, #120]
  444c4c:	str	w7, [sp, #116]
  444c50:	mov	w0, #0xffffffff            	// #-1
  444c54:	str	w0, [sp, #236]
  444c58:	mov	w0, #0xffffffff            	// #-1
  444c5c:	str	w0, [sp, #216]
  444c60:	mov	w0, #0xffffffff            	// #-1
  444c64:	str	w0, [sp, #220]
  444c68:	mov	w0, #0xffffffff            	// #-1
  444c6c:	str	w0, [sp, #208]
  444c70:	mov	w0, #0xffffffff            	// #-1
  444c74:	str	w0, [sp, #212]
  444c78:	mov	w0, #0xffffffff            	// #-1
  444c7c:	str	w0, [sp, #200]
  444c80:	mov	w0, #0xffffffff            	// #-1
  444c84:	str	w0, [sp, #204]
  444c88:	mov	w0, #0xffffffff            	// #-1
  444c8c:	str	w0, [sp, #192]
  444c90:	mov	w0, #0xffffffff            	// #-1
  444c94:	str	w0, [sp, #196]
  444c98:	mov	w0, #0xffffffff            	// #-1
  444c9c:	str	w0, [sp, #184]
  444ca0:	mov	w0, #0xffffffff            	// #-1
  444ca4:	str	w0, [sp, #188]
  444ca8:	add	x0, sp, #0xc0
  444cac:	ldr	x1, [sp, #312]
  444cb0:	bl	445378 <ferror@plt+0x41368>
  444cb4:	cmp	w0, #0x0
  444cb8:	b.ne	444cc4 <ferror@plt+0x40cb4>  // b.any
  444cbc:	mov	w0, #0x0                   	// #0
  444cc0:	b	445364 <ferror@plt+0x41354>
  444cc4:	ldr	w0, [sp, #156]
  444cc8:	cmp	w0, #0x0
  444ccc:	b.eq	444ce4 <ferror@plt+0x40cd4>  // b.none
  444cd0:	add	x0, sp, #0xb8
  444cd4:	ldr	x1, [sp, #312]
  444cd8:	bl	445378 <ferror@plt+0x41368>
  444cdc:	cmp	w0, #0x0
  444ce0:	b.eq	44526c <ferror@plt+0x4125c>  // b.none
  444ce4:	ldr	x0, [sp, #288]
  444ce8:	cmp	x0, #0x0
  444cec:	b.eq	444d04 <ferror@plt+0x40cf4>  // b.none
  444cf0:	add	x0, sp, #0xd8
  444cf4:	ldr	x1, [sp, #312]
  444cf8:	bl	445378 <ferror@plt+0x41368>
  444cfc:	cmp	w0, #0x0
  444d00:	b.eq	445274 <ferror@plt+0x41264>  // b.none
  444d04:	ldr	x0, [sp, #296]
  444d08:	cmp	x0, #0x0
  444d0c:	b.eq	444d24 <ferror@plt+0x40d14>  // b.none
  444d10:	add	x0, sp, #0xd0
  444d14:	ldr	x1, [sp, #312]
  444d18:	bl	445378 <ferror@plt+0x41368>
  444d1c:	cmp	w0, #0x0
  444d20:	b.eq	44527c <ferror@plt+0x4126c>  // b.none
  444d24:	ldr	x0, [sp, #304]
  444d28:	cmp	x0, #0x0
  444d2c:	b.eq	444d44 <ferror@plt+0x40d34>  // b.none
  444d30:	add	x0, sp, #0xc8
  444d34:	ldr	x1, [sp, #312]
  444d38:	bl	445378 <ferror@plt+0x41368>
  444d3c:	cmp	w0, #0x0
  444d40:	b.eq	445284 <ferror@plt+0x41274>  // b.none
  444d44:	bl	403700 <fork@plt>
  444d48:	str	w0, [sp, #236]
  444d4c:	ldr	w0, [sp, #236]
  444d50:	cmp	w0, #0x0
  444d54:	b.ge	444d94 <ferror@plt+0x40d84>  // b.tcont
  444d58:	bl	403ef0 <__errno_location@plt>
  444d5c:	ldr	w0, [x0]
  444d60:	str	w0, [sp, #228]
  444d64:	bl	443438 <ferror@plt+0x3f428>
  444d68:	mov	w19, w0
  444d6c:	ldr	w0, [sp, #228]
  444d70:	bl	42953c <ferror@plt+0x2552c>
  444d74:	mov	x4, x0
  444d78:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444d7c:	add	x3, x0, #0x940
  444d80:	mov	w2, #0x0                   	// #0
  444d84:	mov	w1, w19
  444d88:	ldr	x0, [sp, #312]
  444d8c:	bl	40bfd4 <ferror@plt+0x7fc4>
  444d90:	b	445298 <ferror@plt+0x41288>
  444d94:	ldr	w0, [sp, #236]
  444d98:	cmp	w0, #0x0
  444d9c:	b.ne	444f58 <ferror@plt+0x40f48>  // b.any
  444da0:	mov	x1, #0x0                   	// #0
  444da4:	mov	w0, #0x11                  	// #17
  444da8:	bl	403780 <signal@plt>
  444dac:	mov	x1, #0x0                   	// #0
  444db0:	mov	w0, #0x2                   	// #2
  444db4:	bl	403780 <signal@plt>
  444db8:	mov	x1, #0x0                   	// #0
  444dbc:	mov	w0, #0xf                   	// #15
  444dc0:	bl	403780 <signal@plt>
  444dc4:	mov	x1, #0x0                   	// #0
  444dc8:	mov	w0, #0x1                   	// #1
  444dcc:	bl	403780 <signal@plt>
  444dd0:	mov	x1, #0x0                   	// #0
  444dd4:	mov	w0, #0xd                   	// #13
  444dd8:	bl	403780 <signal@plt>
  444ddc:	add	x0, sp, #0xc0
  444de0:	bl	44356c <ferror@plt+0x3f55c>
  444de4:	add	x0, sp, #0xb8
  444de8:	bl	44356c <ferror@plt+0x3f55c>
  444dec:	add	x0, sp, #0xd8
  444df0:	add	x0, x0, #0x4
  444df4:	bl	44356c <ferror@plt+0x3f55c>
  444df8:	add	x0, sp, #0xd0
  444dfc:	bl	44356c <ferror@plt+0x3f55c>
  444e00:	add	x0, sp, #0xc8
  444e04:	bl	44356c <ferror@plt+0x3f55c>
  444e08:	ldr	w0, [sp, #156]
  444e0c:	cmp	w0, #0x0
  444e10:	b.eq	444eec <ferror@plt+0x40edc>  // b.none
  444e14:	bl	403700 <fork@plt>
  444e18:	str	w0, [sp, #176]
  444e1c:	ldr	w0, [sp, #176]
  444e20:	cmp	w0, #0x0
  444e24:	b.ge	444e44 <ferror@plt+0x40e34>  // b.tcont
  444e28:	ldr	w0, [sp, #188]
  444e2c:	add	x1, sp, #0xb0
  444e30:	mov	x2, #0x4                   	// #4
  444e34:	bl	4444f8 <ferror@plt+0x404e8>
  444e38:	ldr	w0, [sp, #196]
  444e3c:	mov	w1, #0x3                   	// #3
  444e40:	bl	444588 <ferror@plt+0x40578>
  444e44:	ldr	w0, [sp, #176]
  444e48:	cmp	w0, #0x0
  444e4c:	b.ne	444ec8 <ferror@plt+0x40eb8>  // b.any
  444e50:	add	x0, sp, #0xb8
  444e54:	add	x0, x0, #0x4
  444e58:	bl	44356c <ferror@plt+0x3f55c>
  444e5c:	ldr	w8, [sp, #196]
  444e60:	ldr	w1, [sp, #216]
  444e64:	ldr	w2, [sp, #212]
  444e68:	ldr	w3, [sp, #204]
  444e6c:	ldr	x0, [sp, #272]
  444e70:	str	x0, [sp, #56]
  444e74:	ldr	x0, [sp, #264]
  444e78:	str	x0, [sp, #48]
  444e7c:	ldr	w0, [sp, #256]
  444e80:	str	w0, [sp, #40]
  444e84:	ldr	w0, [sp, #248]
  444e88:	str	w0, [sp, #32]
  444e8c:	ldr	w0, [sp, #240]
  444e90:	str	w0, [sp, #24]
  444e94:	ldr	w0, [sp, #116]
  444e98:	str	w0, [sp, #16]
  444e9c:	ldr	w0, [sp, #120]
  444ea0:	str	w0, [sp, #8]
  444ea4:	ldr	w0, [sp, #124]
  444ea8:	str	w0, [sp]
  444eac:	ldr	w7, [sp, #152]
  444eb0:	ldr	x6, [sp, #128]
  444eb4:	ldr	x5, [sp, #136]
  444eb8:	ldr	x4, [sp, #144]
  444ebc:	mov	w0, w8
  444ec0:	bl	444874 <ferror@plt+0x40864>
  444ec4:	b	445298 <ferror@plt+0x41288>
  444ec8:	ldr	w0, [sp, #188]
  444ecc:	add	x1, sp, #0xb0
  444ed0:	mov	x2, #0x4                   	// #4
  444ed4:	bl	4444f8 <ferror@plt+0x404e8>
  444ed8:	add	x0, sp, #0xb8
  444edc:	add	x0, x0, #0x4
  444ee0:	bl	44356c <ferror@plt+0x3f55c>
  444ee4:	mov	w0, #0x0                   	// #0
  444ee8:	bl	403500 <_exit@plt>
  444eec:	ldr	w8, [sp, #196]
  444ef0:	ldr	w1, [sp, #216]
  444ef4:	ldr	w2, [sp, #212]
  444ef8:	ldr	w3, [sp, #204]
  444efc:	ldr	x0, [sp, #272]
  444f00:	str	x0, [sp, #56]
  444f04:	ldr	x0, [sp, #264]
  444f08:	str	x0, [sp, #48]
  444f0c:	ldr	w0, [sp, #256]
  444f10:	str	w0, [sp, #40]
  444f14:	ldr	w0, [sp, #248]
  444f18:	str	w0, [sp, #32]
  444f1c:	ldr	w0, [sp, #240]
  444f20:	str	w0, [sp, #24]
  444f24:	ldr	w0, [sp, #116]
  444f28:	str	w0, [sp, #16]
  444f2c:	ldr	w0, [sp, #120]
  444f30:	str	w0, [sp, #8]
  444f34:	ldr	w0, [sp, #124]
  444f38:	str	w0, [sp]
  444f3c:	ldr	w7, [sp, #152]
  444f40:	ldr	x6, [sp, #128]
  444f44:	ldr	x5, [sp, #136]
  444f48:	ldr	x4, [sp, #144]
  444f4c:	mov	w0, w8
  444f50:	bl	444874 <ferror@plt+0x40864>
  444f54:	b	445298 <ferror@plt+0x41288>
  444f58:	str	wzr, [sp, #164]
  444f5c:	add	x0, sp, #0xc0
  444f60:	add	x0, x0, #0x4
  444f64:	bl	44356c <ferror@plt+0x3f55c>
  444f68:	add	x0, sp, #0xb8
  444f6c:	add	x0, x0, #0x4
  444f70:	bl	44356c <ferror@plt+0x3f55c>
  444f74:	add	x0, sp, #0xd8
  444f78:	bl	44356c <ferror@plt+0x3f55c>
  444f7c:	add	x0, sp, #0xd0
  444f80:	add	x0, x0, #0x4
  444f84:	bl	44356c <ferror@plt+0x3f55c>
  444f88:	add	x0, sp, #0xc8
  444f8c:	add	x0, x0, #0x4
  444f90:	bl	44356c <ferror@plt+0x3f55c>
  444f94:	ldr	w0, [sp, #156]
  444f98:	cmp	w0, #0x0
  444f9c:	b.eq	444ffc <ferror@plt+0x40fec>  // b.none
  444fa0:	nop
  444fa4:	add	x0, sp, #0xb4
  444fa8:	mov	w2, #0x0                   	// #0
  444fac:	mov	x1, x0
  444fb0:	ldr	w0, [sp, #236]
  444fb4:	bl	403f80 <waitpid@plt>
  444fb8:	cmp	w0, #0x0
  444fbc:	b.ge	444ffc <ferror@plt+0x40fec>  // b.tcont
  444fc0:	bl	403ef0 <__errno_location@plt>
  444fc4:	ldr	w0, [x0]
  444fc8:	cmp	w0, #0x4
  444fcc:	b.ne	444fd4 <ferror@plt+0x40fc4>  // b.any
  444fd0:	b	444fa4 <ferror@plt+0x40f94>
  444fd4:	bl	403ef0 <__errno_location@plt>
  444fd8:	ldr	w0, [x0]
  444fdc:	cmp	w0, #0xa
  444fe0:	b.eq	444ffc <ferror@plt+0x40fec>  // b.none
  444fe4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444fe8:	add	x2, x0, #0x958
  444fec:	mov	w1, #0x10                  	// #16
  444ff0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  444ff4:	add	x0, x0, #0x528
  444ff8:	bl	41a980 <ferror@plt+0x16970>
  444ffc:	ldr	w0, [sp, #192]
  445000:	add	x2, sp, #0xa4
  445004:	add	x1, sp, #0xa8
  445008:	ldr	x4, [sp, #312]
  44500c:	mov	x3, x2
  445010:	mov	w2, #0x2                   	// #2
  445014:	bl	444afc <ferror@plt+0x40aec>
  445018:	cmp	w0, #0x0
  44501c:	b.eq	44528c <ferror@plt+0x4127c>  // b.none
  445020:	ldr	w0, [sp, #164]
  445024:	cmp	w0, #0x1
  445028:	b.le	445170 <ferror@plt+0x41160>
  44502c:	ldr	w0, [sp, #168]
  445030:	cmp	w0, #0x3
  445034:	b.eq	445110 <ferror@plt+0x41100>  // b.none
  445038:	cmp	w0, #0x3
  44503c:	b.gt	445140 <ferror@plt+0x41130>
  445040:	cmp	w0, #0x2
  445044:	b.eq	4450e0 <ferror@plt+0x410d0>  // b.none
  445048:	cmp	w0, #0x2
  44504c:	b.gt	445140 <ferror@plt+0x41130>
  445050:	cmp	w0, #0x0
  445054:	b.eq	445064 <ferror@plt+0x41054>  // b.none
  445058:	cmp	w0, #0x1
  44505c:	b.eq	445098 <ferror@plt+0x41088>  // b.none
  445060:	b	445140 <ferror@plt+0x41130>
  445064:	bl	443438 <ferror@plt+0x3f428>
  445068:	mov	w19, w0
  44506c:	ldr	w0, [sp, #172]
  445070:	bl	42953c <ferror@plt+0x2552c>
  445074:	mov	x5, x0
  445078:	ldr	x4, [sp, #144]
  44507c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445080:	add	x3, x0, #0x990
  445084:	mov	w2, #0x2                   	// #2
  445088:	mov	w1, w19
  44508c:	ldr	x0, [sp, #312]
  445090:	bl	40bfd4 <ferror@plt+0x7fc4>
  445094:	b	44516c <ferror@plt+0x4115c>
  445098:	bl	443438 <ferror@plt+0x3f428>
  44509c:	mov	w20, w0
  4450a0:	ldr	w0, [sp, #172]
  4450a4:	bl	444318 <ferror@plt+0x40308>
  4450a8:	mov	w21, w0
  4450ac:	ldr	x0, [sp, #136]
  4450b0:	ldr	x19, [x0]
  4450b4:	ldr	w0, [sp, #172]
  4450b8:	bl	42953c <ferror@plt+0x2552c>
  4450bc:	mov	x5, x0
  4450c0:	mov	x4, x19
  4450c4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4450c8:	add	x3, x0, #0x9b8
  4450cc:	mov	w2, w21
  4450d0:	mov	w1, w20
  4450d4:	ldr	x0, [sp, #312]
  4450d8:	bl	40bfd4 <ferror@plt+0x7fc4>
  4450dc:	b	44516c <ferror@plt+0x4115c>
  4450e0:	bl	443438 <ferror@plt+0x3f428>
  4450e4:	mov	w19, w0
  4450e8:	ldr	w0, [sp, #172]
  4450ec:	bl	42953c <ferror@plt+0x2552c>
  4450f0:	mov	x4, x0
  4450f4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4450f8:	add	x3, x0, #0x9e8
  4450fc:	mov	w2, #0x13                  	// #19
  445100:	mov	w1, w19
  445104:	ldr	x0, [sp, #312]
  445108:	bl	40bfd4 <ferror@plt+0x7fc4>
  44510c:	b	44516c <ferror@plt+0x4115c>
  445110:	bl	443438 <ferror@plt+0x3f428>
  445114:	mov	w19, w0
  445118:	ldr	w0, [sp, #172]
  44511c:	bl	42953c <ferror@plt+0x2552c>
  445120:	mov	x4, x0
  445124:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445128:	add	x3, x0, #0xa28
  44512c:	mov	w2, #0x0                   	// #0
  445130:	mov	w1, w19
  445134:	ldr	x0, [sp, #312]
  445138:	bl	40bfd4 <ferror@plt+0x7fc4>
  44513c:	b	44516c <ferror@plt+0x4115c>
  445140:	bl	443438 <ferror@plt+0x3f428>
  445144:	mov	w1, w0
  445148:	ldr	x0, [sp, #136]
  44514c:	ldr	x0, [x0]
  445150:	mov	x4, x0
  445154:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445158:	add	x3, x0, #0xa50
  44515c:	mov	w2, #0x13                  	// #19
  445160:	ldr	x0, [sp, #312]
  445164:	bl	40bfd4 <ferror@plt+0x7fc4>
  445168:	nop
  44516c:	b	445298 <ferror@plt+0x41288>
  445170:	ldr	w0, [sp, #156]
  445174:	cmp	w0, #0x0
  445178:	b.eq	4451f4 <ferror@plt+0x411e4>  // b.none
  44517c:	str	wzr, [sp, #164]
  445180:	ldr	w0, [sp, #184]
  445184:	add	x2, sp, #0xa4
  445188:	add	x1, sp, #0xa8
  44518c:	ldr	x4, [sp, #312]
  445190:	mov	x3, x2
  445194:	mov	w2, #0x1                   	// #1
  445198:	bl	444afc <ferror@plt+0x40aec>
  44519c:	cmp	w0, #0x0
  4451a0:	b.eq	445294 <ferror@plt+0x41284>  // b.none
  4451a4:	ldr	w0, [sp, #164]
  4451a8:	cmp	w0, #0x0
  4451ac:	b.gt	4451ec <ferror@plt+0x411dc>
  4451b0:	bl	403ef0 <__errno_location@plt>
  4451b4:	ldr	w0, [x0]
  4451b8:	str	w0, [sp, #232]
  4451bc:	bl	443438 <ferror@plt+0x3f428>
  4451c0:	mov	w19, w0
  4451c4:	ldr	w0, [sp, #232]
  4451c8:	bl	42953c <ferror@plt+0x2552c>
  4451cc:	mov	x4, x0
  4451d0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4451d4:	add	x3, x0, #0xa80
  4451d8:	mov	w2, #0x13                  	// #19
  4451dc:	mov	w1, w19
  4451e0:	ldr	x0, [sp, #312]
  4451e4:	bl	40bfd4 <ferror@plt+0x7fc4>
  4451e8:	b	445298 <ferror@plt+0x41288>
  4451ec:	ldr	w0, [sp, #168]
  4451f0:	str	w0, [sp, #236]
  4451f4:	add	x0, sp, #0xc0
  4451f8:	bl	44356c <ferror@plt+0x3f55c>
  4451fc:	add	x0, sp, #0xb8
  445200:	bl	44356c <ferror@plt+0x3f55c>
  445204:	ldr	x0, [sp, #280]
  445208:	cmp	x0, #0x0
  44520c:	b.eq	44521c <ferror@plt+0x4120c>  // b.none
  445210:	ldr	x0, [sp, #280]
  445214:	ldr	w1, [sp, #236]
  445218:	str	w1, [x0]
  44521c:	ldr	x0, [sp, #288]
  445220:	cmp	x0, #0x0
  445224:	b.eq	445234 <ferror@plt+0x41224>  // b.none
  445228:	ldr	w1, [sp, #220]
  44522c:	ldr	x0, [sp, #288]
  445230:	str	w1, [x0]
  445234:	ldr	x0, [sp, #296]
  445238:	cmp	x0, #0x0
  44523c:	b.eq	44524c <ferror@plt+0x4123c>  // b.none
  445240:	ldr	w1, [sp, #208]
  445244:	ldr	x0, [sp, #296]
  445248:	str	w1, [x0]
  44524c:	ldr	x0, [sp, #304]
  445250:	cmp	x0, #0x0
  445254:	b.eq	445264 <ferror@plt+0x41254>  // b.none
  445258:	ldr	w1, [sp, #200]
  44525c:	ldr	x0, [sp, #304]
  445260:	str	w1, [x0]
  445264:	mov	w0, #0x1                   	// #1
  445268:	b	445364 <ferror@plt+0x41354>
  44526c:	nop
  445270:	b	445298 <ferror@plt+0x41288>
  445274:	nop
  445278:	b	445298 <ferror@plt+0x41288>
  44527c:	nop
  445280:	b	445298 <ferror@plt+0x41288>
  445284:	nop
  445288:	b	445298 <ferror@plt+0x41288>
  44528c:	nop
  445290:	b	445298 <ferror@plt+0x41288>
  445294:	nop
  445298:	ldr	w0, [sp, #236]
  44529c:	cmp	w0, #0x0
  4452a0:	b.le	4452fc <ferror@plt+0x412ec>
  4452a4:	nop
  4452a8:	mov	w2, #0x0                   	// #0
  4452ac:	mov	x1, #0x0                   	// #0
  4452b0:	ldr	w0, [sp, #236]
  4452b4:	bl	403f80 <waitpid@plt>
  4452b8:	cmp	w0, #0x0
  4452bc:	b.ge	4452fc <ferror@plt+0x412ec>  // b.tcont
  4452c0:	bl	403ef0 <__errno_location@plt>
  4452c4:	ldr	w0, [x0]
  4452c8:	cmp	w0, #0x4
  4452cc:	b.ne	4452d4 <ferror@plt+0x412c4>  // b.any
  4452d0:	b	4452a8 <ferror@plt+0x41298>
  4452d4:	bl	403ef0 <__errno_location@plt>
  4452d8:	ldr	w0, [x0]
  4452dc:	cmp	w0, #0xa
  4452e0:	b.eq	4452fc <ferror@plt+0x412ec>  // b.none
  4452e4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4452e8:	add	x2, x0, #0x958
  4452ec:	mov	w1, #0x10                  	// #16
  4452f0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4452f4:	add	x0, x0, #0x528
  4452f8:	bl	41a980 <ferror@plt+0x16970>
  4452fc:	add	x0, sp, #0xc0
  445300:	bl	44356c <ferror@plt+0x3f55c>
  445304:	add	x0, sp, #0xc0
  445308:	add	x0, x0, #0x4
  44530c:	bl	44356c <ferror@plt+0x3f55c>
  445310:	add	x0, sp, #0xb8
  445314:	bl	44356c <ferror@plt+0x3f55c>
  445318:	add	x0, sp, #0xb8
  44531c:	add	x0, x0, #0x4
  445320:	bl	44356c <ferror@plt+0x3f55c>
  445324:	add	x0, sp, #0xd8
  445328:	bl	44356c <ferror@plt+0x3f55c>
  44532c:	add	x0, sp, #0xd8
  445330:	add	x0, x0, #0x4
  445334:	bl	44356c <ferror@plt+0x3f55c>
  445338:	add	x0, sp, #0xd0
  44533c:	bl	44356c <ferror@plt+0x3f55c>
  445340:	add	x0, sp, #0xd0
  445344:	add	x0, x0, #0x4
  445348:	bl	44356c <ferror@plt+0x3f55c>
  44534c:	add	x0, sp, #0xc8
  445350:	bl	44356c <ferror@plt+0x3f55c>
  445354:	add	x0, sp, #0xc8
  445358:	add	x0, x0, #0x4
  44535c:	bl	44356c <ferror@plt+0x3f55c>
  445360:	mov	w0, #0x0                   	// #0
  445364:	ldp	x19, x20, [sp, #80]
  445368:	ldr	x21, [sp, #96]
  44536c:	ldp	x29, x30, [sp, #64]
  445370:	add	sp, sp, #0xf0
  445374:	ret
  445378:	stp	x29, x30, [sp, #-64]!
  44537c:	mov	x29, sp
  445380:	str	x19, [sp, #16]
  445384:	str	x0, [sp, #40]
  445388:	str	x1, [sp, #32]
  44538c:	ldr	x0, [sp, #40]
  445390:	bl	403660 <pipe@plt>
  445394:	cmp	w0, #0x0
  445398:	b.ge	4453dc <ferror@plt+0x413cc>  // b.tcont
  44539c:	bl	403ef0 <__errno_location@plt>
  4453a0:	ldr	w0, [x0]
  4453a4:	str	w0, [sp, #60]
  4453a8:	bl	443438 <ferror@plt+0x3f428>
  4453ac:	mov	w19, w0
  4453b0:	ldr	w0, [sp, #60]
  4453b4:	bl	42953c <ferror@plt+0x2552c>
  4453b8:	mov	x4, x0
  4453bc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4453c0:	add	x3, x0, #0xab8
  4453c4:	mov	w2, #0x13                  	// #19
  4453c8:	mov	w1, w19
  4453cc:	ldr	x0, [sp, #32]
  4453d0:	bl	40bfd4 <ferror@plt+0x7fc4>
  4453d4:	mov	w0, #0x0                   	// #0
  4453d8:	b	4453e0 <ferror@plt+0x413d0>
  4453dc:	mov	w0, #0x1                   	// #1
  4453e0:	ldr	x19, [sp, #16]
  4453e4:	ldp	x29, x30, [sp], #64
  4453e8:	ret
  4453ec:	stp	x29, x30, [sp, #-64]!
  4453f0:	mov	x29, sp
  4453f4:	str	x0, [sp, #40]
  4453f8:	str	x1, [sp, #32]
  4453fc:	str	x2, [sp, #24]
  445400:	str	wzr, [sp, #60]
  445404:	b	445414 <ferror@plt+0x41404>
  445408:	ldr	w0, [sp, #60]
  44540c:	add	w0, w0, #0x1
  445410:	str	w0, [sp, #60]
  445414:	ldrsw	x0, [sp, #60]
  445418:	lsl	x0, x0, #3
  44541c:	ldr	x1, [sp, #32]
  445420:	add	x0, x1, x0
  445424:	ldr	x0, [x0]
  445428:	cmp	x0, #0x0
  44542c:	b.ne	445408 <ferror@plt+0x413f8>  // b.any
  445430:	ldr	w0, [sp, #60]
  445434:	add	w0, w0, #0x2
  445438:	sxtw	x0, w0
  44543c:	mov	x1, #0x8                   	// #8
  445440:	bl	418820 <ferror@plt+0x14810>
  445444:	str	x0, [sp, #48]
  445448:	ldr	x0, [sp, #48]
  44544c:	adrp	x1, 490000 <ferror@plt+0x8bff0>
  445450:	add	x1, x1, #0xaf8
  445454:	str	x1, [x0]
  445458:	ldr	x0, [sp, #48]
  44545c:	add	x0, x0, #0x8
  445460:	ldr	x1, [sp, #40]
  445464:	str	x1, [x0]
  445468:	b	4454a4 <ferror@plt+0x41494>
  44546c:	ldrsw	x0, [sp, #60]
  445470:	lsl	x0, x0, #3
  445474:	ldr	x1, [sp, #32]
  445478:	add	x1, x1, x0
  44547c:	ldrsw	x0, [sp, #60]
  445480:	add	x0, x0, #0x1
  445484:	lsl	x0, x0, #3
  445488:	ldr	x2, [sp, #48]
  44548c:	add	x0, x2, x0
  445490:	ldr	x1, [x1]
  445494:	str	x1, [x0]
  445498:	ldr	w0, [sp, #60]
  44549c:	sub	w0, w0, #0x1
  4454a0:	str	w0, [sp, #60]
  4454a4:	ldr	w0, [sp, #60]
  4454a8:	cmp	w0, #0x0
  4454ac:	b.gt	44546c <ferror@plt+0x4145c>
  4454b0:	ldr	x0, [sp, #24]
  4454b4:	cmp	x0, #0x0
  4454b8:	b.eq	4454d4 <ferror@plt+0x414c4>  // b.none
  4454bc:	ldr	x0, [sp, #48]
  4454c0:	ldr	x0, [x0]
  4454c4:	ldr	x2, [sp, #24]
  4454c8:	ldr	x1, [sp, #48]
  4454cc:	bl	403cc0 <execve@plt>
  4454d0:	b	4454e4 <ferror@plt+0x414d4>
  4454d4:	ldr	x0, [sp, #48]
  4454d8:	ldr	x0, [x0]
  4454dc:	ldr	x1, [sp, #48]
  4454e0:	bl	403990 <execv@plt>
  4454e4:	ldr	x0, [sp, #48]
  4454e8:	bl	4185e0 <ferror@plt+0x145d0>
  4454ec:	nop
  4454f0:	ldp	x29, x30, [sp], #64
  4454f4:	ret
  4454f8:	sub	sp, sp, #0x20
  4454fc:	str	x0, [sp, #8]
  445500:	strb	w1, [sp, #7]
  445504:	ldr	x0, [sp, #8]
  445508:	str	x0, [sp, #24]
  44550c:	b	44551c <ferror@plt+0x4150c>
  445510:	ldr	x0, [sp, #24]
  445514:	add	x0, x0, #0x1
  445518:	str	x0, [sp, #24]
  44551c:	ldr	x0, [sp, #24]
  445520:	ldrb	w0, [x0]
  445524:	cmp	w0, #0x0
  445528:	b.eq	445540 <ferror@plt+0x41530>  // b.none
  44552c:	ldr	x0, [sp, #24]
  445530:	ldrb	w0, [x0]
  445534:	ldrb	w1, [sp, #7]
  445538:	cmp	w1, w0
  44553c:	b.ne	445510 <ferror@plt+0x41500>  // b.any
  445540:	ldr	x0, [sp, #24]
  445544:	add	sp, sp, #0x20
  445548:	ret
  44554c:	stp	x29, x30, [sp, #-112]!
  445550:	mov	x29, sp
  445554:	str	x0, [sp, #40]
  445558:	str	x1, [sp, #32]
  44555c:	str	x2, [sp, #24]
  445560:	str	w3, [sp, #20]
  445564:	str	w4, [sp, #16]
  445568:	ldr	x0, [sp, #40]
  44556c:	ldrb	w0, [x0]
  445570:	cmp	w0, #0x0
  445574:	b.ne	445590 <ferror@plt+0x41580>  // b.any
  445578:	bl	403ef0 <__errno_location@plt>
  44557c:	mov	x1, x0
  445580:	mov	w0, #0x2                   	// #2
  445584:	str	w0, [x1]
  445588:	mov	w0, #0xffffffff            	// #-1
  44558c:	b	44586c <ferror@plt+0x4185c>
  445590:	ldr	w0, [sp, #20]
  445594:	cmp	w0, #0x0
  445598:	b.ne	4455a8 <ferror@plt+0x41598>  // b.any
  44559c:	ldr	w0, [sp, #16]
  4455a0:	cmp	w0, #0x0
  4455a4:	b.eq	4455bc <ferror@plt+0x415ac>  // b.none
  4455a8:	mov	w1, #0x2f                  	// #47
  4455ac:	ldr	x0, [sp, #40]
  4455b0:	bl	403ca0 <strchr@plt>
  4455b4:	cmp	x0, #0x0
  4455b8:	b.eq	44560c <ferror@plt+0x415fc>  // b.none
  4455bc:	ldr	x0, [sp, #24]
  4455c0:	cmp	x0, #0x0
  4455c4:	b.eq	4455dc <ferror@plt+0x415cc>  // b.none
  4455c8:	ldr	x2, [sp, #24]
  4455cc:	ldr	x1, [sp, #32]
  4455d0:	ldr	x0, [sp, #40]
  4455d4:	bl	403cc0 <execve@plt>
  4455d8:	b	4455e8 <ferror@plt+0x415d8>
  4455dc:	ldr	x1, [sp, #32]
  4455e0:	ldr	x0, [sp, #40]
  4455e4:	bl	403990 <execv@plt>
  4455e8:	bl	403ef0 <__errno_location@plt>
  4455ec:	ldr	w0, [x0]
  4455f0:	cmp	w0, #0x8
  4455f4:	b.ne	445868 <ferror@plt+0x41858>  // b.any
  4455f8:	ldr	x2, [sp, #24]
  4455fc:	ldr	x1, [sp, #32]
  445600:	ldr	x0, [sp, #40]
  445604:	bl	4453ec <ferror@plt+0x413dc>
  445608:	b	445868 <ferror@plt+0x41858>
  44560c:	str	wzr, [sp, #108]
  445610:	str	xzr, [sp, #96]
  445614:	ldr	w0, [sp, #16]
  445618:	cmp	w0, #0x0
  44561c:	b.eq	445634 <ferror@plt+0x41624>  // b.none
  445620:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445624:	add	x1, x0, #0xb00
  445628:	ldr	x0, [sp, #24]
  44562c:	bl	40b538 <ferror@plt+0x7528>
  445630:	str	x0, [sp, #96]
  445634:	ldr	w0, [sp, #20]
  445638:	cmp	w0, #0x0
  44563c:	b.eq	44565c <ferror@plt+0x4164c>  // b.none
  445640:	ldr	x0, [sp, #96]
  445644:	cmp	x0, #0x0
  445648:	b.ne	44565c <ferror@plt+0x4164c>  // b.any
  44564c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445650:	add	x0, x0, #0xb00
  445654:	bl	40b8cc <ferror@plt+0x78bc>
  445658:	str	x0, [sp, #96]
  44565c:	ldr	x0, [sp, #96]
  445660:	cmp	x0, #0x0
  445664:	b.ne	445674 <ferror@plt+0x41664>  // b.any
  445668:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44566c:	add	x0, x0, #0xb08
  445670:	str	x0, [sp, #96]
  445674:	ldr	x0, [sp, #40]
  445678:	bl	403530 <strlen@plt>
  44567c:	add	x0, x0, #0x1
  445680:	str	x0, [sp, #72]
  445684:	ldr	x0, [sp, #96]
  445688:	bl	403530 <strlen@plt>
  44568c:	str	x0, [sp, #64]
  445690:	ldr	x1, [sp, #64]
  445694:	ldr	x0, [sp, #72]
  445698:	add	x0, x1, x0
  44569c:	add	x0, x0, #0x1
  4456a0:	bl	41844c <ferror@plt+0x1443c>
  4456a4:	str	x0, [sp, #56]
  4456a8:	ldr	x0, [sp, #56]
  4456ac:	str	x0, [sp, #48]
  4456b0:	ldr	x0, [sp, #64]
  4456b4:	add	x0, x0, #0x1
  4456b8:	ldr	x1, [sp, #56]
  4456bc:	add	x0, x1, x0
  4456c0:	ldr	x2, [sp, #72]
  4456c4:	ldr	x1, [sp, #40]
  4456c8:	bl	4034c0 <memcpy@plt>
  4456cc:	ldr	x1, [sp, #56]
  4456d0:	ldr	x0, [sp, #64]
  4456d4:	add	x0, x1, x0
  4456d8:	str	x0, [sp, #56]
  4456dc:	ldr	x0, [sp, #56]
  4456e0:	mov	w1, #0x2f                  	// #47
  4456e4:	strb	w1, [x0]
  4456e8:	ldr	x0, [sp, #96]
  4456ec:	str	x0, [sp, #88]
  4456f0:	ldr	x0, [sp, #88]
  4456f4:	str	x0, [sp, #96]
  4456f8:	mov	w1, #0x3a                  	// #58
  4456fc:	ldr	x0, [sp, #96]
  445700:	bl	4454f8 <ferror@plt+0x414e8>
  445704:	str	x0, [sp, #88]
  445708:	ldr	x1, [sp, #88]
  44570c:	ldr	x0, [sp, #96]
  445710:	cmp	x1, x0
  445714:	b.ne	445728 <ferror@plt+0x41718>  // b.any
  445718:	ldr	x0, [sp, #56]
  44571c:	add	x0, x0, #0x1
  445720:	str	x0, [sp, #80]
  445724:	b	445760 <ferror@plt+0x41750>
  445728:	ldr	x1, [sp, #88]
  44572c:	ldr	x0, [sp, #96]
  445730:	sub	x0, x1, x0
  445734:	neg	x0, x0
  445738:	ldr	x1, [sp, #56]
  44573c:	add	x3, x1, x0
  445740:	ldr	x1, [sp, #88]
  445744:	ldr	x0, [sp, #96]
  445748:	sub	x0, x1, x0
  44574c:	mov	x2, x0
  445750:	ldr	x1, [sp, #96]
  445754:	mov	x0, x3
  445758:	bl	4034c0 <memcpy@plt>
  44575c:	str	x0, [sp, #80]
  445760:	ldr	x0, [sp, #24]
  445764:	cmp	x0, #0x0
  445768:	b.eq	445780 <ferror@plt+0x41770>  // b.none
  44576c:	ldr	x2, [sp, #24]
  445770:	ldr	x1, [sp, #32]
  445774:	ldr	x0, [sp, #80]
  445778:	bl	403cc0 <execve@plt>
  44577c:	b	44578c <ferror@plt+0x4177c>
  445780:	ldr	x1, [sp, #32]
  445784:	ldr	x0, [sp, #80]
  445788:	bl	403990 <execv@plt>
  44578c:	bl	403ef0 <__errno_location@plt>
  445790:	ldr	w0, [x0]
  445794:	cmp	w0, #0x8
  445798:	b.ne	4457ac <ferror@plt+0x4179c>  // b.any
  44579c:	ldr	x2, [sp, #24]
  4457a0:	ldr	x1, [sp, #32]
  4457a4:	ldr	x0, [sp, #80]
  4457a8:	bl	4453ec <ferror@plt+0x413dc>
  4457ac:	bl	403ef0 <__errno_location@plt>
  4457b0:	ldr	w0, [x0]
  4457b4:	cmp	w0, #0x74
  4457b8:	b.eq	445820 <ferror@plt+0x41810>  // b.none
  4457bc:	cmp	w0, #0x74
  4457c0:	b.gt	445810 <ferror@plt+0x41800>
  4457c4:	cmp	w0, #0x6e
  4457c8:	b.eq	445828 <ferror@plt+0x41818>  // b.none
  4457cc:	cmp	w0, #0x6e
  4457d0:	b.gt	445810 <ferror@plt+0x41800>
  4457d4:	cmp	w0, #0x14
  4457d8:	b.eq	445820 <ferror@plt+0x41810>  // b.none
  4457dc:	cmp	w0, #0x14
  4457e0:	b.gt	445810 <ferror@plt+0x41800>
  4457e4:	cmp	w0, #0x13
  4457e8:	b.eq	445828 <ferror@plt+0x41818>  // b.none
  4457ec:	cmp	w0, #0x13
  4457f0:	b.gt	445810 <ferror@plt+0x41800>
  4457f4:	cmp	w0, #0x2
  4457f8:	b.eq	445820 <ferror@plt+0x41810>  // b.none
  4457fc:	cmp	w0, #0xd
  445800:	b.ne	445810 <ferror@plt+0x41800>  // b.any
  445804:	mov	w0, #0x1                   	// #1
  445808:	str	w0, [sp, #108]
  44580c:	b	445820 <ferror@plt+0x41810>
  445810:	ldr	x0, [sp, #48]
  445814:	bl	4185e0 <ferror@plt+0x145d0>
  445818:	mov	w0, #0xffffffff            	// #-1
  44581c:	b	44586c <ferror@plt+0x4185c>
  445820:	nop
  445824:	b	44582c <ferror@plt+0x4181c>
  445828:	nop
  44582c:	ldr	x0, [sp, #88]
  445830:	add	x1, x0, #0x1
  445834:	str	x1, [sp, #88]
  445838:	ldrb	w0, [x0]
  44583c:	cmp	w0, #0x0
  445840:	b.ne	4456f0 <ferror@plt+0x416e0>  // b.any
  445844:	ldr	w0, [sp, #108]
  445848:	cmp	w0, #0x0
  44584c:	b.eq	445860 <ferror@plt+0x41850>  // b.none
  445850:	bl	403ef0 <__errno_location@plt>
  445854:	mov	x1, x0
  445858:	mov	w0, #0xd                   	// #13
  44585c:	str	w0, [x1]
  445860:	ldr	x0, [sp, #48]
  445864:	bl	4185e0 <ferror@plt+0x145d0>
  445868:	mov	w0, #0xffffffff            	// #-1
  44586c:	ldp	x29, x30, [sp], #112
  445870:	ret
  445874:	sub	sp, sp, #0x10
  445878:	str	w0, [sp, #12]
  44587c:	nop
  445880:	add	sp, sp, #0x10
  445884:	ret
  445888:	stp	x29, x30, [sp, #-32]!
  44588c:	mov	x29, sp
  445890:	str	w0, [sp, #28]
  445894:	str	w1, [sp, #24]
  445898:	str	w2, [sp, #20]
  44589c:	ldr	w0, [sp, #20]
  4458a0:	cmp	w0, #0x0
  4458a4:	b.ne	4458cc <ferror@plt+0x418bc>  // b.any
  4458a8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4458ac:	add	x2, x0, #0xba0
  4458b0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4458b4:	add	x1, x0, #0xc40
  4458b8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4458bc:	add	x0, x0, #0xbb0
  4458c0:	bl	41aa2c <ferror@plt+0x16a1c>
  4458c4:	mov	x0, #0x0                   	// #0
  4458c8:	b	4458e0 <ferror@plt+0x418d0>
  4458cc:	mov	w3, #0x0                   	// #0
  4458d0:	ldr	w2, [sp, #20]
  4458d4:	ldr	w1, [sp, #24]
  4458d8:	ldr	w0, [sp, #28]
  4458dc:	bl	4458e8 <ferror@plt+0x418d8>
  4458e0:	ldp	x29, x30, [sp], #32
  4458e4:	ret
  4458e8:	stp	x29, x30, [sp, #-48]!
  4458ec:	mov	x29, sp
  4458f0:	str	w0, [sp, #28]
  4458f4:	str	w1, [sp, #24]
  4458f8:	str	w2, [sp, #20]
  4458fc:	str	w3, [sp, #16]
  445900:	ldr	w0, [sp, #20]
  445904:	cmp	w0, #0x0
  445908:	b.ne	445930 <ferror@plt+0x41920>  // b.any
  44590c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445910:	add	x2, x0, #0xba0
  445914:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445918:	add	x1, x0, #0xc50
  44591c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445920:	add	x0, x0, #0xbb0
  445924:	bl	41aa2c <ferror@plt+0x16a1c>
  445928:	mov	x0, #0x0                   	// #0
  44592c:	b	445a44 <ferror@plt+0x41a34>
  445930:	mov	x0, #0x28                  	// #40
  445934:	bl	426124 <ferror@plt+0x22114>
  445938:	str	x0, [sp, #40]
  44593c:	ldr	x0, [sp, #40]
  445940:	str	xzr, [x0]
  445944:	ldr	x0, [sp, #40]
  445948:	str	wzr, [x0, #8]
  44594c:	ldr	x0, [sp, #40]
  445950:	str	wzr, [x0, #12]
  445954:	ldr	w0, [sp, #28]
  445958:	cmp	w0, #0x0
  44595c:	cset	w0, ne  // ne = any
  445960:	and	w2, w0, #0xff
  445964:	ldr	x1, [sp, #40]
  445968:	ldrb	w0, [x1, #20]
  44596c:	bfxil	w0, w2, #0, #1
  445970:	strb	w0, [x1, #20]
  445974:	ldr	w0, [sp, #24]
  445978:	cmp	w0, #0x0
  44597c:	cset	w0, ne  // ne = any
  445980:	and	w2, w0, #0xff
  445984:	ldr	x1, [sp, #40]
  445988:	ldrb	w0, [x1, #20]
  44598c:	bfi	w0, w2, #1, #1
  445990:	strb	w0, [x1, #20]
  445994:	ldr	x0, [sp, #40]
  445998:	ldr	w1, [sp, #20]
  44599c:	str	w1, [x0, #16]
  4459a0:	ldr	x0, [sp, #40]
  4459a4:	mov	w1, #0x1                   	// #1
  4459a8:	str	w1, [x0, #24]
  4459ac:	ldr	x0, [sp, #40]
  4459b0:	str	xzr, [x0, #32]
  4459b4:	ldr	x0, [sp, #40]
  4459b8:	ldrb	w0, [x0, #20]
  4459bc:	and	w0, w0, #0x1
  4459c0:	and	w0, w0, #0xff
  4459c4:	cmp	w0, #0x0
  4459c8:	b.ne	4459d8 <ferror@plt+0x419c8>  // b.any
  4459cc:	ldr	w0, [sp, #16]
  4459d0:	cmp	w0, #0x0
  4459d4:	b.eq	445a40 <ferror@plt+0x41a30>  // b.none
  4459d8:	ldr	w0, [sp, #16]
  4459dc:	mov	w1, w0
  4459e0:	ldr	x0, [sp, #40]
  4459e4:	bl	446b38 <ferror@plt+0x42b28>
  4459e8:	ldr	x0, [sp, #40]
  4459ec:	ldrb	w0, [x0, #20]
  4459f0:	and	w0, w0, #0x1
  4459f4:	and	w0, w0, #0xff
  4459f8:	cmp	w0, #0x0
  4459fc:	b.eq	445a40 <ferror@plt+0x41a30>  // b.none
  445a00:	ldr	x0, [sp, #40]
  445a04:	ldr	x1, [x0]
  445a08:	ldr	x0, [sp, #40]
  445a0c:	ldr	w2, [x0, #16]
  445a10:	ldr	x0, [sp, #40]
  445a14:	ldr	w0, [x0, #8]
  445a18:	mul	w0, w2, w0
  445a1c:	mov	w0, w0
  445a20:	add	x3, x1, x0
  445a24:	ldr	x0, [sp, #40]
  445a28:	ldr	w0, [x0, #16]
  445a2c:	mov	w0, w0
  445a30:	mov	x2, x0
  445a34:	mov	w1, #0x0                   	// #0
  445a38:	mov	x0, x3
  445a3c:	bl	4038e0 <memset@plt>
  445a40:	ldr	x0, [sp, #40]
  445a44:	ldp	x29, x30, [sp], #48
  445a48:	ret
  445a4c:	stp	x29, x30, [sp, #-48]!
  445a50:	mov	x29, sp
  445a54:	str	x0, [sp, #24]
  445a58:	str	x1, [sp, #16]
  445a5c:	ldr	x0, [sp, #24]
  445a60:	str	x0, [sp, #40]
  445a64:	ldr	x0, [sp, #24]
  445a68:	cmp	x0, #0x0
  445a6c:	b.ne	445a90 <ferror@plt+0x41a80>  // b.any
  445a70:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445a74:	add	x2, x0, #0xbb8
  445a78:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445a7c:	add	x1, x0, #0xc68
  445a80:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445a84:	add	x0, x0, #0xbb0
  445a88:	bl	41aa2c <ferror@plt+0x16a1c>
  445a8c:	b	445a9c <ferror@plt+0x41a8c>
  445a90:	ldr	x0, [sp, #40]
  445a94:	ldr	x1, [sp, #16]
  445a98:	str	x1, [x0, #32]
  445a9c:	ldp	x29, x30, [sp], #48
  445aa0:	ret
  445aa4:	stp	x29, x30, [sp, #-48]!
  445aa8:	mov	x29, sp
  445aac:	str	x0, [sp, #24]
  445ab0:	ldr	x0, [sp, #24]
  445ab4:	str	x0, [sp, #40]
  445ab8:	ldr	x0, [sp, #24]
  445abc:	cmp	x0, #0x0
  445ac0:	b.ne	445ae8 <ferror@plt+0x41ad8>  // b.any
  445ac4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445ac8:	add	x2, x0, #0xbc8
  445acc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445ad0:	add	x1, x0, #0xc80
  445ad4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445ad8:	add	x0, x0, #0xbb0
  445adc:	bl	41aa2c <ferror@plt+0x16a1c>
  445ae0:	mov	x0, #0x0                   	// #0
  445ae4:	b	445b08 <ferror@plt+0x41af8>
  445ae8:	ldr	x0, [sp, #40]
  445aec:	add	x0, x0, #0x18
  445af0:	ldxr	w1, [x0]
  445af4:	add	w1, w1, #0x1
  445af8:	stlxr	w2, w1, [x0]
  445afc:	cbnz	w2, 445af0 <ferror@plt+0x41ae0>
  445b00:	dmb	ish
  445b04:	ldr	x0, [sp, #24]
  445b08:	ldp	x29, x30, [sp], #48
  445b0c:	ret
  445b10:	stp	x29, x30, [sp, #-48]!
  445b14:	mov	x29, sp
  445b18:	str	x0, [sp, #24]
  445b1c:	ldr	x0, [sp, #24]
  445b20:	str	x0, [sp, #40]
  445b24:	ldr	x0, [sp, #24]
  445b28:	cmp	x0, #0x0
  445b2c:	b.ne	445b50 <ferror@plt+0x41b40>  // b.any
  445b30:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445b34:	add	x2, x0, #0xbc8
  445b38:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445b3c:	add	x1, x0, #0xc90
  445b40:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445b44:	add	x0, x0, #0xbb0
  445b48:	bl	41aa2c <ferror@plt+0x16a1c>
  445b4c:	b	445b8c <ferror@plt+0x41b7c>
  445b50:	ldr	x0, [sp, #40]
  445b54:	add	x0, x0, #0x18
  445b58:	ldxr	w1, [x0]
  445b5c:	sub	w2, w1, #0x1
  445b60:	stlxr	w3, w2, [x0]
  445b64:	cbnz	w3, 445b58 <ferror@plt+0x41b48>
  445b68:	dmb	ish
  445b6c:	cmp	w1, #0x1
  445b70:	cset	w0, eq  // eq = none
  445b74:	and	w0, w0, #0xff
  445b78:	cmp	w0, #0x0
  445b7c:	b.eq	445b8c <ferror@plt+0x41b7c>  // b.none
  445b80:	mov	w1, #0x1                   	// #1
  445b84:	ldr	x0, [sp, #40]
  445b88:	bl	445c94 <ferror@plt+0x41c84>
  445b8c:	ldp	x29, x30, [sp], #48
  445b90:	ret
  445b94:	stp	x29, x30, [sp, #-48]!
  445b98:	mov	x29, sp
  445b9c:	str	x0, [sp, #24]
  445ba0:	ldr	x0, [sp, #24]
  445ba4:	str	x0, [sp, #40]
  445ba8:	ldr	x0, [sp, #24]
  445bac:	cmp	x0, #0x0
  445bb0:	b.ne	445bd8 <ferror@plt+0x41bc8>  // b.any
  445bb4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445bb8:	add	x2, x0, #0xbc8
  445bbc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445bc0:	add	x1, x0, #0xca0
  445bc4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445bc8:	add	x0, x0, #0xbb0
  445bcc:	bl	41aa2c <ferror@plt+0x16a1c>
  445bd0:	mov	w0, #0x0                   	// #0
  445bd4:	b	445be0 <ferror@plt+0x41bd0>
  445bd8:	ldr	x0, [sp, #40]
  445bdc:	ldr	w0, [x0, #16]
  445be0:	ldp	x29, x30, [sp], #48
  445be4:	ret
  445be8:	stp	x29, x30, [sp, #-48]!
  445bec:	mov	x29, sp
  445bf0:	str	x0, [sp, #24]
  445bf4:	str	w1, [sp, #20]
  445bf8:	ldr	x0, [sp, #24]
  445bfc:	str	x0, [sp, #32]
  445c00:	ldr	x0, [sp, #32]
  445c04:	cmp	x0, #0x0
  445c08:	b.ne	445c30 <ferror@plt+0x41c20>  // b.any
  445c0c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445c10:	add	x2, x0, #0xbc8
  445c14:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445c18:	add	x1, x0, #0xcc0
  445c1c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445c20:	add	x0, x0, #0xbb0
  445c24:	bl	41aa2c <ferror@plt+0x16a1c>
  445c28:	mov	x0, #0x0                   	// #0
  445c2c:	b	445c8c <ferror@plt+0x41c7c>
  445c30:	ldr	w0, [sp, #20]
  445c34:	cmp	w0, #0x0
  445c38:	cset	w0, ne  // ne = any
  445c3c:	and	w0, w0, #0xff
  445c40:	str	w0, [sp, #44]
  445c44:	ldr	x0, [sp, #32]
  445c48:	add	x0, x0, #0x18
  445c4c:	ldxr	w1, [x0]
  445c50:	sub	w2, w1, #0x1
  445c54:	stlxr	w3, w2, [x0]
  445c58:	cbnz	w3, 445c4c <ferror@plt+0x41c3c>
  445c5c:	dmb	ish
  445c60:	cmp	w1, #0x1
  445c64:	cset	w0, eq  // eq = none
  445c68:	and	w0, w0, #0xff
  445c6c:	cmp	w0, #0x0
  445c70:	b.ne	445c80 <ferror@plt+0x41c70>  // b.any
  445c74:	ldr	w0, [sp, #44]
  445c78:	orr	w0, w0, #0x2
  445c7c:	str	w0, [sp, #44]
  445c80:	ldr	w1, [sp, #44]
  445c84:	ldr	x0, [sp, #32]
  445c88:	bl	445c94 <ferror@plt+0x41c84>
  445c8c:	ldp	x29, x30, [sp], #48
  445c90:	ret
  445c94:	stp	x29, x30, [sp, #-48]!
  445c98:	mov	x29, sp
  445c9c:	str	x0, [sp, #24]
  445ca0:	str	w1, [sp, #20]
  445ca4:	ldr	w0, [sp, #20]
  445ca8:	and	w0, w0, #0x1
  445cac:	cmp	w0, #0x0
  445cb0:	b.eq	445d2c <ferror@plt+0x41d1c>  // b.none
  445cb4:	ldr	x0, [sp, #24]
  445cb8:	ldr	x0, [x0, #32]
  445cbc:	cmp	x0, #0x0
  445cc0:	b.eq	445d18 <ferror@plt+0x41d08>  // b.none
  445cc4:	str	wzr, [sp, #36]
  445cc8:	b	445d04 <ferror@plt+0x41cf4>
  445ccc:	ldr	x0, [sp, #24]
  445cd0:	ldr	x1, [x0, #32]
  445cd4:	ldr	x0, [sp, #24]
  445cd8:	ldr	x2, [x0]
  445cdc:	ldr	x0, [sp, #24]
  445ce0:	ldr	w3, [x0, #16]
  445ce4:	ldr	w0, [sp, #36]
  445ce8:	mul	w0, w3, w0
  445cec:	mov	w0, w0
  445cf0:	add	x0, x2, x0
  445cf4:	blr	x1
  445cf8:	ldr	w0, [sp, #36]
  445cfc:	add	w0, w0, #0x1
  445d00:	str	w0, [sp, #36]
  445d04:	ldr	x0, [sp, #24]
  445d08:	ldr	w0, [x0, #8]
  445d0c:	ldr	w1, [sp, #36]
  445d10:	cmp	w1, w0
  445d14:	b.cc	445ccc <ferror@plt+0x41cbc>  // b.lo, b.ul, b.last
  445d18:	ldr	x0, [sp, #24]
  445d1c:	ldr	x0, [x0]
  445d20:	bl	4185e0 <ferror@plt+0x145d0>
  445d24:	str	xzr, [sp, #40]
  445d28:	b	445d38 <ferror@plt+0x41d28>
  445d2c:	ldr	x0, [sp, #24]
  445d30:	ldr	x0, [x0]
  445d34:	str	x0, [sp, #40]
  445d38:	ldr	w0, [sp, #20]
  445d3c:	and	w0, w0, #0x2
  445d40:	cmp	w0, #0x0
  445d44:	b.eq	445d64 <ferror@plt+0x41d54>  // b.none
  445d48:	ldr	x0, [sp, #24]
  445d4c:	str	xzr, [x0]
  445d50:	ldr	x0, [sp, #24]
  445d54:	str	wzr, [x0, #8]
  445d58:	ldr	x0, [sp, #24]
  445d5c:	str	wzr, [x0, #12]
  445d60:	b	445d70 <ferror@plt+0x41d60>
  445d64:	ldr	x1, [sp, #24]
  445d68:	mov	x0, #0x28                  	// #40
  445d6c:	bl	4262b4 <ferror@plt+0x222a4>
  445d70:	ldr	x0, [sp, #40]
  445d74:	ldp	x29, x30, [sp], #48
  445d78:	ret
  445d7c:	stp	x29, x30, [sp, #-64]!
  445d80:	mov	x29, sp
  445d84:	str	x0, [sp, #40]
  445d88:	str	x1, [sp, #32]
  445d8c:	str	w2, [sp, #28]
  445d90:	ldr	x0, [sp, #40]
  445d94:	str	x0, [sp, #56]
  445d98:	ldr	x0, [sp, #56]
  445d9c:	cmp	x0, #0x0
  445da0:	b.ne	445dc8 <ferror@plt+0x41db8>  // b.any
  445da4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445da8:	add	x2, x0, #0xbc8
  445dac:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445db0:	add	x1, x0, #0xcd0
  445db4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445db8:	add	x0, x0, #0xbb0
  445dbc:	bl	41aa2c <ferror@plt+0x16a1c>
  445dc0:	mov	x0, #0x0                   	// #0
  445dc4:	b	445e94 <ferror@plt+0x41e84>
  445dc8:	ldr	w0, [sp, #28]
  445dcc:	mov	w1, w0
  445dd0:	ldr	x0, [sp, #56]
  445dd4:	bl	446b38 <ferror@plt+0x42b28>
  445dd8:	ldr	x0, [sp, #56]
  445ddc:	ldr	x1, [x0]
  445de0:	ldr	x0, [sp, #56]
  445de4:	ldr	w2, [x0, #16]
  445de8:	ldr	x0, [sp, #56]
  445dec:	ldr	w0, [x0, #8]
  445df0:	mul	w0, w2, w0
  445df4:	mov	w0, w0
  445df8:	add	x3, x1, x0
  445dfc:	ldr	x0, [sp, #56]
  445e00:	ldr	w1, [x0, #16]
  445e04:	ldr	w0, [sp, #28]
  445e08:	mul	w0, w1, w0
  445e0c:	mov	w0, w0
  445e10:	mov	x2, x0
  445e14:	ldr	x1, [sp, #32]
  445e18:	mov	x0, x3
  445e1c:	bl	4034c0 <memcpy@plt>
  445e20:	ldr	x0, [sp, #56]
  445e24:	ldr	w1, [x0, #8]
  445e28:	ldr	w0, [sp, #28]
  445e2c:	add	w1, w1, w0
  445e30:	ldr	x0, [sp, #56]
  445e34:	str	w1, [x0, #8]
  445e38:	ldr	x0, [sp, #56]
  445e3c:	ldrb	w0, [x0, #20]
  445e40:	and	w0, w0, #0x1
  445e44:	and	w0, w0, #0xff
  445e48:	cmp	w0, #0x0
  445e4c:	b.eq	445e90 <ferror@plt+0x41e80>  // b.none
  445e50:	ldr	x0, [sp, #56]
  445e54:	ldr	x1, [x0]
  445e58:	ldr	x0, [sp, #56]
  445e5c:	ldr	w2, [x0, #16]
  445e60:	ldr	x0, [sp, #56]
  445e64:	ldr	w0, [x0, #8]
  445e68:	mul	w0, w2, w0
  445e6c:	mov	w0, w0
  445e70:	add	x3, x1, x0
  445e74:	ldr	x0, [sp, #56]
  445e78:	ldr	w0, [x0, #16]
  445e7c:	mov	w0, w0
  445e80:	mov	x2, x0
  445e84:	mov	w1, #0x0                   	// #0
  445e88:	mov	x0, x3
  445e8c:	bl	4038e0 <memset@plt>
  445e90:	ldr	x0, [sp, #40]
  445e94:	ldp	x29, x30, [sp], #64
  445e98:	ret
  445e9c:	stp	x29, x30, [sp, #-64]!
  445ea0:	mov	x29, sp
  445ea4:	str	x0, [sp, #40]
  445ea8:	str	x1, [sp, #32]
  445eac:	str	w2, [sp, #28]
  445eb0:	ldr	x0, [sp, #40]
  445eb4:	str	x0, [sp, #56]
  445eb8:	ldr	x0, [sp, #56]
  445ebc:	cmp	x0, #0x0
  445ec0:	b.ne	445ee8 <ferror@plt+0x41ed8>  // b.any
  445ec4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445ec8:	add	x2, x0, #0xbc8
  445ecc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445ed0:	add	x1, x0, #0xce8
  445ed4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  445ed8:	add	x0, x0, #0xbb0
  445edc:	bl	41aa2c <ferror@plt+0x16a1c>
  445ee0:	mov	x0, #0x0                   	// #0
  445ee4:	b	445fe8 <ferror@plt+0x41fd8>
  445ee8:	ldr	w0, [sp, #28]
  445eec:	mov	w1, w0
  445ef0:	ldr	x0, [sp, #56]
  445ef4:	bl	446b38 <ferror@plt+0x42b28>
  445ef8:	ldr	x0, [sp, #56]
  445efc:	ldr	x1, [x0]
  445f00:	ldr	x0, [sp, #56]
  445f04:	ldr	w2, [x0, #16]
  445f08:	ldr	w0, [sp, #28]
  445f0c:	mul	w0, w2, w0
  445f10:	mov	w0, w0
  445f14:	add	x3, x1, x0
  445f18:	ldr	x0, [sp, #56]
  445f1c:	ldr	x4, [x0]
  445f20:	ldr	x0, [sp, #56]
  445f24:	ldr	w1, [x0, #16]
  445f28:	ldr	x0, [sp, #56]
  445f2c:	ldr	w0, [x0, #8]
  445f30:	mul	w0, w1, w0
  445f34:	mov	w0, w0
  445f38:	mov	x2, x0
  445f3c:	mov	x1, x4
  445f40:	mov	x0, x3
  445f44:	bl	4034e0 <memmove@plt>
  445f48:	ldr	x0, [sp, #56]
  445f4c:	ldr	x3, [x0]
  445f50:	ldr	x0, [sp, #56]
  445f54:	ldr	w1, [x0, #16]
  445f58:	ldr	w0, [sp, #28]
  445f5c:	mul	w0, w1, w0
  445f60:	mov	w0, w0
  445f64:	mov	x2, x0
  445f68:	ldr	x1, [sp, #32]
  445f6c:	mov	x0, x3
  445f70:	bl	4034c0 <memcpy@plt>
  445f74:	ldr	x0, [sp, #56]
  445f78:	ldr	w1, [x0, #8]
  445f7c:	ldr	w0, [sp, #28]
  445f80:	add	w1, w1, w0
  445f84:	ldr	x0, [sp, #56]
  445f88:	str	w1, [x0, #8]
  445f8c:	ldr	x0, [sp, #56]
  445f90:	ldrb	w0, [x0, #20]
  445f94:	and	w0, w0, #0x1
  445f98:	and	w0, w0, #0xff
  445f9c:	cmp	w0, #0x0
  445fa0:	b.eq	445fe4 <ferror@plt+0x41fd4>  // b.none
  445fa4:	ldr	x0, [sp, #56]
  445fa8:	ldr	x1, [x0]
  445fac:	ldr	x0, [sp, #56]
  445fb0:	ldr	w2, [x0, #16]
  445fb4:	ldr	x0, [sp, #56]
  445fb8:	ldr	w0, [x0, #8]
  445fbc:	mul	w0, w2, w0
  445fc0:	mov	w0, w0
  445fc4:	add	x3, x1, x0
  445fc8:	ldr	x0, [sp, #56]
  445fcc:	ldr	w0, [x0, #16]
  445fd0:	mov	w0, w0
  445fd4:	mov	x2, x0
  445fd8:	mov	w1, #0x0                   	// #0
  445fdc:	mov	x0, x3
  445fe0:	bl	4038e0 <memset@plt>
  445fe4:	ldr	x0, [sp, #40]
  445fe8:	ldp	x29, x30, [sp], #64
  445fec:	ret
  445ff0:	stp	x29, x30, [sp, #-64]!
  445ff4:	mov	x29, sp
  445ff8:	str	x0, [sp, #40]
  445ffc:	str	w1, [sp, #36]
  446000:	str	x2, [sp, #24]
  446004:	str	w3, [sp, #32]
  446008:	ldr	x0, [sp, #40]
  44600c:	str	x0, [sp, #56]
  446010:	ldr	x0, [sp, #56]
  446014:	cmp	x0, #0x0
  446018:	b.ne	446040 <ferror@plt+0x42030>  // b.any
  44601c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446020:	add	x2, x0, #0xbc8
  446024:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446028:	add	x1, x0, #0xd00
  44602c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446030:	add	x0, x0, #0xbb0
  446034:	bl	41aa2c <ferror@plt+0x16a1c>
  446038:	mov	x0, #0x0                   	// #0
  44603c:	b	446180 <ferror@plt+0x42170>
  446040:	ldr	w0, [sp, #32]
  446044:	mov	w1, w0
  446048:	ldr	x0, [sp, #56]
  44604c:	bl	446b38 <ferror@plt+0x42b28>
  446050:	ldr	x0, [sp, #56]
  446054:	ldr	x1, [x0]
  446058:	ldr	x0, [sp, #56]
  44605c:	ldr	w2, [x0, #16]
  446060:	ldr	w3, [sp, #32]
  446064:	ldr	w0, [sp, #36]
  446068:	add	w0, w3, w0
  44606c:	mul	w0, w2, w0
  446070:	mov	w0, w0
  446074:	add	x3, x1, x0
  446078:	ldr	x0, [sp, #56]
  44607c:	ldr	x1, [x0]
  446080:	ldr	x0, [sp, #56]
  446084:	ldr	w2, [x0, #16]
  446088:	ldr	w0, [sp, #36]
  44608c:	mul	w0, w2, w0
  446090:	mov	w0, w0
  446094:	add	x4, x1, x0
  446098:	ldr	x0, [sp, #56]
  44609c:	ldr	w1, [x0, #16]
  4460a0:	ldr	x0, [sp, #56]
  4460a4:	ldr	w2, [x0, #8]
  4460a8:	ldr	w0, [sp, #36]
  4460ac:	sub	w0, w2, w0
  4460b0:	mul	w0, w1, w0
  4460b4:	mov	w0, w0
  4460b8:	mov	x2, x0
  4460bc:	mov	x1, x4
  4460c0:	mov	x0, x3
  4460c4:	bl	4034e0 <memmove@plt>
  4460c8:	ldr	x0, [sp, #56]
  4460cc:	ldr	x1, [x0]
  4460d0:	ldr	x0, [sp, #56]
  4460d4:	ldr	w2, [x0, #16]
  4460d8:	ldr	w0, [sp, #36]
  4460dc:	mul	w0, w2, w0
  4460e0:	mov	w0, w0
  4460e4:	add	x3, x1, x0
  4460e8:	ldr	x0, [sp, #56]
  4460ec:	ldr	w1, [x0, #16]
  4460f0:	ldr	w0, [sp, #32]
  4460f4:	mul	w0, w1, w0
  4460f8:	mov	w0, w0
  4460fc:	mov	x2, x0
  446100:	ldr	x1, [sp, #24]
  446104:	mov	x0, x3
  446108:	bl	4034c0 <memcpy@plt>
  44610c:	ldr	x0, [sp, #56]
  446110:	ldr	w1, [x0, #8]
  446114:	ldr	w0, [sp, #32]
  446118:	add	w1, w1, w0
  44611c:	ldr	x0, [sp, #56]
  446120:	str	w1, [x0, #8]
  446124:	ldr	x0, [sp, #56]
  446128:	ldrb	w0, [x0, #20]
  44612c:	and	w0, w0, #0x1
  446130:	and	w0, w0, #0xff
  446134:	cmp	w0, #0x0
  446138:	b.eq	44617c <ferror@plt+0x4216c>  // b.none
  44613c:	ldr	x0, [sp, #56]
  446140:	ldr	x1, [x0]
  446144:	ldr	x0, [sp, #56]
  446148:	ldr	w2, [x0, #16]
  44614c:	ldr	x0, [sp, #56]
  446150:	ldr	w0, [x0, #8]
  446154:	mul	w0, w2, w0
  446158:	mov	w0, w0
  44615c:	add	x3, x1, x0
  446160:	ldr	x0, [sp, #56]
  446164:	ldr	w0, [x0, #16]
  446168:	mov	w0, w0
  44616c:	mov	x2, x0
  446170:	mov	w1, #0x0                   	// #0
  446174:	mov	x0, x3
  446178:	bl	4038e0 <memset@plt>
  44617c:	ldr	x0, [sp, #40]
  446180:	ldp	x29, x30, [sp], #64
  446184:	ret
  446188:	stp	x29, x30, [sp, #-48]!
  44618c:	mov	x29, sp
  446190:	str	x0, [sp, #24]
  446194:	str	w1, [sp, #20]
  446198:	ldr	x0, [sp, #24]
  44619c:	str	x0, [sp, #40]
  4461a0:	ldr	x0, [sp, #40]
  4461a4:	cmp	x0, #0x0
  4461a8:	b.ne	4461d0 <ferror@plt+0x421c0>  // b.any
  4461ac:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4461b0:	add	x2, x0, #0xbc8
  4461b4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4461b8:	add	x1, x0, #0xd18
  4461bc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4461c0:	add	x0, x0, #0xbb0
  4461c4:	bl	41aa2c <ferror@plt+0x16a1c>
  4461c8:	mov	x0, #0x0                   	// #0
  4461cc:	b	44630c <ferror@plt+0x422fc>
  4461d0:	ldr	x0, [sp, #40]
  4461d4:	ldr	w0, [x0, #8]
  4461d8:	ldr	w1, [sp, #20]
  4461dc:	cmp	w1, w0
  4461e0:	b.ls	446270 <ferror@plt+0x42260>  // b.plast
  4461e4:	ldr	x0, [sp, #40]
  4461e8:	ldr	w0, [x0, #8]
  4461ec:	ldr	w1, [sp, #20]
  4461f0:	sub	w0, w1, w0
  4461f4:	mov	w1, w0
  4461f8:	ldr	x0, [sp, #40]
  4461fc:	bl	446b38 <ferror@plt+0x42b28>
  446200:	ldr	x0, [sp, #40]
  446204:	ldrb	w0, [x0, #20]
  446208:	and	w0, w0, #0x2
  44620c:	and	w0, w0, #0xff
  446210:	cmp	w0, #0x0
  446214:	b.eq	4462a4 <ferror@plt+0x42294>  // b.none
  446218:	ldr	x0, [sp, #40]
  44621c:	ldr	x1, [x0]
  446220:	ldr	x0, [sp, #40]
  446224:	ldr	w2, [x0, #16]
  446228:	ldr	x0, [sp, #40]
  44622c:	ldr	w0, [x0, #8]
  446230:	mul	w0, w2, w0
  446234:	mov	w0, w0
  446238:	add	x3, x1, x0
  44623c:	ldr	x0, [sp, #40]
  446240:	ldr	w1, [x0, #16]
  446244:	ldr	x0, [sp, #40]
  446248:	ldr	w0, [x0, #8]
  44624c:	ldr	w2, [sp, #20]
  446250:	sub	w0, w2, w0
  446254:	mul	w0, w1, w0
  446258:	mov	w0, w0
  44625c:	mov	x2, x0
  446260:	mov	w1, #0x0                   	// #0
  446264:	mov	x0, x3
  446268:	bl	4038e0 <memset@plt>
  44626c:	b	4462a4 <ferror@plt+0x42294>
  446270:	ldr	x0, [sp, #40]
  446274:	ldr	w0, [x0, #8]
  446278:	ldr	w1, [sp, #20]
  44627c:	cmp	w1, w0
  446280:	b.cs	4462a4 <ferror@plt+0x42294>  // b.hs, b.nlast
  446284:	ldr	x0, [sp, #40]
  446288:	ldr	w1, [x0, #8]
  44628c:	ldr	w0, [sp, #20]
  446290:	sub	w0, w1, w0
  446294:	mov	w2, w0
  446298:	ldr	w1, [sp, #20]
  44629c:	ldr	x0, [sp, #24]
  4462a0:	bl	446734 <ferror@plt+0x42724>
  4462a4:	ldr	x0, [sp, #40]
  4462a8:	ldr	w1, [sp, #20]
  4462ac:	str	w1, [x0, #8]
  4462b0:	ldr	x0, [sp, #40]
  4462b4:	ldrb	w0, [x0, #20]
  4462b8:	and	w0, w0, #0x1
  4462bc:	and	w0, w0, #0xff
  4462c0:	cmp	w0, #0x0
  4462c4:	b.eq	446308 <ferror@plt+0x422f8>  // b.none
  4462c8:	ldr	x0, [sp, #40]
  4462cc:	ldr	x1, [x0]
  4462d0:	ldr	x0, [sp, #40]
  4462d4:	ldr	w2, [x0, #16]
  4462d8:	ldr	x0, [sp, #40]
  4462dc:	ldr	w0, [x0, #8]
  4462e0:	mul	w0, w2, w0
  4462e4:	mov	w0, w0
  4462e8:	add	x3, x1, x0
  4462ec:	ldr	x0, [sp, #40]
  4462f0:	ldr	w0, [x0, #16]
  4462f4:	mov	w0, w0
  4462f8:	mov	x2, x0
  4462fc:	mov	w1, #0x0                   	// #0
  446300:	mov	x0, x3
  446304:	bl	4038e0 <memset@plt>
  446308:	ldr	x0, [sp, #24]
  44630c:	ldp	x29, x30, [sp], #48
  446310:	ret
  446314:	stp	x29, x30, [sp, #-48]!
  446318:	mov	x29, sp
  44631c:	str	x0, [sp, #24]
  446320:	str	w1, [sp, #20]
  446324:	ldr	x0, [sp, #24]
  446328:	str	x0, [sp, #40]
  44632c:	ldr	x0, [sp, #40]
  446330:	cmp	x0, #0x0
  446334:	b.ne	44635c <ferror@plt+0x4234c>  // b.any
  446338:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44633c:	add	x2, x0, #0xbc8
  446340:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446344:	add	x1, x0, #0xd30
  446348:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44634c:	add	x0, x0, #0xbb0
  446350:	bl	41aa2c <ferror@plt+0x16a1c>
  446354:	mov	x0, #0x0                   	// #0
  446358:	b	446528 <ferror@plt+0x42518>
  44635c:	ldr	x0, [sp, #40]
  446360:	ldr	w0, [x0, #8]
  446364:	ldr	w1, [sp, #20]
  446368:	cmp	w1, w0
  44636c:	b.cc	446394 <ferror@plt+0x42384>  // b.lo, b.ul, b.last
  446370:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446374:	add	x2, x0, #0xbd0
  446378:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44637c:	add	x1, x0, #0xd30
  446380:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446384:	add	x0, x0, #0xbb0
  446388:	bl	41aa2c <ferror@plt+0x16a1c>
  44638c:	mov	x0, #0x0                   	// #0
  446390:	b	446528 <ferror@plt+0x42518>
  446394:	ldr	x0, [sp, #40]
  446398:	ldr	x0, [x0, #32]
  44639c:	cmp	x0, #0x0
  4463a0:	b.eq	4463d0 <ferror@plt+0x423c0>  // b.none
  4463a4:	ldr	x0, [sp, #40]
  4463a8:	ldr	x1, [x0, #32]
  4463ac:	ldr	x0, [sp, #40]
  4463b0:	ldr	x2, [x0]
  4463b4:	ldr	x0, [sp, #40]
  4463b8:	ldr	w3, [x0, #16]
  4463bc:	ldr	w0, [sp, #20]
  4463c0:	mul	w0, w3, w0
  4463c4:	mov	w0, w0
  4463c8:	add	x0, x2, x0
  4463cc:	blr	x1
  4463d0:	ldr	x0, [sp, #40]
  4463d4:	ldr	w0, [x0, #8]
  4463d8:	sub	w0, w0, #0x1
  4463dc:	ldr	w1, [sp, #20]
  4463e0:	cmp	w1, w0
  4463e4:	b.eq	446460 <ferror@plt+0x42450>  // b.none
  4463e8:	ldr	x0, [sp, #40]
  4463ec:	ldr	x1, [x0]
  4463f0:	ldr	x0, [sp, #40]
  4463f4:	ldr	w2, [x0, #16]
  4463f8:	ldr	w0, [sp, #20]
  4463fc:	mul	w0, w2, w0
  446400:	mov	w0, w0
  446404:	add	x3, x1, x0
  446408:	ldr	x0, [sp, #40]
  44640c:	ldr	x1, [x0]
  446410:	ldr	x0, [sp, #40]
  446414:	ldr	w2, [x0, #16]
  446418:	ldr	w0, [sp, #20]
  44641c:	add	w0, w0, #0x1
  446420:	mul	w0, w2, w0
  446424:	mov	w0, w0
  446428:	add	x4, x1, x0
  44642c:	ldr	x0, [sp, #40]
  446430:	ldr	w1, [x0, #16]
  446434:	ldr	x0, [sp, #40]
  446438:	ldr	w2, [x0, #8]
  44643c:	ldr	w0, [sp, #20]
  446440:	sub	w0, w2, w0
  446444:	sub	w0, w0, #0x1
  446448:	mul	w0, w1, w0
  44644c:	mov	w0, w0
  446450:	mov	x2, x0
  446454:	mov	x1, x4
  446458:	mov	x0, x3
  44645c:	bl	4034e0 <memmove@plt>
  446460:	ldr	x0, [sp, #40]
  446464:	ldr	w0, [x0, #8]
  446468:	sub	w1, w0, #0x1
  44646c:	ldr	x0, [sp, #40]
  446470:	str	w1, [x0, #8]
  446474:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  446478:	add	x0, x0, #0x3c
  44647c:	ldr	w0, [x0]
  446480:	cmp	w0, #0x0
  446484:	b.eq	4464cc <ferror@plt+0x424bc>  // b.none
  446488:	ldr	x0, [sp, #40]
  44648c:	ldr	x1, [x0]
  446490:	ldr	x0, [sp, #40]
  446494:	ldr	w2, [x0, #16]
  446498:	ldr	x0, [sp, #40]
  44649c:	ldr	w0, [x0, #8]
  4464a0:	mul	w0, w2, w0
  4464a4:	mov	w0, w0
  4464a8:	add	x3, x1, x0
  4464ac:	ldr	x0, [sp, #40]
  4464b0:	ldr	w0, [x0, #16]
  4464b4:	mov	w0, w0
  4464b8:	mov	x2, x0
  4464bc:	mov	w1, #0x0                   	// #0
  4464c0:	mov	x0, x3
  4464c4:	bl	4038e0 <memset@plt>
  4464c8:	b	446524 <ferror@plt+0x42514>
  4464cc:	ldr	x0, [sp, #40]
  4464d0:	ldrb	w0, [x0, #20]
  4464d4:	and	w0, w0, #0x1
  4464d8:	and	w0, w0, #0xff
  4464dc:	cmp	w0, #0x0
  4464e0:	b.eq	446524 <ferror@plt+0x42514>  // b.none
  4464e4:	ldr	x0, [sp, #40]
  4464e8:	ldr	x1, [x0]
  4464ec:	ldr	x0, [sp, #40]
  4464f0:	ldr	w2, [x0, #16]
  4464f4:	ldr	x0, [sp, #40]
  4464f8:	ldr	w0, [x0, #8]
  4464fc:	mul	w0, w2, w0
  446500:	mov	w0, w0
  446504:	add	x3, x1, x0
  446508:	ldr	x0, [sp, #40]
  44650c:	ldr	w0, [x0, #16]
  446510:	mov	w0, w0
  446514:	mov	x2, x0
  446518:	mov	w1, #0x0                   	// #0
  44651c:	mov	x0, x3
  446520:	bl	4038e0 <memset@plt>
  446524:	ldr	x0, [sp, #24]
  446528:	ldp	x29, x30, [sp], #48
  44652c:	ret
  446530:	stp	x29, x30, [sp, #-48]!
  446534:	mov	x29, sp
  446538:	str	x0, [sp, #24]
  44653c:	str	w1, [sp, #20]
  446540:	ldr	x0, [sp, #24]
  446544:	str	x0, [sp, #40]
  446548:	ldr	x0, [sp, #40]
  44654c:	cmp	x0, #0x0
  446550:	b.ne	446578 <ferror@plt+0x42568>  // b.any
  446554:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446558:	add	x2, x0, #0xbc8
  44655c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446560:	add	x1, x0, #0xd48
  446564:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446568:	add	x0, x0, #0xbb0
  44656c:	bl	41aa2c <ferror@plt+0x16a1c>
  446570:	mov	x0, #0x0                   	// #0
  446574:	b	44672c <ferror@plt+0x4271c>
  446578:	ldr	x0, [sp, #40]
  44657c:	ldr	w0, [x0, #8]
  446580:	ldr	w1, [sp, #20]
  446584:	cmp	w1, w0
  446588:	b.cc	4465b0 <ferror@plt+0x425a0>  // b.lo, b.ul, b.last
  44658c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446590:	add	x2, x0, #0xbd0
  446594:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446598:	add	x1, x0, #0xd48
  44659c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4465a0:	add	x0, x0, #0xbb0
  4465a4:	bl	41aa2c <ferror@plt+0x16a1c>
  4465a8:	mov	x0, #0x0                   	// #0
  4465ac:	b	44672c <ferror@plt+0x4271c>
  4465b0:	ldr	x0, [sp, #40]
  4465b4:	ldr	x0, [x0, #32]
  4465b8:	cmp	x0, #0x0
  4465bc:	b.eq	4465ec <ferror@plt+0x425dc>  // b.none
  4465c0:	ldr	x0, [sp, #40]
  4465c4:	ldr	x1, [x0, #32]
  4465c8:	ldr	x0, [sp, #40]
  4465cc:	ldr	x2, [x0]
  4465d0:	ldr	x0, [sp, #40]
  4465d4:	ldr	w3, [x0, #16]
  4465d8:	ldr	w0, [sp, #20]
  4465dc:	mul	w0, w3, w0
  4465e0:	mov	w0, w0
  4465e4:	add	x0, x2, x0
  4465e8:	blr	x1
  4465ec:	ldr	x0, [sp, #40]
  4465f0:	ldr	w0, [x0, #8]
  4465f4:	sub	w0, w0, #0x1
  4465f8:	ldr	w1, [sp, #20]
  4465fc:	cmp	w1, w0
  446600:	b.eq	446664 <ferror@plt+0x42654>  // b.none
  446604:	ldr	x0, [sp, #40]
  446608:	ldr	x1, [x0]
  44660c:	ldr	x0, [sp, #40]
  446610:	ldr	w2, [x0, #16]
  446614:	ldr	w0, [sp, #20]
  446618:	mul	w0, w2, w0
  44661c:	mov	w0, w0
  446620:	add	x3, x1, x0
  446624:	ldr	x0, [sp, #40]
  446628:	ldr	x1, [x0]
  44662c:	ldr	x0, [sp, #40]
  446630:	ldr	w2, [x0, #16]
  446634:	ldr	x0, [sp, #40]
  446638:	ldr	w0, [x0, #8]
  44663c:	sub	w0, w0, #0x1
  446640:	mul	w0, w2, w0
  446644:	mov	w0, w0
  446648:	add	x1, x1, x0
  44664c:	ldr	x0, [sp, #40]
  446650:	ldr	w0, [x0, #16]
  446654:	mov	w0, w0
  446658:	mov	x2, x0
  44665c:	mov	x0, x3
  446660:	bl	4034c0 <memcpy@plt>
  446664:	ldr	x0, [sp, #40]
  446668:	ldr	w0, [x0, #8]
  44666c:	sub	w1, w0, #0x1
  446670:	ldr	x0, [sp, #40]
  446674:	str	w1, [x0, #8]
  446678:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  44667c:	add	x0, x0, #0x3c
  446680:	ldr	w0, [x0]
  446684:	cmp	w0, #0x0
  446688:	b.eq	4466d0 <ferror@plt+0x426c0>  // b.none
  44668c:	ldr	x0, [sp, #40]
  446690:	ldr	x1, [x0]
  446694:	ldr	x0, [sp, #40]
  446698:	ldr	w2, [x0, #16]
  44669c:	ldr	x0, [sp, #40]
  4466a0:	ldr	w0, [x0, #8]
  4466a4:	mul	w0, w2, w0
  4466a8:	mov	w0, w0
  4466ac:	add	x3, x1, x0
  4466b0:	ldr	x0, [sp, #40]
  4466b4:	ldr	w0, [x0, #16]
  4466b8:	mov	w0, w0
  4466bc:	mov	x2, x0
  4466c0:	mov	w1, #0x0                   	// #0
  4466c4:	mov	x0, x3
  4466c8:	bl	4038e0 <memset@plt>
  4466cc:	b	446728 <ferror@plt+0x42718>
  4466d0:	ldr	x0, [sp, #40]
  4466d4:	ldrb	w0, [x0, #20]
  4466d8:	and	w0, w0, #0x1
  4466dc:	and	w0, w0, #0xff
  4466e0:	cmp	w0, #0x0
  4466e4:	b.eq	446728 <ferror@plt+0x42718>  // b.none
  4466e8:	ldr	x0, [sp, #40]
  4466ec:	ldr	x1, [x0]
  4466f0:	ldr	x0, [sp, #40]
  4466f4:	ldr	w2, [x0, #16]
  4466f8:	ldr	x0, [sp, #40]
  4466fc:	ldr	w0, [x0, #8]
  446700:	mul	w0, w2, w0
  446704:	mov	w0, w0
  446708:	add	x3, x1, x0
  44670c:	ldr	x0, [sp, #40]
  446710:	ldr	w0, [x0, #16]
  446714:	mov	w0, w0
  446718:	mov	x2, x0
  44671c:	mov	w1, #0x0                   	// #0
  446720:	mov	x0, x3
  446724:	bl	4038e0 <memset@plt>
  446728:	ldr	x0, [sp, #24]
  44672c:	ldp	x29, x30, [sp], #48
  446730:	ret
  446734:	stp	x29, x30, [sp, #-48]!
  446738:	mov	x29, sp
  44673c:	str	x0, [sp, #24]
  446740:	str	w1, [sp, #20]
  446744:	str	w2, [sp, #16]
  446748:	ldr	x0, [sp, #24]
  44674c:	str	x0, [sp, #32]
  446750:	ldr	x0, [sp, #32]
  446754:	cmp	x0, #0x0
  446758:	b.ne	446780 <ferror@plt+0x42770>  // b.any
  44675c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446760:	add	x2, x0, #0xbc8
  446764:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446768:	add	x1, x0, #0xd68
  44676c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446770:	add	x0, x0, #0xbb0
  446774:	bl	41aa2c <ferror@plt+0x16a1c>
  446778:	mov	x0, #0x0                   	// #0
  44677c:	b	4469d0 <ferror@plt+0x429c0>
  446780:	ldr	x0, [sp, #32]
  446784:	ldr	w0, [x0, #8]
  446788:	ldr	w1, [sp, #20]
  44678c:	cmp	w1, w0
  446790:	b.cc	4467b8 <ferror@plt+0x427a8>  // b.lo, b.ul, b.last
  446794:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446798:	add	x2, x0, #0xbd0
  44679c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4467a0:	add	x1, x0, #0xd68
  4467a4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4467a8:	add	x0, x0, #0xbb0
  4467ac:	bl	41aa2c <ferror@plt+0x16a1c>
  4467b0:	mov	x0, #0x0                   	// #0
  4467b4:	b	4469d0 <ferror@plt+0x429c0>
  4467b8:	ldr	w1, [sp, #20]
  4467bc:	ldr	w0, [sp, #16]
  4467c0:	add	w1, w1, w0
  4467c4:	ldr	x0, [sp, #32]
  4467c8:	ldr	w0, [x0, #8]
  4467cc:	cmp	w1, w0
  4467d0:	b.ls	4467f8 <ferror@plt+0x427e8>  // b.plast
  4467d4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4467d8:	add	x2, x0, #0xbe8
  4467dc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4467e0:	add	x1, x0, #0xd68
  4467e4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4467e8:	add	x0, x0, #0xbb0
  4467ec:	bl	41aa2c <ferror@plt+0x16a1c>
  4467f0:	mov	x0, #0x0                   	// #0
  4467f4:	b	4469d0 <ferror@plt+0x429c0>
  4467f8:	ldr	x0, [sp, #32]
  4467fc:	ldr	x0, [x0, #32]
  446800:	cmp	x0, #0x0
  446804:	b.eq	446860 <ferror@plt+0x42850>  // b.none
  446808:	str	wzr, [sp, #44]
  44680c:	b	446850 <ferror@plt+0x42840>
  446810:	ldr	x0, [sp, #32]
  446814:	ldr	x1, [x0, #32]
  446818:	ldr	x0, [sp, #32]
  44681c:	ldr	x2, [x0]
  446820:	ldr	x0, [sp, #32]
  446824:	ldr	w3, [x0, #16]
  446828:	ldr	w4, [sp, #20]
  44682c:	ldr	w0, [sp, #44]
  446830:	add	w0, w4, w0
  446834:	mul	w0, w3, w0
  446838:	mov	w0, w0
  44683c:	add	x0, x2, x0
  446840:	blr	x1
  446844:	ldr	w0, [sp, #44]
  446848:	add	w0, w0, #0x1
  44684c:	str	w0, [sp, #44]
  446850:	ldr	w1, [sp, #44]
  446854:	ldr	w0, [sp, #16]
  446858:	cmp	w1, w0
  44685c:	b.cc	446810 <ferror@plt+0x42800>  // b.lo, b.ul, b.last
  446860:	ldr	w1, [sp, #20]
  446864:	ldr	w0, [sp, #16]
  446868:	add	w1, w1, w0
  44686c:	ldr	x0, [sp, #32]
  446870:	ldr	w0, [x0, #8]
  446874:	cmp	w1, w0
  446878:	b.eq	4468fc <ferror@plt+0x428ec>  // b.none
  44687c:	ldr	x0, [sp, #32]
  446880:	ldr	x1, [x0]
  446884:	ldr	x0, [sp, #32]
  446888:	ldr	w2, [x0, #16]
  44688c:	ldr	w0, [sp, #20]
  446890:	mul	w0, w2, w0
  446894:	mov	w0, w0
  446898:	add	x4, x1, x0
  44689c:	ldr	x0, [sp, #32]
  4468a0:	ldr	x1, [x0]
  4468a4:	ldr	x0, [sp, #32]
  4468a8:	ldr	w2, [x0, #16]
  4468ac:	ldr	w3, [sp, #20]
  4468b0:	ldr	w0, [sp, #16]
  4468b4:	add	w0, w3, w0
  4468b8:	mul	w0, w2, w0
  4468bc:	mov	w0, w0
  4468c0:	add	x3, x1, x0
  4468c4:	ldr	x0, [sp, #32]
  4468c8:	ldr	w1, [x0, #8]
  4468cc:	ldr	w2, [sp, #20]
  4468d0:	ldr	w0, [sp, #16]
  4468d4:	add	w0, w2, w0
  4468d8:	sub	w1, w1, w0
  4468dc:	ldr	x0, [sp, #32]
  4468e0:	ldr	w0, [x0, #16]
  4468e4:	mul	w0, w1, w0
  4468e8:	mov	w0, w0
  4468ec:	mov	x2, x0
  4468f0:	mov	x1, x3
  4468f4:	mov	x0, x4
  4468f8:	bl	4034e0 <memmove@plt>
  4468fc:	ldr	x0, [sp, #32]
  446900:	ldr	w1, [x0, #8]
  446904:	ldr	w0, [sp, #16]
  446908:	sub	w1, w1, w0
  44690c:	ldr	x0, [sp, #32]
  446910:	str	w1, [x0, #8]
  446914:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  446918:	add	x0, x0, #0x3c
  44691c:	ldr	w0, [x0]
  446920:	cmp	w0, #0x0
  446924:	b.eq	446974 <ferror@plt+0x42964>  // b.none
  446928:	ldr	x0, [sp, #32]
  44692c:	ldr	x1, [x0]
  446930:	ldr	x0, [sp, #32]
  446934:	ldr	w2, [x0, #16]
  446938:	ldr	x0, [sp, #32]
  44693c:	ldr	w0, [x0, #8]
  446940:	mul	w0, w2, w0
  446944:	mov	w0, w0
  446948:	add	x3, x1, x0
  44694c:	ldr	x0, [sp, #32]
  446950:	ldr	w1, [x0, #16]
  446954:	ldr	w0, [sp, #16]
  446958:	mul	w0, w1, w0
  44695c:	mov	w0, w0
  446960:	mov	x2, x0
  446964:	mov	w1, #0x0                   	// #0
  446968:	mov	x0, x3
  44696c:	bl	4038e0 <memset@plt>
  446970:	b	4469cc <ferror@plt+0x429bc>
  446974:	ldr	x0, [sp, #32]
  446978:	ldrb	w0, [x0, #20]
  44697c:	and	w0, w0, #0x1
  446980:	and	w0, w0, #0xff
  446984:	cmp	w0, #0x0
  446988:	b.eq	4469cc <ferror@plt+0x429bc>  // b.none
  44698c:	ldr	x0, [sp, #32]
  446990:	ldr	x1, [x0]
  446994:	ldr	x0, [sp, #32]
  446998:	ldr	w2, [x0, #16]
  44699c:	ldr	x0, [sp, #32]
  4469a0:	ldr	w0, [x0, #8]
  4469a4:	mul	w0, w2, w0
  4469a8:	mov	w0, w0
  4469ac:	add	x3, x1, x0
  4469b0:	ldr	x0, [sp, #32]
  4469b4:	ldr	w0, [x0, #16]
  4469b8:	mov	w0, w0
  4469bc:	mov	x2, x0
  4469c0:	mov	w1, #0x0                   	// #0
  4469c4:	mov	x0, x3
  4469c8:	bl	4038e0 <memset@plt>
  4469cc:	ldr	x0, [sp, #24]
  4469d0:	ldp	x29, x30, [sp], #48
  4469d4:	ret
  4469d8:	stp	x29, x30, [sp, #-48]!
  4469dc:	mov	x29, sp
  4469e0:	str	x0, [sp, #24]
  4469e4:	str	x1, [sp, #16]
  4469e8:	ldr	x0, [sp, #24]
  4469ec:	str	x0, [sp, #40]
  4469f0:	ldr	x0, [sp, #40]
  4469f4:	cmp	x0, #0x0
  4469f8:	b.ne	446a1c <ferror@plt+0x42a0c>  // b.any
  4469fc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446a00:	add	x2, x0, #0xbb8
  446a04:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446a08:	add	x1, x0, #0xd80
  446a0c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446a10:	add	x0, x0, #0xbb0
  446a14:	bl	41aa2c <ferror@plt+0x16a1c>
  446a18:	b	446a50 <ferror@plt+0x42a40>
  446a1c:	ldr	x0, [sp, #40]
  446a20:	ldr	x5, [x0]
  446a24:	ldr	x0, [sp, #40]
  446a28:	ldr	w0, [x0, #8]
  446a2c:	mov	w1, w0
  446a30:	ldr	x0, [sp, #40]
  446a34:	ldr	w0, [x0, #16]
  446a38:	mov	w0, w0
  446a3c:	mov	x4, #0x0                   	// #0
  446a40:	ldr	x3, [sp, #16]
  446a44:	mov	x2, x0
  446a48:	mov	x0, x5
  446a4c:	bl	451160 <ferror@plt+0x4d150>
  446a50:	ldp	x29, x30, [sp], #48
  446a54:	ret
  446a58:	stp	x29, x30, [sp, #-64]!
  446a5c:	mov	x29, sp
  446a60:	str	x0, [sp, #40]
  446a64:	str	x1, [sp, #32]
  446a68:	str	x2, [sp, #24]
  446a6c:	ldr	x0, [sp, #40]
  446a70:	str	x0, [sp, #56]
  446a74:	ldr	x0, [sp, #56]
  446a78:	cmp	x0, #0x0
  446a7c:	b.ne	446aa0 <ferror@plt+0x42a90>  // b.any
  446a80:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446a84:	add	x2, x0, #0xbb8
  446a88:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446a8c:	add	x1, x0, #0xd90
  446a90:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446a94:	add	x0, x0, #0xbb0
  446a98:	bl	41aa2c <ferror@plt+0x16a1c>
  446a9c:	b	446ad4 <ferror@plt+0x42ac4>
  446aa0:	ldr	x0, [sp, #56]
  446aa4:	ldr	x5, [x0]
  446aa8:	ldr	x0, [sp, #56]
  446aac:	ldr	w0, [x0, #8]
  446ab0:	mov	w1, w0
  446ab4:	ldr	x0, [sp, #56]
  446ab8:	ldr	w0, [x0, #16]
  446abc:	mov	w0, w0
  446ac0:	ldr	x4, [sp, #24]
  446ac4:	ldr	x3, [sp, #32]
  446ac8:	mov	x2, x0
  446acc:	mov	x0, x5
  446ad0:	bl	451160 <ferror@plt+0x4d150>
  446ad4:	ldp	x29, x30, [sp], #64
  446ad8:	ret
  446adc:	sub	sp, sp, #0x20
  446ae0:	str	w0, [sp, #12]
  446ae4:	mov	w0, #0x1                   	// #1
  446ae8:	str	w0, [sp, #28]
  446aec:	b	446afc <ferror@plt+0x42aec>
  446af0:	ldr	w0, [sp, #28]
  446af4:	lsl	w0, w0, #1
  446af8:	str	w0, [sp, #28]
  446afc:	ldr	w0, [sp, #12]
  446b00:	ldr	w1, [sp, #28]
  446b04:	cmp	w1, w0
  446b08:	b.cs	446b18 <ferror@plt+0x42b08>  // b.hs, b.nlast
  446b0c:	ldr	w0, [sp, #28]
  446b10:	cmp	w0, #0x0
  446b14:	b.ne	446af0 <ferror@plt+0x42ae0>  // b.any
  446b18:	ldr	w0, [sp, #28]
  446b1c:	cmp	w0, #0x0
  446b20:	b.eq	446b2c <ferror@plt+0x42b1c>  // b.none
  446b24:	ldr	w0, [sp, #28]
  446b28:	b	446b30 <ferror@plt+0x42b20>
  446b2c:	ldr	w0, [sp, #12]
  446b30:	add	sp, sp, #0x20
  446b34:	ret
  446b38:	stp	x29, x30, [sp, #-48]!
  446b3c:	mov	x29, sp
  446b40:	str	x0, [sp, #24]
  446b44:	str	w1, [sp, #20]
  446b48:	ldr	x0, [sp, #24]
  446b4c:	ldr	w1, [x0, #16]
  446b50:	ldr	x0, [sp, #24]
  446b54:	ldr	w2, [x0, #8]
  446b58:	ldr	w0, [sp, #20]
  446b5c:	add	w0, w2, w0
  446b60:	ldr	x2, [sp, #24]
  446b64:	ldrb	w2, [x2, #20]
  446b68:	ubfx	x2, x2, #0, #1
  446b6c:	and	w2, w2, #0xff
  446b70:	add	w0, w0, w2
  446b74:	mul	w0, w1, w0
  446b78:	str	w0, [sp, #44]
  446b7c:	ldr	x0, [sp, #24]
  446b80:	ldr	w0, [x0, #12]
  446b84:	ldr	w1, [sp, #44]
  446b88:	cmp	w1, w0
  446b8c:	b.ls	446c2c <ferror@plt+0x42c1c>  // b.plast
  446b90:	ldr	w0, [sp, #44]
  446b94:	bl	446adc <ferror@plt+0x42acc>
  446b98:	str	w0, [sp, #44]
  446b9c:	ldr	w2, [sp, #44]
  446ba0:	ldr	w1, [sp, #44]
  446ba4:	mov	w0, #0x10                  	// #16
  446ba8:	cmp	w2, #0x10
  446bac:	csel	w0, w1, w0, cs  // cs = hs, nlast
  446bb0:	str	w0, [sp, #44]
  446bb4:	ldr	x0, [sp, #24]
  446bb8:	ldr	x0, [x0]
  446bbc:	ldr	w1, [sp, #44]
  446bc0:	bl	418540 <ferror@plt+0x14530>
  446bc4:	mov	x1, x0
  446bc8:	ldr	x0, [sp, #24]
  446bcc:	str	x1, [x0]
  446bd0:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  446bd4:	add	x0, x0, #0x3c
  446bd8:	ldr	w0, [x0]
  446bdc:	cmp	w0, #0x0
  446be0:	b.eq	446c20 <ferror@plt+0x42c10>  // b.none
  446be4:	ldr	x0, [sp, #24]
  446be8:	ldr	x1, [x0]
  446bec:	ldr	x0, [sp, #24]
  446bf0:	ldr	w0, [x0, #12]
  446bf4:	mov	w0, w0
  446bf8:	add	x3, x1, x0
  446bfc:	ldr	x0, [sp, #24]
  446c00:	ldr	w0, [x0, #12]
  446c04:	ldr	w1, [sp, #44]
  446c08:	sub	w0, w1, w0
  446c0c:	mov	w0, w0
  446c10:	mov	x2, x0
  446c14:	mov	w1, #0x0                   	// #0
  446c18:	mov	x0, x3
  446c1c:	bl	4038e0 <memset@plt>
  446c20:	ldr	x0, [sp, #24]
  446c24:	ldr	w1, [sp, #44]
  446c28:	str	w1, [x0, #12]
  446c2c:	nop
  446c30:	ldp	x29, x30, [sp], #48
  446c34:	ret
  446c38:	stp	x29, x30, [sp, #-16]!
  446c3c:	mov	x29, sp
  446c40:	mov	w0, #0x0                   	// #0
  446c44:	bl	446c50 <ferror@plt+0x42c40>
  446c48:	ldp	x29, x30, [sp], #16
  446c4c:	ret
  446c50:	stp	x29, x30, [sp, #-48]!
  446c54:	mov	x29, sp
  446c58:	str	w0, [sp, #28]
  446c5c:	mov	x0, #0x20                  	// #32
  446c60:	bl	426124 <ferror@plt+0x22114>
  446c64:	str	x0, [sp, #40]
  446c68:	ldr	x0, [sp, #40]
  446c6c:	str	xzr, [x0]
  446c70:	ldr	x0, [sp, #40]
  446c74:	str	wzr, [x0, #8]
  446c78:	ldr	x0, [sp, #40]
  446c7c:	str	wzr, [x0, #12]
  446c80:	ldr	x0, [sp, #40]
  446c84:	mov	w1, #0x1                   	// #1
  446c88:	str	w1, [x0, #16]
  446c8c:	ldr	x0, [sp, #40]
  446c90:	str	xzr, [x0, #24]
  446c94:	ldr	w0, [sp, #28]
  446c98:	cmp	w0, #0x0
  446c9c:	b.eq	446cb0 <ferror@plt+0x42ca0>  // b.none
  446ca0:	ldr	w0, [sp, #28]
  446ca4:	mov	w1, w0
  446ca8:	ldr	x0, [sp, #40]
  446cac:	bl	446fc4 <ferror@plt+0x42fb4>
  446cb0:	ldr	x0, [sp, #40]
  446cb4:	ldp	x29, x30, [sp], #48
  446cb8:	ret
  446cbc:	stp	x29, x30, [sp, #-48]!
  446cc0:	mov	x29, sp
  446cc4:	str	x0, [sp, #24]
  446cc8:	bl	446c38 <ferror@plt+0x42c28>
  446ccc:	str	x0, [sp, #40]
  446cd0:	ldr	x1, [sp, #24]
  446cd4:	ldr	x0, [sp, #40]
  446cd8:	bl	446d1c <ferror@plt+0x42d0c>
  446cdc:	ldr	x0, [sp, #40]
  446ce0:	ldp	x29, x30, [sp], #48
  446ce4:	ret
  446ce8:	stp	x29, x30, [sp, #-48]!
  446cec:	mov	x29, sp
  446cf0:	str	w0, [sp, #28]
  446cf4:	str	x1, [sp, #16]
  446cf8:	ldr	w0, [sp, #28]
  446cfc:	bl	446c50 <ferror@plt+0x42c40>
  446d00:	str	x0, [sp, #40]
  446d04:	ldr	x1, [sp, #16]
  446d08:	ldr	x0, [sp, #40]
  446d0c:	bl	446d1c <ferror@plt+0x42d0c>
  446d10:	ldr	x0, [sp, #40]
  446d14:	ldp	x29, x30, [sp], #48
  446d18:	ret
  446d1c:	stp	x29, x30, [sp, #-48]!
  446d20:	mov	x29, sp
  446d24:	str	x0, [sp, #24]
  446d28:	str	x1, [sp, #16]
  446d2c:	ldr	x0, [sp, #24]
  446d30:	str	x0, [sp, #40]
  446d34:	ldr	x0, [sp, #24]
  446d38:	cmp	x0, #0x0
  446d3c:	b.ne	446d60 <ferror@plt+0x42d50>  // b.any
  446d40:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446d44:	add	x2, x0, #0xbc8
  446d48:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446d4c:	add	x1, x0, #0xda8
  446d50:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446d54:	add	x0, x0, #0xbb0
  446d58:	bl	41aa2c <ferror@plt+0x16a1c>
  446d5c:	b	446d6c <ferror@plt+0x42d5c>
  446d60:	ldr	x0, [sp, #40]
  446d64:	ldr	x1, [sp, #16]
  446d68:	str	x1, [x0, #24]
  446d6c:	ldp	x29, x30, [sp], #48
  446d70:	ret
  446d74:	stp	x29, x30, [sp, #-48]!
  446d78:	mov	x29, sp
  446d7c:	str	x0, [sp, #24]
  446d80:	ldr	x0, [sp, #24]
  446d84:	str	x0, [sp, #40]
  446d88:	ldr	x0, [sp, #24]
  446d8c:	cmp	x0, #0x0
  446d90:	b.ne	446db8 <ferror@plt+0x42da8>  // b.any
  446d94:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446d98:	add	x2, x0, #0xbc8
  446d9c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446da0:	add	x1, x0, #0xdc8
  446da4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446da8:	add	x0, x0, #0xbb0
  446dac:	bl	41aa2c <ferror@plt+0x16a1c>
  446db0:	mov	x0, #0x0                   	// #0
  446db4:	b	446dd8 <ferror@plt+0x42dc8>
  446db8:	ldr	x0, [sp, #40]
  446dbc:	add	x0, x0, #0x10
  446dc0:	ldxr	w1, [x0]
  446dc4:	add	w1, w1, #0x1
  446dc8:	stlxr	w2, w1, [x0]
  446dcc:	cbnz	w2, 446dc0 <ferror@plt+0x42db0>
  446dd0:	dmb	ish
  446dd4:	ldr	x0, [sp, #24]
  446dd8:	ldp	x29, x30, [sp], #48
  446ddc:	ret
  446de0:	stp	x29, x30, [sp, #-48]!
  446de4:	mov	x29, sp
  446de8:	str	x0, [sp, #24]
  446dec:	ldr	x0, [sp, #24]
  446df0:	str	x0, [sp, #40]
  446df4:	ldr	x0, [sp, #24]
  446df8:	cmp	x0, #0x0
  446dfc:	b.ne	446e20 <ferror@plt+0x42e10>  // b.any
  446e00:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446e04:	add	x2, x0, #0xbc8
  446e08:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446e0c:	add	x1, x0, #0xdd8
  446e10:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446e14:	add	x0, x0, #0xbb0
  446e18:	bl	41aa2c <ferror@plt+0x16a1c>
  446e1c:	b	446e5c <ferror@plt+0x42e4c>
  446e20:	ldr	x0, [sp, #40]
  446e24:	add	x0, x0, #0x10
  446e28:	ldxr	w1, [x0]
  446e2c:	sub	w2, w1, #0x1
  446e30:	stlxr	w3, w2, [x0]
  446e34:	cbnz	w3, 446e28 <ferror@plt+0x42e18>
  446e38:	dmb	ish
  446e3c:	cmp	w1, #0x1
  446e40:	cset	w0, eq  // eq = none
  446e44:	and	w0, w0, #0xff
  446e48:	cmp	w0, #0x0
  446e4c:	b.eq	446e5c <ferror@plt+0x42e4c>  // b.none
  446e50:	mov	w1, #0x1                   	// #1
  446e54:	ldr	x0, [sp, #24]
  446e58:	bl	446f10 <ferror@plt+0x42f00>
  446e5c:	ldp	x29, x30, [sp], #48
  446e60:	ret
  446e64:	stp	x29, x30, [sp, #-48]!
  446e68:	mov	x29, sp
  446e6c:	str	x0, [sp, #24]
  446e70:	str	w1, [sp, #20]
  446e74:	ldr	x0, [sp, #24]
  446e78:	str	x0, [sp, #32]
  446e7c:	ldr	x0, [sp, #32]
  446e80:	cmp	x0, #0x0
  446e84:	b.ne	446eac <ferror@plt+0x42e9c>  // b.any
  446e88:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446e8c:	add	x2, x0, #0xbc8
  446e90:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446e94:	add	x1, x0, #0xdf0
  446e98:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  446e9c:	add	x0, x0, #0xbb0
  446ea0:	bl	41aa2c <ferror@plt+0x16a1c>
  446ea4:	mov	x0, #0x0                   	// #0
  446ea8:	b	446f08 <ferror@plt+0x42ef8>
  446eac:	ldr	w0, [sp, #20]
  446eb0:	cmp	w0, #0x0
  446eb4:	cset	w0, ne  // ne = any
  446eb8:	and	w0, w0, #0xff
  446ebc:	str	w0, [sp, #44]
  446ec0:	ldr	x0, [sp, #32]
  446ec4:	add	x0, x0, #0x10
  446ec8:	ldxr	w1, [x0]
  446ecc:	sub	w2, w1, #0x1
  446ed0:	stlxr	w3, w2, [x0]
  446ed4:	cbnz	w3, 446ec8 <ferror@plt+0x42eb8>
  446ed8:	dmb	ish
  446edc:	cmp	w1, #0x1
  446ee0:	cset	w0, eq  // eq = none
  446ee4:	and	w0, w0, #0xff
  446ee8:	cmp	w0, #0x0
  446eec:	b.ne	446efc <ferror@plt+0x42eec>  // b.any
  446ef0:	ldr	w0, [sp, #44]
  446ef4:	orr	w0, w0, #0x2
  446ef8:	str	w0, [sp, #44]
  446efc:	ldr	w1, [sp, #44]
  446f00:	ldr	x0, [sp, #24]
  446f04:	bl	446f10 <ferror@plt+0x42f00>
  446f08:	ldp	x29, x30, [sp], #48
  446f0c:	ret
  446f10:	stp	x29, x30, [sp, #-48]!
  446f14:	mov	x29, sp
  446f18:	str	x0, [sp, #24]
  446f1c:	str	w1, [sp, #20]
  446f20:	ldr	x0, [sp, #24]
  446f24:	str	x0, [sp, #32]
  446f28:	ldr	w0, [sp, #20]
  446f2c:	and	w0, w0, #0x1
  446f30:	cmp	w0, #0x0
  446f34:	b.eq	446f74 <ferror@plt+0x42f64>  // b.none
  446f38:	ldr	x0, [sp, #32]
  446f3c:	ldr	x0, [x0, #24]
  446f40:	cmp	x0, #0x0
  446f44:	b.eq	446f60 <ferror@plt+0x42f50>  // b.none
  446f48:	ldr	x0, [sp, #32]
  446f4c:	ldr	x0, [x0, #24]
  446f50:	mov	x2, #0x0                   	// #0
  446f54:	mov	x1, x0
  446f58:	ldr	x0, [sp, #24]
  446f5c:	bl	4479c4 <ferror@plt+0x439b4>
  446f60:	ldr	x0, [sp, #32]
  446f64:	ldr	x0, [x0]
  446f68:	bl	4185e0 <ferror@plt+0x145d0>
  446f6c:	str	xzr, [sp, #40]
  446f70:	b	446f80 <ferror@plt+0x42f70>
  446f74:	ldr	x0, [sp, #32]
  446f78:	ldr	x0, [x0]
  446f7c:	str	x0, [sp, #40]
  446f80:	ldr	w0, [sp, #20]
  446f84:	and	w0, w0, #0x2
  446f88:	cmp	w0, #0x0
  446f8c:	b.eq	446fac <ferror@plt+0x42f9c>  // b.none
  446f90:	ldr	x0, [sp, #32]
  446f94:	str	xzr, [x0]
  446f98:	ldr	x0, [sp, #32]
  446f9c:	str	wzr, [x0, #8]
  446fa0:	ldr	x0, [sp, #32]
  446fa4:	str	wzr, [x0, #12]
  446fa8:	b	446fb8 <ferror@plt+0x42fa8>
  446fac:	ldr	x1, [sp, #32]
  446fb0:	mov	x0, #0x20                  	// #32
  446fb4:	bl	4262b4 <ferror@plt+0x222a4>
  446fb8:	ldr	x0, [sp, #40]
  446fbc:	ldp	x29, x30, [sp], #48
  446fc0:	ret
  446fc4:	stp	x29, x30, [sp, #-48]!
  446fc8:	mov	x29, sp
  446fcc:	str	x0, [sp, #24]
  446fd0:	str	w1, [sp, #20]
  446fd4:	ldr	x0, [sp, #24]
  446fd8:	ldr	w1, [x0, #8]
  446fdc:	ldr	w0, [sp, #20]
  446fe0:	add	w1, w1, w0
  446fe4:	ldr	x0, [sp, #24]
  446fe8:	ldr	w0, [x0, #12]
  446fec:	cmp	w1, w0
  446ff0:	b.ls	4470bc <ferror@plt+0x430ac>  // b.plast
  446ff4:	ldr	x0, [sp, #24]
  446ff8:	ldr	w0, [x0, #12]
  446ffc:	str	w0, [sp, #44]
  447000:	ldr	x0, [sp, #24]
  447004:	ldr	w1, [x0, #8]
  447008:	ldr	w0, [sp, #20]
  44700c:	add	w0, w1, w0
  447010:	bl	446adc <ferror@plt+0x42acc>
  447014:	mov	w1, w0
  447018:	ldr	x0, [sp, #24]
  44701c:	str	w1, [x0, #12]
  447020:	ldr	x0, [sp, #24]
  447024:	ldr	w0, [x0, #12]
  447028:	mov	w1, #0x10                  	// #16
  44702c:	cmp	w0, #0x10
  447030:	csel	w1, w0, w1, cs  // cs = hs, nlast
  447034:	ldr	x0, [sp, #24]
  447038:	str	w1, [x0, #12]
  44703c:	ldr	x0, [sp, #24]
  447040:	ldr	x2, [x0]
  447044:	ldr	x0, [sp, #24]
  447048:	ldr	w0, [x0, #12]
  44704c:	mov	w0, w0
  447050:	lsl	x0, x0, #3
  447054:	mov	x1, x0
  447058:	mov	x0, x2
  44705c:	bl	418540 <ferror@plt+0x14530>
  447060:	mov	x1, x0
  447064:	ldr	x0, [sp, #24]
  447068:	str	x1, [x0]
  44706c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  447070:	add	x0, x0, #0x3c
  447074:	ldr	w0, [x0]
  447078:	cmp	w0, #0x0
  44707c:	b.eq	4470bc <ferror@plt+0x430ac>  // b.none
  447080:	b	4470a8 <ferror@plt+0x43098>
  447084:	ldr	x0, [sp, #24]
  447088:	ldr	x1, [x0]
  44708c:	ldr	w0, [sp, #44]
  447090:	lsl	x0, x0, #3
  447094:	add	x0, x1, x0
  447098:	str	xzr, [x0]
  44709c:	ldr	w0, [sp, #44]
  4470a0:	add	w0, w0, #0x1
  4470a4:	str	w0, [sp, #44]
  4470a8:	ldr	x0, [sp, #24]
  4470ac:	ldr	w0, [x0, #12]
  4470b0:	ldr	w1, [sp, #44]
  4470b4:	cmp	w1, w0
  4470b8:	b.cc	447084 <ferror@plt+0x43074>  // b.lo, b.ul, b.last
  4470bc:	nop
  4470c0:	ldp	x29, x30, [sp], #48
  4470c4:	ret
  4470c8:	stp	x29, x30, [sp, #-48]!
  4470cc:	mov	x29, sp
  4470d0:	str	x0, [sp, #24]
  4470d4:	str	w1, [sp, #20]
  4470d8:	ldr	x0, [sp, #24]
  4470dc:	str	x0, [sp, #32]
  4470e0:	ldr	x0, [sp, #32]
  4470e4:	cmp	x0, #0x0
  4470e8:	b.ne	44710c <ferror@plt+0x430fc>  // b.any
  4470ec:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4470f0:	add	x2, x0, #0xbc8
  4470f4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4470f8:	add	x1, x0, #0xe08
  4470fc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447100:	add	x0, x0, #0xbb0
  447104:	bl	41aa2c <ferror@plt+0x16a1c>
  447108:	b	4471c8 <ferror@plt+0x431b8>
  44710c:	ldr	x0, [sp, #32]
  447110:	ldr	w1, [x0, #8]
  447114:	ldr	w0, [sp, #20]
  447118:	cmp	w1, w0
  44711c:	b.cs	447184 <ferror@plt+0x43174>  // b.hs, b.nlast
  447120:	ldr	w1, [sp, #20]
  447124:	ldr	x0, [sp, #32]
  447128:	ldr	w0, [x0, #8]
  44712c:	sub	w0, w1, w0
  447130:	mov	w1, w0
  447134:	ldr	x0, [sp, #32]
  447138:	bl	446fc4 <ferror@plt+0x42fb4>
  44713c:	ldr	x0, [sp, #32]
  447140:	ldr	w0, [x0, #8]
  447144:	str	w0, [sp, #44]
  447148:	b	447170 <ferror@plt+0x43160>
  44714c:	ldr	x0, [sp, #32]
  447150:	ldr	x1, [x0]
  447154:	ldrsw	x0, [sp, #44]
  447158:	lsl	x0, x0, #3
  44715c:	add	x0, x1, x0
  447160:	str	xzr, [x0]
  447164:	ldr	w0, [sp, #44]
  447168:	add	w0, w0, #0x1
  44716c:	str	w0, [sp, #44]
  447170:	ldr	w1, [sp, #44]
  447174:	ldr	w0, [sp, #20]
  447178:	cmp	w1, w0
  44717c:	b.lt	44714c <ferror@plt+0x4313c>  // b.tstop
  447180:	b	4471bc <ferror@plt+0x431ac>
  447184:	ldr	x0, [sp, #32]
  447188:	ldr	w1, [x0, #8]
  44718c:	ldr	w0, [sp, #20]
  447190:	cmp	w1, w0
  447194:	b.ls	4471bc <ferror@plt+0x431ac>  // b.plast
  447198:	ldr	w3, [sp, #20]
  44719c:	ldr	x0, [sp, #32]
  4471a0:	ldr	w1, [x0, #8]
  4471a4:	ldr	w0, [sp, #20]
  4471a8:	sub	w0, w1, w0
  4471ac:	mov	w2, w0
  4471b0:	mov	w1, w3
  4471b4:	ldr	x0, [sp, #24]
  4471b8:	bl	4474dc <ferror@plt+0x434cc>
  4471bc:	ldr	w1, [sp, #20]
  4471c0:	ldr	x0, [sp, #32]
  4471c4:	str	w1, [x0, #8]
  4471c8:	ldp	x29, x30, [sp], #48
  4471cc:	ret
  4471d0:	stp	x29, x30, [sp, #-48]!
  4471d4:	mov	x29, sp
  4471d8:	str	x0, [sp, #24]
  4471dc:	str	w1, [sp, #20]
  4471e0:	ldr	x0, [sp, #24]
  4471e4:	str	x0, [sp, #40]
  4471e8:	ldr	x0, [sp, #40]
  4471ec:	cmp	x0, #0x0
  4471f0:	b.ne	447218 <ferror@plt+0x43208>  // b.any
  4471f4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4471f8:	add	x2, x0, #0xbc8
  4471fc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447200:	add	x1, x0, #0xe20
  447204:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447208:	add	x0, x0, #0xbb0
  44720c:	bl	41aa2c <ferror@plt+0x16a1c>
  447210:	mov	x0, #0x0                   	// #0
  447214:	b	44735c <ferror@plt+0x4334c>
  447218:	ldr	x0, [sp, #40]
  44721c:	ldr	w0, [x0, #8]
  447220:	ldr	w1, [sp, #20]
  447224:	cmp	w1, w0
  447228:	b.cc	447250 <ferror@plt+0x43240>  // b.lo, b.ul, b.last
  44722c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447230:	add	x2, x0, #0xbd0
  447234:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447238:	add	x1, x0, #0xe20
  44723c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447240:	add	x0, x0, #0xbb0
  447244:	bl	41aa2c <ferror@plt+0x16a1c>
  447248:	mov	x0, #0x0                   	// #0
  44724c:	b	44735c <ferror@plt+0x4334c>
  447250:	ldr	x0, [sp, #40]
  447254:	ldr	x1, [x0]
  447258:	ldr	w0, [sp, #20]
  44725c:	lsl	x0, x0, #3
  447260:	add	x0, x1, x0
  447264:	ldr	x0, [x0]
  447268:	str	x0, [sp, #32]
  44726c:	ldr	x0, [sp, #40]
  447270:	ldr	x0, [x0, #24]
  447274:	cmp	x0, #0x0
  447278:	b.eq	4472a0 <ferror@plt+0x43290>  // b.none
  44727c:	ldr	x0, [sp, #40]
  447280:	ldr	x1, [x0, #24]
  447284:	ldr	x0, [sp, #40]
  447288:	ldr	x2, [x0]
  44728c:	ldr	w0, [sp, #20]
  447290:	lsl	x0, x0, #3
  447294:	add	x0, x2, x0
  447298:	ldr	x0, [x0]
  44729c:	blr	x1
  4472a0:	ldr	x0, [sp, #40]
  4472a4:	ldr	w0, [x0, #8]
  4472a8:	sub	w0, w0, #0x1
  4472ac:	ldr	w1, [sp, #20]
  4472b0:	cmp	w1, w0
  4472b4:	b.eq	447310 <ferror@plt+0x43300>  // b.none
  4472b8:	ldr	x0, [sp, #40]
  4472bc:	ldr	x1, [x0]
  4472c0:	ldr	w0, [sp, #20]
  4472c4:	lsl	x0, x0, #3
  4472c8:	add	x3, x1, x0
  4472cc:	ldr	x0, [sp, #40]
  4472d0:	ldr	x1, [x0]
  4472d4:	ldr	w0, [sp, #20]
  4472d8:	add	x0, x0, #0x1
  4472dc:	lsl	x0, x0, #3
  4472e0:	add	x4, x1, x0
  4472e4:	ldr	x0, [sp, #40]
  4472e8:	ldr	w1, [x0, #8]
  4472ec:	ldr	w0, [sp, #20]
  4472f0:	sub	w0, w1, w0
  4472f4:	sub	w0, w0, #0x1
  4472f8:	mov	w0, w0
  4472fc:	lsl	x0, x0, #3
  447300:	mov	x2, x0
  447304:	mov	x1, x4
  447308:	mov	x0, x3
  44730c:	bl	4034e0 <memmove@plt>
  447310:	ldr	x0, [sp, #40]
  447314:	ldr	w0, [x0, #8]
  447318:	sub	w1, w0, #0x1
  44731c:	ldr	x0, [sp, #40]
  447320:	str	w1, [x0, #8]
  447324:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  447328:	add	x0, x0, #0x3c
  44732c:	ldr	w0, [x0]
  447330:	cmp	w0, #0x0
  447334:	b.eq	447358 <ferror@plt+0x43348>  // b.none
  447338:	ldr	x0, [sp, #40]
  44733c:	ldr	x1, [x0]
  447340:	ldr	x0, [sp, #40]
  447344:	ldr	w0, [x0, #8]
  447348:	mov	w0, w0
  44734c:	lsl	x0, x0, #3
  447350:	add	x0, x1, x0
  447354:	str	xzr, [x0]
  447358:	ldr	x0, [sp, #32]
  44735c:	ldp	x29, x30, [sp], #48
  447360:	ret
  447364:	stp	x29, x30, [sp, #-48]!
  447368:	mov	x29, sp
  44736c:	str	x0, [sp, #24]
  447370:	str	w1, [sp, #20]
  447374:	ldr	x0, [sp, #24]
  447378:	str	x0, [sp, #40]
  44737c:	ldr	x0, [sp, #40]
  447380:	cmp	x0, #0x0
  447384:	b.ne	4473ac <ferror@plt+0x4339c>  // b.any
  447388:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44738c:	add	x2, x0, #0xbc8
  447390:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447394:	add	x1, x0, #0xe40
  447398:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44739c:	add	x0, x0, #0xbb0
  4473a0:	bl	41aa2c <ferror@plt+0x16a1c>
  4473a4:	mov	x0, #0x0                   	// #0
  4473a8:	b	4474d4 <ferror@plt+0x434c4>
  4473ac:	ldr	x0, [sp, #40]
  4473b0:	ldr	w0, [x0, #8]
  4473b4:	ldr	w1, [sp, #20]
  4473b8:	cmp	w1, w0
  4473bc:	b.cc	4473e4 <ferror@plt+0x433d4>  // b.lo, b.ul, b.last
  4473c0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4473c4:	add	x2, x0, #0xbd0
  4473c8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4473cc:	add	x1, x0, #0xe40
  4473d0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4473d4:	add	x0, x0, #0xbb0
  4473d8:	bl	41aa2c <ferror@plt+0x16a1c>
  4473dc:	mov	x0, #0x0                   	// #0
  4473e0:	b	4474d4 <ferror@plt+0x434c4>
  4473e4:	ldr	x0, [sp, #40]
  4473e8:	ldr	x1, [x0]
  4473ec:	ldr	w0, [sp, #20]
  4473f0:	lsl	x0, x0, #3
  4473f4:	add	x0, x1, x0
  4473f8:	ldr	x0, [x0]
  4473fc:	str	x0, [sp, #32]
  447400:	ldr	x0, [sp, #40]
  447404:	ldr	x0, [x0, #24]
  447408:	cmp	x0, #0x0
  44740c:	b.eq	447434 <ferror@plt+0x43424>  // b.none
  447410:	ldr	x0, [sp, #40]
  447414:	ldr	x1, [x0, #24]
  447418:	ldr	x0, [sp, #40]
  44741c:	ldr	x2, [x0]
  447420:	ldr	w0, [sp, #20]
  447424:	lsl	x0, x0, #3
  447428:	add	x0, x2, x0
  44742c:	ldr	x0, [x0]
  447430:	blr	x1
  447434:	ldr	x0, [sp, #40]
  447438:	ldr	w0, [x0, #8]
  44743c:	sub	w0, w0, #0x1
  447440:	ldr	w1, [sp, #20]
  447444:	cmp	w1, w0
  447448:	b.eq	447488 <ferror@plt+0x43478>  // b.none
  44744c:	ldr	x0, [sp, #40]
  447450:	ldr	x1, [x0]
  447454:	ldr	x0, [sp, #40]
  447458:	ldr	w0, [x0, #8]
  44745c:	sub	w0, w0, #0x1
  447460:	mov	w0, w0
  447464:	lsl	x0, x0, #3
  447468:	add	x1, x1, x0
  44746c:	ldr	x0, [sp, #40]
  447470:	ldr	x2, [x0]
  447474:	ldr	w0, [sp, #20]
  447478:	lsl	x0, x0, #3
  44747c:	add	x0, x2, x0
  447480:	ldr	x1, [x1]
  447484:	str	x1, [x0]
  447488:	ldr	x0, [sp, #40]
  44748c:	ldr	w0, [x0, #8]
  447490:	sub	w1, w0, #0x1
  447494:	ldr	x0, [sp, #40]
  447498:	str	w1, [x0, #8]
  44749c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4474a0:	add	x0, x0, #0x3c
  4474a4:	ldr	w0, [x0]
  4474a8:	cmp	w0, #0x0
  4474ac:	b.eq	4474d0 <ferror@plt+0x434c0>  // b.none
  4474b0:	ldr	x0, [sp, #40]
  4474b4:	ldr	x1, [x0]
  4474b8:	ldr	x0, [sp, #40]
  4474bc:	ldr	w0, [x0, #8]
  4474c0:	mov	w0, w0
  4474c4:	lsl	x0, x0, #3
  4474c8:	add	x0, x1, x0
  4474cc:	str	xzr, [x0]
  4474d0:	ldr	x0, [sp, #32]
  4474d4:	ldp	x29, x30, [sp], #48
  4474d8:	ret
  4474dc:	stp	x29, x30, [sp, #-48]!
  4474e0:	mov	x29, sp
  4474e4:	str	x0, [sp, #24]
  4474e8:	str	w1, [sp, #20]
  4474ec:	str	w2, [sp, #16]
  4474f0:	ldr	x0, [sp, #24]
  4474f4:	str	x0, [sp, #32]
  4474f8:	ldr	x0, [sp, #32]
  4474fc:	cmp	x0, #0x0
  447500:	b.ne	447524 <ferror@plt+0x43514>  // b.any
  447504:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447508:	add	x2, x0, #0xbc8
  44750c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447510:	add	x1, x0, #0xe60
  447514:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447518:	add	x0, x0, #0xbb0
  44751c:	bl	41aa2c <ferror@plt+0x16a1c>
  447520:	b	4476f0 <ferror@plt+0x436e0>
  447524:	ldr	x0, [sp, #32]
  447528:	ldr	w0, [x0, #8]
  44752c:	ldr	w1, [sp, #20]
  447530:	cmp	w1, w0
  447534:	b.cc	447558 <ferror@plt+0x43548>  // b.lo, b.ul, b.last
  447538:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44753c:	add	x2, x0, #0xbd0
  447540:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447544:	add	x1, x0, #0xe60
  447548:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44754c:	add	x0, x0, #0xbb0
  447550:	bl	41aa2c <ferror@plt+0x16a1c>
  447554:	b	4476f0 <ferror@plt+0x436e0>
  447558:	ldr	w1, [sp, #20]
  44755c:	ldr	w0, [sp, #16]
  447560:	add	w1, w1, w0
  447564:	ldr	x0, [sp, #32]
  447568:	ldr	w0, [x0, #8]
  44756c:	cmp	w1, w0
  447570:	b.ls	447594 <ferror@plt+0x43584>  // b.plast
  447574:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447578:	add	x2, x0, #0xbe8
  44757c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447580:	add	x1, x0, #0xe60
  447584:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447588:	add	x0, x0, #0xbb0
  44758c:	bl	41aa2c <ferror@plt+0x16a1c>
  447590:	b	4476f0 <ferror@plt+0x436e0>
  447594:	ldr	x0, [sp, #32]
  447598:	ldr	x0, [x0, #24]
  44759c:	cmp	x0, #0x0
  4475a0:	b.eq	4475f8 <ferror@plt+0x435e8>  // b.none
  4475a4:	ldr	w0, [sp, #20]
  4475a8:	str	w0, [sp, #44]
  4475ac:	b	4475e0 <ferror@plt+0x435d0>
  4475b0:	ldr	x0, [sp, #32]
  4475b4:	ldr	x1, [x0, #24]
  4475b8:	ldr	x0, [sp, #32]
  4475bc:	ldr	x2, [x0]
  4475c0:	ldr	w0, [sp, #44]
  4475c4:	lsl	x0, x0, #3
  4475c8:	add	x0, x2, x0
  4475cc:	ldr	x0, [x0]
  4475d0:	blr	x1
  4475d4:	ldr	w0, [sp, #44]
  4475d8:	add	w0, w0, #0x1
  4475dc:	str	w0, [sp, #44]
  4475e0:	ldr	w1, [sp, #20]
  4475e4:	ldr	w0, [sp, #16]
  4475e8:	add	w0, w1, w0
  4475ec:	ldr	w1, [sp, #44]
  4475f0:	cmp	w1, w0
  4475f4:	b.cc	4475b0 <ferror@plt+0x435a0>  // b.lo, b.ul, b.last
  4475f8:	ldr	w1, [sp, #20]
  4475fc:	ldr	w0, [sp, #16]
  447600:	add	w1, w1, w0
  447604:	ldr	x0, [sp, #32]
  447608:	ldr	w0, [x0, #8]
  44760c:	cmp	w1, w0
  447610:	b.eq	447678 <ferror@plt+0x43668>  // b.none
  447614:	ldr	x0, [sp, #32]
  447618:	ldr	x1, [x0]
  44761c:	ldr	w0, [sp, #20]
  447620:	lsl	x0, x0, #3
  447624:	add	x3, x1, x0
  447628:	ldr	x0, [sp, #32]
  44762c:	ldr	x1, [x0]
  447630:	ldr	w2, [sp, #20]
  447634:	ldr	w0, [sp, #16]
  447638:	add	w0, w2, w0
  44763c:	mov	w0, w0
  447640:	lsl	x0, x0, #3
  447644:	add	x4, x1, x0
  447648:	ldr	x0, [sp, #32]
  44764c:	ldr	w1, [x0, #8]
  447650:	ldr	w2, [sp, #20]
  447654:	ldr	w0, [sp, #16]
  447658:	add	w0, w2, w0
  44765c:	sub	w0, w1, w0
  447660:	mov	w0, w0
  447664:	lsl	x0, x0, #3
  447668:	mov	x2, x0
  44766c:	mov	x1, x4
  447670:	mov	x0, x3
  447674:	bl	4034e0 <memmove@plt>
  447678:	ldr	x0, [sp, #32]
  44767c:	ldr	w1, [x0, #8]
  447680:	ldr	w0, [sp, #16]
  447684:	sub	w1, w1, w0
  447688:	ldr	x0, [sp, #32]
  44768c:	str	w1, [x0, #8]
  447690:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  447694:	add	x0, x0, #0x3c
  447698:	ldr	w0, [x0]
  44769c:	cmp	w0, #0x0
  4476a0:	b.eq	4476f0 <ferror@plt+0x436e0>  // b.none
  4476a4:	str	wzr, [sp, #40]
  4476a8:	b	4476e0 <ferror@plt+0x436d0>
  4476ac:	ldr	x0, [sp, #32]
  4476b0:	ldr	x1, [x0]
  4476b4:	ldr	x0, [sp, #32]
  4476b8:	ldr	w2, [x0, #8]
  4476bc:	ldr	w0, [sp, #40]
  4476c0:	add	w0, w2, w0
  4476c4:	mov	w0, w0
  4476c8:	lsl	x0, x0, #3
  4476cc:	add	x0, x1, x0
  4476d0:	str	xzr, [x0]
  4476d4:	ldr	w0, [sp, #40]
  4476d8:	add	w0, w0, #0x1
  4476dc:	str	w0, [sp, #40]
  4476e0:	ldr	w1, [sp, #40]
  4476e4:	ldr	w0, [sp, #16]
  4476e8:	cmp	w1, w0
  4476ec:	b.cc	4476ac <ferror@plt+0x4369c>  // b.lo, b.ul, b.last
  4476f0:	ldp	x29, x30, [sp], #48
  4476f4:	ret
  4476f8:	stp	x29, x30, [sp, #-48]!
  4476fc:	mov	x29, sp
  447700:	str	x0, [sp, #24]
  447704:	str	x1, [sp, #16]
  447708:	ldr	x0, [sp, #24]
  44770c:	str	x0, [sp, #32]
  447710:	ldr	x0, [sp, #32]
  447714:	cmp	x0, #0x0
  447718:	b.ne	447740 <ferror@plt+0x43730>  // b.any
  44771c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447720:	add	x2, x0, #0xbc8
  447724:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447728:	add	x1, x0, #0xe80
  44772c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447730:	add	x0, x0, #0xbb0
  447734:	bl	41aa2c <ferror@plt+0x16a1c>
  447738:	mov	w0, #0x0                   	// #0
  44773c:	b	4477a4 <ferror@plt+0x43794>
  447740:	str	wzr, [sp, #44]
  447744:	b	44778c <ferror@plt+0x4377c>
  447748:	ldr	x0, [sp, #32]
  44774c:	ldr	x1, [x0]
  447750:	ldr	w0, [sp, #44]
  447754:	lsl	x0, x0, #3
  447758:	add	x0, x1, x0
  44775c:	ldr	x0, [x0]
  447760:	ldr	x1, [sp, #16]
  447764:	cmp	x1, x0
  447768:	b.ne	447780 <ferror@plt+0x43770>  // b.any
  44776c:	ldr	w1, [sp, #44]
  447770:	ldr	x0, [sp, #24]
  447774:	bl	4471d0 <ferror@plt+0x431c0>
  447778:	mov	w0, #0x1                   	// #1
  44777c:	b	4477a4 <ferror@plt+0x43794>
  447780:	ldr	w0, [sp, #44]
  447784:	add	w0, w0, #0x1
  447788:	str	w0, [sp, #44]
  44778c:	ldr	x0, [sp, #32]
  447790:	ldr	w0, [x0, #8]
  447794:	ldr	w1, [sp, #44]
  447798:	cmp	w1, w0
  44779c:	b.cc	447748 <ferror@plt+0x43738>  // b.lo, b.ul, b.last
  4477a0:	mov	w0, #0x0                   	// #0
  4477a4:	ldp	x29, x30, [sp], #48
  4477a8:	ret
  4477ac:	stp	x29, x30, [sp, #-48]!
  4477b0:	mov	x29, sp
  4477b4:	str	x0, [sp, #24]
  4477b8:	str	x1, [sp, #16]
  4477bc:	ldr	x0, [sp, #24]
  4477c0:	str	x0, [sp, #32]
  4477c4:	ldr	x0, [sp, #32]
  4477c8:	cmp	x0, #0x0
  4477cc:	b.ne	4477f4 <ferror@plt+0x437e4>  // b.any
  4477d0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4477d4:	add	x2, x0, #0xbc8
  4477d8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4477dc:	add	x1, x0, #0xe98
  4477e0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4477e4:	add	x0, x0, #0xbb0
  4477e8:	bl	41aa2c <ferror@plt+0x16a1c>
  4477ec:	mov	w0, #0x0                   	// #0
  4477f0:	b	447858 <ferror@plt+0x43848>
  4477f4:	str	wzr, [sp, #44]
  4477f8:	b	447840 <ferror@plt+0x43830>
  4477fc:	ldr	x0, [sp, #32]
  447800:	ldr	x1, [x0]
  447804:	ldr	w0, [sp, #44]
  447808:	lsl	x0, x0, #3
  44780c:	add	x0, x1, x0
  447810:	ldr	x0, [x0]
  447814:	ldr	x1, [sp, #16]
  447818:	cmp	x1, x0
  44781c:	b.ne	447834 <ferror@plt+0x43824>  // b.any
  447820:	ldr	w1, [sp, #44]
  447824:	ldr	x0, [sp, #24]
  447828:	bl	447364 <ferror@plt+0x43354>
  44782c:	mov	w0, #0x1                   	// #1
  447830:	b	447858 <ferror@plt+0x43848>
  447834:	ldr	w0, [sp, #44]
  447838:	add	w0, w0, #0x1
  44783c:	str	w0, [sp, #44]
  447840:	ldr	x0, [sp, #32]
  447844:	ldr	w0, [x0, #8]
  447848:	ldr	w1, [sp, #44]
  44784c:	cmp	w1, w0
  447850:	b.cc	4477fc <ferror@plt+0x437ec>  // b.lo, b.ul, b.last
  447854:	mov	w0, #0x0                   	// #0
  447858:	ldp	x29, x30, [sp], #48
  44785c:	ret
  447860:	stp	x29, x30, [sp, #-48]!
  447864:	mov	x29, sp
  447868:	str	x0, [sp, #24]
  44786c:	str	x1, [sp, #16]
  447870:	ldr	x0, [sp, #24]
  447874:	str	x0, [sp, #40]
  447878:	ldr	x0, [sp, #40]
  44787c:	cmp	x0, #0x0
  447880:	b.ne	4478a4 <ferror@plt+0x43894>  // b.any
  447884:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447888:	add	x2, x0, #0xbc8
  44788c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447890:	add	x1, x0, #0xeb0
  447894:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447898:	add	x0, x0, #0xbb0
  44789c:	bl	41aa2c <ferror@plt+0x16a1c>
  4478a0:	b	4478e0 <ferror@plt+0x438d0>
  4478a4:	mov	w1, #0x1                   	// #1
  4478a8:	ldr	x0, [sp, #40]
  4478ac:	bl	446fc4 <ferror@plt+0x42fb4>
  4478b0:	ldr	x0, [sp, #40]
  4478b4:	ldr	x1, [x0]
  4478b8:	ldr	x0, [sp, #40]
  4478bc:	ldr	w0, [x0, #8]
  4478c0:	add	w3, w0, #0x1
  4478c4:	ldr	x2, [sp, #40]
  4478c8:	str	w3, [x2, #8]
  4478cc:	mov	w0, w0
  4478d0:	lsl	x0, x0, #3
  4478d4:	add	x0, x1, x0
  4478d8:	ldr	x1, [sp, #16]
  4478dc:	str	x1, [x0]
  4478e0:	ldp	x29, x30, [sp], #48
  4478e4:	ret
  4478e8:	stp	x29, x30, [sp, #-32]!
  4478ec:	mov	x29, sp
  4478f0:	str	x0, [sp, #24]
  4478f4:	str	x1, [sp, #16]
  4478f8:	ldr	x0, [sp, #24]
  4478fc:	cmp	x0, #0x0
  447900:	b.ne	447924 <ferror@plt+0x43914>  // b.any
  447904:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447908:	add	x2, x0, #0xbb8
  44790c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447910:	add	x1, x0, #0xec0
  447914:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447918:	add	x0, x0, #0xbb0
  44791c:	bl	41aa2c <ferror@plt+0x16a1c>
  447920:	b	44794c <ferror@plt+0x4393c>
  447924:	ldr	x0, [sp, #24]
  447928:	ldr	x5, [x0]
  44792c:	ldr	x0, [sp, #24]
  447930:	ldr	w0, [x0, #8]
  447934:	mov	x4, #0x0                   	// #0
  447938:	ldr	x3, [sp, #16]
  44793c:	mov	x2, #0x8                   	// #8
  447940:	mov	w1, w0
  447944:	mov	x0, x5
  447948:	bl	451160 <ferror@plt+0x4d150>
  44794c:	ldp	x29, x30, [sp], #32
  447950:	ret
  447954:	stp	x29, x30, [sp, #-48]!
  447958:	mov	x29, sp
  44795c:	str	x0, [sp, #40]
  447960:	str	x1, [sp, #32]
  447964:	str	x2, [sp, #24]
  447968:	ldr	x0, [sp, #40]
  44796c:	cmp	x0, #0x0
  447970:	b.ne	447994 <ferror@plt+0x43984>  // b.any
  447974:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447978:	add	x2, x0, #0xbb8
  44797c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447980:	add	x1, x0, #0xed8
  447984:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447988:	add	x0, x0, #0xbb0
  44798c:	bl	41aa2c <ferror@plt+0x16a1c>
  447990:	b	4479bc <ferror@plt+0x439ac>
  447994:	ldr	x0, [sp, #40]
  447998:	ldr	x5, [x0]
  44799c:	ldr	x0, [sp, #40]
  4479a0:	ldr	w0, [x0, #8]
  4479a4:	ldr	x4, [sp, #24]
  4479a8:	ldr	x3, [sp, #32]
  4479ac:	mov	x2, #0x8                   	// #8
  4479b0:	mov	w1, w0
  4479b4:	mov	x0, x5
  4479b8:	bl	451160 <ferror@plt+0x4d150>
  4479bc:	ldp	x29, x30, [sp], #48
  4479c0:	ret
  4479c4:	stp	x29, x30, [sp, #-64]!
  4479c8:	mov	x29, sp
  4479cc:	str	x0, [sp, #40]
  4479d0:	str	x1, [sp, #32]
  4479d4:	str	x2, [sp, #24]
  4479d8:	ldr	x0, [sp, #40]
  4479dc:	cmp	x0, #0x0
  4479e0:	b.ne	447a04 <ferror@plt+0x439f4>  // b.any
  4479e4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4479e8:	add	x2, x0, #0xbc8
  4479ec:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4479f0:	add	x1, x0, #0xef8
  4479f4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4479f8:	add	x0, x0, #0xbb0
  4479fc:	bl	41aa2c <ferror@plt+0x16a1c>
  447a00:	b	447a50 <ferror@plt+0x43a40>
  447a04:	str	wzr, [sp, #60]
  447a08:	b	447a3c <ferror@plt+0x43a2c>
  447a0c:	ldr	x0, [sp, #40]
  447a10:	ldr	x1, [x0]
  447a14:	ldr	w0, [sp, #60]
  447a18:	lsl	x0, x0, #3
  447a1c:	add	x0, x1, x0
  447a20:	ldr	x0, [x0]
  447a24:	ldr	x2, [sp, #32]
  447a28:	ldr	x1, [sp, #24]
  447a2c:	blr	x2
  447a30:	ldr	w0, [sp, #60]
  447a34:	add	w0, w0, #0x1
  447a38:	str	w0, [sp, #60]
  447a3c:	ldr	x0, [sp, #40]
  447a40:	ldr	w0, [x0, #8]
  447a44:	ldr	w1, [sp, #60]
  447a48:	cmp	w1, w0
  447a4c:	b.cc	447a0c <ferror@plt+0x439fc>  // b.lo, b.ul, b.last
  447a50:	ldp	x29, x30, [sp], #64
  447a54:	ret
  447a58:	stp	x29, x30, [sp, #-16]!
  447a5c:	mov	x29, sp
  447a60:	mov	w3, #0x0                   	// #0
  447a64:	mov	w2, #0x1                   	// #1
  447a68:	mov	w1, #0x0                   	// #0
  447a6c:	mov	w0, #0x0                   	// #0
  447a70:	bl	4458e8 <ferror@plt+0x418d8>
  447a74:	ldp	x29, x30, [sp], #16
  447a78:	ret
  447a7c:	stp	x29, x30, [sp, #-48]!
  447a80:	mov	x29, sp
  447a84:	str	x0, [sp, #24]
  447a88:	str	x1, [sp, #16]
  447a8c:	bl	447a58 <ferror@plt+0x43a48>
  447a90:	str	x0, [sp, #40]
  447a94:	ldr	x0, [sp, #40]
  447a98:	str	x0, [sp, #32]
  447a9c:	ldr	x0, [sp, #32]
  447aa0:	ldr	x0, [x0]
  447aa4:	cmp	x0, #0x0
  447aa8:	b.eq	447ad4 <ferror@plt+0x43ac4>  // b.none
  447aac:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447ab0:	add	x4, x0, #0xc08
  447ab4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447ab8:	add	x3, x0, #0xf10
  447abc:	mov	w2, #0x607                 	// #1543
  447ac0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447ac4:	add	x1, x0, #0xc20
  447ac8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447acc:	add	x0, x0, #0xbb0
  447ad0:	bl	4319d8 <ferror@plt+0x2d9c8>
  447ad4:	ldr	x0, [sp, #32]
  447ad8:	ldr	w0, [x0, #8]
  447adc:	cmp	w0, #0x0
  447ae0:	b.eq	447b0c <ferror@plt+0x43afc>  // b.none
  447ae4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447ae8:	add	x4, x0, #0xc30
  447aec:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447af0:	add	x3, x0, #0xf10
  447af4:	mov	w2, #0x608                 	// #1544
  447af8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447afc:	add	x1, x0, #0xc20
  447b00:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447b04:	add	x0, x0, #0xbb0
  447b08:	bl	4319d8 <ferror@plt+0x2d9c8>
  447b0c:	ldr	x0, [sp, #32]
  447b10:	ldr	x1, [sp, #24]
  447b14:	str	x1, [x0]
  447b18:	ldr	x0, [sp, #16]
  447b1c:	mov	w1, w0
  447b20:	ldr	x0, [sp, #32]
  447b24:	str	w1, [x0, #8]
  447b28:	ldr	x0, [sp, #40]
  447b2c:	ldp	x29, x30, [sp], #48
  447b30:	ret
  447b34:	stp	x29, x30, [sp, #-32]!
  447b38:	mov	x29, sp
  447b3c:	str	w0, [sp, #28]
  447b40:	ldr	w3, [sp, #28]
  447b44:	mov	w2, #0x1                   	// #1
  447b48:	mov	w1, #0x0                   	// #0
  447b4c:	mov	w0, #0x0                   	// #0
  447b50:	bl	4458e8 <ferror@plt+0x418d8>
  447b54:	ldp	x29, x30, [sp], #32
  447b58:	ret
  447b5c:	stp	x29, x30, [sp, #-32]!
  447b60:	mov	x29, sp
  447b64:	str	x0, [sp, #24]
  447b68:	str	w1, [sp, #20]
  447b6c:	ldr	w1, [sp, #20]
  447b70:	ldr	x0, [sp, #24]
  447b74:	bl	445be8 <ferror@plt+0x41bd8>
  447b78:	ldp	x29, x30, [sp], #32
  447b7c:	ret
  447b80:	stp	x29, x30, [sp, #-48]!
  447b84:	mov	x29, sp
  447b88:	str	x0, [sp, #24]
  447b8c:	ldr	x0, [sp, #24]
  447b90:	cmp	x0, #0x0
  447b94:	b.ne	447bbc <ferror@plt+0x43bac>  // b.any
  447b98:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447b9c:	add	x2, x0, #0xbb8
  447ba0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447ba4:	add	x1, x0, #0xf28
  447ba8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447bac:	add	x0, x0, #0xbb0
  447bb0:	bl	41aa2c <ferror@plt+0x16a1c>
  447bb4:	mov	x0, #0x0                   	// #0
  447bb8:	b	447be0 <ferror@plt+0x43bd0>
  447bbc:	ldr	x0, [sp, #24]
  447bc0:	ldr	w0, [x0, #8]
  447bc4:	mov	w0, w0
  447bc8:	str	x0, [sp, #40]
  447bcc:	mov	w1, #0x0                   	// #0
  447bd0:	ldr	x0, [sp, #24]
  447bd4:	bl	447b5c <ferror@plt+0x43b4c>
  447bd8:	ldr	x1, [sp, #40]
  447bdc:	bl	447e5c <ferror@plt+0x43e4c>
  447be0:	ldp	x29, x30, [sp], #48
  447be4:	ret
  447be8:	stp	x29, x30, [sp, #-32]!
  447bec:	mov	x29, sp
  447bf0:	str	x0, [sp, #24]
  447bf4:	ldr	x0, [sp, #24]
  447bf8:	bl	445aa4 <ferror@plt+0x41a94>
  447bfc:	ldp	x29, x30, [sp], #32
  447c00:	ret
  447c04:	stp	x29, x30, [sp, #-32]!
  447c08:	mov	x29, sp
  447c0c:	str	x0, [sp, #24]
  447c10:	ldr	x0, [sp, #24]
  447c14:	bl	445b10 <ferror@plt+0x41b00>
  447c18:	nop
  447c1c:	ldp	x29, x30, [sp], #32
  447c20:	ret
  447c24:	stp	x29, x30, [sp, #-48]!
  447c28:	mov	x29, sp
  447c2c:	str	x0, [sp, #40]
  447c30:	str	x1, [sp, #32]
  447c34:	str	w2, [sp, #28]
  447c38:	ldr	w2, [sp, #28]
  447c3c:	ldr	x1, [sp, #32]
  447c40:	ldr	x0, [sp, #40]
  447c44:	bl	445d7c <ferror@plt+0x41d6c>
  447c48:	ldr	x0, [sp, #40]
  447c4c:	ldp	x29, x30, [sp], #48
  447c50:	ret
  447c54:	stp	x29, x30, [sp, #-48]!
  447c58:	mov	x29, sp
  447c5c:	str	x0, [sp, #40]
  447c60:	str	x1, [sp, #32]
  447c64:	str	w2, [sp, #28]
  447c68:	ldr	w2, [sp, #28]
  447c6c:	ldr	x1, [sp, #32]
  447c70:	ldr	x0, [sp, #40]
  447c74:	bl	445e9c <ferror@plt+0x41e8c>
  447c78:	ldr	x0, [sp, #40]
  447c7c:	ldp	x29, x30, [sp], #48
  447c80:	ret
  447c84:	stp	x29, x30, [sp, #-32]!
  447c88:	mov	x29, sp
  447c8c:	str	x0, [sp, #24]
  447c90:	str	w1, [sp, #20]
  447c94:	ldr	w1, [sp, #20]
  447c98:	ldr	x0, [sp, #24]
  447c9c:	bl	446188 <ferror@plt+0x42178>
  447ca0:	ldr	x0, [sp, #24]
  447ca4:	ldp	x29, x30, [sp], #32
  447ca8:	ret
  447cac:	stp	x29, x30, [sp, #-32]!
  447cb0:	mov	x29, sp
  447cb4:	str	x0, [sp, #24]
  447cb8:	str	w1, [sp, #20]
  447cbc:	ldr	w1, [sp, #20]
  447cc0:	ldr	x0, [sp, #24]
  447cc4:	bl	446314 <ferror@plt+0x42304>
  447cc8:	ldr	x0, [sp, #24]
  447ccc:	ldp	x29, x30, [sp], #32
  447cd0:	ret
  447cd4:	stp	x29, x30, [sp, #-32]!
  447cd8:	mov	x29, sp
  447cdc:	str	x0, [sp, #24]
  447ce0:	str	w1, [sp, #20]
  447ce4:	ldr	w1, [sp, #20]
  447ce8:	ldr	x0, [sp, #24]
  447cec:	bl	446530 <ferror@plt+0x42520>
  447cf0:	ldr	x0, [sp, #24]
  447cf4:	ldp	x29, x30, [sp], #32
  447cf8:	ret
  447cfc:	stp	x29, x30, [sp, #-32]!
  447d00:	mov	x29, sp
  447d04:	str	x0, [sp, #24]
  447d08:	str	w1, [sp, #20]
  447d0c:	str	w2, [sp, #16]
  447d10:	ldr	x0, [sp, #24]
  447d14:	cmp	x0, #0x0
  447d18:	b.ne	447d40 <ferror@plt+0x43d30>  // b.any
  447d1c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447d20:	add	x2, x0, #0xbc8
  447d24:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447d28:	add	x1, x0, #0xf48
  447d2c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447d30:	add	x0, x0, #0xbb0
  447d34:	bl	41aa2c <ferror@plt+0x16a1c>
  447d38:	mov	x0, #0x0                   	// #0
  447d3c:	b	447dcc <ferror@plt+0x43dbc>
  447d40:	ldr	x0, [sp, #24]
  447d44:	ldr	w0, [x0, #8]
  447d48:	ldr	w1, [sp, #20]
  447d4c:	cmp	w1, w0
  447d50:	b.cc	447d78 <ferror@plt+0x43d68>  // b.lo, b.ul, b.last
  447d54:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447d58:	add	x2, x0, #0xbd0
  447d5c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447d60:	add	x1, x0, #0xf48
  447d64:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447d68:	add	x0, x0, #0xbb0
  447d6c:	bl	41aa2c <ferror@plt+0x16a1c>
  447d70:	mov	x0, #0x0                   	// #0
  447d74:	b	447dcc <ferror@plt+0x43dbc>
  447d78:	ldr	w1, [sp, #20]
  447d7c:	ldr	w0, [sp, #16]
  447d80:	add	w1, w1, w0
  447d84:	ldr	x0, [sp, #24]
  447d88:	ldr	w0, [x0, #8]
  447d8c:	cmp	w1, w0
  447d90:	b.ls	447db8 <ferror@plt+0x43da8>  // b.plast
  447d94:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447d98:	add	x2, x0, #0xbe8
  447d9c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447da0:	add	x1, x0, #0xf48
  447da4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447da8:	add	x0, x0, #0xbb0
  447dac:	bl	41aa2c <ferror@plt+0x16a1c>
  447db0:	mov	x0, #0x0                   	// #0
  447db4:	b	447dcc <ferror@plt+0x43dbc>
  447db8:	ldr	w2, [sp, #16]
  447dbc:	ldr	w1, [sp, #20]
  447dc0:	ldr	x0, [sp, #24]
  447dc4:	bl	446734 <ferror@plt+0x42724>
  447dc8:	nop
  447dcc:	ldp	x29, x30, [sp], #32
  447dd0:	ret
  447dd4:	stp	x29, x30, [sp, #-32]!
  447dd8:	mov	x29, sp
  447ddc:	str	x0, [sp, #24]
  447de0:	str	x1, [sp, #16]
  447de4:	ldr	x1, [sp, #16]
  447de8:	ldr	x0, [sp, #24]
  447dec:	bl	4469d8 <ferror@plt+0x429c8>
  447df0:	nop
  447df4:	ldp	x29, x30, [sp], #32
  447df8:	ret
  447dfc:	stp	x29, x30, [sp, #-48]!
  447e00:	mov	x29, sp
  447e04:	str	x0, [sp, #40]
  447e08:	str	x1, [sp, #32]
  447e0c:	str	x2, [sp, #24]
  447e10:	ldr	x2, [sp, #24]
  447e14:	ldr	x1, [sp, #32]
  447e18:	ldr	x0, [sp, #40]
  447e1c:	bl	446a58 <ferror@plt+0x42a48>
  447e20:	nop
  447e24:	ldp	x29, x30, [sp], #48
  447e28:	ret
  447e2c:	stp	x29, x30, [sp, #-32]!
  447e30:	mov	x29, sp
  447e34:	str	x0, [sp, #24]
  447e38:	str	x1, [sp, #16]
  447e3c:	ldr	x0, [sp, #16]
  447e40:	mov	w1, w0
  447e44:	ldr	x0, [sp, #24]
  447e48:	bl	428db4 <ferror@plt+0x24da4>
  447e4c:	ldr	x1, [sp, #16]
  447e50:	bl	447e5c <ferror@plt+0x43e4c>
  447e54:	ldp	x29, x30, [sp], #32
  447e58:	ret
  447e5c:	stp	x29, x30, [sp, #-32]!
  447e60:	mov	x29, sp
  447e64:	str	x0, [sp, #24]
  447e68:	str	x1, [sp, #16]
  447e6c:	ldr	x3, [sp, #24]
  447e70:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  447e74:	add	x2, x0, #0x5e0
  447e78:	ldr	x1, [sp, #16]
  447e7c:	ldr	x0, [sp, #24]
  447e80:	bl	447eb8 <ferror@plt+0x43ea8>
  447e84:	ldp	x29, x30, [sp], #32
  447e88:	ret
  447e8c:	stp	x29, x30, [sp, #-32]!
  447e90:	mov	x29, sp
  447e94:	str	x0, [sp, #24]
  447e98:	str	x1, [sp, #16]
  447e9c:	mov	x3, #0x0                   	// #0
  447ea0:	mov	x2, #0x0                   	// #0
  447ea4:	ldr	x1, [sp, #16]
  447ea8:	ldr	x0, [sp, #24]
  447eac:	bl	447eb8 <ferror@plt+0x43ea8>
  447eb0:	ldp	x29, x30, [sp], #32
  447eb4:	ret
  447eb8:	stp	x29, x30, [sp, #-64]!
  447ebc:	mov	x29, sp
  447ec0:	str	x0, [sp, #40]
  447ec4:	str	x1, [sp, #32]
  447ec8:	str	x2, [sp, #24]
  447ecc:	str	x3, [sp, #16]
  447ed0:	mov	x0, #0x28                  	// #40
  447ed4:	bl	426124 <ferror@plt+0x22114>
  447ed8:	str	x0, [sp, #56]
  447edc:	ldr	x0, [sp, #56]
  447ee0:	ldr	x1, [sp, #40]
  447ee4:	str	x1, [x0]
  447ee8:	ldr	x0, [sp, #56]
  447eec:	ldr	x1, [sp, #32]
  447ef0:	str	x1, [x0, #8]
  447ef4:	ldr	x0, [sp, #56]
  447ef8:	ldr	x1, [sp, #24]
  447efc:	str	x1, [x0, #24]
  447f00:	ldr	x0, [sp, #56]
  447f04:	ldr	x1, [sp, #16]
  447f08:	str	x1, [x0, #32]
  447f0c:	ldr	x0, [sp, #56]
  447f10:	mov	w1, #0x1                   	// #1
  447f14:	str	w1, [x0, #16]
  447f18:	ldr	x0, [sp, #56]
  447f1c:	ldp	x29, x30, [sp], #64
  447f20:	ret
  447f24:	stp	x29, x30, [sp, #-64]!
  447f28:	mov	x29, sp
  447f2c:	str	x19, [sp, #16]
  447f30:	str	x0, [sp, #56]
  447f34:	str	x1, [sp, #48]
  447f38:	str	x2, [sp, #40]
  447f3c:	ldr	x0, [sp, #56]
  447f40:	cmp	x0, #0x0
  447f44:	b.ne	447f6c <ferror@plt+0x43f5c>  // b.any
  447f48:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447f4c:	add	x2, x0, #0xf68
  447f50:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447f54:	add	x1, x0, #0xfe8
  447f58:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447f5c:	add	x0, x0, #0xf78
  447f60:	bl	41aa2c <ferror@plt+0x16a1c>
  447f64:	mov	x0, #0x0                   	// #0
  447f68:	b	448014 <ferror@plt+0x44004>
  447f6c:	ldr	x0, [sp, #56]
  447f70:	ldr	x0, [x0, #8]
  447f74:	ldr	x1, [sp, #48]
  447f78:	cmp	x1, x0
  447f7c:	b.ls	447fa4 <ferror@plt+0x43f94>  // b.plast
  447f80:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447f84:	add	x2, x0, #0xf80
  447f88:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447f8c:	add	x1, x0, #0xfe8
  447f90:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447f94:	add	x0, x0, #0xf78
  447f98:	bl	41aa2c <ferror@plt+0x16a1c>
  447f9c:	mov	x0, #0x0                   	// #0
  447fa0:	b	448014 <ferror@plt+0x44004>
  447fa4:	ldr	x1, [sp, #48]
  447fa8:	ldr	x0, [sp, #40]
  447fac:	add	x1, x1, x0
  447fb0:	ldr	x0, [sp, #56]
  447fb4:	ldr	x0, [x0, #8]
  447fb8:	cmp	x1, x0
  447fbc:	b.ls	447fe4 <ferror@plt+0x43fd4>  // b.plast
  447fc0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447fc4:	add	x2, x0, #0xf98
  447fc8:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447fcc:	add	x1, x0, #0xfe8
  447fd0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  447fd4:	add	x0, x0, #0xf78
  447fd8:	bl	41aa2c <ferror@plt+0x16a1c>
  447fdc:	mov	x0, #0x0                   	// #0
  447fe0:	b	448014 <ferror@plt+0x44004>
  447fe4:	ldr	x0, [sp, #56]
  447fe8:	ldr	x1, [x0]
  447fec:	ldr	x0, [sp, #48]
  447ff0:	add	x19, x1, x0
  447ff4:	ldr	x0, [sp, #56]
  447ff8:	bl	4480d8 <ferror@plt+0x440c8>
  447ffc:	mov	x3, x0
  448000:	adrp	x0, 448000 <ferror@plt+0x43ff0>
  448004:	add	x2, x0, #0x13c
  448008:	ldr	x1, [sp, #40]
  44800c:	mov	x0, x19
  448010:	bl	447eb8 <ferror@plt+0x43ea8>
  448014:	ldr	x19, [sp, #16]
  448018:	ldp	x29, x30, [sp], #64
  44801c:	ret
  448020:	stp	x29, x30, [sp, #-32]!
  448024:	mov	x29, sp
  448028:	str	x0, [sp, #24]
  44802c:	str	x1, [sp, #16]
  448030:	ldr	x0, [sp, #24]
  448034:	cmp	x0, #0x0
  448038:	b.ne	448060 <ferror@plt+0x44050>  // b.any
  44803c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  448040:	add	x2, x0, #0xf68
  448044:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448048:	add	x1, x0, #0x0
  44804c:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  448050:	add	x0, x0, #0xf78
  448054:	bl	41aa2c <ferror@plt+0x16a1c>
  448058:	mov	x0, #0x0                   	// #0
  44805c:	b	448084 <ferror@plt+0x44074>
  448060:	ldr	x0, [sp, #16]
  448064:	cmp	x0, #0x0
  448068:	b.eq	44807c <ferror@plt+0x4406c>  // b.none
  44806c:	ldr	x0, [sp, #24]
  448070:	ldr	x1, [x0, #8]
  448074:	ldr	x0, [sp, #16]
  448078:	str	x1, [x0]
  44807c:	ldr	x0, [sp, #24]
  448080:	ldr	x0, [x0]
  448084:	ldp	x29, x30, [sp], #32
  448088:	ret
  44808c:	stp	x29, x30, [sp, #-32]!
  448090:	mov	x29, sp
  448094:	str	x0, [sp, #24]
  448098:	ldr	x0, [sp, #24]
  44809c:	cmp	x0, #0x0
  4480a0:	b.ne	4480c8 <ferror@plt+0x440b8>  // b.any
  4480a4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4480a8:	add	x2, x0, #0xf68
  4480ac:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4480b0:	add	x1, x0, #0x18
  4480b4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4480b8:	add	x0, x0, #0xf78
  4480bc:	bl	41aa2c <ferror@plt+0x16a1c>
  4480c0:	mov	x0, #0x0                   	// #0
  4480c4:	b	4480d0 <ferror@plt+0x440c0>
  4480c8:	ldr	x0, [sp, #24]
  4480cc:	ldr	x0, [x0, #8]
  4480d0:	ldp	x29, x30, [sp], #32
  4480d4:	ret
  4480d8:	stp	x29, x30, [sp, #-32]!
  4480dc:	mov	x29, sp
  4480e0:	str	x0, [sp, #24]
  4480e4:	ldr	x0, [sp, #24]
  4480e8:	cmp	x0, #0x0
  4480ec:	b.ne	448114 <ferror@plt+0x44104>  // b.any
  4480f0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4480f4:	add	x2, x0, #0xf68
  4480f8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4480fc:	add	x1, x0, #0x30
  448100:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  448104:	add	x0, x0, #0xf78
  448108:	bl	41aa2c <ferror@plt+0x16a1c>
  44810c:	mov	x0, #0x0                   	// #0
  448110:	b	448134 <ferror@plt+0x44124>
  448114:	ldr	x0, [sp, #24]
  448118:	add	x0, x0, #0x10
  44811c:	ldxr	w1, [x0]
  448120:	add	w1, w1, #0x1
  448124:	stlxr	w2, w1, [x0]
  448128:	cbnz	w2, 44811c <ferror@plt+0x4410c>
  44812c:	dmb	ish
  448130:	ldr	x0, [sp, #24]
  448134:	ldp	x29, x30, [sp], #32
  448138:	ret
  44813c:	stp	x29, x30, [sp, #-32]!
  448140:	mov	x29, sp
  448144:	str	x0, [sp, #24]
  448148:	ldr	x0, [sp, #24]
  44814c:	cmp	x0, #0x0
  448150:	b.eq	4481b8 <ferror@plt+0x441a8>  // b.none
  448154:	ldr	x0, [sp, #24]
  448158:	add	x0, x0, #0x10
  44815c:	ldxr	w1, [x0]
  448160:	sub	w2, w1, #0x1
  448164:	stlxr	w3, w2, [x0]
  448168:	cbnz	w3, 44815c <ferror@plt+0x4414c>
  44816c:	dmb	ish
  448170:	cmp	w1, #0x1
  448174:	cset	w0, eq  // eq = none
  448178:	and	w0, w0, #0xff
  44817c:	cmp	w0, #0x0
  448180:	b.eq	4481bc <ferror@plt+0x441ac>  // b.none
  448184:	ldr	x0, [sp, #24]
  448188:	ldr	x0, [x0, #24]
  44818c:	cmp	x0, #0x0
  448190:	b.eq	4481a8 <ferror@plt+0x44198>  // b.none
  448194:	ldr	x0, [sp, #24]
  448198:	ldr	x1, [x0, #24]
  44819c:	ldr	x0, [sp, #24]
  4481a0:	ldr	x0, [x0, #32]
  4481a4:	blr	x1
  4481a8:	ldr	x1, [sp, #24]
  4481ac:	mov	x0, #0x28                  	// #40
  4481b0:	bl	4262b4 <ferror@plt+0x222a4>
  4481b4:	b	4481bc <ferror@plt+0x441ac>
  4481b8:	nop
  4481bc:	ldp	x29, x30, [sp], #32
  4481c0:	ret
  4481c4:	stp	x29, x30, [sp, #-48]!
  4481c8:	mov	x29, sp
  4481cc:	str	x0, [sp, #24]
  4481d0:	str	x1, [sp, #16]
  4481d4:	ldr	x0, [sp, #24]
  4481d8:	str	x0, [sp, #40]
  4481dc:	ldr	x0, [sp, #16]
  4481e0:	str	x0, [sp, #32]
  4481e4:	ldr	x0, [sp, #24]
  4481e8:	cmp	x0, #0x0
  4481ec:	b.ne	448214 <ferror@plt+0x44204>  // b.any
  4481f0:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4481f4:	add	x2, x0, #0xfb8
  4481f8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4481fc:	add	x1, x0, #0x40
  448200:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  448204:	add	x0, x0, #0xf78
  448208:	bl	41aa2c <ferror@plt+0x16a1c>
  44820c:	mov	w0, #0x0                   	// #0
  448210:	b	448294 <ferror@plt+0x44284>
  448214:	ldr	x0, [sp, #16]
  448218:	cmp	x0, #0x0
  44821c:	b.ne	448244 <ferror@plt+0x44234>  // b.any
  448220:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  448224:	add	x2, x0, #0xfc8
  448228:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44822c:	add	x1, x0, #0x40
  448230:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  448234:	add	x0, x0, #0xf78
  448238:	bl	41aa2c <ferror@plt+0x16a1c>
  44823c:	mov	w0, #0x0                   	// #0
  448240:	b	448294 <ferror@plt+0x44284>
  448244:	ldr	x0, [sp, #40]
  448248:	ldr	x1, [x0, #8]
  44824c:	ldr	x0, [sp, #32]
  448250:	ldr	x0, [x0, #8]
  448254:	cmp	x1, x0
  448258:	b.ne	448290 <ferror@plt+0x44280>  // b.any
  44825c:	ldr	x0, [sp, #40]
  448260:	ldr	x3, [x0]
  448264:	ldr	x0, [sp, #32]
  448268:	ldr	x1, [x0]
  44826c:	ldr	x0, [sp, #40]
  448270:	ldr	x0, [x0, #8]
  448274:	mov	x2, x0
  448278:	mov	x0, x3
  44827c:	bl	403b10 <memcmp@plt>
  448280:	cmp	w0, #0x0
  448284:	b.ne	448290 <ferror@plt+0x44280>  // b.any
  448288:	mov	w0, #0x1                   	// #1
  44828c:	b	448294 <ferror@plt+0x44284>
  448290:	mov	w0, #0x0                   	// #0
  448294:	ldp	x29, x30, [sp], #48
  448298:	ret
  44829c:	stp	x29, x30, [sp, #-64]!
  4482a0:	mov	x29, sp
  4482a4:	str	x0, [sp, #24]
  4482a8:	ldr	x0, [sp, #24]
  4482ac:	str	x0, [sp, #40]
  4482b0:	mov	w0, #0x1505                	// #5381
  4482b4:	str	w0, [sp, #52]
  4482b8:	ldr	x0, [sp, #24]
  4482bc:	cmp	x0, #0x0
  4482c0:	b.ne	4482e8 <ferror@plt+0x442d8>  // b.any
  4482c4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4482c8:	add	x2, x0, #0xf68
  4482cc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4482d0:	add	x1, x0, #0x50
  4482d4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4482d8:	add	x0, x0, #0xf78
  4482dc:	bl	41aa2c <ferror@plt+0x16a1c>
  4482e0:	mov	w0, #0x0                   	// #0
  4482e4:	b	448350 <ferror@plt+0x44340>
  4482e8:	ldr	x0, [sp, #40]
  4482ec:	ldr	x0, [x0]
  4482f0:	str	x0, [sp, #56]
  4482f4:	ldr	x0, [sp, #40]
  4482f8:	ldr	x1, [x0]
  4482fc:	ldr	x0, [sp, #40]
  448300:	ldr	x0, [x0, #8]
  448304:	add	x0, x1, x0
  448308:	str	x0, [sp, #32]
  44830c:	b	44833c <ferror@plt+0x4432c>
  448310:	ldr	w0, [sp, #52]
  448314:	lsl	w1, w0, #5
  448318:	ldr	w0, [sp, #52]
  44831c:	add	w0, w1, w0
  448320:	ldr	x1, [sp, #56]
  448324:	ldrsb	w1, [x1]
  448328:	add	w0, w0, w1
  44832c:	str	w0, [sp, #52]
  448330:	ldr	x0, [sp, #56]
  448334:	add	x0, x0, #0x1
  448338:	str	x0, [sp, #56]
  44833c:	ldr	x1, [sp, #56]
  448340:	ldr	x0, [sp, #32]
  448344:	cmp	x1, x0
  448348:	b.ne	448310 <ferror@plt+0x44300>  // b.any
  44834c:	ldr	w0, [sp, #52]
  448350:	ldp	x29, x30, [sp], #64
  448354:	ret
  448358:	stp	x29, x30, [sp, #-64]!
  44835c:	mov	x29, sp
  448360:	str	x0, [sp, #24]
  448364:	str	x1, [sp, #16]
  448368:	ldr	x0, [sp, #24]
  44836c:	str	x0, [sp, #48]
  448370:	ldr	x0, [sp, #16]
  448374:	str	x0, [sp, #40]
  448378:	ldr	x0, [sp, #24]
  44837c:	cmp	x0, #0x0
  448380:	b.ne	4483a8 <ferror@plt+0x44398>  // b.any
  448384:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  448388:	add	x2, x0, #0xfb8
  44838c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448390:	add	x1, x0, #0x60
  448394:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  448398:	add	x0, x0, #0xf78
  44839c:	bl	41aa2c <ferror@plt+0x16a1c>
  4483a0:	mov	w0, #0x0                   	// #0
  4483a4:	b	448464 <ferror@plt+0x44454>
  4483a8:	ldr	x0, [sp, #16]
  4483ac:	cmp	x0, #0x0
  4483b0:	b.ne	4483d8 <ferror@plt+0x443c8>  // b.any
  4483b4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4483b8:	add	x2, x0, #0xfc8
  4483bc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4483c0:	add	x1, x0, #0x60
  4483c4:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4483c8:	add	x0, x0, #0xf78
  4483cc:	bl	41aa2c <ferror@plt+0x16a1c>
  4483d0:	mov	w0, #0x0                   	// #0
  4483d4:	b	448464 <ferror@plt+0x44454>
  4483d8:	ldr	x0, [sp, #48]
  4483dc:	ldr	x3, [x0]
  4483e0:	ldr	x0, [sp, #40]
  4483e4:	ldr	x4, [x0]
  4483e8:	ldr	x0, [sp, #40]
  4483ec:	ldr	x1, [x0, #8]
  4483f0:	ldr	x0, [sp, #48]
  4483f4:	ldr	x0, [x0, #8]
  4483f8:	cmp	x1, x0
  4483fc:	csel	x0, x1, x0, ls  // ls = plast
  448400:	mov	x2, x0
  448404:	mov	x1, x4
  448408:	mov	x0, x3
  44840c:	bl	403b10 <memcmp@plt>
  448410:	str	w0, [sp, #60]
  448414:	ldr	w0, [sp, #60]
  448418:	cmp	w0, #0x0
  44841c:	b.ne	448460 <ferror@plt+0x44450>  // b.any
  448420:	ldr	x0, [sp, #48]
  448424:	ldr	x1, [x0, #8]
  448428:	ldr	x0, [sp, #40]
  44842c:	ldr	x0, [x0, #8]
  448430:	cmp	x1, x0
  448434:	b.eq	448460 <ferror@plt+0x44450>  // b.none
  448438:	ldr	x0, [sp, #48]
  44843c:	ldr	x1, [x0, #8]
  448440:	ldr	x0, [sp, #40]
  448444:	ldr	x0, [x0, #8]
  448448:	cmp	x1, x0
  44844c:	b.cs	448458 <ferror@plt+0x44448>  // b.hs, b.nlast
  448450:	mov	w0, #0xffffffff            	// #-1
  448454:	b	44845c <ferror@plt+0x4444c>
  448458:	mov	w0, #0x1                   	// #1
  44845c:	str	w0, [sp, #60]
  448460:	ldr	w0, [sp, #60]
  448464:	ldp	x29, x30, [sp], #64
  448468:	ret
  44846c:	stp	x29, x30, [sp, #-64]!
  448470:	mov	x29, sp
  448474:	str	x0, [sp, #40]
  448478:	str	x1, [sp, #32]
  44847c:	str	x2, [sp, #24]
  448480:	ldr	x0, [sp, #40]
  448484:	ldr	x0, [x0, #24]
  448488:	ldr	x1, [sp, #32]
  44848c:	cmp	x1, x0
  448490:	b.ne	4484a4 <ferror@plt+0x44494>  // b.any
  448494:	ldr	x0, [sp, #40]
  448498:	ldr	x0, [x0]
  44849c:	cmp	x0, #0x0
  4484a0:	b.ne	4484ac <ferror@plt+0x4449c>  // b.any
  4484a4:	mov	x0, #0x0                   	// #0
  4484a8:	b	4484f4 <ferror@plt+0x444e4>
  4484ac:	dmb	ish
  4484b0:	ldr	x0, [sp, #40]
  4484b4:	ldr	w0, [x0, #16]
  4484b8:	cmp	w0, #0x1
  4484bc:	b.ne	4484f0 <ferror@plt+0x444e0>  // b.any
  4484c0:	ldr	x0, [sp, #40]
  4484c4:	ldr	x1, [x0, #8]
  4484c8:	ldr	x0, [sp, #24]
  4484cc:	str	x1, [x0]
  4484d0:	ldr	x0, [sp, #40]
  4484d4:	ldr	x0, [x0]
  4484d8:	str	x0, [sp, #56]
  4484dc:	ldr	x1, [sp, #40]
  4484e0:	mov	x0, #0x28                  	// #40
  4484e4:	bl	4262b4 <ferror@plt+0x222a4>
  4484e8:	ldr	x0, [sp, #56]
  4484ec:	b	4484f4 <ferror@plt+0x444e4>
  4484f0:	mov	x0, #0x0                   	// #0
  4484f4:	ldp	x29, x30, [sp], #64
  4484f8:	ret
  4484fc:	stp	x29, x30, [sp, #-48]!
  448500:	mov	x29, sp
  448504:	str	x0, [sp, #24]
  448508:	str	x1, [sp, #16]
  44850c:	ldr	x0, [sp, #24]
  448510:	cmp	x0, #0x0
  448514:	b.ne	44853c <ferror@plt+0x4452c>  // b.any
  448518:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44851c:	add	x2, x0, #0xf68
  448520:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448524:	add	x1, x0, #0x70
  448528:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44852c:	add	x0, x0, #0xf78
  448530:	bl	41aa2c <ferror@plt+0x16a1c>
  448534:	mov	x0, #0x0                   	// #0
  448538:	b	4485cc <ferror@plt+0x445bc>
  44853c:	ldr	x0, [sp, #16]
  448540:	cmp	x0, #0x0
  448544:	b.ne	44856c <ferror@plt+0x4455c>  // b.any
  448548:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44854c:	add	x2, x0, #0xfd8
  448550:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448554:	add	x1, x0, #0x70
  448558:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  44855c:	add	x0, x0, #0xf78
  448560:	bl	41aa2c <ferror@plt+0x16a1c>
  448564:	mov	x0, #0x0                   	// #0
  448568:	b	4485cc <ferror@plt+0x445bc>
  44856c:	ldr	x2, [sp, #16]
  448570:	adrp	x0, 418000 <ferror@plt+0x13ff0>
  448574:	add	x1, x0, #0x5e0
  448578:	ldr	x0, [sp, #24]
  44857c:	bl	44846c <ferror@plt+0x4445c>
  448580:	str	x0, [sp, #40]
  448584:	ldr	x0, [sp, #40]
  448588:	cmp	x0, #0x0
  44858c:	b.ne	4485c8 <ferror@plt+0x445b8>  // b.any
  448590:	ldr	x0, [sp, #24]
  448594:	ldr	x2, [x0]
  448598:	ldr	x0, [sp, #24]
  44859c:	ldr	x0, [x0, #8]
  4485a0:	mov	w1, w0
  4485a4:	mov	x0, x2
  4485a8:	bl	428db4 <ferror@plt+0x24da4>
  4485ac:	str	x0, [sp, #40]
  4485b0:	ldr	x0, [sp, #24]
  4485b4:	ldr	x1, [x0, #8]
  4485b8:	ldr	x0, [sp, #16]
  4485bc:	str	x1, [x0]
  4485c0:	ldr	x0, [sp, #24]
  4485c4:	bl	44813c <ferror@plt+0x4412c>
  4485c8:	ldr	x0, [sp, #40]
  4485cc:	ldp	x29, x30, [sp], #48
  4485d0:	ret
  4485d4:	stp	x29, x30, [sp, #-48]!
  4485d8:	mov	x29, sp
  4485dc:	str	x0, [sp, #24]
  4485e0:	ldr	x0, [sp, #24]
  4485e4:	cmp	x0, #0x0
  4485e8:	b.ne	448610 <ferror@plt+0x44600>  // b.any
  4485ec:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  4485f0:	add	x2, x0, #0xf68
  4485f4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4485f8:	add	x1, x0, #0x88
  4485fc:	adrp	x0, 490000 <ferror@plt+0x8bff0>
  448600:	add	x0, x0, #0xf78
  448604:	bl	41aa2c <ferror@plt+0x16a1c>
  448608:	mov	x0, #0x0                   	// #0
  44860c:	b	448634 <ferror@plt+0x44624>
  448610:	add	x0, sp, #0x20
  448614:	mov	x1, x0
  448618:	ldr	x0, [sp, #24]
  44861c:	bl	4484fc <ferror@plt+0x444ec>
  448620:	str	x0, [sp, #40]
  448624:	ldr	x0, [sp, #32]
  448628:	mov	x1, x0
  44862c:	ldr	x0, [sp, #40]
  448630:	bl	447a7c <ferror@plt+0x43a6c>
  448634:	ldp	x29, x30, [sp], #48
  448638:	ret
  44863c:	stp	x29, x30, [sp, #-64]!
  448640:	mov	x29, sp
  448644:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448648:	add	x0, x0, #0x18
  44864c:	bl	4417e4 <ferror@plt+0x3d7d4>
  448650:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448654:	add	x0, x0, #0x28
  448658:	ldr	x0, [x0]
  44865c:	cmp	x0, #0x0
  448660:	b.ne	4487a0 <ferror@plt+0x44790>  // b.any
  448664:	adrp	x0, 410000 <ferror@plt+0xbff0>
  448668:	add	x1, x0, #0xd00
  44866c:	adrp	x0, 410000 <ferror@plt+0xbff0>
  448670:	add	x0, x0, #0xd40
  448674:	bl	40f628 <ferror@plt+0xb618>
  448678:	mov	x1, x0
  44867c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448680:	add	x0, x0, #0x28
  448684:	str	x1, [x0]
  448688:	bl	4511a4 <ferror@plt+0x4d194>
  44868c:	str	x0, [sp, #56]
  448690:	b	448790 <ferror@plt+0x44780>
  448694:	str	wzr, [sp, #52]
  448698:	ldr	x0, [sp, #56]
  44869c:	str	x0, [sp, #40]
  4486a0:	ldr	x0, [sp, #56]
  4486a4:	bl	403530 <strlen@plt>
  4486a8:	add	x0, x0, #0x1
  4486ac:	ldr	x1, [sp, #56]
  4486b0:	add	x0, x1, x0
  4486b4:	str	x0, [sp, #56]
  4486b8:	ldr	x0, [sp, #56]
  4486bc:	str	x0, [sp, #32]
  4486c0:	ldr	x0, [sp, #56]
  4486c4:	bl	403530 <strlen@plt>
  4486c8:	add	x0, x0, #0x1
  4486cc:	ldr	x1, [sp, #56]
  4486d0:	add	x0, x1, x0
  4486d4:	str	x0, [sp, #56]
  4486d8:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4486dc:	add	x0, x0, #0x28
  4486e0:	ldr	x0, [x0]
  4486e4:	ldr	x1, [sp, #32]
  4486e8:	bl	4100cc <ferror@plt+0xc0bc>
  4486ec:	str	x0, [sp, #24]
  4486f0:	ldr	x0, [sp, #24]
  4486f4:	cmp	x0, #0x0
  4486f8:	b.eq	448728 <ferror@plt+0x44718>  // b.none
  4486fc:	b	44870c <ferror@plt+0x446fc>
  448700:	ldr	w0, [sp, #52]
  448704:	add	w0, w0, #0x1
  448708:	str	w0, [sp, #52]
  44870c:	ldrsw	x0, [sp, #52]
  448710:	lsl	x0, x0, #3
  448714:	ldr	x1, [sp, #24]
  448718:	add	x0, x1, x0
  44871c:	ldr	x0, [x0]
  448720:	cmp	x0, #0x0
  448724:	b.ne	448700 <ferror@plt+0x446f0>  // b.any
  448728:	ldr	w0, [sp, #52]
  44872c:	add	w0, w0, #0x2
  448730:	sxtw	x0, w0
  448734:	mov	x2, #0x8                   	// #8
  448738:	mov	x1, x0
  44873c:	ldr	x0, [sp, #24]
  448740:	bl	4188a8 <ferror@plt+0x14898>
  448744:	str	x0, [sp, #24]
  448748:	ldrsw	x0, [sp, #52]
  44874c:	lsl	x0, x0, #3
  448750:	ldr	x1, [sp, #24]
  448754:	add	x0, x1, x0
  448758:	ldr	x1, [sp, #40]
  44875c:	str	x1, [x0]
  448760:	ldrsw	x0, [sp, #52]
  448764:	add	x0, x0, #0x1
  448768:	lsl	x0, x0, #3
  44876c:	ldr	x1, [sp, #24]
  448770:	add	x0, x1, x0
  448774:	str	xzr, [x0]
  448778:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  44877c:	add	x0, x0, #0x28
  448780:	ldr	x0, [x0]
  448784:	ldr	x2, [sp, #24]
  448788:	ldr	x1, [sp, #32]
  44878c:	bl	4102e0 <ferror@plt+0xc2d0>
  448790:	ldr	x0, [sp, #56]
  448794:	ldrb	w0, [x0]
  448798:	cmp	w0, #0x0
  44879c:	b.ne	448694 <ferror@plt+0x44684>  // b.any
  4487a0:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4487a4:	add	x0, x0, #0x18
  4487a8:	bl	441828 <ferror@plt+0x3d818>
  4487ac:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4487b0:	add	x0, x0, #0x28
  4487b4:	ldr	x0, [x0]
  4487b8:	ldp	x29, x30, [sp], #64
  4487bc:	ret
  4487c0:	stp	x29, x30, [sp, #-48]!
  4487c4:	mov	x29, sp
  4487c8:	str	x0, [sp, #24]
  4487cc:	bl	44863c <ferror@plt+0x4462c>
  4487d0:	str	x0, [sp, #40]
  4487d4:	ldr	x1, [sp, #24]
  4487d8:	ldr	x0, [sp, #40]
  4487dc:	bl	4100cc <ferror@plt+0xc0bc>
  4487e0:	ldp	x29, x30, [sp], #48
  4487e4:	ret
  4487e8:	stp	x29, x30, [sp, #-48]!
  4487ec:	mov	x29, sp
  4487f0:	str	x0, [sp, #24]
  4487f4:	str	x1, [sp, #16]
  4487f8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4487fc:	add	x0, x0, #0xa0
  448800:	bl	40b8cc <ferror@plt+0x78bc>
  448804:	str	x0, [sp, #40]
  448808:	ldr	x0, [sp, #40]
  44880c:	cmp	x0, #0x0
  448810:	b.eq	448864 <ferror@plt+0x44854>  // b.none
  448814:	ldr	x0, [sp, #40]
  448818:	ldrb	w0, [x0]
  44881c:	cmp	w0, #0x0
  448820:	b.eq	448864 <ferror@plt+0x44854>  // b.none
  448824:	ldr	x0, [sp, #16]
  448828:	ldr	x1, [sp, #40]
  44882c:	str	x1, [x0]
  448830:	ldr	x0, [sp, #40]
  448834:	cmp	x0, #0x0
  448838:	b.eq	44885c <ferror@plt+0x4484c>  // b.none
  44883c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448840:	add	x1, x0, #0xa8
  448844:	ldr	x0, [sp, #40]
  448848:	bl	403e40 <strstr@plt>
  44884c:	cmp	x0, #0x0
  448850:	b.eq	44885c <ferror@plt+0x4484c>  // b.none
  448854:	mov	w0, #0x1                   	// #1
  448858:	b	4488f8 <ferror@plt+0x448e8>
  44885c:	mov	w0, #0x0                   	// #0
  448860:	b	4488f8 <ferror@plt+0x448e8>
  448864:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448868:	add	x0, x0, #0x18
  44886c:	bl	4417e4 <ferror@plt+0x3d7d4>
  448870:	ldr	x0, [sp, #24]
  448874:	bl	451588 <ferror@plt+0x4d578>
  448878:	str	x0, [sp, #40]
  44887c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448880:	add	x0, x0, #0x18
  448884:	bl	441828 <ferror@plt+0x3d818>
  448888:	ldr	x0, [sp, #40]
  44888c:	cmp	x0, #0x0
  448890:	b.eq	4488e4 <ferror@plt+0x448d4>  // b.none
  448894:	ldr	x0, [sp, #40]
  448898:	ldrb	w0, [x0]
  44889c:	cmp	w0, #0x0
  4488a0:	b.eq	4488e4 <ferror@plt+0x448d4>  // b.none
  4488a4:	ldr	x0, [sp, #16]
  4488a8:	ldr	x1, [sp, #40]
  4488ac:	str	x1, [x0]
  4488b0:	ldr	x0, [sp, #40]
  4488b4:	cmp	x0, #0x0
  4488b8:	b.eq	4488dc <ferror@plt+0x448cc>  // b.none
  4488bc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4488c0:	add	x1, x0, #0xa8
  4488c4:	ldr	x0, [sp, #40]
  4488c8:	bl	403e40 <strstr@plt>
  4488cc:	cmp	x0, #0x0
  4488d0:	b.eq	4488dc <ferror@plt+0x448cc>  // b.none
  4488d4:	mov	w0, #0x1                   	// #1
  4488d8:	b	4488f8 <ferror@plt+0x448e8>
  4488dc:	mov	w0, #0x0                   	// #0
  4488e0:	b	4488f8 <ferror@plt+0x448e8>
  4488e4:	ldr	x0, [sp, #16]
  4488e8:	adrp	x1, 491000 <ferror@plt+0x8cff0>
  4488ec:	add	x1, x1, #0xb0
  4488f0:	str	x1, [x0]
  4488f4:	mov	w0, #0x0                   	// #0
  4488f8:	ldp	x29, x30, [sp], #48
  4488fc:	ret
  448900:	stp	x29, x30, [sp, #-48]!
  448904:	mov	x29, sp
  448908:	str	x0, [sp, #24]
  44890c:	ldr	x0, [sp, #24]
  448910:	str	x0, [sp, #40]
  448914:	ldr	x0, [sp, #40]
  448918:	ldr	x0, [x0, #8]
  44891c:	bl	4185e0 <ferror@plt+0x145d0>
  448920:	ldr	x0, [sp, #40]
  448924:	ldr	x0, [x0, #16]
  448928:	bl	4185e0 <ferror@plt+0x145d0>
  44892c:	ldr	x0, [sp, #40]
  448930:	bl	4185e0 <ferror@plt+0x145d0>
  448934:	nop
  448938:	ldp	x29, x30, [sp], #48
  44893c:	ret
  448940:	stp	x29, x30, [sp, #-64]!
  448944:	mov	x29, sp
  448948:	str	x0, [sp, #24]
  44894c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  448950:	add	x0, x0, #0x8d0
  448954:	bl	442184 <ferror@plt+0x3e174>
  448958:	str	x0, [sp, #56]
  44895c:	ldr	x0, [sp, #56]
  448960:	cmp	x0, #0x0
  448964:	b.ne	448988 <ferror@plt+0x44978>  // b.any
  448968:	mov	x1, #0x18                  	// #24
  44896c:	mov	x0, #0x1                   	// #1
  448970:	bl	418820 <ferror@plt+0x14810>
  448974:	str	x0, [sp, #56]
  448978:	ldr	x1, [sp, #56]
  44897c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  448980:	add	x0, x0, #0x8d0
  448984:	bl	4421a8 <ferror@plt+0x3e198>
  448988:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  44898c:	add	x0, x0, #0x18
  448990:	bl	4417e4 <ferror@plt+0x3d7d4>
  448994:	bl	451568 <ferror@plt+0x4d558>
  448998:	str	x0, [sp, #48]
  44899c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4489a0:	add	x0, x0, #0x18
  4489a4:	bl	441828 <ferror@plt+0x3d818>
  4489a8:	ldr	x0, [sp, #56]
  4489ac:	ldr	x0, [x0, #8]
  4489b0:	cmp	x0, #0x0
  4489b4:	b.eq	4489d0 <ferror@plt+0x449c0>  // b.none
  4489b8:	ldr	x0, [sp, #56]
  4489bc:	ldr	x0, [x0, #8]
  4489c0:	ldr	x1, [sp, #48]
  4489c4:	bl	403b30 <strcmp@plt>
  4489c8:	cmp	w0, #0x0
  4489cc:	b.eq	448a2c <ferror@plt+0x44a1c>  // b.none
  4489d0:	ldr	x0, [sp, #56]
  4489d4:	ldr	x0, [x0, #8]
  4489d8:	bl	4185e0 <ferror@plt+0x145d0>
  4489dc:	ldr	x0, [sp, #56]
  4489e0:	ldr	x0, [x0, #16]
  4489e4:	bl	4185e0 <ferror@plt+0x145d0>
  4489e8:	ldr	x0, [sp, #48]
  4489ec:	bl	428d58 <ferror@plt+0x24d48>
  4489f0:	mov	x1, x0
  4489f4:	ldr	x0, [sp, #56]
  4489f8:	str	x1, [x0, #8]
  4489fc:	add	x0, sp, #0x28
  448a00:	mov	x1, x0
  448a04:	ldr	x0, [sp, #48]
  448a08:	bl	4487e8 <ferror@plt+0x447d8>
  448a0c:	mov	w1, w0
  448a10:	ldr	x0, [sp, #56]
  448a14:	str	w1, [x0]
  448a18:	ldr	x0, [sp, #40]
  448a1c:	bl	428d58 <ferror@plt+0x24d48>
  448a20:	mov	x1, x0
  448a24:	ldr	x0, [sp, #56]
  448a28:	str	x1, [x0, #16]
  448a2c:	ldr	x0, [sp, #24]
  448a30:	cmp	x0, #0x0
  448a34:	b.eq	448a48 <ferror@plt+0x44a38>  // b.none
  448a38:	ldr	x0, [sp, #56]
  448a3c:	ldr	x1, [x0, #16]
  448a40:	ldr	x0, [sp, #24]
  448a44:	str	x1, [x0]
  448a48:	ldr	x0, [sp, #56]
  448a4c:	ldr	w0, [x0]
  448a50:	ldp	x29, x30, [sp], #64
  448a54:	ret
  448a58:	stp	x29, x30, [sp, #-32]!
  448a5c:	mov	x29, sp
  448a60:	add	x0, sp, #0x18
  448a64:	bl	448940 <ferror@plt+0x44930>
  448a68:	ldr	x0, [sp, #24]
  448a6c:	bl	428d58 <ferror@plt+0x24d48>
  448a70:	ldp	x29, x30, [sp], #32
  448a74:	ret
  448a78:	stp	x29, x30, [sp, #-336]!
  448a7c:	mov	x29, sp
  448a80:	stp	x19, x20, [sp, #16]
  448a84:	str	x0, [sp, #40]
  448a88:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448a8c:	add	x0, x0, #0x20
  448a90:	ldr	x0, [x0]
  448a94:	cmp	x0, #0x0
  448a98:	b.ne	448ac0 <ferror@plt+0x44ab0>  // b.any
  448a9c:	adrp	x0, 410000 <ferror@plt+0xbff0>
  448aa0:	add	x1, x0, #0xd00
  448aa4:	adrp	x0, 410000 <ferror@plt+0xbff0>
  448aa8:	add	x0, x0, #0xd40
  448aac:	bl	40f628 <ferror@plt+0xb618>
  448ab0:	mov	x1, x0
  448ab4:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448ab8:	add	x0, x0, #0x20
  448abc:	str	x1, [x0]
  448ac0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448ac4:	add	x1, x0, #0xc0
  448ac8:	ldr	x0, [sp, #40]
  448acc:	bl	4037d0 <fopen@plt>
  448ad0:	str	x0, [sp, #312]
  448ad4:	ldr	x0, [sp, #312]
  448ad8:	cmp	x0, #0x0
  448adc:	b.eq	448c94 <ferror@plt+0x44c84>  // b.none
  448ae0:	b	448c70 <ferror@plt+0x44c60>
  448ae4:	add	x0, sp, #0x38
  448ae8:	bl	42a934 <ferror@plt+0x26924>
  448aec:	bl	42a9ec <ferror@plt+0x269dc>
  448af0:	ldrb	w0, [sp, #56]
  448af4:	cmp	w0, #0x23
  448af8:	b.eq	448c70 <ferror@plt+0x44c60>  // b.none
  448afc:	ldrb	w0, [sp, #56]
  448b00:	cmp	w0, #0x0
  448b04:	b.ne	448b0c <ferror@plt+0x44afc>  // b.any
  448b08:	b	448c70 <ferror@plt+0x44c60>
  448b0c:	add	x0, sp, #0x38
  448b10:	str	x0, [sp, #328]
  448b14:	str	xzr, [sp, #320]
  448b18:	b	448ba0 <ferror@plt+0x44b90>
  448b1c:	ldr	x0, [sp, #328]
  448b20:	ldrb	w0, [x0]
  448b24:	cmp	w0, #0x9
  448b28:	b.eq	448b4c <ferror@plt+0x44b3c>  // b.none
  448b2c:	ldr	x0, [sp, #328]
  448b30:	ldrb	w0, [x0]
  448b34:	cmp	w0, #0x20
  448b38:	b.eq	448b4c <ferror@plt+0x44b3c>  // b.none
  448b3c:	ldr	x0, [sp, #328]
  448b40:	ldrb	w0, [x0]
  448b44:	cmp	w0, #0x3a
  448b48:	b.ne	448b94 <ferror@plt+0x44b84>  // b.any
  448b4c:	ldr	x0, [sp, #328]
  448b50:	strb	wzr, [x0]
  448b54:	ldr	x0, [sp, #328]
  448b58:	add	x0, x0, #0x1
  448b5c:	str	x0, [sp, #320]
  448b60:	b	448b70 <ferror@plt+0x44b60>
  448b64:	ldr	x0, [sp, #320]
  448b68:	add	x0, x0, #0x1
  448b6c:	str	x0, [sp, #320]
  448b70:	ldr	x0, [sp, #320]
  448b74:	ldrb	w0, [x0]
  448b78:	cmp	w0, #0x9
  448b7c:	b.eq	448b64 <ferror@plt+0x44b54>  // b.none
  448b80:	ldr	x0, [sp, #320]
  448b84:	ldrb	w0, [x0]
  448b88:	cmp	w0, #0x20
  448b8c:	b.eq	448b64 <ferror@plt+0x44b54>  // b.none
  448b90:	b	448bb0 <ferror@plt+0x44ba0>
  448b94:	ldr	x0, [sp, #328]
  448b98:	add	x0, x0, #0x1
  448b9c:	str	x0, [sp, #328]
  448ba0:	ldr	x0, [sp, #328]
  448ba4:	ldrb	w0, [x0]
  448ba8:	cmp	w0, #0x0
  448bac:	b.ne	448b1c <ferror@plt+0x44b0c>  // b.any
  448bb0:	ldr	x0, [sp, #320]
  448bb4:	cmp	x0, #0x0
  448bb8:	b.eq	448c70 <ferror@plt+0x44c60>  // b.none
  448bbc:	ldr	x0, [sp, #320]
  448bc0:	ldrb	w0, [x0]
  448bc4:	cmp	w0, #0x0
  448bc8:	b.ne	448bd0 <ferror@plt+0x44bc0>  // b.any
  448bcc:	b	448c70 <ferror@plt+0x44c60>
  448bd0:	ldr	x0, [sp, #320]
  448bd4:	str	x0, [sp, #328]
  448bd8:	b	448c14 <ferror@plt+0x44c04>
  448bdc:	ldr	x0, [sp, #328]
  448be0:	ldrb	w0, [x0]
  448be4:	cmp	w0, #0x9
  448be8:	b.eq	448bfc <ferror@plt+0x44bec>  // b.none
  448bec:	ldr	x0, [sp, #328]
  448bf0:	ldrb	w0, [x0]
  448bf4:	cmp	w0, #0x20
  448bf8:	b.ne	448c08 <ferror@plt+0x44bf8>  // b.any
  448bfc:	ldr	x0, [sp, #328]
  448c00:	strb	wzr, [x0]
  448c04:	b	448c24 <ferror@plt+0x44c14>
  448c08:	ldr	x0, [sp, #328]
  448c0c:	add	x0, x0, #0x1
  448c10:	str	x0, [sp, #328]
  448c14:	ldr	x0, [sp, #328]
  448c18:	ldrb	w0, [x0]
  448c1c:	cmp	w0, #0x0
  448c20:	b.ne	448bdc <ferror@plt+0x44bcc>  // b.any
  448c24:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448c28:	add	x0, x0, #0x20
  448c2c:	ldr	x0, [x0]
  448c30:	add	x1, sp, #0x38
  448c34:	bl	4100cc <ferror@plt+0xc0bc>
  448c38:	cmp	x0, #0x0
  448c3c:	b.ne	448c70 <ferror@plt+0x44c60>  // b.any
  448c40:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448c44:	add	x0, x0, #0x20
  448c48:	ldr	x19, [x0]
  448c4c:	add	x0, sp, #0x38
  448c50:	bl	428d58 <ferror@plt+0x24d48>
  448c54:	mov	x20, x0
  448c58:	ldr	x0, [sp, #320]
  448c5c:	bl	428d58 <ferror@plt+0x24d48>
  448c60:	mov	x2, x0
  448c64:	mov	x1, x20
  448c68:	mov	x0, x19
  448c6c:	bl	4102e0 <ferror@plt+0xc2d0>
  448c70:	add	x0, sp, #0x38
  448c74:	ldr	x2, [sp, #312]
  448c78:	mov	w1, #0x100                 	// #256
  448c7c:	bl	403fd0 <fgets@plt>
  448c80:	cmp	x0, #0x0
  448c84:	b.ne	448ae4 <ferror@plt+0x44ad4>  // b.any
  448c88:	ldr	x0, [sp, #312]
  448c8c:	bl	403790 <fclose@plt>
  448c90:	b	448c98 <ferror@plt+0x44c88>
  448c94:	nop
  448c98:	ldp	x19, x20, [sp, #16]
  448c9c:	ldp	x29, x30, [sp], #336
  448ca0:	ret
  448ca4:	stp	x29, x30, [sp, #-48]!
  448ca8:	mov	x29, sp
  448cac:	str	x0, [sp, #24]
  448cb0:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448cb4:	add	x0, x0, #0x20
  448cb8:	ldr	x0, [x0]
  448cbc:	cmp	x0, #0x0
  448cc0:	b.ne	448cd0 <ferror@plt+0x44cc0>  // b.any
  448cc4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448cc8:	add	x0, x0, #0xc8
  448ccc:	bl	448a78 <ferror@plt+0x44a68>
  448cd0:	str	wzr, [sp, #44]
  448cd4:	b	448d38 <ferror@plt+0x44d28>
  448cd8:	ldr	x0, [sp, #32]
  448cdc:	str	x0, [sp, #24]
  448ce0:	ldr	w0, [sp, #44]
  448ce4:	add	w1, w0, #0x1
  448ce8:	str	w1, [sp, #44]
  448cec:	cmp	w0, #0x1e
  448cf0:	b.ne	448d38 <ferror@plt+0x44d28>  // b.any
  448cf4:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448cf8:	add	x0, x0, #0x30
  448cfc:	ldr	w0, [x0]
  448d00:	cmp	w0, #0x0
  448d04:	b.ne	448d20 <ferror@plt+0x44d10>  // b.any
  448d08:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448d0c:	add	x2, x0, #0xe8
  448d10:	mov	w1, #0x10                  	// #16
  448d14:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448d18:	add	x0, x0, #0x120
  448d1c:	bl	41a980 <ferror@plt+0x16970>
  448d20:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448d24:	add	x0, x0, #0x30
  448d28:	mov	w1, #0x1                   	// #1
  448d2c:	str	w1, [x0]
  448d30:	ldr	x0, [sp, #24]
  448d34:	b	448d74 <ferror@plt+0x44d64>
  448d38:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  448d3c:	add	x0, x0, #0x20
  448d40:	ldr	x0, [x0]
  448d44:	ldr	x1, [sp, #24]
  448d48:	bl	4100cc <ferror@plt+0xc0bc>
  448d4c:	str	x0, [sp, #32]
  448d50:	ldr	x0, [sp, #32]
  448d54:	cmp	x0, #0x0
  448d58:	b.eq	448d70 <ferror@plt+0x44d60>  // b.none
  448d5c:	ldr	x1, [sp, #24]
  448d60:	ldr	x0, [sp, #32]
  448d64:	bl	403b30 <strcmp@plt>
  448d68:	cmp	w0, #0x0
  448d6c:	b.ne	448cd8 <ferror@plt+0x44cc8>  // b.any
  448d70:	ldr	x0, [sp, #24]
  448d74:	ldp	x29, x30, [sp], #48
  448d78:	ret
  448d7c:	stp	x29, x30, [sp, #-96]!
  448d80:	mov	x29, sp
  448d84:	str	x0, [sp, #56]
  448d88:	str	x1, [sp, #48]
  448d8c:	str	x2, [sp, #40]
  448d90:	str	x3, [sp, #32]
  448d94:	str	x4, [sp, #24]
  448d98:	str	wzr, [sp, #68]
  448d9c:	mov	w1, #0x5f                  	// #95
  448da0:	ldr	x0, [sp, #56]
  448da4:	bl	403ca0 <strchr@plt>
  448da8:	str	x0, [sp, #88]
  448dac:	ldr	x0, [sp, #88]
  448db0:	cmp	x0, #0x0
  448db4:	b.eq	448dc0 <ferror@plt+0x44db0>  // b.none
  448db8:	ldr	x0, [sp, #88]
  448dbc:	b	448dc4 <ferror@plt+0x44db4>
  448dc0:	ldr	x0, [sp, #56]
  448dc4:	mov	w1, #0x2e                  	// #46
  448dc8:	bl	403ca0 <strchr@plt>
  448dcc:	str	x0, [sp, #72]
  448dd0:	ldr	x0, [sp, #72]
  448dd4:	cmp	x0, #0x0
  448dd8:	b.ne	448df8 <ferror@plt+0x44de8>  // b.any
  448ddc:	ldr	x0, [sp, #88]
  448de0:	cmp	x0, #0x0
  448de4:	b.eq	448df0 <ferror@plt+0x44de0>  // b.none
  448de8:	ldr	x0, [sp, #88]
  448dec:	b	448dfc <ferror@plt+0x44dec>
  448df0:	ldr	x0, [sp, #56]
  448df4:	b	448dfc <ferror@plt+0x44dec>
  448df8:	ldr	x0, [sp, #72]
  448dfc:	mov	w1, #0x40                  	// #64
  448e00:	bl	403ca0 <strchr@plt>
  448e04:	str	x0, [sp, #80]
  448e08:	ldr	x0, [sp, #80]
  448e0c:	cmp	x0, #0x0
  448e10:	b.eq	448e38 <ferror@plt+0x44e28>  // b.none
  448e14:	ldr	w0, [sp, #68]
  448e18:	orr	w0, w0, #0x4
  448e1c:	str	w0, [sp, #68]
  448e20:	ldr	x0, [sp, #80]
  448e24:	bl	428d58 <ferror@plt+0x24d48>
  448e28:	mov	x1, x0
  448e2c:	ldr	x0, [sp, #24]
  448e30:	str	x1, [x0]
  448e34:	b	448e50 <ferror@plt+0x44e40>
  448e38:	ldr	x0, [sp, #56]
  448e3c:	bl	403530 <strlen@plt>
  448e40:	mov	x1, x0
  448e44:	ldr	x0, [sp, #56]
  448e48:	add	x0, x0, x1
  448e4c:	str	x0, [sp, #80]
  448e50:	ldr	x0, [sp, #72]
  448e54:	cmp	x0, #0x0
  448e58:	b.eq	448e90 <ferror@plt+0x44e80>  // b.none
  448e5c:	ldr	w0, [sp, #68]
  448e60:	orr	w0, w0, #0x1
  448e64:	str	w0, [sp, #68]
  448e68:	ldr	x1, [sp, #80]
  448e6c:	ldr	x0, [sp, #72]
  448e70:	sub	x0, x1, x0
  448e74:	mov	x1, x0
  448e78:	ldr	x0, [sp, #72]
  448e7c:	bl	428e04 <ferror@plt+0x24df4>
  448e80:	mov	x1, x0
  448e84:	ldr	x0, [sp, #32]
  448e88:	str	x1, [x0]
  448e8c:	b	448e98 <ferror@plt+0x44e88>
  448e90:	ldr	x0, [sp, #80]
  448e94:	str	x0, [sp, #72]
  448e98:	ldr	x0, [sp, #88]
  448e9c:	cmp	x0, #0x0
  448ea0:	b.eq	448ed8 <ferror@plt+0x44ec8>  // b.none
  448ea4:	ldr	w0, [sp, #68]
  448ea8:	orr	w0, w0, #0x2
  448eac:	str	w0, [sp, #68]
  448eb0:	ldr	x1, [sp, #72]
  448eb4:	ldr	x0, [sp, #88]
  448eb8:	sub	x0, x1, x0
  448ebc:	mov	x1, x0
  448ec0:	ldr	x0, [sp, #88]
  448ec4:	bl	428e04 <ferror@plt+0x24df4>
  448ec8:	mov	x1, x0
  448ecc:	ldr	x0, [sp, #40]
  448ed0:	str	x1, [x0]
  448ed4:	b	448ee0 <ferror@plt+0x44ed0>
  448ed8:	ldr	x0, [sp, #72]
  448edc:	str	x0, [sp, #88]
  448ee0:	ldr	x1, [sp, #88]
  448ee4:	ldr	x0, [sp, #56]
  448ee8:	sub	x0, x1, x0
  448eec:	mov	x1, x0
  448ef0:	ldr	x0, [sp, #56]
  448ef4:	bl	428e04 <ferror@plt+0x24df4>
  448ef8:	mov	x1, x0
  448efc:	ldr	x0, [sp, #48]
  448f00:	str	x1, [x0]
  448f04:	ldr	w0, [sp, #68]
  448f08:	ldp	x29, x30, [sp], #96
  448f0c:	ret
  448f10:	stp	x29, x30, [sp, #-96]!
  448f14:	mov	x29, sp
  448f18:	str	x0, [sp, #24]
  448f1c:	str	x1, [sp, #16]
  448f20:	str	xzr, [sp, #64]
  448f24:	str	xzr, [sp, #56]
  448f28:	str	xzr, [sp, #48]
  448f2c:	str	xzr, [sp, #40]
  448f30:	ldr	x0, [sp, #16]
  448f34:	cmp	x0, #0x0
  448f38:	b.ne	448f5c <ferror@plt+0x44f4c>  // b.any
  448f3c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448f40:	add	x2, x0, #0x128
  448f44:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448f48:	add	x1, x0, #0x180
  448f4c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448f50:	add	x0, x0, #0x120
  448f54:	bl	41aa2c <ferror@plt+0x16a1c>
  448f58:	b	4490b0 <ferror@plt+0x450a0>
  448f5c:	add	x3, sp, #0x28
  448f60:	add	x2, sp, #0x30
  448f64:	add	x1, sp, #0x38
  448f68:	add	x0, sp, #0x40
  448f6c:	mov	x4, x3
  448f70:	mov	x3, x2
  448f74:	mov	x2, x1
  448f78:	mov	x1, x0
  448f7c:	ldr	x0, [sp, #16]
  448f80:	bl	448d7c <ferror@plt+0x44d6c>
  448f84:	str	w0, [sp, #88]
  448f88:	str	wzr, [sp, #92]
  448f8c:	b	449050 <ferror@plt+0x45040>
  448f90:	ldr	w1, [sp, #88]
  448f94:	ldr	w0, [sp, #92]
  448f98:	sub	w0, w1, w0
  448f9c:	str	w0, [sp, #84]
  448fa0:	ldr	w0, [sp, #88]
  448fa4:	mvn	w1, w0
  448fa8:	ldr	w0, [sp, #84]
  448fac:	and	w0, w1, w0
  448fb0:	cmp	w0, #0x0
  448fb4:	b.ne	449044 <ferror@plt+0x45034>  // b.any
  448fb8:	ldr	x5, [sp, #64]
  448fbc:	ldr	w0, [sp, #84]
  448fc0:	and	w0, w0, #0x2
  448fc4:	cmp	w0, #0x0
  448fc8:	b.eq	448fd4 <ferror@plt+0x44fc4>  // b.none
  448fcc:	ldr	x0, [sp, #56]
  448fd0:	b	448fdc <ferror@plt+0x44fcc>
  448fd4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  448fd8:	add	x0, x0, #0x138
  448fdc:	ldr	w1, [sp, #84]
  448fe0:	and	w1, w1, #0x1
  448fe4:	cmp	w1, #0x0
  448fe8:	b.eq	448ff4 <ferror@plt+0x44fe4>  // b.none
  448fec:	ldr	x1, [sp, #48]
  448ff0:	b	448ffc <ferror@plt+0x44fec>
  448ff4:	adrp	x1, 491000 <ferror@plt+0x8cff0>
  448ff8:	add	x1, x1, #0x138
  448ffc:	ldr	w2, [sp, #84]
  449000:	and	w2, w2, #0x4
  449004:	cmp	w2, #0x0
  449008:	b.eq	449014 <ferror@plt+0x45004>  // b.none
  44900c:	ldr	x2, [sp, #40]
  449010:	b	44901c <ferror@plt+0x4500c>
  449014:	adrp	x2, 491000 <ferror@plt+0x8cff0>
  449018:	add	x2, x2, #0x138
  44901c:	mov	x4, #0x0                   	// #0
  449020:	mov	x3, x2
  449024:	mov	x2, x1
  449028:	mov	x1, x0
  44902c:	mov	x0, x5
  449030:	bl	42903c <ferror@plt+0x2502c>
  449034:	str	x0, [sp, #72]
  449038:	ldr	x1, [sp, #72]
  44903c:	ldr	x0, [sp, #24]
  449040:	bl	447860 <ferror@plt+0x43850>
  449044:	ldr	w0, [sp, #92]
  449048:	add	w0, w0, #0x1
  44904c:	str	w0, [sp, #92]
  449050:	ldr	w1, [sp, #92]
  449054:	ldr	w0, [sp, #88]
  449058:	cmp	w1, w0
  44905c:	b.ls	448f90 <ferror@plt+0x44f80>  // b.plast
  449060:	ldr	x0, [sp, #64]
  449064:	bl	4185e0 <ferror@plt+0x145d0>
  449068:	ldr	w0, [sp, #88]
  44906c:	and	w0, w0, #0x1
  449070:	cmp	w0, #0x0
  449074:	b.eq	449080 <ferror@plt+0x45070>  // b.none
  449078:	ldr	x0, [sp, #48]
  44907c:	bl	4185e0 <ferror@plt+0x145d0>
  449080:	ldr	w0, [sp, #88]
  449084:	and	w0, w0, #0x2
  449088:	cmp	w0, #0x0
  44908c:	b.eq	449098 <ferror@plt+0x45088>  // b.none
  449090:	ldr	x0, [sp, #56]
  449094:	bl	4185e0 <ferror@plt+0x145d0>
  449098:	ldr	w0, [sp, #88]
  44909c:	and	w0, w0, #0x4
  4490a0:	cmp	w0, #0x0
  4490a4:	b.eq	4490b0 <ferror@plt+0x450a0>  // b.none
  4490a8:	ldr	x0, [sp, #40]
  4490ac:	bl	4185e0 <ferror@plt+0x145d0>
  4490b0:	ldp	x29, x30, [sp], #96
  4490b4:	ret
  4490b8:	stp	x29, x30, [sp, #-48]!
  4490bc:	mov	x29, sp
  4490c0:	str	x0, [sp, #24]
  4490c4:	ldr	x0, [sp, #24]
  4490c8:	cmp	x0, #0x0
  4490cc:	b.ne	4490f4 <ferror@plt+0x450e4>  // b.any
  4490d0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4490d4:	add	x2, x0, #0x128
  4490d8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4490dc:	add	x1, x0, #0x198
  4490e0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4490e4:	add	x0, x0, #0x120
  4490e8:	bl	41aa2c <ferror@plt+0x16a1c>
  4490ec:	mov	x0, #0x0                   	// #0
  4490f0:	b	449128 <ferror@plt+0x45118>
  4490f4:	mov	w0, #0x8                   	// #8
  4490f8:	bl	446c50 <ferror@plt+0x42c40>
  4490fc:	str	x0, [sp, #40]
  449100:	ldr	x1, [sp, #24]
  449104:	ldr	x0, [sp, #40]
  449108:	bl	448f10 <ferror@plt+0x44f00>
  44910c:	mov	x1, #0x0                   	// #0
  449110:	ldr	x0, [sp, #40]
  449114:	bl	447860 <ferror@plt+0x43850>
  449118:	mov	w1, #0x0                   	// #0
  44911c:	ldr	x0, [sp, #40]
  449120:	bl	446e64 <ferror@plt+0x42e54>
  449124:	nop
  449128:	ldp	x29, x30, [sp], #48
  44912c:	ret
  449130:	stp	x29, x30, [sp, #-48]!
  449134:	mov	x29, sp
  449138:	str	x0, [sp, #24]
  44913c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449140:	add	x0, x0, #0x140
  449144:	bl	40b8cc <ferror@plt+0x78bc>
  449148:	str	x0, [sp, #40]
  44914c:	ldr	x0, [sp, #40]
  449150:	cmp	x0, #0x0
  449154:	b.eq	449170 <ferror@plt+0x45160>  // b.none
  449158:	ldr	x0, [sp, #40]
  44915c:	ldrb	w0, [x0]
  449160:	cmp	w0, #0x0
  449164:	b.eq	449170 <ferror@plt+0x45160>  // b.none
  449168:	ldr	x0, [sp, #40]
  44916c:	b	44920c <ferror@plt+0x451fc>
  449170:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449174:	add	x0, x0, #0x150
  449178:	bl	40b8cc <ferror@plt+0x78bc>
  44917c:	str	x0, [sp, #40]
  449180:	ldr	x0, [sp, #40]
  449184:	cmp	x0, #0x0
  449188:	b.eq	4491a4 <ferror@plt+0x45194>  // b.none
  44918c:	ldr	x0, [sp, #40]
  449190:	ldrb	w0, [x0]
  449194:	cmp	w0, #0x0
  449198:	b.eq	4491a4 <ferror@plt+0x45194>  // b.none
  44919c:	ldr	x0, [sp, #40]
  4491a0:	b	44920c <ferror@plt+0x451fc>
  4491a4:	ldr	x0, [sp, #24]
  4491a8:	bl	40b8cc <ferror@plt+0x78bc>
  4491ac:	str	x0, [sp, #40]
  4491b0:	ldr	x0, [sp, #40]
  4491b4:	cmp	x0, #0x0
  4491b8:	b.eq	4491d4 <ferror@plt+0x451c4>  // b.none
  4491bc:	ldr	x0, [sp, #40]
  4491c0:	ldrb	w0, [x0]
  4491c4:	cmp	w0, #0x0
  4491c8:	b.eq	4491d4 <ferror@plt+0x451c4>  // b.none
  4491cc:	ldr	x0, [sp, #40]
  4491d0:	b	44920c <ferror@plt+0x451fc>
  4491d4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4491d8:	add	x0, x0, #0x158
  4491dc:	bl	40b8cc <ferror@plt+0x78bc>
  4491e0:	str	x0, [sp, #40]
  4491e4:	ldr	x0, [sp, #40]
  4491e8:	cmp	x0, #0x0
  4491ec:	b.eq	449208 <ferror@plt+0x451f8>  // b.none
  4491f0:	ldr	x0, [sp, #40]
  4491f4:	ldrb	w0, [x0]
  4491f8:	cmp	w0, #0x0
  4491fc:	b.eq	449208 <ferror@plt+0x451f8>  // b.none
  449200:	ldr	x0, [sp, #40]
  449204:	b	44920c <ferror@plt+0x451fc>
  449208:	mov	x0, #0x0                   	// #0
  44920c:	ldp	x29, x30, [sp], #48
  449210:	ret
  449214:	stp	x29, x30, [sp, #-48]!
  449218:	mov	x29, sp
  44921c:	str	x0, [sp, #24]
  449220:	ldr	x0, [sp, #24]
  449224:	str	x0, [sp, #40]
  449228:	ldr	x0, [sp, #40]
  44922c:	ldr	x0, [x0]
  449230:	bl	4185e0 <ferror@plt+0x145d0>
  449234:	ldr	x0, [sp, #40]
  449238:	ldr	x0, [x0, #8]
  44923c:	bl	42af6c <ferror@plt+0x26f5c>
  449240:	ldr	x0, [sp, #40]
  449244:	bl	4185e0 <ferror@plt+0x145d0>
  449248:	nop
  44924c:	ldp	x29, x30, [sp], #48
  449250:	ret
  449254:	stp	x29, x30, [sp, #-64]!
  449258:	mov	x29, sp
  44925c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  449260:	add	x0, x0, #0x8f0
  449264:	bl	442184 <ferror@plt+0x3e174>
  449268:	str	x0, [sp, #56]
  44926c:	ldr	x0, [sp, #56]
  449270:	cmp	x0, #0x0
  449274:	b.ne	449298 <ferror@plt+0x45288>  // b.any
  449278:	mov	x1, #0x10                  	// #16
  44927c:	mov	x0, #0x1                   	// #1
  449280:	bl	418820 <ferror@plt+0x14810>
  449284:	str	x0, [sp, #56]
  449288:	ldr	x1, [sp, #56]
  44928c:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  449290:	add	x0, x0, #0x8f0
  449294:	bl	4421a8 <ferror@plt+0x3e198>
  449298:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44929c:	add	x0, x0, #0x160
  4492a0:	bl	449130 <ferror@plt+0x45120>
  4492a4:	str	x0, [sp, #48]
  4492a8:	ldr	x0, [sp, #48]
  4492ac:	cmp	x0, #0x0
  4492b0:	b.ne	4492c0 <ferror@plt+0x452b0>  // b.any
  4492b4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4492b8:	add	x0, x0, #0x170
  4492bc:	str	x0, [sp, #48]
  4492c0:	ldr	x0, [sp, #56]
  4492c4:	ldr	x0, [x0]
  4492c8:	cmp	x0, #0x0
  4492cc:	b.eq	4492e8 <ferror@plt+0x452d8>  // b.none
  4492d0:	ldr	x0, [sp, #56]
  4492d4:	ldr	x0, [x0]
  4492d8:	ldr	x1, [sp, #48]
  4492dc:	bl	403b30 <strcmp@plt>
  4492e0:	cmp	w0, #0x0
  4492e4:	b.eq	4493bc <ferror@plt+0x453ac>  // b.none
  4492e8:	ldr	x0, [sp, #56]
  4492ec:	ldr	x0, [x0]
  4492f0:	bl	4185e0 <ferror@plt+0x145d0>
  4492f4:	ldr	x0, [sp, #56]
  4492f8:	ldr	x0, [x0, #8]
  4492fc:	bl	42af6c <ferror@plt+0x26f5c>
  449300:	ldr	x0, [sp, #48]
  449304:	bl	428d58 <ferror@plt+0x24d48>
  449308:	mov	x1, x0
  44930c:	ldr	x0, [sp, #56]
  449310:	str	x1, [x0]
  449314:	mov	w0, #0x8                   	// #8
  449318:	bl	446c50 <ferror@plt+0x42c40>
  44931c:	str	x0, [sp, #32]
  449320:	mov	w2, #0x0                   	// #0
  449324:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449328:	add	x1, x0, #0x178
  44932c:	ldr	x0, [sp, #48]
  449330:	bl	42aaa4 <ferror@plt+0x26a94>
  449334:	str	x0, [sp, #24]
  449338:	ldr	x0, [sp, #24]
  44933c:	str	x0, [sp, #40]
  449340:	b	449368 <ferror@plt+0x45358>
  449344:	ldr	x0, [sp, #40]
  449348:	ldr	x0, [x0]
  44934c:	bl	448ca4 <ferror@plt+0x44c94>
  449350:	mov	x1, x0
  449354:	ldr	x0, [sp, #32]
  449358:	bl	448f10 <ferror@plt+0x44f00>
  44935c:	ldr	x0, [sp, #40]
  449360:	add	x0, x0, #0x8
  449364:	str	x0, [sp, #40]
  449368:	ldr	x0, [sp, #40]
  44936c:	ldr	x0, [x0]
  449370:	cmp	x0, #0x0
  449374:	b.ne	449344 <ferror@plt+0x45334>  // b.any
  449378:	ldr	x0, [sp, #24]
  44937c:	bl	42af6c <ferror@plt+0x26f5c>
  449380:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449384:	add	x0, x0, #0x170
  449388:	bl	428d58 <ferror@plt+0x24d48>
  44938c:	mov	x1, x0
  449390:	ldr	x0, [sp, #32]
  449394:	bl	447860 <ferror@plt+0x43850>
  449398:	mov	x1, #0x0                   	// #0
  44939c:	ldr	x0, [sp, #32]
  4493a0:	bl	447860 <ferror@plt+0x43850>
  4493a4:	mov	w1, #0x0                   	// #0
  4493a8:	ldr	x0, [sp, #32]
  4493ac:	bl	446e64 <ferror@plt+0x42e54>
  4493b0:	mov	x1, x0
  4493b4:	ldr	x0, [sp, #56]
  4493b8:	str	x1, [x0, #8]
  4493bc:	ldr	x0, [sp, #56]
  4493c0:	ldr	x0, [x0, #8]
  4493c4:	ldp	x29, x30, [sp], #64
  4493c8:	ret
  4493cc:	stp	x29, x30, [sp, #-16]!
  4493d0:	mov	x29, sp
  4493d4:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4493d8:	add	x0, x0, #0x34
  4493dc:	ldr	w0, [x0]
  4493e0:	cmp	w0, #0x0
  4493e4:	b.ne	449404 <ferror@plt+0x453f4>  // b.any
  4493e8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4493ec:	add	x0, x0, #0x1b0
  4493f0:	bl	42132c <ferror@plt+0x1d31c>
  4493f4:	mov	w1, w0
  4493f8:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4493fc:	add	x0, x0, #0x34
  449400:	str	w1, [x0]
  449404:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  449408:	add	x0, x0, #0x34
  44940c:	ldr	w0, [x0]
  449410:	ldp	x29, x30, [sp], #16
  449414:	ret
  449418:	stp	x29, x30, [sp, #-48]!
  44941c:	mov	x29, sp
  449420:	str	x0, [sp, #40]
  449424:	str	x1, [sp, #32]
  449428:	str	x2, [sp, #24]
  44942c:	ldr	x1, [sp, #32]
  449430:	ldr	x0, [sp, #40]
  449434:	bl	403d80 <iconv_open@plt>
  449438:	mov	x1, x0
  44943c:	ldr	x0, [sp, #24]
  449440:	str	x1, [x0]
  449444:	ldr	x0, [sp, #24]
  449448:	ldr	x0, [x0]
  44944c:	cmn	x0, #0x1
  449450:	b.ne	44946c <ferror@plt+0x4545c>  // b.any
  449454:	bl	403ef0 <__errno_location@plt>
  449458:	ldr	w0, [x0]
  44945c:	cmp	w0, #0x16
  449460:	b.ne	44946c <ferror@plt+0x4545c>  // b.any
  449464:	mov	w0, #0x0                   	// #0
  449468:	b	449470 <ferror@plt+0x45460>
  44946c:	mov	w0, #0x1                   	// #1
  449470:	ldp	x29, x30, [sp], #48
  449474:	ret
  449478:	stp	x29, x30, [sp, #-64]!
  44947c:	mov	x29, sp
  449480:	str	x0, [sp, #40]
  449484:	str	x1, [sp, #32]
  449488:	str	x2, [sp, #24]
  44948c:	ldr	x0, [sp, #40]
  449490:	cmp	x0, #0x0
  449494:	b.eq	4494e4 <ferror@plt+0x454d4>  // b.none
  449498:	ldr	x0, [sp, #40]
  44949c:	str	x0, [sp, #56]
  4494a0:	b	4494d4 <ferror@plt+0x454c4>
  4494a4:	ldr	x0, [sp, #56]
  4494a8:	ldr	x0, [x0]
  4494ac:	ldr	x2, [sp, #24]
  4494b0:	ldr	x1, [sp, #32]
  4494b4:	bl	449418 <ferror@plt+0x45408>
  4494b8:	cmp	w0, #0x0
  4494bc:	b.eq	4494c8 <ferror@plt+0x454b8>  // b.none
  4494c0:	mov	w0, #0x1                   	// #1
  4494c4:	b	4494e8 <ferror@plt+0x454d8>
  4494c8:	ldr	x0, [sp, #56]
  4494cc:	add	x0, x0, #0x8
  4494d0:	str	x0, [sp, #56]
  4494d4:	ldr	x0, [sp, #56]
  4494d8:	ldr	x0, [x0]
  4494dc:	cmp	x0, #0x0
  4494e0:	b.ne	4494a4 <ferror@plt+0x45494>  // b.any
  4494e4:	mov	w0, #0x0                   	// #0
  4494e8:	ldp	x29, x30, [sp], #64
  4494ec:	ret
  4494f0:	stp	x29, x30, [sp, #-64]!
  4494f4:	mov	x29, sp
  4494f8:	str	x0, [sp, #24]
  4494fc:	str	x1, [sp, #16]
  449500:	add	x0, sp, #0x20
  449504:	mov	x2, x0
  449508:	ldr	x1, [sp, #16]
  44950c:	ldr	x0, [sp, #24]
  449510:	bl	449418 <ferror@plt+0x45408>
  449514:	cmp	w0, #0x0
  449518:	b.ne	4495c8 <ferror@plt+0x455b8>  // b.any
  44951c:	ldr	x0, [sp, #24]
  449520:	bl	4487c0 <ferror@plt+0x447b0>
  449524:	str	x0, [sp, #48]
  449528:	ldr	x0, [sp, #16]
  44952c:	bl	4487c0 <ferror@plt+0x447b0>
  449530:	str	x0, [sp, #40]
  449534:	ldr	x0, [sp, #40]
  449538:	cmp	x0, #0x0
  44953c:	b.eq	4495b0 <ferror@plt+0x455a0>  // b.none
  449540:	ldr	x0, [sp, #40]
  449544:	str	x0, [sp, #56]
  449548:	b	4495a0 <ferror@plt+0x45590>
  44954c:	ldr	x0, [sp, #56]
  449550:	ldr	x0, [x0]
  449554:	add	x1, sp, #0x20
  449558:	mov	x2, x1
  44955c:	mov	x1, x0
  449560:	ldr	x0, [sp, #24]
  449564:	bl	449418 <ferror@plt+0x45408>
  449568:	cmp	w0, #0x0
  44956c:	b.ne	4495d0 <ferror@plt+0x455c0>  // b.any
  449570:	ldr	x0, [sp, #56]
  449574:	ldr	x0, [x0]
  449578:	add	x1, sp, #0x20
  44957c:	mov	x2, x1
  449580:	mov	x1, x0
  449584:	ldr	x0, [sp, #48]
  449588:	bl	449478 <ferror@plt+0x45468>
  44958c:	cmp	w0, #0x0
  449590:	b.ne	4495d8 <ferror@plt+0x455c8>  // b.any
  449594:	ldr	x0, [sp, #56]
  449598:	add	x0, x0, #0x8
  44959c:	str	x0, [sp, #56]
  4495a0:	ldr	x0, [sp, #56]
  4495a4:	ldr	x0, [x0]
  4495a8:	cmp	x0, #0x0
  4495ac:	b.ne	44954c <ferror@plt+0x4553c>  // b.any
  4495b0:	add	x0, sp, #0x20
  4495b4:	mov	x2, x0
  4495b8:	ldr	x1, [sp, #16]
  4495bc:	ldr	x0, [sp, #48]
  4495c0:	bl	449478 <ferror@plt+0x45468>
  4495c4:	cmp	w0, #0x0
  4495c8:	nop
  4495cc:	b	4495dc <ferror@plt+0x455cc>
  4495d0:	nop
  4495d4:	b	4495dc <ferror@plt+0x455cc>
  4495d8:	nop
  4495dc:	ldr	x0, [sp, #32]
  4495e0:	ldp	x29, x30, [sp], #64
  4495e4:	ret
  4495e8:	stp	x29, x30, [sp, #-80]!
  4495ec:	mov	x29, sp
  4495f0:	str	x0, [sp, #56]
  4495f4:	str	x1, [sp, #48]
  4495f8:	str	x2, [sp, #40]
  4495fc:	str	x3, [sp, #32]
  449600:	str	x4, [sp, #24]
  449604:	ldr	x0, [sp, #56]
  449608:	str	x0, [sp, #72]
  44960c:	ldr	x4, [sp, #24]
  449610:	ldr	x3, [sp, #32]
  449614:	ldr	x2, [sp, #40]
  449618:	ldr	x1, [sp, #48]
  44961c:	ldr	x0, [sp, #72]
  449620:	bl	403b50 <iconv@plt>
  449624:	ldp	x29, x30, [sp], #80
  449628:	ret
  44962c:	stp	x29, x30, [sp, #-48]!
  449630:	mov	x29, sp
  449634:	str	x0, [sp, #24]
  449638:	ldr	x0, [sp, #24]
  44963c:	str	x0, [sp, #40]
  449640:	ldr	x0, [sp, #40]
  449644:	bl	4035c0 <iconv_close@plt>
  449648:	ldp	x29, x30, [sp], #48
  44964c:	ret
  449650:	stp	x29, x30, [sp, #-64]!
  449654:	mov	x29, sp
  449658:	str	x0, [sp, #40]
  44965c:	str	x1, [sp, #32]
  449660:	str	x2, [sp, #24]
  449664:	ldr	x1, [sp, #32]
  449668:	ldr	x0, [sp, #40]
  44966c:	bl	4494f0 <ferror@plt+0x454e0>
  449670:	str	x0, [sp, #56]
  449674:	ldr	x0, [sp, #56]
  449678:	cmn	x0, #0x1
  44967c:	b.ne	4496e8 <ferror@plt+0x456d8>  // b.any
  449680:	ldr	x0, [sp, #24]
  449684:	cmp	x0, #0x0
  449688:	b.eq	4496e8 <ferror@plt+0x456d8>  // b.none
  44968c:	bl	403ef0 <__errno_location@plt>
  449690:	ldr	w0, [x0]
  449694:	cmp	w0, #0x16
  449698:	b.ne	4496c4 <ferror@plt+0x456b4>  // b.any
  44969c:	bl	4493cc <ferror@plt+0x453bc>
  4496a0:	mov	w1, w0
  4496a4:	ldr	x5, [sp, #40]
  4496a8:	ldr	x4, [sp, #32]
  4496ac:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4496b0:	add	x3, x0, #0x1c0
  4496b4:	mov	w2, #0x0                   	// #0
  4496b8:	ldr	x0, [sp, #24]
  4496bc:	bl	40bfd4 <ferror@plt+0x7fc4>
  4496c0:	b	4496e8 <ferror@plt+0x456d8>
  4496c4:	bl	4493cc <ferror@plt+0x453bc>
  4496c8:	mov	w1, w0
  4496cc:	ldr	x5, [sp, #40]
  4496d0:	ldr	x4, [sp, #32]
  4496d4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4496d8:	add	x3, x0, #0x200
  4496dc:	mov	w2, #0x2                   	// #2
  4496e0:	ldr	x0, [sp, #24]
  4496e4:	bl	40bfd4 <ferror@plt+0x7fc4>
  4496e8:	ldr	x0, [sp, #56]
  4496ec:	ldp	x29, x30, [sp], #64
  4496f0:	ret
  4496f4:	stp	x29, x30, [sp, #-32]!
  4496f8:	mov	x29, sp
  4496fc:	str	x0, [sp, #24]
  449700:	ldr	x0, [sp, #24]
  449704:	cmn	x0, #0x1
  449708:	b.ne	449714 <ferror@plt+0x45704>  // b.any
  44970c:	mov	w0, #0x0                   	// #0
  449710:	b	44971c <ferror@plt+0x4570c>
  449714:	ldr	x0, [sp, #24]
  449718:	bl	44962c <ferror@plt+0x4561c>
  44971c:	ldp	x29, x30, [sp], #32
  449720:	ret
  449724:	stp	x29, x30, [sp, #-176]!
  449728:	mov	x29, sp
  44972c:	str	x19, [sp, #16]
  449730:	str	x0, [sp, #72]
  449734:	str	x1, [sp, #64]
  449738:	str	x2, [sp, #56]
  44973c:	str	x3, [sp, #48]
  449740:	str	x4, [sp, #40]
  449744:	str	x5, [sp, #32]
  449748:	str	wzr, [sp, #148]
  44974c:	str	wzr, [sp, #144]
  449750:	str	wzr, [sp, #140]
  449754:	ldr	x0, [sp, #56]
  449758:	cmn	x0, #0x1
  44975c:	b.ne	449784 <ferror@plt+0x45774>  // b.any
  449760:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449764:	add	x2, x0, #0x230
  449768:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44976c:	add	x1, x0, #0x640
  449770:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449774:	add	x0, x0, #0x250
  449778:	bl	41aa2c <ferror@plt+0x16a1c>
  44977c:	mov	x0, #0x0                   	// #0
  449780:	b	449a44 <ferror@plt+0x45a34>
  449784:	ldr	x0, [sp, #64]
  449788:	cmp	x0, #0x0
  44978c:	b.ge	44979c <ferror@plt+0x4578c>  // b.tcont
  449790:	ldr	x0, [sp, #72]
  449794:	bl	403530 <strlen@plt>
  449798:	str	x0, [sp, #64]
  44979c:	ldr	x0, [sp, #72]
  4497a0:	str	x0, [sp, #104]
  4497a4:	ldr	x0, [sp, #64]
  4497a8:	str	x0, [sp, #96]
  4497ac:	ldr	x0, [sp, #64]
  4497b0:	add	x0, x0, #0x4
  4497b4:	str	x0, [sp, #152]
  4497b8:	ldr	x0, [sp, #152]
  4497bc:	sub	x0, x0, #0x4
  4497c0:	str	x0, [sp, #88]
  4497c4:	ldr	x0, [sp, #152]
  4497c8:	bl	41844c <ferror@plt+0x1443c>
  4497cc:	str	x0, [sp, #168]
  4497d0:	ldr	x0, [sp, #168]
  4497d4:	str	x0, [sp, #112]
  4497d8:	b	449968 <ferror@plt+0x45958>
  4497dc:	ldr	w0, [sp, #140]
  4497e0:	cmp	w0, #0x0
  4497e4:	b.eq	449814 <ferror@plt+0x45804>  // b.none
  4497e8:	add	x2, sp, #0x58
  4497ec:	add	x1, sp, #0x70
  4497f0:	add	x0, sp, #0x60
  4497f4:	mov	x4, x2
  4497f8:	mov	x3, x1
  4497fc:	mov	x2, x0
  449800:	mov	x1, #0x0                   	// #0
  449804:	ldr	x0, [sp, #56]
  449808:	bl	4495e8 <ferror@plt+0x455d8>
  44980c:	str	x0, [sp, #160]
  449810:	b	449840 <ferror@plt+0x45830>
  449814:	add	x3, sp, #0x58
  449818:	add	x2, sp, #0x70
  44981c:	add	x1, sp, #0x60
  449820:	add	x0, sp, #0x68
  449824:	mov	x4, x3
  449828:	mov	x3, x2
  44982c:	mov	x2, x1
  449830:	mov	x1, x0
  449834:	ldr	x0, [sp, #56]
  449838:	bl	4495e8 <ferror@plt+0x455d8>
  44983c:	str	x0, [sp, #160]
  449840:	ldr	x0, [sp, #160]
  449844:	cmn	x0, #0x1
  449848:	b.ne	449944 <ferror@plt+0x45934>  // b.any
  44984c:	bl	403ef0 <__errno_location@plt>
  449850:	ldr	w0, [x0]
  449854:	cmp	w0, #0x54
  449858:	b.eq	4498d4 <ferror@plt+0x458c4>  // b.none
  44985c:	cmp	w0, #0x54
  449860:	b.gt	4498fc <ferror@plt+0x458ec>
  449864:	cmp	w0, #0x7
  449868:	b.eq	449880 <ferror@plt+0x45870>  // b.none
  44986c:	cmp	w0, #0x16
  449870:	b.ne	4498fc <ferror@plt+0x458ec>  // b.any
  449874:	mov	w0, #0x1                   	// #1
  449878:	str	w0, [sp, #144]
  44987c:	b	449968 <ferror@plt+0x45958>
  449880:	ldr	x1, [sp, #112]
  449884:	ldr	x0, [sp, #168]
  449888:	sub	x0, x1, x0
  44988c:	str	x0, [sp, #128]
  449890:	ldr	x0, [sp, #152]
  449894:	lsl	x0, x0, #1
  449898:	str	x0, [sp, #152]
  44989c:	ldr	x1, [sp, #152]
  4498a0:	ldr	x0, [sp, #168]
  4498a4:	bl	418540 <ferror@plt+0x14530>
  4498a8:	str	x0, [sp, #168]
  4498ac:	ldr	x1, [sp, #168]
  4498b0:	ldr	x0, [sp, #128]
  4498b4:	add	x0, x1, x0
  4498b8:	str	x0, [sp, #112]
  4498bc:	ldr	x1, [sp, #152]
  4498c0:	ldr	x0, [sp, #128]
  4498c4:	sub	x0, x1, x0
  4498c8:	sub	x0, x0, #0x4
  4498cc:	str	x0, [sp, #88]
  4498d0:	b	449968 <ferror@plt+0x45958>
  4498d4:	bl	4493cc <ferror@plt+0x453bc>
  4498d8:	mov	w1, w0
  4498dc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4498e0:	add	x3, x0, #0x258
  4498e4:	mov	w2, #0x1                   	// #1
  4498e8:	ldr	x0, [sp, #32]
  4498ec:	bl	40c0d8 <ferror@plt+0x80c8>
  4498f0:	mov	w0, #0x1                   	// #1
  4498f4:	str	w0, [sp, #148]
  4498f8:	b	449968 <ferror@plt+0x45958>
  4498fc:	bl	403ef0 <__errno_location@plt>
  449900:	ldr	w0, [x0]
  449904:	str	w0, [sp, #124]
  449908:	bl	4493cc <ferror@plt+0x453bc>
  44990c:	mov	w19, w0
  449910:	ldr	w0, [sp, #124]
  449914:	bl	42953c <ferror@plt+0x2552c>
  449918:	mov	x4, x0
  44991c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449920:	add	x3, x0, #0x288
  449924:	mov	w2, #0x2                   	// #2
  449928:	mov	w1, w19
  44992c:	ldr	x0, [sp, #32]
  449930:	bl	40bfd4 <ferror@plt+0x7fc4>
  449934:	mov	w0, #0x1                   	// #1
  449938:	str	w0, [sp, #148]
  44993c:	nop
  449940:	b	449968 <ferror@plt+0x45958>
  449944:	ldr	w0, [sp, #140]
  449948:	cmp	w0, #0x0
  44994c:	b.ne	449960 <ferror@plt+0x45950>  // b.any
  449950:	mov	w0, #0x1                   	// #1
  449954:	str	w0, [sp, #140]
  449958:	str	xzr, [sp, #96]
  44995c:	b	449968 <ferror@plt+0x45958>
  449960:	mov	w0, #0x1                   	// #1
  449964:	str	w0, [sp, #144]
  449968:	ldr	w0, [sp, #144]
  44996c:	cmp	w0, #0x0
  449970:	b.ne	449980 <ferror@plt+0x45970>  // b.any
  449974:	ldr	w0, [sp, #148]
  449978:	cmp	w0, #0x0
  44997c:	b.eq	4497dc <ferror@plt+0x457cc>  // b.none
  449980:	ldr	x0, [sp, #112]
  449984:	mov	x2, #0x4                   	// #4
  449988:	mov	w1, #0x0                   	// #0
  44998c:	bl	4038e0 <memset@plt>
  449990:	ldr	x0, [sp, #48]
  449994:	cmp	x0, #0x0
  449998:	b.eq	4499b8 <ferror@plt+0x459a8>  // b.none
  44999c:	ldr	x1, [sp, #104]
  4499a0:	ldr	x0, [sp, #72]
  4499a4:	sub	x0, x1, x0
  4499a8:	mov	x1, x0
  4499ac:	ldr	x0, [sp, #48]
  4499b0:	str	x1, [x0]
  4499b4:	b	449a00 <ferror@plt+0x459f0>
  4499b8:	ldr	x1, [sp, #104]
  4499bc:	ldr	x0, [sp, #72]
  4499c0:	sub	x0, x1, x0
  4499c4:	ldr	x1, [sp, #64]
  4499c8:	cmp	x1, x0
  4499cc:	b.eq	449a00 <ferror@plt+0x459f0>  // b.none
  4499d0:	ldr	w0, [sp, #148]
  4499d4:	cmp	w0, #0x0
  4499d8:	b.ne	449a00 <ferror@plt+0x459f0>  // b.any
  4499dc:	bl	4493cc <ferror@plt+0x453bc>
  4499e0:	mov	w1, w0
  4499e4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4499e8:	add	x3, x0, #0x2a8
  4499ec:	mov	w2, #0x3                   	// #3
  4499f0:	ldr	x0, [sp, #32]
  4499f4:	bl	40c0d8 <ferror@plt+0x80c8>
  4499f8:	mov	w0, #0x1                   	// #1
  4499fc:	str	w0, [sp, #148]
  449a00:	ldr	x0, [sp, #40]
  449a04:	cmp	x0, #0x0
  449a08:	b.eq	449a24 <ferror@plt+0x45a14>  // b.none
  449a0c:	ldr	x1, [sp, #112]
  449a10:	ldr	x0, [sp, #168]
  449a14:	sub	x0, x1, x0
  449a18:	mov	x1, x0
  449a1c:	ldr	x0, [sp, #40]
  449a20:	str	x1, [x0]
  449a24:	ldr	w0, [sp, #148]
  449a28:	cmp	w0, #0x0
  449a2c:	b.eq	449a40 <ferror@plt+0x45a30>  // b.none
  449a30:	ldr	x0, [sp, #168]
  449a34:	bl	4185e0 <ferror@plt+0x145d0>
  449a38:	mov	x0, #0x0                   	// #0
  449a3c:	b	449a44 <ferror@plt+0x45a34>
  449a40:	ldr	x0, [sp, #168]
  449a44:	ldr	x19, [sp, #16]
  449a48:	ldp	x29, x30, [sp], #176
  449a4c:	ret
  449a50:	stp	x29, x30, [sp, #-96]!
  449a54:	mov	x29, sp
  449a58:	str	x0, [sp, #72]
  449a5c:	str	x1, [sp, #64]
  449a60:	str	x2, [sp, #56]
  449a64:	str	x3, [sp, #48]
  449a68:	str	x4, [sp, #40]
  449a6c:	str	x5, [sp, #32]
  449a70:	str	x6, [sp, #24]
  449a74:	ldr	x0, [sp, #72]
  449a78:	cmp	x0, #0x0
  449a7c:	b.ne	449aa4 <ferror@plt+0x45a94>  // b.any
  449a80:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449a84:	add	x2, x0, #0x2d8
  449a88:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449a8c:	add	x1, x0, #0x658
  449a90:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449a94:	add	x0, x0, #0x250
  449a98:	bl	41aa2c <ferror@plt+0x16a1c>
  449a9c:	mov	x0, #0x0                   	// #0
  449aa0:	b	449b80 <ferror@plt+0x45b70>
  449aa4:	ldr	x0, [sp, #56]
  449aa8:	cmp	x0, #0x0
  449aac:	b.ne	449ad4 <ferror@plt+0x45ac4>  // b.any
  449ab0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449ab4:	add	x2, x0, #0x2e8
  449ab8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449abc:	add	x1, x0, #0x658
  449ac0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449ac4:	add	x0, x0, #0x250
  449ac8:	bl	41aa2c <ferror@plt+0x16a1c>
  449acc:	mov	x0, #0x0                   	// #0
  449ad0:	b	449b80 <ferror@plt+0x45b70>
  449ad4:	ldr	x0, [sp, #48]
  449ad8:	cmp	x0, #0x0
  449adc:	b.ne	449b04 <ferror@plt+0x45af4>  // b.any
  449ae0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449ae4:	add	x2, x0, #0x300
  449ae8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449aec:	add	x1, x0, #0x658
  449af0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449af4:	add	x0, x0, #0x250
  449af8:	bl	41aa2c <ferror@plt+0x16a1c>
  449afc:	mov	x0, #0x0                   	// #0
  449b00:	b	449b80 <ferror@plt+0x45b70>
  449b04:	ldr	x2, [sp, #24]
  449b08:	ldr	x1, [sp, #48]
  449b0c:	ldr	x0, [sp, #56]
  449b10:	bl	449650 <ferror@plt+0x45640>
  449b14:	str	x0, [sp, #88]
  449b18:	ldr	x0, [sp, #88]
  449b1c:	cmn	x0, #0x1
  449b20:	b.ne	449b54 <ferror@plt+0x45b44>  // b.any
  449b24:	ldr	x0, [sp, #40]
  449b28:	cmp	x0, #0x0
  449b2c:	b.eq	449b38 <ferror@plt+0x45b28>  // b.none
  449b30:	ldr	x0, [sp, #40]
  449b34:	str	xzr, [x0]
  449b38:	ldr	x0, [sp, #32]
  449b3c:	cmp	x0, #0x0
  449b40:	b.eq	449b4c <ferror@plt+0x45b3c>  // b.none
  449b44:	ldr	x0, [sp, #32]
  449b48:	str	xzr, [x0]
  449b4c:	mov	x0, #0x0                   	// #0
  449b50:	b	449b80 <ferror@plt+0x45b70>
  449b54:	ldr	x5, [sp, #24]
  449b58:	ldr	x4, [sp, #32]
  449b5c:	ldr	x3, [sp, #40]
  449b60:	ldr	x2, [sp, #88]
  449b64:	ldr	x1, [sp, #64]
  449b68:	ldr	x0, [sp, #72]
  449b6c:	bl	449724 <ferror@plt+0x45714>
  449b70:	str	x0, [sp, #80]
  449b74:	ldr	x0, [sp, #88]
  449b78:	bl	4496f4 <ferror@plt+0x456e4>
  449b7c:	ldr	x0, [sp, #80]
  449b80:	ldp	x29, x30, [sp], #96
  449b84:	ret
  449b88:	stp	x29, x30, [sp, #-240]!
  449b8c:	mov	x29, sp
  449b90:	str	x19, [sp, #16]
  449b94:	str	x0, [sp, #88]
  449b98:	str	x1, [sp, #80]
  449b9c:	str	x2, [sp, #72]
  449ba0:	str	x3, [sp, #64]
  449ba4:	str	x4, [sp, #56]
  449ba8:	str	x5, [sp, #48]
  449bac:	str	x6, [sp, #40]
  449bb0:	str	x7, [sp, #32]
  449bb4:	str	xzr, [sp, #224]
  449bb8:	str	xzr, [sp, #216]
  449bbc:	str	xzr, [sp, #208]
  449bc0:	str	wzr, [sp, #196]
  449bc4:	str	wzr, [sp, #192]
  449bc8:	str	xzr, [sp, #104]
  449bcc:	ldr	x0, [sp, #88]
  449bd0:	cmp	x0, #0x0
  449bd4:	b.ne	449bfc <ferror@plt+0x45bec>  // b.any
  449bd8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449bdc:	add	x2, x0, #0x2d8
  449be0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449be4:	add	x1, x0, #0x668
  449be8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449bec:	add	x0, x0, #0x250
  449bf0:	bl	41aa2c <ferror@plt+0x16a1c>
  449bf4:	mov	x0, #0x0                   	// #0
  449bf8:	b	44a0f8 <ferror@plt+0x460e8>
  449bfc:	ldr	x0, [sp, #72]
  449c00:	cmp	x0, #0x0
  449c04:	b.ne	449c2c <ferror@plt+0x45c1c>  // b.any
  449c08:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449c0c:	add	x2, x0, #0x2e8
  449c10:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449c14:	add	x1, x0, #0x668
  449c18:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449c1c:	add	x0, x0, #0x250
  449c20:	bl	41aa2c <ferror@plt+0x16a1c>
  449c24:	mov	x0, #0x0                   	// #0
  449c28:	b	44a0f8 <ferror@plt+0x460e8>
  449c2c:	ldr	x0, [sp, #64]
  449c30:	cmp	x0, #0x0
  449c34:	b.ne	449c5c <ferror@plt+0x45c4c>  // b.any
  449c38:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449c3c:	add	x2, x0, #0x300
  449c40:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449c44:	add	x1, x0, #0x668
  449c48:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449c4c:	add	x0, x0, #0x250
  449c50:	bl	41aa2c <ferror@plt+0x16a1c>
  449c54:	mov	x0, #0x0                   	// #0
  449c58:	b	44a0f8 <ferror@plt+0x460e8>
  449c5c:	ldr	x0, [sp, #80]
  449c60:	cmp	x0, #0x0
  449c64:	b.ge	449c74 <ferror@plt+0x45c64>  // b.tcont
  449c68:	ldr	x0, [sp, #88]
  449c6c:	bl	403530 <strlen@plt>
  449c70:	str	x0, [sp, #80]
  449c74:	add	x0, sp, #0x68
  449c78:	mov	x6, x0
  449c7c:	ldr	x5, [sp, #40]
  449c80:	ldr	x4, [sp, #48]
  449c84:	ldr	x3, [sp, #64]
  449c88:	ldr	x2, [sp, #72]
  449c8c:	ldr	x1, [sp, #80]
  449c90:	ldr	x0, [sp, #88]
  449c94:	bl	449a50 <ferror@plt+0x45a40>
  449c98:	str	x0, [sp, #232]
  449c9c:	ldr	x0, [sp, #104]
  449ca0:	cmp	x0, #0x0
  449ca4:	b.ne	449cb0 <ferror@plt+0x45ca0>  // b.any
  449ca8:	ldr	x0, [sp, #232]
  449cac:	b	44a0f8 <ferror@plt+0x460e8>
  449cb0:	ldr	x19, [sp, #104]
  449cb4:	bl	4493cc <ferror@plt+0x453bc>
  449cb8:	mov	w2, #0x1                   	// #1
  449cbc:	mov	w1, w0
  449cc0:	mov	x0, x19
  449cc4:	bl	40bf7c <ferror@plt+0x7f6c>
  449cc8:	cmp	w0, #0x0
  449ccc:	b.ne	449ce8 <ferror@plt+0x45cd8>  // b.any
  449cd0:	ldr	x0, [sp, #104]
  449cd4:	mov	x1, x0
  449cd8:	ldr	x0, [sp, #32]
  449cdc:	bl	40c164 <ferror@plt+0x8154>
  449ce0:	mov	x0, #0x0                   	// #0
  449ce4:	b	44a0f8 <ferror@plt+0x460e8>
  449ce8:	ldr	x0, [sp, #104]
  449cec:	bl	40be38 <ferror@plt+0x7e28>
  449cf0:	str	xzr, [sp, #104]
  449cf4:	ldr	x2, [sp, #32]
  449cf8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449cfc:	add	x1, x0, #0x318
  449d00:	ldr	x0, [sp, #72]
  449d04:	bl	449650 <ferror@plt+0x45640>
  449d08:	str	x0, [sp, #184]
  449d0c:	ldr	x0, [sp, #184]
  449d10:	cmn	x0, #0x1
  449d14:	b.ne	449d48 <ferror@plt+0x45d38>  // b.any
  449d18:	ldr	x0, [sp, #48]
  449d1c:	cmp	x0, #0x0
  449d20:	b.eq	449d2c <ferror@plt+0x45d1c>  // b.none
  449d24:	ldr	x0, [sp, #48]
  449d28:	str	xzr, [x0]
  449d2c:	ldr	x0, [sp, #40]
  449d30:	cmp	x0, #0x0
  449d34:	b.eq	449d40 <ferror@plt+0x45d30>  // b.none
  449d38:	ldr	x0, [sp, #40]
  449d3c:	str	xzr, [x0]
  449d40:	mov	x0, #0x0                   	// #0
  449d44:	b	44a0f8 <ferror@plt+0x460e8>
  449d48:	add	x0, sp, #0x78
  449d4c:	ldr	x6, [sp, #32]
  449d50:	mov	x5, x0
  449d54:	ldr	x4, [sp, #48]
  449d58:	ldr	x3, [sp, #64]
  449d5c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449d60:	add	x2, x0, #0x318
  449d64:	ldr	x1, [sp, #80]
  449d68:	ldr	x0, [sp, #88]
  449d6c:	bl	449a50 <ferror@plt+0x45a40>
  449d70:	str	x0, [sp, #176]
  449d74:	ldr	x0, [sp, #176]
  449d78:	cmp	x0, #0x0
  449d7c:	b.ne	449da4 <ferror@plt+0x45d94>  // b.any
  449d80:	ldr	x0, [sp, #184]
  449d84:	bl	4496f4 <ferror@plt+0x456e4>
  449d88:	ldr	x0, [sp, #40]
  449d8c:	cmp	x0, #0x0
  449d90:	b.eq	449d9c <ferror@plt+0x45d8c>  // b.none
  449d94:	ldr	x0, [sp, #40]
  449d98:	str	xzr, [x0]
  449d9c:	mov	x0, #0x0                   	// #0
  449da0:	b	44a0f8 <ferror@plt+0x460e8>
  449da4:	ldr	x0, [sp, #176]
  449da8:	str	x0, [sp, #128]
  449dac:	ldr	x0, [sp, #80]
  449db0:	add	x0, x0, #0x4
  449db4:	str	x0, [sp, #200]
  449db8:	ldr	x0, [sp, #200]
  449dbc:	sub	x0, x0, #0x4
  449dc0:	str	x0, [sp, #112]
  449dc4:	ldr	x0, [sp, #200]
  449dc8:	bl	41844c <ferror@plt+0x1443c>
  449dcc:	str	x0, [sp, #232]
  449dd0:	ldr	x0, [sp, #232]
  449dd4:	str	x0, [sp, #136]
  449dd8:	b	44a05c <ferror@plt+0x4604c>
  449ddc:	ldr	x0, [sp, #120]
  449de0:	str	x0, [sp, #96]
  449de4:	add	x3, sp, #0x70
  449de8:	add	x2, sp, #0x88
  449dec:	add	x1, sp, #0x60
  449df0:	add	x0, sp, #0x80
  449df4:	mov	x4, x3
  449df8:	mov	x3, x2
  449dfc:	mov	x2, x1
  449e00:	mov	x1, x0
  449e04:	ldr	x0, [sp, #184]
  449e08:	bl	4495e8 <ferror@plt+0x455d8>
  449e0c:	str	x0, [sp, #168]
  449e10:	ldr	x0, [sp, #96]
  449e14:	str	x0, [sp, #120]
  449e18:	ldr	x0, [sp, #168]
  449e1c:	cmn	x0, #0x1
  449e20:	b.ne	44a004 <ferror@plt+0x45ff4>  // b.any
  449e24:	bl	403ef0 <__errno_location@plt>
  449e28:	ldr	w0, [x0]
  449e2c:	cmp	w0, #0x54
  449e30:	b.eq	449ec4 <ferror@plt+0x45eb4>  // b.none
  449e34:	cmp	w0, #0x54
  449e38:	b.gt	449fc0 <ferror@plt+0x45fb0>
  449e3c:	cmp	w0, #0x7
  449e40:	b.eq	449e70 <ferror@plt+0x45e60>  // b.none
  449e44:	cmp	w0, #0x16
  449e48:	b.ne	449fc0 <ferror@plt+0x45fb0>  // b.any
  449e4c:	mov	x4, #0x0                   	// #0
  449e50:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449e54:	add	x3, x0, #0x680
  449e58:	mov	w2, #0x2e0                 	// #736
  449e5c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449e60:	add	x1, x0, #0x320
  449e64:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449e68:	add	x0, x0, #0x250
  449e6c:	bl	4319d8 <ferror@plt+0x2d9c8>
  449e70:	ldr	x1, [sp, #136]
  449e74:	ldr	x0, [sp, #232]
  449e78:	sub	x0, x1, x0
  449e7c:	str	x0, [sp, #152]
  449e80:	ldr	x0, [sp, #200]
  449e84:	lsl	x0, x0, #1
  449e88:	str	x0, [sp, #200]
  449e8c:	ldr	x1, [sp, #200]
  449e90:	ldr	x0, [sp, #232]
  449e94:	bl	418540 <ferror@plt+0x14530>
  449e98:	str	x0, [sp, #232]
  449e9c:	ldr	x1, [sp, #232]
  449ea0:	ldr	x0, [sp, #152]
  449ea4:	add	x0, x1, x0
  449ea8:	str	x0, [sp, #136]
  449eac:	ldr	x1, [sp, #200]
  449eb0:	ldr	x0, [sp, #152]
  449eb4:	sub	x0, x1, x0
  449eb8:	sub	x0, x0, #0x4
  449ebc:	str	x0, [sp, #112]
  449ec0:	b	44a05c <ferror@plt+0x4604c>
  449ec4:	ldr	x0, [sp, #216]
  449ec8:	cmp	x0, #0x0
  449ecc:	b.eq	449f00 <ferror@plt+0x45ef0>  // b.none
  449ed0:	bl	4493cc <ferror@plt+0x453bc>
  449ed4:	mov	w1, w0
  449ed8:	ldr	x5, [sp, #72]
  449edc:	ldr	x4, [sp, #224]
  449ee0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449ee4:	add	x3, x0, #0x330
  449ee8:	mov	w2, #0x1                   	// #1
  449eec:	ldr	x0, [sp, #32]
  449ef0:	bl	40bfd4 <ferror@plt+0x7fc4>
  449ef4:	mov	w0, #0x1                   	// #1
  449ef8:	str	w0, [sp, #196]
  449efc:	b	44a05c <ferror@plt+0x4604c>
  449f00:	ldr	x0, [sp, #128]
  449f04:	cmp	x0, #0x0
  449f08:	b.eq	449fc0 <ferror@plt+0x45fb0>  // b.none
  449f0c:	ldr	x0, [sp, #56]
  449f10:	cmp	x0, #0x0
  449f14:	b.ne	449f58 <ferror@plt+0x45f48>  // b.any
  449f18:	ldr	x0, [sp, #128]
  449f1c:	bl	439f54 <ferror@plt+0x35f44>
  449f20:	str	w0, [sp, #164]
  449f24:	ldr	w1, [sp, #164]
  449f28:	mov	w0, #0xffff                	// #65535
  449f2c:	cmp	w1, w0
  449f30:	b.hi	449f40 <ferror@plt+0x45f30>  // b.pmore
  449f34:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449f38:	add	x0, x0, #0x360
  449f3c:	b	449f48 <ferror@plt+0x45f38>
  449f40:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449f44:	add	x0, x0, #0x368
  449f48:	ldr	w1, [sp, #164]
  449f4c:	bl	428f94 <ferror@plt+0x24f84>
  449f50:	str	x0, [sp, #224]
  449f54:	b	449f60 <ferror@plt+0x45f50>
  449f58:	ldr	x0, [sp, #56]
  449f5c:	str	x0, [sp, #224]
  449f60:	ldr	x1, [sp, #128]
  449f64:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  449f68:	add	x0, x0, #0x960
  449f6c:	ldr	x2, [x0]
  449f70:	ldr	x0, [sp, #128]
  449f74:	ldrb	w0, [x0]
  449f78:	and	x0, x0, #0xff
  449f7c:	add	x0, x2, x0
  449f80:	ldrb	w0, [x0]
  449f84:	and	x0, x0, #0xff
  449f88:	add	x0, x1, x0
  449f8c:	str	x0, [sp, #216]
  449f90:	ldr	x0, [sp, #120]
  449f94:	ldr	x1, [sp, #128]
  449f98:	ldr	x2, [sp, #216]
  449f9c:	sub	x1, x2, x1
  449fa0:	sub	x0, x0, x1
  449fa4:	str	x0, [sp, #208]
  449fa8:	ldr	x0, [sp, #224]
  449fac:	str	x0, [sp, #128]
  449fb0:	ldr	x0, [sp, #128]
  449fb4:	bl	403530 <strlen@plt>
  449fb8:	str	x0, [sp, #120]
  449fbc:	b	44a05c <ferror@plt+0x4604c>
  449fc0:	bl	403ef0 <__errno_location@plt>
  449fc4:	ldr	w0, [x0]
  449fc8:	str	w0, [sp, #148]
  449fcc:	bl	4493cc <ferror@plt+0x453bc>
  449fd0:	mov	w19, w0
  449fd4:	ldr	w0, [sp, #148]
  449fd8:	bl	42953c <ferror@plt+0x2552c>
  449fdc:	mov	x4, x0
  449fe0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  449fe4:	add	x3, x0, #0x288
  449fe8:	mov	w2, #0x2                   	// #2
  449fec:	mov	w1, w19
  449ff0:	ldr	x0, [sp, #32]
  449ff4:	bl	40bfd4 <ferror@plt+0x7fc4>
  449ff8:	mov	w0, #0x1                   	// #1
  449ffc:	str	w0, [sp, #196]
  44a000:	b	44a05c <ferror@plt+0x4604c>
  44a004:	ldr	x0, [sp, #216]
  44a008:	cmp	x0, #0x0
  44a00c:	b.eq	44a03c <ferror@plt+0x4602c>  // b.none
  44a010:	ldr	x0, [sp, #56]
  44a014:	cmp	x0, #0x0
  44a018:	b.ne	44a024 <ferror@plt+0x46014>  // b.any
  44a01c:	ldr	x0, [sp, #224]
  44a020:	bl	4185e0 <ferror@plt+0x145d0>
  44a024:	ldr	x0, [sp, #216]
  44a028:	str	x0, [sp, #128]
  44a02c:	ldr	x0, [sp, #208]
  44a030:	str	x0, [sp, #120]
  44a034:	str	xzr, [sp, #216]
  44a038:	b	44a05c <ferror@plt+0x4604c>
  44a03c:	ldr	x0, [sp, #128]
  44a040:	cmp	x0, #0x0
  44a044:	b.eq	44a054 <ferror@plt+0x46044>  // b.none
  44a048:	str	xzr, [sp, #128]
  44a04c:	str	xzr, [sp, #120]
  44a050:	b	44a05c <ferror@plt+0x4604c>
  44a054:	mov	w0, #0x1                   	// #1
  44a058:	str	w0, [sp, #192]
  44a05c:	ldr	w0, [sp, #192]
  44a060:	cmp	w0, #0x0
  44a064:	b.ne	44a074 <ferror@plt+0x46064>  // b.any
  44a068:	ldr	w0, [sp, #196]
  44a06c:	cmp	w0, #0x0
  44a070:	b.eq	449ddc <ferror@plt+0x45dcc>  // b.none
  44a074:	ldr	x0, [sp, #136]
  44a078:	mov	x2, #0x4                   	// #4
  44a07c:	mov	w1, #0x0                   	// #0
  44a080:	bl	4038e0 <memset@plt>
  44a084:	ldr	x0, [sp, #184]
  44a088:	bl	4496f4 <ferror@plt+0x456e4>
  44a08c:	ldr	x0, [sp, #40]
  44a090:	cmp	x0, #0x0
  44a094:	b.eq	44a0b0 <ferror@plt+0x460a0>  // b.none
  44a098:	ldr	x1, [sp, #136]
  44a09c:	ldr	x0, [sp, #232]
  44a0a0:	sub	x0, x1, x0
  44a0a4:	mov	x1, x0
  44a0a8:	ldr	x0, [sp, #40]
  44a0ac:	str	x1, [x0]
  44a0b0:	ldr	x0, [sp, #176]
  44a0b4:	bl	4185e0 <ferror@plt+0x145d0>
  44a0b8:	ldr	w0, [sp, #196]
  44a0bc:	cmp	w0, #0x0
  44a0c0:	b.eq	44a0f4 <ferror@plt+0x460e4>  // b.none
  44a0c4:	ldr	x0, [sp, #216]
  44a0c8:	cmp	x0, #0x0
  44a0cc:	b.eq	44a0e4 <ferror@plt+0x460d4>  // b.none
  44a0d0:	ldr	x0, [sp, #56]
  44a0d4:	cmp	x0, #0x0
  44a0d8:	b.ne	44a0e4 <ferror@plt+0x460d4>  // b.any
  44a0dc:	ldr	x0, [sp, #224]
  44a0e0:	bl	4185e0 <ferror@plt+0x145d0>
  44a0e4:	ldr	x0, [sp, #232]
  44a0e8:	bl	4185e0 <ferror@plt+0x145d0>
  44a0ec:	mov	x0, #0x0                   	// #0
  44a0f0:	b	44a0f8 <ferror@plt+0x460e8>
  44a0f4:	ldr	x0, [sp, #232]
  44a0f8:	ldr	x19, [sp, #16]
  44a0fc:	ldp	x29, x30, [sp], #240
  44a100:	ret
  44a104:	stp	x29, x30, [sp, #-80]!
  44a108:	mov	x29, sp
  44a10c:	str	x0, [sp, #56]
  44a110:	str	x1, [sp, #48]
  44a114:	str	x2, [sp, #40]
  44a118:	str	x3, [sp, #32]
  44a11c:	str	x4, [sp, #24]
  44a120:	mov	x2, #0x0                   	// #0
  44a124:	ldr	x1, [sp, #48]
  44a128:	ldr	x0, [sp, #56]
  44a12c:	bl	43c11c <ferror@plt+0x3810c>
  44a130:	cmp	w0, #0x0
  44a134:	b.ne	44a184 <ferror@plt+0x46174>  // b.any
  44a138:	ldr	x0, [sp, #32]
  44a13c:	cmp	x0, #0x0
  44a140:	b.eq	44a14c <ferror@plt+0x4613c>  // b.none
  44a144:	ldr	x0, [sp, #32]
  44a148:	str	xzr, [x0]
  44a14c:	ldr	x0, [sp, #40]
  44a150:	cmp	x0, #0x0
  44a154:	b.eq	44a160 <ferror@plt+0x46150>  // b.none
  44a158:	ldr	x0, [sp, #40]
  44a15c:	str	xzr, [x0]
  44a160:	bl	4493cc <ferror@plt+0x453bc>
  44a164:	mov	w1, w0
  44a168:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a16c:	add	x3, x0, #0x258
  44a170:	mov	w2, #0x1                   	// #1
  44a174:	ldr	x0, [sp, #24]
  44a178:	bl	40c0d8 <ferror@plt+0x80c8>
  44a17c:	mov	x0, #0x0                   	// #0
  44a180:	b	44a218 <ferror@plt+0x46208>
  44a184:	ldr	x0, [sp, #48]
  44a188:	cmp	x0, #0x0
  44a18c:	b.ge	44a1a0 <ferror@plt+0x46190>  // b.tcont
  44a190:	ldr	x0, [sp, #56]
  44a194:	bl	403530 <strlen@plt>
  44a198:	str	x0, [sp, #72]
  44a19c:	b	44a1dc <ferror@plt+0x461cc>
  44a1a0:	str	xzr, [sp, #72]
  44a1a4:	b	44a1b4 <ferror@plt+0x461a4>
  44a1a8:	ldr	x0, [sp, #72]
  44a1ac:	add	x0, x0, #0x1
  44a1b0:	str	x0, [sp, #72]
  44a1b4:	ldr	x0, [sp, #48]
  44a1b8:	ldr	x1, [sp, #72]
  44a1bc:	cmp	x1, x0
  44a1c0:	b.cs	44a1dc <ferror@plt+0x461cc>  // b.hs, b.nlast
  44a1c4:	ldr	x1, [sp, #56]
  44a1c8:	ldr	x0, [sp, #72]
  44a1cc:	add	x0, x1, x0
  44a1d0:	ldrb	w0, [x0]
  44a1d4:	cmp	w0, #0x0
  44a1d8:	b.ne	44a1a8 <ferror@plt+0x46198>  // b.any
  44a1dc:	ldr	x0, [sp, #32]
  44a1e0:	cmp	x0, #0x0
  44a1e4:	b.eq	44a1f4 <ferror@plt+0x461e4>  // b.none
  44a1e8:	ldr	x0, [sp, #32]
  44a1ec:	ldr	x1, [sp, #72]
  44a1f0:	str	x1, [x0]
  44a1f4:	ldr	x0, [sp, #40]
  44a1f8:	cmp	x0, #0x0
  44a1fc:	b.eq	44a20c <ferror@plt+0x461fc>  // b.none
  44a200:	ldr	x0, [sp, #40]
  44a204:	ldr	x1, [sp, #72]
  44a208:	str	x1, [x0]
  44a20c:	ldr	x1, [sp, #72]
  44a210:	ldr	x0, [sp, #56]
  44a214:	bl	428e04 <ferror@plt+0x24df4>
  44a218:	ldp	x29, x30, [sp], #80
  44a21c:	ret
  44a220:	stp	x29, x30, [sp, #-80]!
  44a224:	mov	x29, sp
  44a228:	str	x0, [sp, #56]
  44a22c:	str	x1, [sp, #48]
  44a230:	str	x2, [sp, #40]
  44a234:	str	x3, [sp, #32]
  44a238:	str	x4, [sp, #24]
  44a23c:	add	x0, sp, #0x48
  44a240:	bl	448940 <ferror@plt+0x44930>
  44a244:	cmp	w0, #0x0
  44a248:	b.eq	44a268 <ferror@plt+0x46258>  // b.none
  44a24c:	ldr	x4, [sp, #24]
  44a250:	ldr	x3, [sp, #32]
  44a254:	ldr	x2, [sp, #40]
  44a258:	ldr	x1, [sp, #48]
  44a25c:	ldr	x0, [sp, #56]
  44a260:	bl	44a104 <ferror@plt+0x460f4>
  44a264:	b	44a290 <ferror@plt+0x46280>
  44a268:	ldr	x0, [sp, #72]
  44a26c:	ldr	x6, [sp, #24]
  44a270:	ldr	x5, [sp, #32]
  44a274:	ldr	x4, [sp, #40]
  44a278:	mov	x3, x0
  44a27c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a280:	add	x2, x0, #0x318
  44a284:	ldr	x1, [sp, #48]
  44a288:	ldr	x0, [sp, #56]
  44a28c:	bl	449a50 <ferror@plt+0x45a40>
  44a290:	ldp	x29, x30, [sp], #80
  44a294:	ret
  44a298:	stp	x29, x30, [sp, #-80]!
  44a29c:	mov	x29, sp
  44a2a0:	str	x0, [sp, #56]
  44a2a4:	str	x1, [sp, #48]
  44a2a8:	str	x2, [sp, #40]
  44a2ac:	str	x3, [sp, #32]
  44a2b0:	str	x4, [sp, #24]
  44a2b4:	add	x0, sp, #0x48
  44a2b8:	bl	448940 <ferror@plt+0x44930>
  44a2bc:	cmp	w0, #0x0
  44a2c0:	b.eq	44a2e0 <ferror@plt+0x462d0>  // b.none
  44a2c4:	ldr	x4, [sp, #24]
  44a2c8:	ldr	x3, [sp, #32]
  44a2cc:	ldr	x2, [sp, #40]
  44a2d0:	ldr	x1, [sp, #48]
  44a2d4:	ldr	x0, [sp, #56]
  44a2d8:	bl	44a104 <ferror@plt+0x460f4>
  44a2dc:	b	44a308 <ferror@plt+0x462f8>
  44a2e0:	ldr	x1, [sp, #72]
  44a2e4:	ldr	x6, [sp, #24]
  44a2e8:	ldr	x5, [sp, #32]
  44a2ec:	ldr	x4, [sp, #40]
  44a2f0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a2f4:	add	x3, x0, #0x318
  44a2f8:	mov	x2, x1
  44a2fc:	ldr	x1, [sp, #48]
  44a300:	ldr	x0, [sp, #56]
  44a304:	bl	449a50 <ferror@plt+0x45a40>
  44a308:	ldp	x29, x30, [sp], #80
  44a30c:	ret
  44a310:	stp	x29, x30, [sp, #-48]!
  44a314:	mov	x29, sp
  44a318:	str	x0, [sp, #24]
  44a31c:	ldr	x0, [sp, #24]
  44a320:	str	x0, [sp, #40]
  44a324:	ldr	x0, [sp, #40]
  44a328:	ldr	x0, [x0, #8]
  44a32c:	bl	4185e0 <ferror@plt+0x145d0>
  44a330:	ldr	x0, [sp, #40]
  44a334:	ldr	x0, [x0, #16]
  44a338:	bl	42af6c <ferror@plt+0x26f5c>
  44a33c:	ldr	x0, [sp, #40]
  44a340:	bl	4185e0 <ferror@plt+0x145d0>
  44a344:	nop
  44a348:	ldp	x29, x30, [sp], #48
  44a34c:	ret
  44a350:	stp	x29, x30, [sp, #-96]!
  44a354:	mov	x29, sp
  44a358:	str	x19, [sp, #16]
  44a35c:	str	x0, [sp, #40]
  44a360:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  44a364:	add	x0, x0, #0x910
  44a368:	bl	442184 <ferror@plt+0x3e174>
  44a36c:	str	x0, [sp, #88]
  44a370:	ldr	x0, [sp, #88]
  44a374:	cmp	x0, #0x0
  44a378:	b.ne	44a39c <ferror@plt+0x4638c>  // b.any
  44a37c:	mov	x1, #0x18                  	// #24
  44a380:	mov	x0, #0x1                   	// #1
  44a384:	bl	418820 <ferror@plt+0x14810>
  44a388:	str	x0, [sp, #88]
  44a38c:	ldr	x1, [sp, #88]
  44a390:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  44a394:	add	x0, x0, #0x910
  44a398:	bl	4421a8 <ferror@plt+0x3e198>
  44a39c:	add	x0, sp, #0x40
  44a3a0:	bl	448940 <ferror@plt+0x44930>
  44a3a4:	ldr	x0, [sp, #88]
  44a3a8:	ldr	x0, [x0, #8]
  44a3ac:	cmp	x0, #0x0
  44a3b0:	b.eq	44a3cc <ferror@plt+0x463bc>  // b.none
  44a3b4:	ldr	x0, [sp, #88]
  44a3b8:	ldr	x0, [x0, #8]
  44a3bc:	ldr	x1, [sp, #64]
  44a3c0:	bl	403b30 <strcmp@plt>
  44a3c4:	cmp	w0, #0x0
  44a3c8:	b.eq	44a5ec <ferror@plt+0x465dc>  // b.none
  44a3cc:	ldr	x0, [sp, #88]
  44a3d0:	ldr	x0, [x0, #8]
  44a3d4:	bl	4185e0 <ferror@plt+0x145d0>
  44a3d8:	ldr	x0, [sp, #88]
  44a3dc:	ldr	x0, [x0, #16]
  44a3e0:	bl	42af6c <ferror@plt+0x26f5c>
  44a3e4:	ldr	x0, [sp, #64]
  44a3e8:	bl	428d58 <ferror@plt+0x24d48>
  44a3ec:	mov	x1, x0
  44a3f0:	ldr	x0, [sp, #88]
  44a3f4:	str	x1, [x0, #8]
  44a3f8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a3fc:	add	x0, x0, #0x370
  44a400:	bl	403f10 <getenv@plt>
  44a404:	str	x0, [sp, #72]
  44a408:	ldr	x0, [sp, #72]
  44a40c:	cmp	x0, #0x0
  44a410:	b.eq	44a528 <ferror@plt+0x46518>  // b.none
  44a414:	ldr	x0, [sp, #72]
  44a418:	ldrb	w0, [x0]
  44a41c:	cmp	w0, #0x0
  44a420:	b.eq	44a528 <ferror@plt+0x46518>  // b.none
  44a424:	mov	w2, #0x0                   	// #0
  44a428:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a42c:	add	x1, x0, #0x388
  44a430:	ldr	x0, [sp, #72]
  44a434:	bl	42aaa4 <ferror@plt+0x26a94>
  44a438:	mov	x1, x0
  44a43c:	ldr	x0, [sp, #88]
  44a440:	str	x1, [x0, #16]
  44a444:	ldr	x0, [sp, #88]
  44a448:	ldr	x0, [x0, #16]
  44a44c:	ldr	x2, [x0]
  44a450:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a454:	add	x1, x0, #0x318
  44a458:	mov	x0, x2
  44a45c:	bl	403b30 <strcmp@plt>
  44a460:	cmp	w0, #0x0
  44a464:	cset	w0, eq  // eq = none
  44a468:	and	w0, w0, #0xff
  44a46c:	mov	w1, w0
  44a470:	ldr	x0, [sp, #88]
  44a474:	str	w1, [x0]
  44a478:	str	wzr, [sp, #84]
  44a47c:	b	44a504 <ferror@plt+0x464f4>
  44a480:	ldr	x0, [sp, #88]
  44a484:	ldr	x1, [x0, #16]
  44a488:	ldrsw	x0, [sp, #84]
  44a48c:	lsl	x0, x0, #3
  44a490:	add	x0, x1, x0
  44a494:	ldr	x0, [x0]
  44a498:	mov	x1, x0
  44a49c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a4a0:	add	x0, x0, #0x390
  44a4a4:	bl	403b30 <strcmp@plt>
  44a4a8:	cmp	w0, #0x0
  44a4ac:	b.ne	44a4f8 <ferror@plt+0x464e8>  // b.any
  44a4b0:	add	x0, sp, #0x38
  44a4b4:	bl	448940 <ferror@plt+0x44930>
  44a4b8:	ldr	x0, [sp, #88]
  44a4bc:	ldr	x1, [x0, #16]
  44a4c0:	ldrsw	x0, [sp, #84]
  44a4c4:	lsl	x0, x0, #3
  44a4c8:	add	x0, x1, x0
  44a4cc:	ldr	x0, [x0]
  44a4d0:	bl	4185e0 <ferror@plt+0x145d0>
  44a4d4:	ldr	x2, [sp, #56]
  44a4d8:	ldr	x0, [sp, #88]
  44a4dc:	ldr	x1, [x0, #16]
  44a4e0:	ldrsw	x0, [sp, #84]
  44a4e4:	lsl	x0, x0, #3
  44a4e8:	add	x19, x1, x0
  44a4ec:	mov	x0, x2
  44a4f0:	bl	428d58 <ferror@plt+0x24d48>
  44a4f4:	str	x0, [x19]
  44a4f8:	ldr	w0, [sp, #84]
  44a4fc:	add	w0, w0, #0x1
  44a500:	str	w0, [sp, #84]
  44a504:	ldr	x0, [sp, #88]
  44a508:	ldr	x1, [x0, #16]
  44a50c:	ldrsw	x0, [sp, #84]
  44a510:	lsl	x0, x0, #3
  44a514:	add	x0, x1, x0
  44a518:	ldr	x0, [x0]
  44a51c:	cmp	x0, #0x0
  44a520:	b.ne	44a480 <ferror@plt+0x46470>  // b.any
  44a524:	b	44a5ec <ferror@plt+0x465dc>
  44a528:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a52c:	add	x0, x0, #0x398
  44a530:	bl	403f10 <getenv@plt>
  44a534:	cmp	x0, #0x0
  44a538:	b.eq	44a584 <ferror@plt+0x46574>  // b.none
  44a53c:	mov	x1, #0x8                   	// #8
  44a540:	mov	x0, #0x2                   	// #2
  44a544:	bl	418820 <ferror@plt+0x14810>
  44a548:	mov	x1, x0
  44a54c:	ldr	x0, [sp, #88]
  44a550:	str	x1, [x0, #16]
  44a554:	add	x0, sp, #0x38
  44a558:	bl	448940 <ferror@plt+0x44930>
  44a55c:	mov	w1, w0
  44a560:	ldr	x0, [sp, #88]
  44a564:	str	w1, [x0]
  44a568:	ldr	x1, [sp, #56]
  44a56c:	ldr	x0, [sp, #88]
  44a570:	ldr	x19, [x0, #16]
  44a574:	mov	x0, x1
  44a578:	bl	428d58 <ferror@plt+0x24d48>
  44a57c:	str	x0, [x19]
  44a580:	b	44a5ec <ferror@plt+0x465dc>
  44a584:	mov	x1, #0x8                   	// #8
  44a588:	mov	x0, #0x3                   	// #3
  44a58c:	bl	418820 <ferror@plt+0x14810>
  44a590:	mov	x1, x0
  44a594:	ldr	x0, [sp, #88]
  44a598:	str	x1, [x0, #16]
  44a59c:	ldr	x0, [sp, #88]
  44a5a0:	mov	w1, #0x1                   	// #1
  44a5a4:	str	w1, [x0]
  44a5a8:	ldr	x0, [sp, #88]
  44a5ac:	ldr	x19, [x0, #16]
  44a5b0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a5b4:	add	x0, x0, #0x318
  44a5b8:	bl	428d58 <ferror@plt+0x24d48>
  44a5bc:	str	x0, [x19]
  44a5c0:	add	x0, sp, #0x38
  44a5c4:	bl	448940 <ferror@plt+0x44930>
  44a5c8:	cmp	w0, #0x0
  44a5cc:	b.ne	44a5ec <ferror@plt+0x465dc>  // b.any
  44a5d0:	ldr	x1, [sp, #56]
  44a5d4:	ldr	x0, [sp, #88]
  44a5d8:	ldr	x0, [x0, #16]
  44a5dc:	add	x19, x0, #0x8
  44a5e0:	mov	x0, x1
  44a5e4:	bl	428d58 <ferror@plt+0x24d48>
  44a5e8:	str	x0, [x19]
  44a5ec:	ldr	x0, [sp, #40]
  44a5f0:	cmp	x0, #0x0
  44a5f4:	b.eq	44a608 <ferror@plt+0x465f8>  // b.none
  44a5f8:	ldr	x0, [sp, #88]
  44a5fc:	ldr	x1, [x0, #16]
  44a600:	ldr	x0, [sp, #40]
  44a604:	str	x1, [x0]
  44a608:	ldr	x0, [sp, #88]
  44a60c:	ldr	w0, [x0]
  44a610:	ldr	x19, [sp, #16]
  44a614:	ldp	x29, x30, [sp], #96
  44a618:	ret
  44a61c:	stp	x29, x30, [sp, #-48]!
  44a620:	mov	x29, sp
  44a624:	str	x0, [sp, #24]
  44a628:	add	x0, sp, #0x20
  44a62c:	bl	44a350 <ferror@plt+0x46340>
  44a630:	str	w0, [sp, #44]
  44a634:	ldr	x0, [sp, #24]
  44a638:	cmp	x0, #0x0
  44a63c:	b.eq	44a650 <ferror@plt+0x46640>  // b.none
  44a640:	ldr	x0, [sp, #32]
  44a644:	ldr	x1, [x0]
  44a648:	ldr	x0, [sp, #24]
  44a64c:	str	x1, [x0]
  44a650:	ldr	w0, [sp, #44]
  44a654:	ldp	x29, x30, [sp], #48
  44a658:	ret
  44a65c:	stp	x29, x30, [sp, #-80]!
  44a660:	mov	x29, sp
  44a664:	str	x0, [sp, #56]
  44a668:	str	x1, [sp, #48]
  44a66c:	str	x2, [sp, #40]
  44a670:	str	x3, [sp, #32]
  44a674:	str	x4, [sp, #24]
  44a678:	ldr	x0, [sp, #56]
  44a67c:	cmp	x0, #0x0
  44a680:	b.ne	44a6a8 <ferror@plt+0x46698>  // b.any
  44a684:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a688:	add	x2, x0, #0x3b0
  44a68c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a690:	add	x1, x0, #0x698
  44a694:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a698:	add	x0, x0, #0x250
  44a69c:	bl	41aa2c <ferror@plt+0x16a1c>
  44a6a0:	mov	x0, #0x0                   	// #0
  44a6a4:	b	44a6fc <ferror@plt+0x466ec>
  44a6a8:	add	x0, sp, #0x48
  44a6ac:	bl	44a61c <ferror@plt+0x4660c>
  44a6b0:	cmp	w0, #0x0
  44a6b4:	b.eq	44a6d4 <ferror@plt+0x466c4>  // b.none
  44a6b8:	ldr	x4, [sp, #24]
  44a6bc:	ldr	x3, [sp, #32]
  44a6c0:	ldr	x2, [sp, #40]
  44a6c4:	ldr	x1, [sp, #48]
  44a6c8:	ldr	x0, [sp, #56]
  44a6cc:	bl	44a104 <ferror@plt+0x460f4>
  44a6d0:	b	44a6fc <ferror@plt+0x466ec>
  44a6d4:	ldr	x0, [sp, #72]
  44a6d8:	ldr	x6, [sp, #24]
  44a6dc:	ldr	x5, [sp, #32]
  44a6e0:	ldr	x4, [sp, #40]
  44a6e4:	mov	x3, x0
  44a6e8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a6ec:	add	x2, x0, #0x318
  44a6f0:	ldr	x1, [sp, #48]
  44a6f4:	ldr	x0, [sp, #56]
  44a6f8:	bl	449a50 <ferror@plt+0x45a40>
  44a6fc:	ldp	x29, x30, [sp], #80
  44a700:	ret
  44a704:	stp	x29, x30, [sp, #-80]!
  44a708:	mov	x29, sp
  44a70c:	str	x0, [sp, #56]
  44a710:	str	x1, [sp, #48]
  44a714:	str	x2, [sp, #40]
  44a718:	str	x3, [sp, #32]
  44a71c:	str	x4, [sp, #24]
  44a720:	add	x0, sp, #0x48
  44a724:	bl	44a61c <ferror@plt+0x4660c>
  44a728:	cmp	w0, #0x0
  44a72c:	b.eq	44a74c <ferror@plt+0x4673c>  // b.none
  44a730:	ldr	x4, [sp, #24]
  44a734:	ldr	x3, [sp, #32]
  44a738:	ldr	x2, [sp, #40]
  44a73c:	ldr	x1, [sp, #48]
  44a740:	ldr	x0, [sp, #56]
  44a744:	bl	44a104 <ferror@plt+0x460f4>
  44a748:	b	44a774 <ferror@plt+0x46764>
  44a74c:	ldr	x1, [sp, #72]
  44a750:	ldr	x6, [sp, #24]
  44a754:	ldr	x5, [sp, #32]
  44a758:	ldr	x4, [sp, #40]
  44a75c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a760:	add	x3, x0, #0x318
  44a764:	mov	x2, x1
  44a768:	ldr	x1, [sp, #48]
  44a76c:	ldr	x0, [sp, #56]
  44a770:	bl	449a50 <ferror@plt+0x45a40>
  44a774:	ldp	x29, x30, [sp], #80
  44a778:	ret
  44a77c:	stp	x29, x30, [sp, #-64]!
  44a780:	mov	x29, sp
  44a784:	str	x19, [sp, #16]
  44a788:	str	x0, [sp, #40]
  44a78c:	str	x1, [sp, #32]
  44a790:	ldr	x0, [sp, #40]
  44a794:	str	x0, [sp, #56]
  44a798:	ldr	x0, [sp, #32]
  44a79c:	str	x0, [sp, #48]
  44a7a0:	b	44a7bc <ferror@plt+0x467ac>
  44a7a4:	ldr	x0, [sp, #48]
  44a7a8:	add	x0, x0, #0x1
  44a7ac:	str	x0, [sp, #48]
  44a7b0:	ldr	x0, [sp, #56]
  44a7b4:	add	x0, x0, #0x1
  44a7b8:	str	x0, [sp, #56]
  44a7bc:	ldr	x0, [sp, #48]
  44a7c0:	ldrb	w0, [x0]
  44a7c4:	cmp	w0, #0x0
  44a7c8:	b.eq	44a804 <ferror@plt+0x467f4>  // b.none
  44a7cc:	ldr	x0, [sp, #56]
  44a7d0:	ldrb	w0, [x0]
  44a7d4:	cmp	w0, #0x0
  44a7d8:	b.eq	44a804 <ferror@plt+0x467f4>  // b.none
  44a7dc:	ldr	x0, [sp, #48]
  44a7e0:	ldrb	w0, [x0]
  44a7e4:	bl	429c44 <ferror@plt+0x25c34>
  44a7e8:	and	w19, w0, #0xff
  44a7ec:	ldr	x0, [sp, #56]
  44a7f0:	ldrb	w0, [x0]
  44a7f4:	bl	429c44 <ferror@plt+0x25c34>
  44a7f8:	and	w0, w0, #0xff
  44a7fc:	cmp	w19, w0
  44a800:	b.eq	44a7a4 <ferror@plt+0x46794>  // b.none
  44a804:	ldr	x0, [sp, #48]
  44a808:	ldrb	w0, [x0]
  44a80c:	cmp	w0, #0x0
  44a810:	cset	w0, eq  // eq = none
  44a814:	and	w0, w0, #0xff
  44a818:	ldr	x19, [sp, #16]
  44a81c:	ldp	x29, x30, [sp], #64
  44a820:	ret
  44a824:	stp	x29, x30, [sp, #-80]!
  44a828:	mov	x29, sp
  44a82c:	str	x0, [sp, #24]
  44a830:	str	w1, [sp, #20]
  44a834:	ldr	w0, [sp, #20]
  44a838:	cmp	w0, #0x1
  44a83c:	b.eq	44a894 <ferror@plt+0x46884>  // b.none
  44a840:	ldr	w0, [sp, #20]
  44a844:	cmp	w0, #0x2
  44a848:	b.eq	44a894 <ferror@plt+0x46884>  // b.none
  44a84c:	ldr	w0, [sp, #20]
  44a850:	cmp	w0, #0x8
  44a854:	b.eq	44a894 <ferror@plt+0x46884>  // b.none
  44a858:	ldr	w0, [sp, #20]
  44a85c:	cmp	w0, #0x10
  44a860:	b.eq	44a894 <ferror@plt+0x46884>  // b.none
  44a864:	ldr	w0, [sp, #20]
  44a868:	cmp	w0, #0x20
  44a86c:	b.eq	44a894 <ferror@plt+0x46884>  // b.none
  44a870:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a874:	add	x2, x0, #0x438
  44a878:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a87c:	add	x1, x0, #0x6b0
  44a880:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a884:	add	x0, x0, #0x250
  44a888:	bl	41aa2c <ferror@plt+0x16a1c>
  44a88c:	mov	x0, #0x0                   	// #0
  44a890:	b	44aa60 <ferror@plt+0x46a50>
  44a894:	str	wzr, [sp, #60]
  44a898:	ldr	w0, [sp, #20]
  44a89c:	str	w0, [sp, #56]
  44a8a0:	ldr	x0, [sp, #24]
  44a8a4:	str	x0, [sp, #72]
  44a8a8:	b	44a914 <ferror@plt+0x46904>
  44a8ac:	ldr	x0, [sp, #72]
  44a8b0:	ldrb	w0, [x0]
  44a8b4:	str	w0, [sp, #44]
  44a8b8:	ldr	w0, [sp, #44]
  44a8bc:	cmp	w0, #0x1f
  44a8c0:	b.le	44a8fc <ferror@plt+0x468ec>
  44a8c4:	ldr	w0, [sp, #44]
  44a8c8:	cmp	w0, #0x7f
  44a8cc:	b.gt	44a8fc <ferror@plt+0x468ec>
  44a8d0:	ldr	w0, [sp, #44]
  44a8d4:	sub	w2, w0, #0x20
  44a8d8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a8dc:	add	x1, x0, #0x3c8
  44a8e0:	sxtw	x0, w2
  44a8e4:	ldrb	w0, [x1, x0]
  44a8e8:	mov	w1, w0
  44a8ec:	ldr	w0, [sp, #56]
  44a8f0:	and	w0, w1, w0
  44a8f4:	cmp	w0, #0x0
  44a8f8:	b.ne	44a908 <ferror@plt+0x468f8>  // b.any
  44a8fc:	ldr	w0, [sp, #60]
  44a900:	add	w0, w0, #0x1
  44a904:	str	w0, [sp, #60]
  44a908:	ldr	x0, [sp, #72]
  44a90c:	add	x0, x0, #0x1
  44a910:	str	x0, [sp, #72]
  44a914:	ldr	x0, [sp, #72]
  44a918:	ldrb	w0, [x0]
  44a91c:	cmp	w0, #0x0
  44a920:	b.ne	44a8ac <ferror@plt+0x4689c>  // b.any
  44a924:	ldr	x1, [sp, #72]
  44a928:	ldr	x0, [sp, #24]
  44a92c:	sub	x1, x1, x0
  44a930:	ldr	w0, [sp, #60]
  44a934:	lsl	w0, w0, #1
  44a938:	sxtw	x0, w0
  44a93c:	add	x0, x1, x0
  44a940:	add	x0, x0, #0x1
  44a944:	bl	41844c <ferror@plt+0x1443c>
  44a948:	str	x0, [sp, #48]
  44a94c:	ldr	w0, [sp, #20]
  44a950:	str	w0, [sp, #56]
  44a954:	ldr	x0, [sp, #48]
  44a958:	str	x0, [sp, #64]
  44a95c:	ldr	x0, [sp, #24]
  44a960:	str	x0, [sp, #72]
  44a964:	b	44aa44 <ferror@plt+0x46a34>
  44a968:	ldr	x0, [sp, #72]
  44a96c:	ldrb	w0, [x0]
  44a970:	str	w0, [sp, #44]
  44a974:	ldr	w0, [sp, #44]
  44a978:	cmp	w0, #0x1f
  44a97c:	b.le	44a9b8 <ferror@plt+0x469a8>
  44a980:	ldr	w0, [sp, #44]
  44a984:	cmp	w0, #0x7f
  44a988:	b.gt	44a9b8 <ferror@plt+0x469a8>
  44a98c:	ldr	w0, [sp, #44]
  44a990:	sub	w2, w0, #0x20
  44a994:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44a998:	add	x1, x0, #0x3c8
  44a99c:	sxtw	x0, w2
  44a9a0:	ldrb	w0, [x1, x0]
  44a9a4:	mov	w1, w0
  44a9a8:	ldr	w0, [sp, #56]
  44a9ac:	and	w0, w1, w0
  44a9b0:	cmp	w0, #0x0
  44a9b4:	b.ne	44aa20 <ferror@plt+0x46a10>  // b.any
  44a9b8:	ldr	x0, [sp, #64]
  44a9bc:	add	x1, x0, #0x1
  44a9c0:	str	x1, [sp, #64]
  44a9c4:	mov	w1, #0x25                  	// #37
  44a9c8:	strb	w1, [x0]
  44a9cc:	ldr	w0, [sp, #44]
  44a9d0:	asr	w3, w0, #4
  44a9d4:	ldr	x0, [sp, #64]
  44a9d8:	add	x1, x0, #0x1
  44a9dc:	str	x1, [sp, #64]
  44a9e0:	adrp	x1, 491000 <ferror@plt+0x8cff0>
  44a9e4:	add	x2, x1, #0x428
  44a9e8:	sxtw	x1, w3
  44a9ec:	ldrb	w1, [x2, x1]
  44a9f0:	strb	w1, [x0]
  44a9f4:	ldr	w0, [sp, #44]
  44a9f8:	and	w3, w0, #0xf
  44a9fc:	ldr	x0, [sp, #64]
  44aa00:	add	x1, x0, #0x1
  44aa04:	str	x1, [sp, #64]
  44aa08:	adrp	x1, 491000 <ferror@plt+0x8cff0>
  44aa0c:	add	x2, x1, #0x428
  44aa10:	sxtw	x1, w3
  44aa14:	ldrb	w1, [x2, x1]
  44aa18:	strb	w1, [x0]
  44aa1c:	b	44aa38 <ferror@plt+0x46a28>
  44aa20:	ldr	x0, [sp, #64]
  44aa24:	add	x1, x0, #0x1
  44aa28:	str	x1, [sp, #64]
  44aa2c:	ldr	x1, [sp, #72]
  44aa30:	ldrb	w1, [x1]
  44aa34:	strb	w1, [x0]
  44aa38:	ldr	x0, [sp, #72]
  44aa3c:	add	x0, x0, #0x1
  44aa40:	str	x0, [sp, #72]
  44aa44:	ldr	x0, [sp, #72]
  44aa48:	ldrb	w0, [x0]
  44aa4c:	cmp	w0, #0x0
  44aa50:	b.ne	44a968 <ferror@plt+0x46958>  // b.any
  44aa54:	ldr	x0, [sp, #64]
  44aa58:	strb	wzr, [x0]
  44aa5c:	ldr	x0, [sp, #48]
  44aa60:	ldp	x29, x30, [sp], #80
  44aa64:	ret
  44aa68:	stp	x29, x30, [sp, #-64]!
  44aa6c:	mov	x29, sp
  44aa70:	str	x0, [sp, #24]
  44aa74:	str	x1, [sp, #16]
  44aa78:	str	xzr, [sp, #56]
  44aa7c:	ldr	x0, [sp, #24]
  44aa80:	cmp	x0, #0x0
  44aa84:	b.eq	44aaa8 <ferror@plt+0x46a98>  // b.none
  44aa88:	ldr	x0, [sp, #24]
  44aa8c:	ldrb	w0, [x0]
  44aa90:	cmp	w0, #0x0
  44aa94:	b.eq	44aaa8 <ferror@plt+0x46a98>  // b.none
  44aa98:	mov	w1, #0x10                  	// #16
  44aa9c:	ldr	x0, [sp, #24]
  44aaa0:	bl	44a824 <ferror@plt+0x46814>
  44aaa4:	str	x0, [sp, #56]
  44aaa8:	mov	w1, #0x8                   	// #8
  44aaac:	ldr	x0, [sp, #16]
  44aab0:	bl	44a824 <ferror@plt+0x46814>
  44aab4:	str	x0, [sp, #48]
  44aab8:	ldr	x0, [sp, #56]
  44aabc:	cmp	x0, #0x0
  44aac0:	b.eq	44aacc <ferror@plt+0x46abc>  // b.none
  44aac4:	ldr	x0, [sp, #56]
  44aac8:	b	44aad4 <ferror@plt+0x46ac4>
  44aacc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44aad0:	add	x0, x0, #0x4b0
  44aad4:	ldr	x1, [sp, #48]
  44aad8:	ldrb	w1, [x1]
  44aadc:	cmp	w1, #0x2f
  44aae0:	b.eq	44aaf0 <ferror@plt+0x46ae0>  // b.none
  44aae4:	adrp	x1, 491000 <ferror@plt+0x8cff0>
  44aae8:	add	x1, x1, #0x4b8
  44aaec:	b	44aaf8 <ferror@plt+0x46ae8>
  44aaf0:	adrp	x1, 491000 <ferror@plt+0x8cff0>
  44aaf4:	add	x1, x1, #0x4b0
  44aaf8:	mov	x4, #0x0                   	// #0
  44aafc:	ldr	x3, [sp, #48]
  44ab00:	mov	x2, x1
  44ab04:	mov	x1, x0
  44ab08:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ab0c:	add	x0, x0, #0x4c0
  44ab10:	bl	42903c <ferror@plt+0x2502c>
  44ab14:	str	x0, [sp, #40]
  44ab18:	ldr	x0, [sp, #56]
  44ab1c:	bl	4185e0 <ferror@plt+0x145d0>
  44ab20:	ldr	x0, [sp, #48]
  44ab24:	bl	4185e0 <ferror@plt+0x145d0>
  44ab28:	ldr	x0, [sp, #40]
  44ab2c:	ldp	x29, x30, [sp], #64
  44ab30:	ret
  44ab34:	stp	x29, x30, [sp, #-48]!
  44ab38:	mov	x29, sp
  44ab3c:	str	x0, [sp, #24]
  44ab40:	ldr	x0, [sp, #24]
  44ab44:	ldrb	w0, [x0]
  44ab48:	bl	429d18 <ferror@plt+0x25d08>
  44ab4c:	str	w0, [sp, #44]
  44ab50:	ldr	w0, [sp, #44]
  44ab54:	cmp	w0, #0x0
  44ab58:	b.ge	44ab64 <ferror@plt+0x46b54>  // b.tcont
  44ab5c:	mov	w0, #0xffffffff            	// #-1
  44ab60:	b	44ab9c <ferror@plt+0x46b8c>
  44ab64:	ldr	x0, [sp, #24]
  44ab68:	add	x0, x0, #0x1
  44ab6c:	ldrb	w0, [x0]
  44ab70:	bl	429d18 <ferror@plt+0x25d08>
  44ab74:	str	w0, [sp, #40]
  44ab78:	ldr	w0, [sp, #40]
  44ab7c:	cmp	w0, #0x0
  44ab80:	b.ge	44ab8c <ferror@plt+0x46b7c>  // b.tcont
  44ab84:	mov	w0, #0xffffffff            	// #-1
  44ab88:	b	44ab9c <ferror@plt+0x46b8c>
  44ab8c:	ldr	w0, [sp, #44]
  44ab90:	lsl	w1, w0, #4
  44ab94:	ldr	w0, [sp, #40]
  44ab98:	orr	w0, w1, w0
  44ab9c:	ldp	x29, x30, [sp], #48
  44aba0:	ret
  44aba4:	stp	x29, x30, [sp, #-96]!
  44aba8:	mov	x29, sp
  44abac:	str	x0, [sp, #40]
  44abb0:	str	w1, [sp, #36]
  44abb4:	str	x2, [sp, #24]
  44abb8:	str	w3, [sp, #32]
  44abbc:	ldr	x0, [sp, #40]
  44abc0:	cmp	x0, #0x0
  44abc4:	b.ne	44abd0 <ferror@plt+0x46bc0>  // b.any
  44abc8:	mov	x0, #0x0                   	// #0
  44abcc:	b	44ad60 <ferror@plt+0x46d50>
  44abd0:	ldr	w0, [sp, #36]
  44abd4:	cmp	w0, #0x0
  44abd8:	b.ge	44abe8 <ferror@plt+0x46bd8>  // b.tcont
  44abdc:	ldr	x0, [sp, #40]
  44abe0:	bl	403530 <strlen@plt>
  44abe4:	str	w0, [sp, #36]
  44abe8:	ldr	w0, [sp, #36]
  44abec:	add	w0, w0, #0x1
  44abf0:	sxtw	x0, w0
  44abf4:	bl	41844c <ferror@plt+0x1443c>
  44abf8:	str	x0, [sp, #64]
  44abfc:	ldr	x0, [sp, #64]
  44ac00:	str	x0, [sp, #80]
  44ac04:	ldr	x0, [sp, #40]
  44ac08:	str	x0, [sp, #88]
  44ac0c:	ldrsw	x0, [sp, #36]
  44ac10:	ldr	x1, [sp, #40]
  44ac14:	add	x0, x1, x0
  44ac18:	str	x0, [sp, #56]
  44ac1c:	b	44acc4 <ferror@plt+0x46cb4>
  44ac20:	ldr	x0, [sp, #88]
  44ac24:	ldrb	w0, [x0]
  44ac28:	str	w0, [sp, #76]
  44ac2c:	ldr	w0, [sp, #76]
  44ac30:	cmp	w0, #0x25
  44ac34:	b.ne	44aca0 <ferror@plt+0x46c90>  // b.any
  44ac38:	ldr	x0, [sp, #88]
  44ac3c:	add	x0, x0, #0x3
  44ac40:	ldr	x1, [sp, #56]
  44ac44:	cmp	x1, x0
  44ac48:	b.cc	44acd8 <ferror@plt+0x46cc8>  // b.lo, b.ul, b.last
  44ac4c:	ldr	x0, [sp, #88]
  44ac50:	add	x0, x0, #0x1
  44ac54:	bl	44ab34 <ferror@plt+0x46b24>
  44ac58:	str	w0, [sp, #76]
  44ac5c:	ldr	w0, [sp, #76]
  44ac60:	cmp	w0, #0x0
  44ac64:	b.le	44ace0 <ferror@plt+0x46cd0>
  44ac68:	ldr	w0, [sp, #32]
  44ac6c:	cmp	w0, #0x0
  44ac70:	b.eq	44ac80 <ferror@plt+0x46c70>  // b.none
  44ac74:	ldr	w0, [sp, #76]
  44ac78:	cmp	w0, #0x7f
  44ac7c:	b.le	44ace8 <ferror@plt+0x46cd8>
  44ac80:	ldr	w1, [sp, #76]
  44ac84:	ldr	x0, [sp, #24]
  44ac88:	bl	403ca0 <strchr@plt>
  44ac8c:	cmp	x0, #0x0
  44ac90:	b.ne	44acf0 <ferror@plt+0x46ce0>  // b.any
  44ac94:	ldr	x0, [sp, #88]
  44ac98:	add	x0, x0, #0x2
  44ac9c:	str	x0, [sp, #88]
  44aca0:	ldr	x0, [sp, #80]
  44aca4:	add	x1, x0, #0x1
  44aca8:	str	x1, [sp, #80]
  44acac:	ldr	w1, [sp, #76]
  44acb0:	and	w1, w1, #0xff
  44acb4:	strb	w1, [x0]
  44acb8:	ldr	x0, [sp, #88]
  44acbc:	add	x0, x0, #0x1
  44acc0:	str	x0, [sp, #88]
  44acc4:	ldr	x1, [sp, #88]
  44acc8:	ldr	x0, [sp, #56]
  44accc:	cmp	x1, x0
  44acd0:	b.cc	44ac20 <ferror@plt+0x46c10>  // b.lo, b.ul, b.last
  44acd4:	b	44acf4 <ferror@plt+0x46ce4>
  44acd8:	nop
  44acdc:	b	44acf4 <ferror@plt+0x46ce4>
  44ace0:	nop
  44ace4:	b	44acf4 <ferror@plt+0x46ce4>
  44ace8:	nop
  44acec:	b	44acf4 <ferror@plt+0x46ce4>
  44acf0:	nop
  44acf4:	ldr	x1, [sp, #80]
  44acf8:	ldr	x0, [sp, #64]
  44acfc:	sub	x1, x1, x0
  44ad00:	ldrsw	x0, [sp, #36]
  44ad04:	cmp	x1, x0
  44ad08:	b.le	44ad34 <ferror@plt+0x46d24>
  44ad0c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ad10:	add	x4, x0, #0x4c8
  44ad14:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ad18:	add	x3, x0, #0x6c8
  44ad1c:	mov	w2, #0x5c6                 	// #1478
  44ad20:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ad24:	add	x1, x0, #0x320
  44ad28:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ad2c:	add	x0, x0, #0x250
  44ad30:	bl	4319d8 <ferror@plt+0x2d9c8>
  44ad34:	ldr	x0, [sp, #80]
  44ad38:	strb	wzr, [x0]
  44ad3c:	ldr	x1, [sp, #88]
  44ad40:	ldr	x0, [sp, #56]
  44ad44:	cmp	x1, x0
  44ad48:	b.eq	44ad5c <ferror@plt+0x46d4c>  // b.none
  44ad4c:	ldr	x0, [sp, #64]
  44ad50:	bl	4185e0 <ferror@plt+0x145d0>
  44ad54:	mov	x0, #0x0                   	// #0
  44ad58:	b	44ad60 <ferror@plt+0x46d50>
  44ad5c:	ldr	x0, [sp, #64]
  44ad60:	ldp	x29, x30, [sp], #96
  44ad64:	ret
  44ad68:	sub	sp, sp, #0x10
  44ad6c:	str	w0, [sp, #12]
  44ad70:	ldr	w0, [sp, #12]
  44ad74:	cmp	w0, #0x7f
  44ad78:	b.hi	44adb4 <ferror@plt+0x46da4>  // b.pmore
  44ad7c:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  44ad80:	add	x0, x0, #0xf8
  44ad84:	ldr	x1, [x0]
  44ad88:	ldr	w0, [sp, #12]
  44ad8c:	and	w0, w0, #0xff
  44ad90:	and	x0, x0, #0xff
  44ad94:	lsl	x0, x0, #1
  44ad98:	add	x0, x1, x0
  44ad9c:	ldrh	w0, [x0]
  44ada0:	and	w0, w0, #0x1
  44ada4:	cmp	w0, #0x0
  44ada8:	b.eq	44adb4 <ferror@plt+0x46da4>  // b.none
  44adac:	mov	w0, #0x1                   	// #1
  44adb0:	b	44adb8 <ferror@plt+0x46da8>
  44adb4:	mov	w0, #0x0                   	// #0
  44adb8:	add	sp, sp, #0x10
  44adbc:	ret
  44adc0:	sub	sp, sp, #0x10
  44adc4:	str	w0, [sp, #12]
  44adc8:	ldr	w0, [sp, #12]
  44adcc:	cmp	w0, #0x7f
  44add0:	b.hi	44ae0c <ferror@plt+0x46dfc>  // b.pmore
  44add4:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  44add8:	add	x0, x0, #0xf8
  44addc:	ldr	x1, [x0]
  44ade0:	ldr	w0, [sp, #12]
  44ade4:	and	w0, w0, #0xff
  44ade8:	and	x0, x0, #0xff
  44adec:	lsl	x0, x0, #1
  44adf0:	add	x0, x1, x0
  44adf4:	ldrh	w0, [x0]
  44adf8:	and	w0, w0, #0x2
  44adfc:	cmp	w0, #0x0
  44ae00:	b.eq	44ae0c <ferror@plt+0x46dfc>  // b.none
  44ae04:	mov	w0, #0x1                   	// #1
  44ae08:	b	44ae10 <ferror@plt+0x46e00>
  44ae0c:	mov	w0, #0x0                   	// #0
  44ae10:	add	sp, sp, #0x10
  44ae14:	ret
  44ae18:	stp	x29, x30, [sp, #-64]!
  44ae1c:	mov	x29, sp
  44ae20:	str	x0, [sp, #24]
  44ae24:	ldr	x0, [sp, #24]
  44ae28:	str	x0, [sp, #56]
  44ae2c:	ldr	x0, [sp, #56]
  44ae30:	ldrb	w0, [x0]
  44ae34:	cmp	w0, #0x0
  44ae38:	b.ne	44ae44 <ferror@plt+0x46e34>  // b.any
  44ae3c:	mov	w0, #0x1                   	// #1
  44ae40:	b	44af58 <ferror@plt+0x46f48>
  44ae44:	ldr	x0, [sp, #56]
  44ae48:	bl	439f54 <ferror@plt+0x35f44>
  44ae4c:	str	w0, [sp, #52]
  44ae50:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  44ae54:	add	x0, x0, #0x960
  44ae58:	ldr	x1, [x0]
  44ae5c:	ldr	x0, [sp, #56]
  44ae60:	ldrb	w0, [x0]
  44ae64:	and	x0, x0, #0xff
  44ae68:	add	x0, x1, x0
  44ae6c:	ldrb	w0, [x0]
  44ae70:	and	x0, x0, #0xff
  44ae74:	ldr	x1, [sp, #56]
  44ae78:	add	x0, x1, x0
  44ae7c:	str	x0, [sp, #56]
  44ae80:	ldr	w0, [sp, #52]
  44ae84:	bl	44ad68 <ferror@plt+0x46d58>
  44ae88:	cmp	w0, #0x0
  44ae8c:	b.ne	44ae98 <ferror@plt+0x46e88>  // b.any
  44ae90:	mov	w0, #0x0                   	// #0
  44ae94:	b	44af58 <ferror@plt+0x46f48>
  44ae98:	ldr	w0, [sp, #52]
  44ae9c:	str	w0, [sp, #48]
  44aea0:	ldr	w0, [sp, #52]
  44aea4:	str	w0, [sp, #44]
  44aea8:	ldr	x0, [sp, #56]
  44aeac:	bl	439f54 <ferror@plt+0x35f44>
  44aeb0:	str	w0, [sp, #52]
  44aeb4:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  44aeb8:	add	x0, x0, #0x960
  44aebc:	ldr	x1, [x0]
  44aec0:	ldr	x0, [sp, #56]
  44aec4:	ldrb	w0, [x0]
  44aec8:	and	x0, x0, #0xff
  44aecc:	add	x0, x1, x0
  44aed0:	ldrb	w0, [x0]
  44aed4:	and	x0, x0, #0xff
  44aed8:	ldr	x1, [sp, #56]
  44aedc:	add	x0, x1, x0
  44aee0:	str	x0, [sp, #56]
  44aee4:	ldr	w0, [sp, #52]
  44aee8:	bl	44ad68 <ferror@plt+0x46d58>
  44aeec:	cmp	w0, #0x0
  44aef0:	b.ne	44aea0 <ferror@plt+0x46e90>  // b.any
  44aef4:	ldr	w0, [sp, #52]
  44aef8:	cmp	w0, #0x2d
  44aefc:	b.eq	44aea0 <ferror@plt+0x46e90>  // b.none
  44af00:	ldr	w0, [sp, #44]
  44af04:	cmp	w0, #0x2d
  44af08:	b.ne	44af14 <ferror@plt+0x46f04>  // b.any
  44af0c:	mov	w0, #0x0                   	// #0
  44af10:	b	44af58 <ferror@plt+0x46f48>
  44af14:	ldr	w0, [sp, #52]
  44af18:	cmp	w0, #0x0
  44af1c:	b.eq	44af3c <ferror@plt+0x46f2c>  // b.none
  44af20:	ldr	w0, [sp, #52]
  44af24:	cmp	w0, #0x2e
  44af28:	b.ne	44af48 <ferror@plt+0x46f38>  // b.any
  44af2c:	ldr	x0, [sp, #56]
  44af30:	ldrb	w0, [x0]
  44af34:	cmp	w0, #0x0
  44af38:	b.ne	44af48 <ferror@plt+0x46f38>  // b.any
  44af3c:	ldr	w0, [sp, #48]
  44af40:	bl	44adc0 <ferror@plt+0x46db0>
  44af44:	b	44af58 <ferror@plt+0x46f48>
  44af48:	ldr	w0, [sp, #52]
  44af4c:	cmp	w0, #0x2e
  44af50:	b.eq	44ae44 <ferror@plt+0x46e34>  // b.none
  44af54:	mov	w0, #0x0                   	// #0
  44af58:	ldp	x29, x30, [sp], #64
  44af5c:	ret
  44af60:	stp	x29, x30, [sp, #-96]!
  44af64:	mov	x29, sp
  44af68:	str	x0, [sp, #40]
  44af6c:	str	x1, [sp, #32]
  44af70:	str	x2, [sp, #24]
  44af74:	ldr	x0, [sp, #32]
  44af78:	cmp	x0, #0x0
  44af7c:	b.eq	44af88 <ferror@plt+0x46f78>  // b.none
  44af80:	ldr	x0, [sp, #32]
  44af84:	str	xzr, [x0]
  44af88:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44af8c:	add	x1, x0, #0x4e0
  44af90:	ldr	x0, [sp, #40]
  44af94:	bl	44a77c <ferror@plt+0x4676c>
  44af98:	cmp	w0, #0x0
  44af9c:	b.ne	44afc8 <ferror@plt+0x46fb8>  // b.any
  44afa0:	bl	4493cc <ferror@plt+0x453bc>
  44afa4:	mov	w1, w0
  44afa8:	ldr	x4, [sp, #40]
  44afac:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44afb0:	add	x3, x0, #0x4e8
  44afb4:	mov	w2, #0x4                   	// #4
  44afb8:	ldr	x0, [sp, #24]
  44afbc:	bl	40bfd4 <ferror@plt+0x7fc4>
  44afc0:	mov	x0, #0x0                   	// #0
  44afc4:	b	44b1b4 <ferror@plt+0x471a4>
  44afc8:	ldr	x0, [sp, #40]
  44afcc:	add	x0, x0, #0x5
  44afd0:	str	x0, [sp, #88]
  44afd4:	mov	w1, #0x23                  	// #35
  44afd8:	ldr	x0, [sp, #88]
  44afdc:	bl	403ca0 <strchr@plt>
  44afe0:	cmp	x0, #0x0
  44afe4:	b.eq	44b010 <ferror@plt+0x47000>  // b.none
  44afe8:	bl	4493cc <ferror@plt+0x453bc>
  44afec:	mov	w1, w0
  44aff0:	ldr	x4, [sp, #40]
  44aff4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44aff8:	add	x3, x0, #0x528
  44affc:	mov	w2, #0x4                   	// #4
  44b000:	ldr	x0, [sp, #24]
  44b004:	bl	40bfd4 <ferror@plt+0x7fc4>
  44b008:	mov	x0, #0x0                   	// #0
  44b00c:	b	44b1b4 <ferror@plt+0x471a4>
  44b010:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b014:	add	x1, x0, #0x558
  44b018:	ldr	x0, [sp, #88]
  44b01c:	bl	44a77c <ferror@plt+0x4676c>
  44b020:	cmp	w0, #0x0
  44b024:	b.eq	44b038 <ferror@plt+0x47028>  // b.none
  44b028:	ldr	x0, [sp, #88]
  44b02c:	add	x0, x0, #0x2
  44b030:	str	x0, [sp, #88]
  44b034:	b	44b140 <ferror@plt+0x47130>
  44b038:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b03c:	add	x1, x0, #0x560
  44b040:	ldr	x0, [sp, #88]
  44b044:	bl	44a77c <ferror@plt+0x4676c>
  44b048:	cmp	w0, #0x0
  44b04c:	b.eq	44b140 <ferror@plt+0x47130>  // b.none
  44b050:	ldr	x0, [sp, #88]
  44b054:	add	x0, x0, #0x2
  44b058:	str	x0, [sp, #88]
  44b05c:	ldr	x0, [sp, #88]
  44b060:	str	x0, [sp, #80]
  44b064:	mov	w1, #0x2f                  	// #47
  44b068:	ldr	x0, [sp, #88]
  44b06c:	bl	403ca0 <strchr@plt>
  44b070:	str	x0, [sp, #88]
  44b074:	ldr	x0, [sp, #88]
  44b078:	cmp	x0, #0x0
  44b07c:	b.ne	44b0a8 <ferror@plt+0x47098>  // b.any
  44b080:	bl	4493cc <ferror@plt+0x453bc>
  44b084:	mov	w1, w0
  44b088:	ldr	x4, [sp, #40]
  44b08c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b090:	add	x3, x0, #0x568
  44b094:	mov	w2, #0x4                   	// #4
  44b098:	ldr	x0, [sp, #24]
  44b09c:	bl	40bfd4 <ferror@plt+0x7fc4>
  44b0a0:	mov	x0, #0x0                   	// #0
  44b0a4:	b	44b1b4 <ferror@plt+0x471a4>
  44b0a8:	ldr	x1, [sp, #88]
  44b0ac:	ldr	x0, [sp, #80]
  44b0b0:	sub	x0, x1, x0
  44b0b4:	mov	w1, w0
  44b0b8:	mov	w3, #0x1                   	// #1
  44b0bc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b0c0:	add	x2, x0, #0x4b0
  44b0c4:	ldr	x0, [sp, #80]
  44b0c8:	bl	44aba4 <ferror@plt+0x46b94>
  44b0cc:	str	x0, [sp, #72]
  44b0d0:	ldr	x0, [sp, #72]
  44b0d4:	cmp	x0, #0x0
  44b0d8:	b.eq	44b0ec <ferror@plt+0x470dc>  // b.none
  44b0dc:	ldr	x0, [sp, #72]
  44b0e0:	bl	44ae18 <ferror@plt+0x46e08>
  44b0e4:	cmp	w0, #0x0
  44b0e8:	b.ne	44b11c <ferror@plt+0x4710c>  // b.any
  44b0ec:	ldr	x0, [sp, #72]
  44b0f0:	bl	4185e0 <ferror@plt+0x145d0>
  44b0f4:	bl	4493cc <ferror@plt+0x453bc>
  44b0f8:	mov	w1, w0
  44b0fc:	ldr	x4, [sp, #40]
  44b100:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b104:	add	x3, x0, #0x580
  44b108:	mov	w2, #0x4                   	// #4
  44b10c:	ldr	x0, [sp, #24]
  44b110:	bl	40bfd4 <ferror@plt+0x7fc4>
  44b114:	mov	x0, #0x0                   	// #0
  44b118:	b	44b1b4 <ferror@plt+0x471a4>
  44b11c:	ldr	x0, [sp, #32]
  44b120:	cmp	x0, #0x0
  44b124:	b.eq	44b138 <ferror@plt+0x47128>  // b.none
  44b128:	ldr	x0, [sp, #32]
  44b12c:	ldr	x1, [sp, #72]
  44b130:	str	x1, [x0]
  44b134:	b	44b140 <ferror@plt+0x47130>
  44b138:	ldr	x0, [sp, #72]
  44b13c:	bl	4185e0 <ferror@plt+0x145d0>
  44b140:	mov	w3, #0x0                   	// #0
  44b144:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b148:	add	x2, x0, #0x4b8
  44b14c:	mov	w1, #0xffffffff            	// #-1
  44b150:	ldr	x0, [sp, #88]
  44b154:	bl	44aba4 <ferror@plt+0x46b94>
  44b158:	str	x0, [sp, #64]
  44b15c:	ldr	x0, [sp, #64]
  44b160:	cmp	x0, #0x0
  44b164:	b.ne	44b190 <ferror@plt+0x47180>  // b.any
  44b168:	bl	4493cc <ferror@plt+0x453bc>
  44b16c:	mov	w1, w0
  44b170:	ldr	x4, [sp, #40]
  44b174:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b178:	add	x3, x0, #0x5a8
  44b17c:	mov	w2, #0x4                   	// #4
  44b180:	ldr	x0, [sp, #24]
  44b184:	bl	40bfd4 <ferror@plt+0x7fc4>
  44b188:	mov	x0, #0x0                   	// #0
  44b18c:	b	44b1b4 <ferror@plt+0x471a4>
  44b190:	str	wzr, [sp, #60]
  44b194:	ldrsw	x0, [sp, #60]
  44b198:	ldr	x1, [sp, #64]
  44b19c:	add	x0, x1, x0
  44b1a0:	bl	428d58 <ferror@plt+0x24d48>
  44b1a4:	str	x0, [sp, #48]
  44b1a8:	ldr	x0, [sp, #64]
  44b1ac:	bl	4185e0 <ferror@plt+0x145d0>
  44b1b0:	ldr	x0, [sp, #48]
  44b1b4:	ldp	x29, x30, [sp], #96
  44b1b8:	ret
  44b1bc:	stp	x29, x30, [sp, #-64]!
  44b1c0:	mov	x29, sp
  44b1c4:	str	x0, [sp, #40]
  44b1c8:	str	x1, [sp, #32]
  44b1cc:	str	x2, [sp, #24]
  44b1d0:	ldr	x0, [sp, #40]
  44b1d4:	cmp	x0, #0x0
  44b1d8:	b.ne	44b200 <ferror@plt+0x471f0>  // b.any
  44b1dc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b1e0:	add	x2, x0, #0x5e0
  44b1e4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b1e8:	add	x1, x0, #0x6e0
  44b1ec:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b1f0:	add	x0, x0, #0x250
  44b1f4:	bl	41aa2c <ferror@plt+0x16a1c>
  44b1f8:	mov	x0, #0x0                   	// #0
  44b1fc:	b	44b2a4 <ferror@plt+0x47294>
  44b200:	ldr	x0, [sp, #40]
  44b204:	bl	40e344 <ferror@plt+0xa334>
  44b208:	cmp	w0, #0x0
  44b20c:	b.ne	44b238 <ferror@plt+0x47228>  // b.any
  44b210:	bl	4493cc <ferror@plt+0x453bc>
  44b214:	mov	w1, w0
  44b218:	ldr	x4, [sp, #40]
  44b21c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b220:	add	x3, x0, #0x5f8
  44b224:	mov	w2, #0x5                   	// #5
  44b228:	ldr	x0, [sp, #24]
  44b22c:	bl	40bfd4 <ferror@plt+0x7fc4>
  44b230:	mov	x0, #0x0                   	// #0
  44b234:	b	44b2a4 <ferror@plt+0x47294>
  44b238:	ldr	x0, [sp, #32]
  44b23c:	cmp	x0, #0x0
  44b240:	b.eq	44b290 <ferror@plt+0x47280>  // b.none
  44b244:	mov	x2, #0x0                   	// #0
  44b248:	mov	x1, #0xffffffffffffffff    	// #-1
  44b24c:	ldr	x0, [sp, #32]
  44b250:	bl	43c11c <ferror@plt+0x3810c>
  44b254:	cmp	w0, #0x0
  44b258:	b.eq	44b26c <ferror@plt+0x4725c>  // b.none
  44b25c:	ldr	x0, [sp, #32]
  44b260:	bl	44ae18 <ferror@plt+0x46e08>
  44b264:	cmp	w0, #0x0
  44b268:	b.ne	44b290 <ferror@plt+0x47280>  // b.any
  44b26c:	bl	4493cc <ferror@plt+0x453bc>
  44b270:	mov	w1, w0
  44b274:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b278:	add	x3, x0, #0x628
  44b27c:	mov	w2, #0x1                   	// #1
  44b280:	ldr	x0, [sp, #24]
  44b284:	bl	40c0d8 <ferror@plt+0x80c8>
  44b288:	mov	x0, #0x0                   	// #0
  44b28c:	b	44b2a4 <ferror@plt+0x47294>
  44b290:	ldr	x1, [sp, #40]
  44b294:	ldr	x0, [sp, #32]
  44b298:	bl	44aa68 <ferror@plt+0x46a58>
  44b29c:	str	x0, [sp, #56]
  44b2a0:	ldr	x0, [sp, #56]
  44b2a4:	ldp	x29, x30, [sp], #64
  44b2a8:	ret
  44b2ac:	stp	x29, x30, [sp, #-80]!
  44b2b0:	mov	x29, sp
  44b2b4:	str	x0, [sp, #24]
  44b2b8:	str	wzr, [sp, #44]
  44b2bc:	str	xzr, [sp, #72]
  44b2c0:	ldr	x0, [sp, #24]
  44b2c4:	str	x0, [sp, #56]
  44b2c8:	b	44b440 <ferror@plt+0x47430>
  44b2cc:	ldr	x0, [sp, #56]
  44b2d0:	ldrb	w0, [x0]
  44b2d4:	cmp	w0, #0x23
  44b2d8:	b.eq	44b418 <ferror@plt+0x47408>  // b.none
  44b2dc:	b	44b2ec <ferror@plt+0x472dc>
  44b2e0:	ldr	x0, [sp, #56]
  44b2e4:	add	x0, x0, #0x1
  44b2e8:	str	x0, [sp, #56]
  44b2ec:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  44b2f0:	add	x0, x0, #0xf8
  44b2f4:	ldr	x1, [x0]
  44b2f8:	ldr	x0, [sp, #56]
  44b2fc:	ldrb	w0, [x0]
  44b300:	and	x0, x0, #0xff
  44b304:	lsl	x0, x0, #1
  44b308:	add	x0, x1, x0
  44b30c:	ldrh	w0, [x0]
  44b310:	and	w0, w0, #0x100
  44b314:	cmp	w0, #0x0
  44b318:	b.ne	44b2e0 <ferror@plt+0x472d0>  // b.any
  44b31c:	ldr	x0, [sp, #56]
  44b320:	str	x0, [sp, #48]
  44b324:	b	44b334 <ferror@plt+0x47324>
  44b328:	ldr	x0, [sp, #48]
  44b32c:	add	x0, x0, #0x1
  44b330:	str	x0, [sp, #48]
  44b334:	ldr	x0, [sp, #48]
  44b338:	ldrb	w0, [x0]
  44b33c:	cmp	w0, #0x0
  44b340:	b.eq	44b364 <ferror@plt+0x47354>  // b.none
  44b344:	ldr	x0, [sp, #48]
  44b348:	ldrb	w0, [x0]
  44b34c:	cmp	w0, #0xa
  44b350:	b.eq	44b364 <ferror@plt+0x47354>  // b.none
  44b354:	ldr	x0, [sp, #48]
  44b358:	ldrb	w0, [x0]
  44b35c:	cmp	w0, #0xd
  44b360:	b.ne	44b328 <ferror@plt+0x47318>  // b.any
  44b364:	ldr	x1, [sp, #48]
  44b368:	ldr	x0, [sp, #56]
  44b36c:	cmp	x1, x0
  44b370:	b.ls	44b418 <ferror@plt+0x47408>  // b.plast
  44b374:	ldr	x0, [sp, #48]
  44b378:	sub	x0, x0, #0x1
  44b37c:	str	x0, [sp, #48]
  44b380:	b	44b390 <ferror@plt+0x47380>
  44b384:	ldr	x0, [sp, #48]
  44b388:	sub	x0, x0, #0x1
  44b38c:	str	x0, [sp, #48]
  44b390:	ldr	x1, [sp, #48]
  44b394:	ldr	x0, [sp, #56]
  44b398:	cmp	x1, x0
  44b39c:	b.ls	44b3d0 <ferror@plt+0x473c0>  // b.plast
  44b3a0:	adrp	x0, 459000 <ferror@plt+0x54ff0>
  44b3a4:	add	x0, x0, #0xf8
  44b3a8:	ldr	x1, [x0]
  44b3ac:	ldr	x0, [sp, #48]
  44b3b0:	ldrb	w0, [x0]
  44b3b4:	and	x0, x0, #0xff
  44b3b8:	lsl	x0, x0, #1
  44b3bc:	add	x0, x1, x0
  44b3c0:	ldrh	w0, [x0]
  44b3c4:	and	w0, w0, #0x100
  44b3c8:	cmp	w0, #0x0
  44b3cc:	b.ne	44b384 <ferror@plt+0x47374>  // b.any
  44b3d0:	ldr	x1, [sp, #48]
  44b3d4:	ldr	x0, [sp, #56]
  44b3d8:	cmp	x1, x0
  44b3dc:	b.ls	44b418 <ferror@plt+0x47408>  // b.plast
  44b3e0:	ldr	x1, [sp, #48]
  44b3e4:	ldr	x0, [sp, #56]
  44b3e8:	sub	x0, x1, x0
  44b3ec:	add	x0, x0, #0x1
  44b3f0:	mov	x1, x0
  44b3f4:	ldr	x0, [sp, #56]
  44b3f8:	bl	428e04 <ferror@plt+0x24df4>
  44b3fc:	mov	x1, x0
  44b400:	ldr	x0, [sp, #72]
  44b404:	bl	427c20 <ferror@plt+0x23c10>
  44b408:	str	x0, [sp, #72]
  44b40c:	ldr	w0, [sp, #44]
  44b410:	add	w0, w0, #0x1
  44b414:	str	w0, [sp, #44]
  44b418:	mov	w1, #0xa                   	// #10
  44b41c:	ldr	x0, [sp, #56]
  44b420:	bl	403ca0 <strchr@plt>
  44b424:	str	x0, [sp, #56]
  44b428:	ldr	x0, [sp, #56]
  44b42c:	cmp	x0, #0x0
  44b430:	b.eq	44b440 <ferror@plt+0x47430>  // b.none
  44b434:	ldr	x0, [sp, #56]
  44b438:	add	x0, x0, #0x1
  44b43c:	str	x0, [sp, #56]
  44b440:	ldr	x0, [sp, #56]
  44b444:	cmp	x0, #0x0
  44b448:	b.ne	44b2cc <ferror@plt+0x472bc>  // b.any
  44b44c:	ldr	w0, [sp, #44]
  44b450:	add	w0, w0, #0x1
  44b454:	sxtw	x0, w0
  44b458:	mov	x1, #0x8                   	// #8
  44b45c:	bl	418798 <ferror@plt+0x14788>
  44b460:	str	x0, [sp, #32]
  44b464:	ldr	w0, [sp, #44]
  44b468:	sub	w1, w0, #0x1
  44b46c:	str	w1, [sp, #44]
  44b470:	sxtw	x0, w0
  44b474:	lsl	x0, x0, #3
  44b478:	ldr	x1, [sp, #32]
  44b47c:	add	x0, x1, x0
  44b480:	str	xzr, [x0]
  44b484:	ldr	x0, [sp, #72]
  44b488:	str	x0, [sp, #64]
  44b48c:	b	44b4c4 <ferror@plt+0x474b4>
  44b490:	ldr	w0, [sp, #44]
  44b494:	sub	w1, w0, #0x1
  44b498:	str	w1, [sp, #44]
  44b49c:	sxtw	x0, w0
  44b4a0:	lsl	x0, x0, #3
  44b4a4:	ldr	x1, [sp, #32]
  44b4a8:	add	x0, x1, x0
  44b4ac:	ldr	x1, [sp, #64]
  44b4b0:	ldr	x1, [x1]
  44b4b4:	str	x1, [x0]
  44b4b8:	ldr	x0, [sp, #64]
  44b4bc:	ldr	x0, [x0, #8]
  44b4c0:	str	x0, [sp, #64]
  44b4c4:	ldr	x0, [sp, #64]
  44b4c8:	cmp	x0, #0x0
  44b4cc:	b.ne	44b490 <ferror@plt+0x47480>  // b.any
  44b4d0:	ldr	x0, [sp, #72]
  44b4d4:	bl	427b38 <ferror@plt+0x23b28>
  44b4d8:	ldr	x0, [sp, #32]
  44b4dc:	ldp	x29, x30, [sp], #80
  44b4e0:	ret
  44b4e4:	stp	x29, x30, [sp, #-48]!
  44b4e8:	mov	x29, sp
  44b4ec:	str	x0, [sp, #24]
  44b4f0:	ldr	x0, [sp, #24]
  44b4f4:	cmp	x0, #0x0
  44b4f8:	b.ne	44b520 <ferror@plt+0x47510>  // b.any
  44b4fc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b500:	add	x2, x0, #0x5e0
  44b504:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b508:	add	x1, x0, #0x6f8
  44b50c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b510:	add	x0, x0, #0x250
  44b514:	bl	41aa2c <ferror@plt+0x16a1c>
  44b518:	mov	x0, #0x0                   	// #0
  44b51c:	b	44b544 <ferror@plt+0x47534>
  44b520:	ldr	x0, [sp, #24]
  44b524:	bl	40e494 <ferror@plt+0xa484>
  44b528:	str	x0, [sp, #40]
  44b52c:	ldr	x0, [sp, #40]
  44b530:	bl	44b54c <ferror@plt+0x4753c>
  44b534:	str	x0, [sp, #32]
  44b538:	ldr	x0, [sp, #40]
  44b53c:	bl	4185e0 <ferror@plt+0x145d0>
  44b540:	ldr	x0, [sp, #32]
  44b544:	ldp	x29, x30, [sp], #48
  44b548:	ret
  44b54c:	stp	x29, x30, [sp, #-64]!
  44b550:	mov	x29, sp
  44b554:	str	x0, [sp, #24]
  44b558:	str	xzr, [sp, #48]
  44b55c:	add	x0, sp, #0x20
  44b560:	bl	44a350 <ferror@plt+0x46340>
  44b564:	str	w0, [sp, #44]
  44b568:	ldr	w0, [sp, #44]
  44b56c:	cmp	w0, #0x0
  44b570:	b.eq	44b598 <ferror@plt+0x47588>  // b.none
  44b574:	mov	x2, #0x0                   	// #0
  44b578:	mov	x1, #0xffffffffffffffff    	// #-1
  44b57c:	ldr	x0, [sp, #24]
  44b580:	bl	43c11c <ferror@plt+0x3810c>
  44b584:	cmp	w0, #0x0
  44b588:	b.eq	44b598 <ferror@plt+0x47588>  // b.none
  44b58c:	ldr	x0, [sp, #24]
  44b590:	bl	428d58 <ferror@plt+0x24d48>
  44b594:	str	x0, [sp, #48]
  44b598:	ldr	x0, [sp, #48]
  44b59c:	cmp	x0, #0x0
  44b5a0:	b.ne	44b634 <ferror@plt+0x47624>  // b.any
  44b5a4:	ldr	w0, [sp, #44]
  44b5a8:	cmp	w0, #0x0
  44b5ac:	cset	w0, ne  // ne = any
  44b5b0:	and	w0, w0, #0xff
  44b5b4:	str	w0, [sp, #60]
  44b5b8:	b	44b610 <ferror@plt+0x47600>
  44b5bc:	ldr	x1, [sp, #32]
  44b5c0:	ldrsw	x0, [sp, #60]
  44b5c4:	lsl	x0, x0, #3
  44b5c8:	add	x0, x1, x0
  44b5cc:	ldr	x0, [x0]
  44b5d0:	mov	x6, #0x0                   	// #0
  44b5d4:	mov	x5, #0x0                   	// #0
  44b5d8:	mov	x4, #0x0                   	// #0
  44b5dc:	mov	x3, x0
  44b5e0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b5e4:	add	x2, x0, #0x318
  44b5e8:	mov	x1, #0xffffffffffffffff    	// #-1
  44b5ec:	ldr	x0, [sp, #24]
  44b5f0:	bl	449a50 <ferror@plt+0x45a40>
  44b5f4:	str	x0, [sp, #48]
  44b5f8:	ldr	x0, [sp, #48]
  44b5fc:	cmp	x0, #0x0
  44b600:	b.ne	44b630 <ferror@plt+0x47620>  // b.any
  44b604:	ldr	w0, [sp, #60]
  44b608:	add	w0, w0, #0x1
  44b60c:	str	w0, [sp, #60]
  44b610:	ldr	x1, [sp, #32]
  44b614:	ldrsw	x0, [sp, #60]
  44b618:	lsl	x0, x0, #3
  44b61c:	add	x0, x1, x0
  44b620:	ldr	x0, [x0]
  44b624:	cmp	x0, #0x0
  44b628:	b.ne	44b5bc <ferror@plt+0x475ac>  // b.any
  44b62c:	b	44b634 <ferror@plt+0x47624>
  44b630:	nop
  44b634:	ldr	x0, [sp, #48]
  44b638:	cmp	x0, #0x0
  44b63c:	b.ne	44b64c <ferror@plt+0x4763c>  // b.any
  44b640:	ldr	x0, [sp, #24]
  44b644:	bl	43c304 <ferror@plt+0x382f4>
  44b648:	str	x0, [sp, #48]
  44b64c:	ldr	x0, [sp, #48]
  44b650:	ldp	x29, x30, [sp], #64
  44b654:	ret
  44b658:	stp	x29, x30, [sp, #-32]!
  44b65c:	mov	x29, sp
  44b660:	str	x0, [sp, #24]
  44b664:	ldr	x0, [sp, #24]
  44b668:	mov	w1, #0x1                   	// #1
  44b66c:	str	w1, [x0]
  44b670:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b674:	add	x0, x0, #0x718
  44b678:	bl	428d58 <ferror@plt+0x24d48>
  44b67c:	mov	x1, x0
  44b680:	ldr	x0, [sp, #24]
  44b684:	str	x1, [x0, #16]
  44b688:	ldr	x0, [sp, #24]
  44b68c:	str	xzr, [x0, #40]
  44b690:	ldr	x0, [sp, #24]
  44b694:	str	wzr, [x0, #48]
  44b698:	ldr	x0, [sp, #24]
  44b69c:	mov	x1, #0x400                 	// #1024
  44b6a0:	str	x1, [x0, #56]
  44b6a4:	ldr	x0, [sp, #24]
  44b6a8:	mov	x1, #0xffffffffffffffff    	// #-1
  44b6ac:	str	x1, [x0, #24]
  44b6b0:	ldr	x0, [sp, #24]
  44b6b4:	mov	x1, #0xffffffffffffffff    	// #-1
  44b6b8:	str	x1, [x0, #32]
  44b6bc:	ldr	x0, [sp, #24]
  44b6c0:	str	xzr, [x0, #64]
  44b6c4:	ldr	x0, [sp, #24]
  44b6c8:	str	xzr, [x0, #72]
  44b6cc:	ldr	x0, [sp, #24]
  44b6d0:	str	xzr, [x0, #80]
  44b6d4:	ldr	x0, [sp, #24]
  44b6d8:	strb	wzr, [x0, #88]
  44b6dc:	ldr	x0, [sp, #24]
  44b6e0:	ldrb	w1, [x0, #94]
  44b6e4:	orr	w1, w1, #0x1
  44b6e8:	strb	w1, [x0, #94]
  44b6ec:	ldr	x0, [sp, #24]
  44b6f0:	ldrb	w1, [x0, #94]
  44b6f4:	and	w1, w1, #0xfffffffd
  44b6f8:	strb	w1, [x0, #94]
  44b6fc:	ldr	x0, [sp, #24]
  44b700:	ldrb	w1, [x0, #94]
  44b704:	and	w1, w1, #0xfffffffb
  44b708:	strb	w1, [x0, #94]
  44b70c:	nop
  44b710:	ldp	x29, x30, [sp], #32
  44b714:	ret
  44b718:	stp	x29, x30, [sp, #-32]!
  44b71c:	mov	x29, sp
  44b720:	str	x0, [sp, #24]
  44b724:	ldr	x0, [sp, #24]
  44b728:	cmp	x0, #0x0
  44b72c:	b.ne	44b754 <ferror@plt+0x47744>  // b.any
  44b730:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b734:	add	x2, x0, #0x720
  44b738:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44b73c:	add	x1, x0, #0x298
  44b740:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b744:	add	x0, x0, #0x730
  44b748:	bl	41aa2c <ferror@plt+0x16a1c>
  44b74c:	mov	x0, #0x0                   	// #0
  44b750:	b	44b770 <ferror@plt+0x47760>
  44b754:	ldr	x0, [sp, #24]
  44b758:	ldxr	w1, [x0]
  44b75c:	add	w1, w1, #0x1
  44b760:	stlxr	w2, w1, [x0]
  44b764:	cbnz	w2, 44b758 <ferror@plt+0x47748>
  44b768:	dmb	ish
  44b76c:	ldr	x0, [sp, #24]
  44b770:	ldp	x29, x30, [sp], #32
  44b774:	ret
  44b778:	stp	x29, x30, [sp, #-48]!
  44b77c:	mov	x29, sp
  44b780:	str	x0, [sp, #24]
  44b784:	ldr	x0, [sp, #24]
  44b788:	cmp	x0, #0x0
  44b78c:	b.ne	44b7b0 <ferror@plt+0x477a0>  // b.any
  44b790:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b794:	add	x2, x0, #0x720
  44b798:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44b79c:	add	x1, x0, #0x2b0
  44b7a0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b7a4:	add	x0, x0, #0x730
  44b7a8:	bl	41aa2c <ferror@plt+0x16a1c>
  44b7ac:	b	44b8dc <ferror@plt+0x478cc>
  44b7b0:	ldr	x0, [sp, #24]
  44b7b4:	ldxr	w1, [x0]
  44b7b8:	sub	w2, w1, #0x1
  44b7bc:	stlxr	w3, w2, [x0]
  44b7c0:	cbnz	w3, 44b7b4 <ferror@plt+0x477a4>
  44b7c4:	dmb	ish
  44b7c8:	cmp	w1, #0x1
  44b7cc:	cset	w0, eq  // eq = none
  44b7d0:	and	w0, w0, #0xff
  44b7d4:	str	w0, [sp, #44]
  44b7d8:	ldr	w0, [sp, #44]
  44b7dc:	cmp	w0, #0x0
  44b7e0:	b.eq	44b8dc <ferror@plt+0x478cc>  // b.none
  44b7e4:	ldr	x0, [sp, #24]
  44b7e8:	ldrb	w0, [x0, #94]
  44b7ec:	and	w0, w0, #0x4
  44b7f0:	and	w0, w0, #0xff
  44b7f4:	cmp	w0, #0x0
  44b7f8:	b.eq	44b810 <ferror@plt+0x47800>  // b.none
  44b7fc:	mov	x2, #0x0                   	// #0
  44b800:	mov	w1, #0x1                   	// #1
  44b804:	ldr	x0, [sp, #24]
  44b808:	bl	44bdd8 <ferror@plt+0x47dc8>
  44b80c:	b	44b818 <ferror@plt+0x47808>
  44b810:	ldr	x0, [sp, #24]
  44b814:	bl	44bfd4 <ferror@plt+0x47fc4>
  44b818:	ldr	x0, [sp, #24]
  44b81c:	ldr	x0, [x0, #16]
  44b820:	bl	4185e0 <ferror@plt+0x145d0>
  44b824:	ldr	x0, [sp, #24]
  44b828:	ldr	x0, [x0, #24]
  44b82c:	cmn	x0, #0x1
  44b830:	b.eq	44b840 <ferror@plt+0x47830>  // b.none
  44b834:	ldr	x0, [sp, #24]
  44b838:	ldr	x0, [x0, #24]
  44b83c:	bl	44962c <ferror@plt+0x4561c>
  44b840:	ldr	x0, [sp, #24]
  44b844:	ldr	x0, [x0, #32]
  44b848:	cmn	x0, #0x1
  44b84c:	b.eq	44b85c <ferror@plt+0x4784c>  // b.none
  44b850:	ldr	x0, [sp, #24]
  44b854:	ldr	x0, [x0, #32]
  44b858:	bl	44962c <ferror@plt+0x4561c>
  44b85c:	ldr	x0, [sp, #24]
  44b860:	ldr	x0, [x0, #40]
  44b864:	bl	4185e0 <ferror@plt+0x145d0>
  44b868:	ldr	x0, [sp, #24]
  44b86c:	ldr	x0, [x0, #64]
  44b870:	cmp	x0, #0x0
  44b874:	b.eq	44b888 <ferror@plt+0x47878>  // b.none
  44b878:	ldr	x0, [sp, #24]
  44b87c:	ldr	x0, [x0, #64]
  44b880:	mov	w1, #0x1                   	// #1
  44b884:	bl	42bf2c <ferror@plt+0x27f1c>
  44b888:	ldr	x0, [sp, #24]
  44b88c:	ldr	x0, [x0, #80]
  44b890:	cmp	x0, #0x0
  44b894:	b.eq	44b8a8 <ferror@plt+0x47898>  // b.none
  44b898:	ldr	x0, [sp, #24]
  44b89c:	ldr	x0, [x0, #80]
  44b8a0:	mov	w1, #0x1                   	// #1
  44b8a4:	bl	42bf2c <ferror@plt+0x27f1c>
  44b8a8:	ldr	x0, [sp, #24]
  44b8ac:	ldr	x0, [x0, #72]
  44b8b0:	cmp	x0, #0x0
  44b8b4:	b.eq	44b8c8 <ferror@plt+0x478b8>  // b.none
  44b8b8:	ldr	x0, [sp, #24]
  44b8bc:	ldr	x0, [x0, #72]
  44b8c0:	mov	w1, #0x1                   	// #1
  44b8c4:	bl	42bf2c <ferror@plt+0x27f1c>
  44b8c8:	ldr	x0, [sp, #24]
  44b8cc:	ldr	x0, [x0, #8]
  44b8d0:	ldr	x1, [x0, #40]
  44b8d4:	ldr	x0, [sp, #24]
  44b8d8:	blr	x1
  44b8dc:	ldp	x29, x30, [sp], #48
  44b8e0:	ret
  44b8e4:	stp	x29, x30, [sp, #-48]!
  44b8e8:	mov	x29, sp
  44b8ec:	str	x19, [sp, #16]
  44b8f0:	str	w0, [sp, #44]
  44b8f4:	str	x1, [sp, #32]
  44b8f8:	ldr	w0, [sp, #44]
  44b8fc:	cmp	w0, #0x3
  44b900:	b.eq	44b934 <ferror@plt+0x47924>  // b.none
  44b904:	ldr	w0, [sp, #44]
  44b908:	cmp	w0, #0x3
  44b90c:	b.hi	44b9a8 <ferror@plt+0x47998>  // b.pmore
  44b910:	ldr	w0, [sp, #44]
  44b914:	cmp	w0, #0x0
  44b918:	b.eq	44b93c <ferror@plt+0x4792c>  // b.none
  44b91c:	ldr	w0, [sp, #44]
  44b920:	sub	w0, w0, #0x1
  44b924:	cmp	w0, #0x1
  44b928:	b.hi	44b9a8 <ferror@plt+0x47998>  // b.pmore
  44b92c:	mov	w0, #0x0                   	// #0
  44b930:	b	44b9cc <ferror@plt+0x479bc>
  44b934:	mov	w0, #0x1                   	// #1
  44b938:	b	44b9cc <ferror@plt+0x479bc>
  44b93c:	ldr	x0, [sp, #32]
  44b940:	cmp	x0, #0x0
  44b944:	b.ne	44b96c <ferror@plt+0x4795c>  // b.any
  44b948:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b94c:	add	x2, x0, #0x738
  44b950:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44b954:	add	x1, x0, #0x2c8
  44b958:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b95c:	add	x0, x0, #0x730
  44b960:	bl	41aa2c <ferror@plt+0x16a1c>
  44b964:	mov	w0, #0x3                   	// #3
  44b968:	b	44b9cc <ferror@plt+0x479bc>
  44b96c:	ldr	x0, [sp, #32]
  44b970:	ldr	w19, [x0]
  44b974:	bl	450404 <ferror@plt+0x4c3f4>
  44b978:	cmp	w19, w0
  44b97c:	b.eq	44b988 <ferror@plt+0x47978>  // b.none
  44b980:	mov	w0, #0x3                   	// #3
  44b984:	b	44b9cc <ferror@plt+0x479bc>
  44b988:	ldr	x0, [sp, #32]
  44b98c:	ldr	w0, [x0, #4]
  44b990:	cmp	w0, #0x1
  44b994:	b.ne	44b9a0 <ferror@plt+0x47990>  // b.any
  44b998:	mov	w0, #0x2                   	// #2
  44b99c:	b	44b9cc <ferror@plt+0x479bc>
  44b9a0:	mov	w0, #0x3                   	// #3
  44b9a4:	b	44b9cc <ferror@plt+0x479bc>
  44b9a8:	mov	x4, #0x0                   	// #0
  44b9ac:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44b9b0:	add	x3, x0, #0x2e8
  44b9b4:	mov	w2, #0x128                 	// #296
  44b9b8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b9bc:	add	x1, x0, #0x748
  44b9c0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44b9c4:	add	x0, x0, #0x730
  44b9c8:	bl	4319d8 <ferror@plt+0x2d9c8>
  44b9cc:	ldr	x19, [sp, #16]
  44b9d0:	ldp	x29, x30, [sp], #48
  44b9d4:	ret
  44b9d8:	stp	x29, x30, [sp, #-64]!
  44b9dc:	mov	x29, sp
  44b9e0:	str	x0, [sp, #40]
  44b9e4:	str	x1, [sp, #32]
  44b9e8:	str	x2, [sp, #24]
  44b9ec:	str	x3, [sp, #16]
  44b9f0:	str	xzr, [sp, #48]
  44b9f4:	ldr	x0, [sp, #40]
  44b9f8:	cmp	x0, #0x0
  44b9fc:	b.ne	44ba24 <ferror@plt+0x47a14>  // b.any
  44ba00:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ba04:	add	x2, x0, #0x720
  44ba08:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ba0c:	add	x1, x0, #0x308
  44ba10:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ba14:	add	x0, x0, #0x730
  44ba18:	bl	41aa2c <ferror@plt+0x16a1c>
  44ba1c:	mov	w0, #0x3                   	// #3
  44ba20:	b	44bb04 <ferror@plt+0x47af4>
  44ba24:	ldr	x0, [sp, #16]
  44ba28:	cmp	x0, #0x0
  44ba2c:	b.ne	44ba54 <ferror@plt+0x47a44>  // b.any
  44ba30:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ba34:	add	x2, x0, #0x758
  44ba38:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ba3c:	add	x1, x0, #0x308
  44ba40:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ba44:	add	x0, x0, #0x730
  44ba48:	bl	41aa2c <ferror@plt+0x16a1c>
  44ba4c:	mov	w0, #0x3                   	// #3
  44ba50:	b	44bb04 <ferror@plt+0x47af4>
  44ba54:	ldr	x0, [sp, #24]
  44ba58:	cmp	x0, #0x0
  44ba5c:	b.ne	44ba7c <ferror@plt+0x47a6c>  // b.any
  44ba60:	ldr	x0, [sp, #16]
  44ba64:	cmp	x0, #0x0
  44ba68:	b.eq	44ba74 <ferror@plt+0x47a64>  // b.none
  44ba6c:	ldr	x0, [sp, #16]
  44ba70:	str	xzr, [x0]
  44ba74:	mov	w0, #0x0                   	// #0
  44ba78:	b	44bb04 <ferror@plt+0x47af4>
  44ba7c:	ldr	x0, [sp, #32]
  44ba80:	cmp	x0, #0x0
  44ba84:	b.ne	44baac <ferror@plt+0x47a9c>  // b.any
  44ba88:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ba8c:	add	x2, x0, #0x770
  44ba90:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ba94:	add	x1, x0, #0x308
  44ba98:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ba9c:	add	x0, x0, #0x730
  44baa0:	bl	41aa2c <ferror@plt+0x16a1c>
  44baa4:	mov	w0, #0x3                   	// #3
  44baa8:	b	44bb04 <ferror@plt+0x47af4>
  44baac:	ldr	x0, [sp, #40]
  44bab0:	ldr	x0, [x0, #8]
  44bab4:	ldr	x5, [x0]
  44bab8:	add	x0, sp, #0x30
  44babc:	mov	x4, x0
  44bac0:	ldr	x3, [sp, #16]
  44bac4:	ldr	x2, [sp, #24]
  44bac8:	ldr	x1, [sp, #32]
  44bacc:	ldr	x0, [sp, #40]
  44bad0:	blr	x5
  44bad4:	str	w0, [sp, #60]
  44bad8:	ldr	x0, [sp, #48]
  44badc:	mov	x1, x0
  44bae0:	ldr	w0, [sp, #60]
  44bae4:	bl	44b8e4 <ferror@plt+0x478d4>
  44bae8:	str	w0, [sp, #56]
  44baec:	ldr	x0, [sp, #48]
  44baf0:	cmp	x0, #0x0
  44baf4:	b.eq	44bb00 <ferror@plt+0x47af0>  // b.none
  44baf8:	ldr	x0, [sp, #48]
  44bafc:	bl	40be38 <ferror@plt+0x7e28>
  44bb00:	ldr	w0, [sp, #56]
  44bb04:	ldp	x29, x30, [sp], #64
  44bb08:	ret
  44bb0c:	stp	x29, x30, [sp, #-64]!
  44bb10:	mov	x29, sp
  44bb14:	str	x0, [sp, #40]
  44bb18:	str	x1, [sp, #32]
  44bb1c:	str	x2, [sp, #24]
  44bb20:	str	x3, [sp, #16]
  44bb24:	str	xzr, [sp, #48]
  44bb28:	ldr	x0, [sp, #40]
  44bb2c:	cmp	x0, #0x0
  44bb30:	b.ne	44bb58 <ferror@plt+0x47b48>  // b.any
  44bb34:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bb38:	add	x2, x0, #0x720
  44bb3c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44bb40:	add	x1, x0, #0x320
  44bb44:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bb48:	add	x0, x0, #0x730
  44bb4c:	bl	41aa2c <ferror@plt+0x16a1c>
  44bb50:	mov	w0, #0x3                   	// #3
  44bb54:	b	44bbe0 <ferror@plt+0x47bd0>
  44bb58:	ldr	x0, [sp, #16]
  44bb5c:	cmp	x0, #0x0
  44bb60:	b.ne	44bb88 <ferror@plt+0x47b78>  // b.any
  44bb64:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bb68:	add	x2, x0, #0x780
  44bb6c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44bb70:	add	x1, x0, #0x320
  44bb74:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bb78:	add	x0, x0, #0x730
  44bb7c:	bl	41aa2c <ferror@plt+0x16a1c>
  44bb80:	mov	w0, #0x3                   	// #3
  44bb84:	b	44bbe0 <ferror@plt+0x47bd0>
  44bb88:	ldr	x0, [sp, #40]
  44bb8c:	ldr	x0, [x0, #8]
  44bb90:	ldr	x5, [x0, #8]
  44bb94:	add	x0, sp, #0x30
  44bb98:	mov	x4, x0
  44bb9c:	ldr	x3, [sp, #16]
  44bba0:	ldr	x2, [sp, #24]
  44bba4:	ldr	x1, [sp, #32]
  44bba8:	ldr	x0, [sp, #40]
  44bbac:	blr	x5
  44bbb0:	str	w0, [sp, #60]
  44bbb4:	ldr	x0, [sp, #48]
  44bbb8:	mov	x1, x0
  44bbbc:	ldr	w0, [sp, #60]
  44bbc0:	bl	44b8e4 <ferror@plt+0x478d4>
  44bbc4:	str	w0, [sp, #56]
  44bbc8:	ldr	x0, [sp, #48]
  44bbcc:	cmp	x0, #0x0
  44bbd0:	b.eq	44bbdc <ferror@plt+0x47bcc>  // b.none
  44bbd4:	ldr	x0, [sp, #48]
  44bbd8:	bl	40be38 <ferror@plt+0x7e28>
  44bbdc:	ldr	w0, [sp, #56]
  44bbe0:	ldp	x29, x30, [sp], #64
  44bbe4:	ret
  44bbe8:	stp	x29, x30, [sp, #-64]!
  44bbec:	mov	x29, sp
  44bbf0:	str	x0, [sp, #40]
  44bbf4:	str	x1, [sp, #32]
  44bbf8:	str	w2, [sp, #28]
  44bbfc:	str	xzr, [sp, #48]
  44bc00:	ldr	x0, [sp, #40]
  44bc04:	cmp	x0, #0x0
  44bc08:	b.ne	44bc30 <ferror@plt+0x47c20>  // b.any
  44bc0c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bc10:	add	x2, x0, #0x720
  44bc14:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44bc18:	add	x1, x0, #0x338
  44bc1c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bc20:	add	x0, x0, #0x730
  44bc24:	bl	41aa2c <ferror@plt+0x16a1c>
  44bc28:	mov	w0, #0x3                   	// #3
  44bc2c:	b	44bcf0 <ferror@plt+0x47ce0>
  44bc30:	ldr	x0, [sp, #40]
  44bc34:	ldrb	w0, [x0, #94]
  44bc38:	and	w0, w0, #0x20
  44bc3c:	and	w0, w0, #0xff
  44bc40:	cmp	w0, #0x0
  44bc44:	b.ne	44bc6c <ferror@plt+0x47c5c>  // b.any
  44bc48:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bc4c:	add	x2, x0, #0x798
  44bc50:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44bc54:	add	x1, x0, #0x338
  44bc58:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bc5c:	add	x0, x0, #0x730
  44bc60:	bl	41aa2c <ferror@plt+0x16a1c>
  44bc64:	mov	w0, #0x3                   	// #3
  44bc68:	b	44bcf0 <ferror@plt+0x47ce0>
  44bc6c:	ldr	w0, [sp, #28]
  44bc70:	cmp	w0, #0x2
  44bc74:	b.ls	44bc98 <ferror@plt+0x47c88>  // b.plast
  44bc78:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bc7c:	add	x2, x0, #0x7b0
  44bc80:	mov	w1, #0x10                  	// #16
  44bc84:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bc88:	add	x0, x0, #0x730
  44bc8c:	bl	41a980 <ferror@plt+0x16970>
  44bc90:	mov	w0, #0x3                   	// #3
  44bc94:	b	44bcf0 <ferror@plt+0x47ce0>
  44bc98:	nop
  44bc9c:	ldr	x0, [sp, #40]
  44bca0:	ldr	x0, [x0, #8]
  44bca4:	ldr	x4, [x0, #16]
  44bca8:	add	x0, sp, #0x30
  44bcac:	mov	x3, x0
  44bcb0:	ldr	w2, [sp, #28]
  44bcb4:	ldr	x1, [sp, #32]
  44bcb8:	ldr	x0, [sp, #40]
  44bcbc:	blr	x4
  44bcc0:	str	w0, [sp, #60]
  44bcc4:	ldr	x0, [sp, #48]
  44bcc8:	mov	x1, x0
  44bccc:	ldr	w0, [sp, #60]
  44bcd0:	bl	44b8e4 <ferror@plt+0x478d4>
  44bcd4:	str	w0, [sp, #56]
  44bcd8:	ldr	x0, [sp, #48]
  44bcdc:	cmp	x0, #0x0
  44bce0:	b.eq	44bcec <ferror@plt+0x47cdc>  // b.none
  44bce4:	ldr	x0, [sp, #48]
  44bce8:	bl	40be38 <ferror@plt+0x7e28>
  44bcec:	ldr	w0, [sp, #56]
  44bcf0:	ldp	x29, x30, [sp], #64
  44bcf4:	ret
  44bcf8:	stp	x29, x30, [sp, #-48]!
  44bcfc:	mov	x29, sp
  44bd00:	str	x0, [sp, #24]
  44bd04:	str	xzr, [sp, #40]
  44bd08:	ldr	x0, [sp, #24]
  44bd0c:	cmp	x0, #0x0
  44bd10:	b.ne	44bd34 <ferror@plt+0x47d24>  // b.any
  44bd14:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bd18:	add	x2, x0, #0x720
  44bd1c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44bd20:	add	x1, x0, #0x350
  44bd24:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bd28:	add	x0, x0, #0x730
  44bd2c:	bl	41aa2c <ferror@plt+0x16a1c>
  44bd30:	b	44bdd0 <ferror@plt+0x47dc0>
  44bd34:	ldr	x0, [sp, #24]
  44bd38:	bl	44bfd4 <ferror@plt+0x47fc4>
  44bd3c:	ldr	x0, [sp, #24]
  44bd40:	ldr	x0, [x0, #8]
  44bd44:	ldr	x2, [x0, #24]
  44bd48:	add	x0, sp, #0x28
  44bd4c:	mov	x1, x0
  44bd50:	ldr	x0, [sp, #24]
  44bd54:	blr	x2
  44bd58:	ldr	x0, [sp, #40]
  44bd5c:	cmp	x0, #0x0
  44bd60:	b.eq	44bd90 <ferror@plt+0x47d80>  // b.none
  44bd64:	ldr	x0, [sp, #40]
  44bd68:	ldr	x0, [x0, #8]
  44bd6c:	mov	x3, x0
  44bd70:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bd74:	add	x2, x0, #0x7d8
  44bd78:	mov	w1, #0x10                  	// #16
  44bd7c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bd80:	add	x0, x0, #0x730
  44bd84:	bl	41a980 <ferror@plt+0x16970>
  44bd88:	ldr	x0, [sp, #40]
  44bd8c:	bl	40be38 <ferror@plt+0x7e28>
  44bd90:	ldr	x0, [sp, #24]
  44bd94:	ldrb	w1, [x0, #94]
  44bd98:	and	w1, w1, #0xfffffffb
  44bd9c:	strb	w1, [x0, #94]
  44bda0:	ldr	x0, [sp, #24]
  44bda4:	ldrb	w1, [x0, #94]
  44bda8:	and	w1, w1, #0xfffffff7
  44bdac:	strb	w1, [x0, #94]
  44bdb0:	ldr	x0, [sp, #24]
  44bdb4:	ldrb	w1, [x0, #94]
  44bdb8:	and	w1, w1, #0xffffffef
  44bdbc:	strb	w1, [x0, #94]
  44bdc0:	ldr	x0, [sp, #24]
  44bdc4:	ldrb	w1, [x0, #94]
  44bdc8:	and	w1, w1, #0xffffffdf
  44bdcc:	strb	w1, [x0, #94]
  44bdd0:	ldp	x29, x30, [sp], #48
  44bdd4:	ret
  44bdd8:	stp	x29, x30, [sp, #-80]!
  44bddc:	mov	x29, sp
  44bde0:	str	x0, [sp, #40]
  44bde4:	str	w1, [sp, #36]
  44bde8:	str	x2, [sp, #24]
  44bdec:	str	xzr, [sp, #56]
  44bdf0:	ldr	x0, [sp, #40]
  44bdf4:	cmp	x0, #0x0
  44bdf8:	b.ne	44be20 <ferror@plt+0x47e10>  // b.any
  44bdfc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44be00:	add	x2, x0, #0x720
  44be04:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44be08:	add	x1, x0, #0x368
  44be0c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44be10:	add	x0, x0, #0x730
  44be14:	bl	41aa2c <ferror@plt+0x16a1c>
  44be18:	mov	w0, #0x0                   	// #0
  44be1c:	b	44bfcc <ferror@plt+0x47fbc>
  44be20:	ldr	x0, [sp, #24]
  44be24:	cmp	x0, #0x0
  44be28:	b.eq	44be60 <ferror@plt+0x47e50>  // b.none
  44be2c:	ldr	x0, [sp, #24]
  44be30:	ldr	x0, [x0]
  44be34:	cmp	x0, #0x0
  44be38:	b.eq	44be60 <ferror@plt+0x47e50>  // b.none
  44be3c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44be40:	add	x2, x0, #0x7f8
  44be44:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44be48:	add	x1, x0, #0x368
  44be4c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44be50:	add	x0, x0, #0x730
  44be54:	bl	41aa2c <ferror@plt+0x16a1c>
  44be58:	mov	w0, #0x0                   	// #0
  44be5c:	b	44bfcc <ferror@plt+0x47fbc>
  44be60:	ldr	x0, [sp, #40]
  44be64:	ldr	x0, [x0, #80]
  44be68:	cmp	x0, #0x0
  44be6c:	b.eq	44bee8 <ferror@plt+0x47ed8>  // b.none
  44be70:	ldr	x0, [sp, #40]
  44be74:	ldr	x0, [x0, #80]
  44be78:	ldr	x0, [x0, #8]
  44be7c:	cmp	x0, #0x0
  44be80:	b.eq	44bee8 <ferror@plt+0x47ed8>  // b.none
  44be84:	ldr	w0, [sp, #36]
  44be88:	cmp	w0, #0x0
  44be8c:	b.eq	44becc <ferror@plt+0x47ebc>  // b.none
  44be90:	ldr	x0, [sp, #40]
  44be94:	bl	44c7f8 <ferror@plt+0x487e8>
  44be98:	str	w0, [sp, #72]
  44be9c:	ldr	w0, [sp, #72]
  44bea0:	and	w0, w0, #0xfffffffd
  44bea4:	mov	x2, #0x0                   	// #0
  44bea8:	mov	w1, w0
  44beac:	ldr	x0, [sp, #40]
  44beb0:	bl	44c748 <ferror@plt+0x48738>
  44beb4:	add	x0, sp, #0x38
  44beb8:	mov	x1, x0
  44bebc:	ldr	x0, [sp, #40]
  44bec0:	bl	44cd48 <ferror@plt+0x48d38>
  44bec4:	str	w0, [sp, #76]
  44bec8:	b	44bed4 <ferror@plt+0x47ec4>
  44becc:	mov	w0, #0x1                   	// #1
  44bed0:	str	w0, [sp, #76]
  44bed4:	ldr	x0, [sp, #40]
  44bed8:	ldr	x0, [x0, #80]
  44bedc:	mov	x1, #0x0                   	// #0
  44bee0:	bl	42c1f4 <ferror@plt+0x281e4>
  44bee4:	b	44bef0 <ferror@plt+0x47ee0>
  44bee8:	mov	w0, #0x1                   	// #1
  44beec:	str	w0, [sp, #76]
  44bef0:	ldr	x0, [sp, #40]
  44bef4:	ldrb	w0, [x0, #88]
  44bef8:	cmp	w0, #0x0
  44befc:	b.eq	44bf2c <ferror@plt+0x47f1c>  // b.none
  44bf00:	ldr	w0, [sp, #36]
  44bf04:	cmp	w0, #0x0
  44bf08:	b.eq	44bf24 <ferror@plt+0x47f14>  // b.none
  44bf0c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bf10:	add	x2, x0, #0x818
  44bf14:	mov	w1, #0x10                  	// #16
  44bf18:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bf1c:	add	x0, x0, #0x730
  44bf20:	bl	41a980 <ferror@plt+0x16970>
  44bf24:	ldr	x0, [sp, #40]
  44bf28:	strb	wzr, [x0, #88]
  44bf2c:	ldr	x0, [sp, #40]
  44bf30:	ldr	x0, [x0, #8]
  44bf34:	ldr	x2, [x0, #24]
  44bf38:	ldr	x1, [sp, #24]
  44bf3c:	ldr	x0, [sp, #40]
  44bf40:	blr	x2
  44bf44:	str	w0, [sp, #68]
  44bf48:	ldr	x0, [sp, #40]
  44bf4c:	ldrb	w1, [x0, #94]
  44bf50:	and	w1, w1, #0xfffffffb
  44bf54:	strb	w1, [x0, #94]
  44bf58:	ldr	x0, [sp, #40]
  44bf5c:	ldrb	w1, [x0, #94]
  44bf60:	and	w1, w1, #0xfffffff7
  44bf64:	strb	w1, [x0, #94]
  44bf68:	ldr	x0, [sp, #40]
  44bf6c:	ldrb	w1, [x0, #94]
  44bf70:	and	w1, w1, #0xffffffef
  44bf74:	strb	w1, [x0, #94]
  44bf78:	ldr	x0, [sp, #40]
  44bf7c:	ldrb	w1, [x0, #94]
  44bf80:	and	w1, w1, #0xffffffdf
  44bf84:	strb	w1, [x0, #94]
  44bf88:	ldr	w0, [sp, #68]
  44bf8c:	cmp	w0, #0x1
  44bf90:	b.eq	44bfa4 <ferror@plt+0x47f94>  // b.none
  44bf94:	add	x0, sp, #0x38
  44bf98:	bl	40c218 <ferror@plt+0x8208>
  44bf9c:	ldr	w0, [sp, #68]
  44bfa0:	b	44bfcc <ferror@plt+0x47fbc>
  44bfa4:	ldr	w0, [sp, #76]
  44bfa8:	cmp	w0, #0x1
  44bfac:	b.eq	44bfc8 <ferror@plt+0x47fb8>  // b.none
  44bfb0:	ldr	x0, [sp, #56]
  44bfb4:	mov	x1, x0
  44bfb8:	ldr	x0, [sp, #24]
  44bfbc:	bl	40c164 <ferror@plt+0x8154>
  44bfc0:	ldr	w0, [sp, #76]
  44bfc4:	b	44bfcc <ferror@plt+0x47fbc>
  44bfc8:	mov	w0, #0x1                   	// #1
  44bfcc:	ldp	x29, x30, [sp], #80
  44bfd0:	ret
  44bfd4:	stp	x29, x30, [sp, #-48]!
  44bfd8:	mov	x29, sp
  44bfdc:	str	x0, [sp, #24]
  44bfe0:	str	xzr, [sp, #32]
  44bfe4:	ldr	x0, [sp, #24]
  44bfe8:	cmp	x0, #0x0
  44bfec:	b.ne	44c010 <ferror@plt+0x48000>  // b.any
  44bff0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44bff4:	add	x2, x0, #0x720
  44bff8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44bffc:	add	x1, x0, #0x380
  44c000:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c004:	add	x0, x0, #0x730
  44c008:	bl	41aa2c <ferror@plt+0x16a1c>
  44c00c:	b	44c144 <ferror@plt+0x48134>
  44c010:	ldr	x0, [sp, #24]
  44c014:	ldr	x0, [x0, #80]
  44c018:	cmp	x0, #0x0
  44c01c:	b.eq	44c0a4 <ferror@plt+0x48094>  // b.none
  44c020:	ldr	x0, [sp, #24]
  44c024:	ldr	x0, [x0, #80]
  44c028:	ldr	x0, [x0, #8]
  44c02c:	cmp	x0, #0x0
  44c030:	b.eq	44c0a4 <ferror@plt+0x48094>  // b.none
  44c034:	ldr	x0, [sp, #24]
  44c038:	bl	44c7f8 <ferror@plt+0x487e8>
  44c03c:	str	w0, [sp, #44]
  44c040:	ldr	w0, [sp, #44]
  44c044:	and	w0, w0, #0xfffffffd
  44c048:	mov	x2, #0x0                   	// #0
  44c04c:	mov	w1, w0
  44c050:	ldr	x0, [sp, #24]
  44c054:	bl	44c748 <ferror@plt+0x48738>
  44c058:	add	x0, sp, #0x20
  44c05c:	mov	x1, x0
  44c060:	ldr	x0, [sp, #24]
  44c064:	bl	44cd48 <ferror@plt+0x48d38>
  44c068:	str	w0, [sp, #40]
  44c06c:	ldr	x0, [sp, #32]
  44c070:	cmp	x0, #0x0
  44c074:	b.eq	44c0a4 <ferror@plt+0x48094>  // b.none
  44c078:	ldr	x0, [sp, #32]
  44c07c:	ldr	x0, [x0, #8]
  44c080:	mov	x3, x0
  44c084:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c088:	add	x2, x0, #0x850
  44c08c:	mov	w1, #0x10                  	// #16
  44c090:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c094:	add	x0, x0, #0x730
  44c098:	bl	41a980 <ferror@plt+0x16970>
  44c09c:	ldr	x0, [sp, #32]
  44c0a0:	bl	40be38 <ferror@plt+0x7e28>
  44c0a4:	ldr	x0, [sp, #24]
  44c0a8:	ldr	x0, [x0, #64]
  44c0ac:	cmp	x0, #0x0
  44c0b0:	b.eq	44c0c4 <ferror@plt+0x480b4>  // b.none
  44c0b4:	ldr	x0, [sp, #24]
  44c0b8:	ldr	x0, [x0, #64]
  44c0bc:	mov	x1, #0x0                   	// #0
  44c0c0:	bl	42c1f4 <ferror@plt+0x281e4>
  44c0c4:	ldr	x0, [sp, #24]
  44c0c8:	ldr	x0, [x0, #80]
  44c0cc:	cmp	x0, #0x0
  44c0d0:	b.eq	44c0e4 <ferror@plt+0x480d4>  // b.none
  44c0d4:	ldr	x0, [sp, #24]
  44c0d8:	ldr	x0, [x0, #80]
  44c0dc:	mov	x1, #0x0                   	// #0
  44c0e0:	bl	42c1f4 <ferror@plt+0x281e4>
  44c0e4:	ldr	x0, [sp, #24]
  44c0e8:	ldr	x0, [x0, #16]
  44c0ec:	cmp	x0, #0x0
  44c0f0:	b.eq	44c144 <ferror@plt+0x48134>  // b.none
  44c0f4:	ldr	x0, [sp, #24]
  44c0f8:	ldr	x0, [x0, #72]
  44c0fc:	cmp	x0, #0x0
  44c100:	b.eq	44c114 <ferror@plt+0x48104>  // b.none
  44c104:	ldr	x0, [sp, #24]
  44c108:	ldr	x0, [x0, #72]
  44c10c:	mov	x1, #0x0                   	// #0
  44c110:	bl	42c1f4 <ferror@plt+0x281e4>
  44c114:	ldr	x0, [sp, #24]
  44c118:	ldrb	w0, [x0, #88]
  44c11c:	cmp	w0, #0x0
  44c120:	b.eq	44c144 <ferror@plt+0x48134>  // b.none
  44c124:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c128:	add	x2, x0, #0x818
  44c12c:	mov	w1, #0x10                  	// #16
  44c130:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c134:	add	x0, x0, #0x730
  44c138:	bl	41a980 <ferror@plt+0x16970>
  44c13c:	ldr	x0, [sp, #24]
  44c140:	strb	wzr, [x0, #88]
  44c144:	ldp	x29, x30, [sp], #48
  44c148:	ret
  44c14c:	stp	x29, x30, [sp, #-32]!
  44c150:	mov	x29, sp
  44c154:	str	x0, [sp, #24]
  44c158:	str	w1, [sp, #20]
  44c15c:	ldr	x0, [sp, #24]
  44c160:	cmp	x0, #0x0
  44c164:	b.ne	44c18c <ferror@plt+0x4817c>  // b.any
  44c168:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c16c:	add	x2, x0, #0x720
  44c170:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c174:	add	x1, x0, #0x398
  44c178:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c17c:	add	x0, x0, #0x730
  44c180:	bl	41aa2c <ferror@plt+0x16a1c>
  44c184:	mov	x0, #0x0                   	// #0
  44c188:	b	44c1a4 <ferror@plt+0x48194>
  44c18c:	ldr	x0, [sp, #24]
  44c190:	ldr	x0, [x0, #8]
  44c194:	ldr	x2, [x0, #32]
  44c198:	ldr	w1, [sp, #20]
  44c19c:	ldr	x0, [sp, #24]
  44c1a0:	blr	x2
  44c1a4:	ldp	x29, x30, [sp], #32
  44c1a8:	ret
  44c1ac:	stp	x29, x30, [sp, #-80]!
  44c1b0:	mov	x29, sp
  44c1b4:	str	x0, [sp, #56]
  44c1b8:	str	w1, [sp, #52]
  44c1bc:	str	w2, [sp, #48]
  44c1c0:	str	x3, [sp, #40]
  44c1c4:	str	x4, [sp, #32]
  44c1c8:	str	x5, [sp, #24]
  44c1cc:	ldr	x0, [sp, #56]
  44c1d0:	cmp	x0, #0x0
  44c1d4:	b.ne	44c1fc <ferror@plt+0x481ec>  // b.any
  44c1d8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c1dc:	add	x2, x0, #0x720
  44c1e0:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c1e4:	add	x1, x0, #0x3b0
  44c1e8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c1ec:	add	x0, x0, #0x730
  44c1f0:	bl	41aa2c <ferror@plt+0x16a1c>
  44c1f4:	mov	w0, #0x0                   	// #0
  44c1f8:	b	44c254 <ferror@plt+0x48244>
  44c1fc:	ldr	w1, [sp, #48]
  44c200:	ldr	x0, [sp, #56]
  44c204:	bl	44c14c <ferror@plt+0x4813c>
  44c208:	str	x0, [sp, #72]
  44c20c:	ldr	w0, [sp, #52]
  44c210:	cmp	w0, #0x0
  44c214:	b.eq	44c224 <ferror@plt+0x48214>  // b.none
  44c218:	ldr	w1, [sp, #52]
  44c21c:	ldr	x0, [sp, #72]
  44c220:	bl	413f2c <ferror@plt+0xff1c>
  44c224:	ldr	x3, [sp, #24]
  44c228:	ldr	x2, [sp, #32]
  44c22c:	ldr	x1, [sp, #40]
  44c230:	ldr	x0, [sp, #72]
  44c234:	bl	413be4 <ferror@plt+0xfbd4>
  44c238:	mov	x1, #0x0                   	// #0
  44c23c:	ldr	x0, [sp, #72]
  44c240:	bl	413000 <ferror@plt+0xeff0>
  44c244:	str	w0, [sp, #68]
  44c248:	ldr	x0, [sp, #72]
  44c24c:	bl	414628 <ferror@plt+0x10618>
  44c250:	ldr	w0, [sp, #68]
  44c254:	ldp	x29, x30, [sp], #80
  44c258:	ret
  44c25c:	stp	x29, x30, [sp, #-48]!
  44c260:	mov	x29, sp
  44c264:	str	x0, [sp, #40]
  44c268:	str	w1, [sp, #36]
  44c26c:	str	x2, [sp, #24]
  44c270:	str	x3, [sp, #16]
  44c274:	mov	x5, #0x0                   	// #0
  44c278:	ldr	x4, [sp, #16]
  44c27c:	ldr	x3, [sp, #24]
  44c280:	ldr	w2, [sp, #36]
  44c284:	mov	w1, #0x0                   	// #0
  44c288:	ldr	x0, [sp, #40]
  44c28c:	bl	44c1ac <ferror@plt+0x4819c>
  44c290:	ldp	x29, x30, [sp], #48
  44c294:	ret
  44c298:	sub	sp, sp, #0x20
  44c29c:	str	x0, [sp, #8]
  44c2a0:	str	wzr, [sp, #28]
  44c2a4:	ldr	x0, [sp, #8]
  44c2a8:	ldr	x0, [x0, #16]
  44c2ac:	cmp	x0, #0x0
  44c2b0:	b.eq	44c2e8 <ferror@plt+0x482d8>  // b.none
  44c2b4:	ldr	x0, [sp, #8]
  44c2b8:	ldr	x0, [x0, #72]
  44c2bc:	cmp	x0, #0x0
  44c2c0:	b.eq	44c318 <ferror@plt+0x48308>  // b.none
  44c2c4:	ldr	x0, [sp, #8]
  44c2c8:	ldr	x0, [x0, #72]
  44c2cc:	ldr	x0, [x0, #8]
  44c2d0:	cmp	x0, #0x0
  44c2d4:	b.eq	44c318 <ferror@plt+0x48308>  // b.none
  44c2d8:	ldr	w0, [sp, #28]
  44c2dc:	orr	w0, w0, #0x1
  44c2e0:	str	w0, [sp, #28]
  44c2e4:	b	44c318 <ferror@plt+0x48308>
  44c2e8:	ldr	x0, [sp, #8]
  44c2ec:	ldr	x0, [x0, #64]
  44c2f0:	cmp	x0, #0x0
  44c2f4:	b.eq	44c318 <ferror@plt+0x48308>  // b.none
  44c2f8:	ldr	x0, [sp, #8]
  44c2fc:	ldr	x0, [x0, #64]
  44c300:	ldr	x0, [x0, #8]
  44c304:	cmp	x0, #0x0
  44c308:	b.eq	44c318 <ferror@plt+0x48308>  // b.none
  44c30c:	ldr	w0, [sp, #28]
  44c310:	orr	w0, w0, #0x1
  44c314:	str	w0, [sp, #28]
  44c318:	ldr	x0, [sp, #8]
  44c31c:	ldr	x0, [x0, #80]
  44c320:	cmp	x0, #0x0
  44c324:	b.eq	44c350 <ferror@plt+0x48340>  // b.none
  44c328:	ldr	x0, [sp, #8]
  44c32c:	ldr	x0, [x0, #80]
  44c330:	ldr	x1, [x0, #8]
  44c334:	ldr	x0, [sp, #8]
  44c338:	ldr	x0, [x0, #56]
  44c33c:	cmp	x1, x0
  44c340:	b.cs	44c350 <ferror@plt+0x48340>  // b.hs, b.nlast
  44c344:	ldr	w0, [sp, #28]
  44c348:	orr	w0, w0, #0x4
  44c34c:	str	w0, [sp, #28]
  44c350:	ldr	w0, [sp, #28]
  44c354:	add	sp, sp, #0x20
  44c358:	ret
  44c35c:	stp	x29, x30, [sp, #-32]!
  44c360:	mov	x29, sp
  44c364:	str	w0, [sp, #28]
  44c368:	ldr	w0, [sp, #28]
  44c36c:	cmp	w0, #0xb
  44c370:	b.ne	44c398 <ferror@plt+0x48388>  // b.any
  44c374:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c378:	add	x2, x0, #0x870
  44c37c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c380:	add	x1, x0, #0x3c8
  44c384:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c388:	add	x0, x0, #0x730
  44c38c:	bl	41aa2c <ferror@plt+0x16a1c>
  44c390:	mov	w0, #0x8                   	// #8
  44c394:	b	44c518 <ferror@plt+0x48508>
  44c398:	ldr	w0, [sp, #28]
  44c39c:	cmp	w0, #0x4b
  44c3a0:	b.eq	44c504 <ferror@plt+0x484f4>  // b.none
  44c3a4:	ldr	w0, [sp, #28]
  44c3a8:	cmp	w0, #0x4b
  44c3ac:	b.gt	44c514 <ferror@plt+0x48504>
  44c3b0:	ldr	w0, [sp, #28]
  44c3b4:	cmp	w0, #0x20
  44c3b8:	b.eq	44c50c <ferror@plt+0x484fc>  // b.none
  44c3bc:	ldr	w0, [sp, #28]
  44c3c0:	cmp	w0, #0x20
  44c3c4:	b.gt	44c514 <ferror@plt+0x48504>
  44c3c8:	ldr	w0, [sp, #28]
  44c3cc:	cmp	w0, #0x1c
  44c3d0:	b.eq	44c4f4 <ferror@plt+0x484e4>  // b.none
  44c3d4:	ldr	w0, [sp, #28]
  44c3d8:	cmp	w0, #0x1c
  44c3dc:	b.gt	44c514 <ferror@plt+0x48504>
  44c3e0:	ldr	w0, [sp, #28]
  44c3e4:	cmp	w0, #0x1b
  44c3e8:	b.eq	44c4cc <ferror@plt+0x484bc>  // b.none
  44c3ec:	ldr	w0, [sp, #28]
  44c3f0:	cmp	w0, #0x1b
  44c3f4:	b.gt	44c514 <ferror@plt+0x48504>
  44c3f8:	ldr	w0, [sp, #28]
  44c3fc:	cmp	w0, #0x16
  44c400:	b.eq	44c4dc <ferror@plt+0x484cc>  // b.none
  44c404:	ldr	w0, [sp, #28]
  44c408:	cmp	w0, #0x16
  44c40c:	b.gt	44c514 <ferror@plt+0x48504>
  44c410:	ldr	w0, [sp, #28]
  44c414:	cmp	w0, #0x15
  44c418:	b.eq	44c4ec <ferror@plt+0x484dc>  // b.none
  44c41c:	ldr	w0, [sp, #28]
  44c420:	cmp	w0, #0x15
  44c424:	b.gt	44c514 <ferror@plt+0x48504>
  44c428:	ldr	w0, [sp, #28]
  44c42c:	cmp	w0, #0xe
  44c430:	b.eq	44c4ac <ferror@plt+0x4849c>  // b.none
  44c434:	ldr	w0, [sp, #28]
  44c438:	cmp	w0, #0xe
  44c43c:	b.gt	44c514 <ferror@plt+0x48504>
  44c440:	ldr	w0, [sp, #28]
  44c444:	cmp	w0, #0x9
  44c448:	b.eq	44c48c <ferror@plt+0x4847c>  // b.none
  44c44c:	ldr	w0, [sp, #28]
  44c450:	cmp	w0, #0x9
  44c454:	b.gt	44c514 <ferror@plt+0x48504>
  44c458:	ldr	w0, [sp, #28]
  44c45c:	cmp	w0, #0x6
  44c460:	b.eq	44c4fc <ferror@plt+0x484ec>  // b.none
  44c464:	ldr	w0, [sp, #28]
  44c468:	cmp	w0, #0x6
  44c46c:	b.gt	44c514 <ferror@plt+0x48504>
  44c470:	ldr	w0, [sp, #28]
  44c474:	cmp	w0, #0x4
  44c478:	b.eq	44c4d4 <ferror@plt+0x484c4>  // b.none
  44c47c:	ldr	w0, [sp, #28]
  44c480:	cmp	w0, #0x5
  44c484:	b.eq	44c4e4 <ferror@plt+0x484d4>  // b.none
  44c488:	b	44c514 <ferror@plt+0x48504>
  44c48c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c490:	add	x2, x0, #0x880
  44c494:	mov	w1, #0x10                  	// #16
  44c498:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c49c:	add	x0, x0, #0x730
  44c4a0:	bl	41a980 <ferror@plt+0x16970>
  44c4a4:	mov	w0, #0x8                   	// #8
  44c4a8:	b	44c518 <ferror@plt+0x48508>
  44c4ac:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c4b0:	add	x2, x0, #0x8a0
  44c4b4:	mov	w1, #0x10                  	// #16
  44c4b8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c4bc:	add	x0, x0, #0x730
  44c4c0:	bl	41a980 <ferror@plt+0x16970>
  44c4c4:	mov	w0, #0x8                   	// #8
  44c4c8:	b	44c518 <ferror@plt+0x48508>
  44c4cc:	mov	w0, #0x0                   	// #0
  44c4d0:	b	44c518 <ferror@plt+0x48508>
  44c4d4:	mov	w0, #0x8                   	// #8
  44c4d8:	b	44c518 <ferror@plt+0x48508>
  44c4dc:	mov	w0, #0x1                   	// #1
  44c4e0:	b	44c518 <ferror@plt+0x48508>
  44c4e4:	mov	w0, #0x2                   	// #2
  44c4e8:	b	44c518 <ferror@plt+0x48508>
  44c4ec:	mov	w0, #0x3                   	// #3
  44c4f0:	b	44c518 <ferror@plt+0x48508>
  44c4f4:	mov	w0, #0x4                   	// #4
  44c4f8:	b	44c518 <ferror@plt+0x48508>
  44c4fc:	mov	w0, #0x5                   	// #5
  44c500:	b	44c518 <ferror@plt+0x48508>
  44c504:	mov	w0, #0x6                   	// #6
  44c508:	b	44c518 <ferror@plt+0x48508>
  44c50c:	mov	w0, #0x7                   	// #7
  44c510:	b	44c518 <ferror@plt+0x48508>
  44c514:	mov	w0, #0x8                   	// #8
  44c518:	ldp	x29, x30, [sp], #32
  44c51c:	ret
  44c520:	stp	x29, x30, [sp, #-32]!
  44c524:	mov	x29, sp
  44c528:	str	x0, [sp, #24]
  44c52c:	str	x1, [sp, #16]
  44c530:	ldr	x0, [sp, #24]
  44c534:	cmp	x0, #0x0
  44c538:	b.ne	44c55c <ferror@plt+0x4854c>  // b.any
  44c53c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c540:	add	x2, x0, #0x720
  44c544:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c548:	add	x1, x0, #0x3e8
  44c54c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c550:	add	x0, x0, #0x730
  44c554:	bl	41aa2c <ferror@plt+0x16a1c>
  44c558:	b	44c590 <ferror@plt+0x48580>
  44c55c:	ldr	x0, [sp, #16]
  44c560:	cmp	x0, #0x0
  44c564:	b.ne	44c570 <ferror@plt+0x48560>  // b.any
  44c568:	mov	x0, #0x400                 	// #1024
  44c56c:	str	x0, [sp, #16]
  44c570:	ldr	x0, [sp, #16]
  44c574:	cmp	x0, #0x9
  44c578:	b.hi	44c584 <ferror@plt+0x48574>  // b.pmore
  44c57c:	mov	x0, #0xa                   	// #10
  44c580:	str	x0, [sp, #16]
  44c584:	ldr	x0, [sp, #24]
  44c588:	ldr	x1, [sp, #16]
  44c58c:	str	x1, [x0, #56]
  44c590:	ldp	x29, x30, [sp], #32
  44c594:	ret
  44c598:	stp	x29, x30, [sp, #-32]!
  44c59c:	mov	x29, sp
  44c5a0:	str	x0, [sp, #24]
  44c5a4:	ldr	x0, [sp, #24]
  44c5a8:	cmp	x0, #0x0
  44c5ac:	b.ne	44c5d4 <ferror@plt+0x485c4>  // b.any
  44c5b0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c5b4:	add	x2, x0, #0x720
  44c5b8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c5bc:	add	x1, x0, #0x408
  44c5c0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c5c4:	add	x0, x0, #0x730
  44c5c8:	bl	41aa2c <ferror@plt+0x16a1c>
  44c5cc:	mov	x0, #0x0                   	// #0
  44c5d0:	b	44c5dc <ferror@plt+0x485cc>
  44c5d4:	ldr	x0, [sp, #24]
  44c5d8:	ldr	x0, [x0, #56]
  44c5dc:	ldp	x29, x30, [sp], #32
  44c5e0:	ret
  44c5e4:	stp	x29, x30, [sp, #-48]!
  44c5e8:	mov	x29, sp
  44c5ec:	str	x0, [sp, #40]
  44c5f0:	str	x1, [sp, #32]
  44c5f4:	str	w2, [sp, #28]
  44c5f8:	ldr	x0, [sp, #40]
  44c5fc:	cmp	x0, #0x0
  44c600:	b.ne	44c624 <ferror@plt+0x48614>  // b.any
  44c604:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c608:	add	x2, x0, #0x720
  44c60c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c610:	add	x1, x0, #0x428
  44c614:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c618:	add	x0, x0, #0x730
  44c61c:	bl	41aa2c <ferror@plt+0x16a1c>
  44c620:	b	44c6d0 <ferror@plt+0x486c0>
  44c624:	ldr	x0, [sp, #32]
  44c628:	cmp	x0, #0x0
  44c62c:	b.eq	44c65c <ferror@plt+0x4864c>  // b.none
  44c630:	ldr	w0, [sp, #28]
  44c634:	cmp	w0, #0x0
  44c638:	b.ne	44c65c <ferror@plt+0x4864c>  // b.any
  44c63c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c640:	add	x2, x0, #0x8c8
  44c644:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c648:	add	x1, x0, #0x428
  44c64c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c650:	add	x0, x0, #0x730
  44c654:	bl	41aa2c <ferror@plt+0x16a1c>
  44c658:	b	44c6d0 <ferror@plt+0x486c0>
  44c65c:	ldr	x0, [sp, #32]
  44c660:	cmp	x0, #0x0
  44c664:	b.ne	44c670 <ferror@plt+0x48660>  // b.any
  44c668:	str	wzr, [sp, #28]
  44c66c:	b	44c688 <ferror@plt+0x48678>
  44c670:	ldr	w0, [sp, #28]
  44c674:	cmp	w0, #0x0
  44c678:	b.ge	44c688 <ferror@plt+0x48678>  // b.tcont
  44c67c:	ldr	x0, [sp, #32]
  44c680:	bl	403530 <strlen@plt>
  44c684:	str	w0, [sp, #28]
  44c688:	ldr	x0, [sp, #40]
  44c68c:	ldr	x0, [x0, #40]
  44c690:	bl	4185e0 <ferror@plt+0x145d0>
  44c694:	ldr	x0, [sp, #32]
  44c698:	cmp	x0, #0x0
  44c69c:	b.eq	44c6b8 <ferror@plt+0x486a8>  // b.none
  44c6a0:	ldr	w0, [sp, #28]
  44c6a4:	mov	w1, w0
  44c6a8:	ldr	x0, [sp, #32]
  44c6ac:	bl	428db4 <ferror@plt+0x24da4>
  44c6b0:	mov	x1, x0
  44c6b4:	b	44c6bc <ferror@plt+0x486ac>
  44c6b8:	mov	x1, #0x0                   	// #0
  44c6bc:	ldr	x0, [sp, #40]
  44c6c0:	str	x1, [x0, #40]
  44c6c4:	ldr	w1, [sp, #28]
  44c6c8:	ldr	x0, [sp, #40]
  44c6cc:	str	w1, [x0, #48]
  44c6d0:	ldp	x29, x30, [sp], #48
  44c6d4:	ret
  44c6d8:	stp	x29, x30, [sp, #-32]!
  44c6dc:	mov	x29, sp
  44c6e0:	str	x0, [sp, #24]
  44c6e4:	str	x1, [sp, #16]
  44c6e8:	ldr	x0, [sp, #24]
  44c6ec:	cmp	x0, #0x0
  44c6f0:	b.ne	44c718 <ferror@plt+0x48708>  // b.any
  44c6f4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c6f8:	add	x2, x0, #0x720
  44c6fc:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c700:	add	x1, x0, #0x448
  44c704:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c708:	add	x0, x0, #0x730
  44c70c:	bl	41aa2c <ferror@plt+0x16a1c>
  44c710:	mov	x0, #0x0                   	// #0
  44c714:	b	44c740 <ferror@plt+0x48730>
  44c718:	ldr	x0, [sp, #16]
  44c71c:	cmp	x0, #0x0
  44c720:	b.eq	44c738 <ferror@plt+0x48728>  // b.none
  44c724:	ldr	x0, [sp, #24]
  44c728:	ldr	w0, [x0, #48]
  44c72c:	mov	w1, w0
  44c730:	ldr	x0, [sp, #16]
  44c734:	str	w1, [x0]
  44c738:	ldr	x0, [sp, #24]
  44c73c:	ldr	x0, [x0, #40]
  44c740:	ldp	x29, x30, [sp], #32
  44c744:	ret
  44c748:	stp	x29, x30, [sp, #-48]!
  44c74c:	mov	x29, sp
  44c750:	str	x0, [sp, #40]
  44c754:	str	w1, [sp, #36]
  44c758:	str	x2, [sp, #24]
  44c75c:	ldr	x0, [sp, #40]
  44c760:	cmp	x0, #0x0
  44c764:	b.ne	44c78c <ferror@plt+0x4877c>  // b.any
  44c768:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c76c:	add	x2, x0, #0x720
  44c770:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c774:	add	x1, x0, #0x468
  44c778:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c77c:	add	x0, x0, #0x730
  44c780:	bl	41aa2c <ferror@plt+0x16a1c>
  44c784:	mov	w0, #0x0                   	// #0
  44c788:	b	44c7f0 <ferror@plt+0x487e0>
  44c78c:	ldr	x0, [sp, #24]
  44c790:	cmp	x0, #0x0
  44c794:	b.eq	44c7cc <ferror@plt+0x487bc>  // b.none
  44c798:	ldr	x0, [sp, #24]
  44c79c:	ldr	x0, [x0]
  44c7a0:	cmp	x0, #0x0
  44c7a4:	b.eq	44c7cc <ferror@plt+0x487bc>  // b.none
  44c7a8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c7ac:	add	x2, x0, #0x8f0
  44c7b0:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c7b4:	add	x1, x0, #0x468
  44c7b8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c7bc:	add	x0, x0, #0x730
  44c7c0:	bl	41aa2c <ferror@plt+0x16a1c>
  44c7c4:	mov	w0, #0x0                   	// #0
  44c7c8:	b	44c7f0 <ferror@plt+0x487e0>
  44c7cc:	ldr	x0, [sp, #40]
  44c7d0:	ldr	x0, [x0, #8]
  44c7d4:	ldr	x3, [x0, #48]
  44c7d8:	ldr	w0, [sp, #36]
  44c7dc:	and	w0, w0, #0x3
  44c7e0:	ldr	x2, [sp, #24]
  44c7e4:	mov	w1, w0
  44c7e8:	ldr	x0, [sp, #40]
  44c7ec:	blr	x3
  44c7f0:	ldp	x29, x30, [sp], #48
  44c7f4:	ret
  44c7f8:	stp	x29, x30, [sp, #-48]!
  44c7fc:	mov	x29, sp
  44c800:	str	x0, [sp, #24]
  44c804:	ldr	x0, [sp, #24]
  44c808:	cmp	x0, #0x0
  44c80c:	b.ne	44c834 <ferror@plt+0x48824>  // b.any
  44c810:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c814:	add	x2, x0, #0x720
  44c818:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c81c:	add	x1, x0, #0x480
  44c820:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c824:	add	x0, x0, #0x730
  44c828:	bl	41aa2c <ferror@plt+0x16a1c>
  44c82c:	mov	w0, #0x0                   	// #0
  44c830:	b	44c8bc <ferror@plt+0x488ac>
  44c834:	ldr	x0, [sp, #24]
  44c838:	ldr	x0, [x0, #8]
  44c83c:	ldr	x1, [x0, #56]
  44c840:	ldr	x0, [sp, #24]
  44c844:	blr	x1
  44c848:	str	w0, [sp, #44]
  44c84c:	ldr	x0, [sp, #24]
  44c850:	ldrb	w0, [x0, #94]
  44c854:	and	w0, w0, #0x20
  44c858:	and	w0, w0, #0xff
  44c85c:	cmp	w0, #0x0
  44c860:	b.eq	44c870 <ferror@plt+0x48860>  // b.none
  44c864:	ldr	w0, [sp, #44]
  44c868:	orr	w0, w0, #0x10
  44c86c:	str	w0, [sp, #44]
  44c870:	ldr	x0, [sp, #24]
  44c874:	ldrb	w0, [x0, #94]
  44c878:	and	w0, w0, #0x8
  44c87c:	and	w0, w0, #0xff
  44c880:	cmp	w0, #0x0
  44c884:	b.eq	44c894 <ferror@plt+0x48884>  // b.none
  44c888:	ldr	w0, [sp, #44]
  44c88c:	orr	w0, w0, #0x4
  44c890:	str	w0, [sp, #44]
  44c894:	ldr	x0, [sp, #24]
  44c898:	ldrb	w0, [x0, #94]
  44c89c:	and	w0, w0, #0x10
  44c8a0:	and	w0, w0, #0xff
  44c8a4:	cmp	w0, #0x0
  44c8a8:	b.eq	44c8b8 <ferror@plt+0x488a8>  // b.none
  44c8ac:	ldr	w0, [sp, #44]
  44c8b0:	orr	w0, w0, #0x8
  44c8b4:	str	w0, [sp, #44]
  44c8b8:	ldr	w0, [sp, #44]
  44c8bc:	ldp	x29, x30, [sp], #48
  44c8c0:	ret
  44c8c4:	stp	x29, x30, [sp, #-32]!
  44c8c8:	mov	x29, sp
  44c8cc:	str	x0, [sp, #24]
  44c8d0:	str	w1, [sp, #20]
  44c8d4:	ldr	x0, [sp, #24]
  44c8d8:	cmp	x0, #0x0
  44c8dc:	b.ne	44c900 <ferror@plt+0x488f0>  // b.any
  44c8e0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c8e4:	add	x2, x0, #0x720
  44c8e8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c8ec:	add	x1, x0, #0x498
  44c8f0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c8f4:	add	x0, x0, #0x730
  44c8f8:	bl	41aa2c <ferror@plt+0x16a1c>
  44c8fc:	b	44c91c <ferror@plt+0x4890c>
  44c900:	ldr	w0, [sp, #20]
  44c904:	and	w0, w0, #0x1
  44c908:	and	w2, w0, #0xff
  44c90c:	ldr	x1, [sp, #24]
  44c910:	ldrb	w0, [x1, #94]
  44c914:	bfi	w0, w2, #2, #1
  44c918:	strb	w0, [x1, #94]
  44c91c:	ldp	x29, x30, [sp], #32
  44c920:	ret
  44c924:	stp	x29, x30, [sp, #-32]!
  44c928:	mov	x29, sp
  44c92c:	str	x0, [sp, #24]
  44c930:	ldr	x0, [sp, #24]
  44c934:	cmp	x0, #0x0
  44c938:	b.ne	44c960 <ferror@plt+0x48950>  // b.any
  44c93c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c940:	add	x2, x0, #0x720
  44c944:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c948:	add	x1, x0, #0x4b8
  44c94c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c950:	add	x0, x0, #0x730
  44c954:	bl	41aa2c <ferror@plt+0x16a1c>
  44c958:	mov	w0, #0x0                   	// #0
  44c95c:	b	44c970 <ferror@plt+0x48960>
  44c960:	ldr	x0, [sp, #24]
  44c964:	ldrb	w0, [x0, #94]
  44c968:	ubfx	x0, x0, #2, #1
  44c96c:	and	w0, w0, #0xff
  44c970:	ldp	x29, x30, [sp], #32
  44c974:	ret
  44c978:	stp	x29, x30, [sp, #-64]!
  44c97c:	mov	x29, sp
  44c980:	str	x0, [sp, #40]
  44c984:	str	x1, [sp, #32]
  44c988:	str	w2, [sp, #28]
  44c98c:	str	x3, [sp, #16]
  44c990:	ldr	x0, [sp, #40]
  44c994:	cmp	x0, #0x0
  44c998:	b.ne	44c9c0 <ferror@plt+0x489b0>  // b.any
  44c99c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c9a0:	add	x2, x0, #0x720
  44c9a4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c9a8:	add	x1, x0, #0x4d8
  44c9ac:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c9b0:	add	x0, x0, #0x730
  44c9b4:	bl	41aa2c <ferror@plt+0x16a1c>
  44c9b8:	mov	w0, #0x0                   	// #0
  44c9bc:	b	44cd40 <ferror@plt+0x48d30>
  44c9c0:	ldr	x0, [sp, #16]
  44c9c4:	cmp	x0, #0x0
  44c9c8:	b.eq	44ca00 <ferror@plt+0x489f0>  // b.none
  44c9cc:	ldr	x0, [sp, #16]
  44c9d0:	ldr	x0, [x0]
  44c9d4:	cmp	x0, #0x0
  44c9d8:	b.eq	44ca00 <ferror@plt+0x489f0>  // b.none
  44c9dc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c9e0:	add	x2, x0, #0x8f0
  44c9e4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44c9e8:	add	x1, x0, #0x4d8
  44c9ec:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44c9f0:	add	x0, x0, #0x730
  44c9f4:	bl	41aa2c <ferror@plt+0x16a1c>
  44c9f8:	mov	w0, #0x0                   	// #0
  44c9fc:	b	44cd40 <ferror@plt+0x48d30>
  44ca00:	ldr	x0, [sp, #40]
  44ca04:	ldrb	w0, [x0, #94]
  44ca08:	and	w0, w0, #0x20
  44ca0c:	and	w0, w0, #0xff
  44ca10:	cmp	w0, #0x0
  44ca14:	b.ne	44ca3c <ferror@plt+0x48a2c>  // b.any
  44ca18:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ca1c:	add	x2, x0, #0x798
  44ca20:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ca24:	add	x1, x0, #0x4d8
  44ca28:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ca2c:	add	x0, x0, #0x730
  44ca30:	bl	41aa2c <ferror@plt+0x16a1c>
  44ca34:	mov	w0, #0x0                   	// #0
  44ca38:	b	44cd40 <ferror@plt+0x48d30>
  44ca3c:	ldr	w0, [sp, #28]
  44ca40:	cmp	w0, #0x0
  44ca44:	b.eq	44ca5c <ferror@plt+0x48a4c>  // b.none
  44ca48:	ldr	w0, [sp, #28]
  44ca4c:	sub	w0, w0, #0x1
  44ca50:	cmp	w0, #0x1
  44ca54:	b.hi	44cb78 <ferror@plt+0x48b68>  // b.pmore
  44ca58:	b	44cb9c <ferror@plt+0x48b8c>
  44ca5c:	ldr	x0, [sp, #40]
  44ca60:	ldrb	w0, [x0, #94]
  44ca64:	and	w0, w0, #0x1
  44ca68:	and	w0, w0, #0xff
  44ca6c:	cmp	w0, #0x0
  44ca70:	b.eq	44cb98 <ferror@plt+0x48b88>  // b.none
  44ca74:	ldr	x0, [sp, #40]
  44ca78:	ldrb	w0, [x0, #94]
  44ca7c:	and	w0, w0, #0x2
  44ca80:	and	w0, w0, #0xff
  44ca84:	cmp	w0, #0x0
  44ca88:	b.eq	44cad0 <ferror@plt+0x48ac0>  // b.none
  44ca8c:	ldr	x0, [sp, #40]
  44ca90:	ldr	x0, [x0, #72]
  44ca94:	cmp	x0, #0x0
  44ca98:	b.eq	44cad0 <ferror@plt+0x48ac0>  // b.none
  44ca9c:	ldr	x0, [sp, #40]
  44caa0:	ldr	x0, [x0, #72]
  44caa4:	ldr	x0, [x0, #8]
  44caa8:	cmp	x0, #0x0
  44caac:	b.eq	44cad0 <ferror@plt+0x48ac0>  // b.none
  44cab0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cab4:	add	x2, x0, #0x918
  44cab8:	mov	w1, #0x10                  	// #16
  44cabc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cac0:	add	x0, x0, #0x730
  44cac4:	bl	41a980 <ferror@plt+0x16970>
  44cac8:	mov	w0, #0x0                   	// #0
  44cacc:	b	44cd40 <ferror@plt+0x48d30>
  44cad0:	ldr	x0, [sp, #40]
  44cad4:	ldr	x0, [x0, #64]
  44cad8:	cmp	x0, #0x0
  44cadc:	b.eq	44caf8 <ferror@plt+0x48ae8>  // b.none
  44cae0:	ldr	x1, [sp, #32]
  44cae4:	ldr	x0, [sp, #40]
  44cae8:	ldr	x0, [x0, #64]
  44caec:	ldr	x0, [x0, #8]
  44caf0:	sub	x0, x1, x0
  44caf4:	str	x0, [sp, #32]
  44caf8:	ldr	x0, [sp, #40]
  44cafc:	ldr	x0, [x0, #72]
  44cb00:	cmp	x0, #0x0
  44cb04:	b.eq	44cb98 <ferror@plt+0x48b88>  // b.none
  44cb08:	ldr	x0, [sp, #40]
  44cb0c:	ldr	x0, [x0, #72]
  44cb10:	ldr	x0, [x0, #8]
  44cb14:	cmp	x0, #0x0
  44cb18:	b.eq	44cb5c <ferror@plt+0x48b4c>  // b.none
  44cb1c:	ldr	x0, [sp, #40]
  44cb20:	ldrb	w0, [x0, #94]
  44cb24:	and	w0, w0, #0x2
  44cb28:	and	w0, w0, #0xff
  44cb2c:	cmp	w0, #0x0
  44cb30:	b.eq	44cb5c <ferror@plt+0x48b4c>  // b.none
  44cb34:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cb38:	add	x4, x0, #0x958
  44cb3c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44cb40:	add	x3, x0, #0x4f8
  44cb44:	mov	w2, #0x468                 	// #1128
  44cb48:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cb4c:	add	x1, x0, #0x748
  44cb50:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cb54:	add	x0, x0, #0x730
  44cb58:	bl	4319d8 <ferror@plt+0x2d9c8>
  44cb5c:	ldr	x1, [sp, #32]
  44cb60:	ldr	x0, [sp, #40]
  44cb64:	ldr	x0, [x0, #72]
  44cb68:	ldr	x0, [x0, #8]
  44cb6c:	sub	x0, x1, x0
  44cb70:	str	x0, [sp, #32]
  44cb74:	b	44cb98 <ferror@plt+0x48b88>
  44cb78:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cb7c:	add	x2, x0, #0x998
  44cb80:	mov	w1, #0x10                  	// #16
  44cb84:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cb88:	add	x0, x0, #0x730
  44cb8c:	bl	41a980 <ferror@plt+0x16970>
  44cb90:	mov	w0, #0x0                   	// #0
  44cb94:	b	44cd40 <ferror@plt+0x48d30>
  44cb98:	nop
  44cb9c:	ldr	x0, [sp, #40]
  44cba0:	ldrb	w0, [x0, #94]
  44cba4:	and	w0, w0, #0x1
  44cba8:	and	w0, w0, #0xff
  44cbac:	cmp	w0, #0x0
  44cbb0:	b.eq	44cbd8 <ferror@plt+0x48bc8>  // b.none
  44cbb4:	ldr	x1, [sp, #16]
  44cbb8:	ldr	x0, [sp, #40]
  44cbbc:	bl	44cd48 <ferror@plt+0x48d38>
  44cbc0:	str	w0, [sp, #60]
  44cbc4:	ldr	w0, [sp, #60]
  44cbc8:	cmp	w0, #0x1
  44cbcc:	b.eq	44cbd8 <ferror@plt+0x48bc8>  // b.none
  44cbd0:	ldr	w0, [sp, #60]
  44cbd4:	b	44cd40 <ferror@plt+0x48d30>
  44cbd8:	ldr	x0, [sp, #40]
  44cbdc:	ldr	x0, [x0, #8]
  44cbe0:	ldr	x4, [x0, #16]
  44cbe4:	ldr	x3, [sp, #16]
  44cbe8:	ldr	w2, [sp, #28]
  44cbec:	ldr	x1, [sp, #32]
  44cbf0:	ldr	x0, [sp, #40]
  44cbf4:	blr	x4
  44cbf8:	str	w0, [sp, #60]
  44cbfc:	ldr	w0, [sp, #60]
  44cc00:	cmp	w0, #0x1
  44cc04:	b.ne	44cd3c <ferror@plt+0x48d2c>  // b.any
  44cc08:	ldr	x0, [sp, #40]
  44cc0c:	ldrb	w0, [x0, #94]
  44cc10:	and	w0, w0, #0x1
  44cc14:	and	w0, w0, #0xff
  44cc18:	cmp	w0, #0x0
  44cc1c:	b.eq	44cd3c <ferror@plt+0x48d2c>  // b.none
  44cc20:	ldr	x0, [sp, #40]
  44cc24:	ldr	x0, [x0, #64]
  44cc28:	cmp	x0, #0x0
  44cc2c:	b.eq	44cc40 <ferror@plt+0x48c30>  // b.none
  44cc30:	ldr	x0, [sp, #40]
  44cc34:	ldr	x0, [x0, #64]
  44cc38:	mov	x1, #0x0                   	// #0
  44cc3c:	bl	42c1f4 <ferror@plt+0x281e4>
  44cc40:	ldr	x0, [sp, #40]
  44cc44:	ldr	x0, [x0, #24]
  44cc48:	cmn	x0, #0x1
  44cc4c:	b.eq	44cc6c <ferror@plt+0x48c5c>  // b.none
  44cc50:	ldr	x0, [sp, #40]
  44cc54:	ldr	x0, [x0, #24]
  44cc58:	mov	x4, #0x0                   	// #0
  44cc5c:	mov	x3, #0x0                   	// #0
  44cc60:	mov	x2, #0x0                   	// #0
  44cc64:	mov	x1, #0x0                   	// #0
  44cc68:	bl	4495e8 <ferror@plt+0x455d8>
  44cc6c:	ldr	x0, [sp, #40]
  44cc70:	ldr	x0, [x0, #32]
  44cc74:	cmn	x0, #0x1
  44cc78:	b.eq	44cc98 <ferror@plt+0x48c88>  // b.none
  44cc7c:	ldr	x0, [sp, #40]
  44cc80:	ldr	x0, [x0, #32]
  44cc84:	mov	x4, #0x0                   	// #0
  44cc88:	mov	x3, #0x0                   	// #0
  44cc8c:	mov	x2, #0x0                   	// #0
  44cc90:	mov	x1, #0x0                   	// #0
  44cc94:	bl	4495e8 <ferror@plt+0x455d8>
  44cc98:	ldr	x0, [sp, #40]
  44cc9c:	ldr	x0, [x0, #72]
  44cca0:	cmp	x0, #0x0
  44cca4:	b.eq	44cd0c <ferror@plt+0x48cfc>  // b.none
  44cca8:	ldr	x0, [sp, #40]
  44ccac:	ldr	x0, [x0, #72]
  44ccb0:	ldr	x0, [x0, #8]
  44ccb4:	cmp	x0, #0x0
  44ccb8:	b.eq	44ccfc <ferror@plt+0x48cec>  // b.none
  44ccbc:	ldr	x0, [sp, #40]
  44ccc0:	ldrb	w0, [x0, #94]
  44ccc4:	and	w0, w0, #0x2
  44ccc8:	and	w0, w0, #0xff
  44cccc:	cmp	w0, #0x0
  44ccd0:	b.eq	44ccfc <ferror@plt+0x48cec>  // b.none
  44ccd4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ccd8:	add	x4, x0, #0x958
  44ccdc:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44cce0:	add	x3, x0, #0x4f8
  44cce4:	mov	w2, #0x491                 	// #1169
  44cce8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ccec:	add	x1, x0, #0x748
  44ccf0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ccf4:	add	x0, x0, #0x730
  44ccf8:	bl	4319d8 <ferror@plt+0x2d9c8>
  44ccfc:	ldr	x0, [sp, #40]
  44cd00:	ldr	x0, [x0, #72]
  44cd04:	mov	x1, #0x0                   	// #0
  44cd08:	bl	42c1f4 <ferror@plt+0x281e4>
  44cd0c:	ldr	x0, [sp, #40]
  44cd10:	ldrb	w0, [x0, #88]
  44cd14:	cmp	w0, #0x0
  44cd18:	b.eq	44cd3c <ferror@plt+0x48d2c>  // b.none
  44cd1c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cd20:	add	x2, x0, #0x818
  44cd24:	mov	w1, #0x10                  	// #16
  44cd28:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cd2c:	add	x0, x0, #0x730
  44cd30:	bl	41a980 <ferror@plt+0x16970>
  44cd34:	ldr	x0, [sp, #40]
  44cd38:	strb	wzr, [x0, #88]
  44cd3c:	ldr	w0, [sp, #60]
  44cd40:	ldp	x29, x30, [sp], #64
  44cd44:	ret
  44cd48:	stp	x29, x30, [sp, #-64]!
  44cd4c:	mov	x29, sp
  44cd50:	str	x0, [sp, #24]
  44cd54:	str	x1, [sp, #16]
  44cd58:	mov	x0, #0x1                   	// #1
  44cd5c:	str	x0, [sp, #40]
  44cd60:	str	xzr, [sp, #56]
  44cd64:	ldr	x0, [sp, #24]
  44cd68:	cmp	x0, #0x0
  44cd6c:	b.ne	44cd94 <ferror@plt+0x48d84>  // b.any
  44cd70:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cd74:	add	x2, x0, #0x720
  44cd78:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44cd7c:	add	x1, x0, #0x518
  44cd80:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cd84:	add	x0, x0, #0x730
  44cd88:	bl	41aa2c <ferror@plt+0x16a1c>
  44cd8c:	mov	w0, #0x0                   	// #0
  44cd90:	b	44ced8 <ferror@plt+0x48ec8>
  44cd94:	ldr	x0, [sp, #16]
  44cd98:	cmp	x0, #0x0
  44cd9c:	b.eq	44cdd4 <ferror@plt+0x48dc4>  // b.none
  44cda0:	ldr	x0, [sp, #16]
  44cda4:	ldr	x0, [x0]
  44cda8:	cmp	x0, #0x0
  44cdac:	b.eq	44cdd4 <ferror@plt+0x48dc4>  // b.none
  44cdb0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cdb4:	add	x2, x0, #0x8f0
  44cdb8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44cdbc:	add	x1, x0, #0x518
  44cdc0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cdc4:	add	x0, x0, #0x730
  44cdc8:	bl	41aa2c <ferror@plt+0x16a1c>
  44cdcc:	mov	w0, #0x0                   	// #0
  44cdd0:	b	44ced8 <ferror@plt+0x48ec8>
  44cdd4:	ldr	x0, [sp, #24]
  44cdd8:	ldr	x0, [x0, #80]
  44cddc:	cmp	x0, #0x0
  44cde0:	b.eq	44cdf8 <ferror@plt+0x48de8>  // b.none
  44cde4:	ldr	x0, [sp, #24]
  44cde8:	ldr	x0, [x0, #80]
  44cdec:	ldr	x0, [x0, #8]
  44cdf0:	cmp	x0, #0x0
  44cdf4:	b.ne	44ce00 <ferror@plt+0x48df0>  // b.any
  44cdf8:	mov	w0, #0x1                   	// #1
  44cdfc:	b	44ced8 <ferror@plt+0x48ec8>
  44ce00:	ldr	x0, [sp, #40]
  44ce04:	cmp	x0, #0x0
  44ce08:	b.ne	44ce34 <ferror@plt+0x48e24>  // b.any
  44ce0c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ce10:	add	x4, x0, #0x9c8
  44ce14:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ce18:	add	x3, x0, #0x530
  44ce1c:	mov	w2, #0x4b9                 	// #1209
  44ce20:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ce24:	add	x1, x0, #0x748
  44ce28:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ce2c:	add	x0, x0, #0x730
  44ce30:	bl	4319d8 <ferror@plt+0x2d9c8>
  44ce34:	ldr	x0, [sp, #24]
  44ce38:	ldr	x0, [x0, #8]
  44ce3c:	ldr	x5, [x0, #8]
  44ce40:	ldr	x0, [sp, #24]
  44ce44:	ldr	x0, [x0, #80]
  44ce48:	ldr	x1, [x0]
  44ce4c:	ldr	x0, [sp, #56]
  44ce50:	add	x6, x1, x0
  44ce54:	ldr	x0, [sp, #24]
  44ce58:	ldr	x0, [x0, #80]
  44ce5c:	ldr	x1, [x0, #8]
  44ce60:	ldr	x0, [sp, #56]
  44ce64:	sub	x0, x1, x0
  44ce68:	add	x1, sp, #0x28
  44ce6c:	ldr	x4, [sp, #16]
  44ce70:	mov	x3, x1
  44ce74:	mov	x2, x0
  44ce78:	mov	x1, x6
  44ce7c:	ldr	x0, [sp, #24]
  44ce80:	blr	x5
  44ce84:	str	w0, [sp, #52]
  44ce88:	ldr	x0, [sp, #40]
  44ce8c:	ldr	x1, [sp, #56]
  44ce90:	add	x0, x1, x0
  44ce94:	str	x0, [sp, #56]
  44ce98:	ldr	x0, [sp, #24]
  44ce9c:	ldr	x0, [x0, #80]
  44cea0:	ldr	x0, [x0, #8]
  44cea4:	ldr	x1, [sp, #56]
  44cea8:	cmp	x1, x0
  44ceac:	b.cs	44cebc <ferror@plt+0x48eac>  // b.hs, b.nlast
  44ceb0:	ldr	w0, [sp, #52]
  44ceb4:	cmp	w0, #0x1
  44ceb8:	b.eq	44ce00 <ferror@plt+0x48df0>  // b.none
  44cebc:	ldr	x0, [sp, #24]
  44cec0:	ldr	x0, [x0, #80]
  44cec4:	ldr	x1, [sp, #56]
  44cec8:	mov	x2, x1
  44cecc:	mov	x1, #0x0                   	// #0
  44ced0:	bl	42d360 <ferror@plt+0x29350>
  44ced4:	ldr	w0, [sp, #52]
  44ced8:	ldp	x29, x30, [sp], #64
  44cedc:	ret
  44cee0:	stp	x29, x30, [sp, #-32]!
  44cee4:	mov	x29, sp
  44cee8:	str	x0, [sp, #24]
  44ceec:	str	w1, [sp, #20]
  44cef0:	ldr	x0, [sp, #24]
  44cef4:	cmp	x0, #0x0
  44cef8:	b.ne	44cf1c <ferror@plt+0x48f0c>  // b.any
  44cefc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cf00:	add	x2, x0, #0x720
  44cf04:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44cf08:	add	x1, x0, #0x548
  44cf0c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cf10:	add	x0, x0, #0x730
  44cf14:	bl	41aa2c <ferror@plt+0x16a1c>
  44cf18:	b	44cfec <ferror@plt+0x48fdc>
  44cf1c:	ldr	x0, [sp, #24]
  44cf20:	ldr	x0, [x0, #16]
  44cf24:	cmp	x0, #0x0
  44cf28:	b.eq	44cf48 <ferror@plt+0x48f38>  // b.none
  44cf2c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cf30:	add	x2, x0, #0x9d8
  44cf34:	mov	w1, #0x10                  	// #16
  44cf38:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cf3c:	add	x0, x0, #0x730
  44cf40:	bl	41a980 <ferror@plt+0x16970>
  44cf44:	b	44cfec <ferror@plt+0x48fdc>
  44cf48:	ldr	x0, [sp, #24]
  44cf4c:	ldr	x0, [x0, #64]
  44cf50:	cmp	x0, #0x0
  44cf54:	b.eq	44cf8c <ferror@plt+0x48f7c>  // b.none
  44cf58:	ldr	x0, [sp, #24]
  44cf5c:	ldr	x0, [x0, #64]
  44cf60:	ldr	x0, [x0, #8]
  44cf64:	cmp	x0, #0x0
  44cf68:	b.eq	44cf8c <ferror@plt+0x48f7c>  // b.none
  44cf6c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cf70:	add	x2, x0, #0xa20
  44cf74:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44cf78:	add	x1, x0, #0x548
  44cf7c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cf80:	add	x0, x0, #0x730
  44cf84:	bl	41aa2c <ferror@plt+0x16a1c>
  44cf88:	b	44cfec <ferror@plt+0x48fdc>
  44cf8c:	ldr	x0, [sp, #24]
  44cf90:	ldr	x0, [x0, #80]
  44cf94:	cmp	x0, #0x0
  44cf98:	b.eq	44cfd0 <ferror@plt+0x48fc0>  // b.none
  44cf9c:	ldr	x0, [sp, #24]
  44cfa0:	ldr	x0, [x0, #80]
  44cfa4:	ldr	x0, [x0, #8]
  44cfa8:	cmp	x0, #0x0
  44cfac:	b.eq	44cfd0 <ferror@plt+0x48fc0>  // b.none
  44cfb0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cfb4:	add	x2, x0, #0xa58
  44cfb8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44cfbc:	add	x1, x0, #0x548
  44cfc0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44cfc4:	add	x0, x0, #0x730
  44cfc8:	bl	41aa2c <ferror@plt+0x16a1c>
  44cfcc:	b	44cfec <ferror@plt+0x48fdc>
  44cfd0:	ldr	w0, [sp, #20]
  44cfd4:	and	w0, w0, #0x1
  44cfd8:	and	w2, w0, #0xff
  44cfdc:	ldr	x1, [sp, #24]
  44cfe0:	ldrb	w0, [x1, #94]
  44cfe4:	bfxil	w0, w2, #0, #1
  44cfe8:	strb	w0, [x1, #94]
  44cfec:	ldp	x29, x30, [sp], #32
  44cff0:	ret
  44cff4:	stp	x29, x30, [sp, #-32]!
  44cff8:	mov	x29, sp
  44cffc:	str	x0, [sp, #24]
  44d000:	ldr	x0, [sp, #24]
  44d004:	cmp	x0, #0x0
  44d008:	b.ne	44d030 <ferror@plt+0x49020>  // b.any
  44d00c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d010:	add	x2, x0, #0x720
  44d014:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d018:	add	x1, x0, #0x568
  44d01c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d020:	add	x0, x0, #0x730
  44d024:	bl	41aa2c <ferror@plt+0x16a1c>
  44d028:	mov	w0, #0x0                   	// #0
  44d02c:	b	44d040 <ferror@plt+0x49030>
  44d030:	ldr	x0, [sp, #24]
  44d034:	ldrb	w0, [x0, #94]
  44d038:	ubfx	x0, x0, #0, #1
  44d03c:	and	w0, w0, #0xff
  44d040:	ldp	x29, x30, [sp], #32
  44d044:	ret
  44d048:	stp	x29, x30, [sp, #-112]!
  44d04c:	mov	x29, sp
  44d050:	str	x19, [sp, #16]
  44d054:	str	x0, [sp, #56]
  44d058:	str	x1, [sp, #48]
  44d05c:	str	x2, [sp, #40]
  44d060:	ldr	x0, [sp, #56]
  44d064:	cmp	x0, #0x0
  44d068:	b.ne	44d090 <ferror@plt+0x49080>  // b.any
  44d06c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d070:	add	x2, x0, #0x720
  44d074:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d078:	add	x1, x0, #0x588
  44d07c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d080:	add	x0, x0, #0x730
  44d084:	bl	41aa2c <ferror@plt+0x16a1c>
  44d088:	mov	w0, #0x0                   	// #0
  44d08c:	b	44d530 <ferror@plt+0x49520>
  44d090:	ldr	x0, [sp, #40]
  44d094:	cmp	x0, #0x0
  44d098:	b.eq	44d0d0 <ferror@plt+0x490c0>  // b.none
  44d09c:	ldr	x0, [sp, #40]
  44d0a0:	ldr	x0, [x0]
  44d0a4:	cmp	x0, #0x0
  44d0a8:	b.eq	44d0d0 <ferror@plt+0x490c0>  // b.none
  44d0ac:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d0b0:	add	x2, x0, #0x8f0
  44d0b4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d0b8:	add	x1, x0, #0x588
  44d0bc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d0c0:	add	x0, x0, #0x730
  44d0c4:	bl	41aa2c <ferror@plt+0x16a1c>
  44d0c8:	mov	w0, #0x0                   	// #0
  44d0cc:	b	44d530 <ferror@plt+0x49520>
  44d0d0:	ldr	x0, [sp, #56]
  44d0d4:	ldrb	w0, [x0, #94]
  44d0d8:	and	w0, w0, #0x2
  44d0dc:	and	w0, w0, #0xff
  44d0e0:	cmp	w0, #0x0
  44d0e4:	b.eq	44d130 <ferror@plt+0x49120>  // b.none
  44d0e8:	ldr	x0, [sp, #56]
  44d0ec:	ldr	x0, [x0, #72]
  44d0f0:	cmp	x0, #0x0
  44d0f4:	b.eq	44d130 <ferror@plt+0x49120>  // b.none
  44d0f8:	ldr	x0, [sp, #56]
  44d0fc:	ldr	x0, [x0, #72]
  44d100:	ldr	x0, [x0, #8]
  44d104:	cmp	x0, #0x0
  44d108:	b.eq	44d130 <ferror@plt+0x49120>  // b.none
  44d10c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d110:	add	x2, x0, #0xa90
  44d114:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d118:	add	x1, x0, #0x588
  44d11c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d120:	add	x0, x0, #0x730
  44d124:	bl	41aa2c <ferror@plt+0x16a1c>
  44d128:	mov	w0, #0x0                   	// #0
  44d12c:	b	44d530 <ferror@plt+0x49520>
  44d130:	ldr	x0, [sp, #56]
  44d134:	ldrb	w0, [x0, #94]
  44d138:	and	w0, w0, #0x1
  44d13c:	and	w0, w0, #0xff
  44d140:	cmp	w0, #0x0
  44d144:	b.ne	44d188 <ferror@plt+0x49178>  // b.any
  44d148:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d14c:	add	x2, x0, #0xaf0
  44d150:	mov	w1, #0x10                  	// #16
  44d154:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d158:	add	x0, x0, #0x730
  44d15c:	bl	41a980 <ferror@plt+0x16970>
  44d160:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d164:	add	x2, x0, #0xb30
  44d168:	mov	w1, #0x10                  	// #16
  44d16c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d170:	add	x0, x0, #0x730
  44d174:	bl	41a980 <ferror@plt+0x16970>
  44d178:	ldr	x0, [sp, #56]
  44d17c:	ldrb	w1, [x0, #94]
  44d180:	orr	w1, w1, #0x1
  44d184:	strb	w1, [x0, #94]
  44d188:	ldr	x0, [sp, #56]
  44d18c:	ldrb	w0, [x0, #88]
  44d190:	cmp	w0, #0x0
  44d194:	b.eq	44d1b8 <ferror@plt+0x491a8>  // b.none
  44d198:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d19c:	add	x2, x0, #0x818
  44d1a0:	mov	w1, #0x10                  	// #16
  44d1a4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d1a8:	add	x0, x0, #0x730
  44d1ac:	bl	41a980 <ferror@plt+0x16970>
  44d1b0:	ldr	x0, [sp, #56]
  44d1b4:	strb	wzr, [x0, #88]
  44d1b8:	ldr	x0, [sp, #56]
  44d1bc:	ldrb	w0, [x0, #94]
  44d1c0:	ubfx	x0, x0, #1, #1
  44d1c4:	and	w0, w0, #0xff
  44d1c8:	str	w0, [sp, #68]
  44d1cc:	ldr	x0, [sp, #48]
  44d1d0:	cmp	x0, #0x0
  44d1d4:	b.eq	44d208 <ferror@plt+0x491f8>  // b.none
  44d1d8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d1dc:	add	x1, x0, #0xb70
  44d1e0:	ldr	x0, [sp, #48]
  44d1e4:	bl	403b30 <strcmp@plt>
  44d1e8:	cmp	w0, #0x0
  44d1ec:	b.eq	44d208 <ferror@plt+0x491f8>  // b.none
  44d1f0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d1f4:	add	x1, x0, #0x718
  44d1f8:	ldr	x0, [sp, #48]
  44d1fc:	bl	403b30 <strcmp@plt>
  44d200:	cmp	w0, #0x0
  44d204:	b.ne	44d22c <ferror@plt+0x4921c>  // b.any
  44d208:	ldr	x0, [sp, #56]
  44d20c:	ldrb	w1, [x0, #94]
  44d210:	and	w1, w1, #0xfffffffd
  44d214:	strb	w1, [x0, #94]
  44d218:	mov	x0, #0xffffffffffffffff    	// #-1
  44d21c:	str	x0, [sp, #96]
  44d220:	ldr	x0, [sp, #96]
  44d224:	str	x0, [sp, #104]
  44d228:	b	44d428 <ferror@plt+0x49418>
  44d22c:	str	wzr, [sp, #92]
  44d230:	str	xzr, [sp, #80]
  44d234:	str	xzr, [sp, #72]
  44d238:	ldr	x0, [sp, #56]
  44d23c:	ldrb	w0, [x0, #94]
  44d240:	and	w0, w0, #0x8
  44d244:	and	w0, w0, #0xff
  44d248:	cmp	w0, #0x0
  44d24c:	b.eq	44d294 <ferror@plt+0x49284>  // b.none
  44d250:	ldr	x1, [sp, #48]
  44d254:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d258:	add	x0, x0, #0x718
  44d25c:	bl	4494f0 <ferror@plt+0x454e0>
  44d260:	str	x0, [sp, #104]
  44d264:	ldr	x0, [sp, #104]
  44d268:	cmn	x0, #0x1
  44d26c:	b.ne	44d29c <ferror@plt+0x4928c>  // b.any
  44d270:	bl	403ef0 <__errno_location@plt>
  44d274:	ldr	w0, [x0]
  44d278:	str	w0, [sp, #92]
  44d27c:	ldr	x0, [sp, #48]
  44d280:	str	x0, [sp, #80]
  44d284:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d288:	add	x0, x0, #0x718
  44d28c:	str	x0, [sp, #72]
  44d290:	b	44d29c <ferror@plt+0x4928c>
  44d294:	mov	x0, #0xffffffffffffffff    	// #-1
  44d298:	str	x0, [sp, #104]
  44d29c:	ldr	x0, [sp, #56]
  44d2a0:	ldrb	w0, [x0, #94]
  44d2a4:	and	w0, w0, #0x10
  44d2a8:	and	w0, w0, #0xff
  44d2ac:	cmp	w0, #0x0
  44d2b0:	b.eq	44d304 <ferror@plt+0x492f4>  // b.none
  44d2b4:	ldr	w0, [sp, #92]
  44d2b8:	cmp	w0, #0x0
  44d2bc:	b.ne	44d304 <ferror@plt+0x492f4>  // b.any
  44d2c0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d2c4:	add	x1, x0, #0x718
  44d2c8:	ldr	x0, [sp, #48]
  44d2cc:	bl	4494f0 <ferror@plt+0x454e0>
  44d2d0:	str	x0, [sp, #96]
  44d2d4:	ldr	x0, [sp, #96]
  44d2d8:	cmn	x0, #0x1
  44d2dc:	b.ne	44d30c <ferror@plt+0x492fc>  // b.any
  44d2e0:	bl	403ef0 <__errno_location@plt>
  44d2e4:	ldr	w0, [x0]
  44d2e8:	str	w0, [sp, #92]
  44d2ec:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d2f0:	add	x0, x0, #0x718
  44d2f4:	str	x0, [sp, #80]
  44d2f8:	ldr	x0, [sp, #48]
  44d2fc:	str	x0, [sp, #72]
  44d300:	b	44d30c <ferror@plt+0x492fc>
  44d304:	mov	x0, #0xffffffffffffffff    	// #-1
  44d308:	str	x0, [sp, #96]
  44d30c:	ldr	w0, [sp, #92]
  44d310:	cmp	w0, #0x0
  44d314:	b.eq	44d418 <ferror@plt+0x49408>  // b.none
  44d318:	ldr	x0, [sp, #80]
  44d31c:	cmp	x0, #0x0
  44d320:	b.ne	44d34c <ferror@plt+0x4933c>  // b.any
  44d324:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d328:	add	x4, x0, #0xb78
  44d32c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d330:	add	x3, x0, #0x5a8
  44d334:	mov	w2, #0x581                 	// #1409
  44d338:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d33c:	add	x1, x0, #0x748
  44d340:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d344:	add	x0, x0, #0x730
  44d348:	bl	4319d8 <ferror@plt+0x2d9c8>
  44d34c:	ldr	x0, [sp, #72]
  44d350:	cmp	x0, #0x0
  44d354:	b.ne	44d380 <ferror@plt+0x49370>  // b.any
  44d358:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d35c:	add	x4, x0, #0xb88
  44d360:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d364:	add	x3, x0, #0x5a8
  44d368:	mov	w2, #0x582                 	// #1410
  44d36c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d370:	add	x1, x0, #0x748
  44d374:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d378:	add	x0, x0, #0x730
  44d37c:	bl	4319d8 <ferror@plt+0x2d9c8>
  44d380:	ldr	w0, [sp, #92]
  44d384:	cmp	w0, #0x16
  44d388:	b.ne	44d3b4 <ferror@plt+0x493a4>  // b.any
  44d38c:	bl	4493cc <ferror@plt+0x453bc>
  44d390:	mov	w1, w0
  44d394:	ldr	x5, [sp, #72]
  44d398:	ldr	x4, [sp, #80]
  44d39c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d3a0:	add	x3, x0, #0xb90
  44d3a4:	mov	w2, #0x0                   	// #0
  44d3a8:	ldr	x0, [sp, #40]
  44d3ac:	bl	40bfd4 <ferror@plt+0x7fc4>
  44d3b0:	b	44d3e8 <ferror@plt+0x493d8>
  44d3b4:	bl	4493cc <ferror@plt+0x453bc>
  44d3b8:	mov	w19, w0
  44d3bc:	ldr	w0, [sp, #92]
  44d3c0:	bl	42953c <ferror@plt+0x2552c>
  44d3c4:	mov	x6, x0
  44d3c8:	ldr	x5, [sp, #72]
  44d3cc:	ldr	x4, [sp, #80]
  44d3d0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d3d4:	add	x3, x0, #0xbd0
  44d3d8:	mov	w2, #0x2                   	// #2
  44d3dc:	mov	w1, w19
  44d3e0:	ldr	x0, [sp, #40]
  44d3e4:	bl	40bfd4 <ferror@plt+0x7fc4>
  44d3e8:	ldr	x0, [sp, #104]
  44d3ec:	cmn	x0, #0x1
  44d3f0:	b.eq	44d3fc <ferror@plt+0x493ec>  // b.none
  44d3f4:	ldr	x0, [sp, #104]
  44d3f8:	bl	44962c <ferror@plt+0x4561c>
  44d3fc:	ldr	x0, [sp, #96]
  44d400:	cmn	x0, #0x1
  44d404:	b.eq	44d410 <ferror@plt+0x49400>  // b.none
  44d408:	ldr	x0, [sp, #96]
  44d40c:	bl	44962c <ferror@plt+0x4561c>
  44d410:	mov	w0, #0x0                   	// #0
  44d414:	b	44d530 <ferror@plt+0x49520>
  44d418:	ldr	x0, [sp, #56]
  44d41c:	ldrb	w1, [x0, #94]
  44d420:	orr	w1, w1, #0x2
  44d424:	strb	w1, [x0, #94]
  44d428:	ldr	x0, [sp, #56]
  44d42c:	ldr	x0, [x0, #24]
  44d430:	cmn	x0, #0x1
  44d434:	b.eq	44d444 <ferror@plt+0x49434>  // b.none
  44d438:	ldr	x0, [sp, #56]
  44d43c:	ldr	x0, [x0, #24]
  44d440:	bl	44962c <ferror@plt+0x4561c>
  44d444:	ldr	x0, [sp, #56]
  44d448:	ldr	x0, [x0, #32]
  44d44c:	cmn	x0, #0x1
  44d450:	b.eq	44d460 <ferror@plt+0x49450>  // b.none
  44d454:	ldr	x0, [sp, #56]
  44d458:	ldr	x0, [x0, #32]
  44d45c:	bl	44962c <ferror@plt+0x4561c>
  44d460:	ldr	x0, [sp, #56]
  44d464:	ldr	x0, [x0, #72]
  44d468:	cmp	x0, #0x0
  44d46c:	b.eq	44d4f4 <ferror@plt+0x494e4>  // b.none
  44d470:	ldr	x0, [sp, #56]
  44d474:	ldr	x0, [x0, #72]
  44d478:	ldr	x0, [x0, #8]
  44d47c:	cmp	x0, #0x0
  44d480:	b.eq	44d4f4 <ferror@plt+0x494e4>  // b.none
  44d484:	ldr	w0, [sp, #68]
  44d488:	cmp	w0, #0x0
  44d48c:	b.eq	44d4b8 <ferror@plt+0x494a8>  // b.none
  44d490:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d494:	add	x4, x0, #0xc00
  44d498:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d49c:	add	x3, x0, #0x5a8
  44d4a0:	mov	w2, #0x5a1                 	// #1441
  44d4a4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d4a8:	add	x1, x0, #0x748
  44d4ac:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d4b0:	add	x0, x0, #0x730
  44d4b4:	bl	4319d8 <ferror@plt+0x2d9c8>
  44d4b8:	ldr	x0, [sp, #56]
  44d4bc:	ldr	x3, [x0, #64]
  44d4c0:	ldr	x0, [sp, #56]
  44d4c4:	ldr	x0, [x0, #72]
  44d4c8:	ldr	x1, [x0]
  44d4cc:	ldr	x0, [sp, #56]
  44d4d0:	ldr	x0, [x0, #72]
  44d4d4:	ldr	x0, [x0, #8]
  44d4d8:	mov	x2, x0
  44d4dc:	mov	x0, x3
  44d4e0:	bl	42cb94 <ferror@plt+0x28b84>
  44d4e4:	ldr	x0, [sp, #56]
  44d4e8:	ldr	x0, [x0, #72]
  44d4ec:	mov	x1, #0x0                   	// #0
  44d4f0:	bl	42c1f4 <ferror@plt+0x281e4>
  44d4f4:	ldr	x0, [sp, #56]
  44d4f8:	ldr	x1, [sp, #104]
  44d4fc:	str	x1, [x0, #24]
  44d500:	ldr	x0, [sp, #56]
  44d504:	ldr	x1, [sp, #96]
  44d508:	str	x1, [x0, #32]
  44d50c:	ldr	x0, [sp, #56]
  44d510:	ldr	x0, [x0, #16]
  44d514:	bl	4185e0 <ferror@plt+0x145d0>
  44d518:	ldr	x0, [sp, #48]
  44d51c:	bl	428d58 <ferror@plt+0x24d48>
  44d520:	mov	x1, x0
  44d524:	ldr	x0, [sp, #56]
  44d528:	str	x1, [x0, #16]
  44d52c:	mov	w0, #0x1                   	// #1
  44d530:	ldr	x19, [sp, #16]
  44d534:	ldp	x29, x30, [sp], #112
  44d538:	ret
  44d53c:	stp	x29, x30, [sp, #-32]!
  44d540:	mov	x29, sp
  44d544:	str	x0, [sp, #24]
  44d548:	ldr	x0, [sp, #24]
  44d54c:	cmp	x0, #0x0
  44d550:	b.ne	44d578 <ferror@plt+0x49568>  // b.any
  44d554:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d558:	add	x2, x0, #0x720
  44d55c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d560:	add	x1, x0, #0x5c8
  44d564:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d568:	add	x0, x0, #0x730
  44d56c:	bl	41aa2c <ferror@plt+0x16a1c>
  44d570:	mov	x0, #0x0                   	// #0
  44d574:	b	44d580 <ferror@plt+0x49570>
  44d578:	ldr	x0, [sp, #24]
  44d57c:	ldr	x0, [x0, #16]
  44d580:	ldp	x29, x30, [sp], #32
  44d584:	ret
  44d588:	stp	x29, x30, [sp, #-160]!
  44d58c:	mov	x29, sp
  44d590:	str	x19, [sp, #16]
  44d594:	str	x0, [sp, #40]
  44d598:	str	x1, [sp, #32]
  44d59c:	ldr	x0, [sp, #40]
  44d5a0:	ldrb	w0, [x0, #94]
  44d5a4:	and	w0, w0, #0x20
  44d5a8:	and	w0, w0, #0xff
  44d5ac:	cmp	w0, #0x0
  44d5b0:	b.eq	44d5fc <ferror@plt+0x495ec>  // b.none
  44d5b4:	ldr	x0, [sp, #40]
  44d5b8:	ldr	x0, [x0, #80]
  44d5bc:	cmp	x0, #0x0
  44d5c0:	b.eq	44d5fc <ferror@plt+0x495ec>  // b.none
  44d5c4:	ldr	x0, [sp, #40]
  44d5c8:	ldr	x0, [x0, #80]
  44d5cc:	ldr	x0, [x0, #8]
  44d5d0:	cmp	x0, #0x0
  44d5d4:	b.eq	44d5fc <ferror@plt+0x495ec>  // b.none
  44d5d8:	ldr	x1, [sp, #32]
  44d5dc:	ldr	x0, [sp, #40]
  44d5e0:	bl	44cd48 <ferror@plt+0x48d38>
  44d5e4:	str	w0, [sp, #148]
  44d5e8:	ldr	w0, [sp, #148]
  44d5ec:	cmp	w0, #0x1
  44d5f0:	b.eq	44d5fc <ferror@plt+0x495ec>  // b.none
  44d5f4:	ldr	w0, [sp, #148]
  44d5f8:	b	44ddc4 <ferror@plt+0x49db4>
  44d5fc:	ldr	x0, [sp, #40]
  44d600:	ldrb	w0, [x0, #94]
  44d604:	and	w0, w0, #0x20
  44d608:	and	w0, w0, #0xff
  44d60c:	cmp	w0, #0x0
  44d610:	b.eq	44d644 <ferror@plt+0x49634>  // b.none
  44d614:	ldr	x0, [sp, #40]
  44d618:	ldrb	w0, [x0, #88]
  44d61c:	cmp	w0, #0x0
  44d620:	b.eq	44d644 <ferror@plt+0x49634>  // b.none
  44d624:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d628:	add	x2, x0, #0x818
  44d62c:	mov	w1, #0x10                  	// #16
  44d630:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d634:	add	x0, x0, #0x730
  44d638:	bl	41a980 <ferror@plt+0x16970>
  44d63c:	ldr	x0, [sp, #40]
  44d640:	strb	wzr, [x0, #88]
  44d644:	ldr	x0, [sp, #40]
  44d648:	ldr	x0, [x0, #64]
  44d64c:	cmp	x0, #0x0
  44d650:	b.ne	44d66c <ferror@plt+0x4965c>  // b.any
  44d654:	ldr	x0, [sp, #40]
  44d658:	ldr	x0, [x0, #56]
  44d65c:	bl	42bdf0 <ferror@plt+0x27de0>
  44d660:	mov	x1, x0
  44d664:	ldr	x0, [sp, #40]
  44d668:	str	x1, [x0, #64]
  44d66c:	ldr	x0, [sp, #40]
  44d670:	ldr	x0, [x0, #64]
  44d674:	ldr	x0, [x0, #8]
  44d678:	str	x0, [sp, #120]
  44d67c:	ldr	x0, [sp, #40]
  44d680:	ldr	x2, [x0, #64]
  44d684:	ldr	x0, [sp, #40]
  44d688:	ldr	x0, [x0, #64]
  44d68c:	ldr	x1, [x0, #8]
  44d690:	ldr	x0, [sp, #40]
  44d694:	ldr	x0, [x0, #56]
  44d698:	add	x0, x1, x0
  44d69c:	mov	x1, x0
  44d6a0:	mov	x0, x2
  44d6a4:	bl	42c278 <ferror@plt+0x28268>
  44d6a8:	ldr	x0, [sp, #40]
  44d6ac:	ldr	x0, [x0, #8]
  44d6b0:	ldr	x5, [x0]
  44d6b4:	ldr	x0, [sp, #40]
  44d6b8:	ldr	x0, [x0, #64]
  44d6bc:	ldr	x1, [x0]
  44d6c0:	ldr	x0, [sp, #120]
  44d6c4:	add	x1, x1, x0
  44d6c8:	ldr	x0, [sp, #40]
  44d6cc:	ldr	x0, [x0, #56]
  44d6d0:	add	x2, sp, #0x58
  44d6d4:	ldr	x4, [sp, #32]
  44d6d8:	mov	x3, x2
  44d6dc:	mov	x2, x0
  44d6e0:	ldr	x0, [sp, #40]
  44d6e4:	blr	x5
  44d6e8:	str	w0, [sp, #148]
  44d6ec:	ldr	w0, [sp, #148]
  44d6f0:	cmp	w0, #0x1
  44d6f4:	b.eq	44d72c <ferror@plt+0x4971c>  // b.none
  44d6f8:	ldr	x0, [sp, #88]
  44d6fc:	cmp	x0, #0x0
  44d700:	b.eq	44d72c <ferror@plt+0x4971c>  // b.none
  44d704:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d708:	add	x4, x0, #0xc10
  44d70c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d710:	add	x3, x0, #0x5e8
  44d714:	mov	w2, #0x5e5                 	// #1509
  44d718:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d71c:	add	x1, x0, #0x748
  44d720:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d724:	add	x0, x0, #0x730
  44d728:	bl	4319d8 <ferror@plt+0x2d9c8>
  44d72c:	ldr	x0, [sp, #40]
  44d730:	ldr	x2, [x0, #64]
  44d734:	ldr	x1, [sp, #88]
  44d738:	ldr	x0, [sp, #120]
  44d73c:	add	x0, x1, x0
  44d740:	mov	x1, x0
  44d744:	mov	x0, x2
  44d748:	bl	42c1f4 <ferror@plt+0x281e4>
  44d74c:	ldr	w0, [sp, #148]
  44d750:	cmp	w0, #0x1
  44d754:	b.eq	44d780 <ferror@plt+0x49770>  // b.none
  44d758:	ldr	w0, [sp, #148]
  44d75c:	cmp	w0, #0x2
  44d760:	b.ne	44d778 <ferror@plt+0x49768>  // b.any
  44d764:	ldr	x0, [sp, #40]
  44d768:	ldr	x0, [x0, #64]
  44d76c:	ldr	x0, [x0, #8]
  44d770:	cmp	x0, #0x0
  44d774:	b.ne	44d780 <ferror@plt+0x49770>  // b.any
  44d778:	ldr	w0, [sp, #148]
  44d77c:	b	44ddc4 <ferror@plt+0x49db4>
  44d780:	ldr	x0, [sp, #40]
  44d784:	ldr	x0, [x0, #64]
  44d788:	ldr	x0, [x0, #8]
  44d78c:	cmp	x0, #0x0
  44d790:	b.ne	44d7bc <ferror@plt+0x497ac>  // b.any
  44d794:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d798:	add	x4, x0, #0xc48
  44d79c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d7a0:	add	x3, x0, #0x5e8
  44d7a4:	mov	w2, #0x5ed                 	// #1517
  44d7a8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d7ac:	add	x1, x0, #0x748
  44d7b0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d7b4:	add	x0, x0, #0x730
  44d7b8:	bl	4319d8 <ferror@plt+0x2d9c8>
  44d7bc:	ldr	x0, [sp, #40]
  44d7c0:	ldr	x0, [x0, #72]
  44d7c4:	cmp	x0, #0x0
  44d7c8:	b.eq	44d7e0 <ferror@plt+0x497d0>  // b.none
  44d7cc:	ldr	x0, [sp, #40]
  44d7d0:	ldr	x0, [x0, #72]
  44d7d4:	ldr	x0, [x0, #8]
  44d7d8:	str	x0, [sp, #152]
  44d7dc:	b	44d80c <ferror@plt+0x497fc>
  44d7e0:	str	xzr, [sp, #152]
  44d7e4:	ldr	x0, [sp, #40]
  44d7e8:	ldr	x0, [x0, #16]
  44d7ec:	cmp	x0, #0x0
  44d7f0:	b.eq	44d80c <ferror@plt+0x497fc>  // b.none
  44d7f4:	ldr	x0, [sp, #40]
  44d7f8:	ldr	x0, [x0, #56]
  44d7fc:	bl	42bdf0 <ferror@plt+0x27de0>
  44d800:	mov	x1, x0
  44d804:	ldr	x0, [sp, #40]
  44d808:	str	x1, [x0, #72]
  44d80c:	ldr	x0, [sp, #40]
  44d810:	ldrb	w0, [x0, #94]
  44d814:	and	w0, w0, #0x2
  44d818:	and	w0, w0, #0xff
  44d81c:	cmp	w0, #0x0
  44d820:	b.eq	44dbfc <ferror@plt+0x49bec>  // b.none
  44d824:	ldr	x0, [sp, #40]
  44d828:	ldr	x0, [x0, #72]
  44d82c:	cmp	x0, #0x0
  44d830:	b.ne	44d85c <ferror@plt+0x4984c>  // b.any
  44d834:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d838:	add	x4, x0, #0xc68
  44d83c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d840:	add	x3, x0, #0x5e8
  44d844:	mov	w2, #0x5fe                 	// #1534
  44d848:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d84c:	add	x1, x0, #0x748
  44d850:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d854:	add	x0, x0, #0x730
  44d858:	bl	4319d8 <ferror@plt+0x2d9c8>
  44d85c:	ldr	x0, [sp, #40]
  44d860:	ldr	x0, [x0, #64]
  44d864:	ldr	x0, [x0, #8]
  44d868:	str	x0, [sp, #80]
  44d86c:	ldr	x0, [sp, #40]
  44d870:	ldr	x0, [x0, #72]
  44d874:	ldr	x1, [x0, #16]
  44d878:	ldr	x0, [sp, #40]
  44d87c:	ldr	x0, [x0, #72]
  44d880:	ldr	x0, [x0, #8]
  44d884:	sub	x0, x1, x0
  44d888:	sub	x1, x0, #0x1
  44d88c:	ldr	x0, [sp, #40]
  44d890:	ldr	x0, [x0, #64]
  44d894:	ldr	x0, [x0, #8]
  44d898:	cmp	x1, x0
  44d89c:	csel	x0, x1, x0, cs  // cs = hs, nlast
  44d8a0:	str	x0, [sp, #72]
  44d8a4:	ldr	x0, [sp, #72]
  44d8a8:	mov	x1, #0x6                   	// #6
  44d8ac:	cmp	x0, #0x6
  44d8b0:	csel	x0, x0, x1, cs  // cs = hs, nlast
  44d8b4:	str	x0, [sp, #72]
  44d8b8:	ldr	x0, [sp, #40]
  44d8bc:	ldr	x0, [x0, #64]
  44d8c0:	ldr	x0, [x0]
  44d8c4:	str	x0, [sp, #64]
  44d8c8:	ldr	x0, [sp, #40]
  44d8cc:	ldr	x2, [x0, #72]
  44d8d0:	ldr	x0, [sp, #40]
  44d8d4:	ldr	x0, [x0, #72]
  44d8d8:	ldr	x1, [x0, #8]
  44d8dc:	ldr	x0, [sp, #72]
  44d8e0:	add	x0, x1, x0
  44d8e4:	mov	x1, x0
  44d8e8:	mov	x0, x2
  44d8ec:	bl	42c278 <ferror@plt+0x28268>
  44d8f0:	ldr	x0, [sp, #40]
  44d8f4:	ldr	x0, [x0, #72]
  44d8f8:	ldr	x1, [x0]
  44d8fc:	ldr	x0, [sp, #40]
  44d900:	ldr	x0, [x0, #72]
  44d904:	ldr	x2, [x0, #8]
  44d908:	ldr	x0, [sp, #72]
  44d90c:	sub	x0, x2, x0
  44d910:	add	x0, x1, x0
  44d914:	str	x0, [sp, #56]
  44d918:	ldr	x0, [sp, #40]
  44d91c:	ldr	x0, [x0, #24]
  44d920:	add	x4, sp, #0x48
  44d924:	add	x3, sp, #0x38
  44d928:	add	x2, sp, #0x50
  44d92c:	add	x1, sp, #0x40
  44d930:	bl	4495e8 <ferror@plt+0x455d8>
  44d934:	str	x0, [sp, #104]
  44d938:	bl	403ef0 <__errno_location@plt>
  44d93c:	ldr	w0, [x0]
  44d940:	str	w0, [sp, #100]
  44d944:	ldr	x1, [sp, #64]
  44d948:	ldr	x0, [sp, #80]
  44d94c:	add	x1, x1, x0
  44d950:	ldr	x0, [sp, #40]
  44d954:	ldr	x0, [x0, #64]
  44d958:	ldr	x2, [x0]
  44d95c:	ldr	x0, [sp, #40]
  44d960:	ldr	x0, [x0, #64]
  44d964:	ldr	x0, [x0, #8]
  44d968:	add	x0, x2, x0
  44d96c:	cmp	x1, x0
  44d970:	b.eq	44d99c <ferror@plt+0x4998c>  // b.none
  44d974:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d978:	add	x4, x0, #0xc88
  44d97c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d980:	add	x3, x0, #0x5e8
  44d984:	mov	w2, #0x612                 	// #1554
  44d988:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d98c:	add	x1, x0, #0x748
  44d990:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d994:	add	x0, x0, #0x730
  44d998:	bl	4319d8 <ferror@plt+0x2d9c8>
  44d99c:	ldr	x1, [sp, #56]
  44d9a0:	ldr	x0, [sp, #72]
  44d9a4:	add	x1, x1, x0
  44d9a8:	ldr	x0, [sp, #40]
  44d9ac:	ldr	x0, [x0, #72]
  44d9b0:	ldr	x2, [x0]
  44d9b4:	ldr	x0, [sp, #40]
  44d9b8:	ldr	x0, [x0, #72]
  44d9bc:	ldr	x0, [x0, #8]
  44d9c0:	add	x0, x2, x0
  44d9c4:	cmp	x1, x0
  44d9c8:	b.eq	44d9f4 <ferror@plt+0x499e4>  // b.none
  44d9cc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d9d0:	add	x4, x0, #0xcd0
  44d9d4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44d9d8:	add	x3, x0, #0x5e8
  44d9dc:	mov	w2, #0x614                 	// #1556
  44d9e0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d9e4:	add	x1, x0, #0x748
  44d9e8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44d9ec:	add	x0, x0, #0x730
  44d9f0:	bl	4319d8 <ferror@plt+0x2d9c8>
  44d9f4:	ldr	x0, [sp, #40]
  44d9f8:	ldr	x3, [x0, #64]
  44d9fc:	ldr	x0, [sp, #40]
  44da00:	ldr	x0, [x0, #64]
  44da04:	ldr	x1, [x0, #8]
  44da08:	ldr	x0, [sp, #80]
  44da0c:	sub	x0, x1, x0
  44da10:	mov	x2, x0
  44da14:	mov	x1, #0x0                   	// #0
  44da18:	mov	x0, x3
  44da1c:	bl	42d360 <ferror@plt+0x29350>
  44da20:	ldr	x0, [sp, #40]
  44da24:	ldr	x2, [x0, #72]
  44da28:	ldr	x0, [sp, #40]
  44da2c:	ldr	x0, [x0, #72]
  44da30:	ldr	x1, [x0, #8]
  44da34:	ldr	x0, [sp, #72]
  44da38:	sub	x0, x1, x0
  44da3c:	mov	x1, x0
  44da40:	mov	x0, x2
  44da44:	bl	42c1f4 <ferror@plt+0x281e4>
  44da48:	ldr	x0, [sp, #104]
  44da4c:	cmn	x0, #0x1
  44da50:	b.ne	44dbb0 <ferror@plt+0x49ba0>  // b.any
  44da54:	ldr	w0, [sp, #100]
  44da58:	cmp	w0, #0x54
  44da5c:	b.eq	44db00 <ferror@plt+0x49af0>  // b.none
  44da60:	ldr	w0, [sp, #100]
  44da64:	cmp	w0, #0x54
  44da68:	b.gt	44db48 <ferror@plt+0x49b38>
  44da6c:	ldr	w0, [sp, #100]
  44da70:	cmp	w0, #0x7
  44da74:	b.eq	44dac0 <ferror@plt+0x49ab0>  // b.none
  44da78:	ldr	w0, [sp, #100]
  44da7c:	cmp	w0, #0x16
  44da80:	b.ne	44db48 <ferror@plt+0x49b38>  // b.any
  44da84:	ldr	x0, [sp, #40]
  44da88:	ldr	x0, [x0, #72]
  44da8c:	ldr	x0, [x0, #8]
  44da90:	ldr	x1, [sp, #152]
  44da94:	cmp	x1, x0
  44da98:	b.ne	44dab4 <ferror@plt+0x49aa4>  // b.any
  44da9c:	ldr	w0, [sp, #148]
  44daa0:	cmp	w0, #0x2
  44daa4:	b.ne	44dab4 <ferror@plt+0x49aa4>  // b.any
  44daa8:	mov	w0, #0x2                   	// #2
  44daac:	str	w0, [sp, #148]
  44dab0:	b	44dbb4 <ferror@plt+0x49ba4>
  44dab4:	mov	w0, #0x1                   	// #1
  44dab8:	str	w0, [sp, #148]
  44dabc:	b	44dbb4 <ferror@plt+0x49ba4>
  44dac0:	ldr	x0, [sp, #40]
  44dac4:	ldr	x0, [x0, #64]
  44dac8:	ldr	x1, [x0]
  44dacc:	ldr	x0, [sp, #64]
  44dad0:	cmp	x1, x0
  44dad4:	b.ne	44d85c <ferror@plt+0x4984c>  // b.any
  44dad8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44dadc:	add	x4, x0, #0xd30
  44dae0:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44dae4:	add	x3, x0, #0x5e8
  44dae8:	mov	w2, #0x629                 	// #1577
  44daec:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44daf0:	add	x1, x0, #0x748
  44daf4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44daf8:	add	x0, x0, #0x730
  44dafc:	bl	4319d8 <ferror@plt+0x2d9c8>
  44db00:	ldr	x0, [sp, #40]
  44db04:	ldr	x0, [x0, #72]
  44db08:	ldr	x0, [x0, #8]
  44db0c:	ldr	x1, [sp, #152]
  44db10:	cmp	x1, x0
  44db14:	b.cs	44db24 <ferror@plt+0x49b14>  // b.hs, b.nlast
  44db18:	mov	w0, #0x1                   	// #1
  44db1c:	str	w0, [sp, #148]
  44db20:	b	44dbb4 <ferror@plt+0x49ba4>
  44db24:	bl	4493cc <ferror@plt+0x453bc>
  44db28:	mov	w1, w0
  44db2c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44db30:	add	x3, x0, #0xd50
  44db34:	mov	w2, #0x1                   	// #1
  44db38:	ldr	x0, [sp, #32]
  44db3c:	bl	40c0d8 <ferror@plt+0x80c8>
  44db40:	mov	w0, #0x0                   	// #0
  44db44:	b	44ddc4 <ferror@plt+0x49db4>
  44db48:	ldr	w0, [sp, #100]
  44db4c:	cmp	w0, #0x9
  44db50:	b.ne	44db7c <ferror@plt+0x49b6c>  // b.any
  44db54:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44db58:	add	x4, x0, #0xd80
  44db5c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44db60:	add	x3, x0, #0x5e8
  44db64:	mov	w2, #0x637                 	// #1591
  44db68:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44db6c:	add	x1, x0, #0x748
  44db70:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44db74:	add	x0, x0, #0x730
  44db78:	bl	4319d8 <ferror@plt+0x2d9c8>
  44db7c:	bl	4493cc <ferror@plt+0x453bc>
  44db80:	mov	w19, w0
  44db84:	ldr	w0, [sp, #100]
  44db88:	bl	42953c <ferror@plt+0x2552c>
  44db8c:	mov	x4, x0
  44db90:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44db94:	add	x3, x0, #0xd90
  44db98:	mov	w2, #0x2                   	// #2
  44db9c:	mov	w1, w19
  44dba0:	ldr	x0, [sp, #32]
  44dba4:	bl	40bfd4 <ferror@plt+0x7fc4>
  44dba8:	mov	w0, #0x0                   	// #0
  44dbac:	b	44ddc4 <ferror@plt+0x49db4>
  44dbb0:	nop
  44dbb4:	ldr	w0, [sp, #148]
  44dbb8:	cmp	w0, #0x1
  44dbbc:	b.ne	44ddc0 <ferror@plt+0x49db0>  // b.any
  44dbc0:	ldr	x0, [sp, #40]
  44dbc4:	ldr	x0, [x0, #72]
  44dbc8:	ldr	x0, [x0, #8]
  44dbcc:	cmp	x0, #0x0
  44dbd0:	b.ne	44ddc0 <ferror@plt+0x49db0>  // b.any
  44dbd4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44dbd8:	add	x4, x0, #0xdb0
  44dbdc:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44dbe0:	add	x3, x0, #0x5e8
  44dbe4:	mov	w2, #0x63d                 	// #1597
  44dbe8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44dbec:	add	x1, x0, #0x748
  44dbf0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44dbf4:	add	x0, x0, #0x730
  44dbf8:	bl	4319d8 <ferror@plt+0x2d9c8>
  44dbfc:	ldr	x0, [sp, #40]
  44dc00:	ldr	x0, [x0, #16]
  44dc04:	cmp	x0, #0x0
  44dc08:	b.eq	44ddc0 <ferror@plt+0x49db0>  // b.none
  44dc0c:	ldr	x0, [sp, #40]
  44dc10:	ldr	x0, [x0, #72]
  44dc14:	cmp	x0, #0x0
  44dc18:	b.ne	44dc44 <ferror@plt+0x49c34>  // b.any
  44dc1c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44dc20:	add	x4, x0, #0xc68
  44dc24:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44dc28:	add	x3, x0, #0x5e8
  44dc2c:	mov	w2, #0x644                 	// #1604
  44dc30:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44dc34:	add	x1, x0, #0x748
  44dc38:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44dc3c:	add	x0, x0, #0x730
  44dc40:	bl	4319d8 <ferror@plt+0x2d9c8>
  44dc44:	ldr	x0, [sp, #40]
  44dc48:	ldr	x0, [x0, #64]
  44dc4c:	ldr	x0, [x0]
  44dc50:	str	x0, [sp, #136]
  44dc54:	ldr	x0, [sp, #40]
  44dc58:	ldr	x0, [x0, #64]
  44dc5c:	ldr	x1, [x0]
  44dc60:	ldr	x0, [sp, #40]
  44dc64:	ldr	x0, [x0, #64]
  44dc68:	ldr	x0, [x0, #8]
  44dc6c:	add	x0, x1, x0
  44dc70:	str	x0, [sp, #128]
  44dc74:	b	44dd40 <ferror@plt+0x49d30>
  44dc78:	ldr	x1, [sp, #128]
  44dc7c:	ldr	x0, [sp, #136]
  44dc80:	sub	x0, x1, x0
  44dc84:	mov	x1, x0
  44dc88:	ldr	x0, [sp, #136]
  44dc8c:	bl	43a764 <ferror@plt+0x36754>
  44dc90:	str	w0, [sp, #112]
  44dc94:	ldr	w0, [sp, #112]
  44dc98:	cmn	w0, #0x2
  44dc9c:	b.eq	44dcb0 <ferror@plt+0x49ca0>  // b.none
  44dca0:	ldr	w0, [sp, #112]
  44dca4:	cmn	w0, #0x1
  44dca8:	b.eq	44dcbc <ferror@plt+0x49cac>  // b.none
  44dcac:	b	44dd0c <ferror@plt+0x49cfc>
  44dcb0:	ldr	x0, [sp, #136]
  44dcb4:	str	x0, [sp, #128]
  44dcb8:	b	44dd40 <ferror@plt+0x49d30>
  44dcbc:	ldr	x0, [sp, #40]
  44dcc0:	ldr	x0, [x0, #72]
  44dcc4:	ldr	x0, [x0, #8]
  44dcc8:	ldr	x1, [sp, #152]
  44dccc:	cmp	x1, x0
  44dcd0:	b.cs	44dce0 <ferror@plt+0x49cd0>  // b.hs, b.nlast
  44dcd4:	mov	w0, #0x1                   	// #1
  44dcd8:	str	w0, [sp, #148]
  44dcdc:	b	44dd00 <ferror@plt+0x49cf0>
  44dce0:	bl	4493cc <ferror@plt+0x453bc>
  44dce4:	mov	w1, w0
  44dce8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44dcec:	add	x3, x0, #0xd50
  44dcf0:	mov	w2, #0x1                   	// #1
  44dcf4:	ldr	x0, [sp, #32]
  44dcf8:	bl	40c0d8 <ferror@plt+0x80c8>
  44dcfc:	str	wzr, [sp, #148]
  44dd00:	ldr	x0, [sp, #136]
  44dd04:	str	x0, [sp, #128]
  44dd08:	b	44dd40 <ferror@plt+0x49d30>
  44dd0c:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  44dd10:	add	x0, x0, #0x960
  44dd14:	ldr	x1, [x0]
  44dd18:	ldr	x0, [sp, #136]
  44dd1c:	ldrb	w0, [x0]
  44dd20:	and	x0, x0, #0xff
  44dd24:	add	x0, x1, x0
  44dd28:	ldrb	w0, [x0]
  44dd2c:	and	x0, x0, #0xff
  44dd30:	ldr	x1, [sp, #136]
  44dd34:	add	x0, x1, x0
  44dd38:	str	x0, [sp, #136]
  44dd3c:	nop
  44dd40:	ldr	x1, [sp, #136]
  44dd44:	ldr	x0, [sp, #128]
  44dd48:	cmp	x1, x0
  44dd4c:	b.cc	44dc78 <ferror@plt+0x49c68>  // b.lo, b.ul, b.last
  44dd50:	ldr	x0, [sp, #40]
  44dd54:	ldr	x0, [x0, #64]
  44dd58:	ldr	x0, [x0]
  44dd5c:	ldr	x1, [sp, #128]
  44dd60:	cmp	x1, x0
  44dd64:	b.ls	44ddc0 <ferror@plt+0x49db0>  // b.plast
  44dd68:	ldr	x0, [sp, #40]
  44dd6c:	ldr	x0, [x0, #64]
  44dd70:	ldr	x0, [x0]
  44dd74:	ldr	x1, [sp, #128]
  44dd78:	sub	x0, x1, x0
  44dd7c:	str	w0, [sp, #116]
  44dd80:	ldr	x0, [sp, #40]
  44dd84:	ldr	x3, [x0, #72]
  44dd88:	ldr	x0, [sp, #40]
  44dd8c:	ldr	x0, [x0, #64]
  44dd90:	ldr	x0, [x0]
  44dd94:	ldrsw	x1, [sp, #116]
  44dd98:	mov	x2, x1
  44dd9c:	mov	x1, x0
  44dda0:	mov	x0, x3
  44dda4:	bl	42c9bc <ferror@plt+0x289ac>
  44dda8:	ldr	x0, [sp, #40]
  44ddac:	ldr	x0, [x0, #64]
  44ddb0:	ldrsw	x1, [sp, #116]
  44ddb4:	mov	x2, x1
  44ddb8:	mov	x1, #0x0                   	// #0
  44ddbc:	bl	42d360 <ferror@plt+0x29350>
  44ddc0:	ldr	w0, [sp, #148]
  44ddc4:	ldr	x19, [sp, #16]
  44ddc8:	ldp	x29, x30, [sp], #160
  44ddcc:	ret
  44ddd0:	stp	x29, x30, [sp, #-80]!
  44ddd4:	mov	x29, sp
  44ddd8:	str	x0, [sp, #56]
  44dddc:	str	x1, [sp, #48]
  44dde0:	str	x2, [sp, #40]
  44dde4:	str	x3, [sp, #32]
  44dde8:	str	x4, [sp, #24]
  44ddec:	ldr	x0, [sp, #56]
  44ddf0:	cmp	x0, #0x0
  44ddf4:	b.ne	44de1c <ferror@plt+0x49e0c>  // b.any
  44ddf8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ddfc:	add	x2, x0, #0x720
  44de00:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44de04:	add	x1, x0, #0x608
  44de08:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44de0c:	add	x0, x0, #0x730
  44de10:	bl	41aa2c <ferror@plt+0x16a1c>
  44de14:	mov	w0, #0x0                   	// #0
  44de18:	b	44dff4 <ferror@plt+0x49fe4>
  44de1c:	ldr	x0, [sp, #48]
  44de20:	cmp	x0, #0x0
  44de24:	b.ne	44de4c <ferror@plt+0x49e3c>  // b.any
  44de28:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44de2c:	add	x2, x0, #0xdf8
  44de30:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44de34:	add	x1, x0, #0x608
  44de38:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44de3c:	add	x0, x0, #0x730
  44de40:	bl	41aa2c <ferror@plt+0x16a1c>
  44de44:	mov	w0, #0x0                   	// #0
  44de48:	b	44dff4 <ferror@plt+0x49fe4>
  44de4c:	ldr	x0, [sp, #24]
  44de50:	cmp	x0, #0x0
  44de54:	b.eq	44de8c <ferror@plt+0x49e7c>  // b.none
  44de58:	ldr	x0, [sp, #24]
  44de5c:	ldr	x0, [x0]
  44de60:	cmp	x0, #0x0
  44de64:	b.eq	44de8c <ferror@plt+0x49e7c>  // b.none
  44de68:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44de6c:	add	x2, x0, #0x8f0
  44de70:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44de74:	add	x1, x0, #0x608
  44de78:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44de7c:	add	x0, x0, #0x730
  44de80:	bl	41aa2c <ferror@plt+0x16a1c>
  44de84:	mov	w0, #0x0                   	// #0
  44de88:	b	44dff4 <ferror@plt+0x49fe4>
  44de8c:	ldr	x0, [sp, #56]
  44de90:	ldrb	w0, [x0, #94]
  44de94:	and	w0, w0, #0x8
  44de98:	and	w0, w0, #0xff
  44de9c:	cmp	w0, #0x0
  44dea0:	b.ne	44dec8 <ferror@plt+0x49eb8>  // b.any
  44dea4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44dea8:	add	x2, x0, #0xe10
  44deac:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44deb0:	add	x1, x0, #0x608
  44deb4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44deb8:	add	x0, x0, #0x730
  44debc:	bl	41aa2c <ferror@plt+0x16a1c>
  44dec0:	mov	w0, #0x0                   	// #0
  44dec4:	b	44dff4 <ferror@plt+0x49fe4>
  44dec8:	add	x0, sp, #0x40
  44decc:	ldr	x3, [sp, #24]
  44ded0:	ldr	x2, [sp, #32]
  44ded4:	mov	x1, x0
  44ded8:	ldr	x0, [sp, #56]
  44dedc:	bl	44e21c <ferror@plt+0x4a20c>
  44dee0:	str	w0, [sp, #76]
  44dee4:	ldr	x0, [sp, #40]
  44dee8:	cmp	x0, #0x0
  44deec:	b.eq	44defc <ferror@plt+0x49eec>  // b.none
  44def0:	ldr	x1, [sp, #64]
  44def4:	ldr	x0, [sp, #40]
  44def8:	str	x1, [x0]
  44defc:	ldr	w0, [sp, #76]
  44df00:	cmp	w0, #0x1
  44df04:	b.ne	44dfe8 <ferror@plt+0x49fd8>  // b.any
  44df08:	ldr	x0, [sp, #56]
  44df0c:	ldr	x0, [x0, #16]
  44df10:	cmp	x0, #0x0
  44df14:	b.eq	44df30 <ferror@plt+0x49f20>  // b.none
  44df18:	ldr	x0, [sp, #56]
  44df1c:	ldr	x0, [x0, #72]
  44df20:	cmp	x0, #0x0
  44df24:	cset	w0, ne  // ne = any
  44df28:	and	w0, w0, #0xff
  44df2c:	b	44df44 <ferror@plt+0x49f34>
  44df30:	ldr	x0, [sp, #56]
  44df34:	ldr	x0, [x0, #64]
  44df38:	cmp	x0, #0x0
  44df3c:	cset	w0, ne  // ne = any
  44df40:	and	w0, w0, #0xff
  44df44:	cmp	w0, #0x0
  44df48:	b.ne	44df74 <ferror@plt+0x49f64>  // b.any
  44df4c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44df50:	add	x4, x0, #0xe28
  44df54:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44df58:	add	x3, x0, #0x620
  44df5c:	mov	w2, #0x69e                 	// #1694
  44df60:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44df64:	add	x1, x0, #0x748
  44df68:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44df6c:	add	x0, x0, #0x730
  44df70:	bl	4319d8 <ferror@plt+0x2d9c8>
  44df74:	ldr	x0, [sp, #56]
  44df78:	ldr	x0, [x0, #16]
  44df7c:	cmp	x0, #0x0
  44df80:	b.eq	44df90 <ferror@plt+0x49f80>  // b.none
  44df84:	ldr	x0, [sp, #56]
  44df88:	ldr	x0, [x0, #72]
  44df8c:	b	44df98 <ferror@plt+0x49f88>
  44df90:	ldr	x0, [sp, #56]
  44df94:	ldr	x0, [x0, #64]
  44df98:	ldr	x0, [x0]
  44df9c:	ldr	x1, [sp, #64]
  44dfa0:	bl	428e04 <ferror@plt+0x24df4>
  44dfa4:	mov	x1, x0
  44dfa8:	ldr	x0, [sp, #48]
  44dfac:	str	x1, [x0]
  44dfb0:	ldr	x0, [sp, #56]
  44dfb4:	ldr	x0, [x0, #16]
  44dfb8:	cmp	x0, #0x0
  44dfbc:	b.eq	44dfcc <ferror@plt+0x49fbc>  // b.none
  44dfc0:	ldr	x0, [sp, #56]
  44dfc4:	ldr	x0, [x0, #72]
  44dfc8:	b	44dfd4 <ferror@plt+0x49fc4>
  44dfcc:	ldr	x0, [sp, #56]
  44dfd0:	ldr	x0, [x0, #64]
  44dfd4:	ldr	x1, [sp, #64]
  44dfd8:	mov	x2, x1
  44dfdc:	mov	x1, #0x0                   	// #0
  44dfe0:	bl	42d360 <ferror@plt+0x29350>
  44dfe4:	b	44dff0 <ferror@plt+0x49fe0>
  44dfe8:	ldr	x0, [sp, #48]
  44dfec:	str	xzr, [x0]
  44dff0:	ldr	w0, [sp, #76]
  44dff4:	ldp	x29, x30, [sp], #80
  44dff8:	ret
  44dffc:	stp	x29, x30, [sp, #-64]!
  44e000:	mov	x29, sp
  44e004:	str	x0, [sp, #40]
  44e008:	str	x1, [sp, #32]
  44e00c:	str	x2, [sp, #24]
  44e010:	str	x3, [sp, #16]
  44e014:	ldr	x0, [sp, #40]
  44e018:	cmp	x0, #0x0
  44e01c:	b.ne	44e044 <ferror@plt+0x4a034>  // b.any
  44e020:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e024:	add	x2, x0, #0x720
  44e028:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e02c:	add	x1, x0, #0x638
  44e030:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e034:	add	x0, x0, #0x730
  44e038:	bl	41aa2c <ferror@plt+0x16a1c>
  44e03c:	mov	w0, #0x0                   	// #0
  44e040:	b	44e214 <ferror@plt+0x4a204>
  44e044:	ldr	x0, [sp, #32]
  44e048:	cmp	x0, #0x0
  44e04c:	b.ne	44e074 <ferror@plt+0x4a064>  // b.any
  44e050:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e054:	add	x2, x0, #0xe40
  44e058:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e05c:	add	x1, x0, #0x638
  44e060:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e064:	add	x0, x0, #0x730
  44e068:	bl	41aa2c <ferror@plt+0x16a1c>
  44e06c:	mov	w0, #0x0                   	// #0
  44e070:	b	44e214 <ferror@plt+0x4a204>
  44e074:	ldr	x0, [sp, #16]
  44e078:	cmp	x0, #0x0
  44e07c:	b.eq	44e0b4 <ferror@plt+0x4a0a4>  // b.none
  44e080:	ldr	x0, [sp, #16]
  44e084:	ldr	x0, [x0]
  44e088:	cmp	x0, #0x0
  44e08c:	b.eq	44e0b4 <ferror@plt+0x4a0a4>  // b.none
  44e090:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e094:	add	x2, x0, #0x8f0
  44e098:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e09c:	add	x1, x0, #0x638
  44e0a0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e0a4:	add	x0, x0, #0x730
  44e0a8:	bl	41aa2c <ferror@plt+0x16a1c>
  44e0ac:	mov	w0, #0x0                   	// #0
  44e0b0:	b	44e214 <ferror@plt+0x4a204>
  44e0b4:	ldr	x0, [sp, #40]
  44e0b8:	ldrb	w0, [x0, #94]
  44e0bc:	and	w0, w0, #0x8
  44e0c0:	and	w0, w0, #0xff
  44e0c4:	cmp	w0, #0x0
  44e0c8:	b.ne	44e0f0 <ferror@plt+0x4a0e0>  // b.any
  44e0cc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e0d0:	add	x2, x0, #0xe10
  44e0d4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e0d8:	add	x1, x0, #0x638
  44e0dc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e0e0:	add	x0, x0, #0x730
  44e0e4:	bl	41aa2c <ferror@plt+0x16a1c>
  44e0e8:	mov	w0, #0x0                   	// #0
  44e0ec:	b	44e214 <ferror@plt+0x4a204>
  44e0f0:	ldr	x0, [sp, #32]
  44e0f4:	ldr	x0, [x0, #8]
  44e0f8:	cmp	x0, #0x0
  44e0fc:	b.eq	44e10c <ferror@plt+0x4a0fc>  // b.none
  44e100:	mov	x1, #0x0                   	// #0
  44e104:	ldr	x0, [sp, #32]
  44e108:	bl	42c1f4 <ferror@plt+0x281e4>
  44e10c:	add	x0, sp, #0x30
  44e110:	ldr	x3, [sp, #16]
  44e114:	ldr	x2, [sp, #24]
  44e118:	mov	x1, x0
  44e11c:	ldr	x0, [sp, #40]
  44e120:	bl	44e21c <ferror@plt+0x4a20c>
  44e124:	str	w0, [sp, #60]
  44e128:	ldr	w0, [sp, #60]
  44e12c:	cmp	w0, #0x1
  44e130:	b.ne	44e210 <ferror@plt+0x4a200>  // b.any
  44e134:	ldr	x0, [sp, #40]
  44e138:	ldr	x0, [x0, #16]
  44e13c:	cmp	x0, #0x0
  44e140:	b.eq	44e15c <ferror@plt+0x4a14c>  // b.none
  44e144:	ldr	x0, [sp, #40]
  44e148:	ldr	x0, [x0, #72]
  44e14c:	cmp	x0, #0x0
  44e150:	cset	w0, ne  // ne = any
  44e154:	and	w0, w0, #0xff
  44e158:	b	44e170 <ferror@plt+0x4a160>
  44e15c:	ldr	x0, [sp, #40]
  44e160:	ldr	x0, [x0, #64]
  44e164:	cmp	x0, #0x0
  44e168:	cset	w0, ne  // ne = any
  44e16c:	and	w0, w0, #0xff
  44e170:	cmp	w0, #0x0
  44e174:	b.ne	44e1a0 <ferror@plt+0x4a190>  // b.any
  44e178:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e17c:	add	x4, x0, #0xe28
  44e180:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e184:	add	x3, x0, #0x658
  44e188:	mov	w2, #0x6cc                 	// #1740
  44e18c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e190:	add	x1, x0, #0x748
  44e194:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e198:	add	x0, x0, #0x730
  44e19c:	bl	4319d8 <ferror@plt+0x2d9c8>
  44e1a0:	ldr	x0, [sp, #40]
  44e1a4:	ldr	x0, [x0, #16]
  44e1a8:	cmp	x0, #0x0
  44e1ac:	b.eq	44e1bc <ferror@plt+0x4a1ac>  // b.none
  44e1b0:	ldr	x0, [sp, #40]
  44e1b4:	ldr	x0, [x0, #72]
  44e1b8:	b	44e1c4 <ferror@plt+0x4a1b4>
  44e1bc:	ldr	x0, [sp, #40]
  44e1c0:	ldr	x0, [x0, #64]
  44e1c4:	ldr	x0, [x0]
  44e1c8:	ldr	x1, [sp, #48]
  44e1cc:	mov	x2, x1
  44e1d0:	mov	x1, x0
  44e1d4:	ldr	x0, [sp, #32]
  44e1d8:	bl	42c9bc <ferror@plt+0x289ac>
  44e1dc:	ldr	x0, [sp, #40]
  44e1e0:	ldr	x0, [x0, #16]
  44e1e4:	cmp	x0, #0x0
  44e1e8:	b.eq	44e1f8 <ferror@plt+0x4a1e8>  // b.none
  44e1ec:	ldr	x0, [sp, #40]
  44e1f0:	ldr	x0, [x0, #72]
  44e1f4:	b	44e200 <ferror@plt+0x4a1f0>
  44e1f8:	ldr	x0, [sp, #40]
  44e1fc:	ldr	x0, [x0, #64]
  44e200:	ldr	x1, [sp, #48]
  44e204:	mov	x2, x1
  44e208:	mov	x1, #0x0                   	// #0
  44e20c:	bl	42d360 <ferror@plt+0x29350>
  44e210:	ldr	w0, [sp, #60]
  44e214:	ldp	x29, x30, [sp], #64
  44e218:	ret
  44e21c:	stp	x29, x30, [sp, #-128]!
  44e220:	mov	x29, sp
  44e224:	str	x0, [sp, #40]
  44e228:	str	x1, [sp, #32]
  44e22c:	str	x2, [sp, #24]
  44e230:	str	x3, [sp, #16]
  44e234:	mov	w0, #0x1                   	// #1
  44e238:	str	w0, [sp, #84]
  44e23c:	ldr	x0, [sp, #40]
  44e240:	ldrb	w0, [x0, #94]
  44e244:	and	w0, w0, #0x1
  44e248:	and	w0, w0, #0xff
  44e24c:	cmp	w0, #0x0
  44e250:	b.ne	44e278 <ferror@plt+0x4a268>  // b.any
  44e254:	bl	4493cc <ferror@plt+0x453bc>
  44e258:	mov	w1, w0
  44e25c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e260:	add	x3, x0, #0xe50
  44e264:	mov	w2, #0x2                   	// #2
  44e268:	ldr	x0, [sp, #16]
  44e26c:	bl	40c0d8 <ferror@plt+0x80c8>
  44e270:	mov	w0, #0x0                   	// #0
  44e274:	b	44e938 <ferror@plt+0x4a928>
  44e278:	mov	w0, #0x1                   	// #1
  44e27c:	str	w0, [sp, #124]
  44e280:	ldr	x0, [sp, #40]
  44e284:	ldr	x0, [x0, #40]
  44e288:	cmp	x0, #0x0
  44e28c:	b.eq	44e2a4 <ferror@plt+0x4a294>  // b.none
  44e290:	ldr	x0, [sp, #40]
  44e294:	ldr	w0, [x0, #48]
  44e298:	mov	w0, w0
  44e29c:	str	x0, [sp, #104]
  44e2a0:	b	44e2ac <ferror@plt+0x4a29c>
  44e2a4:	mov	x0, #0x3                   	// #3
  44e2a8:	str	x0, [sp, #104]
  44e2ac:	str	xzr, [sp, #112]
  44e2b0:	ldr	w0, [sp, #84]
  44e2b4:	cmp	w0, #0x0
  44e2b8:	b.eq	44e330 <ferror@plt+0x4a320>  // b.none
  44e2bc:	ldr	x0, [sp, #40]
  44e2c0:	ldr	x0, [x0, #16]
  44e2c4:	cmp	x0, #0x0
  44e2c8:	b.eq	44e2e4 <ferror@plt+0x4a2d4>  // b.none
  44e2cc:	ldr	x0, [sp, #40]
  44e2d0:	ldr	x0, [x0, #72]
  44e2d4:	cmp	x0, #0x0
  44e2d8:	cset	w0, ne  // ne = any
  44e2dc:	and	w0, w0, #0xff
  44e2e0:	b	44e2f8 <ferror@plt+0x4a2e8>
  44e2e4:	ldr	x0, [sp, #40]
  44e2e8:	ldr	x0, [x0, #64]
  44e2ec:	cmp	x0, #0x0
  44e2f0:	cset	w0, ne  // ne = any
  44e2f4:	and	w0, w0, #0xff
  44e2f8:	cmp	w0, #0x0
  44e2fc:	b.eq	44e330 <ferror@plt+0x4a320>  // b.none
  44e300:	ldr	x0, [sp, #40]
  44e304:	ldr	x0, [x0, #16]
  44e308:	cmp	x0, #0x0
  44e30c:	b.eq	44e31c <ferror@plt+0x4a30c>  // b.none
  44e310:	ldr	x0, [sp, #40]
  44e314:	ldr	x0, [x0, #72]
  44e318:	b	44e324 <ferror@plt+0x4a314>
  44e31c:	ldr	x0, [sp, #40]
  44e320:	ldr	x0, [x0, #64]
  44e324:	ldr	x0, [x0, #8]
  44e328:	cmp	x0, #0x0
  44e32c:	b.ne	44e500 <ferror@plt+0x4a4f0>  // b.any
  44e330:	nop
  44e334:	b	44e33c <ferror@plt+0x4a32c>
  44e338:	nop
  44e33c:	ldr	x1, [sp, #16]
  44e340:	ldr	x0, [sp, #40]
  44e344:	bl	44d588 <ferror@plt+0x49578>
  44e348:	str	w0, [sp, #124]
  44e34c:	ldr	w0, [sp, #124]
  44e350:	cmp	w0, #0x1
  44e354:	b.eq	44e368 <ferror@plt+0x4a358>  // b.none
  44e358:	ldr	w0, [sp, #124]
  44e35c:	cmp	w0, #0x2
  44e360:	b.eq	44e3f8 <ferror@plt+0x4a3e8>  // b.none
  44e364:	b	44e4e4 <ferror@plt+0x4a4d4>
  44e368:	ldr	x0, [sp, #40]
  44e36c:	ldr	x0, [x0, #16]
  44e370:	cmp	x0, #0x0
  44e374:	b.eq	44e390 <ferror@plt+0x4a380>  // b.none
  44e378:	ldr	x0, [sp, #40]
  44e37c:	ldr	x0, [x0, #72]
  44e380:	cmp	x0, #0x0
  44e384:	cset	w0, ne  // ne = any
  44e388:	and	w0, w0, #0xff
  44e38c:	b	44e3a4 <ferror@plt+0x4a394>
  44e390:	ldr	x0, [sp, #40]
  44e394:	ldr	x0, [x0, #64]
  44e398:	cmp	x0, #0x0
  44e39c:	cset	w0, ne  // ne = any
  44e3a0:	and	w0, w0, #0xff
  44e3a4:	cmp	w0, #0x0
  44e3a8:	b.eq	44e3e4 <ferror@plt+0x4a3d4>  // b.none
  44e3ac:	ldr	x0, [sp, #40]
  44e3b0:	ldr	x0, [x0, #16]
  44e3b4:	cmp	x0, #0x0
  44e3b8:	b.eq	44e3c8 <ferror@plt+0x4a3b8>  // b.none
  44e3bc:	ldr	x0, [sp, #40]
  44e3c0:	ldr	x0, [x0, #72]
  44e3c4:	b	44e3d0 <ferror@plt+0x4a3c0>
  44e3c8:	ldr	x0, [sp, #40]
  44e3cc:	ldr	x0, [x0, #64]
  44e3d0:	ldr	x0, [x0, #8]
  44e3d4:	cmp	x0, #0x0
  44e3d8:	cset	w0, eq  // eq = none
  44e3dc:	and	w0, w0, #0xff
  44e3e0:	b	44e3e8 <ferror@plt+0x4a3d8>
  44e3e4:	mov	w0, #0x1                   	// #1
  44e3e8:	cmp	w0, #0x0
  44e3ec:	b.eq	44e508 <ferror@plt+0x4a4f8>  // b.none
  44e3f0:	str	wzr, [sp, #84]
  44e3f4:	b	44e8f8 <ferror@plt+0x4a8e8>
  44e3f8:	ldr	x0, [sp, #40]
  44e3fc:	ldr	x0, [x0, #16]
  44e400:	cmp	x0, #0x0
  44e404:	b.eq	44e420 <ferror@plt+0x4a410>  // b.none
  44e408:	ldr	x0, [sp, #40]
  44e40c:	ldr	x0, [x0, #72]
  44e410:	cmp	x0, #0x0
  44e414:	cset	w0, ne  // ne = any
  44e418:	and	w0, w0, #0xff
  44e41c:	b	44e434 <ferror@plt+0x4a424>
  44e420:	ldr	x0, [sp, #40]
  44e424:	ldr	x0, [x0, #64]
  44e428:	cmp	x0, #0x0
  44e42c:	cset	w0, ne  // ne = any
  44e430:	and	w0, w0, #0xff
  44e434:	cmp	w0, #0x0
  44e438:	b.eq	44e474 <ferror@plt+0x4a464>  // b.none
  44e43c:	ldr	x0, [sp, #40]
  44e440:	ldr	x0, [x0, #16]
  44e444:	cmp	x0, #0x0
  44e448:	b.eq	44e458 <ferror@plt+0x4a448>  // b.none
  44e44c:	ldr	x0, [sp, #40]
  44e450:	ldr	x0, [x0, #72]
  44e454:	b	44e460 <ferror@plt+0x4a450>
  44e458:	ldr	x0, [sp, #40]
  44e45c:	ldr	x0, [x0, #64]
  44e460:	ldr	x0, [x0, #8]
  44e464:	cmp	x0, #0x0
  44e468:	cset	w0, eq  // eq = none
  44e46c:	and	w0, w0, #0xff
  44e470:	b	44e478 <ferror@plt+0x4a468>
  44e474:	mov	w0, #0x1                   	// #1
  44e478:	cmp	w0, #0x0
  44e47c:	b.eq	44e510 <ferror@plt+0x4a500>  // b.none
  44e480:	ldr	x0, [sp, #32]
  44e484:	cmp	x0, #0x0
  44e488:	b.eq	44e494 <ferror@plt+0x4a484>  // b.none
  44e48c:	ldr	x0, [sp, #32]
  44e490:	str	xzr, [x0]
  44e494:	ldr	x0, [sp, #40]
  44e498:	ldr	x0, [x0, #16]
  44e49c:	cmp	x0, #0x0
  44e4a0:	b.eq	44e4dc <ferror@plt+0x4a4cc>  // b.none
  44e4a4:	ldr	x0, [sp, #40]
  44e4a8:	ldr	x0, [x0, #64]
  44e4ac:	ldr	x0, [x0, #8]
  44e4b0:	cmp	x0, #0x0
  44e4b4:	b.eq	44e4dc <ferror@plt+0x4a4cc>  // b.none
  44e4b8:	bl	4493cc <ferror@plt+0x453bc>
  44e4bc:	mov	w1, w0
  44e4c0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e4c4:	add	x3, x0, #0xe88
  44e4c8:	mov	w2, #0x3                   	// #3
  44e4cc:	ldr	x0, [sp, #16]
  44e4d0:	bl	40c0d8 <ferror@plt+0x80c8>
  44e4d4:	mov	w0, #0x0                   	// #0
  44e4d8:	b	44e938 <ferror@plt+0x4a928>
  44e4dc:	mov	w0, #0x2                   	// #2
  44e4e0:	b	44e938 <ferror@plt+0x4a928>
  44e4e4:	ldr	x0, [sp, #32]
  44e4e8:	cmp	x0, #0x0
  44e4ec:	b.eq	44e4f8 <ferror@plt+0x4a4e8>  // b.none
  44e4f0:	ldr	x0, [sp, #32]
  44e4f4:	str	xzr, [x0]
  44e4f8:	ldr	w0, [sp, #124]
  44e4fc:	b	44e938 <ferror@plt+0x4a928>
  44e500:	nop
  44e504:	b	44e514 <ferror@plt+0x4a504>
  44e508:	nop
  44e50c:	b	44e514 <ferror@plt+0x4a504>
  44e510:	nop
  44e514:	ldr	x0, [sp, #40]
  44e518:	ldr	x0, [x0, #16]
  44e51c:	cmp	x0, #0x0
  44e520:	b.eq	44e53c <ferror@plt+0x4a52c>  // b.none
  44e524:	ldr	x0, [sp, #40]
  44e528:	ldr	x0, [x0, #72]
  44e52c:	cmp	x0, #0x0
  44e530:	cset	w0, ne  // ne = any
  44e534:	and	w0, w0, #0xff
  44e538:	b	44e550 <ferror@plt+0x4a540>
  44e53c:	ldr	x0, [sp, #40]
  44e540:	ldr	x0, [x0, #64]
  44e544:	cmp	x0, #0x0
  44e548:	cset	w0, ne  // ne = any
  44e54c:	and	w0, w0, #0xff
  44e550:	cmp	w0, #0x0
  44e554:	b.eq	44e590 <ferror@plt+0x4a580>  // b.none
  44e558:	ldr	x0, [sp, #40]
  44e55c:	ldr	x0, [x0, #16]
  44e560:	cmp	x0, #0x0
  44e564:	b.eq	44e574 <ferror@plt+0x4a564>  // b.none
  44e568:	ldr	x0, [sp, #40]
  44e56c:	ldr	x0, [x0, #72]
  44e570:	b	44e57c <ferror@plt+0x4a56c>
  44e574:	ldr	x0, [sp, #40]
  44e578:	ldr	x0, [x0, #64]
  44e57c:	ldr	x0, [x0, #8]
  44e580:	cmp	x0, #0x0
  44e584:	cset	w0, ne  // ne = any
  44e588:	and	w0, w0, #0xff
  44e58c:	b	44e594 <ferror@plt+0x4a584>
  44e590:	mov	w0, #0x0                   	// #0
  44e594:	cmp	w0, #0x0
  44e598:	b.ne	44e5c4 <ferror@plt+0x4a5b4>  // b.any
  44e59c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e5a0:	add	x4, x0, #0xeb8
  44e5a4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e5a8:	add	x3, x0, #0x678
  44e5ac:	mov	w2, #0x721                 	// #1825
  44e5b0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e5b4:	add	x1, x0, #0x748
  44e5b8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e5bc:	add	x0, x0, #0x730
  44e5c0:	bl	4319d8 <ferror@plt+0x2d9c8>
  44e5c4:	ldr	x0, [sp, #40]
  44e5c8:	ldr	x0, [x0, #16]
  44e5cc:	cmp	x0, #0x0
  44e5d0:	b.eq	44e5e0 <ferror@plt+0x4a5d0>  // b.none
  44e5d4:	ldr	x0, [sp, #40]
  44e5d8:	ldr	x0, [x0, #72]
  44e5dc:	b	44e5e8 <ferror@plt+0x4a5d8>
  44e5e0:	ldr	x0, [sp, #40]
  44e5e4:	ldr	x0, [x0, #64]
  44e5e8:	str	x0, [sp, #64]
  44e5ec:	str	wzr, [sp, #84]
  44e5f0:	ldr	x0, [sp, #64]
  44e5f4:	ldr	x1, [x0]
  44e5f8:	ldr	x0, [sp, #64]
  44e5fc:	ldr	x0, [x0, #8]
  44e600:	add	x0, x1, x0
  44e604:	str	x0, [sp, #56]
  44e608:	ldr	x0, [sp, #64]
  44e60c:	ldr	x1, [x0]
  44e610:	ldr	x0, [sp, #112]
  44e614:	add	x0, x1, x0
  44e618:	str	x0, [sp, #72]
  44e61c:	b	44e810 <ferror@plt+0x4a800>
  44e620:	ldr	x0, [sp, #40]
  44e624:	ldr	x0, [x0, #40]
  44e628:	cmp	x0, #0x0
  44e62c:	b.eq	44e66c <ferror@plt+0x4a65c>  // b.none
  44e630:	ldr	x0, [sp, #40]
  44e634:	ldr	x0, [x0, #40]
  44e638:	ldr	x2, [sp, #104]
  44e63c:	ldr	x1, [sp, #72]
  44e640:	bl	403b10 <memcmp@plt>
  44e644:	cmp	w0, #0x0
  44e648:	b.ne	44e7c0 <ferror@plt+0x4a7b0>  // b.any
  44e64c:	ldr	x0, [sp, #64]
  44e650:	ldr	x0, [x0]
  44e654:	ldr	x1, [sp, #72]
  44e658:	sub	x0, x1, x0
  44e65c:	str	x0, [sp, #96]
  44e660:	ldr	x0, [sp, #104]
  44e664:	str	x0, [sp, #88]
  44e668:	b	44e8fc <ferror@plt+0x4a8ec>
  44e66c:	ldr	x0, [sp, #72]
  44e670:	ldrb	w0, [x0]
  44e674:	cmp	w0, #0xe2
  44e678:	b.eq	44e758 <ferror@plt+0x4a748>  // b.none
  44e67c:	cmp	w0, #0xe2
  44e680:	b.gt	44e7b4 <ferror@plt+0x4a7a4>
  44e684:	cmp	w0, #0xd
  44e688:	b.eq	44e6c4 <ferror@plt+0x4a6b4>  // b.none
  44e68c:	cmp	w0, #0xd
  44e690:	b.gt	44e7b4 <ferror@plt+0x4a7a4>
  44e694:	cmp	w0, #0x0
  44e698:	b.eq	44e794 <ferror@plt+0x4a784>  // b.none
  44e69c:	cmp	w0, #0xa
  44e6a0:	b.ne	44e7b4 <ferror@plt+0x4a7a4>  // b.any
  44e6a4:	ldr	x0, [sp, #64]
  44e6a8:	ldr	x0, [x0]
  44e6ac:	ldr	x1, [sp, #72]
  44e6b0:	sub	x0, x1, x0
  44e6b4:	str	x0, [sp, #96]
  44e6b8:	mov	x0, #0x1                   	// #1
  44e6bc:	str	x0, [sp, #88]
  44e6c0:	b	44e8fc <ferror@plt+0x4a8ec>
  44e6c4:	ldr	x0, [sp, #64]
  44e6c8:	ldr	x0, [x0]
  44e6cc:	ldr	x1, [sp, #72]
  44e6d0:	sub	x0, x1, x0
  44e6d4:	str	x0, [sp, #96]
  44e6d8:	ldr	x0, [sp, #56]
  44e6dc:	sub	x0, x0, #0x1
  44e6e0:	ldr	x1, [sp, #72]
  44e6e4:	cmp	x1, x0
  44e6e8:	b.ne	44e718 <ferror@plt+0x4a708>  // b.any
  44e6ec:	ldr	w0, [sp, #124]
  44e6f0:	cmp	w0, #0x2
  44e6f4:	b.eq	44e718 <ferror@plt+0x4a708>  // b.none
  44e6f8:	ldr	x0, [sp, #64]
  44e6fc:	ldr	x1, [x0]
  44e700:	ldr	x0, [sp, #64]
  44e704:	ldr	x0, [x0, #8]
  44e708:	add	x0, x1, x0
  44e70c:	ldr	x1, [sp, #56]
  44e710:	cmp	x1, x0
  44e714:	b.eq	44e338 <ferror@plt+0x4a328>  // b.none
  44e718:	ldr	x0, [sp, #56]
  44e71c:	sub	x0, x0, #0x1
  44e720:	ldr	x1, [sp, #72]
  44e724:	cmp	x1, x0
  44e728:	b.cs	44e74c <ferror@plt+0x4a73c>  // b.hs, b.nlast
  44e72c:	ldr	x0, [sp, #72]
  44e730:	add	x0, x0, #0x1
  44e734:	ldrb	w0, [x0]
  44e738:	cmp	w0, #0xa
  44e73c:	b.ne	44e74c <ferror@plt+0x4a73c>  // b.any
  44e740:	mov	x0, #0x2                   	// #2
  44e744:	str	x0, [sp, #88]
  44e748:	b	44e8fc <ferror@plt+0x4a8ec>
  44e74c:	mov	x0, #0x1                   	// #1
  44e750:	str	x0, [sp, #88]
  44e754:	b	44e8fc <ferror@plt+0x4a8ec>
  44e758:	mov	x2, #0x3                   	// #3
  44e75c:	ldr	x1, [sp, #72]
  44e760:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e764:	add	x0, x0, #0xee0
  44e768:	bl	403890 <strncmp@plt>
  44e76c:	cmp	w0, #0x0
  44e770:	b.ne	44e7bc <ferror@plt+0x4a7ac>  // b.any
  44e774:	ldr	x0, [sp, #64]
  44e778:	ldr	x0, [x0]
  44e77c:	ldr	x1, [sp, #72]
  44e780:	sub	x0, x1, x0
  44e784:	str	x0, [sp, #96]
  44e788:	mov	x0, #0x3                   	// #3
  44e78c:	str	x0, [sp, #88]
  44e790:	b	44e8fc <ferror@plt+0x4a8ec>
  44e794:	ldr	x0, [sp, #64]
  44e798:	ldr	x0, [x0]
  44e79c:	ldr	x1, [sp, #72]
  44e7a0:	sub	x0, x1, x0
  44e7a4:	str	x0, [sp, #96]
  44e7a8:	mov	x0, #0x1                   	// #1
  44e7ac:	str	x0, [sp, #88]
  44e7b0:	b	44e8fc <ferror@plt+0x4a8ec>
  44e7b4:	nop
  44e7b8:	b	44e7c0 <ferror@plt+0x4a7b0>
  44e7bc:	nop
  44e7c0:	ldr	x0, [sp, #40]
  44e7c4:	ldr	x0, [x0, #16]
  44e7c8:	cmp	x0, #0x0
  44e7cc:	b.eq	44e804 <ferror@plt+0x4a7f4>  // b.none
  44e7d0:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  44e7d4:	add	x0, x0, #0x960
  44e7d8:	ldr	x1, [x0]
  44e7dc:	ldr	x0, [sp, #72]
  44e7e0:	ldrb	w0, [x0]
  44e7e4:	and	x0, x0, #0xff
  44e7e8:	add	x0, x1, x0
  44e7ec:	ldrb	w0, [x0]
  44e7f0:	and	x0, x0, #0xff
  44e7f4:	ldr	x1, [sp, #72]
  44e7f8:	add	x0, x1, x0
  44e7fc:	str	x0, [sp, #72]
  44e800:	b	44e810 <ferror@plt+0x4a800>
  44e804:	ldr	x0, [sp, #72]
  44e808:	add	x0, x0, #0x1
  44e80c:	str	x0, [sp, #72]
  44e810:	ldr	x1, [sp, #72]
  44e814:	ldr	x0, [sp, #56]
  44e818:	cmp	x1, x0
  44e81c:	b.cc	44e620 <ferror@plt+0x4a610>  // b.lo, b.ul, b.last
  44e820:	ldr	x1, [sp, #72]
  44e824:	ldr	x0, [sp, #56]
  44e828:	cmp	x1, x0
  44e82c:	b.eq	44e858 <ferror@plt+0x4a848>  // b.none
  44e830:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e834:	add	x4, x0, #0xee8
  44e838:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e83c:	add	x3, x0, #0x678
  44e840:	mov	w2, #0x75a                 	// #1882
  44e844:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e848:	add	x1, x0, #0x748
  44e84c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e850:	add	x0, x0, #0x730
  44e854:	bl	4319d8 <ferror@plt+0x2d9c8>
  44e858:	ldr	w0, [sp, #124]
  44e85c:	cmp	w0, #0x2
  44e860:	b.ne	44e8c0 <ferror@plt+0x4a8b0>  // b.any
  44e864:	ldr	x0, [sp, #40]
  44e868:	ldr	x0, [x0, #16]
  44e86c:	cmp	x0, #0x0
  44e870:	b.eq	44e8ac <ferror@plt+0x4a89c>  // b.none
  44e874:	ldr	x0, [sp, #40]
  44e878:	ldr	x0, [x0, #64]
  44e87c:	ldr	x0, [x0, #8]
  44e880:	cmp	x0, #0x0
  44e884:	b.eq	44e8ac <ferror@plt+0x4a89c>  // b.none
  44e888:	bl	4493cc <ferror@plt+0x453bc>
  44e88c:	mov	w1, w0
  44e890:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e894:	add	x3, x0, #0xf00
  44e898:	mov	w2, #0x3                   	// #3
  44e89c:	ldr	x0, [sp, #16]
  44e8a0:	bl	40c0d8 <ferror@plt+0x80c8>
  44e8a4:	mov	w0, #0x0                   	// #0
  44e8a8:	b	44e938 <ferror@plt+0x4a928>
  44e8ac:	ldr	x0, [sp, #64]
  44e8b0:	ldr	x0, [x0, #8]
  44e8b4:	str	x0, [sp, #96]
  44e8b8:	str	xzr, [sp, #88]
  44e8bc:	b	44e8fc <ferror@plt+0x4a8ec>
  44e8c0:	ldr	x0, [sp, #64]
  44e8c4:	ldr	x1, [x0, #8]
  44e8c8:	ldr	x0, [sp, #104]
  44e8cc:	sub	x0, x0, #0x1
  44e8d0:	cmp	x1, x0
  44e8d4:	b.ls	44e8f4 <ferror@plt+0x4a8e4>  // b.plast
  44e8d8:	ldr	x0, [sp, #64]
  44e8dc:	ldr	x1, [x0, #8]
  44e8e0:	ldr	x0, [sp, #104]
  44e8e4:	sub	x0, x1, x0
  44e8e8:	add	x0, x0, #0x1
  44e8ec:	str	x0, [sp, #112]
  44e8f0:	b	44e2b0 <ferror@plt+0x4a2a0>
  44e8f4:	str	xzr, [sp, #112]
  44e8f8:	b	44e2b0 <ferror@plt+0x4a2a0>
  44e8fc:	ldr	x0, [sp, #24]
  44e900:	cmp	x0, #0x0
  44e904:	b.eq	44e914 <ferror@plt+0x4a904>  // b.none
  44e908:	ldr	x0, [sp, #24]
  44e90c:	ldr	x1, [sp, #96]
  44e910:	str	x1, [x0]
  44e914:	ldr	x0, [sp, #32]
  44e918:	cmp	x0, #0x0
  44e91c:	b.eq	44e934 <ferror@plt+0x4a924>  // b.none
  44e920:	ldr	x1, [sp, #96]
  44e924:	ldr	x0, [sp, #88]
  44e928:	add	x1, x1, x0
  44e92c:	ldr	x0, [sp, #32]
  44e930:	str	x1, [x0]
  44e934:	mov	w0, #0x1                   	// #1
  44e938:	ldp	x29, x30, [sp], #128
  44e93c:	ret
  44e940:	stp	x29, x30, [sp, #-64]!
  44e944:	mov	x29, sp
  44e948:	str	x0, [sp, #40]
  44e94c:	str	x1, [sp, #32]
  44e950:	str	x2, [sp, #24]
  44e954:	str	x3, [sp, #16]
  44e958:	ldr	x0, [sp, #40]
  44e95c:	cmp	x0, #0x0
  44e960:	b.ne	44e988 <ferror@plt+0x4a978>  // b.any
  44e964:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e968:	add	x2, x0, #0x720
  44e96c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e970:	add	x1, x0, #0x698
  44e974:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e978:	add	x0, x0, #0x730
  44e97c:	bl	41aa2c <ferror@plt+0x16a1c>
  44e980:	mov	w0, #0x0                   	// #0
  44e984:	b	44ec24 <ferror@plt+0x4ac14>
  44e988:	ldr	x0, [sp, #16]
  44e98c:	cmp	x0, #0x0
  44e990:	b.eq	44e9c8 <ferror@plt+0x4a9b8>  // b.none
  44e994:	ldr	x0, [sp, #16]
  44e998:	ldr	x0, [x0]
  44e99c:	cmp	x0, #0x0
  44e9a0:	b.eq	44e9c8 <ferror@plt+0x4a9b8>  // b.none
  44e9a4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e9a8:	add	x2, x0, #0x8f0
  44e9ac:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e9b0:	add	x1, x0, #0x698
  44e9b4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e9b8:	add	x0, x0, #0x730
  44e9bc:	bl	41aa2c <ferror@plt+0x16a1c>
  44e9c0:	mov	w0, #0x0                   	// #0
  44e9c4:	b	44ec24 <ferror@plt+0x4ac14>
  44e9c8:	ldr	x0, [sp, #40]
  44e9cc:	ldrb	w0, [x0, #94]
  44e9d0:	and	w0, w0, #0x8
  44e9d4:	and	w0, w0, #0xff
  44e9d8:	cmp	w0, #0x0
  44e9dc:	b.ne	44ea04 <ferror@plt+0x4a9f4>  // b.any
  44e9e0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e9e4:	add	x2, x0, #0xe10
  44e9e8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44e9ec:	add	x1, x0, #0x698
  44e9f0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44e9f4:	add	x0, x0, #0x730
  44e9f8:	bl	41aa2c <ferror@plt+0x16a1c>
  44e9fc:	mov	w0, #0x0                   	// #0
  44ea00:	b	44ec24 <ferror@plt+0x4ac14>
  44ea04:	ldr	x0, [sp, #32]
  44ea08:	cmp	x0, #0x0
  44ea0c:	b.eq	44ea18 <ferror@plt+0x4aa08>  // b.none
  44ea10:	ldr	x0, [sp, #32]
  44ea14:	str	xzr, [x0]
  44ea18:	ldr	x0, [sp, #24]
  44ea1c:	cmp	x0, #0x0
  44ea20:	b.eq	44ea2c <ferror@plt+0x4aa1c>  // b.none
  44ea24:	ldr	x0, [sp, #24]
  44ea28:	str	xzr, [x0]
  44ea2c:	ldr	x0, [sp, #40]
  44ea30:	ldrb	w0, [x0, #94]
  44ea34:	and	w0, w0, #0x1
  44ea38:	and	w0, w0, #0xff
  44ea3c:	cmp	w0, #0x0
  44ea40:	b.ne	44ea68 <ferror@plt+0x4aa58>  // b.any
  44ea44:	bl	4493cc <ferror@plt+0x453bc>
  44ea48:	mov	w1, w0
  44ea4c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ea50:	add	x3, x0, #0xf30
  44ea54:	mov	w2, #0x2                   	// #2
  44ea58:	ldr	x0, [sp, #16]
  44ea5c:	bl	40c0d8 <ferror@plt+0x80c8>
  44ea60:	mov	w0, #0x0                   	// #0
  44ea64:	b	44ec24 <ferror@plt+0x4ac14>
  44ea68:	ldr	x1, [sp, #16]
  44ea6c:	ldr	x0, [sp, #40]
  44ea70:	bl	44d588 <ferror@plt+0x49578>
  44ea74:	str	w0, [sp, #60]
  44ea78:	ldr	w0, [sp, #60]
  44ea7c:	cmp	w0, #0x1
  44ea80:	b.eq	44ea68 <ferror@plt+0x4aa58>  // b.none
  44ea84:	ldr	w0, [sp, #60]
  44ea88:	cmp	w0, #0x2
  44ea8c:	b.eq	44ea98 <ferror@plt+0x4aa88>  // b.none
  44ea90:	ldr	w0, [sp, #60]
  44ea94:	b	44ec24 <ferror@plt+0x4ac14>
  44ea98:	ldr	x0, [sp, #40]
  44ea9c:	ldr	x0, [x0, #16]
  44eaa0:	cmp	x0, #0x0
  44eaa4:	b.eq	44eae0 <ferror@plt+0x4aad0>  // b.none
  44eaa8:	ldr	x0, [sp, #40]
  44eaac:	ldr	x0, [x0, #64]
  44eab0:	ldr	x0, [x0, #8]
  44eab4:	cmp	x0, #0x0
  44eab8:	b.eq	44eae0 <ferror@plt+0x4aad0>  // b.none
  44eabc:	bl	4493cc <ferror@plt+0x453bc>
  44eac0:	mov	w1, w0
  44eac4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44eac8:	add	x3, x0, #0xf00
  44eacc:	mov	w2, #0x3                   	// #3
  44ead0:	ldr	x0, [sp, #16]
  44ead4:	bl	40c0d8 <ferror@plt+0x80c8>
  44ead8:	mov	w0, #0x0                   	// #0
  44eadc:	b	44ec24 <ferror@plt+0x4ac14>
  44eae0:	ldr	x0, [sp, #40]
  44eae4:	ldr	x0, [x0, #16]
  44eae8:	cmp	x0, #0x0
  44eaec:	b.eq	44eb08 <ferror@plt+0x4aaf8>  // b.none
  44eaf0:	ldr	x0, [sp, #40]
  44eaf4:	ldr	x0, [x0, #72]
  44eaf8:	cmp	x0, #0x0
  44eafc:	cset	w0, eq  // eq = none
  44eb00:	and	w0, w0, #0xff
  44eb04:	b	44eb1c <ferror@plt+0x4ab0c>
  44eb08:	ldr	x0, [sp, #40]
  44eb0c:	ldr	x0, [x0, #64]
  44eb10:	cmp	x0, #0x0
  44eb14:	cset	w0, eq  // eq = none
  44eb18:	and	w0, w0, #0xff
  44eb1c:	cmp	w0, #0x0
  44eb20:	b.eq	44eb4c <ferror@plt+0x4ab3c>  // b.none
  44eb24:	ldr	x0, [sp, #32]
  44eb28:	cmp	x0, #0x0
  44eb2c:	b.eq	44ec20 <ferror@plt+0x4ac10>  // b.none
  44eb30:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44eb34:	add	x0, x0, #0xf60
  44eb38:	bl	428d58 <ferror@plt+0x24d48>
  44eb3c:	mov	x1, x0
  44eb40:	ldr	x0, [sp, #32]
  44eb44:	str	x1, [x0]
  44eb48:	b	44ec20 <ferror@plt+0x4ac10>
  44eb4c:	ldr	x0, [sp, #24]
  44eb50:	cmp	x0, #0x0
  44eb54:	b.eq	44eb88 <ferror@plt+0x4ab78>  // b.none
  44eb58:	ldr	x0, [sp, #40]
  44eb5c:	ldr	x0, [x0, #16]
  44eb60:	cmp	x0, #0x0
  44eb64:	b.eq	44eb74 <ferror@plt+0x4ab64>  // b.none
  44eb68:	ldr	x0, [sp, #40]
  44eb6c:	ldr	x0, [x0, #72]
  44eb70:	b	44eb7c <ferror@plt+0x4ab6c>
  44eb74:	ldr	x0, [sp, #40]
  44eb78:	ldr	x0, [x0, #64]
  44eb7c:	ldr	x1, [x0, #8]
  44eb80:	ldr	x0, [sp, #24]
  44eb84:	str	x1, [x0]
  44eb88:	ldr	x0, [sp, #32]
  44eb8c:	cmp	x0, #0x0
  44eb90:	b.eq	44ebd0 <ferror@plt+0x4abc0>  // b.none
  44eb94:	ldr	x0, [sp, #40]
  44eb98:	ldr	x0, [x0, #16]
  44eb9c:	cmp	x0, #0x0
  44eba0:	b.eq	44ebb0 <ferror@plt+0x4aba0>  // b.none
  44eba4:	ldr	x0, [sp, #40]
  44eba8:	ldr	x0, [x0, #72]
  44ebac:	b	44ebb8 <ferror@plt+0x4aba8>
  44ebb0:	ldr	x0, [sp, #40]
  44ebb4:	ldr	x0, [x0, #64]
  44ebb8:	mov	w1, #0x0                   	// #0
  44ebbc:	bl	42bf2c <ferror@plt+0x27f1c>
  44ebc0:	mov	x1, x0
  44ebc4:	ldr	x0, [sp, #32]
  44ebc8:	str	x1, [x0]
  44ebcc:	b	44ebfc <ferror@plt+0x4abec>
  44ebd0:	ldr	x0, [sp, #40]
  44ebd4:	ldr	x0, [x0, #16]
  44ebd8:	cmp	x0, #0x0
  44ebdc:	b.eq	44ebec <ferror@plt+0x4abdc>  // b.none
  44ebe0:	ldr	x0, [sp, #40]
  44ebe4:	ldr	x0, [x0, #72]
  44ebe8:	b	44ebf4 <ferror@plt+0x4abe4>
  44ebec:	ldr	x0, [sp, #40]
  44ebf0:	ldr	x0, [x0, #64]
  44ebf4:	mov	w1, #0x1                   	// #1
  44ebf8:	bl	42bf2c <ferror@plt+0x27f1c>
  44ebfc:	ldr	x0, [sp, #40]
  44ec00:	ldr	x0, [x0, #16]
  44ec04:	cmp	x0, #0x0
  44ec08:	b.eq	44ec18 <ferror@plt+0x4ac08>  // b.none
  44ec0c:	ldr	x0, [sp, #40]
  44ec10:	str	xzr, [x0, #72]
  44ec14:	b	44ec20 <ferror@plt+0x4ac10>
  44ec18:	ldr	x0, [sp, #40]
  44ec1c:	str	xzr, [x0, #64]
  44ec20:	mov	w0, #0x1                   	// #1
  44ec24:	ldp	x29, x30, [sp], #64
  44ec28:	ret
  44ec2c:	stp	x29, x30, [sp, #-112]!
  44ec30:	mov	x29, sp
  44ec34:	str	x0, [sp, #56]
  44ec38:	str	x1, [sp, #48]
  44ec3c:	str	x2, [sp, #40]
  44ec40:	str	x3, [sp, #32]
  44ec44:	str	x4, [sp, #24]
  44ec48:	ldr	x0, [sp, #56]
  44ec4c:	cmp	x0, #0x0
  44ec50:	b.ne	44ec78 <ferror@plt+0x4ac68>  // b.any
  44ec54:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ec58:	add	x2, x0, #0x720
  44ec5c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ec60:	add	x1, x0, #0x6b8
  44ec64:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ec68:	add	x0, x0, #0x730
  44ec6c:	bl	41aa2c <ferror@plt+0x16a1c>
  44ec70:	mov	w0, #0x0                   	// #0
  44ec74:	b	44f2a8 <ferror@plt+0x4b298>
  44ec78:	ldr	x0, [sp, #24]
  44ec7c:	cmp	x0, #0x0
  44ec80:	b.eq	44ecb8 <ferror@plt+0x4aca8>  // b.none
  44ec84:	ldr	x0, [sp, #24]
  44ec88:	ldr	x0, [x0]
  44ec8c:	cmp	x0, #0x0
  44ec90:	b.eq	44ecb8 <ferror@plt+0x4aca8>  // b.none
  44ec94:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ec98:	add	x2, x0, #0x8f0
  44ec9c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44eca0:	add	x1, x0, #0x6b8
  44eca4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44eca8:	add	x0, x0, #0x730
  44ecac:	bl	41aa2c <ferror@plt+0x16a1c>
  44ecb0:	mov	w0, #0x0                   	// #0
  44ecb4:	b	44f2a8 <ferror@plt+0x4b298>
  44ecb8:	ldr	x0, [sp, #56]
  44ecbc:	ldrb	w0, [x0, #94]
  44ecc0:	and	w0, w0, #0x8
  44ecc4:	and	w0, w0, #0xff
  44ecc8:	cmp	w0, #0x0
  44eccc:	b.ne	44ecf4 <ferror@plt+0x4ace4>  // b.any
  44ecd0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ecd4:	add	x2, x0, #0xe10
  44ecd8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ecdc:	add	x1, x0, #0x6b8
  44ece0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ece4:	add	x0, x0, #0x730
  44ece8:	bl	41aa2c <ferror@plt+0x16a1c>
  44ecec:	mov	w0, #0x0                   	// #0
  44ecf0:	b	44f2a8 <ferror@plt+0x4b298>
  44ecf4:	ldr	x0, [sp, #40]
  44ecf8:	cmp	x0, #0x0
  44ecfc:	b.ne	44ed1c <ferror@plt+0x4ad0c>  // b.any
  44ed00:	ldr	x0, [sp, #32]
  44ed04:	cmp	x0, #0x0
  44ed08:	b.eq	44ed14 <ferror@plt+0x4ad04>  // b.none
  44ed0c:	ldr	x0, [sp, #32]
  44ed10:	str	xzr, [x0]
  44ed14:	mov	w0, #0x1                   	// #1
  44ed18:	b	44f2a8 <ferror@plt+0x4b298>
  44ed1c:	ldr	x0, [sp, #48]
  44ed20:	cmp	x0, #0x0
  44ed24:	b.ne	44ed4c <ferror@plt+0x4ad3c>  // b.any
  44ed28:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ed2c:	add	x2, x0, #0x770
  44ed30:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ed34:	add	x1, x0, #0x6b8
  44ed38:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ed3c:	add	x0, x0, #0x730
  44ed40:	bl	41aa2c <ferror@plt+0x16a1c>
  44ed44:	mov	w0, #0x0                   	// #0
  44ed48:	b	44f2a8 <ferror@plt+0x4b298>
  44ed4c:	ldr	x0, [sp, #56]
  44ed50:	ldrb	w0, [x0, #94]
  44ed54:	and	w0, w0, #0x1
  44ed58:	and	w0, w0, #0xff
  44ed5c:	cmp	w0, #0x0
  44ed60:	b.ne	44edfc <ferror@plt+0x4adec>  // b.any
  44ed64:	ldr	x0, [sp, #56]
  44ed68:	ldr	x0, [x0, #64]
  44ed6c:	cmp	x0, #0x0
  44ed70:	b.eq	44edb0 <ferror@plt+0x4ada0>  // b.none
  44ed74:	ldr	x0, [sp, #56]
  44ed78:	ldr	x0, [x0, #64]
  44ed7c:	ldr	x0, [x0, #8]
  44ed80:	cmp	x0, #0x0
  44ed84:	b.eq	44edb0 <ferror@plt+0x4ada0>  // b.none
  44ed88:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ed8c:	add	x4, x0, #0xa20
  44ed90:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ed94:	add	x3, x0, #0x6d0
  44ed98:	mov	w2, #0x7fa                 	// #2042
  44ed9c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44eda0:	add	x1, x0, #0x748
  44eda4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44eda8:	add	x0, x0, #0x730
  44edac:	bl	4319d8 <ferror@plt+0x2d9c8>
  44edb0:	ldr	x0, [sp, #56]
  44edb4:	ldr	x0, [x0, #8]
  44edb8:	ldr	x5, [x0]
  44edbc:	add	x0, sp, #0x48
  44edc0:	ldr	x4, [sp, #24]
  44edc4:	mov	x3, x0
  44edc8:	ldr	x2, [sp, #40]
  44edcc:	ldr	x1, [sp, #48]
  44edd0:	ldr	x0, [sp, #56]
  44edd4:	blr	x5
  44edd8:	str	w0, [sp, #108]
  44eddc:	ldr	x0, [sp, #32]
  44ede0:	cmp	x0, #0x0
  44ede4:	b.eq	44edf4 <ferror@plt+0x4ade4>  // b.none
  44ede8:	ldr	x1, [sp, #72]
  44edec:	ldr	x0, [sp, #32]
  44edf0:	str	x1, [x0]
  44edf4:	ldr	w0, [sp, #108]
  44edf8:	b	44f2a8 <ferror@plt+0x4b298>
  44edfc:	mov	w0, #0x1                   	// #1
  44ee00:	str	w0, [sp, #108]
  44ee04:	b	44ee18 <ferror@plt+0x4ae08>
  44ee08:	ldr	x1, [sp, #24]
  44ee0c:	ldr	x0, [sp, #56]
  44ee10:	bl	44d588 <ferror@plt+0x49578>
  44ee14:	str	w0, [sp, #108]
  44ee18:	ldr	x0, [sp, #56]
  44ee1c:	ldr	x0, [x0, #16]
  44ee20:	cmp	x0, #0x0
  44ee24:	b.eq	44ee40 <ferror@plt+0x4ae30>  // b.none
  44ee28:	ldr	x0, [sp, #56]
  44ee2c:	ldr	x0, [x0, #72]
  44ee30:	cmp	x0, #0x0
  44ee34:	cset	w0, ne  // ne = any
  44ee38:	and	w0, w0, #0xff
  44ee3c:	b	44ee54 <ferror@plt+0x4ae44>
  44ee40:	ldr	x0, [sp, #56]
  44ee44:	ldr	x0, [x0, #64]
  44ee48:	cmp	x0, #0x0
  44ee4c:	cset	w0, ne  // ne = any
  44ee50:	and	w0, w0, #0xff
  44ee54:	cmp	w0, #0x0
  44ee58:	b.eq	44ee88 <ferror@plt+0x4ae78>  // b.none
  44ee5c:	ldr	x0, [sp, #56]
  44ee60:	ldr	x0, [x0, #16]
  44ee64:	cmp	x0, #0x0
  44ee68:	b.eq	44ee78 <ferror@plt+0x4ae68>  // b.none
  44ee6c:	ldr	x0, [sp, #56]
  44ee70:	ldr	x0, [x0, #72]
  44ee74:	b	44ee80 <ferror@plt+0x4ae70>
  44ee78:	ldr	x0, [sp, #56]
  44ee7c:	ldr	x0, [x0, #64]
  44ee80:	ldr	x0, [x0, #8]
  44ee84:	b	44ee8c <ferror@plt+0x4ae7c>
  44ee88:	mov	x0, #0x0                   	// #0
  44ee8c:	ldr	x1, [sp, #40]
  44ee90:	cmp	x0, x1
  44ee94:	b.cs	44eea4 <ferror@plt+0x4ae94>  // b.hs, b.nlast
  44ee98:	ldr	w0, [sp, #108]
  44ee9c:	cmp	w0, #0x1
  44eea0:	b.eq	44ee08 <ferror@plt+0x4adf8>  // b.none
  44eea4:	ldr	x0, [sp, #56]
  44eea8:	ldr	x0, [x0, #16]
  44eeac:	cmp	x0, #0x0
  44eeb0:	b.eq	44eecc <ferror@plt+0x4aebc>  // b.none
  44eeb4:	ldr	x0, [sp, #56]
  44eeb8:	ldr	x0, [x0, #72]
  44eebc:	cmp	x0, #0x0
  44eec0:	cset	w0, ne  // ne = any
  44eec4:	and	w0, w0, #0xff
  44eec8:	b	44eee0 <ferror@plt+0x4aed0>
  44eecc:	ldr	x0, [sp, #56]
  44eed0:	ldr	x0, [x0, #64]
  44eed4:	cmp	x0, #0x0
  44eed8:	cset	w0, ne  // ne = any
  44eedc:	and	w0, w0, #0xff
  44eee0:	cmp	w0, #0x0
  44eee4:	b.eq	44ef20 <ferror@plt+0x4af10>  // b.none
  44eee8:	ldr	x0, [sp, #56]
  44eeec:	ldr	x0, [x0, #16]
  44eef0:	cmp	x0, #0x0
  44eef4:	b.eq	44ef04 <ferror@plt+0x4aef4>  // b.none
  44eef8:	ldr	x0, [sp, #56]
  44eefc:	ldr	x0, [x0, #72]
  44ef00:	b	44ef0c <ferror@plt+0x4aefc>
  44ef04:	ldr	x0, [sp, #56]
  44ef08:	ldr	x0, [x0, #64]
  44ef0c:	ldr	x0, [x0, #8]
  44ef10:	cmp	x0, #0x0
  44ef14:	cset	w0, eq  // eq = none
  44ef18:	and	w0, w0, #0xff
  44ef1c:	b	44ef24 <ferror@plt+0x4af14>
  44ef20:	mov	w0, #0x1                   	// #1
  44ef24:	cmp	w0, #0x0
  44ef28:	b.eq	44efdc <ferror@plt+0x4afcc>  // b.none
  44ef2c:	ldr	w0, [sp, #108]
  44ef30:	cmp	w0, #0x1
  44ef34:	b.ne	44ef60 <ferror@plt+0x4af50>  // b.any
  44ef38:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ef3c:	add	x4, x0, #0xf68
  44ef40:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ef44:	add	x3, x0, #0x6d0
  44ef48:	mov	w2, #0x80d                 	// #2061
  44ef4c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ef50:	add	x1, x0, #0x748
  44ef54:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ef58:	add	x0, x0, #0x730
  44ef5c:	bl	4319d8 <ferror@plt+0x2d9c8>
  44ef60:	ldr	w0, [sp, #108]
  44ef64:	cmp	w0, #0x2
  44ef68:	b.ne	44efc0 <ferror@plt+0x4afb0>  // b.any
  44ef6c:	ldr	x0, [sp, #56]
  44ef70:	ldr	x0, [x0, #16]
  44ef74:	cmp	x0, #0x0
  44ef78:	b.eq	44efc0 <ferror@plt+0x4afb0>  // b.none
  44ef7c:	ldr	x0, [sp, #56]
  44ef80:	ldr	x0, [x0, #64]
  44ef84:	cmp	x0, #0x0
  44ef88:	b.eq	44efc0 <ferror@plt+0x4afb0>  // b.none
  44ef8c:	ldr	x0, [sp, #56]
  44ef90:	ldr	x0, [x0, #64]
  44ef94:	ldr	x0, [x0, #8]
  44ef98:	cmp	x0, #0x0
  44ef9c:	b.eq	44efc0 <ferror@plt+0x4afb0>  // b.none
  44efa0:	bl	4493cc <ferror@plt+0x453bc>
  44efa4:	mov	w1, w0
  44efa8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44efac:	add	x3, x0, #0xe88
  44efb0:	mov	w2, #0x3                   	// #3
  44efb4:	ldr	x0, [sp, #24]
  44efb8:	bl	40c0d8 <ferror@plt+0x80c8>
  44efbc:	str	wzr, [sp, #108]
  44efc0:	ldr	x0, [sp, #32]
  44efc4:	cmp	x0, #0x0
  44efc8:	b.eq	44efd4 <ferror@plt+0x4afc4>  // b.none
  44efcc:	ldr	x0, [sp, #32]
  44efd0:	str	xzr, [x0]
  44efd4:	ldr	w0, [sp, #108]
  44efd8:	b	44f2a8 <ferror@plt+0x4b298>
  44efdc:	ldr	w0, [sp, #108]
  44efe0:	cmp	w0, #0x0
  44efe4:	b.ne	44eff0 <ferror@plt+0x4afe0>  // b.any
  44efe8:	ldr	x0, [sp, #24]
  44efec:	bl	40c218 <ferror@plt+0x8208>
  44eff0:	ldr	x0, [sp, #56]
  44eff4:	ldr	x0, [x0, #16]
  44eff8:	cmp	x0, #0x0
  44effc:	b.eq	44f018 <ferror@plt+0x4b008>  // b.none
  44f000:	ldr	x0, [sp, #56]
  44f004:	ldr	x0, [x0, #72]
  44f008:	cmp	x0, #0x0
  44f00c:	cset	w0, ne  // ne = any
  44f010:	and	w0, w0, #0xff
  44f014:	b	44f02c <ferror@plt+0x4b01c>
  44f018:	ldr	x0, [sp, #56]
  44f01c:	ldr	x0, [x0, #64]
  44f020:	cmp	x0, #0x0
  44f024:	cset	w0, ne  // ne = any
  44f028:	and	w0, w0, #0xff
  44f02c:	cmp	w0, #0x0
  44f030:	b.eq	44f060 <ferror@plt+0x4b050>  // b.none
  44f034:	ldr	x0, [sp, #56]
  44f038:	ldr	x0, [x0, #16]
  44f03c:	cmp	x0, #0x0
  44f040:	b.eq	44f050 <ferror@plt+0x4b040>  // b.none
  44f044:	ldr	x0, [sp, #56]
  44f048:	ldr	x0, [x0, #72]
  44f04c:	b	44f058 <ferror@plt+0x4b048>
  44f050:	ldr	x0, [sp, #56]
  44f054:	ldr	x0, [x0, #64]
  44f058:	ldr	x0, [x0, #8]
  44f05c:	b	44f064 <ferror@plt+0x4b054>
  44f060:	mov	x0, #0x0                   	// #0
  44f064:	ldr	x1, [sp, #40]
  44f068:	cmp	x0, x1
  44f06c:	csel	x0, x0, x1, ls  // ls = plast
  44f070:	str	x0, [sp, #96]
  44f074:	ldr	x0, [sp, #96]
  44f078:	cmp	x0, #0x0
  44f07c:	b.ne	44f0a8 <ferror@plt+0x4b098>  // b.any
  44f080:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f084:	add	x4, x0, #0xf88
  44f088:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f08c:	add	x3, x0, #0x6d0
  44f090:	mov	w2, #0x823                 	// #2083
  44f094:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f098:	add	x1, x0, #0x748
  44f09c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f0a0:	add	x0, x0, #0x730
  44f0a4:	bl	4319d8 <ferror@plt+0x2d9c8>
  44f0a8:	ldr	x0, [sp, #56]
  44f0ac:	ldr	x0, [x0, #16]
  44f0b0:	cmp	x0, #0x0
  44f0b4:	b.eq	44f220 <ferror@plt+0x4b210>  // b.none
  44f0b8:	ldr	x0, [sp, #56]
  44f0bc:	ldr	x0, [x0, #16]
  44f0c0:	cmp	x0, #0x0
  44f0c4:	b.ne	44f108 <ferror@plt+0x4b0f8>  // b.any
  44f0c8:	ldr	x0, [sp, #56]
  44f0cc:	ldr	x1, [x0, #64]
  44f0d0:	ldr	x0, [sp, #56]
  44f0d4:	ldr	x0, [x0, #72]
  44f0d8:	cmp	x1, x0
  44f0dc:	b.eq	44f108 <ferror@plt+0x4b0f8>  // b.none
  44f0e0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f0e4:	add	x4, x0, #0xf98
  44f0e8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f0ec:	add	x3, x0, #0x6d0
  44f0f0:	mov	w2, #0x82a                 	// #2090
  44f0f4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f0f8:	add	x1, x0, #0x748
  44f0fc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f100:	add	x0, x0, #0x730
  44f104:	bl	4319d8 <ferror@plt+0x2d9c8>
  44f108:	ldr	x0, [sp, #56]
  44f10c:	ldr	x0, [x0, #72]
  44f110:	ldr	x0, [x0]
  44f114:	str	x0, [sp, #88]
  44f118:	ldr	x0, [sp, #88]
  44f11c:	str	x0, [sp, #80]
  44f120:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  44f124:	add	x0, x0, #0x960
  44f128:	ldr	x1, [x0]
  44f12c:	ldr	x0, [sp, #88]
  44f130:	ldrb	w0, [x0]
  44f134:	and	x0, x0, #0xff
  44f138:	add	x0, x1, x0
  44f13c:	ldrb	w0, [x0]
  44f140:	and	x0, x0, #0xff
  44f144:	ldr	x1, [sp, #88]
  44f148:	add	x0, x1, x0
  44f14c:	str	x0, [sp, #88]
  44f150:	ldr	x1, [sp, #88]
  44f154:	ldr	x0, [sp, #80]
  44f158:	cmp	x1, x0
  44f15c:	b.ne	44f188 <ferror@plt+0x4b178>  // b.any
  44f160:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f164:	add	x4, x0, #0xfc8
  44f168:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f16c:	add	x3, x0, #0x6d0
  44f170:	mov	w2, #0x832                 	// #2098
  44f174:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f178:	add	x1, x0, #0x748
  44f17c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f180:	add	x0, x0, #0x730
  44f184:	bl	4319d8 <ferror@plt+0x2d9c8>
  44f188:	ldr	x0, [sp, #56]
  44f18c:	ldr	x0, [x0, #72]
  44f190:	ldr	x1, [x0]
  44f194:	ldr	x0, [sp, #96]
  44f198:	add	x0, x1, x0
  44f19c:	ldr	x1, [sp, #88]
  44f1a0:	cmp	x1, x0
  44f1a4:	b.cc	44f118 <ferror@plt+0x4b108>  // b.lo, b.ul, b.last
  44f1a8:	ldr	x0, [sp, #56]
  44f1ac:	ldr	x0, [x0, #72]
  44f1b0:	ldr	x1, [x0]
  44f1b4:	ldr	x0, [sp, #96]
  44f1b8:	add	x0, x1, x0
  44f1bc:	ldr	x1, [sp, #88]
  44f1c0:	cmp	x1, x0
  44f1c4:	b.ls	44f1e0 <ferror@plt+0x4b1d0>  // b.plast
  44f1c8:	ldr	x0, [sp, #56]
  44f1cc:	ldr	x0, [x0, #72]
  44f1d0:	ldr	x0, [x0]
  44f1d4:	ldr	x1, [sp, #80]
  44f1d8:	sub	x0, x1, x0
  44f1dc:	str	x0, [sp, #96]
  44f1e0:	ldr	x0, [sp, #96]
  44f1e4:	cmp	x0, #0x0
  44f1e8:	b.ne	44f220 <ferror@plt+0x4b210>  // b.any
  44f1ec:	ldr	x0, [sp, #40]
  44f1f0:	cmp	x0, #0x5
  44f1f4:	b.ls	44f220 <ferror@plt+0x4b210>  // b.plast
  44f1f8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f1fc:	add	x4, x0, #0xfe0
  44f200:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f204:	add	x3, x0, #0x6d0
  44f208:	mov	w2, #0x839                 	// #2105
  44f20c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f210:	add	x1, x0, #0x748
  44f214:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f218:	add	x0, x0, #0x730
  44f21c:	bl	4319d8 <ferror@plt+0x2d9c8>
  44f220:	ldr	x0, [sp, #56]
  44f224:	ldr	x0, [x0, #16]
  44f228:	cmp	x0, #0x0
  44f22c:	b.eq	44f23c <ferror@plt+0x4b22c>  // b.none
  44f230:	ldr	x0, [sp, #56]
  44f234:	ldr	x0, [x0, #72]
  44f238:	b	44f244 <ferror@plt+0x4b234>
  44f23c:	ldr	x0, [sp, #56]
  44f240:	ldr	x0, [x0, #64]
  44f244:	ldr	x0, [x0]
  44f248:	ldr	x2, [sp, #96]
  44f24c:	mov	x1, x0
  44f250:	ldr	x0, [sp, #48]
  44f254:	bl	4034c0 <memcpy@plt>
  44f258:	ldr	x0, [sp, #56]
  44f25c:	ldr	x0, [x0, #16]
  44f260:	cmp	x0, #0x0
  44f264:	b.eq	44f274 <ferror@plt+0x4b264>  // b.none
  44f268:	ldr	x0, [sp, #56]
  44f26c:	ldr	x0, [x0, #72]
  44f270:	b	44f27c <ferror@plt+0x4b26c>
  44f274:	ldr	x0, [sp, #56]
  44f278:	ldr	x0, [x0, #64]
  44f27c:	ldr	x1, [sp, #96]
  44f280:	mov	x2, x1
  44f284:	mov	x1, #0x0                   	// #0
  44f288:	bl	42d360 <ferror@plt+0x29350>
  44f28c:	ldr	x0, [sp, #32]
  44f290:	cmp	x0, #0x0
  44f294:	b.eq	44f2a4 <ferror@plt+0x4b294>  // b.none
  44f298:	ldr	x0, [sp, #32]
  44f29c:	ldr	x1, [sp, #96]
  44f2a0:	str	x1, [x0]
  44f2a4:	mov	w0, #0x1                   	// #1
  44f2a8:	ldp	x29, x30, [sp], #112
  44f2ac:	ret
  44f2b0:	stp	x29, x30, [sp, #-64]!
  44f2b4:	mov	x29, sp
  44f2b8:	str	x0, [sp, #40]
  44f2bc:	str	x1, [sp, #32]
  44f2c0:	str	x2, [sp, #24]
  44f2c4:	mov	w0, #0x1                   	// #1
  44f2c8:	str	w0, [sp, #60]
  44f2cc:	ldr	x0, [sp, #40]
  44f2d0:	cmp	x0, #0x0
  44f2d4:	b.ne	44f2fc <ferror@plt+0x4b2ec>  // b.any
  44f2d8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f2dc:	add	x2, x0, #0x720
  44f2e0:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f2e4:	add	x1, x0, #0x6e8
  44f2e8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f2ec:	add	x0, x0, #0x730
  44f2f0:	bl	41aa2c <ferror@plt+0x16a1c>
  44f2f4:	mov	w0, #0x0                   	// #0
  44f2f8:	b	44f5bc <ferror@plt+0x4b5ac>
  44f2fc:	ldr	x0, [sp, #40]
  44f300:	ldr	x0, [x0, #16]
  44f304:	cmp	x0, #0x0
  44f308:	b.ne	44f330 <ferror@plt+0x4b320>  // b.any
  44f30c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f310:	add	x2, x0, #0x0
  44f314:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f318:	add	x1, x0, #0x6e8
  44f31c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f320:	add	x0, x0, #0x730
  44f324:	bl	41aa2c <ferror@plt+0x16a1c>
  44f328:	mov	w0, #0x0                   	// #0
  44f32c:	b	44f5bc <ferror@plt+0x4b5ac>
  44f330:	ldr	x0, [sp, #24]
  44f334:	cmp	x0, #0x0
  44f338:	b.eq	44f370 <ferror@plt+0x4b360>  // b.none
  44f33c:	ldr	x0, [sp, #24]
  44f340:	ldr	x0, [x0]
  44f344:	cmp	x0, #0x0
  44f348:	b.eq	44f370 <ferror@plt+0x4b360>  // b.none
  44f34c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f350:	add	x2, x0, #0x8f0
  44f354:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f358:	add	x1, x0, #0x6e8
  44f35c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f360:	add	x0, x0, #0x730
  44f364:	bl	41aa2c <ferror@plt+0x16a1c>
  44f368:	mov	w0, #0x0                   	// #0
  44f36c:	b	44f5bc <ferror@plt+0x4b5ac>
  44f370:	ldr	x0, [sp, #40]
  44f374:	ldrb	w0, [x0, #94]
  44f378:	and	w0, w0, #0x8
  44f37c:	and	w0, w0, #0xff
  44f380:	cmp	w0, #0x0
  44f384:	b.ne	44f3bc <ferror@plt+0x4b3ac>  // b.any
  44f388:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f38c:	add	x2, x0, #0xe10
  44f390:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f394:	add	x1, x0, #0x6e8
  44f398:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f39c:	add	x0, x0, #0x730
  44f3a0:	bl	41aa2c <ferror@plt+0x16a1c>
  44f3a4:	mov	w0, #0x0                   	// #0
  44f3a8:	b	44f5bc <ferror@plt+0x4b5ac>
  44f3ac:	ldr	x1, [sp, #24]
  44f3b0:	ldr	x0, [sp, #40]
  44f3b4:	bl	44d588 <ferror@plt+0x49578>
  44f3b8:	str	w0, [sp, #60]
  44f3bc:	ldr	x0, [sp, #40]
  44f3c0:	ldr	x0, [x0, #72]
  44f3c4:	cmp	x0, #0x0
  44f3c8:	b.eq	44f3e0 <ferror@plt+0x4b3d0>  // b.none
  44f3cc:	ldr	x0, [sp, #40]
  44f3d0:	ldr	x0, [x0, #72]
  44f3d4:	ldr	x0, [x0, #8]
  44f3d8:	cmp	x0, #0x0
  44f3dc:	b.ne	44f3ec <ferror@plt+0x4b3dc>  // b.any
  44f3e0:	ldr	w0, [sp, #60]
  44f3e4:	cmp	w0, #0x1
  44f3e8:	b.eq	44f3ac <ferror@plt+0x4b39c>  // b.none
  44f3ec:	ldr	x0, [sp, #40]
  44f3f0:	ldr	x0, [x0, #16]
  44f3f4:	cmp	x0, #0x0
  44f3f8:	b.eq	44f414 <ferror@plt+0x4b404>  // b.none
  44f3fc:	ldr	x0, [sp, #40]
  44f400:	ldr	x0, [x0, #72]
  44f404:	cmp	x0, #0x0
  44f408:	cset	w0, ne  // ne = any
  44f40c:	and	w0, w0, #0xff
  44f410:	b	44f428 <ferror@plt+0x4b418>
  44f414:	ldr	x0, [sp, #40]
  44f418:	ldr	x0, [x0, #64]
  44f41c:	cmp	x0, #0x0
  44f420:	cset	w0, ne  // ne = any
  44f424:	and	w0, w0, #0xff
  44f428:	cmp	w0, #0x0
  44f42c:	b.eq	44f468 <ferror@plt+0x4b458>  // b.none
  44f430:	ldr	x0, [sp, #40]
  44f434:	ldr	x0, [x0, #16]
  44f438:	cmp	x0, #0x0
  44f43c:	b.eq	44f44c <ferror@plt+0x4b43c>  // b.none
  44f440:	ldr	x0, [sp, #40]
  44f444:	ldr	x0, [x0, #72]
  44f448:	b	44f454 <ferror@plt+0x4b444>
  44f44c:	ldr	x0, [sp, #40]
  44f450:	ldr	x0, [x0, #64]
  44f454:	ldr	x0, [x0, #8]
  44f458:	cmp	x0, #0x0
  44f45c:	cset	w0, eq  // eq = none
  44f460:	and	w0, w0, #0xff
  44f464:	b	44f46c <ferror@plt+0x4b45c>
  44f468:	mov	w0, #0x1                   	// #1
  44f46c:	cmp	w0, #0x0
  44f470:	b.eq	44f518 <ferror@plt+0x4b508>  // b.none
  44f474:	ldr	w0, [sp, #60]
  44f478:	cmp	w0, #0x1
  44f47c:	b.ne	44f4a8 <ferror@plt+0x4b498>  // b.any
  44f480:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f484:	add	x4, x0, #0xf68
  44f488:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f48c:	add	x3, x0, #0x708
  44f490:	mov	w2, #0x865                 	// #2149
  44f494:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f498:	add	x1, x0, #0x748
  44f49c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f4a0:	add	x0, x0, #0x730
  44f4a4:	bl	4319d8 <ferror@plt+0x2d9c8>
  44f4a8:	ldr	w0, [sp, #60]
  44f4ac:	cmp	w0, #0x2
  44f4b0:	b.ne	44f4f8 <ferror@plt+0x4b4e8>  // b.any
  44f4b4:	ldr	x0, [sp, #40]
  44f4b8:	ldr	x0, [x0, #64]
  44f4bc:	cmp	x0, #0x0
  44f4c0:	b.eq	44f4f8 <ferror@plt+0x4b4e8>  // b.none
  44f4c4:	ldr	x0, [sp, #40]
  44f4c8:	ldr	x0, [x0, #64]
  44f4cc:	ldr	x0, [x0, #8]
  44f4d0:	cmp	x0, #0x0
  44f4d4:	b.eq	44f4f8 <ferror@plt+0x4b4e8>  // b.none
  44f4d8:	bl	4493cc <ferror@plt+0x453bc>
  44f4dc:	mov	w1, w0
  44f4e0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f4e4:	add	x3, x0, #0xe88
  44f4e8:	mov	w2, #0x3                   	// #3
  44f4ec:	ldr	x0, [sp, #24]
  44f4f0:	bl	40c0d8 <ferror@plt+0x80c8>
  44f4f4:	str	wzr, [sp, #60]
  44f4f8:	ldr	x0, [sp, #32]
  44f4fc:	cmp	x0, #0x0
  44f500:	b.eq	44f510 <ferror@plt+0x4b500>  // b.none
  44f504:	ldr	x0, [sp, #32]
  44f508:	mov	w1, #0xffffffff            	// #-1
  44f50c:	str	w1, [x0]
  44f510:	ldr	w0, [sp, #60]
  44f514:	b	44f5bc <ferror@plt+0x4b5ac>
  44f518:	ldr	w0, [sp, #60]
  44f51c:	cmp	w0, #0x0
  44f520:	b.ne	44f52c <ferror@plt+0x4b51c>  // b.any
  44f524:	ldr	x0, [sp, #24]
  44f528:	bl	40c218 <ferror@plt+0x8208>
  44f52c:	ldr	x0, [sp, #32]
  44f530:	cmp	x0, #0x0
  44f534:	b.eq	44f554 <ferror@plt+0x4b544>  // b.none
  44f538:	ldr	x0, [sp, #40]
  44f53c:	ldr	x0, [x0, #72]
  44f540:	ldr	x0, [x0]
  44f544:	bl	439f54 <ferror@plt+0x35f44>
  44f548:	mov	w1, w0
  44f54c:	ldr	x0, [sp, #32]
  44f550:	str	w1, [x0]
  44f554:	ldr	x0, [sp, #40]
  44f558:	ldr	x3, [x0, #72]
  44f55c:	ldr	x0, [sp, #40]
  44f560:	ldr	x0, [x0, #72]
  44f564:	ldr	x1, [x0]
  44f568:	adrp	x0, 471000 <ferror@plt+0x6cff0>
  44f56c:	add	x0, x0, #0x960
  44f570:	ldr	x2, [x0]
  44f574:	ldr	x0, [sp, #40]
  44f578:	ldr	x0, [x0, #72]
  44f57c:	ldr	x0, [x0]
  44f580:	ldrb	w0, [x0]
  44f584:	and	x0, x0, #0xff
  44f588:	add	x0, x2, x0
  44f58c:	ldrb	w0, [x0]
  44f590:	and	x0, x0, #0xff
  44f594:	add	x1, x1, x0
  44f598:	ldr	x0, [sp, #40]
  44f59c:	ldr	x0, [x0, #72]
  44f5a0:	ldr	x0, [x0]
  44f5a4:	sub	x0, x1, x0
  44f5a8:	mov	x2, x0
  44f5ac:	mov	x1, #0x0                   	// #0
  44f5b0:	mov	x0, x3
  44f5b4:	bl	42d360 <ferror@plt+0x29350>
  44f5b8:	mov	w0, #0x1                   	// #1
  44f5bc:	ldp	x29, x30, [sp], #64
  44f5c0:	ret
  44f5c4:	stp	x29, x30, [sp, #-224]!
  44f5c8:	mov	x29, sp
  44f5cc:	str	x19, [sp, #16]
  44f5d0:	str	x0, [sp, #72]
  44f5d4:	str	x1, [sp, #64]
  44f5d8:	str	x2, [sp, #56]
  44f5dc:	str	x3, [sp, #48]
  44f5e0:	str	x4, [sp, #40]
  44f5e4:	str	xzr, [sp, #208]
  44f5e8:	ldr	x0, [sp, #72]
  44f5ec:	cmp	x0, #0x0
  44f5f0:	b.ne	44f618 <ferror@plt+0x4b608>  // b.any
  44f5f4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f5f8:	add	x2, x0, #0x720
  44f5fc:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f600:	add	x1, x0, #0x728
  44f604:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f608:	add	x0, x0, #0x730
  44f60c:	bl	41aa2c <ferror@plt+0x16a1c>
  44f610:	mov	w0, #0x0                   	// #0
  44f614:	b	450244 <ferror@plt+0x4c234>
  44f618:	ldr	x0, [sp, #40]
  44f61c:	cmp	x0, #0x0
  44f620:	b.eq	44f658 <ferror@plt+0x4b648>  // b.none
  44f624:	ldr	x0, [sp, #40]
  44f628:	ldr	x0, [x0]
  44f62c:	cmp	x0, #0x0
  44f630:	b.eq	44f658 <ferror@plt+0x4b648>  // b.none
  44f634:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f638:	add	x2, x0, #0x8f0
  44f63c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f640:	add	x1, x0, #0x728
  44f644:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f648:	add	x0, x0, #0x730
  44f64c:	bl	41aa2c <ferror@plt+0x16a1c>
  44f650:	mov	w0, #0x0                   	// #0
  44f654:	b	450244 <ferror@plt+0x4c234>
  44f658:	ldr	x0, [sp, #72]
  44f65c:	ldrb	w0, [x0, #94]
  44f660:	and	w0, w0, #0x10
  44f664:	and	w0, w0, #0xff
  44f668:	cmp	w0, #0x0
  44f66c:	b.ne	44f694 <ferror@plt+0x4b684>  // b.any
  44f670:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f674:	add	x2, x0, #0x20
  44f678:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f67c:	add	x1, x0, #0x728
  44f680:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f684:	add	x0, x0, #0x730
  44f688:	bl	41aa2c <ferror@plt+0x16a1c>
  44f68c:	mov	w0, #0x0                   	// #0
  44f690:	b	450244 <ferror@plt+0x4c234>
  44f694:	ldr	x0, [sp, #56]
  44f698:	cmp	x0, #0x0
  44f69c:	b.ge	44f6b8 <ferror@plt+0x4b6a8>  // b.tcont
  44f6a0:	ldr	x0, [sp, #64]
  44f6a4:	cmp	x0, #0x0
  44f6a8:	b.eq	44f6b8 <ferror@plt+0x4b6a8>  // b.none
  44f6ac:	ldr	x0, [sp, #64]
  44f6b0:	bl	403530 <strlen@plt>
  44f6b4:	str	x0, [sp, #56]
  44f6b8:	ldr	x0, [sp, #56]
  44f6bc:	cmp	x0, #0x0
  44f6c0:	b.ne	44f6e0 <ferror@plt+0x4b6d0>  // b.any
  44f6c4:	ldr	x0, [sp, #48]
  44f6c8:	cmp	x0, #0x0
  44f6cc:	b.eq	44f6d8 <ferror@plt+0x4b6c8>  // b.none
  44f6d0:	ldr	x0, [sp, #48]
  44f6d4:	str	xzr, [x0]
  44f6d8:	mov	w0, #0x1                   	// #1
  44f6dc:	b	450244 <ferror@plt+0x4c234>
  44f6e0:	ldr	x0, [sp, #64]
  44f6e4:	cmp	x0, #0x0
  44f6e8:	b.ne	44f710 <ferror@plt+0x4b700>  // b.any
  44f6ec:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f6f0:	add	x2, x0, #0x770
  44f6f4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f6f8:	add	x1, x0, #0x728
  44f6fc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f700:	add	x0, x0, #0x730
  44f704:	bl	41aa2c <ferror@plt+0x16a1c>
  44f708:	mov	w0, #0x0                   	// #0
  44f70c:	b	450244 <ferror@plt+0x4c234>
  44f710:	ldr	x0, [sp, #56]
  44f714:	cmp	x0, #0x0
  44f718:	b.gt	44f740 <ferror@plt+0x4b730>
  44f71c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f720:	add	x2, x0, #0x38
  44f724:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f728:	add	x1, x0, #0x728
  44f72c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f730:	add	x0, x0, #0x730
  44f734:	bl	41aa2c <ferror@plt+0x16a1c>
  44f738:	mov	w0, #0x0                   	// #0
  44f73c:	b	450244 <ferror@plt+0x4c234>
  44f740:	ldr	x0, [sp, #72]
  44f744:	ldrb	w0, [x0, #94]
  44f748:	and	w0, w0, #0x1
  44f74c:	and	w0, w0, #0xff
  44f750:	cmp	w0, #0x0
  44f754:	b.ne	44f82c <ferror@plt+0x4b81c>  // b.any
  44f758:	ldr	x0, [sp, #72]
  44f75c:	ldr	x0, [x0, #80]
  44f760:	cmp	x0, #0x0
  44f764:	b.eq	44f7a4 <ferror@plt+0x4b794>  // b.none
  44f768:	ldr	x0, [sp, #72]
  44f76c:	ldr	x0, [x0, #80]
  44f770:	ldr	x0, [x0, #8]
  44f774:	cmp	x0, #0x0
  44f778:	b.eq	44f7a4 <ferror@plt+0x4b794>  // b.none
  44f77c:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f780:	add	x4, x0, #0xa58
  44f784:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f788:	add	x3, x0, #0x748
  44f78c:	mov	w2, #0x8bb                 	// #2235
  44f790:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f794:	add	x1, x0, #0x748
  44f798:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f79c:	add	x0, x0, #0x730
  44f7a0:	bl	4319d8 <ferror@plt+0x2d9c8>
  44f7a4:	ldr	x0, [sp, #72]
  44f7a8:	ldrb	w0, [x0, #88]
  44f7ac:	cmp	w0, #0x0
  44f7b0:	b.eq	44f7dc <ferror@plt+0x4b7cc>  // b.none
  44f7b4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f7b8:	add	x4, x0, #0x48
  44f7bc:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f7c0:	add	x3, x0, #0x748
  44f7c4:	mov	w2, #0x8bc                 	// #2236
  44f7c8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f7cc:	add	x1, x0, #0x748
  44f7d0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f7d4:	add	x0, x0, #0x730
  44f7d8:	bl	4319d8 <ferror@plt+0x2d9c8>
  44f7dc:	ldr	x0, [sp, #72]
  44f7e0:	ldr	x0, [x0, #8]
  44f7e4:	ldr	x5, [x0, #8]
  44f7e8:	ldr	x0, [sp, #56]
  44f7ec:	add	x1, sp, #0x80
  44f7f0:	ldr	x4, [sp, #40]
  44f7f4:	mov	x3, x1
  44f7f8:	mov	x2, x0
  44f7fc:	ldr	x1, [sp, #64]
  44f800:	ldr	x0, [sp, #72]
  44f804:	blr	x5
  44f808:	str	w0, [sp, #220]
  44f80c:	ldr	x0, [sp, #48]
  44f810:	cmp	x0, #0x0
  44f814:	b.eq	44f824 <ferror@plt+0x4b814>  // b.none
  44f818:	ldr	x1, [sp, #128]
  44f81c:	ldr	x0, [sp, #48]
  44f820:	str	x1, [x0]
  44f824:	ldr	w0, [sp, #220]
  44f828:	b	450244 <ferror@plt+0x4c234>
  44f82c:	ldr	x0, [sp, #72]
  44f830:	ldrb	w0, [x0, #94]
  44f834:	and	w0, w0, #0x20
  44f838:	and	w0, w0, #0xff
  44f83c:	cmp	w0, #0x0
  44f840:	b.eq	44f928 <ferror@plt+0x4b918>  // b.none
  44f844:	ldr	x0, [sp, #72]
  44f848:	ldr	x0, [x0, #64]
  44f84c:	cmp	x0, #0x0
  44f850:	b.eq	44f868 <ferror@plt+0x4b858>  // b.none
  44f854:	ldr	x0, [sp, #72]
  44f858:	ldr	x0, [x0, #64]
  44f85c:	ldr	x0, [x0, #8]
  44f860:	cmp	x0, #0x0
  44f864:	b.ne	44f88c <ferror@plt+0x4b87c>  // b.any
  44f868:	ldr	x0, [sp, #72]
  44f86c:	ldr	x0, [x0, #72]
  44f870:	cmp	x0, #0x0
  44f874:	b.eq	44f928 <ferror@plt+0x4b918>  // b.none
  44f878:	ldr	x0, [sp, #72]
  44f87c:	ldr	x0, [x0, #72]
  44f880:	ldr	x0, [x0, #8]
  44f884:	cmp	x0, #0x0
  44f888:	b.eq	44f928 <ferror@plt+0x4b918>  // b.none
  44f88c:	ldr	x0, [sp, #72]
  44f890:	ldrb	w0, [x0, #94]
  44f894:	and	w0, w0, #0x2
  44f898:	and	w0, w0, #0xff
  44f89c:	cmp	w0, #0x0
  44f8a0:	b.eq	44f8e8 <ferror@plt+0x4b8d8>  // b.none
  44f8a4:	ldr	x0, [sp, #72]
  44f8a8:	ldr	x0, [x0, #72]
  44f8ac:	cmp	x0, #0x0
  44f8b0:	b.eq	44f8e8 <ferror@plt+0x4b8d8>  // b.none
  44f8b4:	ldr	x0, [sp, #72]
  44f8b8:	ldr	x0, [x0, #72]
  44f8bc:	ldr	x0, [x0, #8]
  44f8c0:	cmp	x0, #0x0
  44f8c4:	b.eq	44f8e8 <ferror@plt+0x4b8d8>  // b.none
  44f8c8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44f8cc:	add	x2, x0, #0x70
  44f8d0:	mov	w1, #0x10                  	// #16
  44f8d4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44f8d8:	add	x0, x0, #0x730
  44f8dc:	bl	41a980 <ferror@plt+0x16970>
  44f8e0:	mov	w0, #0x0                   	// #0
  44f8e4:	b	450244 <ferror@plt+0x4c234>
  44f8e8:	ldr	x3, [sp, #40]
  44f8ec:	mov	w2, #0x0                   	// #0
  44f8f0:	mov	x1, #0x0                   	// #0
  44f8f4:	ldr	x0, [sp, #72]
  44f8f8:	bl	44c978 <ferror@plt+0x48968>
  44f8fc:	str	w0, [sp, #220]
  44f900:	ldr	w0, [sp, #220]
  44f904:	cmp	w0, #0x1
  44f908:	b.eq	44f928 <ferror@plt+0x4b918>  // b.none
  44f90c:	ldr	x0, [sp, #48]
  44f910:	cmp	x0, #0x0
  44f914:	b.eq	44f920 <ferror@plt+0x4b910>  // b.none
  44f918:	ldr	x0, [sp, #48]
  44f91c:	str	xzr, [x0]
  44f920:	ldr	w0, [sp, #220]
  44f924:	b	450244 <ferror@plt+0x4c234>
  44f928:	ldr	x0, [sp, #72]
  44f92c:	ldr	x0, [x0, #80]
  44f930:	cmp	x0, #0x0
  44f934:	b.ne	450218 <ferror@plt+0x4c208>  // b.any
  44f938:	ldr	x0, [sp, #72]
  44f93c:	ldr	x0, [x0, #56]
  44f940:	bl	42bdf0 <ferror@plt+0x27de0>
  44f944:	mov	x1, x0
  44f948:	ldr	x0, [sp, #72]
  44f94c:	str	x1, [x0, #80]
  44f950:	b	450218 <ferror@plt+0x4c208>
  44f954:	ldr	x0, [sp, #72]
  44f958:	ldr	x0, [x0, #80]
  44f95c:	ldr	x1, [x0, #8]
  44f960:	ldr	x0, [sp, #72]
  44f964:	ldr	x0, [x0, #56]
  44f968:	sub	x0, x0, #0xa
  44f96c:	cmp	x1, x0
  44f970:	b.cc	44fa70 <ferror@plt+0x4ba60>  // b.lo, b.ul, b.last
  44f974:	str	xzr, [sp, #200]
  44f978:	ldr	x0, [sp, #72]
  44f97c:	ldr	x0, [x0, #8]
  44f980:	ldr	x5, [x0, #8]
  44f984:	ldr	x0, [sp, #72]
  44f988:	ldr	x0, [x0, #80]
  44f98c:	ldr	x1, [x0]
  44f990:	ldr	x0, [sp, #200]
  44f994:	add	x6, x1, x0
  44f998:	ldr	x0, [sp, #72]
  44f99c:	ldr	x0, [x0, #80]
  44f9a0:	ldr	x1, [x0, #8]
  44f9a4:	ldr	x0, [sp, #200]
  44f9a8:	sub	x0, x1, x0
  44f9ac:	add	x1, sp, #0x70
  44f9b0:	ldr	x4, [sp, #40]
  44f9b4:	mov	x3, x1
  44f9b8:	mov	x2, x0
  44f9bc:	mov	x1, x6
  44f9c0:	ldr	x0, [sp, #72]
  44f9c4:	blr	x5
  44f9c8:	str	w0, [sp, #220]
  44f9cc:	ldr	x0, [sp, #112]
  44f9d0:	ldr	x1, [sp, #200]
  44f9d4:	add	x0, x1, x0
  44f9d8:	str	x0, [sp, #200]
  44f9dc:	ldr	w0, [sp, #220]
  44f9e0:	cmp	w0, #0x1
  44f9e4:	b.ne	44fa0c <ferror@plt+0x4b9fc>  // b.any
  44f9e8:	ldr	x0, [sp, #72]
  44f9ec:	ldr	x0, [x0, #80]
  44f9f0:	ldr	x0, [x0, #8]
  44f9f4:	mov	x1, #0xa                   	// #10
  44f9f8:	cmp	x0, #0xa
  44f9fc:	csel	x0, x0, x1, ls  // ls = plast
  44fa00:	ldr	x1, [sp, #200]
  44fa04:	cmp	x1, x0
  44fa08:	b.cc	44f978 <ferror@plt+0x4b968>  // b.lo, b.ul, b.last
  44fa0c:	ldr	x0, [sp, #72]
  44fa10:	ldr	x0, [x0, #80]
  44fa14:	ldr	x1, [sp, #200]
  44fa18:	mov	x2, x1
  44fa1c:	mov	x1, #0x0                   	// #0
  44fa20:	bl	42d360 <ferror@plt+0x29350>
  44fa24:	ldr	w0, [sp, #220]
  44fa28:	cmp	w0, #0x1
  44fa2c:	b.eq	44fa70 <ferror@plt+0x4ba60>  // b.none
  44fa30:	ldr	w0, [sp, #220]
  44fa34:	cmp	w0, #0x3
  44fa38:	b.ne	44fa50 <ferror@plt+0x4ba40>  // b.any
  44fa3c:	ldr	x0, [sp, #208]
  44fa40:	cmp	x0, #0x0
  44fa44:	b.le	44fa50 <ferror@plt+0x4ba40>
  44fa48:	mov	w0, #0x1                   	// #1
  44fa4c:	str	w0, [sp, #220]
  44fa50:	ldr	x0, [sp, #48]
  44fa54:	cmp	x0, #0x0
  44fa58:	b.eq	44fa68 <ferror@plt+0x4ba58>  // b.none
  44fa5c:	ldr	x1, [sp, #208]
  44fa60:	ldr	x0, [sp, #48]
  44fa64:	str	x1, [x0]
  44fa68:	ldr	w0, [sp, #220]
  44fa6c:	b	450244 <ferror@plt+0x4c234>
  44fa70:	ldr	x0, [sp, #72]
  44fa74:	ldr	x0, [x0, #80]
  44fa78:	ldr	x0, [x0, #16]
  44fa7c:	sub	x1, x0, #0x1
  44fa80:	ldr	x0, [sp, #72]
  44fa84:	ldr	x0, [x0, #56]
  44fa88:	cmp	x1, x0
  44fa8c:	csel	x1, x1, x0, cs  // cs = hs, nlast
  44fa90:	ldr	x0, [sp, #72]
  44fa94:	ldr	x0, [x0, #80]
  44fa98:	ldr	x0, [x0, #8]
  44fa9c:	sub	x0, x1, x0
  44faa0:	str	x0, [sp, #120]
  44faa4:	ldr	x0, [sp, #120]
  44faa8:	cmp	x0, #0x9
  44faac:	b.hi	44fad8 <ferror@plt+0x4bac8>  // b.pmore
  44fab0:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fab4:	add	x4, x0, #0xa8
  44fab8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fabc:	add	x3, x0, #0x748
  44fac0:	mov	w2, #0x906                 	// #2310
  44fac4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fac8:	add	x1, x0, #0x748
  44facc:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fad0:	add	x0, x0, #0x730
  44fad4:	bl	4319d8 <ferror@plt+0x2d9c8>
  44fad8:	ldr	x0, [sp, #72]
  44fadc:	ldr	x0, [x0, #16]
  44fae0:	cmp	x0, #0x0
  44fae4:	b.ne	44fb40 <ferror@plt+0x4bb30>  // b.any
  44fae8:	ldr	x1, [sp, #56]
  44faec:	ldr	x0, [sp, #208]
  44faf0:	sub	x0, x1, x0
  44faf4:	mov	x1, x0
  44faf8:	ldr	x0, [sp, #120]
  44fafc:	cmp	x1, x0
  44fb00:	csel	x0, x1, x0, ls  // ls = plast
  44fb04:	str	x0, [sp, #136]
  44fb08:	ldr	x0, [sp, #72]
  44fb0c:	ldr	x0, [x0, #80]
  44fb10:	ldr	x2, [sp, #136]
  44fb14:	ldr	x1, [sp, #64]
  44fb18:	bl	42c9bc <ferror@plt+0x289ac>
  44fb1c:	ldr	x0, [sp, #136]
  44fb20:	ldr	x1, [sp, #64]
  44fb24:	add	x0, x1, x0
  44fb28:	str	x0, [sp, #64]
  44fb2c:	ldr	x1, [sp, #208]
  44fb30:	ldr	x0, [sp, #136]
  44fb34:	add	x0, x1, x0
  44fb38:	str	x0, [sp, #208]
  44fb3c:	b	450218 <ferror@plt+0x4c208>
  44fb40:	ldr	x0, [sp, #72]
  44fb44:	ldrb	w0, [x0, #88]
  44fb48:	cmp	w0, #0x0
  44fb4c:	b.eq	44fc20 <ferror@plt+0x4bc10>  // b.none
  44fb50:	ldr	x0, [sp, #208]
  44fb54:	cmp	x0, #0x0
  44fb58:	b.eq	44fb84 <ferror@plt+0x4bb74>  // b.none
  44fb5c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fb60:	add	x4, x0, #0xc8
  44fb64:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fb68:	add	x3, x0, #0x748
  44fb6c:	mov	w2, #0x919                 	// #2329
  44fb70:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fb74:	add	x1, x0, #0x748
  44fb78:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fb7c:	add	x0, x0, #0x730
  44fb80:	bl	4319d8 <ferror@plt+0x2d9c8>
  44fb84:	ldr	x0, [sp, #72]
  44fb88:	add	x0, x0, #0x58
  44fb8c:	str	x0, [sp, #104]
  44fb90:	ldr	x0, [sp, #72]
  44fb94:	add	x0, x0, #0x58
  44fb98:	bl	403530 <strlen@plt>
  44fb9c:	str	x0, [sp, #184]
  44fba0:	ldr	x0, [sp, #184]
  44fba4:	cmp	x0, #0x0
  44fba8:	b.ne	44fbd4 <ferror@plt+0x4bbc4>  // b.any
  44fbac:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fbb0:	add	x4, x0, #0xe0
  44fbb4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fbb8:	add	x3, x0, #0x748
  44fbbc:	mov	w2, #0x91d                 	// #2333
  44fbc0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fbc4:	add	x1, x0, #0x748
  44fbc8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fbcc:	add	x0, x0, #0x730
  44fbd0:	bl	4319d8 <ferror@plt+0x2d9c8>
  44fbd4:	ldr	x1, [sp, #56]
  44fbd8:	ldr	x0, [sp, #184]
  44fbdc:	add	x0, x1, x0
  44fbe0:	mov	x1, #0x6                   	// #6
  44fbe4:	cmp	x0, #0x6
  44fbe8:	csel	x0, x0, x1, ls  // ls = plast
  44fbec:	str	x0, [sp, #192]
  44fbf0:	ldr	x0, [sp, #72]
  44fbf4:	add	x1, x0, #0x58
  44fbf8:	ldr	x0, [sp, #184]
  44fbfc:	add	x3, x1, x0
  44fc00:	ldr	x1, [sp, #192]
  44fc04:	ldr	x0, [sp, #184]
  44fc08:	sub	x0, x1, x0
  44fc0c:	mov	x2, x0
  44fc10:	ldr	x1, [sp, #64]
  44fc14:	mov	x0, x3
  44fc18:	bl	4034c0 <memcpy@plt>
  44fc1c:	b	44fc3c <ferror@plt+0x4bc2c>
  44fc20:	ldr	x0, [sp, #64]
  44fc24:	str	x0, [sp, #104]
  44fc28:	ldr	x1, [sp, #56]
  44fc2c:	ldr	x0, [sp, #208]
  44fc30:	sub	x0, x1, x0
  44fc34:	str	x0, [sp, #192]
  44fc38:	str	xzr, [sp, #184]
  44fc3c:	ldr	x0, [sp, #72]
  44fc40:	ldrb	w0, [x0, #94]
  44fc44:	and	w0, w0, #0x2
  44fc48:	and	w0, w0, #0xff
  44fc4c:	cmp	w0, #0x0
  44fc50:	b.ne	44fdf0 <ferror@plt+0x4bde0>  // b.any
  44fc54:	ldr	x0, [sp, #120]
  44fc58:	ldr	x2, [sp, #192]
  44fc5c:	ldr	x1, [sp, #192]
  44fc60:	cmp	x2, x0
  44fc64:	csel	x0, x1, x0, ls  // ls = plast
  44fc68:	str	x0, [sp, #160]
  44fc6c:	ldr	x0, [sp, #104]
  44fc70:	ldr	x1, [sp, #160]
  44fc74:	add	x2, sp, #0x58
  44fc78:	bl	43c11c <ferror@plt+0x3810c>
  44fc7c:	cmp	w0, #0x0
  44fc80:	b.ne	44fd94 <ferror@plt+0x4bd84>  // b.any
  44fc84:	ldr	x1, [sp, #104]
  44fc88:	ldr	x0, [sp, #160]
  44fc8c:	add	x1, x1, x0
  44fc90:	ldr	x0, [sp, #88]
  44fc94:	sub	x0, x1, x0
  44fc98:	str	x0, [sp, #152]
  44fc9c:	ldr	x1, [sp, #104]
  44fca0:	ldr	x0, [sp, #192]
  44fca4:	add	x1, x1, x0
  44fca8:	ldr	x0, [sp, #88]
  44fcac:	sub	x0, x1, x0
  44fcb0:	str	x0, [sp, #96]
  44fcb4:	ldr	x0, [sp, #88]
  44fcb8:	ldr	x1, [sp, #152]
  44fcbc:	bl	43a764 <ferror@plt+0x36754>
  44fcc0:	str	w0, [sp, #148]
  44fcc4:	ldr	w0, [sp, #148]
  44fcc8:	cmn	w0, #0x2
  44fccc:	b.eq	44fce0 <ferror@plt+0x4bcd0>  // b.none
  44fcd0:	ldr	w0, [sp, #148]
  44fcd4:	cmn	w0, #0x1
  44fcd8:	b.eq	44fd44 <ferror@plt+0x4bd34>  // b.none
  44fcdc:	b	44fd70 <ferror@plt+0x4bd60>
  44fce0:	ldr	x0, [sp, #152]
  44fce4:	cmp	x0, #0x5
  44fce8:	b.ls	44fd14 <ferror@plt+0x4bd04>  // b.plast
  44fcec:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fcf0:	add	x4, x0, #0xf8
  44fcf4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fcf8:	add	x3, x0, #0x748
  44fcfc:	mov	w2, #0x93f                 	// #2367
  44fd00:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fd04:	add	x1, x0, #0x748
  44fd08:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fd0c:	add	x0, x0, #0x730
  44fd10:	bl	4319d8 <ferror@plt+0x2d9c8>
  44fd14:	ldr	x1, [sp, #160]
  44fd18:	ldr	x0, [sp, #192]
  44fd1c:	cmp	x1, x0
  44fd20:	b.ne	44fd38 <ferror@plt+0x4bd28>  // b.any
  44fd24:	mov	w0, #0x16                  	// #22
  44fd28:	str	w0, [sp, #172]
  44fd2c:	mov	x0, #0xffffffffffffffff    	// #-1
  44fd30:	str	x0, [sp, #176]
  44fd34:	b	44fdac <ferror@plt+0x4bd9c>
  44fd38:	str	wzr, [sp, #172]
  44fd3c:	str	xzr, [sp, #176]
  44fd40:	b	44fdac <ferror@plt+0x4bd9c>
  44fd44:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fd48:	add	x2, x0, #0x110
  44fd4c:	mov	w1, #0x10                  	// #16
  44fd50:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fd54:	add	x0, x0, #0x730
  44fd58:	bl	41a980 <ferror@plt+0x16970>
  44fd5c:	mov	w0, #0x54                  	// #84
  44fd60:	str	w0, [sp, #172]
  44fd64:	mov	x0, #0xffffffffffffffff    	// #-1
  44fd68:	str	x0, [sp, #176]
  44fd6c:	b	44fdac <ferror@plt+0x4bd9c>
  44fd70:	mov	x4, #0x0                   	// #0
  44fd74:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fd78:	add	x3, x0, #0x748
  44fd7c:	mov	w2, #0x952                 	// #2386
  44fd80:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fd84:	add	x1, x0, #0x748
  44fd88:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fd8c:	add	x0, x0, #0x730
  44fd90:	bl	4319d8 <ferror@plt+0x2d9c8>
  44fd94:	str	xzr, [sp, #176]
  44fd98:	str	wzr, [sp, #172]
  44fd9c:	ldr	x1, [sp, #192]
  44fda0:	ldr	x0, [sp, #160]
  44fda4:	sub	x0, x1, x0
  44fda8:	str	x0, [sp, #96]
  44fdac:	ldr	x0, [sp, #72]
  44fdb0:	ldr	x3, [x0, #80]
  44fdb4:	ldr	x4, [sp, #104]
  44fdb8:	ldr	x0, [sp, #96]
  44fdbc:	ldr	x1, [sp, #192]
  44fdc0:	sub	x0, x1, x0
  44fdc4:	mov	x2, x0
  44fdc8:	mov	x1, x4
  44fdcc:	mov	x0, x3
  44fdd0:	bl	42c9bc <ferror@plt+0x289ac>
  44fdd4:	ldr	x1, [sp, #104]
  44fdd8:	ldr	x0, [sp, #96]
  44fddc:	ldr	x2, [sp, #192]
  44fde0:	sub	x0, x2, x0
  44fde4:	add	x0, x1, x0
  44fde8:	str	x0, [sp, #104]
  44fdec:	b	44fe9c <ferror@plt+0x4be8c>
  44fdf0:	ldr	x0, [sp, #192]
  44fdf4:	str	x0, [sp, #96]
  44fdf8:	ldr	x0, [sp, #72]
  44fdfc:	ldr	x2, [x0, #80]
  44fe00:	ldr	x0, [sp, #72]
  44fe04:	ldr	x0, [x0, #80]
  44fe08:	ldr	x1, [x0, #8]
  44fe0c:	ldr	x0, [sp, #120]
  44fe10:	add	x0, x1, x0
  44fe14:	mov	x1, x0
  44fe18:	mov	x0, x2
  44fe1c:	bl	42c278 <ferror@plt+0x28268>
  44fe20:	ldr	x0, [sp, #72]
  44fe24:	ldr	x0, [x0, #80]
  44fe28:	ldr	x1, [x0]
  44fe2c:	ldr	x0, [sp, #72]
  44fe30:	ldr	x0, [x0, #80]
  44fe34:	ldr	x2, [x0, #8]
  44fe38:	ldr	x0, [sp, #120]
  44fe3c:	sub	x0, x2, x0
  44fe40:	add	x0, x1, x0
  44fe44:	str	x0, [sp, #80]
  44fe48:	ldr	x0, [sp, #72]
  44fe4c:	ldr	x0, [x0, #32]
  44fe50:	add	x4, sp, #0x78
  44fe54:	add	x3, sp, #0x50
  44fe58:	add	x2, sp, #0x60
  44fe5c:	add	x1, sp, #0x68
  44fe60:	bl	4495e8 <ferror@plt+0x455d8>
  44fe64:	str	x0, [sp, #176]
  44fe68:	bl	403ef0 <__errno_location@plt>
  44fe6c:	ldr	w0, [x0]
  44fe70:	str	w0, [sp, #172]
  44fe74:	ldr	x0, [sp, #72]
  44fe78:	ldr	x2, [x0, #80]
  44fe7c:	ldr	x0, [sp, #72]
  44fe80:	ldr	x0, [x0, #80]
  44fe84:	ldr	x1, [x0, #8]
  44fe88:	ldr	x0, [sp, #120]
  44fe8c:	sub	x0, x1, x0
  44fe90:	mov	x1, x0
  44fe94:	mov	x0, x2
  44fe98:	bl	42c1f4 <ferror@plt+0x281e4>
  44fe9c:	ldr	x0, [sp, #176]
  44fea0:	cmn	x0, #0x1
  44fea4:	b.ne	450164 <ferror@plt+0x4c154>  // b.any
  44fea8:	ldr	w0, [sp, #172]
  44feac:	cmp	w0, #0x54
  44feb0:	b.eq	45003c <ferror@plt+0x4c02c>  // b.none
  44feb4:	ldr	w0, [sp, #172]
  44feb8:	cmp	w0, #0x54
  44febc:	b.gt	4500d8 <ferror@plt+0x4c0c8>
  44fec0:	ldr	w0, [sp, #172]
  44fec4:	cmp	w0, #0x7
  44fec8:	b.eq	45001c <ferror@plt+0x4c00c>  // b.none
  44fecc:	ldr	w0, [sp, #172]
  44fed0:	cmp	w0, #0x16
  44fed4:	b.ne	4500d8 <ferror@plt+0x4c0c8>  // b.any
  44fed8:	ldr	x0, [sp, #96]
  44fedc:	cmp	x0, #0x5
  44fee0:	b.ls	44ff0c <ferror@plt+0x4befc>  // b.plast
  44fee4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fee8:	add	x4, x0, #0x148
  44feec:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fef0:	add	x3, x0, #0x748
  44fef4:	mov	w2, #0x977                 	// #2423
  44fef8:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44fefc:	add	x1, x0, #0x748
  44ff00:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ff04:	add	x0, x0, #0x730
  44ff08:	bl	4319d8 <ferror@plt+0x2d9c8>
  44ff0c:	ldr	x0, [sp, #184]
  44ff10:	cmp	x0, #0x0
  44ff14:	b.ne	44ff5c <ferror@plt+0x4bf4c>  // b.any
  44ff18:	ldr	x0, [sp, #72]
  44ff1c:	add	x0, x0, #0x58
  44ff20:	ldr	x1, [sp, #104]
  44ff24:	ldr	x2, [sp, #96]
  44ff28:	bl	4034c0 <memcpy@plt>
  44ff2c:	ldr	x0, [sp, #96]
  44ff30:	ldr	x1, [sp, #72]
  44ff34:	add	x0, x1, x0
  44ff38:	strb	wzr, [x0, #88]
  44ff3c:	ldr	x0, [sp, #48]
  44ff40:	cmp	x0, #0x0
  44ff44:	b.eq	44ff54 <ferror@plt+0x4bf44>  // b.none
  44ff48:	ldr	x1, [sp, #56]
  44ff4c:	ldr	x0, [sp, #48]
  44ff50:	str	x1, [x0]
  44ff54:	mov	w0, #0x1                   	// #1
  44ff58:	b	450244 <ferror@plt+0x4c234>
  44ff5c:	ldr	x0, [sp, #96]
  44ff60:	ldr	x1, [sp, #192]
  44ff64:	cmp	x1, x0
  44ff68:	b.ne	44ffdc <ferror@plt+0x4bfcc>  // b.any
  44ff6c:	ldr	x1, [sp, #192]
  44ff70:	ldr	x0, [sp, #184]
  44ff74:	sub	x1, x1, x0
  44ff78:	ldr	x0, [sp, #56]
  44ff7c:	cmp	x1, x0
  44ff80:	b.eq	44ffac <ferror@plt+0x4bf9c>  // b.none
  44ff84:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ff88:	add	x4, x0, #0x158
  44ff8c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44ff90:	add	x3, x0, #0x748
  44ff94:	mov	w2, #0x98c                 	// #2444
  44ff98:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ff9c:	add	x1, x0, #0x748
  44ffa0:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  44ffa4:	add	x0, x0, #0x730
  44ffa8:	bl	4319d8 <ferror@plt+0x2d9c8>
  44ffac:	ldr	x1, [sp, #72]
  44ffb0:	ldr	x0, [sp, #192]
  44ffb4:	add	x0, x1, x0
  44ffb8:	strb	wzr, [x0, #88]
  44ffbc:	ldr	x0, [sp, #48]
  44ffc0:	cmp	x0, #0x0
  44ffc4:	b.eq	44ffd4 <ferror@plt+0x4bfc4>  // b.none
  44ffc8:	ldr	x1, [sp, #56]
  44ffcc:	ldr	x0, [sp, #48]
  44ffd0:	str	x1, [x0]
  44ffd4:	mov	w0, #0x1                   	// #1
  44ffd8:	b	450244 <ferror@plt+0x4c234>
  44ffdc:	ldr	x0, [sp, #96]
  44ffe0:	ldr	x1, [sp, #192]
  44ffe4:	sub	x0, x1, x0
  44ffe8:	ldr	x1, [sp, #184]
  44ffec:	cmp	x1, x0
  44fff0:	b.ls	45016c <ferror@plt+0x4c15c>  // b.plast
  44fff4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  44fff8:	add	x4, x0, #0x188
  44fffc:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450000:	add	x3, x0, #0x748
  450004:	mov	w2, #0x996                 	// #2454
  450008:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  45000c:	add	x1, x0, #0x748
  450010:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  450014:	add	x0, x0, #0x730
  450018:	bl	4319d8 <ferror@plt+0x2d9c8>
  45001c:	ldr	x0, [sp, #96]
  450020:	ldr	x1, [sp, #192]
  450024:	cmp	x1, x0
  450028:	b.ne	450174 <ferror@plt+0x4c164>  // b.any
  45002c:	ldr	x0, [sp, #120]
  450030:	add	x0, x0, #0xa
  450034:	str	x0, [sp, #120]
  450038:	b	44fc3c <ferror@plt+0x4bc2c>
  45003c:	bl	4493cc <ferror@plt+0x453bc>
  450040:	mov	w1, w0
  450044:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  450048:	add	x3, x0, #0xd50
  45004c:	mov	w2, #0x1                   	// #1
  450050:	ldr	x0, [sp, #40]
  450054:	bl	40c0d8 <ferror@plt+0x80c8>
  450058:	ldr	x0, [sp, #184]
  45005c:	cmp	x0, #0x0
  450060:	b.eq	450090 <ferror@plt+0x4c080>  // b.none
  450064:	ldr	x0, [sp, #96]
  450068:	ldr	x1, [sp, #192]
  45006c:	cmp	x1, x0
  450070:	b.ne	450090 <ferror@plt+0x4c080>  // b.any
  450074:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450078:	add	x2, x0, #0x1b8
  45007c:	mov	w1, #0x10                  	// #16
  450080:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  450084:	add	x0, x0, #0x730
  450088:	bl	41a980 <ferror@plt+0x16970>
  45008c:	b	4500b0 <ferror@plt+0x4c0a0>
  450090:	ldr	x0, [sp, #96]
  450094:	ldr	x1, [sp, #192]
  450098:	sub	x1, x1, x0
  45009c:	ldr	x0, [sp, #184]
  4500a0:	sub	x1, x1, x0
  4500a4:	ldr	x0, [sp, #208]
  4500a8:	add	x0, x1, x0
  4500ac:	str	x0, [sp, #208]
  4500b0:	ldr	x0, [sp, #48]
  4500b4:	cmp	x0, #0x0
  4500b8:	b.eq	4500c8 <ferror@plt+0x4c0b8>  // b.none
  4500bc:	ldr	x1, [sp, #208]
  4500c0:	ldr	x0, [sp, #48]
  4500c4:	str	x1, [x0]
  4500c8:	ldr	x0, [sp, #72]
  4500cc:	strb	wzr, [x0, #88]
  4500d0:	mov	w0, #0x0                   	// #0
  4500d4:	b	450244 <ferror@plt+0x4c234>
  4500d8:	bl	4493cc <ferror@plt+0x453bc>
  4500dc:	mov	w19, w0
  4500e0:	ldr	w0, [sp, #172]
  4500e4:	bl	42953c <ferror@plt+0x2552c>
  4500e8:	mov	x4, x0
  4500ec:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4500f0:	add	x3, x0, #0xd90
  4500f4:	mov	w2, #0x2                   	// #2
  4500f8:	mov	w1, w19
  4500fc:	ldr	x0, [sp, #40]
  450100:	bl	40bfd4 <ferror@plt+0x7fc4>
  450104:	ldr	x1, [sp, #96]
  450108:	ldr	x0, [sp, #184]
  45010c:	add	x0, x1, x0
  450110:	ldr	x1, [sp, #192]
  450114:	cmp	x1, x0
  450118:	b.cc	45013c <ferror@plt+0x4c12c>  // b.lo, b.ul, b.last
  45011c:	ldr	x0, [sp, #96]
  450120:	ldr	x1, [sp, #192]
  450124:	sub	x1, x1, x0
  450128:	ldr	x0, [sp, #184]
  45012c:	sub	x1, x1, x0
  450130:	ldr	x0, [sp, #208]
  450134:	add	x0, x1, x0
  450138:	str	x0, [sp, #208]
  45013c:	ldr	x0, [sp, #48]
  450140:	cmp	x0, #0x0
  450144:	b.eq	450154 <ferror@plt+0x4c144>  // b.none
  450148:	ldr	x1, [sp, #208]
  45014c:	ldr	x0, [sp, #48]
  450150:	str	x1, [x0]
  450154:	ldr	x0, [sp, #72]
  450158:	strb	wzr, [x0, #88]
  45015c:	mov	w0, #0x0                   	// #0
  450160:	b	450244 <ferror@plt+0x4c234>
  450164:	nop
  450168:	b	450178 <ferror@plt+0x4c168>
  45016c:	nop
  450170:	b	450178 <ferror@plt+0x4c168>
  450174:	nop
  450178:	ldr	x0, [sp, #96]
  45017c:	ldr	x1, [sp, #192]
  450180:	sub	x0, x1, x0
  450184:	ldr	x1, [sp, #184]
  450188:	cmp	x1, x0
  45018c:	b.ls	4501b8 <ferror@plt+0x4c1a8>  // b.plast
  450190:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450194:	add	x4, x0, #0x188
  450198:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  45019c:	add	x3, x0, #0x748
  4501a0:	mov	w2, #0x9be                 	// #2494
  4501a4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4501a8:	add	x1, x0, #0x748
  4501ac:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4501b0:	add	x0, x0, #0x730
  4501b4:	bl	4319d8 <ferror@plt+0x2d9c8>
  4501b8:	ldr	x0, [sp, #96]
  4501bc:	ldr	x1, [sp, #192]
  4501c0:	sub	x1, x1, x0
  4501c4:	ldr	x0, [sp, #184]
  4501c8:	sub	x1, x1, x0
  4501cc:	ldr	x0, [sp, #208]
  4501d0:	add	x0, x1, x0
  4501d4:	str	x0, [sp, #208]
  4501d8:	ldr	x0, [sp, #184]
  4501dc:	cmp	x0, #0x0
  4501e0:	b.eq	450210 <ferror@plt+0x4c200>  // b.none
  4501e4:	ldr	x0, [sp, #96]
  4501e8:	ldr	x1, [sp, #192]
  4501ec:	sub	x1, x1, x0
  4501f0:	ldr	x0, [sp, #184]
  4501f4:	sub	x0, x1, x0
  4501f8:	ldr	x1, [sp, #64]
  4501fc:	add	x0, x1, x0
  450200:	str	x0, [sp, #64]
  450204:	ldr	x0, [sp, #72]
  450208:	strb	wzr, [x0, #88]
  45020c:	b	450218 <ferror@plt+0x4c208>
  450210:	ldr	x0, [sp, #104]
  450214:	str	x0, [sp, #64]
  450218:	ldr	x1, [sp, #208]
  45021c:	ldr	x0, [sp, #56]
  450220:	cmp	x1, x0
  450224:	b.lt	44f954 <ferror@plt+0x4b944>  // b.tstop
  450228:	ldr	x0, [sp, #48]
  45022c:	cmp	x0, #0x0
  450230:	b.eq	450240 <ferror@plt+0x4c230>  // b.none
  450234:	ldr	x1, [sp, #56]
  450238:	ldr	x0, [sp, #48]
  45023c:	str	x1, [x0]
  450240:	mov	w0, #0x1                   	// #1
  450244:	ldr	x19, [sp, #16]
  450248:	ldp	x29, x30, [sp], #224
  45024c:	ret
  450250:	stp	x29, x30, [sp, #-80]!
  450254:	mov	x29, sp
  450258:	str	x0, [sp, #40]
  45025c:	str	w1, [sp, #36]
  450260:	str	x2, [sp, #24]
  450264:	ldr	x0, [sp, #40]
  450268:	cmp	x0, #0x0
  45026c:	b.ne	450294 <ferror@plt+0x4c284>  // b.any
  450270:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  450274:	add	x2, x0, #0x720
  450278:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  45027c:	add	x1, x0, #0x768
  450280:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  450284:	add	x0, x0, #0x730
  450288:	bl	41aa2c <ferror@plt+0x16a1c>
  45028c:	mov	w0, #0x0                   	// #0
  450290:	b	4503fc <ferror@plt+0x4c3ec>
  450294:	ldr	x0, [sp, #40]
  450298:	ldr	x0, [x0, #16]
  45029c:	cmp	x0, #0x0
  4502a0:	b.ne	4502c8 <ferror@plt+0x4c2b8>  // b.any
  4502a4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4502a8:	add	x2, x0, #0x0
  4502ac:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4502b0:	add	x1, x0, #0x768
  4502b4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4502b8:	add	x0, x0, #0x730
  4502bc:	bl	41aa2c <ferror@plt+0x16a1c>
  4502c0:	mov	w0, #0x0                   	// #0
  4502c4:	b	4503fc <ferror@plt+0x4c3ec>
  4502c8:	ldr	x0, [sp, #24]
  4502cc:	cmp	x0, #0x0
  4502d0:	b.eq	450308 <ferror@plt+0x4c2f8>  // b.none
  4502d4:	ldr	x0, [sp, #24]
  4502d8:	ldr	x0, [x0]
  4502dc:	cmp	x0, #0x0
  4502e0:	b.eq	450308 <ferror@plt+0x4c2f8>  // b.none
  4502e4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4502e8:	add	x2, x0, #0x8f0
  4502ec:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4502f0:	add	x1, x0, #0x768
  4502f4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4502f8:	add	x0, x0, #0x730
  4502fc:	bl	41aa2c <ferror@plt+0x16a1c>
  450300:	mov	w0, #0x0                   	// #0
  450304:	b	4503fc <ferror@plt+0x4c3ec>
  450308:	ldr	x0, [sp, #40]
  45030c:	ldrb	w0, [x0, #94]
  450310:	and	w0, w0, #0x10
  450314:	and	w0, w0, #0xff
  450318:	cmp	w0, #0x0
  45031c:	b.ne	450344 <ferror@plt+0x4c334>  // b.any
  450320:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450324:	add	x2, x0, #0x20
  450328:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  45032c:	add	x1, x0, #0x768
  450330:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  450334:	add	x0, x0, #0x730
  450338:	bl	41aa2c <ferror@plt+0x16a1c>
  45033c:	mov	w0, #0x0                   	// #0
  450340:	b	4503fc <ferror@plt+0x4c3ec>
  450344:	add	x0, sp, #0x38
  450348:	mov	x1, x0
  45034c:	ldr	w0, [sp, #36]
  450350:	bl	43a328 <ferror@plt+0x36318>
  450354:	sxtw	x0, w0
  450358:	str	x0, [sp, #72]
  45035c:	ldr	x0, [sp, #40]
  450360:	ldrb	w0, [x0, #88]
  450364:	cmp	w0, #0x0
  450368:	b.eq	45038c <ferror@plt+0x4c37c>  // b.none
  45036c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450370:	add	x2, x0, #0x208
  450374:	mov	w1, #0x10                  	// #16
  450378:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  45037c:	add	x0, x0, #0x730
  450380:	bl	41a980 <ferror@plt+0x16970>
  450384:	ldr	x0, [sp, #40]
  450388:	strb	wzr, [x0, #88]
  45038c:	ldr	x1, [sp, #72]
  450390:	add	x2, sp, #0x30
  450394:	add	x0, sp, #0x38
  450398:	ldr	x4, [sp, #24]
  45039c:	mov	x3, x2
  4503a0:	mov	x2, x1
  4503a4:	mov	x1, x0
  4503a8:	ldr	x0, [sp, #40]
  4503ac:	bl	44f5c4 <ferror@plt+0x4b5b4>
  4503b0:	str	w0, [sp, #68]
  4503b4:	ldr	x0, [sp, #48]
  4503b8:	ldr	x1, [sp, #72]
  4503bc:	cmp	x1, x0
  4503c0:	b.eq	4503f8 <ferror@plt+0x4c3e8>  // b.none
  4503c4:	ldr	w0, [sp, #68]
  4503c8:	cmp	w0, #0x1
  4503cc:	b.ne	4503f8 <ferror@plt+0x4c3e8>  // b.any
  4503d0:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4503d4:	add	x4, x0, #0x240
  4503d8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4503dc:	add	x3, x0, #0x788
  4503e0:	mov	w2, #0x9fc                 	// #2556
  4503e4:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4503e8:	add	x1, x0, #0x748
  4503ec:	adrp	x0, 491000 <ferror@plt+0x8cff0>
  4503f0:	add	x0, x0, #0x730
  4503f4:	bl	4319d8 <ferror@plt+0x2d9c8>
  4503f8:	ldr	w0, [sp, #68]
  4503fc:	ldp	x29, x30, [sp], #80
  450400:	ret
  450404:	stp	x29, x30, [sp, #-16]!
  450408:	mov	x29, sp
  45040c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  450410:	add	x0, x0, #0x38
  450414:	ldr	w0, [x0]
  450418:	cmp	w0, #0x0
  45041c:	b.ne	45043c <ferror@plt+0x4c42c>  // b.any
  450420:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450424:	add	x0, x0, #0x278
  450428:	bl	42132c <ferror@plt+0x1d31c>
  45042c:	mov	w1, w0
  450430:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  450434:	add	x0, x0, #0x38
  450438:	str	w1, [x0]
  45043c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  450440:	add	x0, x0, #0x38
  450444:	ldr	w0, [x0]
  450448:	ldp	x29, x30, [sp], #16
  45044c:	ret
  450450:	stp	x29, x30, [sp, #-64]!
  450454:	mov	x29, sp
  450458:	str	x0, [sp, #40]
  45045c:	str	x1, [sp, #32]
  450460:	str	w2, [sp, #28]
  450464:	b	4504fc <ferror@plt+0x4c4ec>
  450468:	ldr	x0, [sp, #40]
  45046c:	ldrb	w0, [x0]
  450470:	cmp	w0, #0x5f
  450474:	b.eq	45048c <ferror@plt+0x4c47c>  // b.none
  450478:	ldr	x0, [sp, #40]
  45047c:	ldrb	w0, [x0]
  450480:	bl	403f00 <tolower@plt>
  450484:	and	w0, w0, #0xff
  450488:	b	450490 <ferror@plt+0x4c480>
  45048c:	mov	w0, #0x2d                  	// #45
  450490:	strb	w0, [sp, #63]
  450494:	ldr	x0, [sp, #32]
  450498:	ldrb	w0, [x0]
  45049c:	cmp	w0, #0x5f
  4504a0:	b.eq	4504b8 <ferror@plt+0x4c4a8>  // b.none
  4504a4:	ldr	x0, [sp, #32]
  4504a8:	ldrb	w0, [x0]
  4504ac:	bl	403f00 <tolower@plt>
  4504b0:	and	w0, w0, #0xff
  4504b4:	b	4504bc <ferror@plt+0x4c4ac>
  4504b8:	mov	w0, #0x2d                  	// #45
  4504bc:	strb	w0, [sp, #62]
  4504c0:	ldrb	w1, [sp, #63]
  4504c4:	ldrb	w0, [sp, #62]
  4504c8:	cmp	w1, w0
  4504cc:	b.eq	4504d8 <ferror@plt+0x4c4c8>  // b.none
  4504d0:	mov	w0, #0x0                   	// #0
  4504d4:	b	45051c <ferror@plt+0x4c50c>
  4504d8:	ldr	w0, [sp, #28]
  4504dc:	sub	w0, w0, #0x1
  4504e0:	str	w0, [sp, #28]
  4504e4:	ldr	x0, [sp, #40]
  4504e8:	add	x0, x0, #0x1
  4504ec:	str	x0, [sp, #40]
  4504f0:	ldr	x0, [sp, #32]
  4504f4:	add	x0, x0, #0x1
  4504f8:	str	x0, [sp, #32]
  4504fc:	ldr	w0, [sp, #28]
  450500:	cmp	w0, #0x0
  450504:	b.ne	450468 <ferror@plt+0x4c458>  // b.any
  450508:	ldr	x0, [sp, #40]
  45050c:	ldrb	w0, [x0]
  450510:	cmp	w0, #0x0
  450514:	cset	w0, eq  // eq = none
  450518:	and	w0, w0, #0xff
  45051c:	ldp	x29, x30, [sp], #64
  450520:	ret
  450524:	stp	x29, x30, [sp, #-80]!
  450528:	mov	x29, sp
  45052c:	str	x0, [sp, #40]
  450530:	str	x1, [sp, #32]
  450534:	str	w2, [sp, #28]
  450538:	str	wzr, [sp, #72]
  45053c:	ldr	x0, [sp, #40]
  450540:	cmp	x0, #0x0
  450544:	b.ne	450550 <ferror@plt+0x4c540>  // b.any
  450548:	mov	w0, #0x0                   	// #0
  45054c:	b	4507a4 <ferror@plt+0x4c794>
  450550:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450554:	add	x1, x0, #0x810
  450558:	ldr	x0, [sp, #40]
  45055c:	bl	4039a0 <strcasecmp@plt>
  450560:	cmp	w0, #0x0
  450564:	b.ne	45060c <ferror@plt+0x4c5fc>  // b.any
  450568:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  45056c:	add	x0, x0, #0x938
  450570:	ldr	x0, [x0]
  450574:	mov	x3, x0
  450578:	mov	x2, #0x17                  	// #23
  45057c:	mov	x1, #0x1                   	// #1
  450580:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450584:	add	x0, x0, #0x818
  450588:	bl	403ce0 <fwrite@plt>
  45058c:	str	wzr, [sp, #76]
  450590:	b	4505d4 <ferror@plt+0x4c5c4>
  450594:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  450598:	add	x0, x0, #0x938
  45059c:	ldr	x3, [x0]
  4505a0:	ldr	w0, [sp, #76]
  4505a4:	lsl	x0, x0, #4
  4505a8:	ldr	x1, [sp, #32]
  4505ac:	add	x0, x1, x0
  4505b0:	ldr	x0, [x0]
  4505b4:	mov	x2, x0
  4505b8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4505bc:	add	x1, x0, #0x830
  4505c0:	mov	x0, x3
  4505c4:	bl	403fc0 <fprintf@plt>
  4505c8:	ldr	w0, [sp, #76]
  4505cc:	add	w0, w0, #0x1
  4505d0:	str	w0, [sp, #76]
  4505d4:	ldr	w1, [sp, #76]
  4505d8:	ldr	w0, [sp, #28]
  4505dc:	cmp	w1, w0
  4505e0:	b.cc	450594 <ferror@plt+0x4c584>  // b.lo, b.ul, b.last
  4505e4:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4505e8:	add	x0, x0, #0x938
  4505ec:	ldr	x0, [x0]
  4505f0:	mov	x3, x0
  4505f4:	mov	x2, #0xa                   	// #10
  4505f8:	mov	x1, #0x1                   	// #1
  4505fc:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450600:	add	x0, x0, #0x838
  450604:	bl	403ce0 <fwrite@plt>
  450608:	b	4507a0 <ferror@plt+0x4c790>
  45060c:	ldr	x0, [sp, #40]
  450610:	str	x0, [sp, #64]
  450614:	str	wzr, [sp, #52]
  450618:	b	450728 <ferror@plt+0x4c718>
  45061c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450620:	add	x1, x0, #0x848
  450624:	ldr	x0, [sp, #64]
  450628:	bl	403900 <strpbrk@plt>
  45062c:	str	x0, [sp, #56]
  450630:	ldr	x0, [sp, #56]
  450634:	cmp	x0, #0x0
  450638:	b.ne	450654 <ferror@plt+0x4c644>  // b.any
  45063c:	ldr	x0, [sp, #64]
  450640:	bl	403530 <strlen@plt>
  450644:	mov	x1, x0
  450648:	ldr	x0, [sp, #64]
  45064c:	add	x0, x0, x1
  450650:	str	x0, [sp, #56]
  450654:	ldr	x1, [sp, #56]
  450658:	ldr	x0, [sp, #64]
  45065c:	sub	x0, x1, x0
  450660:	mov	w2, w0
  450664:	ldr	x1, [sp, #64]
  450668:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  45066c:	add	x0, x0, #0x850
  450670:	bl	450450 <ferror@plt+0x4c440>
  450674:	cmp	w0, #0x0
  450678:	b.eq	450688 <ferror@plt+0x4c678>  // b.none
  45067c:	mov	w0, #0x1                   	// #1
  450680:	str	w0, [sp, #52]
  450684:	b	450704 <ferror@plt+0x4c6f4>
  450688:	str	wzr, [sp, #76]
  45068c:	b	4506f4 <ferror@plt+0x4c6e4>
  450690:	ldr	w0, [sp, #76]
  450694:	lsl	x0, x0, #4
  450698:	ldr	x1, [sp, #32]
  45069c:	add	x0, x1, x0
  4506a0:	ldr	x3, [x0]
  4506a4:	ldr	x1, [sp, #56]
  4506a8:	ldr	x0, [sp, #64]
  4506ac:	sub	x0, x1, x0
  4506b0:	mov	w2, w0
  4506b4:	ldr	x1, [sp, #64]
  4506b8:	mov	x0, x3
  4506bc:	bl	450450 <ferror@plt+0x4c440>
  4506c0:	cmp	w0, #0x0
  4506c4:	b.eq	4506e8 <ferror@plt+0x4c6d8>  // b.none
  4506c8:	ldr	w0, [sp, #76]
  4506cc:	lsl	x0, x0, #4
  4506d0:	ldr	x1, [sp, #32]
  4506d4:	add	x0, x1, x0
  4506d8:	ldr	w0, [x0, #8]
  4506dc:	ldr	w1, [sp, #72]
  4506e0:	orr	w0, w1, w0
  4506e4:	str	w0, [sp, #72]
  4506e8:	ldr	w0, [sp, #76]
  4506ec:	add	w0, w0, #0x1
  4506f0:	str	w0, [sp, #76]
  4506f4:	ldr	w1, [sp, #76]
  4506f8:	ldr	w0, [sp, #28]
  4506fc:	cmp	w1, w0
  450700:	b.cc	450690 <ferror@plt+0x4c680>  // b.lo, b.ul, b.last
  450704:	ldr	x0, [sp, #56]
  450708:	str	x0, [sp, #64]
  45070c:	ldr	x0, [sp, #64]
  450710:	ldrb	w0, [x0]
  450714:	cmp	w0, #0x0
  450718:	b.eq	450728 <ferror@plt+0x4c718>  // b.none
  45071c:	ldr	x0, [sp, #64]
  450720:	add	x0, x0, #0x1
  450724:	str	x0, [sp, #64]
  450728:	ldr	x0, [sp, #64]
  45072c:	ldrb	w0, [x0]
  450730:	cmp	w0, #0x0
  450734:	b.ne	45061c <ferror@plt+0x4c60c>  // b.any
  450738:	ldr	w0, [sp, #52]
  45073c:	cmp	w0, #0x0
  450740:	b.eq	4507a0 <ferror@plt+0x4c790>  // b.none
  450744:	str	wzr, [sp, #48]
  450748:	str	wzr, [sp, #76]
  45074c:	b	45077c <ferror@plt+0x4c76c>
  450750:	ldr	w0, [sp, #76]
  450754:	lsl	x0, x0, #4
  450758:	ldr	x1, [sp, #32]
  45075c:	add	x0, x1, x0
  450760:	ldr	w0, [x0, #8]
  450764:	ldr	w1, [sp, #48]
  450768:	orr	w0, w1, w0
  45076c:	str	w0, [sp, #48]
  450770:	ldr	w0, [sp, #76]
  450774:	add	w0, w0, #0x1
  450778:	str	w0, [sp, #76]
  45077c:	ldr	w1, [sp, #76]
  450780:	ldr	w0, [sp, #28]
  450784:	cmp	w1, w0
  450788:	b.cc	450750 <ferror@plt+0x4c740>  // b.lo, b.ul, b.last
  45078c:	ldr	w0, [sp, #72]
  450790:	mvn	w0, w0
  450794:	ldr	w1, [sp, #48]
  450798:	and	w0, w1, w0
  45079c:	str	w0, [sp, #72]
  4507a0:	ldr	w0, [sp, #72]
  4507a4:	ldp	x29, x30, [sp], #80
  4507a8:	ret
  4507ac:	stp	x29, x30, [sp, #-64]!
  4507b0:	mov	x29, sp
  4507b4:	str	x0, [sp, #40]
  4507b8:	str	x1, [sp, #32]
  4507bc:	str	w2, [sp, #28]
  4507c0:	str	w3, [sp, #24]
  4507c4:	ldr	x0, [sp, #40]
  4507c8:	bl	403f10 <getenv@plt>
  4507cc:	str	x0, [sp, #56]
  4507d0:	ldr	x0, [sp, #56]
  4507d4:	cmp	x0, #0x0
  4507d8:	b.ne	4507e4 <ferror@plt+0x4c7d4>  // b.any
  4507dc:	ldr	w0, [sp, #24]
  4507e0:	b	4507f8 <ferror@plt+0x4c7e8>
  4507e4:	ldr	w0, [sp, #28]
  4507e8:	mov	w2, w0
  4507ec:	ldr	x1, [sp, #32]
  4507f0:	ldr	x0, [sp, #56]
  4507f4:	bl	450524 <ferror@plt+0x4c514>
  4507f8:	ldp	x29, x30, [sp], #64
  4507fc:	ret
  450800:	stp	x29, x30, [sp, #-112]!
  450804:	mov	x29, sp
  450808:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  45080c:	add	x1, x0, #0x870
  450810:	add	x0, sp, #0x10
  450814:	ldp	x2, x3, [x1]
  450818:	stp	x2, x3, [x0]
  45081c:	ldp	x2, x3, [x1, #16]
  450820:	stp	x2, x3, [x0, #16]
  450824:	ldp	x2, x3, [x1, #32]
  450828:	stp	x2, x3, [x0, #32]
  45082c:	ldp	x2, x3, [x1, #48]
  450830:	stp	x2, x3, [x0, #48]
  450834:	ldp	x2, x3, [x1, #64]
  450838:	stp	x2, x3, [x0, #64]
  45083c:	ldp	x2, x3, [x1, #80]
  450840:	stp	x2, x3, [x0, #80]
  450844:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  450848:	add	x0, x0, #0x930
  45084c:	ldr	w0, [x0]
  450850:	mov	w1, w0
  450854:	add	x0, sp, #0x10
  450858:	mov	w3, w1
  45085c:	mov	w2, #0x6                   	// #6
  450860:	mov	x1, x0
  450864:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450868:	add	x0, x0, #0x858
  45086c:	bl	4507ac <ferror@plt+0x4c79c>
  450870:	mov	w1, w0
  450874:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  450878:	add	x0, x0, #0x930
  45087c:	str	w1, [x0]
  450880:	nop
  450884:	ldp	x29, x30, [sp], #112
  450888:	ret
  45088c:	stp	x29, x30, [sp, #-80]!
  450890:	mov	x29, sp
  450894:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  450898:	add	x1, x0, #0x8d8
  45089c:	add	x0, sp, #0x18
  4508a0:	ldp	x2, x3, [x1]
  4508a4:	stp	x2, x3, [x0]
  4508a8:	ldp	x2, x3, [x1, #16]
  4508ac:	stp	x2, x3, [x0, #16]
  4508b0:	ldp	x2, x3, [x1, #32]
  4508b4:	stp	x2, x3, [x0, #32]
  4508b8:	add	x0, sp, #0x18
  4508bc:	mov	w3, #0x0                   	// #0
  4508c0:	mov	w2, #0x3                   	// #3
  4508c4:	mov	x1, x0
  4508c8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4508cc:	add	x0, x0, #0x8d0
  4508d0:	bl	4507ac <ferror@plt+0x4c79c>
  4508d4:	str	w0, [sp, #76]
  4508d8:	ldr	w0, [sp, #76]
  4508dc:	and	w1, w0, #0xfffffffc
  4508e0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4508e4:	add	x0, x0, #0x934
  4508e8:	ldr	w0, [x0]
  4508ec:	orr	w1, w1, w0
  4508f0:	adrp	x0, 4af000 <ferror@plt+0xaaff0>
  4508f4:	add	x0, x0, #0x934
  4508f8:	str	w1, [x0]
  4508fc:	ldr	w0, [sp, #76]
  450900:	and	w1, w0, #0x1
  450904:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  450908:	add	x0, x0, #0x3c
  45090c:	str	w1, [x0]
  450910:	nop
  450914:	ldp	x29, x30, [sp], #80
  450918:	ret
  45091c:	stp	x29, x30, [sp, #-16]!
  450920:	mov	x29, sp
  450924:	bl	450800 <ferror@plt+0x4c7f0>
  450928:	bl	45088c <ferror@plt+0x4c87c>
  45092c:	nop
  450930:	ldp	x29, x30, [sp], #16
  450934:	ret
  450938:	stp	x29, x30, [sp, #-16]!
  45093c:	mov	x29, sp
  450940:	bl	45091c <ferror@plt+0x4c90c>
  450944:	nop
  450948:	ldp	x29, x30, [sp], #16
  45094c:	ret
  450950:	stp	x29, x30, [sp, #-128]!
  450954:	mov	x29, sp
  450958:	str	x0, [sp, #40]
  45095c:	str	x1, [sp, #32]
  450960:	str	x2, [sp, #24]
  450964:	ldr	x0, [sp, #40]
  450968:	ldr	x0, [x0, #32]
  45096c:	str	x0, [sp, #88]
  450970:	ldr	x0, [sp, #40]
  450974:	ldr	x0, [x0]
  450978:	str	x0, [sp, #64]
  45097c:	ldr	x0, [sp, #40]
  450980:	ldr	x0, [x0, #16]
  450984:	str	x0, [sp, #56]
  450988:	ldr	x0, [sp, #40]
  45098c:	ldr	x0, [x0, #24]
  450990:	str	x0, [sp, #48]
  450994:	ldr	x0, [sp, #24]
  450998:	cmp	x0, #0x1
  45099c:	b.ls	450e18 <ferror@plt+0x4ce08>  // b.plast
  4509a0:	ldr	x0, [sp, #24]
  4509a4:	lsr	x0, x0, #1
  4509a8:	str	x0, [sp, #104]
  4509ac:	ldr	x1, [sp, #24]
  4509b0:	ldr	x0, [sp, #104]
  4509b4:	sub	x0, x1, x0
  4509b8:	str	x0, [sp, #96]
  4509bc:	ldr	x0, [sp, #32]
  4509c0:	str	x0, [sp, #120]
  4509c4:	ldr	x0, [sp, #40]
  4509c8:	ldr	x1, [x0]
  4509cc:	ldr	x0, [sp, #104]
  4509d0:	mul	x0, x1, x0
  4509d4:	ldr	x1, [sp, #32]
  4509d8:	add	x0, x1, x0
  4509dc:	str	x0, [sp, #112]
  4509e0:	ldr	x2, [sp, #104]
  4509e4:	ldr	x1, [sp, #120]
  4509e8:	ldr	x0, [sp, #40]
  4509ec:	bl	450950 <ferror@plt+0x4c940>
  4509f0:	ldr	x2, [sp, #96]
  4509f4:	ldr	x1, [sp, #112]
  4509f8:	ldr	x0, [sp, #40]
  4509fc:	bl	450950 <ferror@plt+0x4c940>
  450a00:	ldr	x0, [sp, #40]
  450a04:	ldr	x0, [x0, #8]
  450a08:	cmp	x0, #0x3
  450a0c:	b.eq	450cc8 <ferror@plt+0x4ccb8>  // b.none
  450a10:	cmp	x0, #0x3
  450a14:	b.hi	450d80 <ferror@plt+0x4cd70>  // b.pmore
  450a18:	cmp	x0, #0x2
  450a1c:	b.eq	450c20 <ferror@plt+0x4cc10>  // b.none
  450a20:	cmp	x0, #0x2
  450a24:	b.hi	450d80 <ferror@plt+0x4cd70>  // b.pmore
  450a28:	cmp	x0, #0x0
  450a2c:	b.eq	450ab8 <ferror@plt+0x4caa8>  // b.none
  450a30:	cmp	x0, #0x1
  450a34:	b.eq	450b50 <ferror@plt+0x4cb40>  // b.none
  450a38:	b	450ce4 <ferror@plt+0x4ccd4>
  450a3c:	ldr	x3, [sp, #56]
  450a40:	ldr	x2, [sp, #48]
  450a44:	ldr	x1, [sp, #112]
  450a48:	ldr	x0, [sp, #120]
  450a4c:	blr	x3
  450a50:	cmp	w0, #0x0
  450a54:	b.gt	450a84 <ferror@plt+0x4ca74>
  450a58:	ldr	x0, [sp, #120]
  450a5c:	ldr	w1, [x0]
  450a60:	ldr	x0, [sp, #88]
  450a64:	str	w1, [x0]
  450a68:	ldr	x0, [sp, #120]
  450a6c:	add	x0, x0, #0x4
  450a70:	str	x0, [sp, #120]
  450a74:	ldr	x0, [sp, #104]
  450a78:	sub	x0, x0, #0x1
  450a7c:	str	x0, [sp, #104]
  450a80:	b	450aac <ferror@plt+0x4ca9c>
  450a84:	ldr	x0, [sp, #112]
  450a88:	ldr	w1, [x0]
  450a8c:	ldr	x0, [sp, #88]
  450a90:	str	w1, [x0]
  450a94:	ldr	x0, [sp, #112]
  450a98:	add	x0, x0, #0x4
  450a9c:	str	x0, [sp, #112]
  450aa0:	ldr	x0, [sp, #96]
  450aa4:	sub	x0, x0, #0x1
  450aa8:	str	x0, [sp, #96]
  450aac:	ldr	x0, [sp, #88]
  450ab0:	add	x0, x0, #0x4
  450ab4:	str	x0, [sp, #88]
  450ab8:	ldr	x0, [sp, #104]
  450abc:	cmp	x0, #0x0
  450ac0:	b.eq	450d9c <ferror@plt+0x4cd8c>  // b.none
  450ac4:	ldr	x0, [sp, #96]
  450ac8:	cmp	x0, #0x0
  450acc:	b.ne	450a3c <ferror@plt+0x4ca2c>  // b.any
  450ad0:	b	450d9c <ferror@plt+0x4cd8c>
  450ad4:	ldr	x3, [sp, #56]
  450ad8:	ldr	x2, [sp, #48]
  450adc:	ldr	x1, [sp, #112]
  450ae0:	ldr	x0, [sp, #120]
  450ae4:	blr	x3
  450ae8:	cmp	w0, #0x0
  450aec:	b.gt	450b1c <ferror@plt+0x4cb0c>
  450af0:	ldr	x0, [sp, #120]
  450af4:	ldr	x1, [x0]
  450af8:	ldr	x0, [sp, #88]
  450afc:	str	x1, [x0]
  450b00:	ldr	x0, [sp, #120]
  450b04:	add	x0, x0, #0x8
  450b08:	str	x0, [sp, #120]
  450b0c:	ldr	x0, [sp, #104]
  450b10:	sub	x0, x0, #0x1
  450b14:	str	x0, [sp, #104]
  450b18:	b	450b44 <ferror@plt+0x4cb34>
  450b1c:	ldr	x0, [sp, #112]
  450b20:	ldr	x1, [x0]
  450b24:	ldr	x0, [sp, #88]
  450b28:	str	x1, [x0]
  450b2c:	ldr	x0, [sp, #112]
  450b30:	add	x0, x0, #0x8
  450b34:	str	x0, [sp, #112]
  450b38:	ldr	x0, [sp, #96]
  450b3c:	sub	x0, x0, #0x1
  450b40:	str	x0, [sp, #96]
  450b44:	ldr	x0, [sp, #88]
  450b48:	add	x0, x0, #0x8
  450b4c:	str	x0, [sp, #88]
  450b50:	ldr	x0, [sp, #104]
  450b54:	cmp	x0, #0x0
  450b58:	b.eq	450da4 <ferror@plt+0x4cd94>  // b.none
  450b5c:	ldr	x0, [sp, #96]
  450b60:	cmp	x0, #0x0
  450b64:	b.ne	450ad4 <ferror@plt+0x4cac4>  // b.any
  450b68:	b	450da4 <ferror@plt+0x4cd94>
  450b6c:	ldr	x0, [sp, #88]
  450b70:	str	x0, [sp, #80]
  450b74:	ldr	x1, [sp, #88]
  450b78:	ldr	x0, [sp, #64]
  450b7c:	add	x0, x1, x0
  450b80:	str	x0, [sp, #88]
  450b84:	ldr	x3, [sp, #56]
  450b88:	ldr	x2, [sp, #48]
  450b8c:	ldr	x1, [sp, #112]
  450b90:	ldr	x0, [sp, #120]
  450b94:	blr	x3
  450b98:	cmp	w0, #0x0
  450b9c:	b.gt	450bc8 <ferror@plt+0x4cbb8>
  450ba0:	ldr	x0, [sp, #120]
  450ba4:	str	x0, [sp, #72]
  450ba8:	ldr	x1, [sp, #120]
  450bac:	ldr	x0, [sp, #64]
  450bb0:	add	x0, x1, x0
  450bb4:	str	x0, [sp, #120]
  450bb8:	ldr	x0, [sp, #104]
  450bbc:	sub	x0, x0, #0x1
  450bc0:	str	x0, [sp, #104]
  450bc4:	b	450c10 <ferror@plt+0x4cc00>
  450bc8:	ldr	x0, [sp, #112]
  450bcc:	str	x0, [sp, #72]
  450bd0:	ldr	x1, [sp, #112]
  450bd4:	ldr	x0, [sp, #64]
  450bd8:	add	x0, x1, x0
  450bdc:	str	x0, [sp, #112]
  450be0:	ldr	x0, [sp, #96]
  450be4:	sub	x0, x0, #0x1
  450be8:	str	x0, [sp, #96]
  450bec:	b	450c10 <ferror@plt+0x4cc00>
  450bf0:	ldr	x1, [sp, #72]
  450bf4:	add	x0, x1, #0x8
  450bf8:	str	x0, [sp, #72]
  450bfc:	ldr	x0, [sp, #80]
  450c00:	add	x2, x0, #0x8
  450c04:	str	x2, [sp, #80]
  450c08:	ldr	x1, [x1]
  450c0c:	str	x1, [x0]
  450c10:	ldr	x1, [sp, #80]
  450c14:	ldr	x0, [sp, #88]
  450c18:	cmp	x1, x0
  450c1c:	b.cc	450bf0 <ferror@plt+0x4cbe0>  // b.lo, b.ul, b.last
  450c20:	ldr	x0, [sp, #104]
  450c24:	cmp	x0, #0x0
  450c28:	b.eq	450dac <ferror@plt+0x4cd9c>  // b.none
  450c2c:	ldr	x0, [sp, #96]
  450c30:	cmp	x0, #0x0
  450c34:	b.ne	450b6c <ferror@plt+0x4cb5c>  // b.any
  450c38:	b	450dac <ferror@plt+0x4cd9c>
  450c3c:	ldr	x0, [sp, #120]
  450c40:	ldr	x4, [x0]
  450c44:	ldr	x0, [sp, #112]
  450c48:	ldr	x0, [x0]
  450c4c:	ldr	x3, [sp, #56]
  450c50:	ldr	x2, [sp, #48]
  450c54:	mov	x1, x0
  450c58:	mov	x0, x4
  450c5c:	blr	x3
  450c60:	cmp	w0, #0x0
  450c64:	b.gt	450c94 <ferror@plt+0x4cc84>
  450c68:	ldr	x0, [sp, #120]
  450c6c:	ldr	x1, [x0]
  450c70:	ldr	x0, [sp, #88]
  450c74:	str	x1, [x0]
  450c78:	ldr	x0, [sp, #120]
  450c7c:	add	x0, x0, #0x8
  450c80:	str	x0, [sp, #120]
  450c84:	ldr	x0, [sp, #104]
  450c88:	sub	x0, x0, #0x1
  450c8c:	str	x0, [sp, #104]
  450c90:	b	450cbc <ferror@plt+0x4ccac>
  450c94:	ldr	x0, [sp, #112]
  450c98:	ldr	x1, [x0]
  450c9c:	ldr	x0, [sp, #88]
  450ca0:	str	x1, [x0]
  450ca4:	ldr	x0, [sp, #112]
  450ca8:	add	x0, x0, #0x8
  450cac:	str	x0, [sp, #112]
  450cb0:	ldr	x0, [sp, #96]
  450cb4:	sub	x0, x0, #0x1
  450cb8:	str	x0, [sp, #96]
  450cbc:	ldr	x0, [sp, #88]
  450cc0:	add	x0, x0, #0x8
  450cc4:	str	x0, [sp, #88]
  450cc8:	ldr	x0, [sp, #104]
  450ccc:	cmp	x0, #0x0
  450cd0:	b.eq	450db4 <ferror@plt+0x4cda4>  // b.none
  450cd4:	ldr	x0, [sp, #96]
  450cd8:	cmp	x0, #0x0
  450cdc:	b.ne	450c3c <ferror@plt+0x4cc2c>  // b.any
  450ce0:	b	450db4 <ferror@plt+0x4cda4>
  450ce4:	b	450d80 <ferror@plt+0x4cd70>
  450ce8:	ldr	x3, [sp, #56]
  450cec:	ldr	x2, [sp, #48]
  450cf0:	ldr	x1, [sp, #112]
  450cf4:	ldr	x0, [sp, #120]
  450cf8:	blr	x3
  450cfc:	cmp	w0, #0x0
  450d00:	b.gt	450d44 <ferror@plt+0x4cd34>
  450d04:	ldr	x2, [sp, #64]
  450d08:	ldr	x1, [sp, #120]
  450d0c:	ldr	x0, [sp, #88]
  450d10:	bl	4034c0 <memcpy@plt>
  450d14:	ldr	x1, [sp, #88]
  450d18:	ldr	x0, [sp, #64]
  450d1c:	add	x0, x1, x0
  450d20:	str	x0, [sp, #88]
  450d24:	ldr	x1, [sp, #120]
  450d28:	ldr	x0, [sp, #64]
  450d2c:	add	x0, x1, x0
  450d30:	str	x0, [sp, #120]
  450d34:	ldr	x0, [sp, #104]
  450d38:	sub	x0, x0, #0x1
  450d3c:	str	x0, [sp, #104]
  450d40:	b	450d80 <ferror@plt+0x4cd70>
  450d44:	ldr	x2, [sp, #64]
  450d48:	ldr	x1, [sp, #112]
  450d4c:	ldr	x0, [sp, #88]
  450d50:	bl	4034c0 <memcpy@plt>
  450d54:	ldr	x1, [sp, #88]
  450d58:	ldr	x0, [sp, #64]
  450d5c:	add	x0, x1, x0
  450d60:	str	x0, [sp, #88]
  450d64:	ldr	x1, [sp, #112]
  450d68:	ldr	x0, [sp, #64]
  450d6c:	add	x0, x1, x0
  450d70:	str	x0, [sp, #112]
  450d74:	ldr	x0, [sp, #96]
  450d78:	sub	x0, x0, #0x1
  450d7c:	str	x0, [sp, #96]
  450d80:	ldr	x0, [sp, #104]
  450d84:	cmp	x0, #0x0
  450d88:	b.eq	450dbc <ferror@plt+0x4cdac>  // b.none
  450d8c:	ldr	x0, [sp, #96]
  450d90:	cmp	x0, #0x0
  450d94:	b.ne	450ce8 <ferror@plt+0x4ccd8>  // b.any
  450d98:	b	450dbc <ferror@plt+0x4cdac>
  450d9c:	nop
  450da0:	b	450dc0 <ferror@plt+0x4cdb0>
  450da4:	nop
  450da8:	b	450dc0 <ferror@plt+0x4cdb0>
  450dac:	nop
  450db0:	b	450dc0 <ferror@plt+0x4cdb0>
  450db4:	nop
  450db8:	b	450dc0 <ferror@plt+0x4cdb0>
  450dbc:	nop
  450dc0:	ldr	x0, [sp, #104]
  450dc4:	cmp	x0, #0x0
  450dc8:	b.eq	450de8 <ferror@plt+0x4cdd8>  // b.none
  450dcc:	ldr	x1, [sp, #104]
  450dd0:	ldr	x0, [sp, #64]
  450dd4:	mul	x0, x1, x0
  450dd8:	mov	x2, x0
  450ddc:	ldr	x1, [sp, #120]
  450de0:	ldr	x0, [sp, #88]
  450de4:	bl	4034c0 <memcpy@plt>
  450de8:	ldr	x0, [sp, #40]
  450dec:	ldr	x3, [x0, #32]
  450df0:	ldr	x1, [sp, #24]
  450df4:	ldr	x0, [sp, #96]
  450df8:	sub	x1, x1, x0
  450dfc:	ldr	x0, [sp, #64]
  450e00:	mul	x0, x1, x0
  450e04:	mov	x2, x0
  450e08:	mov	x1, x3
  450e0c:	ldr	x0, [sp, #32]
  450e10:	bl	4034c0 <memcpy@plt>
  450e14:	b	450e1c <ferror@plt+0x4ce0c>
  450e18:	nop
  450e1c:	ldp	x29, x30, [sp], #128
  450e20:	ret
  450e24:	stp	x29, x30, [sp, #-192]!
  450e28:	mov	x29, sp
  450e2c:	str	x0, [x29, #56]
  450e30:	str	x1, [x29, #48]
  450e34:	str	x2, [x29, #40]
  450e38:	str	x3, [x29, #32]
  450e3c:	str	x4, [x29, #24]
  450e40:	ldr	x1, [x29, #48]
  450e44:	ldr	x0, [x29, #40]
  450e48:	mul	x0, x1, x0
  450e4c:	str	x0, [x29, #184]
  450e50:	str	xzr, [x29, #176]
  450e54:	ldr	x0, [x29, #40]
  450e58:	cmp	x0, #0x20
  450e5c:	b.ls	450e74 <ferror@plt+0x4ce64>  // b.plast
  450e60:	ldr	x0, [x29, #48]
  450e64:	lsl	x0, x0, #4
  450e68:	ldr	x1, [x29, #40]
  450e6c:	add	x0, x1, x0
  450e70:	str	x0, [x29, #184]
  450e74:	ldr	x0, [x29, #184]
  450e78:	cmp	x0, #0x3ff
  450e7c:	b.hi	450eac <ferror@plt+0x4ce9c>  // b.pmore
  450e80:	ldr	x0, [x29, #184]
  450e84:	add	x0, x0, #0xf
  450e88:	lsr	x0, x0, #4
  450e8c:	lsl	x0, x0, #4
  450e90:	sub	sp, sp, x0
  450e94:	mov	x0, sp
  450e98:	add	x0, x0, #0xf
  450e9c:	lsr	x0, x0, #4
  450ea0:	lsl	x0, x0, #4
  450ea4:	str	x0, [x29, #96]
  450ea8:	b	450ec0 <ferror@plt+0x4ceb0>
  450eac:	ldr	x0, [x29, #184]
  450eb0:	bl	41844c <ferror@plt+0x1443c>
  450eb4:	str	x0, [x29, #176]
  450eb8:	ldr	x0, [x29, #176]
  450ebc:	str	x0, [x29, #96]
  450ec0:	ldr	x0, [x29, #40]
  450ec4:	str	x0, [x29, #64]
  450ec8:	mov	x0, #0x4                   	// #4
  450ecc:	str	x0, [x29, #72]
  450ed0:	ldr	x0, [x29, #32]
  450ed4:	str	x0, [x29, #80]
  450ed8:	ldr	x0, [x29, #24]
  450edc:	str	x0, [x29, #88]
  450ee0:	ldr	x0, [x29, #40]
  450ee4:	cmp	x0, #0x20
  450ee8:	b.ls	4510b4 <ferror@plt+0x4d0a4>  // b.plast
  450eec:	ldr	x0, [x29, #56]
  450ef0:	str	x0, [x29, #168]
  450ef4:	ldr	x1, [x29, #96]
  450ef8:	ldr	x0, [x29, #48]
  450efc:	lsl	x0, x0, #3
  450f00:	add	x0, x1, x0
  450f04:	str	x0, [x29, #120]
  450f08:	ldr	x0, [x29, #120]
  450f0c:	str	x0, [x29, #160]
  450f10:	ldr	x0, [x29, #48]
  450f14:	lsl	x0, x0, #3
  450f18:	ldr	x1, [x29, #120]
  450f1c:	add	x0, x1, x0
  450f20:	str	x0, [x29, #112]
  450f24:	b	450f4c <ferror@plt+0x4cf3c>
  450f28:	ldr	x0, [x29, #160]
  450f2c:	add	x1, x0, #0x8
  450f30:	str	x1, [x29, #160]
  450f34:	ldr	x1, [x29, #168]
  450f38:	str	x1, [x0]
  450f3c:	ldr	x1, [x29, #168]
  450f40:	ldr	x0, [x29, #40]
  450f44:	add	x0, x1, x0
  450f48:	str	x0, [x29, #168]
  450f4c:	ldr	x1, [x29, #160]
  450f50:	ldr	x0, [x29, #112]
  450f54:	cmp	x1, x0
  450f58:	b.cc	450f28 <ferror@plt+0x4cf18>  // b.lo, b.ul, b.last
  450f5c:	mov	x0, #0x8                   	// #8
  450f60:	str	x0, [x29, #64]
  450f64:	mov	x0, #0x3                   	// #3
  450f68:	str	x0, [x29, #72]
  450f6c:	ldr	x1, [x29, #96]
  450f70:	ldr	x0, [x29, #48]
  450f74:	lsl	x0, x0, #3
  450f78:	add	x1, x1, x0
  450f7c:	add	x0, x29, #0x40
  450f80:	ldr	x2, [x29, #48]
  450f84:	bl	450950 <ferror@plt+0x4c940>
  450f88:	str	xzr, [x29, #144]
  450f8c:	ldr	x0, [x29, #56]
  450f90:	str	x0, [x29, #168]
  450f94:	b	4510a0 <ferror@plt+0x4d090>
  450f98:	ldr	x0, [x29, #144]
  450f9c:	lsl	x0, x0, #3
  450fa0:	ldr	x1, [x29, #120]
  450fa4:	add	x0, x1, x0
  450fa8:	ldr	x0, [x0]
  450fac:	str	x0, [x29, #152]
  450fb0:	ldr	x1, [x29, #152]
  450fb4:	ldr	x0, [x29, #168]
  450fb8:	cmp	x1, x0
  450fbc:	b.eq	451084 <ferror@plt+0x4d074>  // b.none
  450fc0:	ldr	x0, [x29, #144]
  450fc4:	str	x0, [x29, #136]
  450fc8:	ldr	x0, [x29, #168]
  450fcc:	str	x0, [x29, #128]
  450fd0:	ldr	x2, [x29, #40]
  450fd4:	ldr	x1, [x29, #168]
  450fd8:	ldr	x0, [x29, #112]
  450fdc:	bl	4034c0 <memcpy@plt>
  450fe0:	ldr	x1, [x29, #152]
  450fe4:	ldr	x0, [x29, #56]
  450fe8:	sub	x0, x1, x0
  450fec:	mov	x1, x0
  450ff0:	ldr	x0, [x29, #40]
  450ff4:	udiv	x0, x1, x0
  450ff8:	str	x0, [x29, #104]
  450ffc:	ldr	x0, [x29, #136]
  451000:	lsl	x0, x0, #3
  451004:	ldr	x1, [x29, #120]
  451008:	add	x0, x1, x0
  45100c:	ldr	x1, [x29, #128]
  451010:	str	x1, [x0]
  451014:	ldr	x2, [x29, #40]
  451018:	ldr	x1, [x29, #152]
  45101c:	ldr	x0, [x29, #128]
  451020:	bl	4034c0 <memcpy@plt>
  451024:	ldr	x0, [x29, #104]
  451028:	str	x0, [x29, #136]
  45102c:	ldr	x0, [x29, #152]
  451030:	str	x0, [x29, #128]
  451034:	ldr	x0, [x29, #104]
  451038:	lsl	x0, x0, #3
  45103c:	ldr	x1, [x29, #120]
  451040:	add	x0, x1, x0
  451044:	ldr	x0, [x0]
  451048:	str	x0, [x29, #152]
  45104c:	ldr	x1, [x29, #152]
  451050:	ldr	x0, [x29, #168]
  451054:	cmp	x1, x0
  451058:	b.ne	450fe0 <ferror@plt+0x4cfd0>  // b.any
  45105c:	ldr	x0, [x29, #136]
  451060:	lsl	x0, x0, #3
  451064:	ldr	x1, [x29, #120]
  451068:	add	x0, x1, x0
  45106c:	ldr	x1, [x29, #128]
  451070:	str	x1, [x0]
  451074:	ldr	x2, [x29, #40]
  451078:	ldr	x1, [x29, #112]
  45107c:	ldr	x0, [x29, #128]
  451080:	bl	4034c0 <memcpy@plt>
  451084:	ldr	x0, [x29, #144]
  451088:	add	x0, x0, #0x1
  45108c:	str	x0, [x29, #144]
  451090:	ldr	x1, [x29, #168]
  451094:	ldr	x0, [x29, #40]
  451098:	add	x0, x1, x0
  45109c:	str	x0, [x29, #168]
  4510a0:	ldr	x1, [x29, #144]
  4510a4:	ldr	x0, [x29, #48]
  4510a8:	cmp	x1, x0
  4510ac:	b.cc	450f98 <ferror@plt+0x4cf88>  // b.lo, b.ul, b.last
  4510b0:	b	451148 <ferror@plt+0x4d138>
  4510b4:	ldr	x0, [x29, #40]
  4510b8:	and	x0, x0, #0x3
  4510bc:	cmp	x0, #0x0
  4510c0:	b.ne	451138 <ferror@plt+0x4d128>  // b.any
  4510c4:	ldr	x0, [x29, #56]
  4510c8:	and	x0, x0, #0x3
  4510cc:	cmp	x0, #0x0
  4510d0:	b.ne	451138 <ferror@plt+0x4d128>  // b.any
  4510d4:	ldr	x0, [x29, #40]
  4510d8:	cmp	x0, #0x4
  4510dc:	b.ne	4510e8 <ferror@plt+0x4d0d8>  // b.any
  4510e0:	str	xzr, [x29, #72]
  4510e4:	b	451138 <ferror@plt+0x4d128>
  4510e8:	ldr	x0, [x29, #40]
  4510ec:	cmp	x0, #0x8
  4510f0:	b.ne	451110 <ferror@plt+0x4d100>  // b.any
  4510f4:	ldr	x0, [x29, #56]
  4510f8:	and	x0, x0, #0x7
  4510fc:	cmp	x0, #0x0
  451100:	b.ne	451110 <ferror@plt+0x4d100>  // b.any
  451104:	mov	x0, #0x1                   	// #1
  451108:	str	x0, [x29, #72]
  45110c:	b	451138 <ferror@plt+0x4d128>
  451110:	ldr	x0, [x29, #40]
  451114:	and	x0, x0, #0x7
  451118:	cmp	x0, #0x0
  45111c:	b.ne	451138 <ferror@plt+0x4d128>  // b.any
  451120:	ldr	x0, [x29, #56]
  451124:	and	x0, x0, #0x7
  451128:	cmp	x0, #0x0
  45112c:	b.ne	451138 <ferror@plt+0x4d128>  // b.any
  451130:	mov	x0, #0x2                   	// #2
  451134:	str	x0, [x29, #72]
  451138:	add	x0, x29, #0x40
  45113c:	ldr	x2, [x29, #48]
  451140:	ldr	x1, [x29, #56]
  451144:	bl	450950 <ferror@plt+0x4c940>
  451148:	ldr	x0, [x29, #176]
  45114c:	bl	4185e0 <ferror@plt+0x145d0>
  451150:	nop
  451154:	mov	sp, x29
  451158:	ldp	x29, x30, [sp], #192
  45115c:	ret
  451160:	stp	x29, x30, [sp, #-64]!
  451164:	mov	x29, sp
  451168:	str	x0, [sp, #56]
  45116c:	str	w1, [sp, #52]
  451170:	str	x2, [sp, #40]
  451174:	str	x3, [sp, #32]
  451178:	str	x4, [sp, #24]
  45117c:	ldrsw	x0, [sp, #52]
  451180:	ldr	x4, [sp, #24]
  451184:	ldr	x3, [sp, #32]
  451188:	ldr	x2, [sp, #40]
  45118c:	mov	x1, x0
  451190:	ldr	x0, [sp, #56]
  451194:	bl	450e24 <ferror@plt+0x4ce14>
  451198:	nop
  45119c:	ldp	x29, x30, [sp], #64
  4511a0:	ret
  4511a4:	stp	x29, x30, [sp, #-240]!
  4511a8:	mov	x29, sp
  4511ac:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  4511b0:	add	x0, x0, #0x40
  4511b4:	ldr	x0, [x0]
  4511b8:	str	x0, [sp, #232]
  4511bc:	ldr	x0, [sp, #232]
  4511c0:	cmp	x0, #0x0
  4511c4:	b.ne	45155c <ferror@plt+0x4d54c>  // b.any
  4511c8:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4511cc:	add	x0, x0, #0x908
  4511d0:	str	x0, [sp, #200]
  4511d4:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4511d8:	add	x0, x0, #0x918
  4511dc:	bl	403f10 <getenv@plt>
  4511e0:	str	x0, [sp, #224]
  4511e4:	ldr	x0, [sp, #224]
  4511e8:	cmp	x0, #0x0
  4511ec:	b.eq	451200 <ferror@plt+0x4d1f0>  // b.none
  4511f0:	ldr	x0, [sp, #224]
  4511f4:	ldrb	w0, [x0]
  4511f8:	cmp	w0, #0x0
  4511fc:	b.ne	45120c <ferror@plt+0x4d1fc>  // b.any
  451200:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  451204:	add	x0, x0, #0x928
  451208:	str	x0, [sp, #224]
  45120c:	ldr	x0, [sp, #224]
  451210:	bl	403530 <strlen@plt>
  451214:	str	x0, [sp, #192]
  451218:	ldr	x0, [sp, #200]
  45121c:	bl	403530 <strlen@plt>
  451220:	str	x0, [sp, #184]
  451224:	ldr	x0, [sp, #192]
  451228:	cmp	x0, #0x0
  45122c:	b.eq	451254 <ferror@plt+0x4d244>  // b.none
  451230:	ldr	x0, [sp, #192]
  451234:	sub	x0, x0, #0x1
  451238:	ldr	x1, [sp, #224]
  45123c:	add	x0, x1, x0
  451240:	ldrb	w0, [x0]
  451244:	cmp	w0, #0x2f
  451248:	b.eq	451254 <ferror@plt+0x4d244>  // b.none
  45124c:	mov	w0, #0x1                   	// #1
  451250:	b	451258 <ferror@plt+0x4d248>
  451254:	mov	w0, #0x0                   	// #0
  451258:	str	w0, [sp, #180]
  45125c:	ldrsw	x1, [sp, #180]
  451260:	ldr	x0, [sp, #192]
  451264:	add	x1, x1, x0
  451268:	ldr	x0, [sp, #184]
  45126c:	add	x0, x1, x0
  451270:	add	x0, x0, #0x1
  451274:	bl	4037e0 <malloc@plt>
  451278:	str	x0, [sp, #168]
  45127c:	ldr	x0, [sp, #168]
  451280:	cmp	x0, #0x0
  451284:	b.eq	4512e4 <ferror@plt+0x4d2d4>  // b.none
  451288:	ldr	x2, [sp, #192]
  45128c:	ldr	x1, [sp, #224]
  451290:	ldr	x0, [sp, #168]
  451294:	bl	4034c0 <memcpy@plt>
  451298:	ldr	w0, [sp, #180]
  45129c:	cmp	w0, #0x0
  4512a0:	b.eq	4512b8 <ferror@plt+0x4d2a8>  // b.none
  4512a4:	ldr	x1, [sp, #168]
  4512a8:	ldr	x0, [sp, #192]
  4512ac:	add	x0, x1, x0
  4512b0:	mov	w1, #0x2f                  	// #47
  4512b4:	strb	w1, [x0]
  4512b8:	ldrsw	x1, [sp, #180]
  4512bc:	ldr	x0, [sp, #192]
  4512c0:	add	x0, x1, x0
  4512c4:	ldr	x1, [sp, #168]
  4512c8:	add	x3, x1, x0
  4512cc:	ldr	x0, [sp, #184]
  4512d0:	add	x0, x0, #0x1
  4512d4:	mov	x2, x0
  4512d8:	ldr	x1, [sp, #200]
  4512dc:	mov	x0, x3
  4512e0:	bl	4034c0 <memcpy@plt>
  4512e4:	ldr	x0, [sp, #168]
  4512e8:	cmp	x0, #0x0
  4512ec:	b.eq	451310 <ferror@plt+0x4d300>  // b.none
  4512f0:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4512f4:	add	x1, x0, #0x938
  4512f8:	ldr	x0, [sp, #168]
  4512fc:	bl	4037d0 <fopen@plt>
  451300:	str	x0, [sp, #160]
  451304:	ldr	x0, [sp, #160]
  451308:	cmp	x0, #0x0
  45130c:	b.ne	451320 <ferror@plt+0x4d310>  // b.any
  451310:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  451314:	add	x0, x0, #0x940
  451318:	str	x0, [sp, #232]
  45131c:	b	451538 <ferror@plt+0x4d528>
  451320:	str	xzr, [sp, #216]
  451324:	str	xzr, [sp, #208]
  451328:	ldr	x0, [sp, #160]
  45132c:	bl	4039e0 <getc@plt>
  451330:	str	w0, [sp, #156]
  451334:	ldr	w0, [sp, #156]
  451338:	cmn	w0, #0x1
  45133c:	b.eq	4514d4 <ferror@plt+0x4d4c4>  // b.none
  451340:	ldr	w0, [sp, #156]
  451344:	cmp	w0, #0xa
  451348:	b.eq	451500 <ferror@plt+0x4d4f0>  // b.none
  45134c:	ldr	w0, [sp, #156]
  451350:	cmp	w0, #0x20
  451354:	b.eq	451500 <ferror@plt+0x4d4f0>  // b.none
  451358:	ldr	w0, [sp, #156]
  45135c:	cmp	w0, #0x9
  451360:	b.eq	451500 <ferror@plt+0x4d4f0>  // b.none
  451364:	ldr	w0, [sp, #156]
  451368:	cmp	w0, #0x23
  45136c:	b.ne	4513a4 <ferror@plt+0x4d394>  // b.any
  451370:	ldr	x0, [sp, #160]
  451374:	bl	4039e0 <getc@plt>
  451378:	str	w0, [sp, #156]
  45137c:	ldr	w0, [sp, #156]
  451380:	cmn	w0, #0x1
  451384:	b.eq	451394 <ferror@plt+0x4d384>  // b.none
  451388:	ldr	w0, [sp, #156]
  45138c:	cmp	w0, #0xa
  451390:	b.ne	451370 <ferror@plt+0x4d360>  // b.any
  451394:	ldr	w0, [sp, #156]
  451398:	cmn	w0, #0x1
  45139c:	b.ne	451508 <ferror@plt+0x4d4f8>  // b.any
  4513a0:	b	4514e8 <ferror@plt+0x4d4d8>
  4513a4:	ldr	x1, [sp, #160]
  4513a8:	ldr	w0, [sp, #156]
  4513ac:	bl	403c00 <ungetc@plt>
  4513b0:	add	x1, sp, #0x48
  4513b4:	add	x0, sp, #0x10
  4513b8:	mov	x3, x1
  4513bc:	mov	x2, x0
  4513c0:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4513c4:	add	x1, x0, #0x948
  4513c8:	ldr	x0, [sp, #160]
  4513cc:	bl	403850 <__isoc99_fscanf@plt>
  4513d0:	cmp	w0, #0x1
  4513d4:	b.le	4514dc <ferror@plt+0x4d4cc>
  4513d8:	add	x0, sp, #0x10
  4513dc:	bl	403530 <strlen@plt>
  4513e0:	str	x0, [sp, #144]
  4513e4:	add	x0, sp, #0x48
  4513e8:	bl	403530 <strlen@plt>
  4513ec:	str	x0, [sp, #136]
  4513f0:	ldr	x0, [sp, #216]
  4513f4:	str	x0, [sp, #128]
  4513f8:	ldr	x0, [sp, #208]
  4513fc:	cmp	x0, #0x0
  451400:	b.ne	45142c <ferror@plt+0x4d41c>  // b.any
  451404:	ldr	x1, [sp, #144]
  451408:	ldr	x0, [sp, #136]
  45140c:	add	x0, x1, x0
  451410:	add	x0, x0, #0x2
  451414:	str	x0, [sp, #208]
  451418:	ldr	x0, [sp, #208]
  45141c:	add	x0, x0, #0x1
  451420:	bl	4037e0 <malloc@plt>
  451424:	str	x0, [sp, #216]
  451428:	b	451460 <ferror@plt+0x4d450>
  45142c:	ldr	x1, [sp, #144]
  451430:	ldr	x0, [sp, #136]
  451434:	add	x1, x1, x0
  451438:	ldr	x0, [sp, #208]
  45143c:	add	x0, x1, x0
  451440:	add	x0, x0, #0x2
  451444:	str	x0, [sp, #208]
  451448:	ldr	x0, [sp, #208]
  45144c:	add	x0, x0, #0x1
  451450:	mov	x1, x0
  451454:	ldr	x0, [sp, #216]
  451458:	bl	4039d0 <realloc@plt>
  45145c:	str	x0, [sp, #216]
  451460:	ldr	x0, [sp, #216]
  451464:	cmp	x0, #0x0
  451468:	b.ne	451488 <ferror@plt+0x4d478>  // b.any
  45146c:	str	xzr, [sp, #208]
  451470:	ldr	x0, [sp, #128]
  451474:	cmp	x0, #0x0
  451478:	b.eq	4514e4 <ferror@plt+0x4d4d4>  // b.none
  45147c:	ldr	x0, [sp, #128]
  451480:	bl	403bf0 <free@plt>
  451484:	b	4514e4 <ferror@plt+0x4d4d4>
  451488:	ldr	x1, [sp, #208]
  45148c:	ldr	x0, [sp, #136]
  451490:	sub	x1, x1, x0
  451494:	ldr	x0, [sp, #144]
  451498:	sub	x0, x1, x0
  45149c:	sub	x0, x0, #0x2
  4514a0:	ldr	x1, [sp, #216]
  4514a4:	add	x0, x1, x0
  4514a8:	add	x1, sp, #0x10
  4514ac:	bl	403d30 <strcpy@plt>
  4514b0:	ldr	x1, [sp, #208]
  4514b4:	ldr	x0, [sp, #136]
  4514b8:	sub	x0, x1, x0
  4514bc:	sub	x0, x0, #0x1
  4514c0:	ldr	x1, [sp, #216]
  4514c4:	add	x0, x1, x0
  4514c8:	add	x1, sp, #0x48
  4514cc:	bl	403d30 <strcpy@plt>
  4514d0:	b	451328 <ferror@plt+0x4d318>
  4514d4:	nop
  4514d8:	b	4514e8 <ferror@plt+0x4d4d8>
  4514dc:	nop
  4514e0:	b	4514e8 <ferror@plt+0x4d4d8>
  4514e4:	nop
  4514e8:	ldr	x0, [sp, #160]
  4514ec:	bl	403790 <fclose@plt>
  4514f0:	ldr	x0, [sp, #208]
  4514f4:	cmp	x0, #0x0
  4514f8:	b.eq	451510 <ferror@plt+0x4d500>  // b.none
  4514fc:	b	451520 <ferror@plt+0x4d510>
  451500:	nop
  451504:	b	451328 <ferror@plt+0x4d318>
  451508:	nop
  45150c:	b	451328 <ferror@plt+0x4d318>
  451510:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  451514:	add	x0, x0, #0x940
  451518:	str	x0, [sp, #232]
  45151c:	b	451538 <ferror@plt+0x4d528>
  451520:	ldr	x1, [sp, #216]
  451524:	ldr	x0, [sp, #208]
  451528:	add	x0, x1, x0
  45152c:	strb	wzr, [x0]
  451530:	ldr	x0, [sp, #216]
  451534:	str	x0, [sp, #232]
  451538:	ldr	x0, [sp, #168]
  45153c:	cmp	x0, #0x0
  451540:	b.eq	45154c <ferror@plt+0x4d53c>  // b.none
  451544:	ldr	x0, [sp, #168]
  451548:	bl	403bf0 <free@plt>
  45154c:	adrp	x0, 4b0000 <__environ@@GLIBC_2.17+0x6b8>
  451550:	add	x0, x0, #0x40
  451554:	ldr	x1, [sp, #232]
  451558:	str	x1, [x0]
  45155c:	ldr	x0, [sp, #232]
  451560:	ldp	x29, x30, [sp], #240
  451564:	ret
  451568:	stp	x29, x30, [sp, #-32]!
  45156c:	mov	x29, sp
  451570:	mov	w0, #0xe                   	// #14
  451574:	bl	4037c0 <nl_langinfo@plt>
  451578:	str	x0, [sp, #24]
  45157c:	ldr	x0, [sp, #24]
  451580:	ldp	x29, x30, [sp], #32
  451584:	ret
  451588:	stp	x29, x30, [sp, #-48]!
  45158c:	mov	x29, sp
  451590:	str	x0, [sp, #24]
  451594:	ldr	x0, [sp, #24]
  451598:	cmp	x0, #0x0
  45159c:	b.ne	4515ac <ferror@plt+0x4d59c>  // b.any
  4515a0:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  4515a4:	add	x0, x0, #0x940
  4515a8:	str	x0, [sp, #24]
  4515ac:	bl	4511a4 <ferror@plt+0x4d194>
  4515b0:	str	x0, [sp, #40]
  4515b4:	b	45163c <ferror@plt+0x4d62c>
  4515b8:	ldr	x1, [sp, #40]
  4515bc:	ldr	x0, [sp, #24]
  4515c0:	bl	403b30 <strcmp@plt>
  4515c4:	cmp	w0, #0x0
  4515c8:	b.eq	4515f0 <ferror@plt+0x4d5e0>  // b.none
  4515cc:	ldr	x0, [sp, #40]
  4515d0:	ldrb	w0, [x0]
  4515d4:	cmp	w0, #0x2a
  4515d8:	b.ne	45160c <ferror@plt+0x4d5fc>  // b.any
  4515dc:	ldr	x0, [sp, #40]
  4515e0:	add	x0, x0, #0x1
  4515e4:	ldrb	w0, [x0]
  4515e8:	cmp	w0, #0x0
  4515ec:	b.ne	45160c <ferror@plt+0x4d5fc>  // b.any
  4515f0:	ldr	x0, [sp, #40]
  4515f4:	bl	403530 <strlen@plt>
  4515f8:	add	x0, x0, #0x1
  4515fc:	ldr	x1, [sp, #40]
  451600:	add	x0, x1, x0
  451604:	str	x0, [sp, #24]
  451608:	b	45164c <ferror@plt+0x4d63c>
  45160c:	ldr	x0, [sp, #40]
  451610:	bl	403530 <strlen@plt>
  451614:	add	x0, x0, #0x1
  451618:	ldr	x1, [sp, #40]
  45161c:	add	x0, x1, x0
  451620:	str	x0, [sp, #40]
  451624:	ldr	x0, [sp, #40]
  451628:	bl	403530 <strlen@plt>
  45162c:	add	x0, x0, #0x1
  451630:	ldr	x1, [sp, #40]
  451634:	add	x0, x1, x0
  451638:	str	x0, [sp, #40]
  45163c:	ldr	x0, [sp, #40]
  451640:	ldrb	w0, [x0]
  451644:	cmp	w0, #0x0
  451648:	b.ne	4515b8 <ferror@plt+0x4d5a8>  // b.any
  45164c:	ldr	x0, [sp, #24]
  451650:	ldrb	w0, [x0]
  451654:	cmp	w0, #0x0
  451658:	b.ne	451668 <ferror@plt+0x4d658>  // b.any
  45165c:	adrp	x0, 492000 <ferror@plt+0x8dff0>
  451660:	add	x0, x0, #0x958
  451664:	str	x0, [sp, #24]
  451668:	ldr	x0, [sp, #24]
  45166c:	ldp	x29, x30, [sp], #48
  451670:	ret
  451674:	stp	x29, x30, [sp, #-176]!
  451678:	mov	x29, sp
  45167c:	str	q0, [sp, #32]
  451680:	str	q1, [sp, #16]
  451684:	str	wzr, [sp, #160]
  451688:	str	xzr, [sp, #152]
  45168c:	mrs	x0, fpcr
  451690:	str	x0, [sp, #152]
  451694:	ldr	q0, [sp, #32]
  451698:	str	q0, [sp, #64]
  45169c:	ldr	x0, [sp, #64]
  4516a0:	str	x0, [sp, #144]
  4516a4:	ldr	x0, [sp, #72]
  4516a8:	ubfx	x0, x0, #0, #48
  4516ac:	str	x0, [sp, #136]
  4516b0:	ldrh	w0, [sp, #78]
  4516b4:	ubfx	x0, x0, #0, #15
  4516b8:	and	w0, w0, #0xffff
  4516bc:	and	x0, x0, #0xffff
  4516c0:	str	x0, [sp, #128]
  4516c4:	ldrb	w0, [sp, #79]
  4516c8:	ubfx	x0, x0, #7, #1
  4516cc:	and	w0, w0, #0xff
  4516d0:	and	x0, x0, #0xff
  4516d4:	str	x0, [sp, #120]
  4516d8:	ldr	q0, [sp, #16]
  4516dc:	str	q0, [sp, #48]
  4516e0:	ldr	x0, [sp, #48]
  4516e4:	str	x0, [sp, #112]
  4516e8:	ldr	x0, [sp, #56]
  4516ec:	ubfx	x0, x0, #0, #48
  4516f0:	str	x0, [sp, #104]
  4516f4:	ldrh	w0, [sp, #62]
  4516f8:	ubfx	x0, x0, #0, #15
  4516fc:	and	w0, w0, #0xffff
  451700:	and	x0, x0, #0xffff
  451704:	str	x0, [sp, #96]
  451708:	ldrb	w0, [sp, #63]
  45170c:	ubfx	x0, x0, #7, #1
  451710:	and	w0, w0, #0xff
  451714:	and	x0, x0, #0xff
  451718:	str	x0, [sp, #88]
  45171c:	ldr	x1, [sp, #128]
  451720:	mov	x0, #0x7fff                	// #32767
  451724:	cmp	x1, x0
  451728:	b.ne	451740 <ferror@plt+0x4d730>  // b.any
  45172c:	ldr	x1, [sp, #136]
  451730:	ldr	x0, [sp, #144]
  451734:	orr	x0, x1, x0
  451738:	cmp	x0, #0x0
  45173c:	b.ne	451764 <ferror@plt+0x4d754>  // b.any
  451740:	ldr	x1, [sp, #96]
  451744:	mov	x0, #0x7fff                	// #32767
  451748:	cmp	x1, x0
  45174c:	b.ne	451814 <ferror@plt+0x4d804>  // b.any
  451750:	ldr	x1, [sp, #104]
  451754:	ldr	x0, [sp, #112]
  451758:	orr	x0, x1, x0
  45175c:	cmp	x0, #0x0
  451760:	b.eq	451814 <ferror@plt+0x4d804>  // b.none
  451764:	mov	w0, #0x1                   	// #1
  451768:	str	w0, [sp, #164]
  45176c:	str	wzr, [sp, #168]
  451770:	ldr	x1, [sp, #128]
  451774:	mov	x0, #0x7fff                	// #32767
  451778:	cmp	x1, x0
  45177c:	b.ne	4517ac <ferror@plt+0x4d79c>  // b.any
  451780:	ldr	x1, [sp, #136]
  451784:	ldr	x0, [sp, #144]
  451788:	orr	x0, x1, x0
  45178c:	cmp	x0, #0x0
  451790:	b.eq	4517ac <ferror@plt+0x4d79c>  // b.none
  451794:	ldr	x0, [sp, #136]
  451798:	and	x0, x0, #0x800000000000
  45179c:	cmp	x0, #0x0
  4517a0:	b.ne	4517ac <ferror@plt+0x4d79c>  // b.any
  4517a4:	mov	w0, #0x1                   	// #1
  4517a8:	str	w0, [sp, #168]
  4517ac:	ldr	w0, [sp, #168]
  4517b0:	cmp	w0, #0x0
  4517b4:	b.ne	451804 <ferror@plt+0x4d7f4>  // b.any
  4517b8:	str	wzr, [sp, #172]
  4517bc:	ldr	x1, [sp, #96]
  4517c0:	mov	x0, #0x7fff                	// #32767
  4517c4:	cmp	x1, x0
  4517c8:	b.ne	4517f8 <ferror@plt+0x4d7e8>  // b.any
  4517cc:	ldr	x1, [sp, #104]
  4517d0:	ldr	x0, [sp, #112]
  4517d4:	orr	x0, x1, x0
  4517d8:	cmp	x0, #0x0
  4517dc:	b.eq	4517f8 <ferror@plt+0x4d7e8>  // b.none
  4517e0:	ldr	x0, [sp, #104]
  4517e4:	and	x0, x0, #0x800000000000
  4517e8:	cmp	x0, #0x0
  4517ec:	b.ne	4517f8 <ferror@plt+0x4d7e8>  // b.any
  4517f0:	mov	w0, #0x1                   	// #1
  4517f4:	str	w0, [sp, #172]
  4517f8:	ldr	w0, [sp, #172]
  4517fc:	cmp	w0, #0x0
  451800:	b.eq	451888 <ferror@plt+0x4d878>  // b.none
  451804:	ldr	w0, [sp, #160]
  451808:	orr	w0, w0, #0x1
  45180c:	str	w0, [sp, #160]
  451810:	b	451888 <ferror@plt+0x4d878>
  451814:	ldr	x1, [sp, #128]
  451818:	ldr	x0, [sp, #96]
  45181c:	cmp	x1, x0
  451820:	b.ne	451874 <ferror@plt+0x4d864>  // b.any
  451824:	ldr	x1, [sp, #136]
  451828:	ldr	x0, [sp, #104]
  45182c:	cmp	x1, x0
  451830:	b.ne	451874 <ferror@plt+0x4d864>  // b.any
  451834:	ldr	x1, [sp, #144]
  451838:	ldr	x0, [sp, #112]
  45183c:	cmp	x1, x0
  451840:	b.ne	451874 <ferror@plt+0x4d864>  // b.any
  451844:	ldr	x1, [sp, #120]
  451848:	ldr	x0, [sp, #88]
  45184c:	cmp	x1, x0
  451850:	b.eq	45187c <ferror@plt+0x4d86c>  // b.none
  451854:	ldr	x0, [sp, #128]
  451858:	cmp	x0, #0x0
  45185c:	b.ne	451874 <ferror@plt+0x4d864>  // b.any
  451860:	ldr	x1, [sp, #136]
  451864:	ldr	x0, [sp, #144]
  451868:	orr	x0, x1, x0
  45186c:	cmp	x0, #0x0
  451870:	b.eq	45187c <ferror@plt+0x4d86c>  // b.none
  451874:	mov	w0, #0x1                   	// #1
  451878:	b	451880 <ferror@plt+0x4d870>
  45187c:	mov	w0, #0x0                   	// #0
  451880:	str	w0, [sp, #164]
  451884:	b	45188c <ferror@plt+0x4d87c>
  451888:	nop
  45188c:	ldrsw	x0, [sp, #160]
  451890:	cmp	x0, #0x0
  451894:	b.eq	4518a0 <ferror@plt+0x4d890>  // b.none
  451898:	ldr	w0, [sp, #160]
  45189c:	bl	452b78 <ferror@plt+0x4eb68>
  4518a0:	ldr	w0, [sp, #164]
  4518a4:	ldp	x29, x30, [sp], #176
  4518a8:	ret
  4518ac:	sub	sp, sp, #0x60
  4518b0:	str	w0, [sp, #12]
  4518b4:	ldr	w0, [sp, #12]
  4518b8:	cmp	w0, #0x0
  4518bc:	b.eq	4519c4 <ferror@plt+0x4d9b4>  // b.none
  4518c0:	ldr	w0, [sp, #12]
  4518c4:	str	w0, [sp, #36]
  4518c8:	ldr	w0, [sp, #12]
  4518cc:	lsr	w0, w0, #31
  4518d0:	and	w0, w0, #0xff
  4518d4:	and	x0, x0, #0xff
  4518d8:	str	x0, [sp, #40]
  4518dc:	ldr	x0, [sp, #40]
  4518e0:	cmp	x0, #0x0
  4518e4:	b.eq	4518f4 <ferror@plt+0x4d8e4>  // b.none
  4518e8:	ldr	w0, [sp, #36]
  4518ec:	neg	w0, w0
  4518f0:	str	w0, [sp, #36]
  4518f4:	ldr	w0, [sp, #36]
  4518f8:	clz	x0, x0
  4518fc:	str	w0, [sp, #52]
  451900:	mov	w1, #0x403e                	// #16446
  451904:	ldr	w0, [sp, #52]
  451908:	sub	w0, w1, w0
  45190c:	sxtw	x0, w0
  451910:	str	x0, [sp, #56]
  451914:	ldr	w0, [sp, #36]
  451918:	str	x0, [sp, #64]
  45191c:	str	xzr, [sp, #72]
  451920:	mov	x1, #0x406f                	// #16495
  451924:	ldr	x0, [sp, #56]
  451928:	sub	x0, x1, x0
  45192c:	cmp	x0, #0x0
  451930:	b.le	4519d4 <ferror@plt+0x4d9c4>
  451934:	mov	x1, #0x406f                	// #16495
  451938:	ldr	x0, [sp, #56]
  45193c:	sub	x0, x1, x0
  451940:	cmp	x0, #0x3f
  451944:	b.gt	4519a0 <ferror@plt+0x4d990>
  451948:	ldr	x0, [sp, #56]
  45194c:	mov	w1, w0
  451950:	mov	w0, #0x406f                	// #16495
  451954:	sub	w0, w0, w1
  451958:	ldr	x1, [sp, #72]
  45195c:	lsl	x1, x1, x0
  451960:	ldr	x0, [sp, #56]
  451964:	mov	w2, w0
  451968:	mov	w0, #0xffffbfd1            	// #-16431
  45196c:	add	w0, w2, w0
  451970:	ldr	x2, [sp, #64]
  451974:	lsr	x0, x2, x0
  451978:	orr	x0, x1, x0
  45197c:	str	x0, [sp, #72]
  451980:	ldr	x0, [sp, #56]
  451984:	mov	w1, w0
  451988:	mov	w0, #0x406f                	// #16495
  45198c:	sub	w0, w0, w1
  451990:	ldr	x1, [sp, #64]
  451994:	lsl	x0, x1, x0
  451998:	str	x0, [sp, #64]
  45199c:	b	4519d4 <ferror@plt+0x4d9c4>
  4519a0:	ldr	x0, [sp, #56]
  4519a4:	mov	w1, w0
  4519a8:	mov	w0, #0x402f                	// #16431
  4519ac:	sub	w0, w0, w1
  4519b0:	ldr	x1, [sp, #64]
  4519b4:	lsl	x0, x1, x0
  4519b8:	str	x0, [sp, #72]
  4519bc:	str	xzr, [sp, #64]
  4519c0:	b	4519d4 <ferror@plt+0x4d9c4>
  4519c4:	str	xzr, [sp, #40]
  4519c8:	str	xzr, [sp, #56]
  4519cc:	str	xzr, [sp, #64]
  4519d0:	str	xzr, [sp, #72]
  4519d4:	ldr	x0, [sp, #64]
  4519d8:	str	x0, [sp, #16]
  4519dc:	ldr	x0, [sp, #72]
  4519e0:	and	x1, x0, #0xffffffffffff
  4519e4:	ldr	x0, [sp, #24]
  4519e8:	bfxil	x0, x1, #0, #48
  4519ec:	str	x0, [sp, #24]
  4519f0:	ldr	x0, [sp, #56]
  4519f4:	and	w0, w0, #0x7fff
  4519f8:	and	w1, w0, #0xffff
  4519fc:	ldrh	w0, [sp, #30]
  451a00:	bfxil	w0, w1, #0, #15
  451a04:	strh	w0, [sp, #30]
  451a08:	ldr	x0, [sp, #40]
  451a0c:	and	w0, w0, #0x1
  451a10:	and	w1, w0, #0xff
  451a14:	ldrb	w0, [sp, #31]
  451a18:	bfi	w0, w1, #7, #1
  451a1c:	strb	w0, [sp, #31]
  451a20:	ldr	q0, [sp, #16]
  451a24:	str	q0, [sp, #80]
  451a28:	ldr	q0, [sp, #80]
  451a2c:	add	sp, sp, #0x60
  451a30:	ret
  451a34:	sub	sp, sp, #0x60
  451a38:	str	w0, [sp, #12]
  451a3c:	ldr	w0, [sp, #12]
  451a40:	cmp	w0, #0x0
  451a44:	b.eq	451b3c <ferror@plt+0x4db2c>  // b.none
  451a48:	ldr	w0, [sp, #12]
  451a4c:	str	w0, [sp, #36]
  451a50:	str	xzr, [sp, #40]
  451a54:	ldr	x0, [sp, #40]
  451a58:	cmp	x0, #0x0
  451a5c:	b.eq	451a6c <ferror@plt+0x4da5c>  // b.none
  451a60:	ldr	w0, [sp, #36]
  451a64:	neg	w0, w0
  451a68:	str	w0, [sp, #36]
  451a6c:	ldr	w0, [sp, #36]
  451a70:	clz	x0, x0
  451a74:	str	w0, [sp, #52]
  451a78:	mov	w1, #0x403e                	// #16446
  451a7c:	ldr	w0, [sp, #52]
  451a80:	sub	w0, w1, w0
  451a84:	sxtw	x0, w0
  451a88:	str	x0, [sp, #56]
  451a8c:	ldr	w0, [sp, #36]
  451a90:	str	x0, [sp, #64]
  451a94:	str	xzr, [sp, #72]
  451a98:	mov	x1, #0x406f                	// #16495
  451a9c:	ldr	x0, [sp, #56]
  451aa0:	sub	x0, x1, x0
  451aa4:	cmp	x0, #0x0
  451aa8:	b.le	451b4c <ferror@plt+0x4db3c>
  451aac:	mov	x1, #0x406f                	// #16495
  451ab0:	ldr	x0, [sp, #56]
  451ab4:	sub	x0, x1, x0
  451ab8:	cmp	x0, #0x3f
  451abc:	b.gt	451b18 <ferror@plt+0x4db08>
  451ac0:	ldr	x0, [sp, #56]
  451ac4:	mov	w1, w0
  451ac8:	mov	w0, #0x406f                	// #16495
  451acc:	sub	w0, w0, w1
  451ad0:	ldr	x1, [sp, #72]
  451ad4:	lsl	x1, x1, x0
  451ad8:	ldr	x0, [sp, #56]
  451adc:	mov	w2, w0
  451ae0:	mov	w0, #0xffffbfd1            	// #-16431
  451ae4:	add	w0, w2, w0
  451ae8:	ldr	x2, [sp, #64]
  451aec:	lsr	x0, x2, x0
  451af0:	orr	x0, x1, x0
  451af4:	str	x0, [sp, #72]
  451af8:	ldr	x0, [sp, #56]
  451afc:	mov	w1, w0
  451b00:	mov	w0, #0x406f                	// #16495
  451b04:	sub	w0, w0, w1
  451b08:	ldr	x1, [sp, #64]
  451b0c:	lsl	x0, x1, x0
  451b10:	str	x0, [sp, #64]
  451b14:	b	451b4c <ferror@plt+0x4db3c>
  451b18:	ldr	x0, [sp, #56]
  451b1c:	mov	w1, w0
  451b20:	mov	w0, #0x402f                	// #16431
  451b24:	sub	w0, w0, w1
  451b28:	ldr	x1, [sp, #64]
  451b2c:	lsl	x0, x1, x0
  451b30:	str	x0, [sp, #72]
  451b34:	str	xzr, [sp, #64]
  451b38:	b	451b4c <ferror@plt+0x4db3c>
  451b3c:	str	xzr, [sp, #40]
  451b40:	str	xzr, [sp, #56]
  451b44:	str	xzr, [sp, #64]
  451b48:	str	xzr, [sp, #72]
  451b4c:	ldr	x0, [sp, #64]
  451b50:	str	x0, [sp, #16]
  451b54:	ldr	x0, [sp, #72]
  451b58:	and	x1, x0, #0xffffffffffff
  451b5c:	ldr	x0, [sp, #24]
  451b60:	bfxil	x0, x1, #0, #48
  451b64:	str	x0, [sp, #24]
  451b68:	ldr	x0, [sp, #56]
  451b6c:	and	w0, w0, #0x7fff
  451b70:	and	w1, w0, #0xffff
  451b74:	ldrh	w0, [sp, #30]
  451b78:	bfxil	w0, w1, #0, #15
  451b7c:	strh	w0, [sp, #30]
  451b80:	ldr	x0, [sp, #40]
  451b84:	and	w0, w0, #0x1
  451b88:	and	w1, w0, #0xff
  451b8c:	ldrb	w0, [sp, #31]
  451b90:	bfi	w0, w1, #7, #1
  451b94:	strb	w0, [sp, #31]
  451b98:	ldr	q0, [sp, #16]
  451b9c:	str	q0, [sp, #80]
  451ba0:	ldr	q0, [sp, #80]
  451ba4:	add	sp, sp, #0x60
  451ba8:	ret
  451bac:	stp	x29, x30, [sp, #-128]!
  451bb0:	mov	x29, sp
  451bb4:	str	q0, [sp, #16]
  451bb8:	str	wzr, [sp, #124]
  451bbc:	str	xzr, [sp, #88]
  451bc0:	mrs	x0, fpcr
  451bc4:	str	x0, [sp, #88]
  451bc8:	ldr	q0, [sp, #16]
  451bcc:	str	q0, [sp, #32]
  451bd0:	ldr	x0, [sp, #32]
  451bd4:	str	x0, [sp, #112]
  451bd8:	ldr	x0, [sp, #40]
  451bdc:	ubfx	x0, x0, #0, #48
  451be0:	str	x0, [sp, #80]
  451be4:	ldrh	w0, [sp, #46]
  451be8:	ubfx	x0, x0, #0, #15
  451bec:	and	w0, w0, #0xffff
  451bf0:	and	x0, x0, #0xffff
  451bf4:	str	x0, [sp, #72]
  451bf8:	ldrb	w0, [sp, #47]
  451bfc:	ubfx	x0, x0, #7, #1
  451c00:	and	w0, w0, #0xff
  451c04:	and	x0, x0, #0xff
  451c08:	str	x0, [sp, #64]
  451c0c:	ldr	x1, [sp, #72]
  451c10:	mov	x0, #0x3ffe                	// #16382
  451c14:	cmp	x1, x0
  451c18:	b.gt	451c60 <ferror@plt+0x4dc50>
  451c1c:	str	xzr, [sp, #104]
  451c20:	ldr	x0, [sp, #72]
  451c24:	cmp	x0, #0x0
  451c28:	b.ne	451c50 <ferror@plt+0x4dc40>  // b.any
  451c2c:	ldr	x1, [sp, #80]
  451c30:	ldr	x0, [sp, #112]
  451c34:	orr	x0, x1, x0
  451c38:	cmp	x0, #0x0
  451c3c:	b.eq	451ecc <ferror@plt+0x4debc>  // b.none
  451c40:	ldr	w0, [sp, #124]
  451c44:	orr	w0, w0, #0x10
  451c48:	str	w0, [sp, #124]
  451c4c:	b	451ecc <ferror@plt+0x4debc>
  451c50:	ldr	w0, [sp, #124]
  451c54:	orr	w0, w0, #0x10
  451c58:	str	w0, [sp, #124]
  451c5c:	b	451ecc <ferror@plt+0x4debc>
  451c60:	ldr	x1, [sp, #72]
  451c64:	mov	x0, #0x403d                	// #16445
  451c68:	cmp	x1, x0
  451c6c:	b.le	451d44 <ferror@plt+0x4dd34>
  451c70:	mov	x0, #0x1                   	// #1
  451c74:	str	x0, [sp, #104]
  451c78:	ldr	x0, [sp, #104]
  451c7c:	lsl	x0, x0, #63
  451c80:	str	x0, [sp, #104]
  451c84:	ldr	x1, [sp, #64]
  451c88:	ldr	x0, [sp, #104]
  451c8c:	add	x0, x1, x0
  451c90:	sub	x0, x0, #0x1
  451c94:	str	x0, [sp, #104]
  451c98:	ldr	x0, [sp, #64]
  451c9c:	cmp	x0, #0x0
  451ca0:	b.eq	451d34 <ferror@plt+0x4dd24>  // b.none
  451ca4:	ldr	x1, [sp, #72]
  451ca8:	mov	x0, #0x403e                	// #16446
  451cac:	cmp	x1, x0
  451cb0:	b.ne	451d34 <ferror@plt+0x4dd24>  // b.any
  451cb4:	str	wzr, [sp, #60]
  451cb8:	ldr	x0, [sp, #112]
  451cbc:	lsl	x0, x0, #15
  451cc0:	cmp	x0, #0x0
  451cc4:	cset	w0, ne  // ne = any
  451cc8:	and	w0, w0, #0xff
  451ccc:	str	w0, [sp, #60]
  451cd0:	ldr	x0, [sp, #80]
  451cd4:	lsl	x1, x0, #15
  451cd8:	ldr	x0, [sp, #112]
  451cdc:	lsr	x0, x0, #49
  451ce0:	orr	x0, x1, x0
  451ce4:	str	x0, [sp, #112]
  451ce8:	ldr	x0, [sp, #80]
  451cec:	lsr	x0, x0, #49
  451cf0:	str	x0, [sp, #80]
  451cf4:	ldr	x1, [sp, #80]
  451cf8:	ldr	x0, [sp, #112]
  451cfc:	orr	x0, x1, x0
  451d00:	cmp	x0, #0x0
  451d04:	b.eq	451d18 <ferror@plt+0x4dd08>  // b.none
  451d08:	ldr	w0, [sp, #124]
  451d0c:	orr	w0, w0, #0x1
  451d10:	str	w0, [sp, #124]
  451d14:	b	451ec8 <ferror@plt+0x4deb8>
  451d18:	ldr	w0, [sp, #60]
  451d1c:	cmp	w0, #0x0
  451d20:	b.eq	451ec8 <ferror@plt+0x4deb8>  // b.none
  451d24:	ldr	w0, [sp, #124]
  451d28:	orr	w0, w0, #0x10
  451d2c:	str	w0, [sp, #124]
  451d30:	b	451ec8 <ferror@plt+0x4deb8>
  451d34:	ldr	w0, [sp, #124]
  451d38:	orr	w0, w0, #0x1
  451d3c:	str	w0, [sp, #124]
  451d40:	b	451ecc <ferror@plt+0x4debc>
  451d44:	str	wzr, [sp, #100]
  451d48:	ldr	x0, [sp, #80]
  451d4c:	orr	x0, x0, #0x1000000000000
  451d50:	str	x0, [sp, #80]
  451d54:	ldr	x1, [sp, #72]
  451d58:	mov	x0, #0x406e                	// #16494
  451d5c:	cmp	x1, x0
  451d60:	b.le	451d8c <ferror@plt+0x4dd7c>
  451d64:	ldr	x0, [sp, #112]
  451d68:	str	x0, [sp, #104]
  451d6c:	ldr	x0, [sp, #72]
  451d70:	mov	w1, w0
  451d74:	mov	w0, #0xffffbf91            	// #-16495
  451d78:	add	w0, w1, w0
  451d7c:	ldr	x1, [sp, #104]
  451d80:	lsl	x0, x1, x0
  451d84:	str	x0, [sp, #104]
  451d88:	b	451e94 <ferror@plt+0x4de84>
  451d8c:	mov	x1, #0x406f                	// #16495
  451d90:	ldr	x0, [sp, #72]
  451d94:	sub	x0, x1, x0
  451d98:	cmp	x0, #0x3f
  451d9c:	b.gt	451e20 <ferror@plt+0x4de10>
  451da0:	ldr	x0, [sp, #72]
  451da4:	mov	w1, w0
  451da8:	mov	w0, #0xffffbfd1            	// #-16431
  451dac:	add	w0, w1, w0
  451db0:	ldr	x1, [sp, #112]
  451db4:	lsl	x0, x1, x0
  451db8:	cmp	x0, #0x0
  451dbc:	cset	w0, ne  // ne = any
  451dc0:	and	w0, w0, #0xff
  451dc4:	str	w0, [sp, #100]
  451dc8:	ldr	x0, [sp, #72]
  451dcc:	mov	w1, w0
  451dd0:	mov	w0, #0xffffbfd1            	// #-16431
  451dd4:	add	w0, w1, w0
  451dd8:	ldr	x1, [sp, #80]
  451ddc:	lsl	x1, x1, x0
  451de0:	ldr	x0, [sp, #72]
  451de4:	mov	w2, w0
  451de8:	mov	w0, #0x406f                	// #16495
  451dec:	sub	w0, w0, w2
  451df0:	ldr	x2, [sp, #112]
  451df4:	lsr	x0, x2, x0
  451df8:	orr	x0, x1, x0
  451dfc:	str	x0, [sp, #112]
  451e00:	ldr	x0, [sp, #72]
  451e04:	mov	w1, w0
  451e08:	mov	w0, #0x406f                	// #16495
  451e0c:	sub	w0, w0, w1
  451e10:	ldr	x1, [sp, #80]
  451e14:	lsr	x0, x1, x0
  451e18:	str	x0, [sp, #80]
  451e1c:	b	451e8c <ferror@plt+0x4de7c>
  451e20:	mov	x1, #0x406f                	// #16495
  451e24:	ldr	x0, [sp, #72]
  451e28:	sub	x0, x1, x0
  451e2c:	cmp	x0, #0x40
  451e30:	b.eq	451e50 <ferror@plt+0x4de40>  // b.none
  451e34:	ldr	x0, [sp, #72]
  451e38:	mov	w1, w0
  451e3c:	mov	w0, #0xffffc011            	// #-16367
  451e40:	add	w0, w1, w0
  451e44:	ldr	x1, [sp, #80]
  451e48:	lsl	x0, x1, x0
  451e4c:	b	451e54 <ferror@plt+0x4de44>
  451e50:	mov	x0, #0x0                   	// #0
  451e54:	ldr	x1, [sp, #112]
  451e58:	orr	x0, x0, x1
  451e5c:	cmp	x0, #0x0
  451e60:	cset	w0, ne  // ne = any
  451e64:	and	w0, w0, #0xff
  451e68:	str	w0, [sp, #100]
  451e6c:	ldr	x0, [sp, #72]
  451e70:	mov	w1, w0
  451e74:	mov	w0, #0x402f                	// #16431
  451e78:	sub	w0, w0, w1
  451e7c:	ldr	x1, [sp, #80]
  451e80:	lsr	x0, x1, x0
  451e84:	str	x0, [sp, #112]
  451e88:	str	xzr, [sp, #80]
  451e8c:	ldr	x0, [sp, #112]
  451e90:	str	x0, [sp, #104]
  451e94:	ldr	x0, [sp, #64]
  451e98:	cmp	x0, #0x0
  451e9c:	b.eq	451eac <ferror@plt+0x4de9c>  // b.none
  451ea0:	ldr	x0, [sp, #104]
  451ea4:	neg	x0, x0
  451ea8:	str	x0, [sp, #104]
  451eac:	ldr	w0, [sp, #100]
  451eb0:	cmp	w0, #0x0
  451eb4:	b.eq	451ecc <ferror@plt+0x4debc>  // b.none
  451eb8:	ldr	w0, [sp, #124]
  451ebc:	orr	w0, w0, #0x10
  451ec0:	str	w0, [sp, #124]
  451ec4:	b	451ecc <ferror@plt+0x4debc>
  451ec8:	nop
  451ecc:	ldrsw	x0, [sp, #124]
  451ed0:	cmp	x0, #0x0
  451ed4:	b.eq	451ee0 <ferror@plt+0x4ded0>  // b.none
  451ed8:	ldr	w0, [sp, #124]
  451edc:	bl	452b78 <ferror@plt+0x4eb68>
  451ee0:	ldr	x0, [sp, #104]
  451ee4:	ldp	x29, x30, [sp], #128
  451ee8:	ret
  451eec:	stp	x29, x30, [sp, #-112]!
  451ef0:	mov	x29, sp
  451ef4:	str	q0, [sp, #16]
  451ef8:	str	wzr, [sp, #104]
  451efc:	str	xzr, [sp, #80]
  451f00:	mrs	x0, fpcr
  451f04:	str	x0, [sp, #80]
  451f08:	ldr	q0, [sp, #16]
  451f0c:	str	q0, [sp, #32]
  451f10:	ldr	x0, [sp, #32]
  451f14:	str	x0, [sp, #96]
  451f18:	ldr	x0, [sp, #40]
  451f1c:	ubfx	x0, x0, #0, #48
  451f20:	str	x0, [sp, #72]
  451f24:	ldrh	w0, [sp, #46]
  451f28:	ubfx	x0, x0, #0, #15
  451f2c:	and	w0, w0, #0xffff
  451f30:	and	x0, x0, #0xffff
  451f34:	str	x0, [sp, #64]
  451f38:	ldrb	w0, [sp, #47]
  451f3c:	ubfx	x0, x0, #7, #1
  451f40:	and	w0, w0, #0xff
  451f44:	and	x0, x0, #0xff
  451f48:	str	x0, [sp, #56]
  451f4c:	ldr	x1, [sp, #64]
  451f50:	mov	x0, #0x3ffe                	// #16382
  451f54:	cmp	x1, x0
  451f58:	b.gt	451fa0 <ferror@plt+0x4df90>
  451f5c:	str	xzr, [sp, #88]
  451f60:	ldr	x0, [sp, #64]
  451f64:	cmp	x0, #0x0
  451f68:	b.ne	451f90 <ferror@plt+0x4df80>  // b.any
  451f6c:	ldr	x1, [sp, #72]
  451f70:	ldr	x0, [sp, #96]
  451f74:	orr	x0, x1, x0
  451f78:	cmp	x0, #0x0
  451f7c:	b.eq	452164 <ferror@plt+0x4e154>  // b.none
  451f80:	ldr	w0, [sp, #104]
  451f84:	orr	w0, w0, #0x10
  451f88:	str	w0, [sp, #104]
  451f8c:	b	452164 <ferror@plt+0x4e154>
  451f90:	ldr	w0, [sp, #104]
  451f94:	orr	w0, w0, #0x10
  451f98:	str	w0, [sp, #104]
  451f9c:	b	452164 <ferror@plt+0x4e154>
  451fa0:	ldr	x0, [sp, #56]
  451fa4:	cmp	x0, #0x0
  451fa8:	b.eq	451fb4 <ferror@plt+0x4dfa4>  // b.none
  451fac:	mov	x0, #0x403e                	// #16446
  451fb0:	b	451fb8 <ferror@plt+0x4dfa8>
  451fb4:	mov	x0, #0x403f                	// #16447
  451fb8:	ldr	x1, [sp, #64]
  451fbc:	cmp	x0, x1
  451fc0:	b.le	451fd0 <ferror@plt+0x4dfc0>
  451fc4:	ldr	x0, [sp, #56]
  451fc8:	cmp	x0, #0x0
  451fcc:	b.eq	451ffc <ferror@plt+0x4dfec>  // b.none
  451fd0:	str	xzr, [sp, #88]
  451fd4:	ldr	x0, [sp, #56]
  451fd8:	cmp	x0, #0x0
  451fdc:	b.ne	451fec <ferror@plt+0x4dfdc>  // b.any
  451fe0:	ldr	x0, [sp, #88]
  451fe4:	mvn	x0, x0
  451fe8:	str	x0, [sp, #88]
  451fec:	ldr	w0, [sp, #104]
  451ff0:	orr	w0, w0, #0x1
  451ff4:	str	w0, [sp, #104]
  451ff8:	b	452164 <ferror@plt+0x4e154>
  451ffc:	str	wzr, [sp, #108]
  452000:	ldr	x0, [sp, #72]
  452004:	orr	x0, x0, #0x1000000000000
  452008:	str	x0, [sp, #72]
  45200c:	ldr	x1, [sp, #64]
  452010:	mov	x0, #0x406e                	// #16494
  452014:	cmp	x1, x0
  452018:	b.le	452044 <ferror@plt+0x4e034>
  45201c:	ldr	x0, [sp, #96]
  452020:	str	x0, [sp, #88]
  452024:	ldr	x0, [sp, #64]
  452028:	mov	w1, w0
  45202c:	mov	w0, #0xffffbf91            	// #-16495
  452030:	add	w0, w1, w0
  452034:	ldr	x1, [sp, #88]
  452038:	lsl	x0, x1, x0
  45203c:	str	x0, [sp, #88]
  452040:	b	45214c <ferror@plt+0x4e13c>
  452044:	mov	x1, #0x406f                	// #16495
  452048:	ldr	x0, [sp, #64]
  45204c:	sub	x0, x1, x0
  452050:	cmp	x0, #0x3f
  452054:	b.gt	4520d8 <ferror@plt+0x4e0c8>
  452058:	ldr	x0, [sp, #64]
  45205c:	mov	w1, w0
  452060:	mov	w0, #0xffffbfd1            	// #-16431
  452064:	add	w0, w1, w0
  452068:	ldr	x1, [sp, #96]
  45206c:	lsl	x0, x1, x0
  452070:	cmp	x0, #0x0
  452074:	cset	w0, ne  // ne = any
  452078:	and	w0, w0, #0xff
  45207c:	str	w0, [sp, #108]
  452080:	ldr	x0, [sp, #64]
  452084:	mov	w1, w0
  452088:	mov	w0, #0xffffbfd1            	// #-16431
  45208c:	add	w0, w1, w0
  452090:	ldr	x1, [sp, #72]
  452094:	lsl	x1, x1, x0
  452098:	ldr	x0, [sp, #64]
  45209c:	mov	w2, w0
  4520a0:	mov	w0, #0x406f                	// #16495
  4520a4:	sub	w0, w0, w2
  4520a8:	ldr	x2, [sp, #96]
  4520ac:	lsr	x0, x2, x0
  4520b0:	orr	x0, x1, x0
  4520b4:	str	x0, [sp, #96]
  4520b8:	ldr	x0, [sp, #64]
  4520bc:	mov	w1, w0
  4520c0:	mov	w0, #0x406f                	// #16495
  4520c4:	sub	w0, w0, w1
  4520c8:	ldr	x1, [sp, #72]
  4520cc:	lsr	x0, x1, x0
  4520d0:	str	x0, [sp, #72]
  4520d4:	b	452144 <ferror@plt+0x4e134>
  4520d8:	mov	x1, #0x406f                	// #16495
  4520dc:	ldr	x0, [sp, #64]
  4520e0:	sub	x0, x1, x0
  4520e4:	cmp	x0, #0x40
  4520e8:	b.eq	452108 <ferror@plt+0x4e0f8>  // b.none
  4520ec:	ldr	x0, [sp, #64]
  4520f0:	mov	w1, w0
  4520f4:	mov	w0, #0xffffc011            	// #-16367
  4520f8:	add	w0, w1, w0
  4520fc:	ldr	x1, [sp, #72]
  452100:	lsl	x0, x1, x0
  452104:	b	45210c <ferror@plt+0x4e0fc>
  452108:	mov	x0, #0x0                   	// #0
  45210c:	ldr	x1, [sp, #96]
  452110:	orr	x0, x0, x1
  452114:	cmp	x0, #0x0
  452118:	cset	w0, ne  // ne = any
  45211c:	and	w0, w0, #0xff
  452120:	str	w0, [sp, #108]
  452124:	ldr	x0, [sp, #64]
  452128:	mov	w1, w0
  45212c:	mov	w0, #0x402f                	// #16431
  452130:	sub	w0, w0, w1
  452134:	ldr	x1, [sp, #72]
  452138:	lsr	x0, x1, x0
  45213c:	str	x0, [sp, #96]
  452140:	str	xzr, [sp, #72]
  452144:	ldr	x0, [sp, #96]
  452148:	str	x0, [sp, #88]
  45214c:	ldr	w0, [sp, #108]
  452150:	cmp	w0, #0x0
  452154:	b.eq	452164 <ferror@plt+0x4e154>  // b.none
  452158:	ldr	w0, [sp, #104]
  45215c:	orr	w0, w0, #0x10
  452160:	str	w0, [sp, #104]
  452164:	ldrsw	x0, [sp, #104]
  452168:	cmp	x0, #0x0
  45216c:	b.eq	452178 <ferror@plt+0x4e168>  // b.none
  452170:	ldr	w0, [sp, #104]
  452174:	bl	452b78 <ferror@plt+0x4eb68>
  452178:	ldr	x0, [sp, #88]
  45217c:	ldp	x29, x30, [sp], #112
  452180:	ret
  452184:	sub	sp, sp, #0x60
  452188:	str	x0, [sp, #8]
  45218c:	ldr	x0, [sp, #8]
  452190:	cmp	x0, #0x0
  452194:	b.eq	45229c <ferror@plt+0x4e28c>  // b.none
  452198:	ldr	x0, [sp, #8]
  45219c:	str	x0, [sp, #32]
  4521a0:	ldr	x0, [sp, #8]
  4521a4:	lsr	x0, x0, #63
  4521a8:	and	w0, w0, #0xff
  4521ac:	and	x0, x0, #0xff
  4521b0:	str	x0, [sp, #40]
  4521b4:	ldr	x0, [sp, #40]
  4521b8:	cmp	x0, #0x0
  4521bc:	b.eq	4521cc <ferror@plt+0x4e1bc>  // b.none
  4521c0:	ldr	x0, [sp, #32]
  4521c4:	neg	x0, x0
  4521c8:	str	x0, [sp, #32]
  4521cc:	ldr	x0, [sp, #32]
  4521d0:	clz	x0, x0
  4521d4:	str	w0, [sp, #52]
  4521d8:	mov	w1, #0x403e                	// #16446
  4521dc:	ldr	w0, [sp, #52]
  4521e0:	sub	w0, w1, w0
  4521e4:	sxtw	x0, w0
  4521e8:	str	x0, [sp, #56]
  4521ec:	ldr	x0, [sp, #32]
  4521f0:	str	x0, [sp, #64]
  4521f4:	str	xzr, [sp, #72]
  4521f8:	mov	x1, #0x406f                	// #16495
  4521fc:	ldr	x0, [sp, #56]
  452200:	sub	x0, x1, x0
  452204:	cmp	x0, #0x0
  452208:	b.le	4522ac <ferror@plt+0x4e29c>
  45220c:	mov	x1, #0x406f                	// #16495
  452210:	ldr	x0, [sp, #56]
  452214:	sub	x0, x1, x0
  452218:	cmp	x0, #0x3f
  45221c:	b.gt	452278 <ferror@plt+0x4e268>
  452220:	ldr	x0, [sp, #56]
  452224:	mov	w1, w0
  452228:	mov	w0, #0x406f                	// #16495
  45222c:	sub	w0, w0, w1
  452230:	ldr	x1, [sp, #72]
  452234:	lsl	x1, x1, x0
  452238:	ldr	x0, [sp, #56]
  45223c:	mov	w2, w0
  452240:	mov	w0, #0xffffbfd1            	// #-16431
  452244:	add	w0, w2, w0
  452248:	ldr	x2, [sp, #64]
  45224c:	lsr	x0, x2, x0
  452250:	orr	x0, x1, x0
  452254:	str	x0, [sp, #72]
  452258:	ldr	x0, [sp, #56]
  45225c:	mov	w1, w0
  452260:	mov	w0, #0x406f                	// #16495
  452264:	sub	w0, w0, w1
  452268:	ldr	x1, [sp, #64]
  45226c:	lsl	x0, x1, x0
  452270:	str	x0, [sp, #64]
  452274:	b	4522ac <ferror@plt+0x4e29c>
  452278:	ldr	x0, [sp, #56]
  45227c:	mov	w1, w0
  452280:	mov	w0, #0x402f                	// #16431
  452284:	sub	w0, w0, w1
  452288:	ldr	x1, [sp, #64]
  45228c:	lsl	x0, x1, x0
  452290:	str	x0, [sp, #72]
  452294:	str	xzr, [sp, #64]
  452298:	b	4522ac <ferror@plt+0x4e29c>
  45229c:	str	xzr, [sp, #40]
  4522a0:	str	xzr, [sp, #56]
  4522a4:	str	xzr, [sp, #64]
  4522a8:	str	xzr, [sp, #72]
  4522ac:	ldr	x0, [sp, #64]
  4522b0:	str	x0, [sp, #16]
  4522b4:	ldr	x0, [sp, #72]
  4522b8:	and	x1, x0, #0xffffffffffff
  4522bc:	ldr	x0, [sp, #24]
  4522c0:	bfxil	x0, x1, #0, #48
  4522c4:	str	x0, [sp, #24]
  4522c8:	ldr	x0, [sp, #56]
  4522cc:	and	w0, w0, #0x7fff
  4522d0:	and	w1, w0, #0xffff
  4522d4:	ldrh	w0, [sp, #30]
  4522d8:	bfxil	w0, w1, #0, #15
  4522dc:	strh	w0, [sp, #30]
  4522e0:	ldr	x0, [sp, #40]
  4522e4:	and	w0, w0, #0x1
  4522e8:	and	w1, w0, #0xff
  4522ec:	ldrb	w0, [sp, #31]
  4522f0:	bfi	w0, w1, #7, #1
  4522f4:	strb	w0, [sp, #31]
  4522f8:	ldr	q0, [sp, #16]
  4522fc:	str	q0, [sp, #80]
  452300:	ldr	q0, [sp, #80]
  452304:	add	sp, sp, #0x60
  452308:	ret
  45230c:	stp	x29, x30, [sp, #-160]!
  452310:	mov	x29, sp
  452314:	str	d0, [sp, #24]
  452318:	str	wzr, [sp, #100]
  45231c:	str	xzr, [sp, #112]
  452320:	mrs	x0, fpcr
  452324:	str	x0, [sp, #112]
  452328:	ldr	d0, [sp, #24]
  45232c:	str	d0, [sp, #56]
  452330:	ldr	x0, [sp, #56]
  452334:	ubfx	x0, x0, #0, #52
  452338:	str	x0, [sp, #128]
  45233c:	ldrh	w0, [sp, #62]
  452340:	ubfx	x0, x0, #4, #11
  452344:	and	w0, w0, #0xffff
  452348:	and	x0, x0, #0xffff
  45234c:	str	x0, [sp, #120]
  452350:	ldrb	w0, [sp, #63]
  452354:	ubfx	x0, x0, #7, #1
  452358:	and	w0, w0, #0xff
  45235c:	and	x0, x0, #0xff
  452360:	str	x0, [sp, #152]
  452364:	ldr	x0, [sp, #152]
  452368:	str	x0, [sp, #144]
  45236c:	ldr	x0, [sp, #128]
  452370:	str	x0, [sp, #136]
  452374:	str	xzr, [sp, #104]
  452378:	ldr	x0, [sp, #120]
  45237c:	add	x0, x0, #0x1
  452380:	and	x0, x0, #0x7fe
  452384:	cmp	x0, #0x0
  452388:	b.eq	4523c4 <ferror@plt+0x4e3b4>  // b.none
  45238c:	ldr	x1, [sp, #120]
  452390:	mov	x0, #0x3c00                	// #15360
  452394:	add	x0, x1, x0
  452398:	str	x0, [sp, #88]
  45239c:	ldr	x0, [sp, #104]
  4523a0:	lsl	x1, x0, #60
  4523a4:	ldr	x0, [sp, #136]
  4523a8:	lsr	x0, x0, #4
  4523ac:	orr	x0, x1, x0
  4523b0:	str	x0, [sp, #104]
  4523b4:	ldr	x0, [sp, #136]
  4523b8:	lsl	x0, x0, #60
  4523bc:	str	x0, [sp, #136]
  4523c0:	b	4524d0 <ferror@plt+0x4e4c0>
  4523c4:	ldr	x0, [sp, #120]
  4523c8:	cmp	x0, #0x0
  4523cc:	b.ne	452470 <ferror@plt+0x4e460>  // b.any
  4523d0:	ldr	x0, [sp, #128]
  4523d4:	cmp	x0, #0x0
  4523d8:	b.ne	4523e4 <ferror@plt+0x4e3d4>  // b.any
  4523dc:	str	xzr, [sp, #88]
  4523e0:	b	4524d0 <ferror@plt+0x4e4c0>
  4523e4:	ldr	x0, [sp, #128]
  4523e8:	clz	x0, x0
  4523ec:	str	w0, [sp, #84]
  4523f0:	ldr	w0, [sp, #84]
  4523f4:	cmp	w0, #0xe
  4523f8:	b.gt	452440 <ferror@plt+0x4e430>
  4523fc:	ldr	w0, [sp, #84]
  452400:	add	w0, w0, #0x31
  452404:	ldr	x1, [sp, #104]
  452408:	lsl	x1, x1, x0
  45240c:	mov	w2, #0xf                   	// #15
  452410:	ldr	w0, [sp, #84]
  452414:	sub	w0, w2, w0
  452418:	ldr	x2, [sp, #136]
  45241c:	lsr	x0, x2, x0
  452420:	orr	x0, x1, x0
  452424:	str	x0, [sp, #104]
  452428:	ldr	w0, [sp, #84]
  45242c:	add	w0, w0, #0x31
  452430:	ldr	x1, [sp, #136]
  452434:	lsl	x0, x1, x0
  452438:	str	x0, [sp, #136]
  45243c:	b	452458 <ferror@plt+0x4e448>
  452440:	ldr	w0, [sp, #84]
  452444:	sub	w0, w0, #0xf
  452448:	ldr	x1, [sp, #136]
  45244c:	lsl	x0, x1, x0
  452450:	str	x0, [sp, #104]
  452454:	str	xzr, [sp, #136]
  452458:	mov	w1, #0x3c0c                	// #15372
  45245c:	ldr	w0, [sp, #84]
  452460:	sub	w0, w1, w0
  452464:	sxtw	x0, w0
  452468:	str	x0, [sp, #88]
  45246c:	b	4524d0 <ferror@plt+0x4e4c0>
  452470:	mov	x0, #0x7fff                	// #32767
  452474:	str	x0, [sp, #88]
  452478:	ldr	x0, [sp, #128]
  45247c:	cmp	x0, #0x0
  452480:	b.eq	4524d0 <ferror@plt+0x4e4c0>  // b.none
  452484:	ldr	x0, [sp, #128]
  452488:	and	x0, x0, #0x8000000000000
  45248c:	cmp	x0, #0x0
  452490:	b.ne	4524a0 <ferror@plt+0x4e490>  // b.any
  452494:	ldr	w0, [sp, #100]
  452498:	orr	w0, w0, #0x1
  45249c:	str	w0, [sp, #100]
  4524a0:	ldr	x0, [sp, #104]
  4524a4:	lsl	x1, x0, #60
  4524a8:	ldr	x0, [sp, #136]
  4524ac:	lsr	x0, x0, #4
  4524b0:	orr	x0, x1, x0
  4524b4:	str	x0, [sp, #104]
  4524b8:	ldr	x0, [sp, #136]
  4524bc:	lsl	x0, x0, #60
  4524c0:	str	x0, [sp, #136]
  4524c4:	ldr	x0, [sp, #104]
  4524c8:	orr	x0, x0, #0x800000000000
  4524cc:	str	x0, [sp, #104]
  4524d0:	ldr	x0, [sp, #136]
  4524d4:	str	x0, [sp, #32]
  4524d8:	ldr	x0, [sp, #104]
  4524dc:	and	x1, x0, #0xffffffffffff
  4524e0:	ldr	x0, [sp, #40]
  4524e4:	bfxil	x0, x1, #0, #48
  4524e8:	str	x0, [sp, #40]
  4524ec:	ldr	x0, [sp, #88]
  4524f0:	and	w0, w0, #0x7fff
  4524f4:	and	w1, w0, #0xffff
  4524f8:	ldrh	w0, [sp, #46]
  4524fc:	bfxil	w0, w1, #0, #15
  452500:	strh	w0, [sp, #46]
  452504:	ldr	x0, [sp, #144]
  452508:	and	w0, w0, #0x1
  45250c:	and	w1, w0, #0xff
  452510:	ldrb	w0, [sp, #47]
  452514:	bfi	w0, w1, #7, #1
  452518:	strb	w0, [sp, #47]
  45251c:	ldr	q0, [sp, #32]
  452520:	str	q0, [sp, #64]
  452524:	ldrsw	x0, [sp, #100]
  452528:	cmp	x0, #0x0
  45252c:	b.eq	452538 <ferror@plt+0x4e528>  // b.none
  452530:	ldr	w0, [sp, #100]
  452534:	bl	452b78 <ferror@plt+0x4eb68>
  452538:	ldr	q0, [sp, #64]
  45253c:	ldp	x29, x30, [sp], #160
  452540:	ret
  452544:	stp	x29, x30, [sp, #-160]!
  452548:	mov	x29, sp
  45254c:	str	q0, [sp, #16]
  452550:	str	wzr, [sp, #132]
  452554:	str	xzr, [sp, #120]
  452558:	mrs	x0, fpcr
  45255c:	str	x0, [sp, #120]
  452560:	ldr	q0, [sp, #16]
  452564:	str	q0, [sp, #48]
  452568:	ldr	x0, [sp, #48]
  45256c:	str	x0, [sp, #144]
  452570:	ldr	x0, [sp, #56]
  452574:	ubfx	x0, x0, #0, #48
  452578:	str	x0, [sp, #112]
  45257c:	ldrh	w0, [sp, #62]
  452580:	ubfx	x0, x0, #0, #15
  452584:	and	w0, w0, #0xffff
  452588:	and	x0, x0, #0xffff
  45258c:	str	x0, [sp, #104]
  452590:	ldrb	w0, [sp, #63]
  452594:	ubfx	x0, x0, #7, #1
  452598:	and	w0, w0, #0xff
  45259c:	and	x0, x0, #0xff
  4525a0:	str	x0, [sp, #96]
  4525a4:	ldr	x0, [sp, #112]
  4525a8:	lsl	x1, x0, #3
  4525ac:	ldr	x0, [sp, #144]
  4525b0:	lsr	x0, x0, #61
  4525b4:	orr	x0, x1, x0
  4525b8:	str	x0, [sp, #112]
  4525bc:	ldr	x0, [sp, #144]
  4525c0:	lsl	x0, x0, #3
  4525c4:	str	x0, [sp, #144]
  4525c8:	ldr	x0, [sp, #96]
  4525cc:	str	x0, [sp, #88]
  4525d0:	ldr	x0, [sp, #104]
  4525d4:	add	x0, x0, #0x1
  4525d8:	and	x0, x0, #0x7ffe
  4525dc:	cmp	x0, #0x0
  4525e0:	b.eq	452804 <ferror@plt+0x4e7f4>  // b.none
  4525e4:	ldr	x1, [sp, #104]
  4525e8:	mov	x0, #0xffffffffffffc400    	// #-15360
  4525ec:	add	x0, x1, x0
  4525f0:	str	x0, [sp, #136]
  4525f4:	ldr	x0, [sp, #136]
  4525f8:	cmp	x0, #0x7fe
  4525fc:	b.le	452684 <ferror@plt+0x4e674>
  452600:	ldr	x0, [sp, #120]
  452604:	and	x0, x0, #0xc00000
  452608:	cmp	x0, #0x0
  45260c:	b.eq	452648 <ferror@plt+0x4e638>  // b.none
  452610:	ldr	x0, [sp, #120]
  452614:	and	x0, x0, #0xc00000
  452618:	cmp	x0, #0x400, lsl #12
  45261c:	b.ne	45262c <ferror@plt+0x4e61c>  // b.any
  452620:	ldr	x0, [sp, #88]
  452624:	cmp	x0, #0x0
  452628:	b.eq	452648 <ferror@plt+0x4e638>  // b.none
  45262c:	ldr	x0, [sp, #120]
  452630:	and	x0, x0, #0xc00000
  452634:	cmp	x0, #0x800, lsl #12
  452638:	b.ne	452658 <ferror@plt+0x4e648>  // b.any
  45263c:	ldr	x0, [sp, #88]
  452640:	cmp	x0, #0x0
  452644:	b.eq	452658 <ferror@plt+0x4e648>  // b.none
  452648:	mov	x0, #0x7ff                 	// #2047
  45264c:	str	x0, [sp, #136]
  452650:	str	xzr, [sp, #152]
  452654:	b	452668 <ferror@plt+0x4e658>
  452658:	mov	x0, #0x7fe                 	// #2046
  45265c:	str	x0, [sp, #136]
  452660:	mov	x0, #0xffffffffffffffff    	// #-1
  452664:	str	x0, [sp, #152]
  452668:	ldr	w0, [sp, #132]
  45266c:	orr	w0, w0, #0x10
  452670:	str	w0, [sp, #132]
  452674:	ldr	w0, [sp, #132]
  452678:	orr	w0, w0, #0x4
  45267c:	str	w0, [sp, #132]
  452680:	b	4528ec <ferror@plt+0x4e8dc>
  452684:	ldr	x0, [sp, #136]
  452688:	cmp	x0, #0x0
  45268c:	b.gt	4527b8 <ferror@plt+0x4e7a8>
  452690:	ldr	x0, [sp, #136]
  452694:	cmn	x0, #0x34
  452698:	b.ge	4526b4 <ferror@plt+0x4e6a4>  // b.tcont
  45269c:	str	xzr, [sp, #144]
  4526a0:	str	xzr, [sp, #112]
  4526a4:	ldr	x0, [sp, #144]
  4526a8:	orr	x0, x0, #0x1
  4526ac:	str	x0, [sp, #144]
  4526b0:	b	4527b0 <ferror@plt+0x4e7a0>
  4526b4:	ldr	x0, [sp, #112]
  4526b8:	orr	x0, x0, #0x8000000000000
  4526bc:	str	x0, [sp, #112]
  4526c0:	mov	x1, #0x3d                  	// #61
  4526c4:	ldr	x0, [sp, #136]
  4526c8:	sub	x0, x1, x0
  4526cc:	cmp	x0, #0x3f
  4526d0:	b.gt	452748 <ferror@plt+0x4e738>
  4526d4:	ldr	x0, [sp, #136]
  4526d8:	add	w0, w0, #0x3
  4526dc:	ldr	x1, [sp, #112]
  4526e0:	lsl	x1, x1, x0
  4526e4:	ldr	x0, [sp, #136]
  4526e8:	mov	w2, w0
  4526ec:	mov	w0, #0x3d                  	// #61
  4526f0:	sub	w0, w0, w2
  4526f4:	ldr	x2, [sp, #144]
  4526f8:	lsr	x0, x2, x0
  4526fc:	orr	x1, x1, x0
  452700:	ldr	x0, [sp, #136]
  452704:	add	w0, w0, #0x3
  452708:	ldr	x2, [sp, #144]
  45270c:	lsl	x0, x2, x0
  452710:	cmp	x0, #0x0
  452714:	cset	w0, ne  // ne = any
  452718:	and	w0, w0, #0xff
  45271c:	sxtw	x0, w0
  452720:	orr	x0, x1, x0
  452724:	str	x0, [sp, #144]
  452728:	ldr	x0, [sp, #136]
  45272c:	mov	w1, w0
  452730:	mov	w0, #0x3d                  	// #61
  452734:	sub	w0, w0, w1
  452738:	ldr	x1, [sp, #112]
  45273c:	lsr	x0, x1, x0
  452740:	str	x0, [sp, #112]
  452744:	b	4527b0 <ferror@plt+0x4e7a0>
  452748:	ldr	x0, [sp, #136]
  45274c:	mov	w1, w0
  452750:	mov	w0, #0xfffffffd            	// #-3
  452754:	sub	w0, w0, w1
  452758:	ldr	x1, [sp, #112]
  45275c:	lsr	x1, x1, x0
  452760:	mov	x2, #0x3d                  	// #61
  452764:	ldr	x0, [sp, #136]
  452768:	sub	x0, x2, x0
  45276c:	cmp	x0, #0x40
  452770:	b.eq	452788 <ferror@plt+0x4e778>  // b.none
  452774:	ldr	x0, [sp, #136]
  452778:	add	w0, w0, #0x43
  45277c:	ldr	x2, [sp, #112]
  452780:	lsl	x0, x2, x0
  452784:	b	45278c <ferror@plt+0x4e77c>
  452788:	mov	x0, #0x0                   	// #0
  45278c:	ldr	x2, [sp, #144]
  452790:	orr	x0, x0, x2
  452794:	cmp	x0, #0x0
  452798:	cset	w0, ne  // ne = any
  45279c:	and	w0, w0, #0xff
  4527a0:	and	x0, x0, #0xff
  4527a4:	orr	x0, x1, x0
  4527a8:	str	x0, [sp, #144]
  4527ac:	str	xzr, [sp, #112]
  4527b0:	str	xzr, [sp, #136]
  4527b4:	b	4527f8 <ferror@plt+0x4e7e8>
  4527b8:	ldr	x0, [sp, #112]
  4527bc:	lsl	x1, x0, #4
  4527c0:	ldr	x0, [sp, #144]
  4527c4:	lsr	x0, x0, #60
  4527c8:	orr	x1, x1, x0
  4527cc:	ldr	x0, [sp, #144]
  4527d0:	lsl	x0, x0, #4
  4527d4:	cmp	x0, #0x0
  4527d8:	cset	w0, ne  // ne = any
  4527dc:	and	w0, w0, #0xff
  4527e0:	sxtw	x0, w0
  4527e4:	orr	x0, x1, x0
  4527e8:	str	x0, [sp, #144]
  4527ec:	ldr	x0, [sp, #112]
  4527f0:	lsr	x0, x0, #60
  4527f4:	str	x0, [sp, #112]
  4527f8:	ldr	x0, [sp, #144]
  4527fc:	str	x0, [sp, #152]
  452800:	b	4528ec <ferror@plt+0x4e8dc>
  452804:	ldr	x0, [sp, #104]
  452808:	cmp	x0, #0x0
  45280c:	b.ne	452844 <ferror@plt+0x4e834>  // b.any
  452810:	str	xzr, [sp, #136]
  452814:	ldr	x1, [sp, #112]
  452818:	ldr	x0, [sp, #144]
  45281c:	orr	x0, x1, x0
  452820:	cmp	x0, #0x0
  452824:	b.ne	452830 <ferror@plt+0x4e820>  // b.any
  452828:	str	xzr, [sp, #152]
  45282c:	b	4528ec <ferror@plt+0x4e8dc>
  452830:	str	xzr, [sp, #152]
  452834:	ldr	x0, [sp, #152]
  452838:	orr	x0, x0, #0x1
  45283c:	str	x0, [sp, #152]
  452840:	b	4528ec <ferror@plt+0x4e8dc>
  452844:	mov	x0, #0x7ff                 	// #2047
  452848:	str	x0, [sp, #136]
  45284c:	ldr	x1, [sp, #112]
  452850:	ldr	x0, [sp, #144]
  452854:	orr	x0, x1, x0
  452858:	cmp	x0, #0x0
  45285c:	b.ne	452868 <ferror@plt+0x4e858>  // b.any
  452860:	str	xzr, [sp, #152]
  452864:	b	4528ec <ferror@plt+0x4e8dc>
  452868:	ldr	x1, [sp, #104]
  45286c:	mov	x0, #0x7fff                	// #32767
  452870:	cmp	x1, x0
  452874:	b.ne	4528a8 <ferror@plt+0x4e898>  // b.any
  452878:	ldr	x1, [sp, #112]
  45287c:	ldr	x0, [sp, #144]
  452880:	orr	x0, x1, x0
  452884:	cmp	x0, #0x0
  452888:	b.eq	4528a8 <ferror@plt+0x4e898>  // b.none
  45288c:	ldr	x0, [sp, #112]
  452890:	and	x0, x0, #0x4000000000000
  452894:	cmp	x0, #0x0
  452898:	b.ne	4528a8 <ferror@plt+0x4e898>  // b.any
  45289c:	ldr	w0, [sp, #132]
  4528a0:	orr	w0, w0, #0x1
  4528a4:	str	w0, [sp, #132]
  4528a8:	ldr	x0, [sp, #144]
  4528ac:	lsr	x1, x0, #60
  4528b0:	ldr	x0, [sp, #112]
  4528b4:	lsl	x0, x0, #4
  4528b8:	orr	x0, x1, x0
  4528bc:	str	x0, [sp, #144]
  4528c0:	ldr	x0, [sp, #112]
  4528c4:	lsr	x0, x0, #60
  4528c8:	str	x0, [sp, #112]
  4528cc:	ldr	x0, [sp, #144]
  4528d0:	str	x0, [sp, #152]
  4528d4:	ldr	x0, [sp, #152]
  4528d8:	and	x0, x0, #0xfffffffffffffff8
  4528dc:	str	x0, [sp, #152]
  4528e0:	ldr	x0, [sp, #152]
  4528e4:	orr	x0, x0, #0x40000000000000
  4528e8:	str	x0, [sp, #152]
  4528ec:	ldr	x0, [sp, #136]
  4528f0:	cmp	x0, #0x0
  4528f4:	b.ne	45290c <ferror@plt+0x4e8fc>  // b.any
  4528f8:	ldr	x0, [sp, #152]
  4528fc:	cmp	x0, #0x0
  452900:	b.eq	45290c <ferror@plt+0x4e8fc>  // b.none
  452904:	mov	w0, #0x1                   	// #1
  452908:	b	452910 <ferror@plt+0x4e900>
  45290c:	mov	w0, #0x0                   	// #0
  452910:	str	w0, [sp, #84]
  452914:	ldr	x0, [sp, #152]
  452918:	and	x0, x0, #0x7
  45291c:	cmp	x0, #0x0
  452920:	b.eq	4529e4 <ferror@plt+0x4e9d4>  // b.none
  452924:	ldr	w0, [sp, #132]
  452928:	orr	w0, w0, #0x10
  45292c:	str	w0, [sp, #132]
  452930:	ldr	x0, [sp, #120]
  452934:	and	x0, x0, #0xc00000
  452938:	cmp	x0, #0xc00, lsl #12
  45293c:	b.eq	4529ec <ferror@plt+0x4e9dc>  // b.none
  452940:	cmp	x0, #0xc00, lsl #12
  452944:	b.hi	4529f0 <ferror@plt+0x4e9e0>  // b.pmore
  452948:	cmp	x0, #0x800, lsl #12
  45294c:	b.eq	4529b8 <ferror@plt+0x4e9a8>  // b.none
  452950:	cmp	x0, #0x800, lsl #12
  452954:	b.hi	4529f0 <ferror@plt+0x4e9e0>  // b.pmore
  452958:	cmp	x0, #0x0
  45295c:	b.eq	45296c <ferror@plt+0x4e95c>  // b.none
  452960:	cmp	x0, #0x400, lsl #12
  452964:	b.eq	45298c <ferror@plt+0x4e97c>  // b.none
  452968:	b	4529f0 <ferror@plt+0x4e9e0>
  45296c:	ldr	x0, [sp, #152]
  452970:	and	x0, x0, #0xf
  452974:	cmp	x0, #0x4
  452978:	b.eq	4529ec <ferror@plt+0x4e9dc>  // b.none
  45297c:	ldr	x0, [sp, #152]
  452980:	add	x0, x0, #0x4
  452984:	str	x0, [sp, #152]
  452988:	b	4529ec <ferror@plt+0x4e9dc>
  45298c:	ldr	x0, [sp, #88]
  452990:	cmp	x0, #0x0
  452994:	b.ne	4529ec <ferror@plt+0x4e9dc>  // b.any
  452998:	ldr	x0, [sp, #152]
  45299c:	and	x0, x0, #0x7
  4529a0:	cmp	x0, #0x0
  4529a4:	b.eq	4529ec <ferror@plt+0x4e9dc>  // b.none
  4529a8:	ldr	x0, [sp, #152]
  4529ac:	add	x0, x0, #0x8
  4529b0:	str	x0, [sp, #152]
  4529b4:	b	4529ec <ferror@plt+0x4e9dc>
  4529b8:	ldr	x0, [sp, #88]
  4529bc:	cmp	x0, #0x0
  4529c0:	b.eq	4529ec <ferror@plt+0x4e9dc>  // b.none
  4529c4:	ldr	x0, [sp, #152]
  4529c8:	and	x0, x0, #0x7
  4529cc:	cmp	x0, #0x0
  4529d0:	b.eq	4529ec <ferror@plt+0x4e9dc>  // b.none
  4529d4:	ldr	x0, [sp, #152]
  4529d8:	add	x0, x0, #0x8
  4529dc:	str	x0, [sp, #152]
  4529e0:	b	4529ec <ferror@plt+0x4e9dc>
  4529e4:	nop
  4529e8:	b	4529f0 <ferror@plt+0x4e9e0>
  4529ec:	nop
  4529f0:	ldr	w0, [sp, #84]
  4529f4:	cmp	w0, #0x0
  4529f8:	b.eq	452a28 <ferror@plt+0x4ea18>  // b.none
  4529fc:	ldr	w0, [sp, #132]
  452a00:	and	w0, w0, #0x10
  452a04:	cmp	w0, #0x0
  452a08:	b.ne	452a1c <ferror@plt+0x4ea0c>  // b.any
  452a0c:	ldr	x0, [sp, #120]
  452a10:	and	x0, x0, #0x800
  452a14:	cmp	x0, #0x0
  452a18:	b.eq	452a28 <ferror@plt+0x4ea18>  // b.none
  452a1c:	ldr	w0, [sp, #132]
  452a20:	orr	w0, w0, #0x8
  452a24:	str	w0, [sp, #132]
  452a28:	ldr	x0, [sp, #152]
  452a2c:	and	x0, x0, #0x80000000000000
  452a30:	cmp	x0, #0x0
  452a34:	b.eq	452adc <ferror@plt+0x4eacc>  // b.none
  452a38:	ldr	x0, [sp, #152]
  452a3c:	and	x0, x0, #0xff7fffffffffffff
  452a40:	str	x0, [sp, #152]
  452a44:	ldr	x0, [sp, #136]
  452a48:	add	x0, x0, #0x1
  452a4c:	str	x0, [sp, #136]
  452a50:	ldr	x0, [sp, #136]
  452a54:	cmp	x0, #0x7ff
  452a58:	b.ne	452adc <ferror@plt+0x4eacc>  // b.any
  452a5c:	ldr	x0, [sp, #120]
  452a60:	and	x0, x0, #0xc00000
  452a64:	cmp	x0, #0x0
  452a68:	b.eq	452aa4 <ferror@plt+0x4ea94>  // b.none
  452a6c:	ldr	x0, [sp, #120]
  452a70:	and	x0, x0, #0xc00000
  452a74:	cmp	x0, #0x400, lsl #12
  452a78:	b.ne	452a88 <ferror@plt+0x4ea78>  // b.any
  452a7c:	ldr	x0, [sp, #88]
  452a80:	cmp	x0, #0x0
  452a84:	b.eq	452aa4 <ferror@plt+0x4ea94>  // b.none
  452a88:	ldr	x0, [sp, #120]
  452a8c:	and	x0, x0, #0xc00000
  452a90:	cmp	x0, #0x800, lsl #12
  452a94:	b.ne	452ab4 <ferror@plt+0x4eaa4>  // b.any
  452a98:	ldr	x0, [sp, #88]
  452a9c:	cmp	x0, #0x0
  452aa0:	b.eq	452ab4 <ferror@plt+0x4eaa4>  // b.none
  452aa4:	mov	x0, #0x7ff                 	// #2047
  452aa8:	str	x0, [sp, #136]
  452aac:	str	xzr, [sp, #152]
  452ab0:	b	452ac4 <ferror@plt+0x4eab4>
  452ab4:	mov	x0, #0x7fe                 	// #2046
  452ab8:	str	x0, [sp, #136]
  452abc:	mov	x0, #0xffffffffffffffff    	// #-1
  452ac0:	str	x0, [sp, #152]
  452ac4:	ldr	w0, [sp, #132]
  452ac8:	orr	w0, w0, #0x10
  452acc:	str	w0, [sp, #132]
  452ad0:	ldr	w0, [sp, #132]
  452ad4:	orr	w0, w0, #0x4
  452ad8:	str	w0, [sp, #132]
  452adc:	ldr	x0, [sp, #152]
  452ae0:	lsr	x0, x0, #3
  452ae4:	str	x0, [sp, #152]
  452ae8:	ldr	x0, [sp, #136]
  452aec:	cmp	x0, #0x7ff
  452af0:	b.ne	452b0c <ferror@plt+0x4eafc>  // b.any
  452af4:	ldr	x0, [sp, #152]
  452af8:	cmp	x0, #0x0
  452afc:	b.eq	452b0c <ferror@plt+0x4eafc>  // b.none
  452b00:	ldr	x0, [sp, #152]
  452b04:	orr	x0, x0, #0x8000000000000
  452b08:	str	x0, [sp, #152]
  452b0c:	ldr	x0, [sp, #152]
  452b10:	and	x1, x0, #0xfffffffffffff
  452b14:	ldr	x0, [sp, #40]
  452b18:	bfxil	x0, x1, #0, #52
  452b1c:	str	x0, [sp, #40]
  452b20:	ldr	x0, [sp, #136]
  452b24:	and	w0, w0, #0x7ff
  452b28:	and	w1, w0, #0xffff
  452b2c:	ldrh	w0, [sp, #46]
  452b30:	bfi	w0, w1, #4, #11
  452b34:	strh	w0, [sp, #46]
  452b38:	ldr	x0, [sp, #88]
  452b3c:	and	w0, w0, #0x1
  452b40:	and	w1, w0, #0xff
  452b44:	ldrb	w0, [sp, #47]
  452b48:	bfi	w0, w1, #7, #1
  452b4c:	strb	w0, [sp, #47]
  452b50:	ldr	d0, [sp, #40]
  452b54:	str	d0, [sp, #72]
  452b58:	ldrsw	x0, [sp, #132]
  452b5c:	cmp	x0, #0x0
  452b60:	b.eq	452b6c <ferror@plt+0x4eb5c>  // b.none
  452b64:	ldr	w0, [sp, #132]
  452b68:	bl	452b78 <ferror@plt+0x4eb68>
  452b6c:	ldr	d0, [sp, #72]
  452b70:	ldp	x29, x30, [sp], #160
  452b74:	ret
  452b78:	sub	sp, sp, #0x30
  452b7c:	str	w0, [sp, #12]
  452b80:	mov	w0, #0x7f7fffff            	// #2139095039
  452b84:	fmov	s0, w0
  452b88:	str	s0, [sp, #44]
  452b8c:	movi	v0.2s, #0x80, lsl #16
  452b90:	str	s0, [sp, #40]
  452b94:	mov	w0, #0xc5ae                	// #50606
  452b98:	movk	w0, #0x749d, lsl #16
  452b9c:	fmov	s0, w0
  452ba0:	str	s0, [sp, #36]
  452ba4:	str	wzr, [sp, #32]
  452ba8:	fmov	s0, #1.000000000000000000e+00
  452bac:	str	s0, [sp, #28]
  452bb0:	ldr	w0, [sp, #12]
  452bb4:	and	w0, w0, #0x1
  452bb8:	cmp	w0, #0x0
  452bbc:	b.eq	452bd0 <ferror@plt+0x4ebc0>  // b.none
  452bc0:	ldr	s1, [sp, #32]
  452bc4:	fdiv	s0, s1, s1
  452bc8:	mrs	x0, fpsr
  452bcc:	str	w0, [sp, #24]
  452bd0:	ldr	w0, [sp, #12]
  452bd4:	and	w0, w0, #0x2
  452bd8:	cmp	w0, #0x0
  452bdc:	b.eq	452bf4 <ferror@plt+0x4ebe4>  // b.none
  452be0:	ldr	s1, [sp, #28]
  452be4:	ldr	s2, [sp, #32]
  452be8:	fdiv	s0, s1, s2
  452bec:	mrs	x0, fpsr
  452bf0:	str	w0, [sp, #24]
  452bf4:	ldr	w0, [sp, #12]
  452bf8:	and	w0, w0, #0x4
  452bfc:	cmp	w0, #0x0
  452c00:	b.eq	452c18 <ferror@plt+0x4ec08>  // b.none
  452c04:	ldr	s1, [sp, #44]
  452c08:	ldr	s2, [sp, #36]
  452c0c:	fadd	s0, s1, s2
  452c10:	mrs	x0, fpsr
  452c14:	str	w0, [sp, #24]
  452c18:	ldr	w0, [sp, #12]
  452c1c:	and	w0, w0, #0x8
  452c20:	cmp	w0, #0x0
  452c24:	b.eq	452c38 <ferror@plt+0x4ec28>  // b.none
  452c28:	ldr	s1, [sp, #40]
  452c2c:	fmul	s0, s1, s1
  452c30:	mrs	x0, fpsr
  452c34:	str	w0, [sp, #24]
  452c38:	ldr	w0, [sp, #12]
  452c3c:	and	w0, w0, #0x10
  452c40:	cmp	w0, #0x0
  452c44:	b.eq	452c5c <ferror@plt+0x4ec4c>  // b.none
  452c48:	ldr	s1, [sp, #44]
  452c4c:	ldr	s2, [sp, #28]
  452c50:	fsub	s0, s1, s2
  452c54:	mrs	x0, fpsr
  452c58:	str	w0, [sp, #24]
  452c5c:	nop
  452c60:	add	sp, sp, #0x30
  452c64:	ret
  452c68:	stp	x29, x30, [sp, #-64]!
  452c6c:	mov	x29, sp
  452c70:	stp	x19, x20, [sp, #16]
  452c74:	adrp	x20, 4ae000 <ferror@plt+0xa9ff0>
  452c78:	add	x20, x20, #0xde0
  452c7c:	stp	x21, x22, [sp, #32]
  452c80:	adrp	x21, 4ae000 <ferror@plt+0xa9ff0>
  452c84:	add	x21, x21, #0xdd0
  452c88:	sub	x20, x20, x21
  452c8c:	mov	w22, w0
  452c90:	stp	x23, x24, [sp, #48]
  452c94:	mov	x23, x1
  452c98:	mov	x24, x2
  452c9c:	bl	403480 <memcpy@plt-0x40>
  452ca0:	cmp	xzr, x20, asr #3
  452ca4:	b.eq	452cd0 <ferror@plt+0x4ecc0>  // b.none
  452ca8:	asr	x20, x20, #3
  452cac:	mov	x19, #0x0                   	// #0
  452cb0:	ldr	x3, [x21, x19, lsl #3]
  452cb4:	mov	x2, x24
  452cb8:	add	x19, x19, #0x1
  452cbc:	mov	x1, x23
  452cc0:	mov	w0, w22
  452cc4:	blr	x3
  452cc8:	cmp	x20, x19
  452ccc:	b.ne	452cb0 <ferror@plt+0x4eca0>  // b.any
  452cd0:	ldp	x19, x20, [sp, #16]
  452cd4:	ldp	x21, x22, [sp, #32]
  452cd8:	ldp	x23, x24, [sp, #48]
  452cdc:	ldp	x29, x30, [sp], #64
  452ce0:	ret
  452ce4:	nop
  452ce8:	ret
  452cec:	nop
  452cf0:	adrp	x2, 4af000 <ferror@plt+0xaaff0>
  452cf4:	mov	x1, #0x0                   	// #0
  452cf8:	ldr	x2, [x2, #1464]
  452cfc:	b	403680 <__cxa_atexit@plt>
  452d00:	mov	x2, x1
  452d04:	mov	x1, x0
  452d08:	mov	w0, #0x0                   	// #0
  452d0c:	b	403f30 <__xstat@plt>
  452d10:	mov	x2, x1
  452d14:	mov	w1, w0
  452d18:	mov	w0, #0x0                   	// #0
  452d1c:	b	403e30 <__fxstat@plt>
  452d20:	mov	x2, x1
  452d24:	mov	x1, x0
  452d28:	mov	w0, #0x0                   	// #0
  452d2c:	b	403da0 <__lxstat@plt>

Disassembly of section .fini:

0000000000452d30 <.fini>:
  452d30:	stp	x29, x30, [sp, #-16]!
  452d34:	mov	x29, sp
  452d38:	ldp	x29, x30, [sp], #16
  452d3c:	ret
