# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../J_2_ShiftRegister.srcs/sources_1/new/Shift_Reg.vhd" \
"../../../../J_2_ShiftRegister.srcs/sim_1/new/test_Shift_Reg.vhd" \

# Do not sort compile order
nosort
