

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3'
================================================================
* Date:           Thu Apr 27 10:52:38 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.145 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_2_VITIS_LOOP_74_3  |       12|       12|         5|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten20"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i.i.i.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i4 %indvar_flatten20" [conv_7x7.cpp:73]   --->   Operation 15 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln73 = icmp_eq  i4 %indvar_flatten20_load, i4 9" [conv_7x7.cpp:73]   --->   Operation 17 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln73_1 = add i4 %indvar_flatten20_load, i4 1" [conv_7x7.cpp:73]   --->   Operation 18 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc41.i, void %_Z8max_poolPA6_A6_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA3_A3_S2_i.exit.exitStub" [conv_7x7.cpp:73]   --->   Operation 19 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [conv_7x7.cpp:74]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [conv_7x7.cpp:73]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.56ns)   --->   "%add_ln73 = add i2 %i_load, i2 1" [conv_7x7.cpp:73]   --->   Operation 22 'add' 'add_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln74 = icmp_eq  i2 %j_load, i2 3" [conv_7x7.cpp:74]   --->   Operation 23 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns)   --->   "%select_ln73 = select i1 %icmp_ln74, i2 0, i2 %j_load" [conv_7x7.cpp:73]   --->   Operation 24 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%select_ln73_1 = select i1 %icmp_ln74, i2 %add_ln73, i2 %i_load" [conv_7x7.cpp:73]   --->   Operation 25 'select' 'select_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.56ns)   --->   "%add_ln74 = add i2 %select_ln73, i2 1" [conv_7x7.cpp:74]   --->   Operation 26 'add' 'add_ln74' <Predicate = (!icmp_ln73)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 %add_ln73_1, i4 %indvar_flatten20" [conv_7x7.cpp:74]   --->   Operation 27 'store' 'store_ln74' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln74 = store i2 %select_ln73_1, i2 %i" [conv_7x7.cpp:74]   --->   Operation 28 'store' 'store_ln74' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln74 = store i2 %add_ln74, i2 %j" [conv_7x7.cpp:74]   --->   Operation 29 'store' 'store_ln74' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.97>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %select_ln73_1" [conv_7x7.cpp:83]   --->   Operation 30 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln73_1, i2 0" [conv_7x7.cpp:83]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i4 %tmp_s" [conv_7x7.cpp:83]   --->   Operation 32 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln83 = sub i4 %tmp_s, i4 %zext_ln83" [conv_7x7.cpp:83]   --->   Operation 33 'sub' 'sub_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln77_mid2_v = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln73_1, i1 0" [conv_7x7.cpp:73]   --->   Operation 34 'bitconcatenate' 'zext_ln77_mid2_v' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln73_1, i4 0"   --->   Operation 35 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%sub_ln1695 = sub i6 %tmp_1, i6 %zext_ln83_1"   --->   Operation 36 'sub' 'sub_ln1695' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln73 = or i3 %zext_ln77_mid2_v, i3 1" [conv_7x7.cpp:73]   --->   Operation 37 'or' 'or_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %or_ln73, i3 0"   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %or_ln73, i1 0"   --->   Operation 39 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1695 = zext i4 %tmp_3"   --->   Operation 40 'zext' 'zext_ln1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%sub_ln1695_1 = sub i6 %tmp_2, i6 %zext_ln1695"   --->   Operation 41 'sub' 'sub_ln1695_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i2 %select_ln73" [conv_7x7.cpp:83]   --->   Operation 42 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln83 = add i4 %sub_ln83, i4 %zext_ln83_2" [conv_7x7.cpp:83]   --->   Operation 43 'add' 'add_ln83' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln73, i1 0" [conv_7x7.cpp:73]   --->   Operation 44 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1695_1 = zext i3 %tmp_4"   --->   Operation 45 'zext' 'zext_ln1695_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.82ns)   --->   "%add_ln1695 = add i6 %sub_ln1695, i6 %zext_ln1695_1"   --->   Operation 46 'add' 'add_ln1695' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1695_2 = zext i6 %add_ln1695"   --->   Operation 47 'zext' 'zext_ln1695_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln1695_2"   --->   Operation 48 'getelementptr' 'conv_out_buf_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln1695_1 = add i6 %sub_ln1695_1, i6 %zext_ln1695_1"   --->   Operation 49 'add' 'add_ln1695_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1695_3 = zext i6 %add_ln1695_1"   --->   Operation 50 'zext' 'zext_ln1695_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr_1 = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln1695_3"   --->   Operation 51 'getelementptr' 'conv_out_buf_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%conv_out_buf_V_0_load = load i6 %conv_out_buf_V_0_addr"   --->   Operation 52 'load' 'conv_out_buf_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln79 = or i3 %tmp_4, i3 1" [conv_7x7.cpp:79]   --->   Operation 53 'or' 'or_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1695_4 = zext i3 %or_ln79"   --->   Operation 54 'zext' 'zext_ln1695_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln1695_2 = add i6 %sub_ln1695, i6 %zext_ln1695_4"   --->   Operation 55 'add' 'add_ln1695_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1695_5 = zext i6 %add_ln1695_2"   --->   Operation 56 'zext' 'zext_ln1695_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr_2 = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln1695_5"   --->   Operation 57 'getelementptr' 'conv_out_buf_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln1695_3 = add i6 %sub_ln1695_1, i6 %zext_ln1695_4"   --->   Operation 58 'add' 'add_ln1695_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1695_6 = zext i6 %add_ln1695_3"   --->   Operation 59 'zext' 'zext_ln1695_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr_3 = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln1695_6"   --->   Operation 60 'getelementptr' 'conv_out_buf_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_1 = load i6 %conv_out_buf_V_0_addr_2"   --->   Operation 61 'load' 'conv_out_buf_V_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_2 = load i6 %conv_out_buf_V_0_addr_1"   --->   Operation 62 'load' 'conv_out_buf_V_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_3 = load i6 %conv_out_buf_V_0_addr_3"   --->   Operation 63 'load' 'conv_out_buf_V_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.39>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%conv_out_buf_V_0_load = load i6 %conv_out_buf_V_0_addr"   --->   Operation 64 'load' 'conv_out_buf_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_1 = load i6 %conv_out_buf_V_0_addr_2"   --->   Operation 65 'load' 'conv_out_buf_V_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_3 : Operation 66 [1/1] (2.31ns)   --->   "%icmp_ln1695 = icmp_ugt  i15 %conv_out_buf_V_0_load_1, i15 %conv_out_buf_V_0_load"   --->   Operation 66 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.75ns)   --->   "%select_ln80 = select i1 %icmp_ln1695, i15 %conv_out_buf_V_0_load_1, i15 %conv_out_buf_V_0_load" [conv_7x7.cpp:80]   --->   Operation 67 'select' 'select_ln80' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_2 = load i6 %conv_out_buf_V_0_addr_1"   --->   Operation 68 'load' 'conv_out_buf_V_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_3 = load i6 %conv_out_buf_V_0_addr_3"   --->   Operation 69 'load' 'conv_out_buf_V_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>

State 4 <SV = 3> <Delay = 6.14>
ST_4 : Operation 70 [1/1] (2.31ns)   --->   "%icmp_ln1695_1 = icmp_ugt  i15 %conv_out_buf_V_0_load_2, i15 %select_ln80"   --->   Operation 70 'icmp' 'icmp_ln1695_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.75ns)   --->   "%select_ln80_1 = select i1 %icmp_ln1695_1, i15 %conv_out_buf_V_0_load_2, i15 %select_ln80" [conv_7x7.cpp:80]   --->   Operation 71 'select' 'select_ln80_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.31ns)   --->   "%icmp_ln1695_2 = icmp_ugt  i15 %conv_out_buf_V_0_load_3, i15 %select_ln80_1"   --->   Operation 72 'icmp' 'icmp_ln1695_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.75ns)   --->   "%select_ln80_2 = select i1 %icmp_ln1695_2, i15 %conv_out_buf_V_0_load_3, i15 %select_ln80_1" [conv_7x7.cpp:80]   --->   Operation 73 'select' 'select_ln80_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_2_VITIS_LOOP_74_3_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i4 %add_ln83" [conv_7x7.cpp:83]   --->   Operation 77 'zext' 'zext_ln83_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%max_pool_out_buf_V_0_addr = getelementptr i15 %max_pool_out_buf_V_0, i64 0, i64 %zext_ln83_3" [conv_7x7.cpp:83]   --->   Operation 78 'getelementptr' 'max_pool_out_buf_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14"   --->   Operation 79 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln83 = store i15 %select_ln80_2, i4 %max_pool_out_buf_V_0_addr" [conv_7x7.cpp:83]   --->   Operation 80 'store' 'store_ln83' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 9> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln74 = br void %if.end.i.i.i.i" [conv_7x7.cpp:74]   --->   Operation 81 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.11ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', conv_7x7.cpp:74) on local variable 'j' [17]  (0 ns)
	'icmp' operation ('icmp_ln74', conv_7x7.cpp:74) [22]  (0.959 ns)
	'select' operation ('select_ln73', conv_7x7.cpp:73) [23]  (0.993 ns)
	'add' operation ('add_ln74', conv_7x7.cpp:74) [70]  (1.56 ns)
	'store' operation ('store_ln74', conv_7x7.cpp:74) of variable 'add_ln74', conv_7x7.cpp:74 on local variable 'j' [73]  (1.59 ns)

 <State 2>: 5.97ns
The critical path consists of the following:
	'sub' operation ('sub_ln1695') [31]  (1.83 ns)
	'add' operation ('add_ln1695') [45]  (1.83 ns)
	'getelementptr' operation ('conv_out_buf_V_0_addr') [47]  (0 ns)
	'load' operation ('conv_out_buf_V_0_load') on array 'conv_out_buf_V_0' [51]  (2.32 ns)

 <State 3>: 5.39ns
The critical path consists of the following:
	'load' operation ('conv_out_buf_V_0_load') on array 'conv_out_buf_V_0' [51]  (2.32 ns)
	'icmp' operation ('icmp_ln1695') [61]  (2.32 ns)
	'select' operation ('select_ln80', conv_7x7.cpp:80) [62]  (0.754 ns)

 <State 4>: 6.15ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695_1') [64]  (2.32 ns)
	'select' operation ('select_ln80_1', conv_7x7.cpp:80) [65]  (0.754 ns)
	'icmp' operation ('icmp_ln1695_2') [67]  (2.32 ns)
	'select' operation ('select_ln80_2', conv_7x7.cpp:80) [68]  (0.754 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('max_pool_out_buf_V_0_addr', conv_7x7.cpp:83) [41]  (0 ns)
	'store' operation ('store_ln83', conv_7x7.cpp:83) of variable 'select_ln80_2', conv_7x7.cpp:80 on array 'max_pool_out_buf_V_0' [69]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
