Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 14 15:49:03 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn1_timing_summary_routed.rpt -pb send_tx_btn1_timing_summary_routed.pb -rpx send_tx_btn1_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_Debounce/U_1khz/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.152        0.000                      0                   73        0.174        0.000                      0                   73        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.152        0.000                      0                   73        0.174        0.000                      0                   73        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tx_reg_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.109%)  route 2.755ns (76.891%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.639     5.160    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.832     6.448    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.572 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.659     7.231    U_Uart/U_Tx/FSM_onehot_state[10]_i_4_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.355 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.703     8.058    U_Uart/U_Tx/FSM_onehot_state_reg[4]_0
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.182 r  U_Uart/U_Tx/tx_reg_i_1/O
                         net (fo=1, routed)           0.561     8.743    U_Uart/U_Tx/tx_next
    SLICE_X0Y47          FDPE                                         r  U_Uart/U_Tx/tx_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.520    14.861    U_Uart/U_Tx/CLK
    SLICE_X0Y47          FDPE                                         r  U_Uart/U_Tx/tx_reg_reg/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y47          FDPE (Setup_fdpe_C_CE)      -0.205    14.895    U_Uart/U_Tx/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.704ns (19.178%)  route 2.967ns (80.822%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.639     5.160    U_btn_Debounce/U_1khz/r_1khz_reg_0
    SLICE_X3Y48          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 f  U_btn_Debounce/U_1khz/counter_reg[15]/Q
                         net (fo=2, routed)           1.295     6.911    U_btn_Debounce/U_1khz/counter[15]
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.124     7.035 r  U_btn_Debounce/U_1khz/counter[16]_i_3/O
                         net (fo=18, routed)          1.672     8.707    U_btn_Debounce/U_1khz/counter[16]_i_3_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.124     8.831 r  U_btn_Debounce/U_1khz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.831    U_btn_Debounce/U_1khz/counter_0[3]
    SLICE_X4Y45          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.517    14.858    U_btn_Debounce/U_1khz/r_1khz_reg_0
    SLICE_X4Y45          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.029    15.112    U_btn_Debounce/U_1khz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.963ns (27.218%)  route 2.575ns (72.782%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.636     5.157    U_Uart/U_BTG/CLK
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.641    U_Uart/U_BTG/count_reg[12]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.296     6.937 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.450    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     7.574 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.998     8.571    U_Uart/U_BTG/tick_next
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.695 r  U_Uart/U_BTG/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.695    U_Uart/U_BTG/count_next[10]
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    U_Uart/U_BTG/CLK
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[10]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.029    15.151    U_Uart/U_BTG/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.963ns (27.203%)  route 2.577ns (72.797%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.636     5.157    U_Uart/U_BTG/CLK
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.641    U_Uart/U_BTG/count_reg[12]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.296     6.937 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.450    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     7.574 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          1.000     8.573    U_Uart/U_BTG/tick_next
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.124     8.697 r  U_Uart/U_BTG/count_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.697    U_Uart/U_BTG/count_next[11]
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    U_Uart/U_BTG/CLK
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[11]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.031    15.153    U_Uart/U_BTG/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.991ns (27.774%)  route 2.577ns (72.226%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.636     5.157    U_Uart/U_BTG/CLK
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.641    U_Uart/U_BTG/count_reg[12]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.296     6.937 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.450    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     7.574 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          1.000     8.573    U_Uart/U_BTG/tick_next
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.152     8.725 r  U_Uart/U_BTG/count_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.725    U_Uart/U_BTG/count_next[12]
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    U_Uart/U_BTG/CLK
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.075    15.197    U_Uart/U_BTG/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.991ns (27.789%)  route 2.575ns (72.211%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.636     5.157    U_Uart/U_BTG/CLK
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.641    U_Uart/U_BTG/count_reg[12]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.296     6.937 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.450    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124     7.574 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.998     8.571    U_Uart/U_BTG/tick_next
    SLICE_X7Y47          LUT2 (Prop_lut2_I0_O)        0.152     8.723 r  U_Uart/U_BTG/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.723    U_Uart/U_BTG/count_next[13]
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    U_Uart/U_BTG/CLK
    SLICE_X7Y47          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[13]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.075    15.197    U_Uart/U_BTG/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.388%)  route 2.433ns (74.612%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.639     5.160    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.832     6.448    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.572 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.659     7.231    U_Uart/U_Tx/FSM_onehot_state[10]_i_4_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.355 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.313     7.668    U_btn_Debounce/FSM_onehot_state_reg[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.792 r  U_btn_Debounce/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.630     8.422    U_Uart/U_Tx/E[0]
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.520    14.861    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y48          FDCE (Setup_fdce_C_CE)      -0.205    14.920    U_Uart/U_Tx/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.388%)  route 2.433ns (74.612%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.639     5.160    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.832     6.448    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.572 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.659     7.231    U_Uart/U_Tx/FSM_onehot_state[10]_i_4_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.355 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.313     7.668    U_btn_Debounce/FSM_onehot_state_reg[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.792 r  U_btn_Debounce/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.630     8.422    U_Uart/U_Tx/E[0]
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.520    14.861    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y48          FDCE (Setup_fdce_C_CE)      -0.205    14.920    U_Uart/U_Tx/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.388%)  route 2.433ns (74.612%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.639     5.160    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.832     6.448    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.572 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.659     7.231    U_Uart/U_Tx/FSM_onehot_state[10]_i_4_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.355 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.313     7.668    U_btn_Debounce/FSM_onehot_state_reg[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.792 r  U_btn_Debounce/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.630     8.422    U_Uart/U_Tx/E[0]
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.520    14.861    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y48          FDCE (Setup_fdce_C_CE)      -0.205    14.920    U_Uart/U_Tx/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.388%)  route 2.433ns (74.612%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.639     5.160    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.832     6.448    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X1Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.572 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_4/O
                         net (fo=1, routed)           0.659     7.231    U_Uart/U_Tx/FSM_onehot_state[10]_i_4_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I4_O)        0.124     7.355 r  U_Uart/U_Tx/FSM_onehot_state[10]_i_2/O
                         net (fo=2, routed)           0.313     7.668    U_btn_Debounce/FSM_onehot_state_reg[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.792 r  U_btn_Debounce/FSM_onehot_state[10]_i_1/O
                         net (fo=11, routed)          0.630     8.422    U_Uart/U_Tx/E[0]
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.520    14.861    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y48          FDCE (Setup_fdce_C_CE)      -0.205    14.920    U_Uart/U_Tx/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  6.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 data_curr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.730%)  route 0.093ns (33.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  data_curr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  data_curr_reg[4]/Q
                         net (fo=6, routed)           0.093     1.712    in8
    SLICE_X0Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  data_curr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.757    data_next[5]
    SLICE_X0Y45          FDPE                                         r  data_curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y45          FDPE                                         r  data_curr_reg[5]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y45          FDPE (Hold_fdpe_C_D)         0.092     1.583    data_curr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 data_curr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.780%)  route 0.110ns (37.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y45          FDPE                                         r  data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  data_curr_reg[2]/Q
                         net (fo=9, routed)           0.110     1.729    in6
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.774 r  data_curr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.774    data_next[6]
    SLICE_X1Y45          FDCE                                         r  data_curr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  data_curr_reg[6]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.092     1.583    data_curr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 data_curr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y45          FDPE                                         r  data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  data_curr_reg[1]/Q
                         net (fo=9, routed)           0.131     1.750    in5
    SLICE_X0Y45          LUT5 (Prop_lut5_I3_O)        0.048     1.798 r  data_curr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    data_next[3]
    SLICE_X0Y45          FDPE                                         r  data_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y45          FDPE                                         r  data_curr_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y45          FDPE (Hold_fdpe_C_D)         0.107     1.598    data_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 data_curr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y45          FDPE                                         r  data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  data_curr_reg[1]/Q
                         net (fo=9, routed)           0.131     1.750    in5
    SLICE_X0Y45          LUT5 (Prop_lut5_I3_O)        0.045     1.795 r  data_curr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    data_next[0]
    SLICE_X0Y45          FDPE                                         r  data_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y45          FDPE                                         r  data_curr_reg[0]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y45          FDPE (Hold_fdpe_C_D)         0.091     1.582    data_curr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 data_curr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y45          FDPE                                         r  data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  data_curr_reg[1]/Q
                         net (fo=9, routed)           0.132     1.751    in5
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.796 r  data_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    data_next[2]
    SLICE_X0Y45          FDPE                                         r  data_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y45          FDPE                                         r  data_curr_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y45          FDPE (Hold_fdpe_C_D)         0.092     1.583    data_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    U_Uart/U_Tx/CLK
    SLICE_X1Y47          FDPE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.620 r  U_Uart/U_Tx/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.132     1.752    U_Uart/U_Tx/Q[0]
    SLICE_X0Y47          LUT4 (Prop_lut4_I2_O)        0.045     1.797 r  U_Uart/U_Tx/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.797    U_Uart/U_Tx/U_Tx/
    SLICE_X0Y47          FDPE                                         r  U_Uart/U_Tx/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    U_Uart/U_Tx/CLK
    SLICE_X0Y47          FDPE                                         r  U_Uart/U_Tx/tx_reg_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091     1.583    U_Uart/U_Tx/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.810%)  route 0.181ns (56.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_Uart/U_Tx/FSM_onehot_state_reg[8]/Q
                         net (fo=3, routed)           0.181     1.801    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[8]
    SLICE_X1Y47          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    U_Uart/U_Tx/CLK
    SLICE_X1Y47          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.075     1.570    U_Uart/U_Tx/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.519%)  route 0.183ns (56.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_Uart/U_Tx/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.183     1.803    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[6]
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    U_Uart/U_Tx/CLK
    SLICE_X0Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y48          FDCE (Hold_fdce_C_D)         0.070     1.549    U_Uart/U_Tx/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.766%)  route 0.181ns (56.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    U_Uart/U_Tx/CLK
    SLICE_X1Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_Uart/U_Tx/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.181     1.801    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[3]
    SLICE_X1Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    U_Uart/U_Tx/CLK
    SLICE_X1Y48          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y48          FDCE (Hold_fdce_C_D)         0.066     1.545    U_Uart/U_Tx/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.835%)  route 0.145ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.479    U_Uart/U_Tx/CLK
    SLICE_X1Y47          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDCE (Prop_fdce_C_Q)         0.128     1.607 r  U_Uart/U_Tx/FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.145     1.752    U_Uart/U_Tx/FSM_onehot_state_reg_n_0_[9]
    SLICE_X1Y47          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.867     1.994    U_Uart/U_Tx/CLK
    SLICE_X1Y47          FDCE                                         r  U_Uart/U_Tx/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y47          FDCE (Hold_fdce_C_D)         0.012     1.491    U_Uart/U_Tx/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y47    U_Uart/U_BTG/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y47    U_Uart/U_BTG/count_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y47    U_Uart/U_BTG/count_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y47    U_Uart/U_BTG/count_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y47    U_Uart/U_BTG/count_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y45    U_Uart/U_BTG/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y45    U_Uart/U_BTG/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y45    U_Uart/U_BTG/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y45    U_Uart/U_BTG/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45    U_Uart/U_BTG/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45    U_Uart/U_BTG/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45    U_Uart/U_BTG/count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45    U_Uart/U_BTG/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y45    U_Uart/U_BTG/count_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    U_Uart/U_BTG/count_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    U_Uart/U_BTG/count_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    U_Uart/U_BTG/count_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    U_Uart/U_BTG/count_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y46    U_btn_Debounce/U_1khz/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    U_Uart/U_Tx/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    U_Uart/U_Tx/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    U_Uart/U_Tx/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y47    U_Uart/U_Tx/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48    U_Uart/U_Tx/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48    U_Uart/U_Tx/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    U_Uart/U_Tx/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    U_Uart/U_Tx/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    U_Uart/U_Tx/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    U_Uart/U_Tx/FSM_onehot_state_reg[8]/C



