Classic Timing Analyzer report for Proj_Hardware
Thu May 16 11:50:38 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                       ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.826 ns                         ; reset                      ; UnidadeControle:CtrlUnit|state[4]    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.487 ns                         ; Registrador:PC|Saida[16]   ; PCOut[16]                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.126 ns                        ; reset                      ; UnidadeControle:CtrlUnit|ALUOutWrite ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 410.51 MHz ( period = 2.436 ns ) ; Instr_Reg:IR|Instr31_26[2] ; UnidadeControle:CtrlUnit|state[4]    ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                            ;                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                  ; To                                                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 410.51 MHz ( period = 2.436 ns )                    ; Instr_Reg:IR|Instr15_0[5]                                                                                                             ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 410.51 MHz ( period = 2.436 ns )                    ; Instr_Reg:IR|Instr31_26[2]                                                                                                            ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 414.42 MHz ( period = 2.413 ns )                    ; Instr_Reg:IR|Instr15_0[4]                                                                                                             ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.230 ns                ;
; N/A                                     ; 432.71 MHz ( period = 2.311 ns )                    ; Instr_Reg:IR|Instr15_0[1]                                                                                                             ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.128 ns                ;
; N/A                                     ; 433.09 MHz ( period = 2.309 ns )                    ; Instr_Reg:IR|Instr15_0[3]                                                                                                             ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; 433.28 MHz ( period = 2.308 ns )                    ; Instr_Reg:IR|Instr31_26[1]                                                                                                            ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.125 ns                ;
; N/A                                     ; 433.28 MHz ( period = 2.308 ns )                    ; Instr_Reg:IR|Instr31_26[3]                                                                                                            ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.125 ns                ;
; N/A                                     ; 439.37 MHz ( period = 2.276 ns )                    ; UnidadeControle:CtrlUnit|state[4]                                                                                                     ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 2.092 ns                ;
; N/A                                     ; 454.34 MHz ( period = 2.201 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[27]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 2.008 ns                ;
; N/A                                     ; 457.46 MHz ( period = 2.186 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[16]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 457.46 MHz ( period = 2.186 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[18]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 457.46 MHz ( period = 2.186 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[19]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 457.46 MHz ( period = 2.186 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[20]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 457.46 MHz ( period = 2.186 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[12]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 457.46 MHz ( period = 2.186 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[13]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 457.46 MHz ( period = 2.186 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[14]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 457.46 MHz ( period = 2.186 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[15]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 459.35 MHz ( period = 2.177 ns )                    ; UnidadeControle:CtrlUnit|state[3]                                                                                                     ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; 461.25 MHz ( period = 2.168 ns )                    ; Instr_Reg:IR|Instr31_26[4]                                                                                                            ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; 464.25 MHz ( period = 2.154 ns )                    ; Instr_Reg:IR|Instr15_0[0]                                                                                                             ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; 464.47 MHz ( period = 2.153 ns )                    ; UnidadeControle:CtrlUnit|state[1]                                                                                                     ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; 485.67 MHz ( period = 2.059 ns )                    ; Instr_Reg:IR|Instr31_26[5]                                                                                                            ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; 487.33 MHz ( period = 2.052 ns )                    ; Instr_Reg:IR|Instr15_0[2]                                                                                                             ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; 491.16 MHz ( period = 2.036 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[2]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; 491.16 MHz ( period = 2.036 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[17]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; 491.16 MHz ( period = 2.036 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[8]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; 491.16 MHz ( period = 2.036 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[9]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; 491.16 MHz ( period = 2.036 ns )                    ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[10]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; 498.26 MHz ( period = 2.007 ns )                    ; UnidadeControle:CtrlUnit|state[0]                                                                                                     ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.822 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|state[2]                                                                                                     ; UnidadeControle:CtrlUnit|state[4]                                                                                                    ; clock      ; clock    ; None                        ; None                      ; 1.812 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|state[3]                                                                                                     ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 1.804 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[3]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[4]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[5]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[6]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[7]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[11]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[24]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[25]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[26]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[21]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[22]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                  ; Registrador:PC|Saida[23]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.772 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|ALUOutWrite                                                                                                  ; Registrador:ALUOutReg|Saida[27]                                                                                                      ; clock      ; clock    ; None                        ; None                      ; 1.764 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[27]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[16]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[18]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[19]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[20]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[12]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[13]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[14]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[15]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Instr_Reg:IR|Instr15_0[9]                                                                                                             ; Registrador:PC|Saida[11]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.656 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|state[2]~DUPLICATE                                                                                           ; UnidadeControle:CtrlUnit|PCSource[0]                                                                                                 ; clock      ; clock    ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2 ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3 ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4 ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5 ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6 ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg0  ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg1  ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg2  ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg3  ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg4  ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg5  ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg6  ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7  ; Memoria:Mem|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg0    ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg1    ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a1~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg2    ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a2~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg3    ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a3~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg4    ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a4~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg5    ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a5~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg6    ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a6~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7    ; Memoria:Mem|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a7~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[17]                                                                                                             ; clock      ; clock    ; None                        ; None                      ; 1.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]                           ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg0    ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg1    ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a1~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg2    ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a2~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg3    ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a3~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg4    ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a4~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg5    ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a5~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg6    ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a6~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7    ; Memoria:Mem|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a7~porta_memory_reg0   ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[8]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.609 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; UnidadeControle:CtrlUnit|PCWrite                                                                                                      ; Registrador:PC|Saida[9]                                                                                                              ; clock      ; clock    ; None                        ; None                      ; 1.609 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                       ;                                                                                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------+
; tsu                                                                                                ;
+-------+--------------+------------+-------+---------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                          ; To Clock ;
+-------+--------------+------------+-------+---------------------------------------------+----------+
; N/A   ; None         ; 4.826 ns   ; reset ; UnidadeControle:CtrlUnit|state[4]           ; clock    ;
; N/A   ; None         ; 4.196 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]~DUPLICATE ; clock    ;
; N/A   ; None         ; 4.196 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]           ; clock    ;
; N/A   ; None         ; 4.155 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite        ; clock    ;
; N/A   ; None         ; 3.916 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[0]        ; clock    ;
; N/A   ; None         ; 3.507 ns   ; reset ; UnidadeControle:CtrlUnit|PCWrite            ; clock    ;
; N/A   ; None         ; 3.475 ns   ; reset ; UnidadeControle:CtrlUnit|state[0]           ; clock    ;
; N/A   ; None         ; 3.371 ns   ; reset ; UnidadeControle:CtrlUnit|state[1]           ; clock    ;
; N/A   ; None         ; 3.371 ns   ; reset ; UnidadeControle:CtrlUnit|state[3]           ; clock    ;
+-------+--------------+------------+-------+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+---------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                        ; To           ; From Clock ;
+-------+--------------+------------+---------------------------------------------+--------------+------------+
; N/A   ; None         ; 7.487 ns   ; Registrador:PC|Saida[16]                    ; PCOut[16]    ; clock      ;
; N/A   ; None         ; 7.313 ns   ; Registrador:PC|Saida[6]                     ; PCOut[6]     ; clock      ;
; N/A   ; None         ; 7.177 ns   ; Instr_Reg:IR|Instr15_0[14]                  ; inst15_0[14] ; clock      ;
; N/A   ; None         ; 6.896 ns   ; Registrador:PC|Saida[11]                    ; PCOut[11]    ; clock      ;
; N/A   ; None         ; 6.894 ns   ; Instr_Reg:IR|Instr25_21[4]                  ; rs[4]        ; clock      ;
; N/A   ; None         ; 6.888 ns   ; Instr_Reg:IR|Instr15_0[12]                  ; inst15_0[12] ; clock      ;
; N/A   ; None         ; 6.774 ns   ; Registrador:PC|Saida[9]                     ; PCOut[9]     ; clock      ;
; N/A   ; None         ; 6.621 ns   ; UnidadeControle:CtrlUnit|state[2]~DUPLICATE ; CurState[2]  ; clock      ;
; N/A   ; None         ; 6.594 ns   ; Instr_Reg:IR|Instr15_0[1]                   ; inst15_0[1]  ; clock      ;
; N/A   ; None         ; 6.506 ns   ; UnidadeControle:CtrlUnit|state[0]           ; CurState[0]  ; clock      ;
; N/A   ; None         ; 6.458 ns   ; Registrador:PC|Saida[17]                    ; PCOut[17]    ; clock      ;
; N/A   ; None         ; 6.442 ns   ; Registrador:PC|Saida[21]                    ; PCOut[21]    ; clock      ;
; N/A   ; None         ; 6.437 ns   ; Instr_Reg:IR|Instr15_0[0]                   ; inst15_0[0]  ; clock      ;
; N/A   ; None         ; 6.421 ns   ; Instr_Reg:IR|Instr20_16[1]                  ; rt[1]        ; clock      ;
; N/A   ; None         ; 6.406 ns   ; UnidadeControle:CtrlUnit|state[4]           ; CurState[5]  ; clock      ;
; N/A   ; None         ; 6.343 ns   ; Registrador:PC|Saida[10]                    ; PCOut[10]    ; clock      ;
; N/A   ; None         ; 6.340 ns   ; Registrador:PC|Saida[14]                    ; PCOut[14]    ; clock      ;
; N/A   ; None         ; 6.335 ns   ; UnidadeControle:CtrlUnit|state[4]           ; CurState[4]  ; clock      ;
; N/A   ; None         ; 6.327 ns   ; Instr_Reg:IR|Instr31_26[0]~DUPLICATE        ; OPCode[0]    ; clock      ;
; N/A   ; None         ; 6.323 ns   ; Registrador:PC|Saida[26]                    ; PCOut[26]    ; clock      ;
; N/A   ; None         ; 6.271 ns   ; Instr_Reg:IR|Instr15_0[4]                   ; inst15_0[4]  ; clock      ;
; N/A   ; None         ; 6.269 ns   ; Registrador:PC|Saida[4]                     ; PCOut[4]     ; clock      ;
; N/A   ; None         ; 6.256 ns   ; Instr_Reg:IR|Instr15_0[10]                  ; inst15_0[10] ; clock      ;
; N/A   ; None         ; 6.216 ns   ; Registrador:PC|Saida[2]                     ; PCOut[2]     ; clock      ;
; N/A   ; None         ; 6.208 ns   ; Registrador:PC|Saida[7]                     ; PCOut[7]     ; clock      ;
; N/A   ; None         ; 6.187 ns   ; Instr_Reg:IR|Instr15_0[7]                   ; inst15_0[7]  ; clock      ;
; N/A   ; None         ; 6.186 ns   ; Instr_Reg:IR|Instr15_0[8]                   ; inst15_0[8]  ; clock      ;
; N/A   ; None         ; 6.163 ns   ; Instr_Reg:IR|Instr15_0[6]                   ; inst15_0[6]  ; clock      ;
; N/A   ; None         ; 6.162 ns   ; Instr_Reg:IR|Instr31_26[1]                  ; OPCode[1]    ; clock      ;
; N/A   ; None         ; 6.151 ns   ; Instr_Reg:IR|Instr25_21[3]                  ; rs[3]        ; clock      ;
; N/A   ; None         ; 6.067 ns   ; Registrador:PC|Saida[25]                    ; PCOut[25]    ; clock      ;
; N/A   ; None         ; 6.058 ns   ; Registrador:PC|Saida[23]                    ; PCOut[23]    ; clock      ;
; N/A   ; None         ; 6.044 ns   ; Instr_Reg:IR|Instr31_26[5]                  ; OPCode[5]    ; clock      ;
; N/A   ; None         ; 6.039 ns   ; UnidadeControle:CtrlUnit|state[3]           ; CurState[3]  ; clock      ;
; N/A   ; None         ; 6.038 ns   ; Instr_Reg:IR|Instr15_0[3]                   ; inst15_0[3]  ; clock      ;
; N/A   ; None         ; 6.002 ns   ; Instr_Reg:IR|Instr31_26[2]                  ; OPCode[2]    ; clock      ;
; N/A   ; None         ; 5.999 ns   ; Instr_Reg:IR|Instr15_0[2]                   ; inst15_0[2]  ; clock      ;
; N/A   ; None         ; 5.973 ns   ; Registrador:PC|Saida[27]                    ; PCOut[27]    ; clock      ;
; N/A   ; None         ; 5.968 ns   ; Registrador:PC|Saida[8]                     ; PCOut[8]     ; clock      ;
; N/A   ; None         ; 5.959 ns   ; Instr_Reg:IR|Instr31_26[4]                  ; OPCode[4]    ; clock      ;
; N/A   ; None         ; 5.958 ns   ; Instr_Reg:IR|Instr25_21[0]                  ; rs[0]        ; clock      ;
; N/A   ; None         ; 5.955 ns   ; Instr_Reg:IR|Instr15_0[15]                  ; inst15_0[15] ; clock      ;
; N/A   ; None         ; 5.948 ns   ; UnidadeControle:CtrlUnit|state[1]           ; CurState[1]  ; clock      ;
; N/A   ; None         ; 5.936 ns   ; Instr_Reg:IR|Instr20_16[2]                  ; rt[2]        ; clock      ;
; N/A   ; None         ; 5.932 ns   ; Registrador:PC|Saida[5]                     ; PCOut[5]     ; clock      ;
; N/A   ; None         ; 5.917 ns   ; Instr_Reg:IR|Instr20_16[0]                  ; rt[0]        ; clock      ;
; N/A   ; None         ; 5.866 ns   ; Registrador:PC|Saida[15]                    ; PCOut[15]    ; clock      ;
; N/A   ; None         ; 5.857 ns   ; Registrador:PC|Saida[24]                    ; PCOut[24]    ; clock      ;
; N/A   ; None         ; 5.846 ns   ; Registrador:PC|Saida[22]                    ; PCOut[22]    ; clock      ;
; N/A   ; None         ; 5.839 ns   ; Registrador:PC|Saida[3]                     ; PCOut[3]     ; clock      ;
; N/A   ; None         ; 5.775 ns   ; Instr_Reg:IR|Instr31_26[3]                  ; OPCode[3]    ; clock      ;
; N/A   ; None         ; 5.763 ns   ; Instr_Reg:IR|Instr25_21[2]                  ; rs[2]        ; clock      ;
; N/A   ; None         ; 5.754 ns   ; Instr_Reg:IR|Instr20_16[4]                  ; rt[4]        ; clock      ;
; N/A   ; None         ; 5.714 ns   ; Instr_Reg:IR|Instr20_16[3]                  ; rt[3]        ; clock      ;
; N/A   ; None         ; 5.709 ns   ; Registrador:PC|Saida[12]                    ; PCOut[12]    ; clock      ;
; N/A   ; None         ; 5.705 ns   ; Instr_Reg:IR|Instr15_0[5]                   ; inst15_0[5]  ; clock      ;
; N/A   ; None         ; 5.687 ns   ; Instr_Reg:IR|Instr25_21[1]                  ; rs[1]        ; clock      ;
; N/A   ; None         ; 5.655 ns   ; Registrador:PC|Saida[18]                    ; PCOut[18]    ; clock      ;
; N/A   ; None         ; 5.652 ns   ; Registrador:PC|Saida[19]                    ; PCOut[19]    ; clock      ;
; N/A   ; None         ; 5.634 ns   ; Registrador:PC|Saida[20]                    ; PCOut[20]    ; clock      ;
; N/A   ; None         ; 5.609 ns   ; Registrador:PC|Saida[13]                    ; PCOut[13]    ; clock      ;
; N/A   ; None         ; 5.338 ns   ; Instr_Reg:IR|Instr15_0[11]                  ; inst15_0[11] ; clock      ;
; N/A   ; None         ; 5.334 ns   ; Instr_Reg:IR|Instr15_0[13]                  ; inst15_0[13] ; clock      ;
; N/A   ; None         ; 5.331 ns   ; Instr_Reg:IR|Instr15_0[9]                   ; inst15_0[9]  ; clock      ;
+-------+--------------+------------+---------------------------------------------+--------------+------------+


+----------------------------------------------------------------------------------------------------------+
; th                                                                                                       ;
+---------------+-------------+-----------+-------+---------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                          ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------------------+----------+
; N/A           ; None        ; -3.126 ns ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite        ; clock    ;
; N/A           ; None        ; -3.132 ns ; reset ; UnidadeControle:CtrlUnit|state[1]           ; clock    ;
; N/A           ; None        ; -3.132 ns ; reset ; UnidadeControle:CtrlUnit|state[3]           ; clock    ;
; N/A           ; None        ; -3.132 ns ; reset ; UnidadeControle:CtrlUnit|state[4]           ; clock    ;
; N/A           ; None        ; -3.236 ns ; reset ; UnidadeControle:CtrlUnit|state[0]           ; clock    ;
; N/A           ; None        ; -3.268 ns ; reset ; UnidadeControle:CtrlUnit|PCWrite            ; clock    ;
; N/A           ; None        ; -3.281 ns ; reset ; UnidadeControle:CtrlUnit|state[2]~DUPLICATE ; clock    ;
; N/A           ; None        ; -3.281 ns ; reset ; UnidadeControle:CtrlUnit|state[2]           ; clock    ;
; N/A           ; None        ; -3.654 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[0]        ; clock    ;
+---------------+-------------+-----------+-------+---------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 11:50:38 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 410.51 MHz between source register "Instr_Reg:IR|Instr15_0[5]" and destination register "UnidadeControle:CtrlUnit|state[4]" (period= 2.436 ns)
    Info: + Longest register to register delay is 2.253 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N21; Fanout = 3; REG Node = 'Instr_Reg:IR|Instr15_0[5]'
        Info: 2: + IC(0.278 ns) + CELL(0.378 ns) = 0.656 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 4; COMB Node = 'UnidadeControle:CtrlUnit|state[1]~1'
        Info: 3: + IC(0.251 ns) + CELL(0.272 ns) = 1.179 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|state[1]~10'
        Info: 4: + IC(0.328 ns) + CELL(0.746 ns) = 2.253 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 15; REG Node = 'UnidadeControle:CtrlUnit|state[4]'
        Info: Total cell delay = 1.396 ns ( 61.96 % )
        Info: Total interconnect delay = 0.857 ns ( 38.04 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 218; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 15; REG Node = 'UnidadeControle:CtrlUnit|state[4]'
            Info: Total cell delay = 1.472 ns ( 59.19 % )
            Info: Total interconnect delay = 1.015 ns ( 40.81 % )
        Info: - Longest clock path from clock "clock" to source register is 2.486 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 218; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X33_Y15_N21; Fanout = 3; REG Node = 'Instr_Reg:IR|Instr15_0[5]'
            Info: Total cell delay = 1.472 ns ( 59.21 % )
            Info: Total interconnect delay = 1.014 ns ( 40.79 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "UnidadeControle:CtrlUnit|state[4]" (data pin = "reset", clock pin = "clock") is 4.826 ns
    Info: + Longest pin to register delay is 7.223 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(4.546 ns) + CELL(0.378 ns) = 5.788 ns; Loc. = LCCOMB_X34_Y15_N30; Fanout = 3; COMB Node = 'UnidadeControle:CtrlUnit|state[1]~6'
        Info: 3: + IC(0.308 ns) + CELL(0.053 ns) = 6.149 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|state[1]~10'
        Info: 4: + IC(0.328 ns) + CELL(0.746 ns) = 7.223 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 15; REG Node = 'UnidadeControle:CtrlUnit|state[4]'
        Info: Total cell delay = 2.041 ns ( 28.26 % )
        Info: Total interconnect delay = 5.182 ns ( 71.74 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 218; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X34_Y15_N11; Fanout = 15; REG Node = 'UnidadeControle:CtrlUnit|state[4]'
        Info: Total cell delay = 1.472 ns ( 59.19 % )
        Info: Total interconnect delay = 1.015 ns ( 40.81 % )
Info: tco from clock "clock" to destination pin "PCOut[16]" through register "Registrador:PC|Saida[16]" is 7.487 ns
    Info: + Longest clock path from clock "clock" to source register is 2.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 218; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X33_Y17_N19; Fanout = 2; REG Node = 'Registrador:PC|Saida[16]'
        Info: Total cell delay = 1.472 ns ( 59.38 % )
        Info: Total interconnect delay = 1.007 ns ( 40.62 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N19; Fanout = 2; REG Node = 'Registrador:PC|Saida[16]'
        Info: 2: + IC(2.770 ns) + CELL(2.144 ns) = 4.914 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'PCOut[16]'
        Info: Total cell delay = 2.144 ns ( 43.63 % )
        Info: Total interconnect delay = 2.770 ns ( 56.37 % )
Info: th for register "UnidadeControle:CtrlUnit|ALUOutWrite" (data pin = "reset", clock pin = "clock") is -3.126 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 218; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X35_Y15_N23; Fanout = 27; REG Node = 'UnidadeControle:CtrlUnit|ALUOutWrite'
        Info: Total cell delay = 1.472 ns ( 59.16 % )
        Info: Total interconnect delay = 1.016 ns ( 40.84 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.763 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(4.516 ns) + CELL(0.228 ns) = 5.608 ns; Loc. = LCCOMB_X35_Y15_N22; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|ALUOutWrite~2'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.763 ns; Loc. = LCFF_X35_Y15_N23; Fanout = 27; REG Node = 'UnidadeControle:CtrlUnit|ALUOutWrite'
        Info: Total cell delay = 1.247 ns ( 21.64 % )
        Info: Total interconnect delay = 4.516 ns ( 78.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 240 megabytes
    Info: Processing ended: Thu May 16 11:50:38 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


