---
source_pdf: rp2350-datasheet-4.pdf
repository: llm_database
chapter: Appendix E: Errata
section: RP2350-E2
pages: 1374-1374
type: technical_spec
generated_at: 2026-03-01T03:27:49.792955+00:00
---

# RP2350-E2

![Page 1374 figure](images/fig_p1374.png)

RP2350-E2

| Reference | RP2350-E2 |
| --- | --- |
| Summary | SIO SPINLOCK writes are mirrored at +0x80 offset |
| Affects | RP2350 A2, RP2350 A3, RP2350 A4 |
| Description | The SIO contains spinlock registers, SPINLOCK0 through SPINLOCK31. Reading a spinlock register attempts to claim it, returning nonzero if the claim was successful and 0 if unsuccessful. Writing to a spinlock register releases it, so the next claim will be successful. SIO spinlock registers are at register offsets 0x100 through 0x17c within SIO. RP2350 adds new SIO registers at register offsets 0x180 and above: Doorbells, the PERI_NONSEC register, the RISC-V soft IRQ register, the RISC-V MTIME registers, and the TMDS encoder. The SIO address decoder detects writes to spinlocks by decoding on bit 8 of the address. This means writes in the range 0x180 through 0x1fc are spuriously detected as writes to the corresponding spinlock address 128 bytes below, in the range 0x100 through 0x17c. Writing to any of these high registers will set the corresponding lock to the unclaimed state. This erratum only affects writes to the spinlock registers. Reads are correctly decoded, so arenâ€™t affected by accesses above 0x17c. |

SIO
1373
