<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="SD/MMC Host Controller"><title>atsamd51p::sdhc0 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="atsamd51p" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../static.files/storage-3a5871a4.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../atsamd51p/index.html">atsamd51p</a><span class="version">0.14.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module sdhc0</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate atsamd51p</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">atsamd51p</a></div><h1>Module <span>sdhc0</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/atsamd51p/sdhc0.rs.html#1-633">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>SD/MMC Host Controller</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="acesr/index.html" title="mod atsamd51p::sdhc0::acesr">acesr</a></dt><dd>Auto CMD Error Status</dd><dt><a class="mod" href="acr/index.html" title="mod atsamd51p::sdhc0::acr">acr</a></dt><dd>AHB Control</dd><dt><a class="mod" href="aesr/index.html" title="mod atsamd51p::sdhc0::aesr">aesr</a></dt><dd>ADMA Error Status</dd><dt><a class="mod" href="apsr/index.html" title="mod atsamd51p::sdhc0::apsr">apsr</a></dt><dd>Additional Present State Register</dd><dt><a class="mod" href="arg1r/index.html" title="mod atsamd51p::sdhc0::arg1r">arg1r</a></dt><dd>Argument 1</dd><dt><a class="mod" href="asar/index.html" title="mod atsamd51p::sdhc0::asar">asar</a></dt><dd>ADMA System Address</dd><dt><a class="mod" href="bcr/index.html" title="mod atsamd51p::sdhc0::bcr">bcr</a></dt><dd>Block Count</dd><dt><a class="mod" href="bdpr/index.html" title="mod atsamd51p::sdhc0::bdpr">bdpr</a></dt><dd>Buffer Data Port</dd><dt><a class="mod" href="bgcr/index.html" title="mod atsamd51p::sdhc0::bgcr">bgcr</a></dt><dd>Block Gap Control</dd><dt><a class="mod" href="bgcr_emmc_mode/index.html" title="mod atsamd51p::sdhc0::bgcr_emmc_mode">bgcr_<wbr>emmc_<wbr>mode</a></dt><dd>Block Gap Control</dd><dt><a class="mod" href="bsr/index.html" title="mod atsamd51p::sdhc0::bsr">bsr</a></dt><dd>Block Size</dd><dt><a class="mod" href="ca0r/index.html" title="mod atsamd51p::sdhc0::ca0r">ca0r</a></dt><dd>Capabilities 0</dd><dt><a class="mod" href="ca1r/index.html" title="mod atsamd51p::sdhc0::ca1r">ca1r</a></dt><dd>Capabilities 1</dd><dt><a class="mod" href="cacr/index.html" title="mod atsamd51p::sdhc0::cacr">cacr</a></dt><dd>Capabilities Control</dd><dt><a class="mod" href="cc2r/index.html" title="mod atsamd51p::sdhc0::cc2r">cc2r</a></dt><dd>Clock Control 2</dd><dt><a class="mod" href="ccr/index.html" title="mod atsamd51p::sdhc0::ccr">ccr</a></dt><dd>Clock Control</dd><dt><a class="mod" href="cr/index.html" title="mod atsamd51p::sdhc0::cr">cr</a></dt><dd>Command</dd><dt><a class="mod" href="dbgr/index.html" title="mod atsamd51p::sdhc0::dbgr">dbgr</a></dt><dd>Debug</dd><dt><a class="mod" href="eisier/index.html" title="mod atsamd51p::sdhc0::eisier">eisier</a></dt><dd>Error Interrupt Signal Enable</dd><dt><a class="mod" href="eisier_emmc_mode/index.html" title="mod atsamd51p::sdhc0::eisier_emmc_mode">eisier_<wbr>emmc_<wbr>mode</a></dt><dd>Error Interrupt Signal Enable</dd><dt><a class="mod" href="eister/index.html" title="mod atsamd51p::sdhc0::eister">eister</a></dt><dd>Error Interrupt Status Enable</dd><dt><a class="mod" href="eister_emmc_mode/index.html" title="mod atsamd51p::sdhc0::eister_emmc_mode">eister_<wbr>emmc_<wbr>mode</a></dt><dd>Error Interrupt Status Enable</dd><dt><a class="mod" href="eistr/index.html" title="mod atsamd51p::sdhc0::eistr">eistr</a></dt><dd>Error Interrupt Status</dd><dt><a class="mod" href="eistr_emmc_mode/index.html" title="mod atsamd51p::sdhc0::eistr_emmc_mode">eistr_<wbr>emmc_<wbr>mode</a></dt><dd>Error Interrupt Status</dd><dt><a class="mod" href="feraces/index.html" title="mod atsamd51p::sdhc0::feraces">feraces</a></dt><dd>Force Event for Auto CMD Error Status</dd><dt><a class="mod" href="fereis/index.html" title="mod atsamd51p::sdhc0::fereis">fereis</a></dt><dd>Force Event for Error Interrupt Status</dd><dt><a class="mod" href="hc1r/index.html" title="mod atsamd51p::sdhc0::hc1r">hc1r</a></dt><dd>Host Control 1</dd><dt><a class="mod" href="hc1r_emmc_mode/index.html" title="mod atsamd51p::sdhc0::hc1r_emmc_mode">hc1r_<wbr>emmc_<wbr>mode</a></dt><dd>Host Control 1</dd><dt><a class="mod" href="hc2r/index.html" title="mod atsamd51p::sdhc0::hc2r">hc2r</a></dt><dd>Host Control 2</dd><dt><a class="mod" href="hc2r_emmc_mode/index.html" title="mod atsamd51p::sdhc0::hc2r_emmc_mode">hc2r_<wbr>emmc_<wbr>mode</a></dt><dd>Host Control 2</dd><dt><a class="mod" href="hcvr/index.html" title="mod atsamd51p::sdhc0::hcvr">hcvr</a></dt><dd>Host Controller Version</dd><dt><a class="mod" href="mc1r/index.html" title="mod atsamd51p::sdhc0::mc1r">mc1r</a></dt><dd>MMC Control 1</dd><dt><a class="mod" href="mc2r/index.html" title="mod atsamd51p::sdhc0::mc2r">mc2r</a></dt><dd>MMC Control 2</dd><dt><a class="mod" href="mccar/index.html" title="mod atsamd51p::sdhc0::mccar">mccar</a></dt><dd>Maximum Current Capabilities</dd><dt><a class="mod" href="nisier/index.html" title="mod atsamd51p::sdhc0::nisier">nisier</a></dt><dd>Normal Interrupt Signal Enable</dd><dt><a class="mod" href="nisier_emmc_mode/index.html" title="mod atsamd51p::sdhc0::nisier_emmc_mode">nisier_<wbr>emmc_<wbr>mode</a></dt><dd>Normal Interrupt Signal Enable</dd><dt><a class="mod" href="nister/index.html" title="mod atsamd51p::sdhc0::nister">nister</a></dt><dd>Normal Interrupt Status Enable</dd><dt><a class="mod" href="nister_emmc_mode/index.html" title="mod atsamd51p::sdhc0::nister_emmc_mode">nister_<wbr>emmc_<wbr>mode</a></dt><dd>Normal Interrupt Status Enable</dd><dt><a class="mod" href="nistr/index.html" title="mod atsamd51p::sdhc0::nistr">nistr</a></dt><dd>Normal Interrupt Status</dd><dt><a class="mod" href="nistr_emmc_mode/index.html" title="mod atsamd51p::sdhc0::nistr_emmc_mode">nistr_<wbr>emmc_<wbr>mode</a></dt><dd>Normal Interrupt Status</dd><dt><a class="mod" href="pcr/index.html" title="mod atsamd51p::sdhc0::pcr">pcr</a></dt><dd>Power Control</dd><dt><a class="mod" href="psr/index.html" title="mod atsamd51p::sdhc0::psr">psr</a></dt><dd>Present State</dd><dt><a class="mod" href="pvr/index.html" title="mod atsamd51p::sdhc0::pvr">pvr</a></dt><dd>Preset Value n</dd><dt><a class="mod" href="rr/index.html" title="mod atsamd51p::sdhc0::rr">rr</a></dt><dd>Response</dd><dt><a class="mod" href="sisr/index.html" title="mod atsamd51p::sdhc0::sisr">sisr</a></dt><dd>Slot Interrupt Status</dd><dt><a class="mod" href="srr/index.html" title="mod atsamd51p::sdhc0::srr">srr</a></dt><dd>Software Reset</dd><dt><a class="mod" href="ssar/index.html" title="mod atsamd51p::sdhc0::ssar">ssar</a></dt><dd>SDMA System Address / Argument 2</dd><dt><a class="mod" href="ssar_cmd23_mode/index.html" title="mod atsamd51p::sdhc0::ssar_cmd23_mode">ssar_<wbr>cmd23_<wbr>mode</a></dt><dd>SDMA System Address / Argument 2</dd><dt><a class="mod" href="tcr/index.html" title="mod atsamd51p::sdhc0::tcr">tcr</a></dt><dd>Timeout Control</dd><dt><a class="mod" href="tmr/index.html" title="mod atsamd51p::sdhc0::tmr">tmr</a></dt><dd>Transfer Mode</dd><dt><a class="mod" href="wcr/index.html" title="mod atsamd51p::sdhc0::wcr">wcr</a></dt><dd>Wakeup Control</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RegisterBlock.html" title="struct atsamd51p::sdhc0::RegisterBlock">Register<wbr>Block</a></dt><dd>Register block</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.Acesr.html" title="type atsamd51p::sdhc0::Acesr">Acesr</a></dt><dd>ACESR (r) register accessor: Auto CMD Error Status</dd><dt><a class="type" href="type.Acr.html" title="type atsamd51p::sdhc0::Acr">Acr</a></dt><dd>ACR (rw) register accessor: AHB Control</dd><dt><a class="type" href="type.Aesr.html" title="type atsamd51p::sdhc0::Aesr">Aesr</a></dt><dd>AESR (r) register accessor: ADMA Error Status</dd><dt><a class="type" href="type.Apsr.html" title="type atsamd51p::sdhc0::Apsr">Apsr</a></dt><dd>APSR (r) register accessor: Additional Present State Register</dd><dt><a class="type" href="type.Arg1r.html" title="type atsamd51p::sdhc0::Arg1r">Arg1r</a></dt><dd>ARG1R (rw) register accessor: Argument 1</dd><dt><a class="type" href="type.Asar.html" title="type atsamd51p::sdhc0::Asar">Asar</a></dt><dd>ASAR (rw) register accessor: ADMA System Address</dd><dt><a class="type" href="type.Bcr.html" title="type atsamd51p::sdhc0::Bcr">Bcr</a></dt><dd>BCR (rw) register accessor: Block Count</dd><dt><a class="type" href="type.Bdpr.html" title="type atsamd51p::sdhc0::Bdpr">Bdpr</a></dt><dd>BDPR (rw) register accessor: Buffer Data Port</dd><dt><a class="type" href="type.Bgcr.html" title="type atsamd51p::sdhc0::Bgcr">Bgcr</a></dt><dd>BGCR (rw) register accessor: Block Gap Control</dd><dt><a class="type" href="type.BgcrEmmcMode.html" title="type atsamd51p::sdhc0::BgcrEmmcMode">Bgcr<wbr>Emmc<wbr>Mode</a></dt><dd>BGCR_EMMC_MODE (rw) register accessor: Block Gap Control</dd><dt><a class="type" href="type.Bsr.html" title="type atsamd51p::sdhc0::Bsr">Bsr</a></dt><dd>BSR (rw) register accessor: Block Size</dd><dt><a class="type" href="type.Ca0r.html" title="type atsamd51p::sdhc0::Ca0r">Ca0r</a></dt><dd>CA0R (r) register accessor: Capabilities 0</dd><dt><a class="type" href="type.Ca1r.html" title="type atsamd51p::sdhc0::Ca1r">Ca1r</a></dt><dd>CA1R (r) register accessor: Capabilities 1</dd><dt><a class="type" href="type.Cacr.html" title="type atsamd51p::sdhc0::Cacr">Cacr</a></dt><dd>CACR (rw) register accessor: Capabilities Control</dd><dt><a class="type" href="type.Cc2r.html" title="type atsamd51p::sdhc0::Cc2r">Cc2r</a></dt><dd>CC2R (rw) register accessor: Clock Control 2</dd><dt><a class="type" href="type.Ccr.html" title="type atsamd51p::sdhc0::Ccr">Ccr</a></dt><dd>CCR (rw) register accessor: Clock Control</dd><dt><a class="type" href="type.Cr.html" title="type atsamd51p::sdhc0::Cr">Cr</a></dt><dd>CR (rw) register accessor: Command</dd><dt><a class="type" href="type.Dbgr.html" title="type atsamd51p::sdhc0::Dbgr">Dbgr</a></dt><dd>DBGR (rw) register accessor: Debug</dd><dt><a class="type" href="type.Eisier.html" title="type atsamd51p::sdhc0::Eisier">Eisier</a></dt><dd>EISIER (rw) register accessor: Error Interrupt Signal Enable</dd><dt><a class="type" href="type.EisierEmmcMode.html" title="type atsamd51p::sdhc0::EisierEmmcMode">Eisier<wbr>Emmc<wbr>Mode</a></dt><dd>EISIER_EMMC_MODE (rw) register accessor: Error Interrupt Signal Enable</dd><dt><a class="type" href="type.Eister.html" title="type atsamd51p::sdhc0::Eister">Eister</a></dt><dd>EISTER (rw) register accessor: Error Interrupt Status Enable</dd><dt><a class="type" href="type.EisterEmmcMode.html" title="type atsamd51p::sdhc0::EisterEmmcMode">Eister<wbr>Emmc<wbr>Mode</a></dt><dd>EISTER_EMMC_MODE (rw) register accessor: Error Interrupt Status Enable</dd><dt><a class="type" href="type.Eistr.html" title="type atsamd51p::sdhc0::Eistr">Eistr</a></dt><dd>EISTR (rw) register accessor: Error Interrupt Status</dd><dt><a class="type" href="type.EistrEmmcMode.html" title="type atsamd51p::sdhc0::EistrEmmcMode">Eistr<wbr>Emmc<wbr>Mode</a></dt><dd>EISTR_EMMC_MODE (rw) register accessor: Error Interrupt Status</dd><dt><a class="type" href="type.Feraces.html" title="type atsamd51p::sdhc0::Feraces">Feraces</a></dt><dd>FERACES (w) register accessor: Force Event for Auto CMD Error Status</dd><dt><a class="type" href="type.Fereis.html" title="type atsamd51p::sdhc0::Fereis">Fereis</a></dt><dd>FEREIS (w) register accessor: Force Event for Error Interrupt Status</dd><dt><a class="type" href="type.Hc1r.html" title="type atsamd51p::sdhc0::Hc1r">Hc1r</a></dt><dd>HC1R (rw) register accessor: Host Control 1</dd><dt><a class="type" href="type.Hc1rEmmcMode.html" title="type atsamd51p::sdhc0::Hc1rEmmcMode">Hc1r<wbr>Emmc<wbr>Mode</a></dt><dd>HC1R_EMMC_MODE (rw) register accessor: Host Control 1</dd><dt><a class="type" href="type.Hc2r.html" title="type atsamd51p::sdhc0::Hc2r">Hc2r</a></dt><dd>HC2R (rw) register accessor: Host Control 2</dd><dt><a class="type" href="type.Hc2rEmmcMode.html" title="type atsamd51p::sdhc0::Hc2rEmmcMode">Hc2r<wbr>Emmc<wbr>Mode</a></dt><dd>HC2R_EMMC_MODE (rw) register accessor: Host Control 2</dd><dt><a class="type" href="type.Hcvr.html" title="type atsamd51p::sdhc0::Hcvr">Hcvr</a></dt><dd>HCVR (r) register accessor: Host Controller Version</dd><dt><a class="type" href="type.Mc1r.html" title="type atsamd51p::sdhc0::Mc1r">Mc1r</a></dt><dd>MC1R (rw) register accessor: MMC Control 1</dd><dt><a class="type" href="type.Mc2r.html" title="type atsamd51p::sdhc0::Mc2r">Mc2r</a></dt><dd>MC2R (w) register accessor: MMC Control 2</dd><dt><a class="type" href="type.Mccar.html" title="type atsamd51p::sdhc0::Mccar">Mccar</a></dt><dd>MCCAR (r) register accessor: Maximum Current Capabilities</dd><dt><a class="type" href="type.Nisier.html" title="type atsamd51p::sdhc0::Nisier">Nisier</a></dt><dd>NISIER (rw) register accessor: Normal Interrupt Signal Enable</dd><dt><a class="type" href="type.NisierEmmcMode.html" title="type atsamd51p::sdhc0::NisierEmmcMode">Nisier<wbr>Emmc<wbr>Mode</a></dt><dd>NISIER_EMMC_MODE (rw) register accessor: Normal Interrupt Signal Enable</dd><dt><a class="type" href="type.Nister.html" title="type atsamd51p::sdhc0::Nister">Nister</a></dt><dd>NISTER (rw) register accessor: Normal Interrupt Status Enable</dd><dt><a class="type" href="type.NisterEmmcMode.html" title="type atsamd51p::sdhc0::NisterEmmcMode">Nister<wbr>Emmc<wbr>Mode</a></dt><dd>NISTER_EMMC_MODE (rw) register accessor: Normal Interrupt Status Enable</dd><dt><a class="type" href="type.Nistr.html" title="type atsamd51p::sdhc0::Nistr">Nistr</a></dt><dd>NISTR (rw) register accessor: Normal Interrupt Status</dd><dt><a class="type" href="type.NistrEmmcMode.html" title="type atsamd51p::sdhc0::NistrEmmcMode">Nistr<wbr>Emmc<wbr>Mode</a></dt><dd>NISTR_EMMC_MODE (rw) register accessor: Normal Interrupt Status</dd><dt><a class="type" href="type.Pcr.html" title="type atsamd51p::sdhc0::Pcr">Pcr</a></dt><dd>PCR (rw) register accessor: Power Control</dd><dt><a class="type" href="type.Psr.html" title="type atsamd51p::sdhc0::Psr">Psr</a></dt><dd>PSR (r) register accessor: Present State</dd><dt><a class="type" href="type.Pvr.html" title="type atsamd51p::sdhc0::Pvr">Pvr</a></dt><dd>PVR (rw) register accessor: Preset Value n</dd><dt><a class="type" href="type.Rr.html" title="type atsamd51p::sdhc0::Rr">Rr</a></dt><dd>RR (r) register accessor: Response</dd><dt><a class="type" href="type.Sisr.html" title="type atsamd51p::sdhc0::Sisr">Sisr</a></dt><dd>SISR (r) register accessor: Slot Interrupt Status</dd><dt><a class="type" href="type.Srr.html" title="type atsamd51p::sdhc0::Srr">Srr</a></dt><dd>SRR (rw) register accessor: Software Reset</dd><dt><a class="type" href="type.Ssar.html" title="type atsamd51p::sdhc0::Ssar">Ssar</a></dt><dd>SSAR (rw) register accessor: SDMA System Address / Argument 2</dd><dt><a class="type" href="type.SsarCmd23Mode.html" title="type atsamd51p::sdhc0::SsarCmd23Mode">Ssar<wbr>Cmd23<wbr>Mode</a></dt><dd>SSAR_CMD23_MODE (rw) register accessor: SDMA System Address / Argument 2</dd><dt><a class="type" href="type.Tcr.html" title="type atsamd51p::sdhc0::Tcr">Tcr</a></dt><dd>TCR (rw) register accessor: Timeout Control</dd><dt><a class="type" href="type.Tmr.html" title="type atsamd51p::sdhc0::Tmr">Tmr</a></dt><dd>TMR (rw) register accessor: Transfer Mode</dd><dt><a class="type" href="type.Wcr.html" title="type atsamd51p::sdhc0::Wcr">Wcr</a></dt><dd>WCR (rw) register accessor: Wakeup Control</dd></dl></section></div></main></body></html>