Classic Timing Analyzer report for 3C1
Fri May 18 19:56:47 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.496 ns   ; A2   ; O2 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 15.496 ns       ; A2   ; O2 ;
; N/A   ; None              ; 14.993 ns       ; C8   ; O8 ;
; N/A   ; None              ; 14.979 ns       ; EN0  ; O8 ;
; N/A   ; None              ; 14.916 ns       ; EN0  ; O2 ;
; N/A   ; None              ; 14.791 ns       ; EN0  ; O6 ;
; N/A   ; None              ; 14.534 ns       ; B8   ; O8 ;
; N/A   ; None              ; 14.449 ns       ; EN1  ; O8 ;
; N/A   ; None              ; 14.447 ns       ; EN1  ; O4 ;
; N/A   ; None              ; 14.430 ns       ; EN0  ; O3 ;
; N/A   ; None              ; 14.426 ns       ; EN0  ; O4 ;
; N/A   ; None              ; 14.394 ns       ; EN1  ; O2 ;
; N/A   ; None              ; 14.266 ns       ; EN1  ; O6 ;
; N/A   ; None              ; 14.111 ns       ; B6   ; O6 ;
; N/A   ; None              ; 14.097 ns       ; EN0  ; O7 ;
; N/A   ; None              ; 14.058 ns       ; B3   ; O3 ;
; N/A   ; None              ; 13.912 ns       ; EN1  ; O3 ;
; N/A   ; None              ; 13.911 ns       ; B2   ; O2 ;
; N/A   ; None              ; 13.837 ns       ; EN1  ; O5 ;
; N/A   ; None              ; 13.822 ns       ; EN0  ; O5 ;
; N/A   ; None              ; 13.750 ns       ; EN2  ; O4 ;
; N/A   ; None              ; 13.715 ns       ; EN2  ; O8 ;
; N/A   ; None              ; 13.601 ns       ; EN2  ; O2 ;
; N/A   ; None              ; 13.595 ns       ; A8   ; O8 ;
; N/A   ; None              ; 13.593 ns       ; C2   ; O2 ;
; N/A   ; None              ; 13.564 ns       ; EN1  ; O7 ;
; N/A   ; None              ; 13.546 ns       ; C3   ; O3 ;
; N/A   ; None              ; 13.543 ns       ; A7   ; O7 ;
; N/A   ; None              ; 13.482 ns       ; B5   ; O5 ;
; N/A   ; None              ; 13.479 ns       ; EN2  ; O6 ;
; N/A   ; None              ; 13.434 ns       ; A3   ; O3 ;
; N/A   ; None              ; 13.416 ns       ; A6   ; O6 ;
; N/A   ; None              ; 13.141 ns       ; EN2  ; O5 ;
; N/A   ; None              ; 13.120 ns       ; EN2  ; O3 ;
; N/A   ; None              ; 13.095 ns       ; B7   ; O7 ;
; N/A   ; None              ; 12.938 ns       ; C6   ; O6 ;
; N/A   ; None              ; 12.818 ns       ; EN2  ; O7 ;
; N/A   ; None              ; 12.505 ns       ; C5   ; O5 ;
; N/A   ; None              ; 12.228 ns       ; EN0  ; O1 ;
; N/A   ; None              ; 12.214 ns       ; A1   ; O1 ;
; N/A   ; None              ; 12.176 ns       ; C7   ; O7 ;
; N/A   ; None              ; 11.706 ns       ; EN1  ; O1 ;
; N/A   ; None              ; 11.352 ns       ; C1   ; O1 ;
; N/A   ; None              ; 11.237 ns       ; B1   ; O1 ;
; N/A   ; None              ; 10.913 ns       ; EN2  ; O1 ;
; N/A   ; None              ; 9.342 ns        ; A4   ; O4 ;
; N/A   ; None              ; 9.197 ns        ; B4   ; O4 ;
; N/A   ; None              ; 8.346 ns        ; A5   ; O5 ;
; N/A   ; None              ; 8.138 ns        ; C4   ; O4 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri May 18 19:56:47 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 3C1 -c 3C1 --timing_analysis_only
Info: Longest tpd from source pin "A2" to destination pin "O2" is 15.496 ns
    Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_45; Fanout = 1; PIN Node = 'A2'
    Info: 2: + IC(6.770 ns) + CELL(0.544 ns) = 8.238 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 1; COMB Node = 'inst1~6'
    Info: 3: + IC(0.319 ns) + CELL(0.545 ns) = 9.102 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 1; COMB Node = 'inst1'
    Info: 4: + IC(3.348 ns) + CELL(3.046 ns) = 15.496 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'O2'
    Info: Total cell delay = 5.059 ns ( 32.65 % )
    Info: Total interconnect delay = 10.437 ns ( 67.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Fri May 18 19:56:47 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


