{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417569290205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417569290205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 19:14:50 2014 " "Processing started: Tue Dec 02 19:14:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417569290205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417569290205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Amazer -c Amazer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Amazer -c Amazer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417569290205 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417569290507 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "amazer.v(154) " "Verilog HDL information at amazer.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417569290585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "amazer.v 1 1 " "Using design file amazer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Amazer " "Found entity 1: Amazer" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417569290586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1417569290586 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK amazer.v(272) " "Verilog HDL Implicit Net warning at amazer.v(272): created implicit net for \"CLK\"" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417569290586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Amazer " "Elaborating entity \"Amazer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417569290590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rand_seed amazer.v(55) " "Verilog HDL or VHDL warning at amazer.v(55): object \"rand_seed\" assigned a value but never read" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417569290592 "|Amazer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 amazer.v(168) " "Verilog HDL assignment warning at amazer.v(168): truncated value with size 32 to match size of target (8)" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417569290655 "|Amazer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 amazer.v(216) " "Verilog HDL assignment warning at amazer.v(216): truncated value with size 32 to match size of target (8)" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417569290868 "|Amazer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 amazer.v(219) " "Verilog HDL assignment warning at amazer.v(219): truncated value with size 32 to match size of target (8)" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417569290869 "|Amazer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 amazer.v(222) " "Verilog HDL assignment warning at amazer.v(222): truncated value with size 32 to match size of target (8)" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417569290869 "|Amazer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 amazer.v(225) " "Verilog HDL assignment warning at amazer.v(225): truncated value with size 32 to match size of target (8)" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417569290869 "|Amazer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 amazer.v(260) " "Verilog HDL assignment warning at amazer.v(260): truncated value with size 32 to match size of target (6)" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417569290913 "|Amazer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 amazer.v(261) " "Verilog HDL assignment warning at amazer.v(261): truncated value with size 32 to match size of target (6)" {  } { { "amazer.v" "" { Text "C:/Users/labuser/Desktop/CodeGenerated/C5G/Amazer/amazer.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417569290913 "|Amazer"}
