
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/Downloads/AT472-BU-98000-r0p1-00rel0/AT472-BU-98000-r0p1-00rel0/AT472-BU-98000-r0p1-00rel0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Downloads/AT426-BU-98000-r0p0-00rel0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7209 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.273 ; gain = 0.000 ; free physical = 2980 ; free virtual = 7190
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/synth/design_1.vhd:28]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.runs/synth_1/.Xil/Vivado-7157-daniel-X510UAR/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/synth/design_1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.runs/synth_1/.Xil/Vivado-7157-daniel-X510UAR/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_main_0_0' declared at '/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.runs/synth_1/.Xil/Vivado-7157-daniel-X510UAR/realtime/design_1_main_0_0_stub.vhdl:5' bound to instance 'main_0' of component 'design_1_main_0_0' [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/synth/design_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1_main_0_0' [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.runs/synth_1/.Xil/Vivado-7157-daniel-X510UAR/realtime/design_1_main_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_pwmled_0_0' declared at '/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.runs/synth_1/.Xil/Vivado-7157-daniel-X510UAR/realtime/design_1_pwmled_0_0_stub.vhdl:5' bound to instance 'pwmled_0' of component 'design_1_pwmled_0_0' [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/synth/design_1.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_pwmled_0_0' [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.runs/synth_1/.Xil/Vivado-7157-daniel-X510UAR/realtime/design_1_pwmled_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/synth/design_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.000 ; gain = 4.727 ; free physical = 2993 ; free virtual = 7203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.000 ; gain = 4.727 ; free physical = 2992 ; free virtual = 7202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.000 ; gain = 4.727 ; free physical = 2992 ; free virtual = 7202
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/design_1_main_0_0/design_1_main_0_0_in_context.xdc] for cell 'design_1_i/main_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/ip/design_1_main_0_0/design_1_main_0_0/design_1_main_0_0_in_context.xdc] for cell 'design_1_i/main_0'
Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/ip/design_1_pwmled_0_0/design_1_pwmled_0_0/design_1_pwmled_0_0_in_context.xdc] for cell 'design_1_i/pwmled_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/ip/design_1_pwmled_0_0/design_1_pwmled_0_0/design_1_pwmled_0_0_in_context.xdc] for cell 'design_1_i/pwmled_0'
Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/constrs_1/new/pines.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/constrs_1/new/pines.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/constrs_1/new/pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.047 ; gain = 0.000 ; free physical = 2719 ; free virtual = 6929
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.047 ; gain = 0.000 ; free physical = 2719 ; free virtual = 6929
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.047 ; gain = 0.000 ; free physical = 2719 ; free virtual = 6929
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.047 ; gain = 0.000 ; free physical = 2719 ; free virtual = 6929
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2796 ; free virtual = 7005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2796 ; free virtual = 7005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/daniel/Documents/VHDL/ultrasonico/ultrasonico.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/main_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pwmled_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2797 ; free virtual = 7007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2796 ; free virtual = 7006
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2796 ; free virtual = 7007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2668 ; free virtual = 6879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2668 ; free virtual = 6879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2667 ; free virtual = 6878
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2667 ; free virtual = 6878
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2667 ; free virtual = 6878
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2667 ; free virtual = 6878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2667 ; free virtual = 6878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2667 ; free virtual = 6878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2667 ; free virtual = 6878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |design_1_clk_wiz_0_0 |         1|
|2     |design_1_main_0_0    |         1|
|3     |design_1_pwmled_0_0  |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_clk_wiz_0_0_bbox_0 |     1|
|2     |design_1_main_0_0_bbox_1    |     1|
|3     |design_1_pwmled_0_0_bbox_2  |     1|
|4     |IBUF                        |     2|
|5     |OBUF                        |     2|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    16|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2667 ; free virtual = 6878
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.047 ; gain = 4.727 ; free physical = 2724 ; free virtual = 6935
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.047 ; gain = 281.773 ; free physical = 2724 ; free virtual = 6935
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.047 ; gain = 0.000 ; free physical = 2665 ; free virtual = 6876
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1750.047 ; gain = 285.773 ; free physical = 2713 ; free virtual = 6924
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.047 ; gain = 0.000 ; free physical = 2713 ; free virtual = 6924
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/ultrasonico/ultrasonico.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 16:02:11 2019...
