@---------------------------------------------------------------------------------------------------
@
@  ARMPIT SCHEME Version 050
@
@  ARMPIT SCHEME is distributed under The MIT License.

@  Copyright (c) 2006-2012 Hubert Montas

@ Permission is hereby granted, free of charge, to any person obtaining
@ a copy of this software and associated documentation files (the "Software"),
@ to deal in the Software without restriction, including without limitation
@ the rights to use, copy, modify, merge, publish, distribute, sublicense,
@ and/or sell copies of the Software, and to permit persons to whom the
@ Software is furnished to do so, subject to the following conditions:
@
@ The above copyright notice and this permission notice shall be included
@ in all copies or substantial portions of the Software.
@
@ THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
@ OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
@ FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
@ THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
@ OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
@ ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
@ OTHER DEALINGS IN THE SOFTWARE.
@
@---------------------------------------------------------------------------------------------------


usbhwDeviceStatus: @ return device status in rvb
	set	rvb, sv1			@ rvb  <- Device Interrupt Status
	set	pc,  lnk

usbhwReset: @ reset usb hardware
	ldr	rva, =usb_base
usbDS0:	ldr	rvb, =0x8000			@ rvb <- enable, Control endpoint
	str	rvb, [rva, #usb_csr0]
	ldr	rvb, [rva, #usb_csr0]
	eq	rvb, #0x8000
	bne	usbDS0
	ldr	rvb, =0x0F			@ enable USB interrupts (0-3)
	str	rvb, [rva, #usb_ier]
	ldr	rvb, =0xFFFF			@ clear USB interrupts
	str	rvb, [rva, #usb_iclear_dv]
	set	pc,  lnk

usbhwRemoteWakeUp:
	set	pc,  lnk

usbhwEndpointStatus: @ get status of EP whose interrupt is in sv2 into sv3
	ldr	rva, =usb_base
	ldr	sv2, [rva, #usb_istat_ep]	@ sv2 <- Endpoint Interrupt Status (eisr)
	str	sv2, [rva, #usb_iclear_ep]	@ clear the interrupt
	and	rvb, sv2, #0x0F
	cmp	rvb, #2
	addpl	rvb, rvb, #0x04
	and	rvb, rvb, #0x0C
	add	rva, rva, rvb
	ldr	sv3, [rva, #usb_csr0]
	set	pc,  lnk
	
usbhwCIi: @ Control IN interrupt response
	@ write data to Control In Endpoint (write cnt bytes starting at dts to enpoint in env)
	ldr	rva, =usb_base
	eq	cnt, #0
	beq	usbCIZ
	str	sv1, [rva, #usb_iclear_dv]	@ clear USB interrupt register (DEV_INT_CLR = disr)	
	b	wrtEPU	
usbCIZ: ldr	rvb, [rva, #usb_csr0]
usbCIY:	bic	rvb, #0xFF
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0xFF
	bne	usbCIY
	str	sv1, [rva, #usb_iclear_dv]	@ clear USB interrupt register (DEV_INT_CLR = disr)	
	set	pc,  lnk
	
usbhwSetup: @ Control OUT Interrupt, Setup Phase
	@ (eg. section 9.13) uses rva, rvb, env, dts, cnt, returns cnt = count
	@ env <- EPNum, dts <- buffer
	ldr	rva, =usb_base
	set	env, #0
rdSTP1:	eq	env, #8
	ldrbne	rvb, [rva, #usb_fdr0]
	strbne	rvb, [dts, env]
	addne	env, env, #1
	bne	rdSTP1
	ldr	rva, =USB_SETUP_BUFFER
	ldr	rvb, [rva]			@ rvb <- reqtyp(8), request(8), val(16)
	ldr	rva, =usb_base
	tst	rvb, #0x80			@ is direction from device to host (bit 7 set in reqtyp)?
	beq	usbST5
usbST1:	ldr	rvb, [rva, #usb_csr0]
	orr	rvb, rvb, #0x80
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	eq	sv4, rvb
	bne	usbST1
	b	usbST3
usbST5:	ldr	rvb, [rva, #usb_csr0]
	bic	rvb, rvb, #0x80
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	eq	sv4, rvb
	bne	usbST5
usbST3:	ldr	rvb, [rva, #usb_csr0]
	bic	rvb, rvb, #0x04
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	eq	sv4, rvb
	bne	usbST3
	set	pc,  lnk

usbhwStatusOut:	@ Control OUT Interrupt, Status OUT Phase
	b	usbCIi
	
usbhwDGD:	
	eq	cnt, #0
	beq	usbSOx
	@ clear current interrupt
	ldr	rva, =usb_base
	str	sv1, [rva, #usb_iclear_dv]	@ clear USB interrupt register (DEV_INT_CLR = disr)	
	bl	wrtEPU				@ write packet without waiting for or clearing txcomp
	ldr	rva, =USB_SETUP_BUFFER
	ldr	rvb, =0xFF
	str	rvb, [rva]
	b	usbixt

usbSOx:	@ Prepare setup buffer for Status OUT Phase 
	ldr	rva, =USB_SETUP_BUFFER
	ldr	rvb, =0x00
	str	rvb, [rva]
	set	env, #UsbControlOutEP		@ env <- Control OUT EndPoint
	ldr	dts, =USB_DATA			@ dts <- buffer
	bl	rdEP
	b	usbEPx

usbhwClearRxBk:
	ldr	rva, =usb_base
	str	sv1, [rva, #usb_iclear_dv]	@ clear USB interrupt register (DEV_INT_CLR = disr)	
	set	pc,  lnk

usbhwwrtEPA:
	ldr	rva, =usb_base
	str	sv1, [rva, #usb_iclear_dv]	@ clear USB interrupt register (DEV_INT_CLR = disr)	
	b	wrtEPU				@ write data from dts to host, return to point of call
	
usbhwixx:
	b	usbixt
	
usbhwCleariTX: @ clear the txcomp interrupt
	ldr	rva, =usb_base
	ldr	env, [rva, #usb_ibulkin]
	bic	env, #0x01			@ txcomp
	str	env, [rva, #usb_ibulkin]
	set	pc,  lnk

usbhwEGS: @ Get Status of Endpoint in sv5 into rvb
	and	rvb, sv5, #0x0F			@ rvb <- logical endpoint
	ldr	rva, =usb_base
	add	rva, rva, rvb, LSL #2
	ldr	rvb, [rva, #usb_csr0]
	tst	rvb, #0x8000			@ is the selected endpoint enabled (epeds)?
	seteq	rvb, #0				@	if not, rvb <- 0, not enabled
	setne	rvb, #1				@	if so,  rvb <- 1, enabled
	set	pc,  lnk

usbhwSetAddress: @ Set Device to Address in sv5
	@ USB Status IN  exit -- write null packet to   EP 1 (phys, aka 0x80)
	set	env, #UsbControlInEP		@ env <- Control IN EndPoint
	ldr	dts, =USB_DATA			@ dts <- buffer
	set	cnt, #0x00			@ cnt <- 0 bytes to send
	bl	wrtEP				@ write 0 bytes to EP
	ldr	rva, =USB_SETUP_BUFFER		@ rva <- address of setup buffer
	ldr	sv5, [rva]			@ sv5 <- reqtyp(8), request(8), val(16)
	lsr	sv5, sv5, #16			@ sv5 <- address = val(16)	
	orr	rvb, sv5, #0x100		@ rvb <- address ored with Device Enable (0x100)
	ldr	rva, =usb_base
	str	rvb, [rva, #usb_faddr]		@ set address	
	set	rvb, #1
	str	rvb, [rva, #usb_glbstate]	@ set FADDEN bit
	b	usbEPx
	
usbhwDeconfigure: @ Deconfigure the device
	ldr	rva, =usb_base
	ldr	rvb, [rva, #usb_glbstate]
	bic	rvb, rvb, #0x02			@ clear CONFG bit
	str	rvb, [rva, #usb_glbstate]
	@ clear the readbuffer
	ldr	rva, =BUFFER_START
	vcrfi	rva, rva, READ_BF_offset
	set	rvb, #i0
	vcsti	rva, 0, rvb
	@ set uart to generate Rx interrupts
	ldr	rva, =uart0_base
	set	rvb, #1
	str	rvb, [rva, #0x08]		@ US0_IER  <- enable RxRDY interrupt
	@ set default i/o port to uart
	ldr	rvb, =vuart0
	vcsti	glv, 4, rvb			@ default input/output port model
	set	pc,  lnk
	
usbhwConfigure: @ Configure the device
	@ stop uart from generating Rx interrupts (they cause noise on shared READBUFFER)
	ldr	rva, =uart0_base
	set	rvb, #1
	str	rvb, [rva, #0x0c]		@ US0_IDR <- Disable uart0 RxRDY interrupt
	@ clear the readbuffer
	ldr	rva, =BUFFER_START
	vcrfi	rva, rva, READ_BF_offset
	set	rvb, #i0
	vcsti	rva, 0, rvb
	@ configure USB
	ldr	rva, =usb_base
hwcnf1:	ldr	rvb, =0x8700			@ rvb <- enable, interrupt IN endpoint
	str	rvb, [rva, #usb_csr1]
	ldr	sv4, [rva, #usb_csr1]
	eq	sv4, rvb
	bne	hwcnf1
hwcnf2:	ldr	rvb, =0x8200			@ rvb <- enable, bulk OUT endpoint
	str	rvb, [rva, #usb_csr2]
	ldr	sv4, [rva, #usb_csr2]
	eq	sv4, rvb
	bne	hwcnf2
hwcnf3:	ldr	rvb, =0x8600			@ rvb <- enable, bulk IN endpoint
	str	rvb, [rva, #usb_ibulkin]
	ldr	sv4, [rva, #usb_ibulkin]
	eq	sv4, rvb
	bne	hwcnf3
	set	rvb, #0x02
	str	rvb, [rva, #usb_glbstate]	@ set CONFG bit
	@ set default i/o port to usb
	ldr	rvb, =vusb
	vcsti	glv, 4, rvb			@ default input/output port model
	set	pc,  lnk

usbhwUnstallEP:	@ Unstall the EndPoint in sv5, jump to Status IN
	and	rvb, sv5, #0x0F			@ rvb <- logical endpoint
	ldr	rva, =usb_base
	add	rva, rva, rvb, LSL#2
hwuns1:	ldr	rvb, [rva, #usb_csr0]
	bic	rvb, #0x20			@ forcestall
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0x20
	bne	hwuns1
	set	pc,  lnk

usbhwStallEP: @ Stall the EndPoint in sv5
	and	rvb, sv5, #0x0F			@ rvb  <- logical endpoint
	ldr	rva, =usb_base
	add	rva, rva, rvb, LSL#2
usbse0:	ldr	rvb, [rva, #usb_csr0]
	orr	rvb, rvb, #0x20			@ forcestall
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0x20
	beq	usbse0
usbse1:	ldr	rvb, [rva, #usb_csr0]
	tst	rvb, #0x08			@ stallsent
	beq	usbse1
hwst_1:	ldr	rvb, [rva, #usb_csr0]
	bic	rvb, rvb, #0x20			@ forcestall
	bic	rvb, rvb, #0x08			@ stallsent
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0x28
	bne	hwst_1
	set	pc,  lnk

usbStall: @ stall endpoint 1 (phys 1, log 0, aka 0x80)
	ldr	rva, =usb_base
usbSt0:	ldr	rvb, [rva, #usb_csr0]
	orr	rvb, rvb, #0x20			@ forcestall
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0x20
	beq	usbSt0
usbSt1:	ldr	rvb, [rva, #usb_csr0]
	tst	rvb, #0x08			@ stallsent
	beq	usbSt1
hwstl1:	ldr	rvb, [rva, #usb_csr0]
	bic	rvb, #0x20			@ forcestall
	bic	rvb, #0x08			@ stallsent
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0x28
	bne	hwstl1
	b	usbEPx

rdEP:	@ (eg. section 9.13)
	@ on entry:	env <- EPNum, dts <- buffer
	@ uses rva, rvb, env, dts, cnt, returns cnt = count
	ldr	rva, =usb_base			@ rva <- USB base register
	add	rva, rva, env, LSL #2
rdEP0:	ldr	rvb, [rva, #usb_csr0]
	tst	rvb, #0x42			@ rxdatabk0, rxdatabk1
	beq	rdEP0
	lsr	cnt, rvb, #16			@ cnt <- bytecount
	set	env, #0
rdEP1:	eq	env, cnt
	ldrbne	rvb, [rva, #usb_fdr0]
	strbne	rvb, [dts, env]
	addne	env, env, #1
	bne	rdEP1
	ldr	rvb, =usb_base			@ rvb <- USB base register
	sub	env, rva, rvb
	ldr	rvb, [rva, #usb_csr0]
	tst	rvb, #0x02
	setne	env, #0x02
	tst	rvb, #0x40
	orrne	env, env, #0x40
	tst	rvb, #0x01
	orrne	env, env, #0x01
rdEP6:	ldr	rvb, [rva, #usb_csr0]
	bic	rvb, rvb, env			@ rxdatabk0, rxdatabk1, txcomp
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, env
	bne	rdEP6
	set	pc,  lnk

wrtEP:	@ (eg. section 9.14)
	@ on entry:	env <- EPNum, dts <- buffer, cnt <- cnt
	@ uses rva, rvb, env, dts, cnt
	ldr	rva, =usb_base			@ rva <- USB base register
	add	rva, rva, env, LSL #2
wrtEP0:	ldr	rvb, [rva, #usb_csr0]
	tst	rvb, #usb_txrdy			@ txpktrdy
	bne	wrtEP0
	set	env, #0
wrtEP1:	eq	env, cnt
	ldrbne	rvb, [dts, env]			@ rvb <- next data word
	strbne	rvb, [rva, #usb_fdr0]		@ write data to Transmit register
	addne	env, env, #1			@ env <- updated data source address
	bne	wrtEP1
wrtEP6:	ldr	rvb, [rva, #usb_csr0]
	orr	rvb, rvb, #usb_txrdy		@ txpktrdy
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0x10
	beq	wrtEP6
wrtEP2:	ldr	rvb, [rva, #usb_csr0]
	tst	rvb, #0x01			@ txcomp
	beq	wrtEP2
wrtEP7:	ldr	rvb, [rva, #usb_csr0]
	bic	rvb, rvb, #0x01			@ txcomp
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0x01
	bne	wrtEP7
	set	pc,  lnk			@ return

wrtEPU:	@ (eg. section 9.14)
	@ on entry:	env <- EPNum, dts <- buffer, cnt <- cnt
	@ uses rva, rvb, env, dts, cnt
	ldr	rva, =usb_base			@ rva <- USB base register
	add	rva, rva, env,  LSL #2
wrtEU1:	ldr	rvb, [rva, #usb_csr0]
	bic	rvb, rvb, #0x01			@ txcomp
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0x01
	bne	wrtEU1
	set	env,  #0
wrtEU3:	eq	env,  cnt
	ldrbne	rvb, [dts, env]			@ rvb <- next data byte
	strbne	rvb, [rva, #usb_fdr0]		@ write data to Transmit register
	addne	env, env,  #1			@ env <- updated data source address
	bne	wrtEU3
wrtEU4:	ldr	rvb, [rva, #usb_csr0]
	orr	rvb, rvb, #0x10			@ txpktrdy
	str	rvb, [rva, #usb_csr0]
	ldr	sv4, [rva, #usb_csr0]
	tst	sv4, #0x10
	beq	wrtEU4
	set	pc,  lnk

usbhwr:	@ write writebuffer to USB Bulk IN endpoint 5 (phys 5, log 2, aka 0x82) (eg. section 9.14)
	@ on entry:	sv5 <- USB Write Buffer
	@ on entry:	rvb <- number of bytes to send
	@ modifies:	sv3, rva, rvb, rvc
	@ write data packet to send
	ldr	rva, =usb_base			@ rva <- USB base register
	lsl	rvb, rvb, #2
	orr	sv3, rvb, #i0
	add	sv3, sv3, #32
	set	rvc, #i0
	add	rvc, rvc, #32
usbwr1:	eq	rvc, sv3
	ldrbne	rvb, [sv5, rvc, LSR #2]		@ rvb <- next data byte
	strbne	rvb, [rva, #usb_fdr3]		@ write data to Transmit register
	addne	rvc, rvc, #4			@ rvc <- updated offset to data source address
	bne	usbwr1
	ldr	rvb, [rva, #usb_ibulkin]
	orr	rvb, rvb, #usb_txrdy		@ txpktrdy
	str	rvb, [rva, #usb_ibulkin]
	b	usbwcn				@ return

