

================================================================
== Vitis HLS Report for 'fp2div2_503_Pipeline_VITIS_LOOP_78_1212'
================================================================
* Date:           Tue May 20 14:35:05 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1  |       18|       18|         4|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    686|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|    105|    -|
|Register         |        -|    -|     346|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     410|    799|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503_1_U  |fp2div2_503_Pipeline_VITIS_LOOP_78_1_p503_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                         |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_173_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln79_fu_208_p2          |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_203_p2           |         +|   0|  0|  71|          64|          64|
    |and_ln79_1_fu_251_p2        |       and|   0|  0|  64|          64|          64|
    |and_ln79_fu_189_p2          |       and|   0|  0|  64|          64|          64|
    |icmp_ln78_fu_134_p2         |      icmp|   0|  0|  13|           4|           5|
    |or_ln79_1_fu_261_p2         |        or|   0|  0|  64|          64|          64|
    |or_ln79_fu_221_p2           |        or|   0|  0|  64|          64|          64|
    |select_ln79_fu_181_p3       |    select|   0|  0|  64|           1|          64|
    |sext_ln75_1_cast_fu_118_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_1_fu_217_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln79_2_fu_234_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_3_fu_256_p2        |       xor|   0|  0|  64|          64|          64|
    |xor_ln79_fu_213_p2          |       xor|   0|  0|  64|          64|          64|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 686|         588|         652|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    4|          8|
    |c_0_address0_local                |  14|          3|    3|          9|
    |c_1_address0_local                |  14|          3|    3|          9|
    |carry_reg_107                     |   9|          2|    1|          2|
    |i_241_fu_58                       |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 105|         23|   20|         47|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln79_reg_336                  |  64|   0|   64|          0|
    |and_ln79_reg_322                  |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_0_addr_reg_297                  |   2|   0|    3|          1|
    |c_0_addr_reg_297_pp0_iter1_reg    |   2|   0|    3|          1|
    |c_1_addr_reg_302                  |   2|   0|    3|          1|
    |c_1_addr_reg_302_pp0_iter1_reg    |   2|   0|    3|          1|
    |carry_reg_107                     |   1|   0|    1|          0|
    |i_241_fu_58                       |   4|   0|    4|          0|
    |i_reg_287                         |   4|   0|    4|          0|
    |icmp_ln78_reg_293                 |   1|   0|    1|          0|
    |icmp_ln78_reg_293_pp0_iter1_reg   |   1|   0|    1|          0|
    |select_ln79_reg_316               |  64|   0|   64|          0|
    |sext_ln75_1_cast_reg_282          |  64|   0|   64|          0|
    |tempReg_reg_328                   |  64|   0|   64|          0|
    |trunc_ln78_reg_312                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 346|   0|  350|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1212|  return value|
|c_0_address0  |  out|    3|   ap_memory|                                      c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                                      c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|                                      c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|                                      c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|                                      c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                                      c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|                                      c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|                                      c_1|         array|
|sext_ln75_1   |   in|    1|     ap_none|                              sext_ln75_1|        scalar|
+--------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_241 = alloca i32 1" [src/generic/fp_generic.c:74->src/fpx.c:126]   --->   Operation 7 'alloca' 'i_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln75_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln75_1"   --->   Operation 8 'read' 'sext_ln75_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.99ns)   --->   "%sext_ln75_1_cast = select i1 %sext_ln75_1_read, i64 18446744073709551615, i64 0"   --->   Operation 9 'select' 'sext_ln75_1_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 0, i4 %i_241" [src/generic/fp_generic.c:74->src/fpx.c:126]   --->   Operation 10 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i31"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_241" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln78 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 13 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc.i31.split, void %for.inc.i.i41.preheader.exitStub" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 14 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i4 %i" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 15 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 16 'partselect' 'tmp_s' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1018_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %tmp_s" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 17 'bitconcatenate' 'tmp_1018_cast' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i3 %tmp_1018_cast" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 18 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln79" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 19 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln79" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 20 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 21 'load' 'c_0_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 22 'load' 'c_1_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i3 %trunc_ln78_1" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 23 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p503_1_addr = getelementptr i64 %p503_1, i32 0, i32 %zext_ln79_2" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 24 'getelementptr' 'p503_1_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%p503_1_load = load i3 %p503_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 25 'load' 'p503_1_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln78 = add i4 %i, i4 1" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 26 'add' 'add_ln78' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i4 %i" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 27 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 28 'load' 'c_0_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 29 'load' 'c_1_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (1.48ns)   --->   "%select_ln79 = select i1 %trunc_ln78, i64 %c_1_load, i64 %c_0_load" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 30 'select' 'select_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503_1_load = load i3 %p503_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 31 'load' 'p503_1_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 32 [1/1] (0.99ns)   --->   "%and_ln79 = and i64 %p503_1_load, i64 %sext_ln75_1_cast" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 32 'and' 'and_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %trunc_ln78, void %arrayidx7.i155312.case.0, void %arrayidx7.i155312.case.1" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 33 'br' 'br_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 %add_ln78, i4 %i_241" [src/generic/fp_generic.c:74->src/fpx.c:126]   --->   Operation 34 'store' 'store_ln74' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %arrayidx7.i155312.exit" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 35 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:74->src/fpx.c:126]   --->   Operation 36 'specpipeline' 'specpipeline_ln74' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:74->src/fpx.c:126]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 38 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i1 %carry" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 39 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.52ns)   --->   "%tempReg = add i64 %select_ln79, i64 %zext_ln79_1" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 40 'add' 'tempReg' <Predicate = (!icmp_ln78)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (3.52ns)   --->   "%add_ln79 = add i64 %and_ln79, i64 %tempReg" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 41 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 42 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln79 = store i64 %add_ln79, i3 %c_0_addr" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 42 'store' 'store_ln79' <Predicate = (!icmp_ln78 & !trunc_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx7.i155312.exit" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 43 'br' 'br_ln79' <Predicate = (!icmp_ln78 & !trunc_ln78)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln79 = store i64 %add_ln79, i3 %c_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 44 'store' 'store_ln79' <Predicate = (!icmp_ln78 & trunc_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx7.i155312.exit" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 45 'br' 'br_ln79' <Predicate = (!icmp_ln78 & trunc_ln78)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%xor_ln79 = xor i64 %add_ln79, i64 %tempReg" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 46 'xor' 'xor_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%xor_ln79_1 = xor i64 %and_ln79, i64 %tempReg" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 47 'xor' 'xor_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%or_ln79 = or i64 %xor_ln79, i64 %xor_ln79_1" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 48 'or' 'or_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 49 'bitselect' 'bit_sel1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%xor_ln79_2 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 50 'xor' 'xor_ln79_2' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%trunc_ln79 = trunc i64 %tempReg" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 51 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%xor_ln79_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln79_2, i63 %trunc_ln79" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 52 'bitconcatenate' 'xor_ln79_6' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%and_ln79_1 = and i64 %xor_ln79_6, i64 %select_ln79" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 53 'and' 'and_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln79_3 = xor i64 %or_ln79, i64 %add_ln79" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 54 'xor' 'xor_ln79_3' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln79_1 = or i64 %xor_ln79_3, i64 %and_ln79_1" [src/generic/fp_generic.c:79->src/fpx.c:126]   --->   Operation 55 'or' 'or_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln79_1, i32 63" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 56 'bitselect' 'tmp' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc.i31" [src/generic/fp_generic.c:78->src/fpx.c:126]   --->   Operation 57 'br' 'br_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sext_ln75_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_241                  (alloca           ) [ 01100]
sext_ln75_1_read       (read             ) [ 00000]
sext_ln75_1_cast       (select           ) [ 00100]
store_ln74             (store            ) [ 00000]
br_ln0                 (br               ) [ 01111]
i                      (load             ) [ 00100]
icmp_ln78              (icmp             ) [ 01111]
br_ln78                (br               ) [ 00000]
trunc_ln78_1           (trunc            ) [ 00000]
tmp_s                  (partselect       ) [ 00000]
tmp_1018_cast          (bitconcatenate   ) [ 00000]
zext_ln79              (zext             ) [ 00000]
c_0_addr               (getelementptr    ) [ 01111]
c_1_addr               (getelementptr    ) [ 01111]
zext_ln79_2            (zext             ) [ 00000]
p503_1_addr            (getelementptr    ) [ 00100]
add_ln78               (add              ) [ 00000]
trunc_ln78             (trunc            ) [ 01111]
c_0_load               (load             ) [ 00000]
c_1_load               (load             ) [ 00000]
select_ln79            (select           ) [ 01111]
p503_1_load            (load             ) [ 00000]
and_ln79               (and              ) [ 01111]
br_ln79                (br               ) [ 00000]
store_ln74             (store            ) [ 00000]
carry                  (phi              ) [ 01110]
specpipeline_ln74      (specpipeline     ) [ 00000]
speclooptripcount_ln74 (speclooptripcount) [ 00000]
specloopname_ln78      (specloopname     ) [ 00000]
zext_ln79_1            (zext             ) [ 00000]
tempReg                (add              ) [ 00101]
add_ln79               (add              ) [ 00101]
store_ln79             (store            ) [ 00000]
br_ln79                (br               ) [ 00000]
store_ln79             (store            ) [ 00000]
br_ln79                (br               ) [ 00000]
xor_ln79               (xor              ) [ 00000]
xor_ln79_1             (xor              ) [ 00000]
or_ln79                (or               ) [ 00000]
bit_sel1               (bitselect        ) [ 00000]
xor_ln79_2             (xor              ) [ 00000]
trunc_ln79             (trunc            ) [ 00000]
xor_ln79_6             (bitconcatenate   ) [ 00000]
and_ln79_1             (and              ) [ 00000]
xor_ln79_3             (xor              ) [ 00000]
or_ln79_1              (or               ) [ 00000]
tmp                    (bitselect        ) [ 01111]
br_ln78                (br               ) [ 01111]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln75_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_95"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_241_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_241/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln75_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="c_0_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="c_1_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="1"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_0_load/1 store_ln79/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="1"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_1_load/1 store_ln79/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p503_1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503_1_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503_1_load/1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="carry_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="2"/>
<pin id="109" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="carry_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="2"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln75_1_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sext_ln75_1_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln74_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln78_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln78_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="3" slack="0"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_1018_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="2" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1018_cast/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln79_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln79_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln78_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln78_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="select_ln79_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="64" slack="0"/>
<pin id="185" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="and_ln79_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="1"/>
<pin id="192" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln74_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="1"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln79_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tempReg_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln79_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln79_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="0" index="1" bw="64" slack="1"/>
<pin id="216" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln79_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="2"/>
<pin id="219" dir="0" index="1" bw="64" slack="1"/>
<pin id="220" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_ln79_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bit_sel1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="1"/>
<pin id="230" dir="0" index="2" bw="7" slack="0"/>
<pin id="231" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xor_ln79_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79_2/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln79_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xor_ln79_6_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="63" slack="0"/>
<pin id="247" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln79_6/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="and_ln79_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="2"/>
<pin id="254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79_1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xor_ln79_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="1"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79_3/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="or_ln79_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_1/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_241_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_241 "/>
</bind>
</comp>

<comp id="282" class="1005" name="sext_ln75_1_cast_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_1_cast "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="293" class="1005" name="icmp_ln78_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="297" class="1005" name="c_0_addr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="1"/>
<pin id="299" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="c_1_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="1"/>
<pin id="304" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="p503_1_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503_1_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="trunc_ln78_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="316" class="1005" name="select_ln79_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="322" class="1005" name="and_ln79_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="and_ln79 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tempReg_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="336" class="1005" name="add_ln79_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="68" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="75" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="62" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="131" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="144" pin="4"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="171"><net_src comp="140" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="88" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="82" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="101" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="173" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="111" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="234" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="221" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="251" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="58" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="285"><net_src comp="118" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="290"><net_src comp="131" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="296"><net_src comp="134" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="68" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="305"><net_src comp="75" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="310"><net_src comp="94" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="315"><net_src comp="178" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="181" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="325"><net_src comp="189" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="331"><net_src comp="203" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="339"><net_src comp="208" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="347"><net_src comp="267" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {4 }
	Port: c_1 | {4 }
	Port: p503_1 | {}
 - Input state : 
	Port: fp2div2_503_Pipeline_VITIS_LOOP_78_1212 : c_0 | {1 2 }
	Port: fp2div2_503_Pipeline_VITIS_LOOP_78_1212 : c_1 | {1 2 }
	Port: fp2div2_503_Pipeline_VITIS_LOOP_78_1212 : sext_ln75_1 | {1 }
	Port: fp2div2_503_Pipeline_VITIS_LOOP_78_1212 : p503_1 | {1 2 }
  - Chain level:
	State 1
		store_ln74 : 1
		i : 1
		icmp_ln78 : 2
		br_ln78 : 3
		trunc_ln78_1 : 2
		tmp_s : 2
		tmp_1018_cast : 3
		zext_ln79 : 4
		c_0_addr : 5
		c_1_addr : 5
		c_0_load : 6
		c_1_load : 6
		zext_ln79_2 : 3
		p503_1_addr : 4
		p503_1_load : 5
	State 2
		select_ln79 : 1
		and_ln79 : 1
		br_ln79 : 1
		store_ln74 : 1
	State 3
		zext_ln79_1 : 1
		tempReg : 2
		add_ln79 : 3
	State 4
		xor_ln79_2 : 1
		xor_ln79_6 : 1
		and_ln79_1 : 2
		or_ln79_1 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       xor_ln79_fu_213       |    0    |    64   |
|    xor   |      xor_ln79_1_fu_217      |    0    |    64   |
|          |      xor_ln79_2_fu_234      |    0    |    2    |
|          |      xor_ln79_3_fu_256      |    0    |    64   |
|----------|-----------------------------|---------|---------|
|          |       add_ln78_fu_173       |    0    |    13   |
|    add   |        tempReg_fu_203       |    0    |    71   |
|          |       add_ln79_fu_208       |    0    |    71   |
|----------|-----------------------------|---------|---------|
|  select  |   sext_ln75_1_cast_fu_118   |    0    |    64   |
|          |      select_ln79_fu_181     |    0    |    64   |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln79_fu_189       |    0    |    64   |
|          |      and_ln79_1_fu_251      |    0    |    64   |
|----------|-----------------------------|---------|---------|
|    or    |        or_ln79_fu_221       |    0    |    64   |
|          |       or_ln79_1_fu_261      |    0    |    64   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln78_fu_134      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln75_1_read_read_fu_62 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln78_1_fu_140     |    0    |    0    |
|   trunc  |      trunc_ln78_fu_178      |    0    |    0    |
|          |      trunc_ln79_fu_240      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_s_fu_144        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|     tmp_1018_cast_fu_154    |    0    |    0    |
|          |      xor_ln79_6_fu_243      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln79_fu_162      |    0    |    0    |
|   zext   |      zext_ln79_2_fu_168     |    0    |    0    |
|          |      zext_ln79_1_fu_199     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|       bit_sel1_fu_227       |    0    |    0    |
|          |          tmp_fu_267         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   746   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln79_reg_336    |   64   |
|    and_ln79_reg_322    |   64   |
|    c_0_addr_reg_297    |    3   |
|    c_1_addr_reg_302    |    3   |
|      carry_reg_107     |    1   |
|      i_241_reg_275     |    4   |
|        i_reg_287       |    4   |
|    icmp_ln78_reg_293   |    1   |
|   p503_1_addr_reg_307  |    3   |
|   select_ln79_reg_316  |   64   |
|sext_ln75_1_cast_reg_282|   64   |
|     tempReg_reg_328    |   64   |
|       tmp_reg_344      |    1   |
|   trunc_ln78_reg_312   |    1   |
+------------------------+--------+
|          Total         |   341  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_82 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|  grp_access_fu_88 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_101 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   18   ||  4.764  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   746  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   341  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   341  |   773  |
+-----------+--------+--------+--------+
