<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3d9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9310.71 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5516.22 --|
|-- Mem Ch  2: Reads (MB/s):  9333.49 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5454.07 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9333.49 --||-- NODE 1 Mem Read (MB/s) :  9310.71 --|
|-- NODE 0 Mem Write(MB/s) :  5454.07 --||-- NODE 1 Mem Write(MB/s) :  5516.22 --|
|-- NODE 0 P. Write (T/s):     149343 --||-- NODE 1 P. Write (T/s):     153650 --|
|-- NODE 0 Memory (MB/s):    14787.56 --||-- NODE 1 Memory (MB/s):    14826.93 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18644.19                --|
            |--                System Write Throughput(MB/s):      10970.29                --|
            |--               System Memory Throughput(MB/s):      29614.48                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     102 M        96      17 M   124 M    476 K     0     638 K
 1     101 M        24      17 M   122 M    476 K     0     623 K
-----------------------------------------------------------------------
 *     204 M       120      35 M   246 M    953 K     0    1261 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.27        Core1: 44.33        
Core2: 39.22        Core3: 48.55        
Core4: 45.02        Core5: 43.64        
Core6: 62.17        Core7: 47.17        
Core8: 35.53        Core9: 47.07        
Core10: 47.07        Core11: 45.35        
Core12: 36.63        Core13: 60.21        
Core14: 44.92        Core15: 40.55        
Core16: 54.68        Core17: 75.38        
Core18: 49.94        Core19: 38.83        
Core20: 46.80        Core21: 44.90        
Core22: 43.52        Core23: 33.39        
Core24: 46.10        Core25: 41.50        
Core26: 37.27        Core27: 36.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.72
Socket1: 43.25
DDR read Latency(ns)
Socket0: 194.14
Socket1: 194.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.73        Core1: 43.72        
Core2: 39.23        Core3: 46.99        
Core4: 44.88        Core5: 44.15        
Core6: 63.56        Core7: 48.07        
Core8: 35.94        Core9: 46.18        
Core10: 41.45        Core11: 45.93        
Core12: 33.74        Core13: 59.08        
Core14: 45.53        Core15: 40.04        
Core16: 53.00        Core17: 73.38        
Core18: 49.61        Core19: 37.53        
Core20: 46.80        Core21: 44.20        
Core22: 48.13        Core23: 27.76        
Core24: 49.34        Core25: 40.79        
Core26: 37.73        Core27: 35.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.05
Socket1: 42.89
DDR read Latency(ns)
Socket0: 195.33
Socket1: 194.86
irq_total: 264051.616567359
cpu_total: 29.45
cpu_0: 45.78
cpu_1: 47.18
cpu_2: 14.55
cpu_3: 15.22
cpu_4: 45.38
cpu_5: 41.33
cpu_6: 0.40
cpu_7: 46.71
cpu_8: 46.84
cpu_9: 12.23
cpu_10: 7.51
cpu_11: 45.91
cpu_12: 51.89
cpu_13: 0.53
cpu_14: 52.09
cpu_15: 39.67
cpu_16: 0.53
cpu_17: 0.13
cpu_18: 42.59
cpu_19: 49.77
cpu_20: 6.98
cpu_21: 46.38
cpu_22: 39.73
cpu_23: 13.36
cpu_24: 6.25
cpu_25: 43.92
cpu_26: 48.11
cpu_27: 13.75
enp130s0f0_tx_packets: 357341
enp130s0f1_tx_packets: 357087
enp4s0f0_tx_packets: 357374
enp4s0f1_tx_packets: 362426
Total_tx_packets: 1434228
enp130s0f0_rx_bytes: 2420282
enp130s0f1_rx_bytes: 2718096
enp4s0f0_rx_bytes: 2063324
enp4s0f1_rx_bytes: 2582639
Total_rx_bytes: 9784341
enp130s0f0_rx_packets: 36670
enp130s0f1_rx_packets: 41183
enp4s0f0_rx_packets: 31262
enp4s0f1_rx_packets: 39130
Total_rx_packets: 148245
enp130s0f0_tx_bytes_phy: 3222429695
enp130s0f1_tx_bytes_phy: 3220285904
enp4s0f0_tx_bytes_phy: 3222722899
enp4s0f1_tx_bytes_phy: 3268437738
Total_tx_bytes_phy: 12933876236
enp130s0f0_rx_packets_phy: 36670
enp130s0f1_rx_packets_phy: 41184
enp4s0f0_rx_packets_phy: 31261
enp4s0f1_rx_packets_phy: 39131
Total_rx_packets_phy: 148246
enp130s0f0_tx_bytes: 3221072316
enp130s0f1_tx_bytes: 3218790455
enp4s0f0_tx_bytes: 3221378127
enp4s0f1_tx_bytes: 3266908983
Total_tx_bytes: 12928149881
enp130s0f0_tx_packets_phy: 357333
enp130s0f1_tx_packets_phy: 357095
enp4s0f0_tx_packets_phy: 357365
enp4s0f1_tx_packets_phy: 362434
Total_tx_packets_phy: 1434227
enp130s0f0_rx_bytes_phy: 2566919
enp130s0f1_rx_bytes_phy: 2882917
enp4s0f0_rx_bytes_phy: 2188328
enp4s0f1_rx_bytes_phy: 2739213
Total_rx_bytes_phy: 10377377


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.07        Core1: 44.41        
Core2: 39.04        Core3: 46.82        
Core4: 44.80        Core5: 42.97        
Core6: 60.48        Core7: 48.74        
Core8: 35.47        Core9: 46.93        
Core10: 46.12        Core11: 45.32        
Core12: 34.56        Core13: 50.87        
Core14: 46.25        Core15: 39.43        
Core16: 40.09        Core17: 72.28        
Core18: 49.84        Core19: 39.02        
Core20: 48.51        Core21: 46.01        
Core22: 46.22        Core23: 28.40        
Core24: 46.17        Core25: 42.33        
Core26: 38.36        Core27: 29.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.34
Socket1: 43.32
DDR read Latency(ns)
Socket0: 194.15
Socket1: 196.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.56        Core1: 44.25        
Core2: 37.43        Core3: 48.35        
Core4: 44.50        Core5: 43.72        
Core6: 58.03        Core7: 49.59        
Core8: 33.11        Core9: 46.46        
Core10: 46.50        Core11: 44.92        
Core12: 39.40        Core13: 44.94        
Core14: 42.70        Core15: 42.46        
Core16: 48.97        Core17: 82.95        
Core18: 51.07        Core19: 40.58        
Core20: 48.14        Core21: 44.46        
Core22: 48.45        Core23: 29.27        
Core24: 46.04        Core25: 42.02        
Core26: 42.30        Core27: 30.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.71
Socket1: 43.77
DDR read Latency(ns)
Socket0: 193.42
Socket1: 198.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.34        Core1: 42.94        
Core2: 37.91        Core3: 48.04        
Core4: 42.59        Core5: 43.94        
Core6: 60.45        Core7: 47.44        
Core8: 33.77        Core9: 46.59        
Core10: 45.83        Core11: 45.38        
Core12: 40.19        Core13: 60.54        
Core14: 44.05        Core15: 45.94        
Core16: 43.95        Core17: 70.33        
Core18: 46.67        Core19: 38.63        
Core20: 45.72        Core21: 45.47        
Core22: 47.06        Core23: 28.34        
Core24: 48.66        Core25: 41.76        
Core26: 42.37        Core27: 33.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.73
Socket1: 43.69
DDR read Latency(ns)
Socket0: 192.25
Socket1: 196.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.38        Core1: 44.89        
Core2: 37.98        Core3: 47.54        
Core4: 42.09        Core5: 44.88        
Core6: 63.17        Core7: 48.42        
Core8: 36.19        Core9: 46.65        
Core10: 45.63        Core11: 45.23        
Core12: 36.76        Core13: 60.54        
Core14: 45.41        Core15: 45.42        
Core16: 48.99        Core17: 70.07        
Core18: 49.34        Core19: 38.56        
Core20: 46.78        Core21: 45.09        
Core22: 46.23        Core23: 29.06        
Core24: 47.85        Core25: 41.54        
Core26: 38.60        Core27: 30.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 41.19
Socket1: 43.96
DDR read Latency(ns)
Socket0: 194.76
Socket1: 196.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1655
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418550538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418556082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209283928; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209283928; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209345263; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209345263; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007797487; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5221586; Consumed Joules: 318.70; Watts: 53.05; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1539534; Consumed DRAM Joules: 23.55; DRAM Watts: 3.92
S1P0; QPIClocks: 14418608810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418616414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209381778; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209381778; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209325950; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209325950; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007835909; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5175433; Consumed Joules: 315.88; Watts: 52.59; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1645649; Consumed DRAM Joules: 25.18; DRAM Watts: 4.19
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.16   0.44    0.95      30 M     39 M    0.23    0.34    0.04    0.06     4144     5677       63     65
   1    1     0.07   0.14   0.50    1.02      31 M     40 M    0.23    0.33    0.04    0.06     4648     4087       74     62
   2    0     0.08   0.66   0.12    0.60    2454 K   3971 K    0.38    0.46    0.00    0.00      168      119       90     64
   3    1     0.08   0.62   0.13    0.61    3916 K   4824 K    0.19    0.39    0.01    0.01      168      173      152     62
   4    0     0.05   0.12   0.43    0.94      33 M     41 M    0.20    0.31    0.06    0.08     3976     6003       89     65
   5    1     0.07   0.18   0.38    0.87      31 M     39 M    0.21    0.33    0.05    0.06     3696     3838        6     62
   6    0     0.00   0.29   0.00    0.60     167 K    260 K    0.36    0.09    0.01    0.02      280       16        4     65
   7    1     0.07   0.13   0.49    1.01      34 M     42 M    0.19    0.30    0.05    0.06     4368     4339       86     61
   8    0     0.10   0.19   0.53    1.07      30 M     41 M    0.25    0.35    0.03    0.04     5264     5768       65     64
   9    1     0.06   0.64   0.09    0.60    3276 K   5280 K    0.38    0.28    0.01    0.01        0      106      102     61
  10    0     0.03   0.50   0.06    0.60    1675 K   3238 K    0.48    0.25    0.01    0.01      112       95       17     63
  11    1     0.06   0.13   0.47    0.98      33 M     41 M    0.20    0.31    0.06    0.07     4760     4053       45     61
  12    0     0.13   0.20   0.64    1.19      31 M     43 M    0.26    0.36    0.02    0.03     5488     5883      316     64
  13    1     0.00   0.33   0.00    0.60      85 K    134 K    0.37    0.16    0.01    0.02      112       10        2     62
  14    0     0.10   0.16   0.60    1.14      35 M     45 M    0.22    0.31    0.04    0.05     3304     5848      152     64
  15    1     0.03   0.10   0.32    0.79      28 M     34 M    0.18    0.34    0.09    0.11     3920     3827        5     62
  16    0     0.00   0.31   0.00    0.60     146 K    233 K    0.37    0.15    0.01    0.02        0       16        1     65
  17    1     0.00   0.23   0.00    0.60      41 K     59 K    0.31    0.09    0.02    0.03       56        4        0     62
  18    0     0.03   0.08   0.38    0.87      34 M     40 M    0.16    0.29    0.11    0.13     4424     6513       13     65
  19    1     0.09   0.16   0.56    1.09      30 M     41 M    0.26    0.31    0.03    0.05     4592     4027      136     62
  20    0     0.03   0.49   0.06    0.60    2213 K   3674 K    0.40    0.21    0.01    0.01       56       38       36     66
  21    1     0.07   0.14   0.47    0.98      33 M     42 M    0.22    0.31    0.05    0.06     2968     4120      148     62
  22    0     0.03   0.09   0.32    0.81      33 M     39 M    0.16    0.29    0.11    0.13     5768     5945       61     66
  23    1     0.08   0.62   0.13    0.60    3264 K   4087 K    0.20    0.49    0.00    0.01      168       77       79     63
  24    0     0.04   0.63   0.07    0.60    2349 K   2633 K    0.11    0.28    0.01    0.01       56       32      194     66
  25    1     0.06   0.15   0.43    0.93      31 M     40 M    0.22    0.33    0.05    0.06     3920     4052        2     62
  26    0     0.10   0.19   0.54    1.07      31 M     42 M    0.25    0.34    0.03    0.04     3640     6428       11     64
  27    1     0.08   0.62   0.13    0.60    2940 K   3788 K    0.22    0.48    0.00    0.00      336       70       99     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.19   0.30    0.97     270 M    347 M    0.22    0.32    0.03    0.04    36680    48381     1112     58
 SKT    1     0.06   0.20   0.29    0.90     267 M    340 M    0.21    0.32    0.03    0.04    33712    32783      936     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.19   0.30    0.93     538 M    688 M    0.22    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   83 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.75 %

 C1 core residency: 45.10 %; C3 core residency: 3.56 %; C6 core residency: 19.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.87 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    18%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.63    27.55     266.07      19.64         292.33
 SKT   1    46.79    27.68     264.32      20.98         297.01
---------------------------------------------------------------------------------------------------------------
       *    93.42    55.23     530.39      40.62         294.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",

	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_NAME = "he_IL.UTF-8",
 ($Format:%ci ID=%h$)	LANG = "en_US.UTF-8"


 This utility measures memory bandwidth per channel or per DIMM rank in real-time
    are supported and installed on your system.

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 83e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9435.30 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5551.68 --|
|-- Mem Ch  2: Reads (MB/s):  9383.15 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5606.36 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9383.15 --||-- NODE 1 Mem Read (MB/s) :  9435.30 --|
|-- NODE 0 Mem Write(MB/s) :  5606.36 --||-- NODE 1 Mem Write(MB/s) :  5551.68 --|
|-- NODE 0 P. Write (T/s):     151477 --||-- NODE 1 P. Write (T/s):     158596 --|
|-- NODE 0 Memory (MB/s):    14989.50 --||-- NODE 1 Memory (MB/s):    14986.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18818.44                --|
            |--                System Write Throughput(MB/s):      11158.04                --|
            |--               System Memory Throughput(MB/s):      29976.48                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 916
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     105 M       168      17 M   131 M    467 K     0     638 K
 1     104 M        12      18 M   128 M    457 K     0     655 K
-----------------------------------------------------------------------
 *     210 M       180      36 M   259 M    925 K     0    1294 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.90        Core1: 39.67        
Core2: 42.18        Core3: 50.26        
Core4: 42.87        Core5: 31.74        
Core6: 38.61        Core7: 44.70        
Core8: 35.91        Core9: 38.88        
Core10: 38.48        Core11: 45.29        
Core12: 34.48        Core13: 58.01        
Core14: 43.29        Core15: 35.34        
Core16: 56.84        Core17: 51.38        
Core18: 40.73        Core19: 40.85        
Core20: 48.53        Core21: 44.77        
Core22: 41.86        Core23: 31.49        
Core24: 51.83        Core25: 39.01        
Core26: 40.56        Core27: 37.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.68
Socket1: 39.95
DDR read Latency(ns)
Socket0: 189.85
Socket1: 188.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.04        Core1: 40.29        
Core2: 39.54        Core3: 45.62        
Core4: 44.41        Core5: 29.29        
Core6: 38.38        Core7: 48.72        
Core8: 35.92        Core9: 39.25        
Core10: 38.97        Core11: 44.90        
Core12: 34.05        Core13: 58.40        
Core14: 41.75        Core15: 35.41        
Core16: 42.58        Core17: 49.97        
Core18: 40.66        Core19: 41.50        
Core20: 47.61        Core21: 41.75        
Core22: 43.20        Core23: 30.80        
Core24: 47.83        Core25: 41.07        
Core26: 39.91        Core27: 34.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.28
Socket1: 40.02
DDR read Latency(ns)
Socket0: 189.87
Socket1: 188.49
irq_total: 278515.283921641
cpu_total: 29.01
cpu_0: 45.18
cpu_1: 45.25
cpu_2: 6.98
cpu_3: 7.24
cpu_4: 42.59
cpu_5: 47.44
cpu_6: 7.77
cpu_7: 45.25
cpu_8: 49.24
cpu_9: 6.38
cpu_10: 7.84
cpu_11: 40.80
cpu_12: 50.83
cpu_13: 0.20
cpu_14: 43.72
cpu_15: 39.60
cpu_16: 0.40
cpu_17: 11.89
cpu_18: 45.85
cpu_19: 43.85
cpu_20: 12.09
cpu_21: 39.93
cpu_22: 42.92
cpu_23: 19.67
cpu_24: 6.84
cpu_25: 44.65
cpu_26: 43.72
cpu_27: 14.22
enp130s0f0_rx_packets_phy: 30256
enp130s0f1_rx_packets_phy: 40480
enp4s0f0_rx_packets_phy: 41454
enp4s0f1_rx_packets_phy: 22594
Total_rx_packets_phy: 134784
enp130s0f0_tx_packets_phy: 366339
enp130s0f1_tx_packets_phy: 366409
enp4s0f0_tx_packets_phy: 369267
enp4s0f1_tx_packets_phy: 373725
Total_tx_packets_phy: 1475740
enp130s0f0_rx_bytes: 1996922
enp130s0f1_rx_bytes: 2671637
enp4s0f0_rx_bytes: 2735865
enp4s0f1_rx_bytes: 1491702
Total_rx_bytes: 8896126
enp130s0f0_rx_packets: 30256
enp130s0f1_rx_packets: 40479
enp4s0f0_rx_packets: 41452
enp4s0f1_rx_packets: 22601
Total_rx_packets: 134788
enp130s0f0_tx_bytes_phy: 3303649049
enp130s0f1_tx_bytes_phy: 3304277012
enp4s0f0_tx_bytes_phy: 3330054384
enp4s0f1_tx_bytes_phy: 3370260313
Total_tx_bytes_phy: 13308240758
enp130s0f0_tx_bytes: 3302134117
enp130s0f1_tx_bytes: 3302845514
enp4s0f0_tx_bytes: 3328540180
enp4s0f1_tx_bytes: 3368725882
Total_tx_bytes: 13302245693
enp130s0f0_rx_bytes_phy: 2117947
enp130s0f1_rx_bytes_phy: 2833615
enp4s0f0_rx_bytes_phy: 2901798
enp4s0f1_rx_bytes_phy: 1581653
Total_rx_bytes_phy: 9435013
enp130s0f0_tx_packets: 366333
enp130s0f1_tx_packets: 366412
enp4s0f0_tx_packets: 369263
enp4s0f1_tx_packets: 373721
Total_tx_packets: 1475729


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.62        Core1: 38.67        
Core2: 40.22        Core3: 46.57        
Core4: 42.97        Core5: 31.58        
Core6: 39.24        Core7: 49.92        
Core8: 36.91        Core9: 38.35        
Core10: 39.27        Core11: 46.75        
Core12: 33.97        Core13: 55.12        
Core14: 42.51        Core15: 34.50        
Core16: 54.99        Core17: 50.82        
Core18: 42.66        Core19: 43.83        
Core20: 47.85        Core21: 44.06        
Core22: 44.36        Core23: 29.37        
Core24: 47.86        Core25: 41.98        
Core26: 40.91        Core27: 31.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.31
Socket1: 40.94
DDR read Latency(ns)
Socket0: 192.46
Socket1: 192.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.24        Core1: 43.59        
Core2: 38.55        Core3: 45.89        
Core4: 47.21        Core5: 27.95        
Core6: 36.68        Core7: 46.63        
Core8: 35.59        Core9: 38.41        
Core10: 39.61        Core11: 46.19        
Core12: 34.23        Core13: 55.45        
Core14: 41.29        Core15: 35.37        
Core16: 50.71        Core17: 49.65        
Core18: 41.17        Core19: 43.29        
Core20: 42.34        Core21: 44.00        
Core22: 41.95        Core23: 29.43        
Core24: 52.38        Core25: 39.33        
Core26: 39.13        Core27: 30.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.02
Socket1: 40.14
DDR read Latency(ns)
Socket0: 189.55
Socket1: 189.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.67        Core1: 39.04        
Core2: 40.27        Core3: 50.11        
Core4: 41.80        Core5: 32.49        
Core6: 38.88        Core7: 47.55        
Core8: 37.64        Core9: 38.79        
Core10: 39.85        Core11: 46.47        
Core12: 35.71        Core13: 62.69        
Core14: 42.92        Core15: 35.91        
Core16: 69.01        Core17: 50.92        
Core18: 41.37        Core19: 42.05        
Core20: 48.47        Core21: 43.45        
Core22: 43.48        Core23: 29.55        
Core24: 49.38        Core25: 40.58        
Core26: 40.88        Core27: 34.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.33
Socket1: 40.62
DDR read Latency(ns)
Socket0: 191.93
Socket1: 189.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.50        Core1: 37.45        
Core2: 40.36        Core3: 47.69        
Core4: 42.56        Core5: 32.61        
Core6: 38.55        Core7: 49.35        
Core8: 36.71        Core9: 38.38        
Core10: 38.84        Core11: 44.68        
Core12: 34.74        Core13: 59.42        
Core14: 41.66        Core15: 35.48        
Core16: 58.98        Core17: 50.62        
Core18: 43.01        Core19: 41.21        
Core20: 49.34        Core21: 44.24        
Core22: 42.84        Core23: 29.29        
Core24: 48.15        Core25: 41.19        
Core26: 40.57        Core27: 30.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.31
Socket1: 40.38
DDR read Latency(ns)
Socket0: 193.20
Socket1: 190.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2745
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426258646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426278374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213144696; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213144696; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213245575; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213245575; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011043055; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5273008; Consumed Joules: 321.84; Watts: 53.54; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1546531; Consumed DRAM Joules: 23.66; DRAM Watts: 3.94
S1P0; QPIClocks: 14426381262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426389214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213308155; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213308155; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213212680; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213212680; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011112278; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5084255; Consumed Joules: 310.32; Watts: 51.63; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1645653; Consumed DRAM Joules: 25.18; DRAM Watts: 4.19
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b8b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.16   0.44    0.94      31 M     41 M    0.22    0.34    0.04    0.06     4536     5413       83     65
   1    1     0.09   0.20   0.46    0.97      32 M     42 M    0.23    0.33    0.04    0.05     3976     3948       46     62
   2    0     0.05   0.64   0.07    0.60    1440 K   2191 K    0.34    0.27    0.00    0.00       56       65        3     65
   3    1     0.04   0.61   0.07    0.61    2270 K   2702 K    0.16    0.23    0.01    0.01      280      147       83     62
   4    0     0.06   0.14   0.39    0.87      33 M     41 M    0.20    0.32    0.06    0.08     4480     5568       79     65
   5    1     0.12   0.22   0.53    1.05      30 M     41 M    0.28    0.37    0.03    0.04     4648     4394        7     62
   6    0     0.05   0.65   0.07    0.60    1558 K   3542 K    0.56    0.32    0.00    0.01       56       77        4     64
   7    1     0.07   0.15   0.45    0.96      35 M     43 M    0.18    0.30    0.05    0.06     4312     4221       72     61
   8    0     0.11   0.19   0.58    1.12      31 M     42 M    0.26    0.36    0.03    0.04     4592     5621       32     65
   9    1     0.03   0.56   0.06    0.60    1466 K   3258 K    0.55    0.23    0.00    0.01       56      108        3     62
  10    0     0.04   0.64   0.07    0.60    1571 K   3569 K    0.56    0.30    0.00    0.01       56       72        6     63
  11    1     0.03   0.09   0.35    0.83      34 M     40 M    0.16    0.31    0.11    0.13     3304     4120        3     62
  12    0     0.12   0.19   0.63    1.18      31 M     42 M    0.26    0.36    0.03    0.04     4984     5592      297     64
  13    1     0.00   0.31   0.00    0.60      48 K     68 K    0.30    0.12    0.01    0.02        0       13        1     62
  14    0     0.06   0.14   0.41    0.90      33 M     42 M    0.20    0.31    0.06    0.07     4592     5410       38     65
  15    1     0.04   0.12   0.32    0.79      27 M     35 M    0.21    0.36    0.08    0.10     3696     4070        0     62
  16    0     0.00   0.52   0.01    0.60     209 K    305 K    0.31    0.30    0.01    0.01        0       15        1     65
  17    1     0.05   0.56   0.09    0.60    4028 K   5701 K    0.29    0.28    0.01    0.01      168       91      202     62
  18    0     0.06   0.13   0.45    0.95      34 M     43 M    0.20    0.30    0.06    0.08     3136     5988      227     65
  19    1     0.06   0.14   0.40    0.89      31 M     40 M    0.21    0.32    0.05    0.07     5096     4206      127     63
  20    0     0.05   0.56   0.09    0.60    4419 K   5872 K    0.25    0.27    0.01    0.01      224       12      113     65
  21    1     0.03   0.11   0.32    0.79      32 M     39 M    0.17    0.32    0.10    0.12     3192     4190        6     63
  22    0     0.05   0.13   0.40    0.90      34 M     42 M    0.19    0.30    0.07    0.08     4928     5483      117     65
  23    1     0.11   0.64   0.17    0.60    3868 K   5691 K    0.32    0.54    0.00    0.01      112      112       57     64
  24    0     0.04   0.60   0.07    0.61    2210 K   2550 K    0.13    0.21    0.01    0.01        0       31      181     65
  25    1     0.07   0.18   0.41    0.91      30 M     40 M    0.23    0.33    0.04    0.05     5320     4277       86     62
  26    0     0.07   0.16   0.43    0.95      33 M     41 M    0.21    0.32    0.05    0.06     4648     6145       66     64
  27    1     0.08   0.64   0.13    0.60    3161 K   4061 K    0.22    0.44    0.00    0.00      672      140       34     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.20   0.29    0.93     275 M    356 M    0.23    0.33    0.03    0.04    36288    45492     1247     58
 SKT    1     0.06   0.22   0.27    0.85     270 M    345 M    0.22    0.34    0.03    0.04    34832    34037      727     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.28    0.89     546 M    701 M    0.22    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   78 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.64 %

 C1 core residency: 50.45 %; C3 core residency: 5.47 %; C6 core residency: 12.44 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.28 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.48 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   74 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    47.07    28.11     269.78      19.74         287.69
 SKT   1    47.10    27.88     258.93      21.01         284.17
---------------------------------------------------------------------------------------------------------------
       *    94.17    55.99     528.71      40.75         285.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c72
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9331.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5448.79 --|
|-- Mem Ch  2: Reads (MB/s):  9189.47 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5551.35 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9189.47 --||-- NODE 1 Mem Read (MB/s) :  9331.45 --|
|-- NODE 0 Mem Write(MB/s) :  5551.35 --||-- NODE 1 Mem Write(MB/s) :  5448.79 --|
|-- NODE 0 P. Write (T/s):     148342 --||-- NODE 1 P. Write (T/s):     157173 --|
|-- NODE 0 Memory (MB/s):    14740.82 --||-- NODE 1 Memory (MB/s):    14780.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18520.92                --|
            |--                System Write Throughput(MB/s):      11000.14                --|
            |--               System Memory Throughput(MB/s):      29521.07                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: d49
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     106 M        12      16 M   124 M    371 K   372     635 K
 1     104 M         0      17 M   126 M    437 K     0     663 K
-----------------------------------------------------------------------
 *     211 M        12      33 M   251 M    809 K   372    1299 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.89        Core1: 37.09        
Core2: 43.18        Core3: 51.35        
Core4: 40.07        Core5: 38.69        
Core6: 66.83        Core7: 42.82        
Core8: 35.04        Core9: 64.57        
Core10: 62.45        Core11: 44.73        
Core12: 36.44        Core13: 68.24        
Core14: 41.24        Core15: 40.02        
Core16: 54.02        Core17: 47.51        
Core18: 43.53        Core19: 43.56        
Core20: 51.74        Core21: 41.14        
Core22: 42.40        Core23: 38.19        
Core24: 45.28        Core25: 43.55        
Core26: 40.08        Core27: 36.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.55
Socket1: 41.34
DDR read Latency(ns)
Socket0: 189.65
Socket1: 186.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.36        Core1: 36.43        
Core2: 43.99        Core3: 52.16        
Core4: 40.78        Core5: 38.04        
Core6: 60.33        Core7: 40.77        
Core8: 35.23        Core9: 58.40        
Core10: 66.05        Core11: 43.17        
Core12: 36.30        Core13: 57.85        
Core14: 40.43        Core15: 38.74        
Core16: 54.03        Core17: 48.41        
Core18: 45.04        Core19: 41.96        
Core20: 48.01        Core21: 39.26        
Core22: 40.98        Core23: 38.66        
Core24: 45.16        Core25: 41.65        
Core26: 39.31        Core27: 32.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.52
Socket1: 39.93
DDR read Latency(ns)
Socket0: 191.80
Socket1: 183.36
irq_total: 265866.967588675
cpu_total: 28.66
cpu_0: 49.04
cpu_1: 46.98
cpu_2: 16.81
cpu_3: 7.71
cpu_4: 39.93
cpu_5: 47.38
cpu_6: 0.47
cpu_7: 44.92
cpu_8: 49.90
cpu_9: 0.27
cpu_10: 0.13
cpu_11: 40.86
cpu_12: 48.64
cpu_13: 0.20
cpu_14: 41.93
cpu_15: 42.06
cpu_16: 6.78
cpu_17: 8.17
cpu_18: 43.72
cpu_19: 43.99
cpu_20: 0.53
cpu_21: 45.85
cpu_22: 40.86
cpu_23: 20.53
cpu_24: 14.22
cpu_25: 39.07
cpu_26: 47.31
cpu_27: 14.42
enp130s0f0_tx_bytes_phy: 3280433932
enp130s0f1_tx_bytes_phy: 3281298803
enp4s0f0_tx_bytes_phy: 3308598906
enp4s0f1_tx_bytes_phy: 3354809166
Total_tx_bytes_phy: 13225140807
enp130s0f0_tx_packets: 363776
enp130s0f1_tx_packets: 363855
enp4s0f0_tx_packets: 366890
enp4s0f1_tx_packets: 371998
Total_tx_packets: 1466519
enp130s0f0_tx_packets_phy: 363765
enp130s0f1_tx_packets_phy: 363861
enp4s0f0_tx_packets_phy: 366888
enp4s0f1_tx_packets_phy: 372012
Total_tx_packets_phy: 1466526
enp130s0f0_rx_packets_phy: 28318
enp130s0f1_rx_packets_phy: 34618
enp4s0f0_rx_packets_phy: 27573
enp4s0f1_rx_packets_phy: 20786
Total_rx_packets_phy: 111295
enp130s0f0_rx_bytes: 1869100
enp130s0f1_rx_bytes: 2284707
enp4s0f0_rx_bytes: 1819917
enp4s0f1_rx_bytes: 1372084
Total_rx_bytes: 7345808
enp130s0f0_rx_packets: 28319
enp130s0f1_rx_packets: 34616
enp4s0f0_rx_packets: 27574
enp4s0f1_rx_packets: 20789
Total_rx_packets: 111298
enp130s0f0_rx_bytes_phy: 1982300
enp130s0f1_rx_bytes_phy: 2423282
enp4s0f0_rx_bytes_phy: 1930155
enp4s0f1_rx_bytes_phy: 1455032
Total_rx_bytes_phy: 7790769
enp130s0f0_tx_bytes: 3279084847
enp130s0f1_tx_bytes: 3279794859
enp4s0f0_tx_bytes: 3307153128
enp4s0f1_tx_bytes: 3353194773
Total_tx_bytes: 13219227607


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.13        Core1: 36.75        
Core2: 42.45        Core3: 47.27        
Core4: 40.41        Core5: 39.98        
Core6: 73.27        Core7: 42.02        
Core8: 35.09        Core9: 59.40        
Core10: 57.40        Core11: 44.40        
Core12: 36.88        Core13: 48.94        
Core14: 40.79        Core15: 40.05        
Core16: 50.12        Core17: 48.37        
Core18: 44.11        Core19: 42.61        
Core20: 60.62        Core21: 40.44        
Core22: 43.55        Core23: 38.10        
Core24: 45.78        Core25: 42.57        
Core26: 38.52        Core27: 33.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.73
Socket1: 40.99
DDR read Latency(ns)
Socket0: 193.36
Socket1: 186.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.23        Core1: 36.04        
Core2: 43.58        Core3: 49.77        
Core4: 41.45        Core5: 39.13        
Core6: 63.15        Core7: 42.40        
Core8: 35.99        Core9: 59.54        
Core10: 76.39        Core11: 43.85        
Core12: 36.51        Core13: 64.61        
Core14: 40.85        Core15: 39.13        
Core16: 52.49        Core17: 48.15        
Core18: 44.87        Core19: 41.64        
Core20: 43.62        Core21: 40.46        
Core22: 42.57        Core23: 35.64        
Core24: 43.27        Core25: 40.51        
Core26: 38.84        Core27: 31.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.69
Socket1: 40.23
DDR read Latency(ns)
Socket0: 192.31
Socket1: 185.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.10        Core1: 37.51        
Core2: 42.72        Core3: 48.93        
Core4: 40.60        Core5: 39.19        
Core6: 59.39        Core7: 43.58        
Core8: 35.51        Core9: 64.89        
Core10: 62.40        Core11: 45.19        
Core12: 37.06        Core13: 76.80        
Core14: 40.78        Core15: 40.96        
Core16: 52.57        Core17: 48.49        
Core18: 43.67        Core19: 42.79        
Core20: 43.25        Core21: 42.18        
Core22: 41.87        Core23: 36.03        
Core24: 44.93        Core25: 42.47        
Core26: 39.07        Core27: 35.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.66
Socket1: 41.57
DDR read Latency(ns)
Socket0: 191.25
Socket1: 187.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.99        Core1: 37.12        
Core2: 43.38        Core3: 47.87        
Core4: 39.65        Core5: 38.65        
Core6: 56.98        Core7: 43.32        
Core8: 36.98        Core9: 66.78        
Core10: 62.82        Core11: 44.40        
Core12: 36.21        Core13: 53.97        
Core14: 40.15        Core15: 39.69        
Core16: 55.33        Core17: 49.42        
Core18: 44.44        Core19: 43.70        
Core20: 60.52        Core21: 40.80        
Core22: 41.93        Core23: 36.03        
Core24: 44.96        Core25: 41.77        
Core26: 39.31        Core27: 30.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.70
Socket1: 40.97
DDR read Latency(ns)
Socket0: 191.39
Socket1: 186.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3822
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421705718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421728022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210871126; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210871126; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210952051; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210952051; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009308300; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5142056; Consumed Joules: 313.85; Watts: 52.24; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1533506; Consumed DRAM Joules: 23.46; DRAM Watts: 3.91
S1P0; QPIClocks: 14422234170; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422243222; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211220395; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211220395; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211147492; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211147492; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009393321; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5097747; Consumed Joules: 311.14; Watts: 51.79; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1633356; Consumed DRAM Joules: 24.99; DRAM Watts: 4.16
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: fcd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.19   0.58    1.12      33 M     43 M    0.24    0.34    0.03    0.04     5152     5234      116     65
   1    1     0.10   0.20   0.52    1.05      32 M     43 M    0.25    0.36    0.03    0.04     4536     4575       46     62
   2    0     0.09   0.64   0.14    0.60    4462 K   5911 K    0.24    0.42    0.00    0.01      224      164      119     65
   3    1     0.05   0.59   0.08    0.60    2444 K   2911 K    0.16    0.27    0.01    0.01      168      157       84     62
   4    0     0.03   0.11   0.31    0.78      31 M     38 M    0.18    0.33    0.09    0.11     4984     5236       33     66
   5    1     0.10   0.19   0.52    1.05      33 M     43 M    0.23    0.34    0.03    0.04     3808     3931      166     62
   6    0     0.00   0.21   0.00    0.60     149 K    263 K    0.43    0.08    0.02    0.03        0       13        1     65
   7    1     0.07   0.16   0.46    0.98      34 M     43 M    0.20    0.32    0.05    0.06     4200     4156       95     62
   8    0     0.11   0.18   0.62    1.19      31 M     42 M    0.25    0.36    0.03    0.04     3976     5436       57     64
   9    1     0.00   0.31   0.00    0.60      72 K    114 K    0.37    0.12    0.01    0.02        0        4        0     62
  10    0     0.00   0.23   0.00    0.60      51 K     78 K    0.34    0.10    0.02    0.03        0        0        1     64
  11    1     0.03   0.10   0.34    0.82      33 M     40 M    0.16    0.31    0.10    0.12     4200     4365        2     61
  12    0     0.10   0.18   0.57    1.13      31 M     41 M    0.24    0.35    0.03    0.04     5040     5345      232     64
  13    1     0.00   0.37   0.00    0.60      50 K     77 K    0.34    0.18    0.01    0.01        0       12        0     62
  14    0     0.04   0.10   0.37    0.86      32 M     39 M    0.18    0.32    0.09    0.11     3920     5252       10     65
  15    1     0.06   0.16   0.37    0.84      29 M     38 M    0.23    0.34    0.05    0.07     4200     4010       10     61
  16    0     0.03   0.51   0.05    0.60    2545 K   3326 K    0.24    0.21    0.01    0.01        0       16       58     65
  17    1     0.04   0.54   0.07    0.60    2468 K   4228 K    0.42    0.23    0.01    0.01      448       62      126     62
  18    0     0.06   0.14   0.41    0.91      33 M     41 M    0.20    0.30    0.06    0.07     3304     5438       30     65
  19    1     0.06   0.13   0.42    0.92      33 M     42 M    0.21    0.32    0.06    0.07     4200     4563      165     62
  20    0     0.01   0.57   0.01    0.60     279 K    403 K    0.31    0.31    0.00    0.01      112       35        0     66
  21    1     0.09   0.20   0.46    0.98      32 M     43 M    0.24    0.33    0.03    0.05     5320     4280       16     62
  22    0     0.03   0.10   0.35    0.85      32 M     40 M    0.18    0.31    0.10    0.12     5096     5175       35     65
  23    1     0.11   0.59   0.18    0.61    4709 K   6203 K    0.24    0.50    0.00    0.01      280       47      190     63
  24    0     0.07   0.60   0.12    0.60    4276 K   5096 K    0.16    0.38    0.01    0.01        0       48      176     66
  25    1     0.03   0.10   0.31    0.78      31 M     38 M    0.18    0.33    0.10    0.12     4200     4318        2     63
  26    0     0.10   0.19   0.52    1.06      33 M     42 M    0.23    0.34    0.03    0.04     4760     5892       31     65
  27    1     0.08   0.62   0.14    0.61    2827 K   3707 K    0.24    0.45    0.00    0.00      392       36       93     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.19   0.29    0.95     271 M    345 M    0.22    0.33    0.03    0.04    36568    43284      899     58
 SKT    1     0.06   0.21   0.28    0.88     273 M    349 M    0.22    0.33    0.03    0.04    35952    34516      995     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.28    0.91     545 M    695 M    0.22    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.07 %

 C1 core residency: 43.08 %; C3 core residency: 3.01 %; C6 core residency: 22.84 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.07 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   75 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.36    27.92     263.01      19.67         287.86
 SKT   1    46.89    27.26     261.02      20.87         285.86
---------------------------------------------------------------------------------------------------------------
       *    93.25    55.18     524.04      40.54         286.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10cf
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9221.04 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5415.48 --|
|-- Mem Ch  2: Reads (MB/s):  9083.78 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5444.16 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9083.78 --||-- NODE 1 Mem Read (MB/s) :  9221.04 --|
|-- NODE 0 Mem Write(MB/s) :  5444.16 --||-- NODE 1 Mem Write(MB/s) :  5415.48 --|
|-- NODE 0 P. Write (T/s):     148066 --||-- NODE 1 P. Write (T/s):     153916 --|
|-- NODE 0 Memory (MB/s):    14527.94 --||-- NODE 1 Memory (MB/s):    14636.52 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18304.82                --|
            |--                System Write Throughput(MB/s):      10859.63                --|
            |--               System Memory Throughput(MB/s):      29164.46                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11a6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     103 M        12      16 M   125 M    445 K     0     588 K
 1     101 M         0      18 M   123 M    433 K     0     585 K
-----------------------------------------------------------------------
 *     204 M        12      34 M   248 M    879 K     0    1174 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.71        Core1: 45.18        
Core2: 43.13        Core3: 53.40        
Core4: 35.17        Core5: 36.89        
Core6: 41.36        Core7: 44.49        
Core8: 37.08        Core9: 50.34        
Core10: 54.25        Core11: 45.45        
Core12: 36.36        Core13: 72.88        
Core14: 40.04        Core15: 42.35        
Core16: 41.67        Core17: 66.25        
Core18: 44.99        Core19: 39.59        
Core20: 38.40        Core21: 44.27        
Core22: 42.02        Core23: 40.42        
Core24: 56.25        Core25: 41.84        
Core26: 40.63        Core27: 27.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.35
Socket1: 42.31
DDR read Latency(ns)
Socket0: 188.18
Socket1: 191.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.72        Core1: 44.07        
Core2: 42.23        Core3: 49.29        
Core4: 35.87        Core5: 37.17        
Core6: 42.70        Core7: 45.43        
Core8: 35.63        Core9: 50.35        
Core10: 62.00        Core11: 45.14        
Core12: 35.48        Core13: 69.88        
Core14: 38.59        Core15: 43.36        
Core16: 42.87        Core17: 71.72        
Core18: 43.97        Core19: 40.95        
Core20: 47.24        Core21: 42.94        
Core22: 43.50        Core23: 40.39        
Core24: 54.30        Core25: 41.23        
Core26: 40.13        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.94
Socket1: 42.38
DDR read Latency(ns)
Socket0: 188.41
Socket1: 192.74
irq_total: 252477.028926201
cpu_total: 28.39
cpu_0: 54.95
cpu_1: 43.72
cpu_2: 11.69
cpu_3: 7.64
cpu_4: 39.34
cpu_5: 46.38
cpu_6: 5.98
cpu_7: 54.49
cpu_8: 47.38
cpu_9: 6.71
cpu_10: 0.27
cpu_11: 40.93
cpu_12: 50.10
cpu_13: 0.20
cpu_14: 44.25
cpu_15: 38.07
cpu_16: 6.51
cpu_17: 0.20
cpu_18: 40.27
cpu_19: 39.47
cpu_20: 1.66
cpu_21: 39.07
cpu_22: 39.73
cpu_23: 29.97
cpu_24: 6.58
cpu_25: 42.59
cpu_26: 43.06
cpu_27: 13.69
enp130s0f0_tx_packets: 357262
enp130s0f1_tx_packets: 357278
enp4s0f0_tx_packets: 358451
enp4s0f1_tx_packets: 362970
Total_tx_packets: 1435961
enp130s0f0_rx_packets_phy: 28251
enp130s0f1_rx_packets_phy: 39803
enp4s0f0_rx_packets_phy: 26610
enp4s0f1_rx_packets_phy: 23487
Total_rx_packets_phy: 118151
enp130s0f0_rx_packets: 28252
enp130s0f1_rx_packets: 39797
enp4s0f0_rx_packets: 26603
enp4s0f1_rx_packets: 23492
Total_rx_packets: 118144
enp130s0f0_rx_bytes_phy: 1977570
enp130s0f1_rx_bytes_phy: 2786203
enp4s0f0_rx_bytes_phy: 1862685
enp4s0f1_rx_bytes_phy: 1644143
Total_rx_bytes_phy: 8270601
enp130s0f0_tx_bytes_phy: 3221611753
enp130s0f1_tx_bytes_phy: 3222020074
enp4s0f0_tx_bytes_phy: 3232513574
enp4s0f1_tx_bytes_phy: 3273348203
Total_tx_bytes_phy: 12949493604
enp130s0f0_rx_bytes: 1864667
enp130s0f1_rx_bytes: 2626659
enp4s0f0_rx_bytes: 1755861
enp4s0f1_rx_bytes: 1550481
Total_rx_bytes: 7797668
enp130s0f0_tx_bytes: 3220365338
enp130s0f1_tx_bytes: 3220511281
enp4s0f0_tx_bytes: 3231086170
enp4s0f1_tx_bytes: 3271819030
Total_tx_bytes: 12943781819
enp130s0f0_tx_packets_phy: 357242
enp130s0f1_tx_packets_phy: 357287
enp4s0f0_tx_packets_phy: 358451
enp4s0f1_tx_packets_phy: 362979
Total_tx_packets_phy: 1435959


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.22        Core1: 48.38        
Core2: 41.69        Core3: 48.10        
Core4: 31.15        Core5: 34.27        
Core6: 40.40        Core7: 45.19        
Core8: 38.46        Core9: 50.42        
Core10: 74.80        Core11: 44.19        
Core12: 37.37        Core13: 51.90        
Core14: 39.23        Core15: 41.30        
Core16: 41.16        Core17: 66.49        
Core18: 46.37        Core19: 43.92        
Core20: 29.06        Core21: 42.89        
Core22: 43.63        Core23: 39.22        
Core24: 51.21        Core25: 40.04        
Core26: 41.50        Core27: 29.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.86
Socket1: 42.18
DDR read Latency(ns)
Socket0: 192.77
Socket1: 192.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.11        Core1: 46.92        
Core2: 34.34        Core3: 48.90        
Core4: 32.15        Core5: 35.24        
Core6: 40.03        Core7: 45.64        
Core8: 36.74        Core9: 51.23        
Core10: 59.82        Core11: 45.17        
Core12: 35.81        Core13: 69.13        
Core14: 39.78        Core15: 44.04        
Core16: 41.17        Core17: 71.65        
Core18: 44.79        Core19: 39.50        
Core20: 51.74        Core21: 43.41        
Core22: 42.69        Core23: 40.47        
Core24: 56.44        Core25: 41.07        
Core26: 40.30        Core27: 34.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.03
Socket1: 42.48
DDR read Latency(ns)
Socket0: 190.81
Socket1: 193.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.50        Core1: 44.40        
Core2: 41.53        Core3: 49.37        
Core4: 36.05        Core5: 36.07        
Core6: 40.48        Core7: 45.79        
Core8: 35.99        Core9: 50.36        
Core10: 64.26        Core11: 46.74        
Core12: 35.39        Core13: 70.61        
Core14: 39.98        Core15: 45.06        
Core16: 42.98        Core17: 67.67        
Core18: 43.89        Core19: 40.79        
Core20: 43.69        Core21: 43.22        
Core22: 43.00        Core23: 40.56        
Core24: 56.40        Core25: 42.53        
Core26: 40.03        Core27: 31.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.05
Socket1: 42.89
DDR read Latency(ns)
Socket0: 188.45
Socket1: 193.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.39        Core1: 44.79        
Core2: 42.24        Core3: 49.97        
Core4: 35.21        Core5: 35.99        
Core6: 40.81        Core7: 45.34        
Core8: 36.32        Core9: 51.73        
Core10: 64.81        Core11: 44.66        
Core12: 35.32        Core13: 70.06        
Core14: 40.28        Core15: 42.97        
Core16: 43.19        Core17: 70.17        
Core18: 44.19        Core19: 38.15        
Core20: 50.06        Core21: 43.02        
Core22: 41.20        Core23: 40.72        
Core24: 53.55        Core25: 40.61        
Core26: 41.22        Core27: 31.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.11
Socket1: 41.86
DDR read Latency(ns)
Socket0: 189.51
Socket1: 192.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4934
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420458262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420482114; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210246971; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210246971; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210329971; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210329971; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008610499; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5127358; Consumed Joules: 312.95; Watts: 52.10; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1523346; Consumed DRAM Joules: 23.31; DRAM Watts: 3.88
S1P0; QPIClocks: 14420618938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420633634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210383166; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210383166; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210330059; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210330059; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008687067; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5000164; Consumed Joules: 305.19; Watts: 50.81; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1631293; Consumed DRAM Joules: 24.96; DRAM Watts: 4.15
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1427
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.20   0.67    1.20      36 M     47 M    0.23    0.34    0.03    0.04     4424     5393      349     65
   1    1     0.07   0.16   0.42    0.93      32 M     40 M    0.21    0.33    0.05    0.06     4928     4223       32     62
   2    0     0.07   0.66   0.11    0.60    2337 K   3298 K    0.29    0.45    0.00    0.00      560      117       40     64
   3    1     0.04   0.58   0.08    0.60    2317 K   2733 K    0.15    0.28    0.01    0.01        0      148       94     62
   4    0     0.03   0.11   0.30    0.78      30 M     37 M    0.19    0.36    0.09    0.11     5320     6054        5     65
   5    1     0.09   0.19   0.48    1.01      31 M     41 M    0.24    0.35    0.03    0.04     4200     4186        4     62
   6    0     0.03   0.53   0.05    0.60    1388 K   2902 K    0.52    0.28    0.01    0.01      112       97       14     64
   7    1     0.12   0.19   0.66    1.20      36 M     47 M    0.22    0.30    0.03    0.04     4368     4622      284     61
   8    0     0.10   0.19   0.55    1.10      31 M     41 M    0.25    0.36    0.03    0.04     4032     5991       98     64
   9    1     0.02   0.42   0.06    0.60    2076 K   3719 K    0.44    0.16    0.01    0.02      168       47       85     62
  10    0     0.00   0.23   0.00    0.60      85 K    138 K    0.38    0.09    0.02    0.03        0        3        2     64
  11    1     0.03   0.09   0.35    0.83      32 M     39 M    0.17    0.32    0.10    0.12     4424     4399       26     62
  12    0     0.12   0.19   0.62    1.19      32 M     43 M    0.24    0.36    0.03    0.04     4704     5619      387     64
  13    1     0.00   0.36   0.00    0.60      54 K     84 K    0.35    0.17    0.01    0.01      112        4        2     62
  14    0     0.06   0.14   0.42    0.92      32 M     41 M    0.21    0.32    0.06    0.07     5320     5688       94     65
  15    1     0.03   0.10   0.30    0.76      31 M     37 M    0.17    0.33    0.10    0.12     3696     4012        2     61
  16    0     0.03   0.51   0.05    0.60    1457 K   2690 K    0.46    0.27    0.01    0.01      280       99        5     65
  17    1     0.00   0.26   0.00    0.60      37 K     53 K    0.31    0.10    0.01    0.02       56        3        0     63
  18    0     0.03   0.09   0.33    0.81      32 M     39 M    0.17    0.30    0.10    0.13     3864     6237        6     66
  19    1     0.03   0.10   0.34    0.81      31 M     38 M    0.19    0.32    0.09    0.11     4704     4742       14     63
  20    0     0.00   0.44   0.00    0.60     152 K    204 K    0.25    0.27    0.01    0.01      112       15        5     66
  21    1     0.03   0.10   0.31    0.77      31 M     37 M    0.17    0.33    0.10    0.12     4984     4558        4     63
  22    0     0.03   0.10   0.32    0.80      32 M     39 M    0.17    0.31    0.10    0.12     3864     5972       48     66
  23    1     0.15   0.59   0.26    0.70    7621 K   9852 K    0.23    0.49    0.00    0.01      280      153      205     63
  24    0     0.04   0.61   0.07    0.60    2176 K   2483 K    0.12    0.20    0.01    0.01       56       61      146     66
  25    1     0.06   0.15   0.38    0.86      30 M     39 M    0.22    0.34    0.05    0.07     4480     4522        2     63
  26    0     0.07   0.16   0.42    0.93      32 M     40 M    0.20    0.33    0.05    0.06     3864     6385        6     65
  27    1     0.09   0.59   0.14    0.63    3000 K   3814 K    0.21    0.46    0.00    0.00      336       94       75     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.19   0.28    0.94     268 M    341 M    0.21    0.34    0.04    0.05    36512    47731     1205     58
 SKT    1     0.06   0.21   0.27    0.86     272 M    342 M    0.20    0.33    0.03    0.04    36736    35713      829     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.20   0.27    0.90     541 M    683 M    0.21    0.33    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.48 %

 C1 core residency: 40.61 %; C3 core residency: 4.29 %; C6 core residency: 24.62 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.64    27.31     262.37      19.40         285.03
 SKT   1    46.46    27.24     255.76      20.84         292.30
---------------------------------------------------------------------------------------------------------------
       *    92.10    54.55     518.13      40.23         288.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 151e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9341.53 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5484.71 --|
|-- Mem Ch  2: Reads (MB/s):  9351.95 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5577.98 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9351.95 --||-- NODE 1 Mem Read (MB/s) :  9341.53 --|
|-- NODE 0 Mem Write(MB/s) :  5577.98 --||-- NODE 1 Mem Write(MB/s) :  5484.71 --|
|-- NODE 0 P. Write (T/s):     153370 --||-- NODE 1 P. Write (T/s):     154658 --|
|-- NODE 0 Memory (MB/s):    14929.93 --||-- NODE 1 Memory (MB/s):    14826.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18693.47                --|
            |--                System Write Throughput(MB/s):      11062.69                --|
            |--               System Memory Throughput(MB/s):      29756.17                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15f7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     103 M        36      17 M   126 M    409 K     0     610 K
 1     101 M        24      17 M   126 M    456 K    36     667 K
-----------------------------------------------------------------------
 *     205 M        60      35 M   252 M    865 K    36    1278 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.19        Core1: 37.14        
Core2: 46.79        Core3: 53.34        
Core4: 40.77        Core5: 36.43        
Core6: 41.35        Core7: 41.24        
Core8: 35.00        Core9: 60.61        
Core10: 49.65        Core11: 45.94        
Core12: 37.50        Core13: 66.43        
Core14: 42.41        Core15: 38.54        
Core16: 62.56        Core17: 48.34        
Core18: 42.89        Core19: 38.82        
Core20: 41.53        Core21: 44.88        
Core22: 42.17        Core23: 33.39        
Core24: 49.17        Core25: 42.70        
Core26: 40.87        Core27: 37.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.97
Socket1: 40.69
DDR read Latency(ns)
Socket0: 192.12
Socket1: 192.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.36        Core1: 38.79        
Core2: 46.54        Core3: 49.43        
Core4: 40.62        Core5: 36.74        
Core6: 42.60        Core7: 42.51        
Core8: 35.62        Core9: 73.97        
Core10: 48.89        Core11: 45.32        
Core12: 38.77        Core13: 64.68        
Core14: 40.70        Core15: 39.98        
Core16: 56.34        Core17: 48.85        
Core18: 43.31        Core19: 38.91        
Core20: 42.91        Core21: 44.41        
Core22: 42.74        Core23: 30.33        
Core24: 49.04        Core25: 43.17        
Core26: 41.64        Core27: 30.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.38
Socket1: 41.06
DDR read Latency(ns)
Socket0: 193.71
Socket1: 193.58
irq_total: 270011.194995043
cpu_total: 28.71
cpu_0: 43.19
cpu_1: 42.92
cpu_2: 6.58
cpu_3: 7.71
cpu_4: 38.60
cpu_5: 50.56
cpu_6: 5.65
cpu_7: 46.51
cpu_8: 50.76
cpu_9: 0.20
cpu_10: 5.45
cpu_11: 48.84
cpu_12: 55.35
cpu_13: 0.20
cpu_14: 45.71
cpu_15: 40.60
cpu_16: 0.33
cpu_17: 8.11
cpu_18: 41.79
cpu_19: 38.94
cpu_20: 13.29
cpu_21: 40.66
cpu_22: 44.39
cpu_23: 14.22
cpu_24: 6.71
cpu_25: 48.31
cpu_26: 44.12
cpu_27: 14.15
enp130s0f0_tx_packets: 361732
enp130s0f1_tx_packets: 361849
enp4s0f0_tx_packets: 365195
enp4s0f1_tx_packets: 369652
Total_tx_packets: 1458428
enp130s0f0_rx_packets: 27999
enp130s0f1_rx_packets: 44321
enp4s0f0_rx_packets: 42931
enp4s0f1_rx_packets: 16891
Total_rx_packets: 132142
enp130s0f0_tx_packets_phy: 361737
enp130s0f1_tx_packets_phy: 361847
enp4s0f0_tx_packets_phy: 365207
enp4s0f1_tx_packets_phy: 369654
Total_tx_packets_phy: 1458445
enp130s0f0_rx_bytes: 1847989
enp130s0f1_rx_bytes: 2925202
enp4s0f0_rx_bytes: 2833459
enp4s0f1_rx_bytes: 1114861
Total_rx_bytes: 8721511
enp130s0f0_rx_bytes_phy: 1959928
enp130s0f1_rx_bytes_phy: 3102637
enp4s0f0_rx_bytes_phy: 3005498
enp4s0f1_rx_bytes_phy: 1182135
Total_rx_bytes_phy: 9250198
enp130s0f0_rx_packets_phy: 27998
enp130s0f1_rx_packets_phy: 44323
enp4s0f0_rx_packets_phy: 42935
enp4s0f1_rx_packets_phy: 16887
Total_rx_packets_phy: 132143
enp130s0f0_tx_bytes_phy: 3262152553
enp130s0f1_tx_bytes_phy: 3263137547
enp4s0f0_tx_bytes_phy: 3293445690
enp4s0f1_tx_bytes_phy: 3333543252
Total_tx_bytes_phy: 13152279042
enp130s0f0_tx_bytes: 3260656431
enp130s0f1_tx_bytes: 3261708405
enp4s0f0_tx_bytes: 3291875430
enp4s0f1_tx_bytes: 3332051456
Total_tx_bytes: 13146291722


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.53        Core1: 36.29        
Core2: 41.69        Core3: 48.53        
Core4: 41.54        Core5: 37.29        
Core6: 39.36        Core7: 44.31        
Core8: 33.71        Core9: 60.56        
Core10: 48.53        Core11: 45.99        
Core12: 38.44        Core13: 75.50        
Core14: 41.45        Core15: 39.40        
Core16: 48.86        Core17: 48.39        
Core18: 42.06        Core19: 39.50        
Core20: 42.62        Core21: 44.68        
Core22: 43.35        Core23: 30.17        
Core24: 44.94        Core25: 43.35        
Core26: 40.36        Core27: 31.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.77
Socket1: 41.16
DDR read Latency(ns)
Socket0: 191.65
Socket1: 193.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.59        Core1: 35.58        
Core2: 45.78        Core3: 47.50        
Core4: 41.19        Core5: 38.59        
Core6: 40.30        Core7: 44.62        
Core8: 34.94        Core9: 64.87        
Core10: 45.22        Core11: 45.12        
Core12: 37.14        Core13: 62.86        
Core14: 41.55        Core15: 39.34        
Core16: 52.01        Core17: 47.43        
Core18: 40.99        Core19: 37.88        
Core20: 41.20        Core21: 43.34        
Core22: 43.97        Core23: 31.67        
Core24: 44.15        Core25: 43.03        
Core26: 40.46        Core27: 33.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.43
Socket1: 40.84
DDR read Latency(ns)
Socket0: 192.00
Socket1: 193.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.15        Core1: 37.33        
Core2: 45.04        Core3: 53.40        
Core4: 41.23        Core5: 37.99        
Core6: 40.79        Core7: 42.61        
Core8: 34.12        Core9: 62.25        
Core10: 48.05        Core11: 46.00        
Core12: 38.09        Core13: 71.55        
Core14: 40.88        Core15: 39.58        
Core16: 59.99        Core17: 47.70        
Core18: 43.71        Core19: 38.74        
Core20: 42.29        Core21: 44.69        
Core22: 42.20        Core23: 31.47        
Core24: 48.77        Core25: 44.53        
Core26: 41.09        Core27: 31.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.79
Socket1: 41.31
DDR read Latency(ns)
Socket0: 191.11
Socket1: 193.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.69        Core1: 38.74        
Core2: 46.64        Core3: 48.64        
Core4: 39.63        Core5: 35.08        
Core6: 41.76        Core7: 41.62        
Core8: 35.10        Core9: 59.32        
Core10: 48.47        Core11: 45.14        
Core12: 37.95        Core13: 53.71        
Core14: 40.82        Core15: 39.53        
Core16: 45.24        Core17: 47.35        
Core18: 42.84        Core19: 39.23        
Core20: 43.48        Core21: 44.71        
Core22: 41.98        Core23: 29.82        
Core24: 46.86        Core25: 42.35        
Core26: 40.84        Core27: 30.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.02
Socket1: 40.58
DDR read Latency(ns)
Socket0: 192.22
Socket1: 192.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6039
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425857098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425865266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212935915; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212935915; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213010188; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213010188; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010158556; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5193474; Consumed Joules: 316.98; Watts: 52.75; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1539404; Consumed DRAM Joules: 23.55; DRAM Watts: 3.92
S1P0; QPIClocks: 14424248478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14424256230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212224422; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212224422; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212157815; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212157815; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010209844; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5152346; Consumed Joules: 314.47; Watts: 52.33; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1649489; Consumed DRAM Joules: 25.24; DRAM Watts: 4.20
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1868
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.17   0.39    0.88      31 M     40 M    0.21    0.34    0.05    0.06     4312     5767       33     66
   1    1     0.07   0.17   0.42    0.92      30 M     39 M    0.23    0.34    0.04    0.06     3808     4335        3     62
   2    0     0.04   0.63   0.07    0.60    1301 K   1952 K    0.33    0.27    0.00    0.00        0       53       16     65
   3    1     0.04   0.58   0.08    0.60    2310 K   2762 K    0.16    0.27    0.01    0.01      280      186       45     62
   4    0     0.03   0.11   0.30    0.76      31 M     38 M    0.18    0.34    0.10    0.12     4984     6047        5     65
   5    1     0.13   0.22   0.61    1.14      31 M     43 M    0.27    0.36    0.02    0.03     3920     4360       25     62
   6    0     0.03   0.53   0.05    0.60    1301 K   2695 K    0.52    0.30    0.00    0.01       56      100       15     64
   7    1     0.07   0.15   0.49    1.00      34 M     42 M    0.20    0.32    0.05    0.06     3808     5077       74     62
   8    0     0.12   0.19   0.62    1.18      30 M     41 M    0.27    0.36    0.03    0.04     4480     6061       70     64
   9    1     0.00   0.28   0.00    0.60      59 K     89 K    0.33    0.09    0.02    0.02        0        1        2     62
  10    0     0.02   0.40   0.04    0.60    1408 K   2497 K    0.44    0.17    0.01    0.01      112      113        7     64
  11    1     0.08   0.15   0.53    1.07      37 M     46 M    0.20    0.29    0.05    0.06     4424     4633      198     61
  12    0     0.15   0.23   0.69    1.20      34 M     46 M    0.25    0.34    0.02    0.03     4088     5735      300     64
  13    1     0.00   0.43   0.00    0.60      48 K     66 K    0.27    0.19    0.01    0.01       56        8        1     62
  14    0     0.05   0.13   0.42    0.92      34 M     42 M    0.19    0.31    0.06    0.08     4480     5596      152     65
  15    1     0.05   0.15   0.35    0.83      30 M     38 M    0.22    0.34    0.06    0.07     3808     4164        0     61
  16    0     0.00   0.33   0.00    0.60      56 K     81 K    0.31    0.17    0.01    0.02        0        9        2     65
  17    1     0.04   0.56   0.07    0.60    2448 K   3973 K    0.38    0.26    0.01    0.01      224       74      182     62
  18    0     0.04   0.10   0.34    0.83      32 M     40 M    0.18    0.31    0.09    0.11     4592     6142       10     65
  19    1     0.03   0.11   0.31    0.78      29 M     36 M    0.20    0.34    0.08    0.10     3976     4500        0     63
  20    0     0.07   0.66   0.11    0.61    3536 K   5860 K    0.40    0.31    0.01    0.01      112      118       49     66
  21    1     0.03   0.10   0.34    0.82      32 M     39 M    0.18    0.32    0.10    0.12     3472     4741        4     64
  22    0     0.05   0.13   0.40    0.90      34 M     42 M    0.19    0.30    0.07    0.08     3752     5868      160     66
  23    1     0.08   0.59   0.14    0.61    3043 K   4035 K    0.25    0.49    0.00    0.00      560      114       47     63
  24    0     0.04   0.63   0.07    0.60    2407 K   2719 K    0.11    0.20    0.01    0.01      168       26      230     66
  25    1     0.10   0.19   0.53    1.06      34 M     44 M    0.23    0.31    0.03    0.04     3920     4458      103     62
  26    0     0.07   0.16   0.42    0.94      32 M     41 M    0.21    0.33    0.05    0.06     4200     6625        4     64
  27    1     0.08   0.62   0.14    0.60    3296 K   4251 K    0.22    0.44    0.00    0.01      448       79       65     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.20   0.28    0.92     273 M    348 M    0.22    0.33    0.03    0.04    35336    48260     1053     58
 SKT    1     0.06   0.21   0.29    0.91     270 M    345 M    0.22    0.33    0.03    0.04    32704    36730      749     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.28    0.91     543 M    694 M    0.22    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.01 %

 C1 core residency: 47.58 %; C3 core residency: 3.35 %; C6 core residency: 18.06 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.09 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   74 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.51    27.75     263.86      19.67         284.43
 SKT   1    47.04    27.81     263.72      20.95         291.53
---------------------------------------------------------------------------------------------------------------
       *    93.55    55.56     527.58      40.61         287.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 194e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9360.22 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5509.62 --|
|-- Mem Ch  2: Reads (MB/s):  9214.42 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5510.20 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9214.42 --||-- NODE 1 Mem Read (MB/s) :  9360.22 --|
|-- NODE 0 Mem Write(MB/s) :  5510.20 --||-- NODE 1 Mem Write(MB/s) :  5509.62 --|
|-- NODE 0 P. Write (T/s):     149075 --||-- NODE 1 P. Write (T/s):     156692 --|
|-- NODE 0 Memory (MB/s):    14724.62 --||-- NODE 1 Memory (MB/s):    14869.85 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18574.65                --|
            |--                System Write Throughput(MB/s):      11019.82                --|
            |--               System Memory Throughput(MB/s):      29594.47                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a23
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     106 M       108      15 M   126 M    357 K     0     623 K
 1     105 M        12      16 M   124 M    416 K     0     611 K
-----------------------------------------------------------------------
 *     211 M       120      32 M   250 M    774 K     0    1234 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.76        Core1: 37.91        
Core2: 49.17        Core3: 47.04        
Core4: 41.93        Core5: 39.93        
Core6: 43.04        Core7: 41.06        
Core8: 36.13        Core9: 66.48        
Core10: 63.24        Core11: 47.00        
Core12: 36.58        Core13: 67.60        
Core14: 40.65        Core15: 38.94        
Core16: 59.02        Core17: 46.84        
Core18: 42.17        Core19: 38.04        
Core20: 47.05        Core21: 42.12        
Core22: 40.36        Core23: 36.59        
Core24: 42.09        Core25: 41.00        
Core26: 41.81        Core27: 35.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.79
Socket1: 40.71
DDR read Latency(ns)
Socket0: 189.61
Socket1: 190.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 38.51        
Core2: 50.80        Core3: 43.73        
Core4: 39.73        Core5: 39.41        
Core6: 42.76        Core7: 40.80        
Core8: 36.36        Core9: 65.98        
Core10: 67.70        Core11: 46.85        
Core12: 36.55        Core13: 71.55        
Core14: 41.11        Core15: 40.92        
Core16: 61.76        Core17: 47.63        
Core18: 43.24        Core19: 39.18        
Core20: 43.72        Core21: 43.06        
Core22: 43.04        Core23: 36.33        
Core24: 42.28        Core25: 42.23        
Core26: 41.89        Core27: 34.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.93
Socket1: 41.31
DDR read Latency(ns)
Socket0: 190.93
Socket1: 193.62
irq_total: 253243.11671009
cpu_total: 28.65
cpu_0: 42.75
cpu_1: 42.49
cpu_2: 11.44
cpu_3: 7.11
cpu_4: 37.97
cpu_5: 42.69
cpu_6: 10.17
cpu_7: 44.48
cpu_8: 47.94
cpu_9: 0.20
cpu_10: 0.33
cpu_11: 42.15
cpu_12: 52.39
cpu_13: 0.13
cpu_14: 46.14
cpu_15: 45.48
cpu_16: 0.40
cpu_17: 18.82
cpu_18: 45.68
cpu_19: 43.62
cpu_20: 6.52
cpu_21: 39.83
cpu_22: 39.10
cpu_23: 19.68
cpu_24: 12.10
cpu_25: 44.61
cpu_26: 43.95
cpu_27: 13.83
enp130s0f0_tx_packets: 360004
enp130s0f1_tx_packets: 360077
enp4s0f0_tx_packets: 362754
enp4s0f1_tx_packets: 367411
Total_tx_packets: 1450246
enp130s0f0_rx_packets_phy: 28696
enp130s0f1_rx_packets_phy: 38571
enp4s0f0_rx_packets_phy: 26239
enp4s0f1_rx_packets_phy: 17691
Total_rx_packets_phy: 111197
enp130s0f0_tx_bytes: 3245081275
enp130s0f1_tx_bytes: 3245736552
enp4s0f0_tx_bytes: 3269871675
enp4s0f1_tx_bytes: 3311849388
Total_tx_bytes: 13072538890
enp130s0f0_rx_bytes: 1893934
enp130s0f1_rx_bytes: 2545660
enp4s0f0_rx_bytes: 1731772
enp4s0f1_rx_bytes: 1167628
Total_rx_bytes: 7338994
enp130s0f0_tx_bytes_phy: 3246584663
enp130s0f1_tx_bytes_phy: 3247211624
enp4s0f0_tx_bytes_phy: 3271286142
enp4s0f1_tx_bytes_phy: 3313397819
Total_tx_bytes_phy: 13078480248
enp130s0f0_tx_packets_phy: 360011
enp130s0f1_tx_packets_phy: 360081
enp4s0f0_tx_packets_phy: 362750
enp4s0f1_tx_packets_phy: 367420
Total_tx_packets_phy: 1450262
enp130s0f0_rx_packets: 28695
enp130s0f1_rx_packets: 38570
enp4s0f0_rx_packets: 26238
enp4s0f1_rx_packets: 17691
Total_rx_packets: 111194
enp130s0f0_rx_bytes_phy: 2008765
enp130s0f1_rx_bytes_phy: 2699969
enp4s0f0_rx_bytes_phy: 1836762
enp4s0f1_rx_bytes_phy: 1238407
Total_rx_bytes_phy: 7783903


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.03        Core1: 39.71        
Core2: 48.88        Core3: 43.04        
Core4: 39.27        Core5: 39.18        
Core6: 42.88        Core7: 41.18        
Core8: 36.38        Core9: 59.27        
Core10: 57.05        Core11: 46.98        
Core12: 37.03        Core13: 63.04        
Core14: 41.23        Core15: 40.53        
Core16: 39.67        Core17: 46.79        
Core18: 43.72        Core19: 39.66        
Core20: 45.37        Core21: 43.02        
Core22: 42.74        Core23: 34.26        
Core24: 42.20        Core25: 42.45        
Core26: 41.18        Core27: 30.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.04
Socket1: 41.39
DDR read Latency(ns)
Socket0: 191.79
Socket1: 194.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.63        Core1: 38.99        
Core2: 49.70        Core3: 43.07        
Core4: 40.00        Core5: 40.04        
Core6: 42.32        Core7: 40.79        
Core8: 35.07        Core9: 73.69        
Core10: 75.49        Core11: 46.09        
Core12: 35.17        Core13: 61.47        
Core14: 40.37        Core15: 39.71        
Core16: 62.09        Core17: 46.38        
Core18: 43.65        Core19: 39.95        
Core20: 44.94        Core21: 41.64        
Core22: 43.14        Core23: 33.68        
Core24: 42.16        Core25: 42.11        
Core26: 40.72        Core27: 29.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.51
Socket1: 40.97
DDR read Latency(ns)
Socket0: 190.98
Socket1: 193.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.23        Core1: 38.56        
Core2: 50.11        Core3: 46.97        
Core4: 40.58        Core5: 39.10        
Core6: 43.16        Core7: 41.60        
Core8: 36.71        Core9: 60.19        
Core10: 79.15        Core11: 47.41        
Core12: 37.15        Core13: 82.70        
Core14: 41.68        Core15: 39.64        
Core16: 47.74        Core17: 46.73        
Core18: 44.22        Core19: 39.86        
Core20: 45.54        Core21: 43.12        
Core22: 41.60        Core23: 34.20        
Core24: 41.54        Core25: 41.93        
Core26: 41.66        Core27: 29.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.32
Socket1: 41.20
DDR read Latency(ns)
Socket0: 191.94
Socket1: 193.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.07        Core1: 39.57        
Core2: 50.12        Core3: 43.72        
Core4: 39.62        Core5: 40.08        
Core6: 43.12        Core7: 41.35        
Core8: 36.44        Core9: 73.01        
Core10: 69.86        Core11: 47.31        
Core12: 35.90        Core13: 71.09        
Core14: 41.95        Core15: 39.89        
Core16: 60.62        Core17: 46.83        
Core18: 44.84        Core19: 37.98        
Core20: 44.21        Core21: 42.91        
Core22: 41.70        Core23: 34.31        
Core24: 41.82        Core25: 42.06        
Core26: 41.97        Core27: 30.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.12
Socket1: 41.20
DDR read Latency(ns)
Socket0: 192.53
Socket1: 193.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7106
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418862814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418875010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209446288; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209446288; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209533420; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209533420; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007950087; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5139159; Consumed Joules: 313.67; Watts: 52.21; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1531380; Consumed DRAM Joules: 23.43; DRAM Watts: 3.90
S1P0; QPIClocks: 14418990134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418995202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209572298; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209572298; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209513891; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209513891; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008028389; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5037817; Consumed Joules: 307.48; Watts: 51.18; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1643422; Consumed DRAM Joules: 25.14; DRAM Watts: 4.19
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c93
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.17   0.40    0.90      31 M     40 M    0.22    0.35    0.05    0.06     4704     6441       69     65
   1    1     0.07   0.17   0.42    0.92      30 M     39 M    0.22    0.35    0.04    0.06     5040     3724       32     63
   2    0     0.06   0.56   0.11    0.63    3317 K   4276 K    0.22    0.29    0.01    0.01      392       60      153     65
   3    1     0.05   0.59   0.08    0.62    2228 K   2611 K    0.15    0.27    0.00    0.01      280      138      104     62
   4    0     0.03   0.11   0.29    0.76      31 M     38 M    0.17    0.33    0.10    0.12     4592     6485        7     65
   5    1     0.07   0.17   0.40    0.90      31 M     39 M    0.21    0.34    0.05    0.06     4256     3598       39     63
   6    0     0.05   0.59   0.08    0.60    2533 K   4599 K    0.45    0.30    0.01    0.01      336      196       22     65
   7    1     0.07   0.15   0.44    0.95      32 M     41 M    0.20    0.32    0.05    0.06     3696     3969       87     61
   8    0     0.11   0.19   0.57    1.13      31 M     41 M    0.24    0.35    0.03    0.04     4816     6736       57     64
   9    1     0.00   0.29   0.00    0.60      51 K     79 K    0.35    0.13    0.01    0.02        0        2        0     62
  10    0     0.00   0.23   0.00    0.60      92 K    137 K    0.33    0.08    0.02    0.02        0        0        1     64
  11    1     0.03   0.09   0.36    0.85      32 M     39 M    0.17    0.31    0.10    0.12     4816     3936        5     61
  12    0     0.13   0.20   0.66    1.19      32 M     44 M    0.26    0.36    0.03    0.03     3752     6313      355     64
  13    1     0.00   0.29   0.00    0.60      41 K     62 K    0.35    0.11    0.01    0.02       56       11        0     62
  14    0     0.06   0.12   0.46    0.98      33 M     41 M    0.20    0.31    0.06    0.07     4648     6450      162     65
  15    1     0.08   0.18   0.45    0.96      30 M     40 M    0.23    0.34    0.04    0.05     3528     3599        1     61
  16    0     0.00   0.27   0.00    0.60      85 K    136 K    0.38    0.11    0.01    0.02        0       14        2     66
  17    1     0.08   0.63   0.13    0.60    5251 K   8579 K    0.39    0.24    0.01    0.01      336      149      137     62
  18    0     0.06   0.13   0.46    0.98      34 M     42 M    0.20    0.30    0.06    0.07     3640     6412      173     65
  19    1     0.06   0.15   0.41    0.90      29 M     38 M    0.24    0.34    0.05    0.06     4648     3572       37     63
  20    0     0.02   0.45   0.05    0.60    1557 K   2681 K    0.42    0.27    0.01    0.01      168      168        9     66
  21    1     0.03   0.10   0.33    0.80      30 M     37 M    0.18    0.32    0.10    0.12     4592     3575        4     63
  22    0     0.03   0.10   0.32    0.80      32 M     38 M    0.17    0.31    0.10    0.12     4312     6559      120     66
  23    1     0.10   0.61   0.17    0.60    4454 K   5858 K    0.24    0.51    0.00    0.01      280      117       94     63
  24    0     0.07   0.61   0.11    0.62    3079 K   4049 K    0.24    0.38    0.00    0.01      168      119      103     66
  25    1     0.06   0.14   0.42    0.92      31 M     40 M    0.22    0.32    0.06    0.07     3416     3507      151     63
  26    0     0.07   0.16   0.44    0.96      32 M     41 M    0.20    0.32    0.05    0.06     4704     7266        8     65
  27    1     0.08   0.63   0.13    0.60    3058 K   3921 K    0.22    0.45    0.00    0.00      224       92       36     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.19   0.28    0.93     271 M    345 M    0.21    0.33    0.04    0.05    36232    53219     1241     58
 SKT    1     0.06   0.21   0.27    0.85     265 M    338 M    0.22    0.33    0.03    0.04    35168    29989      727     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.28    0.89     536 M    683 M    0.21    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.15 %

 C1 core residency: 43.90 %; C3 core residency: 3.47 %; C6 core residency: 21.48 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.02 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.12    27.48     262.39      19.50         286.70
 SKT   1    46.68    27.75     257.45      20.96         292.30
---------------------------------------------------------------------------------------------------------------
       *    92.81    55.23     519.84      40.46         289.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d7a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9282.70 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5450.50 --|
|-- Mem Ch  2: Reads (MB/s):  9072.40 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5409.41 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9072.40 --||-- NODE 1 Mem Read (MB/s) :  9282.70 --|
|-- NODE 0 Mem Write(MB/s) :  5409.41 --||-- NODE 1 Mem Write(MB/s) :  5450.50 --|
|-- NODE 0 P. Write (T/s):     147654 --||-- NODE 1 P. Write (T/s):     157809 --|
|-- NODE 0 Memory (MB/s):    14481.81 --||-- NODE 1 Memory (MB/s):    14733.20 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18355.09                --|
            |--                System Write Throughput(MB/s):      10859.91                --|
            |--               System Memory Throughput(MB/s):      29215.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e4f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     103 M        24      17 M   124 M    440 K     0     601 K
 1     101 M         0      20 M   126 M    470 K     0     604 K
-----------------------------------------------------------------------
 *     205 M        24      37 M   250 M    910 K     0    1206 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.51        Core1: 40.46        
Core2: 40.25        Core3: 49.24        
Core4: 35.98        Core5: 40.07        
Core6: 41.68        Core7: 41.32        
Core8: 38.46        Core9: 46.53        
Core10: 76.45        Core11: 44.84        
Core12: 37.26        Core13: 42.28        
Core14: 43.40        Core15: 40.89        
Core16: 38.21        Core17: 54.13        
Core18: 42.71        Core19: 39.58        
Core20: 44.17        Core21: 42.98        
Core22: 40.87        Core23: 31.75        
Core24: 51.54        Core25: 45.28        
Core26: 39.56        Core27: 35.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.90
Socket1: 41.76
DDR read Latency(ns)
Socket0: 191.19
Socket1: 193.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.86        Core1: 37.87        
Core2: 40.50        Core3: 49.40        
Core4: 38.51        Core5: 41.83        
Core6: 41.41        Core7: 37.81        
Core8: 37.27        Core9: 47.59        
Core10: 72.70        Core11: 44.13        
Core12: 37.96        Core13: 42.66        
Core14: 44.29        Core15: 40.93        
Core16: 42.62        Core17: 66.15        
Core18: 41.68        Core19: 39.39        
Core20: 44.62        Core21: 43.00        
Core22: 40.70        Core23: 30.40        
Core24: 52.64        Core25: 43.89        
Core26: 39.33        Core27: 34.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.70
Socket1: 40.87
DDR read Latency(ns)
Socket0: 189.63
Socket1: 192.78
irq_total: 256132.600865741
cpu_total: 29.14
cpu_0: 43.12
cpu_1: 50.43
cpu_2: 12.49
cpu_3: 7.18
cpu_4: 44.85
cpu_5: 48.77
cpu_6: 5.71
cpu_7: 57.34
cpu_8: 47.31
cpu_9: 9.44
cpu_10: 0.40
cpu_11: 43.59
cpu_12: 46.98
cpu_13: 6.31
cpu_14: 40.93
cpu_15: 39.27
cpu_16: 5.71
cpu_17: 0.20
cpu_18: 45.32
cpu_19: 39.93
cpu_20: 8.90
cpu_21: 42.79
cpu_22: 39.20
cpu_23: 13.16
cpu_24: 11.43
cpu_25: 39.27
cpu_26: 46.05
cpu_27: 20.07
enp130s0f0_tx_packets_phy: 357423
enp130s0f1_tx_packets_phy: 357609
enp4s0f0_tx_packets_phy: 361325
enp4s0f1_tx_packets_phy: 365575
Total_tx_packets_phy: 1441932
enp130s0f0_rx_packets: 26839
enp130s0f1_rx_packets: 56636
enp4s0f0_rx_packets: 45184
enp4s0f1_rx_packets: 17406
Total_rx_packets: 146065
enp130s0f0_tx_bytes: 3221712589
enp130s0f1_tx_bytes: 3223473102
enp4s0f0_tx_bytes: 3256876728
enp4s0f1_tx_bytes: 3295274811
Total_tx_bytes: 12997337230
enp130s0f0_rx_packets_phy: 26840
enp130s0f1_rx_packets_phy: 56637
enp4s0f0_rx_packets_phy: 45186
enp4s0f1_rx_packets_phy: 17406
Total_rx_packets_phy: 146069
enp130s0f0_rx_bytes_phy: 1878805
enp130s0f1_rx_bytes_phy: 3964593
enp4s0f0_rx_bytes_phy: 3163019
enp4s0f1_rx_bytes_phy: 1218457
Total_rx_bytes_phy: 10224874
enp130s0f0_tx_packets: 357412
enp130s0f1_tx_packets: 357607
enp4s0f0_tx_packets: 361313
enp4s0f1_tx_packets: 365573
Total_tx_packets: 1441905
enp130s0f0_rx_bytes: 1771427
enp130s0f1_rx_bytes: 3738003
enp4s0f0_rx_bytes: 2982177
enp4s0f1_rx_bytes: 1148814
Total_rx_bytes: 9640421
enp130s0f0_tx_bytes_phy: 3223248888
enp130s0f1_tx_bytes_phy: 3224919709
enp4s0f0_tx_bytes_phy: 3258431371
enp4s0f1_tx_bytes_phy: 3296755675
Total_tx_bytes_phy: 13003355643


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.92        Core1: 39.30        
Core2: 41.55        Core3: 45.53        
Core4: 39.03        Core5: 41.70        
Core6: 42.09        Core7: 39.85        
Core8: 38.66        Core9: 48.31        
Core10: 77.95        Core11: 45.71        
Core12: 37.37        Core13: 42.00        
Core14: 43.81        Core15: 43.66        
Core16: 44.02        Core17: 54.72        
Core18: 42.36        Core19: 40.48        
Core20: 44.49        Core21: 42.85        
Core22: 42.28        Core23: 26.95        
Core24: 51.79        Core25: 43.34        
Core26: 39.17        Core27: 34.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.20
Socket1: 41.78
DDR read Latency(ns)
Socket0: 190.61
Socket1: 194.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.90        Core1: 38.90        
Core2: 39.63        Core3: 42.35        
Core4: 39.03        Core5: 40.52        
Core6: 42.29        Core7: 38.71        
Core8: 37.91        Core9: 47.66        
Core10: 70.54        Core11: 45.80        
Core12: 37.66        Core13: 42.54        
Core14: 42.59        Core15: 42.26        
Core16: 46.69        Core17: 81.43        
Core18: 41.66        Core19: 39.99        
Core20: 45.29        Core21: 41.83        
Core22: 41.62        Core23: 31.45        
Core24: 53.12        Core25: 41.61        
Core26: 39.21        Core27: 32.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.99
Socket1: 40.90
DDR read Latency(ns)
Socket0: 190.08
Socket1: 192.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.69        Core1: 38.50        
Core2: 39.51        Core3: 42.96        
Core4: 38.00        Core5: 42.09        
Core6: 41.02        Core7: 39.70        
Core8: 36.85        Core9: 47.70        
Core10: 76.48        Core11: 45.21        
Core12: 37.73        Core13: 42.47        
Core14: 42.59        Core15: 41.94        
Core16: 43.99        Core17: 77.89        
Core18: 41.34        Core19: 41.13        
Core20: 45.02        Core21: 43.24        
Core22: 39.87        Core23: 30.62        
Core24: 51.74        Core25: 44.11        
Core26: 39.22        Core27: 32.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.32
Socket1: 41.64
DDR read Latency(ns)
Socket0: 188.57
Socket1: 194.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.91        Core1: 38.95        
Core2: 41.63        Core3: 45.81        
Core4: 38.51        Core5: 40.51        
Core6: 42.76        Core7: 43.83        
Core8: 38.05        Core9: 47.17        
Core10: 78.23        Core11: 44.90        
Core12: 37.16        Core13: 42.25        
Core14: 43.90        Core15: 40.81        
Core16: 46.59        Core17: 72.03        
Core18: 41.54        Core19: 39.35        
Core20: 44.88        Core21: 43.97        
Core22: 41.57        Core23: 30.31        
Core24: 52.25        Core25: 45.90        
Core26: 39.33        Core27: 32.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.90
Socket1: 42.01
DDR read Latency(ns)
Socket0: 190.10
Socket1: 193.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8174
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420039074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420047614; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210026656; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210026656; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210112021; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210112021; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008576220; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5155874; Consumed Joules: 314.69; Watts: 52.38; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1522443; Consumed DRAM Joules: 23.29; DRAM Watts: 3.88
S1P0; QPIClocks: 14420541126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420545414; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210341461; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210341461; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210277997; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210277997; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008641333; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5099527; Consumed Joules: 311.25; Watts: 51.81; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1635921; Consumed DRAM Joules: 25.03; DRAM Watts: 4.17
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20bf
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.17   0.41    0.90      30 M     39 M    0.22    0.35    0.04    0.06     5320     6756       68     65
   1    1     0.11   0.18   0.59    1.14      30 M     41 M    0.27    0.35    0.03    0.04     5656     3910      109     62
   2    0     0.07   0.66   0.11    0.60    2468 K   3793 K    0.35    0.40    0.00    0.01      168      170       15     65
   3    1     0.04   0.60   0.07    0.60    2287 K   2710 K    0.16    0.28    0.01    0.01      448      139       85     62
   4    0     0.07   0.17   0.42    0.91      31 M     40 M    0.23    0.32    0.04    0.06     3528     6159      127     65
   5    1     0.09   0.17   0.54    1.08      31 M     41 M    0.23    0.33    0.04    0.05     2408     3565      174     62
   6    0     0.03   0.52   0.05    0.60    1370 K   2717 K    0.50    0.28    0.01    0.01       56       96       12     65
   7    1     0.14   0.20   0.72    1.20      36 M     48 M    0.24    0.31    0.03    0.03     4536     4194      256     61
   8    0     0.11   0.20   0.56    1.10      31 M     41 M    0.24    0.36    0.03    0.04     3808     6352       67     64
   9    1     0.05   0.58   0.08    0.60    2625 K   4533 K    0.42    0.23    0.01    0.01      112       48       74     61
  10    0     0.00   0.21   0.00    0.60      77 K    110 K    0.30    0.07    0.02    0.03        0        1        1     64
  11    1     0.04   0.09   0.40    0.90      33 M     40 M    0.18    0.31    0.09    0.11     4648     3968        2     62
  12    0     0.10   0.19   0.52    1.06      31 M     40 M    0.23    0.35    0.03    0.04     5544     6293      205     65
  13    1     0.02   0.43   0.06    0.60    1257 K   3253 K    0.61    0.17    0.01    0.01      112      106        2     62
  14    0     0.03   0.10   0.35    0.84      32 M     39 M    0.17    0.31    0.09    0.11     4760     6480       11     65
  15    1     0.03   0.11   0.31    0.78      29 M     36 M    0.19    0.33    0.09    0.11     3528     3610        6     62
  16    0     0.02   0.52   0.05    0.60    1367 K   2517 K    0.46    0.27    0.01    0.01       56       90       15     65
  17    1     0.00   0.23   0.00    0.60      40 K     56 K    0.30    0.10    0.02    0.02      112        4        0     63
  18    0     0.06   0.13   0.45    0.96      33 M     42 M    0.20    0.31    0.06    0.07     3752     6364      155     65
  19    1     0.03   0.11   0.33    0.80      28 M     35 M    0.20    0.34    0.08    0.10     4536     3802        3     63
  20    0     0.04   0.52   0.08    0.60    2522 K   4865 K    0.48    0.18    0.01    0.01      224       47       71     65
  21    1     0.06   0.14   0.40    0.89      33 M     41 M    0.20    0.30    0.06    0.08     3416     3844      160     63
  22    0     0.03   0.10   0.32    0.80      31 M     38 M    0.17    0.32    0.10    0.12     4760     6314       51     66
  23    1     0.08   0.61   0.13    0.60    3172 K   4038 K    0.21    0.50    0.00    0.00      168       52      143     64
  24    0     0.06   0.57   0.10    0.60    3851 K   4518 K    0.15    0.29    0.01    0.01      392       73      117     66
  25    1     0.03   0.10   0.33    0.80      32 M     39 M    0.17    0.31    0.10    0.12     4312     4321        1     63
  26    0     0.09   0.18   0.48    1.01      32 M     41 M    0.23    0.33    0.04    0.05     3752     7309       11     65
  27    1     0.10   0.61   0.17    0.61    3915 K   5694 K    0.31    0.50    0.00    0.01      560      228       14     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.20   0.28    0.90     267 M    343 M    0.22    0.33    0.03    0.04    36120    52504      926     58
 SKT    1     0.06   0.20   0.29    0.90     269 M    345 M    0.22    0.33    0.03    0.04    34552    31791     1029     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.29    0.90     537 M    688 M    0.22    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.80 %

 C1 core residency: 43.44 %; C3 core residency: 5.34 %; C6 core residency: 19.42 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.45 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.32    27.12     263.52      19.39         282.76
 SKT   1    46.74    27.31     261.01      20.93         298.38
---------------------------------------------------------------------------------------------------------------
       *    92.06    54.43     524.53      40.32         290.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)
perl: warning: Setting locale failed.

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21a5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9246.07 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5475.99 --|
|-- Mem Ch  2: Reads (MB/s):  9176.91 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5467.12 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9176.91 --||-- NODE 1 Mem Read (MB/s) :  9246.07 --|
|-- NODE 0 Mem Write(MB/s) :  5467.12 --||-- NODE 1 Mem Write(MB/s) :  5475.99 --|
|-- NODE 0 P. Write (T/s):     149638 --||-- NODE 1 P. Write (T/s):     156806 --|
|-- NODE 0 Memory (MB/s):    14644.02 --||-- NODE 1 Memory (MB/s):    14722.05 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18422.97                --|
            |--                System Write Throughput(MB/s):      10943.10                --|
            |--               System Memory Throughput(MB/s):      29366.07                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 227d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     102 M        12      17 M   125 M    432 K     0     625 K
 1     102 M         0      17 M   124 M    454 K     0     634 K
-----------------------------------------------------------------------
 *     204 M        12      35 M   250 M    886 K     0    1260 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.67        Core1: 36.79        
Core2: 41.65        Core3: 54.81        
Core4: 41.75        Core5: 35.37        
Core6: 46.66        Core7: 43.68        
Core8: 38.00        Core9: 47.08        
Core10: 61.10        Core11: 47.50        
Core12: 36.62        Core13: 55.60        
Core14: 42.85        Core15: 40.26        
Core16: 46.43        Core17: 71.44        
Core18: 41.28        Core19: 38.87        
Core20: 69.39        Core21: 45.30        
Core22: 40.40        Core23: 33.72        
Core24: 46.10        Core25: 45.39        
Core26: 38.85        Core27: 34.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.03
Socket1: 41.52
DDR read Latency(ns)
Socket0: 191.07
Socket1: 191.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.08        Core1: 37.92        
Core2: 45.40        Core3: 49.36        
Core4: 40.05        Core5: 37.33        
Core6: 46.60        Core7: 42.74        
Core8: 38.33        Core9: 46.12        
Core10: 67.47        Core11: 46.75        
Core12: 34.04        Core13: 62.55        
Core14: 43.02        Core15: 39.64        
Core16: 49.01        Core17: 67.54        
Core18: 40.81        Core19: 39.69        
Core20: 62.09        Core21: 44.45        
Core22: 41.49        Core23: 30.11        
Core24: 50.79        Core25: 44.98        
Core26: 39.32        Core27: 27.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.40
Socket1: 41.43
DDR read Latency(ns)
Socket0: 190.30
Socket1: 192.22
irq_total: 257225.522216797
cpu_total: 28.53
cpu_0: 49.44
cpu_1: 45.91
cpu_2: 18.41
cpu_3: 7.84
cpu_4: 38.27
cpu_5: 42.33
cpu_6: 13.89
cpu_7: 50.17
cpu_8: 50.43
cpu_9: 13.62
cpu_10: 0.33
cpu_11: 40.40
cpu_12: 49.70
cpu_13: 0.20
cpu_14: 39.40
cpu_15: 47.51
cpu_16: 5.58
cpu_17: 0.20
cpu_18: 41.73
cpu_19: 40.86
cpu_20: 0.27
cpu_21: 45.71
cpu_22: 39.00
cpu_23: 14.35
cpu_24: 7.31
cpu_25: 39.27
cpu_26: 43.19
cpu_27: 13.49
enp130s0f0_tx_bytes: 3240966469
enp130s0f1_tx_bytes: 3240282338
enp4s0f0_tx_bytes: 3251797775
enp4s0f1_tx_bytes: 3292590103
Total_tx_bytes: 13025636685
enp130s0f0_rx_bytes: 1819276
enp130s0f1_rx_bytes: 2964579
enp4s0f0_rx_bytes: 3408289
enp4s0f1_rx_bytes: 944611
Total_rx_bytes: 9136755
enp130s0f0_rx_packets: 27564
enp130s0f1_rx_packets: 44917
enp4s0f0_rx_packets: 51640
enp4s0f1_rx_packets: 14312
Total_rx_packets: 138433
enp130s0f0_tx_packets: 359548
enp130s0f1_tx_packets: 359472
enp4s0f0_tx_packets: 360749
enp4s0f1_tx_packets: 365275
Total_tx_packets: 1445044
enp130s0f0_tx_packets_phy: 359553
enp130s0f1_tx_packets_phy: 359464
enp4s0f0_tx_packets_phy: 360769
enp4s0f1_tx_packets_phy: 365282
Total_tx_packets_phy: 1445068
enp130s0f0_rx_packets_phy: 27565
enp130s0f1_rx_packets_phy: 44924
enp4s0f0_rx_packets_phy: 51653
enp4s0f1_rx_packets_phy: 14312
Total_rx_packets_phy: 138454
enp130s0f0_rx_bytes_phy: 1929610
enp130s0f1_rx_bytes_phy: 3144635
enp4s0f0_rx_bytes_phy: 3615709
enp4s0f1_rx_bytes_phy: 1001867
Total_rx_bytes_phy: 9691821
enp130s0f0_tx_bytes_phy: 3242456980
enp130s0f1_tx_bytes_phy: 3241653743
enp4s0f0_tx_bytes_phy: 3253414577
enp4s0f1_tx_bytes_phy: 3294120086
Total_tx_bytes_phy: 13031645386


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.73        Core1: 37.53        
Core2: 45.97        Core3: 49.13        
Core4: 40.99        Core5: 38.25        
Core6: 46.41        Core7: 44.03        
Core8: 37.32        Core9: 46.39        
Core10: 57.71        Core11: 45.92        
Core12: 35.26        Core13: 57.41        
Core14: 43.03        Core15: 38.68        
Core16: 48.71        Core17: 61.77        
Core18: 41.85        Core19: 38.25        
Core20: 58.49        Core21: 44.46        
Core22: 42.08        Core23: 30.59        
Core24: 46.64        Core25: 44.61        
Core26: 39.85        Core27: 29.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.88
Socket1: 41.26
DDR read Latency(ns)
Socket0: 191.98
Socket1: 191.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.01        Core1: 37.85        
Core2: 45.78        Core3: 50.84        
Core4: 40.30        Core5: 37.62        
Core6: 46.48        Core7: 44.89        
Core8: 38.98        Core9: 45.92        
Core10: 62.37        Core11: 45.94        
Core12: 35.02        Core13: 53.49        
Core14: 42.93        Core15: 37.76        
Core16: 48.25        Core17: 61.93        
Core18: 41.52        Core19: 38.76        
Core20: 76.22        Core21: 43.53        
Core22: 41.26        Core23: 33.76        
Core24: 49.48        Core25: 43.76        
Core26: 40.38        Core27: 31.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.94
Socket1: 41.15
DDR read Latency(ns)
Socket0: 192.52
Socket1: 191.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.69        Core1: 38.14        
Core2: 44.40        Core3: 49.67        
Core4: 40.77        Core5: 38.33        
Core6: 46.88        Core7: 43.47        
Core8: 38.52        Core9: 45.72        
Core10: 64.32        Core11: 46.88        
Core12: 35.15        Core13: 71.99        
Core14: 43.84        Core15: 38.80        
Core16: 49.06        Core17: 71.63        
Core18: 42.24        Core19: 38.19        
Core20: 71.27        Core21: 43.74        
Core22: 42.82        Core23: 31.72        
Core24: 54.95        Core25: 43.67        
Core26: 40.40        Core27: 33.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.26
Socket1: 41.25
DDR read Latency(ns)
Socket0: 192.59
Socket1: 189.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.87        Core1: 37.45        
Core2: 44.10        Core3: 50.12        
Core4: 40.16        Core5: 37.66        
Core6: 48.18        Core7: 42.09        
Core8: 38.37        Core9: 46.34        
Core10: 71.60        Core11: 46.56        
Core12: 34.26        Core13: 64.49        
Core14: 43.27        Core15: 38.49        
Core16: 47.19        Core17: 76.18        
Core18: 41.50        Core19: 38.57        
Core20: 67.27        Core21: 44.38        
Core22: 42.17        Core23: 29.87        
Core24: 50.11        Core25: 43.92        
Core26: 39.21        Core27: 29.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.58
Socket1: 40.93
DDR read Latency(ns)
Socket0: 190.63
Socket1: 189.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9244
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420369722; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420380130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210195746; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210195746; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210272764; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210272764; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008561798; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5095511; Consumed Joules: 311.01; Watts: 51.77; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1527960; Consumed DRAM Joules: 23.38; DRAM Watts: 3.89
S1P0; QPIClocks: 14420433602; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420447110; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210305569; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210305569; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210231177; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210231177; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008587515; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5078202; Consumed Joules: 309.95; Watts: 51.59; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1636416; Consumed DRAM Joules: 25.04; DRAM Watts: 4.17
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24ed
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.19   0.58    1.13      33 M     44 M    0.24    0.34    0.03    0.04     5880     6596      164     65
   1    1     0.09   0.19   0.49    1.02      31 M     41 M    0.24    0.34    0.03    0.04     4144     3763       85     62
   2    0     0.10   0.67   0.15    0.60    4510 K   6001 K    0.25    0.39    0.00    0.01      504      167      108     65
   3    1     0.04   0.60   0.07    0.60    2274 K   2735 K    0.17    0.28    0.01    0.01      280      141       94     62
   4    0     0.03   0.11   0.30    0.76      30 M     37 M    0.18    0.34    0.10    0.12     3864     6163        4     65
   5    1     0.07   0.17   0.40    0.90      30 M     38 M    0.22    0.35    0.04    0.06     3808     3673        4     62
   6    0     0.07   0.64   0.10    0.60    3582 K   6159 K    0.42    0.24    0.01    0.01       56       99       66     65
   7    1     0.10   0.17   0.61    1.14      35 M     45 M    0.22    0.32    0.04    0.05     4088     4460       94     61
   8    0     0.12   0.19   0.63    1.19      32 M     43 M    0.24    0.35    0.03    0.04     4256     6645       90     64
   9    1     0.06   0.59   0.10    0.60    3447 K   5972 K    0.42    0.29    0.01    0.01       56       99      103     62
  10    0     0.00   0.25   0.00    0.60     100 K    150 K    0.34    0.10    0.01    0.02        0        1        1     64
  11    1     0.03   0.09   0.35    0.83      33 M     39 M    0.16    0.30    0.10    0.12     3696     3821        1     61
  12    0     0.12   0.19   0.60    1.17      30 M     41 M    0.25    0.36    0.03    0.04     4480     6370      254     64
  13    1     0.00   0.25   0.00    0.60      55 K     82 K    0.33    0.11    0.02    0.02      112       14        0     62
  14    0     0.03   0.10   0.31    0.79      32 M     38 M    0.17    0.31    0.11    0.13     4144     6511        4     65
  15    1     0.08   0.16   0.52    1.05      32 M     42 M    0.24    0.32    0.04    0.05     4536     3583      348     61
  16    0     0.02   0.44   0.05    0.60    1573 K   2695 K    0.42    0.21    0.01    0.01      112      125       13     66
  17    1     0.00   0.23   0.00    0.60      59 K     88 K    0.33    0.08    0.02    0.03       56        6        1     62
  18    0     0.04   0.10   0.37    0.86      31 M     39 M    0.18    0.32    0.08    0.10     4648     6366        7     66
  19    1     0.05   0.15   0.36    0.83      29 M     38 M    0.23    0.33    0.05    0.07     4704     3794        1     63
  20    0     0.00   0.52   0.00    0.60     132 K    180 K    0.26    0.32    0.01    0.01      112       15        2     66
  21    1     0.08   0.17   0.46    0.96      33 M     42 M    0.21    0.30    0.04    0.06     4088     3746      160     63
  22    0     0.03   0.10   0.32    0.80      31 M     38 M    0.17    0.32    0.10    0.12     4760     6349       47     66
  23    1     0.08   0.60   0.14    0.60    3121 K   4002 K    0.22    0.50    0.00    0.00      448       25      176     64
  24    0     0.04   0.59   0.07    0.60    2225 K   2574 K    0.14    0.20    0.01    0.01      112       16      158     66
  25    1     0.03   0.10   0.32    0.80      32 M     39 M    0.17    0.32    0.10    0.12     5096     4303        2     63
  26    0     0.07   0.16   0.42    0.93      31 M     40 M    0.21    0.33    0.05    0.06     4256     7347       13     65
  27    1     0.08   0.63   0.13    0.60    3224 K   4047 K    0.20    0.45    0.00    0.00      448       75      101     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.20   0.28    0.92     267 M    340 M    0.21    0.33    0.03    0.04    37184    52770      931     58
 SKT    1     0.06   0.21   0.28    0.89     270 M    344 M    0.22    0.33    0.03    0.04    35560    31503     1170     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.28    0.91     538 M    685 M    0.21    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.04 %

 C1 core residency: 41.15 %; C3 core residency: 2.80 %; C6 core residency: 25.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.67    27.20     260.60      19.47         288.12
 SKT   1    46.16    27.52     260.37      20.89         292.07
---------------------------------------------------------------------------------------------------------------
       *    91.83    54.73     520.98      40.35         290.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

perl: warning: Setting locale failed.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility perl: warning: Please check that your locale settings:
 ($Format:%ci ID=%h$)
	LANGUAGE = "en_US:en,",

 This utility measures memory bandwidth per channel or per DIMM rank in real-time
	LC_ALL = (unset),

	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25d3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9326.05 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5477.11 --|
|-- Mem Ch  2: Reads (MB/s):  9208.55 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5492.09 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9208.55 --||-- NODE 1 Mem Read (MB/s) :  9326.05 --|
|-- NODE 0 Mem Write(MB/s) :  5492.09 --||-- NODE 1 Mem Write(MB/s) :  5477.11 --|
|-- NODE 0 P. Write (T/s):     150735 --||-- NODE 1 P. Write (T/s):     158680 --|
|-- NODE 0 Memory (MB/s):    14700.64 --||-- NODE 1 Memory (MB/s):    14803.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18534.60                --|
            |--                System Write Throughput(MB/s):      10969.20                --|
            |--               System Memory Throughput(MB/s):      29503.80                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26ab
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     104 M         0      16 M   123 M    344 K     0     616 K
 1     102 M        12      19 M   124 M    479 K     0     667 K
-----------------------------------------------------------------------
 *     207 M        12      36 M   247 M    824 K     0    1283 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.79        Core1: 38.20        
Core2: 41.28        Core3: 53.94        
Core4: 40.96        Core5: 35.32        
Core6: 67.35        Core7: 46.91        
Core8: 36.60        Core9: 52.06        
Core10: 75.90        Core11: 45.53        
Core12: 36.63        Core13: 39.50        
Core14: 42.26        Core15: 38.80        
Core16: 46.61        Core17: 54.63        
Core18: 44.10        Core19: 36.15        
Core20: 81.64        Core21: 44.70        
Core22: 40.69        Core23: 33.86        
Core24: 55.66        Core25: 43.81        
Core26: 41.29        Core27: 36.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.90
Socket1: 41.01
DDR read Latency(ns)
Socket0: 190.91
Socket1: 189.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.01        Core1: 37.94        
Core2: 40.41        Core3: 49.95        
Core4: 38.00        Core5: 34.95        
Core6: 54.07        Core7: 45.22        
Core8: 35.62        Core9: 51.67        
Core10: 76.12        Core11: 43.32        
Core12: 35.76        Core13: 40.10        
Core14: 42.65        Core15: 39.06        
Core16: 44.35        Core17: 59.14        
Core18: 42.99        Core19: 37.19        
Core20: 47.48        Core21: 43.49        
Core22: 40.43        Core23: 28.32        
Core24: 52.29        Core25: 43.54        
Core26: 39.95        Core27: 33.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.89
Socket1: 40.37
DDR read Latency(ns)
Socket0: 190.82
Socket1: 189.75
irq_total: 260364.832824353
cpu_total: 28.27
cpu_0: 52.56
cpu_1: 48.64
cpu_2: 11.63
cpu_3: 7.71
cpu_4: 38.27
cpu_5: 46.45
cpu_6: 0.33
cpu_7: 45.58
cpu_8: 47.51
cpu_9: 6.78
cpu_10: 0.13
cpu_11: 41.06
cpu_12: 48.11
cpu_13: 6.11
cpu_14: 40.86
cpu_15: 42.59
cpu_16: 11.16
cpu_17: 0.20
cpu_18: 39.07
cpu_19: 47.77
cpu_20: 0.27
cpu_21: 39.20
cpu_22: 46.58
cpu_23: 13.82
cpu_24: 6.78
cpu_25: 44.45
cpu_26: 43.26
cpu_27: 14.68
enp130s0f0_rx_bytes_phy: 2033136
enp130s0f1_rx_bytes_phy: 3486000
enp4s0f0_rx_bytes_phy: 1994069
enp4s0f1_rx_bytes_phy: 851798
Total_rx_bytes_phy: 8365003
enp130s0f0_rx_bytes: 1916965
enp130s0f1_rx_bytes: 3286617
enp4s0f0_rx_bytes: 1879675
enp4s0f1_rx_bytes: 803172
Total_rx_bytes: 7886429
enp130s0f0_rx_packets_phy: 29044
enp130s0f1_rx_packets_phy: 49800
enp4s0f0_rx_packets_phy: 28487
enp4s0f1_rx_packets_phy: 12168
Total_rx_packets_phy: 119499
enp130s0f0_tx_packets_phy: 358817
enp130s0f1_tx_packets_phy: 358853
enp4s0f0_tx_packets_phy: 361979
enp4s0f1_tx_packets_phy: 366645
Total_tx_packets_phy: 1446294
enp130s0f0_tx_packets: 358819
enp130s0f1_tx_packets: 358845
enp4s0f0_tx_packets: 361985
enp4s0f1_tx_packets: 366651
Total_tx_packets: 1446300
enp130s0f0_rx_packets: 29044
enp130s0f1_rx_packets: 49797
enp4s0f0_rx_packets: 28479
enp4s0f1_rx_packets: 12169
Total_rx_packets: 119489
enp130s0f0_tx_bytes: 3234398231
enp130s0f1_tx_bytes: 3234631203
enp4s0f0_tx_bytes: 3262935397
enp4s0f1_tx_bytes: 3304997986
Total_tx_bytes: 13036962817
enp130s0f0_tx_bytes_phy: 3235820210
enp130s0f1_tx_bytes_phy: 3236142900
enp4s0f0_tx_bytes_phy: 3264327384
enp4s0f1_tx_bytes_phy: 3306407698
Total_tx_bytes_phy: 13042698192


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.84        Core1: 38.01        
Core2: 40.74        Core3: 47.25        
Core4: 40.11        Core5: 35.70        
Core6: 57.59        Core7: 46.96        
Core8: 36.46        Core9: 51.95        
Core10: 59.13        Core11: 46.00        
Core12: 36.41        Core13: 39.62        
Core14: 41.22        Core15: 40.36        
Core16: 47.20        Core17: 49.93        
Core18: 43.77        Core19: 36.89        
Core20: 64.09        Core21: 44.81        
Core22: 42.23        Core23: 28.00        
Core24: 50.35        Core25: 43.67        
Core26: 40.68        Core27: 33.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.72
Socket1: 41.24
DDR read Latency(ns)
Socket0: 192.45
Socket1: 192.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.05        Core1: 37.28        
Core2: 40.14        Core3: 45.56        
Core4: 39.88        Core5: 34.82        
Core6: 66.22        Core7: 47.82        
Core8: 35.27        Core9: 51.01        
Core10: 82.55        Core11: 44.04        
Core12: 35.29        Core13: 39.03        
Core14: 42.63        Core15: 37.66        
Core16: 46.81        Core17: 52.65        
Core18: 43.62        Core19: 36.56        
Core20: 69.54        Core21: 44.51        
Core22: 40.90        Core23: 32.30        
Core24: 49.18        Core25: 44.68        
Core26: 39.14        Core27: 32.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.04
Socket1: 40.61
DDR read Latency(ns)
Socket0: 190.00
Socket1: 191.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.21        Core1: 38.27        
Core2: 40.45        Core3: 49.71        
Core4: 39.11        Core5: 36.17        
Core6: 80.77        Core7: 47.46        
Core8: 36.09        Core9: 50.93        
Core10: 53.66        Core11: 44.26        
Core12: 35.58        Core13: 39.43        
Core14: 42.79        Core15: 39.03        
Core16: 46.19        Core17: 64.52        
Core18: 42.35        Core19: 37.34        
Core20: 63.13        Core21: 44.35        
Core22: 41.07        Core23: 28.91        
Core24: 48.40        Core25: 43.00        
Core26: 40.56        Core27: 33.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.19
Socket1: 40.98
DDR read Latency(ns)
Socket0: 190.26
Socket1: 190.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.26        Core1: 37.96        
Core2: 40.93        Core3: 51.52        
Core4: 40.53        Core5: 35.16        
Core6: 61.67        Core7: 47.51        
Core8: 36.18        Core9: 51.60        
Core10: 83.21        Core11: 44.44        
Core12: 35.54        Core13: 40.04        
Core14: 42.40        Core15: 40.20        
Core16: 46.98        Core17: 60.25        
Core18: 43.22        Core19: 36.94        
Core20: 77.96        Core21: 44.85        
Core22: 40.75        Core23: 31.10        
Core24: 48.47        Core25: 42.95        
Core26: 40.15        Core27: 33.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.35
Socket1: 41.02
DDR read Latency(ns)
Socket0: 191.19
Socket1: 191.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10319
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417920738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417934322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208970862; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208970862; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209046514; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209046514; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007542370; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5098768; Consumed Joules: 311.20; Watts: 51.81; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1534081; Consumed DRAM Joules: 23.47; DRAM Watts: 3.91
S1P0; QPIClocks: 14418027142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418034194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209089909; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209089909; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209025889; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209025889; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007602383; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5126725; Consumed Joules: 312.91; Watts: 52.09; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1635721; Consumed DRAM Joules: 25.03; DRAM Watts: 4.17
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2920
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.21   0.65    1.19      34 M     46 M    0.25    0.35    0.03    0.03     4592     7181      187     65
   1    1     0.11   0.20   0.57    1.11      33 M     43 M    0.24    0.33    0.03    0.04     3416     3893      277     62
   2    0     0.07   0.66   0.10    0.60    2349 K   3703 K    0.37    0.40    0.00    0.01        0      165        6     65
   3    1     0.05   0.59   0.08    0.60    2462 K   3026 K    0.19    0.23    0.01    0.01      168      194       83     62
   4    0     0.03   0.11   0.30    0.77      31 M     38 M    0.18    0.33    0.10    0.12     4144     6327        4     66
   5    1     0.11   0.21   0.51    1.04      31 M     41 M    0.25    0.36    0.03    0.04     5096     3907       19     62
   6    0     0.00   0.21   0.00    0.60      89 K    139 K    0.36    0.07    0.02    0.03        0        8        3     65
   7    1     0.07   0.15   0.46    0.98      35 M     43 M    0.18    0.31    0.05    0.06     4312     4321      123     62
   8    0     0.11   0.19   0.56    1.11      31 M     41 M    0.25    0.35    0.03    0.04     4032     6955       22     64
   9    1     0.03   0.46   0.06    0.60    2216 K   3549 K    0.38    0.23    0.01    0.01      112       10      103     62
  10    0     0.00   0.35   0.00    0.61     119 K    155 K    0.23    0.17    0.02    0.03      336        9        3     64
  11    1     0.03   0.10   0.35    0.83      33 M     40 M    0.17    0.31    0.10    0.12     5208     4049        4     61
  12    0     0.11   0.19   0.57    1.12      31 M     41 M    0.24    0.36    0.03    0.04     4872     6443      249     64
  13    1     0.03   0.45   0.06    0.60    1297 K   3295 K    0.61    0.19    0.01    0.01      280       87       15     62
  14    0     0.04   0.10   0.35    0.85      32 M     39 M    0.18    0.32    0.09    0.11     4424     6898       10     65
  15    1     0.06   0.16   0.38    0.86      30 M     40 M    0.23    0.33    0.05    0.07     2800     3795        2     62
  16    0     0.05   0.59   0.09    0.60    3570 K   5384 K    0.34    0.30    0.01    0.01      168      187      111     65
  17    1     0.00   0.21   0.00    0.60      31 K     48 K    0.36    0.07    0.02    0.03       56        3        2     62
  18    0     0.03   0.10   0.31    0.79      33 M     39 M    0.17    0.31    0.10    0.12     2912     6320        7     65
  19    1     0.09   0.17   0.50    1.02      30 M     41 M    0.25    0.33    0.04    0.05     4704     3910      258     63
  20    0     0.00   0.56   0.01    0.60     236 K    354 K    0.33    0.37    0.00    0.01       56       33        5     65
  21    1     0.03   0.10   0.31    0.78      32 M     39 M    0.17    0.32    0.10    0.12     3640     3945       30     63
  22    0     0.07   0.14   0.47    0.99      35 M     43 M    0.20    0.30    0.05    0.06     5544     6520      258     65
  23    1     0.09   0.60   0.14    0.61    3161 K   4137 K    0.24    0.49    0.00    0.00      280       46      131     63
  24    0     0.04   0.62   0.07    0.60    2223 K   2550 K    0.13    0.21    0.01    0.01      112       17      190     66
  25    1     0.08   0.18   0.43    0.92      33 M     42 M    0.22    0.32    0.04    0.05     5096     4038       30     63
  26    0     0.07   0.17   0.42    0.93      32 M     40 M    0.21    0.33    0.05    0.06     3976     7354        6     65
  27    1     0.08   0.60   0.14    0.60    2776 K   3742 K    0.26    0.44    0.00    0.00      392       50      112     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.19   0.28    0.94     270 M    343 M    0.21    0.33    0.04    0.05    35168    54417     1061     58
 SKT    1     0.06   0.21   0.28    0.89     273 M    350 M    0.22    0.33    0.03    0.04    35560    32248     1189     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.28    0.92     543 M    693 M    0.22    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.76 %

 C1 core residency: 43.62 %; C3 core residency: 4.14 %; C6 core residency: 21.48 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   74 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.36    27.65     261.94      19.64         284.63
 SKT   1    46.87    27.62     262.47      20.90         290.26
---------------------------------------------------------------------------------------------------------------
       *    93.23    55.27     524.42      40.54         287.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a04
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9366.52 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5527.10 --|
|-- Mem Ch  2: Reads (MB/s):  9206.08 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  5489.13 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  9206.08 --||-- NODE 1 Mem Read (MB/s) :  9366.52 --|
|-- NODE 0 Mem Write(MB/s) :  5489.13 --||-- NODE 1 Mem Write(MB/s) :  5527.10 --|
|-- NODE 0 P. Write (T/s):     148668 --||-- NODE 1 P. Write (T/s):     156759 --|
|-- NODE 0 Memory (MB/s):    14695.21 --||-- NODE 1 Memory (MB/s):    14893.62 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18572.60                --|
            |--                System Write Throughput(MB/s):      11016.24                --|
            |--               System Memory Throughput(MB/s):      29588.83                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ada
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     103 M        24      16 M   122 M    357 K     0     614 K
 1     102 M        12      16 M   121 M    402 K     0     621 K
-----------------------------------------------------------------------
 *     205 M        36      33 M   244 M    760 K     0    1235 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.65        Core1: 31.02        
Core2: 41.64        Core3: 49.94        
Core4: 49.83        Core5: 51.87        
Core6: 48.74        Core7: 45.51        
Core8: 35.54        Core9: 38.09        
Core10: 56.26        Core11: 44.77        
Core12: 36.36        Core13: 50.79        
Core14: 42.39        Core15: 43.02        
Core16: 54.00        Core17: 63.62        
Core18: 41.52        Core19: 34.88        
Core20: 43.84        Core21: 43.73        
Core22: 39.36        Core23: 32.64        
Core24: 47.22        Core25: 42.64        
Core26: 41.15        Core27: 39.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.88
Socket1: 41.80
DDR read Latency(ns)
Socket0: 192.16
Socket1: 190.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.31        Core1: 28.53        
Core2: 41.95        Core3: 48.59        
Core4: 51.62        Core5: 52.82        
Core6: 46.69        Core7: 44.55        
Core8: 34.59        Core9: 36.76        
Core10: 63.45        Core11: 43.11        
Core12: 36.69        Core13: 51.27        
Core14: 41.14        Core15: 42.28        
Core16: 60.74        Core17: 56.83        
Core18: 42.23        Core19: 33.92        
Core20: 37.95        Core21: 42.34        
Core22: 38.03        Core23: 30.05        
Core24: 45.63        Core25: 41.57        
Core26: 40.58        Core27: 37.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.13
Socket1: 40.57
DDR read Latency(ns)
Socket0: 190.14
Socket1: 188.53
irq_total: 262981.562331236
cpu_total: 28.63
cpu_0: 55.65
cpu_1: 44.81
cpu_2: 6.45
cpu_3: 14.10
cpu_4: 39.43
cpu_5: 44.41
cpu_6: 6.65
cpu_7: 45.88
cpu_8: 50.40
cpu_9: 16.49
cpu_10: 0.13
cpu_11: 41.36
cpu_12: 49.14
cpu_13: 6.98
cpu_14: 39.89
cpu_15: 39.69
cpu_16: 0.73
cpu_17: 0.20
cpu_18: 39.63
cpu_19: 41.76
cpu_20: 2.59
cpu_21: 39.56
cpu_22: 46.01
cpu_23: 13.83
cpu_24: 6.52
cpu_25: 43.68
cpu_26: 44.61
cpu_27: 20.94
enp130s0f0_rx_packets_phy: 28637
enp130s0f1_rx_packets_phy: 25570
enp4s0f0_rx_packets_phy: 25835
enp4s0f1_rx_packets_phy: 22457
Total_rx_packets_phy: 102499
enp130s0f0_tx_bytes: 3283311657
enp130s0f1_tx_bytes: 3282176755
enp4s0f0_tx_bytes: 3297453884
enp4s0f1_tx_bytes: 3337773485
Total_tx_bytes: 13200715781
enp130s0f0_tx_packets: 364245
enp130s0f1_tx_packets: 364119
enp4s0f0_tx_packets: 365814
enp4s0f1_tx_packets: 370287
Total_tx_packets: 1464465
enp130s0f0_tx_packets_phy: 364244
enp130s0f1_tx_packets_phy: 364127
enp4s0f0_tx_packets_phy: 365805
enp4s0f1_tx_packets_phy: 370285
Total_tx_packets_phy: 1464461
enp130s0f0_tx_bytes_phy: 3284759652
enp130s0f1_tx_bytes_phy: 3283705446
enp4s0f0_tx_bytes_phy: 3298833986
enp4s0f1_tx_bytes_phy: 3339237242
Total_tx_bytes_phy: 13206536326
enp130s0f0_rx_bytes_phy: 2004648
enp130s0f1_rx_bytes_phy: 1789943
enp4s0f0_rx_bytes_phy: 1808514
enp4s0f1_rx_bytes_phy: 1572015
Total_rx_bytes_phy: 7175120
enp130s0f0_rx_packets: 28637
enp130s0f1_rx_packets: 25570
enp4s0f0_rx_packets: 25836
enp4s0f1_rx_packets: 22457
Total_rx_packets: 102500
enp130s0f0_rx_bytes: 1890087
enp130s0f1_rx_bytes: 1687631
enp4s0f0_rx_bytes: 1705241
enp4s0f1_rx_bytes: 1482176
Total_rx_bytes: 6765135


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.39        Core1: 43.15        
Core2: 42.56        Core3: 48.60        
Core4: 39.83        Core5: 43.18        
Core6: 51.83        Core7: 49.27        
Core8: 35.70        Core9: 38.45        
Core10: 59.77        Core11: 45.90        
Core12: 35.57        Core13: 50.66        
Core14: 43.46        Core15: 43.50        
Core16: 64.14        Core17: 62.23        
Core18: 42.20        Core19: 35.15        
Core20: 53.97        Core21: 44.82        
Core22: 39.95        Core23: 29.34        
Core24: 46.65        Core25: 43.59        
Core26: 40.89        Core27: 35.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.41
Socket1: 43.21
DDR read Latency(ns)
Socket0: 194.12
Socket1: 194.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.18        Core1: 44.30        
Core2: 43.17        Core3: 49.07        
Core4: 38.91        Core5: 41.49        
Core6: 49.47        Core7: 46.94        
Core8: 35.81        Core9: 39.20        
Core10: 74.30        Core11: 45.51        
Core12: 36.09        Core13: 50.43        
Core14: 42.86        Core15: 43.84        
Core16: 42.19        Core17: 63.81        
Core18: 42.15        Core19: 33.93        
Core20: 53.88        Core21: 43.44        
Core22: 40.47        Core23: 29.07        
Core24: 46.77        Core25: 42.78        
Core26: 40.62        Core27: 36.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.47
Socket1: 42.51
DDR read Latency(ns)
Socket0: 193.84
Socket1: 193.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.76        Core1: 41.30        
Core2: 41.36        Core3: 49.46        
Core4: 39.71        Core5: 44.14        
Core6: 50.55        Core7: 47.03        
Core8: 35.91        Core9: 38.25        
Core10: 80.82        Core11: 45.29        
Core12: 35.40        Core13: 50.03        
Core14: 42.45        Core15: 40.67        
Core16: 67.22        Core17: 65.84        
Core18: 41.58        Core19: 35.13        
Core20: 61.44        Core21: 44.01        
Core22: 39.06        Core23: 33.08        
Core24: 49.44        Core25: 43.71        
Core26: 39.91        Core27: 37.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.92
Socket1: 42.50
DDR read Latency(ns)
Socket0: 190.32
Socket1: 192.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.45        Core1: 45.09        
Core2: 42.00        Core3: 49.79        
Core4: 39.49        Core5: 43.62        
Core6: 52.00        Core7: 47.97        
Core8: 35.88        Core9: 39.66        
Core10: 55.04        Core11: 44.68        
Core12: 35.52        Core13: 50.68        
Core14: 42.91        Core15: 43.67        
Core16: 62.81        Core17: 66.35        
Core18: 41.50        Core19: 35.27        
Core20: 55.01        Core21: 43.02        
Core22: 39.30        Core23: 29.85        
Core24: 47.11        Core25: 42.97        
Core26: 40.53        Core27: 37.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.02
Socket1: 43.07
DDR read Latency(ns)
Socket0: 191.37
Socket1: 193.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11386
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14428326054; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14428465698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7214236112; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7214236112; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7214305621; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7214305621; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011403277; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5171271; Consumed Joules: 315.63; Watts: 52.51; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1531736; Consumed DRAM Joules: 23.44; DRAM Watts: 3.90
S1P0; QPIClocks: 14427260994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14427264946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213706372; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213706372; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213638846; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213638846; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011424382; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5023785; Consumed Joules: 306.63; Watts: 51.01; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1645045; Consumed DRAM Joules: 25.17; DRAM Watts: 4.19
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d4d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.20   0.69    1.20      35 M     47 M    0.25    0.35    0.03    0.03     4088     6721      320     65
   1    1     0.07   0.17   0.44    0.94      30 M     39 M    0.23    0.35    0.04    0.05     4760     3823        5     62
   2    0     0.04   0.65   0.07    0.60    1276 K   1919 K    0.34    0.26    0.00    0.00        0       70        3     65
   3    1     0.07   0.59   0.12    0.60    3981 K   4800 K    0.17    0.34    0.01    0.01      504      203      112     62
   4    0     0.03   0.10   0.32    0.79      31 M     38 M    0.18    0.33    0.09    0.12     4424     6014        3     65
   5    1     0.07   0.16   0.43    0.94      30 M     39 M    0.23    0.34    0.04    0.06     4032     3586       12     62
   6    0     0.03   0.48   0.05    0.60    2325 K   3365 K    0.31    0.22    0.01    0.01      112        5       86     64
   7    1     0.07   0.14   0.48    1.00      35 M     43 M    0.19    0.31    0.05    0.06     3360     3853       89     61
   8    0     0.12   0.19   0.62    1.17      32 M     43 M    0.25    0.35    0.03    0.04     4872     6096      234     64
   9    1     0.08   0.68   0.12    0.60    3805 K   6362 K    0.40    0.43    0.00    0.01      280      298        1     61
  10    0     0.00   0.23   0.00    0.60      67 K    115 K    0.42    0.10    0.01    0.02        0        3        1     65
  11    1     0.03   0.09   0.35    0.84      33 M     40 M    0.17    0.31    0.10    0.12     4144     3666        6     62
  12    0     0.12   0.20   0.61    1.17      31 M     42 M    0.26    0.36    0.03    0.04     3920     6162      238     64
  13    1     0.03   0.49   0.06    0.60    2363 K   3548 K    0.33    0.26    0.01    0.01      112       49      105     62
  14    0     0.03   0.10   0.32    0.80      32 M     39 M    0.17    0.31    0.10    0.12     2800     6460       17     65
  15    1     0.03   0.10   0.31    0.77      30 M     37 M    0.18    0.33    0.10    0.12     4256     3347        4     62
  16    0     0.00   0.47   0.00    0.60     156 K    210 K    0.26    0.27    0.01    0.01        0       10        5     65
  17    1     0.00   0.20   0.00    0.60      83 K    127 K    0.35    0.07    0.02    0.03       56        8        7     63
  18    0     0.03   0.10   0.32    0.80      32 M     39 M    0.17    0.31    0.10    0.12     3976     5700        3     66
  19    1     0.06   0.16   0.36    0.83      28 M     37 M    0.24    0.35    0.05    0.07     3864     3657        2     63
  20    0     0.01   0.60   0.01    0.60     420 K    570 K    0.26    0.37    0.00    0.01      224       49       12     66
  21    1     0.03   0.10   0.32    0.79      32 M     38 M    0.17    0.32    0.10    0.12     4480     3741        3     64
  22    0     0.08   0.17   0.47    0.99      32 M     42 M    0.22    0.32    0.04    0.05     5040     5884      123     65
  23    1     0.08   0.62   0.13    0.60    3203 K   4053 K    0.21    0.49    0.00    0.00      112       60      131     63
  24    0     0.04   0.60   0.07    0.60    2164 K   2488 K    0.13    0.21    0.00    0.01      112       24      152     66
  25    1     0.06   0.14   0.40    0.89      33 M     41 M    0.21    0.31    0.06    0.07     4704     3803       94     62
  26    0     0.07   0.16   0.44    0.96      32 M     41 M    0.21    0.33    0.05    0.06     5656     6874       38     65
  27    1     0.11   0.60   0.18    0.60    4866 K   6226 K    0.22    0.48    0.00    0.01      392       93      172     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.19   0.29    0.97     269 M    343 M    0.22    0.33    0.04    0.05    35224    50072     1235     58
 SKT    1     0.06   0.21   0.26    0.82     272 M    344 M    0.21    0.33    0.03    0.04    35056    30187      743     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.28    0.89     542 M    688 M    0.21    0.33    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.88 %

 C1 core residency: 43.67 %; C3 core residency: 3.56 %; C6 core residency: 21.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.01 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    19%   
 SKT    1       18 G     18 G   |   19%    19%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   74 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    46.20    27.45     264.09      19.54         285.44
 SKT   1    46.84    27.67     256.25      21.00         290.04
---------------------------------------------------------------------------------------------------------------
       *    93.04    55.12     520.35      40.54         287.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
