\hypertarget{b1553brm_8h}{}\section{bsps/include/grlib/b1553brm.h File Reference}
\label{b1553brm_8h}\index{bsps/include/grlib/b1553brm.h@{bsps/include/grlib/b1553brm.h}}
{\ttfamily \#include $<$drvmgr/drvmgr.\+h$>$}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structbrm__reg}{brm\+\_\+reg}}
\item 
struct \mbox{\hyperlink{structbm__msg}{bm\+\_\+msg}}
\item 
struct \mbox{\hyperlink{structrt__msg}{rt\+\_\+msg}}
\item 
struct \mbox{\hyperlink{structbc__msg}{bc\+\_\+msg}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries B\+C\+\_\+\+TR}~0x0001
\item 
\#define {\bfseries B\+C\+\_\+\+R\+T\+RT}~0x0002
\item 
\#define {\bfseries B\+C\+\_\+\+B\+U\+SA}~0x0004
\item 
\#define {\bfseries B\+C\+\_\+\+E\+OL}~0x0020
\item 
\#define {\bfseries B\+C\+\_\+\+S\+K\+IP}~0x0040
\item 
\#define {\bfseries B\+C\+\_\+\+B\+A\+ME}~0x8000
\item 
\#define {\bfseries B\+R\+M\+\_\+\+M\+B\+C\+\_\+\+I\+RQ}~1                    /$\ast$ Monitor Block Counter irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+C\+B\+A\+\_\+\+I\+RQ}~2                    /$\ast$ Command Block Accessed irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+R\+T\+F\+\_\+\+I\+RQ}~4                    /$\ast$ Retry Fail irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+I\+L\+L\+O\+P\+\_\+\+I\+RQ}~8                    /$\ast$ Illogical Opcode irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+B\+C\+\_\+\+I\+L\+L\+C\+M\+D\+\_\+\+I\+RQ}~16                   /$\ast$ BC Illocigal Command irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+E\+O\+L\+\_\+\+I\+RQ}~32                   /$\ast$ End Of List irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+R\+T\+\_\+\+I\+L\+L\+C\+M\+D\+\_\+\+I\+RQ}~128                  /$\ast$ RT Illegal Command irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+I\+X\+E\+Q0\+\_\+\+I\+RQ}~256                  /$\ast$ Index Equal Zero irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+B\+D\+R\+C\+V\+\_\+\+I\+RQ}~512                  /$\ast$ Broadcast Command Received irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+S\+U\+B\+A\+D\+\_\+\+I\+RQ}~1024                 /$\ast$ Subaddress Accessed irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+M\+E\+R\+R\+\_\+\+I\+RQ}~2048                 /$\ast$ Message Error irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+T\+A\+P\+F\+\_\+\+I\+RQ}~8192                 /$\ast$ Terminal Address Parity Fail irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+W\+R\+A\+P\+F\+\_\+\+I\+RQ}~16384                /$\ast$ Wrap Fail irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+D\+M\+A\+F\+\_\+\+I\+RQ}~32768                /$\ast$ D\+MA Fail irq $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+S\+E\+T\+\_\+\+M\+O\+DE}~0
\item 
\#define {\bfseries B\+R\+M\+\_\+\+S\+E\+T\+\_\+\+B\+US}~1
\item 
\#define {\bfseries B\+R\+M\+\_\+\+S\+E\+T\+\_\+\+M\+S\+G\+TO}~2
\item 
\#define {\bfseries B\+R\+M\+\_\+\+S\+E\+T\+\_\+\+R\+T\+\_\+\+A\+D\+DR}~3
\item 
\#define {\bfseries B\+R\+M\+\_\+\+S\+E\+T\+\_\+\+S\+TD}~4
\item 
\#define {\bfseries B\+R\+M\+\_\+\+S\+E\+T\+\_\+\+B\+CE}~5
\item 
\#define {\bfseries B\+R\+M\+\_\+\+T\+X\+\_\+\+B\+L\+O\+CK}~7
\item 
\#define {\bfseries B\+R\+M\+\_\+\+R\+X\+\_\+\+B\+L\+O\+CK}~8
\item 
\#define {\bfseries B\+R\+M\+\_\+\+D\+O\+\_\+\+L\+I\+ST}~10
\item 
\#define {\bfseries B\+R\+M\+\_\+\+L\+I\+S\+T\+\_\+\+D\+O\+NE}~11
\item 
\#define {\bfseries B\+R\+M\+\_\+\+C\+L\+R\+\_\+\+S\+T\+A\+T\+US}~12
\item 
\#define {\bfseries B\+R\+M\+\_\+\+G\+E\+T\+\_\+\+S\+T\+A\+T\+US}~13
\item 
\#define {\bfseries B\+R\+M\+\_\+\+S\+E\+T\+\_\+\+E\+V\+E\+N\+T\+ID}~14
\item 
\#define {\bfseries G\+E\+T\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+E\+S\+C\+R\+I\+P\+T\+OR}(event\+\_\+in)~(event\+\_\+in$>$$>$16)
\item 
\#define {\bfseries B\+R\+M\+\_\+\+M\+O\+D\+E\+\_\+\+BC}~0x0
\item 
\#define {\bfseries B\+R\+M\+\_\+\+M\+O\+D\+E\+\_\+\+RT}~0x1
\item 
\#define {\bfseries B\+R\+M\+\_\+\+M\+O\+D\+E\+\_\+\+BM}~0x2
\item 
\#define {\bfseries B\+R\+M\+\_\+\+M\+O\+D\+E\+\_\+\+B\+M\+\_\+\+RT}~0x3 /$\ast$ both R\+T and B\+M $\ast$/
\item 
\#define {\bfseries B\+R\+M\+\_\+\+F\+R\+E\+Q\+\_\+12\+M\+HZ}~0
\item 
\#define {\bfseries B\+R\+M\+\_\+\+F\+R\+E\+Q\+\_\+16\+M\+HZ}~1
\item 
\#define {\bfseries B\+R\+M\+\_\+\+F\+R\+E\+Q\+\_\+20\+M\+HZ}~2
\item 
\#define {\bfseries B\+R\+M\+\_\+\+F\+R\+E\+Q\+\_\+24\+M\+HZ}~3
\item 
\#define {\bfseries B\+R\+M\+\_\+\+F\+R\+E\+Q\+\_\+\+M\+A\+SK}~0x3
\item 
\#define {\bfseries C\+L\+K\+D\+I\+V\+\_\+\+M\+A\+SK}~0xf
\item 
\#define {\bfseries C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK}~0x7
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries b1553brm\+\_\+register\+\_\+drv} (void)
\item 
void {\bfseries b1553brm\+\_\+print} (int options)
\item 
void {\bfseries b1553brm\+\_\+print\+\_\+dev} (struct \mbox{\hyperlink{structdrvmgr__dev}{drvmgr\+\_\+dev}} $\ast$dev, int options)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
unsigned short {\bfseries b1553brm\+\_\+rt\+\_\+cmd\+\_\+legalize} \mbox{[}16\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
1553 