<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>x86emu_regs.h source code [netbsd/common/include/x86emu/x86emu_regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/common/include/x86emu/x86emu_regs.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>common</a>/<a href='..'>include</a>/<a href='./'>x86emu</a>/<a href='x86emu_regs.h.html'>x86emu_regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: x86emu_regs.h,v 1.1 2007/12/01 20:14:10 joerg Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/****************************************************************************</i></td></tr>
<tr><th id="4">4</th><td><i>*</i></td></tr>
<tr><th id="5">5</th><td><i>*  Realmode X86 Emulator Library</i></td></tr>
<tr><th id="6">6</th><td><i>*</i></td></tr>
<tr><th id="7">7</th><td><i>*  Copyright (C) 1996-1999 SciTech Software, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i>*  Copyright (C) David Mosberger-Tang</i></td></tr>
<tr><th id="9">9</th><td><i>*  Copyright (C) 1999 Egbert Eich</i></td></tr>
<tr><th id="10">10</th><td><i>*  Copyright (C) 2007 Joerg Sonnenberger</i></td></tr>
<tr><th id="11">11</th><td><i>*</i></td></tr>
<tr><th id="12">12</th><td><i>*  ========================================================================</i></td></tr>
<tr><th id="13">13</th><td><i>*</i></td></tr>
<tr><th id="14">14</th><td><i>*  Permission to use, copy, modify, distribute, and sell this software and</i></td></tr>
<tr><th id="15">15</th><td><i>*  its documentation for any purpose is hereby granted without fee,</i></td></tr>
<tr><th id="16">16</th><td><i>*  provided that the above copyright notice appear in all copies and that</i></td></tr>
<tr><th id="17">17</th><td><i>*  both that copyright notice and this permission notice appear in</i></td></tr>
<tr><th id="18">18</th><td><i>*  supporting documentation, and that the name of the authors not be used</i></td></tr>
<tr><th id="19">19</th><td><i>*  in advertising or publicity pertaining to distribution of the software</i></td></tr>
<tr><th id="20">20</th><td><i>*  without specific, written prior permission.  The authors makes no</i></td></tr>
<tr><th id="21">21</th><td><i>*  representations about the suitability of this software for any purpose.</i></td></tr>
<tr><th id="22">22</th><td><i>*  It is provided "as is" without express or implied warranty.</i></td></tr>
<tr><th id="23">23</th><td><i>*</i></td></tr>
<tr><th id="24">24</th><td><i>*  THE AUTHORS DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,</i></td></tr>
<tr><th id="25">25</th><td><i>*  INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO</i></td></tr>
<tr><th id="26">26</th><td><i>*  EVENT SHALL THE AUTHORS BE LIABLE FOR ANY SPECIAL, INDIRECT OR</i></td></tr>
<tr><th id="27">27</th><td><i>*  CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF</i></td></tr>
<tr><th id="28">28</th><td><i>*  USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR</i></td></tr>
<tr><th id="29">29</th><td><i>*  OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR</i></td></tr>
<tr><th id="30">30</th><td><i>*  PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="31">31</th><td><i>*</i></td></tr>
<tr><th id="32">32</th><td><i>****************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/__X86EMU_REGS_H">__X86EMU_REGS_H</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/__X86EMU_REGS_H" data-ref="_M/__X86EMU_REGS_H">__X86EMU_REGS_H</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*---------------------- Macros and type definitions ----------------------*/</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/* 8 bit registers */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/R_AH" data-ref="_M/R_AH">R_AH</dfn>  register_a.I8_reg.h_reg</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/R_AL" data-ref="_M/R_AL">R_AL</dfn>  register_a.I8_reg.l_reg</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/R_BH" data-ref="_M/R_BH">R_BH</dfn>  register_b.I8_reg.h_reg</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/R_BL" data-ref="_M/R_BL">R_BL</dfn>  register_b.I8_reg.l_reg</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/R_CH" data-ref="_M/R_CH">R_CH</dfn>  register_c.I8_reg.h_reg</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/R_CL" data-ref="_M/R_CL">R_CL</dfn>  register_c.I8_reg.l_reg</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/R_DH" data-ref="_M/R_DH">R_DH</dfn>  register_d.I8_reg.h_reg</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/R_DL" data-ref="_M/R_DL">R_DL</dfn>  register_d.I8_reg.l_reg</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* 16 bit registers */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/R_AX" data-ref="_M/R_AX">R_AX</dfn>  register_a.I16_reg.x_reg</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/R_BX" data-ref="_M/R_BX">R_BX</dfn>  register_b.I16_reg.x_reg</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/R_CX" data-ref="_M/R_CX">R_CX</dfn>  register_c.I16_reg.x_reg</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/R_DX" data-ref="_M/R_DX">R_DX</dfn>  register_d.I16_reg.x_reg</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* 32 bit extended registers */</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/R_EAX" data-ref="_M/R_EAX">R_EAX</dfn>  register_a.I32_reg.e_reg</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/R_EBX" data-ref="_M/R_EBX">R_EBX</dfn>  register_b.I32_reg.e_reg</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/R_ECX" data-ref="_M/R_ECX">R_ECX</dfn>  register_c.I32_reg.e_reg</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/R_EDX" data-ref="_M/R_EDX">R_EDX</dfn>  register_d.I32_reg.e_reg</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/* special registers */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/R_SP" data-ref="_M/R_SP">R_SP</dfn>  register_sp.I16_reg.x_reg</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/R_BP" data-ref="_M/R_BP">R_BP</dfn>  register_bp.I16_reg.x_reg</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/R_SI" data-ref="_M/R_SI">R_SI</dfn>  register_si.I16_reg.x_reg</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/R_DI" data-ref="_M/R_DI">R_DI</dfn>  register_di.I16_reg.x_reg</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/R_IP" data-ref="_M/R_IP">R_IP</dfn>  register_ip.I16_reg.x_reg</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/R_FLG" data-ref="_M/R_FLG">R_FLG</dfn> register_flags</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* special registers */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/R_ESP" data-ref="_M/R_ESP">R_ESP</dfn>  register_sp.I32_reg.e_reg</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/R_EBP" data-ref="_M/R_EBP">R_EBP</dfn>  register_bp.I32_reg.e_reg</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/R_ESI" data-ref="_M/R_ESI">R_ESI</dfn>  register_si.I32_reg.e_reg</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/R_EDI" data-ref="_M/R_EDI">R_EDI</dfn>  register_di.I32_reg.e_reg</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/R_EIP" data-ref="_M/R_EIP">R_EIP</dfn>  register_ip.I32_reg.e_reg</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/R_EFLG" data-ref="_M/R_EFLG">R_EFLG</dfn> register_flags</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* segment registers */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/R_CS" data-ref="_M/R_CS">R_CS</dfn>  register_cs</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/R_DS" data-ref="_M/R_DS">R_DS</dfn>  register_ds</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/R_SS" data-ref="_M/R_SS">R_SS</dfn>  register_ss</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/R_ES" data-ref="_M/R_ES">R_ES</dfn>  register_es</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/R_FS" data-ref="_M/R_FS">R_FS</dfn>  register_fs</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/R_GS" data-ref="_M/R_GS">R_GS</dfn>  register_gs</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/* flag conditions   */</i></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/FB_CF" data-ref="_M/FB_CF">FB_CF</dfn> 0x0001            /* CARRY flag  */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/FB_PF" data-ref="_M/FB_PF">FB_PF</dfn> 0x0004            /* PARITY flag */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/FB_AF" data-ref="_M/FB_AF">FB_AF</dfn> 0x0010            /* AUX  flag   */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/FB_ZF" data-ref="_M/FB_ZF">FB_ZF</dfn> 0x0040            /* ZERO flag   */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/FB_SF" data-ref="_M/FB_SF">FB_SF</dfn> 0x0080            /* SIGN flag   */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/FB_TF" data-ref="_M/FB_TF">FB_TF</dfn> 0x0100            /* TRAP flag   */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/FB_IF" data-ref="_M/FB_IF">FB_IF</dfn> 0x0200            /* INTERRUPT ENABLE flag */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/FB_DF" data-ref="_M/FB_DF">FB_DF</dfn> 0x0400            /* DIR flag    */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/FB_OF" data-ref="_M/FB_OF">FB_OF</dfn> 0x0800            /* OVERFLOW flag */</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* 80286 and above always have bit#1 set */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/F_ALWAYS_ON" data-ref="_M/F_ALWAYS_ON">F_ALWAYS_ON</dfn>  (0x0002)   /* flag bits always on */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/*</i></td></tr>
<tr><th id="100">100</th><td><i> * Define a mask for only those flag bits we will ever pass back </i></td></tr>
<tr><th id="101">101</th><td><i> * (via PUSHF) </i></td></tr>
<tr><th id="102">102</th><td><i> */</i></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/F_MSK" data-ref="_M/F_MSK">F_MSK</dfn> (FB_CF|FB_PF|FB_AF|FB_ZF|FB_SF|FB_TF|FB_IF|FB_DF|FB_OF)</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/* following bits masked in to a 16bit quantity */</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/F_CF" data-ref="_M/F_CF">F_CF</dfn> 0x0001             /* CARRY flag  */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/F_PF" data-ref="_M/F_PF">F_PF</dfn> 0x0004             /* PARITY flag */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/F_AF" data-ref="_M/F_AF">F_AF</dfn> 0x0010             /* AUX  flag   */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/F_ZF" data-ref="_M/F_ZF">F_ZF</dfn> 0x0040             /* ZERO flag   */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/F_SF" data-ref="_M/F_SF">F_SF</dfn> 0x0080             /* SIGN flag   */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/F_TF" data-ref="_M/F_TF">F_TF</dfn> 0x0100             /* TRAP flag   */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/F_IF" data-ref="_M/F_IF">F_IF</dfn> 0x0200             /* INTERRUPT ENABLE flag */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/F_DF" data-ref="_M/F_DF">F_DF</dfn> 0x0400             /* DIR flag    */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/F_OF" data-ref="_M/F_OF">F_OF</dfn> 0x0800             /* OVERFLOW flag */</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/SET_FLAG" data-ref="_M/SET_FLAG">SET_FLAG</dfn>(flag)        	(emu-&gt;x86.R_FLG |= (flag))</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/CLEAR_FLAG" data-ref="_M/CLEAR_FLAG">CLEAR_FLAG</dfn>(flag)      	(emu-&gt;x86.R_FLG &amp;= ~(flag))</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/ACCESS_FLAG" data-ref="_M/ACCESS_FLAG">ACCESS_FLAG</dfn>(flag)     	(emu-&gt;x86.R_FLG &amp; (flag))</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/CLEARALL_FLAG" data-ref="_M/CLEARALL_FLAG">CLEARALL_FLAG</dfn>(m)    	(emu-&gt;x86.R_FLG = 0)</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/CONDITIONAL_SET_FLAG" data-ref="_M/CONDITIONAL_SET_FLAG">CONDITIONAL_SET_FLAG</dfn>(COND,FLAG) \</u></td></tr>
<tr><th id="123">123</th><td><u>  if (COND) SET_FLAG(FLAG); else CLEAR_FLAG(FLAG)</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/F_PF_CALC" data-ref="_M/F_PF_CALC">F_PF_CALC</dfn> 0x010000      /* PARITY flag has been calced    */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/F_ZF_CALC" data-ref="_M/F_ZF_CALC">F_ZF_CALC</dfn> 0x020000      /* ZERO flag has been calced      */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/F_SF_CALC" data-ref="_M/F_SF_CALC">F_SF_CALC</dfn> 0x040000      /* SIGN flag has been calced      */</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/F_ALL_CALC" data-ref="_M/F_ALL_CALC">F_ALL_CALC</dfn>      0xff0000        /* All have been calced   */</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/*</i></td></tr>
<tr><th id="132">132</th><td><i> * Emulator machine state.</i></td></tr>
<tr><th id="133">133</th><td><i> * Segment usage control.</i></td></tr>
<tr><th id="134">134</th><td><i> */</i></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_SEG_DS_SS" data-ref="_M/SYSMODE_SEG_DS_SS">SYSMODE_SEG_DS_SS</dfn>       0x00000001</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_SEGOVR_CS" data-ref="_M/SYSMODE_SEGOVR_CS">SYSMODE_SEGOVR_CS</dfn>       0x00000002</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_SEGOVR_DS" data-ref="_M/SYSMODE_SEGOVR_DS">SYSMODE_SEGOVR_DS</dfn>       0x00000004</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_SEGOVR_ES" data-ref="_M/SYSMODE_SEGOVR_ES">SYSMODE_SEGOVR_ES</dfn>       0x00000008</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_SEGOVR_FS" data-ref="_M/SYSMODE_SEGOVR_FS">SYSMODE_SEGOVR_FS</dfn>       0x00000010</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_SEGOVR_GS" data-ref="_M/SYSMODE_SEGOVR_GS">SYSMODE_SEGOVR_GS</dfn>       0x00000020</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_SEGOVR_SS" data-ref="_M/SYSMODE_SEGOVR_SS">SYSMODE_SEGOVR_SS</dfn>       0x00000040</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_PREFIX_REPE" data-ref="_M/SYSMODE_PREFIX_REPE">SYSMODE_PREFIX_REPE</dfn>     0x00000080</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_PREFIX_REPNE" data-ref="_M/SYSMODE_PREFIX_REPNE">SYSMODE_PREFIX_REPNE</dfn>    0x00000100</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_PREFIX_DATA" data-ref="_M/SYSMODE_PREFIX_DATA">SYSMODE_PREFIX_DATA</dfn>     0x00000200</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_PREFIX_ADDR" data-ref="_M/SYSMODE_PREFIX_ADDR">SYSMODE_PREFIX_ADDR</dfn>     0x00000400</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_INTR_PENDING" data-ref="_M/SYSMODE_INTR_PENDING">SYSMODE_INTR_PENDING</dfn>    0x10000000</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_EXTRN_INTR" data-ref="_M/SYSMODE_EXTRN_INTR">SYSMODE_EXTRN_INTR</dfn>      0x20000000</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_HALTED" data-ref="_M/SYSMODE_HALTED">SYSMODE_HALTED</dfn>          0x40000000</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_SEGMASK" data-ref="_M/SYSMODE_SEGMASK">SYSMODE_SEGMASK</dfn> (SYSMODE_SEG_DS_SS      | \</u></td></tr>
<tr><th id="151">151</th><td><u>						 SYSMODE_SEGOVR_CS      | \</u></td></tr>
<tr><th id="152">152</th><td><u>						 SYSMODE_SEGOVR_DS      | \</u></td></tr>
<tr><th id="153">153</th><td><u>						 SYSMODE_SEGOVR_ES      | \</u></td></tr>
<tr><th id="154">154</th><td><u>						 SYSMODE_SEGOVR_FS      | \</u></td></tr>
<tr><th id="155">155</th><td><u>						 SYSMODE_SEGOVR_GS      | \</u></td></tr>
<tr><th id="156">156</th><td><u>						 SYSMODE_SEGOVR_SS)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SYSMODE_CLRMASK" data-ref="_M/SYSMODE_CLRMASK">SYSMODE_CLRMASK</dfn> (SYSMODE_SEG_DS_SS      | \</u></td></tr>
<tr><th id="158">158</th><td><u>						 SYSMODE_SEGOVR_CS      | \</u></td></tr>
<tr><th id="159">159</th><td><u>						 SYSMODE_SEGOVR_DS      | \</u></td></tr>
<tr><th id="160">160</th><td><u>						 SYSMODE_SEGOVR_ES      | \</u></td></tr>
<tr><th id="161">161</th><td><u>						 SYSMODE_SEGOVR_FS      | \</u></td></tr>
<tr><th id="162">162</th><td><u>						 SYSMODE_SEGOVR_GS      | \</u></td></tr>
<tr><th id="163">163</th><td><u>						 SYSMODE_SEGOVR_SS      | \</u></td></tr>
<tr><th id="164">164</th><td><u>						 SYSMODE_PREFIX_DATA    | \</u></td></tr>
<tr><th id="165">165</th><td><u>						 SYSMODE_PREFIX_ADDR)</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/INTR_SYNCH" data-ref="_M/INTR_SYNCH">INTR_SYNCH</dfn>           0x1</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#<span data-ppcond="34">endif</span> /* __X86EMU_REGS_H */</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../lib/libx86emu/x86emu.c.html'>netbsd/common/lib/libx86emu/x86emu.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
