Command: vcs -sverilog -PP -assert enable_diag pformal.v -l compile.log
                         Chronologic VCS (TM)
               Version 7.2 -- Wed Apr 13 05:51:47 2005
               Copyright (c) 1991-2004 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

***** Warning: ACC/CLI capabilities have been enabled for the entire design.
      For faster performance enable module specific capability in pli.tab file
Parsing design file 'pformal.v'
Top Level Modules:
       pformal
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module pformal because:
	Platform has been changed, or platform specific options have changed.
if [ -x ../simv ]; then chmod -x ../simv; fi
gcc   -o ../simv  5NrI_d.o 5NrIB_d.o en9V_1_d.o SIM_l.o   /global/apps/vcs_7.2/gui/virsim/linux/vcdplus/vcs7_2/libvirsim.a \
/global/apps/vcs_7.2/linux/lib/libvcsnew.so     /global/apps/vcs_7.2/linux/lib/ctype-stubs_32.a \
-ldl -lm  -lc -ldl   
../simv up to date
CPU time: .290 seconds to compile + .310 seconds to link
