Detected Eval board
Processing page 1
Processing table 1
Text before table: are described in this user manual, together with STM32G474E-EVAL figures. The three products (STM32G474E-EVAL, STM32G484E-EVAL, and STM32G474E-EVAL1) programmer for the STM32 MCU and the USB Virtual COM port bridge. STLINK-V3E is integrated into the board, as the embedded in-circuit debugger and an easy connection to a daughterboard for specific applications. LED, motor control connectors, temperature sensor, and others). Extension headers provide flash memory device, microSD™ card, smartcard, FDCAN transceiver, high-brightness audio, ADC and DAC, differential ADC, TFT LCD, potentiometer/LDR, SRAM, Quad-SPI application development by the evaluation of all the peripherals (USB FS, UCPD, USART, The full range of hardware features available on the board helps users to optimize the configured as a dedicated motor control board. populated with an STM32G484QET6 MCU with cryptography. The STM32G474E-EVAL1 is user application development before porting to the final product. The STM32G484E-EVAL is The STM32G474E-EVAL, shown in Figure 1 and Figure 2, is used as a reference design for flash memory, and JTAG/SWD debugging support. Kbytes of internal SRAM, 32 Kbytes of CCM SRAM, 512 Kbytes of amplifiers, 17 timers, 96 five 12-bit ADCs, seven 12-bit DAC channels, seven comparators, six operational LPUART, four SPIs, one SAI port, USB FS and IRTIM communication interfaces, UCPD, features three FDCAN controllers, four I²C Fast mode plus, five USART/UARTs and one Cortex®-M4 core-based STM32G474QET6 microcontroller. It the STMicroelectronics Arm® The STM32G474E-EVAL board is a complete demonstration and development platform for Introduction Evaluation board with STM32G4xxQE MC U User manual UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Figure 1. STM32G474E-EVAL top view', 'Figure 2. STM32G474E-EVAL bottom view']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['weiv pot LAVE-E474G23MTS .1 erugiF', 'weiv mottob LAVE-E474G23MTS .2 erugiF']
Connector mapping: {}
Processing page 2
Processing page 3
Processing page 4
Processing page 5
Processing page 6
Processing page 7
Processing page 8
Processing page 9
Processing page 10
Processing table 1
Text before table: Table 1. List of available products reference manual of the targeted STM32. 1. Additional information is available in the datasheet and Evaluation board, refer to Table To order the STM32G474E-EVAL, STM32G474E-EVAL1, or STM32G484E-EVAL 2 Ordering information Ordering information UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Order code', 'Board reference', 'Target STM32', 'Differentiating feature']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['edoc redrO', 'ecnerefer draoB', '23MTS tegraT', 'erutaef gnitaitnereffiD']
Connector mapping: {}
Processing row: ['STM32G474E-EVAL', 'MB1397(1)\nMB895(2)', 'STM32G474QET6', 'Basic']
Processing row: ['STM32G474E-EVAL1', 'MB1397(1)\nMB895(2)', 'STM32G474QET6', 'Motor-control configuration\nboard']
Processing row: ['STM32G484E-EVAL', 'MB1397(1)\nMB895(2)', 'STM32G484QET6', 'Cryptography']
Processing table 2
Text before table: Table 2. Codification explanation The meaning of the codification is explained in Table 2. 2.1 Codification 2. LCD daughterboard 1. Main board STM32G484E-EVAL STM32G484QET6 Cryptography MB895(2) board STM32G474E-EVAL1 MB1397(1) Motor-control configuration STM32G474QET6 STM32G474E-EVAL Basic Order code Board reference Target STM32 Differentiating feature Table 1. List of available products reference manual of the targeted STM32. 1. Additional information is available in the datasheet and Evaluation board, refer to Table To order the STM32G474E-EVAL, STM32G474E-EVAL1, or STM32G484E-EVAL 2 Ordering information Ordering information UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['STM32TTXXY-EVAL(Z)', 'Description', 'Example: STM32G484E-EVAL']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: [')Z(LAVE-YXXTT23MTS', 'noitpircseD', 'LAVE-E484G23MTS :elpmaxE']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['STM32TT', 'MCU series in STM32 Arm\nCortex MCUs', 'STM32G4 series']
Processing row: ['XX', 'MCU product line in the series\n– G474: basic security\n– G484: cryptography', 'STM32G484']
Processing row: ['Y', 'STM32 flash memory size,\nE for 512 Kbytes', '512 Kbytes']
Processing row: ['-EVAL(Z)', 'Evaluation board configuration:\n– EVAL: basic\n– EVAL1: with motor-control\nconfiguration board', 'Basic']
Processing page 11
Processing page 12
Processing table 1
Text before table: Figure 3. Hardware block diagram locations of the main components on the Evaluation board. 4 and Figure 5 show the STM32G474QET6 with the peripheral components. Figure 3 illustrates the connections of the microcontroller in the 128-pin TQFP package. Figure The STM32G474E-EVAL board is designed around the STM32G474QET6 target 5 Hardware layout and configuration Hardware layout and configuration UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['3.3 V\npower supply', None]
Header row 2: ['3.3 V\npower supply', 'VBAT SAI1\nRTC QSPI\nSPI2 FMC\nI2C3\nUCPD\nUSB FS\nADC/DAC\nUSART1\nOPAMP4\nCAN1/2 COMP6\nGPIO\nDAP\nSTM32G474QET6\nTQFP128']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['3.3 V\npower supply', '3.3 V\npower supply']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['ylppus rewop\nV 3.3', 'ylppus rewop\nV 3.3']
Reversed Header row 2: ['ylppus rewop\nV 3.3', '821PFQT\n6TEQ474G23MTS\nPAD\nOIPG\n6PMOC 2/1NAC\n4PMAPO\n1TRASU\nCAD/CDA\nSF BSU\nDPCU\n3C2I\nCMF 2IPS\nIPSQ CTR\n1IAS TABV']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['ylppus rewop\nV 3.3', 'ylppus rewop\nV 3.3']
Connector mapping: {}
Processing table 2
Text before table: USB FS connector USB Type-C® EXT_I2C connector UCPD I2C3 Temperature sensor microSD™ card SPI2 FMC TFT LCD connector SRAM/PSRAM Quad-SPI flash RTC QSPI 32 KHz crystal 2x single VBAT SAI1 3 V battery Audio codec power supply power supply power supply 3.3 V 1.8 V ADJ Figure 3. Hardware block diagram locations of the main components on the Evaluation board. 4 and Figure 5 show the STM32G474QET6 with the peripheral components. Figure 3 illustrates the connections of the microcontroller in the 128-pin TQFP package. Figure The STM32G474E-EVAL board is designed around the STM32G474QET6 target 5 Hardware layout and configuration Hardware layout and configuration UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['ADC/DAC connector']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['rotcennoc CAD/CDA']
Connector mapping: {}
Processing row: ['Potentiometer/LDR']
Processing page 13
Processing page 14
Processing page 15
Processing page 16
Processing table 1
Text before table: Table 3. Setting of configuration elements for trace connector (CN17) to use them as the right functions. Table 4 shows the setting of configuration I/Os to shunt PE2, PE3, PE4, and PE5 MCU ports CN17 connector, to use them as debug trace signals. Table 3 shows the setting of configuration elements to shunt PE3 and PE4 MCU ports to the signals are shared with the audio codec, motor control connectors, and FMC. connected to trace outputs TRACECLK, TRACED0, and TRACED1 of CN17, but these Evaluation board is configured such that, STM32G474QET6 signals PE2, PE3, and PE4 are The CN17 connector is available to output trace signals used for debugging. By default, the 5.2 ETM trace STLINK-V3E must be installed. It is available from www.st.com. Before connecting the STM32G474E-EVAL to a Windows PC via USB, a driver for to the technical note Overview of ST-LINK derivatives (TN1235) for details. needs to be updated from time to time to benefit from new functionality or corrections. Refer The STLINK-V3E requires drivers to be installed on Windows® and embeds firmware that 5.1.1 Drivers and firmware upgrade Refer to www.st.com for details about STLINK-V3E. Power supply provides more detail about powering the STM32G474E-EVAL. 5.3: connector and used for debugging or programming the STM32G474QET6. Section also when the STLINK standalone tool is connected to the CN14, CN15, CN16, or CN17 the STLINK-V3E facility used for debugging or programming STM32G474QET6. This holds The USB connector (CN21) can be used to power the STM32G474E-EVAL regardless of Two LEDs: communication, power • Drag-and-drop flash programming • SWD and serial wire viewer (SWV) communication support • Direct firmware update support (DFU) • USB 2.0 high-speed compatible interface • Self-powered through a USB connector (Micro-B) • STM32G474E-EVAL board. It features: STLINK-V3E facility for debugging and flashing of STM32G474QET6 is integrated on the 5.1 STLINK-V3E Hardware layout and configuration UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Element', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['tnemelE', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['R210', 'OFF', 'Default setting.\nCN17 pin 14 connects to TRACED0.']
Processing row: ['R210', 'ON', 'CN17 pin 14 connects to JTAG_TDO.']
Processing row: ['R207', 'OFF', 'Default setting.\nCN17 pin 16 connects to TRACED1.']
Processing row: ['R207', 'ON', 'CN17 pin 16 connects to JTAG_TRST.']
Processing page 17
Processing table 1
Text before table: Table 4. Setting of configuration I/Os for PE2, PE3, PE4, and PE5 UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['R147\nSB111\nSB103', 'R147 in\nSB111 OFF\nSB103 OFF', 'Default setting.\nPE2 connects to TRACECLK.']
Processing row: ['R147\nSB111\nSB103', 'R147 out\nSB111 ON\nSB103 OFF', 'Default setting.\nPE2 connects to SAI_MCLK_A.']
Processing row: ['R147\nSB111\nSB103', 'R147 out\nSB111 OFF\nSB103 ON', 'PE2 connects to MC1|MC2_PFC_Sync.']
Processing row: ['R145\nSB110\nSB118\nR146', 'R145 in\nSB110 OFF\nSB118 OFF\nR146 out', 'Default setting.\nPE3 connects to TRACED0.']
Processing row: ['R145\nSB110\nSB118\nR146', 'R145 out\nSB110 ON\nSB118 OFF\nR146 out', 'Default setting.\nPE3 connects to SAI_SD_B.']
Processing row: ['R145\nSB110\nSB118\nR146', 'R145 out\nSB110 OFF\nSB118 ON\nR146 out', 'PE3 connects to MC1|MC2_PFC_pwm.']
Processing row: ['R145\nSB110\nSB118\nR146', 'R145 out\nSB110 OFF\nSB118 OFF\nR146 in', 'Default setting.\nPE3 connects to memory address line A19.']
Processing row: ['R144\nSB107\nSB109\nR143', 'R144 in\nSB107 OFF\nSB109 OFF\nR143 out', 'Default setting.\nPE4 connects to TRACED1.']
Processing row: ['R144\nSB107\nSB109\nR143', 'R144 out\nSB107 ON\nSB109 OFF\nR143 out', 'Default setting.\nPE4 connects to SAI_FS_A.']
Processing row: ['R144\nSB107\nSB109\nR143', 'R144 out\nSB107 OFF\nSB109 ON\nR143 out', 'PE4 connects to MC1_ICL_SHUTOUT.']
Processing row: ['R144\nSB107\nSB109\nR143', 'R144 out\nSB107 OFF\nSB109 OFF\nR143 in', 'Default setting.\nPE4 connects to memory address line A20.']
Processing page 18
Processing table 1
Text before table: Table 4. Setting of configuration I/Os for PE2, PE3, PE4, and PE5 (continued) Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB28\nSB97', 'SB28 ON\nSB97 OFF', 'Default setting.\nPE5 connects to TRACED2']
Processing row: ['SB28\nSB97', 'SB28 OFF\nSB97 ON', 'PE5 connects to MC1_DissipativeBrake']
Processing page 19
Processing page 20
Processing table 1
Text before table: Table 5. Power-supply-related jumper and solder bridge settings supply of the STM32G474E-EVAL. Table 5 details the jumper and solder bridge settings used for the configuration of the power Hardware layout and configuration UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper/\nsolder bridge', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['egdirb redlos\n/repmuJ', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['JP12\nPower source\nselector', 'STLK U5V DSV E5V CHGR', 'Default setting.\nSTM32G474E-EVAL is supplied through the Micro-B\nUSB receptacle (CN21). It depends on the host PC\nUSB port powering capability declared in the\nenumeration.']
Processing row: ['JP12\nPower source\nselector', 'STLK U5V DSV E5V CHGR', 'STM32G474E-EVAL is supplied through the USB\nType-C® receptacle (CN22).']
Processing row: ['JP12\nPower source\nselector', 'STLK U5V DSV E5V CHGR', 'STM32G474E-EVAL is supplied through pin 49 of\nCN5 and pin 49 of CN6 extension connectors.']
Processing row: ['JP12\nPower source\nselector', 'STLK U5V DSV E5V CHGR', 'Default setting.\nSTM32G474E-EVAL is supplied through the power\njack (CN25).']
Processing row: ['JP12\nPower source\nselector', 'STLK U5V DSV E5V CHGR', 'STM32G474E-EVAL is supplied through the Micro-B\nUSB receptacle (CN21).\nSet to power the board through the CN21 using a\nUSB charger.']
Processing row: ['JP7\nVbat connection', '1 2 3', 'Default setting.\nVbat is connected to VDD.']
Processing row: ['JP7\nVbat connection', '1 2 3', 'Vbat is connected to the battery.']
Processing row: ['JP6\nVDDA\nconnection', '1 2 3', 'VDDA terminal of STM32G474QET6 is connected\nwith VDD_MCU.']
Processing row: ['JP6\nVDDA\nconnection', '1 2 3', 'Default setting.\nVDDA terminal of STM32G474QET6 is connected to\n3.3 V.']
Processing row: ['JP11\nVDD_MCU\nconnection', '1 2 3', 'Default setting.\nVDD_MCU (VDD terminals of STM32G474QET6) is\nconnected to the fixed 3.3 V.']
Processing row: ['JP11\nVDD_MCU\nconnection', '1 2 3', 'VDD_MCU is connected to voltage in the range from\n1.62 to 3.61 V adjustable with the RV3 potentiometer.']
Processing page 21
Processing table 1
Text before table: Table 6. X3 crystal-related solder bridge settings used. disconnected by removing resistors R312, R313, and R317 when the internal RC clock is The main clock generation is possible via an internal RC oscillator or from STLK_MCO, 24 MHz crystal X2, for the main clock generator • 32.768 kHz crystal X3, for embedded RTC • STM32G474QET6 target microcontroller. Two clock references are available on the STM32G474E-EVAL Evaluation board for the 5.4 Clock references not-enumerating USB host). is either not connected to a USB host, or is powered through a USB charger (or through a Note: On all STLINK-V3E boards, the target application is now able to run even if the STLINK-V3E UM2514 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder\nbridge', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['egdirb\nredloS', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['SB88', 'OFF', 'Default setting.\nPC14 OSC32_IN terminal is not routed to the extension connector\n(CN5). X3 is used as the clock reference.']
Processing row: ['SB88', 'ON', 'PC14 OSC32_IN is routed to the extension connector (CN5).\nResistor R315 must be removed, for the X3 quartz circuit not to\ndisturb the clock reference or source on the daughterboard.']
Processing row: ['SB87', 'OFF', 'Default setting.\nPC15 OSC32_OUT terminal is not routed to the extension\nconnector (CN5). X3 is used as a clock reference.']
Processing row: ['SB87', 'ON', 'PC15 OSC32_OUT is routed to the extension connector (CN5).\nResistor R314 must be removed, for the X3 quartz circuit not to\ndisturb the clock reference on the daughterboard.']
Processing table 2
Text before table: Table 7. X2 crystal-related solder bridge settings disturb the clock reference on the daughterboard. ON Resistor R314 must be removed, for the X3 quartz circuit not to PC15 OSC32_OUT is routed to the extension connector (CN5). SB87 connector (CN5). X3 is used as a clock reference. PC15 OSC32_OUT terminal is not routed to the extension OFF Default setting. disturb the clock reference or source on the daughterboard. ON Resistor R315 must be removed, for the X3 quartz circuit not to PC14 OSC32_IN is routed to the extension connector (CN5). SB88 (CN5). X3 is used as the clock reference. PC14 OSC32_IN terminal is not routed to the extension connector OFF Default setting. bridge Setting Configuration Solder Table 6. X3 crystal-related solder bridge settings used. disconnected by removing resistors R312, R313, and R317 when the internal RC clock is The main clock generation is possible via an internal RC oscillator or from STLK_MCO, 24 MHz crystal X2, for the main clock generator • 32.768 kHz crystal X3, for embedded RTC • STM32G474QET6 target microcontroller. Two clock references are available on the STM32G474E-EVAL Evaluation board for the 5.4 Clock references not-enumerating USB host). is either not connected to a USB host, or is powered through a USB charger (or through a Note: On all STLINK-V3E boards, the target application is now able to run even if the STLINK-V3E UM2514 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Solder\nbridge', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['egdirb\nredloS', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['SB82', 'OFF', 'Default setting.\nThe PF0 OSC_IN terminal is not routed to the extension connector\n(CN5). X2 is used as the clock reference.']
Processing row: ['SB82', 'ON', 'PF0 OSC_IN is routed to the extension connector (CN5). Resistor\nR317 and R312 must be removed, in order not to disturb the clock\nreference or source on the daughterboard.']
Processing row: ['SB81', 'OFF', 'Default setting.\nThe PF1 OSC_OUT terminal is not routed to the extension\nconnector (CN5). X2 is used as the clock reference.']
Processing row: ['SB81', 'ON', 'PF1 OSC_OUT is routed to the extension connector (CN5).\nResistor R313 must be removed, in order not to disturb the clock\nreference or source on the daughterboard.']
Processing page 22
Processing table 1
Text before table: Table 8. Boot selection switch programmed in the nBOOT1, nBOOT0, and nSWBOOT0 of FLASH_OPTR option bytes. The boot option is configured by setting switch SW7 (BOOT0) and the boot base address RAM, for debugging • System (protected) flash memory • Main (user, nonprotected) flash memory • locations: After reset, the STM32G474QET6 MCU can boot from the following embedded memory 5.6 Boot option Embedded STLINK-V3E • Through pin 30 of the CN5 extension connector (reset from daughterboard) • (reset from debugging tools) JTAG/SWD (CN14), ETM trace (CN17), STDC14 (CN16), and TAG (CN15) connectors • Reset button (B3) • The master reset of the STM32G474E-EVAL board is active low. The reset sources are: 5.5 Reset source Hardware layout and configuration UM2514
Found connector CN5 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Switch', 'Setting', 'Description']
Detected pin name header: Description at position 2 in header_row_1
Pin name positions: [2]
Skipping position 2 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['hctiwS', 'gnitteS', 'noitpircseD']
Skipping position 2 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['SW7', '', 'The BOOT0 line is tied high. STM32G474QET6 boots from the system\nflash memory (nBOOT1 bit of FLASH_OPTR register is set high) or\nfrom RAM (nBOOT1 is set low).']
Processing row: ['SW7', '1<->0', 'The BOOT0 line is tied high. STM32G474QET6 boots from the system\nflash memory (nBOOT1 bit of FLASH_OPTR register is set high) or\nfrom RAM (nBOOT1 is set low).']
Processing row: ['SW7', '', 'The BOOT0 line is tied high. STM32G474QET6 boots from the system\nflash memory (nBOOT1 bit of FLASH_OPTR register is set high) or\nfrom RAM (nBOOT1 is set low).']
Processing row: ['SW7', '', 'Default setting.\nThe BOOT0 line is tied low. STM32G474QET6 boots from the main\nflash memory.']
Processing row: ['SW7', '1<->0', 'Default setting.\nThe BOOT0 line is tied low. STM32G474QET6 boots from the main\nflash memory.']
Processing row: ['SW7', '-', 'Default setting.\nThe BOOT0 line is tied low. STM32G474QET6 boots from the main\nflash memory.']
Processing table 2
Text before table: 1<->0 The BOOT0 line is tied high. STM32G474QET6 boots from the system Switch Setting Description Table 8. Boot selection switch programmed in the nBOOT1, nBOOT0, and nSWBOOT0 of FLASH_OPTR option bytes. The boot option is configured by setting switch SW7 (BOOT0) and the boot base address RAM, for debugging • System (protected) flash memory • Main (user, nonprotected) flash memory • locations: After reset, the STM32G474QET6 MCU can boot from the following embedded memory 5.6 Boot option Embedded STLINK-V3E • Through pin 30 of the CN5 extension connector (reset from daughterboard) • (reset from debugging tools) JTAG/SWD (CN14), ETM trace (CN17), STDC14 (CN16), and TAG (CN15) connectors • Reset button (B3) • The master reset of the STM32G474E-EVAL board is active low. The reset sources are: 5.5 Reset source Hardware layout and configuration UM2514
Found connector CN5 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '', '']
Connector mapping: {}
Processing table 3
Text before table: 1<->0 Default setting. SW7 from RAM (nBOOT1 is set low). flash memory (nBOOT1 bit of FLASH_OPTR register is set high) or 1<->0 The BOOT0 line is tied high. STM32G474QET6 boots from the system Switch Setting Description Table 8. Boot selection switch programmed in the nBOOT1, nBOOT0, and nSWBOOT0 of FLASH_OPTR option bytes. The boot option is configured by setting switch SW7 (BOOT0) and the boot base address RAM, for debugging • System (protected) flash memory • Main (user, nonprotected) flash memory • locations: After reset, the STM32G474QET6 MCU can boot from the following embedded memory 5.6 Boot option Embedded STLINK-V3E • Through pin 30 of the CN5 extension connector (reset from daughterboard) • (reset from debugging tools) JTAG/SWD (CN14), ETM trace (CN17), STDC14 (CN16), and TAG (CN15) connectors • Reset button (B3) • The master reset of the STM32G474E-EVAL board is active low. The reset sources are: 5.5 Reset source Hardware layout and configuration UM2514
Found connector CN5 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '', '', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '', '', '']
Connector mapping: {}
Processing page 23
Processing page 24
Processing table 1
Text before table: Table 9. Configuration PA10 of STM32G474QET6 terminals V. within the range of 1.62 to 3.6 The RS-232 or RS-485 operating supply voltage of STM32G474QET6 (VDD line) must be 5.9.2 Operating voltage Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP9\nUSART1_RX\nconnection', '1 2 3', 'USART1_RX is connected to the RS-485 RO of the\ntransceiver.']
Processing row: ['JP9\nUSART1_RX\nconnection', '1 2 3', 'Default setting.\nUSART1_RX is not connected to the RS-232 or RS-\n485 of the transceiver.']
Processing row: ['JP10\nVCP_RX\nconnection', '1 2', 'Default setting.\nVCP_RX is connected to STLINK-V3E\nSTLK_VCP_TX.']
Detected connector: JP10 at position 0
Processing row: ['JP10\nVCP_RX\nconnection', '1 2', 'VCP_RX is not connected to STLINK-V3E\nSTLK_VCP_TX.']
Detected connector: JP10 at position 0
Processing page 25
Processing table 1
Text before table: Table 10. Motor-control terminal and function assignment (CN2) 5.11.1 for further details. configuration. See Section Table 10 and Table 11 also list the modifications to be made on the board versus its default assignment of CN2 and CN4 of the STM32G474QET6 terminals. 10 and Table 11 show the and connect these I/Os to motor-control connectors. Table applications: the goal is to disconnect peripheral sharing I/Os with motor-control connectors If the STM32G474E-EVAL board is used, some PCB reworks are needed for motor control UM2514 Hardware layout and configuration
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['CN22 motor-control\nconnector', None, 'STM32G474QET6 microcontroller', None, None, None]
Header row 2: ['Terminal', 'Terminal\nname', 'port\nname', 'Function', 'Alternate\nfunction', 'Board modifications for\nenabling motor control']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['CN22 motor-control\nconnector', 'CN22 motor-control\nconnector', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['rotcennoc\nlortnoc-rotom 22NC', 'rotcennoc\nlortnoc-rotom 22NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Reversed Header row 2: ['lanimreT', 'eman\nlanimreT', 'eman\ntrop', 'noitcnuF', 'noitcnuf\netanretlA', 'lortnoc rotom gnilbane\nrof snoitacifidom draoB']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['rotcennoc\nlortnoc-rotom 22NC', 'rotcennoc\nlortnoc-rotom 22NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Connector mapping: {}
Processing row: ['1', 'Emergency\nStop', 'PE15', 'TIM1_BKIN', '-', 'SB69 ON and R60 OFF']
Processing row: ['2', 'GND', '-', 'GND', '-', '-']
Processing row: ['3', 'PWM_1H', 'PE9', 'TIM1_CH1', '-', 'SB78 ON and R79 OFF']
Processing row: ['4', 'GND', '-', 'GND', '-', '-']
Processing row: ['5', 'PWM_1L', 'PE8', 'TIM1_CH1N', '-', 'SB79 ON and R82 OFF']
Processing row: ['6', 'GND', '-', 'GND', '-', '-']
Processing row: ['7', 'PWM_2H', 'PE11', 'TIM1_CH2', '-', 'SB76 ON and R71 OFF']
Processing row: ['8', 'GND', '-', 'GND', '-', '-']
Processing row: ['9', 'PWM_2L', 'PE10', 'TIM1_CH2N', '-', 'SB77 ON and R75 OFF']
Processing row: ['10', 'GND', '-', 'GND', '-', '-']
Processing row: ['11', 'PWM_3H', 'PE13', 'TIM1_CH3', '-', 'SB73 ON and R63 OFF']
Processing row: ['12', 'GND', '-', 'GND', '-', '-']
Processing row: ['13', 'PWM_3L', 'PE12', 'TIM1_CH3N', '-', 'SB74 ON and R69 OFF']
Processing row: ['14', 'Bus Voltage', 'PC1', 'ADC12_IN7', '-', 'SB115 ON and R130 OFF']
Processing row: ['15', 'PhaseA\ncurrent+', 'PC2', 'ADC12_IN8', '-', 'SB113 ON and R133 OFF']
Processing row: ['16', 'PhaseA\ncurrent-', '-', 'GND', '-', '-']
Processing row: ['17', 'PhaseB\ncurrent+', 'PC3', 'ADC12_IN9', '-', 'SB114 ON and R131 OFF']
Processing row: ['18', 'PhaseB\ncurrent-', '-', 'GND', '-', '-']
Processing row: ['19', 'PhaseC\ncurrent+', 'PC0', 'ADC12_IN6', '-', 'SB99 ON and SB29 OFF']
Processing row: ['20', 'PhaseC\ncurrent-', '-', 'GND', '-', '-']
Processing row: ['21', 'ICL Shutout', 'PE4', 'GPIO', '-', 'SB109 ON and SB107 OFF(1)']
Processing row: ['22', 'GND', '-', 'GND', '-', '-']
Processing page 26
Processing table 1
Text before table: Table 10. Motor-control terminal and function assignment (CN2) (continued) Hardware layout and configuration UM2514
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['CN22 motor-control\nconnector', None, 'STM32G474QET6 microcontroller', None, None, None]
Header row 2: ['Terminal', 'Terminal\nname', 'port\nname', 'Function', 'Alternate\nfunction', 'Board modifications for\nenabling motor control']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['CN22 motor-control\nconnector', 'CN22 motor-control\nconnector', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['rotcennoc\nlortnoc-rotom 22NC', 'rotcennoc\nlortnoc-rotom 22NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Reversed Header row 2: ['lanimreT', 'eman\nlanimreT', 'eman\ntrop', 'noitcnuF', 'noitcnuf\netanretlA', 'lortnoc rotom gnilbane\nrof snoitacifidom draoB']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['rotcennoc\nlortnoc-rotom 22NC', 'rotcennoc\nlortnoc-rotom 22NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Connector mapping: {}
Processing row: ['23', 'Dissipative\nBrake', 'PE5', 'GPIO', '-', 'SB97 ON and SB28 OFF(1)']
Processing row: ['24', 'PFC ind.\ncurrent', 'PD8', 'ADC45_IN12', '-', 'SB55 ON, R34 OFF, R5 ON,\nand R113 OFF']
Processing row: ['25', '+5 V', '-', '+5 V', '-', '-']
Processing row: ['26', 'Heatsink\nTemp.', 'PC4', 'ADC2_IN5', '-', 'SB100 ON and R116 OFF']
Processing row: ['27', 'PFC Sync', 'PE2', 'TIM3_CH1', '-', 'SB103 ON, SB111 OFF, R8\nON, and R126 OFF(1)']
Processing row: ['28', '+3.3 V', '-', '+3.3 V', '-', '-']
Processing row: ['29', 'PFC PWM', 'PE3', 'TIM3_CH2', '-', 'SB118 ON, SB110 OFF, R11\nON, and R151 OFF']
Processing row: ['30', 'PFC\nShutdown', 'PD2', 'TIM3_ETR', '-', 'SB17 ON and SB123 OFF']
Processing row: ['31', 'Encoder A', 'PA0', 'TIM2_CH1', '-', 'SB98 ON and SB26 OFF']
Processing row: ['32', 'PFC Vac', 'PD9', 'ADC45_IN13', '-', 'SB56 ON, R37 OFF, R12 ON,\nand R155 OFF']
Processing row: ['33', 'Encoder B', 'PD4', 'TIM2_CH2', '-', 'SB89 ON and R94 OFF']
Processing row: ['34', 'Encoder\nIndex', 'PD7 or\nPA15', 'TIM2_CH3 or\nTIM2_ETR', '-', 'SB92 ON, R101 OFF or SB62\nON, and R54 OFF']
Processing table 2
Text before table: Table 11. Motor-control terminal and function assignment (CN4) PA15 TIM2_ETR ON, and R54 OFF Index - 34 SB92 ON, R101 OFF or SB62 Encoder PD7 or TIM2_CH3 or 33 Encoder B PD4 TIM2_CH2 - SB89 ON and R94 OFF and R155 OFF 32 PFC Vac PD9 ADC45_IN13 - SB56 ON, R37 OFF, R12 ON, 31 Encoder A PA0 TIM2_CH1 - SB98 ON and SB26 OFF Shutdown PD2 TIM3_ETR - SB17 ON and SB123 OFF 30 PFC ON, and R151 OFF 29 PFC PWM PE3 TIM3_CH2 - SB118 ON, SB110 OFF, R11 28 +3.3 V - +3.3 V - - ON, and R126 OFF(1) 27 PFC Sync PE2 TIM3_CH1 - SB103 ON, SB111 OFF, R8 Temp. PC4 ADC2_IN5 - SB100 ON and R116 OFF 26 Heatsink 25 +5 V - +5 V - - and R113 OFF current PD8 ADC45_IN12 - 24 SB55 ON, R34 OFF, R5 ON, PFC ind. Brake PE5 GPIO - SB97 ON and SB28 OFF(1) 23 Dissipative function name name enabling motor control Function Terminal Terminal port Board modifications for Alternate connector STM32G474QET6 microcontroller CN22 motor-control Table 10. Motor-control terminal and function assignment (CN2) (continued) Hardware layout and configuration UM2514
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['CN4 motor-control\nconnector', None, 'STM32G474QET6 microcontroller', None, None, None]
Header row 2: ['Terminal', 'Terminal\nname', 'Port\nname', 'Function', 'Alternate\nfunction', 'Board modifications for\nenabling motor control']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['CN4 motor-control\nconnector', 'CN4 motor-control\nconnector', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['rotcennoc\nlortnoc-rotom 4NC', 'rotcennoc\nlortnoc-rotom 4NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Reversed Header row 2: ['lanimreT', 'eman\nlanimreT', 'eman\ntroP', 'noitcnuF', 'noitcnuf\netanretlA', 'lortnoc rotom gnilbane\nrof snoitacifidom draoB']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['rotcennoc\nlortnoc-rotom 4NC', 'rotcennoc\nlortnoc-rotom 4NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Connector mapping: {}
Processing row: ['1', 'Emergency\nStop', 'PB7', 'TIM8_BKIN', '-', '-']
Processing row: ['2', 'GND', '-', 'GND', '-', '-']
Processing row: ['3', 'PWM_1H', 'PC6', 'TIM8_CH1', '-', 'SB49 ON and SB9 OFF(1)']
Processing row: ['4', 'GND', '-', 'GND', '-', '-']
Processing row: ['5', 'PWM_1L', 'PC10', 'TIM8_CH1N', '-', 'SB64 ON and SB12 OFF(1)']
Processing row: ['6', 'GND', '-', 'GND', '-', '-']
Processing row: ['7', 'PWM_2H', 'PC7', 'TIM8_CH2', '-', 'SB50 ON and SB6 OFF(1)']
Processing row: ['8', 'GND', '-', 'GND', '-', '-']
Processing page 27
Processing table 1
Text before table: Table 11. Motor-control terminal and function assignment (CN4) (continued) UM2514 Hardware layout and configuration
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['CN4 motor-control\nconnector', None, 'STM32G474QET6 microcontroller', None, None, None]
Header row 2: ['Terminal', 'Terminal\nname', 'Port\nname', 'Function', 'Alternate\nfunction', 'Board modifications for\nenabling motor control']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['CN4 motor-control\nconnector', 'CN4 motor-control\nconnector', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['rotcennoc\nlortnoc-rotom 4NC', 'rotcennoc\nlortnoc-rotom 4NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Reversed Header row 2: ['lanimreT', 'eman\nlanimreT', 'eman\ntroP', 'noitcnuF', 'noitcnuf\netanretlA', 'lortnoc rotom gnilbane\nrof snoitacifidom draoB']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['rotcennoc\nlortnoc-rotom 4NC', 'rotcennoc\nlortnoc-rotom 4NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Connector mapping: {}
Processing row: ['9', 'PWM_2L', 'PC11', 'TIM8_CH2N', '-', 'SB68 ON and SB13 OFF(1)']
Processing row: ['10', 'GND', '-', 'GND', '-', '-']
Processing row: ['11', 'PWM_3H', 'PC8', 'TIM8_CH3', '-', 'SB51 ON and R26 OFF(1)']
Processing row: ['12', 'GND', '-', 'GND', '-', '-']
Processing row: ['13', 'PWM_3L', 'PC12', 'TIM8_CH3N', '-', 'SB66 ON and SB15 OFF(1)']
Processing row: ['14', 'Bus Voltage', 'PE14', 'ADC4_IN1', '-', 'SB72 ON and R62 OFF']
Processing row: ['15', 'PhaseA\ncurrent+', 'PD13', 'ADC345_IN10', '-', 'SB60 ON and R41 OFF']
Processing row: ['16', 'PhaseA\ncurrent-', '-', 'GND', '-', '-']
Processing row: ['17', 'PhaseB\ncurrent+', 'PD12', 'ADC345_IN9', '-', 'SB59 ON and R42 OFF']
Processing row: ['18', 'PhaseB\ncurrent-', '-', 'GND', '-', '-']
Processing row: ['19', 'PhaseC\ncurrent+', 'PD10', 'ADC345_IN7', '-', 'SB57 ON and R38 OFF']
Processing row: ['20', 'PhaseC\ncurrent-', '-', 'GND', '-', '-']
Processing row: ['21', 'ICL Shutout', 'PD15', 'GPIO', '-', 'SB61 ON and R40 OFF']
Processing row: ['22', 'GND', '-', 'GND', '-', '-']
Processing row: ['23', 'Dissipative\nBrake', 'PF10', 'GPIO', '-', 'SB112 ON and R136 OFF(1)']
Processing row: ['24', 'PFC ind.\ncurrent', 'PD8', 'ADC45_IN12', '-', 'SB55 ON, R34 OFF, R113 ON,\nand R5 OFF']
Processing row: ['25', '+5 V', '-', '+5 V', '-', '-']
Processing row: ['26', 'Heatsink\nTemp.', 'PE7', 'ADC3_IN4', '-', 'SB83 ON and R84 OFF']
Processing row: ['27', 'PFC Sync', 'PE2', 'TIM3_CH1', '-', 'SB103 ON, SB111 OFF, R126\nON, and R8 OFF(1)']
Processing row: ['28', '+3.3 V', '-', '+3.3 V', '-', '-']
Processing row: ['29', 'PFC PWM', 'PE3', 'TIM3_CH2', '-', 'SB118 ON, SB110 OFF, R151\nON, and R11 OFF']
Processing row: ['30', 'PFC\nShutdown', 'PD2', 'TIM3_ETR', '-', 'R128 ON and R10 OFF']
Processing row: ['31', 'Encoder A', 'PF6', 'TIM5_CH1', '-', 'SB52 ON and R43 OFF']
Processing row: ['32', 'PFC Vac', 'PD9', 'ADC45_IN13', '-', 'SB56 ON, R37 OFF, R155 ON,\nand R12 OFF']
Processing page 28
Processing table 1
Text before table: Table 11. Motor-control terminal and function assignment (CN4) (continued) Hardware layout and configuration UM2514
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['CN4 motor-control\nconnector', None, 'STM32G474QET6 microcontroller', None, None, None]
Header row 2: ['Terminal', 'Terminal\nname', 'Port\nname', 'Function', 'Alternate\nfunction', 'Board modifications for\nenabling motor control']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['CN4 motor-control\nconnector', 'CN4 motor-control\nconnector', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['rotcennoc\nlortnoc-rotom 4NC', 'rotcennoc\nlortnoc-rotom 4NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Reversed Header row 2: ['lanimreT', 'eman\nlanimreT', 'eman\ntroP', 'noitcnuF', 'noitcnuf\netanretlA', 'lortnoc rotom gnilbane\nrof snoitacifidom draoB']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['rotcennoc\nlortnoc-rotom 4NC', 'rotcennoc\nlortnoc-rotom 4NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Connector mapping: {}
Processing row: ['33', 'Encoder B', 'PF7', 'TIM5_CH2', '-', 'SB108 ON, and R138 OFF']
Processing row: ['34', 'Encoder\nIndex', 'PF8 or\nPD11', 'TIM5_CH3 or\nTIM5_ETR', '-', 'SB106 ON, R135 OFF or SB58\nON, and R39 OFF']
Processing page 29
Processing table 1
Text before table: Table 12. Motor control OpAmp and DAC function assignment Table 12 shows the OpAmp and DAC of the STM32G474QET6 terminals. UM2514 Hardware layout and configuration
Processing vertical table...
Header row 1: ['CN22 motor-control\nconnector', None, 'STM32G474QET6 microcontroller', None, None, None]
Header row 2: ['Terminal', 'Terminal name', 'Port\nname', 'Function', 'Alternate\nfunction', 'Board modifications for\nenabling motor control']
Pin name positions: []
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['CN22 motor-control\nconnector', 'CN22 motor-control\nconnector', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller', 'STM32G474QET6 microcontroller']
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['rotcennoc\nlortnoc-rotom 22NC', 'rotcennoc\nlortnoc-rotom 22NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Reversed Header row 2: ['lanimreT', 'eman lanimreT', 'eman\ntroP', 'noitcnuF', 'noitcnuf\netanretlA', 'lortnoc rotom gnilbane\nrof snoitacifidom draoB']
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['rotcennoc\nlortnoc-rotom 22NC', 'rotcennoc\nlortnoc-rotom 22NC', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS', 'rellortnocorcim 6TEQ474G23MTS']
Connector mapping: {}
Processing row: ['1', 'OPAMP1_INP', 'PA1', 'OPAMP1_VINP', '-', 'SB95 ON and SB27 OFF']
Processing row: ['2', 'OPAMP1_INN', 'PA3', 'OPAMP1_VINM', '-', 'SB105 ON and R129\nOFF']
Processing row: ['3', 'OPAMP1_OUT', 'PA2', 'OPAMP1_VOUT', '-', 'SB117 ON and R150\nOFF']
Processing row: ['4', 'OPAMP2_IN1P', 'PA7', 'OPAMP2_VINP', '-', 'SB101 ON and R118\nOFF']
Processing row: ['5', 'OPAMP2_IN2P', 'PD14', 'OPAMP2_VINP', '-', 'SB70 ON and R29 OFF']
Processing row: ['6', 'OPAMP2_INN', 'PC5', 'OPAMP2_VINM', '-', '-']
Processing row: ['7', 'OPAMP2_OUT', 'PA6', 'OPAMP2_VOUT', '-', 'SB104 ON and R121\nOFF']
Processing row: ['8', 'OPAMP4_IN1P', 'PB11', 'OPAMP4_VINP', '-', 'SB67 ON and SB8 OFF']
Processing row: ['9', 'OPAMP4_IN2P', 'PB13', 'OPAMP4_VINP', '-', 'SB63 ON and SB5 OFF']
Processing row: ['10', 'OPAMP4_INN', 'PB10', 'OPAMP4_VINM', '-', 'SB71 ON and SB11 OFF']
Processing row: ['11', 'OPAMP4_OUT', 'PB12', 'OPAMP4_VOUT', '-', 'SB65 ON and SB7 OFF']
Processing row: ['12', 'OPAMP3_INP', 'PB0', 'OPAMP3_VINP', '-', 'SB94 ON and R108 OFF']
Processing row: ['13', 'OPAMP3_INN', 'PB2', 'OPAMP3_VINM', '-', 'SB80 ON and SB18 OFF']
Processing row: ['14', 'OPAMP3_OUT', 'PB1', 'OPAMP3_VOUT', '-', 'SB91 ON and R102 OFF']
Processing row: ['15', 'DAC_OUT1', 'PA4', 'DAC1_OUT1', '-', 'SB93 ON and SB25 OFF']
Processing row: ['16', 'DAC_OUT2', 'PA5', 'DAC1_OUT2', '-', '-']
Processing page 30
Processing table 1
Text before table: Table 13. Motor-control-related switches and solder bridges Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SW5', 'R72, R58 ON\nSB14 OFF', 'MC1_CurrentA+ connect to OPAMP1_INP(PA1)\nMC1_CurrentB+ connect to OPAMP2_IN1P(PA7)']
Processing row: ['SW5', 'R72, R58 OFF\nSB14 ON', 'MC1_CurrentB+ connect to OPAMP1_INP(PA1)']
Processing row: ['SW5', 'SW1 position', 'MC1_CurrentC+ connect to OPAMP2_IN2P(PD14)']
Processing row: ['SW5', 'SW1 position', 'MC1_CurrentC+ connect to OPAMP4_IN1P(PB11)']
Processing row: ['SW5', '-', 'MC1_CurrentA+ connect to ADC12(PC2)\nMC1_CurrentB+ connect to ADC12(PC3)\nMC1_CurrentC+ connect to ADC12(PC0)']
Processing row: ['SW6', 'R110, R114 ON\nSB19 OFF', 'MC2_CurrentA+ connect to OPAMP3_INP(PB0)\nMC2_CurrentB+ connect to OPAMP4_IN2P(PB13)']
Processing row: ['SW6', 'R110, R114 OFF\nSB19 ON', 'MC2_CurrentB+ connect to OPAMP3_INP(PB0)']
Processing row: ['SW6', 'SW1 position', 'MC2_CurrentC+ connect to OPAMP4_IN1P(PB11)']
Processing row: ['SW6', 'SW1 position', 'MC2_CurrentC+ connect to OPAMP2_IN2P(PD14)']
Processing row: ['SW6', '-', 'MC2_CurrentA+ connect to ADC345(PD10)\nMC2_CurrentB+ connect to ADC345(PD12)\nMC2_CurrentC+ connect to ADC345(PD13)']
Processing table 2
Text before table: SW5 SW1 position SB14 ON MC1_CurrentB+ connect to OPAMP1_INP(PA1) R72, R58 OFF SB14 OFF MC1_CurrentB+ connect to OPAMP2_IN1P(PA7) R72, R58 ON MC1_CurrentA+ connect to OPAMP1_INP(PA1) position Other conditions Description OAM Table 13. Motor-control-related switches and solder bridges Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 3
Text before table: SW5 SW1 position SB14 ON MC1_CurrentB+ connect to OPAMP1_INP(PA1) R72, R58 OFF SB14 OFF MC1_CurrentB+ connect to OPAMP2_IN1P(PA7) R72, R58 ON MC1_CurrentA+ connect to OPAMP1_INP(PA1) position Other conditions Description OAM Table 13. Motor-control-related switches and solder bridges Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 4
Text before table: SW1 position MC1_CurrentC+ connect to OPAMP2_IN2P(PD14) SW5 SW1 position SB14 ON MC1_CurrentB+ connect to OPAMP1_INP(PA1) R72, R58 OFF SB14 OFF MC1_CurrentB+ connect to OPAMP2_IN1P(PA7) R72, R58 ON MC1_CurrentA+ connect to OPAMP1_INP(PA1) position Other conditions Description OAM Table 13. Motor-control-related switches and solder bridges Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 5
Text before table: SW5 MC1_CurrentC+ connect to OPAMP4_IN1P(PB11) SW1 position MC1_CurrentC+ connect to OPAMP2_IN2P(PD14) SW5 SW1 position SB14 ON MC1_CurrentB+ connect to OPAMP1_INP(PA1) R72, R58 OFF SB14 OFF MC1_CurrentB+ connect to OPAMP2_IN1P(PA7) R72, R58 ON MC1_CurrentA+ connect to OPAMP1_INP(PA1) position Other conditions Description OAM Table 13. Motor-control-related switches and solder bridges Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 6
Text before table: SW6 SW1 position SB19 ON MC2_CurrentB+ connect to OPAMP3_INP(PB0) R110, R114 OFF SB19 OFF MC2_CurrentB+ connect to OPAMP4_IN2P(PB13) R110, R114 ON MC2_CurrentA+ connect to OPAMP3_INP(PB0) MC1_CurrentC+ connect to ADC12(PC0) - MC1_CurrentB+ connect to ADC12(PC3) MC1_CurrentA+ connect to ADC12(PC2) SW5 MC1_CurrentC+ connect to OPAMP4_IN1P(PB11) SW1 position MC1_CurrentC+ connect to OPAMP2_IN2P(PD14) SW5 SW1 position SB14 ON MC1_CurrentB+ connect to OPAMP1_INP(PA1) R72, R58 OFF SB14 OFF MC1_CurrentB+ connect to OPAMP2_IN1P(PA7) R72, R58 ON MC1_CurrentA+ connect to OPAMP1_INP(PA1) position Other conditions Description OAM Table 13. Motor-control-related switches and solder bridges Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 7
Text before table: SW6 SW1 position SB19 ON MC2_CurrentB+ connect to OPAMP3_INP(PB0) R110, R114 OFF SB19 OFF MC2_CurrentB+ connect to OPAMP4_IN2P(PB13) R110, R114 ON MC2_CurrentA+ connect to OPAMP3_INP(PB0) MC1_CurrentC+ connect to ADC12(PC0) - MC1_CurrentB+ connect to ADC12(PC3) MC1_CurrentA+ connect to ADC12(PC2) SW5 MC1_CurrentC+ connect to OPAMP4_IN1P(PB11) SW1 position MC1_CurrentC+ connect to OPAMP2_IN2P(PD14) SW5 SW1 position SB14 ON MC1_CurrentB+ connect to OPAMP1_INP(PA1) R72, R58 OFF SB14 OFF MC1_CurrentB+ connect to OPAMP2_IN1P(PA7) R72, R58 ON MC1_CurrentA+ connect to OPAMP1_INP(PA1) position Other conditions Description OAM Table 13. Motor-control-related switches and solder bridges Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 8
Text before table: SW1 position MC2_CurrentC+ connect to OPAMP4_IN1P(PB11) SW6 SW1 position SB19 ON MC2_CurrentB+ connect to OPAMP3_INP(PB0) R110, R114 OFF SB19 OFF MC2_CurrentB+ connect to OPAMP4_IN2P(PB13) R110, R114 ON MC2_CurrentA+ connect to OPAMP3_INP(PB0) MC1_CurrentC+ connect to ADC12(PC0) - MC1_CurrentB+ connect to ADC12(PC3) MC1_CurrentA+ connect to ADC12(PC2) SW5 MC1_CurrentC+ connect to OPAMP4_IN1P(PB11) SW1 position MC1_CurrentC+ connect to OPAMP2_IN2P(PD14) SW5 SW1 position SB14 ON MC1_CurrentB+ connect to OPAMP1_INP(PA1) R72, R58 OFF SB14 OFF MC1_CurrentB+ connect to OPAMP2_IN1P(PA7) R72, R58 ON MC1_CurrentA+ connect to OPAMP1_INP(PA1) position Other conditions Description OAM Table 13. Motor-control-related switches and solder bridges Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing table 9
Text before table: SW6 MC2_CurrentC+ connect to OPAMP2_IN2P(PD14) SW1 position MC2_CurrentC+ connect to OPAMP4_IN1P(PB11) SW6 SW1 position SB19 ON MC2_CurrentB+ connect to OPAMP3_INP(PB0) R110, R114 OFF SB19 OFF MC2_CurrentB+ connect to OPAMP4_IN2P(PB13) R110, R114 ON MC2_CurrentA+ connect to OPAMP3_INP(PB0) MC1_CurrentC+ connect to ADC12(PC0) - MC1_CurrentB+ connect to ADC12(PC3) MC1_CurrentA+ connect to ADC12(PC2) SW5 MC1_CurrentC+ connect to OPAMP4_IN1P(PB11) SW1 position MC1_CurrentC+ connect to OPAMP2_IN2P(PD14) SW5 SW1 position SB14 ON MC1_CurrentB+ connect to OPAMP1_INP(PA1) R72, R58 OFF SB14 OFF MC1_CurrentB+ connect to OPAMP2_IN1P(PA7) R72, R58 ON MC1_CurrentA+ connect to OPAMP1_INP(PA1) position Other conditions Description OAM Table 13. Motor-control-related switches and solder bridges Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['']
Processing row: ['']
Processing row: ['']
Processing page 31
Processing table 1
Text before table: Table 14. Motor-control-related switches and solder bridges UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SW2', '-', 'OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up\nsources connected to 3.3 V power']
Processing row: ['SW2', 'SW4 position', 'OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up\nsources connected to DAC_OUT1(PA4)']
Processing row: ['SW2', 'SW4 position', 'OPAMP1_INP and OPAMP2_IN1P pull-up sources connected\nto DAC_OUT1(PA4)\nOPAMP2_IN2P pull-up source connected to DAC_OUT2(PA5)']
Processing row: ['SW3', '-', 'OPAMP4_INP, OPAMP4_IN1P, and OPAMP4_IN2P pull-up\nsources connected to 3.3 V power']
Processing row: ['SW3', 'SW4 position', 'OPAMP3_INP, OPAMP4_IN1P, and OPAMP4_IN2P pull-up\nsources connected to DAC_OUT2(PA5)']
Processing row: ['SW3', 'SW4 position', 'OPAMP3_INP and OPAMP4_IN2P pull-up sources connected\nto DAC_OUT2(PA5)\nOPAMP2_IN1P pull-up source connected to DAC_OUT1(PA4)']
Processing table 2
Text before table: OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW2 PGM position Other conditions Description Table 14. Motor-control-related switches and solder bridges UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 3
Text before table: OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW2 PGM position Other conditions Description Table 14. Motor-control-related switches and solder bridges UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 4
Text before table: SW2 sources connected to DAC_OUT1(PA4) OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW2 PGM position Other conditions Description Table 14. Motor-control-related switches and solder bridges UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 5
Text before table: OPAMP1_INP and OPAMP2_IN1P pull-up sources connected SW4 position SW2 sources connected to DAC_OUT1(PA4) OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW2 PGM position Other conditions Description Table 14. Motor-control-related switches and solder bridges UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 6
Text before table: OPAMP4_INP, OPAMP4_IN1P, and OPAMP4_IN2P pull-up SW3 OPAMP2_IN2P pull-up source connected to DAC_OUT2(PA5) to DAC_OUT1(PA4) OPAMP1_INP and OPAMP2_IN1P pull-up sources connected SW4 position SW2 sources connected to DAC_OUT1(PA4) OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW2 PGM position Other conditions Description Table 14. Motor-control-related switches and solder bridges UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 7
Text before table: OPAMP3_INP, OPAMP4_IN1P, and OPAMP4_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP4_INP, OPAMP4_IN1P, and OPAMP4_IN2P pull-up SW3 OPAMP2_IN2P pull-up source connected to DAC_OUT2(PA5) to DAC_OUT1(PA4) OPAMP1_INP and OPAMP2_IN1P pull-up sources connected SW4 position SW2 sources connected to DAC_OUT1(PA4) OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW2 PGM position Other conditions Description Table 14. Motor-control-related switches and solder bridges UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 8
Text before table: SW3 sources connected to DAC_OUT2(PA5) OPAMP3_INP, OPAMP4_IN1P, and OPAMP4_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP4_INP, OPAMP4_IN1P, and OPAMP4_IN2P pull-up SW3 OPAMP2_IN2P pull-up source connected to DAC_OUT2(PA5) to DAC_OUT1(PA4) OPAMP1_INP and OPAMP2_IN1P pull-up sources connected SW4 position SW2 sources connected to DAC_OUT1(PA4) OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW2 PGM position Other conditions Description Table 14. Motor-control-related switches and solder bridges UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing table 9
Text before table: OPAMP3_INP and OPAMP4_IN2P pull-up sources connected SW4 position SW3 sources connected to DAC_OUT2(PA5) OPAMP3_INP, OPAMP4_IN1P, and OPAMP4_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP4_INP, OPAMP4_IN1P, and OPAMP4_IN2P pull-up SW3 OPAMP2_IN2P pull-up source connected to DAC_OUT2(PA5) to DAC_OUT1(PA4) OPAMP1_INP and OPAMP2_IN1P pull-up sources connected SW4 position SW2 sources connected to DAC_OUT1(PA4) OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW4 position sources connected to 3.3 V power - OPAMP1_INP, OPAMP2_IN1P, and OPAMP2_IN2P pull-up SW2 PGM position Other conditions Description Table 14. Motor-control-related switches and solder bridges UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing page 32
Processing page 33
Processing page 34
Processing table 1
Text before table: Table 15. Port assignment for control of physical input devices Hardware layout and configuration UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP5', '1 2 3', 'Default setting.\nThe potentiometer is routed to pin PB11 of\nSTM32G474QET6.']
Processing row: ['JP5', '1 2 3', 'LDR is routed to pin PB11 of STM32G474QET6.']
Processing table 2
Text before table: Table 16. Configuration elements related to OpAmp4 function. Table 16 shows the configuration elements and their settings to access the OpAmp4 The R158 resistor in series with PB12 is beneficial for reducing the output offset. With the RV1 ranging from 0 to 10 kΩ and R157 being 1 kΩ, the gain can vary from 1 to 11. Gain = 1+ RV1/R157 as shown in the following equation: The ratio of the variable resistor RV1 and the resistor R157 determines the gain of OpAmp4, the schematic diagrams. The PB12 output of the operational amplifier can be accessed on test point TP2. Refer to PB11, PB10, and PB12, respectively. accessible on STM32G474E-EVAL. OpAmp4 has its inputs and output routed to I/O ports STM32G474QET6 provides an on-board operational amplifier, OpAmp4, which is made 5.16.1 Operational amplifier 5.16 Operational amplifier and comparator and MC operation. And they are mutually exclusive. The potentiometer and the light-dependent resistor are exclusive to the high-brightness LED 5.15.1 Limitations LDR is routed to pin PB11 of STM32G474QET6. 1 3 2 JP5 STM32G474QET6. The potentiometer is routed to pin PB11 of 1 3 2 Default setting. Jumper setting Routing Table 15. Port assignment for control of physical input devices Hardware layout and configuration UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Element', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['tnemelE', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['SB11\nSB71', 'SB11 ON\nSB71 OFF', 'Default setting.\nPin PB10 of STM32G474QET6 is routed to OpAmp4_VINM.']
Processing row: ['SB11\nSB71', 'SB11 OFF\nSB71 ON', 'Pin PB10 of STM32G474QET6 is routed to OpAmp4_INN of MC.']
Processing page 35
Processing table 1
Text before table: Table 16. Configuration elements related to OpAmp4 (continued) UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB8\nSB67\nSB10', 'SB8 ON\nSB67 OFF\nSB10 OFF', 'Pin PB11 of STM32G474QET6 is routed to OpAmp4_VINP or\nCOMP6_INP.']
Detected connector: Pin at position 2
Processing row: ['SB8\nSB67\nSB10', 'SB8 OFF\nSB67 ON\nSB10 OFF', 'PB11 of STM32G474QET6 is routed to OpAmp4_IN1P of MC.']
Processing row: ['SB8\nSB67\nSB10', 'SB8 OFF\nSB67 OFF\nSB10 ON', 'Default setting.\nPin PB11 of STM32G474QET6 is routed to BK_Sense for\nhigh-brightness LED.']
Detected connector: Pin at position 2
Processing row: ['SB7\nSB65', 'SB7 ON\nSB65 OFF', 'Default setting.\nPin PB12 of STM32G474QET6 is routed to OpAmp4_VOUT.']
Detected connector: Pin at position 2
Processing row: ['SB7\nSB65', 'SB7 OFF\nSB65 ON', 'Pin PB12 of STM32G474QET6 is routed to OpAmp4_IN2P of\nMC.']
Detected connector: Pin at position 2
Processing table 2
Text before table: Table 17. Configuration elements related to Comp4 16). (pin PB11 for Comp6_INP refer to Table Table 17 shows the configuration elements and their settings to access the Comp4 function schematic diagrams. The PC6 output of the comparator can be accessed on test point TP1. Refer to the PB11 and PC6, respectively. STM32G474E-EVAL. Comp4 has its noninverting input and its output routed to I/O ports STM32G474QET6 provides an on-board comparator, Comp4, which is made accessible on 5.16.2 Comparator SB65 ON MC. Pin PB12 of STM32G474QET6 is routed to OpAmp4_IN2P of SB7 OFF SB65 SB7 SB65 OFF Pin PB12 of STM32G474QET6 is routed to OpAmp4_VOUT. SB7 ON Default setting. SB10 ON high-brightness LED. Pin PB11 of STM32G474QET6 is routed to BK_Sense for SB67 OFF Default setting. SB8 OFF SB10 OFF SB10 SB67 ON PB11 of STM32G474QET6 is routed to OpAmp4_IN1P of MC. SB67 SB8 OFF SB8 SB10 OFF COMP6_INP. SB67 OFF Pin PB11 of STM32G474QET6 is routed to OpAmp4_VINP or SB8 ON Element Setting Configuration Table 16. Configuration elements related to OpAmp4 (continued) UM2514 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Element', 'Setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['tnemelE', 'gnitteS', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['SB9\nSB49', 'SB9 ON\nSB49 OFF', 'Default setting.\nPin PC6 of STM32G474QET6 is routed to Comp6_OUT.']
Processing row: ['SB9\nSB49', 'SB9 ON\nSB49 OFF', 'Pin PC6 of STM32G474QET6 is routed to MC2_PWM_1H.']
Processing page 36
Processing page 37
Processing table 1
Text before table: Table 18. Configuration elements related to VREF+ UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['SB84\nSB85', 'SB84 ON\nSB85 OFF', 'Default setting.\nVREF_EXT is routed to VREF+.']
Processing row: ['SB84\nSB85', 'SB84 ON\nSB85 OFF', 'VDDA is routed to VREF+.']
Processing page 38
Processing table 1
Text before table: Table 19. MFX signals 19. connected to MFX are listed in Table communication interface between MFX and STM32G474QET6 is the I2C3 bus. The signals The MFX circuit on the STM32G474E-EVAL board acts as an IO-expander. The 5.21.1 MFX The MFX MCU is used as MFX (multifunction expander) and IDD measurement. 5.21 MFX MCU The voltage of the Quad-SPI flash memory is in the range of 2.7 to 3.6 V. 5.20.2 Operating voltage Quad-SPI flash memory operation is exclusive to motor control. 5.20.1 Limitations Hardware layout and configuration UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin number\nof MFX', 'Pin name\nof MFX', 'MFX functions', 'Function of\nSTM32H7XXI-EVAL', 'Direction\n(for MFX)', 'Terminal\ndevice']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['XFM fo\nrebmun niP', 'XFM fo\neman niP', 'snoitcnuf XFM', 'LAVE-IXX7H23MTS\nfo noitcnuF', ')XFM rof(\nnoitceriD', 'ecived\nlanimreT']
Connector mapping: {}
Processing row: ['15', 'PA5', 'MFX_GPIO5', 'uS_Detect', 'Input', 'microSD™']
Processing row: ['16', 'PA6', 'MFX_GPIO6', 'LED2', 'Output', 'LEDs']
Processing row: ['17', 'PA7', 'MFX_GPIO7', 'LED4', 'Output', 'LEDs']
Processing row: ['18', 'PB0', 'MFX_GPIO0', 'JOY_SEL', 'Input', 'Joystick']
Processing row: ['19', 'PB1', 'MFX_GPIO1', 'JOY_DOWN', 'Input', 'Joystick']
Processing row: ['20', 'PB2', 'MFX_GPIO2', 'JOY_LEFT', 'Input', 'Joystick']
Processing row: ['26', 'PB13', 'MFX_GPIO13', 'uSD_LCD_SPI2_DIR', 'Output', 'microSD™ or\nLCD']
Processing row: ['27', 'PB14', 'MFX_GPIO14', '-', '-', '-']
Processing row: ['28', 'PB15', 'MFX_GPIO15', 'EXT_RESET', 'Output', 'EXT_I2C']
Processing row: ['29', 'PA8', 'MFX_GPIO8', 'SmartCard_1V8', 'Output', 'Smartcard']
Processing row: ['30', 'PA9', 'MFX_GPIO9', 'SmartCard_3/5V', 'Output', 'Smartcard']
Processing row: ['31', 'PA10', 'MFX_GPIO10', 'SmartCard_OFF', 'Output', 'Smartcard']
Processing row: ['32', 'PA11', 'MFX_GPIO11', 'SmartCard_CMDVCC', 'Output', 'Smartcard']
Processing row: ['33', 'PA12', 'MFX_GPIO12', 'SmartCard_RST', 'Output', 'Smartcard']
Processing row: ['39', 'PB3', 'MFX_GPIO3', 'JOY_RIGHT', 'Input', 'Joystick']
Processing row: ['40', 'PB4', 'MFX_GPIO4', 'JOY_UP', 'Input', 'Joystick']
Processing page 39
Processing table 1
Text before table: Table 20. IDD measurement-related jumper settings Table 20 shows the jumper settings associated with the IDD measurement on the board. measurement. V-supplied peripheral I/Os and false the MCU current consumption current into 3.3 V on the MCU output port might inject the MCU through I/O ports. Voltage exceeding 3.3 components on the STM32G474E-EVAL supplied from 3.3 V, and they communicate with UM2514 Hardware layout and configuration
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Jumper', 'setting', 'Configuration']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['repmuJ', 'gnittes', 'noitarugifnoC']
Connector mapping: {}
Processing row: ['JP13', '1 2 3', 'Default setting.\nSTM32G474QET6 has a built-in circuit to measure its own\ncurrent consumption.']
Processing row: ['JP13', '1 2 3', 'IDD measurement is not available, bypass mode only for\nSTM32G474QET6 VDD_MCU power supply.']
Processing table 2
Text before table: Table 21. TFT LCD connectors (CN20, CN24) operating voltage range of the STM32G474E-EVAL. Thanks to level shifters on all signal lines, the TFT LCD panel works with the entire STM32G474QET6. touchscreen and an on-board controller. The TFT LCD is connected to the SPI2 port of the and CN24 connectors. It bears a TFT 2.4-inch color TFT LCD panel with a resistive The STM32G474E-EVAL is delivered with MB895, a daughterboard plugged into the CN20 5.22 TFT LCD panel configuration. It can be used as a bypass mode for normal MCU working. Refer to Table 20 for the JP13 – MB1397-G484E: A191000001-A191000030 – MB1397-G474EMC: A191000001- A191000100 – MB1397-G474E: A191000001 -A191000170 only to the MB1397-based boards within the following range of serial numbers: 2. The IDD measurement operating voltage is in the range of 2.05 V to 3.6 V. This applies 1. The MFX is exclusive to differential ADC and MC operations. 5.21.3 Limitations STM32G474QET6 VDD_MCU power supply. IDD measurement is not available, bypass mode only for 1 3 2 JP13 current consumption. STM32G474QET6 has a built-in circuit to measure its own 1 3 2 Default setting. Jumper setting Configuration Table 20. IDD measurement-related jumper settings Table 20 shows the jumper settings associated with the IDD measurement on the board. measurement. V-supplied peripheral I/Os and false the MCU current consumption current into 3.3 V on the MCU output port might inject the MCU through I/O ports. Voltage exceeding 3.3 components on the STM32G474E-EVAL supplied from 3.3 V, and they communicate with UM2514 Hardware layout and configuration
Found connector CN20 in table name
Processing vertical table...
Header row 1: ['CN20\nterminal', '', 'Terminal\nname', 'MCU port', 'CN24\nterminal', 'Terminal\nname', 'Power port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimret\n02NC', '', 'eman\nlanimreT', 'trop UCM', 'lanimret\n42NC', 'eman\nlanimreT', 'trop rewoP']
Connector mapping: {}
Processing row: ['1', '-', 'CS', 'PC9', '1', 'VDD', '3.3 V']
Processing row: ['2', '-', 'SCL', 'PF9', '2', 'VCI', '3.3 V']
Processing row: ['3', '-', 'SDI', 'PB15', '3', 'GND', 'GND']
Processing row: ['4', '-', 'RS', '-', '4', 'GND', 'GND']
Processing row: ['5', '-', 'WR', '-', '5', 'BL_VDD', '5 V or 3.3 V']
Processing row: ['6', '-', 'RD', '-', '6', 'BL_Control', '5 V or 3.3 V']
Processing page 40
Processing table 1
Text before table: Table 21. TFT LCD connectors (CN20, CN24) (continued) Hardware layout and configuration UM2514
Found connector CN20 in table name
Processing vertical table...
Header row 1: ['CN20\nterminal', '', 'Terminal\nname', 'MCU port', 'CN24\nterminal', 'Terminal\nname', 'Power port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimret\n02NC', '', 'eman\nlanimreT', 'trop UCM', 'lanimret\n42NC', 'eman\nlanimreT', 'trop rewoP']
Connector mapping: {}
Processing row: ['7', '-', 'SDO', 'PB14', '7', 'BL_GND', 'GND']
Processing row: ['8', '-', 'RESET', 'RESET#', '8', 'BL_GND', 'GND']
Processing page 41
Processing table 1
Text before table: Table 22. Dead-battery related jumpers 22 for details. Table enabled or disabled by enabling signals by setting CC1 (JP15) or CC2 (JP14). Refer to An embedded feature of the STM32G474QET6 supports the dead battery function. It can be 5.23.5 CC management BUS port. able to monitor the right power level applied on the V matches the voltage-sensing carried by the STM32G474QET6 ADC port PC0. It can be The USB Type-C® receptacle (CN22) is equipped with a voltage-sensing stage that BUS 5.23.4 V voltage-sensing UM2514 Hardware layout and configuration
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['JP15', '1 2 3', 'Default setting.\nThe embed dead battery function is enabled.']
Detected connector: JP15 at position 0
Processing row: ['JP15', '1 2 3', 'The embed dead battery function is disabled.']
Detected connector: JP15 at position 0
Processing row: ['JP14', '1 2 3', 'Default setting.\nThe embed dead battery function is enabled.']
Detected connector: JP14 at position 0
Processing row: ['JP14', '1 2 3', 'The embed dead battery function is disabled.']
Detected connector: JP14 at position 0
Processing page 42
Processing table 1
Text before table: Table 23. Connection between ST8024L and STM32F091VCT6 23. Table protection and control functions based on the connections with STM32G474QET6 listed in V smartcards. It performs all supply Evaluation board for asynchronous 1.8, 3.0, and 5.0 STMicroelectronics smartcard interface chip ST8024L is used on the STM32G474E-EVAL 5.25 Smartcard The temperature-sensor operating voltage is in the range of 2.25 to 3.60 V. 5.24.1 Operating voltage Hardware layout and configuration UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Signals of\nST8024L', 'Description', 'Connect to\nSTM32G474E-\nEVAL']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Skipping position 1 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['L4208TS\nfo slangiS', 'noitpircseD', 'LAVE\n-E474G23MTS\not tcennoC']
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['5 V/3 V', 'Smartcard power-supply selection pin', 'MFX_GPIO9']
Processing row: ['I/OUC', 'MCU data I/O line', 'PC10']
Processing row: ['XTAL1', 'Crystal or external clock input', 'PC12']
Processing row: ['OFF', 'Detect the presence of a card, with an interrupt to the MCU', 'MFX_GPIO10']
Processing row: ['RSTIN', 'Card reset input from MCU', 'MFX_GPIO12']
Processing row: ['CMDVCC', 'Start activation sequence input (active LOW)', 'MFX_GPIO11']
Processing row: ['1.8V', '1.8 V VCC operation selection. The logic high selects 1.8 V\noperation and overrides any setting on the 5 V/3 V pin.', 'MFX_GPIO8']
Processing page 43
Processing table 1
Text before table: Table 24. EXT_I2C connector (CN1) MS30715V2 2 8 1 7 Figure 9. I2C EXT connector (CN1) front view 6.1 External I C connector (CN1) 2 6 Connectors UM2514 Connectors
Found connector CN1 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN1'}, 2: {'pos': 3, 'name': 'CN1'}}
Processing row: ['1', 'I2C_SDA (PG8)', '5', 'VDD']
Assigned pin name from 'Name' column: PG8 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['2', 'NC', '6', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['3', 'I2C_SCL (PG7)', '7', 'GND']
Assigned pin name from 'Name' column: PG7 to connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing row: ['4', 'EXT_RESET(MFX_GPIO15)', '8', '5 V']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN1
Processing table 2
Text before table: Table 25. Motor-control connector (CN2) MSv46051V1 34 32 30 28 26 24 22 20 18 16 14 12 10 8 6 4 2 33 31 29 27 25 23 21 19 17 15 13 11 9 7 5 3 1 Figure 10. Motor-control connectors (CN2, CN4) front view 6.2 Motor-control connectors (CN2, CN4) 4 EXT_RESET(MFX_GPIO15) 8 5 V 3 I2C_SCL (PG7) 7 GND 2 NC 6 NC 1 I2C_SDA (PG8) 5 VDD Pin number Description Pin number Description Table 24. EXT_I2C connector (CN1) MS30715V2 2 8 1 7 Figure 9. I2C EXT connector (CN1) front view 6.1 External I C connector (CN1) 2 6 Connectors UM2514 Connectors
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['Description', 'STM32G474QET6\npin', 'CN2 pin\nnumber', 'CN2 pin\nnumber', 'STM32G474QET6\npin', 'Description']
Detected pin name header: Description at position 0 in header_row_1
Detected pin name header: Description at position 5 in header_row_1
Pin name positions: [0, 5]
Skipping position 0 in header_row_1 because it is a pin name position.
Detected connector: CN2 at position 2 in header_row_1
Detected connector: CN2 at position 3 in header_row_1
Skipping position 5 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 0, 'name': 'CN2'}, 3: {'pos': 5, 'name': 'CN2'}}
Processing row: ['Emergency\nSTOP', 'PE15', '1', '2', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['PWM_1H', 'PE9', '3', '4', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['PWM_1L', 'PE8', '5', '6', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing page 44
Processing table 1
Text before table: Table 25. Motor-control connector (CN2) (continued) Connectors UM2514
Found connector CN2 in table name
Processing vertical table...
Header row 1: ['Description', 'STM32G474QET6\npin', 'CN2 pin\nnumber', 'CN2 pin\nnumber', 'STM32G474QET6\npin', 'Description']
Detected pin name header: Description at position 0 in header_row_1
Detected pin name header: Description at position 5 in header_row_1
Pin name positions: [0, 5]
Skipping position 0 in header_row_1 because it is a pin name position.
Detected connector: CN2 at position 2 in header_row_1
Detected connector: CN2 at position 3 in header_row_1
Skipping position 5 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 0, 'name': 'CN2'}, 3: {'pos': 5, 'name': 'CN2'}}
Processing row: ['PWM_2H', 'PE11', '7', '8', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['PWM_2L', 'PE10', '9', '10', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['PWM_3H', 'PE13', '11', '12', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['PWM_3L', 'PE12', '13', '14', 'PC1', 'BUS VOLTAGE']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['CURRENT A', 'PC2', '15', '16', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['CURRENT B', 'PC3', '17', '18', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['CURRENT C', 'PC0', '19', '20', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['ICL Shutout', 'PE4', '21', '22', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['DISSIPATIVE\nBRAKE', 'PE5', '23', '24', 'PD8', 'PCD Ind.\nCurrent']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['+5 V power', '-', '25', '26', 'PC4', 'Heatsink\ntemperature']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['PFC SYNC', 'PE2', '27', '28', '-', '3.3 V power']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['PFC PWM', 'PE3', '29', '30', 'PD2', 'PFC shutdown']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['Encoder A', 'PA0', '31', '32', 'PD9', 'PFC Vac']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing row: ['Encoder B', 'PD4', '33', '34', 'PD7 or PA15', 'Encoder Index']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN2
Processing table 2
Text before table: Table 26. Motor-control connector (CN4) Encoder B PD4 33 34 PD7 or PA15 Encoder Index Encoder A PA0 31 32 PD9 PFC Vac PFC PWM PE3 29 30 PD2 PFC shutdown PFC SYNC PE2 27 28 - 3.3 V power temperature +5 V power - 25 26 PC4 Heatsink Current BRAKE PE5 23 24 PD8 PCD Ind. DISSIPATIVE ICL Shutout PE4 21 22 - GND CURRENT C PC0 19 20 - GND CURRENT B PC3 17 18 - GND CURRENT A PC2 15 16 - GND PWM_3L PE12 13 14 PC1 BUS VOLTAGE PWM_3H PE13 11 12 - GND PWM_2L PE10 9 10 - GND PWM_2H PE11 7 8 - GND pin number number pin Description Description STM32G474QET6 CN2 pin CN2 pin STM32G474QET6 Table 25. Motor-control connector (CN2) (continued) Connectors UM2514
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['Description', 'STM32G474QET6\npin', 'CN4 pin\nnumber', 'CN4 pin\nnumber', 'STM32G474QET6\npin', 'Description']
Detected pin name header: Description at position 0 in header_row_1
Detected pin name header: Description at position 5 in header_row_1
Pin name positions: [0, 5]
Skipping position 0 in header_row_1 because it is a pin name position.
Detected connector: CN4 at position 2 in header_row_1
Detected connector: CN4 at position 3 in header_row_1
Skipping position 5 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 0, 'name': 'CN4'}, 3: {'pos': 5, 'name': 'CN4'}}
Processing row: ['Emergency\nSTOP', 'PB7', '1', '2', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['PWM_1H', 'PC6', '3', '4', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['PWM_1L', 'PC10', '5', '6', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['PWM_2H', 'PC7', '7', '8', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['PWM_2L', 'PC11', '9', '10', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['PWM_3H', 'PC8', '11', '12', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['PWM_3L', 'PC12', '13', '14', 'PE14', 'BUS VOLTAGE']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['CURRENT A', 'PD10', '15', '16', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['CURRENT B', 'PD12', '17', '18', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['CURRENT C', 'PD13', '19', '20', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['ICL Shutout', 'PD15', '21', '22', '-', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['DISSIPATIVE\nBRAKE', 'PF10', '23', '24', 'PD8', 'PCD Ind.\nCurrent']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['+5 V power', '-', '25', '26', 'PE7', 'Heatsink\ntemperature']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing page 45
Processing table 1
Text before table: Table 26. Motor-control connector (CN4) (continued) UM2514 Connectors
Found connector CN4 in table name
Processing vertical table...
Header row 1: ['Description', 'STM32G474QET6\npin', 'CN4 pin\nnumber', 'CN4 pin\nnumber', 'STM32G474QET6\npin', 'Description']
Detected pin name header: Description at position 0 in header_row_1
Detected pin name header: Description at position 5 in header_row_1
Pin name positions: [0, 5]
Skipping position 0 in header_row_1 because it is a pin name position.
Detected connector: CN4 at position 2 in header_row_1
Detected connector: CN4 at position 3 in header_row_1
Skipping position 5 in header_row_1 because it is a pin name position.
Connector mapping: {2: {'pos': 0, 'name': 'CN4'}, 3: {'pos': 5, 'name': 'CN4'}}
Processing row: ['PFC SYNC', 'PE2', '27', '28', '-', '3.3 V power']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['PFC PWM', 'PE3', '29', '30', 'PD2', 'PFC shutdown']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['Encoder A', 'PF6', '31', '32', 'PD9', 'PFC Vac']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing row: ['Encoder B', 'PF7', '33', '34', 'PF8 or PD11', 'Encoder Index']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN4
Processing table 2
Text before table: Table 27. SMB connector MSv61277V1 2, 3 1 4, 5 Figure 11. SMB connector (front view) 6.3 SMB connectors (CN3, CN7, and CN8) Encoder B PF7 33 34 PF8 or PD11 Encoder Index Encoder A PF6 31 32 PD9 PFC Vac PFC PWM PE3 29 30 PD2 PFC shutdown PFC SYNC PE2 27 28 - 3.3 V power pin number number pin Description Description STM32G474QET6 CN4 pin CN4 pin STM32G474QET6 Table 26. Motor-control connector (CN4) (continued) UM2514 Connectors
Found connector CN3 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN3 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN3 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN3'}, 2: {'pos': 3, 'name': 'CN3'}}
Processing row: ['1', 'analog input', '2,3,4,5', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN3
Processing table 3
Text before table: 1 2 Figure 12. Analog input-output connector (CN9) top view 6.5 DAC connector (CN9) CN6). All GPIO signals from the STM32G474QET6 are connected to extension connectors (CN5, 6.4 Extension connectors (CN5, CN6) 1 analog input 2,3,4,5 GND Pin number Description Pin number Description Table 27. SMB connector MSv61277V1 2, 3 1 4, 5 Figure 11. SMB connector (front view) 6.3 SMB connectors (CN3, CN7, and CN8) Encoder B PF7 33 34 PF8 or PD11 Encoder Index Encoder A PF6 31 32 PD9 PFC Vac PFC PWM PE3 29 30 PD2 PFC shutdown PFC SYNC PE2 27 28 - 3.3 V power pin number number pin Description Description STM32G474QET6 CN4 pin CN4 pin STM32G474QET6 Table 26. Motor-control connector (CN4) (continued) UM2514 Connectors
Found connector CN9 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing table 4
Text before table: Table 28. Analog input-output connector (CN9) MSv46052V1 1 2 Figure 12. Analog input-output connector (CN9) top view 6.5 DAC connector (CN9) CN6). All GPIO signals from the STM32G474QET6 are connected to extension connectors (CN5, 6.4 Extension connectors (CN5, CN6) 1 analog input 2,3,4,5 GND Pin number Description Pin number Description Table 27. SMB connector MSv61277V1 2, 3 1 4, 5 Figure 11. SMB connector (front view) 6.3 SMB connectors (CN3, CN7, and CN8) Encoder B PF7 33 34 PF8 or PD11 Encoder Index Encoder A PF6 31 32 PD9 PFC Vac PFC PWM PE3 29 30 PD2 PFC shutdown PFC SYNC PE2 27 28 - 3.3 V power pin number number pin Description Description STM32G474QET6 CN4 pin CN4 pin STM32G474QET6 Table 26. Motor-control connector (CN4) (continued) UM2514 Connectors
Found connector CN9 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN9 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN9 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN9'}, 2: {'pos': 3, 'name': 'CN9'}}
Processing row: ['1', 'analog output PA4', '2', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN9
Processing page 46
Processing table 1
Text before table: 1 2 Figure 13. CAN connector (CN12, CN10) front view 6.6 CAN1 and CAN2 connectors (CN12, CN10) Connectors UM2514
Found connector CN12 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['', '']
Connector mapping: {}
Processing table 2
Text before table: Table 29. CAN connector (CN12, CN10) MSv46052V1 1 2 Figure 13. CAN connector (CN12, CN10) front view 6.6 CAN1 and CAN2 connectors (CN12, CN10) Connectors UM2514
Found connector CN12 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN12 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN12 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN12'}, 2: {'pos': 3, 'name': 'CN12'}}
Processing row: ['1', 'CANL', '2', 'CANH']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN12
Processing table 3
Text before table: Table 30. RS-232/RS-485 D-sub connector (CN11) MS30720V1 Figure 14. RS232 and RS485 connector (CN11) front view 6.7 RS232 and RS485 connector (CN11) 1 CANL 2 CANH Pin number Description Pin number Description Table 29. CAN connector (CN12, CN10) MSv46052V1 1 2 Figure 13. CAN connector (CN12, CN10) front view 6.6 CAN1 and CAN2 connectors (CN12, CN10) Connectors UM2514
Found connector CN11 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Terminal name', 'Terminal', 'Terminal name']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'eman lanimreT', 'lanimreT', 'eman lanimreT']
Connector mapping: {}
Processing row: ['1', 'NC', '6', 'RS-232_DSR (BOOT0)']
Processing row: ['2', 'RS-232_RX (PA10)', '7', 'NC']
Processing row: ['3', 'RS-232_TX (PA9)', '8', 'RS-232_CTS (NRST)']
Processing row: ['4', 'RS-485_A', '9', 'RS-485_B']
Processing row: ['5', 'GND', '-', '-']
Processing page 47
Processing table 1
Text before table: Table 31. JTAG debugging connector (CN14) MS30722V2 20 18 16 14 12 10 8 6 4 2 9 7 5 3 19 17 15 13 11 1 Figure 15. JTAG debugging connector (CN14) 6.8 JTAG connector (CN14) UM2514 Connectors
Found connector CN14 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Function/MCU port', 'Terminal', 'Function/MCU port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'trop UCM/noitcnuF', 'lanimreT', 'trop UCM/noitcnuF']
Connector mapping: {}
Processing row: ['1', 'VDD power', '2', 'VDD power']
Processing row: ['3', 'PB4', '4', 'GND']
Processing row: ['5', 'PA15', '6', 'GND']
Processing row: ['7', 'PA13', '8', 'GND']
Processing row: ['9', 'PA14', '10', 'GND']
Processing row: ['11', 'NC', '12', 'GND']
Processing row: ['13', 'PB3', '14', 'GND']
Processing row: ['15', 'RESET#', '16', 'GND']
Processing row: ['17', '-', '18', 'GND']
Processing row: ['19', '-', '20', 'GND']
Processing table 2
Text before table: Table 32. TAG debugging connector (CN15) 6.9 TAG connector (CN15) 19 - 20 GND 17 - 18 GND 15 RESET# 16 GND 13 PB3 14 GND 11 NC 12 GND 9 PA14 10 GND 7 PA13 8 GND 5 PA15 6 GND 3 PB4 4 GND 1 VDD power 2 VDD power Terminal Function/MCU port Terminal Function/MCU port Table 31. JTAG debugging connector (CN14) MS30722V2 20 18 16 14 12 10 8 6 4 2 9 7 5 3 19 17 15 13 11 1 Figure 15. JTAG debugging connector (CN14) 6.8 JTAG connector (CN14) UM2514 Connectors
Found connector CN15 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Function/MCU port', 'Terminal', 'Function/MCU port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'trop UCM/noitcnuF', 'lanimreT', 'trop UCM/noitcnuF']
Connector mapping: {}
Processing row: ['1', 'VDD', '2', 'SWDIO/TMS (PA13)']
Processing row: ['3', 'GND', '4', 'SWDCLK/TCK (PA14)']
Processing row: ['5', 'GND', '6', 'SWO/TDO (PB3)']
Processing row: ['7', 'NC', '8', 'TDI (PA15)']
Processing row: ['9', 'TRST (PB4)', '10', 'RESET#']
Processing page 48
Processing table 1
Text before table: Table 33. STDC14 debugging connector (CN16) Figure 16. STDC14 debugging connector (CN16) top view 6.10 STDC14 connector (CN16) Connectors UM2514
Found connector CN16 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Function/MCU port', 'Terminal', 'Function/MCU port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'trop UCM/noitcnuF', 'lanimreT', 'trop UCM/noitcnuF']
Connector mapping: {}
Processing row: ['1', '-', '2', '-']
Processing row: ['3', 'VDD', '4', 'SWDIO/TMS (PA13)']
Processing row: ['5', 'GND', '6', 'SWDCLK/TCK (PA14)']
Processing row: ['7', 'GND', '8', 'SWO/TDO (PB3)']
Processing row: ['9', 'KEY', '10', 'TDI (PA15)']
Processing row: ['11', 'GND', '12', 'RESET#']
Processing row: ['13', 'VCP_RX_STDC (PA10)', '14', 'VCP_TX_STDC (PA9)']
Processing table 2
Text before table: Table 34. Trace-debugging connector (CN17) MSv30722V2 20 18 16 14 12 10 8 6 4 2 9 7 5 3 19 17 15 13 11 1 Figure 17. Trace-debugging connector (CN17) top view 6.11 Trace-debugging connector (CN17) 13 VCP_RX_STDC (PA10) 14 VCP_TX_STDC (PA9) 11 GND 12 RESET# 9 KEY 10 TDI (PA15) 7 GND 8 SWO/TDO (PB3) 5 GND 6 SWDCLK/TCK (PA14) 3 VDD 4 SWDIO/TMS (PA13) 1 - 2 - Terminal Function/MCU port Terminal Function/MCU port Table 33. STDC14 debugging connector (CN16) Figure 16. STDC14 debugging connector (CN16) top view 6.10 STDC14 connector (CN16) Connectors UM2514
Found connector CN17 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Function/MCU port', 'Terminal', 'Function/MCU port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'trop UCM/noitcnuF', 'lanimreT', 'trop UCM/noitcnuF']
Connector mapping: {}
Processing row: ['1', 'VDD power', '2', 'TMS/PA13']
Processing row: ['3', 'GND', '4', 'TCK/PA14']
Processing row: ['5', 'GND', '6', 'TDO/PB3']
Processing row: ['7', 'KEY', '8', 'TDI/PA15']
Processing page 49
Processing table 1
Text before table: Table 34. Trace-debugging connector (CN17) (continued) UM2514 Connectors
Found connector CN17 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Function/MCU port', 'Terminal', 'Function/MCU port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'trop UCM/noitcnuF', 'lanimreT', 'trop UCM/noitcnuF']
Connector mapping: {}
Processing row: ['9', 'GND', '10', 'RESET#']
Processing row: ['11', 'GND', '12', 'Trace_CLK/PE2']
Processing row: ['13', 'GND', '14', 'Trace_D0/PE3 or SWO/PB3']
Processing row: ['15', 'GND', '16', 'Trace_D1/PE4 or nTRST/PB4']
Processing row: ['17', 'GND', '18', 'Trace_D2/PE5']
Processing row: ['19', 'GND', '20', 'Trace_D3/PE6']
Processing table 2
Text before table: Table 35. Type-C signals connector (CN19) MSv30722V2 20 18 16 14 12 10 8 6 4 2 9 7 5 3 19 17 15 13 11 1 Figure 18. Type-C signals connector (CN19) top view 6.13 Type-C signals connector (CN19) end-user-oriented. programming during board manufacturing. It is not populated by default or The CN18 connector is used only for embedded MFX (multifunction expander) 6.12 MFX programming connector (CN18) 19 GND 20 Trace_D3/PE6 17 GND 18 Trace_D2/PE5 15 GND 16 Trace_D1/PE4 or nTRST/PB4 13 GND 14 Trace_D0/PE3 or SWO/PB3 11 GND 12 Trace_CLK/PE2 9 GND 10 RESET# Terminal Function/MCU port Terminal Function/MCU port Table 34. Trace-debugging connector (CN17) (continued) UM2514 Connectors
Found connector CN19 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Function/MCU port', 'Terminal', 'Function/MCU port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'trop UCM/noitcnuF', 'lanimreT', 'trop UCM/noitcnuF']
Connector mapping: {}
Processing row: ['1', 'GND', '2', 'GND']
Processing row: ['3', 'TX1+', '4', 'RX1+']
Processing row: ['5', 'TX1-', '6', 'RX1-']
Processing row: ['7', 'V\nBUS', '8', 'V\nBUS']
Processing row: ['9', 'CC1', '10', 'CC2']
Processing row: ['11', 'SUB1', '12', 'SUB2']
Processing row: ['13', 'V\nBUS', '14', 'V\nBUS']
Processing row: ['15', 'RX2-', '16', 'TX2-']
Processing page 50
Processing table 1
Text before table: Table 35. Type-C signals connector (CN19) (continued) Connectors UM2514
Found connector CN19 in table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Terminal', 'Function/MCU port', 'Terminal', 'Function/MCU port']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['lanimreT', 'trop UCM/noitcnuF', 'lanimreT', 'trop UCM/noitcnuF']
Connector mapping: {}
Processing row: ['17', 'RX2+', '18', 'TX2+']
Processing row: ['19', 'GND', '20', 'GND']
Processing table 2
Text before table: Table 36. USB Micro-B connector (CN21) Figure 19. USB Micro-B connector (CN21) front view for flashing and debugging software. The USB connector (CN21) is used to connect the on-board STLINK-V3E facility to the PC 6.15 STLINK-V3E USB Micro-B connector (CN21) A TFT color LCD with an SPI interface board is mounted on CN20 and CN24 connectors. 6.14 LCD connectors (CN20, CN24) 19 GND 20 GND 17 RX2+ 18 TX2+ Terminal Function/MCU port Terminal Function/MCU port Table 35. Type-C signals connector (CN19) (continued) Connectors UM2514
No connectors found in normal orientation. Reversing text in headers.
Processing horizontal table...
Processing row: ['1', 'V (power)\nBUS', '4', 'ID']
Processing row: ['2', 'DM', '5', 'GND']
Processing row: ['3', 'DP', '6 - 11', 'Shield']
Processing page 51
Processing table 1
Text before table: Table 37. USB Type-C® connector (CN22) Figure 20. USB Type-C® connector (CN22) front view 6.16 USB Type-C connector (CN22) ® UM2514 Connectors
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['A1', 'GND', 'B1', 'GND']
Processing row: ['A2', 'TX1+', 'B2', 'TX2+']
Processing row: ['A3', 'TX1-', 'B3', 'TX2-']
Processing row: ['A4', 'V\nBUS', 'B4', 'V\nBUS']
Processing row: ['A5', 'CC1 (PB6)', 'B5', 'CC2 (PB4)']
Processing row: ['A6', 'D+', 'B6', 'D+']
Processing row: ['A7', 'D-', 'B7', 'D-']
Processing row: ['A8', 'SBU1', 'B8', 'SBU2']
Processing row: ['A9', 'V\nBUS', 'B9', 'V\nBUS']
Processing row: ['A10', 'RX2-', 'B10', 'RX1-']
Processing row: ['A11', 'RX2+', 'B11', 'RX1+']
Processing row: ['A12', 'GND', 'B12', 'GND']
Processing page 52
Processing table 1
Text before table: Table 38. On-board audio jack connector (CN26) MSv46080V1 2 3 6 1 4 5 Figure 21. Stereo headset with a microphone jack (CN26) Connectors UM2514
Found connector CN26 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Stereo headset with microphone pinning', None]
Header row 2: ['3', 'GND', 'GND', '']
Detected pin name header: Description at position 1 in header_row_1
Pin name positions: [1]
Filling None cells in header_row_1 by duplicating connector names to the right.
Header row 1 after filling: ['Pin number', 'Description', 'Stereo headset with microphone pinning', 'Stereo headset with microphone pinning']
Detected connector: CN26 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN26'}}
Processing row: ['4', 'OUT_Right', 'SPK_R (33 Ω typical)', '']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN26
Processing row: ['6', 'OUT_Left', 'SPK_L (33 Ω typical)', '']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN26
Processing row: ['1', 'NC', 'NA', '']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN26
Processing row: ['2', 'NC', 'NA', '']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN26
Processing row: ['5', 'NC', 'NA', '']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN26
Processing page 53
Processing table 1
Text before table: Table 39. microSD™ connector (CN28) Figure 23. microSD™ connector (CN28) front view 6.21 microSD™ connector (CN28) UM2514 Connectors
Found connector CN28 in table name
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin number', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: CN28 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: CN28 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'CN28'}, 2: {'pos': 3, 'name': 'CN28'}}
Processing row: ['1', 'NC', '6', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN28
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN28
Processing row: ['2', 'uSD_CS (PF8)', '7', 'SPI2_MISO (PV14)']
Assigned pin name from 'Name' column: PF8 to connector CN28
Assigned pin name from 'Name' column: PV14 to connector CN28
Processing row: ['3', 'SPI2_MOSI (PB15)', '8', 'NC']
Assigned pin name from 'Name' column: PB15 to connector CN28
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN28
Processing row: ['4', 'VDD', '9', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN28
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN28
Processing row: ['5', 'SPI2_SCK (PF9)', '10', 'uSD_Detect (MFX_GPIO5)']
Assigned pin name from 'Name' column: PF9 to connector CN28
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector CN28
Processing page 54
Processing table 1
Text before table: Table 40. Smartcard connector (CN31) MSv51362V1 5 6 7 8 17 18 1 2 3 4 Figure 24. Smartcard connector (CN31) top view 6.22 Smartcard connector (CN31) Connectors UM2514
Processing vertical table...
Header row 1: ['Pin number', 'Description', 'Pin\nnumber', 'Description']
Detected pin name header: Description at position 1 in header_row_1
Detected pin name header: Description at position 3 in header_row_1
Pin name positions: [1, 3]
Detected connector: GENERAL1 at position 0 in header_row_1
Skipping position 1 in header_row_1 because it is a pin name position.
Detected connector: GENERAL1 at position 2 in header_row_1
Skipping position 3 in header_row_1 because it is a pin name position.
Connector mapping: {0: {'pos': 1, 'name': 'GENERAL1'}, 2: {'pos': 3, 'name': 'GENERAL1'}}
Processing row: ['1', 'VCC', '5', 'GND']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['2', 'RST', '6', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['3', 'CLK', '7', 'I/O']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['4', 'NC', '8', 'NC']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing row: ['17', 'Card-presence detection pin', '18', 'Card-presence detection pin']
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Pin name column does not contain a valid pin name. Setting as '// Pin not routed' for connector GENERAL1
Processing page 55
Processing table 1
Text before table: Table 41. STM32G474E-EVAL I/O assignment 7 STM32G474E-EVAL I/O assignment UM2514 STM32G474E-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin name', '821PFQL', 'Double motor control\nSTM32G474E-EVAL', 'General-purpose features\nSTM32G474E-EVAL']
Detected pin name header: Pin name at position 0 in header_row_1
Pin name positions: [0]
Skipping position 0 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['eman niP', 'LQFP128', 'LAVE-E474G23MTS\nlortnoc rotom elbuoD', 'LAVE-E474G23MTS\nserutaef esoprup-lareneG']
Skipping position 0 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['PE2', '1', 'MC1|MC2_PFC_Sync_TIM3_CH1', 'Audio_SAI_MCLK_A || TRACECK']
Processing row: ['PE3', '2', 'MC1|MC2_PFC_Pwm_TIM3_CH2', 'Audio_SAI_SD_B || FMC_A19 ||\nTRACED0']
Processing row: ['PE4', '3', 'MC1_ICL-shut-out_GPIO', 'Audio_SAI_FS_A || FMC_A20 ||\nTRACED1']
Processing row: ['PE5', '4', 'MC1_Dissipative_brake_GPIO', 'TRACED2']
Processing row: ['PE6', '5', '-', 'TRACED3']
Processing row: ['VBAT', '6', '-', '-']
Processing row: ['PC13', '7', '-', 'WKUP2, RTC_TAMP1, RTC_TS,\nRTC_OUT1']
Processing row: ['PC14-\nOSC32_IN', '8', '-', 'OSC32_IN']
Processing row: ['PC15-\nOSC32_OUT', '9', '-', 'OSC32_OUT']
Processing row: ['PF3', '10', '-', 'FMC_A3']
Processing row: ['PF4', '11', '-', 'FMC_A4']
Processing row: ['VSS_1', '12', '-', '-']
Processing row: ['VDD_1', '13', '-', '-']
Processing row: ['PF5', '14', '-', 'FMC_A5']
Processing row: ['PF7', '15', 'MC2_Encoder_B_TIM5_CH2', 'FMC_A1']
Processing row: ['PF8', '16', 'MC2_Encoder Index_TIM5_CH3', 'uSD_CS']
Processing row: ['PF9', '17', '-', 'uSD-LCD_SPI2_SCK']
Processing row: ['PF10', '18', 'MC2_Dissipative_brake_GPIO', 'FMC_A0']
Processing row: ['PF0-OSC_IN', '19', '-', 'OSC_IN']
Processing row: ['PF1-\nOSC_OUT', '20', '-', 'OSC_OUT']
Processing row: ['PG10-NRST', '21', '-', 'NRST']
Processing row: ['PC0', '22', 'MC1_Cin+_ADC12_IN6', 'USBPD_Vsense_ADC12_IN6']
Processing row: ['PC1', '23', 'MC2_BUS_VOLTAGE_ADC12_IN7', 'QSPI_BK2_IO0']
Processing page 56
Processing table 1
Text before table: Table 41. STM32G474E-EVAL I/O assignment (continued) STM32G474E-EVAL I/O assignment UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin name', '821PFQL', 'Double motor control\nSTM32G474E-EVAL', 'General-purpose features\nSTM32G474E-EVAL']
Detected pin name header: Pin name at position 0 in header_row_1
Pin name positions: [0]
Skipping position 0 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['eman niP', 'LQFP128', 'LAVE-E474G23MTS\nlortnoc rotom elbuoD', 'LAVE-E474G23MTS\nserutaef esoprup-lareneG']
Skipping position 0 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['PC2', '24', 'MC1_Ain+_ADC12_IN8', 'QSPI_BK2_IO1']
Processing row: ['PC3', '25', 'MC1_Bin+_ADC12_IN9', 'QSPI_BK2_IO2']
Processing row: ['PF2', '26', '-', 'FMC_A2']
Processing row: ['PA0', '27', 'MC1_Encoder_A_TIM2_CH1', 'DIFF_ADC12_IN1 || MFX_IRQ_OUT']
Processing row: ['PA1', '28', 'MC1_OPAMP1_VINP', 'DIFF_ADC12_IN2']
Processing row: ['PA2', '29', 'MC1_OPAMP1_VOUT', 'QSPI_BK1_NCS']
Processing row: ['VSS_2', '30', '-', '-']
Processing row: ['VDD_2', '31', '-', '-']
Processing row: ['PA3', '32', 'MC1_OPAMP1_VINM/\n1_VINP', 'QSPI_CLK']
Processing row: ['PA4', '33', 'MC_DAC1_OUT1', 'DAC']
Processing row: ['PA5', '34', 'MC_DAC1_OUT2', 'USBPD_FRSTX']
Processing row: ['PA6', '35', 'MC1|MC2_OPAMP2_VOUT', 'QSPI_BK1_IO3']
Processing row: ['PA7', '36', 'MC1_OPAMP2_VINP', 'QSPI_BK1_IO2']
Processing row: ['PC4', '37', 'MC1_heatsink_temp_ADC2_IN5', 'QSPI_BK2_IO3']
Processing row: ['PC5', '38', 'MC1|MC2_OPAMP2_VINM', 'USBPD_Isense_ADC2_IN11']
Processing row: ['PB0', '39', 'MC2_OPAMP3_VINP', 'QSPI_BK1_IO1']
Processing row: ['PB1', '40', 'MC2_OPAMP3_VOUT', 'QSPI_BK1_IO0']
Processing row: ['PB2', '41', 'MC2_OPAMP3_VINM', 'USBPD_Discharge']
Processing row: ['VSSA', '42', '-', '-']
Processing row: ['VREF-', '[42]', '-', '-']
Processing row: ['VREF+', '43', '-', '-']
Processing row: ['VREF+', '44', '-', '-']
Processing row: ['VDDA', '45', '-', '-']
Processing row: ['VSS_3', '46', '-', '-']
Processing row: ['VDD_3', '47', '-', '-']
Processing row: ['PF11', '48', '-', 'LED3']
Processing row: ['PF12', '49', '-', 'FMC_A6']
Processing row: ['PF13', '50', '-', 'FMC_A7']
Processing row: ['PF14', '51', '-', 'FMC_A8']
Processing page 57
Processing table 1
Text before table: Table 41. STM32G474E-EVAL I/O assignment (continued) UM2514 STM32G474E-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin name', '821PFQL', 'Double motor control\nSTM32G474E-EVAL', 'General-purpose features\nSTM32G474E-EVAL']
Detected pin name header: Pin name at position 0 in header_row_1
Pin name positions: [0]
Skipping position 0 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['eman niP', 'LQFP128', 'LAVE-E474G23MTS\nlortnoc rotom elbuoD', 'LAVE-E474G23MTS\nserutaef esoprup-lareneG']
Skipping position 0 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['PF15', '52', '-', 'FMC_A9']
Processing row: ['PE7', '53', 'MC2_heatsink_temp_ADC3_IN4', 'FMC_D4']
Processing row: ['PE8', '54', 'MC1_PWM_TIM1_CH1N', 'FMC_D5']
Processing row: ['PE9', '55', 'MC1_PWM_TIM1_CH1', 'FMC_D6']
Processing row: ['PE10', '56', 'MC1_PWM_TIM1_CH2N', 'FMC_D7']
Processing row: ['PE11', '57', 'MC1_PWM_TIM1_CH2', 'FMC_D8']
Processing row: ['PE12', '58', 'MC1_PWM_TIM1_CH3N', 'FMC_D9']
Processing row: ['PE13', '59', 'MC1_PWM_TIM1_CH3', 'FMC_D10']
Processing row: ['PE14', '60', 'MC1_BUS_VOLTAGE_ADC4_IN1', 'FMC_D11']
Processing row: ['PE15', '61', 'MC1_PWM_TIM1_BKIN', 'FMC_D12']
Processing row: ['PB10', '62', 'MC1|MC2_OPAMP4_VINM', 'OPAMP4_VINM']
Processing row: ['VSS_4', '63', '-', '-']
Processing row: ['VDD_4', '64', '-', '-']
Processing row: ['PB11', '65', 'MC1|MC2_OPAMP4_VINP', 'OPAMP4_VINP || COMP6_INP ||\nBK_sense']
Processing row: ['PB12', '66', 'MC1|MC2_OPAMP4_VOUT', 'OPAMP4_VOUT']
Processing row: ['PB13', '67', 'MC2_OPAM4_VINP', 'CAN2_TX']
Processing row: ['PB14', '68', '-', 'uSD-LCD_SPI2_MISO']
Processing row: ['PB15', '69', '-', 'uSD-LCD_SPI2_MOSI']
Processing row: ['PD8', '70', 'MC1|MC2_PFC-inductor-current_ADC4_IN12/5\n_IN12', 'FMC_D13']
Processing row: ['PD9', '71', 'MC1|MC2_PFC_VAC_ADC4_IN13/5_IN13', 'FMC_D14']
Processing row: ['PD10', '72', 'MC2_Cin+_ADC345_IN7', 'FMC_D15']
Processing row: ['PD11', '73', 'MC2_Encoder Index_TIM5_ETR', 'FMC_A16']
Processing row: ['PD12', '74', 'MC2_Bin+_ADC345_IN9', 'FMC_A17']
Processing row: ['PD13', '75', 'MC2_Ain+_ADC345_IN10', 'FMC_A18']
Processing row: ['PD14', '76', 'MC1|MC2_OPAMP2_VINP', 'FMC_D0']
Processing row: ['PD15', '77', 'MC2_ICL-shut-out_GPIO', 'FMC_D1']
Processing row: ['VSS_5', '78', '-', '-']
Processing row: ['VDD_5', '79', '-', '-']
Processing page 58
Processing table 1
Text before table: Table 41. STM32G474E-EVAL I/O assignment (continued) STM32G474E-EVAL I/O assignment UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin name', '821PFQL', 'Double motor control\nSTM32G474E-EVAL', 'General-purpose features\nSTM32G474E-EVAL']
Detected pin name header: Pin name at position 0 in header_row_1
Pin name positions: [0]
Skipping position 0 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['eman niP', 'LQFP128', 'LAVE-E474G23MTS\nlortnoc rotom elbuoD', 'LAVE-E474G23MTS\nserutaef esoprup-lareneG']
Skipping position 0 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['PC6', '80', 'MC2_PWM_TIM8_CH1', 'COMP6_OUT']
Processing row: ['PC7', '81', 'MC2_PWM_TIM8_CH2', 'MFX_WAKEUP']
Processing row: ['PG0', '82', '-', 'FMC_A10']
Processing row: ['PG1', '83', '-', 'FMC_A11']
Processing row: ['PG2', '84', '-', 'FMC_A12']
Processing row: ['PG3', '85', '-', 'FMC_A13']
Processing row: ['PG4', '86', '-', 'FMC_A14']
Processing row: ['PC8', '87', 'MC2_PWM_TIM8_CH3', 'BK_Driver_TIM3_CH3']
Processing row: ['PC9', '88', '-', 'LCD_CS']
Processing row: ['PA8', '89', '-', 'Audio_SAI_SCK_A']
Processing row: ['PA9', '90', '-', 'USBPD_DBCC1 || USART1_TX']
Processing row: ['PA10', '91', '-', 'USBPD_DBCC2 || USART1_RX']
Processing row: ['PA11', '92', '-', 'USB_DM']
Processing row: ['PA12', '93', '-', 'USB_DP']
Processing row: ['VSS_6', '94', '-', '-']
Processing row: ['VDD_6', '95', '-', '-']
Processing row: ['PA13', '96', '-', 'SWDIO-JTMS']
Processing row: ['PF6', '97', 'MC2_Encoder A_TIM5_CH1', 'Audio_INT']
Processing row: ['PA14', '98', '-', 'SWCLK-JTCK']
Processing row: ['PA15', '99', 'MC1_Encoder_Index_TIM2_ETR', 'JTDI']
Processing row: ['PC10', '100', 'MC2_PWM_TIM8_CH1N', 'SmartCard_IO_USART3_TX']
Processing row: ['PC11', '101', 'MC2_PWM_TIM8_CH2N', 'USBPD_Source_EN']
Processing row: ['PC12', '102', 'MC2_PWM_TIM8_CH3N', 'SmartCard_CLK_USART3_CK ||\nUSBPD_FRSTX']
Processing row: ['PG5', '103', '-', 'FMC_A15']
Processing row: ['PG6', '104', '-', 'I2C3_SMBA']
Processing row: ['PG7', '105', '-', 'I2C3_SCL']
Processing row: ['PG8', '106', '-', 'I2C3_SDA']
Processing row: ['PG9', '107', '-', 'LED1']
Processing row: ['PD0', '108', '-', 'FMC_D2']
Processing page 59
Processing table 1
Text before table: Table 41. STM32G474E-EVAL I/O assignment (continued) UM2514 STM32G474E-EVAL I/O assignment
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Pin name', '821PFQL', 'Double motor control\nSTM32G474E-EVAL', 'General-purpose features\nSTM32G474E-EVAL']
Detected pin name header: Pin name at position 0 in header_row_1
Pin name positions: [0]
Skipping position 0 in header_row_1 because it is a pin name position.
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['eman niP', 'LQFP128', 'LAVE-E474G23MTS\nlortnoc rotom elbuoD', 'LAVE-E474G23MTS\nserutaef esoprup-lareneG']
Skipping position 0 in header_row_1 because it is a pin name position.
Connector mapping: {}
Processing row: ['PD1', '109', '-', 'FMC_D3']
Processing row: ['VSS_7', '110', '-', '-']
Processing row: ['VDD_7', '111', '-', '-']
Processing row: ['PD2', '112', 'MC1|MC2_PFC_Shunt-Down_TIM3_ETR', 'RS485_DIR']
Processing row: ['PD3', '113', '-', 'QSPI_BK2_NCS']
Processing row: ['PD4', '114', 'MC1_Encoder_B_TIM2_CH2', 'FMC_NOE']
Processing row: ['PD5', '115', '-', 'FMC_NWE']
Processing row: ['PD6', '116', '-', 'Audio_SAI_SD_A']
Processing row: ['PD7', '117', 'MC1_Encoder_Index_TIM2_CH3', 'FMC_NE1']
Processing row: ['PB3', '118', '-', 'JTDO-TRACESWO']
Processing row: ['PB4', '119', '-', 'USBPD_CC2 || JTRST']
Processing row: ['PB5', '120', '-', 'CAN2_RX']
Processing row: ['PB6', '121', '-', 'USBPD_CC1']
Processing row: ['PB7', '122', 'MC2_STOP_TIM8_BKIN', 'USBPD_VCONN_EN2']
Processing row: ['PB8-BOOT0', '123', '-', 'CAN1_RX || BOOT0']
Processing row: ['PB9', '124', '-', 'CAN1_TX']
Processing row: ['PE0', '125', '-', 'FMC_NBL0']
Processing row: ['PE1', '126', '-', 'FMC_NBL1']
Processing row: ['VSS_8', '127', '-', '-']
Processing row: ['VDD_8', '128', '-', '-']
Processing page 60
Processing table 1
Text before table: Example: PCB. Second sticker: board reference with revision and serial number, available on each • Product identification Product order code Example: main board featuring the target device. First sticker: product order code and product identification, generally placed on the • The stickers located on the top or bottom side of all PCBs provide product information: 8.1 Product marking STM32G484E-EVAL board information 8 STM32G474E-EVAL, STM32G474E-EVAL1, and STM32G474E-EVAL, STM32G474E-EVAL1, and STM32G484E-EVAL board information UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['MBxxxx-Variant-yzz\nsyywwxxxxx', '']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['xxxxxwwyys\nzzy-tnairaV-xxxxBM', '']
Connector mapping: {}
Processing page 61
Processing table 1
Text before table: Table 42. Product history STM32G484E-EVAL product history STM32G474E-EVAL, 8.2 STM32G474E-EVAL1, and UM2514 STM32G474E-EVAL, STM32G474E-EVAL1, and STM32G484E-EVAL board information
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Order\ncode', 'Product\nidentification', 'Product details', 'Product change\ndescription', 'Product limitations']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['edoc\nredrO', 'noitacifitnedi\ntcudorP', 'sliated tcudorP', 'noitpircsed\negnahc tcudorP', 'snoitatimil tcudorP']
Connector mapping: {}
Processing row: ['LAVE-E474G23MTS', 'VAG474E$AT1', 'MCU:\n– STM32G474QET6\nsilicon revision ‘Z’', 'Initial revision', 'No limitation']
Processing row: ['LAVE-E474G23MTS', 'VAG474E$AT1', 'MCU errata sheet:\n– STM32G471xx/473xx/47\n4xx/483xx/484xx device\nerrata (ES0430)', 'Initial revision', 'No limitation']
Processing row: ['LAVE-E474G23MTS', 'VAG474E$AT1', 'Boards:\n– MB1397-G474E-B04\n(Main board)\n– MB895-C03\n(LCD daughterboard)', 'Initial revision', 'No limitation']
Processing row: ['LAVE-E474G23MTS', 'VAG474E$AT2', 'MCU:\n– STM32G474QET6\nsilicon revision ‘Y’', 'Main board revision\nchanged', 'No limitation']
Processing row: ['LAVE-E474G23MTS', 'VAG474E$AT2', 'MCU errata sheet:\n– STM32G471xx/473xx/47\n4xx/483xx/484xx device\nerrata (ES0430)', 'Main board revision\nchanged', 'No limitation']
Processing row: ['LAVE-E474G23MTS', 'VAG474E$AT2', 'Boards:\n– MB1397-G474E-B05\n(Main board)\n– MB895-C03\n(LCD daughterboard)', 'Main board revision\nchanged', 'No limitation']
Processing page 62
Processing table 1
Text before table: Table 42. Product history (continued) STM32G474E-EVAL, STM32G474E-EVAL1, and STM32G484E-EVAL board information UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Order\ncode', 'Product\nidentification', 'Product details', 'Product change\ndescription', 'Product limitations']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['edoc\nredrO', 'noitacifitnedi\ntcudorP', 'sliated tcudorP', 'noitpircsed\negnahc tcudorP', 'snoitatimil tcudorP']
Connector mapping: {}
Processing row: ['1LAVE-E474G23MTS', 'VAG474E1$AT1', 'MCU:\n– STM32G474QET6\nsilicon revision ‘Z’', 'Initial revision', 'No limitation']
Processing row: ['1LAVE-E474G23MTS', 'VAG474E1$AT1', 'MCU errata sheet:\n– STM32G471xx/473xx/47\n4xx/483xx/484xx device\nerrata (ES0430)', 'Initial revision', 'No limitation']
Processing row: ['1LAVE-E474G23MTS', 'VAG474E1$AT1', 'Boards:\n– MB1397-G474EMC-B04\n(Main board)\n– MB895-C03\n(LCD daughterboard)', 'Initial revision', 'No limitation']
Processing row: ['1LAVE-E474G23MTS', 'VAG474E1$AT2', 'MCU:\n– STM32G474QET6\nsilicon revision ‘Y’', 'Main board revision\nchanged', 'No limitation']
Processing row: ['1LAVE-E474G23MTS', 'VAG474E1$AT2', 'MCU errata sheet:\n– STM32G471xx/473xx/47\n4xx/483xx/484xx device\nerrata (ES0430)', 'Main board revision\nchanged', 'No limitation']
Processing row: ['1LAVE-E474G23MTS', 'VAG474E1$AT2', 'Boards:\n– MB1397-G474EMC-B05\n(Main board)\n– MB895-C03\n(LCD daughterboard)', 'Main board revision\nchanged', 'No limitation']
Processing row: ['1LAVE-E474G23MTS', 'VA32G474E1$AT3', 'MCU:\n– STM32G474QET6\nsilicon revision ‘X’', 'Changed revision of\nboards', 'No limitation']
Processing row: ['1LAVE-E474G23MTS', 'VA32G474E1$AT3', 'MCU errata sheet:\n– STM32G471xx/473xx/47\n4xx/483xx/484xx device\nerrata (ES0430)', 'Changed revision of\nboards', 'No limitation']
Processing row: ['1LAVE-E474G23MTS', 'VA32G474E1$AT3', 'Boards:\n– MB1397-G474EMC-B06\n(Main board)\n– MB895-S-C04\n(LCD daughterboard)', 'Changed revision of\nboards', 'No limitation']
Processing page 63
Processing table 1
Text before table: Table 42. Product history (continued) UM2514 STM32G474E-EVAL, STM32G474E-EVAL1, and STM32G484E-EVAL board information
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Order\ncode', 'Product\nidentification', 'Product details', 'Product change\ndescription', 'Product limitations']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['edoc\nredrO', 'noitacifitnedi\ntcudorP', 'sliated tcudorP', 'noitpircsed\negnahc tcudorP', 'snoitatimil tcudorP']
Connector mapping: {}
Processing row: ['LAVE-E484G23MTS', 'VAG484E$AT1', 'MCU:\n– STM32G484QET6\nsilicon revision ‘Z’', 'Initial revision', 'No limitation']
Processing row: ['LAVE-E484G23MTS', 'VAG484E$AT1', 'MCU errata sheet:\n– STM32G471xx/473xx/47\n4xx/483xx/484xx device\nerrata (ES0430)', 'Initial revision', 'No limitation']
Processing row: ['LAVE-E484G23MTS', 'VAG484E$AT1', 'Boards:\n– MB1397-G484E-B04\n(Main board)\n– MB895-C03\n(LCD daughterboard)', 'Initial revision', 'No limitation']
Processing row: ['LAVE-E484G23MTS', 'VAG484E$AT2', 'MCU:\n– STM32G484QET6\nsilicon revision ‘Y’', 'Main board revision\nchanged', 'No limitation']
Processing row: ['LAVE-E484G23MTS', 'VAG484E$AT2', 'MCU errata sheet:\n– STM32G471xx/473xx/47\n4xx/483xx/484xx device\nerrata (ES0430)', 'Main board revision\nchanged', 'No limitation']
Processing row: ['LAVE-E484G23MTS', 'VAG484E$AT2', 'Boards:\n– MB1397-G484E-B05\n(Main board)\n– MB895-C03\n(LCD daughterboard)', 'Main board revision\nchanged', 'No limitation']
Processing page 64
Processing table 1
Text before table: Table 43. Board revision history 8.3 Board revision history STM32G474E-EVAL, STM32G474E-EVAL1, and STM32G484E-EVAL board information UM2514
Defined connector GENERAL1 as no connectors in EVAL table name
No connectors found in normal orientation. Reversing text in headers.
Processing vertical table...
Header row 1: ['Board reference', 'Board variant and\nrevision', 'Board change description', 'Board limitations']
Pin name positions: []
No connectors found in normal orientation. Reversing text in headers.
Reversed Header row 1: ['ecnerefer draoB', 'noisiver\ndna tnairav draoB', 'noitpircsed egnahc draoB', 'snoitatimil draoB']
Connector mapping: {}
Processing row: ['MB1397\n(Main board)', 'G474E-B04\nG474EMC-B04\nG484E-B04', 'Initial revision', 'No limitation']
Processing row: ['MB1397\n(Main board)', 'G474E-B05\nG474EMC-B05\nG484E-B05', 'Revision B05 of the MB1397\nboard has an updated listing:\n– STT4P3LLH6 (EOL\nSTTPUH7) T2-T8 replaced\nby PMN30XP\n– SB86 and SB90 ON, L8 and\nL9 OFF\n– C166 modified to 1 μF', 'No limitation']
Processing row: ['MB1397\n(Main board)', 'G474EMC-B06', 'Several parts references\nupdated due to obsolescence,\nincluding passive components\nand memory\nMT25QL512ABA8ESF-0SIT\nto\nMT25QL512ABB8ESF-0SIT,\nwithout functional impact.\nRefer to the bill of materials\nfor further details.', 'No limitation']
Processing row: ['MB895\n(LCD daughterboard)', 'C03', 'Initial revision', 'No limitation']
Processing row: ['MB895\n(LCD daughterboard)', 'C04', 'Several parts references\nupdated due to obsolescence,\nincluding passive components\nand connector, without\nfunctional impact. Refer to the\nbill of materials for further\ndetails.', 'No limitation']
Processing page 65
Processing page 66
Processing page 67
Processing table 1
Text before table: Table 44. Document revision history Revision history UM2514 Revision history
Table ignored due to presence of 'Revision', 'Date', or 'Changes' in the header: ['Date', 'Revision', 'Changes']
Processing page 68
Connector pin mappings before ensuring all pins: {'JP10': {}, 'Pin': {}, 'JP15': {}, 'JP14': {}, 'CN1': {1: 'PG8', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PG7', 7: '// Pin not routed', 4: '// Pin not routed', 8: '// Pin not routed'}, 'CN2': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: '// Pin not routed', 25: '// Pin not routed', 26: '// Pin not routed', 27: '// Pin not routed', 28: '// Pin not routed', 29: '// Pin not routed', 30: '// Pin not routed', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: '// Pin not routed', 25: '// Pin not routed', 26: '// Pin not routed', 27: '// Pin not routed', 28: '// Pin not routed', 29: '// Pin not routed', 30: '// Pin not routed', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed'}, 'CN3': {1: '// Pin not routed'}, 'CN9': {1: '// Pin not routed', 2: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 2: '// Pin not routed'}, 'CN26': {4: '// Pin not routed', 6: '// Pin not routed', 1: '// Pin not routed', 2: '// Pin not routed', 5: '// Pin not routed'}, 'CN28': {1: '// Pin not routed', 6: '// Pin not routed', 2: 'PF8', 7: 'PV14', 3: 'PB15', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: 'PF9', 10: '// Pin not routed'}, 'GENERAL1': {1: '// Pin not routed', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: '// Pin not routed', 7: '// Pin not routed', 4: '// Pin not routed', 8: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed'}}
Added missing pin 3 to connector CN26 with '// Pin not routed'.
Added missing pin 9 to connector GENERAL1 with '// Pin not routed'.
Added missing pin 10 to connector GENERAL1 with '// Pin not routed'.
Added missing pin 11 to connector GENERAL1 with '// Pin not routed'.
Added missing pin 12 to connector GENERAL1 with '// Pin not routed'.
Added missing pin 13 to connector GENERAL1 with '// Pin not routed'.
Added missing pin 14 to connector GENERAL1 with '// Pin not routed'.
Added missing pin 15 to connector GENERAL1 with '// Pin not routed'.
Added missing pin 16 to connector GENERAL1 with '// Pin not routed'.
Connector pin mappings after ensuring all pins: {'JP10': {}, 'Pin': {}, 'JP15': {}, 'JP14': {}, 'CN1': {1: 'PG8', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PG7', 7: '// Pin not routed', 4: '// Pin not routed', 8: '// Pin not routed'}, 'CN2': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: '// Pin not routed', 25: '// Pin not routed', 26: '// Pin not routed', 27: '// Pin not routed', 28: '// Pin not routed', 29: '// Pin not routed', 30: '// Pin not routed', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed'}, 'CN4': {1: '// Pin not routed', 2: '// Pin not routed', 3: '// Pin not routed', 4: '// Pin not routed', 5: '// Pin not routed', 6: '// Pin not routed', 7: '// Pin not routed', 8: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 19: '// Pin not routed', 20: '// Pin not routed', 21: '// Pin not routed', 22: '// Pin not routed', 23: '// Pin not routed', 24: '// Pin not routed', 25: '// Pin not routed', 26: '// Pin not routed', 27: '// Pin not routed', 28: '// Pin not routed', 29: '// Pin not routed', 30: '// Pin not routed', 31: '// Pin not routed', 32: '// Pin not routed', 33: '// Pin not routed', 34: '// Pin not routed'}, 'CN3': {1: '// Pin not routed'}, 'CN9': {1: '// Pin not routed', 2: '// Pin not routed'}, 'CN12': {1: '// Pin not routed', 2: '// Pin not routed'}, 'CN26': {4: '// Pin not routed', 6: '// Pin not routed', 1: '// Pin not routed', 2: '// Pin not routed', 5: '// Pin not routed', 3: '// Pin not routed'}, 'CN28': {1: '// Pin not routed', 6: '// Pin not routed', 2: 'PF8', 7: 'PV14', 3: 'PB15', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: 'PF9', 10: '// Pin not routed'}, 'GENERAL1': {1: '// Pin not routed', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: '// Pin not routed', 7: '// Pin not routed', 4: '// Pin not routed', 8: '// Pin not routed', 17: '// Pin not routed', 18: '// Pin not routed', 9: '// Pin not routed', 10: '// Pin not routed', 11: '// Pin not routed', 12: '// Pin not routed', 13: '// Pin not routed', 14: '// Pin not routed', 15: '// Pin not routed', 16: '// Pin not routed'}}
Excluding connector JP10 as all pins are '// Pin not routed'
Excluding connector Pin as all pins are '// Pin not routed'
Excluding connector JP15 as all pins are '// Pin not routed'
Excluding connector JP14 as all pins are '// Pin not routed'
Excluding connector CN2 as all pins are '// Pin not routed'
Excluding connector CN4 as all pins are '// Pin not routed'
Excluding connector CN3 as all pins are '// Pin not routed'
Excluding connector CN9 as all pins are '// Pin not routed'
Excluding connector CN12 as all pins are '// Pin not routed'
Excluding connector CN26 as all pins are '// Pin not routed'
Excluding connector GENERAL1 as all pins are '// Pin not routed'
Connector pin mappings after filtering: {'CN1': {1: 'PG8', 5: '// Pin not routed', 2: '// Pin not routed', 6: '// Pin not routed', 3: 'PG7', 7: '// Pin not routed', 4: '// Pin not routed', 8: '// Pin not routed'}, 'CN28': {1: '// Pin not routed', 6: '// Pin not routed', 2: 'PF8', 7: 'PV14', 3: 'PB15', 8: '// Pin not routed', 4: '// Pin not routed', 9: '// Pin not routed', 5: 'PF9', 10: '// Pin not routed'}}
