$date
	Mon Sep 01 23:16:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adders_tb $end
$var wire 1 ! sum_half $end
$var wire 1 " sum_full $end
$var wire 1 # carry_half $end
$var wire 1 $ carry_full $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' cin $end
$scope module FA $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ carry $end
$var wire 1 ' cin $end
$var wire 1 " sum $end
$var wire 1 ( s1 $end
$var wire 1 ) c2 $end
$var wire 1 * c1 $end
$scope module ha1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 * carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 ( a $end
$var wire 1 ' b $end
$var wire 1 ) carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$scope module HA $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 # carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1"
1'
#20000
1(
1!
0'
1&
#30000
1$
0"
1)
1'
#40000
0$
1"
0)
0'
0&
1%
#50000
1$
0"
1)
1'
#60000
0)
0(
1*
0!
1#
0'
1&
#70000
1"
1'
#80000
