<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/ring-0.17.14/src/cpu/intel.rs`."><title>intel.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="ring" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../../static.files/storage-3a5871a4.js"></script><script defer src="../../../static.files/src-script-b8d3f215.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">ring/cpu/</div>intel.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="comment">// Copyright 2016-2021 Brian Smith.
<a href=#2 id=2 data-nosnippet>2</a>//
<a href=#3 id=3 data-nosnippet>3</a>// Permission to use, copy, modify, and/or distribute this software for any
<a href=#4 id=4 data-nosnippet>4</a>// purpose with or without fee is hereby granted, provided that the above
<a href=#5 id=5 data-nosnippet>5</a>// copyright notice and this permission notice appear in all copies.
<a href=#6 id=6 data-nosnippet>6</a>//
<a href=#7 id=7 data-nosnippet>7</a>// THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
<a href=#8 id=8 data-nosnippet>8</a>// WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
<a href=#9 id=9 data-nosnippet>9</a>// MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
<a href=#10 id=10 data-nosnippet>10</a>// SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
<a href=#11 id=11 data-nosnippet>11</a>// WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
<a href=#12 id=12 data-nosnippet>12</a>// OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
<a href=#13 id=13 data-nosnippet>13</a>// CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
<a href=#14 id=14 data-nosnippet>14</a>
<a href=#15 id=15 data-nosnippet>15</a></span><span class="kw">use </span>cfg_if::cfg_if;
<a href=#16 id=16 data-nosnippet>16</a>
<a href=#17 id=17 data-nosnippet>17</a><span class="kw">mod </span>abi_assumptions {
<a href=#18 id=18 data-nosnippet>18</a>    <span class="kw">use </span>core::mem::size_of;
<a href=#19 id=19 data-nosnippet>19</a>
<a href=#20 id=20 data-nosnippet>20</a>    <span class="comment">// TOOD: Support targets that do not have SSE and SSE2 enabled, such as
<a href=#21 id=21 data-nosnippet>21</a>    // x86_64-unknown-linux-none. See
<a href=#22 id=22 data-nosnippet>22</a>    // https://github.com/briansmith/ring/issues/1793#issuecomment-1793243725,
<a href=#23 id=23 data-nosnippet>23</a>    // https://github.com/briansmith/ring/issues/1832,
<a href=#24 id=24 data-nosnippet>24</a>    // https://github.com/briansmith/ring/issues/1833.
<a href=#25 id=25 data-nosnippet>25</a>    </span><span class="kw">const </span>_ASSUMES_SSE2: () =
<a href=#26 id=26 data-nosnippet>26</a>        <span class="macro">assert!</span>(<span class="macro">cfg!</span>(target_feature = <span class="string">"sse"</span>) &amp;&amp; <span class="macro">cfg!</span>(target_feature = <span class="string">"sse2"</span>));
<a href=#27 id=27 data-nosnippet>27</a>
<a href=#28 id=28 data-nosnippet>28</a>    <span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#29 id=29 data-nosnippet>29</a>    </span><span class="kw">const </span>_ASSUMED_POINTER_SIZE: usize = <span class="number">8</span>;
<a href=#30 id=30 data-nosnippet>30</a>    <span class="attr">#[cfg(target_arch = <span class="string">"x86"</span>)]
<a href=#31 id=31 data-nosnippet>31</a>    </span><span class="kw">const </span>_ASSUMED_POINTER_SIZE: usize = <span class="number">4</span>;
<a href=#32 id=32 data-nosnippet>32</a>    <span class="kw">const </span>_ASSUMED_USIZE_SIZE: () = <span class="macro">assert!</span>(size_of::&lt;usize&gt;() == _ASSUMED_POINTER_SIZE);
<a href=#33 id=33 data-nosnippet>33</a>    <span class="kw">const </span>_ASSUMED_REF_SIZE: () = <span class="macro">assert!</span>(size_of::&lt;<span class="kw-2">&amp;</span><span class="lifetime">'static </span>u8&gt;() == _ASSUMED_POINTER_SIZE);
<a href=#34 id=34 data-nosnippet>34</a>
<a href=#35 id=35 data-nosnippet>35</a>    <span class="kw">const </span>_ASSUMED_ENDIANNESS: () = <span class="macro">assert!</span>(<span class="macro">cfg!</span>(target_endian = <span class="string">"little"</span>));
<a href=#36 id=36 data-nosnippet>36</a>}
<a href=#37 id=37 data-nosnippet>37</a>
<a href=#38 id=38 data-nosnippet>38</a><span class="kw">pub</span>(<span class="kw">super</span>) <span class="kw">mod </span>featureflags {
<a href=#39 id=39 data-nosnippet>39</a>    <span class="kw">use </span><span class="kw">super</span>::<span class="kw">super</span>::CAPS_STATIC;
<a href=#40 id=40 data-nosnippet>40</a>    <span class="kw">use crate</span>::{
<a href=#41 id=41 data-nosnippet>41</a>        cpu,
<a href=#42 id=42 data-nosnippet>42</a>        polyfill::{once_cell::race, usize_from_u32},
<a href=#43 id=43 data-nosnippet>43</a>    };
<a href=#44 id=44 data-nosnippet>44</a>    <span class="kw">use </span>core::num::NonZeroUsize;
<a href=#45 id=45 data-nosnippet>45</a>
<a href=#46 id=46 data-nosnippet>46</a>    <span class="kw">pub</span>(<span class="kw">in </span><span class="kw">super</span>::<span class="kw">super</span>) <span class="kw">fn </span>get_or_init() -&gt; cpu::Features {
<a href=#47 id=47 data-nosnippet>47</a>        <span class="comment">// SAFETY: `OPENSSL_cpuid_setup` must be called only in
<a href=#48 id=48 data-nosnippet>48</a>        // `INIT.call_once()` below.
<a href=#49 id=49 data-nosnippet>49</a>        </span><span class="macro">prefixed_extern!</span> {
<a href=#50 id=50 data-nosnippet>50</a>            <span class="kw">fn </span>OPENSSL_cpuid_setup(out: <span class="kw-2">&amp;mut </span>[u32; <span class="number">4</span>]);
<a href=#51 id=51 data-nosnippet>51</a>        }
<a href=#52 id=52 data-nosnippet>52</a>
<a href=#53 id=53 data-nosnippet>53</a>        <span class="kw">let _</span>: NonZeroUsize = FEATURES.get_or_init(|| {
<a href=#54 id=54 data-nosnippet>54</a>            <span class="kw">let </span><span class="kw-2">mut </span>cpuid = [<span class="number">0</span>; <span class="number">4</span>];
<a href=#55 id=55 data-nosnippet>55</a>            <span class="comment">// SAFETY: We assume that it is safe to execute CPUID and XGETBV.
<a href=#56 id=56 data-nosnippet>56</a>            </span><span class="kw">unsafe </span>{
<a href=#57 id=57 data-nosnippet>57</a>                OPENSSL_cpuid_setup(<span class="kw-2">&amp;mut </span>cpuid);
<a href=#58 id=58 data-nosnippet>58</a>            }
<a href=#59 id=59 data-nosnippet>59</a>            <span class="kw">let </span>detected = <span class="kw">super</span>::cpuid_to_caps_and_set_c_flags(<span class="kw-2">&amp;</span>cpuid);
<a href=#60 id=60 data-nosnippet>60</a>            <span class="kw">let </span>merged = CAPS_STATIC | detected;
<a href=#61 id=61 data-nosnippet>61</a>
<a href=#62 id=62 data-nosnippet>62</a>            <span class="kw">let </span>merged = usize_from_u32(merged) | (<span class="number">1 </span>&lt;&lt; (<span class="kw">super</span>::Shift::Initialized <span class="kw">as </span>u32));
<a href=#63 id=63 data-nosnippet>63</a>            NonZeroUsize::new(merged).unwrap() <span class="comment">// Can't fail because we just set a bit.
<a href=#64 id=64 data-nosnippet>64</a>        </span>});
<a href=#65 id=65 data-nosnippet>65</a>
<a href=#66 id=66 data-nosnippet>66</a>        <span class="comment">// SAFETY: We initialized the CPU features as required.
<a href=#67 id=67 data-nosnippet>67</a>        // `INIT.call_once` has `happens-before` semantics.
<a href=#68 id=68 data-nosnippet>68</a>        </span><span class="kw">unsafe </span>{ cpu::Features::new_after_feature_flags_written_and_synced_unchecked() }
<a href=#69 id=69 data-nosnippet>69</a>    }
<a href=#70 id=70 data-nosnippet>70</a>
<a href=#71 id=71 data-nosnippet>71</a>    <span class="kw">pub</span>(<span class="kw">in </span><span class="kw">super</span>::<span class="kw">super</span>) <span class="kw">fn </span>get(_cpu_features: cpu::Features) -&gt; u32 {
<a href=#72 id=72 data-nosnippet>72</a>        <span class="comment">// SAFETY: Since only `get_or_init()` could have created
<a href=#73 id=73 data-nosnippet>73</a>        // `_cpu_features`, and it only does so after `FEATURES.get_or_init()`,
<a href=#74 id=74 data-nosnippet>74</a>        // we know we are reading from `FEATURES` after initializing it.
<a href=#75 id=75 data-nosnippet>75</a>        //
<a href=#76 id=76 data-nosnippet>76</a>        // Also, 0 means "no features detected" to users, which is designed to
<a href=#77 id=77 data-nosnippet>77</a>        // be a safe configuration.
<a href=#78 id=78 data-nosnippet>78</a>        </span><span class="kw">let </span>features = FEATURES.get().map(NonZeroUsize::get).unwrap_or(<span class="number">0</span>);
<a href=#79 id=79 data-nosnippet>79</a>
<a href=#80 id=80 data-nosnippet>80</a>        <span class="comment">// The truncation is lossless, as we set the value with a u32.
<a href=#81 id=81 data-nosnippet>81</a>        </span><span class="attr">#[allow(clippy::cast_possible_truncation)]
<a href=#82 id=82 data-nosnippet>82</a>        </span><span class="kw">let </span>features = features <span class="kw">as </span>u32;
<a href=#83 id=83 data-nosnippet>83</a>
<a href=#84 id=84 data-nosnippet>84</a>        features
<a href=#85 id=85 data-nosnippet>85</a>    }
<a href=#86 id=86 data-nosnippet>86</a>
<a href=#87 id=87 data-nosnippet>87</a>    <span class="kw">static </span>FEATURES: race::OnceNonZeroUsize = race::OnceNonZeroUsize::new();
<a href=#88 id=88 data-nosnippet>88</a>
<a href=#89 id=89 data-nosnippet>89</a>    <span class="attr">#[cfg(target_arch = <span class="string">"x86"</span>)]
<a href=#90 id=90 data-nosnippet>90</a>    #[rustfmt::skip]
<a href=#91 id=91 data-nosnippet>91</a>    </span><span class="kw">pub const </span>STATIC_DETECTED: u32 = <span class="number">0
<a href=#92 id=92 data-nosnippet>92</a>        </span>| (<span class="kw">if </span><span class="macro">cfg!</span>(target_feature = <span class="string">"sse2"</span>) { <span class="kw">super</span>::Sse2::mask() } <span class="kw">else </span>{ <span class="number">0 </span>})
<a href=#93 id=93 data-nosnippet>93</a>        ;
<a href=#94 id=94 data-nosnippet>94</a>
<a href=#95 id=95 data-nosnippet>95</a>    <span class="comment">// Limited to x86_64-v2 features.
<a href=#96 id=96 data-nosnippet>96</a>    // TODO: Add missing x86-64-v3 features if we find real-world use of x86-64-v3.
<a href=#97 id=97 data-nosnippet>97</a>    // TODO: Add all features we use.
<a href=#98 id=98 data-nosnippet>98</a>    </span><span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#99 id=99 data-nosnippet>99</a>    #[rustfmt::skip]
<a href=#100 id=100 data-nosnippet>100</a>    </span><span class="kw">pub const </span>STATIC_DETECTED: u32 = <span class="number">0
<a href=#101 id=101 data-nosnippet>101</a>        </span>| <span class="kw">if </span><span class="macro">cfg!</span>(target_feature = <span class="string">"sse4.1"</span>) { <span class="kw">super</span>::Sse41::mask() } <span class="kw">else </span>{ <span class="number">0 </span>}
<a href=#102 id=102 data-nosnippet>102</a>        | <span class="kw">if </span><span class="macro">cfg!</span>(target_feature = <span class="string">"ssse3"</span>) { <span class="kw">super</span>::Ssse3::mask() } <span class="kw">else </span>{ <span class="number">0 </span>}
<a href=#103 id=103 data-nosnippet>103</a>        ;
<a href=#104 id=104 data-nosnippet>104</a>
<a href=#105 id=105 data-nosnippet>105</a>    <span class="kw">pub const </span>FORCE_DYNAMIC_DETECTION: u32 = <span class="number">0</span>;
<a href=#106 id=106 data-nosnippet>106</a>}
<a href=#107 id=107 data-nosnippet>107</a>
<a href=#108 id=108 data-nosnippet>108</a><span class="kw">fn </span>cpuid_to_caps_and_set_c_flags(cpuid: <span class="kw-2">&amp;</span>[u32; <span class="number">4</span>]) -&gt; u32 {
<a href=#109 id=109 data-nosnippet>109</a>    <span class="comment">// "Intel" citations are for "Intel 64 and IA-32 Architectures Software
<a href=#110 id=110 data-nosnippet>110</a>    // Developer’s Manual", Combined Volumes, December 2024.
<a href=#111 id=111 data-nosnippet>111</a>    // "AMD" citations are for "AMD64 Technology AMD64 Architecture
<a href=#112 id=112 data-nosnippet>112</a>    // Programmer’s Manual, Volumes 1-5" Revision 4.08 April 2024.
<a href=#113 id=113 data-nosnippet>113</a>
<a href=#114 id=114 data-nosnippet>114</a>    // The `prefixed_extern!` uses below assume this
<a href=#115 id=115 data-nosnippet>115</a>    </span><span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#116 id=116 data-nosnippet>116</a>    </span><span class="kw">use </span>core::{mem::align_of, sync::atomic::AtomicU32};
<a href=#117 id=117 data-nosnippet>117</a>    <span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#118 id=118 data-nosnippet>118</a>    </span><span class="kw">const </span>_ATOMIC32_ALIGNMENT_EQUALS_U32_ALIGNMENT: () =
<a href=#119 id=119 data-nosnippet>119</a>        <span class="macro">assert!</span>(align_of::&lt;AtomicU32&gt;() == align_of::&lt;u32&gt;());
<a href=#120 id=120 data-nosnippet>120</a>
<a href=#121 id=121 data-nosnippet>121</a>    <span class="kw">fn </span>check(leaf: u32, bit: u32) -&gt; bool {
<a href=#122 id=122 data-nosnippet>122</a>        <span class="kw">let </span>shifted = <span class="number">1 </span>&lt;&lt; bit;
<a href=#123 id=123 data-nosnippet>123</a>        (leaf &amp; shifted) == shifted
<a href=#124 id=124 data-nosnippet>124</a>    }
<a href=#125 id=125 data-nosnippet>125</a>    <span class="kw">fn </span>set(out: <span class="kw-2">&amp;mut </span>u32, shift: Shift) {
<a href=#126 id=126 data-nosnippet>126</a>        <span class="kw">let </span>shifted = <span class="number">1 </span>&lt;&lt; (shift <span class="kw">as </span>u32);
<a href=#127 id=127 data-nosnippet>127</a>        <span class="macro">debug_assert_eq!</span>(<span class="kw-2">*</span>out &amp; shifted, <span class="number">0</span>);
<a href=#128 id=128 data-nosnippet>128</a>        <span class="kw-2">*</span>out |= shifted;
<a href=#129 id=129 data-nosnippet>129</a>        <span class="macro">debug_assert_eq!</span>(<span class="kw-2">*</span>out &amp; shifted, shifted);
<a href=#130 id=130 data-nosnippet>130</a>    }
<a href=#131 id=131 data-nosnippet>131</a>
<a href=#132 id=132 data-nosnippet>132</a>    <span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#133 id=133 data-nosnippet>133</a>    </span><span class="kw">let </span>is_intel = check(cpuid[<span class="number">0</span>], <span class="number">30</span>); <span class="comment">// Synthesized by `OPENSSL_cpuid_setup`
<a href=#134 id=134 data-nosnippet>134</a>
<a href=#135 id=135 data-nosnippet>135</a>    // CPUID leaf 1.
<a href=#136 id=136 data-nosnippet>136</a>    </span><span class="kw">let </span>leaf1_ecx = cpuid[<span class="number">1</span>];
<a href=#137 id=137 data-nosnippet>137</a>
<a href=#138 id=138 data-nosnippet>138</a>    <span class="comment">// Intel: "Structured Extended Feature Flags Enumeration Leaf"
<a href=#139 id=139 data-nosnippet>139</a>    </span><span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#140 id=140 data-nosnippet>140</a>    </span><span class="kw">let </span>(extended_features_ebx, extended_features_ecx) = (cpuid[<span class="number">2</span>], cpuid[<span class="number">3</span>]);
<a href=#141 id=141 data-nosnippet>141</a>
<a href=#142 id=142 data-nosnippet>142</a>    <span class="kw">let </span><span class="kw-2">mut </span>caps = <span class="number">0</span>;
<a href=#143 id=143 data-nosnippet>143</a>
<a href=#144 id=144 data-nosnippet>144</a>    <span class="comment">// AMD: "Collectively the SSE1, [...] are referred to as the legacy SSE
<a href=#145 id=145 data-nosnippet>145</a>    // instructions. All legacy SSE instructions support 128-bit vector
<a href=#146 id=146 data-nosnippet>146</a>    // operands."
<a href=#147 id=147 data-nosnippet>147</a>
<a href=#148 id=148 data-nosnippet>148</a>    // Intel: "11.6.2 Checking for Intel SSE and SSE2 Support"
<a href=#149 id=149 data-nosnippet>149</a>    // We have to assume the prerequisites for SSE/SSE2 are met since we're
<a href=#150 id=150 data-nosnippet>150</a>    // already almost definitely using SSE registers if these target features
<a href=#151 id=151 data-nosnippet>151</a>    // are enabled.
<a href=#152 id=152 data-nosnippet>152</a>    //
<a href=#153 id=153 data-nosnippet>153</a>    // These also seem to help ensure CMOV support; There doesn't seem to be
<a href=#154 id=154 data-nosnippet>154</a>    // a `cfg!(target_feature = "cmov")`. It is likely that removing these
<a href=#155 id=155 data-nosnippet>155</a>    // assertions will remove the requirement for CMOV. With our without
<a href=#156 id=156 data-nosnippet>156</a>    // CMOV, it is likely that some of our timing side channel prevention does
<a href=#157 id=157 data-nosnippet>157</a>    // not work. Presumably the people who delete these are verifying that it
<a href=#158 id=158 data-nosnippet>158</a>    // all works fine.
<a href=#159 id=159 data-nosnippet>159</a>    </span><span class="kw">const </span>_SSE_REQUIRED: () = <span class="macro">assert!</span>(<span class="macro">cfg!</span>(target_feature = <span class="string">"sse"</span>));
<a href=#160 id=160 data-nosnippet>160</a>    <span class="kw">const </span>_SSE2_REQUIRED: () = <span class="macro">assert!</span>(<span class="macro">cfg!</span>(target_feature = <span class="string">"sse2"</span>));
<a href=#161 id=161 data-nosnippet>161</a>
<a href=#162 id=162 data-nosnippet>162</a>    <span class="attr">#[cfg(all(target_arch = <span class="string">"x86"</span>, not(target_feature = <span class="string">"sse2"</span>)))]
<a href=#163 id=163 data-nosnippet>163</a>    </span>{
<a href=#164 id=164 data-nosnippet>164</a>        <span class="comment">// If somebody is trying to compile for an x86 target without SSE2
<a href=#165 id=165 data-nosnippet>165</a>        // and they deleted the `_SSE2_REQUIRED` const assertion above then
<a href=#166 id=166 data-nosnippet>166</a>        // they're probably trying to support a Linux/BSD/etc. distro that
<a href=#167 id=167 data-nosnippet>167</a>        // tries to support ancient x86 systems without SSE/SSE2. Try to
<a href=#168 id=168 data-nosnippet>168</a>        // reduce the harm caused, by implementing dynamic feature detection
<a href=#169 id=169 data-nosnippet>169</a>        // for them so that most systems will work like normal.
<a href=#170 id=170 data-nosnippet>170</a>        //
<a href=#171 id=171 data-nosnippet>171</a>        // Note that usually an x86-64 target with SSE2 disabled by default,
<a href=#172 id=172 data-nosnippet>172</a>        // usually `-none-` targets, will not support dynamically-detected use
<a href=#173 id=173 data-nosnippet>173</a>        // of SIMD registers via CPUID. A whole different mechanism is needed
<a href=#174 id=174 data-nosnippet>174</a>        // to support them. Same for i*86-*-none targets.
<a href=#175 id=175 data-nosnippet>175</a>        </span><span class="kw">let </span>leaf1_edx = cpuid[<span class="number">0</span>];
<a href=#176 id=176 data-nosnippet>176</a>        <span class="kw">let </span>sse1_available = check(leaf1_edx, <span class="number">25</span>);
<a href=#177 id=177 data-nosnippet>177</a>        <span class="kw">let </span>sse2_available = check(leaf1_edx, <span class="number">26</span>);
<a href=#178 id=178 data-nosnippet>178</a>        <span class="kw">if </span>sse1_available &amp;&amp; sse2_available {
<a href=#179 id=179 data-nosnippet>179</a>            set(<span class="kw-2">&amp;mut </span>caps, Shift::Sse2);
<a href=#180 id=180 data-nosnippet>180</a>        }
<a href=#181 id=181 data-nosnippet>181</a>    }
<a href=#182 id=182 data-nosnippet>182</a>
<a href=#183 id=183 data-nosnippet>183</a>    <span class="comment">// Sometimes people delete the `_SSE_REQUIRED`/`_SSE2_REQUIRED` const
<a href=#184 id=184 data-nosnippet>184</a>    // assertions in an attempt to support pre-SSE2 32-bit x86 systems. If they
<a href=#185 id=185 data-nosnippet>185</a>    // do, hopefully they won't delete these redundant assertions, so that
<a href=#186 id=186 data-nosnippet>186</a>    // x86_64 isn't affected.
<a href=#187 id=187 data-nosnippet>187</a>    </span><span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#188 id=188 data-nosnippet>188</a>    </span><span class="kw">const </span>_SSE2_REQUIRED_X86_64: () = <span class="macro">assert!</span>(<span class="macro">cfg!</span>(target_feature = <span class="string">"sse2"</span>));
<a href=#189 id=189 data-nosnippet>189</a>    <span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#190 id=190 data-nosnippet>190</a>    </span><span class="kw">const </span>_SSE_REQUIRED_X86_64: () = <span class="macro">assert!</span>(<span class="macro">cfg!</span>(target_feature = <span class="string">"sse2"</span>));
<a href=#191 id=191 data-nosnippet>191</a>
<a href=#192 id=192 data-nosnippet>192</a>    <span class="comment">// Intel: "12.7.2 Checking for SSSE3 Support"
<a href=#193 id=193 data-nosnippet>193</a>    // If/when we support dynamic detection of SSE/SSE2, make this conditional
<a href=#194 id=194 data-nosnippet>194</a>    // on SSE/SSE2.
<a href=#195 id=195 data-nosnippet>195</a>    </span><span class="kw">if </span>check(leaf1_ecx, <span class="number">9</span>) {
<a href=#196 id=196 data-nosnippet>196</a>        set(<span class="kw-2">&amp;mut </span>caps, Shift::Ssse3);
<a href=#197 id=197 data-nosnippet>197</a>    }
<a href=#198 id=198 data-nosnippet>198</a>
<a href=#199 id=199 data-nosnippet>199</a>    <span class="comment">// Intel: "12.12.2 Checking for Intel SSE4.1 Support"
<a href=#200 id=200 data-nosnippet>200</a>    // If/when we support dynamic detection of SSE/SSE2, make this conditional
<a href=#201 id=201 data-nosnippet>201</a>    // on SSE/SSE2.
<a href=#202 id=202 data-nosnippet>202</a>    // XXX: We don't check for SSE3 and we're not sure if it is compatible for
<a href=#203 id=203 data-nosnippet>203</a>    //      us to do so; does AMD advertise SSE3? TODO: address this.
<a href=#204 id=204 data-nosnippet>204</a>    // XXX: We don't condition this on SSSE3 being available. TODO: address
<a href=#205 id=205 data-nosnippet>205</a>    //      this.
<a href=#206 id=206 data-nosnippet>206</a>    </span><span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#207 id=207 data-nosnippet>207</a>    </span><span class="kw">if </span>check(leaf1_ecx, <span class="number">19</span>) {
<a href=#208 id=208 data-nosnippet>208</a>        set(<span class="kw-2">&amp;mut </span>caps, Shift::Sse41);
<a href=#209 id=209 data-nosnippet>209</a>    }
<a href=#210 id=210 data-nosnippet>210</a>
<a href=#211 id=211 data-nosnippet>211</a>    <span class="comment">// AMD: "The extended SSE instructions include [...]."
<a href=#212 id=212 data-nosnippet>212</a>
<a href=#213 id=213 data-nosnippet>213</a>    // Intel: "14.3 DETECTION OF INTEL AVX INSTRUCTIONS"
<a href=#214 id=214 data-nosnippet>214</a>    // `OPENSSL_cpuid_setup` clears this bit when it detects the OS doesn't
<a href=#215 id=215 data-nosnippet>215</a>    // support AVX state.
<a href=#216 id=216 data-nosnippet>216</a>    </span><span class="kw">let </span>avx_available = check(leaf1_ecx, <span class="number">28</span>);
<a href=#217 id=217 data-nosnippet>217</a>    <span class="kw">if </span>avx_available {
<a href=#218 id=218 data-nosnippet>218</a>        set(<span class="kw-2">&amp;mut </span>caps, Shift::Avx);
<a href=#219 id=219 data-nosnippet>219</a>    }
<a href=#220 id=220 data-nosnippet>220</a>
<a href=#221 id=221 data-nosnippet>221</a>    <span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#222 id=222 data-nosnippet>222</a>    </span><span class="kw">if </span>avx_available {
<a href=#223 id=223 data-nosnippet>223</a>        <span class="comment">// The Intel docs don't seem to document the detection. The instruction
<a href=#224 id=224 data-nosnippet>224</a>        // definitions of the VEX.256 instructions reference the
<a href=#225 id=225 data-nosnippet>225</a>        // VAES/VPCLMULQDQ features and the documentation for the extended
<a href=#226 id=226 data-nosnippet>226</a>        // features gives the values. We combine these into one feature because
<a href=#227 id=227 data-nosnippet>227</a>        // we never use them independently.
<a href=#228 id=228 data-nosnippet>228</a>        </span><span class="kw">let </span>vaes_available = check(extended_features_ecx, <span class="number">9</span>);
<a href=#229 id=229 data-nosnippet>229</a>        <span class="kw">let </span>vclmul_available = check(extended_features_ecx, <span class="number">10</span>);
<a href=#230 id=230 data-nosnippet>230</a>        <span class="kw">if </span>vaes_available &amp;&amp; vclmul_available {
<a href=#231 id=231 data-nosnippet>231</a>            set(<span class="kw-2">&amp;mut </span>caps, Shift::VAesClmul);
<a href=#232 id=232 data-nosnippet>232</a>        }
<a href=#233 id=233 data-nosnippet>233</a>    }
<a href=#234 id=234 data-nosnippet>234</a>
<a href=#235 id=235 data-nosnippet>235</a>    <span class="comment">// "14.7.1 Detection of Intel AVX2 Hardware support"
<a href=#236 id=236 data-nosnippet>236</a>    // XXX: We don't condition AVX2 on AVX. TODO: Address this.
<a href=#237 id=237 data-nosnippet>237</a>    // `OPENSSL_cpuid_setup` clears this bit when it detects the OS doesn't
<a href=#238 id=238 data-nosnippet>238</a>    // support AVX state.
<a href=#239 id=239 data-nosnippet>239</a>    </span><span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#240 id=240 data-nosnippet>240</a>    </span><span class="kw">if </span>check(extended_features_ebx, <span class="number">5</span>) {
<a href=#241 id=241 data-nosnippet>241</a>        set(<span class="kw-2">&amp;mut </span>caps, Shift::Avx2);
<a href=#242 id=242 data-nosnippet>242</a>
<a href=#243 id=243 data-nosnippet>243</a>        <span class="comment">// Declared as `uint32_t` in the C code.
<a href=#244 id=244 data-nosnippet>244</a>        </span><span class="macro">prefixed_extern!</span> {
<a href=#245 id=245 data-nosnippet>245</a>            <span class="kw">static </span>avx2_available: AtomicU32;
<a href=#246 id=246 data-nosnippet>246</a>        }
<a href=#247 id=247 data-nosnippet>247</a>        <span class="comment">// SAFETY: The C code only reads `avx2_available`, and its reads are
<a href=#248 id=248 data-nosnippet>248</a>        // synchronized through the `OnceNonZeroUsize` Acquire/Release
<a href=#249 id=249 data-nosnippet>249</a>        // semantics as we ensure we have a `cpu::Features` instance before
<a href=#250 id=250 data-nosnippet>250</a>        // calling into the C code.
<a href=#251 id=251 data-nosnippet>251</a>        </span><span class="kw">let </span>flag = <span class="kw">unsafe </span>{ <span class="kw-2">&amp;</span>avx2_available };
<a href=#252 id=252 data-nosnippet>252</a>        flag.store(<span class="number">1</span>, core::sync::atomic::Ordering::Relaxed);
<a href=#253 id=253 data-nosnippet>253</a>    }
<a href=#254 id=254 data-nosnippet>254</a>
<a href=#255 id=255 data-nosnippet>255</a>    <span class="comment">// Intel: "12.13.4 Checking for Intel AES-NI Support"
<a href=#256 id=256 data-nosnippet>256</a>    // If/when we support dynamic detection of SSE/SSE2, revisit this.
<a href=#257 id=257 data-nosnippet>257</a>    // TODO: Clarify "interesting" states like (!SSE &amp;&amp; AVX &amp;&amp; AES-NI)
<a href=#258 id=258 data-nosnippet>258</a>    // and AES-NI &amp; !AVX.
<a href=#259 id=259 data-nosnippet>259</a>    // Each check of `ClMul`, `Aes`, and `Sha` must be paired with a check for
<a href=#260 id=260 data-nosnippet>260</a>    // an AVX feature (e.g. `Avx`) or an SSE feature (e.g. `Ssse3`), as every
<a href=#261 id=261 data-nosnippet>261</a>    // use will either be supported by SSE* or AVX* instructions. We then
<a href=#262 id=262 data-nosnippet>262</a>    // assume that those supporting instructions' prerequisites (e.g. OS
<a href=#263 id=263 data-nosnippet>263</a>    // support for AVX or SSE state, respectively) are the only prerequisites
<a href=#264 id=264 data-nosnippet>264</a>    // for these features.
<a href=#265 id=265 data-nosnippet>265</a>    </span><span class="kw">if </span>check(leaf1_ecx, <span class="number">1</span>) {
<a href=#266 id=266 data-nosnippet>266</a>        set(<span class="kw-2">&amp;mut </span>caps, Shift::ClMul);
<a href=#267 id=267 data-nosnippet>267</a>    }
<a href=#268 id=268 data-nosnippet>268</a>    <span class="kw">if </span>check(leaf1_ecx, <span class="number">25</span>) {
<a href=#269 id=269 data-nosnippet>269</a>        set(<span class="kw-2">&amp;mut </span>caps, Shift::Aes);
<a href=#270 id=270 data-nosnippet>270</a>    }
<a href=#271 id=271 data-nosnippet>271</a>    <span class="comment">// See BoringSSL 69c26de93c82ad98daecaec6e0c8644cdf74b03f before enabling
<a href=#272 id=272 data-nosnippet>272</a>    // static feature detection for this.
<a href=#273 id=273 data-nosnippet>273</a>    </span><span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#274 id=274 data-nosnippet>274</a>    </span><span class="kw">if </span>check(extended_features_ebx, <span class="number">29</span>) {
<a href=#275 id=275 data-nosnippet>275</a>        set(<span class="kw-2">&amp;mut </span>caps, Shift::Sha);
<a href=#276 id=276 data-nosnippet>276</a>    }
<a href=#277 id=277 data-nosnippet>277</a>
<a href=#278 id=278 data-nosnippet>278</a>    <span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
<a href=#279 id=279 data-nosnippet>279</a>    </span>{
<a href=#280 id=280 data-nosnippet>280</a>        <span class="kw">if </span>is_intel {
<a href=#281 id=281 data-nosnippet>281</a>            set(<span class="kw-2">&amp;mut </span>caps, Shift::IntelCpu);
<a href=#282 id=282 data-nosnippet>282</a>        }
<a href=#283 id=283 data-nosnippet>283</a>
<a href=#284 id=284 data-nosnippet>284</a>        <span class="kw">if </span>check(leaf1_ecx, <span class="number">22</span>) {
<a href=#285 id=285 data-nosnippet>285</a>            set(<span class="kw-2">&amp;mut </span>caps, Shift::Movbe);
<a href=#286 id=286 data-nosnippet>286</a>        }
<a href=#287 id=287 data-nosnippet>287</a>
<a href=#288 id=288 data-nosnippet>288</a>        <span class="kw">let </span>adx_available = check(extended_features_ebx, <span class="number">19</span>);
<a href=#289 id=289 data-nosnippet>289</a>        <span class="kw">if </span>adx_available {
<a href=#290 id=290 data-nosnippet>290</a>            set(<span class="kw-2">&amp;mut </span>caps, Shift::Adx);
<a href=#291 id=291 data-nosnippet>291</a>        }
<a href=#292 id=292 data-nosnippet>292</a>
<a href=#293 id=293 data-nosnippet>293</a>        <span class="comment">// Some 6th Generation (Skylake) CPUs claim to support BMI1 and BMI2
<a href=#294 id=294 data-nosnippet>294</a>        // when they don't; see erratum "SKD052". The Intel document at
<a href=#295 id=295 data-nosnippet>295</a>        // https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/6th-gen-core-u-y-spec-update.pdf
<a href=#296 id=296 data-nosnippet>296</a>        // contains the footnote "Affects 6th Generation Intel Pentium processor
<a href=#297 id=297 data-nosnippet>297</a>        // family and Intel Celeron processor family". Further research indicates
<a href=#298 id=298 data-nosnippet>298</a>        // that Skylake Pentium/Celeron do not implement AVX or ADX. It turns
<a href=#299 id=299 data-nosnippet>299</a>        // out that we only use BMI1 and BMI2 in combination with ADX and/or
<a href=#300 id=300 data-nosnippet>300</a>        // AVX.
<a href=#301 id=301 data-nosnippet>301</a>        //
<a href=#302 id=302 data-nosnippet>302</a>        // rust `std::arch::is_x86_feature_detected` does a very similar thing
<a href=#303 id=303 data-nosnippet>303</a>        // but only looks at AVX, not ADX. Note that they reference an older
<a href=#304 id=304 data-nosnippet>304</a>        // version of the erratum labeled SKL052.
<a href=#305 id=305 data-nosnippet>305</a>        </span><span class="kw">let </span>believe_bmi_bits = !is_intel || (adx_available || avx_available);
<a href=#306 id=306 data-nosnippet>306</a>
<a href=#307 id=307 data-nosnippet>307</a>        <span class="kw">if </span>check(extended_features_ebx, <span class="number">3</span>) &amp;&amp; believe_bmi_bits {
<a href=#308 id=308 data-nosnippet>308</a>            set(<span class="kw-2">&amp;mut </span>caps, Shift::Bmi1);
<a href=#309 id=309 data-nosnippet>309</a>        }
<a href=#310 id=310 data-nosnippet>310</a>
<a href=#311 id=311 data-nosnippet>311</a>        <span class="kw">let </span>bmi2_available = check(extended_features_ebx, <span class="number">8</span>) &amp;&amp; believe_bmi_bits;
<a href=#312 id=312 data-nosnippet>312</a>        <span class="kw">if </span>bmi2_available {
<a href=#313 id=313 data-nosnippet>313</a>            set(<span class="kw-2">&amp;mut </span>caps, Shift::Bmi2);
<a href=#314 id=314 data-nosnippet>314</a>        }
<a href=#315 id=315 data-nosnippet>315</a>
<a href=#316 id=316 data-nosnippet>316</a>        <span class="kw">if </span>adx_available &amp;&amp; bmi2_available {
<a href=#317 id=317 data-nosnippet>317</a>            <span class="comment">// Declared as `uint32_t` in the C code.
<a href=#318 id=318 data-nosnippet>318</a>            </span><span class="macro">prefixed_extern!</span> {
<a href=#319 id=319 data-nosnippet>319</a>                <span class="kw">static </span>adx_bmi2_available: AtomicU32;
<a href=#320 id=320 data-nosnippet>320</a>            }
<a href=#321 id=321 data-nosnippet>321</a>            <span class="comment">// SAFETY: The C code only reads `adx_bmi2_available`, and its
<a href=#322 id=322 data-nosnippet>322</a>            // reads are synchronized through the `OnceNonZeroUsize`
<a href=#323 id=323 data-nosnippet>323</a>            // Acquire/Release semantics as we ensure we have a
<a href=#324 id=324 data-nosnippet>324</a>            // `cpu::Features` instance before calling into the C code.
<a href=#325 id=325 data-nosnippet>325</a>            </span><span class="kw">let </span>flag = <span class="kw">unsafe </span>{ <span class="kw-2">&amp;</span>adx_bmi2_available };
<a href=#326 id=326 data-nosnippet>326</a>            flag.store(<span class="number">1</span>, core::sync::atomic::Ordering::Relaxed);
<a href=#327 id=327 data-nosnippet>327</a>        }
<a href=#328 id=328 data-nosnippet>328</a>    }
<a href=#329 id=329 data-nosnippet>329</a>
<a href=#330 id=330 data-nosnippet>330</a>    caps
<a href=#331 id=331 data-nosnippet>331</a>}
<a href=#332 id=332 data-nosnippet>332</a>
<a href=#333 id=333 data-nosnippet>333</a><span class="macro">impl_get_feature!</span> {
<a href=#334 id=334 data-nosnippet>334</a>    features: [
<a href=#335 id=335 data-nosnippet>335</a>        { (<span class="string">"x86_64"</span>) =&gt; VAesClmul },
<a href=#336 id=336 data-nosnippet>336</a>        { (<span class="string">"x86"</span>, <span class="string">"x86_64"</span>) =&gt; ClMul },
<a href=#337 id=337 data-nosnippet>337</a>        { (<span class="string">"x86"</span>, <span class="string">"x86_64"</span>) =&gt; Ssse3 },
<a href=#338 id=338 data-nosnippet>338</a>        { (<span class="string">"x86_64"</span>) =&gt; Sse41 },
<a href=#339 id=339 data-nosnippet>339</a>        { (<span class="string">"x86_64"</span>) =&gt; Movbe },
<a href=#340 id=340 data-nosnippet>340</a>        { (<span class="string">"x86"</span>, <span class="string">"x86_64"</span>) =&gt; Aes },
<a href=#341 id=341 data-nosnippet>341</a>        { (<span class="string">"x86"</span>, <span class="string">"x86_64"</span>) =&gt; Avx },
<a href=#342 id=342 data-nosnippet>342</a>        { (<span class="string">"x86_64"</span>) =&gt; Bmi1 },
<a href=#343 id=343 data-nosnippet>343</a>        { (<span class="string">"x86_64"</span>) =&gt; Avx2 },
<a href=#344 id=344 data-nosnippet>344</a>        { (<span class="string">"x86_64"</span>) =&gt; Bmi2 },
<a href=#345 id=345 data-nosnippet>345</a>        { (<span class="string">"x86_64"</span>) =&gt; Adx },
<a href=#346 id=346 data-nosnippet>346</a>        <span class="comment">// See BoringSSL 69c26de93c82ad98daecaec6e0c8644cdf74b03f before enabling
<a href=#347 id=347 data-nosnippet>347</a>        // static feature detection for this.
<a href=#348 id=348 data-nosnippet>348</a>        </span>{ (<span class="string">"x86_64"</span>) =&gt; Sha },
<a href=#349 id=349 data-nosnippet>349</a>        <span class="comment">// x86_64 can just assume SSE2 is available.
<a href=#350 id=350 data-nosnippet>350</a>        </span>{ (<span class="string">"x86"</span>) =&gt; Sse2 },
<a href=#351 id=351 data-nosnippet>351</a>    ],
<a href=#352 id=352 data-nosnippet>352</a>}
<a href=#353 id=353 data-nosnippet>353</a>
<a href=#354 id=354 data-nosnippet>354</a><span class="macro">cfg_if!</span> {
<a href=#355 id=355 data-nosnippet>355</a>    <span class="kw">if </span><span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)] </span>{
<a href=#356 id=356 data-nosnippet>356</a>        <span class="attr">#[derive(Clone, Copy)]
<a href=#357 id=357 data-nosnippet>357</a>        </span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">struct </span>IntelCpu(<span class="kw">super</span>::Features);
<a href=#358 id=358 data-nosnippet>358</a>
<a href=#359 id=359 data-nosnippet>359</a>        <span class="kw">impl </span><span class="kw">super</span>::GetFeature&lt;IntelCpu&gt; <span class="kw">for </span><span class="kw">super</span>::features::Values {
<a href=#360 id=360 data-nosnippet>360</a>            <span class="kw">fn </span>get_feature(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Option</span>&lt;IntelCpu&gt; {
<a href=#361 id=361 data-nosnippet>361</a>                <span class="kw">const </span>MASK: u32 = <span class="number">1 </span>&lt;&lt; (Shift::IntelCpu <span class="kw">as </span>u32);
<a href=#362 id=362 data-nosnippet>362</a>                <span class="kw">if </span>(<span class="self">self</span>.values() &amp; MASK) == MASK {
<a href=#363 id=363 data-nosnippet>363</a>                    <span class="prelude-val">Some</span>(IntelCpu(<span class="self">self</span>.cpu()))
<a href=#364 id=364 data-nosnippet>364</a>                } <span class="kw">else </span>{
<a href=#365 id=365 data-nosnippet>365</a>                    <span class="prelude-val">None
<a href=#366 id=366 data-nosnippet>366</a>                </span>}
<a href=#367 id=367 data-nosnippet>367</a>            }
<a href=#368 id=368 data-nosnippet>368</a>        }
<a href=#369 id=369 data-nosnippet>369</a>    }
<a href=#370 id=370 data-nosnippet>370</a>}
<a href=#371 id=371 data-nosnippet>371</a>
<a href=#372 id=372 data-nosnippet>372</a><span class="attr">#[cfg(test)]
<a href=#373 id=373 data-nosnippet>373</a></span><span class="kw">mod </span>tests {
<a href=#374 id=374 data-nosnippet>374</a>    <span class="comment">// This should always pass on any x86 system except very, very, old ones.
<a href=#375 id=375 data-nosnippet>375</a>    </span><span class="attr">#[cfg(target_arch = <span class="string">"x86"</span>)]
<a href=#376 id=376 data-nosnippet>376</a>    #[test]
<a href=#377 id=377 data-nosnippet>377</a>    </span><span class="kw">fn </span>x86_has_sse2() {
<a href=#378 id=378 data-nosnippet>378</a>        <span class="kw">use super</span>::<span class="kw-2">*</span>;
<a href=#379 id=379 data-nosnippet>379</a>        <span class="kw">use </span><span class="kw">crate</span>::cpu::{<span class="self">self</span>, GetFeature <span class="kw">as _</span>};
<a href=#380 id=380 data-nosnippet>380</a>        <span class="macro">assert!</span>(<span class="macro">matches!</span>(cpu::features().get_feature(), <span class="prelude-val">Some</span>(Sse2 { .. })))
<a href=#381 id=381 data-nosnippet>381</a>    }
<a href=#382 id=382 data-nosnippet>382</a>}</code></pre></div></section></main></body></html>