Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Apr  3 15:43:55 2025
| Host         : TEMP-MATI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: CLOCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   77          inf        0.000                      0                   77           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            button_debouncer/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 1.591ns (21.839%)  route 5.693ns (78.161%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           5.693     7.160    button_debouncer/BUTTON_IBUF[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  button_debouncer/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.284    button_debouncer/next_state[0]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  button_debouncer/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            button_debouncer/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 1.591ns (23.112%)  route 5.292ns (76.888%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           5.292     6.759    button_debouncer/BUTTON_IBUF[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.883 r  button_debouncer/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.883    button_debouncer/next_state[1]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  button_debouncer/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 4.101ns (69.412%)  route 1.807ns (30.588%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  LED_reg[1]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.807     2.229    LED_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.679     5.909 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.909    LED[1]
    J5                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 3.984ns (70.524%)  route 1.665ns (29.476%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  LED_reg[0]/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  LED_reg[0]/Q
                         net (fo=1, routed)           1.665     2.124    LED_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525     5.650 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.650    LED[0]
    H5                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/delay_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/delay_reg[32]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.867ns  (logic 2.213ns (77.184%)  route 0.654ns (22.816%))
  Logic Levels:           10  (CARRY4=9 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  button_debouncer/delay_reg[1]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_debouncer/delay_reg[1]/Q
                         net (fo=3, routed)           0.653     1.171    button_debouncer/delay_reg[1]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.828 r  button_debouncer/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.828    button_debouncer/delay_reg[0]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.945 r  button_debouncer/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    button_debouncer/delay_reg[4]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  button_debouncer/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.063    button_debouncer/delay_reg[8]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.180 r  button_debouncer/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.180    button_debouncer/delay_reg[12]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.297 r  button_debouncer/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.297    button_debouncer/delay_reg[16]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.414 r  button_debouncer/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.414    button_debouncer/delay_reg[20]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.531 r  button_debouncer/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.531    button_debouncer/delay_reg[24]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.648 r  button_debouncer/delay_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.648    button_debouncer/delay_reg[28]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.867 r  button_debouncer/delay_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.867    button_debouncer/delay_reg[32]_i_1_n_7
    SLICE_X64Y55         FDRE                                         r  button_debouncer/delay_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/delay_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/delay_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.854ns  (logic 2.200ns (77.080%)  route 0.654ns (22.920%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  button_debouncer/delay_reg[1]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_debouncer/delay_reg[1]/Q
                         net (fo=3, routed)           0.653     1.171    button_debouncer/delay_reg[1]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.828 r  button_debouncer/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.828    button_debouncer/delay_reg[0]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.945 r  button_debouncer/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    button_debouncer/delay_reg[4]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  button_debouncer/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.063    button_debouncer/delay_reg[8]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.180 r  button_debouncer/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.180    button_debouncer/delay_reg[12]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.297 r  button_debouncer/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.297    button_debouncer/delay_reg[16]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.414 r  button_debouncer/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.414    button_debouncer/delay_reg[20]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.531 r  button_debouncer/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.531    button_debouncer/delay_reg[24]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.854 r  button_debouncer/delay_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.854    button_debouncer/delay_reg[28]_i_1_n_6
    SLICE_X64Y54         FDRE                                         r  button_debouncer/delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/delay_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/delay_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.846ns  (logic 2.192ns (77.016%)  route 0.654ns (22.984%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  button_debouncer/delay_reg[1]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_debouncer/delay_reg[1]/Q
                         net (fo=3, routed)           0.653     1.171    button_debouncer/delay_reg[1]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.828 r  button_debouncer/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.828    button_debouncer/delay_reg[0]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.945 r  button_debouncer/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    button_debouncer/delay_reg[4]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  button_debouncer/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.063    button_debouncer/delay_reg[8]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.180 r  button_debouncer/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.180    button_debouncer/delay_reg[12]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.297 r  button_debouncer/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.297    button_debouncer/delay_reg[16]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.414 r  button_debouncer/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.414    button_debouncer/delay_reg[20]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.531 r  button_debouncer/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.531    button_debouncer/delay_reg[24]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.846 r  button_debouncer/delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.846    button_debouncer/delay_reg[28]_i_1_n_4
    SLICE_X64Y54         FDRE                                         r  button_debouncer/delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/delay_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/delay_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.770ns  (logic 2.116ns (76.385%)  route 0.654ns (23.615%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  button_debouncer/delay_reg[1]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_debouncer/delay_reg[1]/Q
                         net (fo=3, routed)           0.653     1.171    button_debouncer/delay_reg[1]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.828 r  button_debouncer/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.828    button_debouncer/delay_reg[0]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.945 r  button_debouncer/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    button_debouncer/delay_reg[4]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  button_debouncer/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.063    button_debouncer/delay_reg[8]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.180 r  button_debouncer/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.180    button_debouncer/delay_reg[12]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.297 r  button_debouncer/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.297    button_debouncer/delay_reg[16]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.414 r  button_debouncer/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.414    button_debouncer/delay_reg[20]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.531 r  button_debouncer/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.531    button_debouncer/delay_reg[24]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.770 r  button_debouncer/delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.770    button_debouncer/delay_reg[28]_i_1_n_5
    SLICE_X64Y54         FDRE                                         r  button_debouncer/delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/delay_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/delay_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 2.096ns (76.213%)  route 0.654ns (23.787%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  button_debouncer/delay_reg[1]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_debouncer/delay_reg[1]/Q
                         net (fo=3, routed)           0.653     1.171    button_debouncer/delay_reg[1]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.828 r  button_debouncer/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.828    button_debouncer/delay_reg[0]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.945 r  button_debouncer/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    button_debouncer/delay_reg[4]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  button_debouncer/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.063    button_debouncer/delay_reg[8]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.180 r  button_debouncer/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.180    button_debouncer/delay_reg[12]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.297 r  button_debouncer/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.297    button_debouncer/delay_reg[16]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.414 r  button_debouncer/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.414    button_debouncer/delay_reg[20]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.531 r  button_debouncer/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.531    button_debouncer/delay_reg[24]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.750 r  button_debouncer/delay_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.750    button_debouncer/delay_reg[28]_i_1_n_7
    SLICE_X64Y54         FDRE                                         r  button_debouncer/delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/delay_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/delay_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.737ns  (logic 2.083ns (76.100%)  route 0.654ns (23.900%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  button_debouncer/delay_reg[1]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  button_debouncer/delay_reg[1]/Q
                         net (fo=3, routed)           0.653     1.171    button_debouncer/delay_reg[1]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.828 r  button_debouncer/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.828    button_debouncer/delay_reg[0]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.945 r  button_debouncer/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.945    button_debouncer/delay_reg[4]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.062 r  button_debouncer/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.063    button_debouncer/delay_reg[8]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.180 r  button_debouncer/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.180    button_debouncer/delay_reg[12]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.297 r  button_debouncer/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.297    button_debouncer/delay_reg[16]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.414 r  button_debouncer/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.414    button_debouncer/delay_reg[20]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.737 r  button_debouncer/delay_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.737    button_debouncer/delay_reg[24]_i_1_n_6
    SLICE_X64Y53         FDRE                                         r  button_debouncer/delay_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_debouncer/hold_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE                         0.000     0.000 r  button_debouncer/hold_out_reg/C
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_debouncer/hold_out_reg/Q
                         net (fo=1, routed)           0.156     0.297    hold_out
    SLICE_X65Y51         FDRE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/hold_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE                         0.000     0.000 r  button_debouncer/state_reg[0]/C
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_debouncer/state_reg[0]/Q
                         net (fo=6, routed)           0.121     0.262    button_debouncer/state[0]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.045     0.307 r  button_debouncer/hold_out_i_1/O
                         net (fo=1, routed)           0.000     0.307    button_debouncer/hold_out_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  button_debouncer/hold_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/pulse_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.957%)  route 0.121ns (39.043%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE                         0.000     0.000 r  button_debouncer/state_reg[0]/C
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_debouncer/state_reg[0]/Q
                         net (fo=6, routed)           0.121     0.262    button_debouncer/state[0]
    SLICE_X63Y52         LUT4 (Prop_lut4_I3_O)        0.048     0.310 r  button_debouncer/pulse_out_i_1/O
                         net (fo=1, routed)           0.000     0.310    button_debouncer/pulse_out0
    SLICE_X63Y52         FDRE                                         r  button_debouncer/pulse_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/pulse_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.837%)  route 0.098ns (30.163%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE                         0.000     0.000 r  button_debouncer/pulse_out_reg/C
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  button_debouncer/pulse_out_reg/Q
                         net (fo=1, routed)           0.098     0.226    button_debouncer/pulse_out
    SLICE_X65Y51         LUT2 (Prop_lut2_I0_O)        0.099     0.325 r  button_debouncer/led_state_i_1/O
                         net (fo=1, routed)           0.000     0.325    button_debouncer_n_1
    SLICE_X65Y51         FDRE                                         r  led_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.146ns (43.773%)  route 0.188ns (56.227%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE                         0.000     0.000 r  led_state_reg/C
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  led_state_reg/Q
                         net (fo=2, routed)           0.188     0.334    led_state
    SLICE_X65Y51         FDRE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE                         0.000     0.000 r  button_debouncer/state_reg[1]/C
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_debouncer/state_reg[1]/Q
                         net (fo=6, routed)           0.171     0.312    button_debouncer/state[1]
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.357 r  button_debouncer/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.357    button_debouncer/next_state[1]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  button_debouncer/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.348%)  route 0.176ns (48.652%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE                         0.000     0.000 r  button_debouncer/next_state_reg[0]/C
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button_debouncer/next_state_reg[0]/Q
                         net (fo=4, routed)           0.176     0.317    button_debouncer/next_state[0]
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.362 r  button_debouncer/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    button_debouncer/next_state[0]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  button_debouncer/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/delay_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/delay_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE                         0.000     0.000 r  button_debouncer/delay_reg[10]/C
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  button_debouncer/delay_reg[10]/Q
                         net (fo=4, routed)           0.127     0.291    button_debouncer/delay_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  button_debouncer/delay_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    button_debouncer/delay_reg[8]_i_1_n_5
    SLICE_X64Y49         FDRE                                         r  button_debouncer/delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/delay_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/delay_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE                         0.000     0.000 r  button_debouncer/delay_reg[2]/C
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  button_debouncer/delay_reg[2]/Q
                         net (fo=3, routed)           0.127     0.291    button_debouncer/delay_reg[2]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  button_debouncer/delay_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.401    button_debouncer/delay_reg[0]_i_2_n_5
    SLICE_X64Y47         FDRE                                         r  button_debouncer/delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_debouncer/delay_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            button_debouncer/delay_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE                         0.000     0.000 r  button_debouncer/delay_reg[30]/C
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  button_debouncer/delay_reg[30]/Q
                         net (fo=3, routed)           0.127     0.291    button_debouncer/delay_reg[30]
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  button_debouncer/delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    button_debouncer/delay_reg[28]_i_1_n_5
    SLICE_X64Y54         FDRE                                         r  button_debouncer/delay_reg[30]/D
  -------------------------------------------------------------------    -------------------





