

================================================================
== Vivado HLS Report for 'getPixelClassification_Stream'
================================================================
* Date:           Tue Apr 24 13:02:42 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ColorComparator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |   23|   24|    2|    2| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+----------+
        |                     |          |  Latency  |  Interval | Pipeline |
        |       Instance      |  Module  | min | max | min | max |   Type   |
        +---------------------+----------+-----+-----+-----+-----+----------+
        |grp_fxp_sqrt_fu_332  |fxp_sqrt  |   11|   11|    1|    1| function |
        |grp_fxp_sqrt_fu_337  |fxp_sqrt  |   11|   11|    1|    1| function |
        |grp_fxp_sqrt_fu_342  |fxp_sqrt  |   11|   11|    1|    1| function |
        +---------------------+----------+-----+-----+-----+-----+----------+

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- PIXEL_COLOR_LOOP  |   23|   23|        23|          1|          1|     2|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      6|       0|   2805|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    1071|  10866|
|Memory           |        0|      -|      68|      2|
|Multiplexer      |        -|      -|       -|    240|
|Register         |        0|      -|    1851|    288|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      9|    2990|  14201|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       2|     26|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+------+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------+----------+---------+-------+-----+------+
    |grp_fxp_sqrt_fu_332  |fxp_sqrt  |        0|      0|  357|  3622|
    |grp_fxp_sqrt_fu_337  |fxp_sqrt  |        0|      0|  357|  3622|
    |grp_fxp_sqrt_fu_342  |fxp_sqrt  |        0|      0|  357|  3622|
    +---------------------+----------+---------+-------+-----+------+
    |Total                |          |        0|      0| 1071| 10866|
    +---------------------+----------+---------+-------+-----+------+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |getPixelClassificcud_U2  |getPixelClassificcud  |  i0 * i1  |
    |getPixelClassificcud_U3  |getPixelClassificcud  |  i0 * i1  |
    |getPixelClassificcud_U4  |getPixelClassificcud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |p_color_array_stream_s_U  |getPixelClassificbkb  |        0|  68|   2|     6|   17|     1|          102|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                     |                      |        0|  68|   2|     6|   17|     1|          102|
    +--------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul1_fu_761_p2                     |     *    |      1|  0|  16|          21|          20|
    |mul2_fu_896_p2                     |     *    |      1|  0|  16|          21|          20|
    |mul3_fu_784_p2                     |     *    |      1|  0|  33|          23|          22|
    |mul4_fu_846_p2                     |     *    |      1|  0|  16|          21|          20|
    |mul5_fu_869_p2                     |     *    |      1|  0|  33|          23|          22|
    |mul_fu_919_p2                      |     *    |      1|  0|  33|          23|          22|
    |result_1_fu_803_p2                 |     *    |      0|  0|  51|           9|           9|
    |result_2_fu_1196_p2                |     *    |      0|  0|  51|           9|           9|
    |result_3_fu_658_p2                 |     *    |      0|  0|  51|           9|           9|
    |result_6_fu_688_p2                 |     *    |      0|  0|  51|           9|           9|
    |result_fu_718_p2                   |     *    |      0|  0|  51|           9|           9|
    |result_s_fu_628_p2                 |     *    |      0|  0|  51|           9|           9|
    |tmp14_fu_601_p2                    |     *    |      0|  0|  51|           5|           9|
    |tmp16_fu_610_p2                    |     *    |      0|  0|  51|           5|           9|
    |tmp18_fu_619_p2                    |     *    |      0|  0|  51|           5|           9|
    |grp_fxp_sqrt_fu_332_in_val_V_read  |     +    |      0|  0|  39|          32|          32|
    |grp_fxp_sqrt_fu_337_in_val_V_read  |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_367_p2                      |     +    |      0|  0|  12|           2|           3|
    |i_2_fu_378_p2                      |     +    |      0|  0|  12|           2|           3|
    |i_fu_356_p2                        |     +    |      0|  0|  12|           1|           3|
    |powerSummation_V_2_fu_1528_p2      |     +    |      0|  0|  39|          32|          32|
    |rhs_V_3_fu_1715_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp15_fu_1058_p2                   |     +    |      0|  0|  38|          31|          31|
    |tmp17_fu_1187_p2                   |     +    |      0|  0|  38|          31|          31|
    |tmp19_fu_1336_p2                   |     +    |      0|  0|  38|          31|          31|
    |neg_mul1_fu_950_p2                 |     -    |      0|  0|  48|           1|          41|
    |neg_mul2_fu_1004_p2                |     -    |      0|  0|  52|           1|          45|
    |neg_mul3_fu_1228_p2                |     -    |      0|  0|  48|           1|          41|
    |neg_mul4_fu_1079_p2                |     -    |      0|  0|  48|           1|          41|
    |neg_mul5_fu_1133_p2                |     -    |      0|  0|  52|           1|          45|
    |neg_mul_fu_1282_p2                 |     -    |      0|  0|  52|           1|          45|
    |neg_ti1_fu_979_p2                  |     -    |      0|  0|  27|           1|          20|
    |neg_ti2_fu_1033_p2                 |     -    |      0|  0|  29|           1|          22|
    |neg_ti3_fu_1108_p2                 |     -    |      0|  0|  27|           1|          20|
    |neg_ti4_fu_1162_p2                 |     -    |      0|  0|  29|           1|          22|
    |neg_ti8_fu_1257_p2                 |     -    |      0|  0|  27|           1|          20|
    |neg_ti_fu_1311_p2                  |     -    |      0|  0|  29|           1|          22|
    |p_neg_i1_fu_935_p2                 |     -    |      0|  0|  28|           1|          21|
    |p_neg_i2_fu_1467_p2                |     -    |      0|  0|  28|           1|          21|
    |p_neg_i_fu_1064_p2                 |     -    |      0|  0|  28|           1|          21|
    |r_V_1_fu_466_p2                    |     -    |      0|  0|  16|           9|           9|
    |r_V_2_fu_480_p2                    |     -    |      0|  0|  16|           9|           9|
    |r_V_3_fu_516_p2                    |     -    |      0|  0|  16|           9|           9|
    |r_V_4_fu_526_p2                    |     -    |      0|  0|  16|           9|           9|
    |r_V_5_fu_536_p2                    |     -    |      0|  0|  16|           9|           9|
    |r_V_6_fu_572_p2                    |     -    |      0|  0|  16|           9|           9|
    |r_V_7_fu_582_p2                    |     -    |      0|  0|  16|           9|           9|
    |r_V_8_fu_592_p2                    |     -    |      0|  0|  16|           9|           9|
    |r_V_fu_452_p2                      |     -    |      0|  0|  16|           9|           9|
    |tmp_11_i1_fu_1352_p2               |     -    |      0|  0|  28|           1|          21|
    |tmp_11_i2_fu_1486_p2               |     -    |      0|  0|  28|           1|          21|
    |tmp_11_i_fu_1411_p2                |     -    |      0|  0|  28|           1|          21|
    |tmp_2_i1_fu_744_p2                 |     -    |      0|  0|  28|          21|          21|
    |tmp_2_i2_fu_1222_p2                |     -    |      0|  0|  28|          21|          21|
    |tmp_2_i_fu_829_p2                  |     -    |      0|  0|  28|          21|          21|
    |ap_block_state23_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state24_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_170                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_650                   |    and   |      0|  0|   8|           1|           1|
    |in_pixel_V_0_load_A                |    and   |      0|  0|   8|           1|           1|
    |in_pixel_V_0_load_B                |    and   |      0|  0|   8|           1|           1|
    |out_pixel_V_1_load_A               |    and   |      0|  0|   8|           1|           1|
    |out_pixel_V_1_load_B               |    and   |      0|  0|   8|           1|           1|
    |sel_tmp_fu_1734_p2                 |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_388_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |in_pixel_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |out_pixel_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_1_fu_1587_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_2_fu_1665_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_1557_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_1724_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_4_1_fu_1593_p2                 |   icmp   |      0|  0|  13|          12|           9|
    |tmp_4_2_fu_1670_p2                 |   icmp   |      0|  0|  13|          12|           9|
    |tmp_4_fu_1563_p2                   |   icmp   |      0|  0|  13|          12|           9|
    |tmp_fu_1710_p2                     |   icmp   |      0|  0|  18|          32|           3|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   8|           1|           1|
    |minimumDistanceIndex_1_fu_1628_p3  |  select  |      0|  0|  32|           1|          32|
    |minimumDistanceIndex_2_fu_1635_p3  |  select  |      0|  0|  32|           1|          32|
    |minimumDistanceIndex_5_fu_1645_p3  |  select  |      0|  0|  32|           1|          32|
    |minimumDistanceIndex_6_fu_1652_p3  |  select  |      0|  0|  32|           1|          32|
    |minimumDistanceIndex_7_fu_1675_p3  |  select  |      0|  0|  32|           1|          32|
    |minimumDistanceIndex_8_fu_1690_p3  |  select  |      0|  0|  32|           1|          32|
    |minimumDistance_1_1_fu_1598_p3     |  select  |      0|  0|  32|           1|          32|
    |minimumDistance_1_2_fu_1683_p3     |  select  |      0|  0|  32|           1|          32|
    |minimumDistance_1_fu_1568_p3       |  select  |      0|  0|  32|           1|          32|
    |minimumDistance_2_1_fu_1606_p3     |  select  |      0|  0|  32|           1|          32|
    |minimumDistance_2_2_fu_1698_p3     |  select  |      0|  0|  32|           1|          32|
    |minimumDistance_2_fu_1576_p3       |  select  |      0|  0|  32|           1|          32|
    |rhs_V_4_cast_fu_508_p3             |  select  |      0|  0|   8|           1|           8|
    |rhs_V_7_cast_fu_564_p3             |  select  |      0|  0|   8|           1|           8|
    |rhs_V_cast_fu_444_p3               |  select  |      0|  0|   8|           1|           8|
    |sel_tmp1_fu_1740_p3                |  select  |      0|  0|  24|           1|          24|
    |storemerge1_fu_1748_p3             |  select  |      0|  0|  24|           1|          24|
    |tmp_12_fu_972_p3                   |  select  |      0|  0|  20|           1|          20|
    |tmp_13_fu_985_p3                   |  select  |      0|  0|  20|           1|          20|
    |tmp_18_fu_1039_p3                  |  select  |      0|  0|  22|           1|          22|
    |tmp_20_fu_1026_p3                  |  select  |      0|  0|  22|           1|          22|
    |tmp_24_fu_1430_p3                  |  select  |      0|  0|  21|           1|          21|
    |tmp_30_fu_1114_p3                  |  select  |      0|  0|  20|           1|          20|
    |tmp_32_fu_1168_p3                  |  select  |      0|  0|  22|           1|          22|
    |tmp_36_fu_1101_p3                  |  select  |      0|  0|  20|           1|          20|
    |tmp_44_fu_1263_p3                  |  select  |      0|  0|  20|           1|          20|
    |tmp_46_fu_1317_p3                  |  select  |      0|  0|  22|           1|          22|
    |tmp_48_fu_1155_p3                  |  select  |      0|  0|  22|           1|          22|
    |tmp_50_fu_1505_p3                  |  select  |      0|  0|  21|           1|          21|
    |tmp_54_fu_1250_p3                  |  select  |      0|  0|  20|           1|          20|
    |tmp_58_fu_1304_p3                  |  select  |      0|  0|  22|           1|          22|
    |tmp_5_fu_1371_p3                   |  select  |      0|  0|  21|           1|          21|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      6|  0|2805|         837|        2008|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter22                         |   9|          2|    1|          2|
    |ap_phi_mux_do_init_phi_fu_224_p6                 |  15|          3|    1|          3|
    |ap_phi_mux_in_pixel_V51_phi_phi_fu_283_p4        |  15|          3|   24|         72|
    |ap_phi_mux_in_pixel_V51_rewind_phi_fu_255_p6     |   9|          2|   24|         48|
    |ap_phi_mux_in_switch_V52_rewind_phi_fu_269_p6    |   9|          2|    4|          8|
    |ap_phi_mux_minimumDistanceIndex_9_phi_fu_240_p6  |  15|          3|    2|          6|
    |ap_phi_mux_minimumDistanceIndex_phi_fu_322_p6    |  15|          3|   32|         96|
    |ap_phi_mux_minimumDistance_phi_fu_308_p6         |  15|          3|   32|         96|
    |in_pixel_V51_phi_reg_279                         |  15|          3|   24|         72|
    |in_pixel_V_0_data_out                            |   9|          2|   24|         48|
    |in_pixel_V_0_state                               |  15|          3|    2|          6|
    |in_pixel_V_TDATA_blk_n                           |   9|          2|    1|          2|
    |in_switch_V52_phi_reg_292                        |  15|          3|    4|         12|
    |minimumDistanceIndex_9_reg_236                   |   9|          2|    2|          4|
    |minimumDistanceIndex_reg_318                     |   9|          2|   32|         64|
    |minimumDistance_reg_304                          |   9|          2|   32|         64|
    |out_pixel_V_1_data_out                           |   9|          2|   24|         48|
    |out_pixel_V_1_state                              |  15|          3|    2|          6|
    |out_pixel_V_TDATA_blk_n                          |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 240|         50|  269|        662|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_r_V_1_reg_1824     |   9|   0|    9|          0|
    |ap_reg_pp0_iter2_r_V_2_reg_1829     |   9|   0|    9|          0|
    |ap_reg_pp0_iter2_r_V_4_reg_1840     |   9|   0|    9|          0|
    |ap_reg_pp0_iter2_r_V_5_reg_1845     |   9|   0|    9|          0|
    |ap_reg_pp0_iter2_r_V_7_reg_1856     |   9|   0|    9|          0|
    |ap_reg_pp0_iter2_r_V_8_reg_1861     |   9|   0|    9|          0|
    |ap_reg_pp0_iter4_tmp_34_reg_1887    |   1|   0|    1|          0|
    |ap_reg_pp0_iter4_tmp_39_reg_1898    |   1|   0|    1|          0|
    |ap_reg_pp0_iter4_tmp_71_reg_1909    |   1|   0|    1|          0|
    |ap_reg_pp0_iter4_tmp_74_reg_1920    |   1|   0|    1|          0|
    |ap_reg_pp0_iter4_tmp_85_reg_1931    |   1|   0|    1|          0|
    |ap_reg_pp0_iter4_tmp_88_reg_1942    |   1|   0|    1|          0|
    |ap_reg_pp0_iter5_tmp_2_i1_reg_1948  |  21|   0|   21|          0|
    |ap_reg_pp0_iter5_tmp_2_i_reg_1975   |  21|   0|   21|          0|
    |do_init_reg_220                     |   1|   0|    1|          0|
    |exitcond_reg_1815                   |   1|   0|    1|          0|
    |i_1_reg_1800                        |   3|   0|    3|          0|
    |i_reg_1790                          |   3|   0|    3|          0|
    |in_pixel_V51_phi_reg_279            |  24|   0|   24|          0|
    |in_pixel_V51_rewind_reg_251         |  24|   0|   24|          0|
    |in_pixel_V_0_payload_A              |  24|   0|   24|          0|
    |in_pixel_V_0_payload_B              |  24|   0|   24|          0|
    |in_pixel_V_0_sel_rd                 |   1|   0|    1|          0|
    |in_pixel_V_0_sel_wr                 |   1|   0|    1|          0|
    |in_pixel_V_0_state                  |   2|   0|    2|          0|
    |in_switch_V52_phi_reg_292           |   4|   0|    4|          0|
    |in_switch_V52_rewind_reg_265        |   4|   0|    4|          0|
    |in_switch_V_read_reg_1780           |   4|   0|    4|          0|
    |minimumDistanceIndex_8_reg_2114     |  32|   0|   32|          0|
    |minimumDistanceIndex_9_reg_236      |   2|   0|    2|          0|
    |minimumDistanceIndex_reg_318        |  32|   0|   32|          0|
    |minimumDistance_2_1_reg_2101        |  32|   0|   32|          0|
    |minimumDistance_reg_304             |  32|   0|   32|          0|
    |mul3_reg_1965                       |  45|   0|   45|          0|
    |mul5_reg_1992                       |  45|   0|   45|          0|
    |mul_reg_2012                        |  45|   0|   45|          0|
    |out_pixel_V_1_payload_A             |  24|   0|   24|          0|
    |out_pixel_V_1_payload_B             |  24|   0|   24|          0|
    |out_pixel_V_1_sel_rd                |   1|   0|    1|          0|
    |out_pixel_V_1_sel_wr                |   1|   0|    1|          0|
    |out_pixel_V_1_state                 |   2|   0|    2|          0|
    |powerSummation_V_2_reg_2064         |  24|   0|   32|          8|
    |r_V_1_reg_1824                      |   9|   0|    9|          0|
    |r_V_2_reg_1829                      |   9|   0|    9|          0|
    |r_V_3_reg_1835                      |   9|   0|    9|          0|
    |r_V_4_reg_1840                      |   9|   0|    9|          0|
    |r_V_5_reg_1845                      |   9|   0|    9|          0|
    |r_V_6_reg_1851                      |   9|   0|    9|          0|
    |r_V_7_reg_1856                      |   9|   0|    9|          0|
    |r_V_8_reg_1861                      |   9|   0|    9|          0|
    |r_V_reg_1819                        |   9|   0|    9|          0|
    |result_3_reg_1904                   |  17|   0|   17|          0|
    |result_6_reg_1926                   |  17|   0|   17|          0|
    |result_s_reg_1882                   |  17|   0|   17|          0|
    |tmp14_reg_1867                      |  15|   0|   15|          0|
    |tmp15_reg_2027                      |  23|   0|   31|          8|
    |tmp16_reg_1872                      |  15|   0|   15|          0|
    |tmp17_reg_2037                      |  23|   0|   31|          8|
    |tmp18_reg_1877                      |  15|   0|   15|          0|
    |tmp19_reg_2049                      |  23|   0|   31|          8|
    |tmp_19_reg_2069                     |  12|   0|   12|          0|
    |tmp_21_reg_2022                     |  20|   0|   20|          0|
    |tmp_27_reg_1955                     |  38|   0|   41|          3|
    |tmp_2_1_reg_2091                    |   1|   0|    1|          0|
    |tmp_2_i1_reg_1948                   |  21|   0|   21|          0|
    |tmp_2_i2_reg_2042                   |  21|   0|   21|          0|
    |tmp_2_i_reg_1975                    |  21|   0|   21|          0|
    |tmp_2_reg_2081                      |   1|   0|    1|          0|
    |tmp_33_reg_2075                     |  12|   0|   12|          0|
    |tmp_34_reg_1887                     |   1|   0|    1|          0|
    |tmp_37_reg_1960                     |  19|   0|   19|          0|
    |tmp_39_reg_1898                     |   1|   0|    1|          0|
    |tmp_47_reg_2108                     |  12|   0|   12|          0|
    |tmp_4_1_reg_2096                    |   1|   0|    1|          0|
    |tmp_4_reg_2086                      |   1|   0|    1|          0|
    |tmp_53_reg_1970                     |  18|   0|   18|          0|
    |tmp_67_reg_2032                     |  20|   0|   20|          0|
    |tmp_70_reg_1982                     |  38|   0|   41|          3|
    |tmp_71_reg_1909                     |   1|   0|    1|          0|
    |tmp_73_reg_1987                     |  19|   0|   19|          0|
    |tmp_74_reg_1920                     |   1|   0|    1|          0|
    |tmp_76_reg_1997                     |  18|   0|   18|          0|
    |tmp_84_reg_2002                     |  38|   0|   41|          3|
    |tmp_85_reg_1931                     |   1|   0|    1|          0|
    |tmp_87_reg_2007                     |  19|   0|   19|          0|
    |tmp_88_reg_1942                     |   1|   0|    1|          0|
    |tmp_90_reg_2017                     |  18|   0|   18|          0|
    |tmp_91_reg_1810                     |   2|   0|    2|          0|
    |tmp_9_i1_tr_reg_1893                |  22|   0|   22|          0|
    |tmp_9_i2_tr_reg_1937                |  22|   0|   22|          0|
    |tmp_9_i_tr_reg_1915                 |  22|   0|   22|          0|
    |exitcond_reg_1815                   |  64|  32|    1|          0|
    |i_1_reg_1800                        |  64|  32|    3|          0|
    |i_reg_1790                          |  64|  32|    3|          0|
    |in_pixel_V51_phi_reg_279            |  64|  32|   24|          0|
    |in_switch_V52_phi_reg_292           |  64|  32|    4|          0|
    |minimumDistanceIndex_9_reg_236      |  64|  32|    2|          0|
    |r_V_3_reg_1835                      |  64|  32|    9|          0|
    |r_V_6_reg_1851                      |  64|  32|    9|          0|
    |r_V_reg_1819                        |  64|  32|    9|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1851| 288| 1380|         41|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |         Source Object         |    C Type    |
+--------------------+-----+-----+--------------+-------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_none | getPixelClassification_Stream | return value |
|ap_rst_n            |  in |    1| ap_ctrl_none | getPixelClassification_Stream | return value |
|in_pixel_V_TDATA    |  in |   24|     axis     |           in_pixel_V          |    scalar    |
|in_pixel_V_TVALID   |  in |    1|     axis     |           in_pixel_V          |    scalar    |
|in_pixel_V_TREADY   | out |    1|     axis     |           in_pixel_V          |    scalar    |
|out_pixel_V_TDATA   | out |   24|     axis     |          out_pixel_V          |    pointer   |
|out_pixel_V_TVALID  | out |    1|     axis     |          out_pixel_V          |    pointer   |
|out_pixel_V_TREADY  |  in |    1|     axis     |          out_pixel_V          |    pointer   |
|in_switch_V         |  in |    4|    ap_none   |          in_switch_V          |    scalar    |
+--------------------+-----+-----+--------------+-------------------------------+--------------+

