// Seed: 2934476996
module module_0 ();
  logic id_1[-1 : -1];
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri0 id_4,
    input wand id_5,
    input wire id_6
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  logic id_8 = id_6;
  logic [1 : 1] id_9;
  parameter id_10 = $realtime;
endmodule
module module_2 #(
    parameter id_3 = 32'd39
) (
    input supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    input supply0 _id_3
    , id_13,
    input wor id_4,
    output wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    input uwire id_8,
    output tri1 id_9,
    input wire id_10,
    output tri0 id_11
);
  tri  [  -1  :  -1  &  id_3  ]  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  \id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ;
  module_0 modCall_1 ();
  assign id_27 = id_22 === id_8;
  assign id_16 = -1 == id_21;
endmodule
