<stg><name>dec_MIMD_Pipeline_VITIS_LOOP_9_1</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln9 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i31:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.i31:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i31:2 %icmp_ln9 = icmp_eq  i6 %i_1, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i31:3 %add_ln9 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i31:4 %br_ln9 = br i1 %icmp_ln9, void %for.inc.i31.split, void %sw.epilog.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i31.split:0 %zext_ln9 = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.i31.split:4 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i31.split:5 %zext_ln11 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i31.split:6 %add_ln11 = add i64 %zext_ln11, i64 %c_read

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i31.split:7 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i31.split:8 %sext_ln11 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i31.split:9 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln11

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i31.split:13 %data_a_addr = getelementptr i32 %data_a, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="data_a_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.i31.split:14 %store_ln12 = store i32 0, i6 %data_a_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i31.split:15 %data_b_addr = getelementptr i32 %data_b, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="data_b_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.i31.split:16 %store_ln13 = store i32 0, i6 %data_b_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i31.split:17 %store_ln9 = store i6 %add_ln9, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i31.split:10 %gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i31.split:11 %write_ln11 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i64 %gmem2_addr, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln11"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="35" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i31.split:12 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="36" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i31.split:12 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="37" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i31.split:12 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="38" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i31.split:12 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
sw.epilog.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i31.split:1 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i31.split:2 %speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln9"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i31.split:3 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i31.split:12 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i31.split:18 %br_ln9 = br void %for.inc.i31

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="gmem2" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/></StgValue>
</port>
<port id="67" name="c" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
<port id="68" name="data_a" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="data_b" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="i" fromId="70" toId="11">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="74" from="gmem2" to="specinterface_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="76" from="empty" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="86" from="empty_4" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="88" from="empty_2" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="80" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="101" from="_ssdm_op_Read.ap_auto.i64" to="c_read" fromId="100" toId="13">
</dataflow>
<dataflow id="102" from="c" to="c_read" fromId="67" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln9" fromId="103" toId="14">
</dataflow>
<dataflow id="105" from="i" to="store_ln9" fromId="11" toId="14">
</dataflow>
<dataflow id="106" from="i" to="i_1" fromId="11" toId="16">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="gmem2" to="specbitsmap_ln0" fromId="66" toId="17">
</dataflow>
<dataflow id="110" from="i_1" to="icmp_ln9" fromId="16" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln9" fromId="111" toId="18">
</dataflow>
<dataflow id="113" from="i_1" to="add_ln9" fromId="16" toId="19">
</dataflow>
<dataflow id="115" from="StgValue_114" to="add_ln9" fromId="114" toId="19">
</dataflow>
<dataflow id="116" from="icmp_ln9" to="br_ln9" fromId="18" toId="20">
</dataflow>
<dataflow id="117" from="i_1" to="zext_ln9" fromId="16" toId="21">
</dataflow>
<dataflow id="119" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln" fromId="118" toId="22">
</dataflow>
<dataflow id="120" from="i_1" to="shl_ln" fromId="16" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_121" to="shl_ln" fromId="121" toId="22">
</dataflow>
<dataflow id="123" from="shl_ln" to="zext_ln11" fromId="22" toId="23">
</dataflow>
<dataflow id="124" from="zext_ln11" to="add_ln11" fromId="23" toId="24">
</dataflow>
<dataflow id="125" from="c_read" to="add_ln11" fromId="13" toId="24">
</dataflow>
<dataflow id="127" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="126" toId="25">
</dataflow>
<dataflow id="128" from="add_ln11" to="trunc_ln" fromId="24" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_129" to="trunc_ln" fromId="129" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_131" to="trunc_ln" fromId="131" toId="25">
</dataflow>
<dataflow id="133" from="trunc_ln" to="sext_ln11" fromId="25" toId="26">
</dataflow>
<dataflow id="134" from="gmem2" to="gmem2_addr" fromId="66" toId="27">
</dataflow>
<dataflow id="135" from="sext_ln11" to="gmem2_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="136" from="data_a" to="data_a_addr" fromId="68" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_137" to="data_a_addr" fromId="137" toId="28">
</dataflow>
<dataflow id="139" from="zext_ln9" to="data_a_addr" fromId="21" toId="28">
</dataflow>
<dataflow id="140" from="StgValue_77" to="store_ln12" fromId="77" toId="29">
</dataflow>
<dataflow id="141" from="data_a_addr" to="store_ln12" fromId="28" toId="29">
</dataflow>
<dataflow id="142" from="data_b" to="data_b_addr" fromId="69" toId="30">
</dataflow>
<dataflow id="143" from="StgValue_137" to="data_b_addr" fromId="137" toId="30">
</dataflow>
<dataflow id="144" from="zext_ln9" to="data_b_addr" fromId="21" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_77" to="store_ln13" fromId="77" toId="31">
</dataflow>
<dataflow id="146" from="data_b_addr" to="store_ln13" fromId="30" toId="31">
</dataflow>
<dataflow id="147" from="add_ln9" to="store_ln9" fromId="19" toId="32">
</dataflow>
<dataflow id="148" from="i" to="store_ln9" fromId="11" toId="32">
</dataflow>
<dataflow id="150" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem2_addr_req" fromId="149" toId="33">
</dataflow>
<dataflow id="151" from="gmem2_addr" to="gmem2_addr_req" fromId="27" toId="33">
</dataflow>
<dataflow id="152" from="StgValue_70" to="gmem2_addr_req" fromId="70" toId="33">
</dataflow>
<dataflow id="154" from="_ssdm_op_Write.m_axi.volatile.i32P1A" to="write_ln11" fromId="153" toId="34">
</dataflow>
<dataflow id="155" from="gmem2_addr" to="write_ln11" fromId="27" toId="34">
</dataflow>
<dataflow id="156" from="StgValue_77" to="write_ln11" fromId="77" toId="34">
</dataflow>
<dataflow id="158" from="StgValue_157" to="write_ln11" fromId="157" toId="34">
</dataflow>
<dataflow id="160" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="159" toId="35">
</dataflow>
<dataflow id="161" from="gmem2_addr" to="gmem2_addr_resp" fromId="27" toId="35">
</dataflow>
<dataflow id="162" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="159" toId="36">
</dataflow>
<dataflow id="163" from="gmem2_addr" to="gmem2_addr_resp" fromId="27" toId="36">
</dataflow>
<dataflow id="164" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="159" toId="37">
</dataflow>
<dataflow id="165" from="gmem2_addr" to="gmem2_addr_resp" fromId="27" toId="37">
</dataflow>
<dataflow id="166" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="159" toId="38">
</dataflow>
<dataflow id="167" from="gmem2_addr" to="gmem2_addr_resp" fromId="27" toId="38">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="168" toId="39">
</dataflow>
<dataflow id="170" from="StgValue_97" to="specpipeline_ln9" fromId="97" toId="39">
</dataflow>
<dataflow id="171" from="StgValue_77" to="specpipeline_ln9" fromId="77" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_77" to="specpipeline_ln9" fromId="77" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_77" to="specpipeline_ln9" fromId="77" toId="39">
</dataflow>
<dataflow id="174" from="empty_0" to="specpipeline_ln9" fromId="80" toId="39">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln9" fromId="175" toId="40">
</dataflow>
<dataflow id="178" from="StgValue_177" to="speclooptripcount_ln9" fromId="177" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_177" to="speclooptripcount_ln9" fromId="177" toId="40">
</dataflow>
<dataflow id="180" from="StgValue_177" to="speclooptripcount_ln9" fromId="177" toId="40">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="181" toId="41">
</dataflow>
<dataflow id="184" from="empty_16" to="specloopname_ln9" fromId="183" toId="41">
</dataflow>
<dataflow id="185" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="159" toId="42">
</dataflow>
<dataflow id="186" from="gmem2_addr" to="gmem2_addr_resp" fromId="27" toId="42">
</dataflow>
<dataflow id="187" from="icmp_ln9" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="188" from="icmp_ln9" to="StgValue_8" fromId="18" toId="8">
</dataflow>
</dataflows>


</stg>
