
button_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000288c  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  080029c8  080029c8  000039c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a28  08002a28  00004068  2**0
                  CONTENTS
  4 .ARM          00000008  08002a28  08002a28  00003a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002a30  08002a30  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a30  08002a30  00003a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002a34  08002a34  00003a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002a38  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08002aa0  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002aa0  00004220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000757e  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017c4  00000000  00000000  0000b60f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  0000cdd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000549  00000000  00000000  0000d4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016246  00000000  00000000  0000da29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009427  00000000  00000000  00023c6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000861cb  00000000  00000000  0002d096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b3261  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000212c  00000000  00000000  000b32a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000b53d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	@ (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000068 	.word	0x20000068
 8000158:	00000000 	.word	0x00000000
 800015c:	080029b0 	.word	0x080029b0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	@ (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	@ (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	@ (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000006c 	.word	0x2000006c
 8000178:	080029b0 	.word	0x080029b0

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b968 	b.w	8000464 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9d08      	ldr	r5, [sp, #32]
 80001b2:	460c      	mov	r4, r1
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d14e      	bne.n	8000256 <__udivmoddi4+0xaa>
 80001b8:	4694      	mov	ip, r2
 80001ba:	458c      	cmp	ip, r1
 80001bc:	4686      	mov	lr, r0
 80001be:	fab2 f282 	clz	r2, r2
 80001c2:	d962      	bls.n	800028a <__udivmoddi4+0xde>
 80001c4:	b14a      	cbz	r2, 80001da <__udivmoddi4+0x2e>
 80001c6:	f1c2 0320 	rsb	r3, r2, #32
 80001ca:	4091      	lsls	r1, r2
 80001cc:	fa20 f303 	lsr.w	r3, r0, r3
 80001d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d4:	4319      	orrs	r1, r3
 80001d6:	fa00 fe02 	lsl.w	lr, r0, r2
 80001da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001de:	fbb1 f4f7 	udiv	r4, r1, r7
 80001e2:	fb07 1114 	mls	r1, r7, r4, r1
 80001e6:	fa1f f68c 	uxth.w	r6, ip
 80001ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80001ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80001f2:	fb04 f106 	mul.w	r1, r4, r6
 80001f6:	4299      	cmp	r1, r3
 80001f8:	d90a      	bls.n	8000210 <__udivmoddi4+0x64>
 80001fa:	eb1c 0303 	adds.w	r3, ip, r3
 80001fe:	f104 30ff 	add.w	r0, r4, #4294967295
 8000202:	f080 8110 	bcs.w	8000426 <__udivmoddi4+0x27a>
 8000206:	4299      	cmp	r1, r3
 8000208:	f240 810d 	bls.w	8000426 <__udivmoddi4+0x27a>
 800020c:	3c02      	subs	r4, #2
 800020e:	4463      	add	r3, ip
 8000210:	1a59      	subs	r1, r3, r1
 8000212:	fbb1 f0f7 	udiv	r0, r1, r7
 8000216:	fb07 1110 	mls	r1, r7, r0, r1
 800021a:	fb00 f606 	mul.w	r6, r0, r6
 800021e:	fa1f f38e 	uxth.w	r3, lr
 8000222:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000226:	429e      	cmp	r6, r3
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0303 	adds.w	r3, ip, r3
 800022e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000232:	f080 80fa 	bcs.w	800042a <__udivmoddi4+0x27e>
 8000236:	429e      	cmp	r6, r3
 8000238:	f240 80f7 	bls.w	800042a <__udivmoddi4+0x27e>
 800023c:	4463      	add	r3, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	1b9b      	subs	r3, r3, r6
 8000244:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000248:	b11d      	cbz	r5, 8000252 <__udivmoddi4+0xa6>
 800024a:	40d3      	lsrs	r3, r2
 800024c:	2200      	movs	r2, #0
 800024e:	e9c5 3200 	strd	r3, r2, [r5]
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	428b      	cmp	r3, r1
 8000258:	d905      	bls.n	8000266 <__udivmoddi4+0xba>
 800025a:	b10d      	cbz	r5, 8000260 <__udivmoddi4+0xb4>
 800025c:	e9c5 0100 	strd	r0, r1, [r5]
 8000260:	2100      	movs	r1, #0
 8000262:	4608      	mov	r0, r1
 8000264:	e7f5      	b.n	8000252 <__udivmoddi4+0xa6>
 8000266:	fab3 f183 	clz	r1, r3
 800026a:	2900      	cmp	r1, #0
 800026c:	d146      	bne.n	80002fc <__udivmoddi4+0x150>
 800026e:	42a3      	cmp	r3, r4
 8000270:	d302      	bcc.n	8000278 <__udivmoddi4+0xcc>
 8000272:	4290      	cmp	r0, r2
 8000274:	f0c0 80ee 	bcc.w	8000454 <__udivmoddi4+0x2a8>
 8000278:	1a86      	subs	r6, r0, r2
 800027a:	eb64 0303 	sbc.w	r3, r4, r3
 800027e:	2001      	movs	r0, #1
 8000280:	2d00      	cmp	r5, #0
 8000282:	d0e6      	beq.n	8000252 <__udivmoddi4+0xa6>
 8000284:	e9c5 6300 	strd	r6, r3, [r5]
 8000288:	e7e3      	b.n	8000252 <__udivmoddi4+0xa6>
 800028a:	2a00      	cmp	r2, #0
 800028c:	f040 808f 	bne.w	80003ae <__udivmoddi4+0x202>
 8000290:	eba1 040c 	sub.w	r4, r1, ip
 8000294:	2101      	movs	r1, #1
 8000296:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800029a:	fa1f f78c 	uxth.w	r7, ip
 800029e:	fbb4 f6f8 	udiv	r6, r4, r8
 80002a2:	fb08 4416 	mls	r4, r8, r6, r4
 80002a6:	fb07 f006 	mul.w	r0, r7, r6
 80002aa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002b2:	4298      	cmp	r0, r3
 80002b4:	d908      	bls.n	80002c8 <__udivmoddi4+0x11c>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f106 34ff 	add.w	r4, r6, #4294967295
 80002be:	d202      	bcs.n	80002c6 <__udivmoddi4+0x11a>
 80002c0:	4298      	cmp	r0, r3
 80002c2:	f200 80cb 	bhi.w	800045c <__udivmoddi4+0x2b0>
 80002c6:	4626      	mov	r6, r4
 80002c8:	1a1c      	subs	r4, r3, r0
 80002ca:	fbb4 f0f8 	udiv	r0, r4, r8
 80002ce:	fb08 4410 	mls	r4, r8, r0, r4
 80002d2:	fb00 f707 	mul.w	r7, r0, r7
 80002d6:	fa1f f38e 	uxth.w	r3, lr
 80002da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002de:	429f      	cmp	r7, r3
 80002e0:	d908      	bls.n	80002f4 <__udivmoddi4+0x148>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f100 34ff 	add.w	r4, r0, #4294967295
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0x146>
 80002ec:	429f      	cmp	r7, r3
 80002ee:	f200 80ae 	bhi.w	800044e <__udivmoddi4+0x2a2>
 80002f2:	4620      	mov	r0, r4
 80002f4:	1bdb      	subs	r3, r3, r7
 80002f6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002fa:	e7a5      	b.n	8000248 <__udivmoddi4+0x9c>
 80002fc:	f1c1 0720 	rsb	r7, r1, #32
 8000300:	408b      	lsls	r3, r1
 8000302:	fa22 fc07 	lsr.w	ip, r2, r7
 8000306:	ea4c 0c03 	orr.w	ip, ip, r3
 800030a:	fa24 f607 	lsr.w	r6, r4, r7
 800030e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000312:	fbb6 f8f9 	udiv	r8, r6, r9
 8000316:	fa1f fe8c 	uxth.w	lr, ip
 800031a:	fb09 6618 	mls	r6, r9, r8, r6
 800031e:	fa20 f307 	lsr.w	r3, r0, r7
 8000322:	408c      	lsls	r4, r1
 8000324:	fa00 fa01 	lsl.w	sl, r0, r1
 8000328:	fb08 f00e 	mul.w	r0, r8, lr
 800032c:	431c      	orrs	r4, r3
 800032e:	0c23      	lsrs	r3, r4, #16
 8000330:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000334:	4298      	cmp	r0, r3
 8000336:	fa02 f201 	lsl.w	r2, r2, r1
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x1a6>
 800033c:	eb1c 0303 	adds.w	r3, ip, r3
 8000340:	f108 36ff 	add.w	r6, r8, #4294967295
 8000344:	f080 8081 	bcs.w	800044a <__udivmoddi4+0x29e>
 8000348:	4298      	cmp	r0, r3
 800034a:	d97e      	bls.n	800044a <__udivmoddi4+0x29e>
 800034c:	f1a8 0802 	sub.w	r8, r8, #2
 8000350:	4463      	add	r3, ip
 8000352:	1a1e      	subs	r6, r3, r0
 8000354:	fbb6 f3f9 	udiv	r3, r6, r9
 8000358:	fb09 6613 	mls	r6, r9, r3, r6
 800035c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000360:	b2a4      	uxth	r4, r4
 8000362:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000366:	45a6      	cmp	lr, r4
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x1d0>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000372:	d266      	bcs.n	8000442 <__udivmoddi4+0x296>
 8000374:	45a6      	cmp	lr, r4
 8000376:	d964      	bls.n	8000442 <__udivmoddi4+0x296>
 8000378:	3b02      	subs	r3, #2
 800037a:	4464      	add	r4, ip
 800037c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000380:	fba0 8302 	umull	r8, r3, r0, r2
 8000384:	eba4 040e 	sub.w	r4, r4, lr
 8000388:	429c      	cmp	r4, r3
 800038a:	46c6      	mov	lr, r8
 800038c:	461e      	mov	r6, r3
 800038e:	d350      	bcc.n	8000432 <__udivmoddi4+0x286>
 8000390:	d04d      	beq.n	800042e <__udivmoddi4+0x282>
 8000392:	b155      	cbz	r5, 80003aa <__udivmoddi4+0x1fe>
 8000394:	ebba 030e 	subs.w	r3, sl, lr
 8000398:	eb64 0406 	sbc.w	r4, r4, r6
 800039c:	fa04 f707 	lsl.w	r7, r4, r7
 80003a0:	40cb      	lsrs	r3, r1
 80003a2:	431f      	orrs	r7, r3
 80003a4:	40cc      	lsrs	r4, r1
 80003a6:	e9c5 7400 	strd	r7, r4, [r5]
 80003aa:	2100      	movs	r1, #0
 80003ac:	e751      	b.n	8000252 <__udivmoddi4+0xa6>
 80003ae:	fa0c fc02 	lsl.w	ip, ip, r2
 80003b2:	f1c2 0320 	rsb	r3, r2, #32
 80003b6:	40d9      	lsrs	r1, r3
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa20 f303 	lsr.w	r3, r0, r3
 80003c0:	fa00 fe02 	lsl.w	lr, r0, r2
 80003c4:	fbb1 f0f8 	udiv	r0, r1, r8
 80003c8:	fb08 1110 	mls	r1, r8, r0, r1
 80003cc:	4094      	lsls	r4, r2
 80003ce:	431c      	orrs	r4, r3
 80003d0:	fa1f f78c 	uxth.w	r7, ip
 80003d4:	0c23      	lsrs	r3, r4, #16
 80003d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003da:	fb00 f107 	mul.w	r1, r0, r7
 80003de:	4299      	cmp	r1, r3
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x248>
 80003e2:	eb1c 0303 	adds.w	r3, ip, r3
 80003e6:	f100 36ff 	add.w	r6, r0, #4294967295
 80003ea:	d22c      	bcs.n	8000446 <__udivmoddi4+0x29a>
 80003ec:	4299      	cmp	r1, r3
 80003ee:	d92a      	bls.n	8000446 <__udivmoddi4+0x29a>
 80003f0:	3802      	subs	r0, #2
 80003f2:	4463      	add	r3, ip
 80003f4:	1a5b      	subs	r3, r3, r1
 80003f6:	fbb3 f1f8 	udiv	r1, r3, r8
 80003fa:	fb08 3311 	mls	r3, r8, r1, r3
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000404:	fb01 f307 	mul.w	r3, r1, r7
 8000408:	42a3      	cmp	r3, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x272>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f101 36ff 	add.w	r6, r1, #4294967295
 8000414:	d213      	bcs.n	800043e <__udivmoddi4+0x292>
 8000416:	42a3      	cmp	r3, r4
 8000418:	d911      	bls.n	800043e <__udivmoddi4+0x292>
 800041a:	3902      	subs	r1, #2
 800041c:	4464      	add	r4, ip
 800041e:	1ae4      	subs	r4, r4, r3
 8000420:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000424:	e73b      	b.n	800029e <__udivmoddi4+0xf2>
 8000426:	4604      	mov	r4, r0
 8000428:	e6f2      	b.n	8000210 <__udivmoddi4+0x64>
 800042a:	4608      	mov	r0, r1
 800042c:	e708      	b.n	8000240 <__udivmoddi4+0x94>
 800042e:	45c2      	cmp	sl, r8
 8000430:	d2af      	bcs.n	8000392 <__udivmoddi4+0x1e6>
 8000432:	ebb8 0e02 	subs.w	lr, r8, r2
 8000436:	eb63 060c 	sbc.w	r6, r3, ip
 800043a:	3801      	subs	r0, #1
 800043c:	e7a9      	b.n	8000392 <__udivmoddi4+0x1e6>
 800043e:	4631      	mov	r1, r6
 8000440:	e7ed      	b.n	800041e <__udivmoddi4+0x272>
 8000442:	4603      	mov	r3, r0
 8000444:	e79a      	b.n	800037c <__udivmoddi4+0x1d0>
 8000446:	4630      	mov	r0, r6
 8000448:	e7d4      	b.n	80003f4 <__udivmoddi4+0x248>
 800044a:	46b0      	mov	r8, r6
 800044c:	e781      	b.n	8000352 <__udivmoddi4+0x1a6>
 800044e:	4463      	add	r3, ip
 8000450:	3802      	subs	r0, #2
 8000452:	e74f      	b.n	80002f4 <__udivmoddi4+0x148>
 8000454:	4606      	mov	r6, r0
 8000456:	4623      	mov	r3, r4
 8000458:	4608      	mov	r0, r1
 800045a:	e711      	b.n	8000280 <__udivmoddi4+0xd4>
 800045c:	3e02      	subs	r6, #2
 800045e:	4463      	add	r3, ip
 8000460:	e732      	b.n	80002c8 <__udivmoddi4+0x11c>
 8000462:	bf00      	nop

08000464 <__aeabi_idiv0>:
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop

08000468 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b08a      	sub	sp, #40	@ 0x28
 800046c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800046e:	f107 0314 	add.w	r3, r7, #20
 8000472:	2200      	movs	r2, #0
 8000474:	601a      	str	r2, [r3, #0]
 8000476:	605a      	str	r2, [r3, #4]
 8000478:	609a      	str	r2, [r3, #8]
 800047a:	60da      	str	r2, [r3, #12]
 800047c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800047e:	4b31      	ldr	r3, [pc, #196]	@ (8000544 <MX_GPIO_Init+0xdc>)
 8000480:	69db      	ldr	r3, [r3, #28]
 8000482:	4a30      	ldr	r2, [pc, #192]	@ (8000544 <MX_GPIO_Init+0xdc>)
 8000484:	f043 0304 	orr.w	r3, r3, #4
 8000488:	61d3      	str	r3, [r2, #28]
 800048a:	4b2e      	ldr	r3, [pc, #184]	@ (8000544 <MX_GPIO_Init+0xdc>)
 800048c:	69db      	ldr	r3, [r3, #28]
 800048e:	f003 0304 	and.w	r3, r3, #4
 8000492:	613b      	str	r3, [r7, #16]
 8000494:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000496:	4b2b      	ldr	r3, [pc, #172]	@ (8000544 <MX_GPIO_Init+0xdc>)
 8000498:	69db      	ldr	r3, [r3, #28]
 800049a:	4a2a      	ldr	r2, [pc, #168]	@ (8000544 <MX_GPIO_Init+0xdc>)
 800049c:	f043 0320 	orr.w	r3, r3, #32
 80004a0:	61d3      	str	r3, [r2, #28]
 80004a2:	4b28      	ldr	r3, [pc, #160]	@ (8000544 <MX_GPIO_Init+0xdc>)
 80004a4:	69db      	ldr	r3, [r3, #28]
 80004a6:	f003 0320 	and.w	r3, r3, #32
 80004aa:	60fb      	str	r3, [r7, #12]
 80004ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004ae:	4b25      	ldr	r3, [pc, #148]	@ (8000544 <MX_GPIO_Init+0xdc>)
 80004b0:	69db      	ldr	r3, [r3, #28]
 80004b2:	4a24      	ldr	r2, [pc, #144]	@ (8000544 <MX_GPIO_Init+0xdc>)
 80004b4:	f043 0301 	orr.w	r3, r3, #1
 80004b8:	61d3      	str	r3, [r2, #28]
 80004ba:	4b22      	ldr	r3, [pc, #136]	@ (8000544 <MX_GPIO_Init+0xdc>)
 80004bc:	69db      	ldr	r3, [r3, #28]
 80004be:	f003 0301 	and.w	r3, r3, #1
 80004c2:	60bb      	str	r3, [r7, #8]
 80004c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000544 <MX_GPIO_Init+0xdc>)
 80004c8:	69db      	ldr	r3, [r3, #28]
 80004ca:	4a1e      	ldr	r2, [pc, #120]	@ (8000544 <MX_GPIO_Init+0xdc>)
 80004cc:	f043 0302 	orr.w	r3, r3, #2
 80004d0:	61d3      	str	r3, [r2, #28]
 80004d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000544 <MX_GPIO_Init+0xdc>)
 80004d4:	69db      	ldr	r3, [r3, #28]
 80004d6:	f003 0302 	and.w	r3, r3, #2
 80004da:	607b      	str	r3, [r7, #4]
 80004dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	2120      	movs	r1, #32
 80004e2:	4819      	ldr	r0, [pc, #100]	@ (8000548 <MX_GPIO_Init+0xe0>)
 80004e4:	f000 fd89 	bl	8000ffa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004ee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80004f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f4:	2300      	movs	r3, #0
 80004f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80004f8:	f107 0314 	add.w	r3, r7, #20
 80004fc:	4619      	mov	r1, r3
 80004fe:	4813      	ldr	r0, [pc, #76]	@ (800054c <MX_GPIO_Init+0xe4>)
 8000500:	f000 fbd4 	bl	8000cac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000504:	2320      	movs	r3, #32
 8000506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000508:	2301      	movs	r3, #1
 800050a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000510:	2300      	movs	r3, #0
 8000512:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000514:	f107 0314 	add.w	r3, r7, #20
 8000518:	4619      	mov	r1, r3
 800051a:	480b      	ldr	r0, [pc, #44]	@ (8000548 <MX_GPIO_Init+0xe0>)
 800051c:	f000 fbc6 	bl	8000cac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000520:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000526:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800052a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052c:	2300      	movs	r3, #0
 800052e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000530:	f107 0314 	add.w	r3, r7, #20
 8000534:	4619      	mov	r1, r3
 8000536:	4804      	ldr	r0, [pc, #16]	@ (8000548 <MX_GPIO_Init+0xe0>)
 8000538:	f000 fbb8 	bl	8000cac <HAL_GPIO_Init>

}
 800053c:	bf00      	nop
 800053e:	3728      	adds	r7, #40	@ 0x28
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	40023800 	.word	0x40023800
 8000548:	40020000 	.word	0x40020000
 800054c:	40020800 	.word	0x40020800

08000550 <_write>:
#define b_pin GPIO_PIN_8
#define b_port GPIOA
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
//Code to enable printf statements
	int _write(int file, char *data, int len) {
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	60f8      	str	r0, [r7, #12]
 8000558:	60b9      	str	r1, [r7, #8]
 800055a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, len, HAL_MAX_DELAY); // Replace &huart2 with your UART instance
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	b29a      	uxth	r2, r3
 8000560:	f04f 33ff 	mov.w	r3, #4294967295
 8000564:	68b9      	ldr	r1, [r7, #8]
 8000566:	4804      	ldr	r0, [pc, #16]	@ (8000578 <_write+0x28>)
 8000568:	f001 fba6 	bl	8001cb8 <HAL_UART_Transmit>
    return len;
 800056c:	687b      	ldr	r3, [r7, #4]
	}
 800056e:	4618      	mov	r0, r3
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	20000088 	.word	0x20000088

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b086      	sub	sp, #24
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f000 fa1e 	bl	80009c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f84f 	bl	8000628 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058a:	f7ff ff6d 	bl	8000468 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058e:	f000 f985 	bl	800089c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	 GPIO_PinState last_state = GPIO_PIN_RESET;
 8000592:	2300      	movs	r3, #0
 8000594:	75fb      	strb	r3, [r7, #23]

	// this is for double press
	 uint32_t DP_Threshold = 500000; // for 500 ms threshold for double pressed button
 8000596:	4b1f      	ldr	r3, [pc, #124]	@ (8000614 <main+0x98>)
 8000598:	60bb      	str	r3, [r7, #8]
	 uint32_t current_time = HAL_GetTick();
 800059a:	f000 fa77 	bl	8000a8c <HAL_GetTick>
 800059e:	6078      	str	r0, [r7, #4]
	 uint32_t press_time;
	 uint32_t presscount = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	60fb      	str	r3, [r7, #12]

    /* USER CODE BEGIN 3 */

    // Read the button state

       button_state = HAL_GPIO_ReadPin(b_port, b_pin);
 80005a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005a8:	481b      	ldr	r0, [pc, #108]	@ (8000618 <main+0x9c>)
 80005aa:	f000 fd0f 	bl	8000fcc <HAL_GPIO_ReadPin>
 80005ae:	4603      	mov	r3, r0
 80005b0:	70fb      	strb	r3, [r7, #3]

      if (button_state != last_state) { // Button pressed
 80005b2:	78fa      	ldrb	r2, [r7, #3]
 80005b4:	7dfb      	ldrb	r3, [r7, #23]
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d0f4      	beq.n	80005a4 <main+0x28>
          HAL_Delay(100); // Debounce delay
 80005ba:	2064      	movs	r0, #100	@ 0x64
 80005bc:	f000 fa70 	bl	8000aa0 <HAL_Delay>
          if (button_state == GPIO_PIN_SET && presscount == 0) { // Check again
 80005c0:	78fb      	ldrb	r3, [r7, #3]
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d109      	bne.n	80005da <main+0x5e>
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d106      	bne.n	80005da <main+0x5e>
              printf("button pressed\n");
 80005cc:	4813      	ldr	r0, [pc, #76]	@ (800061c <main+0xa0>)
 80005ce:	f001 fe61 	bl	8002294 <puts>
              press_time = current_time;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	613b      	str	r3, [r7, #16]
              presscount = 1;
 80005d6:	2301      	movs	r3, #1
 80005d8:	60fb      	str	r3, [r7, #12]
          /*
           *
           * we should try to do a while loop that or make a countdown function to wait a certain time for a double press to happen or not
           *
           * */
						if (presscount == 1 && ((press_time - current_time) <= DP_Threshold) ) { // Check again
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d10b      	bne.n	80005f8 <main+0x7c>
 80005e0:	693a      	ldr	r2, [r7, #16]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	1ad3      	subs	r3, r2, r3
 80005e6:	68ba      	ldr	r2, [r7, #8]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d305      	bcc.n	80005f8 <main+0x7c>
                 printf("double button pressed\n");
 80005ec:	480c      	ldr	r0, [pc, #48]	@ (8000620 <main+0xa4>)
 80005ee:	f001 fe51 	bl	8002294 <puts>
                 presscount = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	60fb      	str	r3, [r7, #12]
						if (presscount == 1 && ((press_time - current_time) <= DP_Threshold) ) { // Check again
 80005f6:	e009      	b.n	800060c <main+0x90>
                    }

							else if (button_state == GPIO_PIN_RESET) { // Button not pressed
 80005f8:	78fb      	ldrb	r3, [r7, #3]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d106      	bne.n	800060c <main+0x90>
										printf("button not pressed\n");
 80005fe:	4809      	ldr	r0, [pc, #36]	@ (8000624 <main+0xa8>)
 8000600:	f001 fe48 	bl	8002294 <puts>
										press_time = current_time;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	613b      	str	r3, [r7, #16]
										presscount = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	60fb      	str	r3, [r7, #12]
									}
										last_state = button_state;
 800060c:	78fb      	ldrb	r3, [r7, #3]
 800060e:	75fb      	strb	r3, [r7, #23]
       button_state = HAL_GPIO_ReadPin(b_port, b_pin);
 8000610:	e7c8      	b.n	80005a4 <main+0x28>
 8000612:	bf00      	nop
 8000614:	0007a120 	.word	0x0007a120
 8000618:	40020000 	.word	0x40020000
 800061c:	080029c8 	.word	0x080029c8
 8000620:	080029d8 	.word	0x080029d8
 8000624:	080029f0 	.word	0x080029f0

08000628 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b092      	sub	sp, #72	@ 0x48
 800062c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	2234      	movs	r2, #52	@ 0x34
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f001 ff0c 	bl	8002454 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800063c:	463b      	mov	r3, r7
 800063e:	2200      	movs	r2, #0
 8000640:	601a      	str	r2, [r3, #0]
 8000642:	605a      	str	r2, [r3, #4]
 8000644:	609a      	str	r2, [r3, #8]
 8000646:	60da      	str	r2, [r3, #12]
 8000648:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800064a:	4b1d      	ldr	r3, [pc, #116]	@ (80006c0 <SystemClock_Config+0x98>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8000652:	4a1b      	ldr	r2, [pc, #108]	@ (80006c0 <SystemClock_Config+0x98>)
 8000654:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000658:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800065a:	2302      	movs	r3, #2
 800065c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065e:	2301      	movs	r3, #1
 8000660:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000662:	2310      	movs	r3, #16
 8000664:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000666:	2302      	movs	r3, #2
 8000668:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800066a:	2300      	movs	r3, #0
 800066c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800066e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000672:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000674:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000678:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4618      	mov	r0, r3
 8000680:	f000 fcd4 	bl	800102c <HAL_RCC_OscConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800068a:	f000 f81b 	bl	80006c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068e:	230f      	movs	r3, #15
 8000690:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000692:	2303      	movs	r3, #3
 8000694:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000696:	2300      	movs	r3, #0
 8000698:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800069a:	2300      	movs	r3, #0
 800069c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069e:	2300      	movs	r3, #0
 80006a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006a2:	463b      	mov	r3, r7
 80006a4:	2101      	movs	r1, #1
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 fff0 	bl	800168c <HAL_RCC_ClockConfig>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006b2:	f000 f807 	bl	80006c4 <Error_Handler>
  }
}
 80006b6:	bf00      	nop
 80006b8:	3748      	adds	r7, #72	@ 0x48
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40007000 	.word	0x40007000

080006c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c8:	b672      	cpsid	i
}
 80006ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006cc:	bf00      	nop
 80006ce:	e7fd      	b.n	80006cc <Error_Handler+0x8>

080006d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80006d6:	4b15      	ldr	r3, [pc, #84]	@ (800072c <HAL_MspInit+0x5c>)
 80006d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006da:	4a14      	ldr	r2, [pc, #80]	@ (800072c <HAL_MspInit+0x5c>)
 80006dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80006e0:	6253      	str	r3, [r2, #36]	@ 0x24
 80006e2:	4b12      	ldr	r3, [pc, #72]	@ (800072c <HAL_MspInit+0x5c>)
 80006e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ee:	4b0f      	ldr	r3, [pc, #60]	@ (800072c <HAL_MspInit+0x5c>)
 80006f0:	6a1b      	ldr	r3, [r3, #32]
 80006f2:	4a0e      	ldr	r2, [pc, #56]	@ (800072c <HAL_MspInit+0x5c>)
 80006f4:	f043 0301 	orr.w	r3, r3, #1
 80006f8:	6213      	str	r3, [r2, #32]
 80006fa:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <HAL_MspInit+0x5c>)
 80006fc:	6a1b      	ldr	r3, [r3, #32]
 80006fe:	f003 0301 	and.w	r3, r3, #1
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000706:	4b09      	ldr	r3, [pc, #36]	@ (800072c <HAL_MspInit+0x5c>)
 8000708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800070a:	4a08      	ldr	r2, [pc, #32]	@ (800072c <HAL_MspInit+0x5c>)
 800070c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000710:	6253      	str	r3, [r2, #36]	@ 0x24
 8000712:	4b06      	ldr	r3, [pc, #24]	@ (800072c <HAL_MspInit+0x5c>)
 8000714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000716:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800071e:	2007      	movs	r0, #7
 8000720:	f000 fa90 	bl	8000c44 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000724:	bf00      	nop
 8000726:	3710      	adds	r7, #16
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40023800 	.word	0x40023800

08000730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <NMI_Handler+0x4>

08000738 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <HardFault_Handler+0x4>

08000740 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <MemManage_Handler+0x4>

08000748 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <BusFault_Handler+0x4>

08000750 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <UsageFault_Handler+0x4>

08000758 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr

08000764 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	bc80      	pop	{r7}
 800076e:	4770      	bx	lr

08000770 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr

0800077c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000780:	f000 f972 	bl	8000a68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}

08000788 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000794:	2300      	movs	r3, #0
 8000796:	617b      	str	r3, [r7, #20]
 8000798:	e00a      	b.n	80007b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800079a:	f3af 8000 	nop.w
 800079e:	4601      	mov	r1, r0
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	1c5a      	adds	r2, r3, #1
 80007a4:	60ba      	str	r2, [r7, #8]
 80007a6:	b2ca      	uxtb	r2, r1
 80007a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007aa:	697b      	ldr	r3, [r7, #20]
 80007ac:	3301      	adds	r3, #1
 80007ae:	617b      	str	r3, [r7, #20]
 80007b0:	697a      	ldr	r2, [r7, #20]
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	429a      	cmp	r2, r3
 80007b6:	dbf0      	blt.n	800079a <_read+0x12>
  }

  return len;
 80007b8:	687b      	ldr	r3, [r7, #4]
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3718      	adds	r7, #24
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80007ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bc80      	pop	{r7}
 80007d6:	4770      	bx	lr

080007d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007e8:	605a      	str	r2, [r3, #4]
  return 0;
 80007ea:	2300      	movs	r3, #0
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr

080007f6 <_isatty>:

int _isatty(int file)
{
 80007f6:	b480      	push	{r7}
 80007f8:	b083      	sub	sp, #12
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80007fe:	2301      	movs	r3, #1
}
 8000800:	4618      	mov	r0, r3
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr

0800080a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800080a:	b480      	push	{r7}
 800080c:	b085      	sub	sp, #20
 800080e:	af00      	add	r7, sp, #0
 8000810:	60f8      	str	r0, [r7, #12]
 8000812:	60b9      	str	r1, [r7, #8]
 8000814:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000816:	2300      	movs	r3, #0
}
 8000818:	4618      	mov	r0, r3
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr
	...

08000824 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800082c:	4a14      	ldr	r2, [pc, #80]	@ (8000880 <_sbrk+0x5c>)
 800082e:	4b15      	ldr	r3, [pc, #84]	@ (8000884 <_sbrk+0x60>)
 8000830:	1ad3      	subs	r3, r2, r3
 8000832:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000834:	697b      	ldr	r3, [r7, #20]
 8000836:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000838:	4b13      	ldr	r3, [pc, #76]	@ (8000888 <_sbrk+0x64>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d102      	bne.n	8000846 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000840:	4b11      	ldr	r3, [pc, #68]	@ (8000888 <_sbrk+0x64>)
 8000842:	4a12      	ldr	r2, [pc, #72]	@ (800088c <_sbrk+0x68>)
 8000844:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000846:	4b10      	ldr	r3, [pc, #64]	@ (8000888 <_sbrk+0x64>)
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4413      	add	r3, r2
 800084e:	693a      	ldr	r2, [r7, #16]
 8000850:	429a      	cmp	r2, r3
 8000852:	d207      	bcs.n	8000864 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000854:	f001 fe4c 	bl	80024f0 <__errno>
 8000858:	4603      	mov	r3, r0
 800085a:	220c      	movs	r2, #12
 800085c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800085e:	f04f 33ff 	mov.w	r3, #4294967295
 8000862:	e009      	b.n	8000878 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000864:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <_sbrk+0x64>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800086a:	4b07      	ldr	r3, [pc, #28]	@ (8000888 <_sbrk+0x64>)
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4413      	add	r3, r2
 8000872:	4a05      	ldr	r2, [pc, #20]	@ (8000888 <_sbrk+0x64>)
 8000874:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000876:	68fb      	ldr	r3, [r7, #12]
}
 8000878:	4618      	mov	r0, r3
 800087a:	3718      	adds	r7, #24
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	20014000 	.word	0x20014000
 8000884:	00000400 	.word	0x00000400
 8000888:	20000084 	.word	0x20000084
 800088c:	20000220 	.word	0x20000220

08000890 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr

0800089c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008a0:	4b11      	ldr	r3, [pc, #68]	@ (80008e8 <MX_USART2_UART_Init+0x4c>)
 80008a2:	4a12      	ldr	r2, [pc, #72]	@ (80008ec <MX_USART2_UART_Init+0x50>)
 80008a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008a6:	4b10      	ldr	r3, [pc, #64]	@ (80008e8 <MX_USART2_UART_Init+0x4c>)
 80008a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008ae:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <MX_USART2_UART_Init+0x4c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008b4:	4b0c      	ldr	r3, [pc, #48]	@ (80008e8 <MX_USART2_UART_Init+0x4c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ba:	4b0b      	ldr	r3, [pc, #44]	@ (80008e8 <MX_USART2_UART_Init+0x4c>)
 80008bc:	2200      	movs	r2, #0
 80008be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008c0:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <MX_USART2_UART_Init+0x4c>)
 80008c2:	220c      	movs	r2, #12
 80008c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c6:	4b08      	ldr	r3, [pc, #32]	@ (80008e8 <MX_USART2_UART_Init+0x4c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008cc:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <MX_USART2_UART_Init+0x4c>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008d2:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <MX_USART2_UART_Init+0x4c>)
 80008d4:	f001 f9a0 	bl	8001c18 <HAL_UART_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008de:	f7ff fef1 	bl	80006c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	20000088 	.word	0x20000088
 80008ec:	40004400 	.word	0x40004400

080008f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08a      	sub	sp, #40	@ 0x28
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a17      	ldr	r2, [pc, #92]	@ (800096c <HAL_UART_MspInit+0x7c>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d127      	bne.n	8000962 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000912:	4b17      	ldr	r3, [pc, #92]	@ (8000970 <HAL_UART_MspInit+0x80>)
 8000914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000916:	4a16      	ldr	r2, [pc, #88]	@ (8000970 <HAL_UART_MspInit+0x80>)
 8000918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800091c:	6253      	str	r3, [r2, #36]	@ 0x24
 800091e:	4b14      	ldr	r3, [pc, #80]	@ (8000970 <HAL_UART_MspInit+0x80>)
 8000920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092a:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <HAL_UART_MspInit+0x80>)
 800092c:	69db      	ldr	r3, [r3, #28]
 800092e:	4a10      	ldr	r2, [pc, #64]	@ (8000970 <HAL_UART_MspInit+0x80>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	61d3      	str	r3, [r2, #28]
 8000936:	4b0e      	ldr	r3, [pc, #56]	@ (8000970 <HAL_UART_MspInit+0x80>)
 8000938:	69db      	ldr	r3, [r3, #28]
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000942:	230c      	movs	r3, #12
 8000944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	2302      	movs	r3, #2
 8000948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800094e:	2303      	movs	r3, #3
 8000950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000952:	2307      	movs	r3, #7
 8000954:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	4619      	mov	r1, r3
 800095c:	4805      	ldr	r0, [pc, #20]	@ (8000974 <HAL_UART_MspInit+0x84>)
 800095e:	f000 f9a5 	bl	8000cac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000962:	bf00      	nop
 8000964:	3728      	adds	r7, #40	@ 0x28
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40004400 	.word	0x40004400
 8000970:	40023800 	.word	0x40023800
 8000974:	40020000 	.word	0x40020000

08000978 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000978:	f7ff ff8a 	bl	8000890 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800097c:	480b      	ldr	r0, [pc, #44]	@ (80009ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800097e:	490c      	ldr	r1, [pc, #48]	@ (80009b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000980:	4a0c      	ldr	r2, [pc, #48]	@ (80009b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000984:	e002      	b.n	800098c <LoopCopyDataInit>

08000986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800098a:	3304      	adds	r3, #4

0800098c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800098c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800098e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000990:	d3f9      	bcc.n	8000986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000992:	4a09      	ldr	r2, [pc, #36]	@ (80009b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000994:	4c09      	ldr	r4, [pc, #36]	@ (80009bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000998:	e001      	b.n	800099e <LoopFillZerobss>

0800099a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800099a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800099c:	3204      	adds	r2, #4

0800099e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800099e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a0:	d3fb      	bcc.n	800099a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009a2:	f001 fdab 	bl	80024fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009a6:	f7ff fde9 	bl	800057c <main>
  bx lr
 80009aa:	4770      	bx	lr
  ldr r0, =_sdata
 80009ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80009b4:	08002a38 	.word	0x08002a38
  ldr r2, =_sbss
 80009b8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80009bc:	20000220 	.word	0x20000220

080009c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009c0:	e7fe      	b.n	80009c0 <ADC1_IRQHandler>

080009c2 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009c2:	b580      	push	{r7, lr}
 80009c4:	b082      	sub	sp, #8
 80009c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009c8:	2300      	movs	r3, #0
 80009ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009cc:	2003      	movs	r0, #3
 80009ce:	f000 f939 	bl	8000c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009d2:	2000      	movs	r0, #0
 80009d4:	f000 f80e 	bl	80009f4 <HAL_InitTick>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d002      	beq.n	80009e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80009de:	2301      	movs	r3, #1
 80009e0:	71fb      	strb	r3, [r7, #7]
 80009e2:	e001      	b.n	80009e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009e4:	f7ff fe74 	bl	80006d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009e8:	79fb      	ldrb	r3, [r7, #7]
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
	...

080009f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009fc:	2300      	movs	r3, #0
 80009fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a00:	4b16      	ldr	r3, [pc, #88]	@ (8000a5c <HAL_InitTick+0x68>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d022      	beq.n	8000a4e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a08:	4b15      	ldr	r3, [pc, #84]	@ (8000a60 <HAL_InitTick+0x6c>)
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	4b13      	ldr	r3, [pc, #76]	@ (8000a5c <HAL_InitTick+0x68>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a14:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f000 f938 	bl	8000c92 <HAL_SYSTICK_Config>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d10f      	bne.n	8000a48 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	2b0f      	cmp	r3, #15
 8000a2c:	d809      	bhi.n	8000a42 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	6879      	ldr	r1, [r7, #4]
 8000a32:	f04f 30ff 	mov.w	r0, #4294967295
 8000a36:	f000 f910 	bl	8000c5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a64 <HAL_InitTick+0x70>)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	6013      	str	r3, [r2, #0]
 8000a40:	e007      	b.n	8000a52 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	73fb      	strb	r3, [r7, #15]
 8000a46:	e004      	b.n	8000a52 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	73fb      	strb	r3, [r7, #15]
 8000a4c:	e001      	b.n	8000a52 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	3710      	adds	r7, #16
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	20000008 	.word	0x20000008
 8000a60:	20000000 	.word	0x20000000
 8000a64:	20000004 	.word	0x20000004

08000a68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a6c:	4b05      	ldr	r3, [pc, #20]	@ (8000a84 <HAL_IncTick+0x1c>)
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	4b05      	ldr	r3, [pc, #20]	@ (8000a88 <HAL_IncTick+0x20>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4413      	add	r3, r2
 8000a76:	4a03      	ldr	r2, [pc, #12]	@ (8000a84 <HAL_IncTick+0x1c>)
 8000a78:	6013      	str	r3, [r2, #0]
}
 8000a7a:	bf00      	nop
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bc80      	pop	{r7}
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	200000d0 	.word	0x200000d0
 8000a88:	20000008 	.word	0x20000008

08000a8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a90:	4b02      	ldr	r3, [pc, #8]	@ (8000a9c <HAL_GetTick+0x10>)
 8000a92:	681b      	ldr	r3, [r3, #0]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr
 8000a9c:	200000d0 	.word	0x200000d0

08000aa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000aa8:	f7ff fff0 	bl	8000a8c <HAL_GetTick>
 8000aac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ab8:	d004      	beq.n	8000ac4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aba:	4b09      	ldr	r3, [pc, #36]	@ (8000ae0 <HAL_Delay+0x40>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	68fa      	ldr	r2, [r7, #12]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ac4:	bf00      	nop
 8000ac6:	f7ff ffe1 	bl	8000a8c <HAL_GetTick>
 8000aca:	4602      	mov	r2, r0
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	68fa      	ldr	r2, [r7, #12]
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	d8f7      	bhi.n	8000ac6 <HAL_Delay+0x26>
  {
  }
}
 8000ad6:	bf00      	nop
 8000ad8:	bf00      	nop
 8000ada:	3710      	adds	r7, #16
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000008 	.word	0x20000008

08000ae4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b085      	sub	sp, #20
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f003 0307 	and.w	r3, r3, #7
 8000af2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000af4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <__NVIC_SetPriorityGrouping+0x44>)
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000afa:	68ba      	ldr	r2, [r7, #8]
 8000afc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b00:	4013      	ands	r3, r2
 8000b02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b16:	4a04      	ldr	r2, [pc, #16]	@ (8000b28 <__NVIC_SetPriorityGrouping+0x44>)
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	60d3      	str	r3, [r2, #12]
}
 8000b1c:	bf00      	nop
 8000b1e:	3714      	adds	r7, #20
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bc80      	pop	{r7}
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b30:	4b04      	ldr	r3, [pc, #16]	@ (8000b44 <__NVIC_GetPriorityGrouping+0x18>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	0a1b      	lsrs	r3, r3, #8
 8000b36:	f003 0307 	and.w	r3, r3, #7
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bc80      	pop	{r7}
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	e000ed00 	.word	0xe000ed00

08000b48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	6039      	str	r1, [r7, #0]
 8000b52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	db0a      	blt.n	8000b72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	490c      	ldr	r1, [pc, #48]	@ (8000b94 <__NVIC_SetPriority+0x4c>)
 8000b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b66:	0112      	lsls	r2, r2, #4
 8000b68:	b2d2      	uxtb	r2, r2
 8000b6a:	440b      	add	r3, r1
 8000b6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b70:	e00a      	b.n	8000b88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	4908      	ldr	r1, [pc, #32]	@ (8000b98 <__NVIC_SetPriority+0x50>)
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	f003 030f 	and.w	r3, r3, #15
 8000b7e:	3b04      	subs	r3, #4
 8000b80:	0112      	lsls	r2, r2, #4
 8000b82:	b2d2      	uxtb	r2, r2
 8000b84:	440b      	add	r3, r1
 8000b86:	761a      	strb	r2, [r3, #24]
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	e000e100 	.word	0xe000e100
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b089      	sub	sp, #36	@ 0x24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	f1c3 0307 	rsb	r3, r3, #7
 8000bb6:	2b04      	cmp	r3, #4
 8000bb8:	bf28      	it	cs
 8000bba:	2304      	movcs	r3, #4
 8000bbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bbe:	69fb      	ldr	r3, [r7, #28]
 8000bc0:	3304      	adds	r3, #4
 8000bc2:	2b06      	cmp	r3, #6
 8000bc4:	d902      	bls.n	8000bcc <NVIC_EncodePriority+0x30>
 8000bc6:	69fb      	ldr	r3, [r7, #28]
 8000bc8:	3b03      	subs	r3, #3
 8000bca:	e000      	b.n	8000bce <NVIC_EncodePriority+0x32>
 8000bcc:	2300      	movs	r3, #0
 8000bce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd4:	69bb      	ldr	r3, [r7, #24]
 8000bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bda:	43da      	mvns	r2, r3
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	401a      	ands	r2, r3
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000be4:	f04f 31ff 	mov.w	r1, #4294967295
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	fa01 f303 	lsl.w	r3, r1, r3
 8000bee:	43d9      	mvns	r1, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf4:	4313      	orrs	r3, r2
         );
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3724      	adds	r7, #36	@ 0x24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr

08000c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c10:	d301      	bcc.n	8000c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c12:	2301      	movs	r3, #1
 8000c14:	e00f      	b.n	8000c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c16:	4a0a      	ldr	r2, [pc, #40]	@ (8000c40 <SysTick_Config+0x40>)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	3b01      	subs	r3, #1
 8000c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c1e:	210f      	movs	r1, #15
 8000c20:	f04f 30ff 	mov.w	r0, #4294967295
 8000c24:	f7ff ff90 	bl	8000b48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c28:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <SysTick_Config+0x40>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c2e:	4b04      	ldr	r3, [pc, #16]	@ (8000c40 <SysTick_Config+0x40>)
 8000c30:	2207      	movs	r2, #7
 8000c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	e000e010 	.word	0xe000e010

08000c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff ff49 	bl	8000ae4 <__NVIC_SetPriorityGrouping>
}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b086      	sub	sp, #24
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	4603      	mov	r3, r0
 8000c62:	60b9      	str	r1, [r7, #8]
 8000c64:	607a      	str	r2, [r7, #4]
 8000c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c6c:	f7ff ff5e 	bl	8000b2c <__NVIC_GetPriorityGrouping>
 8000c70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c72:	687a      	ldr	r2, [r7, #4]
 8000c74:	68b9      	ldr	r1, [r7, #8]
 8000c76:	6978      	ldr	r0, [r7, #20]
 8000c78:	f7ff ff90 	bl	8000b9c <NVIC_EncodePriority>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c82:	4611      	mov	r1, r2
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff ff5f 	bl	8000b48 <__NVIC_SetPriority>
}
 8000c8a:	bf00      	nop
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f7ff ffb0 	bl	8000c00 <SysTick_Config>
 8000ca0:	4603      	mov	r3, r0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b087      	sub	sp, #28
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000cc2:	e160      	b.n	8000f86 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	2101      	movs	r1, #1
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f000 8152 	beq.w	8000f80 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f003 0303 	and.w	r3, r3, #3
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d005      	beq.n	8000cf4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	d130      	bne.n	8000d56 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	005b      	lsls	r3, r3, #1
 8000cfe:	2203      	movs	r2, #3
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	43db      	mvns	r3, r3
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	68da      	ldr	r2, [r3, #12]
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	fa02 f303 	lsl.w	r3, r2, r3
 8000d18:	693a      	ldr	r2, [r7, #16]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	43db      	mvns	r3, r3
 8000d34:	693a      	ldr	r2, [r7, #16]
 8000d36:	4013      	ands	r3, r2
 8000d38:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	091b      	lsrs	r3, r3, #4
 8000d40:	f003 0201 	and.w	r2, r3, #1
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f003 0303 	and.w	r3, r3, #3
 8000d5e:	2b03      	cmp	r3, #3
 8000d60:	d017      	beq.n	8000d92 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	2203      	movs	r2, #3
 8000d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d72:	43db      	mvns	r3, r3
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	4013      	ands	r3, r2
 8000d78:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	689a      	ldr	r2, [r3, #8]
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	005b      	lsls	r3, r3, #1
 8000d82:	fa02 f303 	lsl.w	r3, r2, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	f003 0303 	and.w	r3, r3, #3
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d123      	bne.n	8000de6 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	08da      	lsrs	r2, r3, #3
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	3208      	adds	r2, #8
 8000da6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000daa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	f003 0307 	and.w	r3, r3, #7
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	220f      	movs	r2, #15
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	43db      	mvns	r3, r3
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	691a      	ldr	r2, [r3, #16]
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	f003 0307 	and.w	r3, r3, #7
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	08da      	lsrs	r2, r3, #3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3208      	adds	r2, #8
 8000de0:	6939      	ldr	r1, [r7, #16]
 8000de2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	2203      	movs	r2, #3
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f003 0203 	and.w	r2, r3, #3
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	f000 80ac 	beq.w	8000f80 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e28:	4b5e      	ldr	r3, [pc, #376]	@ (8000fa4 <HAL_GPIO_Init+0x2f8>)
 8000e2a:	6a1b      	ldr	r3, [r3, #32]
 8000e2c:	4a5d      	ldr	r2, [pc, #372]	@ (8000fa4 <HAL_GPIO_Init+0x2f8>)
 8000e2e:	f043 0301 	orr.w	r3, r3, #1
 8000e32:	6213      	str	r3, [r2, #32]
 8000e34:	4b5b      	ldr	r3, [pc, #364]	@ (8000fa4 <HAL_GPIO_Init+0x2f8>)
 8000e36:	6a1b      	ldr	r3, [r3, #32]
 8000e38:	f003 0301 	and.w	r3, r3, #1
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000e40:	4a59      	ldr	r2, [pc, #356]	@ (8000fa8 <HAL_GPIO_Init+0x2fc>)
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	089b      	lsrs	r3, r3, #2
 8000e46:	3302      	adds	r3, #2
 8000e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e4c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	f003 0303 	and.w	r3, r3, #3
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	220f      	movs	r2, #15
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4013      	ands	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4a51      	ldr	r2, [pc, #324]	@ (8000fac <HAL_GPIO_Init+0x300>)
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d025      	beq.n	8000eb8 <HAL_GPIO_Init+0x20c>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4a50      	ldr	r2, [pc, #320]	@ (8000fb0 <HAL_GPIO_Init+0x304>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d01f      	beq.n	8000eb4 <HAL_GPIO_Init+0x208>
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4a4f      	ldr	r2, [pc, #316]	@ (8000fb4 <HAL_GPIO_Init+0x308>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d019      	beq.n	8000eb0 <HAL_GPIO_Init+0x204>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	4a4e      	ldr	r2, [pc, #312]	@ (8000fb8 <HAL_GPIO_Init+0x30c>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d013      	beq.n	8000eac <HAL_GPIO_Init+0x200>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	4a4d      	ldr	r2, [pc, #308]	@ (8000fbc <HAL_GPIO_Init+0x310>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d00d      	beq.n	8000ea8 <HAL_GPIO_Init+0x1fc>
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a4c      	ldr	r2, [pc, #304]	@ (8000fc0 <HAL_GPIO_Init+0x314>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d007      	beq.n	8000ea4 <HAL_GPIO_Init+0x1f8>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	4a4b      	ldr	r2, [pc, #300]	@ (8000fc4 <HAL_GPIO_Init+0x318>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d101      	bne.n	8000ea0 <HAL_GPIO_Init+0x1f4>
 8000e9c:	2306      	movs	r3, #6
 8000e9e:	e00c      	b.n	8000eba <HAL_GPIO_Init+0x20e>
 8000ea0:	2307      	movs	r3, #7
 8000ea2:	e00a      	b.n	8000eba <HAL_GPIO_Init+0x20e>
 8000ea4:	2305      	movs	r3, #5
 8000ea6:	e008      	b.n	8000eba <HAL_GPIO_Init+0x20e>
 8000ea8:	2304      	movs	r3, #4
 8000eaa:	e006      	b.n	8000eba <HAL_GPIO_Init+0x20e>
 8000eac:	2303      	movs	r3, #3
 8000eae:	e004      	b.n	8000eba <HAL_GPIO_Init+0x20e>
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	e002      	b.n	8000eba <HAL_GPIO_Init+0x20e>
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	e000      	b.n	8000eba <HAL_GPIO_Init+0x20e>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	f002 0203 	and.w	r2, r2, #3
 8000ec0:	0092      	lsls	r2, r2, #2
 8000ec2:	4093      	lsls	r3, r2
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000eca:	4937      	ldr	r1, [pc, #220]	@ (8000fa8 <HAL_GPIO_Init+0x2fc>)
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	089b      	lsrs	r3, r3, #2
 8000ed0:	3302      	adds	r3, #2
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ed8:	4b3b      	ldr	r3, [pc, #236]	@ (8000fc8 <HAL_GPIO_Init+0x31c>)
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d003      	beq.n	8000efc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000efc:	4a32      	ldr	r2, [pc, #200]	@ (8000fc8 <HAL_GPIO_Init+0x31c>)
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f02:	4b31      	ldr	r3, [pc, #196]	@ (8000fc8 <HAL_GPIO_Init+0x31c>)
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d003      	beq.n	8000f26 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f26:	4a28      	ldr	r2, [pc, #160]	@ (8000fc8 <HAL_GPIO_Init+0x31c>)
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f2c:	4b26      	ldr	r3, [pc, #152]	@ (8000fc8 <HAL_GPIO_Init+0x31c>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	43db      	mvns	r3, r3
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d003      	beq.n	8000f50 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f50:	4a1d      	ldr	r2, [pc, #116]	@ (8000fc8 <HAL_GPIO_Init+0x31c>)
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f56:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc8 <HAL_GPIO_Init+0x31c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	693a      	ldr	r2, [r7, #16]
 8000f62:	4013      	ands	r3, r2
 8000f64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d003      	beq.n	8000f7a <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f7a:	4a13      	ldr	r2, [pc, #76]	@ (8000fc8 <HAL_GPIO_Init+0x31c>)
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	3301      	adds	r3, #1
 8000f84:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	f47f ae97 	bne.w	8000cc4 <HAL_GPIO_Init+0x18>
  }
}
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	371c      	adds	r7, #28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bc80      	pop	{r7}
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40010000 	.word	0x40010000
 8000fac:	40020000 	.word	0x40020000
 8000fb0:	40020400 	.word	0x40020400
 8000fb4:	40020800 	.word	0x40020800
 8000fb8:	40020c00 	.word	0x40020c00
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	40021400 	.word	0x40021400
 8000fc4:	40021800 	.word	0x40021800
 8000fc8:	40010400 	.word	0x40010400

08000fcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	691a      	ldr	r2, [r3, #16]
 8000fdc:	887b      	ldrh	r3, [r7, #2]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d002      	beq.n	8000fea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	e001      	b.n	8000fee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000fea:	2300      	movs	r3, #0
 8000fec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3714      	adds	r7, #20
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bc80      	pop	{r7}
 8000ff8:	4770      	bx	lr

08000ffa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	b083      	sub	sp, #12
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
 8001002:	460b      	mov	r3, r1
 8001004:	807b      	strh	r3, [r7, #2]
 8001006:	4613      	mov	r3, r2
 8001008:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800100a:	787b      	ldrb	r3, [r7, #1]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d003      	beq.n	8001018 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001010:	887a      	ldrh	r2, [r7, #2]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001016:	e003      	b.n	8001020 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001018:	887b      	ldrh	r3, [r7, #2]
 800101a:	041a      	lsls	r2, r3, #16
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	619a      	str	r2, [r3, #24]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	bc80      	pop	{r7}
 8001028:	4770      	bx	lr
	...

0800102c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d101      	bne.n	800103e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e31d      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800103e:	4b94      	ldr	r3, [pc, #592]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	f003 030c 	and.w	r3, r3, #12
 8001046:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001048:	4b91      	ldr	r3, [pc, #580]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001050:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	2b00      	cmp	r3, #0
 800105c:	d07b      	beq.n	8001156 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	2b08      	cmp	r3, #8
 8001062:	d006      	beq.n	8001072 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001064:	69bb      	ldr	r3, [r7, #24]
 8001066:	2b0c      	cmp	r3, #12
 8001068:	d10f      	bne.n	800108a <HAL_RCC_OscConfig+0x5e>
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001070:	d10b      	bne.n	800108a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001072:	4b87      	ldr	r3, [pc, #540]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d06a      	beq.n	8001154 <HAL_RCC_OscConfig+0x128>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d166      	bne.n	8001154 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e2f7      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d106      	bne.n	80010a0 <HAL_RCC_OscConfig+0x74>
 8001092:	4b7f      	ldr	r3, [pc, #508]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a7e      	ldr	r2, [pc, #504]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 8001098:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800109c:	6013      	str	r3, [r2, #0]
 800109e:	e02d      	b.n	80010fc <HAL_RCC_OscConfig+0xd0>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d10c      	bne.n	80010c2 <HAL_RCC_OscConfig+0x96>
 80010a8:	4b79      	ldr	r3, [pc, #484]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a78      	ldr	r2, [pc, #480]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010b2:	6013      	str	r3, [r2, #0]
 80010b4:	4b76      	ldr	r3, [pc, #472]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a75      	ldr	r2, [pc, #468]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010be:	6013      	str	r3, [r2, #0]
 80010c0:	e01c      	b.n	80010fc <HAL_RCC_OscConfig+0xd0>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	2b05      	cmp	r3, #5
 80010c8:	d10c      	bne.n	80010e4 <HAL_RCC_OscConfig+0xb8>
 80010ca:	4b71      	ldr	r3, [pc, #452]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a70      	ldr	r2, [pc, #448]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010d4:	6013      	str	r3, [r2, #0]
 80010d6:	4b6e      	ldr	r3, [pc, #440]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a6d      	ldr	r2, [pc, #436]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010e0:	6013      	str	r3, [r2, #0]
 80010e2:	e00b      	b.n	80010fc <HAL_RCC_OscConfig+0xd0>
 80010e4:	4b6a      	ldr	r3, [pc, #424]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a69      	ldr	r2, [pc, #420]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010ee:	6013      	str	r3, [r2, #0]
 80010f0:	4b67      	ldr	r3, [pc, #412]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a66      	ldr	r2, [pc, #408]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80010f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d013      	beq.n	800112c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001104:	f7ff fcc2 	bl	8000a8c <HAL_GetTick>
 8001108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800110a:	e008      	b.n	800111e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800110c:	f7ff fcbe 	bl	8000a8c <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b64      	cmp	r3, #100	@ 0x64
 8001118:	d901      	bls.n	800111e <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e2ad      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800111e:	4b5c      	ldr	r3, [pc, #368]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d0f0      	beq.n	800110c <HAL_RCC_OscConfig+0xe0>
 800112a:	e014      	b.n	8001156 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112c:	f7ff fcae 	bl	8000a8c <HAL_GetTick>
 8001130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001132:	e008      	b.n	8001146 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001134:	f7ff fcaa 	bl	8000a8c <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	2b64      	cmp	r3, #100	@ 0x64
 8001140:	d901      	bls.n	8001146 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e299      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001146:	4b52      	ldr	r3, [pc, #328]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1f0      	bne.n	8001134 <HAL_RCC_OscConfig+0x108>
 8001152:	e000      	b.n	8001156 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001154:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	2b00      	cmp	r3, #0
 8001160:	d05a      	beq.n	8001218 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	2b04      	cmp	r3, #4
 8001166:	d005      	beq.n	8001174 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	2b0c      	cmp	r3, #12
 800116c:	d119      	bne.n	80011a2 <HAL_RCC_OscConfig+0x176>
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d116      	bne.n	80011a2 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001174:	4b46      	ldr	r3, [pc, #280]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d005      	beq.n	800118c <HAL_RCC_OscConfig+0x160>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	2b01      	cmp	r3, #1
 8001186:	d001      	beq.n	800118c <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e276      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800118c:	4b40      	ldr	r3, [pc, #256]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	691b      	ldr	r3, [r3, #16]
 8001198:	021b      	lsls	r3, r3, #8
 800119a:	493d      	ldr	r1, [pc, #244]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 800119c:	4313      	orrs	r3, r2
 800119e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011a0:	e03a      	b.n	8001218 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	68db      	ldr	r3, [r3, #12]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d020      	beq.n	80011ec <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011aa:	4b3a      	ldr	r3, [pc, #232]	@ (8001294 <HAL_RCC_OscConfig+0x268>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b0:	f7ff fc6c 	bl	8000a8c <HAL_GetTick>
 80011b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011b6:	e008      	b.n	80011ca <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011b8:	f7ff fc68 	bl	8000a8c <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d901      	bls.n	80011ca <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e257      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011ca:	4b31      	ldr	r3, [pc, #196]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d0f0      	beq.n	80011b8 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	691b      	ldr	r3, [r3, #16]
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	492a      	ldr	r1, [pc, #168]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	604b      	str	r3, [r1, #4]
 80011ea:	e015      	b.n	8001218 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ec:	4b29      	ldr	r3, [pc, #164]	@ (8001294 <HAL_RCC_OscConfig+0x268>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f2:	f7ff fc4b 	bl	8000a8c <HAL_GetTick>
 80011f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80011f8:	e008      	b.n	800120c <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011fa:	f7ff fc47 	bl	8000a8c <HAL_GetTick>
 80011fe:	4602      	mov	r2, r0
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	2b02      	cmp	r3, #2
 8001206:	d901      	bls.n	800120c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001208:	2303      	movs	r3, #3
 800120a:	e236      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800120c:	4b20      	ldr	r3, [pc, #128]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0302 	and.w	r3, r3, #2
 8001214:	2b00      	cmp	r3, #0
 8001216:	d1f0      	bne.n	80011fa <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 0310 	and.w	r3, r3, #16
 8001220:	2b00      	cmp	r3, #0
 8001222:	f000 80b8 	beq.w	8001396 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d170      	bne.n	800130e <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800122c:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001234:	2b00      	cmp	r3, #0
 8001236:	d005      	beq.n	8001244 <HAL_RCC_OscConfig+0x218>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d101      	bne.n	8001244 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e21a      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a1a      	ldr	r2, [r3, #32]
 8001248:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8001250:	429a      	cmp	r2, r3
 8001252:	d921      	bls.n	8001298 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	4618      	mov	r0, r3
 800125a:	f000 fc7d 	bl	8001b58 <RCC_SetFlashLatencyFromMSIRange>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e208      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001268:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6a1b      	ldr	r3, [r3, #32]
 8001274:	4906      	ldr	r1, [pc, #24]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 8001276:	4313      	orrs	r3, r2
 8001278:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800127a:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	69db      	ldr	r3, [r3, #28]
 8001286:	061b      	lsls	r3, r3, #24
 8001288:	4901      	ldr	r1, [pc, #4]	@ (8001290 <HAL_RCC_OscConfig+0x264>)
 800128a:	4313      	orrs	r3, r2
 800128c:	604b      	str	r3, [r1, #4]
 800128e:	e020      	b.n	80012d2 <HAL_RCC_OscConfig+0x2a6>
 8001290:	40023800 	.word	0x40023800
 8001294:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001298:	4b99      	ldr	r3, [pc, #612]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a1b      	ldr	r3, [r3, #32]
 80012a4:	4996      	ldr	r1, [pc, #600]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80012a6:	4313      	orrs	r3, r2
 80012a8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012aa:	4b95      	ldr	r3, [pc, #596]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	061b      	lsls	r3, r3, #24
 80012b8:	4991      	ldr	r1, [pc, #580]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80012ba:	4313      	orrs	r3, r2
 80012bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6a1b      	ldr	r3, [r3, #32]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 fc48 	bl	8001b58 <RCC_SetFlashLatencyFromMSIRange>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e1d3      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6a1b      	ldr	r3, [r3, #32]
 80012d6:	0b5b      	lsrs	r3, r3, #13
 80012d8:	3301      	adds	r3, #1
 80012da:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80012e2:	4a87      	ldr	r2, [pc, #540]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80012e4:	6892      	ldr	r2, [r2, #8]
 80012e6:	0912      	lsrs	r2, r2, #4
 80012e8:	f002 020f 	and.w	r2, r2, #15
 80012ec:	4985      	ldr	r1, [pc, #532]	@ (8001504 <HAL_RCC_OscConfig+0x4d8>)
 80012ee:	5c8a      	ldrb	r2, [r1, r2]
 80012f0:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80012f2:	4a85      	ldr	r2, [pc, #532]	@ (8001508 <HAL_RCC_OscConfig+0x4dc>)
 80012f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80012f6:	4b85      	ldr	r3, [pc, #532]	@ (800150c <HAL_RCC_OscConfig+0x4e0>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff fb7a 	bl	80009f4 <HAL_InitTick>
 8001300:	4603      	mov	r3, r0
 8001302:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d045      	beq.n	8001396 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800130a:	7bfb      	ldrb	r3, [r7, #15]
 800130c:	e1b5      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	699b      	ldr	r3, [r3, #24]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d029      	beq.n	800136a <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001316:	4b7e      	ldr	r3, [pc, #504]	@ (8001510 <HAL_RCC_OscConfig+0x4e4>)
 8001318:	2201      	movs	r2, #1
 800131a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131c:	f7ff fbb6 	bl	8000a8c <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001324:	f7ff fbb2 	bl	8000a8c <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e1a1      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001336:	4b72      	ldr	r3, [pc, #456]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800133e:	2b00      	cmp	r3, #0
 8001340:	d0f0      	beq.n	8001324 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001342:	4b6f      	ldr	r3, [pc, #444]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	496c      	ldr	r1, [pc, #432]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001350:	4313      	orrs	r3, r2
 8001352:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001354:	4b6a      	ldr	r3, [pc, #424]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	69db      	ldr	r3, [r3, #28]
 8001360:	061b      	lsls	r3, r3, #24
 8001362:	4967      	ldr	r1, [pc, #412]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001364:	4313      	orrs	r3, r2
 8001366:	604b      	str	r3, [r1, #4]
 8001368:	e015      	b.n	8001396 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800136a:	4b69      	ldr	r3, [pc, #420]	@ (8001510 <HAL_RCC_OscConfig+0x4e4>)
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001370:	f7ff fb8c 	bl	8000a8c <HAL_GetTick>
 8001374:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001378:	f7ff fb88 	bl	8000a8c <HAL_GetTick>
 800137c:	4602      	mov	r2, r0
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e177      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800138a:	4b5d      	ldr	r3, [pc, #372]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f0      	bne.n	8001378 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0308 	and.w	r3, r3, #8
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d030      	beq.n	8001404 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	695b      	ldr	r3, [r3, #20]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d016      	beq.n	80013d8 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013aa:	4b5a      	ldr	r3, [pc, #360]	@ (8001514 <HAL_RCC_OscConfig+0x4e8>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b0:	f7ff fb6c 	bl	8000a8c <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013b6:	e008      	b.n	80013ca <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b8:	f7ff fb68 	bl	8000a8c <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e157      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013ca:	4b4d      	ldr	r3, [pc, #308]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80013cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d0f0      	beq.n	80013b8 <HAL_RCC_OscConfig+0x38c>
 80013d6:	e015      	b.n	8001404 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013d8:	4b4e      	ldr	r3, [pc, #312]	@ (8001514 <HAL_RCC_OscConfig+0x4e8>)
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013de:	f7ff fb55 	bl	8000a8c <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013e4:	e008      	b.n	80013f8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013e6:	f7ff fb51 	bl	8000a8c <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d901      	bls.n	80013f8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	e140      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013f8:	4b41      	ldr	r3, [pc, #260]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80013fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d1f0      	bne.n	80013e6 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0304 	and.w	r3, r3, #4
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 80b5 	beq.w	800157c <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001412:	2300      	movs	r3, #0
 8001414:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001416:	4b3a      	ldr	r3, [pc, #232]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800141a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d10d      	bne.n	800143e <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001422:	4b37      	ldr	r3, [pc, #220]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001426:	4a36      	ldr	r2, [pc, #216]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001428:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800142c:	6253      	str	r3, [r2, #36]	@ 0x24
 800142e:	4b34      	ldr	r3, [pc, #208]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001432:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800143a:	2301      	movs	r3, #1
 800143c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800143e:	4b36      	ldr	r3, [pc, #216]	@ (8001518 <HAL_RCC_OscConfig+0x4ec>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001446:	2b00      	cmp	r3, #0
 8001448:	d118      	bne.n	800147c <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800144a:	4b33      	ldr	r3, [pc, #204]	@ (8001518 <HAL_RCC_OscConfig+0x4ec>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a32      	ldr	r2, [pc, #200]	@ (8001518 <HAL_RCC_OscConfig+0x4ec>)
 8001450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001454:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001456:	f7ff fb19 	bl	8000a8c <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800145c:	e008      	b.n	8001470 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800145e:	f7ff fb15 	bl	8000a8c <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b64      	cmp	r3, #100	@ 0x64
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e104      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001470:	4b29      	ldr	r3, [pc, #164]	@ (8001518 <HAL_RCC_OscConfig+0x4ec>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0f0      	beq.n	800145e <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d106      	bne.n	8001492 <HAL_RCC_OscConfig+0x466>
 8001484:	4b1e      	ldr	r3, [pc, #120]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 8001486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001488:	4a1d      	ldr	r2, [pc, #116]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 800148a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800148e:	6353      	str	r3, [r2, #52]	@ 0x34
 8001490:	e02d      	b.n	80014ee <HAL_RCC_OscConfig+0x4c2>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d10c      	bne.n	80014b4 <HAL_RCC_OscConfig+0x488>
 800149a:	4b19      	ldr	r3, [pc, #100]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 800149c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800149e:	4a18      	ldr	r2, [pc, #96]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014a4:	6353      	str	r3, [r2, #52]	@ 0x34
 80014a6:	4b16      	ldr	r3, [pc, #88]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014aa:	4a15      	ldr	r2, [pc, #84]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80014b0:	6353      	str	r3, [r2, #52]	@ 0x34
 80014b2:	e01c      	b.n	80014ee <HAL_RCC_OscConfig+0x4c2>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	2b05      	cmp	r3, #5
 80014ba:	d10c      	bne.n	80014d6 <HAL_RCC_OscConfig+0x4aa>
 80014bc:	4b10      	ldr	r3, [pc, #64]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014c0:	4a0f      	ldr	r2, [pc, #60]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014c6:	6353      	str	r3, [r2, #52]	@ 0x34
 80014c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014d2:	6353      	str	r3, [r2, #52]	@ 0x34
 80014d4:	e00b      	b.n	80014ee <HAL_RCC_OscConfig+0x4c2>
 80014d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014da:	4a09      	ldr	r2, [pc, #36]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014e0:	6353      	str	r3, [r2, #52]	@ 0x34
 80014e2:	4b07      	ldr	r3, [pc, #28]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014e6:	4a06      	ldr	r2, [pc, #24]	@ (8001500 <HAL_RCC_OscConfig+0x4d4>)
 80014e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80014ec:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d024      	beq.n	8001540 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f6:	f7ff fac9 	bl	8000a8c <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014fc:	e019      	b.n	8001532 <HAL_RCC_OscConfig+0x506>
 80014fe:	bf00      	nop
 8001500:	40023800 	.word	0x40023800
 8001504:	08002a10 	.word	0x08002a10
 8001508:	20000000 	.word	0x20000000
 800150c:	20000004 	.word	0x20000004
 8001510:	42470020 	.word	0x42470020
 8001514:	42470680 	.word	0x42470680
 8001518:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800151c:	f7ff fab6 	bl	8000a8c <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800152a:	4293      	cmp	r3, r2
 800152c:	d901      	bls.n	8001532 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e0a3      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001532:	4b54      	ldr	r3, [pc, #336]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 8001534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001536:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800153a:	2b00      	cmp	r3, #0
 800153c:	d0ee      	beq.n	800151c <HAL_RCC_OscConfig+0x4f0>
 800153e:	e014      	b.n	800156a <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001540:	f7ff faa4 	bl	8000a8c <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001546:	e00a      	b.n	800155e <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001548:	f7ff faa0 	bl	8000a8c <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001556:	4293      	cmp	r3, r2
 8001558:	d901      	bls.n	800155e <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800155a:	2303      	movs	r3, #3
 800155c:	e08d      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800155e:	4b49      	ldr	r3, [pc, #292]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 8001560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001562:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001566:	2b00      	cmp	r3, #0
 8001568:	d1ee      	bne.n	8001548 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800156a:	7ffb      	ldrb	r3, [r7, #31]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d105      	bne.n	800157c <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001570:	4b44      	ldr	r3, [pc, #272]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 8001572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001574:	4a43      	ldr	r2, [pc, #268]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 8001576:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800157a:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001580:	2b00      	cmp	r3, #0
 8001582:	d079      	beq.n	8001678 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001584:	69bb      	ldr	r3, [r7, #24]
 8001586:	2b0c      	cmp	r3, #12
 8001588:	d056      	beq.n	8001638 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158e:	2b02      	cmp	r3, #2
 8001590:	d13b      	bne.n	800160a <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001592:	4b3d      	ldr	r3, [pc, #244]	@ (8001688 <HAL_RCC_OscConfig+0x65c>)
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff fa78 	bl	8000a8c <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a0:	f7ff fa74 	bl	8000a8c <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e063      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80015b2:	4b34      	ldr	r3, [pc, #208]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015be:	4b31      	ldr	r3, [pc, #196]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ce:	4319      	orrs	r1, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d4:	430b      	orrs	r3, r1
 80015d6:	492b      	ldr	r1, [pc, #172]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001688 <HAL_RCC_OscConfig+0x65c>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e2:	f7ff fa53 	bl	8000a8c <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ea:	f7ff fa4f 	bl	8000a8c <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e03e      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80015fc:	4b21      	ldr	r3, [pc, #132]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0f0      	beq.n	80015ea <HAL_RCC_OscConfig+0x5be>
 8001608:	e036      	b.n	8001678 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160a:	4b1f      	ldr	r3, [pc, #124]	@ (8001688 <HAL_RCC_OscConfig+0x65c>)
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001610:	f7ff fa3c 	bl	8000a8c <HAL_GetTick>
 8001614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff fa38 	bl	8000a8c <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e027      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800162a:	4b16      	ldr	r3, [pc, #88]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x5ec>
 8001636:	e01f      	b.n	8001678 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800163c:	2b01      	cmp	r3, #1
 800163e:	d101      	bne.n	8001644 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e01a      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001644:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <HAL_RCC_OscConfig+0x658>)
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001654:	429a      	cmp	r2, r3
 8001656:	d10d      	bne.n	8001674 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001662:	429a      	cmp	r2, r3
 8001664:	d106      	bne.n	8001674 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001670:	429a      	cmp	r2, r3
 8001672:	d001      	beq.n	8001678 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e000      	b.n	800167a <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3720      	adds	r7, #32
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40023800 	.word	0x40023800
 8001688:	42470060 	.word	0x42470060

0800168c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d101      	bne.n	80016a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e11a      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016a0:	4b8f      	ldr	r3, [pc, #572]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0301 	and.w	r3, r3, #1
 80016a8:	683a      	ldr	r2, [r7, #0]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d919      	bls.n	80016e2 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d105      	bne.n	80016c0 <HAL_RCC_ClockConfig+0x34>
 80016b4:	4b8a      	ldr	r3, [pc, #552]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a89      	ldr	r2, [pc, #548]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 80016ba:	f043 0304 	orr.w	r3, r3, #4
 80016be:	6013      	str	r3, [r2, #0]
 80016c0:	4b87      	ldr	r3, [pc, #540]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f023 0201 	bic.w	r2, r3, #1
 80016c8:	4985      	ldr	r1, [pc, #532]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016d0:	4b83      	ldr	r3, [pc, #524]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d001      	beq.n	80016e2 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e0f9      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d008      	beq.n	8001700 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016ee:	4b7d      	ldr	r3, [pc, #500]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	497a      	ldr	r1, [pc, #488]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 808e 	beq.w	800182a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	2b02      	cmp	r3, #2
 8001714:	d107      	bne.n	8001726 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001716:	4b73      	ldr	r3, [pc, #460]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d121      	bne.n	8001766 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e0d7      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	2b03      	cmp	r3, #3
 800172c:	d107      	bne.n	800173e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800172e:	4b6d      	ldr	r3, [pc, #436]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d115      	bne.n	8001766 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e0cb      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d107      	bne.n	8001756 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001746:	4b67      	ldr	r3, [pc, #412]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	2b00      	cmp	r3, #0
 8001750:	d109      	bne.n	8001766 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e0bf      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001756:	4b63      	ldr	r3, [pc, #396]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800175e:	2b00      	cmp	r3, #0
 8001760:	d101      	bne.n	8001766 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e0b7      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001766:	4b5f      	ldr	r3, [pc, #380]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f023 0203 	bic.w	r2, r3, #3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	495c      	ldr	r1, [pc, #368]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 8001774:	4313      	orrs	r3, r2
 8001776:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001778:	f7ff f988 	bl	8000a8c <HAL_GetTick>
 800177c:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	2b02      	cmp	r3, #2
 8001784:	d112      	bne.n	80017ac <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001786:	e00a      	b.n	800179e <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001788:	f7ff f980 	bl	8000a8c <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001796:	4293      	cmp	r3, r2
 8001798:	d901      	bls.n	800179e <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e09b      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800179e:	4b51      	ldr	r3, [pc, #324]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f003 030c 	and.w	r3, r3, #12
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d1ee      	bne.n	8001788 <HAL_RCC_ClockConfig+0xfc>
 80017aa:	e03e      	b.n	800182a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	2b03      	cmp	r3, #3
 80017b2:	d112      	bne.n	80017da <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017b4:	e00a      	b.n	80017cc <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b6:	f7ff f969 	bl	8000a8c <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d901      	bls.n	80017cc <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80017c8:	2303      	movs	r3, #3
 80017ca:	e084      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017cc:	4b45      	ldr	r3, [pc, #276]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	f003 030c 	and.w	r3, r3, #12
 80017d4:	2b0c      	cmp	r3, #12
 80017d6:	d1ee      	bne.n	80017b6 <HAL_RCC_ClockConfig+0x12a>
 80017d8:	e027      	b.n	800182a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d11d      	bne.n	800181e <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017e2:	e00a      	b.n	80017fa <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017e4:	f7ff f952 	bl	8000a8c <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e06d      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017fa:	4b3a      	ldr	r3, [pc, #232]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	f003 030c 	and.w	r3, r3, #12
 8001802:	2b04      	cmp	r3, #4
 8001804:	d1ee      	bne.n	80017e4 <HAL_RCC_ClockConfig+0x158>
 8001806:	e010      	b.n	800182a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001808:	f7ff f940 	bl	8000a8c <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001816:	4293      	cmp	r3, r2
 8001818:	d901      	bls.n	800181e <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e05b      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800181e:	4b31      	ldr	r3, [pc, #196]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1ee      	bne.n	8001808 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800182a:	4b2d      	ldr	r3, [pc, #180]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	683a      	ldr	r2, [r7, #0]
 8001834:	429a      	cmp	r2, r3
 8001836:	d219      	bcs.n	800186c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d105      	bne.n	800184a <HAL_RCC_ClockConfig+0x1be>
 800183e:	4b28      	ldr	r3, [pc, #160]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a27      	ldr	r2, [pc, #156]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 8001844:	f043 0304 	orr.w	r3, r3, #4
 8001848:	6013      	str	r3, [r2, #0]
 800184a:	4b25      	ldr	r3, [pc, #148]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f023 0201 	bic.w	r2, r3, #1
 8001852:	4923      	ldr	r1, [pc, #140]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	4313      	orrs	r3, r2
 8001858:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800185a:	4b21      	ldr	r3, [pc, #132]	@ (80018e0 <HAL_RCC_ClockConfig+0x254>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	683a      	ldr	r2, [r7, #0]
 8001864:	429a      	cmp	r2, r3
 8001866:	d001      	beq.n	800186c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e034      	b.n	80018d6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0304 	and.w	r3, r3, #4
 8001874:	2b00      	cmp	r3, #0
 8001876:	d008      	beq.n	800188a <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001878:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	4917      	ldr	r1, [pc, #92]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 8001886:	4313      	orrs	r3, r2
 8001888:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0308 	and.w	r3, r3, #8
 8001892:	2b00      	cmp	r3, #0
 8001894:	d009      	beq.n	80018aa <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001896:	4b13      	ldr	r3, [pc, #76]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	691b      	ldr	r3, [r3, #16]
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	490f      	ldr	r1, [pc, #60]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018aa:	f000 f823 	bl	80018f4 <HAL_RCC_GetSysClockFreq>
 80018ae:	4602      	mov	r2, r0
 80018b0:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <HAL_RCC_ClockConfig+0x258>)
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	091b      	lsrs	r3, r3, #4
 80018b6:	f003 030f 	and.w	r3, r3, #15
 80018ba:	490b      	ldr	r1, [pc, #44]	@ (80018e8 <HAL_RCC_ClockConfig+0x25c>)
 80018bc:	5ccb      	ldrb	r3, [r1, r3]
 80018be:	fa22 f303 	lsr.w	r3, r2, r3
 80018c2:	4a0a      	ldr	r2, [pc, #40]	@ (80018ec <HAL_RCC_ClockConfig+0x260>)
 80018c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80018c6:	4b0a      	ldr	r3, [pc, #40]	@ (80018f0 <HAL_RCC_ClockConfig+0x264>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff f892 	bl	80009f4 <HAL_InitTick>
 80018d0:	4603      	mov	r3, r0
 80018d2:	72fb      	strb	r3, [r7, #11]

  return status;
 80018d4:	7afb      	ldrb	r3, [r7, #11]
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40023c00 	.word	0x40023c00
 80018e4:	40023800 	.word	0x40023800
 80018e8:	08002a10 	.word	0x08002a10
 80018ec:	20000000 	.word	0x20000000
 80018f0:	20000004 	.word	0x20000004

080018f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018f8:	b092      	sub	sp, #72	@ 0x48
 80018fa:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80018fc:	4b79      	ldr	r3, [pc, #484]	@ (8001ae4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001902:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001904:	f003 030c 	and.w	r3, r3, #12
 8001908:	2b0c      	cmp	r3, #12
 800190a:	d00d      	beq.n	8001928 <HAL_RCC_GetSysClockFreq+0x34>
 800190c:	2b0c      	cmp	r3, #12
 800190e:	f200 80d5 	bhi.w	8001abc <HAL_RCC_GetSysClockFreq+0x1c8>
 8001912:	2b04      	cmp	r3, #4
 8001914:	d002      	beq.n	800191c <HAL_RCC_GetSysClockFreq+0x28>
 8001916:	2b08      	cmp	r3, #8
 8001918:	d003      	beq.n	8001922 <HAL_RCC_GetSysClockFreq+0x2e>
 800191a:	e0cf      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800191c:	4b72      	ldr	r3, [pc, #456]	@ (8001ae8 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800191e:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001920:	e0da      	b.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001922:	4b72      	ldr	r3, [pc, #456]	@ (8001aec <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001924:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001926:	e0d7      	b.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800192a:	0c9b      	lsrs	r3, r3, #18
 800192c:	f003 020f 	and.w	r2, r3, #15
 8001930:	4b6f      	ldr	r3, [pc, #444]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8001932:	5c9b      	ldrb	r3, [r3, r2]
 8001934:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001938:	0d9b      	lsrs	r3, r3, #22
 800193a:	f003 0303 	and.w	r3, r3, #3
 800193e:	3301      	adds	r3, #1
 8001940:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001942:	4b68      	ldr	r3, [pc, #416]	@ (8001ae4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d05d      	beq.n	8001a0a <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800194e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001950:	2200      	movs	r2, #0
 8001952:	4618      	mov	r0, r3
 8001954:	4611      	mov	r1, r2
 8001956:	4604      	mov	r4, r0
 8001958:	460d      	mov	r5, r1
 800195a:	4622      	mov	r2, r4
 800195c:	462b      	mov	r3, r5
 800195e:	f04f 0000 	mov.w	r0, #0
 8001962:	f04f 0100 	mov.w	r1, #0
 8001966:	0159      	lsls	r1, r3, #5
 8001968:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800196c:	0150      	lsls	r0, r2, #5
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4621      	mov	r1, r4
 8001974:	1a51      	subs	r1, r2, r1
 8001976:	6139      	str	r1, [r7, #16]
 8001978:	4629      	mov	r1, r5
 800197a:	eb63 0301 	sbc.w	r3, r3, r1
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	f04f 0300 	mov.w	r3, #0
 8001988:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800198c:	4659      	mov	r1, fp
 800198e:	018b      	lsls	r3, r1, #6
 8001990:	4651      	mov	r1, sl
 8001992:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001996:	4651      	mov	r1, sl
 8001998:	018a      	lsls	r2, r1, #6
 800199a:	46d4      	mov	ip, sl
 800199c:	ebb2 080c 	subs.w	r8, r2, ip
 80019a0:	4659      	mov	r1, fp
 80019a2:	eb63 0901 	sbc.w	r9, r3, r1
 80019a6:	f04f 0200 	mov.w	r2, #0
 80019aa:	f04f 0300 	mov.w	r3, #0
 80019ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019ba:	4690      	mov	r8, r2
 80019bc:	4699      	mov	r9, r3
 80019be:	4623      	mov	r3, r4
 80019c0:	eb18 0303 	adds.w	r3, r8, r3
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	462b      	mov	r3, r5
 80019c8:	eb49 0303 	adc.w	r3, r9, r3
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	f04f 0300 	mov.w	r3, #0
 80019d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019da:	4629      	mov	r1, r5
 80019dc:	024b      	lsls	r3, r1, #9
 80019de:	4620      	mov	r0, r4
 80019e0:	4629      	mov	r1, r5
 80019e2:	4604      	mov	r4, r0
 80019e4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80019e8:	4601      	mov	r1, r0
 80019ea:	024a      	lsls	r2, r1, #9
 80019ec:	4610      	mov	r0, r2
 80019ee:	4619      	mov	r1, r3
 80019f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019f2:	2200      	movs	r2, #0
 80019f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80019fc:	f7fe fbbe 	bl	800017c <__aeabi_uldivmod>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4613      	mov	r3, r2
 8001a06:	647b      	str	r3, [r7, #68]	@ 0x44
 8001a08:	e055      	b.n	8001ab6 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	623b      	str	r3, [r7, #32]
 8001a10:	627a      	str	r2, [r7, #36]	@ 0x24
 8001a12:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a16:	4642      	mov	r2, r8
 8001a18:	464b      	mov	r3, r9
 8001a1a:	f04f 0000 	mov.w	r0, #0
 8001a1e:	f04f 0100 	mov.w	r1, #0
 8001a22:	0159      	lsls	r1, r3, #5
 8001a24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a28:	0150      	lsls	r0, r2, #5
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	46c4      	mov	ip, r8
 8001a30:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001a34:	4640      	mov	r0, r8
 8001a36:	4649      	mov	r1, r9
 8001a38:	468c      	mov	ip, r1
 8001a3a:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	f04f 0300 	mov.w	r3, #0
 8001a46:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a4a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a4e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a52:	ebb2 040a 	subs.w	r4, r2, sl
 8001a56:	eb63 050b 	sbc.w	r5, r3, fp
 8001a5a:	f04f 0200 	mov.w	r2, #0
 8001a5e:	f04f 0300 	mov.w	r3, #0
 8001a62:	00eb      	lsls	r3, r5, #3
 8001a64:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a68:	00e2      	lsls	r2, r4, #3
 8001a6a:	4614      	mov	r4, r2
 8001a6c:	461d      	mov	r5, r3
 8001a6e:	4603      	mov	r3, r0
 8001a70:	18e3      	adds	r3, r4, r3
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	460b      	mov	r3, r1
 8001a76:	eb45 0303 	adc.w	r3, r5, r3
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	f04f 0200 	mov.w	r2, #0
 8001a80:	f04f 0300 	mov.w	r3, #0
 8001a84:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a88:	4629      	mov	r1, r5
 8001a8a:	028b      	lsls	r3, r1, #10
 8001a8c:	4620      	mov	r0, r4
 8001a8e:	4629      	mov	r1, r5
 8001a90:	4604      	mov	r4, r0
 8001a92:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001a96:	4601      	mov	r1, r0
 8001a98:	028a      	lsls	r2, r1, #10
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	61bb      	str	r3, [r7, #24]
 8001aa4:	61fa      	str	r2, [r7, #28]
 8001aa6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001aaa:	f7fe fb67 	bl	800017c <__aeabi_uldivmod>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8001ab6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ab8:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001aba:	e00d      	b.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001abc:	4b09      	ldr	r3, [pc, #36]	@ (8001ae4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	0b5b      	lsrs	r3, r3, #13
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001aca:	3301      	adds	r3, #1
 8001acc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001ad6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ad8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3748      	adds	r7, #72	@ 0x48
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	00f42400 	.word	0x00f42400
 8001aec:	007a1200 	.word	0x007a1200
 8001af0:	08002a04 	.word	0x08002a04

08001af4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001af8:	4b02      	ldr	r3, [pc, #8]	@ (8001b04 <HAL_RCC_GetHCLKFreq+0x10>)
 8001afa:	681b      	ldr	r3, [r3, #0]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr
 8001b04:	20000000 	.word	0x20000000

08001b08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b0c:	f7ff fff2 	bl	8001af4 <HAL_RCC_GetHCLKFreq>
 8001b10:	4602      	mov	r2, r0
 8001b12:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	0a1b      	lsrs	r3, r3, #8
 8001b18:	f003 0307 	and.w	r3, r3, #7
 8001b1c:	4903      	ldr	r1, [pc, #12]	@ (8001b2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b1e:	5ccb      	ldrb	r3, [r1, r3]
 8001b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	08002a20 	.word	0x08002a20

08001b30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b34:	f7ff ffde 	bl	8001af4 <HAL_RCC_GetHCLKFreq>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	4b05      	ldr	r3, [pc, #20]	@ (8001b50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	0adb      	lsrs	r3, r3, #11
 8001b40:	f003 0307 	and.w	r3, r3, #7
 8001b44:	4903      	ldr	r1, [pc, #12]	@ (8001b54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b46:	5ccb      	ldrb	r3, [r1, r3]
 8001b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40023800 	.word	0x40023800
 8001b54:	08002a20 	.word	0x08002a20

08001b58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b087      	sub	sp, #28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001b60:	2300      	movs	r3, #0
 8001b62:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001b64:	4b29      	ldr	r3, [pc, #164]	@ (8001c0c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d12c      	bne.n	8001bca <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b70:	4b26      	ldr	r3, [pc, #152]	@ (8001c0c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d005      	beq.n	8001b88 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001b7c:	4b24      	ldr	r3, [pc, #144]	@ (8001c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8001b84:	617b      	str	r3, [r7, #20]
 8001b86:	e016      	b.n	8001bb6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b88:	4b20      	ldr	r3, [pc, #128]	@ (8001c0c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8001c0c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b92:	6253      	str	r3, [r2, #36]	@ 0x24
 8001b94:	4b1d      	ldr	r3, [pc, #116]	@ (8001c0c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8001ba8:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001baa:	4b18      	ldr	r3, [pc, #96]	@ (8001c0c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bae:	4a17      	ldr	r2, [pc, #92]	@ (8001c0c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001bb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001bb4:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8001bbc:	d105      	bne.n	8001bca <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8001bc4:	d101      	bne.n	8001bca <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d105      	bne.n	8001bdc <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001bd0:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a0f      	ldr	r2, [pc, #60]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bd6:	f043 0304 	orr.w	r3, r3, #4
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f023 0201 	bic.w	r2, r3, #1
 8001be4:	490b      	ldr	r1, [pc, #44]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001bec:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	693a      	ldr	r2, [r7, #16]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d001      	beq.n	8001bfe <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e000      	b.n	8001c00 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	371c      	adds	r7, #28
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bc80      	pop	{r7}
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	40007000 	.word	0x40007000
 8001c14:	40023c00 	.word	0x40023c00

08001c18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e042      	b.n	8001cb0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d106      	bne.n	8001c44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f7fe fe56 	bl	80008f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2224      	movs	r2, #36	@ 0x24
 8001c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	68da      	ldr	r2, [r3, #12]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001c5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f000 f91d 	bl	8001e9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	691a      	ldr	r2, [r3, #16]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001c70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	695a      	ldr	r2, [r3, #20]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001c80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68da      	ldr	r2, [r3, #12]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2220      	movs	r2, #32
 8001c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	@ 0x28
 8001cbc:	af02      	add	r7, sp, #8
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	603b      	str	r3, [r7, #0]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b20      	cmp	r3, #32
 8001cd6:	d16d      	bne.n	8001db4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d002      	beq.n	8001ce4 <HAL_UART_Transmit+0x2c>
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d101      	bne.n	8001ce8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e066      	b.n	8001db6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2200      	movs	r2, #0
 8001cec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2221      	movs	r2, #33	@ 0x21
 8001cf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001cf6:	f7fe fec9 	bl	8000a8c <HAL_GetTick>
 8001cfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	88fa      	ldrh	r2, [r7, #6]
 8001d00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	88fa      	ldrh	r2, [r7, #6]
 8001d06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d10:	d108      	bne.n	8001d24 <HAL_UART_Transmit+0x6c>
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d104      	bne.n	8001d24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	61bb      	str	r3, [r7, #24]
 8001d22:	e003      	b.n	8001d2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001d2c:	e02a      	b.n	8001d84 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	2200      	movs	r2, #0
 8001d36:	2180      	movs	r1, #128	@ 0x80
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f000 f840 	bl	8001dbe <UART_WaitOnFlagUntilTimeout>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001d44:	2303      	movs	r3, #3
 8001d46:	e036      	b.n	8001db6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001d48:	69fb      	ldr	r3, [r7, #28]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d10b      	bne.n	8001d66 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	3302      	adds	r3, #2
 8001d62:	61bb      	str	r3, [r7, #24]
 8001d64:	e007      	b.n	8001d76 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	781a      	ldrb	r2, [r3, #0]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	3301      	adds	r3, #1
 8001d74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1cf      	bne.n	8001d2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2200      	movs	r2, #0
 8001d96:	2140      	movs	r1, #64	@ 0x40
 8001d98:	68f8      	ldr	r0, [r7, #12]
 8001d9a:	f000 f810 	bl	8001dbe <UART_WaitOnFlagUntilTimeout>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e006      	b.n	8001db6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2220      	movs	r2, #32
 8001dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001db0:	2300      	movs	r3, #0
 8001db2:	e000      	b.n	8001db6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001db4:	2302      	movs	r3, #2
  }
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3720      	adds	r7, #32
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b090      	sub	sp, #64	@ 0x40
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	60f8      	str	r0, [r7, #12]
 8001dc6:	60b9      	str	r1, [r7, #8]
 8001dc8:	603b      	str	r3, [r7, #0]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001dce:	e050      	b.n	8001e72 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001dd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd6:	d04c      	beq.n	8001e72 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001dd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d007      	beq.n	8001dee <UART_WaitOnFlagUntilTimeout+0x30>
 8001dde:	f7fe fe55 	bl	8000a8c <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d241      	bcs.n	8001e72 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	330c      	adds	r3, #12
 8001df4:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001df8:	e853 3f00 	ldrex	r3, [r3]
 8001dfc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e00:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8001e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	330c      	adds	r3, #12
 8001e0c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001e0e:	637a      	str	r2, [r7, #52]	@ 0x34
 8001e10:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e16:	e841 2300 	strex	r3, r2, [r1]
 8001e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8001e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1e5      	bne.n	8001dee <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	3314      	adds	r3, #20
 8001e28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	e853 3f00 	ldrex	r3, [r3]
 8001e30:	613b      	str	r3, [r7, #16]
   return(result);
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	f023 0301 	bic.w	r3, r3, #1
 8001e38:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	3314      	adds	r3, #20
 8001e40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001e42:	623a      	str	r2, [r7, #32]
 8001e44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e46:	69f9      	ldr	r1, [r7, #28]
 8001e48:	6a3a      	ldr	r2, [r7, #32]
 8001e4a:	e841 2300 	strex	r3, r2, [r1]
 8001e4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1e5      	bne.n	8001e22 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2220      	movs	r2, #32
 8001e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2220      	movs	r2, #32
 8001e62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e00f      	b.n	8001e92 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	bf0c      	ite	eq
 8001e82:	2301      	moveq	r3, #1
 8001e84:	2300      	movne	r3, #0
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	461a      	mov	r2, r3
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d09f      	beq.n	8001dd0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3740      	adds	r7, #64	@ 0x40
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
	...

08001e9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68da      	ldr	r2, [r3, #12]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	689a      	ldr	r2, [r3, #8]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	431a      	orrs	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	431a      	orrs	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8001edc:	f023 030c 	bic.w	r3, r3, #12
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6812      	ldr	r2, [r2, #0]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	430b      	orrs	r3, r1
 8001ee8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	695b      	ldr	r3, [r3, #20]
 8001ef0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	699a      	ldr	r2, [r3, #24]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a55      	ldr	r2, [pc, #340]	@ (800205c <UART_SetConfig+0x1c0>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d103      	bne.n	8001f12 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001f0a:	f7ff fe11 	bl	8001b30 <HAL_RCC_GetPCLK2Freq>
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	e002      	b.n	8001f18 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001f12:	f7ff fdf9 	bl	8001b08 <HAL_RCC_GetPCLK1Freq>
 8001f16:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	69db      	ldr	r3, [r3, #28]
 8001f1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001f20:	d14c      	bne.n	8001fbc <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	4613      	mov	r3, r2
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	009a      	lsls	r2, r3, #2
 8001f2c:	441a      	add	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f38:	4a49      	ldr	r2, [pc, #292]	@ (8002060 <UART_SetConfig+0x1c4>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	095b      	lsrs	r3, r3, #5
 8001f40:	0119      	lsls	r1, r3, #4
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	4613      	mov	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	009a      	lsls	r2, r3, #2
 8001f4c:	441a      	add	r2, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f58:	4b41      	ldr	r3, [pc, #260]	@ (8002060 <UART_SetConfig+0x1c4>)
 8001f5a:	fba3 0302 	umull	r0, r3, r3, r2
 8001f5e:	095b      	lsrs	r3, r3, #5
 8001f60:	2064      	movs	r0, #100	@ 0x64
 8001f62:	fb00 f303 	mul.w	r3, r0, r3
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	3332      	adds	r3, #50	@ 0x32
 8001f6c:	4a3c      	ldr	r2, [pc, #240]	@ (8002060 <UART_SetConfig+0x1c4>)
 8001f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f72:	095b      	lsrs	r3, r3, #5
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001f7a:	4419      	add	r1, r3
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	009a      	lsls	r2, r3, #2
 8001f86:	441a      	add	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f92:	4b33      	ldr	r3, [pc, #204]	@ (8002060 <UART_SetConfig+0x1c4>)
 8001f94:	fba3 0302 	umull	r0, r3, r3, r2
 8001f98:	095b      	lsrs	r3, r3, #5
 8001f9a:	2064      	movs	r0, #100	@ 0x64
 8001f9c:	fb00 f303 	mul.w	r3, r0, r3
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	3332      	adds	r3, #50	@ 0x32
 8001fa6:	4a2e      	ldr	r2, [pc, #184]	@ (8002060 <UART_SetConfig+0x1c4>)
 8001fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fac:	095b      	lsrs	r3, r3, #5
 8001fae:	f003 0207 	and.w	r2, r3, #7
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	440a      	add	r2, r1
 8001fb8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001fba:	e04a      	b.n	8002052 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	4413      	add	r3, r2
 8001fc4:	009a      	lsls	r2, r3, #2
 8001fc6:	441a      	add	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd2:	4a23      	ldr	r2, [pc, #140]	@ (8002060 <UART_SetConfig+0x1c4>)
 8001fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd8:	095b      	lsrs	r3, r3, #5
 8001fda:	0119      	lsls	r1, r3, #4
 8001fdc:	68fa      	ldr	r2, [r7, #12]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	009a      	lsls	r2, r3, #2
 8001fe6:	441a      	add	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ff2:	4b1b      	ldr	r3, [pc, #108]	@ (8002060 <UART_SetConfig+0x1c4>)
 8001ff4:	fba3 0302 	umull	r0, r3, r3, r2
 8001ff8:	095b      	lsrs	r3, r3, #5
 8001ffa:	2064      	movs	r0, #100	@ 0x64
 8001ffc:	fb00 f303 	mul.w	r3, r0, r3
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	011b      	lsls	r3, r3, #4
 8002004:	3332      	adds	r3, #50	@ 0x32
 8002006:	4a16      	ldr	r2, [pc, #88]	@ (8002060 <UART_SetConfig+0x1c4>)
 8002008:	fba2 2303 	umull	r2, r3, r2, r3
 800200c:	095b      	lsrs	r3, r3, #5
 800200e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002012:	4419      	add	r1, r3
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	4613      	mov	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4413      	add	r3, r2
 800201c:	009a      	lsls	r2, r3, #2
 800201e:	441a      	add	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	fbb2 f2f3 	udiv	r2, r2, r3
 800202a:	4b0d      	ldr	r3, [pc, #52]	@ (8002060 <UART_SetConfig+0x1c4>)
 800202c:	fba3 0302 	umull	r0, r3, r3, r2
 8002030:	095b      	lsrs	r3, r3, #5
 8002032:	2064      	movs	r0, #100	@ 0x64
 8002034:	fb00 f303 	mul.w	r3, r0, r3
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	011b      	lsls	r3, r3, #4
 800203c:	3332      	adds	r3, #50	@ 0x32
 800203e:	4a08      	ldr	r2, [pc, #32]	@ (8002060 <UART_SetConfig+0x1c4>)
 8002040:	fba2 2303 	umull	r2, r3, r2, r3
 8002044:	095b      	lsrs	r3, r3, #5
 8002046:	f003 020f 	and.w	r2, r3, #15
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	440a      	add	r2, r1
 8002050:	609a      	str	r2, [r3, #8]
}
 8002052:	bf00      	nop
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	40013800 	.word	0x40013800
 8002060:	51eb851f 	.word	0x51eb851f

08002064 <std>:
 8002064:	2300      	movs	r3, #0
 8002066:	b510      	push	{r4, lr}
 8002068:	4604      	mov	r4, r0
 800206a:	e9c0 3300 	strd	r3, r3, [r0]
 800206e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002072:	6083      	str	r3, [r0, #8]
 8002074:	8181      	strh	r1, [r0, #12]
 8002076:	6643      	str	r3, [r0, #100]	@ 0x64
 8002078:	81c2      	strh	r2, [r0, #14]
 800207a:	6183      	str	r3, [r0, #24]
 800207c:	4619      	mov	r1, r3
 800207e:	2208      	movs	r2, #8
 8002080:	305c      	adds	r0, #92	@ 0x5c
 8002082:	f000 f9e7 	bl	8002454 <memset>
 8002086:	4b0d      	ldr	r3, [pc, #52]	@ (80020bc <std+0x58>)
 8002088:	6224      	str	r4, [r4, #32]
 800208a:	6263      	str	r3, [r4, #36]	@ 0x24
 800208c:	4b0c      	ldr	r3, [pc, #48]	@ (80020c0 <std+0x5c>)
 800208e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002090:	4b0c      	ldr	r3, [pc, #48]	@ (80020c4 <std+0x60>)
 8002092:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002094:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <std+0x64>)
 8002096:	6323      	str	r3, [r4, #48]	@ 0x30
 8002098:	4b0c      	ldr	r3, [pc, #48]	@ (80020cc <std+0x68>)
 800209a:	429c      	cmp	r4, r3
 800209c:	d006      	beq.n	80020ac <std+0x48>
 800209e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80020a2:	4294      	cmp	r4, r2
 80020a4:	d002      	beq.n	80020ac <std+0x48>
 80020a6:	33d0      	adds	r3, #208	@ 0xd0
 80020a8:	429c      	cmp	r4, r3
 80020aa:	d105      	bne.n	80020b8 <std+0x54>
 80020ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80020b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80020b4:	f000 ba46 	b.w	8002544 <__retarget_lock_init_recursive>
 80020b8:	bd10      	pop	{r4, pc}
 80020ba:	bf00      	nop
 80020bc:	080022a5 	.word	0x080022a5
 80020c0:	080022c7 	.word	0x080022c7
 80020c4:	080022ff 	.word	0x080022ff
 80020c8:	08002323 	.word	0x08002323
 80020cc:	200000d4 	.word	0x200000d4

080020d0 <stdio_exit_handler>:
 80020d0:	4a02      	ldr	r2, [pc, #8]	@ (80020dc <stdio_exit_handler+0xc>)
 80020d2:	4903      	ldr	r1, [pc, #12]	@ (80020e0 <stdio_exit_handler+0x10>)
 80020d4:	4803      	ldr	r0, [pc, #12]	@ (80020e4 <stdio_exit_handler+0x14>)
 80020d6:	f000 b869 	b.w	80021ac <_fwalk_sglue>
 80020da:	bf00      	nop
 80020dc:	2000000c 	.word	0x2000000c
 80020e0:	08002839 	.word	0x08002839
 80020e4:	2000001c 	.word	0x2000001c

080020e8 <cleanup_stdio>:
 80020e8:	6841      	ldr	r1, [r0, #4]
 80020ea:	4b0c      	ldr	r3, [pc, #48]	@ (800211c <cleanup_stdio+0x34>)
 80020ec:	b510      	push	{r4, lr}
 80020ee:	4299      	cmp	r1, r3
 80020f0:	4604      	mov	r4, r0
 80020f2:	d001      	beq.n	80020f8 <cleanup_stdio+0x10>
 80020f4:	f000 fba0 	bl	8002838 <_fflush_r>
 80020f8:	68a1      	ldr	r1, [r4, #8]
 80020fa:	4b09      	ldr	r3, [pc, #36]	@ (8002120 <cleanup_stdio+0x38>)
 80020fc:	4299      	cmp	r1, r3
 80020fe:	d002      	beq.n	8002106 <cleanup_stdio+0x1e>
 8002100:	4620      	mov	r0, r4
 8002102:	f000 fb99 	bl	8002838 <_fflush_r>
 8002106:	68e1      	ldr	r1, [r4, #12]
 8002108:	4b06      	ldr	r3, [pc, #24]	@ (8002124 <cleanup_stdio+0x3c>)
 800210a:	4299      	cmp	r1, r3
 800210c:	d004      	beq.n	8002118 <cleanup_stdio+0x30>
 800210e:	4620      	mov	r0, r4
 8002110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002114:	f000 bb90 	b.w	8002838 <_fflush_r>
 8002118:	bd10      	pop	{r4, pc}
 800211a:	bf00      	nop
 800211c:	200000d4 	.word	0x200000d4
 8002120:	2000013c 	.word	0x2000013c
 8002124:	200001a4 	.word	0x200001a4

08002128 <global_stdio_init.part.0>:
 8002128:	b510      	push	{r4, lr}
 800212a:	4b0b      	ldr	r3, [pc, #44]	@ (8002158 <global_stdio_init.part.0+0x30>)
 800212c:	4c0b      	ldr	r4, [pc, #44]	@ (800215c <global_stdio_init.part.0+0x34>)
 800212e:	4a0c      	ldr	r2, [pc, #48]	@ (8002160 <global_stdio_init.part.0+0x38>)
 8002130:	4620      	mov	r0, r4
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	2104      	movs	r1, #4
 8002136:	2200      	movs	r2, #0
 8002138:	f7ff ff94 	bl	8002064 <std>
 800213c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002140:	2201      	movs	r2, #1
 8002142:	2109      	movs	r1, #9
 8002144:	f7ff ff8e 	bl	8002064 <std>
 8002148:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800214c:	2202      	movs	r2, #2
 800214e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002152:	2112      	movs	r1, #18
 8002154:	f7ff bf86 	b.w	8002064 <std>
 8002158:	2000020c 	.word	0x2000020c
 800215c:	200000d4 	.word	0x200000d4
 8002160:	080020d1 	.word	0x080020d1

08002164 <__sfp_lock_acquire>:
 8002164:	4801      	ldr	r0, [pc, #4]	@ (800216c <__sfp_lock_acquire+0x8>)
 8002166:	f000 b9ee 	b.w	8002546 <__retarget_lock_acquire_recursive>
 800216a:	bf00      	nop
 800216c:	20000215 	.word	0x20000215

08002170 <__sfp_lock_release>:
 8002170:	4801      	ldr	r0, [pc, #4]	@ (8002178 <__sfp_lock_release+0x8>)
 8002172:	f000 b9e9 	b.w	8002548 <__retarget_lock_release_recursive>
 8002176:	bf00      	nop
 8002178:	20000215 	.word	0x20000215

0800217c <__sinit>:
 800217c:	b510      	push	{r4, lr}
 800217e:	4604      	mov	r4, r0
 8002180:	f7ff fff0 	bl	8002164 <__sfp_lock_acquire>
 8002184:	6a23      	ldr	r3, [r4, #32]
 8002186:	b11b      	cbz	r3, 8002190 <__sinit+0x14>
 8002188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800218c:	f7ff bff0 	b.w	8002170 <__sfp_lock_release>
 8002190:	4b04      	ldr	r3, [pc, #16]	@ (80021a4 <__sinit+0x28>)
 8002192:	6223      	str	r3, [r4, #32]
 8002194:	4b04      	ldr	r3, [pc, #16]	@ (80021a8 <__sinit+0x2c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d1f5      	bne.n	8002188 <__sinit+0xc>
 800219c:	f7ff ffc4 	bl	8002128 <global_stdio_init.part.0>
 80021a0:	e7f2      	b.n	8002188 <__sinit+0xc>
 80021a2:	bf00      	nop
 80021a4:	080020e9 	.word	0x080020e9
 80021a8:	2000020c 	.word	0x2000020c

080021ac <_fwalk_sglue>:
 80021ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80021b0:	4607      	mov	r7, r0
 80021b2:	4688      	mov	r8, r1
 80021b4:	4614      	mov	r4, r2
 80021b6:	2600      	movs	r6, #0
 80021b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80021bc:	f1b9 0901 	subs.w	r9, r9, #1
 80021c0:	d505      	bpl.n	80021ce <_fwalk_sglue+0x22>
 80021c2:	6824      	ldr	r4, [r4, #0]
 80021c4:	2c00      	cmp	r4, #0
 80021c6:	d1f7      	bne.n	80021b8 <_fwalk_sglue+0xc>
 80021c8:	4630      	mov	r0, r6
 80021ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80021ce:	89ab      	ldrh	r3, [r5, #12]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d907      	bls.n	80021e4 <_fwalk_sglue+0x38>
 80021d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80021d8:	3301      	adds	r3, #1
 80021da:	d003      	beq.n	80021e4 <_fwalk_sglue+0x38>
 80021dc:	4629      	mov	r1, r5
 80021de:	4638      	mov	r0, r7
 80021e0:	47c0      	blx	r8
 80021e2:	4306      	orrs	r6, r0
 80021e4:	3568      	adds	r5, #104	@ 0x68
 80021e6:	e7e9      	b.n	80021bc <_fwalk_sglue+0x10>

080021e8 <_puts_r>:
 80021e8:	6a03      	ldr	r3, [r0, #32]
 80021ea:	b570      	push	{r4, r5, r6, lr}
 80021ec:	4605      	mov	r5, r0
 80021ee:	460e      	mov	r6, r1
 80021f0:	6884      	ldr	r4, [r0, #8]
 80021f2:	b90b      	cbnz	r3, 80021f8 <_puts_r+0x10>
 80021f4:	f7ff ffc2 	bl	800217c <__sinit>
 80021f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80021fa:	07db      	lsls	r3, r3, #31
 80021fc:	d405      	bmi.n	800220a <_puts_r+0x22>
 80021fe:	89a3      	ldrh	r3, [r4, #12]
 8002200:	0598      	lsls	r0, r3, #22
 8002202:	d402      	bmi.n	800220a <_puts_r+0x22>
 8002204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002206:	f000 f99e 	bl	8002546 <__retarget_lock_acquire_recursive>
 800220a:	89a3      	ldrh	r3, [r4, #12]
 800220c:	0719      	lsls	r1, r3, #28
 800220e:	d502      	bpl.n	8002216 <_puts_r+0x2e>
 8002210:	6923      	ldr	r3, [r4, #16]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d135      	bne.n	8002282 <_puts_r+0x9a>
 8002216:	4621      	mov	r1, r4
 8002218:	4628      	mov	r0, r5
 800221a:	f000 f8c5 	bl	80023a8 <__swsetup_r>
 800221e:	b380      	cbz	r0, 8002282 <_puts_r+0x9a>
 8002220:	f04f 35ff 	mov.w	r5, #4294967295
 8002224:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002226:	07da      	lsls	r2, r3, #31
 8002228:	d405      	bmi.n	8002236 <_puts_r+0x4e>
 800222a:	89a3      	ldrh	r3, [r4, #12]
 800222c:	059b      	lsls	r3, r3, #22
 800222e:	d402      	bmi.n	8002236 <_puts_r+0x4e>
 8002230:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002232:	f000 f989 	bl	8002548 <__retarget_lock_release_recursive>
 8002236:	4628      	mov	r0, r5
 8002238:	bd70      	pop	{r4, r5, r6, pc}
 800223a:	2b00      	cmp	r3, #0
 800223c:	da04      	bge.n	8002248 <_puts_r+0x60>
 800223e:	69a2      	ldr	r2, [r4, #24]
 8002240:	429a      	cmp	r2, r3
 8002242:	dc17      	bgt.n	8002274 <_puts_r+0x8c>
 8002244:	290a      	cmp	r1, #10
 8002246:	d015      	beq.n	8002274 <_puts_r+0x8c>
 8002248:	6823      	ldr	r3, [r4, #0]
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	6022      	str	r2, [r4, #0]
 800224e:	7019      	strb	r1, [r3, #0]
 8002250:	68a3      	ldr	r3, [r4, #8]
 8002252:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002256:	3b01      	subs	r3, #1
 8002258:	60a3      	str	r3, [r4, #8]
 800225a:	2900      	cmp	r1, #0
 800225c:	d1ed      	bne.n	800223a <_puts_r+0x52>
 800225e:	2b00      	cmp	r3, #0
 8002260:	da11      	bge.n	8002286 <_puts_r+0x9e>
 8002262:	4622      	mov	r2, r4
 8002264:	210a      	movs	r1, #10
 8002266:	4628      	mov	r0, r5
 8002268:	f000 f85f 	bl	800232a <__swbuf_r>
 800226c:	3001      	adds	r0, #1
 800226e:	d0d7      	beq.n	8002220 <_puts_r+0x38>
 8002270:	250a      	movs	r5, #10
 8002272:	e7d7      	b.n	8002224 <_puts_r+0x3c>
 8002274:	4622      	mov	r2, r4
 8002276:	4628      	mov	r0, r5
 8002278:	f000 f857 	bl	800232a <__swbuf_r>
 800227c:	3001      	adds	r0, #1
 800227e:	d1e7      	bne.n	8002250 <_puts_r+0x68>
 8002280:	e7ce      	b.n	8002220 <_puts_r+0x38>
 8002282:	3e01      	subs	r6, #1
 8002284:	e7e4      	b.n	8002250 <_puts_r+0x68>
 8002286:	6823      	ldr	r3, [r4, #0]
 8002288:	1c5a      	adds	r2, r3, #1
 800228a:	6022      	str	r2, [r4, #0]
 800228c:	220a      	movs	r2, #10
 800228e:	701a      	strb	r2, [r3, #0]
 8002290:	e7ee      	b.n	8002270 <_puts_r+0x88>
	...

08002294 <puts>:
 8002294:	4b02      	ldr	r3, [pc, #8]	@ (80022a0 <puts+0xc>)
 8002296:	4601      	mov	r1, r0
 8002298:	6818      	ldr	r0, [r3, #0]
 800229a:	f7ff bfa5 	b.w	80021e8 <_puts_r>
 800229e:	bf00      	nop
 80022a0:	20000018 	.word	0x20000018

080022a4 <__sread>:
 80022a4:	b510      	push	{r4, lr}
 80022a6:	460c      	mov	r4, r1
 80022a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022ac:	f000 f8fc 	bl	80024a8 <_read_r>
 80022b0:	2800      	cmp	r0, #0
 80022b2:	bfab      	itete	ge
 80022b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80022b6:	89a3      	ldrhlt	r3, [r4, #12]
 80022b8:	181b      	addge	r3, r3, r0
 80022ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80022be:	bfac      	ite	ge
 80022c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80022c2:	81a3      	strhlt	r3, [r4, #12]
 80022c4:	bd10      	pop	{r4, pc}

080022c6 <__swrite>:
 80022c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022ca:	461f      	mov	r7, r3
 80022cc:	898b      	ldrh	r3, [r1, #12]
 80022ce:	4605      	mov	r5, r0
 80022d0:	05db      	lsls	r3, r3, #23
 80022d2:	460c      	mov	r4, r1
 80022d4:	4616      	mov	r6, r2
 80022d6:	d505      	bpl.n	80022e4 <__swrite+0x1e>
 80022d8:	2302      	movs	r3, #2
 80022da:	2200      	movs	r2, #0
 80022dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022e0:	f000 f8d0 	bl	8002484 <_lseek_r>
 80022e4:	89a3      	ldrh	r3, [r4, #12]
 80022e6:	4632      	mov	r2, r6
 80022e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80022ec:	81a3      	strh	r3, [r4, #12]
 80022ee:	4628      	mov	r0, r5
 80022f0:	463b      	mov	r3, r7
 80022f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80022f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80022fa:	f000 b8e7 	b.w	80024cc <_write_r>

080022fe <__sseek>:
 80022fe:	b510      	push	{r4, lr}
 8002300:	460c      	mov	r4, r1
 8002302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002306:	f000 f8bd 	bl	8002484 <_lseek_r>
 800230a:	1c43      	adds	r3, r0, #1
 800230c:	89a3      	ldrh	r3, [r4, #12]
 800230e:	bf15      	itete	ne
 8002310:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002312:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002316:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800231a:	81a3      	strheq	r3, [r4, #12]
 800231c:	bf18      	it	ne
 800231e:	81a3      	strhne	r3, [r4, #12]
 8002320:	bd10      	pop	{r4, pc}

08002322 <__sclose>:
 8002322:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002326:	f000 b89d 	b.w	8002464 <_close_r>

0800232a <__swbuf_r>:
 800232a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800232c:	460e      	mov	r6, r1
 800232e:	4614      	mov	r4, r2
 8002330:	4605      	mov	r5, r0
 8002332:	b118      	cbz	r0, 800233c <__swbuf_r+0x12>
 8002334:	6a03      	ldr	r3, [r0, #32]
 8002336:	b90b      	cbnz	r3, 800233c <__swbuf_r+0x12>
 8002338:	f7ff ff20 	bl	800217c <__sinit>
 800233c:	69a3      	ldr	r3, [r4, #24]
 800233e:	60a3      	str	r3, [r4, #8]
 8002340:	89a3      	ldrh	r3, [r4, #12]
 8002342:	071a      	lsls	r2, r3, #28
 8002344:	d501      	bpl.n	800234a <__swbuf_r+0x20>
 8002346:	6923      	ldr	r3, [r4, #16]
 8002348:	b943      	cbnz	r3, 800235c <__swbuf_r+0x32>
 800234a:	4621      	mov	r1, r4
 800234c:	4628      	mov	r0, r5
 800234e:	f000 f82b 	bl	80023a8 <__swsetup_r>
 8002352:	b118      	cbz	r0, 800235c <__swbuf_r+0x32>
 8002354:	f04f 37ff 	mov.w	r7, #4294967295
 8002358:	4638      	mov	r0, r7
 800235a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800235c:	6823      	ldr	r3, [r4, #0]
 800235e:	6922      	ldr	r2, [r4, #16]
 8002360:	b2f6      	uxtb	r6, r6
 8002362:	1a98      	subs	r0, r3, r2
 8002364:	6963      	ldr	r3, [r4, #20]
 8002366:	4637      	mov	r7, r6
 8002368:	4283      	cmp	r3, r0
 800236a:	dc05      	bgt.n	8002378 <__swbuf_r+0x4e>
 800236c:	4621      	mov	r1, r4
 800236e:	4628      	mov	r0, r5
 8002370:	f000 fa62 	bl	8002838 <_fflush_r>
 8002374:	2800      	cmp	r0, #0
 8002376:	d1ed      	bne.n	8002354 <__swbuf_r+0x2a>
 8002378:	68a3      	ldr	r3, [r4, #8]
 800237a:	3b01      	subs	r3, #1
 800237c:	60a3      	str	r3, [r4, #8]
 800237e:	6823      	ldr	r3, [r4, #0]
 8002380:	1c5a      	adds	r2, r3, #1
 8002382:	6022      	str	r2, [r4, #0]
 8002384:	701e      	strb	r6, [r3, #0]
 8002386:	6962      	ldr	r2, [r4, #20]
 8002388:	1c43      	adds	r3, r0, #1
 800238a:	429a      	cmp	r2, r3
 800238c:	d004      	beq.n	8002398 <__swbuf_r+0x6e>
 800238e:	89a3      	ldrh	r3, [r4, #12]
 8002390:	07db      	lsls	r3, r3, #31
 8002392:	d5e1      	bpl.n	8002358 <__swbuf_r+0x2e>
 8002394:	2e0a      	cmp	r6, #10
 8002396:	d1df      	bne.n	8002358 <__swbuf_r+0x2e>
 8002398:	4621      	mov	r1, r4
 800239a:	4628      	mov	r0, r5
 800239c:	f000 fa4c 	bl	8002838 <_fflush_r>
 80023a0:	2800      	cmp	r0, #0
 80023a2:	d0d9      	beq.n	8002358 <__swbuf_r+0x2e>
 80023a4:	e7d6      	b.n	8002354 <__swbuf_r+0x2a>
	...

080023a8 <__swsetup_r>:
 80023a8:	b538      	push	{r3, r4, r5, lr}
 80023aa:	4b29      	ldr	r3, [pc, #164]	@ (8002450 <__swsetup_r+0xa8>)
 80023ac:	4605      	mov	r5, r0
 80023ae:	6818      	ldr	r0, [r3, #0]
 80023b0:	460c      	mov	r4, r1
 80023b2:	b118      	cbz	r0, 80023bc <__swsetup_r+0x14>
 80023b4:	6a03      	ldr	r3, [r0, #32]
 80023b6:	b90b      	cbnz	r3, 80023bc <__swsetup_r+0x14>
 80023b8:	f7ff fee0 	bl	800217c <__sinit>
 80023bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023c0:	0719      	lsls	r1, r3, #28
 80023c2:	d422      	bmi.n	800240a <__swsetup_r+0x62>
 80023c4:	06da      	lsls	r2, r3, #27
 80023c6:	d407      	bmi.n	80023d8 <__swsetup_r+0x30>
 80023c8:	2209      	movs	r2, #9
 80023ca:	602a      	str	r2, [r5, #0]
 80023cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023d0:	f04f 30ff 	mov.w	r0, #4294967295
 80023d4:	81a3      	strh	r3, [r4, #12]
 80023d6:	e033      	b.n	8002440 <__swsetup_r+0x98>
 80023d8:	0758      	lsls	r0, r3, #29
 80023da:	d512      	bpl.n	8002402 <__swsetup_r+0x5a>
 80023dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80023de:	b141      	cbz	r1, 80023f2 <__swsetup_r+0x4a>
 80023e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80023e4:	4299      	cmp	r1, r3
 80023e6:	d002      	beq.n	80023ee <__swsetup_r+0x46>
 80023e8:	4628      	mov	r0, r5
 80023ea:	f000 f8af 	bl	800254c <_free_r>
 80023ee:	2300      	movs	r3, #0
 80023f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80023f2:	89a3      	ldrh	r3, [r4, #12]
 80023f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80023f8:	81a3      	strh	r3, [r4, #12]
 80023fa:	2300      	movs	r3, #0
 80023fc:	6063      	str	r3, [r4, #4]
 80023fe:	6923      	ldr	r3, [r4, #16]
 8002400:	6023      	str	r3, [r4, #0]
 8002402:	89a3      	ldrh	r3, [r4, #12]
 8002404:	f043 0308 	orr.w	r3, r3, #8
 8002408:	81a3      	strh	r3, [r4, #12]
 800240a:	6923      	ldr	r3, [r4, #16]
 800240c:	b94b      	cbnz	r3, 8002422 <__swsetup_r+0x7a>
 800240e:	89a3      	ldrh	r3, [r4, #12]
 8002410:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002414:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002418:	d003      	beq.n	8002422 <__swsetup_r+0x7a>
 800241a:	4621      	mov	r1, r4
 800241c:	4628      	mov	r0, r5
 800241e:	f000 fa58 	bl	80028d2 <__smakebuf_r>
 8002422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002426:	f013 0201 	ands.w	r2, r3, #1
 800242a:	d00a      	beq.n	8002442 <__swsetup_r+0x9a>
 800242c:	2200      	movs	r2, #0
 800242e:	60a2      	str	r2, [r4, #8]
 8002430:	6962      	ldr	r2, [r4, #20]
 8002432:	4252      	negs	r2, r2
 8002434:	61a2      	str	r2, [r4, #24]
 8002436:	6922      	ldr	r2, [r4, #16]
 8002438:	b942      	cbnz	r2, 800244c <__swsetup_r+0xa4>
 800243a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800243e:	d1c5      	bne.n	80023cc <__swsetup_r+0x24>
 8002440:	bd38      	pop	{r3, r4, r5, pc}
 8002442:	0799      	lsls	r1, r3, #30
 8002444:	bf58      	it	pl
 8002446:	6962      	ldrpl	r2, [r4, #20]
 8002448:	60a2      	str	r2, [r4, #8]
 800244a:	e7f4      	b.n	8002436 <__swsetup_r+0x8e>
 800244c:	2000      	movs	r0, #0
 800244e:	e7f7      	b.n	8002440 <__swsetup_r+0x98>
 8002450:	20000018 	.word	0x20000018

08002454 <memset>:
 8002454:	4603      	mov	r3, r0
 8002456:	4402      	add	r2, r0
 8002458:	4293      	cmp	r3, r2
 800245a:	d100      	bne.n	800245e <memset+0xa>
 800245c:	4770      	bx	lr
 800245e:	f803 1b01 	strb.w	r1, [r3], #1
 8002462:	e7f9      	b.n	8002458 <memset+0x4>

08002464 <_close_r>:
 8002464:	b538      	push	{r3, r4, r5, lr}
 8002466:	2300      	movs	r3, #0
 8002468:	4d05      	ldr	r5, [pc, #20]	@ (8002480 <_close_r+0x1c>)
 800246a:	4604      	mov	r4, r0
 800246c:	4608      	mov	r0, r1
 800246e:	602b      	str	r3, [r5, #0]
 8002470:	f7fe f9a7 	bl	80007c2 <_close>
 8002474:	1c43      	adds	r3, r0, #1
 8002476:	d102      	bne.n	800247e <_close_r+0x1a>
 8002478:	682b      	ldr	r3, [r5, #0]
 800247a:	b103      	cbz	r3, 800247e <_close_r+0x1a>
 800247c:	6023      	str	r3, [r4, #0]
 800247e:	bd38      	pop	{r3, r4, r5, pc}
 8002480:	20000210 	.word	0x20000210

08002484 <_lseek_r>:
 8002484:	b538      	push	{r3, r4, r5, lr}
 8002486:	4604      	mov	r4, r0
 8002488:	4608      	mov	r0, r1
 800248a:	4611      	mov	r1, r2
 800248c:	2200      	movs	r2, #0
 800248e:	4d05      	ldr	r5, [pc, #20]	@ (80024a4 <_lseek_r+0x20>)
 8002490:	602a      	str	r2, [r5, #0]
 8002492:	461a      	mov	r2, r3
 8002494:	f7fe f9b9 	bl	800080a <_lseek>
 8002498:	1c43      	adds	r3, r0, #1
 800249a:	d102      	bne.n	80024a2 <_lseek_r+0x1e>
 800249c:	682b      	ldr	r3, [r5, #0]
 800249e:	b103      	cbz	r3, 80024a2 <_lseek_r+0x1e>
 80024a0:	6023      	str	r3, [r4, #0]
 80024a2:	bd38      	pop	{r3, r4, r5, pc}
 80024a4:	20000210 	.word	0x20000210

080024a8 <_read_r>:
 80024a8:	b538      	push	{r3, r4, r5, lr}
 80024aa:	4604      	mov	r4, r0
 80024ac:	4608      	mov	r0, r1
 80024ae:	4611      	mov	r1, r2
 80024b0:	2200      	movs	r2, #0
 80024b2:	4d05      	ldr	r5, [pc, #20]	@ (80024c8 <_read_r+0x20>)
 80024b4:	602a      	str	r2, [r5, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	f7fe f966 	bl	8000788 <_read>
 80024bc:	1c43      	adds	r3, r0, #1
 80024be:	d102      	bne.n	80024c6 <_read_r+0x1e>
 80024c0:	682b      	ldr	r3, [r5, #0]
 80024c2:	b103      	cbz	r3, 80024c6 <_read_r+0x1e>
 80024c4:	6023      	str	r3, [r4, #0]
 80024c6:	bd38      	pop	{r3, r4, r5, pc}
 80024c8:	20000210 	.word	0x20000210

080024cc <_write_r>:
 80024cc:	b538      	push	{r3, r4, r5, lr}
 80024ce:	4604      	mov	r4, r0
 80024d0:	4608      	mov	r0, r1
 80024d2:	4611      	mov	r1, r2
 80024d4:	2200      	movs	r2, #0
 80024d6:	4d05      	ldr	r5, [pc, #20]	@ (80024ec <_write_r+0x20>)
 80024d8:	602a      	str	r2, [r5, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	f7fe f838 	bl	8000550 <_write>
 80024e0:	1c43      	adds	r3, r0, #1
 80024e2:	d102      	bne.n	80024ea <_write_r+0x1e>
 80024e4:	682b      	ldr	r3, [r5, #0]
 80024e6:	b103      	cbz	r3, 80024ea <_write_r+0x1e>
 80024e8:	6023      	str	r3, [r4, #0]
 80024ea:	bd38      	pop	{r3, r4, r5, pc}
 80024ec:	20000210 	.word	0x20000210

080024f0 <__errno>:
 80024f0:	4b01      	ldr	r3, [pc, #4]	@ (80024f8 <__errno+0x8>)
 80024f2:	6818      	ldr	r0, [r3, #0]
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000018 	.word	0x20000018

080024fc <__libc_init_array>:
 80024fc:	b570      	push	{r4, r5, r6, lr}
 80024fe:	2600      	movs	r6, #0
 8002500:	4d0c      	ldr	r5, [pc, #48]	@ (8002534 <__libc_init_array+0x38>)
 8002502:	4c0d      	ldr	r4, [pc, #52]	@ (8002538 <__libc_init_array+0x3c>)
 8002504:	1b64      	subs	r4, r4, r5
 8002506:	10a4      	asrs	r4, r4, #2
 8002508:	42a6      	cmp	r6, r4
 800250a:	d109      	bne.n	8002520 <__libc_init_array+0x24>
 800250c:	f000 fa50 	bl	80029b0 <_init>
 8002510:	2600      	movs	r6, #0
 8002512:	4d0a      	ldr	r5, [pc, #40]	@ (800253c <__libc_init_array+0x40>)
 8002514:	4c0a      	ldr	r4, [pc, #40]	@ (8002540 <__libc_init_array+0x44>)
 8002516:	1b64      	subs	r4, r4, r5
 8002518:	10a4      	asrs	r4, r4, #2
 800251a:	42a6      	cmp	r6, r4
 800251c:	d105      	bne.n	800252a <__libc_init_array+0x2e>
 800251e:	bd70      	pop	{r4, r5, r6, pc}
 8002520:	f855 3b04 	ldr.w	r3, [r5], #4
 8002524:	4798      	blx	r3
 8002526:	3601      	adds	r6, #1
 8002528:	e7ee      	b.n	8002508 <__libc_init_array+0xc>
 800252a:	f855 3b04 	ldr.w	r3, [r5], #4
 800252e:	4798      	blx	r3
 8002530:	3601      	adds	r6, #1
 8002532:	e7f2      	b.n	800251a <__libc_init_array+0x1e>
 8002534:	08002a30 	.word	0x08002a30
 8002538:	08002a30 	.word	0x08002a30
 800253c:	08002a30 	.word	0x08002a30
 8002540:	08002a34 	.word	0x08002a34

08002544 <__retarget_lock_init_recursive>:
 8002544:	4770      	bx	lr

08002546 <__retarget_lock_acquire_recursive>:
 8002546:	4770      	bx	lr

08002548 <__retarget_lock_release_recursive>:
 8002548:	4770      	bx	lr
	...

0800254c <_free_r>:
 800254c:	b538      	push	{r3, r4, r5, lr}
 800254e:	4605      	mov	r5, r0
 8002550:	2900      	cmp	r1, #0
 8002552:	d040      	beq.n	80025d6 <_free_r+0x8a>
 8002554:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002558:	1f0c      	subs	r4, r1, #4
 800255a:	2b00      	cmp	r3, #0
 800255c:	bfb8      	it	lt
 800255e:	18e4      	addlt	r4, r4, r3
 8002560:	f000 f8de 	bl	8002720 <__malloc_lock>
 8002564:	4a1c      	ldr	r2, [pc, #112]	@ (80025d8 <_free_r+0x8c>)
 8002566:	6813      	ldr	r3, [r2, #0]
 8002568:	b933      	cbnz	r3, 8002578 <_free_r+0x2c>
 800256a:	6063      	str	r3, [r4, #4]
 800256c:	6014      	str	r4, [r2, #0]
 800256e:	4628      	mov	r0, r5
 8002570:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002574:	f000 b8da 	b.w	800272c <__malloc_unlock>
 8002578:	42a3      	cmp	r3, r4
 800257a:	d908      	bls.n	800258e <_free_r+0x42>
 800257c:	6820      	ldr	r0, [r4, #0]
 800257e:	1821      	adds	r1, r4, r0
 8002580:	428b      	cmp	r3, r1
 8002582:	bf01      	itttt	eq
 8002584:	6819      	ldreq	r1, [r3, #0]
 8002586:	685b      	ldreq	r3, [r3, #4]
 8002588:	1809      	addeq	r1, r1, r0
 800258a:	6021      	streq	r1, [r4, #0]
 800258c:	e7ed      	b.n	800256a <_free_r+0x1e>
 800258e:	461a      	mov	r2, r3
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	b10b      	cbz	r3, 8002598 <_free_r+0x4c>
 8002594:	42a3      	cmp	r3, r4
 8002596:	d9fa      	bls.n	800258e <_free_r+0x42>
 8002598:	6811      	ldr	r1, [r2, #0]
 800259a:	1850      	adds	r0, r2, r1
 800259c:	42a0      	cmp	r0, r4
 800259e:	d10b      	bne.n	80025b8 <_free_r+0x6c>
 80025a0:	6820      	ldr	r0, [r4, #0]
 80025a2:	4401      	add	r1, r0
 80025a4:	1850      	adds	r0, r2, r1
 80025a6:	4283      	cmp	r3, r0
 80025a8:	6011      	str	r1, [r2, #0]
 80025aa:	d1e0      	bne.n	800256e <_free_r+0x22>
 80025ac:	6818      	ldr	r0, [r3, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	4408      	add	r0, r1
 80025b2:	6010      	str	r0, [r2, #0]
 80025b4:	6053      	str	r3, [r2, #4]
 80025b6:	e7da      	b.n	800256e <_free_r+0x22>
 80025b8:	d902      	bls.n	80025c0 <_free_r+0x74>
 80025ba:	230c      	movs	r3, #12
 80025bc:	602b      	str	r3, [r5, #0]
 80025be:	e7d6      	b.n	800256e <_free_r+0x22>
 80025c0:	6820      	ldr	r0, [r4, #0]
 80025c2:	1821      	adds	r1, r4, r0
 80025c4:	428b      	cmp	r3, r1
 80025c6:	bf01      	itttt	eq
 80025c8:	6819      	ldreq	r1, [r3, #0]
 80025ca:	685b      	ldreq	r3, [r3, #4]
 80025cc:	1809      	addeq	r1, r1, r0
 80025ce:	6021      	streq	r1, [r4, #0]
 80025d0:	6063      	str	r3, [r4, #4]
 80025d2:	6054      	str	r4, [r2, #4]
 80025d4:	e7cb      	b.n	800256e <_free_r+0x22>
 80025d6:	bd38      	pop	{r3, r4, r5, pc}
 80025d8:	2000021c 	.word	0x2000021c

080025dc <sbrk_aligned>:
 80025dc:	b570      	push	{r4, r5, r6, lr}
 80025de:	4e0f      	ldr	r6, [pc, #60]	@ (800261c <sbrk_aligned+0x40>)
 80025e0:	460c      	mov	r4, r1
 80025e2:	6831      	ldr	r1, [r6, #0]
 80025e4:	4605      	mov	r5, r0
 80025e6:	b911      	cbnz	r1, 80025ee <sbrk_aligned+0x12>
 80025e8:	f000 f9d2 	bl	8002990 <_sbrk_r>
 80025ec:	6030      	str	r0, [r6, #0]
 80025ee:	4621      	mov	r1, r4
 80025f0:	4628      	mov	r0, r5
 80025f2:	f000 f9cd 	bl	8002990 <_sbrk_r>
 80025f6:	1c43      	adds	r3, r0, #1
 80025f8:	d103      	bne.n	8002602 <sbrk_aligned+0x26>
 80025fa:	f04f 34ff 	mov.w	r4, #4294967295
 80025fe:	4620      	mov	r0, r4
 8002600:	bd70      	pop	{r4, r5, r6, pc}
 8002602:	1cc4      	adds	r4, r0, #3
 8002604:	f024 0403 	bic.w	r4, r4, #3
 8002608:	42a0      	cmp	r0, r4
 800260a:	d0f8      	beq.n	80025fe <sbrk_aligned+0x22>
 800260c:	1a21      	subs	r1, r4, r0
 800260e:	4628      	mov	r0, r5
 8002610:	f000 f9be 	bl	8002990 <_sbrk_r>
 8002614:	3001      	adds	r0, #1
 8002616:	d1f2      	bne.n	80025fe <sbrk_aligned+0x22>
 8002618:	e7ef      	b.n	80025fa <sbrk_aligned+0x1e>
 800261a:	bf00      	nop
 800261c:	20000218 	.word	0x20000218

08002620 <_malloc_r>:
 8002620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002624:	1ccd      	adds	r5, r1, #3
 8002626:	f025 0503 	bic.w	r5, r5, #3
 800262a:	3508      	adds	r5, #8
 800262c:	2d0c      	cmp	r5, #12
 800262e:	bf38      	it	cc
 8002630:	250c      	movcc	r5, #12
 8002632:	2d00      	cmp	r5, #0
 8002634:	4606      	mov	r6, r0
 8002636:	db01      	blt.n	800263c <_malloc_r+0x1c>
 8002638:	42a9      	cmp	r1, r5
 800263a:	d904      	bls.n	8002646 <_malloc_r+0x26>
 800263c:	230c      	movs	r3, #12
 800263e:	6033      	str	r3, [r6, #0]
 8002640:	2000      	movs	r0, #0
 8002642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002646:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800271c <_malloc_r+0xfc>
 800264a:	f000 f869 	bl	8002720 <__malloc_lock>
 800264e:	f8d8 3000 	ldr.w	r3, [r8]
 8002652:	461c      	mov	r4, r3
 8002654:	bb44      	cbnz	r4, 80026a8 <_malloc_r+0x88>
 8002656:	4629      	mov	r1, r5
 8002658:	4630      	mov	r0, r6
 800265a:	f7ff ffbf 	bl	80025dc <sbrk_aligned>
 800265e:	1c43      	adds	r3, r0, #1
 8002660:	4604      	mov	r4, r0
 8002662:	d158      	bne.n	8002716 <_malloc_r+0xf6>
 8002664:	f8d8 4000 	ldr.w	r4, [r8]
 8002668:	4627      	mov	r7, r4
 800266a:	2f00      	cmp	r7, #0
 800266c:	d143      	bne.n	80026f6 <_malloc_r+0xd6>
 800266e:	2c00      	cmp	r4, #0
 8002670:	d04b      	beq.n	800270a <_malloc_r+0xea>
 8002672:	6823      	ldr	r3, [r4, #0]
 8002674:	4639      	mov	r1, r7
 8002676:	4630      	mov	r0, r6
 8002678:	eb04 0903 	add.w	r9, r4, r3
 800267c:	f000 f988 	bl	8002990 <_sbrk_r>
 8002680:	4581      	cmp	r9, r0
 8002682:	d142      	bne.n	800270a <_malloc_r+0xea>
 8002684:	6821      	ldr	r1, [r4, #0]
 8002686:	4630      	mov	r0, r6
 8002688:	1a6d      	subs	r5, r5, r1
 800268a:	4629      	mov	r1, r5
 800268c:	f7ff ffa6 	bl	80025dc <sbrk_aligned>
 8002690:	3001      	adds	r0, #1
 8002692:	d03a      	beq.n	800270a <_malloc_r+0xea>
 8002694:	6823      	ldr	r3, [r4, #0]
 8002696:	442b      	add	r3, r5
 8002698:	6023      	str	r3, [r4, #0]
 800269a:	f8d8 3000 	ldr.w	r3, [r8]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	bb62      	cbnz	r2, 80026fc <_malloc_r+0xdc>
 80026a2:	f8c8 7000 	str.w	r7, [r8]
 80026a6:	e00f      	b.n	80026c8 <_malloc_r+0xa8>
 80026a8:	6822      	ldr	r2, [r4, #0]
 80026aa:	1b52      	subs	r2, r2, r5
 80026ac:	d420      	bmi.n	80026f0 <_malloc_r+0xd0>
 80026ae:	2a0b      	cmp	r2, #11
 80026b0:	d917      	bls.n	80026e2 <_malloc_r+0xc2>
 80026b2:	1961      	adds	r1, r4, r5
 80026b4:	42a3      	cmp	r3, r4
 80026b6:	6025      	str	r5, [r4, #0]
 80026b8:	bf18      	it	ne
 80026ba:	6059      	strne	r1, [r3, #4]
 80026bc:	6863      	ldr	r3, [r4, #4]
 80026be:	bf08      	it	eq
 80026c0:	f8c8 1000 	streq.w	r1, [r8]
 80026c4:	5162      	str	r2, [r4, r5]
 80026c6:	604b      	str	r3, [r1, #4]
 80026c8:	4630      	mov	r0, r6
 80026ca:	f000 f82f 	bl	800272c <__malloc_unlock>
 80026ce:	f104 000b 	add.w	r0, r4, #11
 80026d2:	1d23      	adds	r3, r4, #4
 80026d4:	f020 0007 	bic.w	r0, r0, #7
 80026d8:	1ac2      	subs	r2, r0, r3
 80026da:	bf1c      	itt	ne
 80026dc:	1a1b      	subne	r3, r3, r0
 80026de:	50a3      	strne	r3, [r4, r2]
 80026e0:	e7af      	b.n	8002642 <_malloc_r+0x22>
 80026e2:	6862      	ldr	r2, [r4, #4]
 80026e4:	42a3      	cmp	r3, r4
 80026e6:	bf0c      	ite	eq
 80026e8:	f8c8 2000 	streq.w	r2, [r8]
 80026ec:	605a      	strne	r2, [r3, #4]
 80026ee:	e7eb      	b.n	80026c8 <_malloc_r+0xa8>
 80026f0:	4623      	mov	r3, r4
 80026f2:	6864      	ldr	r4, [r4, #4]
 80026f4:	e7ae      	b.n	8002654 <_malloc_r+0x34>
 80026f6:	463c      	mov	r4, r7
 80026f8:	687f      	ldr	r7, [r7, #4]
 80026fa:	e7b6      	b.n	800266a <_malloc_r+0x4a>
 80026fc:	461a      	mov	r2, r3
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	42a3      	cmp	r3, r4
 8002702:	d1fb      	bne.n	80026fc <_malloc_r+0xdc>
 8002704:	2300      	movs	r3, #0
 8002706:	6053      	str	r3, [r2, #4]
 8002708:	e7de      	b.n	80026c8 <_malloc_r+0xa8>
 800270a:	230c      	movs	r3, #12
 800270c:	4630      	mov	r0, r6
 800270e:	6033      	str	r3, [r6, #0]
 8002710:	f000 f80c 	bl	800272c <__malloc_unlock>
 8002714:	e794      	b.n	8002640 <_malloc_r+0x20>
 8002716:	6005      	str	r5, [r0, #0]
 8002718:	e7d6      	b.n	80026c8 <_malloc_r+0xa8>
 800271a:	bf00      	nop
 800271c:	2000021c 	.word	0x2000021c

08002720 <__malloc_lock>:
 8002720:	4801      	ldr	r0, [pc, #4]	@ (8002728 <__malloc_lock+0x8>)
 8002722:	f7ff bf10 	b.w	8002546 <__retarget_lock_acquire_recursive>
 8002726:	bf00      	nop
 8002728:	20000214 	.word	0x20000214

0800272c <__malloc_unlock>:
 800272c:	4801      	ldr	r0, [pc, #4]	@ (8002734 <__malloc_unlock+0x8>)
 800272e:	f7ff bf0b 	b.w	8002548 <__retarget_lock_release_recursive>
 8002732:	bf00      	nop
 8002734:	20000214 	.word	0x20000214

08002738 <__sflush_r>:
 8002738:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800273c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800273e:	0716      	lsls	r6, r2, #28
 8002740:	4605      	mov	r5, r0
 8002742:	460c      	mov	r4, r1
 8002744:	d454      	bmi.n	80027f0 <__sflush_r+0xb8>
 8002746:	684b      	ldr	r3, [r1, #4]
 8002748:	2b00      	cmp	r3, #0
 800274a:	dc02      	bgt.n	8002752 <__sflush_r+0x1a>
 800274c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800274e:	2b00      	cmp	r3, #0
 8002750:	dd48      	ble.n	80027e4 <__sflush_r+0xac>
 8002752:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002754:	2e00      	cmp	r6, #0
 8002756:	d045      	beq.n	80027e4 <__sflush_r+0xac>
 8002758:	2300      	movs	r3, #0
 800275a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800275e:	682f      	ldr	r7, [r5, #0]
 8002760:	6a21      	ldr	r1, [r4, #32]
 8002762:	602b      	str	r3, [r5, #0]
 8002764:	d030      	beq.n	80027c8 <__sflush_r+0x90>
 8002766:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002768:	89a3      	ldrh	r3, [r4, #12]
 800276a:	0759      	lsls	r1, r3, #29
 800276c:	d505      	bpl.n	800277a <__sflush_r+0x42>
 800276e:	6863      	ldr	r3, [r4, #4]
 8002770:	1ad2      	subs	r2, r2, r3
 8002772:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002774:	b10b      	cbz	r3, 800277a <__sflush_r+0x42>
 8002776:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002778:	1ad2      	subs	r2, r2, r3
 800277a:	2300      	movs	r3, #0
 800277c:	4628      	mov	r0, r5
 800277e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002780:	6a21      	ldr	r1, [r4, #32]
 8002782:	47b0      	blx	r6
 8002784:	1c43      	adds	r3, r0, #1
 8002786:	89a3      	ldrh	r3, [r4, #12]
 8002788:	d106      	bne.n	8002798 <__sflush_r+0x60>
 800278a:	6829      	ldr	r1, [r5, #0]
 800278c:	291d      	cmp	r1, #29
 800278e:	d82b      	bhi.n	80027e8 <__sflush_r+0xb0>
 8002790:	4a28      	ldr	r2, [pc, #160]	@ (8002834 <__sflush_r+0xfc>)
 8002792:	410a      	asrs	r2, r1
 8002794:	07d6      	lsls	r6, r2, #31
 8002796:	d427      	bmi.n	80027e8 <__sflush_r+0xb0>
 8002798:	2200      	movs	r2, #0
 800279a:	6062      	str	r2, [r4, #4]
 800279c:	6922      	ldr	r2, [r4, #16]
 800279e:	04d9      	lsls	r1, r3, #19
 80027a0:	6022      	str	r2, [r4, #0]
 80027a2:	d504      	bpl.n	80027ae <__sflush_r+0x76>
 80027a4:	1c42      	adds	r2, r0, #1
 80027a6:	d101      	bne.n	80027ac <__sflush_r+0x74>
 80027a8:	682b      	ldr	r3, [r5, #0]
 80027aa:	b903      	cbnz	r3, 80027ae <__sflush_r+0x76>
 80027ac:	6560      	str	r0, [r4, #84]	@ 0x54
 80027ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80027b0:	602f      	str	r7, [r5, #0]
 80027b2:	b1b9      	cbz	r1, 80027e4 <__sflush_r+0xac>
 80027b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80027b8:	4299      	cmp	r1, r3
 80027ba:	d002      	beq.n	80027c2 <__sflush_r+0x8a>
 80027bc:	4628      	mov	r0, r5
 80027be:	f7ff fec5 	bl	800254c <_free_r>
 80027c2:	2300      	movs	r3, #0
 80027c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80027c6:	e00d      	b.n	80027e4 <__sflush_r+0xac>
 80027c8:	2301      	movs	r3, #1
 80027ca:	4628      	mov	r0, r5
 80027cc:	47b0      	blx	r6
 80027ce:	4602      	mov	r2, r0
 80027d0:	1c50      	adds	r0, r2, #1
 80027d2:	d1c9      	bne.n	8002768 <__sflush_r+0x30>
 80027d4:	682b      	ldr	r3, [r5, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d0c6      	beq.n	8002768 <__sflush_r+0x30>
 80027da:	2b1d      	cmp	r3, #29
 80027dc:	d001      	beq.n	80027e2 <__sflush_r+0xaa>
 80027de:	2b16      	cmp	r3, #22
 80027e0:	d11d      	bne.n	800281e <__sflush_r+0xe6>
 80027e2:	602f      	str	r7, [r5, #0]
 80027e4:	2000      	movs	r0, #0
 80027e6:	e021      	b.n	800282c <__sflush_r+0xf4>
 80027e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027ec:	b21b      	sxth	r3, r3
 80027ee:	e01a      	b.n	8002826 <__sflush_r+0xee>
 80027f0:	690f      	ldr	r7, [r1, #16]
 80027f2:	2f00      	cmp	r7, #0
 80027f4:	d0f6      	beq.n	80027e4 <__sflush_r+0xac>
 80027f6:	0793      	lsls	r3, r2, #30
 80027f8:	bf18      	it	ne
 80027fa:	2300      	movne	r3, #0
 80027fc:	680e      	ldr	r6, [r1, #0]
 80027fe:	bf08      	it	eq
 8002800:	694b      	ldreq	r3, [r1, #20]
 8002802:	1bf6      	subs	r6, r6, r7
 8002804:	600f      	str	r7, [r1, #0]
 8002806:	608b      	str	r3, [r1, #8]
 8002808:	2e00      	cmp	r6, #0
 800280a:	ddeb      	ble.n	80027e4 <__sflush_r+0xac>
 800280c:	4633      	mov	r3, r6
 800280e:	463a      	mov	r2, r7
 8002810:	4628      	mov	r0, r5
 8002812:	6a21      	ldr	r1, [r4, #32]
 8002814:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002818:	47e0      	blx	ip
 800281a:	2800      	cmp	r0, #0
 800281c:	dc07      	bgt.n	800282e <__sflush_r+0xf6>
 800281e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002822:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002826:	f04f 30ff 	mov.w	r0, #4294967295
 800282a:	81a3      	strh	r3, [r4, #12]
 800282c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800282e:	4407      	add	r7, r0
 8002830:	1a36      	subs	r6, r6, r0
 8002832:	e7e9      	b.n	8002808 <__sflush_r+0xd0>
 8002834:	dfbffffe 	.word	0xdfbffffe

08002838 <_fflush_r>:
 8002838:	b538      	push	{r3, r4, r5, lr}
 800283a:	690b      	ldr	r3, [r1, #16]
 800283c:	4605      	mov	r5, r0
 800283e:	460c      	mov	r4, r1
 8002840:	b913      	cbnz	r3, 8002848 <_fflush_r+0x10>
 8002842:	2500      	movs	r5, #0
 8002844:	4628      	mov	r0, r5
 8002846:	bd38      	pop	{r3, r4, r5, pc}
 8002848:	b118      	cbz	r0, 8002852 <_fflush_r+0x1a>
 800284a:	6a03      	ldr	r3, [r0, #32]
 800284c:	b90b      	cbnz	r3, 8002852 <_fflush_r+0x1a>
 800284e:	f7ff fc95 	bl	800217c <__sinit>
 8002852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d0f3      	beq.n	8002842 <_fflush_r+0xa>
 800285a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800285c:	07d0      	lsls	r0, r2, #31
 800285e:	d404      	bmi.n	800286a <_fflush_r+0x32>
 8002860:	0599      	lsls	r1, r3, #22
 8002862:	d402      	bmi.n	800286a <_fflush_r+0x32>
 8002864:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002866:	f7ff fe6e 	bl	8002546 <__retarget_lock_acquire_recursive>
 800286a:	4628      	mov	r0, r5
 800286c:	4621      	mov	r1, r4
 800286e:	f7ff ff63 	bl	8002738 <__sflush_r>
 8002872:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002874:	4605      	mov	r5, r0
 8002876:	07da      	lsls	r2, r3, #31
 8002878:	d4e4      	bmi.n	8002844 <_fflush_r+0xc>
 800287a:	89a3      	ldrh	r3, [r4, #12]
 800287c:	059b      	lsls	r3, r3, #22
 800287e:	d4e1      	bmi.n	8002844 <_fflush_r+0xc>
 8002880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002882:	f7ff fe61 	bl	8002548 <__retarget_lock_release_recursive>
 8002886:	e7dd      	b.n	8002844 <_fflush_r+0xc>

08002888 <__swhatbuf_r>:
 8002888:	b570      	push	{r4, r5, r6, lr}
 800288a:	460c      	mov	r4, r1
 800288c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002890:	4615      	mov	r5, r2
 8002892:	2900      	cmp	r1, #0
 8002894:	461e      	mov	r6, r3
 8002896:	b096      	sub	sp, #88	@ 0x58
 8002898:	da0c      	bge.n	80028b4 <__swhatbuf_r+0x2c>
 800289a:	89a3      	ldrh	r3, [r4, #12]
 800289c:	2100      	movs	r1, #0
 800289e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80028a2:	bf14      	ite	ne
 80028a4:	2340      	movne	r3, #64	@ 0x40
 80028a6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80028aa:	2000      	movs	r0, #0
 80028ac:	6031      	str	r1, [r6, #0]
 80028ae:	602b      	str	r3, [r5, #0]
 80028b0:	b016      	add	sp, #88	@ 0x58
 80028b2:	bd70      	pop	{r4, r5, r6, pc}
 80028b4:	466a      	mov	r2, sp
 80028b6:	f000 f849 	bl	800294c <_fstat_r>
 80028ba:	2800      	cmp	r0, #0
 80028bc:	dbed      	blt.n	800289a <__swhatbuf_r+0x12>
 80028be:	9901      	ldr	r1, [sp, #4]
 80028c0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80028c4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80028c8:	4259      	negs	r1, r3
 80028ca:	4159      	adcs	r1, r3
 80028cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028d0:	e7eb      	b.n	80028aa <__swhatbuf_r+0x22>

080028d2 <__smakebuf_r>:
 80028d2:	898b      	ldrh	r3, [r1, #12]
 80028d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80028d6:	079d      	lsls	r5, r3, #30
 80028d8:	4606      	mov	r6, r0
 80028da:	460c      	mov	r4, r1
 80028dc:	d507      	bpl.n	80028ee <__smakebuf_r+0x1c>
 80028de:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80028e2:	6023      	str	r3, [r4, #0]
 80028e4:	6123      	str	r3, [r4, #16]
 80028e6:	2301      	movs	r3, #1
 80028e8:	6163      	str	r3, [r4, #20]
 80028ea:	b003      	add	sp, #12
 80028ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028ee:	466a      	mov	r2, sp
 80028f0:	ab01      	add	r3, sp, #4
 80028f2:	f7ff ffc9 	bl	8002888 <__swhatbuf_r>
 80028f6:	9f00      	ldr	r7, [sp, #0]
 80028f8:	4605      	mov	r5, r0
 80028fa:	4639      	mov	r1, r7
 80028fc:	4630      	mov	r0, r6
 80028fe:	f7ff fe8f 	bl	8002620 <_malloc_r>
 8002902:	b948      	cbnz	r0, 8002918 <__smakebuf_r+0x46>
 8002904:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002908:	059a      	lsls	r2, r3, #22
 800290a:	d4ee      	bmi.n	80028ea <__smakebuf_r+0x18>
 800290c:	f023 0303 	bic.w	r3, r3, #3
 8002910:	f043 0302 	orr.w	r3, r3, #2
 8002914:	81a3      	strh	r3, [r4, #12]
 8002916:	e7e2      	b.n	80028de <__smakebuf_r+0xc>
 8002918:	89a3      	ldrh	r3, [r4, #12]
 800291a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800291e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002922:	81a3      	strh	r3, [r4, #12]
 8002924:	9b01      	ldr	r3, [sp, #4]
 8002926:	6020      	str	r0, [r4, #0]
 8002928:	b15b      	cbz	r3, 8002942 <__smakebuf_r+0x70>
 800292a:	4630      	mov	r0, r6
 800292c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002930:	f000 f81e 	bl	8002970 <_isatty_r>
 8002934:	b128      	cbz	r0, 8002942 <__smakebuf_r+0x70>
 8002936:	89a3      	ldrh	r3, [r4, #12]
 8002938:	f023 0303 	bic.w	r3, r3, #3
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	81a3      	strh	r3, [r4, #12]
 8002942:	89a3      	ldrh	r3, [r4, #12]
 8002944:	431d      	orrs	r5, r3
 8002946:	81a5      	strh	r5, [r4, #12]
 8002948:	e7cf      	b.n	80028ea <__smakebuf_r+0x18>
	...

0800294c <_fstat_r>:
 800294c:	b538      	push	{r3, r4, r5, lr}
 800294e:	2300      	movs	r3, #0
 8002950:	4d06      	ldr	r5, [pc, #24]	@ (800296c <_fstat_r+0x20>)
 8002952:	4604      	mov	r4, r0
 8002954:	4608      	mov	r0, r1
 8002956:	4611      	mov	r1, r2
 8002958:	602b      	str	r3, [r5, #0]
 800295a:	f7fd ff3d 	bl	80007d8 <_fstat>
 800295e:	1c43      	adds	r3, r0, #1
 8002960:	d102      	bne.n	8002968 <_fstat_r+0x1c>
 8002962:	682b      	ldr	r3, [r5, #0]
 8002964:	b103      	cbz	r3, 8002968 <_fstat_r+0x1c>
 8002966:	6023      	str	r3, [r4, #0]
 8002968:	bd38      	pop	{r3, r4, r5, pc}
 800296a:	bf00      	nop
 800296c:	20000210 	.word	0x20000210

08002970 <_isatty_r>:
 8002970:	b538      	push	{r3, r4, r5, lr}
 8002972:	2300      	movs	r3, #0
 8002974:	4d05      	ldr	r5, [pc, #20]	@ (800298c <_isatty_r+0x1c>)
 8002976:	4604      	mov	r4, r0
 8002978:	4608      	mov	r0, r1
 800297a:	602b      	str	r3, [r5, #0]
 800297c:	f7fd ff3b 	bl	80007f6 <_isatty>
 8002980:	1c43      	adds	r3, r0, #1
 8002982:	d102      	bne.n	800298a <_isatty_r+0x1a>
 8002984:	682b      	ldr	r3, [r5, #0]
 8002986:	b103      	cbz	r3, 800298a <_isatty_r+0x1a>
 8002988:	6023      	str	r3, [r4, #0]
 800298a:	bd38      	pop	{r3, r4, r5, pc}
 800298c:	20000210 	.word	0x20000210

08002990 <_sbrk_r>:
 8002990:	b538      	push	{r3, r4, r5, lr}
 8002992:	2300      	movs	r3, #0
 8002994:	4d05      	ldr	r5, [pc, #20]	@ (80029ac <_sbrk_r+0x1c>)
 8002996:	4604      	mov	r4, r0
 8002998:	4608      	mov	r0, r1
 800299a:	602b      	str	r3, [r5, #0]
 800299c:	f7fd ff42 	bl	8000824 <_sbrk>
 80029a0:	1c43      	adds	r3, r0, #1
 80029a2:	d102      	bne.n	80029aa <_sbrk_r+0x1a>
 80029a4:	682b      	ldr	r3, [r5, #0]
 80029a6:	b103      	cbz	r3, 80029aa <_sbrk_r+0x1a>
 80029a8:	6023      	str	r3, [r4, #0]
 80029aa:	bd38      	pop	{r3, r4, r5, pc}
 80029ac:	20000210 	.word	0x20000210

080029b0 <_init>:
 80029b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029b2:	bf00      	nop
 80029b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029b6:	bc08      	pop	{r3}
 80029b8:	469e      	mov	lr, r3
 80029ba:	4770      	bx	lr

080029bc <_fini>:
 80029bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029be:	bf00      	nop
 80029c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029c2:	bc08      	pop	{r3}
 80029c4:	469e      	mov	lr, r3
 80029c6:	4770      	bx	lr
