// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Fri Oct 30 11:03:18 2020
// Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_overlaystream_0_0_sim_netlist.v
// Design      : design_1_overlaystream_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sfvc784-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_overlaystream_0_0,overlaystream,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "overlaystream,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (overlay_alpha_ap_vld,
    video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    overlay_alpha,
    ap_clk,
    ap_rst_n);
  input overlay_alpha_ap_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input video_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [23:0]video_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [2:0]video_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [2:0]video_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input [0:0]video_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output video_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [23:0]video_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [2:0]video_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [2:0]video_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) output [0:0]video_out_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overlay_alpha DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overlay_alpha, LAYERED_METADATA undef" *) input [31:0]overlay_alpha;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_ap_vld;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [2:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [2:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [2:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [2:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .overlay_alpha(overlay_alpha),
        .overlay_alpha_ap_vld(overlay_alpha_ap_vld),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    overlay_alpha,
    ap_clk,
    ap_rst_n,
    overlay_alpha_ap_vld,
    video_in_TVALID,
    video_in_TREADY,
    video_out_TVALID,
    video_out_TREADY);
  input [23:0]video_in_TDATA;
  input [2:0]video_in_TKEEP;
  input [2:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [23:0]video_out_TDATA;
  output [2:0]video_out_TKEEP;
  output [2:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input [31:0]overlay_alpha;
  input ap_clk;
  input ap_rst_n;
  input overlay_alpha_ap_vld;
  input video_in_TVALID;
  output video_in_TREADY;
  output video_out_TVALID;
  input video_out_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire Loop_loop_height_proc3033_U0_ap_ready;
  wire Loop_loop_height_proc3033_U0_ap_start;
  wire Loop_loop_height_proc3033_U0_img_out_data_read;
  wire [23:0]Loop_loop_height_proc31_U0_img_in_data_din;
  wire Loop_loop_height_proc31_U0_img_in_data_write;
  wire \Yaxis_overlap_en_reg_3036[0]_i_10__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_10_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_11__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_11_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_12__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_12_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_13__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_13_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_14__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_14_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_15__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_15_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_16__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_16_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_17__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_17_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_6__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_6_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_7__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_7_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_8__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_8_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_9__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_9_n_2 ;
  wire ap_CS_fsm_state2;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire duplicate_1080_1920_U0_ap_ready;
  wire duplicate_1080_1920_U0_ap_start;
  wire duplicate_1080_1920_U0_img_in_4217_read;
  wire duplicate_1080_1920_U0_n_3;
  wire duplicate_1080_1920_U0_n_5;
  wire duplicate_1080_1920_U0_n_7;
  wire empty_n;
  wire empty_n_2;
  wire empty_n_3;
  wire [7:0]\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/grp_fu_2441_p1 ;
  wire [7:0]\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/grp_fu_2450_p1 ;
  wire [7:0]\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/grp_fu_2459_p1 ;
  wire [26:16]\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out ;
  wire [26:16]\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 ;
  wire [26:16]\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out ;
  wire [26:16]\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 ;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read;
  wire [31:7]i_op_assign_fu_166_p2;
  wire img_dst1_cols_c_U_n_5;
  wire [7:7]img_dst1_cols_c_dout;
  wire img_dst1_cols_c_full_n;
  wire img_dst1_data_U_n_10;
  wire img_dst1_data_U_n_11;
  wire img_dst1_data_U_n_12;
  wire img_dst1_data_U_n_13;
  wire img_dst1_data_U_n_14;
  wire img_dst1_data_U_n_15;
  wire img_dst1_data_U_n_16;
  wire img_dst1_data_U_n_17;
  wire img_dst1_data_U_n_18;
  wire img_dst1_data_U_n_19;
  wire img_dst1_data_U_n_20;
  wire img_dst1_data_U_n_21;
  wire img_dst1_data_U_n_22;
  wire img_dst1_data_U_n_23;
  wire img_dst1_data_U_n_24;
  wire img_dst1_data_U_n_25;
  wire img_dst1_data_U_n_26;
  wire img_dst1_data_U_n_27;
  wire img_dst1_data_U_n_28;
  wire img_dst1_data_U_n_5;
  wire img_dst1_data_U_n_6;
  wire img_dst1_data_U_n_7;
  wire img_dst1_data_U_n_8;
  wire img_dst1_data_U_n_9;
  wire [23:0]img_dst1_data_dout;
  wire img_dst1_data_empty_n;
  wire img_dst1_data_full_n;
  wire [10:3]img_dst1_rows_c_dout;
  wire img_dst1_rows_c_empty_n;
  wire img_dst1_rows_c_full_n;
  wire img_dst2_cols_c_U_n_5;
  wire [7:7]img_dst2_cols_c_dout;
  wire img_dst2_cols_c_full_n;
  wire img_dst2_data_U_n_10;
  wire img_dst2_data_U_n_11;
  wire img_dst2_data_U_n_12;
  wire img_dst2_data_U_n_13;
  wire img_dst2_data_U_n_14;
  wire img_dst2_data_U_n_15;
  wire img_dst2_data_U_n_16;
  wire img_dst2_data_U_n_17;
  wire img_dst2_data_U_n_18;
  wire img_dst2_data_U_n_19;
  wire img_dst2_data_U_n_20;
  wire img_dst2_data_U_n_21;
  wire img_dst2_data_U_n_22;
  wire img_dst2_data_U_n_23;
  wire img_dst2_data_U_n_24;
  wire img_dst2_data_U_n_25;
  wire img_dst2_data_U_n_26;
  wire img_dst2_data_U_n_27;
  wire img_dst2_data_U_n_28;
  wire img_dst2_data_U_n_5;
  wire img_dst2_data_U_n_6;
  wire img_dst2_data_U_n_7;
  wire img_dst2_data_U_n_8;
  wire img_dst2_data_U_n_9;
  wire img_dst2_data_empty_n;
  wire img_dst2_data_full_n;
  wire [10:3]img_dst2_rows_c_dout;
  wire img_dst2_rows_c_empty_n;
  wire img_dst2_rows_c_full_n;
  wire [23:0]img_in_data_dout;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire [23:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire [7:7]img_src1_cols_c_dout;
  wire img_src1_cols_c_empty_n;
  wire img_src1_cols_c_full_n;
  wire [23:0]img_src1_data_dout;
  wire img_src1_data_empty_n;
  wire img_src1_data_full_n;
  wire [10:3]img_src1_rows_c_dout;
  wire img_src1_rows_c_empty_n;
  wire img_src1_rows_c_full_n;
  wire img_src2_cols_c_U_n_5;
  wire [7:7]img_src2_cols_c_dout;
  wire img_src2_cols_c_empty_n;
  wire img_src2_cols_c_full_n;
  wire [23:0]img_src2_data_dout;
  wire img_src2_data_empty_n;
  wire img_src2_data_full_n;
  wire [10:3]img_src2_rows_c_dout;
  wire img_src2_rows_c_empty_n;
  wire img_src2_rows_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_11;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_ap_vld;
  wire overlay_alpha_c1_U_n_36;
  wire overlay_alpha_c1_U_n_37;
  wire [31:0]overlay_alpha_c1_dout;
  wire overlay_alpha_c1_empty_n;
  wire overlay_alpha_c1_full_n;
  wire overlay_alpha_c_U_n_12;
  wire overlay_alpha_c_U_n_13;
  wire overlay_alpha_c_U_n_14;
  wire overlay_alpha_c_U_n_15;
  wire overlay_alpha_c_U_n_16;
  wire overlay_alpha_c_U_n_17;
  wire overlay_alpha_c_U_n_18;
  wire [31:0]overlay_alpha_c_dout;
  wire overlay_alpha_c_empty_n;
  wire overlay_alpha_c_full_n;
  wire overlaystream_entry34_U0_ap_start;
  wire overlaystream_entry34_U0_n_2;
  wire overlaystream_entry34_U0_n_3;
  wire overlaystream_entry34_U0_overlay_alpha_out_write;
  wire overlaystream_entry3_U0_n_3;
  wire overlyOnMat_1080_1920_U0_ap_ready;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire [23:0]overlyOnMat_1080_1920_U0_img_out_4218_din;
  wire overlyOnMat_1080_1920_U0_img_out_4218_write;
  wire overlyOnMat_1080_1920_U0_n_10;
  wire overlyOnMat_1080_1920_U0_n_7;
  wire overlyOnMat_1080_1920_U0_n_9;
  wire overlyOnMat_1080_1920_U0_overly_alpha_read;
  wire p_reg_reg_i_136_n_2;
  wire p_reg_reg_i_137_n_2;
  wire p_reg_reg_i_138_n_2;
  wire p_reg_reg_i_139_n_2;
  wire p_reg_reg_i_140_n_2;
  wire p_reg_reg_i_141_n_2;
  wire p_reg_reg_i_142_n_2;
  wire p_reg_reg_i_143_n_2;
  wire p_reg_reg_i_144_n_2;
  wire p_reg_reg_i_145_n_2;
  wire p_reg_reg_i_146_n_2;
  wire p_reg_reg_i_147_n_2;
  wire p_reg_reg_i_150__0_n_2;
  wire p_reg_reg_i_151__0_n_2;
  wire p_reg_reg_i_152__0_n_2;
  wire p_reg_reg_i_153__0_n_2;
  wire p_reg_reg_i_154__0_n_2;
  wire p_reg_reg_i_155__0_n_2;
  wire p_reg_reg_i_156__0_n_2;
  wire p_reg_reg_i_157__0_n_2;
  wire p_reg_reg_i_158__0_n_2;
  wire p_reg_reg_i_159__0_n_2;
  wire p_reg_reg_i_160__0_n_2;
  wire p_reg_reg_i_161__0_n_2;
  wire pop;
  wire pop_10;
  wire pop_4;
  wire pop_7;
  wire pop_8;
  wire push;
  wire push_12;
  wire push_5;
  wire push_9;
  wire [23:0]q_tmp;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start;
  wire [23:0]resize_2_9_1080_1920_1080_1920_1_2_32_U0_img_dst1_4220_din;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_img_dst1_4220_write;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_26;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_27;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_28;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_3;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_30;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_31;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_34;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_36;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_p_dst_2_read;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  wire [23:0]resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4220_din;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4220_write;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_n_25;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_n_26;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_n_27;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_n_30;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_n_33;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_p_dst_2_read;
  wire start_for_Loop_loop_height_proc3033_U0_full_n;
  wire start_for_duplicate_1080_1920_U0_full_n;
  wire start_for_overlaystream_entry34_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_U_n_4;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_U_n_5;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_5;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_1;
  wire start_once_reg_6;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[2] = \<const1> ;
  assign video_out_TKEEP[1] = \<const1> ;
  assign video_out_TKEEP[0] = \<const1> ;
  assign video_out_TSTRB[2] = \<const0> ;
  assign video_out_TSTRB[1] = \<const0> ;
  assign video_out_TSTRB[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i4467_proc Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i4467_proc_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg_0(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_5));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc3033 Loop_loop_height_proc3033_U0
       (.\B_V_data_1_state_reg[0] (video_out_TVALID),
        .Loop_loop_height_proc3033_U0_ap_ready(Loop_loop_height_proc3033_U0_ap_ready),
        .Loop_loop_height_proc3033_U0_ap_start(Loop_loop_height_proc3033_U0_ap_start),
        .Loop_loop_height_proc3033_U0_img_out_data_read(Loop_loop_height_proc3033_U0_img_out_data_read),
        .Q(img_out_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_data_empty_n(img_out_data_empty_n),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc31 Loop_loop_height_proc31_U0
       (.Loop_loop_height_proc31_U0_img_in_data_write(Loop_loop_height_proc31_U0_img_in_data_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_data_din(Loop_loop_height_proc31_U0_img_in_data_din),
        .img_in_data_full_n(img_in_data_full_n),
        .start_for_duplicate_1080_1920_U0_full_n(start_for_duplicate_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg_1),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_10 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [18]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [19]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_10__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [19]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [18]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_10__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_11 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [16]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [17]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_11__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [17]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [16]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_11__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_12 
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_27),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [26]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_12__0 
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_U0_n_25),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [26]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_12__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_13 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [25]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [24]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_13__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [24]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [25]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_13__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_14 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [23]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [22]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_14__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [22]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [23]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_14__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_15 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [21]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [20]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_15__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [20]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [21]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_15__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_16 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [19]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [18]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_16__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [18]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [19]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_16__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_17 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [17]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [16]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_17__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [16]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [17]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_17__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_6 
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_27),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [26]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_6__0 
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_U0_n_25),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [26]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_7 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [24]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [25]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_7__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [25]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [24]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_8 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [22]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [23]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_8__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [23]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [22]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_9 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [20]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out [21]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_9__0 
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [21]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 [20]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_9__0_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_duplicate_1080_1920_s duplicate_1080_1920_U0
       (.E(duplicate_1080_1920_U0_n_5),
        .Q({duplicate_1080_1920_U0_ap_ready,duplicate_1080_1920_U0_n_3}),
        .WEA(duplicate_1080_1920_U0_img_in_4217_read),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(push),
        .ap_enable_reg_pp0_iter1_reg_1(duplicate_1080_1920_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .duplicate_1080_1920_U0_ap_start(duplicate_1080_1920_U0_ap_start),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_src1_data_full_n(img_src1_data_full_n),
        .img_src2_data_full_n(img_src2_data_full_n),
        .pop(pop_10),
        .pop_0(pop_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S img_dst1_cols_c_U
       (.CEA1(resize_2_9_1080_1920_1080_1920_1_2_32_U0_p_dst_2_read),
        .E(img_dst1_cols_c_U_n_5),
        .Q(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_34),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst1_cols_c_dout(img_dst1_cols_c_dout),
        .img_dst1_cols_c_full_n(img_dst1_cols_c_full_n),
        .img_dst1_rows_c_empty_n(img_dst1_rows_c_empty_n),
        .img_src1_cols_c_empty_n(img_src1_cols_c_empty_n),
        .img_src1_cols_c_full_n(img_src1_cols_c_full_n),
        .img_src1_rows_c_empty_n(img_src1_rows_c_empty_n),
        .internal_full_n_reg_0(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4),
        .resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A img_dst1_data_U
       (.CEB2(pop_8),
        .E(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_31),
        .Q(img_dst1_data_dout),
        .WEA(resize_2_9_1080_1920_1080_1920_1_2_32_U0_img_dst1_4220_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(overlyOnMat_1080_1920_U0_n_9),
        .empty_n(empty_n),
        .if_din(resize_2_9_1080_1920_1080_1920_1_2_32_U0_img_dst1_4220_din),
        .img_dst1_4220_dout({img_dst1_data_U_n_5,img_dst1_data_U_n_6,img_dst1_data_U_n_7,img_dst1_data_U_n_8,img_dst1_data_U_n_9,img_dst1_data_U_n_10,img_dst1_data_U_n_11,img_dst1_data_U_n_12,img_dst1_data_U_n_13,img_dst1_data_U_n_14,img_dst1_data_U_n_15,img_dst1_data_U_n_16,img_dst1_data_U_n_17,img_dst1_data_U_n_18,img_dst1_data_U_n_19,img_dst1_data_U_n_20,img_dst1_data_U_n_21,img_dst1_data_U_n_22,img_dst1_data_U_n_23,img_dst1_data_U_n_24,img_dst1_data_U_n_25,img_dst1_data_U_n_26,img_dst1_data_U_n_27,img_dst1_data_U_n_28}),
        .img_dst1_data_empty_n(img_dst1_data_empty_n),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .push(push_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S img_dst1_rows_c_U
       (.CEA1(resize_2_9_1080_1920_1080_1920_1_2_32_U0_p_dst_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst1_rows_c_empty_n(img_dst1_rows_c_empty_n),
        .img_dst1_rows_c_full_n(img_dst1_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4),
        .out({img_dst1_rows_c_dout[10],img_dst1_rows_c_dout[5:3]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_0 img_dst2_cols_c_U
       (.CEA1(resize_2_9_1080_1920_1080_1920_1_2_U0_p_dst_2_read),
        .E(img_dst2_cols_c_U_n_5),
        .Q(resize_2_9_1080_1920_1080_1920_1_2_U0_n_30),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_cols_c_dout(img_dst2_cols_c_dout),
        .img_dst2_cols_c_full_n(img_dst2_cols_c_full_n),
        .img_dst2_rows_c_empty_n(img_dst2_rows_c_empty_n),
        .img_src2_cols_c_empty_n(img_src2_cols_c_empty_n),
        .img_src2_cols_c_full_n(img_src2_cols_c_full_n),
        .img_src2_rows_c_empty_n(img_src2_rows_c_empty_n),
        .internal_empty_n_reg_0(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1 img_dst2_data_U
       (.CEB2(pop_7),
        .E(resize_2_9_1080_1920_1080_1920_1_2_U0_n_27),
        .WEA(resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4220_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(overlyOnMat_1080_1920_U0_n_10),
        .empty_n(empty_n_2),
        .if_din(resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4220_din),
        .img_dst2_4222_dout({img_dst2_data_U_n_5,img_dst2_data_U_n_6,img_dst2_data_U_n_7,img_dst2_data_U_n_8,img_dst2_data_U_n_9,img_dst2_data_U_n_10,img_dst2_data_U_n_11,img_dst2_data_U_n_12,img_dst2_data_U_n_13,img_dst2_data_U_n_14,img_dst2_data_U_n_15,img_dst2_data_U_n_16,img_dst2_data_U_n_17,img_dst2_data_U_n_18,img_dst2_data_U_n_19,img_dst2_data_U_n_20,img_dst2_data_U_n_21,img_dst2_data_U_n_22,img_dst2_data_U_n_23,img_dst2_data_U_n_24,img_dst2_data_U_n_25,img_dst2_data_U_n_26,img_dst2_data_U_n_27,img_dst2_data_U_n_28}),
        .img_dst2_data_empty_n(img_dst2_data_empty_n),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .push(push_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_2 img_dst2_rows_c_U
       (.CEA1(resize_2_9_1080_1920_1080_1920_1_2_U0_p_dst_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_rows_c_empty_n(img_dst2_rows_c_empty_n),
        .img_dst2_rows_c_full_n(img_dst2_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4),
        .out({img_dst2_rows_c_dout[10],img_dst2_rows_c_dout[5:3]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_3 img_in_data_U
       (.Loop_loop_height_proc31_U0_img_in_data_write(Loop_loop_height_proc31_U0_img_in_data_write),
        .WEA(duplicate_1080_1920_U0_img_in_4217_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(Loop_loop_height_proc31_U0_img_in_data_din),
        .if_dout(img_in_data_dout),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_4 img_out_data_U
       (.E(overlyOnMat_1080_1920_U0_n_7),
        .Loop_loop_height_proc3033_U0_img_out_data_read(Loop_loop_height_proc3033_U0_img_out_data_read),
        .Q(img_out_data_dout),
        .WEA(overlyOnMat_1080_1920_U0_img_out_4218_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(overlyOnMat_1080_1920_U0_img_out_4218_din),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .pop(pop),
        .push(push_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_5 img_src1_cols_c_U
       (.CEA1(resize_2_9_1080_1920_1080_1920_1_2_32_U0_p_dst_2_read),
        .E(img_dst1_cols_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_src1_cols_c_dout(img_src1_cols_c_dout),
        .img_src1_cols_c_empty_n(img_src1_cols_c_empty_n),
        .img_src1_cols_c_full_n(img_src1_cols_c_full_n),
        .internal_empty_n_reg_0(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_6 img_src1_data_U
       (.B(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/grp_fu_2459_p1 ),
        .DSP_A_B_DATA_INST(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_26),
        .E(push),
        .Q(img_src1_data_dout),
        .WEA(duplicate_1080_1920_U0_img_in_4217_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_buf_reg[15]_0 (\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/grp_fu_2450_p1 ),
        .\dout_buf_reg[7]_0 (\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/grp_fu_2441_p1 ),
        .dout_valid_reg_0(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_30),
        .empty_n(empty_n_3),
        .if_din(img_in_data_dout),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .img_src1_data_full_n(img_src1_data_full_n),
        .pop(pop_10),
        .q_tmp(q_tmp),
        .\usedw_reg[10]_0 (duplicate_1080_1920_U0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_7 img_src1_rows_c_U
       (.CEA1(resize_2_9_1080_1920_1080_1920_1_2_32_U0_p_dst_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_src1_rows_c_empty_n(img_src1_rows_c_empty_n),
        .img_src1_rows_c_full_n(img_src1_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4),
        .out({img_src1_rows_c_dout[10],img_src1_rows_c_dout[5:3]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_8 img_src2_cols_c_U
       (.CEA1(resize_2_9_1080_1920_1080_1920_1_2_U0_p_dst_2_read),
        .E(img_dst2_cols_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_cols_c_full_n(img_dst2_cols_c_full_n),
        .img_dst2_rows_c_full_n(img_dst2_rows_c_full_n),
        .img_src2_cols_c_dout(img_src2_cols_c_dout),
        .img_src2_cols_c_empty_n(img_src2_cols_c_empty_n),
        .img_src2_cols_c_full_n(img_src2_cols_c_full_n),
        .img_src2_rows_c_full_n(img_src2_rows_c_full_n),
        .internal_full_n_reg_0(img_src2_cols_c_U_n_5),
        .internal_full_n_reg_1(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_9 img_src2_data_U
       (.E(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .Q(ap_CS_fsm_state2),
        .WEA(duplicate_1080_1920_U0_img_in_4217_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_buf_reg[23]_0 (img_src2_data_dout),
        .if_din(img_in_data_dout),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .img_src2_data_full_n(img_src2_data_full_n),
        .pop(pop_4),
        .q_tmp(q_tmp),
        .\usedw_reg[10]_0 (duplicate_1080_1920_U0_n_7),
        .\waddr_reg[0]_0 (push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_10 img_src2_rows_c_U
       (.CEA1(resize_2_9_1080_1920_1080_1920_1_2_U0_p_dst_2_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_src2_rows_c_empty_n(img_src2_rows_c_empty_n),
        .img_src2_rows_c_full_n(img_src2_rows_c_full_n),
        .\mOutPtr_reg[0]_0 (start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4),
        .out({img_src2_rows_c_dout[10],img_src2_rows_c_dout[5:3]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S overlay_alpha_c1_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(overlay_alpha_c1_dout),
        .internal_empty_n_reg_0(overlay_alpha_c1_U_n_37),
        .internal_empty_n_reg_1(overlaystream_entry3_U0_n_3),
        .overlay_alpha(overlay_alpha),
        .overlay_alpha_ap_vld(overlay_alpha_ap_vld),
        .overlay_alpha_ap_vld_0(overlay_alpha_c1_U_n_36),
        .overlay_alpha_c1_empty_n(overlay_alpha_c1_empty_n),
        .overlay_alpha_c1_full_n(overlay_alpha_c1_full_n),
        .overlay_alpha_c_full_n(overlay_alpha_c_full_n),
        .overlaystream_entry34_U0_ap_start(overlaystream_entry34_U0_ap_start),
        .overlaystream_entry34_U0_overlay_alpha_out_write(overlaystream_entry34_U0_overlay_alpha_out_write),
        .start_for_overlaystream_entry34_U0_full_n(start_for_overlaystream_entry34_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(overlaystream_entry34_U0_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d5_S overlay_alpha_c_U
       (.A({i_op_assign_fu_166_p2[16:7],overlay_alpha_c_U_n_12,overlay_alpha_c_U_n_13,overlay_alpha_c_U_n_14,overlay_alpha_c_U_n_15,overlay_alpha_c_U_n_16,overlay_alpha_c_U_n_17,overlay_alpha_c_U_n_18}),
        .\SRL_SIG_reg[4][31]_srl5 (overlaystream_entry34_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2[31:17]),
        .in(overlay_alpha_c1_dout),
        .out(overlay_alpha_c_dout),
        .overlay_alpha_c1_empty_n(overlay_alpha_c1_empty_n),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlay_alpha_c_full_n(overlay_alpha_c_full_n),
        .overlaystream_entry34_U0_ap_start(overlaystream_entry34_U0_ap_start),
        .overlaystream_entry34_U0_overlay_alpha_out_write(overlaystream_entry34_U0_overlay_alpha_out_write),
        .overlyOnMat_1080_1920_U0_overly_alpha_read(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlaystream_entry34 overlaystream_entry34_U0
       (.E(overlaystream_entry34_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlay_alpha_c1_empty_n(overlay_alpha_c1_empty_n),
        .overlay_alpha_c_full_n(overlay_alpha_c_full_n),
        .overlaystream_entry34_U0_ap_start(overlaystream_entry34_U0_ap_start),
        .overlaystream_entry34_U0_overlay_alpha_out_write(overlaystream_entry34_U0_overlay_alpha_out_write),
        .start_for_overlaystream_entry34_U0_full_n(start_for_overlaystream_entry34_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(overlaystream_entry34_U0_n_2),
        .start_once_reg_reg_1(overlay_alpha_c1_U_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlaystream_entry3 overlaystream_entry3_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlay_alpha_ap_vld(overlay_alpha_ap_vld),
        .overlay_alpha_ap_vld_0(overlaystream_entry3_U0_n_3),
        .overlay_alpha_c1_full_n(overlay_alpha_c1_full_n),
        .start_for_overlaystream_entry34_U0_full_n(start_for_overlaystream_entry34_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(overlay_alpha_c1_U_n_36));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s overlyOnMat_1080_1920_U0
       (.A({overlay_alpha_c_U_n_12,overlay_alpha_c_U_n_13,overlay_alpha_c_U_n_14,overlay_alpha_c_U_n_15,overlay_alpha_c_U_n_16,overlay_alpha_c_U_n_17,overlay_alpha_c_U_n_18}),
        .CEB2(pop_8),
        .E(overlyOnMat_1080_1920_U0_n_7),
        .Q(overlyOnMat_1080_1920_U0_ap_ready),
        .WEA(overlyOnMat_1080_1920_U0_img_out_4218_write),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(pop_7),
        .ap_enable_reg_pp0_iter1_reg_1(overlyOnMat_1080_1920_U0_n_9),
        .ap_enable_reg_pp0_iter1_reg_2(overlyOnMat_1080_1920_U0_n_10),
        .\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 (img_dst1_data_dout),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n(empty_n),
        .empty_n_0(empty_n_2),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .if_din(overlyOnMat_1080_1920_U0_img_out_4218_din),
        .img_dst1_4220_dout({img_dst1_data_U_n_5,img_dst1_data_U_n_6,img_dst1_data_U_n_7,img_dst1_data_U_n_8,img_dst1_data_U_n_9,img_dst1_data_U_n_10,img_dst1_data_U_n_11,img_dst1_data_U_n_12,img_dst1_data_U_n_13,img_dst1_data_U_n_14,img_dst1_data_U_n_15,img_dst1_data_U_n_16,img_dst1_data_U_n_17,img_dst1_data_U_n_18,img_dst1_data_U_n_19,img_dst1_data_U_n_20,img_dst1_data_U_n_21,img_dst1_data_U_n_22,img_dst1_data_U_n_23,img_dst1_data_U_n_24,img_dst1_data_U_n_25,img_dst1_data_U_n_26,img_dst1_data_U_n_27,img_dst1_data_U_n_28}),
        .img_dst1_data_empty_n(img_dst1_data_empty_n),
        .img_dst2_4222_dout({img_dst2_data_U_n_5,img_dst2_data_U_n_6,img_dst2_data_U_n_7,img_dst2_data_U_n_8,img_dst2_data_U_n_9,img_dst2_data_U_n_10,img_dst2_data_U_n_11,img_dst2_data_U_n_12,img_dst2_data_U_n_13,img_dst2_data_U_n_14,img_dst2_data_U_n_15,img_dst2_data_U_n_16,img_dst2_data_U_n_17,img_dst2_data_U_n_18,img_dst2_data_U_n_19,img_dst2_data_U_n_20,img_dst2_data_U_n_21,img_dst2_data_U_n_22,img_dst2_data_U_n_23,img_dst2_data_U_n_24,img_dst2_data_U_n_25,img_dst2_data_U_n_26,img_dst2_data_U_n_27,img_dst2_data_U_n_28}),
        .img_dst2_data_empty_n(img_dst2_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .out(overlay_alpha_c_dout),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .overlyOnMat_1080_1920_U0_overly_alpha_read(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .pop(pop),
        .push(push_5),
        .start_for_Loop_loop_height_proc3033_U0_full_n(start_for_Loop_loop_height_proc3033_U0_full_n),
        .start_once_reg(start_once_reg_6));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_136
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_28),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [26]),
        .O(p_reg_reg_i_136_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_137
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [24]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [25]),
        .O(p_reg_reg_i_137_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_138
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [22]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [23]),
        .O(p_reg_reg_i_138_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_139
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [20]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [21]),
        .O(p_reg_reg_i_139_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_140
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [18]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [19]),
        .O(p_reg_reg_i_140_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_141
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [16]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [17]),
        .O(p_reg_reg_i_141_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_142
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_28),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [26]),
        .O(p_reg_reg_i_142_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_143
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [25]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [24]),
        .O(p_reg_reg_i_143_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_144
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [23]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [22]),
        .O(p_reg_reg_i_144_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_145
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [21]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [20]),
        .O(p_reg_reg_i_145_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_146
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [19]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [18]),
        .O(p_reg_reg_i_146_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_147
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [17]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out [16]),
        .O(p_reg_reg_i_147_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_150__0
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_U0_n_26),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [26]),
        .O(p_reg_reg_i_150__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_151__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [25]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [24]),
        .O(p_reg_reg_i_151__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_152__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [23]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [22]),
        .O(p_reg_reg_i_152__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_153__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [21]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [20]),
        .O(p_reg_reg_i_153__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_154__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [19]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [18]),
        .O(p_reg_reg_i_154__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_155__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [17]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [16]),
        .O(p_reg_reg_i_155__0_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_156__0
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_U0_n_26),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [26]),
        .O(p_reg_reg_i_156__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_157__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [24]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [25]),
        .O(p_reg_reg_i_157__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_158__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [22]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [23]),
        .O(p_reg_reg_i_158__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_159__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [20]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [21]),
        .O(p_reg_reg_i_159__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_160__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [18]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [19]),
        .O(p_reg_reg_i_160__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_161__0
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [16]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 [17]),
        .O(p_reg_reg_i_161__0_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_32 resize_2_9_1080_1920_1080_1920_1_2_32_U0
       (.B(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/grp_fu_2459_p1 ),
        .CEA1(resize_2_9_1080_1920_1080_1920_1_2_32_U0_p_dst_2_read),
        .CEB2(pop_8),
        .CO(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_27),
        .D({img_src1_rows_c_dout[10],img_src1_rows_c_dout[5:3]}),
        .DI({\Yaxis_overlap_en_reg_3036[0]_i_6_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_7_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_8_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_9_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_10_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_11_n_2 }),
        .DSP_ALU_INST(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/grp_fu_2441_p1 ),
        .DSP_ALU_INST_0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/grp_fu_2450_p1 ),
        .E(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_31),
        .Q(img_src1_data_dout),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_12_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_13_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_14_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_15_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_16_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_17_n_2 }),
        .WEA(resize_2_9_1080_1920_1080_1920_1_2_32_U0_img_dst1_4220_write),
        .\ap_CS_fsm_reg[0]_0 (resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_34),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i989_i_reg_2761_reg[0] (resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_26),
        .dout_valid_reg(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_30),
        .empty_n(empty_n_3),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_36),
        .if_din(resize_2_9_1080_1920_1080_1920_1_2_32_U0_img_dst1_4220_din),
        .img_dst1_cols_c_dout(img_dst1_cols_c_dout),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .img_src1_cols_c_dout(img_src1_cols_c_dout),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .\p_dst_1_read_reg_86_reg[10]_0 ({img_dst1_rows_c_dout[10],img_dst1_rows_c_dout[5:3]}),
        .p_reg_reg_i_37__0({p_reg_reg_i_136_n_2,p_reg_reg_i_137_n_2,p_reg_reg_i_138_n_2,p_reg_reg_i_139_n_2,p_reg_reg_i_140_n_2,p_reg_reg_i_141_n_2}),
        .p_reg_reg_i_37__0_0({p_reg_reg_i_142_n_2,p_reg_reg_i_143_n_2,p_reg_reg_i_144_n_2,p_reg_reg_i_145_n_2,p_reg_reg_i_146_n_2,p_reg_reg_i_147_n_2}),
        .pop(pop_10),
        .push(push_9),
        .r_stage_reg_r_24(resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_3),
        .resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .\zext_ln216_1_reg_2732_reg[26] (\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out ),
        .\zext_ln29_4_reg_2648_reg[26] (\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out ),
        .\zext_ln29_4_reg_2648_reg[26]_0 (resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_28));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_s resize_2_9_1080_1920_1080_1920_1_2_U0
       (.CEA1(resize_2_9_1080_1920_1080_1920_1_2_U0_p_dst_2_read),
        .CO(resize_2_9_1080_1920_1080_1920_1_2_U0_n_25),
        .D({img_src2_rows_c_dout[10],img_src2_rows_c_dout[5:3]}),
        .DI({\Yaxis_overlap_en_reg_3036[0]_i_6__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_7__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_8__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_9__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_10__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_11__0_n_2 }),
        .DSP_A_B_DATA_INST(img_src2_data_dout),
        .E(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .Q({ap_CS_fsm_state2,resize_2_9_1080_1920_1080_1920_1_2_U0_n_30}),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_12__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_13__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_14__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_15__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_16__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_17__0_n_2 }),
        .WEA(resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4220_write),
        .\ap_CS_fsm_reg[64] (resize_2_9_1080_1920_1080_1920_1_2_U0_n_33),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg(resize_2_9_1080_1920_1080_1920_1_2_U0_n_27),
        .if_din(resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4220_din),
        .img_dst2_cols_c_dout(img_dst2_cols_c_dout),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .img_src2_cols_c_dout(img_src2_cols_c_dout),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .internal_empty_n4_out(internal_empty_n4_out_11),
        .\p_dst_1_read_reg_86_reg[10]_0 ({img_dst2_rows_c_dout[10],img_dst2_rows_c_dout[5:3]}),
        .p_reg_reg_i_51__2({p_reg_reg_i_150__0_n_2,p_reg_reg_i_151__0_n_2,p_reg_reg_i_152__0_n_2,p_reg_reg_i_153__0_n_2,p_reg_reg_i_154__0_n_2,p_reg_reg_i_155__0_n_2}),
        .p_reg_reg_i_51__2_0({p_reg_reg_i_156__0_n_2,p_reg_reg_i_157__0_n_2,p_reg_reg_i_158__0_n_2,p_reg_reg_i_159__0_n_2,p_reg_reg_i_160__0_n_2,p_reg_reg_i_161__0_n_2}),
        .push(push_12),
        .\r_stage_reg[27] (resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_3),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .\usedw_reg[10] (pop_7),
        .\zext_ln216_1_reg_2732_reg[26] (\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_3_fu_1403_p20_out_14 ),
        .\zext_ln29_4_reg_2648_reg[26] (\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/sub_ln1351_2_fu_1023_p21_out_13 ),
        .\zext_ln29_4_reg_2648_reg[26]_0 (resize_2_9_1080_1920_1080_1920_1_2_U0_n_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc3033_U0 start_for_Loop_loop_height_proc3033_U0_U
       (.Loop_loop_height_proc3033_U0_ap_ready(Loop_loop_height_proc3033_U0_ap_ready),
        .Loop_loop_height_proc3033_U0_ap_start(Loop_loop_height_proc3033_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_Loop_loop_height_proc3033_U0_full_n(start_for_Loop_loop_height_proc3033_U0_full_n),
        .start_once_reg(start_once_reg_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_duplicate_1080_1920_U0 start_for_duplicate_1080_1920_U0_U
       (.Q({duplicate_1080_1920_U0_ap_ready,duplicate_1080_1920_U0_n_3}),
        .ap_NS_fsm14_out(ap_NS_fsm14_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .duplicate_1080_1920_U0_ap_start(duplicate_1080_1920_U0_ap_start),
        .start_for_duplicate_1080_1920_U0_full_n(start_for_duplicate_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlaystream_entry34_U0 start_for_overlaystream_entry34_U0_U
       (.E(overlaystream_entry34_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlaystream_entry34_U0_ap_start(overlaystream_entry34_U0_ap_start),
        .overlaystream_entry34_U0_overlay_alpha_out_write(overlaystream_entry34_U0_overlay_alpha_out_write),
        .start_for_overlaystream_entry34_U0_full_n(start_for_overlaystream_entry34_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0 start_for_overlyOnMat_1080_1920_U0_U
       (.Q(overlyOnMat_1080_1920_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (overlaystream_entry34_U0_n_2),
        .overlaystream_entry34_U0_ap_start(overlaystream_entry34_U0_ap_start),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0 start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_U
       (.E(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_U_n_4),
        .\mOutPtr_reg[1]_0 (resize_2_9_1080_1920_1080_1920_1_2_32_U0_n_36),
        .\mOutPtr_reg[2]_0 (resize_2_9_1080_1920_1080_1920_1_2_U0_n_33),
        .resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .start_once_reg(start_once_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_U0 start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U
       (.E(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst1_cols_c_full_n(img_dst1_cols_c_full_n),
        .img_dst1_rows_c_full_n(img_dst1_rows_c_full_n),
        .img_src1_cols_c_full_n(img_src1_cols_c_full_n),
        .img_src1_rows_c_full_n(img_src1_rows_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out_11),
        .internal_full_n_reg_0(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_4),
        .internal_full_n_reg_1(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U_n_5),
        .\mOutPtr_reg[1]_0 (resize_2_9_1080_1920_1080_1920_1_2_U0_n_33),
        .\mOutPtr_reg[2]_0 (start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_U_n_4),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg(img_src2_cols_c_U_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Block_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev_exit_i4467_proc
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc3033
   (Loop_loop_height_proc3033_U0_ap_ready,
    Loop_loop_height_proc3033_U0_img_out_data_read,
    \B_V_data_1_state_reg[0] ,
    video_out_TDATA,
    video_out_TUSER,
    video_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    Q,
    Loop_loop_height_proc3033_U0_ap_start,
    ap_rst_n,
    video_out_TREADY,
    img_out_data_empty_n);
  output Loop_loop_height_proc3033_U0_ap_ready;
  output Loop_loop_height_proc3033_U0_img_out_data_read;
  output \B_V_data_1_state_reg[0] ;
  output [23:0]video_out_TDATA;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input [23:0]Q;
  input Loop_loop_height_proc3033_U0_ap_start;
  input ap_rst_n;
  input video_out_TREADY;
  input img_out_data_empty_n;

  wire \B_V_data_1_state_reg[0] ;
  wire Loop_loop_height_proc3033_U0_ap_ready;
  wire Loop_loop_height_proc3033_U0_ap_start;
  wire Loop_loop_height_proc3033_U0_img_out_data_read;
  wire [23:0]Q;
  wire \ap_CS_fsm[2]_i_6__0_n_2 ;
  wire \ap_CS_fsm[2]_i_7__0_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_1_reg_118;
  wire \i_1_reg_118_reg_n_2_[0] ;
  wire \i_1_reg_118_reg_n_2_[10] ;
  wire \i_1_reg_118_reg_n_2_[1] ;
  wire \i_1_reg_118_reg_n_2_[2] ;
  wire \i_1_reg_118_reg_n_2_[3] ;
  wire \i_1_reg_118_reg_n_2_[4] ;
  wire \i_1_reg_118_reg_n_2_[5] ;
  wire \i_1_reg_118_reg_n_2_[6] ;
  wire \i_1_reg_118_reg_n_2_[7] ;
  wire \i_1_reg_118_reg_n_2_[8] ;
  wire \i_1_reg_118_reg_n_2_[9] ;
  wire [10:0]i_fu_161_p2;
  wire [10:0]i_reg_189;
  wire i_reg_1890;
  wire \i_reg_189[10]_i_3_n_2 ;
  wire icmp_ln188_fu_155_p2;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire \icmp_ln190_reg_194[0]_i_4_n_2 ;
  wire \icmp_ln190_reg_194[0]_i_5_n_2 ;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg_n_2_[0] ;
  wire img_out_data_empty_n;
  wire j_1_reg_129;
  wire j_1_reg_1290;
  wire \j_1_reg_129[10]_i_4_n_2 ;
  wire \j_1_reg_129[8]_i_2_n_2 ;
  wire [10:0]j_1_reg_129_reg;
  wire [10:0]j_fu_173_p2;
  wire regslice_both_video_out_V_data_V_U_n_14;
  wire regslice_both_video_out_V_data_V_U_n_3;
  wire regslice_both_video_out_V_data_V_U_n_6;
  wire regslice_both_video_out_V_data_V_U_n_7;
  wire regslice_both_video_out_V_data_V_U_n_8;
  wire sof_2_reg_140;
  wire sof_reg_104;
  wire \sof_reg_104[0]_i_1_n_2 ;
  wire \tmp_last_V_reg_203[0]_i_2_n_2 ;
  wire \tmp_last_V_reg_203[0]_i_3_n_2 ;
  wire \tmp_last_V_reg_203_reg_n_2_[0] ;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\ap_CS_fsm[2]_i_6__0_n_2 ),
        .I1(\ap_CS_fsm[2]_i_7__0_n_2 ),
        .I2(\i_1_reg_118_reg_n_2_[0] ),
        .I3(\i_1_reg_118_reg_n_2_[1] ),
        .I4(\i_1_reg_118_reg_n_2_[2] ),
        .O(icmp_ln188_fu_155_p2));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\i_1_reg_118_reg_n_2_[6] ),
        .I1(\i_1_reg_118_reg_n_2_[5] ),
        .I2(\i_1_reg_118_reg_n_2_[4] ),
        .I3(\i_1_reg_118_reg_n_2_[3] ),
        .O(\ap_CS_fsm[2]_i_6__0_n_2 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(\i_1_reg_118_reg_n_2_[9] ),
        .I1(\i_1_reg_118_reg_n_2_[10] ),
        .I2(\i_1_reg_118_reg_n_2_[8] ),
        .I3(\i_1_reg_118_reg_n_2_[7] ),
        .O(\ap_CS_fsm[2]_i_7__0_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_14),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \i_1_reg_118[10]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(Loop_loop_height_proc3033_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .O(i_1_reg_118));
  FDRE \i_1_reg_118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[0]),
        .Q(\i_1_reg_118_reg_n_2_[0] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[10]),
        .Q(\i_1_reg_118_reg_n_2_[10] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[1]),
        .Q(\i_1_reg_118_reg_n_2_[1] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[2]),
        .Q(\i_1_reg_118_reg_n_2_[2] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[3]),
        .Q(\i_1_reg_118_reg_n_2_[3] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[4]),
        .Q(\i_1_reg_118_reg_n_2_[4] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[5]),
        .Q(\i_1_reg_118_reg_n_2_[5] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[6]),
        .Q(\i_1_reg_118_reg_n_2_[6] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[7]),
        .Q(\i_1_reg_118_reg_n_2_[7] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[8]),
        .Q(\i_1_reg_118_reg_n_2_[8] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[9]),
        .Q(\i_1_reg_118_reg_n_2_[9] ),
        .R(i_1_reg_118));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_189[0]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[0] ),
        .O(i_fu_161_p2[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \i_reg_189[10]_i_2 
       (.I0(\i_1_reg_118_reg_n_2_[9] ),
        .I1(\i_1_reg_118_reg_n_2_[7] ),
        .I2(\i_1_reg_118_reg_n_2_[6] ),
        .I3(\i_reg_189[10]_i_3_n_2 ),
        .I4(\i_1_reg_118_reg_n_2_[8] ),
        .I5(\i_1_reg_118_reg_n_2_[10] ),
        .O(i_fu_161_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_189[10]_i_3 
       (.I0(\i_1_reg_118_reg_n_2_[2] ),
        .I1(\i_1_reg_118_reg_n_2_[0] ),
        .I2(\i_1_reg_118_reg_n_2_[1] ),
        .I3(\i_1_reg_118_reg_n_2_[3] ),
        .I4(\i_1_reg_118_reg_n_2_[4] ),
        .I5(\i_1_reg_118_reg_n_2_[5] ),
        .O(\i_reg_189[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_189[1]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[0] ),
        .I1(\i_1_reg_118_reg_n_2_[1] ),
        .O(i_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_189[2]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[1] ),
        .I1(\i_1_reg_118_reg_n_2_[0] ),
        .I2(\i_1_reg_118_reg_n_2_[2] ),
        .O(i_fu_161_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_189[3]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[2] ),
        .I1(\i_1_reg_118_reg_n_2_[0] ),
        .I2(\i_1_reg_118_reg_n_2_[1] ),
        .I3(\i_1_reg_118_reg_n_2_[3] ),
        .O(i_fu_161_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_189[4]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[3] ),
        .I1(\i_1_reg_118_reg_n_2_[1] ),
        .I2(\i_1_reg_118_reg_n_2_[0] ),
        .I3(\i_1_reg_118_reg_n_2_[2] ),
        .I4(\i_1_reg_118_reg_n_2_[4] ),
        .O(i_fu_161_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_189[5]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[2] ),
        .I1(\i_1_reg_118_reg_n_2_[0] ),
        .I2(\i_1_reg_118_reg_n_2_[1] ),
        .I3(\i_1_reg_118_reg_n_2_[3] ),
        .I4(\i_1_reg_118_reg_n_2_[4] ),
        .I5(\i_1_reg_118_reg_n_2_[5] ),
        .O(i_fu_161_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_189[6]_i_1 
       (.I0(\i_reg_189[10]_i_3_n_2 ),
        .I1(\i_1_reg_118_reg_n_2_[6] ),
        .O(i_fu_161_p2[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \i_reg_189[7]_i_1 
       (.I0(\i_reg_189[10]_i_3_n_2 ),
        .I1(\i_1_reg_118_reg_n_2_[6] ),
        .I2(\i_1_reg_118_reg_n_2_[7] ),
        .O(i_fu_161_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \i_reg_189[8]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[7] ),
        .I1(\i_1_reg_118_reg_n_2_[6] ),
        .I2(\i_reg_189[10]_i_3_n_2 ),
        .I3(\i_1_reg_118_reg_n_2_[8] ),
        .O(i_fu_161_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_reg_189[9]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[8] ),
        .I1(\i_reg_189[10]_i_3_n_2 ),
        .I2(\i_1_reg_118_reg_n_2_[6] ),
        .I3(\i_1_reg_118_reg_n_2_[7] ),
        .I4(\i_1_reg_118_reg_n_2_[9] ),
        .O(i_fu_161_p2[9]));
  FDRE \i_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[0]),
        .Q(i_reg_189[0]),
        .R(1'b0));
  FDRE \i_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[10]),
        .Q(i_reg_189[10]),
        .R(1'b0));
  FDRE \i_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[1]),
        .Q(i_reg_189[1]),
        .R(1'b0));
  FDRE \i_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[2]),
        .Q(i_reg_189[2]),
        .R(1'b0));
  FDRE \i_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[3]),
        .Q(i_reg_189[3]),
        .R(1'b0));
  FDRE \i_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[4]),
        .Q(i_reg_189[4]),
        .R(1'b0));
  FDRE \i_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[5]),
        .Q(i_reg_189[5]),
        .R(1'b0));
  FDRE \i_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[6]),
        .Q(i_reg_189[6]),
        .R(1'b0));
  FDRE \i_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[7]),
        .Q(i_reg_189[7]),
        .R(1'b0));
  FDRE \i_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[8]),
        .Q(i_reg_189[8]),
        .R(1'b0));
  FDRE \i_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[9]),
        .Q(i_reg_189[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \icmp_ln190_reg_194[0]_i_2 
       (.I0(\icmp_ln190_reg_194[0]_i_4_n_2 ),
        .I1(\icmp_ln190_reg_194[0]_i_5_n_2 ),
        .I2(j_1_reg_129_reg[0]),
        .I3(j_1_reg_129_reg[1]),
        .I4(j_1_reg_129_reg[2]),
        .O(icmp_ln190_fu_167_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln190_reg_194[0]_i_4 
       (.I0(j_1_reg_129_reg[6]),
        .I1(j_1_reg_129_reg[5]),
        .I2(j_1_reg_129_reg[4]),
        .I3(j_1_reg_129_reg[3]),
        .O(\icmp_ln190_reg_194[0]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln190_reg_194[0]_i_5 
       (.I0(j_1_reg_129_reg[10]),
        .I1(j_1_reg_129_reg[9]),
        .I2(j_1_reg_129_reg[8]),
        .I3(j_1_reg_129_reg[7]),
        .O(\icmp_ln190_reg_194[0]_i_5_n_2 ));
  FDRE \icmp_ln190_reg_194_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(\icmp_ln190_reg_194_reg_n_2_[0] ),
        .Q(icmp_ln190_reg_194_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln190_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(icmp_ln190_fu_167_p2),
        .Q(\icmp_ln190_reg_194_reg_n_2_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_1_reg_129[0]_i_1 
       (.I0(j_1_reg_129_reg[0]),
        .O(j_fu_173_p2[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \j_1_reg_129[10]_i_3 
       (.I0(j_1_reg_129_reg[9]),
        .I1(j_1_reg_129_reg[7]),
        .I2(j_1_reg_129_reg[6]),
        .I3(\j_1_reg_129[10]_i_4_n_2 ),
        .I4(j_1_reg_129_reg[8]),
        .I5(j_1_reg_129_reg[10]),
        .O(j_fu_173_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_1_reg_129[10]_i_4 
       (.I0(j_1_reg_129_reg[2]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[1]),
        .I3(j_1_reg_129_reg[3]),
        .I4(j_1_reg_129_reg[4]),
        .I5(j_1_reg_129_reg[5]),
        .O(\j_1_reg_129[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_1_reg_129[1]_i_1 
       (.I0(j_1_reg_129_reg[0]),
        .I1(j_1_reg_129_reg[1]),
        .O(j_fu_173_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_1_reg_129[2]_i_1 
       (.I0(j_1_reg_129_reg[1]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[2]),
        .O(j_fu_173_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_1_reg_129[3]_i_1 
       (.I0(j_1_reg_129_reg[2]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[1]),
        .I3(j_1_reg_129_reg[3]),
        .O(j_fu_173_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_1_reg_129[4]_i_1 
       (.I0(j_1_reg_129_reg[3]),
        .I1(j_1_reg_129_reg[1]),
        .I2(j_1_reg_129_reg[0]),
        .I3(j_1_reg_129_reg[2]),
        .I4(j_1_reg_129_reg[4]),
        .O(j_fu_173_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_1_reg_129[5]_i_1 
       (.I0(j_1_reg_129_reg[2]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[1]),
        .I3(j_1_reg_129_reg[3]),
        .I4(j_1_reg_129_reg[4]),
        .I5(j_1_reg_129_reg[5]),
        .O(j_fu_173_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \j_1_reg_129[6]_i_1 
       (.I0(j_1_reg_129_reg[5]),
        .I1(j_1_reg_129_reg[4]),
        .I2(\j_1_reg_129[8]_i_2_n_2 ),
        .I3(j_1_reg_129_reg[6]),
        .O(j_fu_173_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \j_1_reg_129[7]_i_1 
       (.I0(\j_1_reg_129[8]_i_2_n_2 ),
        .I1(j_1_reg_129_reg[4]),
        .I2(j_1_reg_129_reg[5]),
        .I3(j_1_reg_129_reg[6]),
        .I4(j_1_reg_129_reg[7]),
        .O(j_fu_173_p2[7]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \j_1_reg_129[8]_i_1 
       (.I0(j_1_reg_129_reg[7]),
        .I1(j_1_reg_129_reg[6]),
        .I2(j_1_reg_129_reg[5]),
        .I3(j_1_reg_129_reg[4]),
        .I4(\j_1_reg_129[8]_i_2_n_2 ),
        .I5(j_1_reg_129_reg[8]),
        .O(j_fu_173_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \j_1_reg_129[8]_i_2 
       (.I0(j_1_reg_129_reg[2]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[1]),
        .I3(j_1_reg_129_reg[3]),
        .O(\j_1_reg_129[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \j_1_reg_129[9]_i_1 
       (.I0(j_1_reg_129_reg[8]),
        .I1(\j_1_reg_129[10]_i_4_n_2 ),
        .I2(j_1_reg_129_reg[6]),
        .I3(j_1_reg_129_reg[7]),
        .I4(j_1_reg_129_reg[9]),
        .O(j_fu_173_p2[9]));
  FDRE \j_1_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[0]),
        .Q(j_1_reg_129_reg[0]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[10]),
        .Q(j_1_reg_129_reg[10]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[1]),
        .Q(j_1_reg_129_reg[1]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[2]),
        .Q(j_1_reg_129_reg[2]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[3]),
        .Q(j_1_reg_129_reg[3]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[4]),
        .Q(j_1_reg_129_reg[4]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[5]),
        .Q(j_1_reg_129_reg[5]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[6]),
        .Q(j_1_reg_129_reg[6]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[7]),
        .Q(j_1_reg_129_reg[7]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[8]),
        .Q(j_1_reg_129_reg[8]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[9]),
        .Q(j_1_reg_129_reg[9]),
        .R(j_1_reg_129));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_117 regslice_both_video_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (Q),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (i_reg_1890),
        .\B_V_data_1_state_reg[1]_0 (\icmp_ln190_reg_194_reg_n_2_[0] ),
        .D(ap_NS_fsm),
        .E(j_1_reg_1290),
        .Loop_loop_height_proc3033_U0_ap_start(Loop_loop_height_proc3033_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .SR(j_1_reg_129),
        .\ap_CS_fsm_reg[1] (Loop_loop_height_proc3033_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (regslice_both_video_out_V_data_V_U_n_3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_video_out_V_data_V_U_n_6),
        .ap_rst_n_1(regslice_both_video_out_V_data_V_U_n_7),
        .ap_rst_n_2(regslice_both_video_out_V_data_V_U_n_14),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln188_fu_155_p2(icmp_ln188_fu_155_p2),
        .icmp_ln190_fu_167_p2(icmp_ln190_fu_167_p2),
        .icmp_ln190_reg_1940(icmp_ln190_reg_1940),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .\icmp_ln190_reg_194_reg[0] (Loop_loop_height_proc3033_U0_img_out_data_read),
        .img_out_data_empty_n(img_out_data_empty_n),
        .sof_2_reg_140(sof_2_reg_140),
        .sof_reg_104(sof_reg_104),
        .\sof_reg_104_reg[0] (regslice_both_video_out_V_data_V_U_n_8),
        .\tmp_last_V_reg_203_reg[0] (\tmp_last_V_reg_203[0]_i_2_n_2 ),
        .\tmp_last_V_reg_203_reg[0]_0 (\j_1_reg_129[8]_i_2_n_2 ),
        .\tmp_last_V_reg_203_reg[0]_1 (\tmp_last_V_reg_203_reg_n_2_[0] ),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_118 regslice_both_video_out_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\tmp_last_V_reg_203_reg_n_2_[0] ),
        .B_V_data_1_sel_wr_reg_0(Loop_loop_height_proc3033_U0_img_out_data_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_119 regslice_both_video_out_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (ap_enable_reg_pp0_iter2_reg_n_2),
        .B_V_data_1_sel_wr_reg_0(Loop_loop_height_proc3033_U0_img_out_data_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .sof_2_reg_140(sof_2_reg_140),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  FDRE \sof_2_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_8),
        .Q(sof_2_reg_140),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EA)) 
    \sof_reg_104[0]_i_1 
       (.I0(sof_reg_104),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(Loop_loop_height_proc3033_U0_ap_start),
        .I3(ap_CS_fsm_state6),
        .O(\sof_reg_104[0]_i_1_n_2 ));
  FDRE \sof_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_104[0]_i_1_n_2 ),
        .Q(sof_reg_104),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \tmp_last_V_reg_203[0]_i_2 
       (.I0(j_1_reg_129_reg[8]),
        .I1(j_1_reg_129_reg[7]),
        .I2(\tmp_last_V_reg_203[0]_i_3_n_2 ),
        .I3(j_1_reg_129_reg[4]),
        .I4(j_1_reg_129_reg[5]),
        .I5(j_1_reg_129_reg[6]),
        .O(\tmp_last_V_reg_203[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_203[0]_i_3 
       (.I0(j_1_reg_129_reg[9]),
        .I1(j_1_reg_129_reg[10]),
        .O(\tmp_last_V_reg_203[0]_i_3_n_2 ));
  FDRE \tmp_last_V_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_3),
        .Q(\tmp_last_V_reg_203_reg_n_2_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc31
   (start_once_reg,
    video_in_TREADY,
    img_in_data_din,
    Loop_loop_height_proc31_U0_img_in_data_write,
    start_for_duplicate_1080_1920_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    video_in_TDATA,
    ap_rst_n,
    video_in_TVALID,
    img_in_data_full_n,
    video_in_TUSER,
    video_in_TLAST);
  output start_once_reg;
  output video_in_TREADY;
  output [23:0]img_in_data_din;
  output Loop_loop_height_proc31_U0_img_in_data_write;
  input start_for_duplicate_1080_1920_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [23:0]video_in_TDATA;
  input ap_rst_n;
  input video_in_TVALID;
  input img_in_data_full_n;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire Loop_loop_height_proc31_U0_img_in_data_write;
  wire ack_out117_out;
  wire \ap_CS_fsm[2]_i_3_n_2 ;
  wire \ap_CS_fsm[2]_i_4_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm110_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_predicate_op47_write_state4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_reg_2690;
  wire axi_last_V_1_reg_274;
  wire eol_2_reg_158;
  wire \eol_reg_104_reg_n_2_[0] ;
  wire [10:0]i_1_fu_183_p2;
  wire [10:0]i_1_reg_260;
  wire \i_1_reg_260[10]_i_2_n_2 ;
  wire i_reg_93;
  wire \i_reg_93_reg_n_2_[0] ;
  wire \i_reg_93_reg_n_2_[10] ;
  wire \i_reg_93_reg_n_2_[1] ;
  wire \i_reg_93_reg_n_2_[2] ;
  wire \i_reg_93_reg_n_2_[3] ;
  wire \i_reg_93_reg_n_2_[4] ;
  wire \i_reg_93_reg_n_2_[5] ;
  wire \i_reg_93_reg_n_2_[6] ;
  wire \i_reg_93_reg_n_2_[7] ;
  wire \i_reg_93_reg_n_2_[8] ;
  wire \i_reg_93_reg_n_2_[9] ;
  wire icmp_ln119_fu_177_p2;
  wire icmp_ln122_fu_193_p2;
  wire icmp_ln122_reg_265;
  wire [23:0]img_in_data_din;
  wire img_in_data_full_n;
  wire [31:0]j_3_fu_238_p2;
  wire j_reg_116;
  wire \j_reg_116_reg_n_2_[0] ;
  wire \j_reg_116_reg_n_2_[10] ;
  wire \j_reg_116_reg_n_2_[11] ;
  wire \j_reg_116_reg_n_2_[12] ;
  wire \j_reg_116_reg_n_2_[13] ;
  wire \j_reg_116_reg_n_2_[14] ;
  wire \j_reg_116_reg_n_2_[15] ;
  wire \j_reg_116_reg_n_2_[16] ;
  wire \j_reg_116_reg_n_2_[17] ;
  wire \j_reg_116_reg_n_2_[18] ;
  wire \j_reg_116_reg_n_2_[19] ;
  wire \j_reg_116_reg_n_2_[1] ;
  wire \j_reg_116_reg_n_2_[20] ;
  wire \j_reg_116_reg_n_2_[21] ;
  wire \j_reg_116_reg_n_2_[22] ;
  wire \j_reg_116_reg_n_2_[23] ;
  wire \j_reg_116_reg_n_2_[24] ;
  wire \j_reg_116_reg_n_2_[25] ;
  wire \j_reg_116_reg_n_2_[26] ;
  wire \j_reg_116_reg_n_2_[27] ;
  wire \j_reg_116_reg_n_2_[28] ;
  wire \j_reg_116_reg_n_2_[29] ;
  wire \j_reg_116_reg_n_2_[2] ;
  wire \j_reg_116_reg_n_2_[30] ;
  wire \j_reg_116_reg_n_2_[31] ;
  wire \j_reg_116_reg_n_2_[3] ;
  wire \j_reg_116_reg_n_2_[4] ;
  wire \j_reg_116_reg_n_2_[5] ;
  wire \j_reg_116_reg_n_2_[6] ;
  wire \j_reg_116_reg_n_2_[7] ;
  wire \j_reg_116_reg_n_2_[8] ;
  wire \j_reg_116_reg_n_2_[9] ;
  wire or_ln131_fu_219_p2;
  wire or_ln131_reg_279;
  wire or_ln134_reg_283;
  wire p_1_in;
  wire regslice_both_video_in_V_data_V_U_n_12;
  wire regslice_both_video_in_V_data_V_U_n_15;
  wire regslice_both_video_in_V_data_V_U_n_16;
  wire regslice_both_video_in_V_data_V_U_n_17;
  wire regslice_both_video_in_V_data_V_U_n_3;
  wire regslice_both_video_in_V_data_V_U_n_6;
  wire regslice_both_video_in_V_data_V_U_n_8;
  wire regslice_both_video_in_V_data_V_U_n_9;
  wire regslice_both_video_in_V_last_V_U_n_2;
  wire regslice_both_video_in_V_last_V_U_n_4;
  wire regslice_both_video_in_V_last_V_U_n_5;
  wire regslice_both_video_in_V_user_V_U_n_2;
  wire regslice_both_video_in_V_user_V_U_n_40;
  wire start_for_duplicate_1080_1920_U0_full_n;
  wire [0:0]start_fu_64;
  wire start_once_reg;
  wire start_once_reg_i_1__3_n_2;
  wire [23:0]video_in_TDATA;
  wire [23:0]video_in_TDATA_int_regslice;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire video_in_TREADY_int_regslice;
  wire [0:0]video_in_TUSER;
  wire video_in_TUSER_int_regslice;
  wire video_in_TVALID;

  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h888888F8)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln119_fu_177_p2),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(start_once_reg),
        .I4(start_for_duplicate_1080_1920_U0_full_n),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(start_once_reg),
        .I2(start_for_duplicate_1080_1920_U0_full_n),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h31000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\i_reg_93_reg_n_2_[6] ),
        .I1(\i_reg_93_reg_n_2_[8] ),
        .I2(\i_reg_93_reg_n_2_[7] ),
        .I3(\ap_CS_fsm[2]_i_3_n_2 ),
        .I4(\ap_CS_fsm[2]_i_4_n_2 ),
        .O(icmp_ln119_fu_177_p2));
  LUT6 #(
    .INIT(64'h00000000000000D5)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\i_reg_93_reg_n_2_[5] ),
        .I1(\i_reg_93_reg_n_2_[3] ),
        .I2(\i_reg_93_reg_n_2_[4] ),
        .I3(\i_reg_93_reg_n_2_[0] ),
        .I4(\i_reg_93_reg_n_2_[1] ),
        .I5(\i_reg_93_reg_n_2_[2] ),
        .O(\ap_CS_fsm[2]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\i_reg_93_reg_n_2_[4] ),
        .I1(\i_reg_93_reg_n_2_[5] ),
        .I2(\i_reg_93_reg_n_2_[7] ),
        .I3(\i_reg_93_reg_n_2_[8] ),
        .I4(\i_reg_93_reg_n_2_[9] ),
        .I5(\i_reg_93_reg_n_2_[10] ),
        .O(\ap_CS_fsm[2]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(eol_2_reg_158),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(eol_2_reg_158),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_12),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_8),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[0]),
        .Q(img_in_data_din[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[10]),
        .Q(img_in_data_din[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[11]),
        .Q(img_in_data_din[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[12]),
        .Q(img_in_data_din[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[13] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[13]),
        .Q(img_in_data_din[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[14] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[14]),
        .Q(img_in_data_din[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[15] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[15]),
        .Q(img_in_data_din[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[16] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[16]),
        .Q(img_in_data_din[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[17] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[17]),
        .Q(img_in_data_din[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[18] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[18]),
        .Q(img_in_data_din[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[19] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[19]),
        .Q(img_in_data_din[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[1]),
        .Q(img_in_data_din[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[20] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[20]),
        .Q(img_in_data_din[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[21] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[21]),
        .Q(img_in_data_din[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[22] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[22]),
        .Q(img_in_data_din[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[23] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[23]),
        .Q(img_in_data_din[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[2]),
        .Q(img_in_data_din[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[3]),
        .Q(img_in_data_din[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[4]),
        .Q(img_in_data_din[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[5]),
        .Q(img_in_data_din[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[6]),
        .Q(img_in_data_din[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[7]),
        .Q(img_in_data_din[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[8]),
        .Q(img_in_data_din[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(video_in_TDATA_int_regslice[9]),
        .Q(img_in_data_din[9]),
        .R(1'b0));
  FDRE \axi_last_V_1_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_5),
        .Q(axi_last_V_1_reg_274),
        .R(1'b0));
  FDRE \eol_2_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_4),
        .Q(eol_2_reg_158),
        .R(1'b0));
  FDRE \eol_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_9),
        .Q(\eol_reg_104_reg_n_2_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_260[0]_i_1 
       (.I0(\i_reg_93_reg_n_2_[0] ),
        .O(i_1_fu_183_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_260[10]_i_1 
       (.I0(\i_reg_93_reg_n_2_[8] ),
        .I1(\i_reg_93_reg_n_2_[6] ),
        .I2(\i_1_reg_260[10]_i_2_n_2 ),
        .I3(\i_reg_93_reg_n_2_[7] ),
        .I4(\i_reg_93_reg_n_2_[9] ),
        .I5(\i_reg_93_reg_n_2_[10] ),
        .O(i_1_fu_183_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_260[10]_i_2 
       (.I0(\i_reg_93_reg_n_2_[5] ),
        .I1(\i_reg_93_reg_n_2_[3] ),
        .I2(\i_reg_93_reg_n_2_[1] ),
        .I3(\i_reg_93_reg_n_2_[0] ),
        .I4(\i_reg_93_reg_n_2_[2] ),
        .I5(\i_reg_93_reg_n_2_[4] ),
        .O(\i_1_reg_260[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_260[1]_i_1 
       (.I0(\i_reg_93_reg_n_2_[0] ),
        .I1(\i_reg_93_reg_n_2_[1] ),
        .O(i_1_fu_183_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_260[2]_i_1 
       (.I0(\i_reg_93_reg_n_2_[0] ),
        .I1(\i_reg_93_reg_n_2_[1] ),
        .I2(\i_reg_93_reg_n_2_[2] ),
        .O(i_1_fu_183_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_260[3]_i_1 
       (.I0(\i_reg_93_reg_n_2_[1] ),
        .I1(\i_reg_93_reg_n_2_[0] ),
        .I2(\i_reg_93_reg_n_2_[2] ),
        .I3(\i_reg_93_reg_n_2_[3] ),
        .O(i_1_fu_183_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_260[4]_i_1 
       (.I0(\i_reg_93_reg_n_2_[2] ),
        .I1(\i_reg_93_reg_n_2_[0] ),
        .I2(\i_reg_93_reg_n_2_[1] ),
        .I3(\i_reg_93_reg_n_2_[3] ),
        .I4(\i_reg_93_reg_n_2_[4] ),
        .O(i_1_fu_183_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_260[5]_i_1 
       (.I0(\i_reg_93_reg_n_2_[3] ),
        .I1(\i_reg_93_reg_n_2_[1] ),
        .I2(\i_reg_93_reg_n_2_[0] ),
        .I3(\i_reg_93_reg_n_2_[2] ),
        .I4(\i_reg_93_reg_n_2_[4] ),
        .I5(\i_reg_93_reg_n_2_[5] ),
        .O(i_1_fu_183_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_260[6]_i_1 
       (.I0(\i_1_reg_260[10]_i_2_n_2 ),
        .I1(\i_reg_93_reg_n_2_[6] ),
        .O(i_1_fu_183_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_260[7]_i_1 
       (.I0(\i_1_reg_260[10]_i_2_n_2 ),
        .I1(\i_reg_93_reg_n_2_[6] ),
        .I2(\i_reg_93_reg_n_2_[7] ),
        .O(i_1_fu_183_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_260[8]_i_1 
       (.I0(\i_reg_93_reg_n_2_[6] ),
        .I1(\i_1_reg_260[10]_i_2_n_2 ),
        .I2(\i_reg_93_reg_n_2_[7] ),
        .I3(\i_reg_93_reg_n_2_[8] ),
        .O(i_1_fu_183_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_260[9]_i_1 
       (.I0(\i_reg_93_reg_n_2_[7] ),
        .I1(\i_1_reg_260[10]_i_2_n_2 ),
        .I2(\i_reg_93_reg_n_2_[6] ),
        .I3(\i_reg_93_reg_n_2_[8] ),
        .I4(\i_reg_93_reg_n_2_[9] ),
        .O(i_1_fu_183_p2[9]));
  FDRE \i_1_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[0]),
        .Q(i_1_reg_260[0]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[10]),
        .Q(i_1_reg_260[10]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[1]),
        .Q(i_1_reg_260[1]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[2]),
        .Q(i_1_reg_260[2]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[3]),
        .Q(i_1_reg_260[3]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[4]),
        .Q(i_1_reg_260[4]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[5]),
        .Q(i_1_reg_260[5]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[6]),
        .Q(i_1_reg_260[6]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[7]),
        .Q(i_1_reg_260[7]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[8]),
        .Q(i_1_reg_260[8]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_183_p2[9]),
        .Q(i_1_reg_260[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \i_reg_93[10]_i_1 
       (.I0(start_for_duplicate_1080_1920_U0_full_n),
        .I1(start_once_reg),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(ap_CS_fsm_state7),
        .O(i_reg_93));
  FDRE \i_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[0]),
        .Q(\i_reg_93_reg_n_2_[0] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[10]),
        .Q(\i_reg_93_reg_n_2_[10] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[1]),
        .Q(\i_reg_93_reg_n_2_[1] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[2]),
        .Q(\i_reg_93_reg_n_2_[2] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[3]),
        .Q(\i_reg_93_reg_n_2_[3] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[4]),
        .Q(\i_reg_93_reg_n_2_[4] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[5]),
        .Q(\i_reg_93_reg_n_2_[5] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[6]),
        .Q(\i_reg_93_reg_n_2_[6] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[7]),
        .Q(\i_reg_93_reg_n_2_[7] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[8]),
        .Q(\i_reg_93_reg_n_2_[8] ),
        .R(i_reg_93));
  FDRE \i_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[9]),
        .Q(\i_reg_93_reg_n_2_[9] ),
        .R(i_reg_93));
  FDRE \icmp_ln122_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_15),
        .Q(icmp_ln122_reg_265),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_116[31]_i_4 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln119_fu_177_p2),
        .O(p_1_in));
  FDRE \j_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[0]),
        .Q(\j_reg_116_reg_n_2_[0] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[10] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[10]),
        .Q(\j_reg_116_reg_n_2_[10] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[11] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[11]),
        .Q(\j_reg_116_reg_n_2_[11] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[12] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[12]),
        .Q(\j_reg_116_reg_n_2_[12] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[13] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[13]),
        .Q(\j_reg_116_reg_n_2_[13] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[14] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[14]),
        .Q(\j_reg_116_reg_n_2_[14] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[15] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[15]),
        .Q(\j_reg_116_reg_n_2_[15] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[16] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[16]),
        .Q(\j_reg_116_reg_n_2_[16] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[17] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[17]),
        .Q(\j_reg_116_reg_n_2_[17] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[18] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[18]),
        .Q(\j_reg_116_reg_n_2_[18] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[19] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[19]),
        .Q(\j_reg_116_reg_n_2_[19] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[1] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[1]),
        .Q(\j_reg_116_reg_n_2_[1] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[20] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[20]),
        .Q(\j_reg_116_reg_n_2_[20] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[21] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[21]),
        .Q(\j_reg_116_reg_n_2_[21] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[22] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[22]),
        .Q(\j_reg_116_reg_n_2_[22] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[23] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[23]),
        .Q(\j_reg_116_reg_n_2_[23] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[24] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[24]),
        .Q(\j_reg_116_reg_n_2_[24] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[25] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[25]),
        .Q(\j_reg_116_reg_n_2_[25] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[26] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[26]),
        .Q(\j_reg_116_reg_n_2_[26] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[27] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[27]),
        .Q(\j_reg_116_reg_n_2_[27] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[28] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[28]),
        .Q(\j_reg_116_reg_n_2_[28] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[29] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[29]),
        .Q(\j_reg_116_reg_n_2_[29] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[2] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[2]),
        .Q(\j_reg_116_reg_n_2_[2] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[30] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[30]),
        .Q(\j_reg_116_reg_n_2_[30] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[31] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[31]),
        .Q(\j_reg_116_reg_n_2_[31] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[3] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[3]),
        .Q(\j_reg_116_reg_n_2_[3] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[4] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[4]),
        .Q(\j_reg_116_reg_n_2_[4] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[5] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[5]),
        .Q(\j_reg_116_reg_n_2_[5] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[6] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[6]),
        .Q(\j_reg_116_reg_n_2_[6] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[7] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[7]),
        .Q(\j_reg_116_reg_n_2_[7] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[8] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[8]),
        .Q(\j_reg_116_reg_n_2_[8] ),
        .R(j_reg_116));
  FDRE \j_reg_116_reg[9] 
       (.C(ap_clk),
        .CE(ack_out117_out),
        .D(j_3_fu_238_p2[9]),
        .Q(\j_reg_116_reg_n_2_[9] ),
        .R(j_reg_116));
  FDRE \or_ln131_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_2690),
        .D(or_ln131_fu_219_p2),
        .Q(or_ln131_reg_279),
        .R(1'b0));
  FDRE \or_ln134_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_user_V_U_n_40),
        .Q(or_ln134_reg_283),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_video_in_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (video_in_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_last_V_U_n_2),
        .B_V_data_1_sel_rd_reg_1(regslice_both_video_in_V_user_V_U_n_2),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_3),
        .\B_V_data_1_state_reg[1]_0 (video_in_TREADY),
        .CO(icmp_ln122_fu_193_p2),
        .D(ap_NS_fsm[3:2]),
        .E(axi_data_V_reg_2690),
        .Loop_loop_height_proc31_U0_img_in_data_write(Loop_loop_height_proc31_U0_img_in_data_write),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2}),
        .SR(j_reg_116),
        .ack_out117_out(ack_out117_out),
        .\ap_CS_fsm_reg[2] (regslice_both_video_in_V_data_V_U_n_15),
        .ap_NS_fsm110_out(ap_NS_fsm110_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_video_in_V_data_V_U_n_12),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_video_in_V_data_V_U_n_8),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_2),
        .ap_predicate_op47_write_state4(ap_predicate_op47_write_state4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_274(axi_last_V_1_reg_274),
        .\axi_last_V_1_reg_274_reg[0] (regslice_both_video_in_V_data_V_U_n_9),
        .eol_2_reg_158(eol_2_reg_158),
        .\eol_2_reg_158_reg[0] (regslice_both_video_in_V_data_V_U_n_16),
        .\eol_2_reg_158_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_17),
        .\eol_reg_104_reg[0] (\eol_reg_104_reg_n_2_[0] ),
        .icmp_ln119_fu_177_p2(icmp_ln119_fu_177_p2),
        .icmp_ln122_reg_265(icmp_ln122_reg_265),
        .img_in_data_full_n(img_in_data_full_n),
        .or_ln131_reg_279(or_ln131_reg_279),
        .or_ln134_reg_283(or_ln134_reg_283),
        .p_1_in(p_1_in),
        .start_fu_64(start_fu_64),
        .\start_fu_64_reg[0] (regslice_both_video_in_V_data_V_U_n_6),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TREADY_int_regslice(video_in_TREADY_int_regslice),
        .video_in_TUSER_int_regslice(video_in_TUSER_int_regslice),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_video_in_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_video_in_V_last_V_U_n_5),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_data_V_U_n_16),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_last_V_U_n_2),
        .E(ack_out117_out),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_274(axi_last_V_1_reg_274),
        .eol_2_reg_158(eol_2_reg_158),
        .\eol_2_reg_158_reg[0] (\eol_reg_104_reg_n_2_[0] ),
        .\eol_2_reg_158_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_3),
        .\eol_reg_104_reg[0] (regslice_both_video_in_V_last_V_U_n_4),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY_int_regslice(video_in_TREADY_int_regslice),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_116 regslice_both_video_in_V_user_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_video_in_V_user_V_U_n_40),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_data_V_U_n_17),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_user_V_U_n_2),
        .CO(icmp_ln122_fu_193_p2),
        .D(j_3_fu_238_p2),
        .E(axi_data_V_reg_2690),
        .Q({\j_reg_116_reg_n_2_[31] ,\j_reg_116_reg_n_2_[30] ,\j_reg_116_reg_n_2_[29] ,\j_reg_116_reg_n_2_[28] ,\j_reg_116_reg_n_2_[27] ,\j_reg_116_reg_n_2_[26] ,\j_reg_116_reg_n_2_[25] ,\j_reg_116_reg_n_2_[24] ,\j_reg_116_reg_n_2_[23] ,\j_reg_116_reg_n_2_[22] ,\j_reg_116_reg_n_2_[21] ,\j_reg_116_reg_n_2_[20] ,\j_reg_116_reg_n_2_[19] ,\j_reg_116_reg_n_2_[18] ,\j_reg_116_reg_n_2_[17] ,\j_reg_116_reg_n_2_[16] ,\j_reg_116_reg_n_2_[15] ,\j_reg_116_reg_n_2_[14] ,\j_reg_116_reg_n_2_[13] ,\j_reg_116_reg_n_2_[12] ,\j_reg_116_reg_n_2_[11] ,\j_reg_116_reg_n_2_[10] ,\j_reg_116_reg_n_2_[9] ,\j_reg_116_reg_n_2_[8] ,\j_reg_116_reg_n_2_[7] ,\j_reg_116_reg_n_2_[6] ,\j_reg_116_reg_n_2_[5] ,\j_reg_116_reg_n_2_[4] ,\j_reg_116_reg_n_2_[3] ,\j_reg_116_reg_n_2_[2] ,\j_reg_116_reg_n_2_[1] ,\j_reg_116_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .ap_predicate_op47_write_state4(ap_predicate_op47_write_state4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln122_reg_265(icmp_ln122_reg_265),
        .or_ln131_fu_219_p2(or_ln131_fu_219_p2),
        .or_ln131_reg_279(or_ln131_reg_279),
        .or_ln134_reg_283(or_ln134_reg_283),
        .start_fu_64(start_fu_64),
        .video_in_TREADY_int_regslice(video_in_TREADY_int_regslice),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TUSER_int_regslice(video_in_TUSER_int_regslice),
        .video_in_TVALID(video_in_TVALID));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \start_fu_64[0]_i_2 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(start_once_reg),
        .I2(start_for_duplicate_1080_1920_U0_full_n),
        .O(ap_NS_fsm110_out));
  FDRE \start_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_6),
        .Q(start_fu_64),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7770)) 
    start_once_reg_i_1__3
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln119_fu_177_p2),
        .I2(start_once_reg),
        .I3(start_for_duplicate_1080_1920_U0_full_n),
        .O(start_once_reg_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_2),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_duplicate_1080_1920_s
   (Q,
    WEA,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_clk,
    ap_NS_fsm14_out,
    ap_rst_n,
    duplicate_1080_1920_U0_ap_start,
    img_in_data_empty_n,
    img_src2_data_full_n,
    img_src1_data_full_n,
    pop,
    pop_0,
    ap_rst_n_inv);
  output [1:0]Q;
  output [0:0]WEA;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  input ap_clk;
  input ap_NS_fsm14_out;
  input ap_rst_n;
  input duplicate_1080_1920_U0_ap_start;
  input img_in_data_empty_n;
  input img_src2_data_full_n;
  input img_src1_data_full_n;
  input pop;
  input pop_0;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[0]_i_1__4_n_2 ;
  wire \ap_CS_fsm[1]_i_2_n_2 ;
  wire \ap_CS_fsm[2]_i_2__0_n_2 ;
  wire \ap_CS_fsm[2]_i_3__1_n_2 ;
  wire \ap_CS_fsm[2]_i_4__0_n_2 ;
  wire \ap_CS_fsm[2]_i_5_n_2 ;
  wire \ap_CS_fsm[2]_i_6_n_2 ;
  wire \ap_CS_fsm[2]_i_7_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [2:1]ap_NS_fsm;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1_i_3_n_2;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire duplicate_1080_1920_U0_ap_start;
  wire \icmp_ln33_reg_85[0]_i_1_n_2 ;
  wire \icmp_ln33_reg_85_reg_n_2_[0] ;
  wire img_in_data_empty_n;
  wire img_src1_data_full_n;
  wire img_src2_data_full_n;
  wire indvar_flatten_reg_62;
  wire indvar_flatten_reg_620;
  wire \indvar_flatten_reg_62[0]_i_4_n_2 ;
  wire [20:0]indvar_flatten_reg_62_reg;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_11 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_12 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_13 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_14 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_15 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_16 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_17 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_2 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_62_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_62_reg[16]_i_1_n_13 ;
  wire \indvar_flatten_reg_62_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_62_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_62_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_62_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_62_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_62_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_62_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_62_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_62_reg[8]_i_1_n_9 ;
  wire pop;
  wire pop_0;
  wire [7:4]\NLW_indvar_flatten_reg_62_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_62_reg[16]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4555)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(Q[1]),
        .I2(duplicate_1080_1920_U0_ap_start),
        .I3(Q[0]),
        .O(\ap_CS_fsm[0]_i_1__4_n_2 ));
  LUT5 #(
    .INIT(32'hE0ECECEC)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(duplicate_1080_1920_U0_ap_start),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_2_n_2 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h00000000FDDDDDDD)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(\icmp_ln33_reg_85_reg_n_2_[0] ),
        .I2(img_src1_data_full_n),
        .I3(img_src2_data_full_n),
        .I4(img_in_data_empty_n),
        .I5(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(indvar_flatten_reg_62_reg[1]),
        .I1(indvar_flatten_reg_62_reg[13]),
        .I2(indvar_flatten_reg_62_reg[6]),
        .I3(\ap_CS_fsm[2]_i_4__0_n_2 ),
        .I4(\ap_CS_fsm[2]_i_5_n_2 ),
        .I5(\ap_CS_fsm[2]_i_6_n_2 ),
        .O(\ap_CS_fsm[2]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFDDDDDDD00000000)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(\icmp_ln33_reg_85_reg_n_2_[0] ),
        .I2(img_src1_data_full_n),
        .I3(img_src2_data_full_n),
        .I4(img_in_data_empty_n),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[2]_i_3__1_n_2 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(indvar_flatten_reg_62_reg[17]),
        .I1(indvar_flatten_reg_62_reg[2]),
        .I2(indvar_flatten_reg_62_reg[7]),
        .I3(indvar_flatten_reg_62_reg[4]),
        .O(\ap_CS_fsm[2]_i_4__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(indvar_flatten_reg_62_reg[0]),
        .I1(indvar_flatten_reg_62_reg[5]),
        .I2(indvar_flatten_reg_62_reg[16]),
        .I3(indvar_flatten_reg_62_reg[18]),
        .I4(\ap_CS_fsm[2]_i_7_n_2 ),
        .O(\ap_CS_fsm[2]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(indvar_flatten_reg_62_reg[19]),
        .I1(indvar_flatten_reg_62_reg[3]),
        .I2(indvar_flatten_reg_62_reg[14]),
        .I3(indvar_flatten_reg_62_reg[20]),
        .I4(indvar_flatten_reg_62_reg[11]),
        .I5(indvar_flatten_reg_62_reg[12]),
        .O(\ap_CS_fsm[2]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(indvar_flatten_reg_62_reg[9]),
        .I1(indvar_flatten_reg_62_reg[8]),
        .I2(indvar_flatten_reg_62_reg[15]),
        .I3(indvar_flatten_reg_62_reg[10]),
        .O(\ap_CS_fsm[2]_i_7_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__4_n_2 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .I1(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .I2(Q[0]),
        .I3(duplicate_1080_1920_U0_ap_start),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_NS_fsm14_out),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .I3(ap_enable_reg_pp0_iter1_i_3_n_2),
        .I4(ap_enable_reg_pp0_iter1_reg_n_2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_2));
  LUT5 #(
    .INIT(32'hFF80FFFF)) 
    ap_enable_reg_pp0_iter1_i_3
       (.I0(img_in_data_empty_n),
        .I1(img_src2_data_full_n),
        .I2(img_src1_data_full_n),
        .I3(\icmp_ln33_reg_85_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(ap_enable_reg_pp0_iter1_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \icmp_ln33_reg_85[0]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .I2(\icmp_ln33_reg_85_reg_n_2_[0] ),
        .O(\icmp_ln33_reg_85[0]_i_1_n_2 ));
  FDRE \icmp_ln33_reg_85_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln33_reg_85[0]_i_1_n_2 ),
        .Q(\icmp_ln33_reg_85_reg_n_2_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \indvar_flatten_reg_62[0]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .I4(duplicate_1080_1920_U0_ap_start),
        .O(indvar_flatten_reg_62));
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten_reg_62[0]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_620));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_62[0]_i_4 
       (.I0(indvar_flatten_reg_62_reg[0]),
        .O(\indvar_flatten_reg_62[0]_i_4_n_2 ));
  FDRE \indvar_flatten_reg_62_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[0]_i_3_n_17 ),
        .Q(indvar_flatten_reg_62_reg[0]),
        .R(indvar_flatten_reg_62));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_62_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_62_reg[0]_i_3_n_2 ,\indvar_flatten_reg_62_reg[0]_i_3_n_3 ,\indvar_flatten_reg_62_reg[0]_i_3_n_4 ,\indvar_flatten_reg_62_reg[0]_i_3_n_5 ,\indvar_flatten_reg_62_reg[0]_i_3_n_6 ,\indvar_flatten_reg_62_reg[0]_i_3_n_7 ,\indvar_flatten_reg_62_reg[0]_i_3_n_8 ,\indvar_flatten_reg_62_reg[0]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_62_reg[0]_i_3_n_10 ,\indvar_flatten_reg_62_reg[0]_i_3_n_11 ,\indvar_flatten_reg_62_reg[0]_i_3_n_12 ,\indvar_flatten_reg_62_reg[0]_i_3_n_13 ,\indvar_flatten_reg_62_reg[0]_i_3_n_14 ,\indvar_flatten_reg_62_reg[0]_i_3_n_15 ,\indvar_flatten_reg_62_reg[0]_i_3_n_16 ,\indvar_flatten_reg_62_reg[0]_i_3_n_17 }),
        .S({indvar_flatten_reg_62_reg[7:1],\indvar_flatten_reg_62[0]_i_4_n_2 }));
  FDRE \indvar_flatten_reg_62_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_62_reg[10]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_62_reg[11]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_62_reg[12]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_62_reg[13]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_62_reg[14]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_62_reg[15]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_62_reg[16]),
        .R(indvar_flatten_reg_62));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_62_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_62_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_62_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_62_reg[16]_i_1_n_6 ,\indvar_flatten_reg_62_reg[16]_i_1_n_7 ,\indvar_flatten_reg_62_reg[16]_i_1_n_8 ,\indvar_flatten_reg_62_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_62_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_62_reg[16]_i_1_n_13 ,\indvar_flatten_reg_62_reg[16]_i_1_n_14 ,\indvar_flatten_reg_62_reg[16]_i_1_n_15 ,\indvar_flatten_reg_62_reg[16]_i_1_n_16 ,\indvar_flatten_reg_62_reg[16]_i_1_n_17 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_62_reg[20:16]}));
  FDRE \indvar_flatten_reg_62_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_62_reg[17]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_62_reg[18]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_62_reg[19]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[0]_i_3_n_16 ),
        .Q(indvar_flatten_reg_62_reg[1]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten_reg_62_reg[20]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[0]_i_3_n_15 ),
        .Q(indvar_flatten_reg_62_reg[2]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[0]_i_3_n_14 ),
        .Q(indvar_flatten_reg_62_reg[3]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[0]_i_3_n_13 ),
        .Q(indvar_flatten_reg_62_reg[4]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[0]_i_3_n_12 ),
        .Q(indvar_flatten_reg_62_reg[5]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[0]_i_3_n_11 ),
        .Q(indvar_flatten_reg_62_reg[6]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[0]_i_3_n_10 ),
        .Q(indvar_flatten_reg_62_reg[7]),
        .R(indvar_flatten_reg_62));
  FDRE \indvar_flatten_reg_62_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_62_reg[8]),
        .R(indvar_flatten_reg_62));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_62_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_62_reg[0]_i_3_n_2 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_62_reg[8]_i_1_n_2 ,\indvar_flatten_reg_62_reg[8]_i_1_n_3 ,\indvar_flatten_reg_62_reg[8]_i_1_n_4 ,\indvar_flatten_reg_62_reg[8]_i_1_n_5 ,\indvar_flatten_reg_62_reg[8]_i_1_n_6 ,\indvar_flatten_reg_62_reg[8]_i_1_n_7 ,\indvar_flatten_reg_62_reg[8]_i_1_n_8 ,\indvar_flatten_reg_62_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_62_reg[8]_i_1_n_10 ,\indvar_flatten_reg_62_reg[8]_i_1_n_11 ,\indvar_flatten_reg_62_reg[8]_i_1_n_12 ,\indvar_flatten_reg_62_reg[8]_i_1_n_13 ,\indvar_flatten_reg_62_reg[8]_i_1_n_14 ,\indvar_flatten_reg_62_reg[8]_i_1_n_15 ,\indvar_flatten_reg_62_reg[8]_i_1_n_16 ,\indvar_flatten_reg_62_reg[8]_i_1_n_17 }),
        .S(indvar_flatten_reg_62_reg[15:8]));
  FDRE \indvar_flatten_reg_62_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_620),
        .D(\indvar_flatten_reg_62_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_62_reg[9]),
        .R(indvar_flatten_reg_62));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    mem_reg_bram_0_i_12__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(img_in_data_empty_n),
        .I2(img_src2_data_full_n),
        .I3(img_src1_data_full_n),
        .I4(\icmp_ln33_reg_85_reg_n_2_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(pop_0),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \waddr[10]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(\icmp_ln33_reg_85_reg_n_2_[0] ),
        .I2(img_src1_data_full_n),
        .I3(img_src2_data_full_n),
        .I4(img_in_data_empty_n),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S
   (img_dst1_rows_c_full_n,
    img_dst1_rows_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    CEA1,
    ap_rst_n,
    ap_rst_n_inv);
  output img_dst1_rows_c_full_n;
  output img_dst1_rows_c_empty_n;
  output [3:0]out;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input CEA1;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire CEA1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_dst1_rows_c_empty_n;
  wire img_dst1_rows_c_full_n;
  wire internal_empty_n_i_1__13_n_2;
  wire internal_empty_n_i_2__5_n_2;
  wire internal_full_n_i_1__13_n_2;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_2 ;
  wire \mOutPtr[1]_i_1__13_n_2 ;
  wire \mOutPtr[2]_i_1__9_n_2 ;
  wire \mOutPtr[2]_i_2__8_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]out;
  wire [0:0]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_shiftReg_114 U_overlaystream_fifo_w11_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .\p_dst_1_read_reg_86_reg[10] (img_dst1_rows_c_full_n),
        .\p_dst_1_read_reg_86_reg[10]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF000F2002000F200)) 
    internal_empty_n_i_1__13
       (.I0(img_dst1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_dst1_rows_c_empty_n),
        .I3(ap_rst_n),
        .I4(CEA1),
        .I5(internal_empty_n_i_2__5_n_2),
        .O(internal_empty_n_i_1__13_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_2),
        .Q(img_dst1_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAF8FAFAF)) 
    internal_full_n_i_1__13
       (.I0(img_dst1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr[1]),
        .I4(shiftReg_addr),
        .I5(CEA1),
        .O(internal_full_n_i_1__13_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_2),
        .Q(img_dst1_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hD20F2DF0)) 
    \mOutPtr[1]_i_1__13 
       (.I0(img_dst1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr[0]),
        .I3(CEA1),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__13_n_2 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mOutPtr[2]_i_1__9 
       (.I0(img_dst1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CEA1),
        .O(\mOutPtr[2]_i_1__9_n_2 ));
  LUT6 #(
    .INIT(64'hD20FF0F0F0F02DF0)) 
    \mOutPtr[2]_i_2__8 
       (.I0(img_dst1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr[2]),
        .I3(CEA1),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__8_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_2 ),
        .D(\mOutPtr[0]_i_1__6_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_2 ),
        .D(\mOutPtr[1]_i_1__13_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_2 ),
        .D(\mOutPtr[2]_i_2__8_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w11_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_10
   (img_src2_rows_c_full_n,
    img_src2_rows_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    CEA1,
    ap_rst_n,
    ap_rst_n_inv);
  output img_src2_rows_c_full_n;
  output img_src2_rows_c_empty_n;
  output [3:0]out;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input CEA1;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire CEA1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_src2_rows_c_empty_n;
  wire img_src2_rows_c_full_n;
  wire internal_empty_n_i_1__12_n_2;
  wire internal_empty_n_i_2__7_n_2;
  wire internal_full_n_i_1__12_n_2;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_2 ;
  wire \mOutPtr[1]_i_1__12_n_2 ;
  wire \mOutPtr[2]_i_1__8_n_2 ;
  wire \mOutPtr[2]_i_2__7_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]out;
  wire [0:0]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_shiftReg U_overlaystream_fifo_w11_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .\p_src_1_read_reg_76_reg[10] (img_src2_rows_c_full_n),
        .\p_src_1_read_reg_76_reg[10]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF000F2002000F200)) 
    internal_empty_n_i_1__12
       (.I0(img_src2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_src2_rows_c_empty_n),
        .I3(ap_rst_n),
        .I4(CEA1),
        .I5(internal_empty_n_i_2__7_n_2),
        .O(internal_empty_n_i_1__12_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__7_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_2),
        .Q(img_src2_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAF8FAFAF)) 
    internal_full_n_i_1__12
       (.I0(img_src2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr[1]),
        .I4(shiftReg_addr),
        .I5(CEA1),
        .O(internal_full_n_i_1__12_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_2),
        .Q(img_src2_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hD20F2DF0)) 
    \mOutPtr[1]_i_1__12 
       (.I0(img_src2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr[0]),
        .I3(CEA1),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__12_n_2 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mOutPtr[2]_i_1__8 
       (.I0(img_src2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CEA1),
        .O(\mOutPtr[2]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'hD20FF0F0F0F02DF0)) 
    \mOutPtr[2]_i_2__7 
       (.I0(img_src2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr[2]),
        .I3(CEA1),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__7_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__8_n_2 ),
        .D(\mOutPtr[0]_i_1__8_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__8_n_2 ),
        .D(\mOutPtr[1]_i_1__12_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__8_n_2 ),
        .D(\mOutPtr[2]_i_2__7_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w11_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_2
   (img_dst2_rows_c_full_n,
    img_dst2_rows_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    CEA1,
    ap_rst_n,
    ap_rst_n_inv);
  output img_dst2_rows_c_full_n;
  output img_dst2_rows_c_empty_n;
  output [3:0]out;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input CEA1;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire CEA1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_dst2_rows_c_empty_n;
  wire img_dst2_rows_c_full_n;
  wire internal_empty_n_i_1__11_n_2;
  wire internal_empty_n_i_2__9_n_2;
  wire internal_full_n_i_1__11_n_2;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__10_n_2 ;
  wire \mOutPtr[1]_i_1__11_n_2 ;
  wire \mOutPtr[2]_i_1__7_n_2 ;
  wire \mOutPtr[2]_i_2__6_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]out;
  wire [0:0]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_shiftReg_112 U_overlaystream_fifo_w11_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .\p_dst_1_read_reg_86_reg[10] (img_dst2_rows_c_full_n),
        .\p_dst_1_read_reg_86_reg[10]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF000F2002000F200)) 
    internal_empty_n_i_1__11
       (.I0(img_dst2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_dst2_rows_c_empty_n),
        .I3(ap_rst_n),
        .I4(CEA1),
        .I5(internal_empty_n_i_2__9_n_2),
        .O(internal_empty_n_i_1__11_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__9_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_2),
        .Q(img_dst2_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAF8FAFAF)) 
    internal_full_n_i_1__11
       (.I0(img_dst2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr[1]),
        .I4(shiftReg_addr),
        .I5(CEA1),
        .O(internal_full_n_i_1__11_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_2),
        .Q(img_dst2_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hD20F2DF0)) 
    \mOutPtr[1]_i_1__11 
       (.I0(img_dst2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr[0]),
        .I3(CEA1),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__11_n_2 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mOutPtr[2]_i_1__7 
       (.I0(img_dst2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CEA1),
        .O(\mOutPtr[2]_i_1__7_n_2 ));
  LUT6 #(
    .INIT(64'hD20FF0F0F0F02DF0)) 
    \mOutPtr[2]_i_2__6 
       (.I0(img_dst2_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr[2]),
        .I3(CEA1),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__6_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__7_n_2 ),
        .D(\mOutPtr[0]_i_1__10_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__7_n_2 ),
        .D(\mOutPtr[1]_i_1__11_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__7_n_2 ),
        .D(\mOutPtr[2]_i_2__6_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w11_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_7
   (img_src1_rows_c_full_n,
    img_src1_rows_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    CEA1,
    ap_rst_n,
    ap_rst_n_inv);
  output img_src1_rows_c_full_n;
  output img_src1_rows_c_empty_n;
  output [3:0]out;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input CEA1;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire CEA1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_src1_rows_c_empty_n;
  wire img_src1_rows_c_full_n;
  wire internal_empty_n_i_1__14_n_2;
  wire internal_empty_n_i_2__3_n_2;
  wire internal_full_n_i_1__14_n_2;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_2 ;
  wire \mOutPtr[1]_i_1__14_n_2 ;
  wire \mOutPtr[2]_i_1__10_n_2 ;
  wire \mOutPtr[2]_i_2__9_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]out;
  wire [0:0]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_shiftReg_110 U_overlaystream_fifo_w11_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .\p_src_1_read_reg_76_reg[10] (img_src1_rows_c_full_n),
        .\p_src_1_read_reg_76_reg[10]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF2FF002200000000)) 
    internal_empty_n_i_1__14
       (.I0(img_src1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(internal_empty_n_i_2__3_n_2),
        .I3(CEA1),
        .I4(img_src1_rows_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__14_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_2),
        .Q(img_src1_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAF8FAFAF)) 
    internal_full_n_i_1__14
       (.I0(img_src1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr[1]),
        .I4(shiftReg_addr),
        .I5(CEA1),
        .O(internal_full_n_i_1__14_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_2),
        .Q(img_src1_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hD20F2DF0)) 
    \mOutPtr[1]_i_1__14 
       (.I0(img_src1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr[0]),
        .I3(CEA1),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_2 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mOutPtr[2]_i_1__10 
       (.I0(img_src1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CEA1),
        .O(\mOutPtr[2]_i_1__10_n_2 ));
  LUT6 #(
    .INIT(64'hD20FF0F0F0F02DF0)) 
    \mOutPtr[2]_i_2__9 
       (.I0(img_src1_rows_c_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr[2]),
        .I3(CEA1),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__9_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__10_n_2 ),
        .D(\mOutPtr[0]_i_1__4_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__10_n_2 ),
        .D(\mOutPtr[1]_i_1__14_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__10_n_2 ),
        .D(\mOutPtr[2]_i_2__9_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    \p_src_1_read_reg_76_reg[10] ,
    \p_src_1_read_reg_76_reg[10]_0 ,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [3:0]out;
  input [2:0]Q;
  input \p_src_1_read_reg_76_reg[10] ;
  input \p_src_1_read_reg_76_reg[10]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire \SRL_SIG_reg[2][3]_srl3_i_1__0_n_2 ;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [3:0]out;
  wire \p_src_1_read_reg_76_reg[10] ;
  wire \p_src_1_read_reg_76_reg[10]_0 ;
  wire [1:1]shiftReg_addr;

  (* srl_bus_name = "inst/\img_src2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__0_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_src2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__0_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__0 
       (.I0(\p_src_1_read_reg_76_reg[10] ),
        .I1(\p_src_1_read_reg_76_reg[10]_0 ),
        .O(\SRL_SIG_reg[2][3]_srl3_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_2__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_3__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\img_src2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__0_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_src2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__0_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[2]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w11_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_shiftReg_110
   (\mOutPtr_reg[0] ,
    out,
    Q,
    \p_src_1_read_reg_76_reg[10] ,
    \p_src_1_read_reg_76_reg[10]_0 ,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [3:0]out;
  input [2:0]Q;
  input \p_src_1_read_reg_76_reg[10] ;
  input \p_src_1_read_reg_76_reg[10]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire \SRL_SIG_reg[2][3]_srl3_i_1__2_n_2 ;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [3:0]out;
  wire \p_src_1_read_reg_76_reg[10] ;
  wire \p_src_1_read_reg_76_reg[10]_0 ;
  wire [1:1]shiftReg_addr;

  (* srl_bus_name = "inst/\img_src1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__2_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_src1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__2_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__2 
       (.I0(\p_src_1_read_reg_76_reg[10] ),
        .I1(\p_src_1_read_reg_76_reg[10]_0 ),
        .O(\SRL_SIG_reg[2][3]_srl3_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\img_src1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__2_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_src1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__2_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[2]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w11_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_shiftReg_112
   (\mOutPtr_reg[0] ,
    out,
    Q,
    \p_dst_1_read_reg_86_reg[10] ,
    \p_dst_1_read_reg_86_reg[10]_0 ,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [3:0]out;
  input [2:0]Q;
  input \p_dst_1_read_reg_86_reg[10] ;
  input \p_dst_1_read_reg_86_reg[10]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire \SRL_SIG_reg[2][3]_srl3_i_1_n_2 ;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [3:0]out;
  wire \p_dst_1_read_reg_86_reg[10] ;
  wire \p_dst_1_read_reg_86_reg[10]_0 ;
  wire [1:1]shiftReg_addr;

  (* srl_bus_name = "inst/\img_dst2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_dst2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(\p_dst_1_read_reg_86_reg[10] ),
        .I1(\p_dst_1_read_reg_86_reg[10]_0 ),
        .O(\SRL_SIG_reg[2][3]_srl3_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_2__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_3__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\img_dst2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_dst2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst2_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[2]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w11_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w11_d3_S_shiftReg_114
   (\mOutPtr_reg[0] ,
    out,
    Q,
    \p_dst_1_read_reg_86_reg[10] ,
    \p_dst_1_read_reg_86_reg[10]_0 ,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [3:0]out;
  input [2:0]Q;
  input \p_dst_1_read_reg_86_reg[10] ;
  input \p_dst_1_read_reg_86_reg[10]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire \SRL_SIG_reg[2][3]_srl3_i_1__1_n_2 ;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [3:0]out;
  wire \p_dst_1_read_reg_86_reg[10] ;
  wire \p_dst_1_read_reg_86_reg[10]_0 ;
  wire [1:1]shiftReg_addr;

  (* srl_bus_name = "inst/\img_dst1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_dst1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__1 
       (.I0(\p_dst_1_read_reg_86_reg[10] ),
        .I1(\p_dst_1_read_reg_86_reg[10]_0 ),
        .O(\SRL_SIG_reg[2][3]_srl3_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\img_dst1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_dst1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst1_rows_c_U/U_overlaystream_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][3]_srl3_i_1__1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(out[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A
   (img_dst1_data_empty_n,
    img_dst1_data_full_n,
    empty_n,
    img_dst1_4220_dout,
    Q,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    push,
    ap_rst_n,
    CEB2,
    if_din,
    WEA,
    E);
  output img_dst1_data_empty_n;
  output img_dst1_data_full_n;
  output empty_n;
  output [23:0]img_dst1_4220_dout;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input push;
  input ap_rst_n;
  input CEB2;
  input [23:0]if_din;
  input [0:0]WEA;
  input [0:0]E;

  wire CEB2;
  wire [0:0]E;
  wire [23:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__1_n_2;
  wire empty_n_i_3__2_n_2;
  wire full_n_i_1__1_n_2;
  wire full_n_i_3__2_n_2;
  wire [23:0]if_din;
  wire [23:0]img_dst1_4220_dout;
  wire img_dst1_data_empty_n;
  wire img_dst1_data_full_n;
  wire mem_reg_bram_0_i_13__3_n_2;
  wire mem_reg_bram_0_i_14__3_n_2;
  wire mem_reg_bram_0_i_15__3_n_2;
  wire mem_reg_bram_0_i_16__3_n_2;
  wire mem_reg_bram_0_i_17__3_n_2;
  wire mem_reg_bram_0_i_18__2_n_2;
  wire p_0_in;
  wire p_1_in;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__2_n_2 ;
  wire \raddr[10]_i_1__2_n_2 ;
  wire \raddr[1]_i_1__2_n_2 ;
  wire \raddr[2]_i_1__2_n_2 ;
  wire \raddr[3]_i_1__2_n_2 ;
  wire \raddr[4]_i_1__2_n_2 ;
  wire \raddr[5]_i_1__2_n_2 ;
  wire \raddr[6]_i_1__2_n_2 ;
  wire \raddr[7]_i_1__2_n_2 ;
  wire \raddr[8]_i_1__2_n_2 ;
  wire \raddr[9]_i_1__2_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__2_n_2;
  wire show_ahead_i_3__2_n_2;
  wire show_ahead_i_4_n_2;
  wire \usedw[0]_i_1__2_n_2 ;
  wire \usedw[10]_i_3__2_n_2 ;
  wire \usedw[10]_i_4__2_n_2 ;
  wire \usedw[8]_i_10__1_n_2 ;
  wire \usedw[8]_i_2__2_n_2 ;
  wire \usedw[8]_i_3__2_n_2 ;
  wire \usedw[8]_i_4__2_n_2 ;
  wire \usedw[8]_i_5__2_n_2 ;
  wire \usedw[8]_i_6__2_n_2 ;
  wire \usedw[8]_i_7__2_n_2 ;
  wire \usedw[8]_i_8__2_n_2 ;
  wire \usedw[8]_i_9__2_n_2 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__2_n_16 ;
  wire \usedw_reg[10]_i_2__2_n_17 ;
  wire \usedw_reg[10]_i_2__2_n_9 ;
  wire \usedw_reg[8]_i_1__2_n_10 ;
  wire \usedw_reg[8]_i_1__2_n_11 ;
  wire \usedw_reg[8]_i_1__2_n_12 ;
  wire \usedw_reg[8]_i_1__2_n_13 ;
  wire \usedw_reg[8]_i_1__2_n_14 ;
  wire \usedw_reg[8]_i_1__2_n_15 ;
  wire \usedw_reg[8]_i_1__2_n_16 ;
  wire \usedw_reg[8]_i_1__2_n_17 ;
  wire \usedw_reg[8]_i_1__2_n_2 ;
  wire \usedw_reg[8]_i_1__2_n_3 ;
  wire \usedw_reg[8]_i_1__2_n_4 ;
  wire \usedw_reg[8]_i_1__2_n_5 ;
  wire \usedw_reg[8]_i_1__2_n_6 ;
  wire \usedw_reg[8]_i_1__2_n_7 ;
  wire \usedw_reg[8]_i_1__2_n_8 ;
  wire \usedw_reg[8]_i_1__2_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__2_n_2 ;
  wire \waddr[10]_i_2__2_n_2 ;
  wire \waddr[10]_i_3__1_n_2 ;
  wire \waddr[1]_i_1__2_n_2 ;
  wire \waddr[2]_i_1__2_n_2 ;
  wire \waddr[2]_i_2__2_n_2 ;
  wire \waddr[2]_i_3__2_n_2 ;
  wire \waddr[3]_i_1__2_n_2 ;
  wire \waddr[4]_i_1__2_n_2 ;
  wire \waddr[4]_i_2__2_n_2 ;
  wire \waddr[5]_i_1__2_n_2 ;
  wire \waddr[5]_i_2__2_n_2 ;
  wire \waddr[5]_i_3__2_n_2 ;
  wire \waddr[5]_i_4__2_n_2 ;
  wire \waddr[6]_i_1__2_n_2 ;
  wire \waddr[6]_i_2__2_n_2 ;
  wire \waddr[6]_i_3__2_n_2 ;
  wire \waddr[7]_i_1__2_n_2 ;
  wire \waddr[7]_i_2__2_n_2 ;
  wire \waddr[8]_i_1__2_n_2 ;
  wire \waddr[9]_i_1__2_n_2 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(img_dst1_4220_dout[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_dst1_data_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1__1
       (.I0(p_0_in),
        .I1(CEB2),
        .I2(push),
        .I3(empty_n),
        .O(empty_n_i_1__1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2__2
       (.I0(empty_n_i_3__2_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3__2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1__1
       (.I0(img_dst1_data_full_n),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(CEB2),
        .I4(push),
        .O(full_n_i_1__1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2__2
       (.I0(full_n_i_3__2_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3__2
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(img_dst1_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_dst1_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10__2
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_14__3_n_2),
        .I2(raddr[1]),
        .I3(CEB2),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11__2
       (.I0(mem_reg_bram_0_i_14__3_n_2),
        .I1(raddr[0]),
        .I2(CEB2),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_13__3
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__3_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_13__3_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_14__3
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_17__3_n_2),
        .I4(mem_reg_bram_0_i_18__2_n_2),
        .O(mem_reg_bram_0_i_14__3_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__3
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_15__3_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_16__3
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_16__3_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_17__3
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_17__3_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_18__2
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_18__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1__2
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__3_n_2),
        .I3(mem_reg_bram_0_i_14__3_n_2),
        .I4(CEB2),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2__2
       (.I0(\raddr[9]_i_1__2_n_2 ),
        .I1(raddr[9]),
        .I2(CEB2),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3__2
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_15__3_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_14__3_n_2),
        .I4(raddr[8]),
        .I5(CEB2),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4__2
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__3_n_2),
        .I2(mem_reg_bram_0_i_14__3_n_2),
        .I3(raddr[7]),
        .I4(CEB2),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5__2
       (.I0(mem_reg_bram_0_i_15__3_n_2),
        .I1(mem_reg_bram_0_i_14__3_n_2),
        .I2(raddr[6]),
        .I3(CEB2),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6__2
       (.I0(mem_reg_bram_0_i_16__3_n_2),
        .I1(mem_reg_bram_0_i_14__3_n_2),
        .I2(raddr[5]),
        .I3(CEB2),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7__2
       (.I0(\raddr[4]_i_1__2_n_2 ),
        .I1(raddr[4]),
        .I2(CEB2),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8__2
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_14__3_n_2),
        .I4(raddr[3]),
        .I5(CEB2),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9__2
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__3_n_2),
        .I3(raddr[2]),
        .I4(CEB2),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_dst1_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[15]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_10
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1__0
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[23]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2__0
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3__0
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3__1
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[21]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4__0
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4__1
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5__0
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5__1
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[19]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6__0
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6__1
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[18]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7__0
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7__1
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[17]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8__0
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8__1
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[16]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_9
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(img_dst1_4220_dout[1]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__2 
       (.I0(mem_reg_bram_0_i_14__3_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_1__2 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__3_n_2),
        .I3(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[10]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__2 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__2 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[2]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[3]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__2 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[4]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1__2 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_16__3_n_2),
        .I2(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[5]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__2 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__3_n_2),
        .I2(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[6]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1__2 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__3_n_2),
        .I3(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[7]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1__2 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_15__3_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[8]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1__2 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15__3_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_14__3_n_2),
        .O(\raddr[9]_i_1__2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[0]_i_1__2_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[10]_i_1__2_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[1]_i_1__2_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[2]_i_1__2_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[3]_i_1__2_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[4]_i_1__2_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[5]_i_1__2_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[6]_i_1__2_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[7]_i_1__2_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[8]_i_1__2_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[9]_i_1__2_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    show_ahead_i_1__1
       (.I0(push),
        .I1(show_ahead_i_2__2_n_2),
        .I2(show_ahead_i_3__2_n_2),
        .I3(usedw_reg[8]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[6]),
        .O(show_ahead0));
  LUT2 #(
    .INIT(4'h1)) 
    show_ahead_i_2__2
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .O(show_ahead_i_2__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hEFFEFFFF)) 
    show_ahead_i_3__2
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .I2(CEB2),
        .I3(usedw_reg[0]),
        .I4(show_ahead_i_4_n_2),
        .O(show_ahead_i_3__2_n_2));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_4
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .O(show_ahead_i_4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__2 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__2 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__2 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__2_n_2 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__1 
       (.I0(usedw_reg[1]),
        .I1(CEB2),
        .I2(push),
        .O(\usedw[8]_i_10__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__2 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__2 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__2 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__2 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__2 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__2 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__2 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__2 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__2_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__2_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__2 
       (.CI(\usedw_reg[8]_i_1__2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__2_n_16 ,\usedw_reg[10]_i_2__2_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__2_n_2 ,\usedw[10]_i_4__2_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__2 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__2_n_2 ,\usedw_reg[8]_i_1__2_n_3 ,\usedw_reg[8]_i_1__2_n_4 ,\usedw_reg[8]_i_1__2_n_5 ,\usedw_reg[8]_i_1__2_n_6 ,\usedw_reg[8]_i_1__2_n_7 ,\usedw_reg[8]_i_1__2_n_8 ,\usedw_reg[8]_i_1__2_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__2_n_2 }),
        .O({\usedw_reg[8]_i_1__2_n_10 ,\usedw_reg[8]_i_1__2_n_11 ,\usedw_reg[8]_i_1__2_n_12 ,\usedw_reg[8]_i_1__2_n_13 ,\usedw_reg[8]_i_1__2_n_14 ,\usedw_reg[8]_i_1__2_n_15 ,\usedw_reg[8]_i_1__2_n_16 ,\usedw_reg[8]_i_1__2_n_17 }),
        .S({\usedw[8]_i_3__2_n_2 ,\usedw[8]_i_4__2_n_2 ,\usedw[8]_i_5__2_n_2 ,\usedw[8]_i_6__2_n_2 ,\usedw[8]_i_7__2_n_2 ,\usedw[8]_i_8__2_n_2 ,\usedw[8]_i_9__2_n_2 ,\usedw[8]_i_10__1_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__2_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__2 
       (.I0(\waddr[10]_i_3__1_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__1_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3__1 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__2 
       (.I0(\waddr[2]_i_2__2_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__2_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__2_n_2 ),
        .O(\waddr[2]_i_2__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__2 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__2_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__2 
       (.I0(\waddr[4]_i_2__2_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__2 
       (.I0(\waddr[4]_i_2__2_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__2_n_2 ),
        .O(\waddr[4]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__2_n_2 ),
        .I4(\waddr[5]_i_3__2_n_2 ),
        .I5(\waddr[5]_i_4__2_n_2 ),
        .O(\waddr[5]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__2_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__2 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__2_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__2 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__2_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__2_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__2_n_2 ),
        .O(\waddr[6]_i_3__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__2 
       (.I0(\waddr[7]_i_2__2_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__2_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3__1_n_2 ),
        .O(\waddr[8]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__2 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__1_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__2_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2__2_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__2_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__2_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__2_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__2_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__2_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__2_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1
   (img_dst2_data_empty_n,
    img_dst2_data_full_n,
    empty_n,
    img_dst2_4222_dout,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    push,
    ap_rst_n,
    CEB2,
    if_din,
    WEA,
    E);
  output img_dst2_data_empty_n;
  output img_dst2_data_full_n;
  output empty_n;
  output [23:0]img_dst2_4222_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input push;
  input ap_rst_n;
  input CEB2;
  input [23:0]if_din;
  input [0:0]WEA;
  input [0:0]E;

  wire CEB2;
  wire [0:0]E;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__2_n_2;
  wire empty_n_i_3__3_n_2;
  wire full_n_i_1__2_n_2;
  wire full_n_i_3__3_n_2;
  wire [23:0]if_din;
  wire [23:0]img_dst2_4222_dout;
  wire img_dst2_data_empty_n;
  wire img_dst2_data_full_n;
  wire mem_reg_bram_0_i_13__4_n_2;
  wire mem_reg_bram_0_i_14__4_n_2;
  wire mem_reg_bram_0_i_15__4_n_2;
  wire mem_reg_bram_0_i_16__4_n_2;
  wire mem_reg_bram_0_i_17__4_n_2;
  wire mem_reg_bram_0_i_18__3_n_2;
  wire p_0_in;
  wire p_1_in;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__3_n_2 ;
  wire \raddr[10]_i_1__3_n_2 ;
  wire \raddr[1]_i_1__3_n_2 ;
  wire \raddr[2]_i_1__3_n_2 ;
  wire \raddr[3]_i_1__3_n_2 ;
  wire \raddr[4]_i_1__3_n_2 ;
  wire \raddr[5]_i_1__3_n_2 ;
  wire \raddr[6]_i_1__3_n_2 ;
  wire \raddr[7]_i_1__3_n_2 ;
  wire \raddr[8]_i_1__3_n_2 ;
  wire \raddr[9]_i_1__3_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__3_n_2;
  wire show_ahead_i_3__3_n_2;
  wire show_ahead_i_4__0_n_2;
  wire \usedw[0]_i_1__3_n_2 ;
  wire \usedw[10]_i_3__3_n_2 ;
  wire \usedw[10]_i_4__3_n_2 ;
  wire \usedw[8]_i_10__2_n_2 ;
  wire \usedw[8]_i_2__3_n_2 ;
  wire \usedw[8]_i_3__3_n_2 ;
  wire \usedw[8]_i_4__3_n_2 ;
  wire \usedw[8]_i_5__3_n_2 ;
  wire \usedw[8]_i_6__3_n_2 ;
  wire \usedw[8]_i_7__3_n_2 ;
  wire \usedw[8]_i_8__3_n_2 ;
  wire \usedw[8]_i_9__3_n_2 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__3_n_16 ;
  wire \usedw_reg[10]_i_2__3_n_17 ;
  wire \usedw_reg[10]_i_2__3_n_9 ;
  wire \usedw_reg[8]_i_1__3_n_10 ;
  wire \usedw_reg[8]_i_1__3_n_11 ;
  wire \usedw_reg[8]_i_1__3_n_12 ;
  wire \usedw_reg[8]_i_1__3_n_13 ;
  wire \usedw_reg[8]_i_1__3_n_14 ;
  wire \usedw_reg[8]_i_1__3_n_15 ;
  wire \usedw_reg[8]_i_1__3_n_16 ;
  wire \usedw_reg[8]_i_1__3_n_17 ;
  wire \usedw_reg[8]_i_1__3_n_2 ;
  wire \usedw_reg[8]_i_1__3_n_3 ;
  wire \usedw_reg[8]_i_1__3_n_4 ;
  wire \usedw_reg[8]_i_1__3_n_5 ;
  wire \usedw_reg[8]_i_1__3_n_6 ;
  wire \usedw_reg[8]_i_1__3_n_7 ;
  wire \usedw_reg[8]_i_1__3_n_8 ;
  wire \usedw_reg[8]_i_1__3_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__3_n_2 ;
  wire \waddr[10]_i_2__3_n_2 ;
  wire \waddr[10]_i_3__2_n_2 ;
  wire \waddr[1]_i_1__3_n_2 ;
  wire \waddr[2]_i_1__3_n_2 ;
  wire \waddr[2]_i_2__3_n_2 ;
  wire \waddr[2]_i_3__3_n_2 ;
  wire \waddr[3]_i_1__3_n_2 ;
  wire \waddr[4]_i_1__3_n_2 ;
  wire \waddr[4]_i_2__3_n_2 ;
  wire \waddr[5]_i_1__3_n_2 ;
  wire \waddr[5]_i_2__3_n_2 ;
  wire \waddr[5]_i_3__3_n_2 ;
  wire \waddr[5]_i_4__3_n_2 ;
  wire \waddr[6]_i_1__3_n_2 ;
  wire \waddr[6]_i_2__3_n_2 ;
  wire \waddr[6]_i_3__3_n_2 ;
  wire \waddr[7]_i_1__3_n_2 ;
  wire \waddr[7]_i_2__3_n_2 ;
  wire \waddr[8]_i_1__3_n_2 ;
  wire \waddr[9]_i_1__3_n_2 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__3_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__3_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_dst2_data_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1__2
       (.I0(p_0_in),
        .I1(CEB2),
        .I2(push),
        .I3(empty_n),
        .O(empty_n_i_1__2_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2__3
       (.I0(empty_n_i_3__3_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3__3
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1__2
       (.I0(img_dst2_data_full_n),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(CEB2),
        .I4(push),
        .O(full_n_i_1__2_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2__3
       (.I0(full_n_i_3__3_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3__3
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_2),
        .Q(img_dst2_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_dst2_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10__3
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_14__4_n_2),
        .I2(raddr[1]),
        .I3(CEB2),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11__3
       (.I0(mem_reg_bram_0_i_14__4_n_2),
        .I1(raddr[0]),
        .I2(CEB2),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_13__4
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__4_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_13__4_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_14__4
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_17__4_n_2),
        .I4(mem_reg_bram_0_i_18__3_n_2),
        .O(mem_reg_bram_0_i_14__4_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__4
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_15__4_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_16__4
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_16__4_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_17__4
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_17__4_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_18__3
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_18__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1__3
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__4_n_2),
        .I3(mem_reg_bram_0_i_14__4_n_2),
        .I4(CEB2),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2__3
       (.I0(\raddr[9]_i_1__3_n_2 ),
        .I1(raddr[9]),
        .I2(CEB2),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3__3
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_15__4_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_14__4_n_2),
        .I4(raddr[8]),
        .I5(CEB2),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4__3
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__4_n_2),
        .I2(mem_reg_bram_0_i_14__4_n_2),
        .I3(raddr[7]),
        .I4(CEB2),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5__3
       (.I0(mem_reg_bram_0_i_15__4_n_2),
        .I1(mem_reg_bram_0_i_14__4_n_2),
        .I2(raddr[6]),
        .I3(CEB2),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6__3
       (.I0(mem_reg_bram_0_i_16__4_n_2),
        .I1(mem_reg_bram_0_i_14__4_n_2),
        .I2(raddr[5]),
        .I3(CEB2),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7__3
       (.I0(\raddr[4]_i_1__3_n_2 ),
        .I1(raddr[4]),
        .I2(CEB2),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8__3
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_14__4_n_2),
        .I4(raddr[3]),
        .I5(CEB2),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9__3
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__4_n_2),
        .I3(raddr[2]),
        .I4(CEB2),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_dst2_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[15]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_1__0
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[23]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2__0
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_2__1
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[22]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3__0
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[13]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_3__1
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[21]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4__0
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_4__1
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[20]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5__0
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_5__1
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[19]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6__0
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_6__1
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7__0
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_7__1
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[17]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8__0
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_8__1
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[16]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_i_9
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(img_dst2_4222_dout[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__3 
       (.I0(mem_reg_bram_0_i_14__4_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_1__3 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__4_n_2),
        .I3(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[10]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__3 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[1]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__3 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[2]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[3]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__3 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[4]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1__3 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_16__4_n_2),
        .I2(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[5]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__3 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__4_n_2),
        .I2(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[6]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1__3 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__4_n_2),
        .I3(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[7]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1__3 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_15__4_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[8]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1__3 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15__4_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_14__4_n_2),
        .O(\raddr[9]_i_1__3_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[0]_i_1__3_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[10]_i_1__3_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[1]_i_1__3_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[2]_i_1__3_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[3]_i_1__3_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[4]_i_1__3_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[5]_i_1__3_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[6]_i_1__3_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[7]_i_1__3_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[8]_i_1__3_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(CEB2),
        .D(\raddr[9]_i_1__3_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    show_ahead_i_1__2
       (.I0(push),
        .I1(show_ahead_i_2__3_n_2),
        .I2(show_ahead_i_3__3_n_2),
        .I3(usedw_reg[8]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[6]),
        .O(show_ahead0));
  LUT2 #(
    .INIT(4'h1)) 
    show_ahead_i_2__3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .O(show_ahead_i_2__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hEFFEFFFF)) 
    show_ahead_i_3__3
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .I2(CEB2),
        .I3(usedw_reg[0]),
        .I4(show_ahead_i_4__0_n_2),
        .O(show_ahead_i_3__3_n_2));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_4__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .O(show_ahead_i_4__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__3 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__3 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__3 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__3_n_2 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__2 
       (.I0(usedw_reg[1]),
        .I1(CEB2),
        .I2(push),
        .O(\usedw[8]_i_10__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__3 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__3 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__3 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__3 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__3 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__3 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__3 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__3 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__3_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__3_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__3_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__3 
       (.CI(\usedw_reg[8]_i_1__3_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__3_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__3_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__3_n_16 ,\usedw_reg[10]_i_2__3_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__3_n_2 ,\usedw[10]_i_4__3_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__3_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__3 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__3_n_2 ,\usedw_reg[8]_i_1__3_n_3 ,\usedw_reg[8]_i_1__3_n_4 ,\usedw_reg[8]_i_1__3_n_5 ,\usedw_reg[8]_i_1__3_n_6 ,\usedw_reg[8]_i_1__3_n_7 ,\usedw_reg[8]_i_1__3_n_8 ,\usedw_reg[8]_i_1__3_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__3_n_2 }),
        .O({\usedw_reg[8]_i_1__3_n_10 ,\usedw_reg[8]_i_1__3_n_11 ,\usedw_reg[8]_i_1__3_n_12 ,\usedw_reg[8]_i_1__3_n_13 ,\usedw_reg[8]_i_1__3_n_14 ,\usedw_reg[8]_i_1__3_n_15 ,\usedw_reg[8]_i_1__3_n_16 ,\usedw_reg[8]_i_1__3_n_17 }),
        .S({\usedw[8]_i_3__3_n_2 ,\usedw[8]_i_4__3_n_2 ,\usedw[8]_i_5__3_n_2 ,\usedw[8]_i_6__3_n_2 ,\usedw[8]_i_7__3_n_2 ,\usedw[8]_i_8__3_n_2 ,\usedw[8]_i_9__3_n_2 ,\usedw[8]_i_10__2_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__3_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__3 
       (.I0(\waddr[10]_i_3__2_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__2_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__3_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3__2 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__3 
       (.I0(\waddr[2]_i_2__3_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__3 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__3_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__3_n_2 ),
        .O(\waddr[2]_i_2__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__3 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__3_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__3 
       (.I0(\waddr[4]_i_2__3_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__3 
       (.I0(\waddr[4]_i_2__3_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__3 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__3_n_2 ),
        .O(\waddr[4]_i_2__3_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__3 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__3_n_2 ),
        .I4(\waddr[5]_i_3__3_n_2 ),
        .I5(\waddr[5]_i_4__3_n_2 ),
        .O(\waddr[5]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__3 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__3_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__3 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__3_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__3 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__3_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__3_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__3 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__3_n_2 ),
        .O(\waddr[6]_i_3__3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__3 
       (.I0(\waddr[7]_i_2__3_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__3 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__3_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__3_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3__2_n_2 ),
        .O(\waddr[8]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__3 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__2_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__3_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__3_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2__3_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__3_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__3_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__3_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__3_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__3_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__3_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__3_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__3_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__3_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_3
   (img_in_data_full_n,
    if_dout,
    img_in_data_empty_n,
    Loop_loop_height_proc31_U0_img_in_data_write,
    ap_rst_n,
    ap_clk,
    if_din,
    ap_rst_n_inv,
    WEA);
  output img_in_data_full_n;
  output [23:0]if_dout;
  output img_in_data_empty_n;
  input Loop_loop_height_proc31_U0_img_in_data_write;
  input ap_rst_n;
  input ap_clk;
  input [23:0]if_din;
  input ap_rst_n_inv;
  input [0:0]WEA;

  wire Loop_loop_height_proc31_U0_img_in_data_write;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1_n_2;
  wire empty_n;
  wire empty_n_i_1__4_n_2;
  wire empty_n_i_3_n_2;
  wire full_n_i_1__4_n_2;
  wire full_n_i_3_n_2;
  wire [23:0]if_din;
  wire [23:0]if_dout;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire mem_reg_bram_0_i_13__0_n_2;
  wire mem_reg_bram_0_i_14__0_n_2;
  wire mem_reg_bram_0_i_15__0_n_2;
  wire mem_reg_bram_0_i_16__0_n_2;
  wire mem_reg_bram_0_i_17__0_n_2;
  wire mem_reg_bram_0_i_18__0_n_2;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1_n_2 ;
  wire \raddr[10]_i_2_n_2 ;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[2]_i_1_n_2 ;
  wire \raddr[3]_i_1_n_2 ;
  wire \raddr[4]_i_1_n_2 ;
  wire \raddr[5]_i_1_n_2 ;
  wire \raddr[6]_i_1_n_2 ;
  wire \raddr[7]_i_1_n_2 ;
  wire \raddr[8]_i_1_n_2 ;
  wire \raddr[9]_i_1_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_2;
  wire show_ahead_i_3_n_2;
  wire \usedw[0]_i_1_n_2 ;
  wire \usedw[10]_i_1__4_n_2 ;
  wire \usedw[10]_i_3_n_2 ;
  wire \usedw[10]_i_4_n_2 ;
  wire \usedw[8]_i_10__4_n_2 ;
  wire \usedw[8]_i_2_n_2 ;
  wire \usedw[8]_i_3_n_2 ;
  wire \usedw[8]_i_4_n_2 ;
  wire \usedw[8]_i_5_n_2 ;
  wire \usedw[8]_i_6_n_2 ;
  wire \usedw[8]_i_7_n_2 ;
  wire \usedw[8]_i_8_n_2 ;
  wire \usedw[8]_i_9_n_2 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2_n_16 ;
  wire \usedw_reg[10]_i_2_n_17 ;
  wire \usedw_reg[10]_i_2_n_9 ;
  wire \usedw_reg[8]_i_1_n_10 ;
  wire \usedw_reg[8]_i_1_n_11 ;
  wire \usedw_reg[8]_i_1_n_12 ;
  wire \usedw_reg[8]_i_1_n_13 ;
  wire \usedw_reg[8]_i_1_n_14 ;
  wire \usedw_reg[8]_i_1_n_15 ;
  wire \usedw_reg[8]_i_1_n_16 ;
  wire \usedw_reg[8]_i_1_n_17 ;
  wire \usedw_reg[8]_i_1_n_2 ;
  wire \usedw_reg[8]_i_1_n_3 ;
  wire \usedw_reg[8]_i_1_n_4 ;
  wire \usedw_reg[8]_i_1_n_5 ;
  wire \usedw_reg[8]_i_1_n_6 ;
  wire \usedw_reg[8]_i_1_n_7 ;
  wire \usedw_reg[8]_i_1_n_8 ;
  wire \usedw_reg[8]_i_1_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[10]_i_2_n_2 ;
  wire \waddr[10]_i_3_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[2]_i_2_n_2 ;
  wire \waddr[2]_i_3_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[4]_i_1_n_2 ;
  wire \waddr[4]_i_2_n_2 ;
  wire \waddr[5]_i_1_n_2 ;
  wire \waddr[5]_i_2_n_2 ;
  wire \waddr[5]_i_3_n_2 ;
  wire \waddr[5]_i_4_n_2 ;
  wire \waddr[6]_i_1_n_2 ;
  wire \waddr[6]_i_2_n_2 ;
  wire \waddr[6]_i_3_n_2 ;
  wire \waddr[7]_i_1_n_2 ;
  wire \waddr[7]_i_2_n_2 ;
  wire \waddr[8]_i_1_n_2 ;
  wire \waddr[9]_i_1_n_2 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(if_dout[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(if_dout[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(if_dout[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(if_dout[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(if_dout[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(if_dout[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(if_dout[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(if_dout[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(if_dout[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(if_dout[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(if_dout[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(if_dout[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(if_dout[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(if_dout[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(if_dout[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(if_dout[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(if_dout[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(if_dout[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(if_dout[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(if_dout[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(if_dout[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(if_dout[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(if_dout[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(if_dout[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1
       (.I0(img_in_data_empty_n),
        .I1(empty_n),
        .I2(WEA),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(img_in_data_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF8FF7088)) 
    empty_n_i_1__4
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc31_U0_img_in_data_write),
        .I2(p_0_in),
        .I3(pop),
        .I4(empty_n),
        .O(empty_n_i_1__4_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2
       (.I0(empty_n_i_3_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFA2FF)) 
    full_n_i_1__4
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc31_U0_img_in_data_write),
        .I2(p_1_in),
        .I3(ap_rst_n),
        .I4(pop),
        .O(full_n_i_1__4_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2
       (.I0(full_n_i_3_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_2),
        .Q(img_in_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc31_U0_img_in_data_write,Loop_loop_height_proc31_U0_img_in_data_write,Loop_loop_height_proc31_U0_img_in_data_write,Loop_loop_height_proc31_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__0_n_2),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .I4(pop),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_14__0_n_2),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11
       (.I0(mem_reg_bram_0_i_14__0_n_2),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_13__0
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__0_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_13__0_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_14__0
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_17__0_n_2),
        .I4(mem_reg_bram_0_i_18__0_n_2),
        .O(mem_reg_bram_0_i_14__0_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_15__0_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_16__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_16__0_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_17__0
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_17__0_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_18__0
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_18__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2
       (.I0(\raddr[9]_i_1_n_2 ),
        .I1(raddr[9]),
        .I2(pop),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_15__0_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .I4(raddr[8]),
        .I5(pop),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__0_n_2),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5
       (.I0(mem_reg_bram_0_i_15__0_n_2),
        .I1(mem_reg_bram_0_i_14__0_n_2),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6
       (.I0(mem_reg_bram_0_i_16__0_n_2),
        .I1(mem_reg_bram_0_i_14__0_n_2),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7
       (.I0(\raddr[4]_i_1_n_2 ),
        .I1(raddr[4]),
        .I2(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc31_U0_img_in_data_write,Loop_loop_height_proc31_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_bram_0_i_14__0_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[10]_i_1 
       (.I0(empty_n),
        .I1(img_in_data_empty_n),
        .I2(WEA),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_2 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__0_n_2),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_16__0_n_2),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__0_n_2),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__0_n_2),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_15__0_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15__0_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_2_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    show_ahead_i_1__4
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc31_U0_img_in_data_write),
        .I2(show_ahead_i_2_n_2),
        .I3(usedw_reg[8]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[6]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    show_ahead_i_2
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[3]),
        .I5(show_ahead_i_3_n_2),
        .O(show_ahead_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_3
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[10]_i_1__4 
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc31_U0_img_in_data_write),
        .I2(pop),
        .O(\usedw[10]_i_1__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0F87)) 
    \usedw[8]_i_10__4 
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc31_U0_img_in_data_write),
        .I2(usedw_reg[1]),
        .I3(pop),
        .O(\usedw[8]_i_10__4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw[0]_i_1_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[10]_i_2_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2 
       (.CI(\usedw_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2_n_16 ,\usedw_reg[10]_i_2_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3_n_2 ,\usedw[10]_i_4_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[8]_i_1_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[8]_i_1_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[8]_i_1_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[8]_i_1_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[8]_i_1_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[8]_i_1_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[8]_i_1_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[8]_i_1_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1_n_2 ,\usedw_reg[8]_i_1_n_3 ,\usedw_reg[8]_i_1_n_4 ,\usedw_reg[8]_i_1_n_5 ,\usedw_reg[8]_i_1_n_6 ,\usedw_reg[8]_i_1_n_7 ,\usedw_reg[8]_i_1_n_8 ,\usedw_reg[8]_i_1_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2_n_2 }),
        .O({\usedw_reg[8]_i_1_n_10 ,\usedw_reg[8]_i_1_n_11 ,\usedw_reg[8]_i_1_n_12 ,\usedw_reg[8]_i_1_n_13 ,\usedw_reg[8]_i_1_n_14 ,\usedw_reg[8]_i_1_n_15 ,\usedw_reg[8]_i_1_n_16 ,\usedw_reg[8]_i_1_n_17 }),
        .S({\usedw[8]_i_3_n_2 ,\usedw[8]_i_4_n_2 ,\usedw[8]_i_5_n_2 ,\usedw[8]_i_6_n_2 ,\usedw[8]_i_7_n_2 ,\usedw[8]_i_8_n_2 ,\usedw[8]_i_9_n_2 ,\usedw[8]_i_10__4_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__4_n_2 ),
        .D(\usedw_reg[10]_i_2_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[10]_i_3_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1 
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc31_U0_img_in_data_write),
        .O(push));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3_n_2 ),
        .O(\waddr[2]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1 
       (.I0(\waddr[4]_i_2_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[4]_i_2_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3_n_2 ),
        .O(\waddr[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2_n_2 ),
        .I4(\waddr[5]_i_3_n_2 ),
        .I5(\waddr[5]_i_4_n_2 ),
        .O(\waddr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2_n_2 ),
        .O(\waddr[6]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1 
       (.I0(\waddr[7]_i_2_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3_n_2 ),
        .O(\waddr[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_4
   (img_out_data_empty_n,
    img_out_data_full_n,
    pop,
    Q,
    ap_rst_n_inv,
    ap_clk,
    push,
    ap_rst_n,
    Loop_loop_height_proc3033_U0_img_out_data_read,
    if_din,
    WEA,
    E);
  output img_out_data_empty_n;
  output img_out_data_full_n;
  output pop;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input ap_rst_n;
  input Loop_loop_height_proc3033_U0_img_out_data_read;
  input [23:0]if_din;
  input [0:0]WEA;
  input [0:0]E;

  wire [0:0]E;
  wire Loop_loop_height_proc3033_U0_img_out_data_read;
  wire [23:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1__2_n_2;
  wire empty_n;
  wire empty_n_i_1__3_n_2;
  wire empty_n_i_3__4_n_2;
  wire full_n_i_1__3_n_2;
  wire full_n_i_3__4_n_2;
  wire [23:0]if_din;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire mem_reg_bram_0_i_31_n_2;
  wire mem_reg_bram_0_i_32_n_2;
  wire mem_reg_bram_0_i_33_n_2;
  wire mem_reg_bram_0_i_34_n_2;
  wire mem_reg_bram_0_i_35_n_2;
  wire mem_reg_bram_0_i_36_n_2;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__4_n_2 ;
  wire \raddr[10]_i_2__2_n_2 ;
  wire \raddr[1]_i_1__4_n_2 ;
  wire \raddr[2]_i_1__4_n_2 ;
  wire \raddr[3]_i_1__4_n_2 ;
  wire \raddr[4]_i_1__4_n_2 ;
  wire \raddr[5]_i_1__4_n_2 ;
  wire \raddr[6]_i_1__4_n_2 ;
  wire \raddr[7]_i_1__4_n_2 ;
  wire \raddr[8]_i_1__4_n_2 ;
  wire \raddr[9]_i_1__4_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__4_n_2;
  wire show_ahead_i_3__4_n_2;
  wire \usedw[0]_i_1__4_n_2 ;
  wire \usedw[10]_i_3__4_n_2 ;
  wire \usedw[10]_i_4__4_n_2 ;
  wire \usedw[8]_i_10__3_n_2 ;
  wire \usedw[8]_i_2__4_n_2 ;
  wire \usedw[8]_i_3__4_n_2 ;
  wire \usedw[8]_i_4__4_n_2 ;
  wire \usedw[8]_i_5__4_n_2 ;
  wire \usedw[8]_i_6__4_n_2 ;
  wire \usedw[8]_i_7__4_n_2 ;
  wire \usedw[8]_i_8__4_n_2 ;
  wire \usedw[8]_i_9__4_n_2 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__4_n_16 ;
  wire \usedw_reg[10]_i_2__4_n_17 ;
  wire \usedw_reg[10]_i_2__4_n_9 ;
  wire \usedw_reg[8]_i_1__4_n_10 ;
  wire \usedw_reg[8]_i_1__4_n_11 ;
  wire \usedw_reg[8]_i_1__4_n_12 ;
  wire \usedw_reg[8]_i_1__4_n_13 ;
  wire \usedw_reg[8]_i_1__4_n_14 ;
  wire \usedw_reg[8]_i_1__4_n_15 ;
  wire \usedw_reg[8]_i_1__4_n_16 ;
  wire \usedw_reg[8]_i_1__4_n_17 ;
  wire \usedw_reg[8]_i_1__4_n_2 ;
  wire \usedw_reg[8]_i_1__4_n_3 ;
  wire \usedw_reg[8]_i_1__4_n_4 ;
  wire \usedw_reg[8]_i_1__4_n_5 ;
  wire \usedw_reg[8]_i_1__4_n_6 ;
  wire \usedw_reg[8]_i_1__4_n_7 ;
  wire \usedw_reg[8]_i_1__4_n_8 ;
  wire \usedw_reg[8]_i_1__4_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__4_n_2 ;
  wire \waddr[10]_i_2__4_n_2 ;
  wire \waddr[10]_i_3__3_n_2 ;
  wire \waddr[1]_i_1__4_n_2 ;
  wire \waddr[2]_i_1__4_n_2 ;
  wire \waddr[2]_i_2__4_n_2 ;
  wire \waddr[2]_i_3__4_n_2 ;
  wire \waddr[3]_i_1__4_n_2 ;
  wire \waddr[4]_i_1__4_n_2 ;
  wire \waddr[4]_i_2__4_n_2 ;
  wire \waddr[5]_i_1__4_n_2 ;
  wire \waddr[5]_i_2__4_n_2 ;
  wire \waddr[5]_i_3__4_n_2 ;
  wire \waddr[5]_i_4__4_n_2 ;
  wire \waddr[6]_i_1__4_n_2 ;
  wire \waddr[6]_i_2__4_n_2 ;
  wire \waddr[6]_i_3__4_n_2 ;
  wire \waddr[7]_i_1__4_n_2 ;
  wire \waddr[7]_i_2__4_n_2 ;
  wire \waddr[8]_i_1__4_n_2 ;
  wire \waddr[9]_i_1__4_n_2 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__4_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1__2
       (.I0(img_out_data_empty_n),
        .I1(empty_n),
        .I2(Loop_loop_height_proc3033_U0_img_out_data_read),
        .O(dout_valid_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__2_n_2),
        .Q(img_out_data_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1__3
       (.I0(p_0_in),
        .I1(pop),
        .I2(push),
        .I3(empty_n),
        .O(empty_n_i_1__3_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2__4
       (.I0(empty_n_i_3__4_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3__4
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1__3
       (.I0(img_out_data_full_n),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(push),
        .O(full_n_i_1__3_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2__4
       (.I0(full_n_i_3__4_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3__4
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_2),
        .Q(img_out_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_out_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10__4
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_32_n_2),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11__4
       (.I0(mem_reg_bram_0_i_32_n_2),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1__4
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_31_n_2),
        .I3(mem_reg_bram_0_i_32_n_2),
        .I4(pop),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2__4
       (.I0(\raddr[9]_i_1__4_n_2 ),
        .I1(raddr[9]),
        .I2(pop),
        .O(rnext[9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_31
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_33_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_31_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_32
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_35_n_2),
        .I4(mem_reg_bram_0_i_36_n_2),
        .O(mem_reg_bram_0_i_32_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_33
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_33_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_34
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_34_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_35
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_35_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_36
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_36_n_2));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3__4
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_33_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_32_n_2),
        .I4(raddr[8]),
        .I5(pop),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4__4
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_33_n_2),
        .I2(mem_reg_bram_0_i_32_n_2),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5__4
       (.I0(mem_reg_bram_0_i_33_n_2),
        .I1(mem_reg_bram_0_i_32_n_2),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6__4
       (.I0(mem_reg_bram_0_i_34_n_2),
        .I1(mem_reg_bram_0_i_32_n_2),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7__4
       (.I0(\raddr[4]_i_1__4_n_2 ),
        .I1(raddr[4]),
        .I2(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8__4
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_32_n_2),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9__4
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_32_n_2),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_out_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__4 
       (.I0(mem_reg_bram_0_i_32_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__4_n_2 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[10]_i_1__4 
       (.I0(empty_n),
        .I1(img_out_data_empty_n),
        .I2(Loop_loop_height_proc3033_U0_img_out_data_read),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_2__2 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_31_n_2),
        .I3(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[10]_i_2__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__4 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[1]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__4 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[2]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[3]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__4 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[4]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1__4 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_34_n_2),
        .I2(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[5]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__4 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_33_n_2),
        .I2(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[6]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1__4 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_33_n_2),
        .I3(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[7]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1__4 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_33_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[8]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1__4 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_33_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[9]_i_1__4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__4_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_2__2_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__4_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__4_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__4_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__4_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__4_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__4_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__4_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1__4_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1__4_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000008)) 
    show_ahead_i_1__3
       (.I0(push),
        .I1(show_ahead_i_2__4_n_2),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[7]),
        .I4(usedw_reg[6]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    show_ahead_i_2__4
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[3]),
        .I5(show_ahead_i_3__4_n_2),
        .O(show_ahead_i_2__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_3__4
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_3__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__4 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__4 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__4 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__4_n_2 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__3 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[8]_i_10__3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__4 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__4 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__4 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__4 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__4 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__4 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__4 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__4 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__4_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__4_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__4 
       (.CI(\usedw_reg[8]_i_1__4_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__4_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__4_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__4_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__4_n_16 ,\usedw_reg[10]_i_2__4_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__4_n_2 ,\usedw[10]_i_4__4_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__4_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__4 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__4_n_2 ,\usedw_reg[8]_i_1__4_n_3 ,\usedw_reg[8]_i_1__4_n_4 ,\usedw_reg[8]_i_1__4_n_5 ,\usedw_reg[8]_i_1__4_n_6 ,\usedw_reg[8]_i_1__4_n_7 ,\usedw_reg[8]_i_1__4_n_8 ,\usedw_reg[8]_i_1__4_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__4_n_2 }),
        .O({\usedw_reg[8]_i_1__4_n_10 ,\usedw_reg[8]_i_1__4_n_11 ,\usedw_reg[8]_i_1__4_n_12 ,\usedw_reg[8]_i_1__4_n_13 ,\usedw_reg[8]_i_1__4_n_14 ,\usedw_reg[8]_i_1__4_n_15 ,\usedw_reg[8]_i_1__4_n_16 ,\usedw_reg[8]_i_1__4_n_17 }),
        .S({\usedw[8]_i_3__4_n_2 ,\usedw[8]_i_4__4_n_2 ,\usedw[8]_i_5__4_n_2 ,\usedw[8]_i_6__4_n_2 ,\usedw[8]_i_7__4_n_2 ,\usedw[8]_i_8__4_n_2 ,\usedw[8]_i_9__4_n_2 ,\usedw[8]_i_10__3_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__4_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__4 
       (.I0(\waddr[10]_i_3__3_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__4 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__3_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__4_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3__3 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__4 
       (.I0(\waddr[2]_i_2__4_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__4 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__4_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__4_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__4 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__4_n_2 ),
        .O(\waddr[2]_i_2__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__4 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__4_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__4 
       (.I0(\waddr[4]_i_2__4_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__4 
       (.I0(\waddr[4]_i_2__4_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__4 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__4_n_2 ),
        .O(\waddr[4]_i_2__4_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__4 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__4_n_2 ),
        .I4(\waddr[5]_i_3__4_n_2 ),
        .I5(\waddr[5]_i_4__4_n_2 ),
        .O(\waddr[5]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__4 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__4_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__4 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__4 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__4_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__4 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__4_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__4_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__4 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__4 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__4_n_2 ),
        .O(\waddr[6]_i_3__4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__4 
       (.I0(\waddr[7]_i_2__4_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__4 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__4_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__4_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__4 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3__3_n_2 ),
        .O(\waddr[8]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__4 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__3_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__4_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2__4_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__4_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__4_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__4_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__4_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__4_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__4_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__4_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__4_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__4_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_6
   (img_src1_data_empty_n,
    img_src1_data_full_n,
    q_tmp,
    B,
    Q,
    \dout_buf_reg[15]_0 ,
    \dout_buf_reg[7]_0 ,
    empty_n,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    E,
    if_din,
    DSP_A_B_DATA_INST,
    ap_rst_n,
    pop,
    WEA,
    \usedw_reg[10]_0 );
  output img_src1_data_empty_n;
  output img_src1_data_full_n;
  output [23:0]q_tmp;
  output [7:0]B;
  output [23:0]Q;
  output [7:0]\dout_buf_reg[15]_0 ;
  output [7:0]\dout_buf_reg[7]_0 ;
  output empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input [0:0]E;
  input [23:0]if_din;
  input DSP_A_B_DATA_INST;
  input ap_rst_n;
  input pop;
  input [0:0]WEA;
  input [0:0]\usedw_reg[10]_0 ;

  wire [7:0]B;
  wire DSP_A_B_DATA_INST;
  wire [0:0]E;
  wire [23:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire [7:0]\dout_buf_reg[15]_0 ;
  wire [7:0]\dout_buf_reg[7]_0 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_2;
  wire empty_n_i_3__0_n_2;
  wire full_n_i_1_n_2;
  wire full_n_i_3__0_n_2;
  wire [23:0]if_din;
  wire img_src1_data_empty_n;
  wire img_src1_data_full_n;
  wire mem_reg_bram_0_i_13__1_n_2;
  wire mem_reg_bram_0_i_14__1_n_2;
  wire mem_reg_bram_0_i_15__1_n_2;
  wire mem_reg_bram_0_i_16__1_n_2;
  wire mem_reg_bram_0_i_17__1_n_2;
  wire mem_reg_bram_0_i_18__1_n_2;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__0_n_2 ;
  wire \raddr[10]_i_2__0_n_2 ;
  wire \raddr[1]_i_1__0_n_2 ;
  wire \raddr[2]_i_1__0_n_2 ;
  wire \raddr[3]_i_1__0_n_2 ;
  wire \raddr[4]_i_1__0_n_2 ;
  wire \raddr[5]_i_1__0_n_2 ;
  wire \raddr[6]_i_1__0_n_2 ;
  wire \raddr[7]_i_1__0_n_2 ;
  wire \raddr[8]_i_1__0_n_2 ;
  wire \raddr[9]_i_1__0_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_2;
  wire show_ahead_i_3__0_n_2;
  wire \usedw[0]_i_1__0_n_2 ;
  wire \usedw[10]_i_3__0_n_2 ;
  wire \usedw[10]_i_4__0_n_2 ;
  wire \usedw[8]_i_10__0_n_2 ;
  wire \usedw[8]_i_2__0_n_2 ;
  wire \usedw[8]_i_3__0_n_2 ;
  wire \usedw[8]_i_4__0_n_2 ;
  wire \usedw[8]_i_5__0_n_2 ;
  wire \usedw[8]_i_6__0_n_2 ;
  wire \usedw[8]_i_7__0_n_2 ;
  wire \usedw[8]_i_8__0_n_2 ;
  wire \usedw[8]_i_9__0_n_2 ;
  wire [10:0]usedw_reg;
  wire [0:0]\usedw_reg[10]_0 ;
  wire \usedw_reg[10]_i_2__0_n_16 ;
  wire \usedw_reg[10]_i_2__0_n_17 ;
  wire \usedw_reg[10]_i_2__0_n_9 ;
  wire \usedw_reg[8]_i_1__0_n_10 ;
  wire \usedw_reg[8]_i_1__0_n_11 ;
  wire \usedw_reg[8]_i_1__0_n_12 ;
  wire \usedw_reg[8]_i_1__0_n_13 ;
  wire \usedw_reg[8]_i_1__0_n_14 ;
  wire \usedw_reg[8]_i_1__0_n_15 ;
  wire \usedw_reg[8]_i_1__0_n_16 ;
  wire \usedw_reg[8]_i_1__0_n_17 ;
  wire \usedw_reg[8]_i_1__0_n_2 ;
  wire \usedw_reg[8]_i_1__0_n_3 ;
  wire \usedw_reg[8]_i_1__0_n_4 ;
  wire \usedw_reg[8]_i_1__0_n_5 ;
  wire \usedw_reg[8]_i_1__0_n_6 ;
  wire \usedw_reg[8]_i_1__0_n_7 ;
  wire \usedw_reg[8]_i_1__0_n_8 ;
  wire \usedw_reg[8]_i_1__0_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__0_n_2 ;
  wire \waddr[10]_i_2__0_n_2 ;
  wire \waddr[10]_i_3__0_n_2 ;
  wire \waddr[1]_i_1__0_n_2 ;
  wire \waddr[2]_i_1__0_n_2 ;
  wire \waddr[2]_i_2__0_n_2 ;
  wire \waddr[2]_i_3__0_n_2 ;
  wire \waddr[3]_i_1__0_n_2 ;
  wire \waddr[4]_i_1__0_n_2 ;
  wire \waddr[4]_i_2__0_n_2 ;
  wire \waddr[5]_i_1__0_n_2 ;
  wire \waddr[5]_i_2__0_n_2 ;
  wire \waddr[5]_i_3__0_n_2 ;
  wire \waddr[5]_i_4__0_n_2 ;
  wire \waddr[6]_i_1__0_n_2 ;
  wire \waddr[6]_i_2__0_n_2 ;
  wire \waddr[6]_i_3__0_n_2 ;
  wire \waddr[7]_i_1__0_n_2 ;
  wire \waddr[7]_i_2__0_n_2 ;
  wire \waddr[8]_i_1__0_n_2 ;
  wire \waddr[9]_i_1__0_n_2 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_src1_data_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(pop),
        .I2(E),
        .I3(empty_n),
        .O(empty_n_i_1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3__0_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1
       (.I0(img_src1_data_full_n),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(E),
        .O(full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2__0
       (.I0(full_n_i_3__0_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3__0
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(img_src1_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_src1_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10__0
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_14__1_n_2),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11__0
       (.I0(mem_reg_bram_0_i_14__1_n_2),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_13__1
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__1_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_13__1_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_14__1
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_17__1_n_2),
        .I4(mem_reg_bram_0_i_18__1_n_2),
        .O(mem_reg_bram_0_i_14__1_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__1
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_15__1_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_16__1
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_16__1_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_17__1
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_17__1_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_18__1
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_18__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1__0
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__1_n_2),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .I4(pop),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2__0
       (.I0(\raddr[9]_i_1__0_n_2 ),
        .I1(raddr[9]),
        .I2(pop),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3__0
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_15__1_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .I4(raddr[8]),
        .I5(pop),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4__0
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__1_n_2),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5__0
       (.I0(mem_reg_bram_0_i_15__1_n_2),
        .I1(mem_reg_bram_0_i_14__1_n_2),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6__0
       (.I0(mem_reg_bram_0_i_16__1_n_2),
        .I1(mem_reg_bram_0_i_14__1_n_2),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7__0
       (.I0(\raddr[4]_i_1__0_n_2 ),
        .I1(raddr[4]),
        .I2(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_src1_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__1
       (.I0(Q[23]),
        .I1(DSP_A_B_DATA_INST),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__2
       (.I0(Q[15]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__3
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2__1
       (.I0(Q[22]),
        .I1(DSP_A_B_DATA_INST),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2__2
       (.I0(Q[14]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_2__3
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_3__1
       (.I0(Q[21]),
        .I1(DSP_A_B_DATA_INST),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_3__2
       (.I0(Q[13]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_3__3
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_4__1
       (.I0(Q[20]),
        .I1(DSP_A_B_DATA_INST),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_4__2
       (.I0(Q[12]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_4__3
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_5__1
       (.I0(Q[19]),
        .I1(DSP_A_B_DATA_INST),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_5__2
       (.I0(Q[11]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_5__3
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_6__1
       (.I0(Q[18]),
        .I1(DSP_A_B_DATA_INST),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_6__2
       (.I0(Q[10]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_6__3
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_7__1
       (.I0(Q[17]),
        .I1(DSP_A_B_DATA_INST),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_7__2
       (.I0(Q[9]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_7__3
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_8__1
       (.I0(Q[16]),
        .I1(DSP_A_B_DATA_INST),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_8__2
       (.I0(Q[8]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_8__3
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(\dout_buf_reg[7]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_bram_0_i_14__1_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_2__0 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__1_n_2),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[10]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__0 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__0 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[3]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__0 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1__0 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_16__1_n_2),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__0 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__1_n_2),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1__0 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__1_n_2),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1__0 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_15__1_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[8]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1__0 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15__1_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[9]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_2__0_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__0_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1__0_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1__0_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000008)) 
    show_ahead_i_1
       (.I0(E),
        .I1(show_ahead_i_2__0_n_2),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[7]),
        .I4(usedw_reg[6]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    show_ahead_i_2__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[3]),
        .I5(show_ahead_i_3__0_n_2),
        .O(show_ahead_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_3__0
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__0 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__0 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__0 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(E),
        .O(\usedw[8]_i_10__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__0 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__0 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__0 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__0 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__0 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__0 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__0 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__0 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw[0]_i_1__0_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[10]_i_2__0_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__0 
       (.CI(\usedw_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__0_n_16 ,\usedw_reg[10]_i_2__0_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__0_n_2 ,\usedw[10]_i_4__0_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__0 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__0_n_2 ,\usedw_reg[8]_i_1__0_n_3 ,\usedw_reg[8]_i_1__0_n_4 ,\usedw_reg[8]_i_1__0_n_5 ,\usedw_reg[8]_i_1__0_n_6 ,\usedw_reg[8]_i_1__0_n_7 ,\usedw_reg[8]_i_1__0_n_8 ,\usedw_reg[8]_i_1__0_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__0_n_2 }),
        .O({\usedw_reg[8]_i_1__0_n_10 ,\usedw_reg[8]_i_1__0_n_11 ,\usedw_reg[8]_i_1__0_n_12 ,\usedw_reg[8]_i_1__0_n_13 ,\usedw_reg[8]_i_1__0_n_14 ,\usedw_reg[8]_i_1__0_n_15 ,\usedw_reg[8]_i_1__0_n_16 ,\usedw_reg[8]_i_1__0_n_17 }),
        .S({\usedw[8]_i_3__0_n_2 ,\usedw[8]_i_4__0_n_2 ,\usedw[8]_i_5__0_n_2 ,\usedw[8]_i_6__0_n_2 ,\usedw[8]_i_7__0_n_2 ,\usedw[8]_i_8__0_n_2 ,\usedw[8]_i_9__0_n_2 ,\usedw[8]_i_10__0_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[10]_i_2__0_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[10]_i_3__0_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__0_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3__0 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__0_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__0_n_2 ),
        .O(\waddr[2]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__0_n_2 ),
        .O(\waddr[4]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__0_n_2 ),
        .I4(\waddr[5]_i_3__0_n_2 ),
        .I5(\waddr[5]_i_4__0_n_2 ),
        .O(\waddr[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__0 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__0_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__0_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__0_n_2 ),
        .O(\waddr[6]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__0_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3__0_n_2 ),
        .O(\waddr[8]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__0 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__0_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__0_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[10]_i_2__0_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__0_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1__0_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[8]_i_1__0_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[9]_i_1__0_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_9
   (img_src2_data_empty_n,
    img_src2_data_full_n,
    pop,
    \dout_buf_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \waddr_reg[0]_0 ,
    ap_rst_n,
    Q,
    E,
    if_din,
    WEA,
    q_tmp,
    \usedw_reg[10]_0 );
  output img_src2_data_empty_n;
  output img_src2_data_full_n;
  output pop;
  output [23:0]\dout_buf_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\waddr_reg[0]_0 ;
  input ap_rst_n;
  input [0:0]Q;
  input [0:0]E;
  input [23:0]if_din;
  input [0:0]WEA;
  input [23:0]q_tmp;
  input [0:0]\usedw_reg[10]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire [23:0]\dout_buf_reg[23]_0 ;
  wire dout_valid_i_1__1_n_2;
  wire empty_n;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_3__1_n_2;
  wire full_n_i_1__0_n_2;
  wire full_n_i_3__1_n_2;
  wire [23:0]if_din;
  wire img_src2_data_empty_n;
  wire img_src2_data_full_n;
  wire mem_reg_bram_0_i_12__2_n_2;
  wire mem_reg_bram_0_i_13__2_n_2;
  wire mem_reg_bram_0_i_14__2_n_2;
  wire mem_reg_bram_0_i_15__2_n_2;
  wire mem_reg_bram_0_i_16__2_n_2;
  wire mem_reg_bram_0_i_17__2_n_2;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__1_n_2 ;
  wire \raddr[10]_i_2__1_n_2 ;
  wire \raddr[1]_i_1__1_n_2 ;
  wire \raddr[2]_i_1__1_n_2 ;
  wire \raddr[3]_i_1__1_n_2 ;
  wire \raddr[4]_i_1__1_n_2 ;
  wire \raddr[5]_i_1__1_n_2 ;
  wire \raddr[6]_i_1__1_n_2 ;
  wire \raddr[7]_i_1__1_n_2 ;
  wire \raddr[8]_i_1__1_n_2 ;
  wire \raddr[9]_i_1__1_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_2;
  wire show_ahead_i_3__1_n_2;
  wire \usedw[0]_i_1__1_n_2 ;
  wire \usedw[10]_i_3__1_n_2 ;
  wire \usedw[10]_i_4__1_n_2 ;
  wire \usedw[8]_i_10_n_2 ;
  wire \usedw[8]_i_2__1_n_2 ;
  wire \usedw[8]_i_3__1_n_2 ;
  wire \usedw[8]_i_4__1_n_2 ;
  wire \usedw[8]_i_5__1_n_2 ;
  wire \usedw[8]_i_6__1_n_2 ;
  wire \usedw[8]_i_7__1_n_2 ;
  wire \usedw[8]_i_8__1_n_2 ;
  wire \usedw[8]_i_9__1_n_2 ;
  wire [10:0]usedw_reg;
  wire [0:0]\usedw_reg[10]_0 ;
  wire \usedw_reg[10]_i_2__1_n_16 ;
  wire \usedw_reg[10]_i_2__1_n_17 ;
  wire \usedw_reg[10]_i_2__1_n_9 ;
  wire \usedw_reg[8]_i_1__1_n_10 ;
  wire \usedw_reg[8]_i_1__1_n_11 ;
  wire \usedw_reg[8]_i_1__1_n_12 ;
  wire \usedw_reg[8]_i_1__1_n_13 ;
  wire \usedw_reg[8]_i_1__1_n_14 ;
  wire \usedw_reg[8]_i_1__1_n_15 ;
  wire \usedw_reg[8]_i_1__1_n_16 ;
  wire \usedw_reg[8]_i_1__1_n_17 ;
  wire \usedw_reg[8]_i_1__1_n_2 ;
  wire \usedw_reg[8]_i_1__1_n_3 ;
  wire \usedw_reg[8]_i_1__1_n_4 ;
  wire \usedw_reg[8]_i_1__1_n_5 ;
  wire \usedw_reg[8]_i_1__1_n_6 ;
  wire \usedw_reg[8]_i_1__1_n_7 ;
  wire \usedw_reg[8]_i_1__1_n_8 ;
  wire \usedw_reg[8]_i_1__1_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__1_n_2 ;
  wire \waddr[10]_i_1__0_n_2 ;
  wire \waddr[10]_i_2__1_n_2 ;
  wire \waddr[1]_i_1__1_n_2 ;
  wire \waddr[2]_i_1__1_n_2 ;
  wire \waddr[2]_i_2__1_n_2 ;
  wire \waddr[2]_i_3__1_n_2 ;
  wire \waddr[3]_i_1__1_n_2 ;
  wire \waddr[4]_i_1__1_n_2 ;
  wire \waddr[4]_i_2__1_n_2 ;
  wire \waddr[5]_i_1__1_n_2 ;
  wire \waddr[5]_i_2__1_n_2 ;
  wire \waddr[5]_i_3__1_n_2 ;
  wire \waddr[5]_i_4__1_n_2 ;
  wire \waddr[6]_i_1__1_n_2 ;
  wire \waddr[6]_i_2__1_n_2 ;
  wire \waddr[6]_i_3__1_n_2 ;
  wire \waddr[7]_i_1__1_n_2 ;
  wire \waddr[7]_i_2__1_n_2 ;
  wire \waddr[8]_i_1__1_n_2 ;
  wire \waddr[9]_i_1__1_n_2 ;
  wire [0:0]\waddr_reg[0]_0 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(\dout_buf_reg[23]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hCEEE)) 
    dout_valid_i_1__1
       (.I0(img_src2_data_empty_n),
        .I1(empty_n),
        .I2(E),
        .I3(Q),
        .O(dout_valid_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_2),
        .Q(img_src2_data_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1__0
       (.I0(p_0_in),
        .I1(pop),
        .I2(\waddr_reg[0]_0 ),
        .I3(empty_n),
        .O(empty_n_i_1__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2__1
       (.I0(empty_n_i_3__1_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1__0
       (.I0(img_src2_data_full_n),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(\waddr_reg[0]_0 ),
        .O(full_n_i_1__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2__1
       (.I0(full_n_i_3__1_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3__1
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(img_src2_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_src2_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10__1
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_13__2_n_2),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11__1
       (.I0(mem_reg_bram_0_i_13__2_n_2),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_12__2
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_14__2_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_12__2_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_13__2
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_16__2_n_2),
        .I4(mem_reg_bram_0_i_17__2_n_2),
        .O(mem_reg_bram_0_i_13__2_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_14__2
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_14__2_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_15__2
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_15__2_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_16__2
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_16__2_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_17__2
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_17__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1__1
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_12__2_n_2),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .I4(pop),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2__1
       (.I0(\raddr[9]_i_1__1_n_2 ),
        .I1(raddr[9]),
        .I2(pop),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3__1
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_14__2_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .I4(raddr[8]),
        .I5(pop),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4__1
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_14__2_n_2),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5__1
       (.I0(mem_reg_bram_0_i_14__2_n_2),
        .I1(mem_reg_bram_0_i_13__2_n_2),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6__1
       (.I0(mem_reg_bram_0_i_15__2_n_2),
        .I1(mem_reg_bram_0_i_13__2_n_2),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7__1
       (.I0(\raddr[4]_i_1__1_n_2 ),
        .I1(raddr[4]),
        .I2(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9__1
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_src2_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__1 
       (.I0(mem_reg_bram_0_i_13__2_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \raddr[10]_i_1__1 
       (.I0(empty_n),
        .I1(img_src2_data_empty_n),
        .I2(Q),
        .I3(E),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_2__1 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_12__2_n_2),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[10]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[2]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[4]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1__1 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_15__2_n_2),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[5]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__1 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_14__2_n_2),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[6]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1__1 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_14__2_n_2),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[7]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1__1 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_14__2_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[8]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1__1 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_14__2_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[9]_i_1__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_2__1_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__1_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__1_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__1_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__1_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__1_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__1_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1__1_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1__1_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000008)) 
    show_ahead_i_1__0
       (.I0(\waddr_reg[0]_0 ),
        .I1(show_ahead_i_2__1_n_2),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[7]),
        .I4(usedw_reg[6]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    show_ahead_i_2__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[3]),
        .I5(show_ahead_i_3__1_n_2),
        .O(show_ahead_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_3__1
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_3__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__1 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__1 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__1_n_2 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(\waddr_reg[0]_0 ),
        .O(\usedw[8]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__1 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__1 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__1 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__1 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__1 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__1 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__1 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__1 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw[0]_i_1__1_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[10]_i_2__1_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__1 
       (.CI(\usedw_reg[8]_i_1__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__1_n_16 ,\usedw_reg[10]_i_2__1_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__1_n_2 ,\usedw[10]_i_4__1_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__1_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__1_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__1_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__1_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__1_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__1_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__1_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__1_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__1 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__1_n_2 ,\usedw_reg[8]_i_1__1_n_3 ,\usedw_reg[8]_i_1__1_n_4 ,\usedw_reg[8]_i_1__1_n_5 ,\usedw_reg[8]_i_1__1_n_6 ,\usedw_reg[8]_i_1__1_n_7 ,\usedw_reg[8]_i_1__1_n_8 ,\usedw_reg[8]_i_1__1_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__1_n_2 }),
        .O({\usedw_reg[8]_i_1__1_n_10 ,\usedw_reg[8]_i_1__1_n_11 ,\usedw_reg[8]_i_1__1_n_12 ,\usedw_reg[8]_i_1__1_n_13 ,\usedw_reg[8]_i_1__1_n_14 ,\usedw_reg[8]_i_1__1_n_15 ,\usedw_reg[8]_i_1__1_n_16 ,\usedw_reg[8]_i_1__1_n_17 }),
        .S({\usedw[8]_i_3__1_n_2 ,\usedw[8]_i_4__1_n_2 ,\usedw[8]_i_5__1_n_2 ,\usedw[8]_i_6__1_n_2 ,\usedw[8]_i_7__1_n_2 ,\usedw[8]_i_8__1_n_2 ,\usedw[8]_i_9__1_n_2 ,\usedw[8]_i_10_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[10]_i_2__1_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr[10]_i_2__1_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__1 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__1 
       (.I0(\waddr[2]_i_2__1_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__1_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__1_n_2 ),
        .O(\waddr[2]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__1_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__1_n_2 ),
        .O(\waddr[4]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__1_n_2 ),
        .I4(\waddr[5]_i_3__1_n_2 ),
        .I5(\waddr[5]_i_4__1_n_2 ),
        .O(\waddr[5]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__1_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__1 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__1_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__1_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__1_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__1_n_2 ),
        .O(\waddr[6]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__1 
       (.I0(\waddr[7]_i_2__1_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__1_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__1_n_2 ),
        .O(\waddr[8]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[0]_i_1__1_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[10]_i_1__0_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[1]_i_1__1_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[2]_i_1__1_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[3]_i_1__1_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[4]_i_1__1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[5]_i_1__1_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[6]_i_1__1_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[7]_i_1__1_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[8]_i_1__1_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[9]_i_1__1_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S
   (overlay_alpha_c1_full_n,
    overlay_alpha_c1_empty_n,
    if_din,
    overlay_alpha_ap_vld_0,
    internal_empty_n_reg_0,
    ap_clk,
    overlay_alpha_ap_vld,
    start_once_reg,
    start_for_overlaystream_entry34_U0_full_n,
    overlaystream_entry34_U0_overlay_alpha_out_write,
    ap_rst_n,
    internal_empty_n_reg_1,
    overlay_alpha_c_full_n,
    overlaystream_entry34_U0_ap_start,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    start_once_reg_reg,
    ap_rst_n_inv,
    overlay_alpha);
  output overlay_alpha_c1_full_n;
  output overlay_alpha_c1_empty_n;
  output [31:0]if_din;
  output overlay_alpha_ap_vld_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input overlay_alpha_ap_vld;
  input start_once_reg;
  input start_for_overlaystream_entry34_U0_full_n;
  input overlaystream_entry34_U0_overlay_alpha_out_write;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input overlay_alpha_c_full_n;
  input overlaystream_entry34_U0_ap_start;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input start_once_reg_reg;
  input ap_rst_n_inv;
  input [31:0]overlay_alpha;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]if_din;
  wire internal_empty_n_i_1_n_2;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1_n_2;
  wire internal_full_n_i_2__3_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[1]_i_2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_ap_vld;
  wire overlay_alpha_ap_vld_0;
  wire overlay_alpha_c1_empty_n;
  wire overlay_alpha_c1_full_n;
  wire overlay_alpha_c_full_n;
  wire overlaystream_entry34_U0_ap_start;
  wire overlaystream_entry34_U0_overlay_alpha_out_write;
  wire start_for_overlaystream_entry34_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg U_overlaystream_fifo_w32_d2_S_ram
       (.Q({\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .\SRL_SIG_reg[1][0]_0 (overlay_alpha_c1_full_n),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .overlay_alpha(overlay_alpha),
        .overlay_alpha_ap_vld(overlay_alpha_ap_vld),
        .start_for_overlaystream_entry34_U0_full_n(start_for_overlaystream_entry34_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(overlay_alpha_c1_empty_n),
        .I3(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(overlay_alpha_c1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__3_n_2),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(overlay_alpha_c1_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'h7070700000000000)) 
    internal_full_n_i_2__3
       (.I0(overlay_alpha_c1_empty_n),
        .I1(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I2(overlay_alpha_c1_full_n),
        .I3(start_for_overlaystream_entry34_U0_full_n),
        .I4(start_once_reg),
        .I5(overlay_alpha_ap_vld),
        .O(internal_full_n_i_2__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(overlay_alpha_c1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h57FFA800A800A800)) 
    \mOutPtr[1]_i_1 
       (.I0(overlay_alpha_ap_vld),
        .I1(start_once_reg),
        .I2(start_for_overlaystream_entry34_U0_full_n),
        .I3(overlay_alpha_c1_full_n),
        .I4(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I5(overlay_alpha_c1_empty_n),
        .O(\mOutPtr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0808088888888888)) 
    \mOutPtr[1]_i_4 
       (.I0(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I1(overlay_alpha_c1_empty_n),
        .I2(overlay_alpha_ap_vld),
        .I3(start_once_reg),
        .I4(start_for_overlaystream_entry34_U0_full_n),
        .I5(overlay_alpha_c1_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_2 ),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_2 ),
        .D(\mOutPtr[1]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7770)) 
    start_once_reg_i_1__1
       (.I0(overlay_alpha_ap_vld),
        .I1(overlay_alpha_c1_full_n),
        .I2(start_once_reg),
        .I3(start_for_overlaystream_entry34_U0_full_n),
        .O(overlay_alpha_ap_vld_0));
  LUT5 #(
    .INIT(32'h7F7F7000)) 
    start_once_reg_i_1__2
       (.I0(overlay_alpha_c1_empty_n),
        .I1(overlay_alpha_c_full_n),
        .I2(overlaystream_entry34_U0_ap_start),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I4(start_once_reg_reg),
        .O(internal_empty_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d2_S_shiftReg
   (if_din,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    start_for_overlaystream_entry34_U0_full_n,
    start_once_reg,
    overlay_alpha_ap_vld,
    overlay_alpha,
    ap_clk);
  output [31:0]if_din;
  input [1:0]Q;
  input \SRL_SIG_reg[1][0]_0 ;
  input start_for_overlaystream_entry34_U0_full_n;
  input start_once_reg;
  input overlay_alpha_ap_vld;
  input [31:0]overlay_alpha;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]if_din;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_ap_vld;
  wire shiftReg_ce;
  wire start_for_overlaystream_entry34_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'hA800)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(start_for_overlaystream_entry34_U0_full_n),
        .I2(start_once_reg),
        .I3(overlay_alpha_ap_vld),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(overlay_alpha[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][10]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][11]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][12]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][13]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][14]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][15]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][16]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][17]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][18]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][19]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][1]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][20]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][21]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][22]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][23]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][24]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][25]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][26]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][27]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][28]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][29]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][2]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][30]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][31]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][3]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][4]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][5]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][6]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][7]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][8]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[4][9]_srl5_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(if_din[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d5_S
   (A,
    out,
    i_op_assign_fu_166_p2,
    overlay_alpha_c_empty_n,
    overlay_alpha_c_full_n,
    in,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    overlyOnMat_1080_1920_U0_overly_alpha_read,
    overlaystream_entry34_U0_overlay_alpha_out_write,
    \SRL_SIG_reg[4][31]_srl5 ,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    overlaystream_entry34_U0_ap_start,
    overlay_alpha_c1_empty_n);
  output [16:0]A;
  output [31:0]out;
  output [14:0]i_op_assign_fu_166_p2;
  output overlay_alpha_c_empty_n;
  output overlay_alpha_c_full_n;
  input [31:0]in;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input overlyOnMat_1080_1920_U0_overly_alpha_read;
  input overlaystream_entry34_U0_overlay_alpha_out_write;
  input \SRL_SIG_reg[4][31]_srl5 ;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input overlaystream_entry34_U0_ap_start;
  input overlay_alpha_c1_empty_n;

  wire [16:0]A;
  wire \SRL_SIG_reg[4][31]_srl5 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [14:0]i_op_assign_fu_166_p2;
  wire [31:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__0_n_2;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_2 ;
  wire \mOutPtr[1]_i_1__5_n_2 ;
  wire \mOutPtr[2]_i_1_n_2 ;
  wire \mOutPtr[3]_i_1_n_2 ;
  wire \mOutPtr[3]_i_2_n_2 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire overlay_alpha_c1_empty_n;
  wire overlay_alpha_c_empty_n;
  wire overlay_alpha_c_full_n;
  wire overlaystream_entry34_U0_ap_start;
  wire overlaystream_entry34_U0_overlay_alpha_out_write;
  wire overlyOnMat_1080_1920_U0_overly_alpha_read;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d5_S_shiftReg U_overlaystream_fifo_w32_d5_S_ram
       (.A(A),
        .Q(mOutPtr_reg),
        .\SRL_SIG_reg[4][31]_srl5_0 (overlay_alpha_c_full_n),
        .\SRL_SIG_reg[4][31]_srl5_1 (\SRL_SIG_reg[4][31]_srl5 ),
        .ap_clk(ap_clk),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .in(in),
        .out(out),
        .overlay_alpha_c1_empty_n(overlay_alpha_c1_empty_n),
        .overlaystream_entry34_U0_ap_start(overlaystream_entry34_U0_ap_start),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(overlay_alpha_c_full_n),
        .I2(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I3(overlay_alpha_c_empty_n),
        .I4(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_2),
        .Q(overlay_alpha_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I3(overlay_alpha_c_empty_n),
        .I4(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I5(overlay_alpha_c_full_n),
        .O(internal_full_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_2),
        .Q(overlay_alpha_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1 
       (.I0(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I1(overlay_alpha_c_full_n),
        .I2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I3(overlay_alpha_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3 
       (.I0(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I1(overlay_alpha_c_empty_n),
        .I2(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I3(overlay_alpha_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_2 ),
        .D(\mOutPtr[0]_i_1__0_n_2 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_2 ),
        .D(\mOutPtr[1]_i_1__5_n_2 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_2 ),
        .D(\mOutPtr[2]_i_1_n_2 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_2 ),
        .D(\mOutPtr[3]_i_2_n_2 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d5_S_shiftReg
   (out,
    A,
    i_op_assign_fu_166_p2,
    \SRL_SIG_reg[4][31]_srl5_0 ,
    \SRL_SIG_reg[4][31]_srl5_1 ,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    overlaystream_entry34_U0_ap_start,
    overlay_alpha_c1_empty_n,
    Q,
    in,
    ap_clk);
  output [31:0]out;
  output [16:0]A;
  output [14:0]i_op_assign_fu_166_p2;
  input \SRL_SIG_reg[4][31]_srl5_0 ;
  input \SRL_SIG_reg[4][31]_srl5_1 ;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input overlaystream_entry34_U0_ap_start;
  input overlay_alpha_c1_empty_n;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire [16:0]A;
  wire [3:0]Q;
  wire \SRL_SIG_reg[4][31]_srl5_0 ;
  wire \SRL_SIG_reg[4][31]_srl5_1 ;
  wire ap_clk;
  wire [14:0]i_op_assign_fu_166_p2;
  wire [31:0]in;
  wire [31:0]out;
  wire overlay_alpha_c1_empty_n;
  wire overlaystream_entry34_U0_ap_start;
  wire p__0_i_10_n_2;
  wire p__0_i_11_n_2;
  wire p__0_i_2_n_2;
  wire p__0_i_2_n_3;
  wire p__0_i_2_n_4;
  wire p__0_i_2_n_5;
  wire p__0_i_2_n_6;
  wire p__0_i_2_n_7;
  wire p__0_i_2_n_8;
  wire p__0_i_2_n_9;
  wire p__0_i_3_n_2;
  wire p__0_i_4_n_2;
  wire p__0_i_5_n_2;
  wire p__0_i_6_n_2;
  wire p__0_i_7_n_2;
  wire p__0_i_8_n_2;
  wire p__0_i_9_n_2;
  wire p_i_11_n_2;
  wire p_i_11_n_3;
  wire p_i_11_n_4;
  wire p_i_11_n_5;
  wire p_i_11_n_6;
  wire p_i_11_n_7;
  wire p_i_11_n_8;
  wire p_i_11_n_9;
  wire p_i_12_n_2;
  wire p_i_12_n_3;
  wire p_i_12_n_4;
  wire p_i_12_n_5;
  wire p_i_12_n_6;
  wire p_i_12_n_7;
  wire p_i_12_n_8;
  wire p_i_12_n_9;
  wire p_i_20_n_2;
  wire p_i_21_n_2;
  wire p_i_22_n_2;
  wire p_i_23_n_2;
  wire p_i_24_n_2;
  wire p_i_25_n_2;
  wire p_i_26_n_2;
  wire p_i_27_n_2;
  wire p_i_28_n_2;
  wire p_i_29_n_2;
  wire p_i_30_n_2;
  wire p_i_31_n_2;
  wire p_i_32_n_2;
  wire p_i_33_n_2;
  wire p_i_34_n_2;
  wire p_i_35_n_2;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire [7:0]NLW_p__0_i_1_CO_UNCONNECTED;
  wire [7:1]NLW_p__0_i_1_O_UNCONNECTED;

  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'hA8000000)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\SRL_SIG_reg[4][31]_srl5_0 ),
        .I1(\SRL_SIG_reg[4][31]_srl5_1 ),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(overlaystream_entry34_U0_ap_start),
        .I4(overlay_alpha_c1_empty_n),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d5_S_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__0_i_1
       (.CI(p__0_i_2_n_2),
        .CI_TOP(1'b0),
        .CO(NLW_p__0_i_1_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p__0_i_1_O_UNCONNECTED[7:1],i_op_assign_fu_166_p2[14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p__0_i_3_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_10
       (.I0(out[24]),
        .O(p__0_i_10_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_11
       (.I0(out[23]),
        .O(p__0_i_11_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__0_i_2
       (.CI(p_i_11_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_2_n_2,p__0_i_2_n_3,p__0_i_2_n_4,p__0_i_2_n_5,p__0_i_2_n_6,p__0_i_2_n_7,p__0_i_2_n_8,p__0_i_2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_op_assign_fu_166_p2[13:6]),
        .S({p__0_i_4_n_2,p__0_i_5_n_2,p__0_i_6_n_2,p__0_i_7_n_2,p__0_i_8_n_2,p__0_i_9_n_2,p__0_i_10_n_2,p__0_i_11_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_3
       (.I0(out[31]),
        .O(p__0_i_3_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_4
       (.I0(out[30]),
        .O(p__0_i_4_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_5
       (.I0(out[29]),
        .O(p__0_i_5_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_6
       (.I0(out[28]),
        .O(p__0_i_6_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_7
       (.I0(out[27]),
        .O(p__0_i_7_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_8
       (.I0(out[26]),
        .O(p__0_i_8_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_9
       (.I0(out[25]),
        .O(p__0_i_9_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_i_11
       (.CI(p_i_12_n_2),
        .CI_TOP(1'b0),
        .CO({p_i_11_n_2,p_i_11_n_3,p_i_11_n_4,p_i_11_n_5,p_i_11_n_6,p_i_11_n_7,p_i_11_n_8,p_i_11_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({i_op_assign_fu_166_p2[5:0],A[16:15]}),
        .S({p_i_20_n_2,p_i_21_n_2,p_i_22_n_2,p_i_23_n_2,p_i_24_n_2,p_i_25_n_2,p_i_26_n_2,p_i_27_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_i_12
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_12_n_2,p_i_12_n_3,p_i_12_n_4,p_i_12_n_5,p_i_12_n_6,p_i_12_n_7,p_i_12_n_8,p_i_12_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_i_28_n_2,1'b0}),
        .O(A[14:7]),
        .S({p_i_29_n_2,p_i_30_n_2,p_i_31_n_2,p_i_32_n_2,p_i_33_n_2,p_i_34_n_2,out[8],p_i_35_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_13
       (.I0(out[6]),
        .O(A[6]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_14
       (.I0(out[5]),
        .O(A[5]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_15
       (.I0(out[4]),
        .O(A[4]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_16
       (.I0(out[3]),
        .O(A[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_17
       (.I0(out[2]),
        .O(A[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_18
       (.I0(out[1]),
        .O(A[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_19
       (.I0(out[0]),
        .O(A[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_20
       (.I0(out[22]),
        .O(p_i_20_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_21
       (.I0(out[21]),
        .O(p_i_21_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_22
       (.I0(out[20]),
        .O(p_i_22_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_23
       (.I0(out[19]),
        .O(p_i_23_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_24
       (.I0(out[18]),
        .O(p_i_24_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_25
       (.I0(out[17]),
        .O(p_i_25_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_26
       (.I0(out[16]),
        .O(p_i_26_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_27
       (.I0(out[15]),
        .O(p_i_27_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_28
       (.I0(out[8]),
        .O(p_i_28_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_29
       (.I0(out[14]),
        .O(p_i_29_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_30
       (.I0(out[13]),
        .O(p_i_30_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_31
       (.I0(out[12]),
        .O(p_i_31_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_32
       (.I0(out[11]),
        .O(p_i_32_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_33
       (.I0(out[10]),
        .O(p_i_33_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_34
       (.I0(out[9]),
        .O(p_i_34_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_35
       (.I0(out[7]),
        .O(p_i_35_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S
   (img_dst1_cols_c_dout,
    img_dst1_cols_c_full_n,
    CEA1,
    E,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    img_src1_cols_c_full_n,
    img_src1_cols_c_empty_n,
    img_dst1_rows_c_empty_n,
    img_src1_rows_c_empty_n,
    Q,
    resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start,
    ap_rst_n_inv);
  output [0:0]img_dst1_cols_c_dout;
  output img_dst1_cols_c_full_n;
  output CEA1;
  output [0:0]E;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input img_src1_cols_c_full_n;
  input img_src1_cols_c_empty_n;
  input img_dst1_rows_c_empty_n;
  input img_src1_rows_c_empty_n;
  input [0:0]Q;
  input resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start;
  input ap_rst_n_inv;

  wire CEA1;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]img_dst1_cols_c_dout;
  wire img_dst1_cols_c_empty_n;
  wire img_dst1_cols_c_full_n;
  wire img_dst1_rows_c_empty_n;
  wire img_src1_cols_c_empty_n;
  wire img_src1_cols_c_full_n;
  wire img_src1_rows_c_empty_n;
  wire internal_empty_n_i_1__3_n_2;
  wire internal_empty_n_i_2__6_n_2;
  wire internal_full_n_i_1__9_n_2;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_2 ;
  wire \mOutPtr[1]_i_1__9_n_2 ;
  wire \mOutPtr[2]_i_1__2_n_2 ;
  wire \mOutPtr[2]_i_2__4_n_2 ;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start;
  wire [0:0]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_shiftReg_115 U_overlaystream_fifo_w8_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .img_dst1_cols_c_dout(img_dst1_cols_c_dout),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .\p_dst_2_read_reg_91_reg[7] (img_dst1_cols_c_full_n),
        .\p_dst_2_read_reg_91_reg[7]_0 (internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hBBFB003000000000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2__6_n_2),
        .I1(CEA1),
        .I2(img_dst1_cols_c_full_n),
        .I3(internal_full_n_reg_0),
        .I4(img_dst1_cols_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_2),
        .Q(img_dst1_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF55FFDFFF55)) 
    internal_full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(mOutPtr[1]),
        .I2(shiftReg_addr),
        .I3(CEA1),
        .I4(img_dst1_cols_c_full_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__9_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_2),
        .Q(img_dst1_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hB04F4FB0)) 
    \mOutPtr[1]_i_1__9 
       (.I0(internal_full_n_reg_0),
        .I1(img_dst1_cols_c_full_n),
        .I2(CEA1),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \mOutPtr[2]_i_1__2 
       (.I0(CEA1),
        .I1(internal_full_n_reg_0),
        .I2(img_dst1_cols_c_full_n),
        .O(\mOutPtr[2]_i_1__2_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \mOutPtr[2]_i_1__3 
       (.I0(CEA1),
        .I1(internal_full_n_reg_0),
        .I2(img_src1_cols_c_full_n),
        .O(E));
  LUT6 #(
    .INIT(64'hB04FFF00FF004FB0)) 
    \mOutPtr[2]_i_2__4 
       (.I0(internal_full_n_reg_0),
        .I1(img_dst1_cols_c_full_n),
        .I2(CEA1),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__4_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__2_n_2 ),
        .D(\mOutPtr[0]_i_1__7_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__2_n_2 ),
        .D(\mOutPtr[1]_i_1__9_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__2_n_2 ),
        .D(\mOutPtr[2]_i_2__4_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    p_reg_reg_i_1__6
       (.I0(img_dst1_cols_c_empty_n),
        .I1(img_src1_cols_c_empty_n),
        .I2(img_dst1_rows_c_empty_n),
        .I3(img_src1_rows_c_empty_n),
        .I4(Q),
        .I5(resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start),
        .O(CEA1));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_0
   (img_dst2_cols_c_dout,
    img_dst2_cols_c_full_n,
    CEA1,
    E,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    img_src2_cols_c_full_n,
    img_src2_cols_c_empty_n,
    img_dst2_rows_c_empty_n,
    img_src2_rows_c_empty_n,
    Q,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
    ap_rst_n_inv);
  output [0:0]img_dst2_cols_c_dout;
  output img_dst2_cols_c_full_n;
  output CEA1;
  output [0:0]E;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input img_src2_cols_c_full_n;
  input img_src2_cols_c_empty_n;
  input img_dst2_rows_c_empty_n;
  input img_src2_rows_c_empty_n;
  input [0:0]Q;
  input resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  input ap_rst_n_inv;

  wire CEA1;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]img_dst2_cols_c_dout;
  wire img_dst2_cols_c_empty_n;
  wire img_dst2_cols_c_full_n;
  wire img_dst2_rows_c_empty_n;
  wire img_src2_cols_c_empty_n;
  wire img_src2_cols_c_full_n;
  wire img_src2_rows_c_empty_n;
  wire internal_empty_n_i_1__1_n_2;
  wire internal_empty_n_i_2__10_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_2;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__11_n_2 ;
  wire \mOutPtr[1]_i_1__7_n_2 ;
  wire \mOutPtr[2]_i_1__0_n_2 ;
  wire \mOutPtr[2]_i_2__2_n_2 ;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  wire [0:0]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_shiftReg_113 U_overlaystream_fifo_w8_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .img_dst2_cols_c_dout(img_dst2_cols_c_dout),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .\p_dst_2_read_reg_91_reg[7] (img_dst2_cols_c_full_n),
        .\p_dst_2_read_reg_91_reg[7]_0 (internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h888888C8008088C8)) 
    internal_empty_n_i_1__1
       (.I0(img_dst2_cols_c_empty_n),
        .I1(ap_rst_n),
        .I2(img_dst2_cols_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(CEA1),
        .I5(internal_empty_n_i_2__10_n_2),
        .O(internal_empty_n_i_1__1_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__10_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_2),
        .Q(img_dst2_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF5555)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(mOutPtr[1]),
        .I2(shiftReg_addr),
        .I3(internal_empty_n_reg_0),
        .I4(img_dst2_cols_c_full_n),
        .I5(CEA1),
        .O(internal_full_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_2),
        .Q(img_dst2_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h8A75758A)) 
    \mOutPtr[1]_i_1__7 
       (.I0(CEA1),
        .I1(internal_empty_n_reg_0),
        .I2(img_dst2_cols_c_full_n),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(CEA1),
        .I1(internal_empty_n_reg_0),
        .I2(img_dst2_cols_c_full_n),
        .O(\mOutPtr[2]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \mOutPtr[2]_i_1__1 
       (.I0(CEA1),
        .I1(internal_empty_n_reg_0),
        .I2(img_src2_cols_c_full_n),
        .O(E));
  LUT6 #(
    .INIT(64'h8A75FF00FF00758A)) 
    \mOutPtr[2]_i_2__2 
       (.I0(CEA1),
        .I1(internal_empty_n_reg_0),
        .I2(img_dst2_cols_c_full_n),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__2_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_2 ),
        .D(\mOutPtr[0]_i_1__11_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_2 ),
        .D(\mOutPtr[1]_i_1__7_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_2 ),
        .D(\mOutPtr[2]_i_2__2_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    p_reg_reg_i_1__7
       (.I0(img_dst2_cols_c_empty_n),
        .I1(img_src2_cols_c_empty_n),
        .I2(img_dst2_rows_c_empty_n),
        .I3(img_src2_rows_c_empty_n),
        .I4(Q),
        .I5(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .O(CEA1));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_5
   (img_src1_cols_c_dout,
    img_src1_cols_c_full_n,
    img_src1_cols_c_empty_n,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    CEA1,
    ap_rst_n_inv,
    E);
  output [0:0]img_src1_cols_c_dout;
  output img_src1_cols_c_full_n;
  output img_src1_cols_c_empty_n;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input CEA1;
  input ap_rst_n_inv;
  input [0:0]E;

  wire CEA1;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]img_src1_cols_c_dout;
  wire img_src1_cols_c_empty_n;
  wire img_src1_cols_c_full_n;
  wire internal_empty_n_i_1__4_n_2;
  wire internal_empty_n_i_2__4_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_2;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_2 ;
  wire \mOutPtr[1]_i_1__10_n_2 ;
  wire \mOutPtr[2]_i_2__5_n_2 ;
  wire [0:0]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_shiftReg_111 U_overlaystream_fifo_w8_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .img_src1_cols_c_dout(img_src1_cols_c_dout),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .\p_src_2_read_reg_81_reg[7] (img_src1_cols_c_full_n),
        .\p_src_2_read_reg_81_reg[7]_0 (internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h888888C8008088C8)) 
    internal_empty_n_i_1__4
       (.I0(img_src1_cols_c_empty_n),
        .I1(ap_rst_n),
        .I2(img_src1_cols_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(CEA1),
        .I5(internal_empty_n_i_2__4_n_2),
        .O(internal_empty_n_i_1__4_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_2),
        .Q(img_src1_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF5555)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(mOutPtr[1]),
        .I2(shiftReg_addr),
        .I3(internal_empty_n_reg_0),
        .I4(img_src1_cols_c_full_n),
        .I5(CEA1),
        .O(internal_full_n_i_1__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_2),
        .Q(img_src1_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h8A75758A)) 
    \mOutPtr[1]_i_1__10 
       (.I0(CEA1),
        .I1(internal_empty_n_reg_0),
        .I2(img_src1_cols_c_full_n),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__10_n_2 ));
  LUT6 #(
    .INIT(64'h8A75FF00FF00758A)) 
    \mOutPtr[2]_i_2__5 
       (.I0(CEA1),
        .I1(internal_empty_n_reg_0),
        .I2(img_src1_cols_c_full_n),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__5_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__5_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_8
   (img_src2_cols_c_dout,
    img_src2_cols_c_full_n,
    img_src2_cols_c_empty_n,
    internal_full_n_reg_0,
    ap_clk,
    img_src2_rows_c_full_n,
    img_dst2_cols_c_full_n,
    img_dst2_rows_c_full_n,
    CEA1,
    internal_full_n_reg_1,
    ap_rst_n,
    ap_rst_n_inv,
    E);
  output [0:0]img_src2_cols_c_dout;
  output img_src2_cols_c_full_n;
  output img_src2_cols_c_empty_n;
  output internal_full_n_reg_0;
  input ap_clk;
  input img_src2_rows_c_full_n;
  input img_dst2_cols_c_full_n;
  input img_dst2_rows_c_full_n;
  input CEA1;
  input internal_full_n_reg_1;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;

  wire CEA1;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_dst2_cols_c_full_n;
  wire img_dst2_rows_c_full_n;
  wire [0:0]img_src2_cols_c_dout;
  wire img_src2_cols_c_empty_n;
  wire img_src2_cols_c_full_n;
  wire img_src2_rows_c_full_n;
  wire internal_empty_n_i_1__2_n_2;
  wire internal_empty_n_i_2__8_n_2;
  wire internal_full_n_i_1__8_n_2;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_2 ;
  wire \mOutPtr[1]_i_1__8_n_2 ;
  wire \mOutPtr[2]_i_2__3_n_2 ;
  wire [0:0]shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_shiftReg U_overlaystream_fifo_w8_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .img_src2_cols_c_dout(img_src2_cols_c_dout),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .\p_src_2_read_reg_81_reg[7] (img_src2_cols_c_full_n),
        .\p_src_2_read_reg_81_reg[7]_0 (internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hBBFB003000000000)) 
    internal_empty_n_i_1__2
       (.I0(internal_empty_n_i_2__8_n_2),
        .I1(CEA1),
        .I2(img_src2_cols_c_full_n),
        .I3(internal_full_n_reg_1),
        .I4(img_src2_cols_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n_i_2__8_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_2),
        .Q(img_src2_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF55FFDFFF55)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(mOutPtr[1]),
        .I2(shiftReg_addr),
        .I3(CEA1),
        .I4(img_src2_cols_c_full_n),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__8_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_2),
        .Q(img_src2_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hB04F4FB0)) 
    \mOutPtr[1]_i_1__8 
       (.I0(internal_full_n_reg_1),
        .I1(img_src2_cols_c_full_n),
        .I2(CEA1),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'hB04FFF00FF004FB0)) 
    \mOutPtr[2]_i_2__3 
       (.I0(internal_full_n_reg_1),
        .I1(img_src2_cols_c_full_n),
        .I2(CEA1),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__3_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__3_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_once_reg_i_4
       (.I0(img_src2_cols_c_full_n),
        .I1(img_src2_rows_c_full_n),
        .I2(img_dst2_cols_c_full_n),
        .I3(img_dst2_rows_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_shiftReg
   (img_src2_cols_c_dout,
    \mOutPtr_reg[0] ,
    ap_clk,
    Q,
    \p_src_2_read_reg_81_reg[7] ,
    \p_src_2_read_reg_81_reg[7]_0 );
  output [0:0]img_src2_cols_c_dout;
  output [0:0]\mOutPtr_reg[0] ;
  input ap_clk;
  input [2:0]Q;
  input \p_src_2_read_reg_81_reg[7] ;
  input \p_src_2_read_reg_81_reg[7]_0 ;

  wire [2:0]Q;
  wire \SRL_SIG_reg[2][7]_srl3_i_1__0_n_2 ;
  wire ap_clk;
  wire [0:0]img_src2_cols_c_dout;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \p_src_2_read_reg_81_reg[7] ;
  wire \p_src_2_read_reg_81_reg[7]_0 ;
  wire [1:1]shiftReg_addr;

  (* srl_bus_name = "inst/\img_src2_cols_c_U/U_overlaystream_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src2_cols_c_U/U_overlaystream_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][7]_srl3_i_1__0_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(img_src2_cols_c_dout));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__0 
       (.I0(\p_src_2_read_reg_81_reg[7] ),
        .I1(\p_src_2_read_reg_81_reg[7]_0 ),
        .O(\SRL_SIG_reg[2][7]_srl3_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_2__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_3__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_shiftReg_111
   (img_src1_cols_c_dout,
    \mOutPtr_reg[0] ,
    ap_clk,
    Q,
    \p_src_2_read_reg_81_reg[7] ,
    \p_src_2_read_reg_81_reg[7]_0 );
  output [0:0]img_src1_cols_c_dout;
  output [0:0]\mOutPtr_reg[0] ;
  input ap_clk;
  input [2:0]Q;
  input \p_src_2_read_reg_81_reg[7] ;
  input \p_src_2_read_reg_81_reg[7]_0 ;

  wire [2:0]Q;
  wire \SRL_SIG_reg[2][7]_srl3_i_1__2_n_2 ;
  wire ap_clk;
  wire [0:0]img_src1_cols_c_dout;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \p_src_2_read_reg_81_reg[7] ;
  wire \p_src_2_read_reg_81_reg[7]_0 ;
  wire [1:1]shiftReg_addr;

  (* srl_bus_name = "inst/\img_src1_cols_c_U/U_overlaystream_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_src1_cols_c_U/U_overlaystream_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][7]_srl3_i_1__2_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(img_src1_cols_c_dout));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__2 
       (.I0(\p_src_2_read_reg_81_reg[7] ),
        .I1(\p_src_2_read_reg_81_reg[7]_0 ),
        .O(\SRL_SIG_reg[2][7]_srl3_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_shiftReg_113
   (img_dst2_cols_c_dout,
    \mOutPtr_reg[0] ,
    ap_clk,
    Q,
    \p_dst_2_read_reg_91_reg[7] ,
    \p_dst_2_read_reg_91_reg[7]_0 );
  output [0:0]img_dst2_cols_c_dout;
  output [0:0]\mOutPtr_reg[0] ;
  input ap_clk;
  input [2:0]Q;
  input \p_dst_2_read_reg_91_reg[7] ;
  input \p_dst_2_read_reg_91_reg[7]_0 ;

  wire [2:0]Q;
  wire \SRL_SIG_reg[2][7]_srl3_i_1_n_2 ;
  wire ap_clk;
  wire [0:0]img_dst2_cols_c_dout;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \p_dst_2_read_reg_91_reg[7] ;
  wire \p_dst_2_read_reg_91_reg[7]_0 ;
  wire [1:1]shiftReg_addr;

  (* srl_bus_name = "inst/\img_dst2_cols_c_U/U_overlaystream_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst2_cols_c_U/U_overlaystream_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][7]_srl3_i_1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(img_dst2_cols_c_dout));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_1 
       (.I0(\p_dst_2_read_reg_91_reg[7] ),
        .I1(\p_dst_2_read_reg_91_reg[7]_0 ),
        .O(\SRL_SIG_reg[2][7]_srl3_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_2__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_3__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w8_d3_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w8_d3_S_shiftReg_115
   (img_dst1_cols_c_dout,
    \mOutPtr_reg[0] ,
    ap_clk,
    Q,
    \p_dst_2_read_reg_91_reg[7] ,
    \p_dst_2_read_reg_91_reg[7]_0 );
  output [0:0]img_dst1_cols_c_dout;
  output [0:0]\mOutPtr_reg[0] ;
  input ap_clk;
  input [2:0]Q;
  input \p_dst_2_read_reg_91_reg[7] ;
  input \p_dst_2_read_reg_91_reg[7]_0 ;

  wire [2:0]Q;
  wire \SRL_SIG_reg[2][7]_srl3_i_1__1_n_2 ;
  wire ap_clk;
  wire [0:0]img_dst1_cols_c_dout;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \p_dst_2_read_reg_91_reg[7] ;
  wire \p_dst_2_read_reg_91_reg[7]_0 ;
  wire [1:1]shiftReg_addr;

  (* srl_bus_name = "inst/\img_dst1_cols_c_U/U_overlaystream_fifo_w8_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\img_dst1_cols_c_U/U_overlaystream_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\SRL_SIG_reg[2][7]_srl3_i_1__1_n_2 ),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(img_dst1_cols_c_dout));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__1 
       (.I0(\p_dst_2_read_reg_91_reg[7] ),
        .I1(\p_dst_2_read_reg_91_reg[7]_0 ),
        .O(\SRL_SIG_reg[2][7]_srl3_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_2__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][7]_srl3_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_0_0_1_reg_425_reg[15] ,
    select_ln468_fu_1782_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  input [14:0]select_ln468_fu_1782_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_fu_1782_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_41 overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_0_0_1_reg_425_reg[15] (\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_fu_1782_p3(select_ln468_fu_1782_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_11
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_1_0_1_reg_403_reg[15] ,
    select_ln468_4_fu_1956_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  input [14:0]select_ln468_4_fu_1956_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_4_fu_1956_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_40 overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_1_0_1_reg_403_reg[15] (\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_4_fu_1956_p3(select_ln468_4_fu_1956_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_12
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_381_reg[15] ,
    select_ln468_8_fu_2100_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  input [14:0]select_ln468_8_fu_2100_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_8_fu_2100_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5 overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_2_0_1_reg_381_reg[15] (\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_8_fu_2100_p3(select_ln468_8_fu_2100_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_43
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_0_0_1_reg_425_reg[15] ,
    select_ln468_fu_1782_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  input [14:0]select_ln468_fu_1782_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_fu_1782_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_95 overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_0_0_1_reg_425_reg[15] (\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_fu_1782_p3(select_ln468_fu_1782_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_44
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_1_0_1_reg_403_reg[15] ,
    select_ln468_4_fu_1956_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  input [14:0]select_ln468_4_fu_1956_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_4_fu_1956_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_94 overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_1_0_1_reg_403_reg[15] (\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_4_fu_1956_p3(select_ln468_4_fu_1956_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_45
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_381_reg[15] ,
    select_ln468_8_fu_2100_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  input [14:0]select_ln468_8_fu_2100_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_8_fu_2100_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_93 overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_2_0_1_reg_381_reg[15] (\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_8_fu_2100_p3(select_ln468_8_fu_2100_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_381_reg[15] ,
    select_ln468_8_fu_2100_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  input [14:0]select_ln468_8_fu_2100_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_9__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_17__0_n_2 ;
  wire [15:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_8_fu_2100_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [14]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [13]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [12]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [11]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [10]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [9]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [8]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_9__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [15]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [7]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [6]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [5]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [4]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [3]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [2]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [1]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_17__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [0]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0 
       (.CI(\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_3 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_4 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_5 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_6 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_7 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_8 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_8_fu_2100_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_2_0_1_reg_381[15]_i_9__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_10__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_11__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_12__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_13__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_14__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_15__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_3 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_4 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_5 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_6 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_7 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_8 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_8_fu_2100_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_2_0_1_reg_381[7]_i_10__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_11__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_12__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_13__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_14__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_15__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_16__0_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_40
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_1_0_1_reg_403_reg[15] ,
    select_ln468_4_fu_1956_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  input [14:0]select_ln468_4_fu_1956_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_9__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_17__0_n_2 ;
  wire [15:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_4_fu_1956_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [14]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [13]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [12]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [11]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [10]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [9]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [8]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_9__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [15]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [7]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [6]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [5]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [4]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [3]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [2]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [1]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_17__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [0]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0 
       (.CI(\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_3 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_4 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_5 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_6 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_7 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_8 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_4_fu_1956_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_1_0_1_reg_403[15]_i_9__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_10__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_11__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_12__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_13__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_14__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_15__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_3 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_4 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_5 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_6 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_7 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_8 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_4_fu_1956_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_1_0_1_reg_403[7]_i_10__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_11__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_12__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_13__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_14__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_15__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_16__0_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_41
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_0_0_1_reg_425_reg[15] ,
    select_ln468_fu_1782_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  input [14:0]select_ln468_fu_1782_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_9__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_17__0_n_2 ;
  wire [15:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_fu_1782_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [14]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [13]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [12]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [11]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [10]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [9]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [8]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_9__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [15]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [7]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [6]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [5]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [4]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [3]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [2]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [1]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_17__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [0]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0 
       (.CI(\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_3 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_4 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_5 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_6 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_7 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_8 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_fu_1782_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_0_0_1_reg_425[15]_i_9__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_10__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_11__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_12__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_13__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_14__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_15__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_3 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_4 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_5 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_6 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_7 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_8 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_fu_1782_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_0_0_1_reg_425[7]_i_10__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_11__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_12__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_13__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_14__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_15__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_16__0_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_93
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_381_reg[15] ,
    select_ln468_8_fu_2100_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  input [14:0]select_ln468_8_fu_2100_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_11_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_12_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_13_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_14_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_15_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_16_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[15]_i_9_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_10_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_11_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_12_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_13_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_14_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_15_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_16_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381[7]_i_17_n_2 ;
  wire [15:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_9 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_8_fu_2100_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [14]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [13]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [12]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [11]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [10]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [9]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [8]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_9 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [15]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [7]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [6]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [5]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [4]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [3]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [2]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [1]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_17 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [0]),
        .O(\accum_reg_overlap_V_2_0_1_reg_381[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1 
       (.CI(\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_8_fu_2100_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_2_0_1_reg_381[15]_i_9_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_10_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_11_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_12_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_13_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_14_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_15_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_2_0_1_reg_381_reg[7]_i_1_n_9 }),
        .DI(select_ln468_8_fu_2100_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_2_0_1_reg_381[7]_i_10_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_11_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_12_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_13_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_14_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_15_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_16_n_2 ,\accum_reg_overlap_V_2_0_1_reg_381[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_94
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_1_0_1_reg_403_reg[15] ,
    select_ln468_4_fu_1956_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  input [14:0]select_ln468_4_fu_1956_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_11_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_12_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_13_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_14_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_15_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_16_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[15]_i_9_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_10_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_11_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_12_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_13_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_14_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_15_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_16_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403[7]_i_17_n_2 ;
  wire [15:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_9 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_4_fu_1956_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [14]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [13]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [12]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [11]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [10]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [9]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [8]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_9 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [15]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [7]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [6]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [5]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [4]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [3]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [2]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [1]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_17 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [0]),
        .O(\accum_reg_overlap_V_1_0_1_reg_403[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1 
       (.CI(\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_4_fu_1956_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_1_0_1_reg_403[15]_i_9_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_10_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_11_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_12_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_13_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_14_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_15_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_1_0_1_reg_403_reg[7]_i_1_n_9 }),
        .DI(select_ln468_4_fu_1956_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_1_0_1_reg_403[7]_i_10_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_11_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_12_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_13_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_14_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_15_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_16_n_2 ,\accum_reg_overlap_V_1_0_1_reg_403[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_DSP48_5_95
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_0_0_1_reg_425_reg[15] ,
    select_ln468_fu_1782_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  input [14:0]select_ln468_fu_1782_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_11_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_12_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_13_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_14_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_15_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_16_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[15]_i_9_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_10_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_11_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_12_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_13_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_14_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_15_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_16_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425[7]_i_17_n_2 ;
  wire [15:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_9 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_fu_1782_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [14]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [13]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [12]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [11]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [10]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [9]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [8]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_9 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [15]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [7]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [6]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [5]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [4]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [3]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [2]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [1]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_17 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [0]),
        .O(\accum_reg_overlap_V_0_0_1_reg_425[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1 
       (.CI(\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_fu_1782_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_0_0_1_reg_425[15]_i_9_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_10_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_11_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_12_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_13_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_14_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_15_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_0_0_1_reg_425_reg[7]_i_1_n_9 }),
        .DI(select_ln468_fu_1782_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_0_0_1_reg_425[7]_i_10_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_11_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_12_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_13_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_14_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_15_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_16_n_2 ,\accum_reg_overlap_V_0_0_1_reg_425[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_0_0_1_reg_491_reg[15] ,
    Q,
    \accum_reg_V_0_0_1_reg_491_reg[15]_0 ,
    \accum_reg_V_0_0_1_reg_491_reg[15]_1 ,
    select_ln468_1_fu_1789_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_0_0_1_reg_491_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_0_0_1_reg_491_reg[15]_0 ;
  input [15:0]\accum_reg_V_0_0_1_reg_491_reg[15]_1 ;
  input [14:0]select_ln468_1_fu_1789_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_0_0_1_reg_491_reg[15] ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_0_1_reg_491_reg[15]_1 ;
  wire ap_clk;
  wire [14:0]select_ln468_1_fu_1789_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_39 overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_V_0_0_1_reg_491_reg[15] (\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .\accum_reg_V_0_0_1_reg_491_reg[15]_0 (\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .\accum_reg_V_0_0_1_reg_491_reg[15]_1 (\accum_reg_V_0_0_1_reg_491_reg[15]_1 ),
        .ap_clk(ap_clk),
        .select_ln468_1_fu_1789_p3(select_ln468_1_fu_1789_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_13
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_1_0_1_reg_469_reg[15] ,
    Q,
    \accum_reg_V_1_0_1_reg_469_reg[15]_0 ,
    \accum_reg_V_1_0_1_reg_469_reg[15]_1 ,
    select_ln468_5_fu_1963_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_1_0_1_reg_469_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_1_0_1_reg_469_reg[15]_0 ;
  input [15:0]\accum_reg_V_1_0_1_reg_469_reg[15]_1 ;
  input [14:0]select_ln468_5_fu_1963_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_1_0_1_reg_469_reg[15] ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_0_1_reg_469_reg[15]_1 ;
  wire ap_clk;
  wire [14:0]select_ln468_5_fu_1963_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_38 overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_V_1_0_1_reg_469_reg[15] (\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .\accum_reg_V_1_0_1_reg_469_reg[15]_0 (\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .\accum_reg_V_1_0_1_reg_469_reg[15]_1 (\accum_reg_V_1_0_1_reg_469_reg[15]_1 ),
        .ap_clk(ap_clk),
        .select_ln468_5_fu_1963_p3(select_ln468_5_fu_1963_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_14
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_2_0_1_reg_447_reg[15] ,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_V_2_0_1_reg_447_reg[15]_0 ,
    select_ln468_9_fu_2107_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_2_0_1_reg_447_reg[15] ;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_V_2_0_1_reg_447_reg[15]_0 ;
  input [14:0]select_ln468_9_fu_2107_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_2_0_1_reg_447_reg[15] ;
  wire [15:0]\accum_reg_V_2_0_1_reg_447_reg[15]_0 ;
  wire ap_clk;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_9_fu_2107_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3 overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_V_2_0_1_reg_447_reg[15] (\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .\accum_reg_V_2_0_1_reg_447_reg[15]_0 (\accum_reg_V_2_0_1_reg_447_reg[15]_0 ),
        .ap_clk(ap_clk),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_9_fu_2107_p3(select_ln468_9_fu_2107_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_46
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_0_0_1_reg_491_reg[15] ,
    Q,
    \accum_reg_V_0_0_1_reg_491_reg[15]_0 ,
    \accum_reg_V_0_0_1_reg_491_reg[15]_1 ,
    select_ln468_1_fu_1789_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_0_0_1_reg_491_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_0_0_1_reg_491_reg[15]_0 ;
  input [15:0]\accum_reg_V_0_0_1_reg_491_reg[15]_1 ;
  input [14:0]select_ln468_1_fu_1789_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_0_0_1_reg_491_reg[15] ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_0_1_reg_491_reg[15]_1 ;
  wire ap_clk;
  wire [14:0]select_ln468_1_fu_1789_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_92 overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_V_0_0_1_reg_491_reg[15] (\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .\accum_reg_V_0_0_1_reg_491_reg[15]_0 (\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .\accum_reg_V_0_0_1_reg_491_reg[15]_1 (\accum_reg_V_0_0_1_reg_491_reg[15]_1 ),
        .ap_clk(ap_clk),
        .select_ln468_1_fu_1789_p3(select_ln468_1_fu_1789_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_47
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_1_0_1_reg_469_reg[15] ,
    Q,
    \accum_reg_V_1_0_1_reg_469_reg[15]_0 ,
    \accum_reg_V_1_0_1_reg_469_reg[15]_1 ,
    select_ln468_5_fu_1963_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_1_0_1_reg_469_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_1_0_1_reg_469_reg[15]_0 ;
  input [15:0]\accum_reg_V_1_0_1_reg_469_reg[15]_1 ;
  input [14:0]select_ln468_5_fu_1963_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_1_0_1_reg_469_reg[15] ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_0_1_reg_469_reg[15]_1 ;
  wire ap_clk;
  wire [14:0]select_ln468_5_fu_1963_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_91 overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_V_1_0_1_reg_469_reg[15] (\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .\accum_reg_V_1_0_1_reg_469_reg[15]_0 (\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .\accum_reg_V_1_0_1_reg_469_reg[15]_1 (\accum_reg_V_1_0_1_reg_469_reg[15]_1 ),
        .ap_clk(ap_clk),
        .select_ln468_5_fu_1963_p3(select_ln468_5_fu_1963_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_48
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_2_0_1_reg_447_reg[15] ,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_V_2_0_1_reg_447_reg[15]_0 ,
    select_ln468_9_fu_2107_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_2_0_1_reg_447_reg[15] ;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_V_2_0_1_reg_447_reg[15]_0 ;
  input [14:0]select_ln468_9_fu_2107_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_2_0_1_reg_447_reg[15] ;
  wire [15:0]\accum_reg_V_2_0_1_reg_447_reg[15]_0 ;
  wire ap_clk;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_9_fu_2107_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_90 overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_V_2_0_1_reg_447_reg[15] (\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .\accum_reg_V_2_0_1_reg_447_reg[15]_0 (\accum_reg_V_2_0_1_reg_447_reg[15]_0 ),
        .ap_clk(ap_clk),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_9_fu_2107_p3(select_ln468_9_fu_2107_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_2_0_1_reg_447_reg[15] ,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_V_2_0_1_reg_447_reg[15]_0 ,
    select_ln468_9_fu_2107_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_2_0_1_reg_447_reg[15] ;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_V_2_0_1_reg_447_reg[15]_0 ;
  input [14:0]select_ln468_9_fu_2107_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_10__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_11__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_12__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_13__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_14__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_15__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_16__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_9__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_10__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_11__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_12__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_13__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_14__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_15__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_16__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_17__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15] ;
  wire [15:0]\accum_reg_V_2_0_1_reg_447_reg[15]_0 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_9_fu_2107_p3;
  wire [7:7]\NLW_accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_10__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [14]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_11__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [13]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_12__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [12]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_13__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [11]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_14__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [10]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_15__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [9]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_16__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [8]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_9__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [15]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_10__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [7]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_11__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [6]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_12__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [5]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_13__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [4]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_14__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [3]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_15__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [2]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_16__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [1]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_17__0 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [0]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0 
       (.CI(\accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_3 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_4 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_5 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_6 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_7 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_8 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_9_fu_2107_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_2_0_1_reg_447[15]_i_9__0_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_10__0_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_11__0_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_12__0_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_13__0_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_14__0_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_15__0_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_2 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_3 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_4 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_5 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_6 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_7 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_8 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_9_fu_2107_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_2_0_1_reg_447[7]_i_10__0_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_11__0_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_12__0_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_13__0_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_14__0_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_15__0_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_16__0_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_38
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_1_0_1_reg_469_reg[15] ,
    Q,
    \accum_reg_V_1_0_1_reg_469_reg[15]_0 ,
    \accum_reg_V_1_0_1_reg_469_reg[15]_1 ,
    select_ln468_5_fu_1963_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_1_0_1_reg_469_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_1_0_1_reg_469_reg[15]_0 ;
  input [15:0]\accum_reg_V_1_0_1_reg_469_reg[15]_1 ;
  input [14:0]select_ln468_5_fu_1963_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_10__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_11__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_12__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_13__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_14__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_15__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_16__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_9__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_10__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_11__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_12__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_13__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_14__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_15__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_16__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_17__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15] ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_0_1_reg_469_reg[15]_1 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_5_fu_1963_p3;
  wire [7:7]\NLW_accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_10__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [14]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_11__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [13]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_12__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [12]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_13__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [11]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_14__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [10]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_15__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [9]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_16__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [8]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_9__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [15]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_10__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [7]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_11__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [6]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_12__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [5]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_13__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [4]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_14__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [3]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_15__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [2]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_16__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [1]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_17__0 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [0]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0 
       (.CI(\accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_3 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_4 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_5 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_6 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_7 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_8 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_5_fu_1963_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_1_0_1_reg_469[15]_i_9__0_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_10__0_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_11__0_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_12__0_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_13__0_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_14__0_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_15__0_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_2 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_3 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_4 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_5 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_6 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_7 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_8 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_5_fu_1963_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_1_0_1_reg_469[7]_i_10__0_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_11__0_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_12__0_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_13__0_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_14__0_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_15__0_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_16__0_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_39
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_0_0_1_reg_491_reg[15] ,
    Q,
    \accum_reg_V_0_0_1_reg_491_reg[15]_0 ,
    \accum_reg_V_0_0_1_reg_491_reg[15]_1 ,
    select_ln468_1_fu_1789_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_0_0_1_reg_491_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_0_0_1_reg_491_reg[15]_0 ;
  input [15:0]\accum_reg_V_0_0_1_reg_491_reg[15]_1 ;
  input [14:0]select_ln468_1_fu_1789_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_11__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_12__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_13__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_14__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_15__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_16__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_17__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_18__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_10__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_11__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_12__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_13__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_14__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_15__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_16__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_17__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15] ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_0_1_reg_491_reg[15]_1 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_3 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_4 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_5 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_6 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_7 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_8 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_9 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_1_fu_1789_p3;
  wire [7:7]\NLW_accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_11__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [15]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_12__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [14]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_13__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [13]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_14__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [12]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_15__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [11]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_16__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [10]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_17__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [9]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_17__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_18__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [8]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_18__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_10__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [7]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_11__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [6]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_12__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [5]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_13__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [4]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_14__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [3]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_15__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [2]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_16__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [1]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_17__0 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [0]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0 
       (.CI(\accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_CO_UNCONNECTED [7],\accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_3 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_4 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_5 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_6 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_7 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_8 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3__0_n_9 }),
        .DI({1'b0,select_ln468_1_fu_1789_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_0_0_1_reg_491[15]_i_11__0_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_12__0_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_13__0_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_14__0_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_15__0_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_16__0_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_17__0_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_18__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_2 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_3 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_4 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_5 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_6 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_7 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_8 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_1_fu_1789_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_0_0_1_reg_491[7]_i_10__0_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_11__0_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_12__0_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_13__0_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_14__0_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_15__0_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_16__0_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_90
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_2_0_1_reg_447_reg[15] ,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_V_2_0_1_reg_447_reg[15]_0 ,
    select_ln468_9_fu_2107_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_2_0_1_reg_447_reg[15] ;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_V_2_0_1_reg_447_reg[15]_0 ;
  input [14:0]select_ln468_9_fu_2107_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_10_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_11_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_12_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_13_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_14_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_15_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_16_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[15]_i_9_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_10_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_11_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_12_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_13_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_14_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_15_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_16_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447[7]_i_17_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15] ;
  wire [15:0]\accum_reg_V_2_0_1_reg_447_reg[15]_0 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_3 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_4 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_5 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_6 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_7 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_8 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_9 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_9_fu_2107_p3;
  wire [7:7]\NLW_accum_reg_V_2_0_1_reg_447_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_10 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [14]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_11 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [13]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_12 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [12]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_13 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [11]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_14 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [10]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_15 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [9]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_16 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [8]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_9 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [15]),
        .O(\accum_reg_V_2_0_1_reg_447[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_10 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [7]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_11 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [6]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_12 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [5]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_13 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [4]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_14 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [3]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_15 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [2]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_16 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [1]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_17 
       (.I0(\accum_reg_V_2_0_1_reg_447_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_0_1_reg_447_reg[15]_0 [0]),
        .O(\accum_reg_V_2_0_1_reg_447[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_0_1_reg_447_reg[15]_i_1 
       (.CI(\accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_2_0_1_reg_447_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_3 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_4 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_5 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_6 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_7 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_8 ,\accum_reg_V_2_0_1_reg_447_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_9_fu_2107_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_2_0_1_reg_447[15]_i_9_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_10_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_11_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_12_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_13_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_14_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_15_n_2 ,\accum_reg_V_2_0_1_reg_447[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_0_1_reg_447_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_2 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_3 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_4 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_5 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_6 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_7 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_8 ,\accum_reg_V_2_0_1_reg_447_reg[7]_i_1_n_9 }),
        .DI(select_ln468_9_fu_2107_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_2_0_1_reg_447[7]_i_10_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_11_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_12_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_13_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_14_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_15_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_16_n_2 ,\accum_reg_V_2_0_1_reg_447[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_91
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_1_0_1_reg_469_reg[15] ,
    Q,
    \accum_reg_V_1_0_1_reg_469_reg[15]_0 ,
    \accum_reg_V_1_0_1_reg_469_reg[15]_1 ,
    select_ln468_5_fu_1963_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_1_0_1_reg_469_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_1_0_1_reg_469_reg[15]_0 ;
  input [15:0]\accum_reg_V_1_0_1_reg_469_reg[15]_1 ;
  input [14:0]select_ln468_5_fu_1963_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_10_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_11_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_12_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_13_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_14_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_15_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_16_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[15]_i_9_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_10_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_11_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_12_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_13_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_14_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_15_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_16_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469[7]_i_17_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15] ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_0_1_reg_469_reg[15]_1 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_3 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_4 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_5 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_6 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_7 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_8 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_9 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_5_fu_1963_p3;
  wire [7:7]\NLW_accum_reg_V_1_0_1_reg_469_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_10 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [14]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_11 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [13]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_12 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [12]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_13 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [11]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_14 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [10]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_15 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [9]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_16 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [8]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_9 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [15]),
        .O(\accum_reg_V_1_0_1_reg_469[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_10 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [7]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_11 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [6]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_12 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [5]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_13 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [4]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_14 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [3]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_15 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [2]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_16 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [1]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_17 
       (.I0(\accum_reg_V_1_0_1_reg_469_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(\accum_reg_V_1_0_1_reg_469_reg[15]_0 ),
        .I4(\accum_reg_V_1_0_1_reg_469_reg[15]_1 [0]),
        .O(\accum_reg_V_1_0_1_reg_469[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_0_1_reg_469_reg[15]_i_1 
       (.CI(\accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_1_0_1_reg_469_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_3 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_4 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_5 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_6 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_7 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_8 ,\accum_reg_V_1_0_1_reg_469_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_5_fu_1963_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_1_0_1_reg_469[15]_i_9_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_10_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_11_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_12_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_13_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_14_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_15_n_2 ,\accum_reg_V_1_0_1_reg_469[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_0_1_reg_469_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_2 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_3 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_4 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_5 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_6 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_7 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_8 ,\accum_reg_V_1_0_1_reg_469_reg[7]_i_1_n_9 }),
        .DI(select_ln468_5_fu_1963_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_1_0_1_reg_469[7]_i_10_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_11_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_12_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_13_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_14_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_15_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_16_n_2 ,\accum_reg_V_1_0_1_reg_469[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_DSP48_3_92
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_0_0_1_reg_491_reg[15] ,
    Q,
    \accum_reg_V_0_0_1_reg_491_reg[15]_0 ,
    \accum_reg_V_0_0_1_reg_491_reg[15]_1 ,
    select_ln468_1_fu_1789_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_0_0_1_reg_491_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_0_0_1_reg_491_reg[15]_0 ;
  input [15:0]\accum_reg_V_0_0_1_reg_491_reg[15]_1 ;
  input [14:0]select_ln468_1_fu_1789_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_11_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_12_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_13_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_14_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_15_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_16_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_17_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[15]_i_18_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_10_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_11_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_12_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_13_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_14_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_15_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_16_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491[7]_i_17_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15] ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_0_1_reg_491_reg[15]_1 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_3 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_4 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_5 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_6 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_7 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_8 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_9 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_1_fu_1789_p3;
  wire [7:7]\NLW_accum_reg_V_0_0_1_reg_491_reg[15]_i_3_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_11 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [15]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_12 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [14]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_13 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [13]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_14 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [12]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_15 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [11]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_16 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [10]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_17 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [9]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_17_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_18 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [8]),
        .O(\accum_reg_V_0_0_1_reg_491[15]_i_18_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_10 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [7]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_11 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [6]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_12 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [5]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_13 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [4]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_14 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [3]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_15 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [2]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_16 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [1]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_17 
       (.I0(\accum_reg_V_0_0_1_reg_491_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(\accum_reg_V_0_0_1_reg_491_reg[15]_0 ),
        .I4(\accum_reg_V_0_0_1_reg_491_reg[15]_1 [0]),
        .O(\accum_reg_V_0_0_1_reg_491[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_0_1_reg_491_reg[15]_i_3 
       (.CI(\accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_0_0_1_reg_491_reg[15]_i_3_CO_UNCONNECTED [7],\accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_3 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_4 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_5 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_6 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_7 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_8 ,\accum_reg_V_0_0_1_reg_491_reg[15]_i_3_n_9 }),
        .DI({1'b0,select_ln468_1_fu_1789_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_0_0_1_reg_491[15]_i_11_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_12_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_13_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_14_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_15_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_16_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_17_n_2 ,\accum_reg_V_0_0_1_reg_491[15]_i_18_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_0_1_reg_491_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_2 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_3 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_4 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_5 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_6 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_7 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_8 ,\accum_reg_V_0_0_1_reg_491_reg[7]_i_1_n_9 }),
        .DI(select_ln468_1_fu_1789_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_0_0_1_reg_491[7]_i_10_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_11_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_12_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_13_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_14_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_15_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_16_n_2 ,\accum_reg_V_0_0_1_reg_491[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1
   (P,
    E,
    ap_clk,
    A,
    \icmp_ln686_reg_2800_reg[0] ,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    cmp_i_i989_i_reg_2761,
    DSP_A_B_DATA_INST_3);
  output [15:0]P;
  output [0:0]E;
  input ap_clk;
  input [16:0]A;
  input [0:0]\icmp_ln686_reg_2800_reg[0] ;
  input [0:0]Q;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input cmp_i_i989_i_reg_2761;
  input [7:0]DSP_A_B_DATA_INST_3;

  wire [16:0]A;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [7:0]DSP_A_B_DATA_INST_3;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire cmp_i_i989_i_reg_2761;
  wire [0:0]\icmp_ln686_reg_2800_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_37 overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_U
       (.A(A),
        .CEA2(E),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST_3),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761),
        .\icmp_ln686_reg_2800_reg[0] (\icmp_ln686_reg_2800_reg[0] ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_15
   (P,
    E,
    ap_clk,
    A,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    cmp_i_i989_i_reg_2761,
    DSP_A_B_DATA_INST_3);
  output [15:0]P;
  input [0:0]E;
  input ap_clk;
  input [16:0]A;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input cmp_i_i989_i_reg_2761;
  input [7:0]DSP_A_B_DATA_INST_3;

  wire [16:0]A;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [7:0]DSP_A_B_DATA_INST_3;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire cmp_i_i989_i_reg_2761;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_36 overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_U
       (.A(A),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST_3),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_16
   (P,
    A,
    \p_Result_2_reg_2856_reg[8] ,
    zext_ln215_fu_984_p1,
    \select_ln686_reg_2815_reg[1] ,
    \select_ln686_reg_2815_reg[10] ,
    Wx_V_0_0_2_fu_829_p2,
    \cmp_i_i989_i_reg_2761_reg[0] ,
    \select_ln686_reg_2815_reg[9] ,
    empty_30_fu_875_p1,
    \select_ln686_reg_2815_reg[2] ,
    \select_ln686_reg_2815_reg[0] ,
    \select_ln686_reg_2815_reg[3] ,
    \select_ln686_reg_2815_reg[4] ,
    \select_ln686_reg_2815_reg[5] ,
    \p_Result_2_reg_2856_reg[8]_0 ,
    \select_ln686_reg_2815_reg[6] ,
    \cmp_i_i989_i_reg_2761_reg[0]_0 ,
    \select_ln686_reg_2815_reg[7] ,
    \select_ln686_reg_2815_reg[8] ,
    p_reg_reg_i_51__2,
    \zext_ln29_4_reg_2648_reg[7] ,
    E,
    ap_clk,
    p_Val2_8_reg_2838,
    zext_ln29_5_reg_2656__0,
    cmp_i_i989_i_reg_2761,
    p_Result_2_reg_2856,
    Q,
    O,
    p_reg_reg_i_28__1,
    tmp_4_fu_662_p3,
    CO,
    p_reg_reg_i_51__2_0,
    p_reg_reg_i_51__2_1,
    add_ln1351_fu_936_p2,
    cmp117_reg_2821,
    DSP_A_B_DATA_INST);
  output [15:0]P;
  output [16:0]A;
  output \p_Result_2_reg_2856_reg[8] ;
  output [15:0]zext_ln215_fu_984_p1;
  output \select_ln686_reg_2815_reg[1] ;
  output \select_ln686_reg_2815_reg[10] ;
  output [14:0]Wx_V_0_0_2_fu_829_p2;
  output \cmp_i_i989_i_reg_2761_reg[0] ;
  output \select_ln686_reg_2815_reg[9] ;
  output [0:0]empty_30_fu_875_p1;
  output \select_ln686_reg_2815_reg[2] ;
  output \select_ln686_reg_2815_reg[0] ;
  output \select_ln686_reg_2815_reg[3] ;
  output \select_ln686_reg_2815_reg[4] ;
  output \select_ln686_reg_2815_reg[5] ;
  output \p_Result_2_reg_2856_reg[8]_0 ;
  output \select_ln686_reg_2815_reg[6] ;
  output \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  output \select_ln686_reg_2815_reg[7] ;
  output \select_ln686_reg_2815_reg[8] ;
  output p_reg_reg_i_51__2;
  output [0:0]\zext_ln29_4_reg_2648_reg[7] ;
  input [0:0]E;
  input ap_clk;
  input [16:0]p_Val2_8_reg_2838;
  input [15:0]zext_ln29_5_reg_2656__0;
  input cmp_i_i989_i_reg_2761;
  input [14:0]p_Result_2_reg_2856;
  input [10:0]Q;
  input [7:0]O;
  input [7:0]p_reg_reg_i_28__1;
  input tmp_4_fu_662_p3;
  input [0:0]CO;
  input [0:0]p_reg_reg_i_51__2_0;
  input [0:0]p_reg_reg_i_51__2_1;
  input [15:0]add_ln1351_fu_936_p2;
  input cmp117_reg_2821;
  input [7:0]DSP_A_B_DATA_INST;

  wire [16:0]A;
  wire [0:0]CO;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [0:0]E;
  wire [7:0]O;
  wire [15:0]P;
  wire [10:0]Q;
  wire [14:0]Wx_V_0_0_2_fu_829_p2;
  wire [15:0]add_ln1351_fu_936_p2;
  wire ap_clk;
  wire cmp117_reg_2821;
  wire cmp_i_i989_i_reg_2761;
  wire \cmp_i_i989_i_reg_2761_reg[0] ;
  wire \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  wire [0:0]empty_30_fu_875_p1;
  wire [14:0]p_Result_2_reg_2856;
  wire \p_Result_2_reg_2856_reg[8] ;
  wire \p_Result_2_reg_2856_reg[8]_0 ;
  wire [16:0]p_Val2_8_reg_2838;
  wire [7:0]p_reg_reg_i_28__1;
  wire p_reg_reg_i_51__2;
  wire [0:0]p_reg_reg_i_51__2_0;
  wire [0:0]p_reg_reg_i_51__2_1;
  wire \select_ln686_reg_2815_reg[0] ;
  wire \select_ln686_reg_2815_reg[10] ;
  wire \select_ln686_reg_2815_reg[1] ;
  wire \select_ln686_reg_2815_reg[2] ;
  wire \select_ln686_reg_2815_reg[3] ;
  wire \select_ln686_reg_2815_reg[4] ;
  wire \select_ln686_reg_2815_reg[5] ;
  wire \select_ln686_reg_2815_reg[6] ;
  wire \select_ln686_reg_2815_reg[7] ;
  wire \select_ln686_reg_2815_reg[8] ;
  wire \select_ln686_reg_2815_reg[9] ;
  wire tmp_4_fu_662_p3;
  wire [15:0]zext_ln215_fu_984_p1;
  wire [0:0]\zext_ln29_4_reg_2648_reg[7] ;
  wire [15:0]zext_ln29_5_reg_2656__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1 overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_U
       (.A(A),
        .CO(CO),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .E(E),
        .O(zext_ln215_fu_984_p1[8:1]),
        .P(P),
        .Q(Q),
        .Wx_V_0_0_2_fu_829_p2(Wx_V_0_0_2_fu_829_p2),
        .add_ln1351_fu_936_p2(add_ln1351_fu_936_p2),
        .ap_clk(ap_clk),
        .cmp117_reg_2821(cmp117_reg_2821),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761),
        .\cmp_i_i989_i_reg_2761_reg[0] (\cmp_i_i989_i_reg_2761_reg[0] ),
        .\cmp_i_i989_i_reg_2761_reg[0]_0 (\cmp_i_i989_i_reg_2761_reg[0]_0 ),
        .empty_30_fu_875_p1(empty_30_fu_875_p1),
        .p_Result_2_reg_2856(p_Result_2_reg_2856),
        .\p_Result_2_reg_2856_reg[14] (zext_ln215_fu_984_p1[15:9]),
        .\p_Result_2_reg_2856_reg[8] (\p_Result_2_reg_2856_reg[8] ),
        .\p_Result_2_reg_2856_reg[8]_0 (\p_Result_2_reg_2856_reg[8]_0 ),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838),
        .\p_Val2_8_reg_2838_reg[16] (zext_ln215_fu_984_p1[0]),
        .p_reg_reg_i_27__1_0(O),
        .p_reg_reg_i_28__1_0(p_reg_reg_i_28__1),
        .p_reg_reg_i_51__2_0(p_reg_reg_i_51__2),
        .p_reg_reg_i_51__2_1(p_reg_reg_i_51__2_0),
        .p_reg_reg_i_51__2_2(p_reg_reg_i_51__2_1),
        .\select_ln686_reg_2815_reg[0] (\select_ln686_reg_2815_reg[0] ),
        .\select_ln686_reg_2815_reg[10] (\select_ln686_reg_2815_reg[10] ),
        .\select_ln686_reg_2815_reg[1] (\select_ln686_reg_2815_reg[1] ),
        .\select_ln686_reg_2815_reg[2] (\select_ln686_reg_2815_reg[2] ),
        .\select_ln686_reg_2815_reg[3] (\select_ln686_reg_2815_reg[3] ),
        .\select_ln686_reg_2815_reg[4] (\select_ln686_reg_2815_reg[4] ),
        .\select_ln686_reg_2815_reg[5] (\select_ln686_reg_2815_reg[5] ),
        .\select_ln686_reg_2815_reg[6] (\select_ln686_reg_2815_reg[6] ),
        .\select_ln686_reg_2815_reg[7] (\select_ln686_reg_2815_reg[7] ),
        .\select_ln686_reg_2815_reg[8] (\select_ln686_reg_2815_reg[8] ),
        .\select_ln686_reg_2815_reg[9] (\select_ln686_reg_2815_reg[9] ),
        .tmp_4_fu_662_p3(tmp_4_fu_662_p3),
        .\zext_ln29_4_reg_2648_reg[7] (\zext_ln29_4_reg_2648_reg[7] ),
        .zext_ln29_5_reg_2656__0(zext_ln29_5_reg_2656__0));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_49
   (P,
    \cmp_i_i989_i_reg_2761_reg[0] ,
    zext_ln215_fu_984_p1,
    \cmp_i_i989_i_reg_2761_reg[0]_0 ,
    \select_ln686_reg_2815_reg[10] ,
    \cmp_i_i989_i_reg_2761_reg[0]_1 ,
    \select_ln686_reg_2815_reg[6] ,
    \cmp_i_i989_i_reg_2761_reg[0]_2 ,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    A,
    cmp_i_i989_i_reg_2761,
    O,
    Q,
    p_reg_reg_i_35,
    p_reg_reg_i_26,
    p_reg_reg_i_26_0,
    p_reg_reg_i_26_1,
    p_Result_2_reg_2856,
    p_Val2_8_reg_2838,
    CO,
    p_reg_reg_i_26_2,
    p_reg_reg_i_37__0,
    add_ln1351_fu_936_p2,
    cmp117_reg_2821);
  output [15:0]P;
  output \cmp_i_i989_i_reg_2761_reg[0] ;
  output [15:0]zext_ln215_fu_984_p1;
  output \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  output \select_ln686_reg_2815_reg[10] ;
  output \cmp_i_i989_i_reg_2761_reg[0]_1 ;
  output \select_ln686_reg_2815_reg[6] ;
  output \cmp_i_i989_i_reg_2761_reg[0]_2 ;
  input CEA2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [16:0]A;
  input cmp_i_i989_i_reg_2761;
  input [7:0]O;
  input [7:0]Q;
  input [4:0]p_reg_reg_i_35;
  input p_reg_reg_i_26;
  input p_reg_reg_i_26_0;
  input p_reg_reg_i_26_1;
  input [14:0]p_Result_2_reg_2856;
  input [16:0]p_Val2_8_reg_2838;
  input [0:0]CO;
  input [0:0]p_reg_reg_i_26_2;
  input [0:0]p_reg_reg_i_37__0;
  input [15:0]add_ln1351_fu_936_p2;
  input cmp117_reg_2821;

  wire [16:0]A;
  wire CEA2;
  wire [0:0]CO;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]O;
  wire [15:0]P;
  wire [7:0]Q;
  wire [15:0]add_ln1351_fu_936_p2;
  wire ap_clk;
  wire cmp117_reg_2821;
  wire cmp_i_i989_i_reg_2761;
  wire \cmp_i_i989_i_reg_2761_reg[0] ;
  wire \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  wire \cmp_i_i989_i_reg_2761_reg[0]_1 ;
  wire \cmp_i_i989_i_reg_2761_reg[0]_2 ;
  wire [14:0]p_Result_2_reg_2856;
  wire [16:0]p_Val2_8_reg_2838;
  wire p_reg_reg_i_26;
  wire p_reg_reg_i_26_0;
  wire p_reg_reg_i_26_1;
  wire [0:0]p_reg_reg_i_26_2;
  wire [4:0]p_reg_reg_i_35;
  wire [0:0]p_reg_reg_i_37__0;
  wire \select_ln686_reg_2815_reg[10] ;
  wire \select_ln686_reg_2815_reg[6] ;
  wire [15:0]zext_ln215_fu_984_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_89 overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_U
       (.A(A),
        .CEA2(CEA2),
        .CO(CO),
        .DI(zext_ln215_fu_984_p1[15:8]),
        .DSP_ALU_INST(DSP_ALU_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .add_ln1351_fu_936_p2(add_ln1351_fu_936_p2),
        .ap_clk(ap_clk),
        .cmp117_reg_2821(cmp117_reg_2821),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761),
        .\cmp_i_i989_i_reg_2761_reg[0] (\cmp_i_i989_i_reg_2761_reg[0] ),
        .\cmp_i_i989_i_reg_2761_reg[0]_0 (\cmp_i_i989_i_reg_2761_reg[0]_0 ),
        .\cmp_i_i989_i_reg_2761_reg[0]_1 (\cmp_i_i989_i_reg_2761_reg[0]_1 ),
        .\cmp_i_i989_i_reg_2761_reg[0]_2 (\cmp_i_i989_i_reg_2761_reg[0]_2 ),
        .p_Result_2_reg_2856(p_Result_2_reg_2856),
        .\p_Result_2_reg_2856_reg[8] (zext_ln215_fu_984_p1[7:0]),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838),
        .p_reg_reg_i_26_0(p_reg_reg_i_26),
        .p_reg_reg_i_26_1(p_reg_reg_i_26_0),
        .p_reg_reg_i_26_2(p_reg_reg_i_26_1),
        .p_reg_reg_i_26_3(p_reg_reg_i_26_2),
        .p_reg_reg_i_35_0(p_reg_reg_i_35),
        .p_reg_reg_i_37__0_0(p_reg_reg_i_37__0),
        .\select_ln686_reg_2815_reg[10] (\select_ln686_reg_2815_reg[10] ),
        .\select_ln686_reg_2815_reg[6] (\select_ln686_reg_2815_reg[6] ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_50
   (P,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    A);
  output [15:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [16:0]A;

  wire [16:0]A;
  wire CEA2;
  wire [7:0]DSP_ALU_INST;
  wire [15:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_88 overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_U
       (.A(A),
        .CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_51
   (P,
    A,
    Wx_V_0_0_2_fu_829_p2,
    \select_ln686_reg_2815_reg[1] ,
    \select_ln686_reg_2815_reg[3] ,
    \select_ln686_reg_2815_reg[7] ,
    \select_ln686_reg_2815_reg[4] ,
    empty_30_fu_875_p1,
    \zext_ln29_4_reg_2648_reg[7] ,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    p_Val2_8_reg_2838,
    zext_ln29_5_reg_2656__0,
    cmp_i_i989_i_reg_2761,
    p_Result_2_reg_2856,
    O,
    p_reg_reg_i_54,
    Q,
    p_reg_reg_i_215,
    tmp_4_fu_662_p3);
  output [15:0]P;
  output [16:0]A;
  output [14:0]Wx_V_0_0_2_fu_829_p2;
  output \select_ln686_reg_2815_reg[1] ;
  output \select_ln686_reg_2815_reg[3] ;
  output \select_ln686_reg_2815_reg[7] ;
  output \select_ln686_reg_2815_reg[4] ;
  output [0:0]empty_30_fu_875_p1;
  output [0:0]\zext_ln29_4_reg_2648_reg[7] ;
  input CEA2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [16:0]p_Val2_8_reg_2838;
  input [15:0]zext_ln29_5_reg_2656__0;
  input cmp_i_i989_i_reg_2761;
  input [14:0]p_Result_2_reg_2856;
  input [6:0]O;
  input p_reg_reg_i_54;
  input [9:0]Q;
  input [7:0]p_reg_reg_i_215;
  input tmp_4_fu_662_p3;

  wire [16:0]A;
  wire CEA2;
  wire [7:0]DSP_ALU_INST;
  wire [6:0]O;
  wire [15:0]P;
  wire [9:0]Q;
  wire [14:0]Wx_V_0_0_2_fu_829_p2;
  wire ap_clk;
  wire cmp_i_i989_i_reg_2761;
  wire [0:0]empty_30_fu_875_p1;
  wire [14:0]p_Result_2_reg_2856;
  wire [16:0]p_Val2_8_reg_2838;
  wire [7:0]p_reg_reg_i_215;
  wire p_reg_reg_i_54;
  wire \select_ln686_reg_2815_reg[1] ;
  wire \select_ln686_reg_2815_reg[3] ;
  wire \select_ln686_reg_2815_reg[4] ;
  wire \select_ln686_reg_2815_reg[7] ;
  wire tmp_4_fu_662_p3;
  wire [0:0]\zext_ln29_4_reg_2648_reg[7] ;
  wire [15:0]zext_ln29_5_reg_2656__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_87 overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_U
       (.A(A),
        .CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .Wx_V_0_0_2_fu_829_p2(Wx_V_0_0_2_fu_829_p2),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761),
        .empty_30_fu_875_p1(empty_30_fu_875_p1),
        .p_Result_2_reg_2856(p_Result_2_reg_2856),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838),
        .p_reg_reg_i_215(p_reg_reg_i_215),
        .p_reg_reg_i_54_0(p_reg_reg_i_54),
        .\select_ln686_reg_2815_reg[1] (\select_ln686_reg_2815_reg[1] ),
        .\select_ln686_reg_2815_reg[3] (\select_ln686_reg_2815_reg[3] ),
        .\select_ln686_reg_2815_reg[4] (\select_ln686_reg_2815_reg[4] ),
        .\select_ln686_reg_2815_reg[7] (\select_ln686_reg_2815_reg[7] ),
        .tmp_4_fu_662_p3(tmp_4_fu_662_p3),
        .\zext_ln29_4_reg_2648_reg[7] (\zext_ln29_4_reg_2648_reg[7] ),
        .zext_ln29_5_reg_2656__0(zext_ln29_5_reg_2656__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1
   (P,
    A,
    \p_Result_2_reg_2856_reg[8] ,
    O,
    \select_ln686_reg_2815_reg[1] ,
    \p_Result_2_reg_2856_reg[14] ,
    \select_ln686_reg_2815_reg[10] ,
    Wx_V_0_0_2_fu_829_p2,
    \cmp_i_i989_i_reg_2761_reg[0] ,
    \select_ln686_reg_2815_reg[9] ,
    empty_30_fu_875_p1,
    \select_ln686_reg_2815_reg[2] ,
    \select_ln686_reg_2815_reg[0] ,
    \select_ln686_reg_2815_reg[3] ,
    \p_Val2_8_reg_2838_reg[16] ,
    \select_ln686_reg_2815_reg[4] ,
    \select_ln686_reg_2815_reg[5] ,
    \p_Result_2_reg_2856_reg[8]_0 ,
    \select_ln686_reg_2815_reg[6] ,
    \cmp_i_i989_i_reg_2761_reg[0]_0 ,
    \select_ln686_reg_2815_reg[7] ,
    \select_ln686_reg_2815_reg[8] ,
    p_reg_reg_i_51__2_0,
    \zext_ln29_4_reg_2648_reg[7] ,
    E,
    ap_clk,
    p_Val2_8_reg_2838,
    zext_ln29_5_reg_2656__0,
    cmp_i_i989_i_reg_2761,
    p_Result_2_reg_2856,
    Q,
    p_reg_reg_i_27__1_0,
    p_reg_reg_i_28__1_0,
    tmp_4_fu_662_p3,
    CO,
    p_reg_reg_i_51__2_1,
    p_reg_reg_i_51__2_2,
    add_ln1351_fu_936_p2,
    cmp117_reg_2821,
    DSP_A_B_DATA_INST);
  output [15:0]P;
  output [16:0]A;
  output \p_Result_2_reg_2856_reg[8] ;
  output [7:0]O;
  output \select_ln686_reg_2815_reg[1] ;
  output [6:0]\p_Result_2_reg_2856_reg[14] ;
  output \select_ln686_reg_2815_reg[10] ;
  output [14:0]Wx_V_0_0_2_fu_829_p2;
  output \cmp_i_i989_i_reg_2761_reg[0] ;
  output \select_ln686_reg_2815_reg[9] ;
  output [0:0]empty_30_fu_875_p1;
  output \select_ln686_reg_2815_reg[2] ;
  output \select_ln686_reg_2815_reg[0] ;
  output \select_ln686_reg_2815_reg[3] ;
  output [0:0]\p_Val2_8_reg_2838_reg[16] ;
  output \select_ln686_reg_2815_reg[4] ;
  output \select_ln686_reg_2815_reg[5] ;
  output \p_Result_2_reg_2856_reg[8]_0 ;
  output \select_ln686_reg_2815_reg[6] ;
  output \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  output \select_ln686_reg_2815_reg[7] ;
  output \select_ln686_reg_2815_reg[8] ;
  output p_reg_reg_i_51__2_0;
  output [0:0]\zext_ln29_4_reg_2648_reg[7] ;
  input [0:0]E;
  input ap_clk;
  input [16:0]p_Val2_8_reg_2838;
  input [15:0]zext_ln29_5_reg_2656__0;
  input cmp_i_i989_i_reg_2761;
  input [14:0]p_Result_2_reg_2856;
  input [10:0]Q;
  input [7:0]p_reg_reg_i_27__1_0;
  input [7:0]p_reg_reg_i_28__1_0;
  input tmp_4_fu_662_p3;
  input [0:0]CO;
  input [0:0]p_reg_reg_i_51__2_1;
  input [0:0]p_reg_reg_i_51__2_2;
  input [15:0]add_ln1351_fu_936_p2;
  input cmp117_reg_2821;
  input [7:0]DSP_A_B_DATA_INST;

  wire [16:0]A;
  wire [0:0]CO;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [0:0]E;
  wire [7:0]O;
  wire [15:0]P;
  wire [10:0]Q;
  wire [14:0]Wx_V_0_0_2_fu_829_p2;
  wire [15:0]add_ln1351_fu_936_p2;
  wire ap_clk;
  wire cmp117_reg_2821;
  wire cmp_i_i989_i_reg_2761;
  wire \cmp_i_i989_i_reg_2761_reg[0] ;
  wire \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  wire [0:0]empty_30_fu_875_p1;
  wire [7:0]grp_fu_2459_p1;
  wire icmp_ln237_fu_1111_p2;
  wire [14:0]p_Result_2_reg_2856;
  wire [6:0]\p_Result_2_reg_2856_reg[14] ;
  wire \p_Result_2_reg_2856_reg[8] ;
  wire \p_Result_2_reg_2856_reg[8]_0 ;
  wire [16:0]p_Val2_8_reg_2838;
  wire [0:0]\p_Val2_8_reg_2838_reg[16] ;
  wire p_reg_reg_i_100__0_n_2;
  wire p_reg_reg_i_101__0_n_2;
  wire p_reg_reg_i_102__0_n_2;
  wire p_reg_reg_i_103__0_n_2;
  wire p_reg_reg_i_104__0_n_2;
  wire p_reg_reg_i_105__0_n_2;
  wire p_reg_reg_i_106__0_n_9;
  wire p_reg_reg_i_107__0_n_2;
  wire p_reg_reg_i_108__0_n_2;
  wire p_reg_reg_i_109__0_n_2;
  wire p_reg_reg_i_110__0_n_2;
  wire p_reg_reg_i_111__0_n_2;
  wire p_reg_reg_i_112__0_n_2;
  wire p_reg_reg_i_113__0_n_2;
  wire p_reg_reg_i_114__0_n_2;
  wire p_reg_reg_i_115__0_n_2;
  wire p_reg_reg_i_116__0_n_2;
  wire p_reg_reg_i_117__0_n_2;
  wire p_reg_reg_i_118__0_n_2;
  wire p_reg_reg_i_119__0_n_2;
  wire p_reg_reg_i_120__0_n_2;
  wire p_reg_reg_i_121__0_n_2;
  wire p_reg_reg_i_122__0_n_2;
  wire p_reg_reg_i_124__0_n_2;
  wire p_reg_reg_i_125__0_n_2;
  wire p_reg_reg_i_126__0_n_2;
  wire p_reg_reg_i_127__0_n_2;
  wire p_reg_reg_i_128__0_n_2;
  wire p_reg_reg_i_129__0_n_2;
  wire p_reg_reg_i_130__0_n_2;
  wire p_reg_reg_i_130__0_n_3;
  wire p_reg_reg_i_130__0_n_4;
  wire p_reg_reg_i_130__0_n_5;
  wire p_reg_reg_i_130__0_n_6;
  wire p_reg_reg_i_130__0_n_7;
  wire p_reg_reg_i_130__0_n_8;
  wire p_reg_reg_i_130__0_n_9;
  wire p_reg_reg_i_131__0_n_2;
  wire p_reg_reg_i_132__0_n_2;
  wire p_reg_reg_i_133__0_n_2;
  wire p_reg_reg_i_134__0_n_2;
  wire p_reg_reg_i_135__0_n_2;
  wire p_reg_reg_i_136__0_n_2;
  wire p_reg_reg_i_137__0_n_2;
  wire p_reg_reg_i_138__0_n_2;
  wire p_reg_reg_i_166__0_n_2;
  wire p_reg_reg_i_167__0_n_2;
  wire p_reg_reg_i_168__0_n_2;
  wire p_reg_reg_i_169__0_n_2;
  wire p_reg_reg_i_170__0_n_2;
  wire p_reg_reg_i_171__0_n_2;
  wire p_reg_reg_i_172__0_n_2;
  wire [7:0]p_reg_reg_i_27__1_0;
  wire [7:0]p_reg_reg_i_28__1_0;
  wire p_reg_reg_i_30__2_n_3;
  wire p_reg_reg_i_30__2_n_4;
  wire p_reg_reg_i_30__2_n_5;
  wire p_reg_reg_i_30__2_n_6;
  wire p_reg_reg_i_30__2_n_7;
  wire p_reg_reg_i_30__2_n_8;
  wire p_reg_reg_i_30__2_n_9;
  wire p_reg_reg_i_31__1_n_2;
  wire p_reg_reg_i_32__1_n_3;
  wire p_reg_reg_i_32__1_n_4;
  wire p_reg_reg_i_32__1_n_5;
  wire p_reg_reg_i_32__1_n_6;
  wire p_reg_reg_i_32__1_n_7;
  wire p_reg_reg_i_32__1_n_8;
  wire p_reg_reg_i_32__1_n_9;
  wire p_reg_reg_i_33__2_n_2;
  wire p_reg_reg_i_33__2_n_3;
  wire p_reg_reg_i_33__2_n_4;
  wire p_reg_reg_i_33__2_n_5;
  wire p_reg_reg_i_33__2_n_6;
  wire p_reg_reg_i_33__2_n_7;
  wire p_reg_reg_i_33__2_n_8;
  wire p_reg_reg_i_33__2_n_9;
  wire p_reg_reg_i_34__2_n_2;
  wire p_reg_reg_i_34__2_n_3;
  wire p_reg_reg_i_34__2_n_4;
  wire p_reg_reg_i_34__2_n_5;
  wire p_reg_reg_i_34__2_n_6;
  wire p_reg_reg_i_34__2_n_7;
  wire p_reg_reg_i_34__2_n_8;
  wire p_reg_reg_i_34__2_n_9;
  wire p_reg_reg_i_38__2_n_2;
  wire p_reg_reg_i_40__2_n_2;
  wire p_reg_reg_i_41__2_n_4;
  wire p_reg_reg_i_41__2_n_5;
  wire p_reg_reg_i_41__2_n_6;
  wire p_reg_reg_i_41__2_n_7;
  wire p_reg_reg_i_41__2_n_8;
  wire p_reg_reg_i_41__2_n_9;
  wire p_reg_reg_i_43__2_n_2;
  wire p_reg_reg_i_44__1_n_2;
  wire p_reg_reg_i_47__1_n_2;
  wire p_reg_reg_i_48__2_n_2;
  wire p_reg_reg_i_49__2_n_2;
  wire p_reg_reg_i_49__2_n_3;
  wire p_reg_reg_i_49__2_n_4;
  wire p_reg_reg_i_49__2_n_5;
  wire p_reg_reg_i_49__2_n_6;
  wire p_reg_reg_i_49__2_n_7;
  wire p_reg_reg_i_49__2_n_8;
  wire p_reg_reg_i_49__2_n_9;
  wire p_reg_reg_i_50__2_n_2;
  wire p_reg_reg_i_50__2_n_3;
  wire p_reg_reg_i_50__2_n_4;
  wire p_reg_reg_i_50__2_n_5;
  wire p_reg_reg_i_50__2_n_6;
  wire p_reg_reg_i_50__2_n_7;
  wire p_reg_reg_i_50__2_n_8;
  wire p_reg_reg_i_50__2_n_9;
  wire p_reg_reg_i_51__2_0;
  wire [0:0]p_reg_reg_i_51__2_1;
  wire [0:0]p_reg_reg_i_51__2_2;
  wire p_reg_reg_i_51__2_n_2;
  wire p_reg_reg_i_52__1_n_2;
  wire p_reg_reg_i_53__1_n_2;
  wire p_reg_reg_i_54__0_n_2;
  wire p_reg_reg_i_55__0_n_2;
  wire p_reg_reg_i_56__0_n_2;
  wire p_reg_reg_i_57__0_n_2;
  wire p_reg_reg_i_58_n_2;
  wire p_reg_reg_i_59_n_2;
  wire p_reg_reg_i_60__0_n_2;
  wire p_reg_reg_i_61__0_n_2;
  wire p_reg_reg_i_62__0_n_2;
  wire p_reg_reg_i_63__0_n_2;
  wire p_reg_reg_i_64__0_n_2;
  wire p_reg_reg_i_65__0_n_2;
  wire p_reg_reg_i_66__0_n_2;
  wire p_reg_reg_i_67__0_n_2;
  wire p_reg_reg_i_68__0_n_2;
  wire p_reg_reg_i_69__0_n_2;
  wire p_reg_reg_i_70__0_n_2;
  wire p_reg_reg_i_72__2_n_2;
  wire p_reg_reg_i_73__2_n_2;
  wire p_reg_reg_i_74__2_n_2;
  wire p_reg_reg_i_75__2_n_2;
  wire p_reg_reg_i_76__2_n_2;
  wire p_reg_reg_i_77__2_n_2;
  wire p_reg_reg_i_78__2_n_2;
  wire p_reg_reg_i_79__2_n_2;
  wire p_reg_reg_i_80__2_n_2;
  wire p_reg_reg_i_81__2_n_2;
  wire p_reg_reg_i_82__2_n_2;
  wire p_reg_reg_i_83__2_n_2;
  wire p_reg_reg_i_84__1_n_2;
  wire p_reg_reg_i_85__1_n_2;
  wire p_reg_reg_i_86__0_n_2;
  wire p_reg_reg_i_87__0_n_2;
  wire p_reg_reg_i_88__0_n_2;
  wire p_reg_reg_i_88__0_n_3;
  wire p_reg_reg_i_88__0_n_4;
  wire p_reg_reg_i_88__0_n_5;
  wire p_reg_reg_i_88__0_n_6;
  wire p_reg_reg_i_88__0_n_7;
  wire p_reg_reg_i_88__0_n_8;
  wire p_reg_reg_i_88__0_n_9;
  wire p_reg_reg_i_89__0_n_2;
  wire p_reg_reg_i_90__0_n_2;
  wire p_reg_reg_i_91__0_n_2;
  wire p_reg_reg_i_92__0_n_2;
  wire p_reg_reg_i_93__0_n_2;
  wire p_reg_reg_i_94__0_n_2;
  wire p_reg_reg_i_95__0_n_2;
  wire p_reg_reg_i_96__0_n_2;
  wire p_reg_reg_i_98__0_n_2;
  wire p_reg_reg_i_99__0_n_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire [15:0]sel0;
  wire \select_ln686_reg_2815_reg[0] ;
  wire \select_ln686_reg_2815_reg[10] ;
  wire \select_ln686_reg_2815_reg[1] ;
  wire \select_ln686_reg_2815_reg[2] ;
  wire \select_ln686_reg_2815_reg[3] ;
  wire \select_ln686_reg_2815_reg[4] ;
  wire \select_ln686_reg_2815_reg[5] ;
  wire \select_ln686_reg_2815_reg[6] ;
  wire \select_ln686_reg_2815_reg[7] ;
  wire \select_ln686_reg_2815_reg[8] ;
  wire \select_ln686_reg_2815_reg[9] ;
  wire tmp_4_fu_662_p3;
  wire [0:0]\zext_ln29_4_reg_2648_reg[7] ;
  wire [15:0]zext_ln29_5_reg_2656__0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_106__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_106__0_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_130__0_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_30__2_O_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_32__1_CO_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_41__2_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_41__2_O_UNCONNECTED;
  wire [6:0]NLW_p_reg_reg_i_88__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_30_reg_2881[0]_i_1__0 
       (.I0(Q[0]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_27__1_0[0]),
        .O(empty_30_fu_875_p1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2459_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_100__0
       (.I0(p_Result_2_reg_2856[12]),
        .O(p_reg_reg_i_100__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_101__0
       (.I0(p_Result_2_reg_2856[11]),
        .O(p_reg_reg_i_101__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_102__0
       (.I0(p_Result_2_reg_2856[10]),
        .O(p_reg_reg_i_102__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_103__0
       (.I0(p_Result_2_reg_2856[9]),
        .O(p_reg_reg_i_103__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_104__0
       (.I0(p_Result_2_reg_2856[8]),
        .O(p_reg_reg_i_104__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    p_reg_reg_i_105__0
       (.I0(p_reg_reg_i_28__1_0[3]),
        .I1(\p_Result_2_reg_2856_reg[14] [2]),
        .I2(p_reg_reg_i_28__1_0[4]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(\p_Result_2_reg_2856_reg[14] [3]),
        .O(p_reg_reg_i_105__0_n_2));
  CARRY8 p_reg_reg_i_106__0
       (.CI(p_reg_reg_i_50__2_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_106__0_CO_UNCONNECTED[7:1],p_reg_reg_i_106__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_106__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_107__0
       (.I0(O[6]),
        .I1(add_ln1351_fu_936_p2[7]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_107__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_108__0
       (.I0(O[5]),
        .I1(add_ln1351_fu_936_p2[6]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_108__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_109__0
       (.I0(O[4]),
        .I1(add_ln1351_fu_936_p2[5]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_109__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_10__4
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[14]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[15]),
        .O(A[15]));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_110__0
       (.I0(O[3]),
        .I1(add_ln1351_fu_936_p2[4]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_110__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_111__0
       (.I0(O[2]),
        .I1(add_ln1351_fu_936_p2[3]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_111__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_112__0
       (.I0(O[1]),
        .I1(add_ln1351_fu_936_p2[2]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_112__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_113__0
       (.I0(O[0]),
        .I1(add_ln1351_fu_936_p2[1]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_113__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_114__0
       (.I0(\p_Val2_8_reg_2838_reg[16] ),
        .I1(add_ln1351_fu_936_p2[0]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_114__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_115__0
       (.I0(\p_Result_2_reg_2856_reg[14] [6]),
        .I1(add_ln1351_fu_936_p2[15]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_115__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_116__0
       (.I0(\p_Result_2_reg_2856_reg[14] [5]),
        .I1(add_ln1351_fu_936_p2[14]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_116__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_117__0
       (.I0(\p_Result_2_reg_2856_reg[14] [4]),
        .I1(add_ln1351_fu_936_p2[13]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_117__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_118__0
       (.I0(\p_Result_2_reg_2856_reg[14] [3]),
        .I1(add_ln1351_fu_936_p2[12]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_118__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_119__0
       (.I0(\p_Result_2_reg_2856_reg[14] [2]),
        .I1(add_ln1351_fu_936_p2[11]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_119__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_11__4
       (.I0(p_Val2_8_reg_2838[14]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[13]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[14]),
        .O(A[14]));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_120__0
       (.I0(\p_Result_2_reg_2856_reg[14] [1]),
        .I1(add_ln1351_fu_936_p2[10]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_120__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_121__0
       (.I0(\p_Result_2_reg_2856_reg[14] [0]),
        .I1(add_ln1351_fu_936_p2[9]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_121__0_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_122__0
       (.I0(O[7]),
        .I1(add_ln1351_fu_936_p2[8]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_122__0_n_2));
  LUT4 #(
    .INIT(16'hFFDF)) 
    p_reg_reg_i_124__0
       (.I0(p_reg_reg_i_51__2_1),
        .I1(sel0[5]),
        .I2(p_reg_reg_i_51__2_2),
        .I3(sel0[11]),
        .O(p_reg_reg_i_124__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_125__0
       (.I0(sel0[10]),
        .I1(sel0[9]),
        .I2(sel0[7]),
        .I3(sel0[2]),
        .O(p_reg_reg_i_125__0_n_2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    p_reg_reg_i_126__0
       (.I0(\select_ln686_reg_2815_reg[6] ),
        .I1(p_Result_2_reg_2856[5]),
        .I2(p_Result_2_reg_2856[6]),
        .I3(\select_ln686_reg_2815_reg[7] ),
        .I4(p_Result_2_reg_2856[7]),
        .I5(\select_ln686_reg_2815_reg[8] ),
        .O(p_reg_reg_i_126__0_n_2));
  LUT6 #(
    .INIT(64'hFFFF3CFF5A5AFF3C)) 
    p_reg_reg_i_127__0
       (.I0(Q[10]),
        .I1(p_reg_reg_i_28__1_0[2]),
        .I2(p_Result_2_reg_2856[9]),
        .I3(p_reg_reg_i_28__1_0[3]),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(p_Result_2_reg_2856[10]),
        .O(p_reg_reg_i_127__0_n_2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    p_reg_reg_i_128__0
       (.I0(empty_30_fu_875_p1),
        .I1(p_Val2_8_reg_2838[16]),
        .I2(p_Result_2_reg_2856[0]),
        .I3(\select_ln686_reg_2815_reg[1] ),
        .I4(p_Result_2_reg_2856[1]),
        .I5(\select_ln686_reg_2815_reg[2] ),
        .O(p_reg_reg_i_128__0_n_2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    p_reg_reg_i_129__0
       (.I0(\select_ln686_reg_2815_reg[3] ),
        .I1(p_Result_2_reg_2856[2]),
        .I2(p_Result_2_reg_2856[3]),
        .I3(\select_ln686_reg_2815_reg[4] ),
        .I4(p_Result_2_reg_2856[4]),
        .I5(\select_ln686_reg_2815_reg[5] ),
        .O(p_reg_reg_i_129__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_12__4
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[12]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[13]),
        .O(A[13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_130__0
       (.CI(p_Val2_8_reg_2838[0]),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_130__0_n_2,p_reg_reg_i_130__0_n_3,p_reg_reg_i_130__0_n_4,p_reg_reg_i_130__0_n_5,p_reg_reg_i_130__0_n_6,p_reg_reg_i_130__0_n_7,p_reg_reg_i_130__0_n_8,p_reg_reg_i_130__0_n_9}),
        .DI({p_Val2_8_reg_2838[8:7],1'b0,p_Val2_8_reg_2838[5:1]}),
        .O(NLW_p_reg_reg_i_130__0_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_166__0_n_2,p_reg_reg_i_167__0_n_2,p_Val2_8_reg_2838[6],p_reg_reg_i_168__0_n_2,p_reg_reg_i_169__0_n_2,p_reg_reg_i_170__0_n_2,p_reg_reg_i_171__0_n_2,p_reg_reg_i_172__0_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_131__0
       (.I0(p_Val2_8_reg_2838[16]),
        .O(p_reg_reg_i_131__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_132__0
       (.I0(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_132__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_133__0
       (.I0(p_Val2_8_reg_2838[14]),
        .O(p_reg_reg_i_133__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_134__0
       (.I0(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_134__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_135__0
       (.I0(p_Val2_8_reg_2838[12]),
        .O(p_reg_reg_i_135__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_136__0
       (.I0(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_136__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_137__0
       (.I0(p_Val2_8_reg_2838[10]),
        .O(p_reg_reg_i_137__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_138__0
       (.I0(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_138__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_13__4
       (.I0(p_Val2_8_reg_2838[12]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[11]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[12]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_14__4
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[10]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[11]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_15__4
       (.I0(p_Val2_8_reg_2838[10]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[9]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[10]),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_164__0
       (.I0(Q[7]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_27__1_0[7]),
        .O(\select_ln686_reg_2815_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_165__0
       (.I0(Q[8]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_28__1_0[0]),
        .O(\select_ln686_reg_2815_reg[8] ));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_166__0
       (.I0(p_Val2_8_reg_2838[8]),
        .O(p_reg_reg_i_166__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_167__0
       (.I0(p_Val2_8_reg_2838[7]),
        .O(p_reg_reg_i_167__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_168__0
       (.I0(p_Val2_8_reg_2838[5]),
        .O(p_reg_reg_i_168__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_169__0
       (.I0(p_Val2_8_reg_2838[4]),
        .O(p_reg_reg_i_169__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_16__4
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[8]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[9]),
        .O(A[9]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_170__0
       (.I0(p_Val2_8_reg_2838[3]),
        .O(p_reg_reg_i_170__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_171__0
       (.I0(p_Val2_8_reg_2838[2]),
        .O(p_reg_reg_i_171__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_172__0
       (.I0(p_Val2_8_reg_2838[1]),
        .O(p_reg_reg_i_172__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_17__3
       (.I0(p_Val2_8_reg_2838[8]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[7]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[8]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_18__2
       (.I0(p_Val2_8_reg_2838[7]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[6]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_19__2
       (.I0(p_Val2_8_reg_2838[6]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[5]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_1__11
       (.I0(\p_Result_2_reg_2856_reg[8]_0 ),
        .I1(\p_Result_2_reg_2856_reg[8] ),
        .I2(\select_ln686_reg_2815_reg[0] ),
        .I3(p_reg_reg_i_51__2_0),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST[7]),
        .O(grp_fu_2459_p1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_20__2
       (.I0(p_Val2_8_reg_2838[5]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[4]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_21__1
       (.I0(p_Val2_8_reg_2838[4]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[3]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_22__1
       (.I0(p_Val2_8_reg_2838[3]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[2]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[3]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_23__1
       (.I0(p_Val2_8_reg_2838[2]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[1]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    p_reg_reg_i_24__1
       (.I0(p_Val2_8_reg_2838[1]),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(Wx_V_0_0_2_fu_829_p2[0]),
        .I3(icmp_ln237_fu_1111_p2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln29_5_reg_2656__0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFFF9000C)) 
    p_reg_reg_i_25__1
       (.I0(p_reg_reg_i_31__1_n_2),
        .I1(p_Val2_8_reg_2838[0]),
        .I2(icmp_ln237_fu_1111_p2),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(zext_ln29_5_reg_2656__0[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    p_reg_reg_i_26__2
       (.I0(O[5]),
        .I1(\select_ln686_reg_2815_reg[6] ),
        .I2(O[4]),
        .I3(\select_ln686_reg_2815_reg[5] ),
        .I4(\cmp_i_i989_i_reg_2761_reg[0]_0 ),
        .I5(p_reg_reg_i_38__2_n_2),
        .O(\p_Result_2_reg_2856_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF6FFFFF6)) 
    p_reg_reg_i_27__1
       (.I0(O[0]),
        .I1(\select_ln686_reg_2815_reg[1] ),
        .I2(p_reg_reg_i_40__2_n_2),
        .I3(\p_Result_2_reg_2856_reg[14] [1]),
        .I4(\select_ln686_reg_2815_reg[10] ),
        .I5(p_reg_reg_i_43__2_n_2),
        .O(\p_Result_2_reg_2856_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    p_reg_reg_i_28__1
       (.I0(p_reg_reg_i_44__1_n_2),
        .I1(\select_ln686_reg_2815_reg[3] ),
        .I2(O[2]),
        .I3(\select_ln686_reg_2815_reg[9] ),
        .I4(\p_Result_2_reg_2856_reg[14] [0]),
        .I5(p_reg_reg_i_47__1_n_2),
        .O(\select_ln686_reg_2815_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    p_reg_reg_i_29__1
       (.I0(p_reg_reg_i_48__2_n_2),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[15]),
        .I4(sel0[14]),
        .I5(p_reg_reg_i_51__2_n_2),
        .O(p_reg_reg_i_51__2_0));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_2__9
       (.I0(\p_Result_2_reg_2856_reg[8]_0 ),
        .I1(\p_Result_2_reg_2856_reg[8] ),
        .I2(\select_ln686_reg_2815_reg[0] ),
        .I3(p_reg_reg_i_51__2_0),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST[6]),
        .O(grp_fu_2459_p1[6]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_30__2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln237_fu_1111_p2,p_reg_reg_i_30__2_n_3,p_reg_reg_i_30__2_n_4,p_reg_reg_i_30__2_n_5,p_reg_reg_i_30__2_n_6,p_reg_reg_i_30__2_n_7,p_reg_reg_i_30__2_n_8,p_reg_reg_i_30__2_n_9}),
        .DI({p_reg_reg_i_52__1_n_2,p_reg_reg_i_53__1_n_2,p_reg_reg_i_54__0_n_2,p_reg_reg_i_55__0_n_2,p_reg_reg_i_56__0_n_2,p_reg_reg_i_57__0_n_2,p_reg_reg_i_58_n_2,p_reg_reg_i_59_n_2}),
        .O(NLW_p_reg_reg_i_30__2_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_60__0_n_2,p_reg_reg_i_61__0_n_2,p_reg_reg_i_62__0_n_2,p_reg_reg_i_63__0_n_2,p_reg_reg_i_64__0_n_2,p_reg_reg_i_65__0_n_2,p_reg_reg_i_66__0_n_2,p_reg_reg_i_67__0_n_2}));
  LUT6 #(
    .INIT(64'h0041000000000041)) 
    p_reg_reg_i_31__1
       (.I0(p_reg_reg_i_68__0_n_2),
        .I1(p_Result_2_reg_2856[14]),
        .I2(p_reg_reg_i_69__0_n_2),
        .I3(p_reg_reg_i_70__0_n_2),
        .I4(p_Result_2_reg_2856[11]),
        .I5(\cmp_i_i989_i_reg_2761_reg[0] ),
        .O(p_reg_reg_i_31__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_32__1
       (.CI(p_reg_reg_i_33__2_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_32__1_CO_UNCONNECTED[7],p_reg_reg_i_32__1_n_3,p_reg_reg_i_32__1_n_4,p_reg_reg_i_32__1_n_5,p_reg_reg_i_32__1_n_6,p_reg_reg_i_32__1_n_7,p_reg_reg_i_32__1_n_8,p_reg_reg_i_32__1_n_9}),
        .DI({1'b0,zext_ln29_5_reg_2656__0[14:8]}),
        .O(Wx_V_0_0_2_fu_829_p2[14:7]),
        .S({p_reg_reg_i_72__2_n_2,p_reg_reg_i_73__2_n_2,p_reg_reg_i_74__2_n_2,p_reg_reg_i_75__2_n_2,p_reg_reg_i_76__2_n_2,p_reg_reg_i_77__2_n_2,p_reg_reg_i_78__2_n_2,p_reg_reg_i_79__2_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_33__2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_33__2_n_2,p_reg_reg_i_33__2_n_3,p_reg_reg_i_33__2_n_4,p_reg_reg_i_33__2_n_5,p_reg_reg_i_33__2_n_6,p_reg_reg_i_33__2_n_7,p_reg_reg_i_33__2_n_8,p_reg_reg_i_33__2_n_9}),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O({Wx_V_0_0_2_fu_829_p2[6:0],\zext_ln29_4_reg_2648_reg[7] }),
        .S({p_reg_reg_i_80__2_n_2,p_reg_reg_i_81__2_n_2,p_reg_reg_i_82__2_n_2,p_reg_reg_i_83__2_n_2,p_reg_reg_i_84__1_n_2,p_reg_reg_i_85__1_n_2,p_reg_reg_i_86__0_n_2,p_reg_reg_i_87__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_34__2
       (.CI(p_reg_reg_i_88__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_34__2_n_2,p_reg_reg_i_34__2_n_3,p_reg_reg_i_34__2_n_4,p_reg_reg_i_34__2_n_5,p_reg_reg_i_34__2_n_6,p_reg_reg_i_34__2_n_7,p_reg_reg_i_34__2_n_8,p_reg_reg_i_34__2_n_9}),
        .DI(p_Result_2_reg_2856[7:0]),
        .O(O),
        .S({p_reg_reg_i_89__0_n_2,p_reg_reg_i_90__0_n_2,p_reg_reg_i_91__0_n_2,p_reg_reg_i_92__0_n_2,p_reg_reg_i_93__0_n_2,p_reg_reg_i_94__0_n_2,p_reg_reg_i_95__0_n_2,p_reg_reg_i_96__0_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_35__2
       (.I0(Q[6]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_27__1_0[6]),
        .O(\select_ln686_reg_2815_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_36__2
       (.I0(Q[5]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_27__1_0[5]),
        .O(\select_ln686_reg_2815_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_37__2
       (.I0(O[7]),
        .I1(p_reg_reg_i_28__1_0[0]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(Q[8]),
        .O(\cmp_i_i989_i_reg_2761_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_38__2
       (.I0(O[3]),
        .I1(p_reg_reg_i_27__1_0[4]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(Q[4]),
        .O(p_reg_reg_i_38__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_39__2
       (.I0(Q[1]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_27__1_0[1]),
        .O(\select_ln686_reg_2815_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_3__9
       (.I0(\p_Result_2_reg_2856_reg[8]_0 ),
        .I1(\p_Result_2_reg_2856_reg[8] ),
        .I2(\select_ln686_reg_2815_reg[0] ),
        .I3(p_reg_reg_i_51__2_0),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST[5]),
        .O(grp_fu_2459_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_40__2
       (.I0(O[1]),
        .I1(p_reg_reg_i_27__1_0[2]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(Q[2]),
        .O(p_reg_reg_i_40__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_41__1
       (.I0(Q[4]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_27__1_0[4]),
        .O(\select_ln686_reg_2815_reg[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_41__2
       (.CI(p_reg_reg_i_34__2_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_41__2_CO_UNCONNECTED[7:6],p_reg_reg_i_41__2_n_4,p_reg_reg_i_41__2_n_5,p_reg_reg_i_41__2_n_6,p_reg_reg_i_41__2_n_7,p_reg_reg_i_41__2_n_8,p_reg_reg_i_41__2_n_9}),
        .DI({1'b0,1'b0,p_Result_2_reg_2856[13:8]}),
        .O({NLW_p_reg_reg_i_41__2_O_UNCONNECTED[7],\p_Result_2_reg_2856_reg[14] }),
        .S({1'b0,p_reg_reg_i_98__0_n_2,p_reg_reg_i_99__0_n_2,p_reg_reg_i_100__0_n_2,p_reg_reg_i_101__0_n_2,p_reg_reg_i_102__0_n_2,p_reg_reg_i_103__0_n_2,p_reg_reg_i_104__0_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_42__2
       (.I0(Q[10]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_28__1_0[2]),
        .O(\select_ln686_reg_2815_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_43__1
       (.I0(Q[2]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_27__1_0[2]),
        .O(\select_ln686_reg_2815_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_43__2
       (.I0(O[6]),
        .I1(p_reg_reg_i_27__1_0[7]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(Q[7]),
        .O(p_reg_reg_i_43__2_n_2));
  LUT6 #(
    .INIT(64'hFFFF3CFF5A5AFF3C)) 
    p_reg_reg_i_44__1
       (.I0(Q[0]),
        .I1(p_reg_reg_i_27__1_0[0]),
        .I2(\p_Val2_8_reg_2838_reg[16] ),
        .I3(p_reg_reg_i_28__1_0[5]),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(\p_Result_2_reg_2856_reg[14] [4]),
        .O(p_reg_reg_i_44__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_45__0
       (.I0(Q[3]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_27__1_0[3]),
        .O(\select_ln686_reg_2815_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_46__1
       (.I0(Q[9]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_28__1_0[1]),
        .O(\select_ln686_reg_2815_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    p_reg_reg_i_47__1
       (.I0(\p_Result_2_reg_2856_reg[14] [6]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_28__1_0[7]),
        .I3(\p_Result_2_reg_2856_reg[14] [5]),
        .I4(p_reg_reg_i_28__1_0[6]),
        .I5(p_reg_reg_i_105__0_n_2),
        .O(p_reg_reg_i_47__1_n_2));
  LUT4 #(
    .INIT(16'hFFEF)) 
    p_reg_reg_i_48__2
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(p_reg_reg_i_106__0_n_9),
        .I3(sel0[8]),
        .O(p_reg_reg_i_48__2_n_2));
  CARRY8 p_reg_reg_i_49__2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_49__2_n_2,p_reg_reg_i_49__2_n_3,p_reg_reg_i_49__2_n_4,p_reg_reg_i_49__2_n_5,p_reg_reg_i_49__2_n_6,p_reg_reg_i_49__2_n_7,p_reg_reg_i_49__2_n_8,p_reg_reg_i_49__2_n_9}),
        .DI({O[6:0],\p_Val2_8_reg_2838_reg[16] }),
        .O(sel0[7:0]),
        .S({p_reg_reg_i_107__0_n_2,p_reg_reg_i_108__0_n_2,p_reg_reg_i_109__0_n_2,p_reg_reg_i_110__0_n_2,p_reg_reg_i_111__0_n_2,p_reg_reg_i_112__0_n_2,p_reg_reg_i_113__0_n_2,p_reg_reg_i_114__0_n_2}));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_4__9
       (.I0(\p_Result_2_reg_2856_reg[8]_0 ),
        .I1(\p_Result_2_reg_2856_reg[8] ),
        .I2(\select_ln686_reg_2815_reg[0] ),
        .I3(p_reg_reg_i_51__2_0),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST[4]),
        .O(grp_fu_2459_p1[4]));
  CARRY8 p_reg_reg_i_50__2
       (.CI(p_reg_reg_i_49__2_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_50__2_n_2,p_reg_reg_i_50__2_n_3,p_reg_reg_i_50__2_n_4,p_reg_reg_i_50__2_n_5,p_reg_reg_i_50__2_n_6,p_reg_reg_i_50__2_n_7,p_reg_reg_i_50__2_n_8,p_reg_reg_i_50__2_n_9}),
        .DI({\p_Result_2_reg_2856_reg[14] ,O[7]}),
        .O(sel0[15:8]),
        .S({p_reg_reg_i_115__0_n_2,p_reg_reg_i_116__0_n_2,p_reg_reg_i_117__0_n_2,p_reg_reg_i_118__0_n_2,p_reg_reg_i_119__0_n_2,p_reg_reg_i_120__0_n_2,p_reg_reg_i_121__0_n_2,p_reg_reg_i_122__0_n_2}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    p_reg_reg_i_51__2
       (.I0(sel0[12]),
        .I1(CO),
        .I2(sel0[6]),
        .I3(sel0[13]),
        .I4(p_reg_reg_i_124__0_n_2),
        .I5(p_reg_reg_i_125__0_n_2),
        .O(p_reg_reg_i_51__2_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_52__1
       (.I0(p_Val2_8_reg_2838[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .I2(zext_ln29_5_reg_2656__0[15]),
        .I3(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_52__1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_53__1
       (.I0(p_Val2_8_reg_2838[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .I2(zext_ln29_5_reg_2656__0[13]),
        .I3(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_53__1_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_54__0
       (.I0(p_Val2_8_reg_2838[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .I2(zext_ln29_5_reg_2656__0[11]),
        .I3(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_54__0_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_55__0
       (.I0(p_Val2_8_reg_2838[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .I2(zext_ln29_5_reg_2656__0[9]),
        .I3(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_55__0_n_2));
  LUT4 #(
    .INIT(16'h44D4)) 
    p_reg_reg_i_56__0
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(p_Val2_8_reg_2838[7]),
        .I2(p_Val2_8_reg_2838[6]),
        .I3(zext_ln29_5_reg_2656__0[6]),
        .O(p_reg_reg_i_56__0_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_57__0
       (.I0(p_Val2_8_reg_2838[4]),
        .I1(zext_ln29_5_reg_2656__0[4]),
        .I2(zext_ln29_5_reg_2656__0[5]),
        .I3(p_Val2_8_reg_2838[5]),
        .O(p_reg_reg_i_57__0_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_58
       (.I0(p_Val2_8_reg_2838[2]),
        .I1(zext_ln29_5_reg_2656__0[2]),
        .I2(zext_ln29_5_reg_2656__0[3]),
        .I3(p_Val2_8_reg_2838[3]),
        .O(p_reg_reg_i_58_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_59
       (.I0(p_Val2_8_reg_2838[0]),
        .I1(zext_ln29_5_reg_2656__0[0]),
        .I2(zext_ln29_5_reg_2656__0[1]),
        .I3(p_Val2_8_reg_2838[1]),
        .O(p_reg_reg_i_59_n_2));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_5__9
       (.I0(\p_Result_2_reg_2856_reg[8]_0 ),
        .I1(\p_Result_2_reg_2856_reg[8] ),
        .I2(\select_ln686_reg_2815_reg[0] ),
        .I3(p_reg_reg_i_51__2_0),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST[3]),
        .O(grp_fu_2459_p1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_60__0
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .I2(p_Val2_8_reg_2838[14]),
        .I3(zext_ln29_5_reg_2656__0[14]),
        .O(p_reg_reg_i_60__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_61__0
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .I2(p_Val2_8_reg_2838[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(p_reg_reg_i_61__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_62__0
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .I2(p_Val2_8_reg_2838[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(p_reg_reg_i_62__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_63__0
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .I2(p_Val2_8_reg_2838[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(p_reg_reg_i_63__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_64__0
       (.I0(p_Val2_8_reg_2838[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .I2(p_Val2_8_reg_2838[7]),
        .I3(zext_ln29_5_reg_2656__0[7]),
        .O(p_reg_reg_i_64__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_65__0
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .I2(p_Val2_8_reg_2838[5]),
        .I3(zext_ln29_5_reg_2656__0[5]),
        .O(p_reg_reg_i_65__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_66__0
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .I2(p_Val2_8_reg_2838[3]),
        .I3(zext_ln29_5_reg_2656__0[3]),
        .O(p_reg_reg_i_66__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_67__0
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .I2(p_Val2_8_reg_2838[1]),
        .I3(zext_ln29_5_reg_2656__0[1]),
        .O(p_reg_reg_i_67__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    p_reg_reg_i_68__0
       (.I0(p_reg_reg_i_126__0_n_2),
        .I1(\select_ln686_reg_2815_reg[9] ),
        .I2(p_Result_2_reg_2856[8]),
        .I3(p_reg_reg_i_127__0_n_2),
        .I4(p_reg_reg_i_128__0_n_2),
        .I5(p_reg_reg_i_129__0_n_2),
        .O(p_reg_reg_i_68__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_69__0
       (.I0(p_reg_reg_i_28__1_0[7]),
        .I1(cmp_i_i989_i_reg_2761),
        .O(p_reg_reg_i_69__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_6__9
       (.I0(\p_Result_2_reg_2856_reg[8]_0 ),
        .I1(\p_Result_2_reg_2856_reg[8] ),
        .I2(\select_ln686_reg_2815_reg[0] ),
        .I3(p_reg_reg_i_51__2_0),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST[2]),
        .O(grp_fu_2459_p1[2]));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    p_reg_reg_i_70__0
       (.I0(p_reg_reg_i_28__1_0[6]),
        .I1(p_Result_2_reg_2856[13]),
        .I2(p_reg_reg_i_28__1_0[5]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(p_Result_2_reg_2856[12]),
        .O(p_reg_reg_i_70__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_71__0
       (.I0(p_reg_reg_i_28__1_0[4]),
        .I1(cmp_i_i989_i_reg_2761),
        .O(\cmp_i_i989_i_reg_2761_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_72__2
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .O(p_reg_reg_i_72__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_73__2
       (.I0(p_Val2_8_reg_2838[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .O(p_reg_reg_i_73__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_74__2
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .O(p_reg_reg_i_74__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_75__2
       (.I0(p_Val2_8_reg_2838[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .O(p_reg_reg_i_75__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_76__2
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .O(p_reg_reg_i_76__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_77__2
       (.I0(p_Val2_8_reg_2838[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .O(p_reg_reg_i_77__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_78__2
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .O(p_reg_reg_i_78__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_79__2
       (.I0(p_Val2_8_reg_2838[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .O(p_reg_reg_i_79__2_n_2));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_7__9
       (.I0(\p_Result_2_reg_2856_reg[8]_0 ),
        .I1(\p_Result_2_reg_2856_reg[8] ),
        .I2(\select_ln686_reg_2815_reg[0] ),
        .I3(p_reg_reg_i_51__2_0),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST[1]),
        .O(grp_fu_2459_p1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_80__2
       (.I0(p_Val2_8_reg_2838[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .O(p_reg_reg_i_80__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_81__2
       (.I0(p_Val2_8_reg_2838[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .O(p_reg_reg_i_81__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_82__2
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_8_reg_2838[5]),
        .O(p_reg_reg_i_82__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_83__2
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .O(p_reg_reg_i_83__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_84__1
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_8_reg_2838[3]),
        .O(p_reg_reg_i_84__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_85__1
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .O(p_reg_reg_i_85__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_86__0
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_8_reg_2838[1]),
        .O(p_reg_reg_i_86__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_87__0
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .O(p_reg_reg_i_87__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_88__0
       (.CI(p_reg_reg_i_130__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_88__0_n_2,p_reg_reg_i_88__0_n_3,p_reg_reg_i_88__0_n_4,p_reg_reg_i_88__0_n_5,p_reg_reg_i_88__0_n_6,p_reg_reg_i_88__0_n_7,p_reg_reg_i_88__0_n_8,p_reg_reg_i_88__0_n_9}),
        .DI(p_Val2_8_reg_2838[16:9]),
        .O({\p_Val2_8_reg_2838_reg[16] ,NLW_p_reg_reg_i_88__0_O_UNCONNECTED[6:0]}),
        .S({p_reg_reg_i_131__0_n_2,p_reg_reg_i_132__0_n_2,p_reg_reg_i_133__0_n_2,p_reg_reg_i_134__0_n_2,p_reg_reg_i_135__0_n_2,p_reg_reg_i_136__0_n_2,p_reg_reg_i_137__0_n_2,p_reg_reg_i_138__0_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_89__0
       (.I0(p_Result_2_reg_2856[7]),
        .O(p_reg_reg_i_89__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_8__9
       (.I0(\p_Result_2_reg_2856_reg[8]_0 ),
        .I1(\p_Result_2_reg_2856_reg[8] ),
        .I2(\select_ln686_reg_2815_reg[0] ),
        .I3(p_reg_reg_i_51__2_0),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST[0]),
        .O(grp_fu_2459_p1[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_90__0
       (.I0(p_Result_2_reg_2856[6]),
        .O(p_reg_reg_i_90__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_91__0
       (.I0(p_Result_2_reg_2856[5]),
        .O(p_reg_reg_i_91__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_92__0
       (.I0(p_Result_2_reg_2856[4]),
        .O(p_reg_reg_i_92__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_93__0
       (.I0(p_Result_2_reg_2856[3]),
        .O(p_reg_reg_i_93__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_94__0
       (.I0(p_Result_2_reg_2856[2]),
        .O(p_reg_reg_i_94__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_95__0
       (.I0(p_Result_2_reg_2856[1]),
        .O(p_reg_reg_i_95__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_96__0
       (.I0(p_Result_2_reg_2856[0]),
        .O(p_reg_reg_i_96__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_98__0
       (.I0(p_Result_2_reg_2856[14]),
        .O(p_reg_reg_i_98__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_99__0
       (.I0(p_Result_2_reg_2856[13]),
        .O(p_reg_reg_i_99__0_n_2));
  LUT3 #(
    .INIT(8'hA8)) 
    p_reg_reg_i_9__4
       (.I0(tmp_4_fu_662_p3),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(icmp_ln237_fu_1111_p2),
        .O(A[16]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_36
   (P,
    E,
    ap_clk,
    A,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    cmp_i_i989_i_reg_2761,
    DSP_A_B_DATA_INST_3);
  output [15:0]P;
  input [0:0]E;
  input ap_clk;
  input [16:0]A;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input cmp_i_i989_i_reg_2761;
  input [7:0]DSP_A_B_DATA_INST_3;

  wire [16:0]A;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [7:0]DSP_A_B_DATA_INST_3;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire cmp_i_i989_i_reg_2761;
  wire [7:0]grp_fu_2450_p1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2450_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_1__10
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[7]),
        .O(grp_fu_2450_p1[7]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_2__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[6]),
        .O(grp_fu_2450_p1[6]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_3__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[5]),
        .O(grp_fu_2450_p1[5]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_4__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[4]),
        .O(grp_fu_2450_p1[4]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_5__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[3]),
        .O(grp_fu_2450_p1[3]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_6__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[2]),
        .O(grp_fu_2450_p1[2]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_7__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[1]),
        .O(grp_fu_2450_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_8__8
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[0]),
        .O(grp_fu_2450_p1[0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_37
   (P,
    CEA2,
    ap_clk,
    A,
    \icmp_ln686_reg_2800_reg[0] ,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    cmp_i_i989_i_reg_2761,
    DSP_A_B_DATA_INST_3);
  output [15:0]P;
  output CEA2;
  input ap_clk;
  input [16:0]A;
  input [0:0]\icmp_ln686_reg_2800_reg[0] ;
  input [0:0]Q;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input cmp_i_i989_i_reg_2761;
  input [7:0]DSP_A_B_DATA_INST_3;

  wire [16:0]A;
  wire CEA2;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [7:0]DSP_A_B_DATA_INST_3;
  wire [15:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire cmp_i_i989_i_reg_2761;
  wire [7:0]grp_fu_2441_p1;
  wire [0:0]\icmp_ln686_reg_2800_reg[0] ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln686_reg_2800[0]_i_1__0 
       (.I0(\icmp_ln686_reg_2800_reg[0] ),
        .I1(Q),
        .O(CEA2));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2441_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_1__9
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[7]),
        .O(grp_fu_2441_p1[7]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_2__7
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[6]),
        .O(grp_fu_2441_p1[6]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_3__7
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[5]),
        .O(grp_fu_2441_p1[5]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_4__7
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[4]),
        .O(grp_fu_2441_p1[4]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_5__7
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[3]),
        .O(grp_fu_2441_p1[3]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_6__7
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[2]),
        .O(grp_fu_2441_p1[2]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_7__7
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[1]),
        .O(grp_fu_2441_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFFF0100000000)) 
    p_reg_reg_i_8__7
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DSP_A_B_DATA_INST_3[0]),
        .O(grp_fu_2441_p1[0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_87
   (P,
    A,
    Wx_V_0_0_2_fu_829_p2,
    \select_ln686_reg_2815_reg[1] ,
    \select_ln686_reg_2815_reg[3] ,
    \select_ln686_reg_2815_reg[7] ,
    \select_ln686_reg_2815_reg[4] ,
    empty_30_fu_875_p1,
    \zext_ln29_4_reg_2648_reg[7] ,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    p_Val2_8_reg_2838,
    zext_ln29_5_reg_2656__0,
    cmp_i_i989_i_reg_2761,
    p_Result_2_reg_2856,
    O,
    p_reg_reg_i_54_0,
    Q,
    p_reg_reg_i_215,
    tmp_4_fu_662_p3);
  output [15:0]P;
  output [16:0]A;
  output [14:0]Wx_V_0_0_2_fu_829_p2;
  output \select_ln686_reg_2815_reg[1] ;
  output \select_ln686_reg_2815_reg[3] ;
  output \select_ln686_reg_2815_reg[7] ;
  output \select_ln686_reg_2815_reg[4] ;
  output [0:0]empty_30_fu_875_p1;
  output [0:0]\zext_ln29_4_reg_2648_reg[7] ;
  input CEA2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [16:0]p_Val2_8_reg_2838;
  input [15:0]zext_ln29_5_reg_2656__0;
  input cmp_i_i989_i_reg_2761;
  input [14:0]p_Result_2_reg_2856;
  input [6:0]O;
  input p_reg_reg_i_54_0;
  input [9:0]Q;
  input [7:0]p_reg_reg_i_215;
  input tmp_4_fu_662_p3;

  wire [16:0]A;
  wire CEA2;
  wire [7:0]DSP_ALU_INST;
  wire [6:0]O;
  wire [15:0]P;
  wire [9:0]Q;
  wire [14:0]Wx_V_0_0_2_fu_829_p2;
  wire ap_clk;
  wire cmp_i_i989_i_reg_2761;
  wire [0:0]empty_30_fu_875_p1;
  wire icmp_ln237_fu_1111_p2;
  wire [14:0]p_Result_2_reg_2856;
  wire [16:0]p_Val2_8_reg_2838;
  wire [7:0]p_reg_reg_i_215;
  wire p_reg_reg_i_27__0_n_3;
  wire p_reg_reg_i_27__0_n_4;
  wire p_reg_reg_i_27__0_n_5;
  wire p_reg_reg_i_27__0_n_6;
  wire p_reg_reg_i_27__0_n_7;
  wire p_reg_reg_i_27__0_n_8;
  wire p_reg_reg_i_27__0_n_9;
  wire p_reg_reg_i_28__0_n_2;
  wire p_reg_reg_i_29_n_2;
  wire p_reg_reg_i_30__0_n_3;
  wire p_reg_reg_i_30__0_n_4;
  wire p_reg_reg_i_30__0_n_5;
  wire p_reg_reg_i_30__0_n_6;
  wire p_reg_reg_i_30__0_n_7;
  wire p_reg_reg_i_30__0_n_8;
  wire p_reg_reg_i_30__0_n_9;
  wire p_reg_reg_i_31_n_2;
  wire p_reg_reg_i_32__0_n_2;
  wire p_reg_reg_i_32__0_n_3;
  wire p_reg_reg_i_32__0_n_4;
  wire p_reg_reg_i_32__0_n_5;
  wire p_reg_reg_i_32__0_n_6;
  wire p_reg_reg_i_32__0_n_7;
  wire p_reg_reg_i_32__0_n_8;
  wire p_reg_reg_i_32__0_n_9;
  wire p_reg_reg_i_38_n_2;
  wire p_reg_reg_i_39_n_2;
  wire p_reg_reg_i_40_n_2;
  wire p_reg_reg_i_41_n_2;
  wire p_reg_reg_i_42_n_2;
  wire p_reg_reg_i_43_n_2;
  wire p_reg_reg_i_44_n_2;
  wire p_reg_reg_i_45_n_2;
  wire p_reg_reg_i_46__0_n_2;
  wire p_reg_reg_i_47__0_n_2;
  wire p_reg_reg_i_48__0_n_2;
  wire p_reg_reg_i_49__0_n_2;
  wire p_reg_reg_i_50__0_n_2;
  wire p_reg_reg_i_51__0_n_2;
  wire p_reg_reg_i_52__0_n_2;
  wire p_reg_reg_i_53_n_2;
  wire p_reg_reg_i_54_0;
  wire p_reg_reg_i_54_n_2;
  wire p_reg_reg_i_56_n_2;
  wire p_reg_reg_i_57_n_2;
  wire p_reg_reg_i_58__2_n_2;
  wire p_reg_reg_i_59__2_n_2;
  wire p_reg_reg_i_60__2_n_2;
  wire p_reg_reg_i_61__2_n_2;
  wire p_reg_reg_i_62__2_n_2;
  wire p_reg_reg_i_63__2_n_2;
  wire p_reg_reg_i_64__2_n_2;
  wire p_reg_reg_i_65__2_n_2;
  wire p_reg_reg_i_66__2_n_2;
  wire p_reg_reg_i_67__2_n_2;
  wire p_reg_reg_i_68__2_n_2;
  wire p_reg_reg_i_69__2_n_2;
  wire p_reg_reg_i_70__2_n_2;
  wire p_reg_reg_i_71__2_n_2;
  wire p_reg_reg_i_72__1_n_2;
  wire p_reg_reg_i_73__1_n_2;
  wire p_reg_reg_i_94_n_2;
  wire p_reg_reg_i_95_n_2;
  wire p_reg_reg_i_96_n_2;
  wire p_reg_reg_i_97_n_2;
  wire p_reg_reg_i_98_n_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire \select_ln686_reg_2815_reg[1] ;
  wire \select_ln686_reg_2815_reg[3] ;
  wire \select_ln686_reg_2815_reg[4] ;
  wire \select_ln686_reg_2815_reg[7] ;
  wire tmp_4_fu_662_p3;
  wire [0:0]\zext_ln29_4_reg_2648_reg[7] ;
  wire [15:0]zext_ln29_5_reg_2656__0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_27__0_O_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_30__0_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_30_reg_2881[0]_i_1 
       (.I0(Q[0]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_215[0]),
        .O(empty_30_fu_875_p1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_10__1
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[14]),
        .I4(p_Val2_8_reg_2838[15]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[15]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_11__1
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[13]),
        .I4(p_Val2_8_reg_2838[14]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[14]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_12__1
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[12]),
        .I4(p_Val2_8_reg_2838[13]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_13__1
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[11]),
        .I4(p_Val2_8_reg_2838[12]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_14__1
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[10]),
        .I4(p_Val2_8_reg_2838[11]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[11]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_15__1
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[9]),
        .I4(p_Val2_8_reg_2838[10]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_160
       (.I0(Q[7]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_215[7]),
        .O(\select_ln686_reg_2815_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_16__1
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[8]),
        .I4(p_Val2_8_reg_2838[9]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[9]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_17__0
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[7]),
        .I4(p_Val2_8_reg_2838[8]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_18
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[6]),
        .I4(p_Val2_8_reg_2838[7]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_19
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[5]),
        .I4(p_Val2_8_reg_2838[6]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_20
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[4]),
        .I4(p_Val2_8_reg_2838[5]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_21
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[3]),
        .I4(p_Val2_8_reg_2838[4]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_22
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[2]),
        .I4(p_Val2_8_reg_2838[3]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_23
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[1]),
        .I4(p_Val2_8_reg_2838[2]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    p_reg_reg_i_24
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_reg_reg_i_28__0_n_2),
        .I2(p_reg_reg_i_29_n_2),
        .I3(Wx_V_0_0_2_fu_829_p2[0]),
        .I4(p_Val2_8_reg_2838[1]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hFFFFAAA8FDA8AAA8)) 
    p_reg_reg_i_25
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(icmp_ln237_fu_1111_p2),
        .I3(p_reg_reg_i_29_n_2),
        .I4(p_Val2_8_reg_2838[0]),
        .I5(p_reg_reg_i_31_n_2),
        .O(A[0]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_27__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln237_fu_1111_p2,p_reg_reg_i_27__0_n_3,p_reg_reg_i_27__0_n_4,p_reg_reg_i_27__0_n_5,p_reg_reg_i_27__0_n_6,p_reg_reg_i_27__0_n_7,p_reg_reg_i_27__0_n_8,p_reg_reg_i_27__0_n_9}),
        .DI({p_reg_reg_i_38_n_2,p_reg_reg_i_39_n_2,p_reg_reg_i_40_n_2,p_reg_reg_i_41_n_2,p_reg_reg_i_42_n_2,p_reg_reg_i_43_n_2,p_reg_reg_i_44_n_2,p_reg_reg_i_45_n_2}),
        .O(NLW_p_reg_reg_i_27__0_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_46__0_n_2,p_reg_reg_i_47__0_n_2,p_reg_reg_i_48__0_n_2,p_reg_reg_i_49__0_n_2,p_reg_reg_i_50__0_n_2,p_reg_reg_i_51__0_n_2,p_reg_reg_i_52__0_n_2,p_reg_reg_i_53_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_28__0
       (.I0(icmp_ln237_fu_1111_p2),
        .I1(cmp_i_i989_i_reg_2761),
        .O(p_reg_reg_i_28__0_n_2));
  LUT6 #(
    .INIT(64'hAAAA8AA8AAAAAAAA)) 
    p_reg_reg_i_29
       (.I0(p_reg_reg_i_28__0_n_2),
        .I1(p_reg_reg_i_54_n_2),
        .I2(p_Result_2_reg_2856[0]),
        .I3(\select_ln686_reg_2815_reg[1] ),
        .I4(p_reg_reg_i_56_n_2),
        .I5(p_reg_reg_i_57_n_2),
        .O(p_reg_reg_i_29_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_30__0
       (.CI(p_reg_reg_i_32__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_30__0_CO_UNCONNECTED[7],p_reg_reg_i_30__0_n_3,p_reg_reg_i_30__0_n_4,p_reg_reg_i_30__0_n_5,p_reg_reg_i_30__0_n_6,p_reg_reg_i_30__0_n_7,p_reg_reg_i_30__0_n_8,p_reg_reg_i_30__0_n_9}),
        .DI({1'b0,zext_ln29_5_reg_2656__0[14:8]}),
        .O(Wx_V_0_0_2_fu_829_p2[14:7]),
        .S({p_reg_reg_i_58__2_n_2,p_reg_reg_i_59__2_n_2,p_reg_reg_i_60__2_n_2,p_reg_reg_i_61__2_n_2,p_reg_reg_i_62__2_n_2,p_reg_reg_i_63__2_n_2,p_reg_reg_i_64__2_n_2,p_reg_reg_i_65__2_n_2}));
  LUT6 #(
    .INIT(64'h0041000000000000)) 
    p_reg_reg_i_31
       (.I0(p_reg_reg_i_54_n_2),
        .I1(p_Result_2_reg_2856[0]),
        .I2(\select_ln686_reg_2815_reg[1] ),
        .I3(p_reg_reg_i_56_n_2),
        .I4(p_reg_reg_i_57_n_2),
        .I5(p_reg_reg_i_28__0_n_2),
        .O(p_reg_reg_i_31_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_32__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_32__0_n_2,p_reg_reg_i_32__0_n_3,p_reg_reg_i_32__0_n_4,p_reg_reg_i_32__0_n_5,p_reg_reg_i_32__0_n_6,p_reg_reg_i_32__0_n_7,p_reg_reg_i_32__0_n_8,p_reg_reg_i_32__0_n_9}),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O({Wx_V_0_0_2_fu_829_p2[6:0],\zext_ln29_4_reg_2648_reg[7] }),
        .S({p_reg_reg_i_66__2_n_2,p_reg_reg_i_67__2_n_2,p_reg_reg_i_68__2_n_2,p_reg_reg_i_69__2_n_2,p_reg_reg_i_70__2_n_2,p_reg_reg_i_71__2_n_2,p_reg_reg_i_72__1_n_2,p_reg_reg_i_73__1_n_2}));
  LUT4 #(
    .INIT(16'h20F2)) 
    p_reg_reg_i_38
       (.I0(p_Val2_8_reg_2838[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .I2(p_Val2_8_reg_2838[15]),
        .I3(zext_ln29_5_reg_2656__0[15]),
        .O(p_reg_reg_i_38_n_2));
  LUT4 #(
    .INIT(16'h20F2)) 
    p_reg_reg_i_39
       (.I0(p_Val2_8_reg_2838[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .I2(p_Val2_8_reg_2838[13]),
        .I3(zext_ln29_5_reg_2656__0[13]),
        .O(p_reg_reg_i_39_n_2));
  LUT4 #(
    .INIT(16'h20F2)) 
    p_reg_reg_i_40
       (.I0(p_Val2_8_reg_2838[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .I2(p_Val2_8_reg_2838[11]),
        .I3(zext_ln29_5_reg_2656__0[11]),
        .O(p_reg_reg_i_40_n_2));
  LUT4 #(
    .INIT(16'h20F2)) 
    p_reg_reg_i_41
       (.I0(p_Val2_8_reg_2838[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .I2(p_Val2_8_reg_2838[9]),
        .I3(zext_ln29_5_reg_2656__0[9]),
        .O(p_reg_reg_i_41_n_2));
  LUT4 #(
    .INIT(16'h20F2)) 
    p_reg_reg_i_42
       (.I0(p_Val2_8_reg_2838[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .I2(p_Val2_8_reg_2838[7]),
        .I3(zext_ln29_5_reg_2656__0[7]),
        .O(p_reg_reg_i_42_n_2));
  LUT4 #(
    .INIT(16'h40F4)) 
    p_reg_reg_i_43
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .I2(p_Val2_8_reg_2838[5]),
        .I3(zext_ln29_5_reg_2656__0[5]),
        .O(p_reg_reg_i_43_n_2));
  LUT4 #(
    .INIT(16'h40F4)) 
    p_reg_reg_i_44
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .I2(p_Val2_8_reg_2838[3]),
        .I3(zext_ln29_5_reg_2656__0[3]),
        .O(p_reg_reg_i_44_n_2));
  LUT4 #(
    .INIT(16'h40F4)) 
    p_reg_reg_i_45
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .I2(p_Val2_8_reg_2838[1]),
        .I3(zext_ln29_5_reg_2656__0[1]),
        .O(p_reg_reg_i_45_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_46__0
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .I2(p_Val2_8_reg_2838[14]),
        .I3(zext_ln29_5_reg_2656__0[14]),
        .O(p_reg_reg_i_46__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_47__0
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .I2(p_Val2_8_reg_2838[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(p_reg_reg_i_47__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_48__0
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .I2(p_Val2_8_reg_2838[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(p_reg_reg_i_48__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_49__0
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .I2(p_Val2_8_reg_2838[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(p_reg_reg_i_49__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_50__0
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_Val2_8_reg_2838[6]),
        .I2(p_Val2_8_reg_2838[7]),
        .I3(zext_ln29_5_reg_2656__0[7]),
        .O(p_reg_reg_i_50__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_51__0
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_8_reg_2838[5]),
        .I2(p_Val2_8_reg_2838[4]),
        .I3(zext_ln29_5_reg_2656__0[4]),
        .O(p_reg_reg_i_51__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_52__0
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_8_reg_2838[3]),
        .I2(p_Val2_8_reg_2838[2]),
        .I3(zext_ln29_5_reg_2656__0[2]),
        .O(p_reg_reg_i_52__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_53
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_8_reg_2838[1]),
        .I2(p_Val2_8_reg_2838[0]),
        .I3(zext_ln29_5_reg_2656__0[0]),
        .O(p_reg_reg_i_53_n_2));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    p_reg_reg_i_54
       (.I0(p_reg_reg_i_94_n_2),
        .I1(p_reg_reg_i_95_n_2),
        .I2(p_reg_reg_i_96_n_2),
        .I3(p_reg_reg_i_97_n_2),
        .I4(p_Result_2_reg_2856[2]),
        .I5(\select_ln686_reg_2815_reg[3] ),
        .O(p_reg_reg_i_54_n_2));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_55
       (.I0(Q[1]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_215[1]),
        .O(\select_ln686_reg_2815_reg[1] ));
  LUT6 #(
    .INIT(64'h6F666FFFF6FFF666)) 
    p_reg_reg_i_56
       (.I0(\select_ln686_reg_2815_reg[4] ),
        .I1(p_Result_2_reg_2856[3]),
        .I2(Q[5]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(p_reg_reg_i_215[5]),
        .I5(p_Result_2_reg_2856[4]),
        .O(p_reg_reg_i_56_n_2));
  LUT6 #(
    .INIT(64'h0000000003900309)) 
    p_reg_reg_i_57
       (.I0(O[6]),
        .I1(p_Result_2_reg_2856[14]),
        .I2(p_Result_2_reg_2856[12]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(O[4]),
        .I5(p_reg_reg_i_98_n_2),
        .O(p_reg_reg_i_57_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_58__2
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_58__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_59__2
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(p_Val2_8_reg_2838[14]),
        .O(p_reg_reg_i_59__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_60__2
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_60__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_61__2
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(p_Val2_8_reg_2838[12]),
        .O(p_reg_reg_i_61__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_62__2
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_62__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_63__2
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(p_Val2_8_reg_2838[10]),
        .O(p_reg_reg_i_63__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_64__2
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_64__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_65__2
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_Val2_8_reg_2838[8]),
        .O(p_reg_reg_i_65__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_66__2
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(p_Val2_8_reg_2838[7]),
        .O(p_reg_reg_i_66__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_67__2
       (.I0(p_Val2_8_reg_2838[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .O(p_reg_reg_i_67__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_68__2
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_8_reg_2838[5]),
        .O(p_reg_reg_i_68__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_69__2
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .O(p_reg_reg_i_69__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_70__2
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_8_reg_2838[3]),
        .O(p_reg_reg_i_70__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_71__2
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .O(p_reg_reg_i_71__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_72__1
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_8_reg_2838[1]),
        .O(p_reg_reg_i_72__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_73__1
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .O(p_reg_reg_i_73__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_76
       (.I0(Q[3]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_215[3]),
        .O(\select_ln686_reg_2815_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_86
       (.I0(Q[4]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_215[4]),
        .O(\select_ln686_reg_2815_reg[4] ));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    p_reg_reg_i_94
       (.I0(Q[2]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_215[2]),
        .I3(p_Result_2_reg_2856[1]),
        .I4(empty_30_fu_875_p1),
        .I5(p_Val2_8_reg_2838[16]),
        .O(p_reg_reg_i_94_n_2));
  LUT6 #(
    .INIT(64'h6F666FFFF6FFF666)) 
    p_reg_reg_i_95
       (.I0(p_reg_reg_i_54_0),
        .I1(p_Result_2_reg_2856[9]),
        .I2(Q[9]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(O[1]),
        .I5(p_Result_2_reg_2856[8]),
        .O(p_reg_reg_i_95_n_2));
  LUT6 #(
    .INIT(64'hFFFF3CFF5A5AFF3C)) 
    p_reg_reg_i_96
       (.I0(Q[6]),
        .I1(p_reg_reg_i_215[6]),
        .I2(p_Result_2_reg_2856[5]),
        .I3(O[2]),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(p_Result_2_reg_2856[10]),
        .O(p_reg_reg_i_96_n_2));
  LUT6 #(
    .INIT(64'h6F666FFFF6FFF666)) 
    p_reg_reg_i_97
       (.I0(\select_ln686_reg_2815_reg[7] ),
        .I1(p_Result_2_reg_2856[6]),
        .I2(Q[8]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(O[0]),
        .I5(p_Result_2_reg_2856[7]),
        .O(p_reg_reg_i_97_n_2));
  LUT5 #(
    .INIT(32'hFA6FFAF6)) 
    p_reg_reg_i_98
       (.I0(p_Result_2_reg_2856[13]),
        .I1(O[5]),
        .I2(p_Result_2_reg_2856[11]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(O[3]),
        .O(p_reg_reg_i_98_n_2));
  LUT3 #(
    .INIT(8'hA8)) 
    p_reg_reg_i_9__1
       (.I0(tmp_4_fu_662_p3),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(icmp_ln237_fu_1111_p2),
        .O(A[16]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_88
   (P,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    A);
  output [15:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [16:0]A;

  wire [16:0]A;
  wire CEA2;
  wire [7:0]DSP_ALU_INST;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_DSP48_1_89
   (P,
    \cmp_i_i989_i_reg_2761_reg[0] ,
    DI,
    \p_Result_2_reg_2856_reg[8] ,
    \cmp_i_i989_i_reg_2761_reg[0]_0 ,
    \select_ln686_reg_2815_reg[10] ,
    \cmp_i_i989_i_reg_2761_reg[0]_1 ,
    \select_ln686_reg_2815_reg[6] ,
    \cmp_i_i989_i_reg_2761_reg[0]_2 ,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    A,
    cmp_i_i989_i_reg_2761,
    O,
    Q,
    p_reg_reg_i_35_0,
    p_reg_reg_i_26_0,
    p_reg_reg_i_26_1,
    p_reg_reg_i_26_2,
    p_Result_2_reg_2856,
    p_Val2_8_reg_2838,
    CO,
    p_reg_reg_i_26_3,
    p_reg_reg_i_37__0_0,
    add_ln1351_fu_936_p2,
    cmp117_reg_2821);
  output [15:0]P;
  output \cmp_i_i989_i_reg_2761_reg[0] ;
  output [7:0]DI;
  output [7:0]\p_Result_2_reg_2856_reg[8] ;
  output \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  output \select_ln686_reg_2815_reg[10] ;
  output \cmp_i_i989_i_reg_2761_reg[0]_1 ;
  output \select_ln686_reg_2815_reg[6] ;
  output \cmp_i_i989_i_reg_2761_reg[0]_2 ;
  input CEA2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [16:0]A;
  input cmp_i_i989_i_reg_2761;
  input [7:0]O;
  input [7:0]Q;
  input [4:0]p_reg_reg_i_35_0;
  input p_reg_reg_i_26_0;
  input p_reg_reg_i_26_1;
  input p_reg_reg_i_26_2;
  input [14:0]p_Result_2_reg_2856;
  input [16:0]p_Val2_8_reg_2838;
  input [0:0]CO;
  input [0:0]p_reg_reg_i_26_3;
  input [0:0]p_reg_reg_i_37__0_0;
  input [15:0]add_ln1351_fu_936_p2;
  input cmp117_reg_2821;

  wire [16:0]A;
  wire CEA2;
  wire [0:0]CO;
  wire [7:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]O;
  wire [15:0]P;
  wire [7:0]Q;
  wire [15:0]add_ln1351_fu_936_p2;
  wire ap_clk;
  wire cmp117_reg_2821;
  wire cmp_i_i989_i_reg_2761;
  wire \cmp_i_i989_i_reg_2761_reg[0] ;
  wire \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  wire \cmp_i_i989_i_reg_2761_reg[0]_1 ;
  wire \cmp_i_i989_i_reg_2761_reg[0]_2 ;
  wire [14:0]p_Result_2_reg_2856;
  wire [7:0]\p_Result_2_reg_2856_reg[8] ;
  wire [16:0]p_Val2_8_reg_2838;
  wire p_reg_reg_i_100_n_2;
  wire p_reg_reg_i_101_n_2;
  wire p_reg_reg_i_102_n_2;
  wire p_reg_reg_i_103_n_2;
  wire p_reg_reg_i_104_n_2;
  wire p_reg_reg_i_105_n_2;
  wire p_reg_reg_i_106_n_2;
  wire p_reg_reg_i_107_n_2;
  wire p_reg_reg_i_108_n_2;
  wire p_reg_reg_i_109_n_2;
  wire p_reg_reg_i_110_n_2;
  wire p_reg_reg_i_111_n_2;
  wire p_reg_reg_i_112_n_2;
  wire p_reg_reg_i_113_n_2;
  wire p_reg_reg_i_114_n_2;
  wire p_reg_reg_i_148_n_2;
  wire p_reg_reg_i_149_n_2;
  wire p_reg_reg_i_150_n_2;
  wire p_reg_reg_i_151_n_2;
  wire p_reg_reg_i_152_n_2;
  wire p_reg_reg_i_153_n_2;
  wire p_reg_reg_i_154_n_2;
  wire p_reg_reg_i_155_n_2;
  wire p_reg_reg_i_156_n_2;
  wire p_reg_reg_i_156_n_3;
  wire p_reg_reg_i_156_n_4;
  wire p_reg_reg_i_156_n_5;
  wire p_reg_reg_i_156_n_6;
  wire p_reg_reg_i_156_n_7;
  wire p_reg_reg_i_156_n_8;
  wire p_reg_reg_i_156_n_9;
  wire p_reg_reg_i_158_n_2;
  wire p_reg_reg_i_159_n_2;
  wire p_reg_reg_i_161_n_2;
  wire p_reg_reg_i_161_n_3;
  wire p_reg_reg_i_161_n_4;
  wire p_reg_reg_i_161_n_5;
  wire p_reg_reg_i_161_n_6;
  wire p_reg_reg_i_161_n_7;
  wire p_reg_reg_i_161_n_8;
  wire p_reg_reg_i_161_n_9;
  wire p_reg_reg_i_162_n_2;
  wire p_reg_reg_i_163_n_2;
  wire p_reg_reg_i_164_n_2;
  wire p_reg_reg_i_165_n_2;
  wire p_reg_reg_i_166_n_2;
  wire p_reg_reg_i_167_n_2;
  wire p_reg_reg_i_168_n_2;
  wire p_reg_reg_i_169_n_2;
  wire p_reg_reg_i_204_n_2;
  wire p_reg_reg_i_205_n_2;
  wire p_reg_reg_i_206_n_2;
  wire p_reg_reg_i_207_n_2;
  wire p_reg_reg_i_208_n_2;
  wire p_reg_reg_i_209_n_2;
  wire p_reg_reg_i_210_n_2;
  wire p_reg_reg_i_211_n_2;
  wire p_reg_reg_i_218_n_9;
  wire p_reg_reg_i_219_n_2;
  wire p_reg_reg_i_220_n_2;
  wire p_reg_reg_i_221_n_2;
  wire p_reg_reg_i_222_n_2;
  wire p_reg_reg_i_223_n_2;
  wire p_reg_reg_i_224_n_2;
  wire p_reg_reg_i_225_n_2;
  wire p_reg_reg_i_26_0;
  wire p_reg_reg_i_26_1;
  wire p_reg_reg_i_26_2;
  wire [0:0]p_reg_reg_i_26_3;
  wire p_reg_reg_i_33_n_2;
  wire p_reg_reg_i_34_n_2;
  wire [4:0]p_reg_reg_i_35_0;
  wire p_reg_reg_i_35_n_2;
  wire p_reg_reg_i_36_n_2;
  wire [0:0]p_reg_reg_i_37__0_0;
  wire p_reg_reg_i_37__0_n_2;
  wire p_reg_reg_i_74_n_2;
  wire p_reg_reg_i_75_n_2;
  wire p_reg_reg_i_75_n_3;
  wire p_reg_reg_i_75_n_4;
  wire p_reg_reg_i_75_n_5;
  wire p_reg_reg_i_75_n_6;
  wire p_reg_reg_i_75_n_7;
  wire p_reg_reg_i_75_n_8;
  wire p_reg_reg_i_75_n_9;
  wire p_reg_reg_i_78__0_n_4;
  wire p_reg_reg_i_78__0_n_5;
  wire p_reg_reg_i_78__0_n_6;
  wire p_reg_reg_i_78__0_n_7;
  wire p_reg_reg_i_78__0_n_8;
  wire p_reg_reg_i_78__0_n_9;
  wire p_reg_reg_i_79_n_2;
  wire p_reg_reg_i_81_n_2;
  wire p_reg_reg_i_82_n_2;
  wire p_reg_reg_i_83__0_n_2;
  wire p_reg_reg_i_91_n_2;
  wire p_reg_reg_i_91_n_3;
  wire p_reg_reg_i_91_n_4;
  wire p_reg_reg_i_91_n_5;
  wire p_reg_reg_i_91_n_6;
  wire p_reg_reg_i_91_n_7;
  wire p_reg_reg_i_91_n_8;
  wire p_reg_reg_i_91_n_9;
  wire p_reg_reg_i_92_n_2;
  wire p_reg_reg_i_93_n_2;
  wire p_reg_reg_i_99_n_2;
  wire p_reg_reg_i_99_n_3;
  wire p_reg_reg_i_99_n_4;
  wire p_reg_reg_i_99_n_5;
  wire p_reg_reg_i_99_n_6;
  wire p_reg_reg_i_99_n_7;
  wire p_reg_reg_i_99_n_8;
  wire p_reg_reg_i_99_n_9;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire [15:0]sel0;
  wire \select_ln686_reg_2815_reg[10] ;
  wire \select_ln686_reg_2815_reg[6] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_161_O_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_218_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_218_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_78__0_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_78__0_O_UNCONNECTED;
  wire [6:0]NLW_p_reg_reg_i_99_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_100
       (.I0(p_Result_2_reg_2856[7]),
        .O(p_reg_reg_i_100_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_101
       (.I0(p_Result_2_reg_2856[6]),
        .O(p_reg_reg_i_101_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_102
       (.I0(p_Result_2_reg_2856[5]),
        .O(p_reg_reg_i_102_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_103
       (.I0(p_Result_2_reg_2856[4]),
        .O(p_reg_reg_i_103_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_104
       (.I0(p_Result_2_reg_2856[3]),
        .O(p_reg_reg_i_104_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_105
       (.I0(p_Result_2_reg_2856[2]),
        .O(p_reg_reg_i_105_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_106
       (.I0(p_Result_2_reg_2856[1]),
        .O(p_reg_reg_i_106_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_107
       (.I0(p_Result_2_reg_2856[0]),
        .O(p_reg_reg_i_107_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_108
       (.I0(p_Result_2_reg_2856[14]),
        .O(p_reg_reg_i_108_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_109
       (.I0(p_Result_2_reg_2856[13]),
        .O(p_reg_reg_i_109_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_110
       (.I0(p_Result_2_reg_2856[12]),
        .O(p_reg_reg_i_110_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_111
       (.I0(p_Result_2_reg_2856[11]),
        .O(p_reg_reg_i_111_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_112
       (.I0(p_Result_2_reg_2856[10]),
        .O(p_reg_reg_i_112_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_113
       (.I0(p_Result_2_reg_2856[9]),
        .O(p_reg_reg_i_113_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_114
       (.I0(p_Result_2_reg_2856[8]),
        .O(p_reg_reg_i_114_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_148
       (.I0(\p_Result_2_reg_2856_reg[8] [7]),
        .I1(add_ln1351_fu_936_p2[7]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_148_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_149
       (.I0(\p_Result_2_reg_2856_reg[8] [6]),
        .I1(add_ln1351_fu_936_p2[6]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_149_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_150
       (.I0(\p_Result_2_reg_2856_reg[8] [5]),
        .I1(add_ln1351_fu_936_p2[5]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_150_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_151
       (.I0(\p_Result_2_reg_2856_reg[8] [4]),
        .I1(add_ln1351_fu_936_p2[4]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_151_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_152
       (.I0(\p_Result_2_reg_2856_reg[8] [3]),
        .I1(add_ln1351_fu_936_p2[3]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_152_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_153
       (.I0(\p_Result_2_reg_2856_reg[8] [2]),
        .I1(add_ln1351_fu_936_p2[2]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_153_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_154
       (.I0(\p_Result_2_reg_2856_reg[8] [1]),
        .I1(add_ln1351_fu_936_p2[1]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_154_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_155
       (.I0(\p_Result_2_reg_2856_reg[8] [0]),
        .I1(add_ln1351_fu_936_p2[0]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_155_n_2));
  CARRY8 p_reg_reg_i_156
       (.CI(p_reg_reg_i_91_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_156_n_2,p_reg_reg_i_156_n_3,p_reg_reg_i_156_n_4,p_reg_reg_i_156_n_5,p_reg_reg_i_156_n_6,p_reg_reg_i_156_n_7,p_reg_reg_i_156_n_8,p_reg_reg_i_156_n_9}),
        .DI(DI),
        .O(sel0[15:8]),
        .S({p_reg_reg_i_204_n_2,p_reg_reg_i_205_n_2,p_reg_reg_i_206_n_2,p_reg_reg_i_207_n_2,p_reg_reg_i_208_n_2,p_reg_reg_i_209_n_2,p_reg_reg_i_210_n_2,p_reg_reg_i_211_n_2}));
  LUT4 #(
    .INIT(16'h0001)) 
    p_reg_reg_i_158
       (.I0(sel0[10]),
        .I1(sel0[9]),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .O(p_reg_reg_i_158_n_2));
  LUT4 #(
    .INIT(16'h0008)) 
    p_reg_reg_i_159
       (.I0(sel0[0]),
        .I1(p_reg_reg_i_218_n_9),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .O(p_reg_reg_i_159_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_161
       (.CI(p_Val2_8_reg_2838[0]),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_161_n_2,p_reg_reg_i_161_n_3,p_reg_reg_i_161_n_4,p_reg_reg_i_161_n_5,p_reg_reg_i_161_n_6,p_reg_reg_i_161_n_7,p_reg_reg_i_161_n_8,p_reg_reg_i_161_n_9}),
        .DI({p_Val2_8_reg_2838[8:7],1'b0,p_Val2_8_reg_2838[5:1]}),
        .O(NLW_p_reg_reg_i_161_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_219_n_2,p_reg_reg_i_220_n_2,p_Val2_8_reg_2838[6],p_reg_reg_i_221_n_2,p_reg_reg_i_222_n_2,p_reg_reg_i_223_n_2,p_reg_reg_i_224_n_2,p_reg_reg_i_225_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_162
       (.I0(p_Val2_8_reg_2838[16]),
        .O(p_reg_reg_i_162_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_163
       (.I0(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_163_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_164
       (.I0(p_Val2_8_reg_2838[14]),
        .O(p_reg_reg_i_164_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_165
       (.I0(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_165_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_166
       (.I0(p_Val2_8_reg_2838[12]),
        .O(p_reg_reg_i_166_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_167
       (.I0(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_167_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_168
       (.I0(p_Val2_8_reg_2838[10]),
        .O(p_reg_reg_i_168_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_169
       (.I0(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_169_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_204
       (.I0(DI[7]),
        .I1(add_ln1351_fu_936_p2[15]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_204_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_205
       (.I0(DI[6]),
        .I1(add_ln1351_fu_936_p2[14]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_205_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_206
       (.I0(DI[5]),
        .I1(add_ln1351_fu_936_p2[13]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_206_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_207
       (.I0(DI[4]),
        .I1(add_ln1351_fu_936_p2[12]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_207_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_208
       (.I0(DI[3]),
        .I1(add_ln1351_fu_936_p2[11]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_208_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_209
       (.I0(DI[2]),
        .I1(add_ln1351_fu_936_p2[10]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_209_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_210
       (.I0(DI[1]),
        .I1(add_ln1351_fu_936_p2[9]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_210_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_211
       (.I0(DI[0]),
        .I1(add_ln1351_fu_936_p2[8]),
        .I2(cmp117_reg_2821),
        .O(p_reg_reg_i_211_n_2));
  CARRY8 p_reg_reg_i_218
       (.CI(p_reg_reg_i_156_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_218_CO_UNCONNECTED[7:1],p_reg_reg_i_218_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_218_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_219
       (.I0(p_Val2_8_reg_2838[8]),
        .O(p_reg_reg_i_219_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_220
       (.I0(p_Val2_8_reg_2838[7]),
        .O(p_reg_reg_i_220_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_221
       (.I0(p_Val2_8_reg_2838[5]),
        .O(p_reg_reg_i_221_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_222
       (.I0(p_Val2_8_reg_2838[4]),
        .O(p_reg_reg_i_222_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_223
       (.I0(p_Val2_8_reg_2838[3]),
        .O(p_reg_reg_i_223_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_224
       (.I0(p_Val2_8_reg_2838[2]),
        .O(p_reg_reg_i_224_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_225
       (.I0(p_Val2_8_reg_2838[1]),
        .O(p_reg_reg_i_225_n_2));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    p_reg_reg_i_26
       (.I0(p_reg_reg_i_33_n_2),
        .I1(p_reg_reg_i_34_n_2),
        .I2(p_reg_reg_i_35_n_2),
        .I3(p_reg_reg_i_36_n_2),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(p_reg_reg_i_37__0_n_2),
        .O(\cmp_i_i989_i_reg_2761_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    p_reg_reg_i_33
       (.I0(p_reg_reg_i_74_n_2),
        .I1(\p_Result_2_reg_2856_reg[8] [3]),
        .I2(p_reg_reg_i_26_0),
        .I3(\cmp_i_i989_i_reg_2761_reg[0]_0 ),
        .I4(DI[3]),
        .I5(p_reg_reg_i_79_n_2),
        .O(p_reg_reg_i_33_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEFFBB9A)) 
    p_reg_reg_i_34
       (.I0(DI[7]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(O[7]),
        .I3(O[6]),
        .I4(DI[6]),
        .I5(p_reg_reg_i_81_n_2),
        .O(p_reg_reg_i_34_n_2));
  LUT6 #(
    .INIT(64'hFFBEFFFFFFFFFFBE)) 
    p_reg_reg_i_35
       (.I0(p_reg_reg_i_82_n_2),
        .I1(p_reg_reg_i_26_1),
        .I2(\p_Result_2_reg_2856_reg[8] [1]),
        .I3(p_reg_reg_i_83__0_n_2),
        .I4(\select_ln686_reg_2815_reg[10] ),
        .I5(DI[2]),
        .O(p_reg_reg_i_35_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    p_reg_reg_i_36
       (.I0(\cmp_i_i989_i_reg_2761_reg[0]_1 ),
        .I1(\p_Result_2_reg_2856_reg[8] [4]),
        .I2(p_reg_reg_i_26_2),
        .I3(\p_Result_2_reg_2856_reg[8] [6]),
        .I4(\select_ln686_reg_2815_reg[6] ),
        .I5(\cmp_i_i989_i_reg_2761_reg[0]_2 ),
        .O(p_reg_reg_i_36_n_2));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    p_reg_reg_i_37__0
       (.I0(CO),
        .I1(p_reg_reg_i_26_3),
        .I2(sel0[5]),
        .I3(sel0[2]),
        .I4(p_reg_reg_i_92_n_2),
        .I5(p_reg_reg_i_93_n_2),
        .O(p_reg_reg_i_37__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_74
       (.I0(DI[1]),
        .I1(O[1]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(Q[6]),
        .O(p_reg_reg_i_74_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_75
       (.CI(p_reg_reg_i_99_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_75_n_2,p_reg_reg_i_75_n_3,p_reg_reg_i_75_n_4,p_reg_reg_i_75_n_5,p_reg_reg_i_75_n_6,p_reg_reg_i_75_n_7,p_reg_reg_i_75_n_8,p_reg_reg_i_75_n_9}),
        .DI(p_Result_2_reg_2856[7:0]),
        .O({DI[0],\p_Result_2_reg_2856_reg[8] [7:1]}),
        .S({p_reg_reg_i_100_n_2,p_reg_reg_i_101_n_2,p_reg_reg_i_102_n_2,p_reg_reg_i_103_n_2,p_reg_reg_i_104_n_2,p_reg_reg_i_105_n_2,p_reg_reg_i_106_n_2,p_reg_reg_i_107_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_77
       (.I0(O[3]),
        .I1(cmp_i_i989_i_reg_2761),
        .O(\cmp_i_i989_i_reg_2761_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_78__0
       (.CI(p_reg_reg_i_75_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_78__0_CO_UNCONNECTED[7:6],p_reg_reg_i_78__0_n_4,p_reg_reg_i_78__0_n_5,p_reg_reg_i_78__0_n_6,p_reg_reg_i_78__0_n_7,p_reg_reg_i_78__0_n_8,p_reg_reg_i_78__0_n_9}),
        .DI({1'b0,1'b0,p_Result_2_reg_2856[13:8]}),
        .O({NLW_p_reg_reg_i_78__0_O_UNCONNECTED[7],DI[7:1]}),
        .S({1'b0,p_reg_reg_i_108_n_2,p_reg_reg_i_109_n_2,p_reg_reg_i_110_n_2,p_reg_reg_i_111_n_2,p_reg_reg_i_112_n_2,p_reg_reg_i_113_n_2,p_reg_reg_i_114_n_2}));
  LUT3 #(
    .INIT(8'hD2)) 
    p_reg_reg_i_79
       (.I0(O[4]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(DI[4]),
        .O(p_reg_reg_i_79_n_2));
  LUT6 #(
    .INIT(64'hFFFF3CFF5A5AFF3C)) 
    p_reg_reg_i_81
       (.I0(Q[0]),
        .I1(p_reg_reg_i_35_0[0]),
        .I2(\p_Result_2_reg_2856_reg[8] [0]),
        .I3(O[5]),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(DI[5]),
        .O(p_reg_reg_i_81_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_82
       (.I0(\p_Result_2_reg_2856_reg[8] [7]),
        .I1(p_reg_reg_i_35_0[4]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(Q[4]),
        .O(p_reg_reg_i_82_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_83__0
       (.I0(\p_Result_2_reg_2856_reg[8] [2]),
        .I1(p_reg_reg_i_35_0[1]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(Q[1]),
        .O(p_reg_reg_i_83__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_84
       (.I0(Q[7]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(O[2]),
        .O(\select_ln686_reg_2815_reg[10] ));
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_85
       (.I0(DI[0]),
        .I1(O[0]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(Q[5]),
        .O(\cmp_i_i989_i_reg_2761_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_87
       (.I0(Q[3]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_35_0[3]),
        .O(\select_ln686_reg_2815_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_88
       (.I0(\p_Result_2_reg_2856_reg[8] [5]),
        .I1(p_reg_reg_i_35_0[2]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(Q[2]),
        .O(\cmp_i_i989_i_reg_2761_reg[0]_2 ));
  CARRY8 p_reg_reg_i_91
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_91_n_2,p_reg_reg_i_91_n_3,p_reg_reg_i_91_n_4,p_reg_reg_i_91_n_5,p_reg_reg_i_91_n_6,p_reg_reg_i_91_n_7,p_reg_reg_i_91_n_8,p_reg_reg_i_91_n_9}),
        .DI(\p_Result_2_reg_2856_reg[8] ),
        .O(sel0[7:0]),
        .S({p_reg_reg_i_148_n_2,p_reg_reg_i_149_n_2,p_reg_reg_i_150_n_2,p_reg_reg_i_151_n_2,p_reg_reg_i_152_n_2,p_reg_reg_i_153_n_2,p_reg_reg_i_154_n_2,p_reg_reg_i_155_n_2}));
  LUT5 #(
    .INIT(32'h00100000)) 
    p_reg_reg_i_92
       (.I0(sel0[11]),
        .I1(sel0[12]),
        .I2(p_reg_reg_i_37__0_0),
        .I3(sel0[13]),
        .I4(p_reg_reg_i_158_n_2),
        .O(p_reg_reg_i_92_n_2));
  LUT5 #(
    .INIT(32'h00010000)) 
    p_reg_reg_i_93
       (.I0(sel0[4]),
        .I1(sel0[8]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .I4(p_reg_reg_i_159_n_2),
        .O(p_reg_reg_i_93_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_99
       (.CI(p_reg_reg_i_161_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_99_n_2,p_reg_reg_i_99_n_3,p_reg_reg_i_99_n_4,p_reg_reg_i_99_n_5,p_reg_reg_i_99_n_6,p_reg_reg_i_99_n_7,p_reg_reg_i_99_n_8,p_reg_reg_i_99_n_9}),
        .DI(p_Val2_8_reg_2838[16:9]),
        .O({\p_Result_2_reg_2856_reg[8] [0],NLW_p_reg_reg_i_99_O_UNCONNECTED[6:0]}),
        .S({p_reg_reg_i_162_n_2,p_reg_reg_i_163_n_2,p_reg_reg_i_164_n_2,p_reg_reg_i_165_n_2,p_reg_reg_i_166_n_2,p_reg_reg_i_167_n_2,p_reg_reg_i_168_n_2,p_reg_reg_i_169_n_2}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst1_4220_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst1_4220_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4220_dout;
  wire [39:0]p__1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_109 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.A(A),
        .CEA2(CEA2),
        .CEB2(CEB2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4220_dout(img_dst1_4220_dout),
        .p__1(p__1));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_100
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst2_4222_dout,
    out,
    ap_enable_reg_pp0_iter2_reg,
    start_for_Loop_loop_height_proc3033_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    Q,
    overlay_alpha_c_empty_n);
  output [39:0]ap_clk_0;
  output CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst2_4222_dout;
  input [31:0]out;
  input ap_enable_reg_pp0_iter2_reg;
  input start_for_Loop_loop_height_proc3033_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input [0:0]Q;
  input overlay_alpha_c_empty_n;

  wire CEA2;
  wire CEB2;
  wire [0:0]Q;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n_inv;
  wire [7:0]img_dst2_4222_dout;
  wire [31:0]out;
  wire overlay_alpha_c_empty_n;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_Loop_loop_height_proc3033_U0_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .CEB2(CEB2),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_4222_dout(img_dst2_4222_dout),
        .out(out),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_Loop_loop_height_proc3033_U0_full_n(start_for_Loop_loop_height_proc3033_U0_full_n));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_96
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst2_4222_dout,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst2_4222_dout;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [7:0]img_dst2_4222_dout;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_108 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .CEB2(CEB2),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_4222_dout(img_dst2_4222_dout),
        .out(out));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_97
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst1_4220_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst1_4220_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4220_dout;
  wire [39:0]p__1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_107 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.A(A),
        .CEA2(CEA2),
        .CEB2(CEB2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4220_dout(img_dst1_4220_dout),
        .p__1(p__1));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_98
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst2_4222_dout,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst2_4222_dout;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [7:0]img_dst2_4222_dout;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_106 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .CEB2(CEB2),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_4222_dout(img_dst2_4222_dout),
        .out(out));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_99
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst1_4220_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst1_4220_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4220_dout;
  wire [39:0]p__1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_105 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.A(A),
        .CEA2(CEA2),
        .CEB2(CEB2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4220_dout(img_dst1_4220_dout),
        .p__1(p__1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst2_4222_dout,
    out,
    ap_enable_reg_pp0_iter2_reg,
    start_for_Loop_loop_height_proc3033_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    Q,
    overlay_alpha_c_empty_n);
  output [39:0]ap_clk_0;
  output CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst2_4222_dout;
  input [31:0]out;
  input ap_enable_reg_pp0_iter2_reg;
  input start_for_Loop_loop_height_proc3033_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input [0:0]Q;
  input overlay_alpha_c_empty_n;

  wire CEA2;
  wire CEB2;
  wire [0:0]Q;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n_inv;
  wire [7:0]img_dst2_4222_dout;
  wire [31:0]out;
  wire overlay_alpha_c_empty_n;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire start_for_Loop_loop_height_proc3033_U0_full_n;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst2_4222_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,ap_clk_0[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst2_4222_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,ap_clk_0[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    p_i_1__2
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(start_for_Loop_loop_height_proc3033_U0_full_n),
        .I2(overlyOnMat_1080_1920_U0_ap_start),
        .I3(Q),
        .I4(overlay_alpha_c_empty_n),
        .O(CEA2));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_105
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst1_4220_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst1_4220_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4220_dout;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire [39:0]p__1;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[9:0],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4220_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p__1[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[24:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4220_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__1[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_106
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst2_4222_dout,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst2_4222_dout;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [7:0]img_dst2_4222_dout;
  wire [31:0]out;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst2_4222_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,ap_clk_0[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst2_4222_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,ap_clk_0[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_107
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst1_4220_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst1_4220_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4220_dout;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire [39:0]p__1;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[9:0],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4220_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p__1[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[24:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4220_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__1[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_108
   (ap_clk_0,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst2_4222_dout,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst2_4222_dout;
  input [31:0]out;

  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_rst_n_inv;
  wire [7:0]img_dst2_4222_dout;
  wire [31:0]out;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst2_4222_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,ap_clk_0[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst2_4222_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,ap_clk_0[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_109
   (p__1,
    CEA2,
    CEB2,
    ap_clk,
    ap_rst_n_inv,
    img_dst1_4220_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input CEB2;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]img_dst1_4220_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire CEB2;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4220_dout;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire [39:0]p__1;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[9:0],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4220_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p__1[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[24:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4220_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__1[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_rst_n_inv),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1
   (if_din,
    CEB2,
    ap_clk,
    add_ln1350_fu_308_p2,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    \q_tmp_reg[7] ,
    and_ln67_reg_466_pp0_iter1_reg);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_fu_308_p2;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input \q_tmp_reg[7] ;
  input and_ln67_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire [40:0]add_ln1350_fu_308_p2;
  wire and_ln67_reg_466_pp0_iter1_reg;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire [7:0]if_din;
  wire \q_tmp_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_104 overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_U
       (.CEB2(CEB2),
        .add_ln1350_fu_308_p2(add_ln1350_fu_308_p2),
        .and_ln67_reg_466_pp0_iter1_reg(and_ln67_reg_466_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136),
        .if_din(if_din),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_101
   (if_din,
    CEB2,
    ap_clk,
    add_ln1350_1_fu_340_p2,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    \q_tmp_reg[15] ,
    and_ln67_reg_466_pp0_iter1_reg);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_1_fu_340_p2;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input \q_tmp_reg[15] ;
  input and_ln67_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire [40:0]add_ln1350_1_fu_340_p2;
  wire and_ln67_reg_466_pp0_iter1_reg;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire [7:0]if_din;
  wire \q_tmp_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_103 overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_U
       (.CEB2(CEB2),
        .add_ln1350_1_fu_340_p2(add_ln1350_1_fu_340_p2),
        .and_ln67_reg_466_pp0_iter1_reg(and_ln67_reg_466_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136),
        .if_din(if_din),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_102
   (CEB2,
    \ap_CS_fsm_reg[1] ,
    ap_block_pp0_stage0_subdone,
    if_din,
    ap_clk,
    add_ln1350_2_fu_372_p2,
    Q,
    DSP_A_B_DATA_INST,
    and_ln67_reg_466,
    img_out_data_full_n,
    \icmp_ln59_reg_452_reg[0] ,
    \q_tmp_reg[23] ,
    img_dst2_data_empty_n,
    img_dst1_data_empty_n,
    \icmp_ln59_reg_452[0]_i_3 ,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    and_ln67_reg_466_pp0_iter1_reg);
  output CEB2;
  output \ap_CS_fsm_reg[1] ;
  output ap_block_pp0_stage0_subdone;
  output [7:0]if_din;
  input ap_clk;
  input [40:0]add_ln1350_2_fu_372_p2;
  input [0:0]Q;
  input DSP_A_B_DATA_INST;
  input and_ln67_reg_466;
  input img_out_data_full_n;
  input \icmp_ln59_reg_452_reg[0] ;
  input \q_tmp_reg[23] ;
  input img_dst2_data_empty_n;
  input img_dst1_data_empty_n;
  input \icmp_ln59_reg_452[0]_i_3 ;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input and_ln67_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire DSP_A_B_DATA_INST;
  wire [0:0]Q;
  wire [40:0]add_ln1350_2_fu_372_p2;
  wire and_ln67_reg_466;
  wire and_ln67_reg_466_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire \icmp_ln59_reg_452[0]_i_3 ;
  wire \icmp_ln59_reg_452_reg[0] ;
  wire [7:0]if_din;
  wire img_dst1_data_empty_n;
  wire img_dst2_data_empty_n;
  wire img_out_data_full_n;
  wire \q_tmp_reg[23] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1 overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_U
       (.CEB2(CEB2),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .Q(Q),
        .add_ln1350_2_fu_372_p2(add_ln1350_2_fu_372_p2),
        .and_ln67_reg_466(and_ln67_reg_466),
        .and_ln67_reg_466_pp0_iter1_reg(and_ln67_reg_466_pp0_iter1_reg),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136),
        .\icmp_ln59_reg_452[0]_i_3_0 (\icmp_ln59_reg_452[0]_i_3 ),
        .\icmp_ln59_reg_452_reg[0] (\icmp_ln59_reg_452_reg[0] ),
        .if_din(if_din),
        .img_dst1_data_empty_n(img_dst1_data_empty_n),
        .img_dst2_data_empty_n(img_dst2_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .\q_tmp_reg[23] (\q_tmp_reg[23] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1
   (CEB2,
    \ap_CS_fsm_reg[1] ,
    ap_block_pp0_stage0_subdone,
    if_din,
    ap_clk,
    add_ln1350_2_fu_372_p2,
    Q,
    DSP_A_B_DATA_INST,
    and_ln67_reg_466,
    img_out_data_full_n,
    \icmp_ln59_reg_452_reg[0] ,
    \q_tmp_reg[23] ,
    img_dst2_data_empty_n,
    img_dst1_data_empty_n,
    \icmp_ln59_reg_452[0]_i_3_0 ,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    and_ln67_reg_466_pp0_iter1_reg);
  output CEB2;
  output \ap_CS_fsm_reg[1] ;
  output ap_block_pp0_stage0_subdone;
  output [7:0]if_din;
  input ap_clk;
  input [40:0]add_ln1350_2_fu_372_p2;
  input [0:0]Q;
  input DSP_A_B_DATA_INST;
  input and_ln67_reg_466;
  input img_out_data_full_n;
  input \icmp_ln59_reg_452_reg[0] ;
  input \q_tmp_reg[23] ;
  input img_dst2_data_empty_n;
  input img_dst1_data_empty_n;
  input \icmp_ln59_reg_452[0]_i_3_0 ;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input and_ln67_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire DSP_A_B_DATA_INST;
  wire [0:0]Q;
  wire [40:0]add_ln1350_2_fu_372_p2;
  wire and_ln67_reg_466;
  wire and_ln67_reg_466_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire \icmp_ln59_reg_452[0]_i_3_0 ;
  wire \icmp_ln59_reg_452[0]_i_5_n_2 ;
  wire \icmp_ln59_reg_452_reg[0] ;
  wire [7:0]if_din;
  wire img_dst1_data_empty_n;
  wire img_dst2_data_empty_n;
  wire img_out_data_full_n;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_110;
  wire p__0_n_111;
  wire p__0_n_112;
  wire p__0_n_113;
  wire p__0_n_114;
  wire p__0_n_115;
  wire p__0_n_116;
  wire p__0_n_117;
  wire p__0_n_118;
  wire p__0_n_119;
  wire p__0_n_120;
  wire p__0_n_121;
  wire p__0_n_122;
  wire p__0_n_123;
  wire p__0_n_124;
  wire p__0_n_125;
  wire p__0_n_126;
  wire p__0_n_127;
  wire p__0_n_128;
  wire p__0_n_129;
  wire p__0_n_130;
  wire p__0_n_131;
  wire p__0_n_132;
  wire p__0_n_133;
  wire p__0_n_134;
  wire p__0_n_135;
  wire p__0_n_136;
  wire p__0_n_137;
  wire p__0_n_138;
  wire p__0_n_139;
  wire p__0_n_140;
  wire p__0_n_141;
  wire p__0_n_142;
  wire p__0_n_143;
  wire p__0_n_144;
  wire p__0_n_145;
  wire p__0_n_146;
  wire p__0_n_147;
  wire p__0_n_148;
  wire p__0_n_149;
  wire p__0_n_150;
  wire p__0_n_151;
  wire p__0_n_152;
  wire p__0_n_153;
  wire p__0_n_154;
  wire p__0_n_155;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_93;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p__1_carry__0_i_1__1_n_2;
  wire p__1_carry__0_i_2__1_n_2;
  wire p__1_carry__0_i_3__1_n_2;
  wire p__1_carry__0_i_4__1_n_2;
  wire p__1_carry__0_i_5__1_n_2;
  wire p__1_carry__0_i_6__1_n_2;
  wire p__1_carry__0_i_7__1_n_2;
  wire p__1_carry__0_i_8__1_n_2;
  wire p__1_carry__0_n_2;
  wire p__1_carry__0_n_3;
  wire p__1_carry__0_n_4;
  wire p__1_carry__0_n_5;
  wire p__1_carry__0_n_6;
  wire p__1_carry__0_n_7;
  wire p__1_carry__0_n_8;
  wire p__1_carry__0_n_9;
  wire p__1_carry__1_i_1__1_n_2;
  wire p__1_carry__1_i_2__1_n_2;
  wire p__1_carry__1_i_3__1_n_2;
  wire p__1_carry__1_i_4__1_n_2;
  wire p__1_carry__1_i_5__1_n_2;
  wire p__1_carry__1_i_6__1_n_2;
  wire p__1_carry__1_i_7__1_n_2;
  wire p__1_carry__1_i_8__1_n_2;
  wire p__1_carry__1_n_2;
  wire p__1_carry__1_n_3;
  wire p__1_carry__1_n_4;
  wire p__1_carry__1_n_5;
  wire p__1_carry__1_n_6;
  wire p__1_carry__1_n_7;
  wire p__1_carry__1_n_8;
  wire p__1_carry__1_n_9;
  wire p__1_carry__2_i_1__1_n_2;
  wire p__1_carry__2_i_2__1_n_2;
  wire p__1_carry__2_i_3__1_n_2;
  wire p__1_carry__2_i_4__1_n_2;
  wire p__1_carry__2_i_5__1_n_2;
  wire p__1_carry__2_i_6__1_n_2;
  wire p__1_carry__2_i_7__1_n_2;
  wire p__1_carry__2_i_8__1_n_2;
  wire p__1_carry__2_n_2;
  wire p__1_carry__2_n_3;
  wire p__1_carry__2_n_4;
  wire p__1_carry__2_n_5;
  wire p__1_carry__2_n_6;
  wire p__1_carry__2_n_7;
  wire p__1_carry__2_n_8;
  wire p__1_carry__2_n_9;
  wire p__1_carry__3_i_10__1_n_2;
  wire p__1_carry__3_i_11__1_n_2;
  wire p__1_carry__3_i_12__1_n_2;
  wire p__1_carry__3_i_1__1_n_2;
  wire p__1_carry__3_i_2__1_n_2;
  wire p__1_carry__3_i_3__1_n_2;
  wire p__1_carry__3_i_4__1_n_2;
  wire p__1_carry__3_i_5__1_n_2;
  wire p__1_carry__3_i_6__1_n_2;
  wire p__1_carry__3_i_7__1_n_2;
  wire p__1_carry__3_i_8__1_n_2;
  wire p__1_carry__3_i_9__1_n_2;
  wire p__1_carry__3_n_2;
  wire p__1_carry__3_n_3;
  wire p__1_carry__3_n_4;
  wire p__1_carry__3_n_5;
  wire p__1_carry__3_n_6;
  wire p__1_carry__3_n_7;
  wire p__1_carry__3_n_8;
  wire p__1_carry__3_n_9;
  wire p__1_carry__4_i_1__1_n_2;
  wire p__1_carry_i_1__1_n_2;
  wire p__1_carry_i_2__1_n_2;
  wire p__1_carry_i_3__1_n_2;
  wire p__1_carry_i_4__1_n_2;
  wire p__1_carry_i_5__1_n_2;
  wire p__1_carry_i_6__1_n_2;
  wire p__1_carry_i_7__1_n_2;
  wire p__1_carry_n_2;
  wire p__1_carry_n_3;
  wire p__1_carry_n_4;
  wire p__1_carry_n_5;
  wire p__1_carry_n_6;
  wire p__1_carry_n_7;
  wire p__1_carry_n_8;
  wire p__1_carry_n_9;
  wire p__1_n_100;
  wire p__1_n_101;
  wire p__1_n_102;
  wire p__1_n_103;
  wire p__1_n_104;
  wire p__1_n_105;
  wire p__1_n_106;
  wire p__1_n_107;
  wire p__1_n_60;
  wire p__1_n_61;
  wire p__1_n_62;
  wire p__1_n_63;
  wire p__1_n_64;
  wire p__1_n_65;
  wire p__1_n_66;
  wire p__1_n_67;
  wire p__1_n_68;
  wire p__1_n_69;
  wire p__1_n_70;
  wire p__1_n_71;
  wire p__1_n_72;
  wire p__1_n_73;
  wire p__1_n_74;
  wire p__1_n_75;
  wire p__1_n_76;
  wire p__1_n_77;
  wire p__1_n_78;
  wire p__1_n_79;
  wire p__1_n_80;
  wire p__1_n_81;
  wire p__1_n_82;
  wire p__1_n_83;
  wire p__1_n_84;
  wire p__1_n_85;
  wire p__1_n_86;
  wire p__1_n_87;
  wire p__1_n_88;
  wire p__1_n_89;
  wire p__1_n_90;
  wire p__1_n_91;
  wire p__1_n_92;
  wire p__1_n_93;
  wire p__1_n_94;
  wire p__1_n_95;
  wire p__1_n_96;
  wire p__1_n_97;
  wire p__1_n_98;
  wire p__1_n_99;
  wire p__2_n_100;
  wire p__2_n_101;
  wire p__2_n_102;
  wire p__2_n_103;
  wire p__2_n_104;
  wire p__2_n_105;
  wire p__2_n_106;
  wire p__2_n_107;
  wire p__2_n_108;
  wire p__2_n_109;
  wire p__2_n_110;
  wire p__2_n_111;
  wire p__2_n_112;
  wire p__2_n_113;
  wire p__2_n_114;
  wire p__2_n_115;
  wire p__2_n_116;
  wire p__2_n_117;
  wire p__2_n_118;
  wire p__2_n_119;
  wire p__2_n_120;
  wire p__2_n_121;
  wire p__2_n_122;
  wire p__2_n_123;
  wire p__2_n_124;
  wire p__2_n_125;
  wire p__2_n_126;
  wire p__2_n_127;
  wire p__2_n_128;
  wire p__2_n_129;
  wire p__2_n_130;
  wire p__2_n_131;
  wire p__2_n_132;
  wire p__2_n_133;
  wire p__2_n_134;
  wire p__2_n_135;
  wire p__2_n_136;
  wire p__2_n_137;
  wire p__2_n_138;
  wire p__2_n_139;
  wire p__2_n_140;
  wire p__2_n_141;
  wire p__2_n_142;
  wire p__2_n_143;
  wire p__2_n_144;
  wire p__2_n_145;
  wire p__2_n_146;
  wire p__2_n_147;
  wire p__2_n_148;
  wire p__2_n_149;
  wire p__2_n_150;
  wire p__2_n_151;
  wire p__2_n_152;
  wire p__2_n_153;
  wire p__2_n_154;
  wire p__2_n_155;
  wire p__2_n_60;
  wire p__2_n_61;
  wire p__2_n_62;
  wire p__2_n_63;
  wire p__2_n_64;
  wire p__2_n_65;
  wire p__2_n_66;
  wire p__2_n_67;
  wire p__2_n_68;
  wire p__2_n_69;
  wire p__2_n_70;
  wire p__2_n_71;
  wire p__2_n_72;
  wire p__2_n_73;
  wire p__2_n_74;
  wire p__2_n_75;
  wire p__2_n_76;
  wire p__2_n_77;
  wire p__2_n_78;
  wire p__2_n_79;
  wire p__2_n_80;
  wire p__2_n_81;
  wire p__2_n_82;
  wire p__2_n_83;
  wire p__2_n_84;
  wire p__2_n_85;
  wire p__2_n_86;
  wire p__2_n_87;
  wire p__2_n_88;
  wire p__2_n_89;
  wire p__2_n_90;
  wire p__2_n_91;
  wire p__2_n_92;
  wire p__2_n_93;
  wire p__2_n_94;
  wire p__2_n_95;
  wire p__2_n_96;
  wire p__2_n_97;
  wire p__2_n_98;
  wire p__2_n_99;
  wire p__3_n_100;
  wire p__3_n_101;
  wire p__3_n_102;
  wire p__3_n_103;
  wire p__3_n_104;
  wire p__3_n_105;
  wire p__3_n_106;
  wire p__3_n_107;
  wire p__3_n_60;
  wire p__3_n_61;
  wire p__3_n_62;
  wire p__3_n_63;
  wire p__3_n_64;
  wire p__3_n_65;
  wire p__3_n_66;
  wire p__3_n_67;
  wire p__3_n_68;
  wire p__3_n_69;
  wire p__3_n_70;
  wire p__3_n_71;
  wire p__3_n_72;
  wire p__3_n_73;
  wire p__3_n_74;
  wire p__3_n_75;
  wire p__3_n_76;
  wire p__3_n_77;
  wire p__3_n_78;
  wire p__3_n_79;
  wire p__3_n_80;
  wire p__3_n_81;
  wire p__3_n_82;
  wire p__3_n_83;
  wire p__3_n_84;
  wire p__3_n_85;
  wire p__3_n_86;
  wire p__3_n_87;
  wire p__3_n_88;
  wire p__3_n_89;
  wire p__3_n_90;
  wire p__3_n_91;
  wire p__3_n_92;
  wire p__3_n_93;
  wire p__3_n_94;
  wire p__3_n_95;
  wire p__3_n_96;
  wire p__3_n_97;
  wire p__3_n_98;
  wire p__3_n_99;
  wire [56:49]p__4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \q_tmp_reg[23] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;
  wire NLW_p__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__1_OVERFLOW_UNCONNECTED;
  wire NLW_p__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__1_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p__1_carry_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_p__1_carry__3_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__4_CO_UNCONNECTED;
  wire [7:1]NLW_p__1_carry__4_O_UNCONNECTED;
  wire NLW_p__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__2_OVERFLOW_UNCONNECTED;
  wire NLW_p__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__2_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__2_XOROUT_UNCONNECTED;
  wire NLW_p__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__3_OVERFLOW_UNCONNECTED;
  wire NLW_p__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__3_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__3_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln59_reg_452[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(Q),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'h5545)) 
    \icmp_ln59_reg_452[0]_i_3 
       (.I0(\icmp_ln59_reg_452[0]_i_5_n_2 ),
        .I1(img_out_data_full_n),
        .I2(\icmp_ln59_reg_452_reg[0] ),
        .I3(\q_tmp_reg[23] ),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h00002F00)) 
    \icmp_ln59_reg_452[0]_i_5 
       (.I0(and_ln67_reg_466),
        .I1(img_dst2_data_empty_n),
        .I2(img_dst1_data_empty_n),
        .I3(\icmp_ln59_reg_452[0]_i_3_0 ),
        .I4(DSP_A_B_DATA_INST),
        .O(\icmp_ln59_reg_452[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_28
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[1]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[50]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_29
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[0]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[49]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_1
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[56]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_2
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[6]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[55]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_3
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[5]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[54]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_4
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[4]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[53]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_5
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[3]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[52]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_6
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[2]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[51]),
        .O(if_din[2]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_2_fu_372_p2[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_2_fu_372_p2[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,p__0_n_93,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_2_fu_372_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__1_OVERFLOW_UNCONNECTED),
        .P({p__1_n_60,p__1_n_61,p__1_n_62,p__1_n_63,p__1_n_64,p__1_n_65,p__1_n_66,p__1_n_67,p__1_n_68,p__1_n_69,p__1_n_70,p__1_n_71,p__1_n_72,p__1_n_73,p__1_n_74,p__1_n_75,p__1_n_76,p__1_n_77,p__1_n_78,p__1_n_79,p__1_n_80,p__1_n_81,p__1_n_82,p__1_n_83,p__1_n_84,p__1_n_85,p__1_n_86,p__1_n_87,p__1_n_88,p__1_n_89,p__1_n_90,p__1_n_91,p__1_n_92,p__1_n_93,p__1_n_94,p__1_n_95,p__1_n_96,p__1_n_97,p__1_n_98,p__1_n_99,p__1_n_100,p__1_n_101,p__1_n_102,p__1_n_103,p__1_n_104,p__1_n_105,p__1_n_106,p__1_n_107}),
        .PATTERNBDETECT(NLW_p__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .PCOUT(NLW_p__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__1_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__1_carry_n_2,p__1_carry_n_3,p__1_carry_n_4,p__1_carry_n_5,p__1_carry_n_6,p__1_carry_n_7,p__1_carry_n_8,p__1_carry_n_9}),
        .DI({p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107,1'b0}),
        .O(NLW_p__1_carry_O_UNCONNECTED[7:0]),
        .S({p__1_carry_i_1__1_n_2,p__1_carry_i_2__1_n_2,p__1_carry_i_3__1_n_2,p__1_carry_i_4__1_n_2,p__1_carry_i_5__1_n_2,p__1_carry_i_6__1_n_2,p__1_carry_i_7__1_n_2,p__2_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__0
       (.CI(p__1_carry_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__0_n_2,p__1_carry__0_n_3,p__1_carry__0_n_4,p__1_carry__0_n_5,p__1_carry__0_n_6,p__1_carry__0_n_7,p__1_carry__0_n_8,p__1_carry__0_n_9}),
        .DI({p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100}),
        .O(NLW_p__1_carry__0_O_UNCONNECTED[7:0]),
        .S({p__1_carry__0_i_1__1_n_2,p__1_carry__0_i_2__1_n_2,p__1_carry__0_i_3__1_n_2,p__1_carry__0_i_4__1_n_2,p__1_carry__0_i_5__1_n_2,p__1_carry__0_i_6__1_n_2,p__1_carry__0_i_7__1_n_2,p__1_carry__0_i_8__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_1__1
       (.I0(p__3_n_93),
        .I1(p__0_n_93),
        .O(p__1_carry__0_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_2__1
       (.I0(p__3_n_94),
        .I1(p__0_n_94),
        .O(p__1_carry__0_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_3__1
       (.I0(p__3_n_95),
        .I1(p__0_n_95),
        .O(p__1_carry__0_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_4__1
       (.I0(p__3_n_96),
        .I1(p__0_n_96),
        .O(p__1_carry__0_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_5__1
       (.I0(p__3_n_97),
        .I1(p__0_n_97),
        .O(p__1_carry__0_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_6__1
       (.I0(p__3_n_98),
        .I1(p__0_n_98),
        .O(p__1_carry__0_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_7__1
       (.I0(p__3_n_99),
        .I1(p__0_n_99),
        .O(p__1_carry__0_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_8__1
       (.I0(p__3_n_100),
        .I1(p__0_n_100),
        .O(p__1_carry__0_i_8__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__1
       (.CI(p__1_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__1_n_2,p__1_carry__1_n_3,p__1_carry__1_n_4,p__1_carry__1_n_5,p__1_carry__1_n_6,p__1_carry__1_n_7,p__1_carry__1_n_8,p__1_carry__1_n_9}),
        .DI({p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92}),
        .O(NLW_p__1_carry__1_O_UNCONNECTED[7:0]),
        .S({p__1_carry__1_i_1__1_n_2,p__1_carry__1_i_2__1_n_2,p__1_carry__1_i_3__1_n_2,p__1_carry__1_i_4__1_n_2,p__1_carry__1_i_5__1_n_2,p__1_carry__1_i_6__1_n_2,p__1_carry__1_i_7__1_n_2,p__1_carry__1_i_8__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_1__1
       (.I0(p__3_n_85),
        .I1(p__1_n_102),
        .O(p__1_carry__1_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_2__1
       (.I0(p__3_n_86),
        .I1(p__1_n_103),
        .O(p__1_carry__1_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_3__1
       (.I0(p__3_n_87),
        .I1(p__1_n_104),
        .O(p__1_carry__1_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_4__1
       (.I0(p__3_n_88),
        .I1(p__1_n_105),
        .O(p__1_carry__1_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_5__1
       (.I0(p__3_n_89),
        .I1(p__1_n_106),
        .O(p__1_carry__1_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_6__1
       (.I0(p__3_n_90),
        .I1(p__1_n_107),
        .O(p__1_carry__1_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_7__1
       (.I0(p__3_n_91),
        .I1(p__0_n_91),
        .O(p__1_carry__1_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_8__1
       (.I0(p__3_n_92),
        .I1(p__0_n_92),
        .O(p__1_carry__1_i_8__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__2
       (.CI(p__1_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__2_n_2,p__1_carry__2_n_3,p__1_carry__2_n_4,p__1_carry__2_n_5,p__1_carry__2_n_6,p__1_carry__2_n_7,p__1_carry__2_n_8,p__1_carry__2_n_9}),
        .DI({p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84}),
        .O(NLW_p__1_carry__2_O_UNCONNECTED[7:0]),
        .S({p__1_carry__2_i_1__1_n_2,p__1_carry__2_i_2__1_n_2,p__1_carry__2_i_3__1_n_2,p__1_carry__2_i_4__1_n_2,p__1_carry__2_i_5__1_n_2,p__1_carry__2_i_6__1_n_2,p__1_carry__2_i_7__1_n_2,p__1_carry__2_i_8__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_1__1
       (.I0(p__3_n_77),
        .I1(p__1_n_94),
        .O(p__1_carry__2_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_2__1
       (.I0(p__3_n_78),
        .I1(p__1_n_95),
        .O(p__1_carry__2_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_3__1
       (.I0(p__3_n_79),
        .I1(p__1_n_96),
        .O(p__1_carry__2_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_4__1
       (.I0(p__3_n_80),
        .I1(p__1_n_97),
        .O(p__1_carry__2_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_5__1
       (.I0(p__3_n_81),
        .I1(p__1_n_98),
        .O(p__1_carry__2_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_6__1
       (.I0(p__3_n_82),
        .I1(p__1_n_99),
        .O(p__1_carry__2_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_7__1
       (.I0(p__3_n_83),
        .I1(p__1_n_100),
        .O(p__1_carry__2_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_8__1
       (.I0(p__3_n_84),
        .I1(p__1_n_101),
        .O(p__1_carry__2_i_8__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__3
       (.CI(p__1_carry__2_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__3_n_2,p__1_carry__3_n_3,p__1_carry__3_n_4,p__1_carry__3_n_5,p__1_carry__3_n_6,p__1_carry__3_n_7,p__1_carry__3_n_8,p__1_carry__3_n_9}),
        .DI({p__1_carry__3_i_1__1_n_2,p__1_carry__3_i_2__1_n_2,p__1_carry__3_i_3__1_n_2,p__1_carry__3_i_4__1_n_2,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76}),
        .O({p__4[55:49],NLW_p__1_carry__3_O_UNCONNECTED[0]}),
        .S({p__1_carry__3_i_5__1_n_2,p__1_carry__3_i_6__1_n_2,p__1_carry__3_i_7__1_n_2,p__1_carry__3_i_8__1_n_2,p__1_carry__3_i_9__1_n_2,p__1_carry__3_i_10__1_n_2,p__1_carry__3_i_11__1_n_2,p__1_carry__3_i_12__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_10__1
       (.I0(p__3_n_74),
        .I1(p__1_n_91),
        .O(p__1_carry__3_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_11__1
       (.I0(p__3_n_75),
        .I1(p__1_n_92),
        .O(p__1_carry__3_i_11__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_12__1
       (.I0(p__3_n_76),
        .I1(p__1_n_93),
        .O(p__1_carry__3_i_12__1_n_2));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_1__1
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .O(p__1_carry__3_i_1__1_n_2));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_2__1
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .O(p__1_carry__3_i_2__1_n_2));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_3__1
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .O(p__1_carry__3_i_3__1_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_4__1
       (.I0(p__3_n_72),
        .I1(p__1_n_89),
        .I2(p_n_106),
        .O(p__1_carry__3_i_4__1_n_2));
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_5__1
       (.I0(p__1_carry__3_i_1__1_n_2),
        .I1(p_n_103),
        .I2(p__3_n_69),
        .I3(p__1_n_86),
        .O(p__1_carry__3_i_5__1_n_2));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_6__1
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .I3(p__1_carry__3_i_2__1_n_2),
        .O(p__1_carry__3_i_6__1_n_2));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_7__1
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .I3(p__1_carry__3_i_3__1_n_2),
        .O(p__1_carry__3_i_7__1_n_2));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    p__1_carry__3_i_8__1
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .I3(p_n_107),
        .I4(p__1_n_90),
        .O(p__1_carry__3_i_8__1_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_9__1
       (.I0(p_n_107),
        .I1(p__1_n_90),
        .I2(p__3_n_73),
        .O(p__1_carry__3_i_9__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__4
       (.CI(p__1_carry__3_n_2),
        .CI_TOP(1'b0),
        .CO(NLW_p__1_carry__4_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p__1_carry__4_O_UNCONNECTED[7:1],p__4[56]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p__1_carry__4_i_1__1_n_2}));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    p__1_carry__4_i_1__1
       (.I0(p__1_n_86),
        .I1(p__3_n_69),
        .I2(p_n_103),
        .I3(p__1_n_85),
        .I4(p__3_n_68),
        .I5(p_n_102),
        .O(p__1_carry__4_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_1__1
       (.I0(p__3_n_101),
        .I1(p__0_n_101),
        .O(p__1_carry_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_2__1
       (.I0(p__3_n_102),
        .I1(p__0_n_102),
        .O(p__1_carry_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_3__1
       (.I0(p__3_n_103),
        .I1(p__0_n_103),
        .O(p__1_carry_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_4__1
       (.I0(p__3_n_104),
        .I1(p__0_n_104),
        .O(p__1_carry_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_5__1
       (.I0(p__3_n_105),
        .I1(p__0_n_105),
        .O(p__1_carry_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_6__1
       (.I0(p__3_n_106),
        .I1(p__0_n_106),
        .O(p__1_carry_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_7__1
       (.I0(p__3_n_107),
        .I1(p__0_n_107),
        .O(p__1_carry_i_7__1_n_2));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_2_fu_372_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__2_OVERFLOW_UNCONNECTED),
        .P({p__2_n_60,p__2_n_61,p__2_n_62,p__2_n_63,p__2_n_64,p__2_n_65,p__2_n_66,p__2_n_67,p__2_n_68,p__2_n_69,p__2_n_70,p__2_n_71,p__2_n_72,p__2_n_73,p__2_n_74,p__2_n_75,p__2_n_76,p__2_n_77,p__2_n_78,p__2_n_79,p__2_n_80,p__2_n_81,p__2_n_82,p__2_n_83,p__2_n_84,p__2_n_85,p__2_n_86,p__2_n_87,p__2_n_88,p__2_n_89,p__2_n_90,p__2_n_91,p__2_n_92,p__2_n_93,p__2_n_94,p__2_n_95,p__2_n_96,p__2_n_97,p__2_n_98,p__2_n_99,p__2_n_100,p__2_n_101,p__2_n_102,p__2_n_103,p__2_n_104,p__2_n_105,p__2_n_106,p__2_n_107}),
        .PATTERNBDETECT(NLW_p__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x26 5}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_2_fu_372_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__3_OVERFLOW_UNCONNECTED),
        .P({p__3_n_60,p__3_n_61,p__3_n_62,p__3_n_63,p__3_n_64,p__3_n_65,p__3_n_66,p__3_n_67,p__3_n_68,p__3_n_69,p__3_n_70,p__3_n_71,p__3_n_72,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76,p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84,p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92,p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100,p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107}),
        .PATTERNBDETECT(NLW_p__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .PCOUT(NLW_p__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__3_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__3_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h40)) 
    p_i_1__0__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(and_ln67_reg_466),
        .I2(\ap_CS_fsm_reg[1] ),
        .O(CEB2));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_103
   (if_din,
    CEB2,
    ap_clk,
    add_ln1350_1_fu_340_p2,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    \q_tmp_reg[15] ,
    and_ln67_reg_466_pp0_iter1_reg);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_1_fu_340_p2;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input \q_tmp_reg[15] ;
  input and_ln67_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire [40:0]add_ln1350_1_fu_340_p2;
  wire and_ln67_reg_466_pp0_iter1_reg;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire [7:0]if_din;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_110;
  wire p__0_n_111;
  wire p__0_n_112;
  wire p__0_n_113;
  wire p__0_n_114;
  wire p__0_n_115;
  wire p__0_n_116;
  wire p__0_n_117;
  wire p__0_n_118;
  wire p__0_n_119;
  wire p__0_n_120;
  wire p__0_n_121;
  wire p__0_n_122;
  wire p__0_n_123;
  wire p__0_n_124;
  wire p__0_n_125;
  wire p__0_n_126;
  wire p__0_n_127;
  wire p__0_n_128;
  wire p__0_n_129;
  wire p__0_n_130;
  wire p__0_n_131;
  wire p__0_n_132;
  wire p__0_n_133;
  wire p__0_n_134;
  wire p__0_n_135;
  wire p__0_n_136;
  wire p__0_n_137;
  wire p__0_n_138;
  wire p__0_n_139;
  wire p__0_n_140;
  wire p__0_n_141;
  wire p__0_n_142;
  wire p__0_n_143;
  wire p__0_n_144;
  wire p__0_n_145;
  wire p__0_n_146;
  wire p__0_n_147;
  wire p__0_n_148;
  wire p__0_n_149;
  wire p__0_n_150;
  wire p__0_n_151;
  wire p__0_n_152;
  wire p__0_n_153;
  wire p__0_n_154;
  wire p__0_n_155;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_93;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p__1_carry__0_i_1__0_n_2;
  wire p__1_carry__0_i_2__0_n_2;
  wire p__1_carry__0_i_3__0_n_2;
  wire p__1_carry__0_i_4__0_n_2;
  wire p__1_carry__0_i_5__0_n_2;
  wire p__1_carry__0_i_6__0_n_2;
  wire p__1_carry__0_i_7__0_n_2;
  wire p__1_carry__0_i_8__0_n_2;
  wire p__1_carry__0_n_2;
  wire p__1_carry__0_n_3;
  wire p__1_carry__0_n_4;
  wire p__1_carry__0_n_5;
  wire p__1_carry__0_n_6;
  wire p__1_carry__0_n_7;
  wire p__1_carry__0_n_8;
  wire p__1_carry__0_n_9;
  wire p__1_carry__1_i_1__0_n_2;
  wire p__1_carry__1_i_2__0_n_2;
  wire p__1_carry__1_i_3__0_n_2;
  wire p__1_carry__1_i_4__0_n_2;
  wire p__1_carry__1_i_5__0_n_2;
  wire p__1_carry__1_i_6__0_n_2;
  wire p__1_carry__1_i_7__0_n_2;
  wire p__1_carry__1_i_8__0_n_2;
  wire p__1_carry__1_n_2;
  wire p__1_carry__1_n_3;
  wire p__1_carry__1_n_4;
  wire p__1_carry__1_n_5;
  wire p__1_carry__1_n_6;
  wire p__1_carry__1_n_7;
  wire p__1_carry__1_n_8;
  wire p__1_carry__1_n_9;
  wire p__1_carry__2_i_1__0_n_2;
  wire p__1_carry__2_i_2__0_n_2;
  wire p__1_carry__2_i_3__0_n_2;
  wire p__1_carry__2_i_4__0_n_2;
  wire p__1_carry__2_i_5__0_n_2;
  wire p__1_carry__2_i_6__0_n_2;
  wire p__1_carry__2_i_7__0_n_2;
  wire p__1_carry__2_i_8__0_n_2;
  wire p__1_carry__2_n_2;
  wire p__1_carry__2_n_3;
  wire p__1_carry__2_n_4;
  wire p__1_carry__2_n_5;
  wire p__1_carry__2_n_6;
  wire p__1_carry__2_n_7;
  wire p__1_carry__2_n_8;
  wire p__1_carry__2_n_9;
  wire p__1_carry__3_i_10__0_n_2;
  wire p__1_carry__3_i_11__0_n_2;
  wire p__1_carry__3_i_12__0_n_2;
  wire p__1_carry__3_i_1__0_n_2;
  wire p__1_carry__3_i_2__0_n_2;
  wire p__1_carry__3_i_3__0_n_2;
  wire p__1_carry__3_i_4__0_n_2;
  wire p__1_carry__3_i_5__0_n_2;
  wire p__1_carry__3_i_6__0_n_2;
  wire p__1_carry__3_i_7__0_n_2;
  wire p__1_carry__3_i_8__0_n_2;
  wire p__1_carry__3_i_9__0_n_2;
  wire p__1_carry__3_n_2;
  wire p__1_carry__3_n_3;
  wire p__1_carry__3_n_4;
  wire p__1_carry__3_n_5;
  wire p__1_carry__3_n_6;
  wire p__1_carry__3_n_7;
  wire p__1_carry__3_n_8;
  wire p__1_carry__3_n_9;
  wire p__1_carry__4_i_1__0_n_2;
  wire p__1_carry_i_1__0_n_2;
  wire p__1_carry_i_2__0_n_2;
  wire p__1_carry_i_3__0_n_2;
  wire p__1_carry_i_4__0_n_2;
  wire p__1_carry_i_5__0_n_2;
  wire p__1_carry_i_6__0_n_2;
  wire p__1_carry_i_7__0_n_2;
  wire p__1_carry_n_2;
  wire p__1_carry_n_3;
  wire p__1_carry_n_4;
  wire p__1_carry_n_5;
  wire p__1_carry_n_6;
  wire p__1_carry_n_7;
  wire p__1_carry_n_8;
  wire p__1_carry_n_9;
  wire p__1_n_100;
  wire p__1_n_101;
  wire p__1_n_102;
  wire p__1_n_103;
  wire p__1_n_104;
  wire p__1_n_105;
  wire p__1_n_106;
  wire p__1_n_107;
  wire p__1_n_60;
  wire p__1_n_61;
  wire p__1_n_62;
  wire p__1_n_63;
  wire p__1_n_64;
  wire p__1_n_65;
  wire p__1_n_66;
  wire p__1_n_67;
  wire p__1_n_68;
  wire p__1_n_69;
  wire p__1_n_70;
  wire p__1_n_71;
  wire p__1_n_72;
  wire p__1_n_73;
  wire p__1_n_74;
  wire p__1_n_75;
  wire p__1_n_76;
  wire p__1_n_77;
  wire p__1_n_78;
  wire p__1_n_79;
  wire p__1_n_80;
  wire p__1_n_81;
  wire p__1_n_82;
  wire p__1_n_83;
  wire p__1_n_84;
  wire p__1_n_85;
  wire p__1_n_86;
  wire p__1_n_87;
  wire p__1_n_88;
  wire p__1_n_89;
  wire p__1_n_90;
  wire p__1_n_91;
  wire p__1_n_92;
  wire p__1_n_93;
  wire p__1_n_94;
  wire p__1_n_95;
  wire p__1_n_96;
  wire p__1_n_97;
  wire p__1_n_98;
  wire p__1_n_99;
  wire p__2_n_100;
  wire p__2_n_101;
  wire p__2_n_102;
  wire p__2_n_103;
  wire p__2_n_104;
  wire p__2_n_105;
  wire p__2_n_106;
  wire p__2_n_107;
  wire p__2_n_108;
  wire p__2_n_109;
  wire p__2_n_110;
  wire p__2_n_111;
  wire p__2_n_112;
  wire p__2_n_113;
  wire p__2_n_114;
  wire p__2_n_115;
  wire p__2_n_116;
  wire p__2_n_117;
  wire p__2_n_118;
  wire p__2_n_119;
  wire p__2_n_120;
  wire p__2_n_121;
  wire p__2_n_122;
  wire p__2_n_123;
  wire p__2_n_124;
  wire p__2_n_125;
  wire p__2_n_126;
  wire p__2_n_127;
  wire p__2_n_128;
  wire p__2_n_129;
  wire p__2_n_130;
  wire p__2_n_131;
  wire p__2_n_132;
  wire p__2_n_133;
  wire p__2_n_134;
  wire p__2_n_135;
  wire p__2_n_136;
  wire p__2_n_137;
  wire p__2_n_138;
  wire p__2_n_139;
  wire p__2_n_140;
  wire p__2_n_141;
  wire p__2_n_142;
  wire p__2_n_143;
  wire p__2_n_144;
  wire p__2_n_145;
  wire p__2_n_146;
  wire p__2_n_147;
  wire p__2_n_148;
  wire p__2_n_149;
  wire p__2_n_150;
  wire p__2_n_151;
  wire p__2_n_152;
  wire p__2_n_153;
  wire p__2_n_154;
  wire p__2_n_155;
  wire p__2_n_60;
  wire p__2_n_61;
  wire p__2_n_62;
  wire p__2_n_63;
  wire p__2_n_64;
  wire p__2_n_65;
  wire p__2_n_66;
  wire p__2_n_67;
  wire p__2_n_68;
  wire p__2_n_69;
  wire p__2_n_70;
  wire p__2_n_71;
  wire p__2_n_72;
  wire p__2_n_73;
  wire p__2_n_74;
  wire p__2_n_75;
  wire p__2_n_76;
  wire p__2_n_77;
  wire p__2_n_78;
  wire p__2_n_79;
  wire p__2_n_80;
  wire p__2_n_81;
  wire p__2_n_82;
  wire p__2_n_83;
  wire p__2_n_84;
  wire p__2_n_85;
  wire p__2_n_86;
  wire p__2_n_87;
  wire p__2_n_88;
  wire p__2_n_89;
  wire p__2_n_90;
  wire p__2_n_91;
  wire p__2_n_92;
  wire p__2_n_93;
  wire p__2_n_94;
  wire p__2_n_95;
  wire p__2_n_96;
  wire p__2_n_97;
  wire p__2_n_98;
  wire p__2_n_99;
  wire p__3_n_100;
  wire p__3_n_101;
  wire p__3_n_102;
  wire p__3_n_103;
  wire p__3_n_104;
  wire p__3_n_105;
  wire p__3_n_106;
  wire p__3_n_107;
  wire p__3_n_60;
  wire p__3_n_61;
  wire p__3_n_62;
  wire p__3_n_63;
  wire p__3_n_64;
  wire p__3_n_65;
  wire p__3_n_66;
  wire p__3_n_67;
  wire p__3_n_68;
  wire p__3_n_69;
  wire p__3_n_70;
  wire p__3_n_71;
  wire p__3_n_72;
  wire p__3_n_73;
  wire p__3_n_74;
  wire p__3_n_75;
  wire p__3_n_76;
  wire p__3_n_77;
  wire p__3_n_78;
  wire p__3_n_79;
  wire p__3_n_80;
  wire p__3_n_81;
  wire p__3_n_82;
  wire p__3_n_83;
  wire p__3_n_84;
  wire p__3_n_85;
  wire p__3_n_86;
  wire p__3_n_87;
  wire p__3_n_88;
  wire p__3_n_89;
  wire p__3_n_90;
  wire p__3_n_91;
  wire p__3_n_92;
  wire p__3_n_93;
  wire p__3_n_94;
  wire p__3_n_95;
  wire p__3_n_96;
  wire p__3_n_97;
  wire p__3_n_98;
  wire p__3_n_99;
  wire [56:49]p__4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \q_tmp_reg[15] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;
  wire NLW_p__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__1_OVERFLOW_UNCONNECTED;
  wire NLW_p__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__1_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p__1_carry_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_p__1_carry__3_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__4_CO_UNCONNECTED;
  wire [7:1]NLW_p__1_carry__4_O_UNCONNECTED;
  wire NLW_p__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__2_OVERFLOW_UNCONNECTED;
  wire NLW_p__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__2_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__2_XOROUT_UNCONNECTED;
  wire NLW_p__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__3_OVERFLOW_UNCONNECTED;
  wire NLW_p__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__3_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__3_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_12__1
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[56]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_13
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[6]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[55]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_14
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[5]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[54]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_15
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[4]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[53]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_16
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[3]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[52]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_17
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[2]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[51]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_18
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[1]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[50]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_19
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[0]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[49]),
        .O(if_din[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_1_fu_340_p2[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_1_fu_340_p2[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,p__0_n_93,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_1_fu_340_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__1_OVERFLOW_UNCONNECTED),
        .P({p__1_n_60,p__1_n_61,p__1_n_62,p__1_n_63,p__1_n_64,p__1_n_65,p__1_n_66,p__1_n_67,p__1_n_68,p__1_n_69,p__1_n_70,p__1_n_71,p__1_n_72,p__1_n_73,p__1_n_74,p__1_n_75,p__1_n_76,p__1_n_77,p__1_n_78,p__1_n_79,p__1_n_80,p__1_n_81,p__1_n_82,p__1_n_83,p__1_n_84,p__1_n_85,p__1_n_86,p__1_n_87,p__1_n_88,p__1_n_89,p__1_n_90,p__1_n_91,p__1_n_92,p__1_n_93,p__1_n_94,p__1_n_95,p__1_n_96,p__1_n_97,p__1_n_98,p__1_n_99,p__1_n_100,p__1_n_101,p__1_n_102,p__1_n_103,p__1_n_104,p__1_n_105,p__1_n_106,p__1_n_107}),
        .PATTERNBDETECT(NLW_p__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .PCOUT(NLW_p__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__1_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__1_carry_n_2,p__1_carry_n_3,p__1_carry_n_4,p__1_carry_n_5,p__1_carry_n_6,p__1_carry_n_7,p__1_carry_n_8,p__1_carry_n_9}),
        .DI({p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107,1'b0}),
        .O(NLW_p__1_carry_O_UNCONNECTED[7:0]),
        .S({p__1_carry_i_1__0_n_2,p__1_carry_i_2__0_n_2,p__1_carry_i_3__0_n_2,p__1_carry_i_4__0_n_2,p__1_carry_i_5__0_n_2,p__1_carry_i_6__0_n_2,p__1_carry_i_7__0_n_2,p__2_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__0
       (.CI(p__1_carry_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__0_n_2,p__1_carry__0_n_3,p__1_carry__0_n_4,p__1_carry__0_n_5,p__1_carry__0_n_6,p__1_carry__0_n_7,p__1_carry__0_n_8,p__1_carry__0_n_9}),
        .DI({p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100}),
        .O(NLW_p__1_carry__0_O_UNCONNECTED[7:0]),
        .S({p__1_carry__0_i_1__0_n_2,p__1_carry__0_i_2__0_n_2,p__1_carry__0_i_3__0_n_2,p__1_carry__0_i_4__0_n_2,p__1_carry__0_i_5__0_n_2,p__1_carry__0_i_6__0_n_2,p__1_carry__0_i_7__0_n_2,p__1_carry__0_i_8__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_1__0
       (.I0(p__3_n_93),
        .I1(p__0_n_93),
        .O(p__1_carry__0_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_2__0
       (.I0(p__3_n_94),
        .I1(p__0_n_94),
        .O(p__1_carry__0_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_3__0
       (.I0(p__3_n_95),
        .I1(p__0_n_95),
        .O(p__1_carry__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_4__0
       (.I0(p__3_n_96),
        .I1(p__0_n_96),
        .O(p__1_carry__0_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_5__0
       (.I0(p__3_n_97),
        .I1(p__0_n_97),
        .O(p__1_carry__0_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_6__0
       (.I0(p__3_n_98),
        .I1(p__0_n_98),
        .O(p__1_carry__0_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_7__0
       (.I0(p__3_n_99),
        .I1(p__0_n_99),
        .O(p__1_carry__0_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_8__0
       (.I0(p__3_n_100),
        .I1(p__0_n_100),
        .O(p__1_carry__0_i_8__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__1
       (.CI(p__1_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__1_n_2,p__1_carry__1_n_3,p__1_carry__1_n_4,p__1_carry__1_n_5,p__1_carry__1_n_6,p__1_carry__1_n_7,p__1_carry__1_n_8,p__1_carry__1_n_9}),
        .DI({p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92}),
        .O(NLW_p__1_carry__1_O_UNCONNECTED[7:0]),
        .S({p__1_carry__1_i_1__0_n_2,p__1_carry__1_i_2__0_n_2,p__1_carry__1_i_3__0_n_2,p__1_carry__1_i_4__0_n_2,p__1_carry__1_i_5__0_n_2,p__1_carry__1_i_6__0_n_2,p__1_carry__1_i_7__0_n_2,p__1_carry__1_i_8__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_1__0
       (.I0(p__3_n_85),
        .I1(p__1_n_102),
        .O(p__1_carry__1_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_2__0
       (.I0(p__3_n_86),
        .I1(p__1_n_103),
        .O(p__1_carry__1_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_3__0
       (.I0(p__3_n_87),
        .I1(p__1_n_104),
        .O(p__1_carry__1_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_4__0
       (.I0(p__3_n_88),
        .I1(p__1_n_105),
        .O(p__1_carry__1_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_5__0
       (.I0(p__3_n_89),
        .I1(p__1_n_106),
        .O(p__1_carry__1_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_6__0
       (.I0(p__3_n_90),
        .I1(p__1_n_107),
        .O(p__1_carry__1_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_7__0
       (.I0(p__3_n_91),
        .I1(p__0_n_91),
        .O(p__1_carry__1_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_8__0
       (.I0(p__3_n_92),
        .I1(p__0_n_92),
        .O(p__1_carry__1_i_8__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__2
       (.CI(p__1_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__2_n_2,p__1_carry__2_n_3,p__1_carry__2_n_4,p__1_carry__2_n_5,p__1_carry__2_n_6,p__1_carry__2_n_7,p__1_carry__2_n_8,p__1_carry__2_n_9}),
        .DI({p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84}),
        .O(NLW_p__1_carry__2_O_UNCONNECTED[7:0]),
        .S({p__1_carry__2_i_1__0_n_2,p__1_carry__2_i_2__0_n_2,p__1_carry__2_i_3__0_n_2,p__1_carry__2_i_4__0_n_2,p__1_carry__2_i_5__0_n_2,p__1_carry__2_i_6__0_n_2,p__1_carry__2_i_7__0_n_2,p__1_carry__2_i_8__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_1__0
       (.I0(p__3_n_77),
        .I1(p__1_n_94),
        .O(p__1_carry__2_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_2__0
       (.I0(p__3_n_78),
        .I1(p__1_n_95),
        .O(p__1_carry__2_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_3__0
       (.I0(p__3_n_79),
        .I1(p__1_n_96),
        .O(p__1_carry__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_4__0
       (.I0(p__3_n_80),
        .I1(p__1_n_97),
        .O(p__1_carry__2_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_5__0
       (.I0(p__3_n_81),
        .I1(p__1_n_98),
        .O(p__1_carry__2_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_6__0
       (.I0(p__3_n_82),
        .I1(p__1_n_99),
        .O(p__1_carry__2_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_7__0
       (.I0(p__3_n_83),
        .I1(p__1_n_100),
        .O(p__1_carry__2_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_8__0
       (.I0(p__3_n_84),
        .I1(p__1_n_101),
        .O(p__1_carry__2_i_8__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__3
       (.CI(p__1_carry__2_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__3_n_2,p__1_carry__3_n_3,p__1_carry__3_n_4,p__1_carry__3_n_5,p__1_carry__3_n_6,p__1_carry__3_n_7,p__1_carry__3_n_8,p__1_carry__3_n_9}),
        .DI({p__1_carry__3_i_1__0_n_2,p__1_carry__3_i_2__0_n_2,p__1_carry__3_i_3__0_n_2,p__1_carry__3_i_4__0_n_2,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76}),
        .O({p__4[55:49],NLW_p__1_carry__3_O_UNCONNECTED[0]}),
        .S({p__1_carry__3_i_5__0_n_2,p__1_carry__3_i_6__0_n_2,p__1_carry__3_i_7__0_n_2,p__1_carry__3_i_8__0_n_2,p__1_carry__3_i_9__0_n_2,p__1_carry__3_i_10__0_n_2,p__1_carry__3_i_11__0_n_2,p__1_carry__3_i_12__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_10__0
       (.I0(p__3_n_74),
        .I1(p__1_n_91),
        .O(p__1_carry__3_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_11__0
       (.I0(p__3_n_75),
        .I1(p__1_n_92),
        .O(p__1_carry__3_i_11__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_12__0
       (.I0(p__3_n_76),
        .I1(p__1_n_93),
        .O(p__1_carry__3_i_12__0_n_2));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_1__0
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .O(p__1_carry__3_i_1__0_n_2));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_2__0
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .O(p__1_carry__3_i_2__0_n_2));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_3__0
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .O(p__1_carry__3_i_3__0_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_4__0
       (.I0(p__3_n_72),
        .I1(p__1_n_89),
        .I2(p_n_106),
        .O(p__1_carry__3_i_4__0_n_2));
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_5__0
       (.I0(p__1_carry__3_i_1__0_n_2),
        .I1(p_n_103),
        .I2(p__3_n_69),
        .I3(p__1_n_86),
        .O(p__1_carry__3_i_5__0_n_2));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_6__0
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .I3(p__1_carry__3_i_2__0_n_2),
        .O(p__1_carry__3_i_6__0_n_2));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_7__0
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .I3(p__1_carry__3_i_3__0_n_2),
        .O(p__1_carry__3_i_7__0_n_2));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    p__1_carry__3_i_8__0
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .I3(p_n_107),
        .I4(p__1_n_90),
        .O(p__1_carry__3_i_8__0_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_9__0
       (.I0(p_n_107),
        .I1(p__1_n_90),
        .I2(p__3_n_73),
        .O(p__1_carry__3_i_9__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__4
       (.CI(p__1_carry__3_n_2),
        .CI_TOP(1'b0),
        .CO(NLW_p__1_carry__4_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p__1_carry__4_O_UNCONNECTED[7:1],p__4[56]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p__1_carry__4_i_1__0_n_2}));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    p__1_carry__4_i_1__0
       (.I0(p__1_n_86),
        .I1(p__3_n_69),
        .I2(p_n_103),
        .I3(p__1_n_85),
        .I4(p__3_n_68),
        .I5(p_n_102),
        .O(p__1_carry__4_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_1__0
       (.I0(p__3_n_101),
        .I1(p__0_n_101),
        .O(p__1_carry_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_2__0
       (.I0(p__3_n_102),
        .I1(p__0_n_102),
        .O(p__1_carry_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_3__0
       (.I0(p__3_n_103),
        .I1(p__0_n_103),
        .O(p__1_carry_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_4__0
       (.I0(p__3_n_104),
        .I1(p__0_n_104),
        .O(p__1_carry_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_5__0
       (.I0(p__3_n_105),
        .I1(p__0_n_105),
        .O(p__1_carry_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_6__0
       (.I0(p__3_n_106),
        .I1(p__0_n_106),
        .O(p__1_carry_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_7__0
       (.I0(p__3_n_107),
        .I1(p__0_n_107),
        .O(p__1_carry_i_7__0_n_2));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_1_fu_340_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__2_OVERFLOW_UNCONNECTED),
        .P({p__2_n_60,p__2_n_61,p__2_n_62,p__2_n_63,p__2_n_64,p__2_n_65,p__2_n_66,p__2_n_67,p__2_n_68,p__2_n_69,p__2_n_70,p__2_n_71,p__2_n_72,p__2_n_73,p__2_n_74,p__2_n_75,p__2_n_76,p__2_n_77,p__2_n_78,p__2_n_79,p__2_n_80,p__2_n_81,p__2_n_82,p__2_n_83,p__2_n_84,p__2_n_85,p__2_n_86,p__2_n_87,p__2_n_88,p__2_n_89,p__2_n_90,p__2_n_91,p__2_n_92,p__2_n_93,p__2_n_94,p__2_n_95,p__2_n_96,p__2_n_97,p__2_n_98,p__2_n_99,p__2_n_100,p__2_n_101,p__2_n_102,p__2_n_103,p__2_n_104,p__2_n_105,p__2_n_106,p__2_n_107}),
        .PATTERNBDETECT(NLW_p__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x26 5}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_1_fu_340_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__3_OVERFLOW_UNCONNECTED),
        .P({p__3_n_60,p__3_n_61,p__3_n_62,p__3_n_63,p__3_n_64,p__3_n_65,p__3_n_66,p__3_n_67,p__3_n_68,p__3_n_69,p__3_n_70,p__3_n_71,p__3_n_72,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76,p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84,p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92,p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100,p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107}),
        .PATTERNBDETECT(NLW_p__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .PCOUT(NLW_p__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__3_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__3_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_104
   (if_din,
    CEB2,
    ap_clk,
    add_ln1350_fu_308_p2,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    \q_tmp_reg[7] ,
    and_ln67_reg_466_pp0_iter1_reg);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_fu_308_p2;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input \q_tmp_reg[7] ;
  input and_ln67_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire [40:0]add_ln1350_fu_308_p2;
  wire and_ln67_reg_466_pp0_iter1_reg;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire [7:0]if_din;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_110;
  wire p__0_n_111;
  wire p__0_n_112;
  wire p__0_n_113;
  wire p__0_n_114;
  wire p__0_n_115;
  wire p__0_n_116;
  wire p__0_n_117;
  wire p__0_n_118;
  wire p__0_n_119;
  wire p__0_n_120;
  wire p__0_n_121;
  wire p__0_n_122;
  wire p__0_n_123;
  wire p__0_n_124;
  wire p__0_n_125;
  wire p__0_n_126;
  wire p__0_n_127;
  wire p__0_n_128;
  wire p__0_n_129;
  wire p__0_n_130;
  wire p__0_n_131;
  wire p__0_n_132;
  wire p__0_n_133;
  wire p__0_n_134;
  wire p__0_n_135;
  wire p__0_n_136;
  wire p__0_n_137;
  wire p__0_n_138;
  wire p__0_n_139;
  wire p__0_n_140;
  wire p__0_n_141;
  wire p__0_n_142;
  wire p__0_n_143;
  wire p__0_n_144;
  wire p__0_n_145;
  wire p__0_n_146;
  wire p__0_n_147;
  wire p__0_n_148;
  wire p__0_n_149;
  wire p__0_n_150;
  wire p__0_n_151;
  wire p__0_n_152;
  wire p__0_n_153;
  wire p__0_n_154;
  wire p__0_n_155;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_93;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p__1_carry__0_i_1_n_2;
  wire p__1_carry__0_i_2_n_2;
  wire p__1_carry__0_i_3_n_2;
  wire p__1_carry__0_i_4_n_2;
  wire p__1_carry__0_i_5_n_2;
  wire p__1_carry__0_i_6_n_2;
  wire p__1_carry__0_i_7_n_2;
  wire p__1_carry__0_i_8_n_2;
  wire p__1_carry__0_n_2;
  wire p__1_carry__0_n_3;
  wire p__1_carry__0_n_4;
  wire p__1_carry__0_n_5;
  wire p__1_carry__0_n_6;
  wire p__1_carry__0_n_7;
  wire p__1_carry__0_n_8;
  wire p__1_carry__0_n_9;
  wire p__1_carry__1_i_1_n_2;
  wire p__1_carry__1_i_2_n_2;
  wire p__1_carry__1_i_3_n_2;
  wire p__1_carry__1_i_4_n_2;
  wire p__1_carry__1_i_5_n_2;
  wire p__1_carry__1_i_6_n_2;
  wire p__1_carry__1_i_7_n_2;
  wire p__1_carry__1_i_8_n_2;
  wire p__1_carry__1_n_2;
  wire p__1_carry__1_n_3;
  wire p__1_carry__1_n_4;
  wire p__1_carry__1_n_5;
  wire p__1_carry__1_n_6;
  wire p__1_carry__1_n_7;
  wire p__1_carry__1_n_8;
  wire p__1_carry__1_n_9;
  wire p__1_carry__2_i_1_n_2;
  wire p__1_carry__2_i_2_n_2;
  wire p__1_carry__2_i_3_n_2;
  wire p__1_carry__2_i_4_n_2;
  wire p__1_carry__2_i_5_n_2;
  wire p__1_carry__2_i_6_n_2;
  wire p__1_carry__2_i_7_n_2;
  wire p__1_carry__2_i_8_n_2;
  wire p__1_carry__2_n_2;
  wire p__1_carry__2_n_3;
  wire p__1_carry__2_n_4;
  wire p__1_carry__2_n_5;
  wire p__1_carry__2_n_6;
  wire p__1_carry__2_n_7;
  wire p__1_carry__2_n_8;
  wire p__1_carry__2_n_9;
  wire p__1_carry__3_i_10_n_2;
  wire p__1_carry__3_i_11_n_2;
  wire p__1_carry__3_i_12_n_2;
  wire p__1_carry__3_i_1_n_2;
  wire p__1_carry__3_i_2_n_2;
  wire p__1_carry__3_i_3_n_2;
  wire p__1_carry__3_i_4_n_2;
  wire p__1_carry__3_i_5_n_2;
  wire p__1_carry__3_i_6_n_2;
  wire p__1_carry__3_i_7_n_2;
  wire p__1_carry__3_i_8_n_2;
  wire p__1_carry__3_i_9_n_2;
  wire p__1_carry__3_n_2;
  wire p__1_carry__3_n_3;
  wire p__1_carry__3_n_4;
  wire p__1_carry__3_n_5;
  wire p__1_carry__3_n_6;
  wire p__1_carry__3_n_7;
  wire p__1_carry__3_n_8;
  wire p__1_carry__3_n_9;
  wire p__1_carry__4_i_1_n_2;
  wire p__1_carry_i_1_n_2;
  wire p__1_carry_i_2_n_2;
  wire p__1_carry_i_3_n_2;
  wire p__1_carry_i_4_n_2;
  wire p__1_carry_i_5_n_2;
  wire p__1_carry_i_6_n_2;
  wire p__1_carry_i_7_n_2;
  wire p__1_carry_n_2;
  wire p__1_carry_n_3;
  wire p__1_carry_n_4;
  wire p__1_carry_n_5;
  wire p__1_carry_n_6;
  wire p__1_carry_n_7;
  wire p__1_carry_n_8;
  wire p__1_carry_n_9;
  wire p__1_n_100;
  wire p__1_n_101;
  wire p__1_n_102;
  wire p__1_n_103;
  wire p__1_n_104;
  wire p__1_n_105;
  wire p__1_n_106;
  wire p__1_n_107;
  wire p__1_n_60;
  wire p__1_n_61;
  wire p__1_n_62;
  wire p__1_n_63;
  wire p__1_n_64;
  wire p__1_n_65;
  wire p__1_n_66;
  wire p__1_n_67;
  wire p__1_n_68;
  wire p__1_n_69;
  wire p__1_n_70;
  wire p__1_n_71;
  wire p__1_n_72;
  wire p__1_n_73;
  wire p__1_n_74;
  wire p__1_n_75;
  wire p__1_n_76;
  wire p__1_n_77;
  wire p__1_n_78;
  wire p__1_n_79;
  wire p__1_n_80;
  wire p__1_n_81;
  wire p__1_n_82;
  wire p__1_n_83;
  wire p__1_n_84;
  wire p__1_n_85;
  wire p__1_n_86;
  wire p__1_n_87;
  wire p__1_n_88;
  wire p__1_n_89;
  wire p__1_n_90;
  wire p__1_n_91;
  wire p__1_n_92;
  wire p__1_n_93;
  wire p__1_n_94;
  wire p__1_n_95;
  wire p__1_n_96;
  wire p__1_n_97;
  wire p__1_n_98;
  wire p__1_n_99;
  wire p__2_n_100;
  wire p__2_n_101;
  wire p__2_n_102;
  wire p__2_n_103;
  wire p__2_n_104;
  wire p__2_n_105;
  wire p__2_n_106;
  wire p__2_n_107;
  wire p__2_n_108;
  wire p__2_n_109;
  wire p__2_n_110;
  wire p__2_n_111;
  wire p__2_n_112;
  wire p__2_n_113;
  wire p__2_n_114;
  wire p__2_n_115;
  wire p__2_n_116;
  wire p__2_n_117;
  wire p__2_n_118;
  wire p__2_n_119;
  wire p__2_n_120;
  wire p__2_n_121;
  wire p__2_n_122;
  wire p__2_n_123;
  wire p__2_n_124;
  wire p__2_n_125;
  wire p__2_n_126;
  wire p__2_n_127;
  wire p__2_n_128;
  wire p__2_n_129;
  wire p__2_n_130;
  wire p__2_n_131;
  wire p__2_n_132;
  wire p__2_n_133;
  wire p__2_n_134;
  wire p__2_n_135;
  wire p__2_n_136;
  wire p__2_n_137;
  wire p__2_n_138;
  wire p__2_n_139;
  wire p__2_n_140;
  wire p__2_n_141;
  wire p__2_n_142;
  wire p__2_n_143;
  wire p__2_n_144;
  wire p__2_n_145;
  wire p__2_n_146;
  wire p__2_n_147;
  wire p__2_n_148;
  wire p__2_n_149;
  wire p__2_n_150;
  wire p__2_n_151;
  wire p__2_n_152;
  wire p__2_n_153;
  wire p__2_n_154;
  wire p__2_n_155;
  wire p__2_n_60;
  wire p__2_n_61;
  wire p__2_n_62;
  wire p__2_n_63;
  wire p__2_n_64;
  wire p__2_n_65;
  wire p__2_n_66;
  wire p__2_n_67;
  wire p__2_n_68;
  wire p__2_n_69;
  wire p__2_n_70;
  wire p__2_n_71;
  wire p__2_n_72;
  wire p__2_n_73;
  wire p__2_n_74;
  wire p__2_n_75;
  wire p__2_n_76;
  wire p__2_n_77;
  wire p__2_n_78;
  wire p__2_n_79;
  wire p__2_n_80;
  wire p__2_n_81;
  wire p__2_n_82;
  wire p__2_n_83;
  wire p__2_n_84;
  wire p__2_n_85;
  wire p__2_n_86;
  wire p__2_n_87;
  wire p__2_n_88;
  wire p__2_n_89;
  wire p__2_n_90;
  wire p__2_n_91;
  wire p__2_n_92;
  wire p__2_n_93;
  wire p__2_n_94;
  wire p__2_n_95;
  wire p__2_n_96;
  wire p__2_n_97;
  wire p__2_n_98;
  wire p__2_n_99;
  wire p__3_n_100;
  wire p__3_n_101;
  wire p__3_n_102;
  wire p__3_n_103;
  wire p__3_n_104;
  wire p__3_n_105;
  wire p__3_n_106;
  wire p__3_n_107;
  wire p__3_n_60;
  wire p__3_n_61;
  wire p__3_n_62;
  wire p__3_n_63;
  wire p__3_n_64;
  wire p__3_n_65;
  wire p__3_n_66;
  wire p__3_n_67;
  wire p__3_n_68;
  wire p__3_n_69;
  wire p__3_n_70;
  wire p__3_n_71;
  wire p__3_n_72;
  wire p__3_n_73;
  wire p__3_n_74;
  wire p__3_n_75;
  wire p__3_n_76;
  wire p__3_n_77;
  wire p__3_n_78;
  wire p__3_n_79;
  wire p__3_n_80;
  wire p__3_n_81;
  wire p__3_n_82;
  wire p__3_n_83;
  wire p__3_n_84;
  wire p__3_n_85;
  wire p__3_n_86;
  wire p__3_n_87;
  wire p__3_n_88;
  wire p__3_n_89;
  wire p__3_n_90;
  wire p__3_n_91;
  wire p__3_n_92;
  wire p__3_n_93;
  wire p__3_n_94;
  wire p__3_n_95;
  wire p__3_n_96;
  wire p__3_n_97;
  wire p__3_n_98;
  wire p__3_n_99;
  wire [56:49]p__4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \q_tmp_reg[7] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;
  wire NLW_p__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__1_OVERFLOW_UNCONNECTED;
  wire NLW_p__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__1_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p__1_carry_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_p__1_carry__3_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__4_CO_UNCONNECTED;
  wire [7:1]NLW_p__1_carry__4_O_UNCONNECTED;
  wire NLW_p__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__2_OVERFLOW_UNCONNECTED;
  wire NLW_p__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__2_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__2_XOROUT_UNCONNECTED;
  wire NLW_p__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__3_OVERFLOW_UNCONNECTED;
  wire NLW_p__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__3_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__3_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_20
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[56]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_21
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[6]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[55]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_22
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[5]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[54]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_23
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[4]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[53]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_24
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[3]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[52]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_25
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[2]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[51]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_26
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[1]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[50]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_27
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[0]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln67_reg_466_pp0_iter1_reg),
        .I3(p__4[49]),
        .O(if_din[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_fu_308_p2[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_fu_308_p2[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,p__0_n_93,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_fu_308_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__1_OVERFLOW_UNCONNECTED),
        .P({p__1_n_60,p__1_n_61,p__1_n_62,p__1_n_63,p__1_n_64,p__1_n_65,p__1_n_66,p__1_n_67,p__1_n_68,p__1_n_69,p__1_n_70,p__1_n_71,p__1_n_72,p__1_n_73,p__1_n_74,p__1_n_75,p__1_n_76,p__1_n_77,p__1_n_78,p__1_n_79,p__1_n_80,p__1_n_81,p__1_n_82,p__1_n_83,p__1_n_84,p__1_n_85,p__1_n_86,p__1_n_87,p__1_n_88,p__1_n_89,p__1_n_90,p__1_n_91,p__1_n_92,p__1_n_93,p__1_n_94,p__1_n_95,p__1_n_96,p__1_n_97,p__1_n_98,p__1_n_99,p__1_n_100,p__1_n_101,p__1_n_102,p__1_n_103,p__1_n_104,p__1_n_105,p__1_n_106,p__1_n_107}),
        .PATTERNBDETECT(NLW_p__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .PCOUT(NLW_p__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__1_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__1_carry_n_2,p__1_carry_n_3,p__1_carry_n_4,p__1_carry_n_5,p__1_carry_n_6,p__1_carry_n_7,p__1_carry_n_8,p__1_carry_n_9}),
        .DI({p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107,1'b0}),
        .O(NLW_p__1_carry_O_UNCONNECTED[7:0]),
        .S({p__1_carry_i_1_n_2,p__1_carry_i_2_n_2,p__1_carry_i_3_n_2,p__1_carry_i_4_n_2,p__1_carry_i_5_n_2,p__1_carry_i_6_n_2,p__1_carry_i_7_n_2,p__2_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__0
       (.CI(p__1_carry_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__0_n_2,p__1_carry__0_n_3,p__1_carry__0_n_4,p__1_carry__0_n_5,p__1_carry__0_n_6,p__1_carry__0_n_7,p__1_carry__0_n_8,p__1_carry__0_n_9}),
        .DI({p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100}),
        .O(NLW_p__1_carry__0_O_UNCONNECTED[7:0]),
        .S({p__1_carry__0_i_1_n_2,p__1_carry__0_i_2_n_2,p__1_carry__0_i_3_n_2,p__1_carry__0_i_4_n_2,p__1_carry__0_i_5_n_2,p__1_carry__0_i_6_n_2,p__1_carry__0_i_7_n_2,p__1_carry__0_i_8_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_1
       (.I0(p__3_n_93),
        .I1(p__0_n_93),
        .O(p__1_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_2
       (.I0(p__3_n_94),
        .I1(p__0_n_94),
        .O(p__1_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_3
       (.I0(p__3_n_95),
        .I1(p__0_n_95),
        .O(p__1_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_4
       (.I0(p__3_n_96),
        .I1(p__0_n_96),
        .O(p__1_carry__0_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_5
       (.I0(p__3_n_97),
        .I1(p__0_n_97),
        .O(p__1_carry__0_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_6
       (.I0(p__3_n_98),
        .I1(p__0_n_98),
        .O(p__1_carry__0_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_7
       (.I0(p__3_n_99),
        .I1(p__0_n_99),
        .O(p__1_carry__0_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_8
       (.I0(p__3_n_100),
        .I1(p__0_n_100),
        .O(p__1_carry__0_i_8_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__1
       (.CI(p__1_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__1_n_2,p__1_carry__1_n_3,p__1_carry__1_n_4,p__1_carry__1_n_5,p__1_carry__1_n_6,p__1_carry__1_n_7,p__1_carry__1_n_8,p__1_carry__1_n_9}),
        .DI({p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92}),
        .O(NLW_p__1_carry__1_O_UNCONNECTED[7:0]),
        .S({p__1_carry__1_i_1_n_2,p__1_carry__1_i_2_n_2,p__1_carry__1_i_3_n_2,p__1_carry__1_i_4_n_2,p__1_carry__1_i_5_n_2,p__1_carry__1_i_6_n_2,p__1_carry__1_i_7_n_2,p__1_carry__1_i_8_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_1
       (.I0(p__3_n_85),
        .I1(p__1_n_102),
        .O(p__1_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_2
       (.I0(p__3_n_86),
        .I1(p__1_n_103),
        .O(p__1_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_3
       (.I0(p__3_n_87),
        .I1(p__1_n_104),
        .O(p__1_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_4
       (.I0(p__3_n_88),
        .I1(p__1_n_105),
        .O(p__1_carry__1_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_5
       (.I0(p__3_n_89),
        .I1(p__1_n_106),
        .O(p__1_carry__1_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_6
       (.I0(p__3_n_90),
        .I1(p__1_n_107),
        .O(p__1_carry__1_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_7
       (.I0(p__3_n_91),
        .I1(p__0_n_91),
        .O(p__1_carry__1_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_8
       (.I0(p__3_n_92),
        .I1(p__0_n_92),
        .O(p__1_carry__1_i_8_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__2
       (.CI(p__1_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__2_n_2,p__1_carry__2_n_3,p__1_carry__2_n_4,p__1_carry__2_n_5,p__1_carry__2_n_6,p__1_carry__2_n_7,p__1_carry__2_n_8,p__1_carry__2_n_9}),
        .DI({p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84}),
        .O(NLW_p__1_carry__2_O_UNCONNECTED[7:0]),
        .S({p__1_carry__2_i_1_n_2,p__1_carry__2_i_2_n_2,p__1_carry__2_i_3_n_2,p__1_carry__2_i_4_n_2,p__1_carry__2_i_5_n_2,p__1_carry__2_i_6_n_2,p__1_carry__2_i_7_n_2,p__1_carry__2_i_8_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_1
       (.I0(p__3_n_77),
        .I1(p__1_n_94),
        .O(p__1_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_2
       (.I0(p__3_n_78),
        .I1(p__1_n_95),
        .O(p__1_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_3
       (.I0(p__3_n_79),
        .I1(p__1_n_96),
        .O(p__1_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_4
       (.I0(p__3_n_80),
        .I1(p__1_n_97),
        .O(p__1_carry__2_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_5
       (.I0(p__3_n_81),
        .I1(p__1_n_98),
        .O(p__1_carry__2_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_6
       (.I0(p__3_n_82),
        .I1(p__1_n_99),
        .O(p__1_carry__2_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_7
       (.I0(p__3_n_83),
        .I1(p__1_n_100),
        .O(p__1_carry__2_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_8
       (.I0(p__3_n_84),
        .I1(p__1_n_101),
        .O(p__1_carry__2_i_8_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__3
       (.CI(p__1_carry__2_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__3_n_2,p__1_carry__3_n_3,p__1_carry__3_n_4,p__1_carry__3_n_5,p__1_carry__3_n_6,p__1_carry__3_n_7,p__1_carry__3_n_8,p__1_carry__3_n_9}),
        .DI({p__1_carry__3_i_1_n_2,p__1_carry__3_i_2_n_2,p__1_carry__3_i_3_n_2,p__1_carry__3_i_4_n_2,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76}),
        .O({p__4[55:49],NLW_p__1_carry__3_O_UNCONNECTED[0]}),
        .S({p__1_carry__3_i_5_n_2,p__1_carry__3_i_6_n_2,p__1_carry__3_i_7_n_2,p__1_carry__3_i_8_n_2,p__1_carry__3_i_9_n_2,p__1_carry__3_i_10_n_2,p__1_carry__3_i_11_n_2,p__1_carry__3_i_12_n_2}));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_1
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .O(p__1_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_10
       (.I0(p__3_n_74),
        .I1(p__1_n_91),
        .O(p__1_carry__3_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_11
       (.I0(p__3_n_75),
        .I1(p__1_n_92),
        .O(p__1_carry__3_i_11_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_12
       (.I0(p__3_n_76),
        .I1(p__1_n_93),
        .O(p__1_carry__3_i_12_n_2));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_2
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .O(p__1_carry__3_i_2_n_2));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_3
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .O(p__1_carry__3_i_3_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_4
       (.I0(p__3_n_72),
        .I1(p__1_n_89),
        .I2(p_n_106),
        .O(p__1_carry__3_i_4_n_2));
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_5
       (.I0(p__1_carry__3_i_1_n_2),
        .I1(p_n_103),
        .I2(p__3_n_69),
        .I3(p__1_n_86),
        .O(p__1_carry__3_i_5_n_2));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_6
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .I3(p__1_carry__3_i_2_n_2),
        .O(p__1_carry__3_i_6_n_2));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_7
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .I3(p__1_carry__3_i_3_n_2),
        .O(p__1_carry__3_i_7_n_2));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    p__1_carry__3_i_8
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .I3(p_n_107),
        .I4(p__1_n_90),
        .O(p__1_carry__3_i_8_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_9
       (.I0(p_n_107),
        .I1(p__1_n_90),
        .I2(p__3_n_73),
        .O(p__1_carry__3_i_9_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__4
       (.CI(p__1_carry__3_n_2),
        .CI_TOP(1'b0),
        .CO(NLW_p__1_carry__4_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p__1_carry__4_O_UNCONNECTED[7:1],p__4[56]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p__1_carry__4_i_1_n_2}));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    p__1_carry__4_i_1
       (.I0(p__1_n_86),
        .I1(p__3_n_69),
        .I2(p_n_103),
        .I3(p__1_n_85),
        .I4(p__3_n_68),
        .I5(p_n_102),
        .O(p__1_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_1
       (.I0(p__3_n_101),
        .I1(p__0_n_101),
        .O(p__1_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_2
       (.I0(p__3_n_102),
        .I1(p__0_n_102),
        .O(p__1_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_3
       (.I0(p__3_n_103),
        .I1(p__0_n_103),
        .O(p__1_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_4
       (.I0(p__3_n_104),
        .I1(p__0_n_104),
        .O(p__1_carry_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_5
       (.I0(p__3_n_105),
        .I1(p__0_n_105),
        .O(p__1_carry_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_6
       (.I0(p__3_n_106),
        .I1(p__0_n_106),
        .O(p__1_carry_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_7
       (.I0(p__3_n_107),
        .I1(p__0_n_107),
        .O(p__1_carry_i_7_n_2));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_fu_308_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__2_OVERFLOW_UNCONNECTED),
        .P({p__2_n_60,p__2_n_61,p__2_n_62,p__2_n_63,p__2_n_64,p__2_n_65,p__2_n_66,p__2_n_67,p__2_n_68,p__2_n_69,p__2_n_70,p__2_n_71,p__2_n_72,p__2_n_73,p__2_n_74,p__2_n_75,p__2_n_76,p__2_n_77,p__2_n_78,p__2_n_79,p__2_n_80,p__2_n_81,p__2_n_82,p__2_n_83,p__2_n_84,p__2_n_85,p__2_n_86,p__2_n_87,p__2_n_88,p__2_n_89,p__2_n_90,p__2_n_91,p__2_n_92,p__2_n_93,p__2_n_94,p__2_n_95,p__2_n_96,p__2_n_97,p__2_n_98,p__2_n_99,p__2_n_100,p__2_n_101,p__2_n_102,p__2_n_103,p__2_n_104,p__2_n_105,p__2_n_106,p__2_n_107}),
        .PATTERNBDETECT(NLW_p__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x26 5}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_fu_308_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__3_OVERFLOW_UNCONNECTED),
        .P({p__3_n_60,p__3_n_61,p__3_n_62,p__3_n_63,p__3_n_64,p__3_n_65,p__3_n_66,p__3_n_67,p__3_n_68,p__3_n_69,p__3_n_70,p__3_n_71,p__3_n_72,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76,p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84,p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92,p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100,p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107}),
        .PATTERNBDETECT(NLW_p__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .PCOUT(NLW_p__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__3_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__3_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_11ns_11ns_22_4_1
   (D,
    CEB1,
    CEA1,
    ap_clk,
    B,
    DSP_ALU_INST,
    Q,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg);
  output [21:0]D;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [0:0]B;
  input [3:0]DSP_ALU_INST;
  input [0:0]Q;
  input grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;

  wire [0:0]B;
  wire CEA1;
  wire CEB1;
  wire [21:0]D;
  wire [3:0]DSP_ALU_INST;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_11ns_11ns_22_4_1_DSP48_0 overlaystream_mul_mul_11ns_11ns_22_4_1_DSP48_0_U
       (.B(B),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_11ns_11ns_22_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_11ns_11ns_22_4_1_52
   (D,
    CEB1,
    CEA1,
    ap_clk,
    B,
    DSP_ALU_INST,
    Q,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg);
  output [21:0]D;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [0:0]B;
  input [3:0]DSP_ALU_INST;
  input [0:0]Q;
  input grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;

  wire [0:0]B;
  wire CEA1;
  wire CEB1;
  wire [21:0]D;
  wire [3:0]DSP_ALU_INST;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_11ns_11ns_22_4_1_DSP48_0_86 overlaystream_mul_mul_11ns_11ns_22_4_1_DSP48_0_U
       (.B(B),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_11ns_11ns_22_4_1_DSP48_0
   (D,
    CEB1,
    CEA1,
    ap_clk,
    B,
    DSP_ALU_INST,
    Q,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg);
  output [21:0]D;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [0:0]B;
  input [3:0]DSP_ALU_INST;
  input [0:0]Q;
  input grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;

  wire [0:0]B;
  wire CEA1;
  wire CEB1;
  wire [21:0]D;
  wire [3:0]DSP_ALU_INST;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[3],1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[2:0],1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,B,B,B,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h8)) 
    start0_i_1__0
       (.I0(Q),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .O(CEB1));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_11ns_11ns_22_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_11ns_11ns_22_4_1_DSP48_0_86
   (D,
    CEB1,
    CEA1,
    ap_clk,
    B,
    DSP_ALU_INST,
    Q,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg);
  output [21:0]D;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [0:0]B;
  input [3:0]DSP_ALU_INST;
  input [0:0]Q;
  input grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;

  wire [0:0]B;
  wire CEA1;
  wire CEB1;
  wire [21:0]D;
  wire [3:0]DSP_ALU_INST;
  wire [0:0]Q;
  wire ap_clk;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[3],1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST[2:0],1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,B,B,B,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h8)) 
    start0_i_1
       (.I0(Q),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .O(CEB1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_0_1_1_reg_414_reg[15] ,
    select_ln468_2_fu_1873_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  input [14:0]select_ln468_2_fu_1873_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_2_fu_1873_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_35 overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_0_1_1_reg_414_reg[15] (\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_2_fu_1873_p3(select_ln468_2_fu_1873_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_17
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_1_1_1_reg_392_reg[15] ,
    select_ln468_6_fu_2028_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  input [14:0]select_ln468_6_fu_2028_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_6_fu_2028_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_34 overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_1_1_1_reg_392_reg[15] (\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_6_fu_2028_p3(select_ln468_6_fu_2028_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_18
   (P,
    B,
    D,
    E,
    ap_clk,
    DSP_ALU_INST,
    Q,
    p_Val2_13_reg_3031_reg,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    ap_enable_reg_pp1_iter5,
    Yaxis_overlap_en_reg_3036,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15] ,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ,
    select_ln468_10_fu_2172_p3);
  output [15:0]P;
  output [15:0]B;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]Q;
  input [15:0]p_Val2_13_reg_3031_reg;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input ap_enable_reg_pp1_iter5;
  input Yaxis_overlap_en_reg_3036;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ;
  input [14:0]select_ln468_10_fu_2172_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire Yaxis_overlap_en_reg_3036;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [15:0]p_Val2_13_reg_3031_reg;
  wire [14:0]select_ln468_10_fu_2172_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6 overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .E(E),
        .P(P),
        .Q(Q),
        .Yaxis_overlap_en_reg_3036(Yaxis_overlap_en_reg_3036),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15] (\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 (\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg),
        .select_ln468_10_fu_2172_p3(select_ln468_10_fu_2172_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_53
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_0_1_1_reg_414_reg[15] ,
    select_ln468_2_fu_1873_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  input [14:0]select_ln468_2_fu_1873_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_2_fu_1873_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_85 overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_0_1_1_reg_414_reg[15] (\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_2_fu_1873_p3(select_ln468_2_fu_1873_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_54
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_1_1_1_reg_392_reg[15] ,
    select_ln468_6_fu_2028_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  input [14:0]select_ln468_6_fu_2028_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [14:0]select_ln468_6_fu_2028_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_84 overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_overlap_V_1_1_1_reg_392_reg[15] (\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_6_fu_2028_p3(select_ln468_6_fu_2028_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_55
   (P,
    CEA2,
    B,
    D,
    ap_clk,
    DSP_ALU_INST,
    E,
    Q,
    p_Val2_13_reg_3031_reg,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    Yaxis_overlap_en_reg_3036,
    DSP_A_B_DATA_INST_1,
    ap_enable_reg_pp1_iter5,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15] ,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ,
    select_ln468_10_fu_2172_p3);
  output [15:0]P;
  output CEA2;
  output [15:0]B;
  output [15:0]D;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [0:0]E;
  input [0:0]Q;
  input [15:0]p_Val2_13_reg_3031_reg;
  input [15:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input Yaxis_overlap_en_reg_3036;
  input DSP_A_B_DATA_INST_1;
  input ap_enable_reg_pp1_iter5;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ;
  input [14:0]select_ln468_10_fu_2172_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire Yaxis_overlap_en_reg_3036;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [15:0]p_Val2_13_reg_3031_reg;
  wire [14:0]select_ln468_10_fu_2172_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_83 overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U
       (.B(B),
        .CEP(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .E(E),
        .P(P),
        .Q(Q),
        .Yaxis_overlap_en_reg_3036(Yaxis_overlap_en_reg_3036),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15] (\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 (\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg),
        .select_ln468_10_fu_2172_p3(select_ln468_10_fu_2172_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6
   (P,
    B,
    D,
    E,
    ap_clk,
    DSP_ALU_INST,
    Q,
    p_Val2_13_reg_3031_reg,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    ap_enable_reg_pp1_iter5,
    Yaxis_overlap_en_reg_3036,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15] ,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ,
    select_ln468_10_fu_2172_p3);
  output [15:0]P;
  output [15:0]B;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [15:0]Q;
  input [15:0]p_Val2_13_reg_3031_reg;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input ap_enable_reg_pp1_iter5;
  input Yaxis_overlap_en_reg_3036;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ;
  input [14:0]select_ln468_10_fu_2172_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire Yaxis_overlap_en_reg_3036;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_9__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_17__0_n_2 ;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [15:0]p_Val2_13_reg_3031_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_10_fu_2172_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [14]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [13]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [12]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [11]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [10]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [9]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [8]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_9__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [15]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [7]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [6]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [5]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [4]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [3]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [2]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [1]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_17__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [0]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0 
       (.CI(\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_3 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_4 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_5 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_6 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_7 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_8 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_10_fu_2172_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_2_1_1_reg_370[15]_i_9__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_10__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_11__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_12__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_13__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_14__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_15__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_3 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_4 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_5 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_6 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_7 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_8 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_10_fu_2172_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_2_1_1_reg_370[7]_i_10__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_11__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_12__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_13__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_14__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_15__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_16__0_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_10__2
       (.I0(Q[6]),
        .I1(p_Val2_13_reg_3031_reg[6]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_11__2
       (.I0(Q[5]),
        .I1(p_Val2_13_reg_3031_reg[5]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_12__2
       (.I0(Q[4]),
        .I1(p_Val2_13_reg_3031_reg[4]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_13__2
       (.I0(Q[3]),
        .I1(p_Val2_13_reg_3031_reg[3]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_14__2
       (.I0(Q[2]),
        .I1(p_Val2_13_reg_3031_reg[2]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_15__2
       (.I0(Q[1]),
        .I1(p_Val2_13_reg_3031_reg[1]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_16__2
       (.I0(Q[0]),
        .I1(p_Val2_13_reg_3031_reg[0]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_1__5
       (.I0(Q[15]),
        .I1(p_Val2_13_reg_3031_reg[15]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[15]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_2__4
       (.I0(Q[14]),
        .I1(p_Val2_13_reg_3031_reg[14]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[14]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_3__4
       (.I0(Q[13]),
        .I1(p_Val2_13_reg_3031_reg[13]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[13]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_4__4
       (.I0(Q[12]),
        .I1(p_Val2_13_reg_3031_reg[12]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[12]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_5__4
       (.I0(Q[11]),
        .I1(p_Val2_13_reg_3031_reg[11]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[11]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_6__4
       (.I0(Q[10]),
        .I1(p_Val2_13_reg_3031_reg[10]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[10]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_7__4
       (.I0(Q[9]),
        .I1(p_Val2_13_reg_3031_reg[9]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[9]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_8__4
       (.I0(Q[8]),
        .I1(p_Val2_13_reg_3031_reg[8]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[8]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_9__2
       (.I0(Q[7]),
        .I1(p_Val2_13_reg_3031_reg[7]),
        .I2(DSP_A_B_DATA_INST),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_3036),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_34
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_1_1_1_reg_392_reg[15] ,
    select_ln468_6_fu_2028_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  input [14:0]select_ln468_6_fu_2028_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_9__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_17__0_n_2 ;
  wire [15:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_6_fu_2028_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [14]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [13]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [12]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [11]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [10]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [9]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [8]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_9__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [15]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [7]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [6]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [5]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [4]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [3]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [2]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [1]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_17__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [0]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0 
       (.CI(\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_3 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_4 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_5 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_6 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_7 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_8 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_6_fu_2028_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_1_1_1_reg_392[15]_i_9__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_10__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_11__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_12__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_13__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_14__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_15__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_3 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_4 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_5 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_6 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_7 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_8 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_6_fu_2028_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_1_1_1_reg_392[7]_i_10__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_11__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_12__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_13__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_14__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_15__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_16__0_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_35
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_0_1_1_reg_414_reg[15] ,
    select_ln468_2_fu_1873_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  input [14:0]select_ln468_2_fu_1873_p3;

  wire [15:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_9__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_10__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_11__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_12__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_13__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_14__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_15__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_16__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_17__0_n_2 ;
  wire [15:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_2_fu_1873_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [14]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [13]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [12]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [11]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [10]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [9]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [8]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_9__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [15]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_10__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [7]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_11__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [6]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_12__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [5]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_13__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [4]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_14__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [3]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_15__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [2]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_16__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [1]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_17__0 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [0]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0 
       (.CI(\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_3 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_4 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_5 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_6 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_7 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_8 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_2_fu_1873_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_0_1_1_reg_414[15]_i_9__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_10__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_11__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_12__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_13__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_14__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_15__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_3 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_4 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_5 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_6 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_7 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_8 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_2_fu_1873_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_0_1_1_reg_414[7]_i_10__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_11__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_12__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_13__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_14__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_15__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_16__0_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_83
   (P,
    CEP,
    B,
    D,
    ap_clk,
    DSP_ALU_INST,
    E,
    Q,
    p_Val2_13_reg_3031_reg,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    Yaxis_overlap_en_reg_3036,
    DSP_A_B_DATA_INST_1,
    ap_enable_reg_pp1_iter5,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15] ,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ,
    select_ln468_10_fu_2172_p3);
  output [15:0]P;
  output CEP;
  output [15:0]B;
  output [15:0]D;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [0:0]E;
  input [0:0]Q;
  input [15:0]p_Val2_13_reg_3031_reg;
  input [15:0]DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input Yaxis_overlap_en_reg_3036;
  input DSP_A_B_DATA_INST_1;
  input ap_enable_reg_pp1_iter5;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ;
  input [14:0]select_ln468_10_fu_2172_p3;

  wire [15:0]B;
  wire CEP;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [0:0]E;
  wire [15:0]P;
  wire [0:0]Q;
  wire Yaxis_overlap_en_reg_3036;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_11_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_12_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_13_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_14_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_15_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_16_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[15]_i_9_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_10_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_11_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_12_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_13_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_14_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_15_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_16_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370[7]_i_17_n_2 ;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_9 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [15:0]p_Val2_13_reg_3031_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_10_fu_2172_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [14]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [13]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [12]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [11]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [10]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [9]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [8]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_9 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [15]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [7]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [6]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [5]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [4]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [3]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [2]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [1]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_17 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 [0]),
        .O(\accum_reg_overlap_V_2_1_1_reg_370[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1 
       (.CI(\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_10_fu_2172_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_2_1_1_reg_370[15]_i_9_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_10_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_11_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_12_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_13_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_14_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_15_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_2_1_1_reg_370_reg[7]_i_1_n_9 }),
        .DI(select_ln468_10_fu_2172_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_2_1_1_reg_370[7]_i_10_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_11_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_12_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_13_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_14_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_15_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_16_n_2 ,\accum_reg_overlap_V_2_1_1_reg_370[7]_i_17_n_2 }));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln686_reg_2800[0]_i_1 
       (.I0(E),
        .I1(Q),
        .O(CEP));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_1
       (.I0(p_Val2_13_reg_3031_reg[15]),
        .I1(DSP_A_B_DATA_INST[15]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[15]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_10
       (.I0(p_Val2_13_reg_3031_reg[6]),
        .I1(DSP_A_B_DATA_INST[6]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_11
       (.I0(p_Val2_13_reg_3031_reg[5]),
        .I1(DSP_A_B_DATA_INST[5]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_12
       (.I0(p_Val2_13_reg_3031_reg[4]),
        .I1(DSP_A_B_DATA_INST[4]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_13
       (.I0(p_Val2_13_reg_3031_reg[3]),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_14
       (.I0(p_Val2_13_reg_3031_reg[2]),
        .I1(DSP_A_B_DATA_INST[2]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_15
       (.I0(p_Val2_13_reg_3031_reg[1]),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_16
       (.I0(p_Val2_13_reg_3031_reg[0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_2
       (.I0(p_Val2_13_reg_3031_reg[14]),
        .I1(DSP_A_B_DATA_INST[14]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[14]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_3
       (.I0(p_Val2_13_reg_3031_reg[13]),
        .I1(DSP_A_B_DATA_INST[13]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[13]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_4
       (.I0(p_Val2_13_reg_3031_reg[12]),
        .I1(DSP_A_B_DATA_INST[12]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[12]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_5
       (.I0(p_Val2_13_reg_3031_reg[11]),
        .I1(DSP_A_B_DATA_INST[11]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[11]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_6
       (.I0(p_Val2_13_reg_3031_reg[10]),
        .I1(DSP_A_B_DATA_INST[10]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[10]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_7
       (.I0(p_Val2_13_reg_3031_reg[9]),
        .I1(DSP_A_B_DATA_INST[9]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[9]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_8
       (.I0(p_Val2_13_reg_3031_reg[8]),
        .I1(DSP_A_B_DATA_INST[8]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[8]));
  LUT6 #(
    .INIT(64'hC0C0AA00C0C0C0C0)) 
    p_reg_reg_i_9
       (.I0(p_Val2_13_reg_3031_reg[7]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(Yaxis_overlap_en_reg_3036),
        .I4(DSP_A_B_DATA_INST_1),
        .I5(ap_enable_reg_pp1_iter5),
        .O(B[7]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_84
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_1_1_1_reg_392_reg[15] ,
    select_ln468_6_fu_2028_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  input [14:0]select_ln468_6_fu_2028_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_11_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_12_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_13_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_14_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_15_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_16_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[15]_i_9_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_10_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_11_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_12_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_13_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_14_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_15_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_16_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392[7]_i_17_n_2 ;
  wire [15:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_9 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_6_fu_2028_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [14]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [13]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [12]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [11]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [10]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [9]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [8]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_9 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [15]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [7]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [6]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [5]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [4]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [3]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [2]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [1]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_17 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [0]),
        .O(\accum_reg_overlap_V_1_1_1_reg_392[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1 
       (.CI(\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_6_fu_2028_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_1_1_1_reg_392[15]_i_9_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_10_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_11_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_12_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_13_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_14_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_15_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_1_1_1_reg_392_reg[7]_i_1_n_9 }),
        .DI(select_ln468_6_fu_2028_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_1_1_1_reg_392[7]_i_10_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_11_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_12_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_13_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_14_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_15_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_16_n_2 ,\accum_reg_overlap_V_1_1_1_reg_392[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_85
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    cmp117_reg_2821_pp1_iter6_reg,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_overlap_V_0_1_1_reg_414_reg[15] ,
    select_ln468_2_fu_1873_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  input [14:0]select_ln468_2_fu_1873_p3;

  wire [15:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_11_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_12_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_13_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_14_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_15_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_16_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[15]_i_9_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_10_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_11_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_12_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_13_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_14_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_15_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_16_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414[7]_i_17_n_2 ;
  wire [15:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_9 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_2_fu_1873_p3;
  wire [7:7]\NLW_accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [14]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [13]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [12]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [11]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [10]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [9]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [8]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_9 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [15]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_10 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [7]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_11 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [6]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_12 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [5]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_13 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [4]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_14 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [3]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_15 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [2]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_16 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [1]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_17 
       (.I0(cmp117_reg_2821_pp1_iter6_reg),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [0]),
        .O(\accum_reg_overlap_V_0_1_1_reg_414[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1 
       (.CI(\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_2_fu_1873_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_overlap_V_0_1_1_reg_414[15]_i_9_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_10_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_11_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_12_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_13_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_14_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_15_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_0_1_1_reg_414_reg[7]_i_1_n_9 }),
        .DI(select_ln468_2_fu_1873_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_overlap_V_0_1_1_reg_414[7]_i_10_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_11_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_12_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_13_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_14_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_15_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_16_n_2 ,\accum_reg_overlap_V_0_1_1_reg_414[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_0_1_1_reg_480_reg[15] ,
    Q,
    \accum_reg_V_0_1_1_reg_480_reg[15]_0 ,
    \accum_reg_V_0_1_1_reg_480_reg[15]_1 ,
    select_ln468_3_fu_1880_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_0_1_1_reg_480_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_0_1_1_reg_480_reg[15]_0 ;
  input [15:0]\accum_reg_V_0_1_1_reg_480_reg[15]_1 ;
  input [14:0]select_ln468_3_fu_1880_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_0_1_1_reg_480_reg[15] ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_1_1_reg_480_reg[15]_1 ;
  wire ap_clk;
  wire [14:0]select_ln468_3_fu_1880_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_33 overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_V_0_1_1_reg_480_reg[15] (\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .\accum_reg_V_0_1_1_reg_480_reg[15]_0 (\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .\accum_reg_V_0_1_1_reg_480_reg[15]_1 (\accum_reg_V_0_1_1_reg_480_reg[15]_1 ),
        .ap_clk(ap_clk),
        .select_ln468_3_fu_1880_p3(select_ln468_3_fu_1880_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_19
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_1_1_1_reg_458_reg[15] ,
    Q,
    \accum_reg_V_1_1_1_reg_458_reg[15]_0 ,
    \accum_reg_V_1_1_1_reg_458_reg[15]_1 ,
    select_ln468_7_fu_2035_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_1_1_1_reg_458_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_1_1_1_reg_458_reg[15]_0 ;
  input [15:0]\accum_reg_V_1_1_1_reg_458_reg[15]_1 ;
  input [14:0]select_ln468_7_fu_2035_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_1_1_1_reg_458_reg[15] ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_1_1_reg_458_reg[15]_1 ;
  wire ap_clk;
  wire [14:0]select_ln468_7_fu_2035_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_32 overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .\accum_reg_V_1_1_1_reg_458_reg[15] (\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .\accum_reg_V_1_1_1_reg_458_reg[15]_0 (\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .\accum_reg_V_1_1_1_reg_458_reg[15]_1 (\accum_reg_V_1_1_1_reg_458_reg[15]_1 ),
        .ap_clk(ap_clk),
        .select_ln468_7_fu_2035_p3(select_ln468_7_fu_2035_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_20
   (P,
    B,
    D,
    E,
    ap_clk,
    DSP_ALU_INST,
    in,
    Yaxis_overlap_en_reg_3036,
    ap_enable_reg_pp1_iter5,
    p_reg_reg_i_20__4,
    DSP_A_B_DATA_INST,
    \accum_reg_V_2_1_1_reg_436_reg[15] ,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_V_2_1_1_reg_436_reg[15]_0 ,
    select_ln468_11_fu_2179_p3,
    p_reg_reg_i_19__4,
    p_Val2_13_reg_3031_reg);
  output [15:0]P;
  output [16:0]B;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [16:0]in;
  input Yaxis_overlap_en_reg_3036;
  input ap_enable_reg_pp1_iter5;
  input p_reg_reg_i_20__4;
  input DSP_A_B_DATA_INST;
  input \accum_reg_V_2_1_1_reg_436_reg[15] ;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_V_2_1_1_reg_436_reg[15]_0 ;
  input [14:0]select_ln468_11_fu_2179_p3;
  input [15:0]p_reg_reg_i_19__4;
  input [15:0]p_Val2_13_reg_3031_reg;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire Yaxis_overlap_en_reg_3036;
  wire \accum_reg_V_2_1_1_reg_436_reg[15] ;
  wire [15:0]\accum_reg_V_2_1_1_reg_436_reg[15]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [16:0]in;
  wire [15:0]p_Val2_13_reg_3031_reg;
  wire [15:0]p_reg_reg_i_19__4;
  wire p_reg_reg_i_20__4;
  wire [14:0]select_ln468_11_fu_2179_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4 overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .Yaxis_overlap_en_reg_3036(Yaxis_overlap_en_reg_3036),
        .\accum_reg_V_2_1_1_reg_436_reg[15] (\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .\accum_reg_V_2_1_1_reg_436_reg[15]_0 (\accum_reg_V_2_1_1_reg_436_reg[15]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .in(in),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg),
        .p_reg_reg_i_19__4_0(p_reg_reg_i_19__4),
        .p_reg_reg_i_20__4_0(p_reg_reg_i_20__4),
        .select_ln468_11_fu_2179_p3(select_ln468_11_fu_2179_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_56
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_0_1_1_reg_480_reg[15] ,
    Q,
    \accum_reg_V_0_1_1_reg_480_reg[15]_0 ,
    \accum_reg_V_0_1_1_reg_480_reg[15]_1 ,
    select_ln468_3_fu_1880_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_0_1_1_reg_480_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_0_1_1_reg_480_reg[15]_0 ;
  input [15:0]\accum_reg_V_0_1_1_reg_480_reg[15]_1 ;
  input [14:0]select_ln468_3_fu_1880_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_0_1_1_reg_480_reg[15] ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_1_1_reg_480_reg[15]_1 ;
  wire ap_clk;
  wire [14:0]select_ln468_3_fu_1880_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_82 overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_V_0_1_1_reg_480_reg[15] (\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .\accum_reg_V_0_1_1_reg_480_reg[15]_0 (\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .\accum_reg_V_0_1_1_reg_480_reg[15]_1 (\accum_reg_V_0_1_1_reg_480_reg[15]_1 ),
        .ap_clk(ap_clk),
        .select_ln468_3_fu_1880_p3(select_ln468_3_fu_1880_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_57
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_1_1_1_reg_458_reg[15] ,
    Q,
    \accum_reg_V_1_1_1_reg_458_reg[15]_0 ,
    \accum_reg_V_1_1_1_reg_458_reg[15]_1 ,
    select_ln468_7_fu_2035_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_1_1_1_reg_458_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_1_1_1_reg_458_reg[15]_0 ;
  input [15:0]\accum_reg_V_1_1_1_reg_458_reg[15]_1 ;
  input [14:0]select_ln468_7_fu_2035_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_1_1_1_reg_458_reg[15] ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_1_1_reg_458_reg[15]_1 ;
  wire ap_clk;
  wire [14:0]select_ln468_7_fu_2035_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_81 overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .\accum_reg_V_1_1_1_reg_458_reg[15] (\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .\accum_reg_V_1_1_1_reg_458_reg[15]_0 (\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .\accum_reg_V_1_1_1_reg_458_reg[15]_1 (\accum_reg_V_1_1_1_reg_458_reg[15]_1 ),
        .ap_clk(ap_clk),
        .select_ln468_7_fu_2035_p3(select_ln468_7_fu_2035_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_58
   (P,
    B,
    D,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    in,
    Yaxis_overlap_en_reg_3036,
    ap_enable_reg_pp1_iter5,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    \accum_reg_V_2_1_1_reg_436_reg[15] ,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_V_2_1_1_reg_436_reg[15]_0 ,
    select_ln468_11_fu_2179_p3,
    p_reg_reg_i_19__1,
    p_Val2_13_reg_3031_reg);
  output [15:0]P;
  output [16:0]B;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [16:0]in;
  input Yaxis_overlap_en_reg_3036;
  input ap_enable_reg_pp1_iter5;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input \accum_reg_V_2_1_1_reg_436_reg[15] ;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_V_2_1_1_reg_436_reg[15]_0 ;
  input [14:0]select_ln468_11_fu_2179_p3;
  input [15:0]p_reg_reg_i_19__1;
  input [15:0]p_Val2_13_reg_3031_reg;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [15:0]P;
  wire [15:0]Q;
  wire Yaxis_overlap_en_reg_3036;
  wire \accum_reg_V_2_1_1_reg_436_reg[15] ;
  wire [15:0]\accum_reg_V_2_1_1_reg_436_reg[15]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [16:0]in;
  wire [15:0]p_Val2_13_reg_3031_reg;
  wire [15:0]p_reg_reg_i_19__1;
  wire [14:0]select_ln468_11_fu_2179_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_80 overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_U
       (.B(B),
        .CEA2(CEA2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .P(P),
        .Q(Q),
        .Yaxis_overlap_en_reg_3036(Yaxis_overlap_en_reg_3036),
        .\accum_reg_V_2_1_1_reg_436_reg[15] (\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .\accum_reg_V_2_1_1_reg_436_reg[15]_0 (\accum_reg_V_2_1_1_reg_436_reg[15]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .in(in),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg),
        .p_reg_reg_i_19__1_0(p_reg_reg_i_19__1),
        .select_ln468_11_fu_2179_p3(select_ln468_11_fu_2179_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4
   (P,
    B,
    D,
    E,
    ap_clk,
    DSP_ALU_INST,
    in,
    Yaxis_overlap_en_reg_3036,
    ap_enable_reg_pp1_iter5,
    p_reg_reg_i_20__4_0,
    DSP_A_B_DATA_INST,
    \accum_reg_V_2_1_1_reg_436_reg[15] ,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_V_2_1_1_reg_436_reg[15]_0 ,
    select_ln468_11_fu_2179_p3,
    p_reg_reg_i_19__4_0,
    p_Val2_13_reg_3031_reg);
  output [15:0]P;
  output [16:0]B;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [16:0]in;
  input Yaxis_overlap_en_reg_3036;
  input ap_enable_reg_pp1_iter5;
  input p_reg_reg_i_20__4_0;
  input DSP_A_B_DATA_INST;
  input \accum_reg_V_2_1_1_reg_436_reg[15] ;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_V_2_1_1_reg_436_reg[15]_0 ;
  input [14:0]select_ln468_11_fu_2179_p3;
  input [15:0]p_reg_reg_i_19__4_0;
  input [15:0]p_Val2_13_reg_3031_reg;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire Yaxis_overlap_en_reg_3036;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_10__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_11__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_12__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_13__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_14__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_15__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_16__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_9__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_10__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_11__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_12__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_13__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_14__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_15__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_16__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_17__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15] ;
  wire [15:0]\accum_reg_V_2_1_1_reg_436_reg[15]_0 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [16:0]in;
  wire [15:0]p_Val2_13_reg_3031_reg;
  wire p_reg_reg_i_18__4_n_9;
  wire [15:0]p_reg_reg_i_19__4_0;
  wire p_reg_reg_i_19__4_n_2;
  wire p_reg_reg_i_19__4_n_3;
  wire p_reg_reg_i_19__4_n_4;
  wire p_reg_reg_i_19__4_n_5;
  wire p_reg_reg_i_19__4_n_6;
  wire p_reg_reg_i_19__4_n_7;
  wire p_reg_reg_i_19__4_n_8;
  wire p_reg_reg_i_19__4_n_9;
  wire p_reg_reg_i_20__4_0;
  wire p_reg_reg_i_20__4_n_2;
  wire p_reg_reg_i_20__4_n_3;
  wire p_reg_reg_i_20__4_n_4;
  wire p_reg_reg_i_20__4_n_5;
  wire p_reg_reg_i_20__4_n_6;
  wire p_reg_reg_i_20__4_n_7;
  wire p_reg_reg_i_20__4_n_8;
  wire p_reg_reg_i_20__4_n_9;
  wire p_reg_reg_i_21__4_n_2;
  wire p_reg_reg_i_22__4_n_2;
  wire p_reg_reg_i_23__4_n_2;
  wire p_reg_reg_i_24__4_n_2;
  wire p_reg_reg_i_25__4_n_2;
  wire p_reg_reg_i_26__4_n_2;
  wire p_reg_reg_i_27__4_n_2;
  wire p_reg_reg_i_28__4_n_2;
  wire p_reg_reg_i_29__4_n_2;
  wire p_reg_reg_i_30__4_n_2;
  wire p_reg_reg_i_31__4_n_2;
  wire p_reg_reg_i_32__4_n_2;
  wire p_reg_reg_i_33__4_n_2;
  wire p_reg_reg_i_34__4_n_2;
  wire p_reg_reg_i_35__4_n_2;
  wire p_reg_reg_i_36__4_n_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_11_fu_2179_p3;
  wire [15:0]sub_ln216_fu_1266_p2;
  wire [7:7]\NLW_accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_18__4_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_18__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_10__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [14]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_11__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [13]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_12__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [12]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_13__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [11]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_14__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [10]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_15__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [9]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_16__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [8]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_9__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [15]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_10__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [7]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_11__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [6]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_12__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [5]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_13__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [4]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_14__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [3]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_15__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [2]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_16__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [1]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_17__0 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [0]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0 
       (.CI(\accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_3 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_4 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_5 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_6 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_7 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_8 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_11_fu_2179_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_2_1_1_reg_436[15]_i_9__0_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_10__0_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_11__0_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_12__0_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_13__0_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_14__0_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_15__0_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_2 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_3 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_4 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_5 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_6 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_7 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_8 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_11_fu_2179_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_2_1_1_reg_436[7]_i_10__0_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_11__0_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_12__0_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_13__0_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_14__0_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_15__0_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_16__0_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_10__3
       (.I0(in[7]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[7]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_11__3
       (.I0(in[6]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[6]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_12__3
       (.I0(in[5]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[5]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_13__3
       (.I0(in[4]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[4]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_14__3
       (.I0(in[3]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[3]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_15__3
       (.I0(in[2]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[2]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_16__3
       (.I0(in[1]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_17__2
       (.I0(in[0]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[0]),
        .O(B[0]));
  CARRY8 p_reg_reg_i_18__4
       (.CI(p_reg_reg_i_19__4_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_18__4_CO_UNCONNECTED[7:1],p_reg_reg_i_18__4_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_18__4_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_reg_reg_i_19__4
       (.CI(p_reg_reg_i_20__4_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_19__4_n_2,p_reg_reg_i_19__4_n_3,p_reg_reg_i_19__4_n_4,p_reg_reg_i_19__4_n_5,p_reg_reg_i_19__4_n_6,p_reg_reg_i_19__4_n_7,p_reg_reg_i_19__4_n_8,p_reg_reg_i_19__4_n_9}),
        .DI(in[15:8]),
        .O(sub_ln216_fu_1266_p2[15:8]),
        .S({p_reg_reg_i_21__4_n_2,p_reg_reg_i_22__4_n_2,p_reg_reg_i_23__4_n_2,p_reg_reg_i_24__4_n_2,p_reg_reg_i_25__4_n_2,p_reg_reg_i_26__4_n_2,p_reg_reg_i_27__4_n_2,p_reg_reg_i_28__4_n_2}));
  LUT6 #(
    .INIT(64'h0020AA2AFFEFAAEA)) 
    p_reg_reg_i_1__4
       (.I0(in[16]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(p_reg_reg_i_18__4_n_9),
        .O(B[16]));
  CARRY8 p_reg_reg_i_20__4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_20__4_n_2,p_reg_reg_i_20__4_n_3,p_reg_reg_i_20__4_n_4,p_reg_reg_i_20__4_n_5,p_reg_reg_i_20__4_n_6,p_reg_reg_i_20__4_n_7,p_reg_reg_i_20__4_n_8,p_reg_reg_i_20__4_n_9}),
        .DI(in[7:0]),
        .O(sub_ln216_fu_1266_p2[7:0]),
        .S({p_reg_reg_i_29__4_n_2,p_reg_reg_i_30__4_n_2,p_reg_reg_i_31__4_n_2,p_reg_reg_i_32__4_n_2,p_reg_reg_i_33__4_n_2,p_reg_reg_i_34__4_n_2,p_reg_reg_i_35__4_n_2,p_reg_reg_i_36__4_n_2}));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_21__4
       (.I0(in[15]),
        .I1(p_reg_reg_i_19__4_0[15]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[15]),
        .O(p_reg_reg_i_21__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_22__4
       (.I0(in[14]),
        .I1(p_reg_reg_i_19__4_0[14]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[14]),
        .O(p_reg_reg_i_22__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_23__4
       (.I0(in[13]),
        .I1(p_reg_reg_i_19__4_0[13]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[13]),
        .O(p_reg_reg_i_23__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_24__4
       (.I0(in[12]),
        .I1(p_reg_reg_i_19__4_0[12]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[12]),
        .O(p_reg_reg_i_24__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_25__4
       (.I0(in[11]),
        .I1(p_reg_reg_i_19__4_0[11]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[11]),
        .O(p_reg_reg_i_25__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_26__4
       (.I0(in[10]),
        .I1(p_reg_reg_i_19__4_0[10]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[10]),
        .O(p_reg_reg_i_26__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_27__4
       (.I0(in[9]),
        .I1(p_reg_reg_i_19__4_0[9]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[9]),
        .O(p_reg_reg_i_27__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_28__4
       (.I0(in[8]),
        .I1(p_reg_reg_i_19__4_0[8]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[8]),
        .O(p_reg_reg_i_28__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_29__4
       (.I0(in[7]),
        .I1(p_reg_reg_i_19__4_0[7]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[7]),
        .O(p_reg_reg_i_29__4_n_2));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_2__5
       (.I0(in[15]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[15]),
        .O(B[15]));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_30__4
       (.I0(in[6]),
        .I1(p_reg_reg_i_19__4_0[6]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[6]),
        .O(p_reg_reg_i_30__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_31__4
       (.I0(in[5]),
        .I1(p_reg_reg_i_19__4_0[5]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[5]),
        .O(p_reg_reg_i_31__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_32__4
       (.I0(in[4]),
        .I1(p_reg_reg_i_19__4_0[4]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[4]),
        .O(p_reg_reg_i_32__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_33__4
       (.I0(in[3]),
        .I1(p_reg_reg_i_19__4_0[3]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[3]),
        .O(p_reg_reg_i_33__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_34__4
       (.I0(in[2]),
        .I1(p_reg_reg_i_19__4_0[2]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[2]),
        .O(p_reg_reg_i_34__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_35__4
       (.I0(in[1]),
        .I1(p_reg_reg_i_19__4_0[1]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[1]),
        .O(p_reg_reg_i_35__4_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_36__4
       (.I0(in[0]),
        .I1(p_reg_reg_i_19__4_0[0]),
        .I2(p_reg_reg_i_20__4_0),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[0]),
        .O(p_reg_reg_i_36__4_n_2));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_3__5
       (.I0(in[14]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[14]),
        .O(B[14]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_4__5
       (.I0(in[13]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[13]),
        .O(B[13]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_5__5
       (.I0(in[12]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[12]),
        .O(B[12]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_6__5
       (.I0(in[11]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[11]),
        .O(B[11]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_7__5
       (.I0(in[10]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[10]),
        .O(B[10]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_8__5
       (.I0(in[9]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[9]),
        .O(B[9]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_9__3
       (.I0(in[8]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_reg_reg_i_20__4_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(sub_ln216_fu_1266_p2[8]),
        .O(B[8]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_32
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_1_1_1_reg_458_reg[15] ,
    Q,
    \accum_reg_V_1_1_1_reg_458_reg[15]_0 ,
    \accum_reg_V_1_1_1_reg_458_reg[15]_1 ,
    select_ln468_7_fu_2035_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_1_1_1_reg_458_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_1_1_1_reg_458_reg[15]_0 ;
  input [15:0]\accum_reg_V_1_1_1_reg_458_reg[15]_1 ;
  input [14:0]select_ln468_7_fu_2035_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_10__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_11__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_12__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_13__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_14__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_15__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_16__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_9__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_10__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_11__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_12__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_13__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_14__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_15__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_16__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_17__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15] ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_1_1_reg_458_reg[15]_1 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_3 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_4 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_5 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_6 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_7 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_8 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_9 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_7_fu_2035_p3;
  wire [7:7]\NLW_accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_10__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [14]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_11__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [13]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_12__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [12]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_13__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [11]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_14__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [10]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_15__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [9]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_16__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [8]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_9__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [15]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_9__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_10__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [7]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_11__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [6]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_12__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [5]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_13__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [4]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_14__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [3]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_15__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [2]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_16__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [1]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_17__0 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [0]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0 
       (.CI(\accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_CO_UNCONNECTED [7],\accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_3 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_4 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_5 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_6 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_7 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_8 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,select_ln468_7_fu_2035_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_1_1_1_reg_458[15]_i_9__0_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_10__0_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_11__0_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_12__0_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_13__0_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_14__0_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_15__0_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_16__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_2 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_3 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_4 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_5 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_6 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_7 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_8 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_7_fu_2035_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_1_1_1_reg_458[7]_i_10__0_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_11__0_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_12__0_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_13__0_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_14__0_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_15__0_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_16__0_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_33
   (P,
    D,
    E,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_0_1_1_reg_480_reg[15] ,
    Q,
    \accum_reg_V_0_1_1_reg_480_reg[15]_0 ,
    \accum_reg_V_0_1_1_reg_480_reg[15]_1 ,
    select_ln468_3_fu_1880_p3);
  output [15:0]P;
  output [15:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_0_1_1_reg_480_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_0_1_1_reg_480_reg[15]_0 ;
  input [15:0]\accum_reg_V_0_1_1_reg_480_reg[15]_1 ;
  input [14:0]select_ln468_3_fu_1880_p3;

  wire [16:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_10__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_11__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_12__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_13__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_14__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_15__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_16__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_17__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_10__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_11__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_12__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_13__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_14__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_15__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_16__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_17__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15] ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_1_1_reg_480_reg[15]_1 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_3 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_4 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_5 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_6 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_7 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_8 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_9 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_3 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_4 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_5 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_6 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_7 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_8 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_3_fu_1880_p3;
  wire [7:7]\NLW_accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_10__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [15]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_11__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [14]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_12__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [13]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_13__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [12]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_14__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [11]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_15__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [10]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_16__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [9]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_17__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [8]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_17__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_10__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [7]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_10__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_11__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [6]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_12__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [5]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_12__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_13__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [4]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_13__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_14__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [3]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_14__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_15__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [2]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_15__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_16__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [1]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_16__0_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_17__0 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [0]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_17__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0 
       (.CI(\accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_CO_UNCONNECTED [7],\accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_3 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_4 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_5 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_6 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_7 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_8 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2__0_n_9 }),
        .DI({1'b0,select_ln468_3_fu_1880_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_0_1_1_reg_480[15]_i_10__0_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_11__0_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_12__0_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_13__0_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_14__0_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_15__0_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_16__0_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_17__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_2 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_3 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_4 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_5 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_6 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_7 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_8 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1__0_n_9 }),
        .DI(select_ln468_3_fu_1880_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_0_1_1_reg_480[7]_i_10__0_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_11__0_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_12__0_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_13__0_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_14__0_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_15__0_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_16__0_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_17__0_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_80
   (P,
    B,
    D,
    CEA2,
    ap_clk,
    DSP_ALU_INST,
    in,
    Yaxis_overlap_en_reg_3036,
    ap_enable_reg_pp1_iter5,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    \accum_reg_V_2_1_1_reg_436_reg[15] ,
    Q,
    empty_30_reg_2881_pp1_iter6_reg,
    \accum_reg_V_2_1_1_reg_436_reg[15]_0 ,
    select_ln468_11_fu_2179_p3,
    p_reg_reg_i_19__1_0,
    p_Val2_13_reg_3031_reg);
  output [15:0]P;
  output [16:0]B;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [16:0]in;
  input Yaxis_overlap_en_reg_3036;
  input ap_enable_reg_pp1_iter5;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input \accum_reg_V_2_1_1_reg_436_reg[15] ;
  input [15:0]Q;
  input empty_30_reg_2881_pp1_iter6_reg;
  input [15:0]\accum_reg_V_2_1_1_reg_436_reg[15]_0 ;
  input [14:0]select_ln468_11_fu_2179_p3;
  input [15:0]p_reg_reg_i_19__1_0;
  input [15:0]p_Val2_13_reg_3031_reg;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire [15:0]P;
  wire [15:0]Q;
  wire Yaxis_overlap_en_reg_3036;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_10_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_11_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_12_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_13_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_14_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_15_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_16_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[15]_i_9_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_10_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_11_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_12_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_13_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_14_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_15_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_16_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436[7]_i_17_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15] ;
  wire [15:0]\accum_reg_V_2_1_1_reg_436_reg[15]_0 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_3 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_4 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_5 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_6 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_7 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_8 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_9 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire [16:0]in;
  wire [15:0]p_Val2_13_reg_3031_reg;
  wire p_reg_reg_i_18__1_n_9;
  wire [15:0]p_reg_reg_i_19__1_0;
  wire p_reg_reg_i_19__1_n_2;
  wire p_reg_reg_i_19__1_n_3;
  wire p_reg_reg_i_19__1_n_4;
  wire p_reg_reg_i_19__1_n_5;
  wire p_reg_reg_i_19__1_n_6;
  wire p_reg_reg_i_19__1_n_7;
  wire p_reg_reg_i_19__1_n_8;
  wire p_reg_reg_i_19__1_n_9;
  wire p_reg_reg_i_20__0_n_2;
  wire p_reg_reg_i_20__0_n_3;
  wire p_reg_reg_i_20__0_n_4;
  wire p_reg_reg_i_20__0_n_5;
  wire p_reg_reg_i_20__0_n_6;
  wire p_reg_reg_i_20__0_n_7;
  wire p_reg_reg_i_20__0_n_8;
  wire p_reg_reg_i_20__0_n_9;
  wire p_reg_reg_i_21__3_n_2;
  wire p_reg_reg_i_22__3_n_2;
  wire p_reg_reg_i_23__3_n_2;
  wire p_reg_reg_i_24__3_n_2;
  wire p_reg_reg_i_25__3_n_2;
  wire p_reg_reg_i_26__3_n_2;
  wire p_reg_reg_i_27__3_n_2;
  wire p_reg_reg_i_28__3_n_2;
  wire p_reg_reg_i_29__3_n_2;
  wire p_reg_reg_i_30__3_n_2;
  wire p_reg_reg_i_31__3_n_2;
  wire p_reg_reg_i_32__3_n_2;
  wire p_reg_reg_i_33__3_n_2;
  wire p_reg_reg_i_34__3_n_2;
  wire p_reg_reg_i_35__3_n_2;
  wire p_reg_reg_i_36__3_n_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_11_fu_2179_p3;
  wire [15:0]sub_ln216_fu_1266_p2;
  wire [7:7]\NLW_accum_reg_V_2_1_1_reg_436_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_18__1_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_18__1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_10 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [14]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_11 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [13]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_12 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [12]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_13 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [11]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_14 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [10]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_15 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [9]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_16 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [8]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_9 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [15]),
        .O(\accum_reg_V_2_1_1_reg_436[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_10 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [7]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_11 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [6]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_12 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [5]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_13 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [4]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_14 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [3]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_15 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [2]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_16 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [1]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_17 
       (.I0(\accum_reg_V_2_1_1_reg_436_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(empty_30_reg_2881_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_436_reg[15]_0 [0]),
        .O(\accum_reg_V_2_1_1_reg_436[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_1_1_reg_436_reg[15]_i_1 
       (.CI(\accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_2_1_1_reg_436_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_3 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_4 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_5 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_6 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_7 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_8 ,\accum_reg_V_2_1_1_reg_436_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_11_fu_2179_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_2_1_1_reg_436[15]_i_9_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_10_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_11_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_12_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_13_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_14_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_15_n_2 ,\accum_reg_V_2_1_1_reg_436[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_1_1_reg_436_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_2 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_3 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_4 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_5 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_6 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_7 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_8 ,\accum_reg_V_2_1_1_reg_436_reg[7]_i_1_n_9 }),
        .DI(select_ln468_11_fu_2179_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_2_1_1_reg_436[7]_i_10_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_11_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_12_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_13_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_14_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_15_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_16_n_2 ,\accum_reg_V_2_1_1_reg_436[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_10__0
       (.I0(in[7]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[7]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_11__0
       (.I0(in[6]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[6]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_12__0
       (.I0(in[5]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[5]),
        .O(B[5]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_13__0
       (.I0(in[4]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[4]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_14__0
       (.I0(in[3]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[3]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_15__0
       (.I0(in[2]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[2]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_16__0
       (.I0(in[1]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_17
       (.I0(in[0]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[0]),
        .O(B[0]));
  CARRY8 p_reg_reg_i_18__1
       (.CI(p_reg_reg_i_19__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_18__1_CO_UNCONNECTED[7:1],p_reg_reg_i_18__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_18__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_reg_reg_i_19__1
       (.CI(p_reg_reg_i_20__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_19__1_n_2,p_reg_reg_i_19__1_n_3,p_reg_reg_i_19__1_n_4,p_reg_reg_i_19__1_n_5,p_reg_reg_i_19__1_n_6,p_reg_reg_i_19__1_n_7,p_reg_reg_i_19__1_n_8,p_reg_reg_i_19__1_n_9}),
        .DI(in[15:8]),
        .O(sub_ln216_fu_1266_p2[15:8]),
        .S({p_reg_reg_i_21__3_n_2,p_reg_reg_i_22__3_n_2,p_reg_reg_i_23__3_n_2,p_reg_reg_i_24__3_n_2,p_reg_reg_i_25__3_n_2,p_reg_reg_i_26__3_n_2,p_reg_reg_i_27__3_n_2,p_reg_reg_i_28__3_n_2}));
  LUT6 #(
    .INIT(64'h0020AA2AFFEFAAEA)) 
    p_reg_reg_i_1__0
       (.I0(in[16]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(p_reg_reg_i_18__1_n_9),
        .O(B[16]));
  CARRY8 p_reg_reg_i_20__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_20__0_n_2,p_reg_reg_i_20__0_n_3,p_reg_reg_i_20__0_n_4,p_reg_reg_i_20__0_n_5,p_reg_reg_i_20__0_n_6,p_reg_reg_i_20__0_n_7,p_reg_reg_i_20__0_n_8,p_reg_reg_i_20__0_n_9}),
        .DI(in[7:0]),
        .O(sub_ln216_fu_1266_p2[7:0]),
        .S({p_reg_reg_i_29__3_n_2,p_reg_reg_i_30__3_n_2,p_reg_reg_i_31__3_n_2,p_reg_reg_i_32__3_n_2,p_reg_reg_i_33__3_n_2,p_reg_reg_i_34__3_n_2,p_reg_reg_i_35__3_n_2,p_reg_reg_i_36__3_n_2}));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_21__3
       (.I0(in[15]),
        .I1(p_reg_reg_i_19__1_0[15]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[15]),
        .O(p_reg_reg_i_21__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_22__3
       (.I0(in[14]),
        .I1(p_reg_reg_i_19__1_0[14]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[14]),
        .O(p_reg_reg_i_22__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_23__3
       (.I0(in[13]),
        .I1(p_reg_reg_i_19__1_0[13]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[13]),
        .O(p_reg_reg_i_23__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_24__3
       (.I0(in[12]),
        .I1(p_reg_reg_i_19__1_0[12]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[12]),
        .O(p_reg_reg_i_24__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_25__3
       (.I0(in[11]),
        .I1(p_reg_reg_i_19__1_0[11]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[11]),
        .O(p_reg_reg_i_25__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_26__3
       (.I0(in[10]),
        .I1(p_reg_reg_i_19__1_0[10]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[10]),
        .O(p_reg_reg_i_26__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_27__3
       (.I0(in[9]),
        .I1(p_reg_reg_i_19__1_0[9]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[9]),
        .O(p_reg_reg_i_27__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_28__3
       (.I0(in[8]),
        .I1(p_reg_reg_i_19__1_0[8]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[8]),
        .O(p_reg_reg_i_28__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_29__3
       (.I0(in[7]),
        .I1(p_reg_reg_i_19__1_0[7]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[7]),
        .O(p_reg_reg_i_29__3_n_2));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_2__0
       (.I0(in[15]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[15]),
        .O(B[15]));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_30__3
       (.I0(in[6]),
        .I1(p_reg_reg_i_19__1_0[6]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[6]),
        .O(p_reg_reg_i_30__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_31__3
       (.I0(in[5]),
        .I1(p_reg_reg_i_19__1_0[5]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[5]),
        .O(p_reg_reg_i_31__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_32__3
       (.I0(in[4]),
        .I1(p_reg_reg_i_19__1_0[4]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[4]),
        .O(p_reg_reg_i_32__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_33__3
       (.I0(in[3]),
        .I1(p_reg_reg_i_19__1_0[3]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[3]),
        .O(p_reg_reg_i_33__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_34__3
       (.I0(in[2]),
        .I1(p_reg_reg_i_19__1_0[2]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[2]),
        .O(p_reg_reg_i_34__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_35__3
       (.I0(in[1]),
        .I1(p_reg_reg_i_19__1_0[1]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[1]),
        .O(p_reg_reg_i_35__3_n_2));
  LUT5 #(
    .INIT(32'h9A999599)) 
    p_reg_reg_i_36__3
       (.I0(in[0]),
        .I1(p_reg_reg_i_19__1_0[0]),
        .I2(DSP_A_B_DATA_INST),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_13_reg_3031_reg[0]),
        .O(p_reg_reg_i_36__3_n_2));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_3__0
       (.I0(in[14]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[14]),
        .O(B[14]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_4__0
       (.I0(in[13]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[13]),
        .O(B[13]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_5__0
       (.I0(in[12]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[12]),
        .O(B[12]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_6__0
       (.I0(in[11]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[11]),
        .O(B[11]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_7__0
       (.I0(in[10]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[10]),
        .O(B[10]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_8__0
       (.I0(in[9]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[9]),
        .O(B[9]));
  LUT6 #(
    .INIT(64'hFFEFAAEA0020AA2A)) 
    p_reg_reg_i_9__0
       (.I0(in[8]),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(DSP_A_B_DATA_INST),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(sub_ln216_fu_1266_p2[8]),
        .O(B[8]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_81
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_1_1_1_reg_458_reg[15] ,
    Q,
    \accum_reg_V_1_1_1_reg_458_reg[15]_0 ,
    \accum_reg_V_1_1_1_reg_458_reg[15]_1 ,
    select_ln468_7_fu_2035_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_1_1_1_reg_458_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_1_1_1_reg_458_reg[15]_0 ;
  input [15:0]\accum_reg_V_1_1_1_reg_458_reg[15]_1 ;
  input [14:0]select_ln468_7_fu_2035_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_10_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_11_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_12_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_13_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_14_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_15_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_16_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[15]_i_9_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_10_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_11_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_12_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_13_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_14_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_15_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_16_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458[7]_i_17_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15] ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_1_1_reg_458_reg[15]_1 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_3 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_4 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_5 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_6 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_7 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_8 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_9 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_7_fu_2035_p3;
  wire [7:7]\NLW_accum_reg_V_1_1_1_reg_458_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_10 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [14]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_11 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [13]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_12 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [12]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_13 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [11]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_14 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [10]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_15 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [9]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_16 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [8]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_9 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [15]),
        .O(\accum_reg_V_1_1_1_reg_458[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_10 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [7]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_11 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [6]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_12 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [5]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_13 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [4]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_14 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [3]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_15 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [2]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_16 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [1]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_17 
       (.I0(\accum_reg_V_1_1_1_reg_458_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(\accum_reg_V_1_1_1_reg_458_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_458_reg[15]_1 [0]),
        .O(\accum_reg_V_1_1_1_reg_458[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_1_1_reg_458_reg[15]_i_1 
       (.CI(\accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_1_1_1_reg_458_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_3 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_4 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_5 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_6 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_7 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_8 ,\accum_reg_V_1_1_1_reg_458_reg[15]_i_1_n_9 }),
        .DI({1'b0,select_ln468_7_fu_2035_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_1_1_1_reg_458[15]_i_9_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_10_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_11_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_12_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_13_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_14_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_15_n_2 ,\accum_reg_V_1_1_1_reg_458[15]_i_16_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_1_1_reg_458_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_2 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_3 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_4 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_5 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_6 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_7 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_8 ,\accum_reg_V_1_1_1_reg_458_reg[7]_i_1_n_9 }),
        .DI(select_ln468_7_fu_2035_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_1_1_1_reg_458[7]_i_10_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_11_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_12_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_13_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_14_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_15_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_16_n_2 ,\accum_reg_V_1_1_1_reg_458[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_DSP48_4_82
   (P,
    D,
    CEA2,
    ap_clk,
    B,
    DSP_ALU_INST,
    \accum_reg_V_0_1_1_reg_480_reg[15] ,
    Q,
    \accum_reg_V_0_1_1_reg_480_reg[15]_0 ,
    \accum_reg_V_0_1_1_reg_480_reg[15]_1 ,
    select_ln468_3_fu_1880_p3);
  output [15:0]P;
  output [15:0]D;
  input CEA2;
  input ap_clk;
  input [16:0]B;
  input [15:0]DSP_ALU_INST;
  input \accum_reg_V_0_1_1_reg_480_reg[15] ;
  input [15:0]Q;
  input \accum_reg_V_0_1_1_reg_480_reg[15]_0 ;
  input [15:0]\accum_reg_V_0_1_1_reg_480_reg[15]_1 ;
  input [14:0]select_ln468_3_fu_1880_p3;

  wire [16:0]B;
  wire CEA2;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_10_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_11_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_12_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_13_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_14_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_15_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_16_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[15]_i_17_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_10_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_11_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_12_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_13_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_14_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_15_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_16_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480[7]_i_17_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15] ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_1_1_reg_480_reg[15]_1 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_3 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_4 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_5 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_6 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_7 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_8 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_9 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [14:0]select_ln468_3_fu_1880_p3;
  wire [7:7]\NLW_accum_reg_V_0_1_1_reg_480_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_10 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[15]),
        .I2(P[15]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [15]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_11 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[14]),
        .I2(P[14]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [14]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_12 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[13]),
        .I2(P[13]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [13]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_13 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[12]),
        .I2(P[12]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [12]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_14 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[11]),
        .I2(P[11]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [11]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_15 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[10]),
        .I2(P[10]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [10]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_16 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[9]),
        .I2(P[9]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [9]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_17 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[8]),
        .I2(P[8]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [8]),
        .O(\accum_reg_V_0_1_1_reg_480[15]_i_17_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_10 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[7]),
        .I2(P[7]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [7]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_11 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[6]),
        .I2(P[6]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [6]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_12 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[5]),
        .I2(P[5]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [5]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_13 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[4]),
        .I2(P[4]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [4]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_14 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [3]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_15 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[2]),
        .I2(P[2]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [2]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_16 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[1]),
        .I2(P[1]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [1]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_16_n_2 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_17 
       (.I0(\accum_reg_V_0_1_1_reg_480_reg[15] ),
        .I1(Q[0]),
        .I2(P[0]),
        .I3(\accum_reg_V_0_1_1_reg_480_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_480_reg[15]_1 [0]),
        .O(\accum_reg_V_0_1_1_reg_480[7]_i_17_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_1_1_reg_480_reg[15]_i_2 
       (.CI(\accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_0_1_1_reg_480_reg[15]_i_2_CO_UNCONNECTED [7],\accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_3 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_4 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_5 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_6 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_7 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_8 ,\accum_reg_V_0_1_1_reg_480_reg[15]_i_2_n_9 }),
        .DI({1'b0,select_ln468_3_fu_1880_p3[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_0_1_1_reg_480[15]_i_10_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_11_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_12_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_13_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_14_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_15_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_16_n_2 ,\accum_reg_V_0_1_1_reg_480[15]_i_17_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_1_1_reg_480_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_2 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_3 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_4 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_5 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_6 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_7 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_8 ,\accum_reg_V_0_1_1_reg_480_reg[7]_i_1_n_9 }),
        .DI(select_ln468_3_fu_1880_p3[7:0]),
        .O(D[7:0]),
        .S({\accum_reg_V_0_1_1_reg_480[7]_i_10_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_11_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_12_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_13_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_14_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_15_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_16_n_2 ,\accum_reg_V_0_1_1_reg_480[7]_i_17_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1
   (P,
    E,
    ap_clk,
    DSP_ALU_INST,
    A);
  output [15:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [15:0]A;

  wire [15:0]A;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_31 overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_21
   (P,
    E,
    ap_clk,
    DSP_ALU_INST,
    A);
  output [15:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [15:0]A;

  wire [15:0]A;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_30 overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_22
   (P,
    A,
    E,
    ap_clk,
    DSP_ALU_INST,
    sub_ln216_2_fu_1071_p20_out,
    CO,
    p_Val2_8_reg_2838);
  output [15:0]P;
  output [15:0]A;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [30:0]sub_ln216_2_fu_1071_p20_out;
  input [0:0]CO;
  input [15:0]p_Val2_8_reg_2838;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire [15:0]p_Val2_8_reg_2838;
  wire [30:0]sub_ln216_2_fu_1071_p20_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2 overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_U
       (.A(A),
        .CO(CO),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .ap_clk(ap_clk),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838),
        .sub_ln216_2_fu_1071_p20_out(sub_ln216_2_fu_1071_p20_out));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_59
   (P,
    CEA2,
    ap_clk,
    Q,
    A);
  output [15:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA2;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_79 overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_U
       (.A(A),
        .CEA2(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_60
   (P,
    CEA2,
    ap_clk,
    Q,
    A);
  output [15:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA2;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_78 overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_U
       (.A(A),
        .CEA2(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_61
   (P,
    A,
    CEA2,
    ap_clk,
    Q,
    sub_ln216_2_fu_1071_p20_out,
    CO,
    p_Val2_8_reg_2838);
  output [15:0]P;
  output [15:0]A;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [30:0]sub_ln216_2_fu_1071_p20_out;
  input [0:0]CO;
  input [15:0]p_Val2_8_reg_2838;

  wire [15:0]A;
  wire CEA2;
  wire [0:0]CO;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [15:0]p_Val2_8_reg_2838;
  wire [30:0]sub_ln216_2_fu_1071_p20_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_77 overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_U
       (.A(A),
        .CEA2(CEA2),
        .CO(CO),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838),
        .sub_ln216_2_fu_1071_p20_out(sub_ln216_2_fu_1071_p20_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2
   (P,
    A,
    E,
    ap_clk,
    DSP_ALU_INST,
    sub_ln216_2_fu_1071_p20_out,
    CO,
    p_Val2_8_reg_2838);
  output [15:0]P;
  output [15:0]A;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [30:0]sub_ln216_2_fu_1071_p20_out;
  input [0:0]CO;
  input [15:0]p_Val2_8_reg_2838;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire [15:0]p_Val2_8_reg_2838;
  wire p_reg_reg_i_18__3_n_2;
  wire p_reg_reg_i_19__3_n_2;
  wire p_reg_reg_i_20__3_n_2;
  wire p_reg_reg_i_28__2_n_2;
  wire p_reg_reg_i_30__1_n_2;
  wire p_reg_reg_i_31__2_n_2;
  wire p_reg_reg_i_33__1_n_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire [30:0]sub_ln216_2_fu_1071_p20_out;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_10__6
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_11__6
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_12__6
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_13__6
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_14__6
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_15__6
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_16__6
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    p_reg_reg_i_18__3
       (.I0(sub_ln216_2_fu_1071_p20_out[5]),
        .I1(sub_ln216_2_fu_1071_p20_out[4]),
        .I2(sub_ln216_2_fu_1071_p20_out[0]),
        .I3(sub_ln216_2_fu_1071_p20_out[2]),
        .I4(sub_ln216_2_fu_1071_p20_out[1]),
        .I5(sub_ln216_2_fu_1071_p20_out[3]),
        .O(p_reg_reg_i_18__3_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_19__3
       (.I0(p_reg_reg_i_28__2_n_2),
        .I1(sub_ln216_2_fu_1071_p20_out[29]),
        .I2(sub_ln216_2_fu_1071_p20_out[28]),
        .I3(sub_ln216_2_fu_1071_p20_out[30]),
        .I4(p_reg_reg_i_30__1_n_2),
        .I5(p_reg_reg_i_31__2_n_2),
        .O(p_reg_reg_i_19__3_n_2));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_1__12
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[15]),
        .O(A[15]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_reg_reg_i_20__3
       (.I0(sub_ln216_2_fu_1071_p20_out[22]),
        .I1(sub_ln216_2_fu_1071_p20_out[21]),
        .I2(sub_ln216_2_fu_1071_p20_out[27]),
        .I3(sub_ln216_2_fu_1071_p20_out[24]),
        .I4(p_reg_reg_i_33__1_n_2),
        .O(p_reg_reg_i_20__3_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_28__2
       (.I0(sub_ln216_2_fu_1071_p20_out[25]),
        .I1(sub_ln216_2_fu_1071_p20_out[26]),
        .I2(sub_ln216_2_fu_1071_p20_out[20]),
        .I3(sub_ln216_2_fu_1071_p20_out[23]),
        .O(p_reg_reg_i_28__2_n_2));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_2__10
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[14]),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_30__1
       (.I0(sub_ln216_2_fu_1071_p20_out[16]),
        .I1(sub_ln216_2_fu_1071_p20_out[19]),
        .I2(sub_ln216_2_fu_1071_p20_out[13]),
        .I3(sub_ln216_2_fu_1071_p20_out[14]),
        .O(p_reg_reg_i_30__1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_31__2
       (.I0(sub_ln216_2_fu_1071_p20_out[6]),
        .I1(sub_ln216_2_fu_1071_p20_out[7]),
        .I2(sub_ln216_2_fu_1071_p20_out[8]),
        .I3(sub_ln216_2_fu_1071_p20_out[11]),
        .O(p_reg_reg_i_31__2_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_33__1
       (.I0(sub_ln216_2_fu_1071_p20_out[9]),
        .I1(sub_ln216_2_fu_1071_p20_out[10]),
        .I2(sub_ln216_2_fu_1071_p20_out[15]),
        .I3(sub_ln216_2_fu_1071_p20_out[12]),
        .I4(sub_ln216_2_fu_1071_p20_out[18]),
        .I5(sub_ln216_2_fu_1071_p20_out[17]),
        .O(p_reg_reg_i_33__1_n_2));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_3__10
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[13]),
        .O(A[13]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_4__10
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[12]),
        .O(A[12]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_5__10
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[11]),
        .O(A[11]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_6__10
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[10]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_7__10
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_8__10
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    p_reg_reg_i_9__6
       (.I0(CO),
        .I1(p_reg_reg_i_18__3_n_2),
        .I2(p_reg_reg_i_19__3_n_2),
        .I3(p_reg_reg_i_20__3_n_2),
        .I4(p_Val2_8_reg_2838[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_30
   (P,
    E,
    ap_clk,
    DSP_ALU_INST,
    A);
  output [15:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [15:0]A;

  wire [15:0]A;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_31
   (P,
    E,
    ap_clk,
    DSP_ALU_INST,
    A);
  output [15:0]P;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [15:0]A;

  wire [15:0]A;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [15:0]P;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_77
   (P,
    A,
    CEA2,
    ap_clk,
    Q,
    sub_ln216_2_fu_1071_p20_out,
    CO,
    p_Val2_8_reg_2838);
  output [15:0]P;
  output [15:0]A;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [30:0]sub_ln216_2_fu_1071_p20_out;
  input [0:0]CO;
  input [15:0]p_Val2_8_reg_2838;

  wire [15:0]A;
  wire CEA2;
  wire [0:0]CO;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [15:0]p_Val2_8_reg_2838;
  wire p_reg_reg_i_17__1_n_2;
  wire p_reg_reg_i_18__0_n_2;
  wire p_reg_reg_i_19__0_n_2;
  wire p_reg_reg_i_22__0_n_2;
  wire p_reg_reg_i_24__0_n_2;
  wire p_reg_reg_i_25__0_n_2;
  wire p_reg_reg_i_27_n_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire [30:0]sub_ln216_2_fu_1071_p20_out;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_10__5
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_11__5
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_12__5
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_13__5
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_14__5
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_15__5
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_16__5
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    p_reg_reg_i_17__1
       (.I0(sub_ln216_2_fu_1071_p20_out[3]),
        .I1(sub_ln216_2_fu_1071_p20_out[4]),
        .I2(sub_ln216_2_fu_1071_p20_out[2]),
        .I3(sub_ln216_2_fu_1071_p20_out[1]),
        .I4(sub_ln216_2_fu_1071_p20_out[0]),
        .I5(sub_ln216_2_fu_1071_p20_out[5]),
        .O(p_reg_reg_i_17__1_n_2));
  LUT5 #(
    .INIT(32'h00000002)) 
    p_reg_reg_i_18__0
       (.I0(p_reg_reg_i_22__0_n_2),
        .I1(sub_ln216_2_fu_1071_p20_out[12]),
        .I2(sub_ln216_2_fu_1071_p20_out[15]),
        .I3(sub_ln216_2_fu_1071_p20_out[9]),
        .I4(sub_ln216_2_fu_1071_p20_out[10]),
        .O(p_reg_reg_i_18__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_19__0
       (.I0(p_reg_reg_i_24__0_n_2),
        .I1(p_reg_reg_i_25__0_n_2),
        .I2(sub_ln216_2_fu_1071_p20_out[28]),
        .I3(sub_ln216_2_fu_1071_p20_out[30]),
        .I4(sub_ln216_2_fu_1071_p20_out[14]),
        .I5(p_reg_reg_i_27_n_2),
        .O(p_reg_reg_i_19__0_n_2));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_1__8
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[15]),
        .O(A[15]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    p_reg_reg_i_22__0
       (.I0(sub_ln216_2_fu_1071_p20_out[17]),
        .I1(sub_ln216_2_fu_1071_p20_out[18]),
        .I2(sub_ln216_2_fu_1071_p20_out[21]),
        .I3(sub_ln216_2_fu_1071_p20_out[22]),
        .I4(sub_ln216_2_fu_1071_p20_out[27]),
        .I5(sub_ln216_2_fu_1071_p20_out[24]),
        .O(p_reg_reg_i_22__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_24__0
       (.I0(sub_ln216_2_fu_1071_p20_out[7]),
        .I1(sub_ln216_2_fu_1071_p20_out[8]),
        .I2(sub_ln216_2_fu_1071_p20_out[23]),
        .I3(sub_ln216_2_fu_1071_p20_out[6]),
        .O(p_reg_reg_i_24__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_25__0
       (.I0(sub_ln216_2_fu_1071_p20_out[19]),
        .I1(sub_ln216_2_fu_1071_p20_out[13]),
        .I2(sub_ln216_2_fu_1071_p20_out[11]),
        .I3(sub_ln216_2_fu_1071_p20_out[16]),
        .O(p_reg_reg_i_25__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_27
       (.I0(sub_ln216_2_fu_1071_p20_out[26]),
        .I1(sub_ln216_2_fu_1071_p20_out[20]),
        .I2(sub_ln216_2_fu_1071_p20_out[29]),
        .I3(sub_ln216_2_fu_1071_p20_out[25]),
        .O(p_reg_reg_i_27_n_2));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_2__6
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[14]),
        .O(A[14]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_3__6
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[13]),
        .O(A[13]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_4__6
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[12]),
        .O(A[12]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_5__6
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[11]),
        .O(A[11]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_6__6
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[10]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_7__6
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_8__6
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hF7000000)) 
    p_reg_reg_i_9__5
       (.I0(p_reg_reg_i_17__1_n_2),
        .I1(p_reg_reg_i_18__0_n_2),
        .I2(p_reg_reg_i_19__0_n_2),
        .I3(CO),
        .I4(p_Val2_8_reg_2838[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_78
   (P,
    CEA2,
    ap_clk,
    Q,
    A);
  output [15:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA2;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_2_79
   (P,
    CEA2,
    ap_clk,
    Q,
    A);
  output [15:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [15:0]A;

  wire [15:0]A;
  wire CEA2;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlaystream_entry3
   (start_once_reg,
    overlay_alpha_ap_vld_0,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk,
    overlay_alpha_ap_vld,
    start_for_overlaystream_entry34_U0_full_n,
    overlay_alpha_c1_full_n);
  output start_once_reg;
  output overlay_alpha_ap_vld_0;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;
  input overlay_alpha_ap_vld;
  input start_for_overlaystream_entry34_U0_full_n;
  input overlay_alpha_c1_full_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire overlay_alpha_ap_vld;
  wire overlay_alpha_ap_vld_0;
  wire overlay_alpha_c1_full_n;
  wire start_for_overlaystream_entry34_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  LUT4 #(
    .INIT(16'h57FF)) 
    internal_empty_n_i_2
       (.I0(overlay_alpha_ap_vld),
        .I1(start_once_reg),
        .I2(start_for_overlaystream_entry34_U0_full_n),
        .I3(overlay_alpha_c1_full_n),
        .O(overlay_alpha_ap_vld_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlaystream_entry34
   (start_once_reg_reg_0,
    E,
    overlaystream_entry34_U0_overlay_alpha_out_write,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    start_once_reg,
    start_for_overlaystream_entry34_U0_full_n,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    overlaystream_entry34_U0_ap_start,
    overlay_alpha_c1_empty_n,
    overlay_alpha_c_full_n);
  output start_once_reg_reg_0;
  output [0:0]E;
  output overlaystream_entry34_U0_overlay_alpha_out_write;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input start_once_reg;
  input start_for_overlaystream_entry34_U0_full_n;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input overlaystream_entry34_U0_ap_start;
  input overlay_alpha_c1_empty_n;
  input overlay_alpha_c_full_n;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire overlay_alpha_c1_empty_n;
  wire overlay_alpha_c_full_n;
  wire overlaystream_entry34_U0_ap_start;
  wire overlaystream_entry34_U0_overlay_alpha_out_write;
  wire start_for_overlaystream_entry34_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT3 #(
    .INIT(8'h9A)) 
    \mOutPtr[1]_i_1__2 
       (.I0(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I1(start_once_reg),
        .I2(start_for_overlaystream_entry34_U0_full_n),
        .O(E));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I2(overlaystream_entry34_U0_ap_start),
        .I3(overlay_alpha_c1_empty_n),
        .I4(overlay_alpha_c_full_n),
        .O(overlaystream_entry34_U0_overlay_alpha_out_write));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s
   (overlyOnMat_1080_1920_U0_overly_alpha_read,
    CEB2,
    ap_enable_reg_pp0_iter1_reg_0,
    start_once_reg,
    Q,
    E,
    push,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    WEA,
    if_din,
    ap_clk,
    ap_rst_n_inv,
    img_dst1_4220_dout,
    i_op_assign_fu_166_p2,
    A,
    img_dst2_4222_dout,
    out,
    start_for_Loop_loop_height_proc3033_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    pop,
    overlay_alpha_c_empty_n,
    img_out_data_full_n,
    empty_n,
    img_dst1_data_empty_n,
    empty_n_0,
    img_dst2_data_empty_n,
    \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 ,
    ap_rst_n);
  output overlyOnMat_1080_1920_U0_overly_alpha_read;
  output CEB2;
  output ap_enable_reg_pp0_iter1_reg_0;
  output start_once_reg;
  output [0:0]Q;
  output [0:0]E;
  output push;
  output ap_enable_reg_pp0_iter1_reg_1;
  output ap_enable_reg_pp0_iter1_reg_2;
  output [0:0]WEA;
  output [23:0]if_din;
  input ap_clk;
  input ap_rst_n_inv;
  input [23:0]img_dst1_4220_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;
  input [23:0]img_dst2_4222_dout;
  input [31:0]out;
  input start_for_Loop_loop_height_proc3033_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input pop;
  input overlay_alpha_c_empty_n;
  input img_out_data_full_n;
  input empty_n;
  input img_dst1_data_empty_n;
  input empty_n_0;
  input img_dst2_data_empty_n;
  input [23:0]\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 ;
  input ap_rst_n;

  wire [6:0]A;
  wire CEB2;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [40:0]add_ln1350_1_fu_340_p2;
  wire add_ln1350_1_reg_4850;
  wire [40:0]add_ln1350_2_fu_372_p2;
  wire [40:0]add_ln1350_fu_308_p2;
  wire [10:6]add_ln59_1_fu_206_p2;
  wire [5:0]add_ln59_1_fu_206_p2__0;
  wire and_ln67_reg_466;
  wire \and_ln67_reg_466[0]_i_1_n_2 ;
  wire \and_ln67_reg_466[0]_i_2_n_2 ;
  wire \and_ln67_reg_466[0]_i_3_n_2 ;
  wire \and_ln67_reg_466[0]_i_4_n_2 ;
  wire \and_ln67_reg_466[0]_i_5_n_2 ;
  wire \and_ln67_reg_466[0]_i_6_n_2 ;
  wire and_ln67_reg_466_pp0_iter1_reg;
  wire \ap_CS_fsm[0]_i_1__5_n_2 ;
  wire \ap_CS_fsm[2]_i_2__1_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire [2:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire [23:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ;
  wire [23:0]\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]col_1_fu_252_p2;
  wire col_reg_1250;
  wire \col_reg_125[10]_i_1_n_2 ;
  wire \col_reg_125[10]_i_4_n_2 ;
  wire \col_reg_125[10]_i_5_n_2 ;
  wire \col_reg_125[10]_i_6_n_2 ;
  wire \col_reg_125[10]_i_7_n_2 ;
  wire \col_reg_125[9]_i_2_n_2 ;
  wire \col_reg_125_reg_n_2_[0] ;
  wire \col_reg_125_reg_n_2_[10] ;
  wire \col_reg_125_reg_n_2_[1] ;
  wire \col_reg_125_reg_n_2_[2] ;
  wire \col_reg_125_reg_n_2_[3] ;
  wire \col_reg_125_reg_n_2_[4] ;
  wire \col_reg_125_reg_n_2_[5] ;
  wire \col_reg_125_reg_n_2_[6] ;
  wire \col_reg_125_reg_n_2_[7] ;
  wire \col_reg_125_reg_n_2_[8] ;
  wire \col_reg_125_reg_n_2_[9] ;
  wire empty_n;
  wire empty_n_0;
  wire [24:0]i_op_assign_fu_166_p2;
  wire icmp_ln59_fu_180_p2;
  wire \icmp_ln59_reg_452[0]_i_4_n_2 ;
  wire \icmp_ln59_reg_452[0]_i_6_n_2 ;
  wire \icmp_ln59_reg_452[0]_i_7_n_2 ;
  wire \icmp_ln59_reg_452[0]_i_8_n_2 ;
  wire \icmp_ln59_reg_452[0]_i_9_n_2 ;
  wire \icmp_ln59_reg_452_pp0_iter1_reg_reg_n_2_[0] ;
  wire \icmp_ln59_reg_452_reg_n_2_[0] ;
  wire [23:0]if_din;
  wire [23:0]img_dst1_4220_dout;
  wire img_dst1_data_empty_n;
  wire [23:0]img_dst2_4222_dout;
  wire img_dst2_data_empty_n;
  wire img_out_data_full_n;
  wire \indvar_flatten_reg_103[0]_i_2_n_2 ;
  wire [20:0]indvar_flatten_reg_103_reg;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_15 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_16 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_17 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_13 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_9 ;
  wire mul_41ns_43ns_57_1_1_U87_n_3;
  wire [31:0]out;
  wire overlay_alpha_c_empty_n;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire overlyOnMat_1080_1920_U0_overly_alpha_read;
  wire p_14_in;
  wire p__0_i_10__0_n_2;
  wire p__0_i_10__1_n_2;
  wire p__0_i_10_n_2;
  wire p__0_i_11__0_n_2;
  wire p__0_i_11__1_n_2;
  wire p__0_i_11_n_2;
  wire p__0_i_12__0_n_2;
  wire p__0_i_12__1_n_2;
  wire p__0_i_12_n_2;
  wire p__0_i_13__0_n_2;
  wire p__0_i_13__1_n_2;
  wire p__0_i_13_n_2;
  wire p__0_i_14__0_n_2;
  wire p__0_i_14__1_n_2;
  wire p__0_i_14_n_2;
  wire p__0_i_15__0_n_2;
  wire p__0_i_15__1_n_2;
  wire p__0_i_15_n_2;
  wire p__0_i_16__0_n_2;
  wire p__0_i_16__1_n_2;
  wire p__0_i_16_n_2;
  wire p__0_i_17__0_n_2;
  wire p__0_i_17__1_n_2;
  wire p__0_i_17_n_2;
  wire p__0_i_18__0_n_2;
  wire p__0_i_18__1_n_2;
  wire p__0_i_18_n_2;
  wire p__0_i_1__0_n_2;
  wire p__0_i_1__0_n_3;
  wire p__0_i_1__0_n_4;
  wire p__0_i_1__0_n_5;
  wire p__0_i_1__0_n_6;
  wire p__0_i_1__0_n_7;
  wire p__0_i_1__0_n_8;
  wire p__0_i_1__0_n_9;
  wire p__0_i_1__1_n_2;
  wire p__0_i_1__1_n_3;
  wire p__0_i_1__1_n_4;
  wire p__0_i_1__1_n_5;
  wire p__0_i_1__1_n_6;
  wire p__0_i_1__1_n_7;
  wire p__0_i_1__1_n_8;
  wire p__0_i_1__1_n_9;
  wire p__0_i_1_n_2;
  wire p__0_i_1_n_3;
  wire p__0_i_1_n_4;
  wire p__0_i_1_n_5;
  wire p__0_i_1_n_6;
  wire p__0_i_1_n_7;
  wire p__0_i_1_n_8;
  wire p__0_i_1_n_9;
  wire p__0_i_2__0_n_2;
  wire p__0_i_2__0_n_3;
  wire p__0_i_2__0_n_4;
  wire p__0_i_2__0_n_5;
  wire p__0_i_2__0_n_6;
  wire p__0_i_2__0_n_7;
  wire p__0_i_2__0_n_8;
  wire p__0_i_2__0_n_9;
  wire p__0_i_2__1_n_2;
  wire p__0_i_2__1_n_3;
  wire p__0_i_2__1_n_4;
  wire p__0_i_2__1_n_5;
  wire p__0_i_2__1_n_6;
  wire p__0_i_2__1_n_7;
  wire p__0_i_2__1_n_8;
  wire p__0_i_2__1_n_9;
  wire p__0_i_2_n_2;
  wire p__0_i_2_n_3;
  wire p__0_i_2_n_4;
  wire p__0_i_2_n_5;
  wire p__0_i_2_n_6;
  wire p__0_i_2_n_7;
  wire p__0_i_2_n_8;
  wire p__0_i_2_n_9;
  wire p__0_i_3__0_n_2;
  wire p__0_i_3__1_n_2;
  wire p__0_i_3_n_2;
  wire p__0_i_4__0_n_2;
  wire p__0_i_4__1_n_2;
  wire p__0_i_4_n_2;
  wire p__0_i_5__0_n_2;
  wire p__0_i_5__1_n_2;
  wire p__0_i_5_n_2;
  wire p__0_i_6__0_n_2;
  wire p__0_i_6__1_n_2;
  wire p__0_i_6_n_2;
  wire p__0_i_7__0_n_2;
  wire p__0_i_7__1_n_2;
  wire p__0_i_7_n_2;
  wire p__0_i_8__0_n_2;
  wire p__0_i_8__1_n_2;
  wire p__0_i_8_n_2;
  wire p__0_i_9__0_n_2;
  wire p__0_i_9__1_n_2;
  wire p__0_i_9_n_2;
  wire p__2_i_10__0_n_2;
  wire p__2_i_10__1_n_2;
  wire p__2_i_10_n_2;
  wire p__2_i_11__0_n_2;
  wire p__2_i_11__1_n_2;
  wire p__2_i_11_n_2;
  wire p__2_i_12__0_n_2;
  wire p__2_i_12__1_n_2;
  wire p__2_i_12_n_2;
  wire p__2_i_13__0_n_2;
  wire p__2_i_13__1_n_2;
  wire p__2_i_13_n_2;
  wire p__2_i_14__0_n_2;
  wire p__2_i_14__1_n_2;
  wire p__2_i_14_n_2;
  wire p__2_i_15__0_n_2;
  wire p__2_i_15__1_n_2;
  wire p__2_i_15_n_2;
  wire p__2_i_16__0_n_2;
  wire p__2_i_16__1_n_2;
  wire p__2_i_16_n_2;
  wire p__2_i_17__0_n_2;
  wire p__2_i_17__1_n_2;
  wire p__2_i_17_n_2;
  wire p__2_i_18__0_n_2;
  wire p__2_i_18__1_n_2;
  wire p__2_i_18_n_2;
  wire p__2_i_1__0_n_2;
  wire p__2_i_1__0_n_3;
  wire p__2_i_1__0_n_4;
  wire p__2_i_1__0_n_5;
  wire p__2_i_1__0_n_6;
  wire p__2_i_1__0_n_7;
  wire p__2_i_1__0_n_8;
  wire p__2_i_1__0_n_9;
  wire p__2_i_1__1_n_2;
  wire p__2_i_1__1_n_3;
  wire p__2_i_1__1_n_4;
  wire p__2_i_1__1_n_5;
  wire p__2_i_1__1_n_6;
  wire p__2_i_1__1_n_7;
  wire p__2_i_1__1_n_8;
  wire p__2_i_1__1_n_9;
  wire p__2_i_1_n_2;
  wire p__2_i_1_n_3;
  wire p__2_i_1_n_4;
  wire p__2_i_1_n_5;
  wire p__2_i_1_n_6;
  wire p__2_i_1_n_7;
  wire p__2_i_1_n_8;
  wire p__2_i_1_n_9;
  wire p__2_i_2__0_n_2;
  wire p__2_i_2__0_n_3;
  wire p__2_i_2__0_n_4;
  wire p__2_i_2__0_n_5;
  wire p__2_i_2__0_n_6;
  wire p__2_i_2__0_n_7;
  wire p__2_i_2__0_n_8;
  wire p__2_i_2__0_n_9;
  wire p__2_i_2__1_n_2;
  wire p__2_i_2__1_n_3;
  wire p__2_i_2__1_n_4;
  wire p__2_i_2__1_n_5;
  wire p__2_i_2__1_n_6;
  wire p__2_i_2__1_n_7;
  wire p__2_i_2__1_n_8;
  wire p__2_i_2__1_n_9;
  wire p__2_i_2_n_2;
  wire p__2_i_2_n_3;
  wire p__2_i_2_n_4;
  wire p__2_i_2_n_5;
  wire p__2_i_2_n_6;
  wire p__2_i_2_n_7;
  wire p__2_i_2_n_8;
  wire p__2_i_2_n_9;
  wire p__2_i_3__0_n_2;
  wire p__2_i_3__1_n_2;
  wire p__2_i_3_n_2;
  wire p__2_i_4__0_n_2;
  wire p__2_i_4__1_n_2;
  wire p__2_i_4_n_2;
  wire p__2_i_5__0_n_2;
  wire p__2_i_5__1_n_2;
  wire p__2_i_5_n_2;
  wire p__2_i_6__0_n_2;
  wire p__2_i_6__1_n_2;
  wire p__2_i_6_n_2;
  wire p__2_i_7__0_n_2;
  wire p__2_i_7__1_n_2;
  wire p__2_i_7_n_2;
  wire p__2_i_8__0_n_2;
  wire p__2_i_8__1_n_2;
  wire p__2_i_8_n_2;
  wire p__2_i_9__0_n_2;
  wire p__2_i_9__1_n_2;
  wire p__2_i_9_n_2;
  wire p_i_10__0_n_2;
  wire p_i_10__1_n_2;
  wire p_i_10_n_2;
  wire p_i_11_n_2;
  wire p_i_2__0__0_n_2;
  wire p_i_2__0__0_n_3;
  wire p_i_2__0__0_n_4;
  wire p_i_2__0__0_n_5;
  wire p_i_2__0__0_n_6;
  wire p_i_2__0__0_n_7;
  wire p_i_2__0__0_n_8;
  wire p_i_2__0__0_n_9;
  wire p_i_2__1_n_2;
  wire p_i_2__1_n_3;
  wire p_i_2__1_n_4;
  wire p_i_2__1_n_5;
  wire p_i_2__1_n_6;
  wire p_i_2__1_n_7;
  wire p_i_2__1_n_8;
  wire p_i_2__1_n_9;
  wire p_i_3__0_n_2;
  wire p_i_3__1_n_2;
  wire p_i_3_n_2;
  wire p_i_3_n_3;
  wire p_i_3_n_4;
  wire p_i_3_n_5;
  wire p_i_3_n_6;
  wire p_i_3_n_7;
  wire p_i_3_n_8;
  wire p_i_3_n_9;
  wire p_i_4__0_n_2;
  wire p_i_4__1_n_2;
  wire p_i_4_n_2;
  wire p_i_5__0_n_2;
  wire p_i_5__1_n_2;
  wire p_i_5_n_2;
  wire p_i_6__0_n_2;
  wire p_i_6__1_n_2;
  wire p_i_6_n_2;
  wire p_i_7__0_n_2;
  wire p_i_7__1_n_2;
  wire p_i_7_n_2;
  wire p_i_8__0_n_2;
  wire p_i_8__1_n_2;
  wire p_i_8_n_2;
  wire p_i_9__0_n_2;
  wire p_i_9__1_n_2;
  wire p_i_9_n_2;
  wire pop;
  wire push;
  wire row_reg_114;
  wire \row_reg_114[10]_i_3_n_2 ;
  wire [10:0]row_reg_114_reg;
  wire start_for_Loop_loop_height_proc3033_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_2;
  wire [7:4]\NLW_indvar_flatten_reg_103_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_103_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:1]NLW_p_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_1_O_UNCONNECTED;
  wire [7:1]NLW_p_i_1__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_1__0_O_UNCONNECTED;
  wire [7:1]NLW_p_i_2__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_2__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF7FFF7F780888080)) 
    \and_ln67_reg_466[0]_i_1 
       (.I0(mul_41ns_43ns_57_1_1_U87_n_3),
        .I1(\icmp_ln59_reg_452[0]_i_4_n_2 ),
        .I2(\and_ln67_reg_466[0]_i_2_n_2 ),
        .I3(add_ln59_1_fu_206_p2[10]),
        .I4(\and_ln67_reg_466[0]_i_3_n_2 ),
        .I5(and_ln67_reg_466),
        .O(\and_ln67_reg_466[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000000045FF)) 
    \and_ln67_reg_466[0]_i_2 
       (.I0(\col_reg_125_reg_n_2_[7] ),
        .I1(\and_ln67_reg_466[0]_i_4_n_2 ),
        .I2(\col_reg_125_reg_n_2_[6] ),
        .I3(\col_reg_125_reg_n_2_[8] ),
        .I4(\and_ln67_reg_466[0]_i_5_n_2 ),
        .I5(\and_ln67_reg_466[0]_i_6_n_2 ),
        .O(\and_ln67_reg_466[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h8000000222222222)) 
    \and_ln67_reg_466[0]_i_3 
       (.I0(\col_reg_125[10]_i_4_n_2 ),
        .I1(row_reg_114_reg[9]),
        .I2(row_reg_114_reg[7]),
        .I3(\row_reg_114[10]_i_3_n_2 ),
        .I4(row_reg_114_reg[6]),
        .I5(row_reg_114_reg[8]),
        .O(\and_ln67_reg_466[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln67_reg_466[0]_i_4 
       (.I0(\col_reg_125_reg_n_2_[0] ),
        .I1(\col_reg_125_reg_n_2_[4] ),
        .I2(\col_reg_125_reg_n_2_[5] ),
        .I3(\col_reg_125_reg_n_2_[2] ),
        .I4(\col_reg_125_reg_n_2_[3] ),
        .I5(\col_reg_125_reg_n_2_[1] ),
        .O(\and_ln67_reg_466[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln67_reg_466[0]_i_5 
       (.I0(\col_reg_125_reg_n_2_[10] ),
        .I1(row_reg_114_reg[10]),
        .I2(\col_reg_125_reg_n_2_[9] ),
        .I3(row_reg_114_reg[9]),
        .O(\and_ln67_reg_466[0]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \and_ln67_reg_466[0]_i_6 
       (.I0(row_reg_114_reg[8]),
        .I1(row_reg_114_reg[7]),
        .I2(row_reg_114_reg[6]),
        .O(\and_ln67_reg_466[0]_i_6_n_2 ));
  FDRE \and_ln67_reg_466_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_41ns_43ns_57_1_1_U87_n_3),
        .D(and_ln67_reg_466),
        .Q(and_ln67_reg_466_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln67_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln67_reg_466[0]_i_1_n_2 ),
        .Q(and_ln67_reg_466),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(Q),
        .I2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .O(\ap_CS_fsm[0]_i_1__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2__1_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2__1_n_2 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hDFDDDFDF)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_enable_reg_pp0_iter2_reg_n_2),
        .I3(\icmp_ln59_reg_452[0]_i_4_n_2 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_2__1_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__5_n_2 ),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA800A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln59_reg_452[0]_i_4_n_2 ),
        .I4(mul_41ns_43ns_57_1_1_U87_n_3),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8F800000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(\icmp_ln59_reg_452[0]_i_4_n_2 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter2_reg_n_2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U87_n_3),
        .I2(and_ln67_reg_466),
        .I3(\icmp_ln59_reg_452_reg_n_2_[0] ),
        .O(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U87_n_3),
        .O(p_14_in));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [0]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[0]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [10]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[10]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [11]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[11]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [12]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[12]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [13]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[13]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [14]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[14]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [15]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[15]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [16]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[16]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [17]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[17]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [18]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[18]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [19]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[19]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [1]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[1]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [20]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[20]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [21]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[21]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [22]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[22]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [23]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [2]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[2]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [3]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[3]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [4]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[4]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [5]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[5]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [6]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[6]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [7]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [8]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[8]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23]_0 [9]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[9]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \col_reg_125[0]_i_1 
       (.I0(\col_reg_125_reg_n_2_[0] ),
        .O(col_1_fu_252_p2[0]));
  LUT6 #(
    .INIT(64'h0000000080808000)) 
    \col_reg_125[10]_i_1 
       (.I0(overlay_alpha_c_empty_n),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(overlyOnMat_1080_1920_U0_ap_start),
        .I3(start_for_Loop_loop_height_proc3033_U0_full_n),
        .I4(start_once_reg),
        .I5(col_reg_1250),
        .O(\col_reg_125[10]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \col_reg_125[10]_i_2 
       (.I0(mul_41ns_43ns_57_1_1_U87_n_3),
        .I1(\icmp_ln59_reg_452[0]_i_4_n_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(col_reg_1250));
  LUT6 #(
    .INIT(64'h2222122222222222)) 
    \col_reg_125[10]_i_3 
       (.I0(\col_reg_125_reg_n_2_[10] ),
        .I1(\col_reg_125[10]_i_4_n_2 ),
        .I2(\col_reg_125_reg_n_2_[8] ),
        .I3(\col_reg_125_reg_n_2_[7] ),
        .I4(\col_reg_125[10]_i_5_n_2 ),
        .I5(\col_reg_125_reg_n_2_[9] ),
        .O(col_1_fu_252_p2[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \col_reg_125[10]_i_4 
       (.I0(\col_reg_125[10]_i_6_n_2 ),
        .I1(\col_reg_125[10]_i_7_n_2 ),
        .I2(\col_reg_125_reg_n_2_[1] ),
        .I3(\col_reg_125_reg_n_2_[3] ),
        .I4(\col_reg_125_reg_n_2_[6] ),
        .O(\col_reg_125[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_reg_125[10]_i_5 
       (.I0(\col_reg_125[9]_i_2_n_2 ),
        .I1(\col_reg_125_reg_n_2_[6] ),
        .O(\col_reg_125[10]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \col_reg_125[10]_i_6 
       (.I0(\col_reg_125_reg_n_2_[0] ),
        .I1(\col_reg_125_reg_n_2_[5] ),
        .I2(\col_reg_125_reg_n_2_[2] ),
        .I3(\col_reg_125_reg_n_2_[4] ),
        .O(\col_reg_125[10]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \col_reg_125[10]_i_7 
       (.I0(\col_reg_125_reg_n_2_[7] ),
        .I1(\col_reg_125_reg_n_2_[9] ),
        .I2(\col_reg_125_reg_n_2_[8] ),
        .I3(\col_reg_125_reg_n_2_[10] ),
        .O(\col_reg_125[10]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_reg_125[1]_i_1 
       (.I0(\col_reg_125_reg_n_2_[1] ),
        .I1(\col_reg_125_reg_n_2_[0] ),
        .O(col_1_fu_252_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_reg_125[2]_i_1 
       (.I0(\col_reg_125_reg_n_2_[2] ),
        .I1(\col_reg_125_reg_n_2_[1] ),
        .I2(\col_reg_125_reg_n_2_[0] ),
        .O(col_1_fu_252_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_reg_125[3]_i_1 
       (.I0(\col_reg_125_reg_n_2_[3] ),
        .I1(\col_reg_125_reg_n_2_[0] ),
        .I2(\col_reg_125_reg_n_2_[1] ),
        .I3(\col_reg_125_reg_n_2_[2] ),
        .O(col_1_fu_252_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_reg_125[4]_i_1 
       (.I0(\col_reg_125_reg_n_2_[4] ),
        .I1(\col_reg_125_reg_n_2_[2] ),
        .I2(\col_reg_125_reg_n_2_[1] ),
        .I3(\col_reg_125_reg_n_2_[0] ),
        .I4(\col_reg_125_reg_n_2_[3] ),
        .O(col_1_fu_252_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_reg_125[5]_i_1 
       (.I0(\col_reg_125_reg_n_2_[5] ),
        .I1(\col_reg_125_reg_n_2_[3] ),
        .I2(\col_reg_125_reg_n_2_[0] ),
        .I3(\col_reg_125_reg_n_2_[1] ),
        .I4(\col_reg_125_reg_n_2_[2] ),
        .I5(\col_reg_125_reg_n_2_[4] ),
        .O(col_1_fu_252_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \col_reg_125[6]_i_1 
       (.I0(\col_reg_125_reg_n_2_[6] ),
        .I1(\col_reg_125[9]_i_2_n_2 ),
        .O(col_1_fu_252_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h22D2)) 
    \col_reg_125[7]_i_1 
       (.I0(\col_reg_125_reg_n_2_[7] ),
        .I1(\col_reg_125[10]_i_4_n_2 ),
        .I2(\col_reg_125_reg_n_2_[6] ),
        .I3(\col_reg_125[9]_i_2_n_2 ),
        .O(col_1_fu_252_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h2020DF20)) 
    \col_reg_125[8]_i_1 
       (.I0(\col_reg_125_reg_n_2_[6] ),
        .I1(\col_reg_125[9]_i_2_n_2 ),
        .I2(\col_reg_125_reg_n_2_[7] ),
        .I3(\col_reg_125_reg_n_2_[8] ),
        .I4(\col_reg_125[10]_i_4_n_2 ),
        .O(col_1_fu_252_p2[8]));
  LUT6 #(
    .INIT(64'h00000000A6AAAAAA)) 
    \col_reg_125[9]_i_1 
       (.I0(\col_reg_125_reg_n_2_[9] ),
        .I1(\col_reg_125_reg_n_2_[6] ),
        .I2(\col_reg_125[9]_i_2_n_2 ),
        .I3(\col_reg_125_reg_n_2_[7] ),
        .I4(\col_reg_125_reg_n_2_[8] ),
        .I5(\col_reg_125[10]_i_4_n_2 ),
        .O(col_1_fu_252_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \col_reg_125[9]_i_2 
       (.I0(\col_reg_125_reg_n_2_[4] ),
        .I1(\col_reg_125_reg_n_2_[2] ),
        .I2(\col_reg_125_reg_n_2_[1] ),
        .I3(\col_reg_125_reg_n_2_[0] ),
        .I4(\col_reg_125_reg_n_2_[3] ),
        .I5(\col_reg_125_reg_n_2_[5] ),
        .O(\col_reg_125[9]_i_2_n_2 ));
  FDRE \col_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[0]),
        .Q(\col_reg_125_reg_n_2_[0] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[10]),
        .Q(\col_reg_125_reg_n_2_[10] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[1]),
        .Q(\col_reg_125_reg_n_2_[1] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[2]),
        .Q(\col_reg_125_reg_n_2_[2] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[3]),
        .Q(\col_reg_125_reg_n_2_[3] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[4]),
        .Q(\col_reg_125_reg_n_2_[4] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[5]),
        .Q(\col_reg_125_reg_n_2_[5] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[6]),
        .Q(\col_reg_125_reg_n_2_[6] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[7]),
        .Q(\col_reg_125_reg_n_2_[7] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[8]),
        .Q(\col_reg_125_reg_n_2_[8] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[9]),
        .Q(\col_reg_125_reg_n_2_[9] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFF0FF70)) 
    dout_valid_i_1__3
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U87_n_3),
        .I2(img_dst1_data_empty_n),
        .I3(empty_n),
        .I4(\icmp_ln59_reg_452_reg_n_2_[0] ),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'hFFF0FFF0FF70FFF0)) 
    dout_valid_i_1__4
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U87_n_3),
        .I2(img_dst2_data_empty_n),
        .I3(empty_n_0),
        .I4(and_ln67_reg_466),
        .I5(\icmp_ln59_reg_452_reg_n_2_[0] ),
        .O(ap_enable_reg_pp0_iter1_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln59_reg_452[0]_i_2 
       (.I0(\icmp_ln59_reg_452[0]_i_4_n_2 ),
        .O(icmp_ln59_fu_180_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln59_reg_452[0]_i_4 
       (.I0(\icmp_ln59_reg_452[0]_i_6_n_2 ),
        .I1(indvar_flatten_reg_103_reg[8]),
        .I2(indvar_flatten_reg_103_reg[12]),
        .I3(indvar_flatten_reg_103_reg[5]),
        .I4(\icmp_ln59_reg_452[0]_i_7_n_2 ),
        .I5(\icmp_ln59_reg_452[0]_i_8_n_2 ),
        .O(\icmp_ln59_reg_452[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \icmp_ln59_reg_452[0]_i_6 
       (.I0(indvar_flatten_reg_103_reg[7]),
        .I1(indvar_flatten_reg_103_reg[17]),
        .I2(indvar_flatten_reg_103_reg[0]),
        .I3(indvar_flatten_reg_103_reg[13]),
        .I4(indvar_flatten_reg_103_reg[9]),
        .I5(indvar_flatten_reg_103_reg[16]),
        .O(\icmp_ln59_reg_452[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \icmp_ln59_reg_452[0]_i_7 
       (.I0(indvar_flatten_reg_103_reg[19]),
        .I1(indvar_flatten_reg_103_reg[10]),
        .I2(indvar_flatten_reg_103_reg[15]),
        .I3(indvar_flatten_reg_103_reg[4]),
        .O(\icmp_ln59_reg_452[0]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \icmp_ln59_reg_452[0]_i_8 
       (.I0(indvar_flatten_reg_103_reg[14]),
        .I1(indvar_flatten_reg_103_reg[18]),
        .I2(indvar_flatten_reg_103_reg[3]),
        .I3(indvar_flatten_reg_103_reg[20]),
        .I4(\icmp_ln59_reg_452[0]_i_9_n_2 ),
        .O(\icmp_ln59_reg_452[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln59_reg_452[0]_i_9 
       (.I0(indvar_flatten_reg_103_reg[6]),
        .I1(indvar_flatten_reg_103_reg[2]),
        .I2(indvar_flatten_reg_103_reg[11]),
        .I3(indvar_flatten_reg_103_reg[1]),
        .O(\icmp_ln59_reg_452[0]_i_9_n_2 ));
  FDRE \icmp_ln59_reg_452_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_41ns_43ns_57_1_1_U87_n_3),
        .D(\icmp_ln59_reg_452_reg_n_2_[0] ),
        .Q(\icmp_ln59_reg_452_pp0_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln59_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(mul_41ns_43ns_57_1_1_U87_n_3),
        .D(icmp_ln59_fu_180_p2),
        .Q(\icmp_ln59_reg_452_reg_n_2_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_103[0]_i_2 
       (.I0(indvar_flatten_reg_103_reg[0]),
        .O(\indvar_flatten_reg_103[0]_i_2_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_17 ),
        .Q(indvar_flatten_reg_103_reg[0]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_103_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_103_reg[0]_i_1_n_2 ,\indvar_flatten_reg_103_reg[0]_i_1_n_3 ,\indvar_flatten_reg_103_reg[0]_i_1_n_4 ,\indvar_flatten_reg_103_reg[0]_i_1_n_5 ,\indvar_flatten_reg_103_reg[0]_i_1_n_6 ,\indvar_flatten_reg_103_reg[0]_i_1_n_7 ,\indvar_flatten_reg_103_reg[0]_i_1_n_8 ,\indvar_flatten_reg_103_reg[0]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_103_reg[0]_i_1_n_10 ,\indvar_flatten_reg_103_reg[0]_i_1_n_11 ,\indvar_flatten_reg_103_reg[0]_i_1_n_12 ,\indvar_flatten_reg_103_reg[0]_i_1_n_13 ,\indvar_flatten_reg_103_reg[0]_i_1_n_14 ,\indvar_flatten_reg_103_reg[0]_i_1_n_15 ,\indvar_flatten_reg_103_reg[0]_i_1_n_16 ,\indvar_flatten_reg_103_reg[0]_i_1_n_17 }),
        .S({indvar_flatten_reg_103_reg[7:1],\indvar_flatten_reg_103[0]_i_2_n_2 }));
  FDRE \indvar_flatten_reg_103_reg[10] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_103_reg[10]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[11] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_103_reg[11]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[12] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_103_reg[12]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[13] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_103_reg[13]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[14] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_103_reg[14]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[15] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_103_reg[15]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[16] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_103_reg[16]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_103_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_103_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_103_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_103_reg[16]_i_1_n_6 ,\indvar_flatten_reg_103_reg[16]_i_1_n_7 ,\indvar_flatten_reg_103_reg[16]_i_1_n_8 ,\indvar_flatten_reg_103_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_103_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_103_reg[16]_i_1_n_13 ,\indvar_flatten_reg_103_reg[16]_i_1_n_14 ,\indvar_flatten_reg_103_reg[16]_i_1_n_15 ,\indvar_flatten_reg_103_reg[16]_i_1_n_16 ,\indvar_flatten_reg_103_reg[16]_i_1_n_17 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_103_reg[20:16]}));
  FDRE \indvar_flatten_reg_103_reg[17] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_103_reg[17]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[18] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_103_reg[18]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[19] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_103_reg[19]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_16 ),
        .Q(indvar_flatten_reg_103_reg[1]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[20] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten_reg_103_reg[20]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_15 ),
        .Q(indvar_flatten_reg_103_reg[2]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_103_reg[3]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_103_reg[4]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_103_reg[5]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_103_reg[6]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[7] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_103_reg[7]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[8] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_103_reg[8]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_103_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_103_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_103_reg[8]_i_1_n_2 ,\indvar_flatten_reg_103_reg[8]_i_1_n_3 ,\indvar_flatten_reg_103_reg[8]_i_1_n_4 ,\indvar_flatten_reg_103_reg[8]_i_1_n_5 ,\indvar_flatten_reg_103_reg[8]_i_1_n_6 ,\indvar_flatten_reg_103_reg[8]_i_1_n_7 ,\indvar_flatten_reg_103_reg[8]_i_1_n_8 ,\indvar_flatten_reg_103_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_103_reg[8]_i_1_n_10 ,\indvar_flatten_reg_103_reg[8]_i_1_n_11 ,\indvar_flatten_reg_103_reg[8]_i_1_n_12 ,\indvar_flatten_reg_103_reg[8]_i_1_n_13 ,\indvar_flatten_reg_103_reg[8]_i_1_n_14 ,\indvar_flatten_reg_103_reg[8]_i_1_n_15 ,\indvar_flatten_reg_103_reg[8]_i_1_n_16 ,\indvar_flatten_reg_103_reg[8]_i_1_n_17 }),
        .S(indvar_flatten_reg_103_reg[15:8]));
  FDRE \indvar_flatten_reg_103_reg[9] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_103_reg[9]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_bram_0_i_30
       (.I0(\icmp_ln59_reg_452_pp0_iter1_reg_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_2),
        .I2(ap_block_pp0_stage0_subdone),
        .O(WEA));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1 mul_32ns_8ns_40_1_1_U79
       (.A(A),
        .CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .CEB2(CEB2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4220_dout(img_dst1_4220_dout[7:0]),
        .p__1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_96 mul_32ns_8ns_40_1_1_U80
       (.CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .CEB2(ap_enable_reg_pp0_iter1_reg_0),
        .ap_clk(ap_clk),
        .ap_clk_0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_4222_dout(img_dst2_4222_dout[7:0]),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_97 mul_32ns_8ns_40_1_1_U81
       (.A(A),
        .CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .CEB2(CEB2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4220_dout(img_dst1_4220_dout[15:8]),
        .p__1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_98 mul_32ns_8ns_40_1_1_U82
       (.CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .CEB2(ap_enable_reg_pp0_iter1_reg_0),
        .ap_clk(ap_clk),
        .ap_clk_0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_4222_dout(img_dst2_4222_dout[15:8]),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_99 mul_32ns_8ns_40_1_1_U83
       (.A(A),
        .CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .CEB2(CEB2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4220_dout(img_dst1_4220_dout[23:16]),
        .p__1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_100 mul_32ns_8ns_40_1_1_U84
       (.CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .CEB2(ap_enable_reg_pp0_iter1_reg_0),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .ap_clk(ap_clk),
        .ap_clk_0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 ),
        .ap_enable_reg_pp0_iter2_reg(start_once_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_4222_dout(img_dst2_4222_dout[23:16]),
        .out(out),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_Loop_loop_height_proc3033_U0_full_n(start_for_Loop_loop_height_proc3033_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1 mul_41ns_43ns_57_1_1_U85
       (.CEB2(add_ln1350_1_reg_4850),
        .add_ln1350_fu_308_p2(add_ln1350_fu_308_p2),
        .and_ln67_reg_466_pp0_iter1_reg(and_ln67_reg_466_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7:0]),
        .if_din(if_din[7:0]),
        .\q_tmp_reg[7] (\icmp_ln59_reg_452_pp0_iter1_reg_reg_n_2_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_101 mul_41ns_43ns_57_1_1_U86
       (.CEB2(add_ln1350_1_reg_4850),
        .add_ln1350_1_fu_340_p2(add_ln1350_1_fu_340_p2),
        .and_ln67_reg_466_pp0_iter1_reg(and_ln67_reg_466_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[15:8]),
        .if_din(if_din[15:8]),
        .\q_tmp_reg[15] (\icmp_ln59_reg_452_pp0_iter1_reg_reg_n_2_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_102 mul_41ns_43ns_57_1_1_U87
       (.CEB2(add_ln1350_1_reg_4850),
        .DSP_A_B_DATA_INST(\icmp_ln59_reg_452_reg_n_2_[0] ),
        .Q(ap_CS_fsm_pp0_stage0),
        .add_ln1350_2_fu_372_p2(add_ln1350_2_fu_372_p2),
        .and_ln67_reg_466(and_ln67_reg_466),
        .and_ln67_reg_466_pp0_iter1_reg(and_ln67_reg_466_pp0_iter1_reg),
        .\ap_CS_fsm_reg[1] (mul_41ns_43ns_57_1_1_U87_n_3),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23:16]),
        .\icmp_ln59_reg_452[0]_i_3 (ap_enable_reg_pp0_iter1_reg_n_2),
        .\icmp_ln59_reg_452_reg[0] (ap_enable_reg_pp0_iter2_reg_n_2),
        .if_din(if_din[23:16]),
        .img_dst1_data_empty_n(img_dst1_data_empty_n),
        .img_dst2_data_empty_n(img_dst2_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .\q_tmp_reg[23] (\icmp_ln59_reg_452_pp0_iter1_reg_reg_n_2_[0] ));
  CARRY8 p__0_i_1
       (.CI(p__0_i_2_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_1_n_2,p__0_i_1_n_3,p__0_i_1_n_4,p__0_i_1_n_5,p__0_i_1_n_6,p__0_i_1_n_7,p__0_i_1_n_8,p__0_i_1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [31:24]),
        .O(add_ln1350_fu_308_p2[31:24]),
        .S({p__0_i_3_n_2,p__0_i_4_n_2,p__0_i_5_n_2,p__0_i_6_n_2,p__0_i_7_n_2,p__0_i_8_n_2,p__0_i_9_n_2,p__0_i_10_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [24]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [24]),
        .O(p__0_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_10__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [24]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [24]),
        .O(p__0_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_10__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [24]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [24]),
        .O(p__0_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_11
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [23]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [23]),
        .O(p__0_i_11_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_11__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [23]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [23]),
        .O(p__0_i_11__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_11__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [23]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [23]),
        .O(p__0_i_11__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_12
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [22]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [22]),
        .O(p__0_i_12_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_12__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [22]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [22]),
        .O(p__0_i_12__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_12__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [22]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [22]),
        .O(p__0_i_12__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_13
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [21]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [21]),
        .O(p__0_i_13_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_13__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [21]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [21]),
        .O(p__0_i_13__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_13__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [21]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [21]),
        .O(p__0_i_13__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_14
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [20]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [20]),
        .O(p__0_i_14_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_14__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [20]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [20]),
        .O(p__0_i_14__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_14__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [20]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [20]),
        .O(p__0_i_14__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_15
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [19]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [19]),
        .O(p__0_i_15_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_15__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [19]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [19]),
        .O(p__0_i_15__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_15__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [19]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [19]),
        .O(p__0_i_15__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_16
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [18]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [18]),
        .O(p__0_i_16_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_16__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [18]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [18]),
        .O(p__0_i_16__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_16__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [18]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [18]),
        .O(p__0_i_16__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_17
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [17]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [17]),
        .O(p__0_i_17_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_17__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [17]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [17]),
        .O(p__0_i_17__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_17__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [17]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [17]),
        .O(p__0_i_17__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_18
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [16]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [16]),
        .O(p__0_i_18_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_18__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [16]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [16]),
        .O(p__0_i_18__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_18__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [16]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [16]),
        .O(p__0_i_18__1_n_2));
  CARRY8 p__0_i_1__0
       (.CI(p__0_i_2__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_1__0_n_2,p__0_i_1__0_n_3,p__0_i_1__0_n_4,p__0_i_1__0_n_5,p__0_i_1__0_n_6,p__0_i_1__0_n_7,p__0_i_1__0_n_8,p__0_i_1__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [31:24]),
        .O(add_ln1350_1_fu_340_p2[31:24]),
        .S({p__0_i_3__0_n_2,p__0_i_4__0_n_2,p__0_i_5__0_n_2,p__0_i_6__0_n_2,p__0_i_7__0_n_2,p__0_i_8__0_n_2,p__0_i_9__0_n_2,p__0_i_10__0_n_2}));
  CARRY8 p__0_i_1__1
       (.CI(p__0_i_2__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_1__1_n_2,p__0_i_1__1_n_3,p__0_i_1__1_n_4,p__0_i_1__1_n_5,p__0_i_1__1_n_6,p__0_i_1__1_n_7,p__0_i_1__1_n_8,p__0_i_1__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [31:24]),
        .O(add_ln1350_2_fu_372_p2[31:24]),
        .S({p__0_i_3__1_n_2,p__0_i_4__1_n_2,p__0_i_5__1_n_2,p__0_i_6__1_n_2,p__0_i_7__1_n_2,p__0_i_8__1_n_2,p__0_i_9__1_n_2,p__0_i_10__1_n_2}));
  CARRY8 p__0_i_2
       (.CI(p__2_i_1_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_2_n_2,p__0_i_2_n_3,p__0_i_2_n_4,p__0_i_2_n_5,p__0_i_2_n_6,p__0_i_2_n_7,p__0_i_2_n_8,p__0_i_2_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [23:16]),
        .O(add_ln1350_fu_308_p2[23:16]),
        .S({p__0_i_11_n_2,p__0_i_12_n_2,p__0_i_13_n_2,p__0_i_14_n_2,p__0_i_15_n_2,p__0_i_16_n_2,p__0_i_17_n_2,p__0_i_18_n_2}));
  CARRY8 p__0_i_2__0
       (.CI(p__2_i_1__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_2__0_n_2,p__0_i_2__0_n_3,p__0_i_2__0_n_4,p__0_i_2__0_n_5,p__0_i_2__0_n_6,p__0_i_2__0_n_7,p__0_i_2__0_n_8,p__0_i_2__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [23:16]),
        .O(add_ln1350_1_fu_340_p2[23:16]),
        .S({p__0_i_11__0_n_2,p__0_i_12__0_n_2,p__0_i_13__0_n_2,p__0_i_14__0_n_2,p__0_i_15__0_n_2,p__0_i_16__0_n_2,p__0_i_17__0_n_2,p__0_i_18__0_n_2}));
  CARRY8 p__0_i_2__1
       (.CI(p__2_i_1__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_2__1_n_2,p__0_i_2__1_n_3,p__0_i_2__1_n_4,p__0_i_2__1_n_5,p__0_i_2__1_n_6,p__0_i_2__1_n_7,p__0_i_2__1_n_8,p__0_i_2__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [23:16]),
        .O(add_ln1350_2_fu_372_p2[23:16]),
        .S({p__0_i_11__1_n_2,p__0_i_12__1_n_2,p__0_i_13__1_n_2,p__0_i_14__1_n_2,p__0_i_15__1_n_2,p__0_i_16__1_n_2,p__0_i_17__1_n_2,p__0_i_18__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_3
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [31]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [31]),
        .O(p__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_3__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [31]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [31]),
        .O(p__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_3__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [31]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [31]),
        .O(p__0_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [30]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [30]),
        .O(p__0_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_4__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [30]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [30]),
        .O(p__0_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_4__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [30]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [30]),
        .O(p__0_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [29]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [29]),
        .O(p__0_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_5__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [29]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [29]),
        .O(p__0_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_5__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [29]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [29]),
        .O(p__0_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [28]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [28]),
        .O(p__0_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_6__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [28]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [28]),
        .O(p__0_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_6__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [28]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [28]),
        .O(p__0_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [27]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [27]),
        .O(p__0_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_7__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [27]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [27]),
        .O(p__0_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_7__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [27]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [27]),
        .O(p__0_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [26]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [26]),
        .O(p__0_i_8_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_8__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [26]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [26]),
        .O(p__0_i_8__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_8__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [26]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [26]),
        .O(p__0_i_8__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [25]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [25]),
        .O(p__0_i_9_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_9__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [25]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [25]),
        .O(p__0_i_9__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_9__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [25]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [25]),
        .O(p__0_i_9__1_n_2));
  CARRY8 p__2_i_1
       (.CI(p__2_i_2_n_2),
        .CI_TOP(1'b0),
        .CO({p__2_i_1_n_2,p__2_i_1_n_3,p__2_i_1_n_4,p__2_i_1_n_5,p__2_i_1_n_6,p__2_i_1_n_7,p__2_i_1_n_8,p__2_i_1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [15:8]),
        .O(add_ln1350_fu_308_p2[15:8]),
        .S({p__2_i_3_n_2,p__2_i_4_n_2,p__2_i_5_n_2,p__2_i_6_n_2,p__2_i_7_n_2,p__2_i_8_n_2,p__2_i_9_n_2,p__2_i_10_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [8]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [8]),
        .O(p__2_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_10__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [8]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [8]),
        .O(p__2_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_10__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [8]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [8]),
        .O(p__2_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_11
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [7]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [7]),
        .O(p__2_i_11_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_11__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [7]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [7]),
        .O(p__2_i_11__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_11__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [7]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [7]),
        .O(p__2_i_11__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_12
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [6]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [6]),
        .O(p__2_i_12_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_12__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [6]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [6]),
        .O(p__2_i_12__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_12__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [6]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [6]),
        .O(p__2_i_12__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_13
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [5]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [5]),
        .O(p__2_i_13_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_13__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [5]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [5]),
        .O(p__2_i_13__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_13__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [5]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [5]),
        .O(p__2_i_13__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_14
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [4]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [4]),
        .O(p__2_i_14_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_14__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [4]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [4]),
        .O(p__2_i_14__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_14__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [4]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [4]),
        .O(p__2_i_14__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_15
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [3]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [3]),
        .O(p__2_i_15_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_15__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [3]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [3]),
        .O(p__2_i_15__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_15__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [3]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [3]),
        .O(p__2_i_15__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_16
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [2]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [2]),
        .O(p__2_i_16_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_16__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [2]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [2]),
        .O(p__2_i_16__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_16__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [2]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [2]),
        .O(p__2_i_16__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_17
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [1]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [1]),
        .O(p__2_i_17_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_17__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [1]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [1]),
        .O(p__2_i_17__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_17__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [1]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [1]),
        .O(p__2_i_17__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_18
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [0]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [0]),
        .O(p__2_i_18_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_18__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [0]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [0]),
        .O(p__2_i_18__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_18__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [0]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [0]),
        .O(p__2_i_18__1_n_2));
  CARRY8 p__2_i_1__0
       (.CI(p__2_i_2__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__2_i_1__0_n_2,p__2_i_1__0_n_3,p__2_i_1__0_n_4,p__2_i_1__0_n_5,p__2_i_1__0_n_6,p__2_i_1__0_n_7,p__2_i_1__0_n_8,p__2_i_1__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [15:8]),
        .O(add_ln1350_1_fu_340_p2[15:8]),
        .S({p__2_i_3__0_n_2,p__2_i_4__0_n_2,p__2_i_5__0_n_2,p__2_i_6__0_n_2,p__2_i_7__0_n_2,p__2_i_8__0_n_2,p__2_i_9__0_n_2,p__2_i_10__0_n_2}));
  CARRY8 p__2_i_1__1
       (.CI(p__2_i_2__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__2_i_1__1_n_2,p__2_i_1__1_n_3,p__2_i_1__1_n_4,p__2_i_1__1_n_5,p__2_i_1__1_n_6,p__2_i_1__1_n_7,p__2_i_1__1_n_8,p__2_i_1__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [15:8]),
        .O(add_ln1350_2_fu_372_p2[15:8]),
        .S({p__2_i_3__1_n_2,p__2_i_4__1_n_2,p__2_i_5__1_n_2,p__2_i_6__1_n_2,p__2_i_7__1_n_2,p__2_i_8__1_n_2,p__2_i_9__1_n_2,p__2_i_10__1_n_2}));
  CARRY8 p__2_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__2_i_2_n_2,p__2_i_2_n_3,p__2_i_2_n_4,p__2_i_2_n_5,p__2_i_2_n_6,p__2_i_2_n_7,p__2_i_2_n_8,p__2_i_2_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [7:0]),
        .O(add_ln1350_fu_308_p2[7:0]),
        .S({p__2_i_11_n_2,p__2_i_12_n_2,p__2_i_13_n_2,p__2_i_14_n_2,p__2_i_15_n_2,p__2_i_16_n_2,p__2_i_17_n_2,p__2_i_18_n_2}));
  CARRY8 p__2_i_2__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__2_i_2__0_n_2,p__2_i_2__0_n_3,p__2_i_2__0_n_4,p__2_i_2__0_n_5,p__2_i_2__0_n_6,p__2_i_2__0_n_7,p__2_i_2__0_n_8,p__2_i_2__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [7:0]),
        .O(add_ln1350_1_fu_340_p2[7:0]),
        .S({p__2_i_11__0_n_2,p__2_i_12__0_n_2,p__2_i_13__0_n_2,p__2_i_14__0_n_2,p__2_i_15__0_n_2,p__2_i_16__0_n_2,p__2_i_17__0_n_2,p__2_i_18__0_n_2}));
  CARRY8 p__2_i_2__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__2_i_2__1_n_2,p__2_i_2__1_n_3,p__2_i_2__1_n_4,p__2_i_2__1_n_5,p__2_i_2__1_n_6,p__2_i_2__1_n_7,p__2_i_2__1_n_8,p__2_i_2__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [7:0]),
        .O(add_ln1350_2_fu_372_p2[7:0]),
        .S({p__2_i_11__1_n_2,p__2_i_12__1_n_2,p__2_i_13__1_n_2,p__2_i_14__1_n_2,p__2_i_15__1_n_2,p__2_i_16__1_n_2,p__2_i_17__1_n_2,p__2_i_18__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_3
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [15]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [15]),
        .O(p__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_3__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [15]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [15]),
        .O(p__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_3__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [15]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [15]),
        .O(p__2_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [14]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [14]),
        .O(p__2_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_4__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [14]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [14]),
        .O(p__2_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_4__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [14]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [14]),
        .O(p__2_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [13]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [13]),
        .O(p__2_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_5__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [13]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [13]),
        .O(p__2_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_5__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [13]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [13]),
        .O(p__2_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [12]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [12]),
        .O(p__2_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_6__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [12]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [12]),
        .O(p__2_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_6__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [12]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [12]),
        .O(p__2_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [11]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [11]),
        .O(p__2_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_7__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [11]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [11]),
        .O(p__2_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_7__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [11]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [11]),
        .O(p__2_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [10]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [10]),
        .O(p__2_i_8_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_8__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [10]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [10]),
        .O(p__2_i_8__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_8__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [10]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [10]),
        .O(p__2_i_8__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [9]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [9]),
        .O(p__2_i_9_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_9__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [9]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [9]),
        .O(p__2_i_9__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_9__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [9]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [9]),
        .O(p__2_i_9__1_n_2));
  CARRY8 p_i_1
       (.CI(p_i_2__0__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_1_CO_UNCONNECTED[7:1],add_ln1350_1_fu_340_p2[40]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [33]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [33]),
        .O(p_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [32]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [32]),
        .O(p_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [32]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [32]),
        .O(p_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [32]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [32]),
        .O(p_i_11_n_2));
  CARRY8 p_i_1__0
       (.CI(p_i_2__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_1__0_CO_UNCONNECTED[7:1],add_ln1350_2_fu_372_p2[40]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_1__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h00F080F000F000F0)) 
    p_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U87_n_3),
        .I2(empty_n_0),
        .I3(img_dst2_data_empty_n),
        .I4(\icmp_ln59_reg_452_reg_n_2_[0] ),
        .I5(and_ln67_reg_466),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00F080F0)) 
    p_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U87_n_3),
        .I2(empty_n),
        .I3(img_dst1_data_empty_n),
        .I4(\icmp_ln59_reg_452_reg_n_2_[0] ),
        .O(CEB2));
  CARRY8 p_i_2__0
       (.CI(p_i_3_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_2__0_CO_UNCONNECTED[7:1],add_ln1350_fu_308_p2[40]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_2__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_i_2__0__0
       (.CI(p__0_i_1__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_i_2__0__0_n_2,p_i_2__0__0_n_3,p_i_2__0__0_n_4,p_i_2__0__0_n_5,p_i_2__0__0_n_6,p_i_2__0__0_n_7,p_i_2__0__0_n_8,p_i_2__0__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [39:32]),
        .O(add_ln1350_1_fu_340_p2[39:32]),
        .S({p_i_3__0_n_2,p_i_4__0_n_2,p_i_5__0_n_2,p_i_6__0_n_2,p_i_7__0_n_2,p_i_8__0_n_2,p_i_9__0_n_2,p_i_10__0_n_2}));
  CARRY8 p_i_2__1
       (.CI(p__0_i_1__1_n_2),
        .CI_TOP(1'b0),
        .CO({p_i_2__1_n_2,p_i_2__1_n_3,p_i_2__1_n_4,p_i_2__1_n_5,p_i_2__1_n_6,p_i_2__1_n_7,p_i_2__1_n_8,p_i_2__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [39:32]),
        .O(add_ln1350_2_fu_372_p2[39:32]),
        .S({p_i_3__1_n_2,p_i_4__1_n_2,p_i_5__1_n_2,p_i_6__1_n_2,p_i_7__1_n_2,p_i_8__1_n_2,p_i_9__1_n_2,p_i_10__1_n_2}));
  CARRY8 p_i_3
       (.CI(p__0_i_1_n_2),
        .CI_TOP(1'b0),
        .CO({p_i_3_n_2,p_i_3_n_3,p_i_3_n_4,p_i_3_n_5,p_i_3_n_6,p_i_3_n_7,p_i_3_n_8,p_i_3_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [39:32]),
        .O(add_ln1350_fu_308_p2[39:32]),
        .S({p_i_4_n_2,p_i_5_n_2,p_i_6_n_2,p_i_7_n_2,p_i_8_n_2,p_i_9_n_2,p_i_10_n_2,p_i_11_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_3__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [39]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [39]),
        .O(p_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_3__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [39]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [39]),
        .O(p_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [39]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [39]),
        .O(p_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_4__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [38]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [38]),
        .O(p_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_4__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [38]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [38]),
        .O(p_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [38]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [38]),
        .O(p_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_5__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [37]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [37]),
        .O(p_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_5__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [37]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [37]),
        .O(p_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [37]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [37]),
        .O(p_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [36]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [36]),
        .O(p_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [36]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [36]),
        .O(p_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [36]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [36]),
        .O(p_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [35]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [35]),
        .O(p_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [35]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [35]),
        .O(p_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [35]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [35]),
        .O(p_i_8_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [34]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [34]),
        .O(p_i_8__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [34]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [34]),
        .O(p_i_8__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [34]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [34]),
        .O(p_i_9_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [33]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [33]),
        .O(p_i_9__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [33]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [33]),
        .O(p_i_9__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \row_reg_114[0]_i_1 
       (.I0(row_reg_114_reg[0]),
        .O(add_ln59_1_fu_206_p2__0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \row_reg_114[10]_i_1 
       (.I0(col_reg_1250),
        .I1(\col_reg_125[10]_i_4_n_2 ),
        .O(row_reg_114));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_reg_114[10]_i_2 
       (.I0(row_reg_114_reg[10]),
        .I1(row_reg_114_reg[8]),
        .I2(row_reg_114_reg[6]),
        .I3(\row_reg_114[10]_i_3_n_2 ),
        .I4(row_reg_114_reg[7]),
        .I5(row_reg_114_reg[9]),
        .O(add_ln59_1_fu_206_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_reg_114[10]_i_3 
       (.I0(row_reg_114_reg[5]),
        .I1(row_reg_114_reg[4]),
        .I2(row_reg_114_reg[2]),
        .I3(row_reg_114_reg[0]),
        .I4(row_reg_114_reg[1]),
        .I5(row_reg_114_reg[3]),
        .O(\row_reg_114[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_reg_114[1]_i_1 
       (.I0(row_reg_114_reg[0]),
        .I1(row_reg_114_reg[1]),
        .O(add_ln59_1_fu_206_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_reg_114[2]_i_1 
       (.I0(row_reg_114_reg[2]),
        .I1(row_reg_114_reg[0]),
        .I2(row_reg_114_reg[1]),
        .O(add_ln59_1_fu_206_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_reg_114[3]_i_1 
       (.I0(row_reg_114_reg[3]),
        .I1(row_reg_114_reg[1]),
        .I2(row_reg_114_reg[0]),
        .I3(row_reg_114_reg[2]),
        .O(add_ln59_1_fu_206_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_reg_114[4]_i_1 
       (.I0(row_reg_114_reg[4]),
        .I1(row_reg_114_reg[2]),
        .I2(row_reg_114_reg[0]),
        .I3(row_reg_114_reg[1]),
        .I4(row_reg_114_reg[3]),
        .O(add_ln59_1_fu_206_p2__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_reg_114[5]_i_1 
       (.I0(row_reg_114_reg[3]),
        .I1(row_reg_114_reg[1]),
        .I2(row_reg_114_reg[0]),
        .I3(row_reg_114_reg[2]),
        .I4(row_reg_114_reg[4]),
        .I5(row_reg_114_reg[5]),
        .O(add_ln59_1_fu_206_p2__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \row_reg_114[6]_i_1 
       (.I0(row_reg_114_reg[6]),
        .I1(\row_reg_114[10]_i_3_n_2 ),
        .O(add_ln59_1_fu_206_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_reg_114[7]_i_1 
       (.I0(row_reg_114_reg[6]),
        .I1(\row_reg_114[10]_i_3_n_2 ),
        .I2(row_reg_114_reg[7]),
        .O(add_ln59_1_fu_206_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_reg_114[8]_i_1 
       (.I0(row_reg_114_reg[8]),
        .I1(row_reg_114_reg[6]),
        .I2(\row_reg_114[10]_i_3_n_2 ),
        .I3(row_reg_114_reg[7]),
        .O(add_ln59_1_fu_206_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_reg_114[9]_i_1 
       (.I0(row_reg_114_reg[9]),
        .I1(row_reg_114_reg[7]),
        .I2(\row_reg_114[10]_i_3_n_2 ),
        .I3(row_reg_114_reg[6]),
        .I4(row_reg_114_reg[8]),
        .O(add_ln59_1_fu_206_p2[9]));
  FDRE \row_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2__0[0]),
        .Q(row_reg_114_reg[0]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[10] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2[10]),
        .Q(row_reg_114_reg[10]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2__0[1]),
        .Q(row_reg_114_reg[1]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2__0[2]),
        .Q(row_reg_114_reg[2]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2__0[3]),
        .Q(row_reg_114_reg[3]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2__0[4]),
        .Q(row_reg_114_reg[4]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[5] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2__0[5]),
        .Q(row_reg_114_reg[5]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[6] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2[6]),
        .Q(row_reg_114_reg[6]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[7] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2[7]),
        .Q(row_reg_114_reg[7]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[8] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2[8]),
        .Q(row_reg_114_reg[8]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[9] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln59_1_fu_206_p2[9]),
        .Q(row_reg_114_reg[9]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__0
       (.I0(Q),
        .I1(start_once_reg),
        .I2(start_for_Loop_loop_height_proc3033_U0_full_n),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .O(start_once_reg_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_2),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__3 
       (.I0(push),
        .I1(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \waddr[10]_i_1__4 
       (.I0(\icmp_ln59_reg_452_pp0_iter1_reg_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(img_out_data_full_n),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_32
   (ap_rst_n_inv,
    r_stage_reg_r_24,
    \zext_ln216_1_reg_2732_reg[26] ,
    \zext_ln29_4_reg_2648_reg[26] ,
    \cmp_i_i989_i_reg_2761_reg[0] ,
    CO,
    \zext_ln29_4_reg_2648_reg[26]_0 ,
    pop,
    dout_valid_reg,
    E,
    push,
    WEA,
    \ap_CS_fsm_reg[0]_0 ,
    internal_empty_n4_out,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0,
    if_din,
    ap_clk,
    CEA1,
    D,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    B,
    img_src1_cols_c_dout,
    img_dst1_cols_c_dout,
    ap_rst_n,
    img_dst1_data_full_n,
    img_src1_data_empty_n,
    DI,
    S,
    p_reg_reg_i_37__0,
    p_reg_reg_i_37__0_0,
    empty_n,
    CEB2,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
    start_once_reg,
    resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start,
    \p_dst_1_read_reg_86_reg[10]_0 );
  output ap_rst_n_inv;
  output r_stage_reg_r_24;
  output [10:0]\zext_ln216_1_reg_2732_reg[26] ;
  output [10:0]\zext_ln29_4_reg_2648_reg[26] ;
  output \cmp_i_i989_i_reg_2761_reg[0] ;
  output [0:0]CO;
  output [0:0]\zext_ln29_4_reg_2648_reg[26]_0 ;
  output pop;
  output dout_valid_reg;
  output [0:0]E;
  output push;
  output [0:0]WEA;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output internal_empty_n4_out;
  output grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0;
  output [23:0]if_din;
  input ap_clk;
  input CEA1;
  input [3:0]D;
  input [7:0]DSP_ALU_INST;
  input [23:0]Q;
  input [7:0]DSP_ALU_INST_0;
  input [7:0]B;
  input [0:0]img_src1_cols_c_dout;
  input [0:0]img_dst1_cols_c_dout;
  input ap_rst_n;
  input img_dst1_data_full_n;
  input img_src1_data_empty_n;
  input [5:0]DI;
  input [5:0]S;
  input [5:0]p_reg_reg_i_37__0;
  input [5:0]p_reg_reg_i_37__0_0;
  input empty_n;
  input CEB2;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  input start_once_reg;
  input resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start;
  input [3:0]\p_dst_1_read_reg_86_reg[10]_0 ;

  wire [7:0]B;
  wire CEA1;
  wire CEB2;
  wire [0:0]CO;
  wire [3:0]D;
  wire DDR_wr_en_fu_1627_p2;
  wire DDR_wr_en_reg_3096;
  wire \DDR_wr_en_reg_3096[0]_i_1_n_2 ;
  wire [5:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [23:0]Q;
  wire [5:0]S;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \cmp_i_i989_i_reg_2761_reg[0] ;
  wire dout_valid_reg;
  wire empty_n;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_45;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_6;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_9;
  wire [23:0]if_din;
  wire [0:0]img_dst1_cols_c_dout;
  wire img_dst1_data_full_n;
  wire [0:0]img_src1_cols_c_dout;
  wire img_src1_data_empty_n;
  wire internal_empty_n4_out;
  wire [10:3]p_dst_1_read_reg_86;
  wire [3:0]\p_dst_1_read_reg_86_reg[10]_0 ;
  wire [7:7]p_dst_2_read_reg_91;
  wire [5:0]p_reg_reg_i_37__0;
  wire [5:0]p_reg_reg_i_37__0_0;
  wire [10:3]p_src_1_read_reg_76;
  wire [7:7]p_src_2_read_reg_81;
  wire pop;
  wire push;
  wire r_stage_reg_r_24;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start;
  wire [10:10]sext_ln29_reg_2595;
  wire \sext_ln29_reg_2595[10]_i_1_n_2 ;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_once_reg;
  wire [11:11]sub181_i_fu_645_p2;
  wire [10:0]\zext_ln216_1_reg_2732_reg[26] ;
  wire [10:0]\zext_ln29_4_reg_2648_reg[26] ;
  wire [0:0]\zext_ln29_4_reg_2648_reg[26]_0 ;
  wire [10:10]zext_ln29_reg_2624;

  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_reg_3096[0]_i_1 
       (.I0(DDR_wr_en_fu_1627_p2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_6),
        .I3(DDR_wr_en_reg_3096),
        .O(\DDR_wr_en_reg_3096[0]_i_1_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_42 grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60
       (.B(p_src_2_read_reg_81),
        .CEA1(CEA1),
        .CEB2(CEB2),
        .CO(CO),
        .D(D),
        .DDR_wr_en_fu_1627_p2(DDR_wr_en_fu_1627_p2),
        .DDR_wr_en_reg_3096(DDR_wr_en_reg_3096),
        .\DDR_wr_en_reg_3096_reg[0]_0 (\DDR_wr_en_reg_3096[0]_i_1_n_2 ),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(B),
        .E(E),
        .Q(Q),
        .S(S),
        .SS(ap_rst_n_inv),
        .WEA(WEA),
        .\ap_CS_fsm_reg[0]_0 (grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_9),
        .\ap_CS_fsm_reg[64]_0 (grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_45),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cmp_i_i989_i_reg_2761_reg[0]_0 (\cmp_i_i989_i_reg_2761_reg[0] ),
        .\dividend0_reg[26] ({p_dst_1_read_reg_86[10],p_dst_1_read_reg_86[5:3]}),
        .\divisor0_reg[10] ({p_src_1_read_reg_76[10],p_src_1_read_reg_76[5:3]}),
        .dout_valid_reg(dout_valid_reg),
        .dout_valid_reg_0({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .empty_n(empty_n),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg(ap_NS_fsm),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0),
        .\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 (grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_6),
        .if_din(if_din),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .p_dst_2_read_reg_91(p_dst_2_read_reg_91),
        .p_reg_reg_i_37__0(p_reg_reg_i_37__0),
        .p_reg_reg_i_37__0_0(p_reg_reg_i_37__0_0),
        .pop(pop),
        .push(push),
        .r_stage_reg_r_24(r_stage_reg_r_24),
        .resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start),
        .sext_ln29_reg_2595(sext_ln29_reg_2595),
        .\sext_ln29_reg_2595_reg[10]_0 (\sext_ln29_reg_2595[10]_i_1_n_2 ),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .sub181_i_fu_645_p2(sub181_i_fu_645_p2),
        .\zext_ln216_1_reg_2732_reg[26]_0 (\zext_ln216_1_reg_2732_reg[26] ),
        .\zext_ln29_4_reg_2648_reg[26]_0 (\zext_ln29_4_reg_2648_reg[26] ),
        .\zext_ln29_4_reg_2648_reg[26]_1 (\zext_ln29_4_reg_2648_reg[26]_0 ),
        .zext_ln29_reg_2624(zext_ln29_reg_2624));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_45),
        .Q(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \p_dst_1_read_reg_86_reg[10] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(\p_dst_1_read_reg_86_reg[10]_0 [3]),
        .Q(p_dst_1_read_reg_86[10]),
        .R(1'b0));
  FDRE \p_dst_1_read_reg_86_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(\p_dst_1_read_reg_86_reg[10]_0 [0]),
        .Q(p_dst_1_read_reg_86[3]),
        .R(1'b0));
  FDRE \p_dst_1_read_reg_86_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(\p_dst_1_read_reg_86_reg[10]_0 [1]),
        .Q(p_dst_1_read_reg_86[4]),
        .R(1'b0));
  FDRE \p_dst_1_read_reg_86_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(\p_dst_1_read_reg_86_reg[10]_0 [2]),
        .Q(p_dst_1_read_reg_86[5]),
        .R(1'b0));
  FDRE \p_dst_2_read_reg_91_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(img_dst1_cols_c_dout),
        .Q(p_dst_2_read_reg_91),
        .R(1'b0));
  FDRE \p_src_1_read_reg_76_reg[10] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(D[3]),
        .Q(p_src_1_read_reg_76[10]),
        .R(1'b0));
  FDRE \p_src_1_read_reg_76_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(D[0]),
        .Q(p_src_1_read_reg_76[3]),
        .R(1'b0));
  FDRE \p_src_1_read_reg_76_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(D[1]),
        .Q(p_src_1_read_reg_76[4]),
        .R(1'b0));
  FDRE \p_src_1_read_reg_76_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(D[2]),
        .Q(p_src_1_read_reg_76[5]),
        .R(1'b0));
  FDRE \p_src_2_read_reg_81_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(img_src1_cols_c_dout),
        .Q(p_src_2_read_reg_81),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \sext_ln29_reg_2595[10]_i_1 
       (.I0(p_src_2_read_reg_81),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_9),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I3(sext_ln29_reg_2595),
        .O(\sext_ln29_reg_2595[10]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub181_i_reg_2749[11]_i_1 
       (.I0(zext_ln29_reg_2624),
        .O(sub181_i_fu_645_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_s
   (E,
    \zext_ln216_1_reg_2732_reg[26] ,
    \zext_ln29_4_reg_2648_reg[26] ,
    CO,
    \zext_ln29_4_reg_2648_reg[26]_0 ,
    full_n_reg,
    push,
    Q,
    WEA,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[64] ,
    if_din,
    ap_clk,
    CEA1,
    D,
    ap_rst_n_inv,
    DSP_A_B_DATA_INST,
    img_src2_cols_c_dout,
    img_dst2_cols_c_dout,
    \r_stage_reg[27] ,
    ap_rst_n,
    img_dst2_data_full_n,
    img_src2_data_empty_n,
    DI,
    S,
    p_reg_reg_i_51__2,
    p_reg_reg_i_51__2_0,
    \usedw_reg[10] ,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
    start_once_reg,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
    \p_dst_1_read_reg_86_reg[10]_0 );
  output [0:0]E;
  output [10:0]\zext_ln216_1_reg_2732_reg[26] ;
  output [10:0]\zext_ln29_4_reg_2648_reg[26] ;
  output [0:0]CO;
  output [0:0]\zext_ln29_4_reg_2648_reg[26]_0 ;
  output [0:0]full_n_reg;
  output push;
  output [1:0]Q;
  output [0:0]WEA;
  output internal_empty_n4_out;
  output \ap_CS_fsm_reg[64] ;
  output [23:0]if_din;
  input ap_clk;
  input CEA1;
  input [3:0]D;
  input ap_rst_n_inv;
  input [23:0]DSP_A_B_DATA_INST;
  input [0:0]img_src2_cols_c_dout;
  input [0:0]img_dst2_cols_c_dout;
  input \r_stage_reg[27] ;
  input ap_rst_n;
  input img_dst2_data_full_n;
  input img_src2_data_empty_n;
  input [5:0]DI;
  input [5:0]S;
  input [5:0]p_reg_reg_i_51__2;
  input [5:0]p_reg_reg_i_51__2_0;
  input \usedw_reg[10] ;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  input start_once_reg;
  input resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  input [3:0]\p_dst_1_read_reg_86_reg[10]_0 ;

  wire CEA1;
  wire [0:0]CO;
  wire [3:0]D;
  wire DDR_wr_en_fu_1627_p2;
  wire DDR_wr_en_reg_3096;
  wire \DDR_wr_en_reg_3096[0]_i_1_n_2 ;
  wire [5:0]DI;
  wire [23:0]DSP_A_B_DATA_INST;
  wire [0:0]E;
  wire [1:0]Q;
  wire [5:0]S;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[64] ;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]full_n_reg;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_41;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_5;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_7;
  wire [23:0]if_din;
  wire [0:0]img_dst2_cols_c_dout;
  wire img_dst2_data_full_n;
  wire [0:0]img_src2_cols_c_dout;
  wire img_src2_data_empty_n;
  wire internal_empty_n4_out;
  wire [10:3]p_dst_1_read_reg_86;
  wire [3:0]\p_dst_1_read_reg_86_reg[10]_0 ;
  wire [7:7]p_dst_2_read_reg_91;
  wire [5:0]p_reg_reg_i_51__2;
  wire [5:0]p_reg_reg_i_51__2_0;
  wire [10:3]p_src_1_read_reg_76;
  wire [7:7]p_src_2_read_reg_81;
  wire push;
  wire \r_stage_reg[27] ;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  wire [10:10]sext_ln29_reg_2595;
  wire \sext_ln29_reg_2595[10]_i_1_n_2 ;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_once_reg;
  wire [11:11]sub181_i_fu_645_p2;
  wire \usedw_reg[10] ;
  wire [10:0]\zext_ln216_1_reg_2732_reg[26] ;
  wire [10:0]\zext_ln29_4_reg_2648_reg[26] ;
  wire [0:0]\zext_ln29_4_reg_2648_reg[26]_0 ;
  wire [10:10]zext_ln29_reg_2624;

  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_reg_3096[0]_i_1 
       (.I0(DDR_wr_en_fu_1627_p2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_5),
        .I3(DDR_wr_en_reg_3096),
        .O(\DDR_wr_en_reg_3096[0]_i_1_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60
       (.B(p_src_2_read_reg_81),
        .CEA1(CEA1),
        .CO(CO),
        .D(D),
        .DDR_wr_en_fu_1627_p2(DDR_wr_en_fu_1627_p2),
        .DDR_wr_en_reg_3096(DDR_wr_en_reg_3096),
        .\DDR_wr_en_reg_3096_reg[0]_0 (\DDR_wr_en_reg_3096[0]_i_1_n_2 ),
        .DI(DI),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .E(E),
        .Q(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_7),
        .S(S),
        .WEA(WEA),
        .\ap_CS_fsm_reg[0]_0 (Q),
        .\ap_CS_fsm_reg[64]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[64]_1 (\ap_CS_fsm_reg[64] ),
        .\ap_CS_fsm_reg[64]_2 (grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_41),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[26] ({p_dst_1_read_reg_86[10],p_dst_1_read_reg_86[5:3]}),
        .\divisor0_reg[10] ({p_src_1_read_reg_76[10],p_src_1_read_reg_76[5:3]}),
        .full_n_reg(full_n_reg),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 (grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_5),
        .if_din(if_din),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .p_dst_2_read_reg_91(p_dst_2_read_reg_91),
        .p_reg_reg_i_51__2(p_reg_reg_i_51__2),
        .p_reg_reg_i_51__2_0(p_reg_reg_i_51__2_0),
        .push(push),
        .\r_stage_reg[27] (\r_stage_reg[27] ),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .sext_ln29_reg_2595(sext_ln29_reg_2595),
        .\sext_ln29_reg_2595_reg[10]_0 (\sext_ln29_reg_2595[10]_i_1_n_2 ),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .sub181_i_fu_645_p2(sub181_i_fu_645_p2),
        .\usedw_reg[10] (\usedw_reg[10] ),
        .\zext_ln216_1_reg_2732_reg[26]_0 (\zext_ln216_1_reg_2732_reg[26] ),
        .\zext_ln29_4_reg_2648_reg[26]_0 (\zext_ln29_4_reg_2648_reg[26] ),
        .\zext_ln29_4_reg_2648_reg[26]_1 (\zext_ln29_4_reg_2648_reg[26]_0 ),
        .zext_ln29_reg_2624(zext_ln29_reg_2624));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_41),
        .Q(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \p_dst_1_read_reg_86_reg[10] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(\p_dst_1_read_reg_86_reg[10]_0 [3]),
        .Q(p_dst_1_read_reg_86[10]),
        .R(1'b0));
  FDRE \p_dst_1_read_reg_86_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(\p_dst_1_read_reg_86_reg[10]_0 [0]),
        .Q(p_dst_1_read_reg_86[3]),
        .R(1'b0));
  FDRE \p_dst_1_read_reg_86_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(\p_dst_1_read_reg_86_reg[10]_0 [1]),
        .Q(p_dst_1_read_reg_86[4]),
        .R(1'b0));
  FDRE \p_dst_1_read_reg_86_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(\p_dst_1_read_reg_86_reg[10]_0 [2]),
        .Q(p_dst_1_read_reg_86[5]),
        .R(1'b0));
  FDRE \p_dst_2_read_reg_91_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(img_dst2_cols_c_dout),
        .Q(p_dst_2_read_reg_91),
        .R(1'b0));
  FDRE \p_src_1_read_reg_76_reg[10] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(D[3]),
        .Q(p_src_1_read_reg_76[10]),
        .R(1'b0));
  FDRE \p_src_1_read_reg_76_reg[3] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(D[0]),
        .Q(p_src_1_read_reg_76[3]),
        .R(1'b0));
  FDRE \p_src_1_read_reg_76_reg[4] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(D[1]),
        .Q(p_src_1_read_reg_76[4]),
        .R(1'b0));
  FDRE \p_src_1_read_reg_76_reg[5] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(D[2]),
        .Q(p_src_1_read_reg_76[5]),
        .R(1'b0));
  FDRE \p_src_2_read_reg_81_reg[7] 
       (.C(ap_clk),
        .CE(CEA1),
        .D(img_src2_cols_c_dout),
        .Q(p_src_2_read_reg_81),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \sext_ln29_reg_2595[10]_i_1 
       (.I0(p_src_2_read_reg_81),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_n_7),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I3(sext_ln29_reg_2595),
        .O(\sext_ln29_reg_2595[10]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub181_i_reg_2749[11]_i_1 
       (.I0(zext_ln29_reg_2624),
        .O(sub181_i_fu_645_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc3033_U0
   (start_for_Loop_loop_height_proc3033_U0_full_n,
    Loop_loop_height_proc3033_U0_ap_start,
    ap_clk,
    Loop_loop_height_proc3033_U0_ap_ready,
    start_once_reg,
    overlyOnMat_1080_1920_U0_ap_start,
    ap_rst_n,
    ap_rst_n_inv);
  output start_for_Loop_loop_height_proc3033_U0_full_n;
  output Loop_loop_height_proc3033_U0_ap_start;
  input ap_clk;
  input Loop_loop_height_proc3033_U0_ap_ready;
  input start_once_reg;
  input overlyOnMat_1080_1920_U0_ap_start;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire Loop_loop_height_proc3033_U0_ap_ready;
  wire Loop_loop_height_proc3033_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_2;
  wire internal_full_n_i_1__6_n_2;
  wire \mOutPtr[0]_i_1__14_n_2 ;
  wire \mOutPtr[1]_i_1__1_n_2 ;
  wire \mOutPtr[1]_i_2__1_n_2 ;
  wire \mOutPtr[1]_i_3_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_Loop_loop_height_proc3033_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFEFEFE0000000000)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr[1]_i_3_n_2 ),
        .I3(internal_empty_n4_out),
        .I4(Loop_loop_height_proc3033_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_2),
        .Q(Loop_loop_height_proc3033_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__6
       (.I0(\mOutPtr[1]_i_3_n_2 ),
        .I1(start_for_Loop_loop_height_proc3033_U0_full_n),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(internal_empty_n4_out),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'h00080808)) 
    internal_full_n_i_2__0
       (.I0(start_for_Loop_loop_height_proc3033_U0_full_n),
        .I1(overlyOnMat_1080_1920_U0_ap_start),
        .I2(start_once_reg),
        .I3(Loop_loop_height_proc3033_U0_ap_ready),
        .I4(Loop_loop_height_proc3033_U0_ap_start),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_2),
        .Q(start_for_Loop_loop_height_proc3033_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_2 ));
  LUT5 #(
    .INIT(32'h87888888)) 
    \mOutPtr[1]_i_1__1 
       (.I0(Loop_loop_height_proc3033_U0_ap_start),
        .I1(Loop_loop_height_proc3033_U0_ap_ready),
        .I2(start_once_reg),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(start_for_Loop_loop_height_proc3033_U0_full_n),
        .O(\mOutPtr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr[1]_i_3_n_2 ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'h08FFFFFF)) 
    \mOutPtr[1]_i_3 
       (.I0(start_for_Loop_loop_height_proc3033_U0_full_n),
        .I1(overlyOnMat_1080_1920_U0_ap_start),
        .I2(start_once_reg),
        .I3(Loop_loop_height_proc3033_U0_ap_ready),
        .I4(Loop_loop_height_proc3033_U0_ap_start),
        .O(\mOutPtr[1]_i_3_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_2 ),
        .D(\mOutPtr[0]_i_1__14_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_2 ),
        .D(\mOutPtr[1]_i_2__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_duplicate_1080_1920_U0
   (start_for_duplicate_1080_1920_U0_full_n,
    duplicate_1080_1920_U0_ap_start,
    ap_NS_fsm14_out,
    ap_clk,
    Q,
    start_once_reg,
    ap_rst_n,
    ap_rst_n_inv);
  output start_for_duplicate_1080_1920_U0_full_n;
  output duplicate_1080_1920_U0_ap_start;
  output ap_NS_fsm14_out;
  input ap_clk;
  input [1:0]Q;
  input start_once_reg;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [1:0]Q;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire duplicate_1080_1920_U0_ap_start;
  wire internal_empty_n_i_1__5_n_2;
  wire internal_empty_n_i_2__1_n_2;
  wire internal_full_n_i_1__3_n_2;
  wire internal_full_n_i_2__2_n_2;
  wire \mOutPtr[0]_i_1__13_n_2 ;
  wire \mOutPtr[1]_i_1__0_n_2 ;
  wire \mOutPtr[1]_i_2__0_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire start_for_duplicate_1080_1920_U0_full_n;
  wire start_once_reg;

  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(duplicate_1080_1920_U0_ap_start),
        .I1(Q[0]),
        .O(ap_NS_fsm14_out));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(Q[1]),
        .I3(internal_empty_n_i_2__1_n_2),
        .I4(duplicate_1080_1920_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2__1
       (.I0(start_for_duplicate_1080_1920_U0_full_n),
        .I1(start_once_reg),
        .O(internal_empty_n_i_2__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_2),
        .Q(duplicate_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE00FFFFFFFFFFFF)) 
    internal_full_n_i_1__3
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(start_once_reg),
        .I3(start_for_duplicate_1080_1920_U0_full_n),
        .I4(internal_full_n_i_2__2_n_2),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_full_n_i_2__2
       (.I0(duplicate_1080_1920_U0_ap_start),
        .I1(Q[1]),
        .O(internal_full_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_2),
        .Q(start_for_duplicate_1080_1920_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_2 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[1]_i_1__0 
       (.I0(duplicate_1080_1920_U0_ap_start),
        .I1(Q[1]),
        .I2(start_for_duplicate_1080_1920_U0_full_n),
        .I3(start_once_reg),
        .O(\mOutPtr[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h880877F777F78808)) 
    \mOutPtr[1]_i_2__0 
       (.I0(duplicate_1080_1920_U0_ap_start),
        .I1(Q[1]),
        .I2(start_for_duplicate_1080_1920_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_2 ),
        .D(\mOutPtr[0]_i_1__13_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_2 ),
        .D(\mOutPtr[1]_i_2__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlaystream_entry34_U0
   (start_for_overlaystream_entry34_U0_full_n,
    overlaystream_entry34_U0_ap_start,
    ap_clk,
    ap_rst_n,
    start_once_reg,
    overlaystream_entry34_U0_overlay_alpha_out_write,
    ap_rst_n_inv,
    E);
  output start_for_overlaystream_entry34_U0_full_n;
  output overlaystream_entry34_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input start_once_reg;
  input overlaystream_entry34_U0_overlay_alpha_out_write;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__9_n_2;
  wire internal_empty_n_i_2__2_n_2;
  wire internal_full_n_i_1__7_n_2;
  wire \mOutPtr[0]_i_1__12_n_2 ;
  wire \mOutPtr[1]_i_2__2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire overlaystream_entry34_U0_ap_start;
  wire overlaystream_entry34_U0_overlay_alpha_out_write;
  wire start_for_overlaystream_entry34_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I3(internal_empty_n_i_2__2_n_2),
        .I4(overlaystream_entry34_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_2));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2__2
       (.I0(start_for_overlaystream_entry34_U0_full_n),
        .I1(start_once_reg),
        .O(internal_empty_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_2),
        .Q(overlaystream_entry34_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD5555)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(start_once_reg),
        .I4(start_for_overlaystream_entry34_U0_full_n),
        .I5(overlaystream_entry34_U0_overlay_alpha_out_write),
        .O(internal_full_n_i_1__7_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_2),
        .Q(start_for_overlaystream_entry34_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hD02F2FD0)) 
    \mOutPtr[1]_i_2__2 
       (.I0(start_for_overlaystream_entry34_U0_full_n),
        .I1(start_once_reg),
        .I2(overlaystream_entry34_U0_overlay_alpha_out_write),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0
   (start_for_overlyOnMat_1080_1920_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    ap_clk,
    Q,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    overlaystream_entry34_U0_ap_start,
    ap_rst_n_inv);
  output start_for_overlyOnMat_1080_1920_U0_full_n;
  output overlyOnMat_1080_1920_U0_ap_start;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input overlaystream_entry34_U0_ap_start;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__10_n_2;
  wire internal_full_n_i_1__10_n_2;
  wire internal_full_n_i_2__1_n_2;
  wire internal_full_n_i_3_n_2;
  wire internal_full_n_i_4_n_2;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_2 ;
  wire \mOutPtr[1]_i_1__6_n_2 ;
  wire \mOutPtr[2]_i_1__6_n_2 ;
  wire \mOutPtr[2]_i_2__1_n_2 ;
  wire \mOutPtr[2]_i_3__1_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire overlaystream_entry34_U0_ap_start;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__10
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_i_2__1_n_2),
        .I2(Q),
        .I3(internal_full_n_i_4_n_2),
        .I4(overlyOnMat_1080_1920_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_2),
        .Q(overlyOnMat_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDD5DDFFFFDDDD)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I2(internal_full_n_i_2__1_n_2),
        .I3(mOutPtr[0]),
        .I4(internal_full_n_i_3_n_2),
        .I5(internal_full_n_i_4_n_2),
        .O(internal_full_n_i_1__10_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .O(internal_full_n_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3
       (.I0(overlyOnMat_1080_1920_U0_ap_start),
        .I1(Q),
        .O(internal_full_n_i_3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_4
       (.I0(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I1(overlaystream_entry34_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_2),
        .Q(start_for_overlyOnMat_1080_1920_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr[2]_i_3__1_n_2 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__6_n_2 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(overlaystream_entry34_U0_ap_start),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(Q),
        .I4(overlyOnMat_1080_1920_U0_ap_start),
        .O(\mOutPtr[2]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[2]),
        .I1(\mOutPtr[2]_i_3__1_n_2 ),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'h40FFFFFF)) 
    \mOutPtr[2]_i_3__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(overlaystream_entry34_U0_ap_start),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(Q),
        .I4(overlyOnMat_1080_1920_U0_ap_start),
        .O(\mOutPtr[2]_i_3__1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_2 ),
        .D(\mOutPtr[0]_i_1__1_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_2 ),
        .D(\mOutPtr[1]_i_1__6_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__6_n_2 ),
        .D(\mOutPtr[2]_i_2__1_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0
   (start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n,
    resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start,
    internal_full_n_reg_0,
    E,
    ap_clk,
    internal_empty_n4_out,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
    start_once_reg,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv);
  output start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  output resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start;
  output internal_full_n_reg_0;
  output [0:0]E;
  input ap_clk;
  input internal_empty_n4_out;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  input start_once_reg;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__6_n_2;
  wire internal_empty_n_i_2__11_n_2;
  wire internal_full_n_i_1__4_n_2;
  wire internal_full_n_i_2__4_n_2;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_2 ;
  wire \mOutPtr[1]_i_1__3_n_2 ;
  wire \mOutPtr[2]_i_1__4_n_2 ;
  wire \mOutPtr[2]_i_2_n_2 ;
  wire \mOutPtr[2]_i_4_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n_i_2__11_n_2),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n4_out),
        .I3(resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_2));
  LUT6 #(
    .INIT(64'h0000000000005515)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr[0]),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_2__11_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_2),
        .Q(resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF5FFF5FDF5FFF5F)) 
    internal_full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__4_n_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I4(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I5(start_once_reg),
        .O(internal_full_n_i_1__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_2),
        .Q(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h5555AA6AAAAA5595)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'h08F7)) 
    \mOutPtr[2]_i_1__4 
       (.I0(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[2]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h08F7)) 
    \mOutPtr[2]_i_1__5 
       (.I0(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[2]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\mOutPtr[2]_i_4_n_2 ),
        .O(\mOutPtr[2]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \mOutPtr[2]_i_4 
       (.I0(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[2]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h00F7)) 
    \mOutPtr[2]_i_4__0 
       (.I0(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_2 ),
        .D(\mOutPtr[0]_i_1__2_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_2 ),
        .D(\mOutPtr[1]_i_1__3_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_2 ),
        .D(\mOutPtr[2]_i_2_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_U0
   (start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_clk,
    start_once_reg_reg,
    img_src1_cols_c_full_n,
    img_src1_rows_c_full_n,
    img_dst1_cols_c_full_n,
    img_dst1_rows_c_full_n,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n,
    start_once_reg,
    internal_empty_n4_out,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    E);
  output start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  output resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  input ap_clk;
  input start_once_reg_reg;
  input img_src1_cols_c_full_n;
  input img_src1_rows_c_full_n;
  input img_dst1_cols_c_full_n;
  input img_dst1_rows_c_full_n;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  input start_once_reg;
  input internal_empty_n4_out;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_dst1_cols_c_full_n;
  wire img_dst1_rows_c_full_n;
  wire img_src1_cols_c_full_n;
  wire img_src1_rows_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__7_n_2;
  wire internal_empty_n_i_2__12_n_2;
  wire internal_full_n_i_1__5_n_2;
  wire internal_full_n_i_2__5_n_2;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_2 ;
  wire \mOutPtr[1]_i_1__4_n_2 ;
  wire \mOutPtr[2]_i_2__0_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_3_n_2;
  wire start_once_reg_reg;

  LUT5 #(
    .INIT(32'hDDD00000)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n_i_2__12_n_2),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n4_out),
        .I3(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_2));
  LUT6 #(
    .INIT(64'h0000000000005515)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr[0]),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_2__12_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_2),
        .Q(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF5F5FDFFF5F5F)) 
    internal_full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__5_n_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I4(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I5(start_once_reg),
        .O(internal_full_n_i_1__5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__5_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_2),
        .Q(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h5555AA6AAAAA5595)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr[0]),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_2__0_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    start_once_reg_i_1
       (.I0(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I2(start_once_reg),
        .I3(internal_full_n_reg_0),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    start_once_reg_i_2
       (.I0(start_once_reg_i_3_n_2),
        .I1(start_once_reg_reg),
        .I2(img_src1_cols_c_full_n),
        .I3(img_src1_rows_c_full_n),
        .I4(img_dst1_cols_c_full_n),
        .I5(img_dst1_rows_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h07)) 
    start_once_reg_i_3
       (.I0(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I2(start_once_reg),
        .O(start_once_reg_i_3_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1
   (E,
    \r_stage_reg[0] ,
    \r_stage_reg[27] ,
    D,
    \quot_reg[26] ,
    empty_fu_683_p2,
    rev_fu_707_p2,
    S,
    \r_stage_reg[0]_0 ,
    \r_stage_reg[0]_1 ,
    \r_stage_reg[0]_2 ,
    Q,
    ap_clk,
    ap_rst_n_inv,
    \r_stage_reg[27]_0 ,
    p_Val2_13_reg_3031_reg,
    \Yindex_output_tmp_reg_316_reg[26] ,
    \Yindex_output_tmp_reg_316_reg[0] ,
    ap_enable_reg_pp1_iter5,
    tmp_4_fu_662_p3,
    remd_tmp,
    \dividend0_reg[26] ,
    \divisor0_reg[10] );
  output [0:0]E;
  output \r_stage_reg[0] ;
  output [0:0]\r_stage_reg[27] ;
  output [26:0]D;
  output [26:0]\quot_reg[26] ;
  output [0:0]empty_fu_683_p2;
  output rev_fu_707_p2;
  output [2:0]S;
  output [7:0]\r_stage_reg[0]_0 ;
  output [4:0]\r_stage_reg[0]_1 ;
  output [5:0]\r_stage_reg[0]_2 ;
  input [0:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input \r_stage_reg[27]_0 ;
  input [26:0]p_Val2_13_reg_3031_reg;
  input [0:0]\Yindex_output_tmp_reg_316_reg[26] ;
  input \Yindex_output_tmp_reg_316_reg[0] ;
  input ap_enable_reg_pp1_iter5;
  input tmp_4_fu_662_p3;
  input [21:0]remd_tmp;
  input [3:0]\dividend0_reg[26] ;
  input [3:0]\divisor0_reg[10] ;

  wire [26:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire \Yindex_output_tmp_reg_316_reg[0] ;
  wire [0:0]\Yindex_output_tmp_reg_316_reg[26] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire ap_rst_n_inv;
  wire [3:0]\dividend0_reg[26] ;
  wire [3:0]\divisor0_reg[10] ;
  wire [0:0]empty_fu_683_p2;
  wire [26:0]p_Val2_13_reg_3031_reg;
  wire [26:0]\quot_reg[26] ;
  wire \r_stage_reg[0] ;
  wire [7:0]\r_stage_reg[0]_0 ;
  wire [4:0]\r_stage_reg[0]_1 ;
  wire [5:0]\r_stage_reg[0]_2 ;
  wire [0:0]\r_stage_reg[27] ;
  wire \r_stage_reg[27]_0 ;
  wire [21:0]remd_tmp;
  wire rev_fu_707_p2;
  wire tmp_4_fu_662_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_div overlaystream_udiv_27ns_11ns_27_31_seq_1_div_U
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .\Yindex_output_tmp_reg_316_reg[0] (\Yindex_output_tmp_reg_316_reg[0] ),
        .\Yindex_output_tmp_reg_316_reg[26] (\Yindex_output_tmp_reg_316_reg[26] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[26]_0 (\dividend0_reg[26] ),
        .\divisor0_reg[10]_0 (\divisor0_reg[10] ),
        .empty_fu_683_p2(empty_fu_683_p2),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg),
        .\quot_reg[26]_0 (\quot_reg[26] ),
        .\r_stage_reg[0] (\r_stage_reg[0] ),
        .\r_stage_reg[0]_0 (\r_stage_reg[0]_0 ),
        .\r_stage_reg[0]_1 (\r_stage_reg[0]_1 ),
        .\r_stage_reg[0]_2 (\r_stage_reg[0]_2 ),
        .\r_stage_reg[27] (\r_stage_reg[27] ),
        .\r_stage_reg[27]_0 (\r_stage_reg[27]_0 ),
        .remd_tmp(remd_tmp),
        .rev_fu_707_p2(rev_fu_707_p2),
        .tmp_4_fu_662_p3(tmp_4_fu_662_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27ns_11ns_27_31_seq_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_65
   (E,
    \r_stage_reg[0] ,
    \r_stage_reg[27] ,
    D,
    \quot_reg[26] ,
    empty_fu_683_p2,
    rev_fu_707_p2,
    S,
    \r_stage_reg[0]_0 ,
    \r_stage_reg[0]_1 ,
    \r_stage_reg[0]_2 ,
    Q,
    ap_clk,
    \r_stage_reg[0]_3 ,
    \r_stage_reg[27]_0 ,
    p_Val2_13_reg_3031_reg,
    \Yindex_output_tmp_reg_316_reg[26] ,
    \Yindex_output_tmp_reg_316_reg[0] ,
    ap_enable_reg_pp1_iter5,
    tmp_4_fu_662_p3,
    remd_tmp,
    \dividend0_reg[26] ,
    \divisor0_reg[10] );
  output [0:0]E;
  output \r_stage_reg[0] ;
  output [0:0]\r_stage_reg[27] ;
  output [26:0]D;
  output [26:0]\quot_reg[26] ;
  output [0:0]empty_fu_683_p2;
  output rev_fu_707_p2;
  output [2:0]S;
  output [7:0]\r_stage_reg[0]_0 ;
  output [4:0]\r_stage_reg[0]_1 ;
  output [5:0]\r_stage_reg[0]_2 ;
  input [0:0]Q;
  input ap_clk;
  input \r_stage_reg[0]_3 ;
  input \r_stage_reg[27]_0 ;
  input [26:0]p_Val2_13_reg_3031_reg;
  input [0:0]\Yindex_output_tmp_reg_316_reg[26] ;
  input \Yindex_output_tmp_reg_316_reg[0] ;
  input ap_enable_reg_pp1_iter5;
  input tmp_4_fu_662_p3;
  input [21:0]remd_tmp;
  input [3:0]\dividend0_reg[26] ;
  input [3:0]\divisor0_reg[10] ;

  wire [26:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire \Yindex_output_tmp_reg_316_reg[0] ;
  wire [0:0]\Yindex_output_tmp_reg_316_reg[26] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire [3:0]\dividend0_reg[26] ;
  wire [3:0]\divisor0_reg[10] ;
  wire [0:0]empty_fu_683_p2;
  wire [26:0]p_Val2_13_reg_3031_reg;
  wire [26:0]\quot_reg[26] ;
  wire \r_stage_reg[0] ;
  wire [7:0]\r_stage_reg[0]_0 ;
  wire [4:0]\r_stage_reg[0]_1 ;
  wire [5:0]\r_stage_reg[0]_2 ;
  wire \r_stage_reg[0]_3 ;
  wire [0:0]\r_stage_reg[27] ;
  wire \r_stage_reg[27]_0 ;
  wire [21:0]remd_tmp;
  wire rev_fu_707_p2;
  wire tmp_4_fu_662_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_div_72 overlaystream_udiv_27ns_11ns_27_31_seq_1_div_U
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .\Yindex_output_tmp_reg_316_reg[0] (\Yindex_output_tmp_reg_316_reg[0] ),
        .\Yindex_output_tmp_reg_316_reg[26] (\Yindex_output_tmp_reg_316_reg[26] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .\dividend0_reg[26]_0 (\dividend0_reg[26] ),
        .\divisor0_reg[10]_0 (\divisor0_reg[10] ),
        .empty_fu_683_p2(empty_fu_683_p2),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg),
        .\quot_reg[26]_0 (\quot_reg[26] ),
        .\r_stage_reg[0] (\r_stage_reg[0] ),
        .\r_stage_reg[0]_0 (\r_stage_reg[0]_0 ),
        .\r_stage_reg[0]_1 (\r_stage_reg[0]_1 ),
        .\r_stage_reg[0]_2 (\r_stage_reg[0]_2 ),
        .\r_stage_reg[0]_3 (\r_stage_reg[0]_3 ),
        .\r_stage_reg[27] (\r_stage_reg[27] ),
        .\r_stage_reg[27]_0 (\r_stage_reg[27]_0 ),
        .remd_tmp(remd_tmp),
        .rev_fu_707_p2(rev_fu_707_p2),
        .tmp_4_fu_662_p3(tmp_4_fu_662_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_div
   (E,
    \r_stage_reg[0] ,
    \r_stage_reg[27] ,
    D,
    \quot_reg[26]_0 ,
    empty_fu_683_p2,
    rev_fu_707_p2,
    S,
    \r_stage_reg[0]_0 ,
    \r_stage_reg[0]_1 ,
    \r_stage_reg[0]_2 ,
    Q,
    ap_clk,
    ap_rst_n_inv,
    \r_stage_reg[27]_0 ,
    p_Val2_13_reg_3031_reg,
    \Yindex_output_tmp_reg_316_reg[26] ,
    \Yindex_output_tmp_reg_316_reg[0] ,
    ap_enable_reg_pp1_iter5,
    tmp_4_fu_662_p3,
    remd_tmp,
    \dividend0_reg[26]_0 ,
    \divisor0_reg[10]_0 );
  output [0:0]E;
  output \r_stage_reg[0] ;
  output [0:0]\r_stage_reg[27] ;
  output [26:0]D;
  output [26:0]\quot_reg[26]_0 ;
  output [0:0]empty_fu_683_p2;
  output rev_fu_707_p2;
  output [2:0]S;
  output [7:0]\r_stage_reg[0]_0 ;
  output [4:0]\r_stage_reg[0]_1 ;
  output [5:0]\r_stage_reg[0]_2 ;
  input [0:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input \r_stage_reg[27]_0 ;
  input [26:0]p_Val2_13_reg_3031_reg;
  input [0:0]\Yindex_output_tmp_reg_316_reg[26] ;
  input \Yindex_output_tmp_reg_316_reg[0] ;
  input ap_enable_reg_pp1_iter5;
  input tmp_4_fu_662_p3;
  input [21:0]remd_tmp;
  input [3:0]\dividend0_reg[26]_0 ;
  input [3:0]\divisor0_reg[10]_0 ;

  wire [26:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire \Yindex_output_tmp_reg_316_reg[0] ;
  wire [0:0]\Yindex_output_tmp_reg_316_reg[26] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire ap_rst_n_inv;
  wire [26:19]dividend0;
  wire [3:0]\dividend0_reg[26]_0 ;
  wire [26:0]dividend_tmp;
  wire [10:3]divisor0;
  wire [3:0]\divisor0_reg[10]_0 ;
  wire [0:0]empty_fu_683_p2;
  wire [26:0]p_Val2_13_reg_3031_reg;
  wire [26:0]\quot_reg[26]_0 ;
  wire \r_stage_reg[0] ;
  wire [7:0]\r_stage_reg[0]_0 ;
  wire [4:0]\r_stage_reg[0]_1 ;
  wire [5:0]\r_stage_reg[0]_2 ;
  wire [0:0]\r_stage_reg[27] ;
  wire \r_stage_reg[27]_0 ;
  wire [21:0]remd_tmp;
  wire rev_fu_707_p2;
  wire tmp_4_fu_662_p3;

  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[0]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[0]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[10]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[10]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[11]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[11]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[12]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[12]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[13]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[13]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[14]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[14]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[15]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[15]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[16]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[16]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[17]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[17]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[18]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[18]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[19]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[19]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[1]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[1]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[20]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[20]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[21]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[21]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[22]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[22]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[23]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[23]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[24]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[24]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[25]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[25]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[26]_i_2__0 
       (.I0(p_Val2_13_reg_3031_reg[26]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[2]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[2]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[3]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[3]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[4]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[4]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[5]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[5]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[6]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[6]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[7]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[7]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[8]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[8]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[9]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[9]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [9]),
        .O(D[9]));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[26]_0 [0]),
        .Q(dividend0[19]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[26]_0 [1]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[26]_0 [2]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[26]_0 [3]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[10]_0 [3]),
        .Q(divisor0[10]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[10]_0 [0]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[10]_0 [1]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[10]_0 [2]),
        .Q(divisor0[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_28_reg_2774[0]_i_1__0 
       (.I0(tmp_4_fu_662_p3),
        .I1(\quot_reg[26]_0 [16]),
        .O(empty_fu_683_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u_0
       (.D(dividend_tmp),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[26]_0 ({dividend0[26],dividend0[21:19]}),
        .\divisor0_reg[10]_0 ({divisor0[10],divisor0[5:3]}),
        .\r_stage_reg[0]_0 (\r_stage_reg[0] ),
        .\r_stage_reg[0]_1 (\r_stage_reg[0]_0 ),
        .\r_stage_reg[0]_2 (\r_stage_reg[0]_1 ),
        .\r_stage_reg[0]_3 (\r_stage_reg[0]_2 ),
        .\r_stage_reg[27]_0 (\r_stage_reg[27] ),
        .\r_stage_reg[27]_1 (\r_stage_reg[27]_0 ),
        .remd_tmp(remd_tmp));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[0]),
        .Q(\quot_reg[26]_0 [0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[10]),
        .Q(\quot_reg[26]_0 [10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[11]),
        .Q(\quot_reg[26]_0 [11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[12]),
        .Q(\quot_reg[26]_0 [12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[13]),
        .Q(\quot_reg[26]_0 [13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[14]),
        .Q(\quot_reg[26]_0 [14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[15]),
        .Q(\quot_reg[26]_0 [15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[16]),
        .Q(\quot_reg[26]_0 [16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[17]),
        .Q(\quot_reg[26]_0 [17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[18]),
        .Q(\quot_reg[26]_0 [18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[19]),
        .Q(\quot_reg[26]_0 [19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[1]),
        .Q(\quot_reg[26]_0 [1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[20]),
        .Q(\quot_reg[26]_0 [20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[21]),
        .Q(\quot_reg[26]_0 [21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[22]),
        .Q(\quot_reg[26]_0 [22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[23]),
        .Q(\quot_reg[26]_0 [23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[24]),
        .Q(\quot_reg[26]_0 [24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[25]),
        .Q(\quot_reg[26]_0 [25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[26]),
        .Q(\quot_reg[26]_0 [26]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[2]),
        .Q(\quot_reg[26]_0 [2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[3]),
        .Q(\quot_reg[26]_0 [3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[4]),
        .Q(\quot_reg[26]_0 [4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[5]),
        .Q(\quot_reg[26]_0 [5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[6]),
        .Q(\quot_reg[26]_0 [6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[7]),
        .Q(\quot_reg[26]_0 [7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[8]),
        .Q(\quot_reg[26]_0 [8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[9]),
        .Q(\quot_reg[26]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_2784[0]_i_1__0 
       (.I0(\quot_reg[26]_0 [16]),
        .O(rev_fu_707_p2));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(E),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27ns_11ns_27_31_seq_1_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_div_72
   (E,
    \r_stage_reg[0] ,
    \r_stage_reg[27] ,
    D,
    \quot_reg[26]_0 ,
    empty_fu_683_p2,
    rev_fu_707_p2,
    S,
    \r_stage_reg[0]_0 ,
    \r_stage_reg[0]_1 ,
    \r_stage_reg[0]_2 ,
    Q,
    ap_clk,
    \r_stage_reg[0]_3 ,
    \r_stage_reg[27]_0 ,
    p_Val2_13_reg_3031_reg,
    \Yindex_output_tmp_reg_316_reg[26] ,
    \Yindex_output_tmp_reg_316_reg[0] ,
    ap_enable_reg_pp1_iter5,
    tmp_4_fu_662_p3,
    remd_tmp,
    \dividend0_reg[26]_0 ,
    \divisor0_reg[10]_0 );
  output [0:0]E;
  output \r_stage_reg[0] ;
  output [0:0]\r_stage_reg[27] ;
  output [26:0]D;
  output [26:0]\quot_reg[26]_0 ;
  output [0:0]empty_fu_683_p2;
  output rev_fu_707_p2;
  output [2:0]S;
  output [7:0]\r_stage_reg[0]_0 ;
  output [4:0]\r_stage_reg[0]_1 ;
  output [5:0]\r_stage_reg[0]_2 ;
  input [0:0]Q;
  input ap_clk;
  input \r_stage_reg[0]_3 ;
  input \r_stage_reg[27]_0 ;
  input [26:0]p_Val2_13_reg_3031_reg;
  input [0:0]\Yindex_output_tmp_reg_316_reg[26] ;
  input \Yindex_output_tmp_reg_316_reg[0] ;
  input ap_enable_reg_pp1_iter5;
  input tmp_4_fu_662_p3;
  input [21:0]remd_tmp;
  input [3:0]\dividend0_reg[26]_0 ;
  input [3:0]\divisor0_reg[10]_0 ;

  wire [26:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire \Yindex_output_tmp_reg_316_reg[0] ;
  wire [0:0]\Yindex_output_tmp_reg_316_reg[26] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire [26:19]dividend0;
  wire [3:0]\dividend0_reg[26]_0 ;
  wire [26:0]dividend_tmp;
  wire [10:3]divisor0;
  wire [3:0]\divisor0_reg[10]_0 ;
  wire [0:0]empty_fu_683_p2;
  wire [26:0]p_Val2_13_reg_3031_reg;
  wire [26:0]\quot_reg[26]_0 ;
  wire \r_stage_reg[0] ;
  wire [7:0]\r_stage_reg[0]_0 ;
  wire [4:0]\r_stage_reg[0]_1 ;
  wire [5:0]\r_stage_reg[0]_2 ;
  wire \r_stage_reg[0]_3 ;
  wire [0:0]\r_stage_reg[27] ;
  wire \r_stage_reg[27]_0 ;
  wire [21:0]remd_tmp;
  wire rev_fu_707_p2;
  wire tmp_4_fu_662_p3;

  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[0]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[0]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[10]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[10]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[11]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[11]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[12]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[12]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[13]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[13]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[14]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[14]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[15]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[15]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[16]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[16]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[17]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[17]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[18]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[18]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[19]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[19]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[1]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[1]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[20]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[20]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[21]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[21]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[22]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[22]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[23]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[23]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[24]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[24]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[25]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[25]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[26]_i_2 
       (.I0(p_Val2_13_reg_3031_reg[26]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[2]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[2]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[3]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[3]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[4]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[4]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[5]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[5]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[6]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[6]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[7]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[7]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[8]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[8]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \Yindex_output_tmp_reg_316[9]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[9]),
        .I1(\Yindex_output_tmp_reg_316_reg[26] ),
        .I2(\Yindex_output_tmp_reg_316_reg[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\quot_reg[26]_0 [9]),
        .O(D[9]));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[26]_0 [0]),
        .Q(dividend0[19]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[26]_0 [1]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[26]_0 [2]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[26]_0 [3]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[10]_0 [3]),
        .Q(divisor0[10]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[10]_0 [0]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[10]_0 [1]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[10]_0 [2]),
        .Q(divisor0[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_28_reg_2774[0]_i_1 
       (.I0(tmp_4_fu_662_p3),
        .I1(\quot_reg[26]_0 [16]),
        .O(empty_fu_683_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u_73 overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u_0
       (.D(dividend_tmp),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .\dividend0_reg[26]_0 ({dividend0[26],dividend0[21:19]}),
        .\divisor0_reg[10]_0 ({divisor0[10],divisor0[5:3]}),
        .\r_stage_reg[0]_0 (\r_stage_reg[0] ),
        .\r_stage_reg[0]_1 (\r_stage_reg[0]_0 ),
        .\r_stage_reg[0]_2 (\r_stage_reg[0]_1 ),
        .\r_stage_reg[0]_3 (\r_stage_reg[0]_2 ),
        .\r_stage_reg[0]_4 (\r_stage_reg[0]_3 ),
        .\r_stage_reg[27]_0 (\r_stage_reg[27] ),
        .\r_stage_reg[27]_1 (\r_stage_reg[27]_0 ),
        .remd_tmp(remd_tmp));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[0]),
        .Q(\quot_reg[26]_0 [0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[10]),
        .Q(\quot_reg[26]_0 [10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[11]),
        .Q(\quot_reg[26]_0 [11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[12]),
        .Q(\quot_reg[26]_0 [12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[13]),
        .Q(\quot_reg[26]_0 [13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[14]),
        .Q(\quot_reg[26]_0 [14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[15]),
        .Q(\quot_reg[26]_0 [15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[16]),
        .Q(\quot_reg[26]_0 [16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[17]),
        .Q(\quot_reg[26]_0 [17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[18]),
        .Q(\quot_reg[26]_0 [18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[19]),
        .Q(\quot_reg[26]_0 [19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[1]),
        .Q(\quot_reg[26]_0 [1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[20]),
        .Q(\quot_reg[26]_0 [20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[21]),
        .Q(\quot_reg[26]_0 [21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[22]),
        .Q(\quot_reg[26]_0 [22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[23]),
        .Q(\quot_reg[26]_0 [23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[24]),
        .Q(\quot_reg[26]_0 [24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[25]),
        .Q(\quot_reg[26]_0 [25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[26]),
        .Q(\quot_reg[26]_0 [26]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[2]),
        .Q(\quot_reg[26]_0 [2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[3]),
        .Q(\quot_reg[26]_0 [3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[4]),
        .Q(\quot_reg[26]_0 [4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[5]),
        .Q(\quot_reg[26]_0 [5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[6]),
        .Q(\quot_reg[26]_0 [6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[7]),
        .Q(\quot_reg[26]_0 [7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[8]),
        .Q(\quot_reg[26]_0 [8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[27] ),
        .D(dividend_tmp[9]),
        .Q(\quot_reg[26]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_2784[0]_i_1 
       (.I0(\quot_reg[26]_0 [16]),
        .O(rev_fu_707_p2));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(E),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u
   (\r_stage_reg[0]_0 ,
    \r_stage_reg[27]_0 ,
    S,
    D,
    \r_stage_reg[0]_1 ,
    \r_stage_reg[0]_2 ,
    \r_stage_reg[0]_3 ,
    ap_rst_n_inv,
    E,
    ap_clk,
    \r_stage_reg[27]_1 ,
    remd_tmp,
    \dividend0_reg[26]_0 ,
    \divisor0_reg[10]_0 );
  output \r_stage_reg[0]_0 ;
  output [0:0]\r_stage_reg[27]_0 ;
  output [2:0]S;
  output [26:0]D;
  output [7:0]\r_stage_reg[0]_1 ;
  output [4:0]\r_stage_reg[0]_2 ;
  output [5:0]\r_stage_reg[0]_3 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input \r_stage_reg[27]_1 ;
  input [21:0]remd_tmp;
  input [3:0]\dividend0_reg[26]_0 ;
  input [3:0]\divisor0_reg[10]_0 ;

  wire [26:0]D;
  wire [0:0]E;
  wire [2:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_2__0_n_2;
  wire cal_tmp_carry__0_i_3__0_n_2;
  wire cal_tmp_carry__0_i_4__4_n_2;
  wire cal_tmp_carry__0_i_5__4_n_2;
  wire cal_tmp_carry__0_i_6__4_n_2;
  wire cal_tmp_carry__0_i_7__4_n_2;
  wire cal_tmp_carry__0_i_8__4_n_2;
  wire cal_tmp_carry__0_i_9__0_n_2;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_12;
  wire cal_tmp_carry__0_n_13;
  wire cal_tmp_carry__0_n_14;
  wire cal_tmp_carry__0_n_15;
  wire cal_tmp_carry__0_n_16;
  wire cal_tmp_carry__0_n_17;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_1__4_n_2;
  wire cal_tmp_carry__1_i_2__4_n_2;
  wire cal_tmp_carry__1_i_3__4_n_2;
  wire cal_tmp_carry__1_i_4__4_n_2;
  wire cal_tmp_carry__1_i_5__4_n_2;
  wire cal_tmp_carry__1_i_6__4_n_2;
  wire cal_tmp_carry__1_i_7__4_n_2;
  wire cal_tmp_carry__1_i_8__4_n_2;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_12;
  wire cal_tmp_carry__1_n_13;
  wire cal_tmp_carry__1_n_14;
  wire cal_tmp_carry__1_n_15;
  wire cal_tmp_carry__1_n_16;
  wire cal_tmp_carry__1_n_17;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_1__4_n_2;
  wire cal_tmp_carry__2_i_2__4_n_2;
  wire cal_tmp_carry__2_i_3__4_n_2;
  wire cal_tmp_carry__2_n_16;
  wire cal_tmp_carry__2_n_17;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry_i_10__0_n_2;
  wire cal_tmp_carry_i_11__0_n_2;
  wire cal_tmp_carry_i_4__4_n_2;
  wire cal_tmp_carry_i_5__4_n_2;
  wire cal_tmp_carry_i_6__4_n_2;
  wire cal_tmp_carry_i_7__4_n_2;
  wire cal_tmp_carry_i_8__4_n_2;
  wire cal_tmp_carry_i_9__4_n_2;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_12;
  wire cal_tmp_carry_n_13;
  wire cal_tmp_carry_n_14;
  wire cal_tmp_carry_n_15;
  wire cal_tmp_carry_n_16;
  wire cal_tmp_carry_n_17;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [3:0]\dividend0_reg[26]_0 ;
  wire \dividend0_reg_n_2_[19] ;
  wire \dividend0_reg_n_2_[20] ;
  wire \dividend0_reg_n_2_[21] ;
  wire \dividend0_reg_n_2_[26] ;
  wire \dividend_tmp[10]_i_1__4_n_2 ;
  wire \dividend_tmp[11]_i_1__4_n_2 ;
  wire \dividend_tmp[12]_i_1__4_n_2 ;
  wire \dividend_tmp[13]_i_1__4_n_2 ;
  wire \dividend_tmp[14]_i_1__4_n_2 ;
  wire \dividend_tmp[15]_i_1__4_n_2 ;
  wire \dividend_tmp[16]_i_1__4_n_2 ;
  wire \dividend_tmp[17]_i_1__4_n_2 ;
  wire \dividend_tmp[18]_i_1__4_n_2 ;
  wire \dividend_tmp[19]_i_1__4_n_2 ;
  wire \dividend_tmp[1]_i_1__4_n_2 ;
  wire \dividend_tmp[20]_i_1__0_n_2 ;
  wire \dividend_tmp[21]_i_1__0_n_2 ;
  wire \dividend_tmp[22]_i_1__0_n_2 ;
  wire \dividend_tmp[23]_i_1__4_n_2 ;
  wire \dividend_tmp[24]_i_1__0_n_2 ;
  wire \dividend_tmp[25]_i_1__0_n_2 ;
  wire \dividend_tmp[26]_i_1__0_n_2 ;
  wire \dividend_tmp[2]_i_1__4_n_2 ;
  wire \dividend_tmp[3]_i_1__4_n_2 ;
  wire \dividend_tmp[4]_i_1__4_n_2 ;
  wire \dividend_tmp[5]_i_1__4_n_2 ;
  wire \dividend_tmp[6]_i_1__4_n_2 ;
  wire \dividend_tmp[7]_i_1__4_n_2 ;
  wire \dividend_tmp[8]_i_1__4_n_2 ;
  wire \dividend_tmp[9]_i_1__4_n_2 ;
  wire [3:0]\divisor0_reg[10]_0 ;
  wire \divisor0_reg_n_2_[10] ;
  wire \divisor0_reg_n_2_[3] ;
  wire \divisor0_reg_n_2_[4] ;
  wire \divisor0_reg_n_2_[5] ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire \r_stage_reg[0]_0 ;
  wire [7:0]\r_stage_reg[0]_1 ;
  wire [4:0]\r_stage_reg[0]_2 ;
  wire [5:0]\r_stage_reg[0]_3 ;
  wire \r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ;
  wire \r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ;
  wire [0:0]\r_stage_reg[27]_0 ;
  wire \r_stage_reg[27]_1 ;
  wire r_stage_reg_gate_n_2;
  wire [21:0]remd_tmp;
  wire \remd_tmp[0]_i_1__0_n_2 ;
  wire \remd_tmp[10]_i_1__0_n_2 ;
  wire \remd_tmp[11]_i_1__0_n_2 ;
  wire \remd_tmp[12]_i_1__0_n_2 ;
  wire \remd_tmp[13]_i_1__0_n_2 ;
  wire \remd_tmp[14]_i_1__0_n_2 ;
  wire \remd_tmp[15]_i_1__0_n_2 ;
  wire \remd_tmp[16]_i_1__0_n_2 ;
  wire \remd_tmp[17]_i_1__0_n_2 ;
  wire \remd_tmp[18]_i_1__0_n_2 ;
  wire \remd_tmp[19]_i_1__0_n_2 ;
  wire \remd_tmp[1]_i_1__0_n_2 ;
  wire \remd_tmp[20]_i_1__0_n_2 ;
  wire \remd_tmp[21]_i_1__0_n_2 ;
  wire \remd_tmp[22]_i_1__0_n_2 ;
  wire \remd_tmp[23]_i_1__0_n_2 ;
  wire \remd_tmp[24]_i_1__0_n_2 ;
  wire \remd_tmp[25]_i_1__0_n_2 ;
  wire \remd_tmp[2]_i_1__0_n_2 ;
  wire \remd_tmp[3]_i_1__0_n_2 ;
  wire \remd_tmp[4]_i_1__0_n_2 ;
  wire \remd_tmp[5]_i_1__0_n_2 ;
  wire \remd_tmp[6]_i_1__0_n_2 ;
  wire \remd_tmp[7]_i_1__0_n_2 ;
  wire \remd_tmp[8]_i_1__0_n_2 ;
  wire \remd_tmp[9]_i_1__0_n_2 ;
  wire [25:0]remd_tmp_0;
  wire [9:2]remd_tmp_mux;
  wire [7:3]NLW_cal_tmp_carry__2_CO_UNCONNECTED;
  wire [7:2]NLW_cal_tmp_carry__2_O_UNCONNECTED;
  wire \NLW_r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_Q31_UNCONNECTED ;

  CARRY8 cal_tmp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .DI({1'b1,1'b1,remd_tmp_mux[4:2],1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_10,cal_tmp_carry_n_11,cal_tmp_carry_n_12,cal_tmp_carry_n_13,cal_tmp_carry_n_14,cal_tmp_carry_n_15,cal_tmp_carry_n_16,cal_tmp_carry_n_17}),
        .S({cal_tmp_carry_i_4__4_n_2,cal_tmp_carry_i_5__4_n_2,cal_tmp_carry_i_6__4_n_2,cal_tmp_carry_i_7__4_n_2,cal_tmp_carry_i_8__4_n_2,cal_tmp_carry_i_9__4_n_2,cal_tmp_carry_i_10__0_n_2,cal_tmp_carry_i_11__0_n_2}));
  CARRY8 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,remd_tmp_mux[9],1'b1,1'b1}),
        .O({cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11,cal_tmp_carry__0_n_12,cal_tmp_carry__0_n_13,cal_tmp_carry__0_n_14,cal_tmp_carry__0_n_15,cal_tmp_carry__0_n_16,cal_tmp_carry__0_n_17}),
        .S({cal_tmp_carry__0_i_2__0_n_2,cal_tmp_carry__0_i_3__0_n_2,cal_tmp_carry__0_i_4__4_n_2,cal_tmp_carry__0_i_5__4_n_2,cal_tmp_carry__0_i_6__4_n_2,cal_tmp_carry__0_i_7__4_n_2,cal_tmp_carry__0_i_8__4_n_2,cal_tmp_carry__0_i_9__0_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__0
       (.I0(remd_tmp_0[9]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[14]),
        .O(cal_tmp_carry__0_i_2__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[13]),
        .O(cal_tmp_carry__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[10]),
        .O(\r_stage_reg[0]_2 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[12]),
        .O(cal_tmp_carry__0_i_4__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_5__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[9]),
        .O(\r_stage_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_5__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[11]),
        .O(cal_tmp_carry__0_i_5__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_6__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[8]),
        .O(\r_stage_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_6__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[10]),
        .O(cal_tmp_carry__0_i_6__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_7__2
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[7]),
        .O(\r_stage_reg[0]_2 [1]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[9]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_7__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_8__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[6]),
        .O(\r_stage_reg[0]_2 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_8__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[8]),
        .O(cal_tmp_carry__0_i_8__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_9__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[7]),
        .O(cal_tmp_carry__0_i_9__0_n_2));
  CARRY8 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11,cal_tmp_carry__1_n_12,cal_tmp_carry__1_n_13,cal_tmp_carry__1_n_14,cal_tmp_carry__1_n_15,cal_tmp_carry__1_n_16,cal_tmp_carry__1_n_17}),
        .S({cal_tmp_carry__1_i_1__4_n_2,cal_tmp_carry__1_i_2__4_n_2,cal_tmp_carry__1_i_3__4_n_2,cal_tmp_carry__1_i_4__4_n_2,cal_tmp_carry__1_i_5__4_n_2,cal_tmp_carry__1_i_6__4_n_2,cal_tmp_carry__1_i_7__4_n_2,cal_tmp_carry__1_i_8__4_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[18]),
        .O(\r_stage_reg[0]_1 [7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[22]),
        .O(cal_tmp_carry__1_i_1__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[17]),
        .O(\r_stage_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[21]),
        .O(cal_tmp_carry__1_i_2__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[16]),
        .O(\r_stage_reg[0]_1 [5]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[20]),
        .O(cal_tmp_carry__1_i_3__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[15]),
        .O(\r_stage_reg[0]_1 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[19]),
        .O(cal_tmp_carry__1_i_4__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_5__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[14]),
        .O(\r_stage_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_5__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[18]),
        .O(cal_tmp_carry__1_i_5__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_6__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[13]),
        .O(\r_stage_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_6__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[17]),
        .O(cal_tmp_carry__1_i_6__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_7__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[12]),
        .O(\r_stage_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_7__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[16]),
        .O(cal_tmp_carry__1_i_7__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_8__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[11]),
        .O(\r_stage_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_8__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[15]),
        .O(cal_tmp_carry__1_i_8__4_n_2));
  CARRY8 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_cal_tmp_carry__2_CO_UNCONNECTED[7:3],p_2_out,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[7:4],p_0_in,NLW_cal_tmp_carry__2_O_UNCONNECTED[2],cal_tmp_carry__2_n_16,cal_tmp_carry__2_n_17}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,cal_tmp_carry__2_i_1__4_n_2,cal_tmp_carry__2_i_2__4_n_2,cal_tmp_carry__2_i_3__4_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[21]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[25]),
        .O(cal_tmp_carry__2_i_1__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[20]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[24]),
        .O(cal_tmp_carry__2_i_2__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[19]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[23]),
        .O(cal_tmp_carry__2_i_3__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_10__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[0]),
        .O(cal_tmp_carry_i_10__0_n_2));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_11__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(D[26]),
        .I2(\dividend0_reg_n_2_[26] ),
        .O(cal_tmp_carry_i_11__0_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__0
       (.I0(remd_tmp_0[4]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__0
       (.I0(remd_tmp_0[3]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[3]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__0
       (.I0(remd_tmp_0[2]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_3__2
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[5]),
        .O(\r_stage_reg[0]_3 [5]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[4]),
        .O(\r_stage_reg[0]_3 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[6]),
        .O(cal_tmp_carry_i_4__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_5__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[3]),
        .O(\r_stage_reg[0]_3 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_5__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[5]),
        .O(cal_tmp_carry_i_5__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_6__2
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[2]),
        .O(\r_stage_reg[0]_3 [2]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[4]),
        .I2(\divisor0_reg_n_2_[5] ),
        .O(cal_tmp_carry_i_6__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_7__2
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[1]),
        .O(\r_stage_reg[0]_3 [1]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[3]),
        .I2(\divisor0_reg_n_2_[4] ),
        .O(cal_tmp_carry_i_7__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_8__2
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[0]),
        .O(\r_stage_reg[0]_3 [0]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_8__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[2]),
        .I2(\divisor0_reg_n_2_[3] ),
        .O(cal_tmp_carry_i_8__4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_9__4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[1]),
        .O(cal_tmp_carry_i_9__4_n_2));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[26]_0 [0]),
        .Q(\dividend0_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[26]_0 [1]),
        .Q(\dividend0_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[26]_0 [2]),
        .Q(\dividend0_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[26]_0 [3]),
        .Q(\dividend0_reg_n_2_[26] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1__4 
       (.I0(D[9]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[10]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1__4 
       (.I0(D[10]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[11]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1__4 
       (.I0(D[11]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[12]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1__4 
       (.I0(D[12]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[13]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1__4 
       (.I0(D[13]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[14]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1__4 
       (.I0(D[14]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[15]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1__4 
       (.I0(D[15]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[16]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1__4 
       (.I0(D[16]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[17]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1__4 
       (.I0(D[17]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[18]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1__4 
       (.I0(D[18]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[19]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__4 
       (.I0(D[0]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[1]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1__0 
       (.I0(\dividend0_reg_n_2_[19] ),
        .I1(D[19]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[20]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1__0 
       (.I0(\dividend0_reg_n_2_[20] ),
        .I1(D[20]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[21]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1__0 
       (.I0(\dividend0_reg_n_2_[21] ),
        .I1(D[21]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[22]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1__4 
       (.I0(D[22]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[23]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[24]_i_1__0 
       (.I0(D[23]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[24]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[25]_i_1__0 
       (.I0(D[24]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[25]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[26]_i_1__0 
       (.I0(D[25]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[26]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__4 
       (.I0(D[1]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[2]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__4 
       (.I0(D[2]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[3]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__4 
       (.I0(D[3]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[4]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__4 
       (.I0(D[4]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[5]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__4 
       (.I0(D[5]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[6]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1__4 
       (.I0(D[6]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[7]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1__4 
       (.I0(D[7]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[8]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1__4 
       (.I0(D[8]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[9]_i_1__4_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__4_n_2 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__4_n_2 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__4_n_2 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__4_n_2 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__4_n_2 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__4_n_2 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__4_n_2 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__4_n_2 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__4_n_2 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__4_n_2 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__4_n_2 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__0_n_2 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__0_n_2 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__0_n_2 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__4_n_2 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__0_n_2 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1__0_n_2 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1__0_n_2 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__4_n_2 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__4_n_2 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__4_n_2 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__4_n_2 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__4_n_2 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__4_n_2 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__4_n_2 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__4_n_2 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[10]_0 [3]),
        .Q(\divisor0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[10]_0 [0]),
        .Q(\divisor0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[10]_0 [1]),
        .Q(\divisor0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[10]_0 [2]),
        .Q(\divisor0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg[0]_0 ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/udiv_27ns_11ns_27_31_seq_1_U27/overlaystream_udiv_27ns_11ns_27_31_seq_1_div_U/overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/udiv_27ns_11ns_27_31_seq_1_U27/overlaystream_udiv_27ns_11ns_27_31_seq_1_div_U/overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u_0/r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23 " *) 
  SRLC32E \r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ),
        .Q31(\NLW_r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ),
        .Q(\r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ),
        .R(1'b0));
  FDRE \r_stage_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_2),
        .Q(\r_stage_reg[27]_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ),
        .I1(\r_stage_reg[27]_1 ),
        .O(r_stage_reg_gate_n_2));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__0 
       (.I0(\dividend0_reg_n_2_[26] ),
        .I1(D[26]),
        .I2(\r_stage_reg[0]_0 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_17),
        .O(\remd_tmp[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__0 
       (.I0(remd_tmp_0[9]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_15),
        .O(\remd_tmp[10]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__0 
       (.I0(remd_tmp_0[10]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_14),
        .O(\remd_tmp[11]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__0 
       (.I0(remd_tmp_0[11]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_13),
        .O(\remd_tmp[12]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__0 
       (.I0(remd_tmp_0[12]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_12),
        .O(\remd_tmp[13]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__0 
       (.I0(remd_tmp_0[13]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_11),
        .O(\remd_tmp[14]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__0 
       (.I0(remd_tmp_0[14]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1__0 
       (.I0(remd_tmp_0[15]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_17),
        .O(\remd_tmp[16]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1__0 
       (.I0(remd_tmp_0[16]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_16),
        .O(\remd_tmp[17]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1__0 
       (.I0(remd_tmp_0[17]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_15),
        .O(\remd_tmp[18]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1__0 
       (.I0(remd_tmp_0[18]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_14),
        .O(\remd_tmp[19]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__0 
       (.I0(remd_tmp_0[0]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_16),
        .O(\remd_tmp[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1__0 
       (.I0(remd_tmp_0[19]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_13),
        .O(\remd_tmp[20]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1__0 
       (.I0(remd_tmp_0[20]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_12),
        .O(\remd_tmp[21]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1__0 
       (.I0(remd_tmp_0[21]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_11),
        .O(\remd_tmp[22]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1__0 
       (.I0(remd_tmp_0[22]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[23]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1__0 
       (.I0(remd_tmp_0[23]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_17),
        .O(\remd_tmp[24]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1__0 
       (.I0(remd_tmp_0[24]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_16),
        .O(\remd_tmp[25]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__0 
       (.I0(remd_tmp_0[1]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_15),
        .O(\remd_tmp[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__0 
       (.I0(remd_tmp_0[2]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_14),
        .O(\remd_tmp[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__0 
       (.I0(remd_tmp_0[3]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_13),
        .O(\remd_tmp[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__0 
       (.I0(remd_tmp_0[4]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_12),
        .O(\remd_tmp[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__0 
       (.I0(remd_tmp_0[5]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_11),
        .O(\remd_tmp[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__0 
       (.I0(remd_tmp_0[6]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_10),
        .O(\remd_tmp[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__0 
       (.I0(remd_tmp_0[7]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_17),
        .O(\remd_tmp[8]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__0 
       (.I0(remd_tmp_0[8]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_16),
        .O(\remd_tmp[9]_i_1__0_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__0_n_2 ),
        .Q(remd_tmp_0[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__0_n_2 ),
        .Q(remd_tmp_0[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__0_n_2 ),
        .Q(remd_tmp_0[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__0_n_2 ),
        .Q(remd_tmp_0[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__0_n_2 ),
        .Q(remd_tmp_0[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__0_n_2 ),
        .Q(remd_tmp_0[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__0_n_2 ),
        .Q(remd_tmp_0[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1__0_n_2 ),
        .Q(remd_tmp_0[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1__0_n_2 ),
        .Q(remd_tmp_0[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1__0_n_2 ),
        .Q(remd_tmp_0[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1__0_n_2 ),
        .Q(remd_tmp_0[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__0_n_2 ),
        .Q(remd_tmp_0[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1__0_n_2 ),
        .Q(remd_tmp_0[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1__0_n_2 ),
        .Q(remd_tmp_0[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1__0_n_2 ),
        .Q(remd_tmp_0[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1__0_n_2 ),
        .Q(remd_tmp_0[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1__0_n_2 ),
        .Q(remd_tmp_0[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1__0_n_2 ),
        .Q(remd_tmp_0[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__0_n_2 ),
        .Q(remd_tmp_0[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__0_n_2 ),
        .Q(remd_tmp_0[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__0_n_2 ),
        .Q(remd_tmp_0[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__0_n_2 ),
        .Q(remd_tmp_0[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__0_n_2 ),
        .Q(remd_tmp_0[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__0_n_2 ),
        .Q(remd_tmp_0[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__0_n_2 ),
        .Q(remd_tmp_0[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__0_n_2 ),
        .Q(remd_tmp_0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u_73
   (\r_stage_reg[0]_0 ,
    \r_stage_reg[27]_0 ,
    S,
    D,
    \r_stage_reg[0]_1 ,
    \r_stage_reg[0]_2 ,
    \r_stage_reg[0]_3 ,
    \r_stage_reg[0]_4 ,
    E,
    ap_clk,
    \r_stage_reg[27]_1 ,
    remd_tmp,
    \dividend0_reg[26]_0 ,
    \divisor0_reg[10]_0 );
  output \r_stage_reg[0]_0 ;
  output [0:0]\r_stage_reg[27]_0 ;
  output [2:0]S;
  output [26:0]D;
  output [7:0]\r_stage_reg[0]_1 ;
  output [4:0]\r_stage_reg[0]_2 ;
  output [5:0]\r_stage_reg[0]_3 ;
  input \r_stage_reg[0]_4 ;
  input [0:0]E;
  input ap_clk;
  input \r_stage_reg[27]_1 ;
  input [21:0]remd_tmp;
  input [3:0]\dividend0_reg[26]_0 ;
  input [3:0]\divisor0_reg[10]_0 ;

  wire [26:0]D;
  wire [0:0]E;
  wire [2:0]S;
  wire ap_clk;
  wire cal_tmp_carry__0_i_2_n_2;
  wire cal_tmp_carry__0_i_3_n_2;
  wire cal_tmp_carry__0_i_4__1_n_2;
  wire cal_tmp_carry__0_i_5__1_n_2;
  wire cal_tmp_carry__0_i_6__1_n_2;
  wire cal_tmp_carry__0_i_7__3_n_2;
  wire cal_tmp_carry__0_i_8__1_n_2;
  wire cal_tmp_carry__0_i_9_n_2;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_12;
  wire cal_tmp_carry__0_n_13;
  wire cal_tmp_carry__0_n_14;
  wire cal_tmp_carry__0_n_15;
  wire cal_tmp_carry__0_n_16;
  wire cal_tmp_carry__0_n_17;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_1__1_n_2;
  wire cal_tmp_carry__1_i_2__1_n_2;
  wire cal_tmp_carry__1_i_3__1_n_2;
  wire cal_tmp_carry__1_i_4__1_n_2;
  wire cal_tmp_carry__1_i_5__1_n_2;
  wire cal_tmp_carry__1_i_6__1_n_2;
  wire cal_tmp_carry__1_i_7__1_n_2;
  wire cal_tmp_carry__1_i_8__1_n_2;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_12;
  wire cal_tmp_carry__1_n_13;
  wire cal_tmp_carry__1_n_14;
  wire cal_tmp_carry__1_n_15;
  wire cal_tmp_carry__1_n_16;
  wire cal_tmp_carry__1_n_17;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_1__1_n_2;
  wire cal_tmp_carry__2_i_2__1_n_2;
  wire cal_tmp_carry__2_i_3__1_n_2;
  wire cal_tmp_carry__2_n_16;
  wire cal_tmp_carry__2_n_17;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry_i_10_n_2;
  wire cal_tmp_carry_i_11_n_2;
  wire cal_tmp_carry_i_4__1_n_2;
  wire cal_tmp_carry_i_5__1_n_2;
  wire cal_tmp_carry_i_6__3_n_2;
  wire cal_tmp_carry_i_7__3_n_2;
  wire cal_tmp_carry_i_8__3_n_2;
  wire cal_tmp_carry_i_9__1_n_2;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_12;
  wire cal_tmp_carry_n_13;
  wire cal_tmp_carry_n_14;
  wire cal_tmp_carry_n_15;
  wire cal_tmp_carry_n_16;
  wire cal_tmp_carry_n_17;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [3:0]\dividend0_reg[26]_0 ;
  wire \dividend0_reg_n_2_[19] ;
  wire \dividend0_reg_n_2_[20] ;
  wire \dividend0_reg_n_2_[21] ;
  wire \dividend0_reg_n_2_[26] ;
  wire \dividend_tmp[10]_i_1__1_n_2 ;
  wire \dividend_tmp[11]_i_1__1_n_2 ;
  wire \dividend_tmp[12]_i_1__1_n_2 ;
  wire \dividend_tmp[13]_i_1__1_n_2 ;
  wire \dividend_tmp[14]_i_1__1_n_2 ;
  wire \dividend_tmp[15]_i_1__1_n_2 ;
  wire \dividend_tmp[16]_i_1__1_n_2 ;
  wire \dividend_tmp[17]_i_1__1_n_2 ;
  wire \dividend_tmp[18]_i_1__1_n_2 ;
  wire \dividend_tmp[19]_i_1__1_n_2 ;
  wire \dividend_tmp[1]_i_1__1_n_2 ;
  wire \dividend_tmp[20]_i_1_n_2 ;
  wire \dividend_tmp[21]_i_1_n_2 ;
  wire \dividend_tmp[22]_i_1_n_2 ;
  wire \dividend_tmp[23]_i_1__1_n_2 ;
  wire \dividend_tmp[24]_i_1_n_2 ;
  wire \dividend_tmp[25]_i_1_n_2 ;
  wire \dividend_tmp[26]_i_1_n_2 ;
  wire \dividend_tmp[2]_i_1__1_n_2 ;
  wire \dividend_tmp[3]_i_1__1_n_2 ;
  wire \dividend_tmp[4]_i_1__1_n_2 ;
  wire \dividend_tmp[5]_i_1__1_n_2 ;
  wire \dividend_tmp[6]_i_1__1_n_2 ;
  wire \dividend_tmp[7]_i_1__1_n_2 ;
  wire \dividend_tmp[8]_i_1__1_n_2 ;
  wire \dividend_tmp[9]_i_1__1_n_2 ;
  wire [3:0]\divisor0_reg[10]_0 ;
  wire \divisor0_reg_n_2_[10] ;
  wire \divisor0_reg_n_2_[3] ;
  wire \divisor0_reg_n_2_[4] ;
  wire \divisor0_reg_n_2_[5] ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire \r_stage_reg[0]_0 ;
  wire [7:0]\r_stage_reg[0]_1 ;
  wire [4:0]\r_stage_reg[0]_2 ;
  wire [5:0]\r_stage_reg[0]_3 ;
  wire \r_stage_reg[0]_4 ;
  wire \r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ;
  wire \r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ;
  wire [0:0]\r_stage_reg[27]_0 ;
  wire \r_stage_reg[27]_1 ;
  wire r_stage_reg_gate_n_2;
  wire [21:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_2 ;
  wire \remd_tmp[10]_i_1_n_2 ;
  wire \remd_tmp[11]_i_1_n_2 ;
  wire \remd_tmp[12]_i_1_n_2 ;
  wire \remd_tmp[13]_i_1_n_2 ;
  wire \remd_tmp[14]_i_1_n_2 ;
  wire \remd_tmp[15]_i_1_n_2 ;
  wire \remd_tmp[16]_i_1_n_2 ;
  wire \remd_tmp[17]_i_1_n_2 ;
  wire \remd_tmp[18]_i_1_n_2 ;
  wire \remd_tmp[19]_i_1_n_2 ;
  wire \remd_tmp[1]_i_1_n_2 ;
  wire \remd_tmp[20]_i_1_n_2 ;
  wire \remd_tmp[21]_i_1_n_2 ;
  wire \remd_tmp[22]_i_1_n_2 ;
  wire \remd_tmp[23]_i_1_n_2 ;
  wire \remd_tmp[24]_i_1_n_2 ;
  wire \remd_tmp[25]_i_1_n_2 ;
  wire \remd_tmp[2]_i_1_n_2 ;
  wire \remd_tmp[3]_i_1_n_2 ;
  wire \remd_tmp[4]_i_1_n_2 ;
  wire \remd_tmp[5]_i_1_n_2 ;
  wire \remd_tmp[6]_i_1_n_2 ;
  wire \remd_tmp[7]_i_1_n_2 ;
  wire \remd_tmp[8]_i_1_n_2 ;
  wire \remd_tmp[9]_i_1_n_2 ;
  wire [25:0]remd_tmp_0;
  wire [9:2]remd_tmp_mux;
  wire [7:3]NLW_cal_tmp_carry__2_CO_UNCONNECTED;
  wire [7:2]NLW_cal_tmp_carry__2_O_UNCONNECTED;
  wire \NLW_r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_Q31_UNCONNECTED ;

  CARRY8 cal_tmp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .DI({1'b1,1'b1,remd_tmp_mux[4:2],1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_10,cal_tmp_carry_n_11,cal_tmp_carry_n_12,cal_tmp_carry_n_13,cal_tmp_carry_n_14,cal_tmp_carry_n_15,cal_tmp_carry_n_16,cal_tmp_carry_n_17}),
        .S({cal_tmp_carry_i_4__1_n_2,cal_tmp_carry_i_5__1_n_2,cal_tmp_carry_i_6__3_n_2,cal_tmp_carry_i_7__3_n_2,cal_tmp_carry_i_8__3_n_2,cal_tmp_carry_i_9__1_n_2,cal_tmp_carry_i_10_n_2,cal_tmp_carry_i_11_n_2}));
  CARRY8 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,remd_tmp_mux[9],1'b1,1'b1}),
        .O({cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11,cal_tmp_carry__0_n_12,cal_tmp_carry__0_n_13,cal_tmp_carry__0_n_14,cal_tmp_carry__0_n_15,cal_tmp_carry__0_n_16,cal_tmp_carry__0_n_17}),
        .S({cal_tmp_carry__0_i_2_n_2,cal_tmp_carry__0_i_3_n_2,cal_tmp_carry__0_i_4__1_n_2,cal_tmp_carry__0_i_5__1_n_2,cal_tmp_carry__0_i_6__1_n_2,cal_tmp_carry__0_i_7__3_n_2,cal_tmp_carry__0_i_8__1_n_2,cal_tmp_carry__0_i_9_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp_0[9]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_2
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[14]),
        .O(cal_tmp_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[13]),
        .O(cal_tmp_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[10]),
        .O(\r_stage_reg[0]_2 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[12]),
        .O(cal_tmp_carry__0_i_4__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_5__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[9]),
        .O(\r_stage_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_5__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[11]),
        .O(cal_tmp_carry__0_i_5__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_6__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[8]),
        .O(\r_stage_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_6__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[10]),
        .O(cal_tmp_carry__0_i_6__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_7__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[7]),
        .O(\r_stage_reg[0]_2 [1]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[9]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_7__3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_8__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[6]),
        .O(\r_stage_reg[0]_2 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_8__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[8]),
        .O(cal_tmp_carry__0_i_8__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_9
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[7]),
        .O(cal_tmp_carry__0_i_9_n_2));
  CARRY8 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11,cal_tmp_carry__1_n_12,cal_tmp_carry__1_n_13,cal_tmp_carry__1_n_14,cal_tmp_carry__1_n_15,cal_tmp_carry__1_n_16,cal_tmp_carry__1_n_17}),
        .S({cal_tmp_carry__1_i_1__1_n_2,cal_tmp_carry__1_i_2__1_n_2,cal_tmp_carry__1_i_3__1_n_2,cal_tmp_carry__1_i_4__1_n_2,cal_tmp_carry__1_i_5__1_n_2,cal_tmp_carry__1_i_6__1_n_2,cal_tmp_carry__1_i_7__1_n_2,cal_tmp_carry__1_i_8__1_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[18]),
        .O(\r_stage_reg[0]_1 [7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[22]),
        .O(cal_tmp_carry__1_i_1__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[17]),
        .O(\r_stage_reg[0]_1 [6]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[21]),
        .O(cal_tmp_carry__1_i_2__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[16]),
        .O(\r_stage_reg[0]_1 [5]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[20]),
        .O(cal_tmp_carry__1_i_3__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[15]),
        .O(\r_stage_reg[0]_1 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[19]),
        .O(cal_tmp_carry__1_i_4__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_5__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[14]),
        .O(\r_stage_reg[0]_1 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_5__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[18]),
        .O(cal_tmp_carry__1_i_5__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_6__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[13]),
        .O(\r_stage_reg[0]_1 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_6__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[17]),
        .O(cal_tmp_carry__1_i_6__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_7__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[12]),
        .O(\r_stage_reg[0]_1 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_7__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[16]),
        .O(cal_tmp_carry__1_i_7__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_8__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[11]),
        .O(\r_stage_reg[0]_1 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_8__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[15]),
        .O(cal_tmp_carry__1_i_8__1_n_2));
  CARRY8 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_cal_tmp_carry__2_CO_UNCONNECTED[7:3],p_2_out,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[7:4],p_0_in,NLW_cal_tmp_carry__2_O_UNCONNECTED[2],cal_tmp_carry__2_n_16,cal_tmp_carry__2_n_17}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,cal_tmp_carry__2_i_1__1_n_2,cal_tmp_carry__2_i_2__1_n_2,cal_tmp_carry__2_i_3__1_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[21]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[25]),
        .O(cal_tmp_carry__2_i_1__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[20]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[24]),
        .O(cal_tmp_carry__2_i_2__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[19]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[23]),
        .O(cal_tmp_carry__2_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp_0[4]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_10
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[0]),
        .O(cal_tmp_carry_i_10_n_2));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_11
       (.I0(\r_stage_reg[0]_0 ),
        .I1(D[26]),
        .I2(\dividend0_reg_n_2_[26] ),
        .O(cal_tmp_carry_i_11_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp_0[3]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[3]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp_0[2]),
        .I1(\r_stage_reg[0]_0 ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_3__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[5]),
        .O(\r_stage_reg[0]_3 [5]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[4]),
        .O(\r_stage_reg[0]_3 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[6]),
        .O(cal_tmp_carry_i_4__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_5__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[3]),
        .O(\r_stage_reg[0]_3 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_5__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[5]),
        .O(cal_tmp_carry_i_5__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_6__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[2]),
        .O(\r_stage_reg[0]_3 [2]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[4]),
        .I2(\divisor0_reg_n_2_[5] ),
        .O(cal_tmp_carry_i_6__3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_7__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[1]),
        .O(\r_stage_reg[0]_3 [1]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[3]),
        .I2(\divisor0_reg_n_2_[4] ),
        .O(cal_tmp_carry_i_7__3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_8__0
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[0]),
        .O(\r_stage_reg[0]_3 [0]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_8__3
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[2]),
        .I2(\divisor0_reg_n_2_[3] ),
        .O(cal_tmp_carry_i_8__3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_9__1
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp_0[1]),
        .O(cal_tmp_carry_i_9__1_n_2));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[26]_0 [0]),
        .Q(\dividend0_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[26]_0 [1]),
        .Q(\dividend0_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[26]_0 [2]),
        .Q(\dividend0_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[26]_0 [3]),
        .Q(\dividend0_reg_n_2_[26] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1__1 
       (.I0(D[9]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[10]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1__1 
       (.I0(D[10]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[11]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1__1 
       (.I0(D[11]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[12]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1__1 
       (.I0(D[12]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[13]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1__1 
       (.I0(D[13]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[14]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1__1 
       (.I0(D[14]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[15]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1__1 
       (.I0(D[15]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[16]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1__1 
       (.I0(D[16]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[17]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1__1 
       (.I0(D[17]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[18]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1__1 
       (.I0(D[18]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[19]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__1 
       (.I0(D[0]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_2_[19] ),
        .I1(D[19]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_2_[20] ),
        .I1(D[20]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[21]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_2_[21] ),
        .I1(D[21]),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1__1 
       (.I0(D[22]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[23]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[24]_i_1 
       (.I0(D[23]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[25]_i_1 
       (.I0(D[24]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[26]_i_1 
       (.I0(D[25]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__1 
       (.I0(D[1]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[2]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__1 
       (.I0(D[2]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[3]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__1 
       (.I0(D[3]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[4]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__1 
       (.I0(D[4]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[5]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__1 
       (.I0(D[5]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[6]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1__1 
       (.I0(D[6]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[7]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1__1 
       (.I0(D[7]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[8]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1__1 
       (.I0(D[8]),
        .I1(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[9]_i_1__1_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__1_n_2 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__1_n_2 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__1_n_2 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__1_n_2 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__1_n_2 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__1_n_2 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__1_n_2 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__1_n_2 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__1_n_2 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__1_n_2 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__1_n_2 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_2 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_2 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_2 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__1_n_2 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_2 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_2 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_2 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__1_n_2 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__1_n_2 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__1_n_2 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__1_n_2 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__1_n_2 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__1_n_2 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__1_n_2 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__1_n_2 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[10]_0 [3]),
        .Q(\divisor0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[10]_0 [0]),
        .Q(\divisor0_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[10]_0 [1]),
        .Q(\divisor0_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[10]_0 [2]),
        .Q(\divisor0_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg[0]_0 ),
        .R(\r_stage_reg[0]_4 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/udiv_27ns_11ns_27_31_seq_1_U27/overlaystream_udiv_27ns_11ns_27_31_seq_1_div_U/overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/udiv_27ns_11ns_27_31_seq_1_U27/overlaystream_udiv_27ns_11ns_27_31_seq_1_div_U/overlaystream_udiv_27ns_11ns_27_31_seq_1_div_u_0/r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23 " *) 
  SRLC32E \r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ),
        .Q31(\NLW_r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ),
        .Q(\r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ),
        .R(1'b0));
  FDRE \r_stage_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_2),
        .Q(\r_stage_reg[27]_0 ),
        .R(\r_stage_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ),
        .I1(\r_stage_reg[27]_1 ),
        .O(r_stage_reg_gate_n_2));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_2_[26] ),
        .I1(D[26]),
        .I2(\r_stage_reg[0]_0 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_17),
        .O(\remd_tmp[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp_0[9]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_15),
        .O(\remd_tmp[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp_0[10]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_14),
        .O(\remd_tmp[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp_0[11]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_13),
        .O(\remd_tmp[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp_0[12]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_12),
        .O(\remd_tmp[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp_0[13]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_11),
        .O(\remd_tmp[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp_0[14]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp_0[15]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_17),
        .O(\remd_tmp[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp_0[16]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_16),
        .O(\remd_tmp[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp_0[17]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_15),
        .O(\remd_tmp[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp_0[18]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_14),
        .O(\remd_tmp[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp_0[0]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_16),
        .O(\remd_tmp[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp_0[19]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_13),
        .O(\remd_tmp[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp_0[20]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_12),
        .O(\remd_tmp[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp_0[21]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_11),
        .O(\remd_tmp[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp_0[22]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp_0[23]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_17),
        .O(\remd_tmp[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp_0[24]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_16),
        .O(\remd_tmp[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp_0[1]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_15),
        .O(\remd_tmp[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp_0[2]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_14),
        .O(\remd_tmp[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp_0[3]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_13),
        .O(\remd_tmp[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp_0[4]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_12),
        .O(\remd_tmp[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp_0[5]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_11),
        .O(\remd_tmp[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp_0[6]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_10),
        .O(\remd_tmp[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp_0[7]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_17),
        .O(\remd_tmp[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp_0[8]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_16),
        .O(\remd_tmp[9]_i_1_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_2 ),
        .Q(remd_tmp_0[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_2 ),
        .Q(remd_tmp_0[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_2 ),
        .Q(remd_tmp_0[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_2 ),
        .Q(remd_tmp_0[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_2 ),
        .Q(remd_tmp_0[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_2 ),
        .Q(remd_tmp_0[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_2 ),
        .Q(remd_tmp_0[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_2 ),
        .Q(remd_tmp_0[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_2 ),
        .Q(remd_tmp_0[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_2 ),
        .Q(remd_tmp_0[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_2 ),
        .Q(remd_tmp_0[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_2 ),
        .Q(remd_tmp_0[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_2 ),
        .Q(remd_tmp_0[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_2 ),
        .Q(remd_tmp_0[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_2 ),
        .Q(remd_tmp_0[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_2 ),
        .Q(remd_tmp_0[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_2 ),
        .Q(remd_tmp_0[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_2 ),
        .Q(remd_tmp_0[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_2 ),
        .Q(remd_tmp_0[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_2 ),
        .Q(remd_tmp_0[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_2 ),
        .Q(remd_tmp_0[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_2 ),
        .Q(remd_tmp_0[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_2 ),
        .Q(remd_tmp_0[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_2 ),
        .Q(remd_tmp_0[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_2 ),
        .Q(remd_tmp_0[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_2 ),
        .Q(remd_tmp_0[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1
   (Q,
    ap_clk,
    \r_stage_reg[27] ,
    ap_rst_n_inv,
    dividend0,
    CEB1,
    p_dst_2_read_reg_91);
  output [26:0]Q;
  input ap_clk;
  input \r_stage_reg[27] ;
  input ap_rst_n_inv;
  input [0:0]dividend0;
  input CEB1;
  input [0:0]p_dst_2_read_reg_91;

  wire CEB1;
  wire [26:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]dividend0;
  wire [0:0]p_dst_2_read_reg_91;
  wire \r_stage_reg[27] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_26 overlaystream_udiv_27s_11ns_27_31_seq_1_div_U
       (.CEB1(CEB1),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dividend0(dividend0),
        .p_dst_2_read_reg_91(p_dst_2_read_reg_91),
        .\r_stage_reg[27] (\r_stage_reg[27] ));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27s_11ns_27_31_seq_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_25
   (dividend0,
    \remd_tmp_reg[25] ,
    sel_tmp_fu_713_p2,
    cmp_i_i989_i_fu_656_p2,
    E,
    ap_clk,
    zext_ln29_2_reg_2629,
    B,
    \remd_tmp_reg[7] ,
    \remd_tmp_reg[15] ,
    \dividend_tmp_reg[0] ,
    S,
    \dividend_tmp_reg[24] ,
    \quot_reg[26] );
  output [0:0]dividend0;
  output [21:0]\remd_tmp_reg[25] ;
  output sel_tmp_fu_713_p2;
  output cmp_i_i989_i_fu_656_p2;
  input [0:0]E;
  input ap_clk;
  input [0:0]zext_ln29_2_reg_2629;
  input [0:0]B;
  input [5:0]\remd_tmp_reg[7] ;
  input [4:0]\remd_tmp_reg[15] ;
  input [7:0]\dividend_tmp_reg[0] ;
  input [2:0]S;
  input \dividend_tmp_reg[24] ;
  input [0:0]\quot_reg[26] ;

  wire [0:0]B;
  wire [0:0]E;
  wire [2:0]S;
  wire ap_clk;
  wire cmp_i_i989_i_fu_656_p2;
  wire [0:0]dividend0;
  wire [7:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[24] ;
  wire [0:0]\quot_reg[26] ;
  wire [4:0]\remd_tmp_reg[15] ;
  wire [21:0]\remd_tmp_reg[25] ;
  wire [5:0]\remd_tmp_reg[7] ;
  wire sel_tmp_fu_713_p2;
  wire [0:0]zext_ln29_2_reg_2629;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div overlaystream_udiv_27s_11ns_27_31_seq_1_div_U
       (.B(B),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_fu_656_p2(cmp_i_i989_i_fu_656_p2),
        .dividend0(dividend0),
        .\dividend_tmp_reg[0] (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[24] (\dividend_tmp_reg[24] ),
        .\quot_reg[26]_0 (\quot_reg[26] ),
        .\remd_tmp_reg[15] (\remd_tmp_reg[15] ),
        .\remd_tmp_reg[25] (\remd_tmp_reg[25] ),
        .\remd_tmp_reg[7] (\remd_tmp_reg[7] ),
        .sel_tmp_fu_713_p2(sel_tmp_fu_713_p2),
        .zext_ln29_2_reg_2629(zext_ln29_2_reg_2629));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27s_11ns_27_31_seq_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_66
   (ap_rst_n_0,
    r_stage_reg_r_24,
    quot,
    ap_clk,
    ap_rst_n,
    dividend0,
    CEB1,
    p_dst_2_read_reg_91);
  output ap_rst_n_0;
  output r_stage_reg_r_24;
  output [26:0]quot;
  input ap_clk;
  input ap_rst_n;
  input [0:0]dividend0;
  input CEB1;
  input [0:0]p_dst_2_read_reg_91;

  wire CEB1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]dividend0;
  wire [0:0]p_dst_2_read_reg_91;
  wire [26:0]quot;
  wire r_stage_reg_r_24;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_70 overlaystream_udiv_27s_11ns_27_31_seq_1_div_U
       (.CEB1(CEB1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .dividend0(dividend0),
        .p_dst_2_read_reg_91(p_dst_2_read_reg_91),
        .quot(quot),
        .r_stage_reg_r_24(r_stage_reg_r_24));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27s_11ns_27_31_seq_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_67
   (dividend0,
    \remd_tmp_reg[25] ,
    sel_tmp_fu_713_p2,
    cmp_i_i989_i_fu_656_p2,
    E,
    ap_clk,
    zext_ln29_2_reg_2629,
    B,
    \remd_tmp_reg[7] ,
    \remd_tmp_reg[15] ,
    \dividend_tmp_reg[0] ,
    S,
    \dividend_tmp_reg[24] ,
    \quot_reg[26] );
  output [0:0]dividend0;
  output [21:0]\remd_tmp_reg[25] ;
  output sel_tmp_fu_713_p2;
  output cmp_i_i989_i_fu_656_p2;
  input [0:0]E;
  input ap_clk;
  input [0:0]zext_ln29_2_reg_2629;
  input [0:0]B;
  input [5:0]\remd_tmp_reg[7] ;
  input [4:0]\remd_tmp_reg[15] ;
  input [7:0]\dividend_tmp_reg[0] ;
  input [2:0]S;
  input \dividend_tmp_reg[24] ;
  input [0:0]\quot_reg[26] ;

  wire [0:0]B;
  wire [0:0]E;
  wire [2:0]S;
  wire ap_clk;
  wire cmp_i_i989_i_fu_656_p2;
  wire [0:0]dividend0;
  wire [7:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[24] ;
  wire [0:0]\quot_reg[26] ;
  wire [4:0]\remd_tmp_reg[15] ;
  wire [21:0]\remd_tmp_reg[25] ;
  wire [5:0]\remd_tmp_reg[7] ;
  wire sel_tmp_fu_713_p2;
  wire [0:0]zext_ln29_2_reg_2629;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_68 overlaystream_udiv_27s_11ns_27_31_seq_1_div_U
       (.B(B),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_fu_656_p2(cmp_i_i989_i_fu_656_p2),
        .dividend0(dividend0),
        .\dividend_tmp_reg[0] (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[24] (\dividend_tmp_reg[24] ),
        .\quot_reg[26]_0 (\quot_reg[26] ),
        .\remd_tmp_reg[15] (\remd_tmp_reg[15] ),
        .\remd_tmp_reg[25] (\remd_tmp_reg[25] ),
        .\remd_tmp_reg[7] (\remd_tmp_reg[7] ),
        .sel_tmp_fu_713_p2(sel_tmp_fu_713_p2),
        .zext_ln29_2_reg_2629(zext_ln29_2_reg_2629));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div
   (dividend0,
    sel_tmp_fu_713_p2,
    \remd_tmp_reg[25] ,
    cmp_i_i989_i_fu_656_p2,
    E,
    ap_clk,
    zext_ln29_2_reg_2629,
    B,
    \remd_tmp_reg[7] ,
    \remd_tmp_reg[15] ,
    \dividend_tmp_reg[0] ,
    S,
    \dividend_tmp_reg[24] ,
    \quot_reg[26]_0 );
  output [0:0]dividend0;
  output sel_tmp_fu_713_p2;
  output [21:0]\remd_tmp_reg[25] ;
  output cmp_i_i989_i_fu_656_p2;
  input [0:0]E;
  input ap_clk;
  input [0:0]zext_ln29_2_reg_2629;
  input [0:0]B;
  input [5:0]\remd_tmp_reg[7] ;
  input [4:0]\remd_tmp_reg[15] ;
  input [7:0]\dividend_tmp_reg[0] ;
  input [2:0]S;
  input \dividend_tmp_reg[24] ;
  input [0:0]\quot_reg[26]_0 ;

  wire [0:0]B;
  wire [0:0]E;
  wire [2:0]S;
  wire ap_clk;
  wire cmp_i_i989_i_fu_656_p2;
  wire \cmp_i_i989_i_reg_2761[0]_i_2__0_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_3__0_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_4__0_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_5__0_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_6__0_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_7__0_n_2 ;
  wire [0:0]dividend0;
  wire [26:0]dividend_tmp;
  wire [7:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[24] ;
  wire [10:10]divisor0;
  wire [26:0]grp_fu_601_p2;
  wire [0:0]\quot_reg[26]_0 ;
  wire [4:0]\remd_tmp_reg[15] ;
  wire [21:0]\remd_tmp_reg[25] ;
  wire [5:0]\remd_tmp_reg[7] ;
  wire sel_tmp_fu_713_p2;
  wire [0:0]zext_ln29_2_reg_2629;

  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \cmp_i_i989_i_reg_2761[0]_i_1__0 
       (.I0(\cmp_i_i989_i_reg_2761[0]_i_2__0_n_2 ),
        .I1(grp_fu_601_p2[16]),
        .I2(grp_fu_601_p2[26]),
        .I3(grp_fu_601_p2[25]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_3__0_n_2 ),
        .I5(\cmp_i_i989_i_reg_2761[0]_i_4__0_n_2 ),
        .O(cmp_i_i989_i_fu_656_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_2__0 
       (.I0(grp_fu_601_p2[22]),
        .I1(grp_fu_601_p2[21]),
        .I2(grp_fu_601_p2[24]),
        .I3(grp_fu_601_p2[23]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_5__0_n_2 ),
        .O(\cmp_i_i989_i_reg_2761[0]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_3__0 
       (.I0(grp_fu_601_p2[6]),
        .I1(grp_fu_601_p2[5]),
        .I2(grp_fu_601_p2[8]),
        .I3(grp_fu_601_p2[7]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_6__0_n_2 ),
        .O(\cmp_i_i989_i_reg_2761[0]_i_3__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_4__0 
       (.I0(grp_fu_601_p2[14]),
        .I1(grp_fu_601_p2[13]),
        .I2(grp_fu_601_p2[0]),
        .I3(grp_fu_601_p2[15]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_7__0_n_2 ),
        .O(\cmp_i_i989_i_reg_2761[0]_i_4__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_5__0 
       (.I0(grp_fu_601_p2[19]),
        .I1(grp_fu_601_p2[20]),
        .I2(grp_fu_601_p2[17]),
        .I3(grp_fu_601_p2[18]),
        .O(\cmp_i_i989_i_reg_2761[0]_i_5__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_6__0 
       (.I0(grp_fu_601_p2[3]),
        .I1(grp_fu_601_p2[4]),
        .I2(grp_fu_601_p2[1]),
        .I3(grp_fu_601_p2[2]),
        .O(\cmp_i_i989_i_reg_2761[0]_i_6__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_7__0 
       (.I0(grp_fu_601_p2[11]),
        .I1(grp_fu_601_p2[12]),
        .I2(grp_fu_601_p2[9]),
        .I3(grp_fu_601_p2[10]),
        .O(\cmp_i_i989_i_reg_2761[0]_i_7__0_n_2 ));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B),
        .Q(dividend0),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln29_2_reg_2629),
        .Q(divisor0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0
       (.D(dividend_tmp),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .dividend0(dividend0),
        .\dividend_tmp_reg[0]_0 (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[24]_0 (\dividend_tmp_reg[24] ),
        .divisor0(divisor0),
        .\remd_tmp_reg[15]_0 (\remd_tmp_reg[15] ),
        .\remd_tmp_reg[25]_0 (\remd_tmp_reg[25] ),
        .\remd_tmp_reg[7]_0 (\remd_tmp_reg[7] ));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[0]),
        .Q(grp_fu_601_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[10]),
        .Q(grp_fu_601_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[11]),
        .Q(grp_fu_601_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[12]),
        .Q(grp_fu_601_p2[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[13]),
        .Q(grp_fu_601_p2[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[14]),
        .Q(grp_fu_601_p2[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[15]),
        .Q(grp_fu_601_p2[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[16]),
        .Q(grp_fu_601_p2[16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[17]),
        .Q(grp_fu_601_p2[17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[18]),
        .Q(grp_fu_601_p2[18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[19]),
        .Q(grp_fu_601_p2[19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[1]),
        .Q(grp_fu_601_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[20]),
        .Q(grp_fu_601_p2[20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[21]),
        .Q(grp_fu_601_p2[21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[22]),
        .Q(grp_fu_601_p2[22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[23]),
        .Q(grp_fu_601_p2[23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[24]),
        .Q(grp_fu_601_p2[24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[25]),
        .Q(grp_fu_601_p2[25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[26]),
        .Q(grp_fu_601_p2[26]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[2]),
        .Q(grp_fu_601_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[3]),
        .Q(grp_fu_601_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[4]),
        .Q(grp_fu_601_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[5]),
        .Q(grp_fu_601_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[6]),
        .Q(grp_fu_601_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[7]),
        .Q(grp_fu_601_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[8]),
        .Q(grp_fu_601_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[9]),
        .Q(grp_fu_601_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \sel_tmp_reg_2789[0]_i_1__0 
       (.I0(\cmp_i_i989_i_reg_2761[0]_i_2__0_n_2 ),
        .I1(grp_fu_601_p2[16]),
        .I2(grp_fu_601_p2[26]),
        .I3(grp_fu_601_p2[25]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_3__0_n_2 ),
        .I5(\cmp_i_i989_i_reg_2761[0]_i_4__0_n_2 ),
        .O(sel_tmp_fu_713_p2));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27s_11ns_27_31_seq_1_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_26
   (Q,
    ap_clk,
    \r_stage_reg[27] ,
    ap_rst_n_inv,
    dividend0,
    CEB1,
    p_dst_2_read_reg_91);
  output [26:0]Q;
  input ap_clk;
  input \r_stage_reg[27] ;
  input ap_rst_n_inv;
  input [0:0]dividend0;
  input CEB1;
  input [0:0]p_dst_2_read_reg_91;

  wire CEB1;
  wire [26:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]dividend0;
  wire [25:25]dividend0_0;
  wire [26:0]dividend_tmp;
  wire done0;
  wire [0:0]p_dst_2_read_reg_91;
  wire \r_stage_reg[27] ;
  wire start0;

  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_dst_2_read_reg_91),
        .Q(dividend0_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_27 overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0
       (.D(dividend_tmp),
        .E(done0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dividend0(dividend0),
        .dividend0_0(dividend0_0),
        .\r_stage_reg[27]_0 (\r_stage_reg[27] ),
        .start0(start0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEB1),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27s_11ns_27_31_seq_1_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_68
   (dividend0,
    sel_tmp_fu_713_p2,
    \remd_tmp_reg[25] ,
    cmp_i_i989_i_fu_656_p2,
    E,
    ap_clk,
    zext_ln29_2_reg_2629,
    B,
    \remd_tmp_reg[7] ,
    \remd_tmp_reg[15] ,
    \dividend_tmp_reg[0] ,
    S,
    \dividend_tmp_reg[24] ,
    \quot_reg[26]_0 );
  output [0:0]dividend0;
  output sel_tmp_fu_713_p2;
  output [21:0]\remd_tmp_reg[25] ;
  output cmp_i_i989_i_fu_656_p2;
  input [0:0]E;
  input ap_clk;
  input [0:0]zext_ln29_2_reg_2629;
  input [0:0]B;
  input [5:0]\remd_tmp_reg[7] ;
  input [4:0]\remd_tmp_reg[15] ;
  input [7:0]\dividend_tmp_reg[0] ;
  input [2:0]S;
  input \dividend_tmp_reg[24] ;
  input [0:0]\quot_reg[26]_0 ;

  wire [0:0]B;
  wire [0:0]E;
  wire [2:0]S;
  wire ap_clk;
  wire cmp_i_i989_i_fu_656_p2;
  wire \cmp_i_i989_i_reg_2761[0]_i_2_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_3_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_4_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_5_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_6_n_2 ;
  wire \cmp_i_i989_i_reg_2761[0]_i_7_n_2 ;
  wire [0:0]dividend0;
  wire [26:0]dividend_tmp;
  wire [7:0]\dividend_tmp_reg[0] ;
  wire \dividend_tmp_reg[24] ;
  wire [10:10]divisor0;
  wire [26:0]grp_fu_601_p2;
  wire [0:0]\quot_reg[26]_0 ;
  wire [4:0]\remd_tmp_reg[15] ;
  wire [21:0]\remd_tmp_reg[25] ;
  wire [5:0]\remd_tmp_reg[7] ;
  wire sel_tmp_fu_713_p2;
  wire [0:0]zext_ln29_2_reg_2629;

  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \cmp_i_i989_i_reg_2761[0]_i_1 
       (.I0(\cmp_i_i989_i_reg_2761[0]_i_2_n_2 ),
        .I1(grp_fu_601_p2[16]),
        .I2(grp_fu_601_p2[26]),
        .I3(grp_fu_601_p2[25]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_3_n_2 ),
        .I5(\cmp_i_i989_i_reg_2761[0]_i_4_n_2 ),
        .O(cmp_i_i989_i_fu_656_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_2 
       (.I0(grp_fu_601_p2[22]),
        .I1(grp_fu_601_p2[21]),
        .I2(grp_fu_601_p2[24]),
        .I3(grp_fu_601_p2[23]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_5_n_2 ),
        .O(\cmp_i_i989_i_reg_2761[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_3 
       (.I0(grp_fu_601_p2[6]),
        .I1(grp_fu_601_p2[5]),
        .I2(grp_fu_601_p2[8]),
        .I3(grp_fu_601_p2[7]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_6_n_2 ),
        .O(\cmp_i_i989_i_reg_2761[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_4 
       (.I0(grp_fu_601_p2[14]),
        .I1(grp_fu_601_p2[13]),
        .I2(grp_fu_601_p2[0]),
        .I3(grp_fu_601_p2[15]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_7_n_2 ),
        .O(\cmp_i_i989_i_reg_2761[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_5 
       (.I0(grp_fu_601_p2[19]),
        .I1(grp_fu_601_p2[20]),
        .I2(grp_fu_601_p2[17]),
        .I3(grp_fu_601_p2[18]),
        .O(\cmp_i_i989_i_reg_2761[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_6 
       (.I0(grp_fu_601_p2[3]),
        .I1(grp_fu_601_p2[4]),
        .I2(grp_fu_601_p2[1]),
        .I3(grp_fu_601_p2[2]),
        .O(\cmp_i_i989_i_reg_2761[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp_i_i989_i_reg_2761[0]_i_7 
       (.I0(grp_fu_601_p2[11]),
        .I1(grp_fu_601_p2[12]),
        .I2(grp_fu_601_p2[9]),
        .I3(grp_fu_601_p2[10]),
        .O(\cmp_i_i989_i_reg_2761[0]_i_7_n_2 ));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B),
        .Q(dividend0),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln29_2_reg_2629),
        .Q(divisor0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_69 overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0
       (.D(dividend_tmp),
        .E(E),
        .S(S),
        .ap_clk(ap_clk),
        .dividend0(dividend0),
        .\dividend_tmp_reg[0]_0 (\dividend_tmp_reg[0] ),
        .\dividend_tmp_reg[24]_0 (\dividend_tmp_reg[24] ),
        .divisor0(divisor0),
        .\remd_tmp_reg[15]_0 (\remd_tmp_reg[15] ),
        .\remd_tmp_reg[25]_0 (\remd_tmp_reg[25] ),
        .\remd_tmp_reg[7]_0 (\remd_tmp_reg[7] ));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[0]),
        .Q(grp_fu_601_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[10]),
        .Q(grp_fu_601_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[11]),
        .Q(grp_fu_601_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[12]),
        .Q(grp_fu_601_p2[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[13]),
        .Q(grp_fu_601_p2[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[14]),
        .Q(grp_fu_601_p2[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[15]),
        .Q(grp_fu_601_p2[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[16]),
        .Q(grp_fu_601_p2[16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[17]),
        .Q(grp_fu_601_p2[17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[18]),
        .Q(grp_fu_601_p2[18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[19]),
        .Q(grp_fu_601_p2[19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[1]),
        .Q(grp_fu_601_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[20]),
        .Q(grp_fu_601_p2[20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[21]),
        .Q(grp_fu_601_p2[21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[22]),
        .Q(grp_fu_601_p2[22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[23]),
        .Q(grp_fu_601_p2[23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[24]),
        .Q(grp_fu_601_p2[24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[25]),
        .Q(grp_fu_601_p2[25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[26]),
        .Q(grp_fu_601_p2[26]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[2]),
        .Q(grp_fu_601_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[3]),
        .Q(grp_fu_601_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[4]),
        .Q(grp_fu_601_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[5]),
        .Q(grp_fu_601_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[6]),
        .Q(grp_fu_601_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[7]),
        .Q(grp_fu_601_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[8]),
        .Q(grp_fu_601_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(\quot_reg[26]_0 ),
        .D(dividend_tmp[9]),
        .Q(grp_fu_601_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \sel_tmp_reg_2789[0]_i_1 
       (.I0(\cmp_i_i989_i_reg_2761[0]_i_2_n_2 ),
        .I1(grp_fu_601_p2[16]),
        .I2(grp_fu_601_p2[26]),
        .I3(grp_fu_601_p2[25]),
        .I4(\cmp_i_i989_i_reg_2761[0]_i_3_n_2 ),
        .I5(\cmp_i_i989_i_reg_2761[0]_i_4_n_2 ),
        .O(sel_tmp_fu_713_p2));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27s_11ns_27_31_seq_1_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_70
   (ap_rst_n_0,
    r_stage_reg_r_24,
    quot,
    ap_clk,
    ap_rst_n,
    dividend0,
    CEB1,
    p_dst_2_read_reg_91);
  output ap_rst_n_0;
  output r_stage_reg_r_24;
  output [26:0]quot;
  input ap_clk;
  input ap_rst_n;
  input [0:0]dividend0;
  input CEB1;
  input [0:0]p_dst_2_read_reg_91;

  wire CEB1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]dividend0;
  wire [25:25]dividend0_0;
  wire [26:0]dividend_tmp;
  wire done0;
  wire [0:0]p_dst_2_read_reg_91;
  wire [26:0]quot;
  wire r_stage_reg_r_24;
  wire start0;

  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_dst_2_read_reg_91),
        .Q(dividend0_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_71 overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0
       (.D(dividend_tmp),
        .E(done0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .dividend0(dividend0),
        .dividend0_0(dividend0_0),
        .r_stage_reg_r_24_0(r_stage_reg_r_24),
        .start0(start0));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[0]),
        .Q(quot[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[10]),
        .Q(quot[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[11]),
        .Q(quot[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[12]),
        .Q(quot[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[13]),
        .Q(quot[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[14]),
        .Q(quot[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[15]),
        .Q(quot[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[16]),
        .Q(quot[16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[17]),
        .Q(quot[17]),
        .R(1'b0));
  FDRE \quot_reg[18] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[18]),
        .Q(quot[18]),
        .R(1'b0));
  FDRE \quot_reg[19] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[19]),
        .Q(quot[19]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[1]),
        .Q(quot[1]),
        .R(1'b0));
  FDRE \quot_reg[20] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[20]),
        .Q(quot[20]),
        .R(1'b0));
  FDRE \quot_reg[21] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[21]),
        .Q(quot[21]),
        .R(1'b0));
  FDRE \quot_reg[22] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[22]),
        .Q(quot[22]),
        .R(1'b0));
  FDRE \quot_reg[23] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[23]),
        .Q(quot[23]),
        .R(1'b0));
  FDRE \quot_reg[24] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[24]),
        .Q(quot[24]),
        .R(1'b0));
  FDRE \quot_reg[25] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[25]),
        .Q(quot[25]),
        .R(1'b0));
  FDRE \quot_reg[26] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[26]),
        .Q(quot[26]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[2]),
        .Q(quot[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[3]),
        .Q(quot[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[4]),
        .Q(quot[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[5]),
        .Q(quot[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[6]),
        .Q(quot[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[7]),
        .Q(quot[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[8]),
        .Q(quot[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(dividend_tmp[9]),
        .Q(quot[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEB1),
        .Q(start0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u
   (D,
    \remd_tmp_reg[25]_0 ,
    E,
    dividend0,
    ap_clk,
    divisor0,
    \remd_tmp_reg[7]_0 ,
    \remd_tmp_reg[15]_0 ,
    \dividend_tmp_reg[0]_0 ,
    S,
    \dividend_tmp_reg[24]_0 );
  output [26:0]D;
  output [21:0]\remd_tmp_reg[25]_0 ;
  input [0:0]E;
  input [0:0]dividend0;
  input ap_clk;
  input [0:0]divisor0;
  input [5:0]\remd_tmp_reg[7]_0 ;
  input [4:0]\remd_tmp_reg[15]_0 ;
  input [7:0]\dividend_tmp_reg[0]_0 ;
  input [2:0]S;
  input \dividend_tmp_reg[24]_0 ;

  wire [26:0]D;
  wire [0:0]E;
  wire [2:0]S;
  wire ap_clk;
  wire cal_tmp_carry__0_i_10__2_n_2;
  wire cal_tmp_carry__0_i_11__2_n_2;
  wire cal_tmp_carry__0_i_9__4_n_2;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_12;
  wire cal_tmp_carry__0_n_13;
  wire cal_tmp_carry__0_n_14;
  wire cal_tmp_carry__0_n_15;
  wire cal_tmp_carry__0_n_16;
  wire cal_tmp_carry__0_n_17;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_12;
  wire cal_tmp_carry__1_n_13;
  wire cal_tmp_carry__1_n_14;
  wire cal_tmp_carry__1_n_15;
  wire cal_tmp_carry__1_n_16;
  wire cal_tmp_carry__1_n_17;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_n_16;
  wire cal_tmp_carry__2_n_17;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry_i_2__2_n_2;
  wire cal_tmp_carry_i_9__3_n_2;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_12;
  wire cal_tmp_carry_n_13;
  wire cal_tmp_carry_n_14;
  wire cal_tmp_carry_n_15;
  wire cal_tmp_carry_n_16;
  wire cal_tmp_carry_n_17;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [0:0]dividend0;
  wire \dividend0_reg_n_2_[23] ;
  wire \dividend_tmp[10]_i_1__3_n_2 ;
  wire \dividend_tmp[11]_i_1__3_n_2 ;
  wire \dividend_tmp[12]_i_1__3_n_2 ;
  wire \dividend_tmp[13]_i_1__3_n_2 ;
  wire \dividend_tmp[14]_i_1__3_n_2 ;
  wire \dividend_tmp[15]_i_1__3_n_2 ;
  wire \dividend_tmp[16]_i_1__3_n_2 ;
  wire \dividend_tmp[17]_i_1__3_n_2 ;
  wire \dividend_tmp[18]_i_1__3_n_2 ;
  wire \dividend_tmp[19]_i_1__3_n_2 ;
  wire \dividend_tmp[1]_i_1__3_n_2 ;
  wire \dividend_tmp[20]_i_1__2_n_2 ;
  wire \dividend_tmp[21]_i_1__2_n_2 ;
  wire \dividend_tmp[22]_i_1__2_n_2 ;
  wire \dividend_tmp[23]_i_1__3_n_2 ;
  wire \dividend_tmp[24]_i_1__0_n_2 ;
  wire \dividend_tmp[25]_i_1__0_n_2 ;
  wire \dividend_tmp[26]_i_1__0_n_2 ;
  wire \dividend_tmp[2]_i_1__3_n_2 ;
  wire \dividend_tmp[3]_i_1__3_n_2 ;
  wire \dividend_tmp[4]_i_1__3_n_2 ;
  wire \dividend_tmp[5]_i_1__3_n_2 ;
  wire \dividend_tmp[6]_i_1__3_n_2 ;
  wire \dividend_tmp[7]_i_1__3_n_2 ;
  wire \dividend_tmp[8]_i_1__3_n_2 ;
  wire \dividend_tmp[9]_i_1__3_n_2 ;
  wire [7:0]\dividend_tmp_reg[0]_0 ;
  wire \dividend_tmp_reg[24]_0 ;
  wire [0:0]divisor0;
  wire \divisor0_reg_n_2_[10] ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire [9:6]remd_tmp;
  wire \remd_tmp[0]_i_1__0_n_2 ;
  wire \remd_tmp[10]_i_1__0_n_2 ;
  wire \remd_tmp[11]_i_1__0_n_2 ;
  wire \remd_tmp[12]_i_1__0_n_2 ;
  wire \remd_tmp[13]_i_1__0_n_2 ;
  wire \remd_tmp[14]_i_1__0_n_2 ;
  wire \remd_tmp[15]_i_1__0_n_2 ;
  wire \remd_tmp[16]_i_1__0_n_2 ;
  wire \remd_tmp[17]_i_1__0_n_2 ;
  wire \remd_tmp[18]_i_1__0_n_2 ;
  wire \remd_tmp[19]_i_1__0_n_2 ;
  wire \remd_tmp[1]_i_1__0_n_2 ;
  wire \remd_tmp[20]_i_1__0_n_2 ;
  wire \remd_tmp[21]_i_1__0_n_2 ;
  wire \remd_tmp[22]_i_1__0_n_2 ;
  wire \remd_tmp[23]_i_1__0_n_2 ;
  wire \remd_tmp[24]_i_1__0_n_2 ;
  wire \remd_tmp[25]_i_1__0_n_2 ;
  wire \remd_tmp[2]_i_1__0_n_2 ;
  wire \remd_tmp[3]_i_1__0_n_2 ;
  wire \remd_tmp[4]_i_1__0_n_2 ;
  wire \remd_tmp[5]_i_1__0_n_2 ;
  wire \remd_tmp[6]_i_1__0_n_2 ;
  wire \remd_tmp[7]_i_1__0_n_2 ;
  wire \remd_tmp[8]_i_1__0_n_2 ;
  wire \remd_tmp[9]_i_1__0_n_2 ;
  wire [9:6]remd_tmp_mux;
  wire [4:0]\remd_tmp_reg[15]_0 ;
  wire [21:0]\remd_tmp_reg[25]_0 ;
  wire [5:0]\remd_tmp_reg[7]_0 ;
  wire [7:3]NLW_cal_tmp_carry__2_CO_UNCONNECTED;
  wire [7:2]NLW_cal_tmp_carry__2_O_UNCONNECTED;

  CARRY8 cal_tmp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .DI({remd_tmp_mux[6],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_10,cal_tmp_carry_n_11,cal_tmp_carry_n_12,cal_tmp_carry_n_13,cal_tmp_carry_n_14,cal_tmp_carry_n_15,cal_tmp_carry_n_16,cal_tmp_carry_n_17}),
        .S({cal_tmp_carry_i_2__2_n_2,\remd_tmp_reg[7]_0 ,cal_tmp_carry_i_9__3_n_2}));
  CARRY8 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,remd_tmp_mux[9:7]}),
        .O({cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11,cal_tmp_carry__0_n_12,cal_tmp_carry__0_n_13,cal_tmp_carry__0_n_14,cal_tmp_carry__0_n_15,cal_tmp_carry__0_n_16,cal_tmp_carry__0_n_17}),
        .S({\remd_tmp_reg[15]_0 ,cal_tmp_carry__0_i_9__4_n_2,cal_tmp_carry__0_i_10__2_n_2,cal_tmp_carry__0_i_11__2_n_2}));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_10__2
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_10__2_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_11__2
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_11__2_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__0
       (.I0(remd_tmp[9]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__0
       (.I0(remd_tmp[8]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__0
       (.I0(remd_tmp[7]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_9__4
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_9__4_n_2));
  CARRY8 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11,cal_tmp_carry__1_n_12,cal_tmp_carry__1_n_13,cal_tmp_carry__1_n_14,cal_tmp_carry__1_n_15,cal_tmp_carry__1_n_16,cal_tmp_carry__1_n_17}),
        .S(\dividend_tmp_reg[0]_0 ));
  CARRY8 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_cal_tmp_carry__2_CO_UNCONNECTED[7:3],p_2_out,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[7:4],p_0_in,NLW_cal_tmp_carry__2_O_UNCONNECTED[2],cal_tmp_carry__2_n_16,cal_tmp_carry__2_n_17}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,S}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__0
       (.I0(remd_tmp[6]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(remd_tmp_mux[6]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_2__2
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry_i_2__2_n_2));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_9__3
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(D[26]),
        .I2(\dividend0_reg_n_2_[23] ),
        .O(cal_tmp_carry_i_9__3_n_2));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend0),
        .Q(\dividend0_reg_n_2_[23] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1__3 
       (.I0(D[9]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[10]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1__3 
       (.I0(D[10]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[11]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1__3 
       (.I0(D[11]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[12]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1__3 
       (.I0(D[12]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[13]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1__3 
       (.I0(D[13]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[14]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1__3 
       (.I0(D[14]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[15]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1__3 
       (.I0(D[15]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[16]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1__3 
       (.I0(D[16]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[17]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1__3 
       (.I0(D[17]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[18]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1__3 
       (.I0(D[18]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[19]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__3 
       (.I0(D[0]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[1]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1__2 
       (.I0(D[19]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[20]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1__2 
       (.I0(D[20]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[21]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1__2 
       (.I0(D[21]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[22]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1__3 
       (.I0(D[22]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[23]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1__0 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(D[23]),
        .I2(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[24]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1__0 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(D[24]),
        .I2(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[25]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1__0 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(D[25]),
        .I2(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[26]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__3 
       (.I0(D[1]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[2]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__3 
       (.I0(D[2]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[3]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__3 
       (.I0(D[3]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[4]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__3 
       (.I0(D[4]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[5]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__3 
       (.I0(D[5]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[6]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1__3 
       (.I0(D[6]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[7]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1__3 
       (.I0(D[7]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[8]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1__3 
       (.I0(D[8]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[9]_i_1__3_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__3_n_2 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__3_n_2 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__3_n_2 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__3_n_2 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__3_n_2 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__3_n_2 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__3_n_2 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__3_n_2 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__3_n_2 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__3_n_2 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__3_n_2 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__2_n_2 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__2_n_2 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__2_n_2 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__3_n_2 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__0_n_2 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1__0_n_2 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1__0_n_2 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__3_n_2 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__3_n_2 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__3_n_2 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__3_n_2 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__3_n_2 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__3_n_2 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__3_n_2 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__3_n_2 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor0),
        .Q(\divisor0_reg_n_2_[10] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__0 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(D[26]),
        .I2(\dividend_tmp_reg[24]_0 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_17),
        .O(\remd_tmp[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__0 
       (.I0(remd_tmp[9]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_15),
        .O(\remd_tmp[10]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [6]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_14),
        .O(\remd_tmp[11]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [7]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_13),
        .O(\remd_tmp[12]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [8]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_12),
        .O(\remd_tmp[13]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [9]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_11),
        .O(\remd_tmp[14]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [10]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [11]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_17),
        .O(\remd_tmp[16]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [12]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_16),
        .O(\remd_tmp[17]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [13]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_15),
        .O(\remd_tmp[18]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [14]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_14),
        .O(\remd_tmp[19]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [0]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_16),
        .O(\remd_tmp[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [15]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_13),
        .O(\remd_tmp[20]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [16]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_12),
        .O(\remd_tmp[21]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [17]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_11),
        .O(\remd_tmp[22]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [18]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[23]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [19]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_17),
        .O(\remd_tmp[24]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [20]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_16),
        .O(\remd_tmp[25]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [1]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_15),
        .O(\remd_tmp[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [2]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_14),
        .O(\remd_tmp[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [3]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_13),
        .O(\remd_tmp[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [4]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_12),
        .O(\remd_tmp[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__0 
       (.I0(\remd_tmp_reg[25]_0 [5]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_11),
        .O(\remd_tmp[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__0 
       (.I0(remd_tmp[6]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_10),
        .O(\remd_tmp[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__0 
       (.I0(remd_tmp[7]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_17),
        .O(\remd_tmp[8]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__0 
       (.I0(remd_tmp[8]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_16),
        .O(\remd_tmp[9]_i_1__0_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [9]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__0_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__0_n_2 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__0_n_2 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__0_n_2 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__0_n_2 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27s_11ns_27_31_seq_1_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_27
   (E,
    D,
    ap_clk,
    \r_stage_reg[27]_0 ,
    ap_rst_n_inv,
    start0,
    dividend0_0,
    dividend0);
  output [0:0]E;
  output [26:0]D;
  input ap_clk;
  input \r_stage_reg[27]_0 ;
  input ap_rst_n_inv;
  input start0;
  input [0:0]dividend0_0;
  input [0:0]dividend0;

  wire [26:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_10__1_n_2;
  wire cal_tmp_carry__0_i_11__1_n_2;
  wire cal_tmp_carry__0_i_4__2_n_2;
  wire cal_tmp_carry__0_i_5__2_n_2;
  wire cal_tmp_carry__0_i_6__2_n_2;
  wire cal_tmp_carry__0_i_7__1_n_2;
  wire cal_tmp_carry__0_i_8__2_n_2;
  wire cal_tmp_carry__0_i_9__3_n_2;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_12;
  wire cal_tmp_carry__0_n_13;
  wire cal_tmp_carry__0_n_14;
  wire cal_tmp_carry__0_n_15;
  wire cal_tmp_carry__0_n_16;
  wire cal_tmp_carry__0_n_17;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_1__2_n_2;
  wire cal_tmp_carry__1_i_2__2_n_2;
  wire cal_tmp_carry__1_i_3__2_n_2;
  wire cal_tmp_carry__1_i_4__2_n_2;
  wire cal_tmp_carry__1_i_5__2_n_2;
  wire cal_tmp_carry__1_i_6__2_n_2;
  wire cal_tmp_carry__1_i_7__2_n_2;
  wire cal_tmp_carry__1_i_8__2_n_2;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_12;
  wire cal_tmp_carry__1_n_13;
  wire cal_tmp_carry__1_n_14;
  wire cal_tmp_carry__1_n_15;
  wire cal_tmp_carry__1_n_16;
  wire cal_tmp_carry__1_n_17;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_1__2_n_2;
  wire cal_tmp_carry__2_i_2__2_n_2;
  wire cal_tmp_carry__2_i_3__2_n_2;
  wire cal_tmp_carry__2_n_16;
  wire cal_tmp_carry__2_n_17;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry_i_2__1_n_2;
  wire cal_tmp_carry_i_3__1_n_2;
  wire cal_tmp_carry_i_4__2_n_2;
  wire cal_tmp_carry_i_5__2_n_2;
  wire cal_tmp_carry_i_6__1_n_2;
  wire cal_tmp_carry_i_7__1_n_2;
  wire cal_tmp_carry_i_8__1_n_2;
  wire cal_tmp_carry_i_9__2_n_2;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_12;
  wire cal_tmp_carry_n_13;
  wire cal_tmp_carry_n_14;
  wire cal_tmp_carry_n_15;
  wire cal_tmp_carry_n_16;
  wire cal_tmp_carry_n_17;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [0:0]dividend0;
  wire [0:0]dividend0_0;
  wire \dividend0_reg_n_2_[25] ;
  wire \dividend_tmp[10]_i_1__2_n_2 ;
  wire \dividend_tmp[11]_i_1__2_n_2 ;
  wire \dividend_tmp[12]_i_1__2_n_2 ;
  wire \dividend_tmp[13]_i_1__2_n_2 ;
  wire \dividend_tmp[14]_i_1__2_n_2 ;
  wire \dividend_tmp[15]_i_1__2_n_2 ;
  wire \dividend_tmp[16]_i_1__2_n_2 ;
  wire \dividend_tmp[17]_i_1__2_n_2 ;
  wire \dividend_tmp[18]_i_1__2_n_2 ;
  wire \dividend_tmp[19]_i_1__2_n_2 ;
  wire \dividend_tmp[1]_i_1__2_n_2 ;
  wire \dividend_tmp[20]_i_1__1_n_2 ;
  wire \dividend_tmp[21]_i_1__1_n_2 ;
  wire \dividend_tmp[22]_i_1__1_n_2 ;
  wire \dividend_tmp[23]_i_1__2_n_2 ;
  wire \dividend_tmp[24]_i_1__0_n_2 ;
  wire \dividend_tmp[25]_i_1__0_n_2 ;
  wire \dividend_tmp[26]_i_1__0_n_2 ;
  wire \dividend_tmp[2]_i_1__2_n_2 ;
  wire \dividend_tmp[3]_i_1__2_n_2 ;
  wire \dividend_tmp[4]_i_1__2_n_2 ;
  wire \dividend_tmp[5]_i_1__2_n_2 ;
  wire \dividend_tmp[6]_i_1__2_n_2 ;
  wire \dividend_tmp[7]_i_1__2_n_2 ;
  wire \dividend_tmp[8]_i_1__2_n_2 ;
  wire \dividend_tmp[9]_i_1__2_n_2 ;
  wire \divisor0_reg_n_2_[10] ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire \r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ;
  wire \r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ;
  wire \r_stage_reg[27]_0 ;
  wire r_stage_reg_gate_n_2;
  wire \r_stage_reg_n_2_[0] ;
  wire [25:0]remd_tmp;
  wire \remd_tmp[0]_i_1__0_n_2 ;
  wire \remd_tmp[10]_i_1__0_n_2 ;
  wire \remd_tmp[11]_i_1__0_n_2 ;
  wire \remd_tmp[12]_i_1__0_n_2 ;
  wire \remd_tmp[13]_i_1__0_n_2 ;
  wire \remd_tmp[14]_i_1__0_n_2 ;
  wire \remd_tmp[15]_i_1__0_n_2 ;
  wire \remd_tmp[16]_i_1__0_n_2 ;
  wire \remd_tmp[17]_i_1__0_n_2 ;
  wire \remd_tmp[18]_i_1__0_n_2 ;
  wire \remd_tmp[19]_i_1__0_n_2 ;
  wire \remd_tmp[1]_i_1__0_n_2 ;
  wire \remd_tmp[20]_i_1__0_n_2 ;
  wire \remd_tmp[21]_i_1__0_n_2 ;
  wire \remd_tmp[22]_i_1__0_n_2 ;
  wire \remd_tmp[23]_i_1__0_n_2 ;
  wire \remd_tmp[24]_i_1__0_n_2 ;
  wire \remd_tmp[25]_i_1__0_n_2 ;
  wire \remd_tmp[2]_i_1__0_n_2 ;
  wire \remd_tmp[3]_i_1__0_n_2 ;
  wire \remd_tmp[4]_i_1__0_n_2 ;
  wire \remd_tmp[5]_i_1__0_n_2 ;
  wire \remd_tmp[6]_i_1__0_n_2 ;
  wire \remd_tmp[7]_i_1__0_n_2 ;
  wire \remd_tmp[8]_i_1__0_n_2 ;
  wire \remd_tmp[9]_i_1__0_n_2 ;
  wire [9:6]remd_tmp_mux;
  wire start0;
  wire [7:3]NLW_cal_tmp_carry__2_CO_UNCONNECTED;
  wire [7:2]NLW_cal_tmp_carry__2_O_UNCONNECTED;
  wire \NLW_r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_Q31_UNCONNECTED ;

  CARRY8 cal_tmp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .DI({remd_tmp_mux[6],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_10,cal_tmp_carry_n_11,cal_tmp_carry_n_12,cal_tmp_carry_n_13,cal_tmp_carry_n_14,cal_tmp_carry_n_15,cal_tmp_carry_n_16,cal_tmp_carry_n_17}),
        .S({cal_tmp_carry_i_2__1_n_2,cal_tmp_carry_i_3__1_n_2,cal_tmp_carry_i_4__2_n_2,cal_tmp_carry_i_5__2_n_2,cal_tmp_carry_i_6__1_n_2,cal_tmp_carry_i_7__1_n_2,cal_tmp_carry_i_8__1_n_2,cal_tmp_carry_i_9__2_n_2}));
  CARRY8 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,remd_tmp_mux[9:7]}),
        .O({cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11,cal_tmp_carry__0_n_12,cal_tmp_carry__0_n_13,cal_tmp_carry__0_n_14,cal_tmp_carry__0_n_15,cal_tmp_carry__0_n_16,cal_tmp_carry__0_n_17}),
        .S({cal_tmp_carry__0_i_4__2_n_2,cal_tmp_carry__0_i_5__2_n_2,cal_tmp_carry__0_i_6__2_n_2,cal_tmp_carry__0_i_7__1_n_2,cal_tmp_carry__0_i_8__2_n_2,cal_tmp_carry__0_i_9__3_n_2,cal_tmp_carry__0_i_10__1_n_2,cal_tmp_carry__0_i_11__1_n_2}));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_10__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_10__1_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_11__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_11__1_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__0
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__0
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__0
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[14]),
        .O(cal_tmp_carry__0_i_4__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_5__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[13]),
        .O(cal_tmp_carry__0_i_5__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_6__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[12]),
        .O(cal_tmp_carry__0_i_6__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_7__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[11]),
        .O(cal_tmp_carry__0_i_7__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_8__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[10]),
        .O(cal_tmp_carry__0_i_8__2_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_9__3
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_9__3_n_2));
  CARRY8 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11,cal_tmp_carry__1_n_12,cal_tmp_carry__1_n_13,cal_tmp_carry__1_n_14,cal_tmp_carry__1_n_15,cal_tmp_carry__1_n_16,cal_tmp_carry__1_n_17}),
        .S({cal_tmp_carry__1_i_1__2_n_2,cal_tmp_carry__1_i_2__2_n_2,cal_tmp_carry__1_i_3__2_n_2,cal_tmp_carry__1_i_4__2_n_2,cal_tmp_carry__1_i_5__2_n_2,cal_tmp_carry__1_i_6__2_n_2,cal_tmp_carry__1_i_7__2_n_2,cal_tmp_carry__1_i_8__2_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__1_i_1__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__1_i_2__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__1_i_3__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__1_i_4__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_5__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[18]),
        .O(cal_tmp_carry__1_i_5__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_6__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__1_i_6__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_7__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__1_i_7__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_8__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[15]),
        .O(cal_tmp_carry__1_i_8__2_n_2));
  CARRY8 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_cal_tmp_carry__2_CO_UNCONNECTED[7:3],p_2_out,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[7:4],p_0_in,NLW_cal_tmp_carry__2_O_UNCONNECTED[2],cal_tmp_carry__2_n_16,cal_tmp_carry__2_n_17}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,cal_tmp_carry__2_i_1__2_n_2,cal_tmp_carry__2_i_2__2_n_2,cal_tmp_carry__2_i_3__2_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[25]),
        .O(cal_tmp_carry__2_i_1__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__2_i_2__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__2_i_3__2_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__0
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[6]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_2__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry_i_2__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_3__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[5]),
        .O(cal_tmp_carry_i_3__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[4]),
        .O(cal_tmp_carry_i_4__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_5__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[3]),
        .O(cal_tmp_carry_i_5__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_6__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[2]),
        .O(cal_tmp_carry_i_6__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_7__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[1]),
        .O(cal_tmp_carry_i_7__1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_8__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[0]),
        .O(cal_tmp_carry_i_8__1_n_2));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_9__2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(D[26]),
        .I2(\dividend0_reg_n_2_[25] ),
        .O(cal_tmp_carry_i_9__2_n_2));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(start0),
        .D(dividend0_0),
        .Q(\dividend0_reg_n_2_[25] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1__2 
       (.I0(D[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[10]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1__2 
       (.I0(D[10]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[11]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1__2 
       (.I0(D[11]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[12]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1__2 
       (.I0(D[12]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[13]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1__2 
       (.I0(D[13]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[14]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1__2 
       (.I0(D[14]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[15]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1__2 
       (.I0(D[15]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[16]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1__2 
       (.I0(D[16]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[17]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1__2 
       (.I0(D[17]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[18]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1__2 
       (.I0(D[18]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[19]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__2 
       (.I0(D[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1__1 
       (.I0(D[19]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[20]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1__1 
       (.I0(D[20]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[21]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1__1 
       (.I0(D[21]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[22]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1__2 
       (.I0(D[22]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[23]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1__0 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(D[23]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[24]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1__0 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(D[24]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[25]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1__0 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(D[25]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[26]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__2 
       (.I0(D[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[2]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__2 
       (.I0(D[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[3]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__2 
       (.I0(D[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[4]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__2 
       (.I0(D[4]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[5]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__2 
       (.I0(D[5]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[6]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1__2 
       (.I0(D[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[7]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1__2 
       (.I0(D[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[8]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1__2 
       (.I0(D[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[9]_i_1__2_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__2_n_2 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__2_n_2 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__2_n_2 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__2_n_2 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__2_n_2 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__2_n_2 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__2_n_2 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__2_n_2 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__2_n_2 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__2_n_2 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__2_n_2 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__1_n_2 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__1_n_2 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__1_n_2 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__2_n_2 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__0_n_2 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1__0_n_2 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1__0_n_2 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__2_n_2 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__2_n_2 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__2_n_2 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__2_n_2 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__2_n_2 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__2_n_2 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__2_n_2 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__2_n_2 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(start0),
        .D(dividend0),
        .Q(\divisor0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(start0),
        .Q(\r_stage_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/udiv_27s_11ns_27_31_seq_1_U25/overlaystream_udiv_27s_11ns_27_31_seq_1_div_U/overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/udiv_27s_11ns_27_31_seq_1_U25/overlaystream_udiv_27s_11ns_27_31_seq_1_div_U/overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0/r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23 " *) 
  SRLC32E \r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_2_[0] ),
        .Q(\r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ),
        .Q31(\NLW_r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ),
        .Q(\r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ),
        .R(1'b0));
  FDRE \r_stage_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_2),
        .Q(E),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ),
        .I1(\r_stage_reg[27]_0 ),
        .O(r_stage_reg_gate_n_2));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__0 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(D[26]),
        .I2(\r_stage_reg_n_2_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_17),
        .O(\remd_tmp[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__0 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_15),
        .O(\remd_tmp[10]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__0 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_14),
        .O(\remd_tmp[11]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__0 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_13),
        .O(\remd_tmp[12]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__0 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_12),
        .O(\remd_tmp[13]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__0 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_11),
        .O(\remd_tmp[14]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__0 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1__0 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_17),
        .O(\remd_tmp[16]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1__0 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_16),
        .O(\remd_tmp[17]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1__0 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_15),
        .O(\remd_tmp[18]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1__0 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_14),
        .O(\remd_tmp[19]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__0 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_16),
        .O(\remd_tmp[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1__0 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_13),
        .O(\remd_tmp[20]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1__0 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_12),
        .O(\remd_tmp[21]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1__0 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_11),
        .O(\remd_tmp[22]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1__0 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[23]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1__0 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_17),
        .O(\remd_tmp[24]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1__0 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_16),
        .O(\remd_tmp[25]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__0 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_15),
        .O(\remd_tmp[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__0 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_14),
        .O(\remd_tmp[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__0 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_13),
        .O(\remd_tmp[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__0 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_12),
        .O(\remd_tmp[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__0 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_11),
        .O(\remd_tmp[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__0 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_10),
        .O(\remd_tmp[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__0 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_17),
        .O(\remd_tmp[8]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__0 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_16),
        .O(\remd_tmp[9]_i_1__0_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__0_n_2 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__0_n_2 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__0_n_2 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__0_n_2 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__0_n_2 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__0_n_2 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__0_n_2 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1__0_n_2 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1__0_n_2 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1__0_n_2 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1__0_n_2 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__0_n_2 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1__0_n_2 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1__0_n_2 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1__0_n_2 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1__0_n_2 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1__0_n_2 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1__0_n_2 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__0_n_2 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__0_n_2 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__0_n_2 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__0_n_2 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__0_n_2 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__0_n_2 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__0_n_2 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__0_n_2 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27s_11ns_27_31_seq_1_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_69
   (D,
    \remd_tmp_reg[25]_0 ,
    E,
    dividend0,
    ap_clk,
    divisor0,
    \remd_tmp_reg[7]_0 ,
    \remd_tmp_reg[15]_0 ,
    \dividend_tmp_reg[0]_0 ,
    S,
    \dividend_tmp_reg[24]_0 );
  output [26:0]D;
  output [21:0]\remd_tmp_reg[25]_0 ;
  input [0:0]E;
  input [0:0]dividend0;
  input ap_clk;
  input [0:0]divisor0;
  input [5:0]\remd_tmp_reg[7]_0 ;
  input [4:0]\remd_tmp_reg[15]_0 ;
  input [7:0]\dividend_tmp_reg[0]_0 ;
  input [2:0]S;
  input \dividend_tmp_reg[24]_0 ;

  wire [26:0]D;
  wire [0:0]E;
  wire [2:0]S;
  wire ap_clk;
  wire cal_tmp_carry__0_i_10__0_n_2;
  wire cal_tmp_carry__0_i_11__0_n_2;
  wire cal_tmp_carry__0_i_9__2_n_2;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_12;
  wire cal_tmp_carry__0_n_13;
  wire cal_tmp_carry__0_n_14;
  wire cal_tmp_carry__0_n_15;
  wire cal_tmp_carry__0_n_16;
  wire cal_tmp_carry__0_n_17;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_12;
  wire cal_tmp_carry__1_n_13;
  wire cal_tmp_carry__1_n_14;
  wire cal_tmp_carry__1_n_15;
  wire cal_tmp_carry__1_n_16;
  wire cal_tmp_carry__1_n_17;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_n_16;
  wire cal_tmp_carry__2_n_17;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry_i_2__0_n_2;
  wire cal_tmp_carry_i_9__0_n_2;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_12;
  wire cal_tmp_carry_n_13;
  wire cal_tmp_carry_n_14;
  wire cal_tmp_carry_n_15;
  wire cal_tmp_carry_n_16;
  wire cal_tmp_carry_n_17;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [0:0]dividend0;
  wire \dividend0_reg_n_2_[23] ;
  wire \dividend_tmp[10]_i_1__0_n_2 ;
  wire \dividend_tmp[11]_i_1__0_n_2 ;
  wire \dividend_tmp[12]_i_1__0_n_2 ;
  wire \dividend_tmp[13]_i_1__0_n_2 ;
  wire \dividend_tmp[14]_i_1__0_n_2 ;
  wire \dividend_tmp[15]_i_1__0_n_2 ;
  wire \dividend_tmp[16]_i_1__0_n_2 ;
  wire \dividend_tmp[17]_i_1__0_n_2 ;
  wire \dividend_tmp[18]_i_1__0_n_2 ;
  wire \dividend_tmp[19]_i_1__0_n_2 ;
  wire \dividend_tmp[1]_i_1__0_n_2 ;
  wire \dividend_tmp[20]_i_1__0_n_2 ;
  wire \dividend_tmp[21]_i_1__0_n_2 ;
  wire \dividend_tmp[22]_i_1__0_n_2 ;
  wire \dividend_tmp[23]_i_1__0_n_2 ;
  wire \dividend_tmp[24]_i_1_n_2 ;
  wire \dividend_tmp[25]_i_1_n_2 ;
  wire \dividend_tmp[26]_i_1_n_2 ;
  wire \dividend_tmp[2]_i_1__0_n_2 ;
  wire \dividend_tmp[3]_i_1__0_n_2 ;
  wire \dividend_tmp[4]_i_1__0_n_2 ;
  wire \dividend_tmp[5]_i_1__0_n_2 ;
  wire \dividend_tmp[6]_i_1__0_n_2 ;
  wire \dividend_tmp[7]_i_1__0_n_2 ;
  wire \dividend_tmp[8]_i_1__0_n_2 ;
  wire \dividend_tmp[9]_i_1__0_n_2 ;
  wire [7:0]\dividend_tmp_reg[0]_0 ;
  wire \dividend_tmp_reg[24]_0 ;
  wire [0:0]divisor0;
  wire \divisor0_reg_n_2_[10] ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire [9:6]remd_tmp;
  wire \remd_tmp[0]_i_1_n_2 ;
  wire \remd_tmp[10]_i_1_n_2 ;
  wire \remd_tmp[11]_i_1_n_2 ;
  wire \remd_tmp[12]_i_1_n_2 ;
  wire \remd_tmp[13]_i_1_n_2 ;
  wire \remd_tmp[14]_i_1_n_2 ;
  wire \remd_tmp[15]_i_1_n_2 ;
  wire \remd_tmp[16]_i_1_n_2 ;
  wire \remd_tmp[17]_i_1_n_2 ;
  wire \remd_tmp[18]_i_1_n_2 ;
  wire \remd_tmp[19]_i_1_n_2 ;
  wire \remd_tmp[1]_i_1_n_2 ;
  wire \remd_tmp[20]_i_1_n_2 ;
  wire \remd_tmp[21]_i_1_n_2 ;
  wire \remd_tmp[22]_i_1_n_2 ;
  wire \remd_tmp[23]_i_1_n_2 ;
  wire \remd_tmp[24]_i_1_n_2 ;
  wire \remd_tmp[25]_i_1_n_2 ;
  wire \remd_tmp[2]_i_1_n_2 ;
  wire \remd_tmp[3]_i_1_n_2 ;
  wire \remd_tmp[4]_i_1_n_2 ;
  wire \remd_tmp[5]_i_1_n_2 ;
  wire \remd_tmp[6]_i_1_n_2 ;
  wire \remd_tmp[7]_i_1_n_2 ;
  wire \remd_tmp[8]_i_1_n_2 ;
  wire \remd_tmp[9]_i_1_n_2 ;
  wire [9:6]remd_tmp_mux;
  wire [4:0]\remd_tmp_reg[15]_0 ;
  wire [21:0]\remd_tmp_reg[25]_0 ;
  wire [5:0]\remd_tmp_reg[7]_0 ;
  wire [7:3]NLW_cal_tmp_carry__2_CO_UNCONNECTED;
  wire [7:2]NLW_cal_tmp_carry__2_O_UNCONNECTED;

  CARRY8 cal_tmp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .DI({remd_tmp_mux[6],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_10,cal_tmp_carry_n_11,cal_tmp_carry_n_12,cal_tmp_carry_n_13,cal_tmp_carry_n_14,cal_tmp_carry_n_15,cal_tmp_carry_n_16,cal_tmp_carry_n_17}),
        .S({cal_tmp_carry_i_2__0_n_2,\remd_tmp_reg[7]_0 ,cal_tmp_carry_i_9__0_n_2}));
  CARRY8 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,remd_tmp_mux[9:7]}),
        .O({cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11,cal_tmp_carry__0_n_12,cal_tmp_carry__0_n_13,cal_tmp_carry__0_n_14,cal_tmp_carry__0_n_15,cal_tmp_carry__0_n_16,cal_tmp_carry__0_n_17}),
        .S({\remd_tmp_reg[15]_0 ,cal_tmp_carry__0_i_9__2_n_2,cal_tmp_carry__0_i_10__0_n_2,cal_tmp_carry__0_i_11__0_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[9]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(remd_tmp_mux[9]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_10__0
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_10__0_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_11__0
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_11__0_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[8]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[7]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_9__2
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_9__2_n_2));
  CARRY8 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11,cal_tmp_carry__1_n_12,cal_tmp_carry__1_n_13,cal_tmp_carry__1_n_14,cal_tmp_carry__1_n_15,cal_tmp_carry__1_n_16,cal_tmp_carry__1_n_17}),
        .S(\dividend_tmp_reg[0]_0 ));
  CARRY8 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_cal_tmp_carry__2_CO_UNCONNECTED[7:3],p_2_out,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[7:4],p_0_in,NLW_cal_tmp_carry__2_O_UNCONNECTED[2],cal_tmp_carry__2_n_16,cal_tmp_carry__2_n_17}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,S}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[6]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(remd_tmp_mux[6]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_2__0
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry_i_2__0_n_2));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_9__0
       (.I0(\dividend_tmp_reg[24]_0 ),
        .I1(D[26]),
        .I2(\dividend0_reg_n_2_[23] ),
        .O(cal_tmp_carry_i_9__0_n_2));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend0),
        .Q(\dividend0_reg_n_2_[23] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1__0 
       (.I0(D[9]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[10]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1__0 
       (.I0(D[10]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[11]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1__0 
       (.I0(D[11]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[12]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1__0 
       (.I0(D[12]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[13]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1__0 
       (.I0(D[13]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[14]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1__0 
       (.I0(D[14]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1__0 
       (.I0(D[15]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[16]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1__0 
       (.I0(D[16]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[17]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1__0 
       (.I0(D[17]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[18]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1__0 
       (.I0(D[18]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[19]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1__0 
       (.I0(D[0]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1__0 
       (.I0(D[19]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[20]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1__0 
       (.I0(D[20]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[21]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1__0 
       (.I0(D[21]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[22]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1__0 
       (.I0(D[22]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[23]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(D[23]),
        .I2(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(D[24]),
        .I2(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[25]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(D[25]),
        .I2(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1__0 
       (.I0(D[1]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1__0 
       (.I0(D[2]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1__0 
       (.I0(D[3]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1__0 
       (.I0(D[4]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1__0 
       (.I0(D[5]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1__0 
       (.I0(D[6]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1__0 
       (.I0(D[7]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[8]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1__0 
       (.I0(D[8]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .O(\dividend_tmp[9]_i_1__0_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__0_n_2 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__0_n_2 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__0_n_2 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__0_n_2 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__0_n_2 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__0_n_2 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__0_n_2 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__0_n_2 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__0_n_2 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__0_n_2 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__0_n_2 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__0_n_2 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__0_n_2 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__0_n_2 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__0_n_2 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_2 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_2 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_2 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__0_n_2 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__0_n_2 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__0_n_2 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__0_n_2 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__0_n_2 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__0_n_2 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__0_n_2 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__0_n_2 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor0),
        .Q(\divisor0_reg_n_2_[10] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_2_[23] ),
        .I1(D[26]),
        .I2(\dividend_tmp_reg[24]_0 ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_17),
        .O(\remd_tmp[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_15),
        .O(\remd_tmp[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [6]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_14),
        .O(\remd_tmp[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [7]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_13),
        .O(\remd_tmp[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [8]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_12),
        .O(\remd_tmp[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [9]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_11),
        .O(\remd_tmp[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [10]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [11]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_17),
        .O(\remd_tmp[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [12]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_16),
        .O(\remd_tmp[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [13]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_15),
        .O(\remd_tmp[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [14]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_14),
        .O(\remd_tmp[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [0]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_16),
        .O(\remd_tmp[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [15]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_13),
        .O(\remd_tmp[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [16]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_12),
        .O(\remd_tmp[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [17]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_11),
        .O(\remd_tmp[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [18]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [19]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_17),
        .O(\remd_tmp[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [20]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_16),
        .O(\remd_tmp[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [1]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_15),
        .O(\remd_tmp[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [2]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_14),
        .O(\remd_tmp[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [3]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_13),
        .O(\remd_tmp[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [4]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_12),
        .O(\remd_tmp[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(\remd_tmp_reg[25]_0 [5]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_11),
        .O(\remd_tmp[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_10),
        .O(\remd_tmp[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_17),
        .O(\remd_tmp[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\dividend_tmp_reg[24]_0 ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_16),
        .O(\remd_tmp[9]_i_1_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [9]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_2 ),
        .Q(\remd_tmp_reg[25]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_2 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_2 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_2 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_2 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_udiv_27s_11ns_27_31_seq_1_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_71
   (ap_rst_n_0,
    r_stage_reg_r_24_0,
    E,
    D,
    ap_clk,
    start0,
    dividend0_0,
    dividend0,
    ap_rst_n);
  output ap_rst_n_0;
  output r_stage_reg_r_24_0;
  output [0:0]E;
  output [26:0]D;
  input ap_clk;
  input start0;
  input [0:0]dividend0_0;
  input [0:0]dividend0;
  input ap_rst_n;

  wire [26:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire cal_tmp_carry__0_i_10_n_2;
  wire cal_tmp_carry__0_i_11_n_2;
  wire cal_tmp_carry__0_i_4_n_2;
  wire cal_tmp_carry__0_i_5_n_2;
  wire cal_tmp_carry__0_i_6_n_2;
  wire cal_tmp_carry__0_i_7_n_2;
  wire cal_tmp_carry__0_i_8_n_2;
  wire cal_tmp_carry__0_i_9__1_n_2;
  wire cal_tmp_carry__0_n_10;
  wire cal_tmp_carry__0_n_11;
  wire cal_tmp_carry__0_n_12;
  wire cal_tmp_carry__0_n_13;
  wire cal_tmp_carry__0_n_14;
  wire cal_tmp_carry__0_n_15;
  wire cal_tmp_carry__0_n_16;
  wire cal_tmp_carry__0_n_17;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__0_n_9;
  wire cal_tmp_carry__1_i_1_n_2;
  wire cal_tmp_carry__1_i_2_n_2;
  wire cal_tmp_carry__1_i_3_n_2;
  wire cal_tmp_carry__1_i_4_n_2;
  wire cal_tmp_carry__1_i_5_n_2;
  wire cal_tmp_carry__1_i_6_n_2;
  wire cal_tmp_carry__1_i_7_n_2;
  wire cal_tmp_carry__1_i_8_n_2;
  wire cal_tmp_carry__1_n_10;
  wire cal_tmp_carry__1_n_11;
  wire cal_tmp_carry__1_n_12;
  wire cal_tmp_carry__1_n_13;
  wire cal_tmp_carry__1_n_14;
  wire cal_tmp_carry__1_n_15;
  wire cal_tmp_carry__1_n_16;
  wire cal_tmp_carry__1_n_17;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__1_n_9;
  wire cal_tmp_carry__2_i_1_n_2;
  wire cal_tmp_carry__2_i_2_n_2;
  wire cal_tmp_carry__2_i_3_n_2;
  wire cal_tmp_carry__2_n_16;
  wire cal_tmp_carry__2_n_17;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__2_n_9;
  wire cal_tmp_carry_i_2_n_2;
  wire cal_tmp_carry_i_3_n_2;
  wire cal_tmp_carry_i_4_n_2;
  wire cal_tmp_carry_i_5_n_2;
  wire cal_tmp_carry_i_6_n_2;
  wire cal_tmp_carry_i_7_n_2;
  wire cal_tmp_carry_i_8_n_2;
  wire cal_tmp_carry_i_9_n_2;
  wire cal_tmp_carry_n_10;
  wire cal_tmp_carry_n_11;
  wire cal_tmp_carry_n_12;
  wire cal_tmp_carry_n_13;
  wire cal_tmp_carry_n_14;
  wire cal_tmp_carry_n_15;
  wire cal_tmp_carry_n_16;
  wire cal_tmp_carry_n_17;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire cal_tmp_carry_n_9;
  wire [0:0]dividend0;
  wire [0:0]dividend0_0;
  wire \dividend0_reg_n_2_[25] ;
  wire \dividend_tmp[10]_i_1_n_2 ;
  wire \dividend_tmp[11]_i_1_n_2 ;
  wire \dividend_tmp[12]_i_1_n_2 ;
  wire \dividend_tmp[13]_i_1_n_2 ;
  wire \dividend_tmp[14]_i_1_n_2 ;
  wire \dividend_tmp[15]_i_1_n_2 ;
  wire \dividend_tmp[16]_i_1_n_2 ;
  wire \dividend_tmp[17]_i_1_n_2 ;
  wire \dividend_tmp[18]_i_1_n_2 ;
  wire \dividend_tmp[19]_i_1_n_2 ;
  wire \dividend_tmp[1]_i_1_n_2 ;
  wire \dividend_tmp[20]_i_1_n_2 ;
  wire \dividend_tmp[21]_i_1_n_2 ;
  wire \dividend_tmp[22]_i_1_n_2 ;
  wire \dividend_tmp[23]_i_1_n_2 ;
  wire \dividend_tmp[24]_i_1_n_2 ;
  wire \dividend_tmp[25]_i_1_n_2 ;
  wire \dividend_tmp[26]_i_1_n_2 ;
  wire \dividend_tmp[2]_i_1_n_2 ;
  wire \dividend_tmp[3]_i_1_n_2 ;
  wire \dividend_tmp[4]_i_1_n_2 ;
  wire \dividend_tmp[5]_i_1_n_2 ;
  wire \dividend_tmp[6]_i_1_n_2 ;
  wire \dividend_tmp[7]_i_1_n_2 ;
  wire \dividend_tmp[8]_i_1_n_2 ;
  wire \dividend_tmp[9]_i_1_n_2 ;
  wire \divisor0_reg_n_2_[10] ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire \r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ;
  wire \r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ;
  wire r_stage_reg_gate_n_2;
  wire \r_stage_reg_n_2_[0] ;
  wire r_stage_reg_r_0_n_2;
  wire r_stage_reg_r_10_n_2;
  wire r_stage_reg_r_11_n_2;
  wire r_stage_reg_r_12_n_2;
  wire r_stage_reg_r_13_n_2;
  wire r_stage_reg_r_14_n_2;
  wire r_stage_reg_r_15_n_2;
  wire r_stage_reg_r_16_n_2;
  wire r_stage_reg_r_17_n_2;
  wire r_stage_reg_r_18_n_2;
  wire r_stage_reg_r_19_n_2;
  wire r_stage_reg_r_1_n_2;
  wire r_stage_reg_r_20_n_2;
  wire r_stage_reg_r_21_n_2;
  wire r_stage_reg_r_22_n_2;
  wire r_stage_reg_r_23_n_2;
  wire r_stage_reg_r_24_0;
  wire r_stage_reg_r_2_n_2;
  wire r_stage_reg_r_3_n_2;
  wire r_stage_reg_r_4_n_2;
  wire r_stage_reg_r_5_n_2;
  wire r_stage_reg_r_6_n_2;
  wire r_stage_reg_r_7_n_2;
  wire r_stage_reg_r_8_n_2;
  wire r_stage_reg_r_9_n_2;
  wire r_stage_reg_r_n_2;
  wire [25:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_2 ;
  wire \remd_tmp[10]_i_1_n_2 ;
  wire \remd_tmp[11]_i_1_n_2 ;
  wire \remd_tmp[12]_i_1_n_2 ;
  wire \remd_tmp[13]_i_1_n_2 ;
  wire \remd_tmp[14]_i_1_n_2 ;
  wire \remd_tmp[15]_i_1_n_2 ;
  wire \remd_tmp[16]_i_1_n_2 ;
  wire \remd_tmp[17]_i_1_n_2 ;
  wire \remd_tmp[18]_i_1_n_2 ;
  wire \remd_tmp[19]_i_1_n_2 ;
  wire \remd_tmp[1]_i_1_n_2 ;
  wire \remd_tmp[20]_i_1_n_2 ;
  wire \remd_tmp[21]_i_1_n_2 ;
  wire \remd_tmp[22]_i_1_n_2 ;
  wire \remd_tmp[23]_i_1_n_2 ;
  wire \remd_tmp[24]_i_1_n_2 ;
  wire \remd_tmp[25]_i_1_n_2 ;
  wire \remd_tmp[2]_i_1_n_2 ;
  wire \remd_tmp[3]_i_1_n_2 ;
  wire \remd_tmp[4]_i_1_n_2 ;
  wire \remd_tmp[5]_i_1_n_2 ;
  wire \remd_tmp[6]_i_1_n_2 ;
  wire \remd_tmp[7]_i_1_n_2 ;
  wire \remd_tmp[8]_i_1_n_2 ;
  wire \remd_tmp[9]_i_1_n_2 ;
  wire [9:6]remd_tmp_mux;
  wire start0;
  wire [7:3]NLW_cal_tmp_carry__2_CO_UNCONNECTED;
  wire [7:2]NLW_cal_tmp_carry__2_O_UNCONNECTED;
  wire \NLW_r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_Q31_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  CARRY8 cal_tmp_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8,cal_tmp_carry_n_9}),
        .DI({remd_tmp_mux[6],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_10,cal_tmp_carry_n_11,cal_tmp_carry_n_12,cal_tmp_carry_n_13,cal_tmp_carry_n_14,cal_tmp_carry_n_15,cal_tmp_carry_n_16,cal_tmp_carry_n_17}),
        .S({cal_tmp_carry_i_2_n_2,cal_tmp_carry_i_3_n_2,cal_tmp_carry_i_4_n_2,cal_tmp_carry_i_5_n_2,cal_tmp_carry_i_6_n_2,cal_tmp_carry_i_7_n_2,cal_tmp_carry_i_8_n_2,cal_tmp_carry_i_9_n_2}));
  CARRY8 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8,cal_tmp_carry__0_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,remd_tmp_mux[9:7]}),
        .O({cal_tmp_carry__0_n_10,cal_tmp_carry__0_n_11,cal_tmp_carry__0_n_12,cal_tmp_carry__0_n_13,cal_tmp_carry__0_n_14,cal_tmp_carry__0_n_15,cal_tmp_carry__0_n_16,cal_tmp_carry__0_n_17}),
        .S({cal_tmp_carry__0_i_4_n_2,cal_tmp_carry__0_i_5_n_2,cal_tmp_carry__0_i_6_n_2,cal_tmp_carry__0_i_7_n_2,cal_tmp_carry__0_i_8_n_2,cal_tmp_carry__0_i_9__1_n_2,cal_tmp_carry__0_i_10_n_2,cal_tmp_carry__0_i_11_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[9]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_10
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_10_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_11
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_11_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[14]),
        .O(cal_tmp_carry__0_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[13]),
        .O(cal_tmp_carry__0_i_5_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[12]),
        .O(cal_tmp_carry__0_i_6_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[11]),
        .O(cal_tmp_carry__0_i_7_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[10]),
        .O(cal_tmp_carry__0_i_8_n_2));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_9__1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry__0_i_9__1_n_2));
  CARRY8 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8,cal_tmp_carry__1_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_10,cal_tmp_carry__1_n_11,cal_tmp_carry__1_n_12,cal_tmp_carry__1_n_13,cal_tmp_carry__1_n_14,cal_tmp_carry__1_n_15,cal_tmp_carry__1_n_16,cal_tmp_carry__1_n_17}),
        .S({cal_tmp_carry__1_i_1_n_2,cal_tmp_carry__1_i_2_n_2,cal_tmp_carry__1_i_3_n_2,cal_tmp_carry__1_i_4_n_2,cal_tmp_carry__1_i_5_n_2,cal_tmp_carry__1_i_6_n_2,cal_tmp_carry__1_i_7_n_2,cal_tmp_carry__1_i_8_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__1_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[18]),
        .O(cal_tmp_carry__1_i_5_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_6
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__1_i_6_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_7
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__1_i_7_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_8
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[15]),
        .O(cal_tmp_carry__1_i_8_n_2));
  CARRY8 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_cal_tmp_carry__2_CO_UNCONNECTED[7:3],p_2_out,cal_tmp_carry__2_n_8,cal_tmp_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__2_O_UNCONNECTED[7:4],p_0_in,NLW_cal_tmp_carry__2_O_UNCONNECTED[2],cal_tmp_carry__2_n_16,cal_tmp_carry__2_n_17}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,cal_tmp_carry__2_i_1_n_2,cal_tmp_carry__2_i_2_n_2,cal_tmp_carry__2_i_3_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[25]),
        .O(cal_tmp_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(remd_tmp_mux[6]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_2
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_2_[10] ),
        .O(cal_tmp_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_3
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[5]),
        .O(cal_tmp_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[4]),
        .O(cal_tmp_carry_i_4_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[3]),
        .O(cal_tmp_carry_i_5_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[2]),
        .O(cal_tmp_carry_i_6_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_7
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[1]),
        .O(cal_tmp_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_8
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(remd_tmp[0]),
        .O(cal_tmp_carry_i_8_n_2));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_9
       (.I0(\r_stage_reg_n_2_[0] ),
        .I1(D[26]),
        .I2(\dividend0_reg_n_2_[25] ),
        .O(cal_tmp_carry_i_9_n_2));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(start0),
        .D(dividend0_0),
        .Q(\dividend0_reg_n_2_[25] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[10]_i_1 
       (.I0(D[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[11]_i_1 
       (.I0(D[10]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[12]_i_1 
       (.I0(D[11]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[13]_i_1 
       (.I0(D[12]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[14]_i_1 
       (.I0(D[13]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[15]_i_1 
       (.I0(D[14]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[16]_i_1 
       (.I0(D[15]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1 
       (.I0(D[16]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1 
       (.I0(D[17]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1 
       (.I0(D[18]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[1]_i_1 
       (.I0(D[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1 
       (.I0(D[19]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1 
       (.I0(D[20]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1 
       (.I0(D[21]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1 
       (.I0(D[22]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(D[23]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(D[24]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[25]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(D[25]),
        .I2(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[2]_i_1 
       (.I0(D[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[3]_i_1 
       (.I0(D[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[4]_i_1 
       (.I0(D[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[5]_i_1 
       (.I0(D[4]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[6]_i_1 
       (.I0(D[5]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[7]_i_1 
       (.I0(D[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[8]_i_1 
       (.I0(D[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[9]_i_1 
       (.I0(D[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .O(\dividend_tmp[9]_i_1_n_2 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_2 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_2 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_2 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_2 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_2 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_2 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_2 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_2 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_2 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_2 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_2 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_2 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_2 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_2 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_2 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_2 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_2 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_2 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_2 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_2 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_2 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_2 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_2 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_2 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_2 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_2 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(start0),
        .D(dividend0),
        .Q(\divisor0_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(start0),
        .Q(\r_stage_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/udiv_27s_11ns_27_31_seq_1_U25/overlaystream_udiv_27s_11ns_27_31_seq_1_div_U/overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/udiv_27s_11ns_27_31_seq_1_U25/overlaystream_udiv_27s_11ns_27_31_seq_1_div_U/overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0/r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23 " *) 
  SRLC32E \r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23 
       (.A({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_2_[0] ),
        .Q(\r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ),
        .Q31(\NLW_r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[25]_srl25___resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_23_n_2 ),
        .Q(\r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ),
        .R(1'b0));
  FDRE \r_stage_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_2),
        .Q(E),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[26]_resize_2_9_1080_1920_1080_1920_1_2_32_U0_grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_udiv_27s_11ns_27_31_seq_1_U25_overlaystream_udiv_27s_11ns_27_31_seq_1_div_U_overlaystream_udiv_27s_11ns_27_31_seq_1_div_u_0_r_stage_reg_r_24_n_2 ),
        .I1(r_stage_reg_r_24_0),
        .O(r_stage_reg_gate_n_2));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_2),
        .Q(r_stage_reg_r_0_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_2),
        .Q(r_stage_reg_r_1_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_2),
        .Q(r_stage_reg_r_10_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_2),
        .Q(r_stage_reg_r_11_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_2),
        .Q(r_stage_reg_r_12_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_2),
        .Q(r_stage_reg_r_13_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_2),
        .Q(r_stage_reg_r_14_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_n_2),
        .Q(r_stage_reg_r_15_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_2),
        .Q(r_stage_reg_r_16_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_16_n_2),
        .Q(r_stage_reg_r_17_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_17_n_2),
        .Q(r_stage_reg_r_18_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_18_n_2),
        .Q(r_stage_reg_r_19_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_n_2),
        .Q(r_stage_reg_r_2_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_19_n_2),
        .Q(r_stage_reg_r_20_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_20_n_2),
        .Q(r_stage_reg_r_21_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_21_n_2),
        .Q(r_stage_reg_r_22_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_22_n_2),
        .Q(r_stage_reg_r_23_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_23_n_2),
        .Q(r_stage_reg_r_24_0),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_2),
        .Q(r_stage_reg_r_3_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_2),
        .Q(r_stage_reg_r_4_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_n_2),
        .Q(r_stage_reg_r_5_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_5_n_2),
        .Q(r_stage_reg_r_6_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_2),
        .Q(r_stage_reg_r_7_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_2),
        .Q(r_stage_reg_r_8_n_2),
        .R(ap_rst_n_0));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_n_2),
        .Q(r_stage_reg_r_9_n_2),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_2_[25] ),
        .I1(D[26]),
        .I2(\r_stage_reg_n_2_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_17),
        .O(\remd_tmp[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_15),
        .O(\remd_tmp[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_14),
        .O(\remd_tmp[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_13),
        .O(\remd_tmp[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_12),
        .O(\remd_tmp[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_11),
        .O(\remd_tmp[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_10),
        .O(\remd_tmp[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_17),
        .O(\remd_tmp[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_16),
        .O(\remd_tmp[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_15),
        .O(\remd_tmp[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_14),
        .O(\remd_tmp[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_16),
        .O(\remd_tmp[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_13),
        .O(\remd_tmp[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_12),
        .O(\remd_tmp[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_11),
        .O(\remd_tmp[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_10),
        .O(\remd_tmp[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_17),
        .O(\remd_tmp[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_16),
        .O(\remd_tmp[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_15),
        .O(\remd_tmp[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_14),
        .O(\remd_tmp[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_13),
        .O(\remd_tmp[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_12),
        .O(\remd_tmp[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_11),
        .O(\remd_tmp[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_10),
        .O(\remd_tmp[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_17),
        .O(\remd_tmp[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_2_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_16),
        .O(\remd_tmp[9]_i_1_n_2 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_2 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_2 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_2 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_2 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_2 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_2 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_2 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_2 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_2 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_2 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_2 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_2 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_2 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_2 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_2 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_2 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_2 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_2 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_2 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_2 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_2 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_2 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_2 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_2 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_2 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_2 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s
   (ap_block_pp1_stage0_subdone,
    zext_ln29_reg_2624,
    sext_ln29_reg_2595,
    \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ,
    DDR_wr_en_reg_3096,
    Q,
    E,
    DDR_wr_en_fu_1627_p2,
    \zext_ln216_1_reg_2732_reg[26]_0 ,
    CO,
    \zext_ln29_4_reg_2648_reg[26]_0 ,
    \zext_ln29_4_reg_2648_reg[26]_1 ,
    full_n_reg,
    push,
    WEA,
    \ap_CS_fsm_reg[64]_0 ,
    internal_empty_n4_out,
    \ap_CS_fsm_reg[64]_1 ,
    \ap_CS_fsm_reg[64]_2 ,
    if_din,
    ap_clk,
    CEA1,
    B,
    D,
    ap_rst_n_inv,
    sub181_i_fu_645_p2,
    p_dst_2_read_reg_91,
    DSP_A_B_DATA_INST,
    \sext_ln29_reg_2595_reg[10]_0 ,
    \DDR_wr_en_reg_3096_reg[0]_0 ,
    \r_stage_reg[27] ,
    ap_rst_n,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg,
    img_dst2_data_full_n,
    img_src2_data_empty_n,
    DI,
    S,
    p_reg_reg_i_51__2,
    p_reg_reg_i_51__2_0,
    \usedw_reg[10] ,
    \ap_CS_fsm_reg[0]_0 ,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
    start_once_reg,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
    \divisor0_reg[10] ,
    \dividend0_reg[26] );
  output ap_block_pp1_stage0_subdone;
  output [0:0]zext_ln29_reg_2624;
  output [0:0]sext_ln29_reg_2595;
  output \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ;
  output DDR_wr_en_reg_3096;
  output [0:0]Q;
  output [0:0]E;
  output DDR_wr_en_fu_1627_p2;
  output [10:0]\zext_ln216_1_reg_2732_reg[26]_0 ;
  output [0:0]CO;
  output [10:0]\zext_ln29_4_reg_2648_reg[26]_0 ;
  output [0:0]\zext_ln29_4_reg_2648_reg[26]_1 ;
  output [0:0]full_n_reg;
  output push;
  output [0:0]WEA;
  output [1:0]\ap_CS_fsm_reg[64]_0 ;
  output internal_empty_n4_out;
  output \ap_CS_fsm_reg[64]_1 ;
  output \ap_CS_fsm_reg[64]_2 ;
  output [23:0]if_din;
  input ap_clk;
  input CEA1;
  input [0:0]B;
  input [3:0]D;
  input ap_rst_n_inv;
  input [0:0]sub181_i_fu_645_p2;
  input [0:0]p_dst_2_read_reg_91;
  input [23:0]DSP_A_B_DATA_INST;
  input \sext_ln29_reg_2595_reg[10]_0 ;
  input \DDR_wr_en_reg_3096_reg[0]_0 ;
  input \r_stage_reg[27] ;
  input ap_rst_n;
  input grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;
  input img_dst2_data_full_n;
  input img_src2_data_empty_n;
  input [5:0]DI;
  input [5:0]S;
  input [5:0]p_reg_reg_i_51__2;
  input [5:0]p_reg_reg_i_51__2_0;
  input \usedw_reg[10] ;
  input [1:0]\ap_CS_fsm_reg[0]_0 ;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  input start_once_reg;
  input resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  input [3:0]\divisor0_reg[10] ;
  input [3:0]\dividend0_reg[26] ;

  wire [15:0]A;
  wire [0:0]B;
  wire [16:0]B_0;
  wire CEA1;
  wire [0:0]CO;
  wire [3:0]D;
  wire DDR_wr_en_fu_1627_p2;
  wire DDR_wr_en_reg_3096;
  wire \DDR_wr_en_reg_3096_reg[0]_0 ;
  wire [5:0]DI;
  wire [23:0]DSP_A_B_DATA_INST;
  wire [0:0]E;
  wire [15:0]PB_out_V_0_1_fu_1664_p4;
  wire [15:0]PB_out_V_1_1_fu_1673_p4;
  wire [15:0]PB_out_V_2_1_fu_1682_p4;
  wire [15:0]PB_out_overlap_V_0_1_fu_1718_p4;
  wire [15:0]PB_out_overlap_V_1_1_fu_1727_p4;
  wire [15:0]PB_out_overlap_V_2_1_fu_1736_p4;
  wire [0:0]Q;
  wire [5:0]S;
  wire [0:0]WEA;
  wire [15:1]Wx_V_0_0_2_fu_829_p2;
  wire Wx_V_0_0_reg_28450;
  wire [15:0]Wy_V_1_fu_1272_p3;
  wire [31:0]Xindex_output_next_fu_767_p2;
  wire \Yaxis_overlap_en_2_reg_325[0]_i_1__0_n_2 ;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter5_reg;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire \Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ;
  wire Yaxis_overlap_en_fu_1419_p2;
  wire Yaxis_overlap_en_reg_3036;
  wire Yaxis_overlap_en_reg_30360;
  wire \Yaxis_overlap_en_reg_3036[0]_i_100__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_101__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_102__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_103__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_104__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_105__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_106__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_107__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_108__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_109__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_110__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_111__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_112__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_113__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_114__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_115__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_116__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_117__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_118__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_119__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_120__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_121__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_122__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_123__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_19__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_20__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_21__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_22__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_23__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_24__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_25__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_26__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_27__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_28__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_29__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_30__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_31__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_32__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_33__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_35__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_36__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_37__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_38__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_39__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_40__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_41__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_42__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_43__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_44__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_47__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_48__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_49__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_50__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_51__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_52__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_53__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_54__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_55__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_56__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_57__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_58__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_59__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_60__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_61__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_62__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_64_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_65_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_66_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_67_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_68_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_69_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_70_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_71_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_72__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_73__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_74__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_75__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_76__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_77__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_78__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_79__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_80__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_81__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_82__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_85_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_86_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_87_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_88_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_89_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_90_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_91_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_92_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_93__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_94__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_95__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_96__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_97__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_98__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_99__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_45__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_45__0_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_9 ;
  wire [31:0]Yindex_output_tmp_reg_316;
  wire \Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ;
  wire \Yindex_output_tmp_reg_316[31]_i_1__0_n_2 ;
  wire [15:0]accum_reg_V_0_0_1_reg_491;
  wire accum_reg_V_0_0_1_reg_4910;
  wire [15:0]accum_reg_V_0_1_1_reg_480;
  wire [15:0]accum_reg_V_1_0_1_reg_469;
  wire [15:0]accum_reg_V_1_1_1_reg_458;
  wire [15:0]accum_reg_V_2_0_1_reg_447;
  wire [15:0]accum_reg_V_2_1_1_reg_436;
  wire [15:0]accum_reg_overlap_V_0_0_1_reg_425;
  wire [15:0]accum_reg_overlap_V_0_1_1_reg_414;
  wire [15:0]accum_reg_overlap_V_1_0_1_reg_403;
  wire [15:0]accum_reg_overlap_V_1_1_1_reg_392;
  wire accum_reg_overlap_V_2_0_1_reg_381;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[0] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[10] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[11] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[12] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[13] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[14] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[15] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[1] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[2] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[3] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[4] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[5] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[6] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[7] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[8] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[9] ;
  wire accum_reg_overlap_V_2_1_1_reg_370;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[0] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[10] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[11] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[12] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[13] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[14] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[15] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[1] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[2] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[3] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[4] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[5] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[6] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[7] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[8] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[9] ;
  wire [31:16]add_ln1351_fu_936_p2;
  wire [15:8]add_ln216_3_fu_2244_p2;
  wire [15:8]add_ln216_4_fu_2295_p2;
  wire [15:8]add_ln216_5_fu_2349_p2;
  wire [15:0]add_ln695_3_fu_1455_p2;
  wire [10:0]add_ln695_4_fu_1495_p2;
  wire and_ln218_1_fu_1450_p2;
  wire and_ln218_1_reg_30580;
  wire \and_ln218_1_reg_3058[0]_i_10__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_11__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_12__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_13__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_14__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_15__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_16__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_17__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_18__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_3__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_4__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_5__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_6__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_7__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_8__0_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_9__0_n_2 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2__0_n_3 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2__0_n_4 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2__0_n_5 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2__0_n_6 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2__0_n_7 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2__0_n_8 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2__0_n_9 ;
  wire \and_ln218_1_reg_3058_reg_n_2_[0] ;
  wire \ap_CS_fsm[1]_i_10__0_n_2 ;
  wire \ap_CS_fsm[1]_i_11__0_n_2 ;
  wire \ap_CS_fsm[1]_i_12__0_n_2 ;
  wire \ap_CS_fsm[1]_i_13__0_n_2 ;
  wire \ap_CS_fsm[1]_i_14__0_n_2 ;
  wire \ap_CS_fsm[1]_i_15__0_n_2 ;
  wire \ap_CS_fsm[1]_i_16__0_n_2 ;
  wire \ap_CS_fsm[1]_i_17__0_n_2 ;
  wire \ap_CS_fsm[1]_i_2__1_n_2 ;
  wire \ap_CS_fsm[1]_i_3__0_n_2 ;
  wire \ap_CS_fsm[1]_i_4__0_n_2 ;
  wire \ap_CS_fsm[1]_i_5__0_n_2 ;
  wire \ap_CS_fsm[1]_i_6__0_n_2 ;
  wire \ap_CS_fsm[1]_i_7__0_n_2 ;
  wire \ap_CS_fsm[1]_i_8__0_n_2 ;
  wire \ap_CS_fsm[1]_i_9__0_n_2 ;
  wire \ap_CS_fsm[64]_i_1__0_n_2 ;
  wire ap_CS_fsm_pp1_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[64]_0 ;
  wire \ap_CS_fsm_reg[64]_1 ;
  wire \ap_CS_fsm_reg[64]_2 ;
  wire \ap_CS_fsm_reg_n_2_[10] ;
  wire \ap_CS_fsm_reg_n_2_[11] ;
  wire \ap_CS_fsm_reg_n_2_[12] ;
  wire \ap_CS_fsm_reg_n_2_[13] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[16] ;
  wire \ap_CS_fsm_reg_n_2_[17] ;
  wire \ap_CS_fsm_reg_n_2_[18] ;
  wire \ap_CS_fsm_reg_n_2_[19] ;
  wire \ap_CS_fsm_reg_n_2_[1] ;
  wire \ap_CS_fsm_reg_n_2_[20] ;
  wire \ap_CS_fsm_reg_n_2_[21] ;
  wire \ap_CS_fsm_reg_n_2_[22] ;
  wire \ap_CS_fsm_reg_n_2_[23] ;
  wire \ap_CS_fsm_reg_n_2_[24] ;
  wire \ap_CS_fsm_reg_n_2_[25] ;
  wire \ap_CS_fsm_reg_n_2_[26] ;
  wire \ap_CS_fsm_reg_n_2_[27] ;
  wire \ap_CS_fsm_reg_n_2_[28] ;
  wire \ap_CS_fsm_reg_n_2_[29] ;
  wire \ap_CS_fsm_reg_n_2_[2] ;
  wire \ap_CS_fsm_reg_n_2_[33] ;
  wire \ap_CS_fsm_reg_n_2_[34] ;
  wire \ap_CS_fsm_reg_n_2_[35] ;
  wire \ap_CS_fsm_reg_n_2_[36] ;
  wire \ap_CS_fsm_reg_n_2_[37] ;
  wire \ap_CS_fsm_reg_n_2_[38] ;
  wire \ap_CS_fsm_reg_n_2_[39] ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[40] ;
  wire \ap_CS_fsm_reg_n_2_[41] ;
  wire \ap_CS_fsm_reg_n_2_[42] ;
  wire \ap_CS_fsm_reg_n_2_[43] ;
  wire \ap_CS_fsm_reg_n_2_[44] ;
  wire \ap_CS_fsm_reg_n_2_[45] ;
  wire \ap_CS_fsm_reg_n_2_[46] ;
  wire \ap_CS_fsm_reg_n_2_[47] ;
  wire \ap_CS_fsm_reg_n_2_[48] ;
  wire \ap_CS_fsm_reg_n_2_[49] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[50] ;
  wire \ap_CS_fsm_reg_n_2_[51] ;
  wire \ap_CS_fsm_reg_n_2_[52] ;
  wire \ap_CS_fsm_reg_n_2_[53] ;
  wire \ap_CS_fsm_reg_n_2_[54] ;
  wire \ap_CS_fsm_reg_n_2_[55] ;
  wire \ap_CS_fsm_reg_n_2_[56] ;
  wire \ap_CS_fsm_reg_n_2_[57] ;
  wire \ap_CS_fsm_reg_n_2_[58] ;
  wire \ap_CS_fsm_reg_n_2_[59] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[60] ;
  wire \ap_CS_fsm_reg_n_2_[61] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire \ap_CS_fsm_reg_n_2_[8] ;
  wire \ap_CS_fsm_reg_n_2_[9] ;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state63;
  wire [63:1]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_2;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7_i_1__0_n_2;
  wire ap_enable_reg_pp1_iter7_reg_n_2;
  wire ap_enable_reg_pp1_iter8_i_1__0_n_2;
  wire ap_enable_reg_pp1_iter8_reg_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bit_select_i_i96_i_reg_2769[0]_i_1__0_n_2 ;
  wire \bit_select_i_i96_i_reg_2769_reg_n_2_[0] ;
  wire cmp117_fu_749_p2;
  wire cmp117_reg_2821;
  wire \cmp117_reg_2821[0]_i_2__0_n_2 ;
  wire \cmp117_reg_2821[0]_i_3_n_2 ;
  wire \cmp117_reg_2821[0]_i_4__0_n_2 ;
  wire cmp117_reg_2821_pp1_iter1_reg;
  wire \cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last_n_2 ;
  wire \cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_n_2 ;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire \cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ;
  wire cmp_i_i989_i_fu_656_p2;
  wire cmp_i_i989_i_reg_2761;
  wire [10:0]col_index_1_fu_793_p2;
  wire [10:0]col_index_1_reg_2863;
  wire \col_index_1_reg_2863[10]_i_3__0_n_2 ;
  wire \col_index_1_reg_2863[10]_i_4__0_n_2 ;
  wire \col_index_1_reg_2863[10]_i_5__0_n_2 ;
  wire \col_index_1_reg_2863[10]_i_6__0_n_2 ;
  wire \col_index_1_reg_2863[3]_i_2__0_n_2 ;
  wire \col_index_1_reg_2863[4]_i_2__0_n_2 ;
  wire \col_index_1_reg_2863[6]_i_2__0_n_2 ;
  wire \col_index_1_reg_2863[9]_i_2__0_n_2 ;
  wire col_index_reg_305;
  wire \col_index_reg_305_reg_n_2_[0] ;
  wire \col_index_reg_305_reg_n_2_[10] ;
  wire \col_index_reg_305_reg_n_2_[1] ;
  wire \col_index_reg_305_reg_n_2_[2] ;
  wire \col_index_reg_305_reg_n_2_[3] ;
  wire \col_index_reg_305_reg_n_2_[4] ;
  wire \col_index_reg_305_reg_n_2_[5] ;
  wire \col_index_reg_305_reg_n_2_[6] ;
  wire \col_index_reg_305_reg_n_2_[7] ;
  wire \col_index_reg_305_reg_n_2_[8] ;
  wire \col_index_reg_305_reg_n_2_[9] ;
  wire [10:0]dim3_V_fu_567_p2;
  wire [23:23]dividend0;
  wire [3:0]\dividend0_reg[26] ;
  wire [3:0]\divisor0_reg[10] ;
  wire done0;
  wire empty_28_reg_2774;
  wire [0:0]empty_30_fu_875_p1;
  wire empty_30_reg_2881;
  wire \empty_30_reg_2881[0]_i_10__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_12__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_13__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_14_n_2 ;
  wire \empty_30_reg_2881[0]_i_15__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_16__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_17__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_18__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_19__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_20__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_21__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_22__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_23__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_24__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_25__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_26__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_27__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_28__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_29__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_30__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_3__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_4__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_5__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_6__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_7__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_8__0_n_2 ;
  wire \empty_30_reg_2881[0]_i_9__0_n_2 ;
  wire \empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last_n_2 ;
  wire \empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_n_2 ;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire \empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ;
  wire \empty_30_reg_2881_reg[0]_i_11_n_3 ;
  wire \empty_30_reg_2881_reg[0]_i_11_n_4 ;
  wire \empty_30_reg_2881_reg[0]_i_11_n_5 ;
  wire \empty_30_reg_2881_reg[0]_i_11_n_6 ;
  wire \empty_30_reg_2881_reg[0]_i_11_n_7 ;
  wire \empty_30_reg_2881_reg[0]_i_11_n_8 ;
  wire \empty_30_reg_2881_reg[0]_i_11_n_9 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_10 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_11 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_12 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_13 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_14 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_15 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_16 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_17 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_2 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_3 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_4 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_5 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_6 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_7 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_8 ;
  wire \empty_30_reg_2881_reg[0]_i_2__0_n_9 ;
  wire [16:16]empty_fu_683_p2;
  wire [0:0]full_n_reg;
  wire [16:0]grp_fu_2441_p0;
  wire grp_fu_533_ap_start;
  wire [26:0]grp_fu_533_p2;
  wire grp_fu_601_ap_start;
  wire [26:0]grp_fu_606_p2;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_done;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;
  wire icmp_ln204_reg_2960;
  wire icmp_ln204_reg_29600;
  wire \icmp_ln204_reg_2960[0]_i_1__0_n_2 ;
  wire \icmp_ln204_reg_2960[0]_i_2__0_n_2 ;
  wire \icmp_ln204_reg_2960[0]_i_3__0_n_2 ;
  wire icmp_ln204_reg_2960_pp1_iter5_reg;
  wire icmp_ln204_reg_2960_pp1_iter6_reg;
  wire icmp_ln218_1_fu_1254_p2;
  wire icmp_ln218_1_reg_2970;
  wire icmp_ln218_1_reg_2970_pp1_iter5_reg;
  wire icmp_ln218_fu_1440_p2;
  wire icmp_ln686_fu_719_p2;
  wire \icmp_ln686_reg_2800[0]_i_10__0_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_3__0_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_4__0_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_5__0_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_6__0_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_7__0_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_8__0_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_9__0_n_2 ;
  wire icmp_ln686_reg_2800_pp1_iter1_reg;
  wire icmp_ln686_reg_2800_pp1_iter2_reg;
  wire icmp_ln686_reg_2800_pp1_iter3_reg;
  wire \icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ;
  wire icmp_ln686_reg_2800_pp1_iter5_reg;
  wire \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2__0_n_3 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2__0_n_4 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2__0_n_5 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2__0_n_6 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2__0_n_7 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2__0_n_8 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2__0_n_9 ;
  wire \icmp_ln686_reg_2800_reg_n_2_[0] ;
  wire icmp_ln692_reg_2809;
  wire \icmp_ln692_reg_2809[0]_i_1__0_n_2 ;
  wire \icmp_ln692_reg_2809[0]_i_2__0_n_2 ;
  wire \icmp_ln692_reg_2809[0]_i_3__0_n_2 ;
  wire \icmp_ln692_reg_2809[0]_i_4__0_n_2 ;
  wire icmp_ln692_reg_2809_pp1_iter1_reg;
  wire \icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4_n_2 ;
  wire icmp_ln692_reg_2809_pp1_iter6_reg;
  wire icmp_ln809_fu_2381_p2;
  wire icmp_ln809_reg_3165;
  wire \icmp_ln809_reg_3165[0]_i_10__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_12__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_13__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_14__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_15__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_16__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_17__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_18__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_19__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_1__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_20_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_21_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_22_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_5__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_6__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_7__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_8__0_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_9__0_n_2 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_2__0_n_6 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_2__0_n_7 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_2__0_n_8 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_2__0_n_9 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_4_n_2 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_4_n_3 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_4_n_4 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_4_n_5 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_4_n_6 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_4_n_7 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_4_n_8 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_4_n_9 ;
  wire icmp_ln874_1_fu_1006_p2;
  wire icmp_ln874_2_fu_1086_p2;
  wire icmp_ln882_1_fu_834_p2;
  wire icmp_ln882_2_fu_891_p2;
  wire icmp_ln882_3_fu_1015_p2;
  wire icmp_ln882_4_fu_1394_p2;
  wire icmp_ln890_2_fu_1028_p2;
  wire icmp_ln890_5_fu_1408_p2;
  wire icmp_ln894_1_fu_1429_p2;
  wire [23:0]if_din;
  wire img_dst2_data_full_n;
  wire img_src2_data_empty_n;
  wire [26:0]in;
  wire indvar_flatten_reg_294;
  wire indvar_flatten_reg_2940;
  wire \indvar_flatten_reg_294[0]_i_3__0_n_2 ;
  wire [21:0]indvar_flatten_reg_294_reg;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_10 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_11 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_12 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_13 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_14 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_15 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_16 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_17 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_2 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_3 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_4 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_5 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_6 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_7 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_8 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2__0_n_9 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_12 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_15 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_16 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_17 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_6 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_7 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_8 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1__0_n_9 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_10 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_11 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_12 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_13 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_14 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_15 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_16 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_17 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_2 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_3 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_4 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_5 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_6 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_7 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_8 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1__0_n_9 ;
  wire internal_empty_n4_out;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_10;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_11;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_12;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_13;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_14;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_15;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_16;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_17;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_2;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_3;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_4;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_5;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_6;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_7;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_8;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_9;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_10;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_11;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_12;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_13;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_14;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_15;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_16;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_17;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_2;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_3;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_4;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_5;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_6;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_7;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_8;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_9;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_10;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_11;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_12;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_13;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_14;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_15;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_16;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_17;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_2;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_3;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_35;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_4;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_5;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_6;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_69;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_7;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_70;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_72;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_73;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_74;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_75;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_76;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_77;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_78;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_79;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_8;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_80;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_81;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_82;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_9;
  wire [21:0]mul_ln29_reg_2795;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_10;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_11;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_12;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_13;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_14;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_15;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_16;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_17;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_18;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_19;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_2;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_20;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_21;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_22;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_23;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_3;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_4;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_5;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_6;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_7;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_8;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_9;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_10;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_11;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_12;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_13;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_14;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_15;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_16;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_17;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_2;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_3;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_4;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_5;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_6;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_7;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_8;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_9;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_10;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_11;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_12;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_13;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_14;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_15;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_16;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_17;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_2;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_3;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_4;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_5;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_6;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_7;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_8;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_9;
  wire ouput_buffer_0_0_V_U_n_2;
  wire ouput_buffer_0_0_V_ce0;
  wire ouput_buffer_0_0_V_we0;
  wire ouput_buffer_2_0_V_U_n_15;
  wire ouput_buffer_2_0_V_U_n_17;
  wire ouput_buffer_2_0_V_U_n_19;
  wire ouput_buffer_2_0_V_U_n_20;
  wire ouput_buffer_2_0_V_U_n_21;
  wire ouput_buffer_2_0_V_U_n_22;
  wire ouput_buffer_2_0_V_U_n_23;
  wire ouput_buffer_2_0_V_U_n_24;
  wire ouput_buffer_2_0_V_U_n_25;
  wire ouput_buffer_2_0_V_U_n_26;
  wire ouput_buffer_2_0_V_U_n_27;
  wire [10:1]ouput_buffer_2_0_V_addr_1_reg_3080;
  wire [10:0]ouput_buffer_2_0_V_address0;
  wire ouput_index_write_counter679_load_08652495_reg_337;
  wire \ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ;
  wire [15:0]ouput_index_write_counter679_load_08652495_reg_337_reg;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_4 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_5 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_6 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_7 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_8 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_9 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_2 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_3 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_4 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_5 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_6 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_7 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_8 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_9 ;
  wire \out_col_index_fu_162[0]_i_1__0_n_2 ;
  wire \out_col_index_fu_162[0]_i_3__0_n_2 ;
  wire [31:0]out_col_index_fu_162_reg;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_10 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_11 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_12 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_13 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_14 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_15 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_16 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_17 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_2 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_3 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_4 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_5 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_6 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_7 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_8 ;
  wire \out_col_index_fu_162_reg[0]_i_2__0_n_9 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_10 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_11 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_12 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_13 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_14 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_15 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_16 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_17 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_2 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_3 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_4 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_5 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_6 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_7 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_8 ;
  wire \out_col_index_fu_162_reg[16]_i_1__0_n_9 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_10 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_11 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_12 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_13 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_14 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_15 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_16 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_17 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_3 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_4 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_5 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_6 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_7 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_8 ;
  wire \out_col_index_fu_162_reg[24]_i_1__0_n_9 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_10 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_11 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_12 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_13 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_14 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_15 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_16 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_17 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_2 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_3 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_4 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_5 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_6 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_7 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_8 ;
  wire \out_col_index_fu_162_reg[8]_i_1__0_n_9 ;
  wire [15:0]p_0_in;
  wire [6:6]p_1_out;
  wire [15:0]p_1_out0;
  wire p_23_in;
  wire [15:1]p_Result_2_reg_2856;
  wire \p_Result_2_reg_2856[12]_i_10__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_11__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_12__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_13__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_2__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_3__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_4__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_5__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_6__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_7__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_8__0_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_9__0_n_2 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1__0_n_3 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1__0_n_4 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1__0_n_5 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1__0_n_6 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1__0_n_7 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1__0_n_8 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1__0_n_9 ;
  wire [15:0]p_Result_5_reg_2875;
  wire \p_Result_5_reg_2875[15]_i_2__0_n_2 ;
  wire \p_Result_5_reg_2875[15]_i_3__0_n_2 ;
  wire \p_Result_5_reg_2875[15]_i_4__0_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_10__0_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_3__0_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_4__0_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_5__0_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_6__0_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_7__0_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_8__0_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_9__0_n_2 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1__0_n_3 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1__0_n_4 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1__0_n_5 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1__0_n_6 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1__0_n_7 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1__0_n_8 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1__0_n_9 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2__0_n_2 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2__0_n_3 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2__0_n_4 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2__0_n_5 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2__0_n_6 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2__0_n_7 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2__0_n_8 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2__0_n_9 ;
  wire p_Result_7_reg_3041;
  wire [15:0]p_Result_9_reg_2955;
  wire [15:0]p_Result_9_reg_2955_pp1_iter5_reg;
  wire [15:0]p_Result_9_reg_2955_pp1_iter6_reg;
  wire [15:0]p_Result_s_32_fu_1566_p4;
  wire [15:0]p_Result_s_fu_1231_p1;
  wire \p_Val2_13_reg_3031[0]_i_2__0_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_3__0_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_4__0_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_5__0_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_6__0_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_7__0_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_8__0_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_9__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_10__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_11__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_12__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_13__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_14__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_15__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_16__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_17__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_2__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_3__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_4__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_5__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_6__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_7__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_8__0_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_9__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_10__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_11__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_12__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_2__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_3__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_4__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_5__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_6__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_7__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_8__0_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_9__0_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_10__0_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_2__0_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_3__0_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_4__0_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_5__0_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_6__0_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_7__0_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_8__0_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_9__0_n_2 ;
  wire [31:0]p_Val2_13_reg_3031_reg;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_10 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_11 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_12 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_13 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_14 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_15 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_16 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_17 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_2 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_3 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_4 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_5 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_6 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_7 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_8 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1__0_n_9 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_10 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_11 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_12 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_13 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_14 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_15 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_16 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_17 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_2 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_3 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_4 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_5 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_6 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_7 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_8 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1__0_n_9 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_10 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_11 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_12 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_13 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_14 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_15 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_16 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_17 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_3 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_4 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_5 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_6 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_7 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_8 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1__0_n_9 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_10 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_11 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_12 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_13 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_14 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_15 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_16 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_17 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_2 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_3 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_4 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_5 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_6 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_7 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_8 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1__0_n_9 ;
  wire p_Val2_14_reg_502;
  wire \p_Val2_14_reg_502[0]_i_10__0_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_11__0_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_1__0_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_4__0_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_5__0_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_6__0_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_7__0_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_8__0_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_9__0_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_2__0_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_3__0_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_4__0_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_5__0_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_6__0_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_7__0_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_8__0_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_9__0_n_2 ;
  wire \p_Val2_14_reg_502[24]_i_2__0_n_2 ;
  wire \p_Val2_14_reg_502[24]_i_3__0_n_2 ;
  wire \p_Val2_14_reg_502[24]_i_4__0_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_2__0_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_3__0_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_4__0_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_5__0_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_6__0_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_7__0_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_8__0_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_9__0_n_2 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_10 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_11 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_12 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_13 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_14 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_15 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_16 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_17 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_2 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_3 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_4 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_5 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_6 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_7 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_8 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3__0_n_9 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_10 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_11 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_12 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_13 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_14 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_15 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_16 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_17 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_2 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_3 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_4 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_5 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_6 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_7 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_8 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1__0_n_9 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_10 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_11 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_12 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_13 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_14 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_15 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_16 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_17 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_3 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_4 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_5 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_6 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_7 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_8 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1__0_n_9 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_10 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_11 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_12 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_13 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_14 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_15 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_16 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_17 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_2 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_3 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_4 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_5 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_6 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_7 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_8 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1__0_n_9 ;
  wire \p_Val2_14_reg_502_reg_n_2_[0] ;
  wire \p_Val2_14_reg_502_reg_n_2_[10] ;
  wire \p_Val2_14_reg_502_reg_n_2_[11] ;
  wire \p_Val2_14_reg_502_reg_n_2_[12] ;
  wire \p_Val2_14_reg_502_reg_n_2_[13] ;
  wire \p_Val2_14_reg_502_reg_n_2_[14] ;
  wire \p_Val2_14_reg_502_reg_n_2_[15] ;
  wire \p_Val2_14_reg_502_reg_n_2_[1] ;
  wire \p_Val2_14_reg_502_reg_n_2_[2] ;
  wire \p_Val2_14_reg_502_reg_n_2_[3] ;
  wire \p_Val2_14_reg_502_reg_n_2_[4] ;
  wire \p_Val2_14_reg_502_reg_n_2_[5] ;
  wire \p_Val2_14_reg_502_reg_n_2_[6] ;
  wire \p_Val2_14_reg_502_reg_n_2_[7] ;
  wire \p_Val2_14_reg_502_reg_n_2_[8] ;
  wire \p_Val2_14_reg_502_reg_n_2_[9] ;
  wire \p_Val2_1_fu_154[0]_i_10__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_11__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_12__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_13__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_14__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_15__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_16__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_17__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_2__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_3__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_4__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_5__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_6__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_7__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_8__0_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_9__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_10__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_11__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_12__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_13__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_14__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_15__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_16__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_17__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_2__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_3__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_4__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_5__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_6__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_7__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_8__0_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_9__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_10__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_11__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_12__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_2__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_3__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_4__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_5__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_6__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_7__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_8__0_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_9__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_10__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_11__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_12__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_13__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_14__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_15__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_16__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_17__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_2__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_3__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_4__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_5__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_6__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_7__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_8__0_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_9__0_n_2 ;
  wire [31:0]p_Val2_1_fu_154_reg;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_10 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_11 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_12 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_13 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_14 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_15 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_16 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_17 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_2 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_3 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_4 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_5 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_6 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_7 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_8 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1__0_n_9 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_10 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_11 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_12 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_13 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_14 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_15 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_16 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_17 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_2 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_3 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_4 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_5 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_6 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_7 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_8 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1__0_n_9 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_10 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_11 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_12 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_13 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_14 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_15 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_16 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_17 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_3 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_4 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_5 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_6 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_7 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_8 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1__0_n_9 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_10 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_11 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_12 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_13 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_14 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_15 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_16 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_17 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_2 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_3 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_4 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_5 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_6 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_7 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_8 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1__0_n_9 ;
  wire \p_Val2_2_fu_158[0]_i_2__0_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_3__0_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_4__0_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_5__0_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_6__0_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_7__0_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_8__0_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_9__0_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_2__0_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_3__0_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_4__0_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_5__0_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_6__0_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_7__0_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_8__0_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_9__0_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_2__0_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_3__0_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_4__0_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_5__0_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_6__0_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_7__0_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_8__0_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_9__0_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_2__0_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_3__0_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_4__0_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_5__0_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_6__0_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_7__0_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_8__0_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_9__0_n_2 ;
  wire [31:0]p_Val2_2_fu_158_reg;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_10 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_11 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_12 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_13 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_14 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_15 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_16 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_17 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_2 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_3 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_4 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_5 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_6 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_7 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_8 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1__0_n_9 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_10 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_11 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_12 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_13 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_14 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_15 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_16 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_17 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_2 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_3 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_4 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_5 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_6 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_7 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_8 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1__0_n_9 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_10 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_11 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_12 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_13 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_14 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_15 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_16 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_17 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_3 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_4 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_5 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_6 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_7 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_8 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1__0_n_9 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_10 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_11 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_12 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_13 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_14 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_15 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_16 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_17 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_2 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_3 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_4 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_5 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_6 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_7 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_8 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1__0_n_9 ;
  wire p_Val2_7_reg_348;
  wire [10:0]p_Val2_7_reg_348_reg;
  wire \p_Val2_7_reg_348_reg[10]_i_2__0_n_9 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1__0_n_2 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1__0_n_3 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1__0_n_4 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1__0_n_5 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1__0_n_6 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1__0_n_7 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1__0_n_8 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1__0_n_9 ;
  wire [31:0]p_Val2_8_fu_760_p3;
  wire [16:0]p_Val2_8_reg_2838;
  wire \p_Val2_8_reg_2838[0]_i_2__0_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_3__0_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_4__0_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_5__0_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_6__0_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_7__0_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_8__0_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_9__0_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_2__0_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_3__0_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_4__0_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_5__0_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_6__0_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_7__0_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_8__0_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_9__0_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_2__0_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_3__0_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_4__0_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_5__0_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_6__0_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_7__0_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_8__0_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_9__0_n_2 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1__0_n_2 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1__0_n_3 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1__0_n_4 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1__0_n_5 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1__0_n_6 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1__0_n_7 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1__0_n_8 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1__0_n_9 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1__0_n_2 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1__0_n_3 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1__0_n_4 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1__0_n_5 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1__0_n_6 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1__0_n_7 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1__0_n_8 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1__0_n_9 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1__0_n_2 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1__0_n_3 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1__0_n_4 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1__0_n_5 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1__0_n_6 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1__0_n_7 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1__0_n_8 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1__0_n_9 ;
  wire [0:0]p_dst_2_read_reg_91;
  wire p_reg_reg_i_123__0_n_5;
  wire p_reg_reg_i_123__0_n_6;
  wire p_reg_reg_i_123__0_n_7;
  wire p_reg_reg_i_123__0_n_8;
  wire p_reg_reg_i_123__0_n_9;
  wire p_reg_reg_i_139__0_n_2;
  wire p_reg_reg_i_140__0_n_2;
  wire p_reg_reg_i_141__0_n_2;
  wire p_reg_reg_i_142__0_n_2;
  wire p_reg_reg_i_143__0_n_2;
  wire p_reg_reg_i_144__0_n_2;
  wire p_reg_reg_i_145__0_n_2;
  wire p_reg_reg_i_146__0_n_2;
  wire p_reg_reg_i_147__0_n_2;
  wire p_reg_reg_i_147__0_n_3;
  wire p_reg_reg_i_147__0_n_4;
  wire p_reg_reg_i_147__0_n_5;
  wire p_reg_reg_i_147__0_n_6;
  wire p_reg_reg_i_147__0_n_7;
  wire p_reg_reg_i_147__0_n_8;
  wire p_reg_reg_i_147__0_n_9;
  wire p_reg_reg_i_148__0_n_3;
  wire p_reg_reg_i_148__0_n_4;
  wire p_reg_reg_i_148__0_n_5;
  wire p_reg_reg_i_148__0_n_6;
  wire p_reg_reg_i_148__0_n_7;
  wire p_reg_reg_i_148__0_n_8;
  wire p_reg_reg_i_148__0_n_9;
  wire p_reg_reg_i_149__0_n_2;
  wire p_reg_reg_i_149__0_n_3;
  wire p_reg_reg_i_149__0_n_4;
  wire p_reg_reg_i_149__0_n_5;
  wire p_reg_reg_i_149__0_n_6;
  wire p_reg_reg_i_149__0_n_7;
  wire p_reg_reg_i_149__0_n_8;
  wire p_reg_reg_i_149__0_n_9;
  wire p_reg_reg_i_162__0_n_5;
  wire p_reg_reg_i_162__0_n_6;
  wire p_reg_reg_i_162__0_n_7;
  wire p_reg_reg_i_162__0_n_8;
  wire p_reg_reg_i_162__0_n_9;
  wire p_reg_reg_i_163__0_n_5;
  wire p_reg_reg_i_163__0_n_6;
  wire p_reg_reg_i_163__0_n_7;
  wire p_reg_reg_i_163__0_n_8;
  wire p_reg_reg_i_163__0_n_9;
  wire p_reg_reg_i_173__0_n_2;
  wire p_reg_reg_i_173__0_n_3;
  wire p_reg_reg_i_173__0_n_4;
  wire p_reg_reg_i_173__0_n_5;
  wire p_reg_reg_i_173__0_n_6;
  wire p_reg_reg_i_173__0_n_7;
  wire p_reg_reg_i_173__0_n_8;
  wire p_reg_reg_i_173__0_n_9;
  wire p_reg_reg_i_174__0_n_2;
  wire p_reg_reg_i_175__0_n_2;
  wire p_reg_reg_i_176__0_n_2;
  wire p_reg_reg_i_177__0_n_2;
  wire p_reg_reg_i_178__0_n_2;
  wire p_reg_reg_i_179__0_n_2;
  wire p_reg_reg_i_17__4_n_5;
  wire p_reg_reg_i_17__4_n_6;
  wire p_reg_reg_i_17__4_n_7;
  wire p_reg_reg_i_17__4_n_8;
  wire p_reg_reg_i_17__4_n_9;
  wire p_reg_reg_i_180__0_n_2;
  wire p_reg_reg_i_181__0_n_2;
  wire p_reg_reg_i_182__0_n_2;
  wire p_reg_reg_i_183__0_n_2;
  wire p_reg_reg_i_184__0_n_2;
  wire p_reg_reg_i_185__0_n_2;
  wire p_reg_reg_i_186__0_n_2;
  wire p_reg_reg_i_187__0_n_2;
  wire p_reg_reg_i_188__0_n_2;
  wire p_reg_reg_i_189__0_n_2;
  wire p_reg_reg_i_190__0_n_2;
  wire p_reg_reg_i_191__0_n_2;
  wire p_reg_reg_i_192__0_n_2;
  wire p_reg_reg_i_193__0_n_2;
  wire p_reg_reg_i_194__0_n_2;
  wire p_reg_reg_i_195__0_n_2;
  wire p_reg_reg_i_196__0_n_2;
  wire p_reg_reg_i_197__0_n_2;
  wire p_reg_reg_i_198__0_n_2;
  wire p_reg_reg_i_199__0_n_2;
  wire p_reg_reg_i_200__0_n_2;
  wire p_reg_reg_i_201__0_n_2;
  wire p_reg_reg_i_202__0_n_2;
  wire p_reg_reg_i_203__0_n_2;
  wire p_reg_reg_i_204__0_n_2;
  wire p_reg_reg_i_205__0_n_2;
  wire p_reg_reg_i_205__0_n_3;
  wire p_reg_reg_i_205__0_n_4;
  wire p_reg_reg_i_205__0_n_5;
  wire p_reg_reg_i_205__0_n_6;
  wire p_reg_reg_i_205__0_n_7;
  wire p_reg_reg_i_205__0_n_8;
  wire p_reg_reg_i_205__0_n_9;
  wire p_reg_reg_i_206__0_n_2;
  wire p_reg_reg_i_207__0_n_2;
  wire p_reg_reg_i_208__0_n_2;
  wire p_reg_reg_i_209__0_n_2;
  wire p_reg_reg_i_210__0_n_2;
  wire p_reg_reg_i_211__0_n_2;
  wire p_reg_reg_i_212__0_n_2;
  wire p_reg_reg_i_213__0_n_2;
  wire p_reg_reg_i_214__0_n_2;
  wire p_reg_reg_i_215__0_n_2;
  wire p_reg_reg_i_216__0_n_8;
  wire p_reg_reg_i_216__0_n_9;
  wire p_reg_reg_i_217__0_n_2;
  wire p_reg_reg_i_217__0_n_3;
  wire p_reg_reg_i_217__0_n_4;
  wire p_reg_reg_i_217__0_n_5;
  wire p_reg_reg_i_217__0_n_6;
  wire p_reg_reg_i_217__0_n_7;
  wire p_reg_reg_i_217__0_n_8;
  wire p_reg_reg_i_217__0_n_9;
  wire p_reg_reg_i_218__0_n_2;
  wire p_reg_reg_i_218__0_n_3;
  wire p_reg_reg_i_218__0_n_4;
  wire p_reg_reg_i_218__0_n_5;
  wire p_reg_reg_i_218__0_n_6;
  wire p_reg_reg_i_218__0_n_7;
  wire p_reg_reg_i_218__0_n_8;
  wire p_reg_reg_i_218__0_n_9;
  wire p_reg_reg_i_219__0_n_2;
  wire p_reg_reg_i_21__2_n_2;
  wire p_reg_reg_i_220__0_n_2;
  wire p_reg_reg_i_221__0_n_2;
  wire p_reg_reg_i_222__0_n_2;
  wire p_reg_reg_i_223__0_n_2;
  wire p_reg_reg_i_224__0_n_2;
  wire p_reg_reg_i_225__0_n_2;
  wire p_reg_reg_i_226__0_n_2;
  wire p_reg_reg_i_227_n_2;
  wire p_reg_reg_i_228_n_2;
  wire p_reg_reg_i_229_n_2;
  wire p_reg_reg_i_22__2_n_2;
  wire p_reg_reg_i_230_n_2;
  wire p_reg_reg_i_231_n_2;
  wire p_reg_reg_i_232_n_2;
  wire p_reg_reg_i_233_n_2;
  wire p_reg_reg_i_234_n_2;
  wire p_reg_reg_i_235__0_n_2;
  wire p_reg_reg_i_236__0_n_2;
  wire p_reg_reg_i_236__0_n_3;
  wire p_reg_reg_i_236__0_n_4;
  wire p_reg_reg_i_236__0_n_5;
  wire p_reg_reg_i_236__0_n_6;
  wire p_reg_reg_i_236__0_n_7;
  wire p_reg_reg_i_236__0_n_8;
  wire p_reg_reg_i_236__0_n_9;
  wire p_reg_reg_i_237__0_n_2;
  wire p_reg_reg_i_238__0_n_2;
  wire p_reg_reg_i_239__0_n_2;
  wire p_reg_reg_i_23__2_n_2;
  wire p_reg_reg_i_240__0_n_2;
  wire p_reg_reg_i_241__0_n_2;
  wire p_reg_reg_i_242__0_n_2;
  wire p_reg_reg_i_243__0_n_2;
  wire p_reg_reg_i_244__0_n_2;
  wire p_reg_reg_i_245__0_n_2;
  wire p_reg_reg_i_246__0_n_2;
  wire p_reg_reg_i_247__0_n_2;
  wire p_reg_reg_i_248__0_n_2;
  wire p_reg_reg_i_249__0_n_2;
  wire p_reg_reg_i_24__2_n_2;
  wire p_reg_reg_i_250__0_n_2;
  wire p_reg_reg_i_251__0_n_2;
  wire p_reg_reg_i_252__0_n_2;
  wire p_reg_reg_i_253__0_n_2;
  wire p_reg_reg_i_253__0_n_3;
  wire p_reg_reg_i_253__0_n_4;
  wire p_reg_reg_i_253__0_n_5;
  wire p_reg_reg_i_253__0_n_6;
  wire p_reg_reg_i_253__0_n_7;
  wire p_reg_reg_i_253__0_n_8;
  wire p_reg_reg_i_253__0_n_9;
  wire p_reg_reg_i_254__0_n_2;
  wire p_reg_reg_i_255__0_n_2;
  wire p_reg_reg_i_256__0_n_2;
  wire p_reg_reg_i_257__0_n_2;
  wire p_reg_reg_i_258__0_n_2;
  wire p_reg_reg_i_259__0_n_2;
  wire p_reg_reg_i_25__2_n_2;
  wire p_reg_reg_i_260__0_n_2;
  wire p_reg_reg_i_261__0_n_2;
  wire p_reg_reg_i_262__0_n_2;
  wire p_reg_reg_i_263__0_n_2;
  wire p_reg_reg_i_264__0_n_2;
  wire p_reg_reg_i_265__0_n_2;
  wire p_reg_reg_i_266__0_n_2;
  wire p_reg_reg_i_267__0_n_2;
  wire p_reg_reg_i_268__0_n_2;
  wire p_reg_reg_i_269__0_n_2;
  wire p_reg_reg_i_26__1_n_2;
  wire p_reg_reg_i_270_n_2;
  wire p_reg_reg_i_271_n_2;
  wire p_reg_reg_i_272_n_2;
  wire p_reg_reg_i_273_n_2;
  wire p_reg_reg_i_274_n_2;
  wire p_reg_reg_i_275_n_2;
  wire p_reg_reg_i_276_n_2;
  wire p_reg_reg_i_277_n_2;
  wire p_reg_reg_i_278__0_n_2;
  wire p_reg_reg_i_279__0_n_2;
  wire p_reg_reg_i_27__2_n_2;
  wire p_reg_reg_i_27__2_n_3;
  wire p_reg_reg_i_27__2_n_4;
  wire p_reg_reg_i_27__2_n_5;
  wire p_reg_reg_i_27__2_n_6;
  wire p_reg_reg_i_27__2_n_7;
  wire p_reg_reg_i_27__2_n_8;
  wire p_reg_reg_i_27__2_n_9;
  wire p_reg_reg_i_280__0_n_2;
  wire p_reg_reg_i_281__0_n_2;
  wire p_reg_reg_i_282__0_n_2;
  wire p_reg_reg_i_283__0_n_2;
  wire p_reg_reg_i_284__0_n_2;
  wire p_reg_reg_i_285__0_n_2;
  wire p_reg_reg_i_286__0_n_2;
  wire p_reg_reg_i_287__0_n_2;
  wire p_reg_reg_i_288__0_n_2;
  wire p_reg_reg_i_289__0_n_2;
  wire p_reg_reg_i_290__0_n_2;
  wire p_reg_reg_i_291__0_n_2;
  wire p_reg_reg_i_292__0_n_2;
  wire p_reg_reg_i_293__0_n_2;
  wire p_reg_reg_i_294__0_n_2;
  wire p_reg_reg_i_295__0_n_2;
  wire p_reg_reg_i_296__0_n_2;
  wire p_reg_reg_i_297__0_n_2;
  wire p_reg_reg_i_298__0_n_2;
  wire p_reg_reg_i_299__0_n_2;
  wire p_reg_reg_i_29__2_n_4;
  wire p_reg_reg_i_29__2_n_5;
  wire p_reg_reg_i_29__2_n_6;
  wire p_reg_reg_i_29__2_n_7;
  wire p_reg_reg_i_29__2_n_8;
  wire p_reg_reg_i_29__2_n_9;
  wire p_reg_reg_i_300__0_n_2;
  wire p_reg_reg_i_301__0_n_2;
  wire p_reg_reg_i_302__0_n_2;
  wire p_reg_reg_i_303__0_n_2;
  wire p_reg_reg_i_304__0_n_2;
  wire p_reg_reg_i_305__0_n_2;
  wire p_reg_reg_i_306__0_n_2;
  wire p_reg_reg_i_307__0_n_2;
  wire p_reg_reg_i_308__0_n_2;
  wire p_reg_reg_i_309__0_n_2;
  wire p_reg_reg_i_310__0_n_2;
  wire p_reg_reg_i_311__0_n_2;
  wire p_reg_reg_i_312_n_2;
  wire p_reg_reg_i_313_n_2;
  wire p_reg_reg_i_314_n_2;
  wire p_reg_reg_i_315_n_2;
  wire p_reg_reg_i_316_n_2;
  wire p_reg_reg_i_32__2_n_2;
  wire p_reg_reg_i_32__2_n_3;
  wire p_reg_reg_i_32__2_n_4;
  wire p_reg_reg_i_32__2_n_5;
  wire p_reg_reg_i_32__2_n_6;
  wire p_reg_reg_i_32__2_n_7;
  wire p_reg_reg_i_32__2_n_8;
  wire p_reg_reg_i_32__2_n_9;
  wire p_reg_reg_i_34__1_n_2;
  wire p_reg_reg_i_35__1_n_2;
  wire p_reg_reg_i_36__1_n_2;
  wire p_reg_reg_i_37__1_n_2;
  wire p_reg_reg_i_38__1_n_2;
  wire p_reg_reg_i_39__1_n_2;
  wire p_reg_reg_i_40__1_n_2;
  wire p_reg_reg_i_42__1_n_2;
  wire p_reg_reg_i_44__2_n_2;
  wire p_reg_reg_i_45__1_n_2;
  wire p_reg_reg_i_46__2_n_2;
  wire p_reg_reg_i_48__1_n_2;
  wire p_reg_reg_i_49__1_n_2;
  wire p_reg_reg_i_50__1_n_2;
  wire p_reg_reg_i_51__1_n_2;
  wire [5:0]p_reg_reg_i_51__2;
  wire [5:0]p_reg_reg_i_51__2_0;
  wire p_reg_reg_i_52__2_n_2;
  wire p_reg_reg_i_53__2_n_2;
  wire p_reg_reg_i_54__2_n_2;
  wire p_reg_reg_i_55__2_n_2;
  wire p_reg_reg_i_56__2_n_2;
  wire p_reg_reg_i_57__2_n_2;
  wire p_reg_reg_i_58__1_n_2;
  wire p_reg_reg_i_59__1_n_2;
  wire p_reg_reg_i_60__1_n_2;
  wire p_reg_reg_i_60__1_n_3;
  wire p_reg_reg_i_60__1_n_4;
  wire p_reg_reg_i_60__1_n_5;
  wire p_reg_reg_i_60__1_n_6;
  wire p_reg_reg_i_60__1_n_7;
  wire p_reg_reg_i_60__1_n_8;
  wire p_reg_reg_i_60__1_n_9;
  wire p_reg_reg_i_61__1_n_2;
  wire p_reg_reg_i_62__1_n_2;
  wire p_reg_reg_i_63__1_n_2;
  wire p_reg_reg_i_64__1_n_2;
  wire p_reg_reg_i_65__1_n_2;
  wire p_reg_reg_i_66__1_n_2;
  wire p_reg_reg_i_67__1_n_2;
  wire p_reg_reg_i_68__1_n_2;
  wire p_reg_reg_i_69_n_2;
  wire p_reg_reg_i_70_n_2;
  wire p_reg_reg_i_71_n_2;
  wire p_reg_reg_i_72_n_2;
  wire p_reg_reg_i_73_n_2;
  wire p_reg_reg_i_74__0_n_2;
  wire p_reg_reg_i_75__1_n_2;
  wire p_reg_reg_i_76__0_n_2;
  wire p_reg_reg_i_77__1_n_2;
  wire p_reg_reg_i_78__1_n_2;
  wire p_reg_reg_i_79__1_n_2;
  wire p_reg_reg_i_80__1_n_2;
  wire p_reg_reg_i_81__1_n_2;
  wire p_reg_reg_i_82__1_n_2;
  wire p_reg_reg_i_83__1_n_2;
  wire p_reg_reg_i_97__0_n_10;
  wire p_reg_reg_i_97__0_n_11;
  wire p_reg_reg_i_97__0_n_12;
  wire p_reg_reg_i_97__0_n_13;
  wire p_reg_reg_i_97__0_n_14;
  wire p_reg_reg_i_97__0_n_15;
  wire p_reg_reg_i_97__0_n_16;
  wire p_reg_reg_i_97__0_n_17;
  wire p_reg_reg_i_97__0_n_3;
  wire p_reg_reg_i_97__0_n_4;
  wire p_reg_reg_i_97__0_n_5;
  wire p_reg_reg_i_97__0_n_6;
  wire p_reg_reg_i_97__0_n_7;
  wire p_reg_reg_i_97__0_n_8;
  wire p_reg_reg_i_97__0_n_9;
  wire [15:0]procBlock_out_V_5_fu_1646_p4;
  wire [15:0]procBlock_out_V_6_fu_1655_p4;
  wire [15:0]procBlock_out_V_7_fu_1691_p4;
  wire [15:0]procBlock_out_V_8_fu_1700_p4;
  wire [15:0]procBlock_out_V_9_fu_1709_p4;
  wire [15:0]procBlock_out_V_fu_1637_p4;
  wire push;
  wire \r_stage_reg[27] ;
  wire [25:0]remd_tmp;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  wire rev_fu_707_p2;
  wire rev_reg_2784;
  wire row_index666_load_016323373_reg_359;
  wire \row_index666_load_016323373_reg_359[2]_i_1__0_n_2 ;
  wire \row_index666_load_016323373_reg_359[5]_i_1__0_n_2 ;
  wire \row_index666_load_016323373_reg_359[9]_i_2__0_n_2 ;
  wire [10:0]row_index666_load_016323373_reg_359_reg;
  wire sel_tmp_fu_713_p2;
  wire sel_tmp_reg_2789;
  wire [15:0]select_ln166_fu_1104_p3;
  wire [14:0]select_ln468_10_fu_2172_p3;
  wire [14:0]select_ln468_11_fu_2179_p3;
  wire [14:0]select_ln468_1_fu_1789_p3;
  wire [14:0]select_ln468_2_fu_1873_p3;
  wire [14:0]select_ln468_3_fu_1880_p3;
  wire [14:0]select_ln468_4_fu_1956_p3;
  wire [14:0]select_ln468_5_fu_1963_p3;
  wire [14:0]select_ln468_6_fu_2028_p3;
  wire [14:0]select_ln468_7_fu_2035_p3;
  wire [14:0]select_ln468_8_fu_2100_p3;
  wire [14:0]select_ln468_9_fu_2107_p3;
  wire [14:0]select_ln468_fu_1782_p3;
  wire [10:0]select_ln686_fu_741_p3;
  wire [10:0]select_ln686_reg_2815;
  wire [10:0]select_ln686_reg_2815_pp1_iter1_reg;
  wire [10:0]select_ln686_reg_2815_pp1_iter2_reg;
  wire [10:0]select_ln686_reg_2815_pp1_iter3_reg;
  wire [15:0]select_ln878_10_fu_2198_p3;
  wire [15:0]select_ln878_11_fu_2206_p3;
  wire [15:0]select_ln878_1_fu_1822_p3;
  wire [15:0]select_ln878_2_fu_1905_p3;
  wire [15:0]select_ln878_3_fu_1913_p3;
  wire [15:0]select_ln878_4_fu_1982_p3;
  wire [15:0]select_ln878_5_fu_1990_p3;
  wire [15:0]select_ln878_6_fu_2054_p3;
  wire [15:0]select_ln878_7_fu_2062_p3;
  wire [15:0]select_ln878_8_fu_2126_p3;
  wire [15:0]select_ln878_9_fu_2134_p3;
  wire [15:0]select_ln878_fu_1814_p3;
  wire [15:0]select_ln89_reg_2900;
  wire \select_ln89_reg_2900[12]_i_2__0_n_2 ;
  wire \select_ln89_reg_2900[13]_i_2__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_10__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_11__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_12__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_13__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_14__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_15__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_16__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_17__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_19__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_20__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_21__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_22__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_23__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_24_n_2 ;
  wire \select_ln89_reg_2900[14]_i_25_n_2 ;
  wire \select_ln89_reg_2900[14]_i_26_n_2 ;
  wire \select_ln89_reg_2900[14]_i_27_n_2 ;
  wire \select_ln89_reg_2900[14]_i_28_n_2 ;
  wire \select_ln89_reg_2900[14]_i_29_n_2 ;
  wire \select_ln89_reg_2900[14]_i_2__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_30_n_2 ;
  wire \select_ln89_reg_2900[14]_i_31_n_2 ;
  wire \select_ln89_reg_2900[14]_i_32_n_2 ;
  wire \select_ln89_reg_2900[14]_i_33_n_2 ;
  wire \select_ln89_reg_2900[14]_i_34__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_35_n_2 ;
  wire \select_ln89_reg_2900[14]_i_36_n_2 ;
  wire \select_ln89_reg_2900[14]_i_37_n_2 ;
  wire \select_ln89_reg_2900[14]_i_38_n_2 ;
  wire \select_ln89_reg_2900[14]_i_39_n_2 ;
  wire \select_ln89_reg_2900[14]_i_3__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_40_n_2 ;
  wire \select_ln89_reg_2900[14]_i_41_n_2 ;
  wire \select_ln89_reg_2900[14]_i_42_n_2 ;
  wire \select_ln89_reg_2900[14]_i_5__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_6__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_7__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_8__0_n_2 ;
  wire \select_ln89_reg_2900[15]_i_3__0_n_2 ;
  wire \select_ln89_reg_2900[3]_i_2__0_n_2 ;
  wire \select_ln89_reg_2900[4]_i_2__0_n_2 ;
  wire \select_ln89_reg_2900[5]_i_2_n_2 ;
  wire \select_ln89_reg_2900[7]_i_2__0_n_2 ;
  wire \select_ln89_reg_2900[8]_i_2__0_n_2 ;
  wire \select_ln89_reg_2900[9]_i_2_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3_n_2 ;
  wire [15:0]select_ln89_reg_2900_pp1_iter5_reg;
  wire \select_ln89_reg_2900_reg[14]_i_18_n_3 ;
  wire \select_ln89_reg_2900_reg[14]_i_18_n_4 ;
  wire \select_ln89_reg_2900_reg[14]_i_18_n_5 ;
  wire \select_ln89_reg_2900_reg[14]_i_18_n_6 ;
  wire \select_ln89_reg_2900_reg[14]_i_18_n_7 ;
  wire \select_ln89_reg_2900_reg[14]_i_18_n_8 ;
  wire \select_ln89_reg_2900_reg[14]_i_18_n_9 ;
  wire \select_ln89_reg_2900_reg[14]_i_4__0_n_3 ;
  wire \select_ln89_reg_2900_reg[14]_i_4__0_n_4 ;
  wire \select_ln89_reg_2900_reg[14]_i_4__0_n_5 ;
  wire \select_ln89_reg_2900_reg[14]_i_4__0_n_6 ;
  wire \select_ln89_reg_2900_reg[14]_i_4__0_n_7 ;
  wire \select_ln89_reg_2900_reg[14]_i_4__0_n_8 ;
  wire \select_ln89_reg_2900_reg[14]_i_4__0_n_9 ;
  wire \select_ln89_reg_2900_reg[14]_i_9_n_2 ;
  wire \select_ln89_reg_2900_reg[14]_i_9_n_3 ;
  wire \select_ln89_reg_2900_reg[14]_i_9_n_4 ;
  wire \select_ln89_reg_2900_reg[14]_i_9_n_5 ;
  wire \select_ln89_reg_2900_reg[14]_i_9_n_6 ;
  wire \select_ln89_reg_2900_reg[14]_i_9_n_7 ;
  wire \select_ln89_reg_2900_reg[14]_i_9_n_8 ;
  wire \select_ln89_reg_2900_reg[14]_i_9_n_9 ;
  wire [0:0]sext_ln29_reg_2595;
  wire \sext_ln29_reg_2595_reg[10]_0 ;
  wire start0;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_once_reg;
  wire [9:3]sub177_i_fu_650_p2;
  wire [11:3]sub177_i_reg_2755;
  wire \sub177_i_reg_2755[10]_i_1__0_n_2 ;
  wire \sub177_i_reg_2755[11]_i_1__0_n_2 ;
  wire \sub177_i_reg_2755[4]_i_1__0_n_2 ;
  wire \sub177_i_reg_2755[5]_i_1__0_n_2 ;
  wire [0:0]sub181_i_fu_645_p2;
  wire [11:11]sub181_i_reg_2749;
  wire [15:0]sub_ln1351_2_fu_1023_p21_out;
  wire [15:0]sub_ln1351_3_fu_1403_p20_out;
  wire [15:1]sub_ln216_1_fu_886_p20_out;
  wire [31:1]sub_ln216_2_fu_1071_p20_out;
  wire t_V_reg_283;
  wire \t_V_reg_283[10]_i_2_n_2 ;
  wire \t_V_reg_283[10]_i_4__0_n_2 ;
  wire [10:0]t_V_reg_283_reg;
  wire tmp_4_fu_662_p3;
  wire [27:1]trunc_ln674_2_fu_799_p1;
  wire [15:0]trunc_ln674_2_reg_2869;
  wire \trunc_ln674_2_reg_2869[0]_i_10__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_1_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_3__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_4__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_5__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_6__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_7__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_8__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_9__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_10__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_3__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_4__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_5__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_6__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_7__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_8__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_9__0_n_2 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_2 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_3 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_4 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_5 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_6 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_7 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_8 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_9 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_2 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_3 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_4 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_5 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_6 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_7 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_8 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_9 ;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_10;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_11;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_12;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_13;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_14;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_15;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_16;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_17;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_18;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_19;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_20;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_21;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_22;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_23;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_24;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_25;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_26;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_27;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_28;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_29;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_3;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_30;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_31;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_5;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_6;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_61;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_62;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_63;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_64;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_65;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_66;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_67;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_68;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_69;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_7;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_70;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_71;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_72;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_73;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_74;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_75;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_76;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_77;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_78;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_79;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_8;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_80;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_81;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_82;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_9;
  wire \usedw_reg[10] ;
  wire xor_ln894_reg_3053;
  wire \xor_ln894_reg_3053[0]_i_10__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_11__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_12__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_13__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_14__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_15__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_16__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_17__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_18__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_19__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_4__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_5__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_6__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_7__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_8__0_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_9__0_n_2 ;
  wire \xor_ln894_reg_3053_reg[0]_i_2__0_n_17 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3__0_n_3 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3__0_n_4 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3__0_n_5 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3__0_n_6 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3__0_n_7 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3__0_n_8 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3__0_n_9 ;
  wire [15:0]zext_ln215_fu_984_p1;
  wire [10:0]\zext_ln216_1_reg_2732_reg[26]_0 ;
  wire [10:10]zext_ln29_2_reg_2629;
  wire [10:0]\zext_ln29_4_reg_2648_reg[26]_0 ;
  wire [0:0]\zext_ln29_4_reg_2648_reg[26]_1 ;
  wire [26:0]zext_ln29_5_reg_2656__0;
  wire [0:0]zext_ln29_reg_2624;
  wire [27:1]zext_ln658_reg_2744;
  wire [15:0]zext_ln674_reg_2950_pp1_iter5_reg_reg;
  wire [15:0]zext_ln674_reg_2950_pp1_iter6_reg_reg;
  wire [15:0]zext_ln674_reg_2950_reg;
  wire [10:0]zext_ln686_1_fu_1524_p1;
  wire [15:0]zext_ln874_fu_1082_p1;
  wire [7:0]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_O_UNCONNECTED ;
  wire [7:6]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [7:2]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45__0_O_UNCONNECTED ;
  wire [7:6]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_O_UNCONNECTED ;
  wire [7:0]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_O_UNCONNECTED ;
  wire [7:7]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln218_1_reg_3058_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [7:0]\NLW_empty_30_reg_2881_reg[0]_i_11_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln686_reg_2800_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln809_reg_3165_reg[0]_i_2__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln809_reg_3165_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln809_reg_3165_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_294_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [7:6]\NLW_indvar_flatten_reg_294_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [7:6]\NLW_ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_O_UNCONNECTED ;
  wire [7:7]\NLW_out_col_index_fu_162_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Result_2_reg_2856_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Result_5_reg_2875_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_13_reg_3031_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_14_reg_502_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_1_fu_154_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_2_fu_158_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_p_Val2_7_reg_348_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_p_Val2_7_reg_348_reg[10]_i_2__0_O_UNCONNECTED ;
  wire [7:6]NLW_p_reg_reg_i_123__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_123__0_O_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_148__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_149__0_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_162__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_162__0_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_163__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_163__0_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_173__0_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_17__4_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_17__4_O_UNCONNECTED;
  wire [0:0]NLW_p_reg_reg_i_205__0_O_UNCONNECTED;
  wire [7:2]NLW_p_reg_reg_i_216__0_CO_UNCONNECTED;
  wire [7:3]NLW_p_reg_reg_i_216__0_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_218__0_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_236__0_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_29__2_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_29__2_O_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_97__0_CO_UNCONNECTED;
  wire [7:0]\NLW_select_ln89_reg_2900_reg[14]_i_18_O_UNCONNECTED ;
  wire [7:7]\NLW_select_ln89_reg_2900_reg[14]_i_4__0_CO_UNCONNECTED ;
  wire [0:0]\NLW_select_ln89_reg_2900_reg[14]_i_9_O_UNCONNECTED ;
  wire [7:0]\NLW_xor_ln894_reg_3053_reg[0]_i_2__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_xor_ln894_reg_3053_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [7:0]\NLW_xor_ln894_reg_3053_reg[0]_i_3__0_O_UNCONNECTED ;

  FDRE \DDR_wr_en_reg_3096_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\DDR_wr_en_reg_3096_reg[0]_0 ),
        .Q(DDR_wr_en_reg_3096),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_3_fu_2244_p2[8]),
        .Q(if_din[0]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_3_fu_2244_p2[9]),
        .Q(if_din[1]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_3_fu_2244_p2[10]),
        .Q(if_din[2]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_3_fu_2244_p2[11]),
        .Q(if_din[3]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_3_fu_2244_p2[12]),
        .Q(if_din[4]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_3_fu_2244_p2[13]),
        .Q(if_din[5]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_3_fu_2244_p2[14]),
        .Q(if_din[6]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_3_fu_2244_p2[15]),
        .Q(if_din[7]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_4_fu_2295_p2[8]),
        .Q(if_din[8]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_4_fu_2295_p2[9]),
        .Q(if_din[9]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_4_fu_2295_p2[10]),
        .Q(if_din[10]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_4_fu_2295_p2[11]),
        .Q(if_din[11]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_4_fu_2295_p2[12]),
        .Q(if_din[12]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_4_fu_2295_p2[13]),
        .Q(if_din[13]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_4_fu_2295_p2[14]),
        .Q(if_din[14]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(add_ln216_4_fu_2295_p2[15]),
        .Q(if_din[15]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00C00000AACAAAAA)) 
    \Yaxis_overlap_en_2_reg_325[0]_i_1__0 
       (.I0(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .I1(Yaxis_overlap_en_reg_3036),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(ap_CS_fsm_state63),
        .O(\Yaxis_overlap_en_2_reg_325[0]_i_1__0_n_2 ));
  FDRE \Yaxis_overlap_en_2_reg_325_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .Q(Yaxis_overlap_en_2_reg_325_pp1_iter5_reg),
        .R(1'b0));
  FDRE \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Yaxis_overlap_en_2_reg_325_pp1_iter5_reg),
        .Q(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .R(1'b0));
  FDRE \Yaxis_overlap_en_2_reg_325_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Yaxis_overlap_en_2_reg_325[0]_i_1__0_n_2 ),
        .Q(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4575BA8ABA8ABA8A)) 
    \Yaxis_overlap_en_reg_3036[0]_i_100__0 
       (.I0(Yindex_output_tmp_reg_316[15]),
        .I1(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_13_reg_3031_reg[15]),
        .I4(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I5(in[15]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_100__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_101__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[14]),
        .I2(Yindex_output_tmp_reg_316[14]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_101__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_102__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[13]),
        .I2(Yindex_output_tmp_reg_316[13]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[13]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_102__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_103__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[12]),
        .I2(Yindex_output_tmp_reg_316[12]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_103__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_104__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[11]),
        .I2(Yindex_output_tmp_reg_316[11]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[11]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_104__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_105__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[10]),
        .I2(Yindex_output_tmp_reg_316[10]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_105__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_106__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[9]),
        .I2(Yindex_output_tmp_reg_316[9]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[9]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_106__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_107__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[8]),
        .I2(Yindex_output_tmp_reg_316[8]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_107__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_108__0 
       (.I0(in[7]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_108__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_109__0 
       (.I0(in[6]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_109__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_110__0 
       (.I0(in[5]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_110__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_111__0 
       (.I0(in[4]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_111__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_112__0 
       (.I0(in[3]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_112__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_113__0 
       (.I0(in[2]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_113__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_114__0 
       (.I0(in[1]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_114__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_115__0 
       (.I0(in[0]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_115__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_116__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[7]),
        .I2(Yindex_output_tmp_reg_316[7]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[7]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_116__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_117__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[6]),
        .I2(Yindex_output_tmp_reg_316[6]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[6]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_117__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_118__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[5]),
        .I2(Yindex_output_tmp_reg_316[5]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[5]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_118__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_119__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[4]),
        .I2(Yindex_output_tmp_reg_316[4]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_119__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_120__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[3]),
        .I2(Yindex_output_tmp_reg_316[3]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[3]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_120__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_121__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[2]),
        .I2(Yindex_output_tmp_reg_316[2]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_121__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_122__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[1]),
        .I2(Yindex_output_tmp_reg_316[1]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[1]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_122__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_123__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[0]),
        .I2(Yindex_output_tmp_reg_316[0]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[0]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_123__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_19__0 
       (.I0(in[25]),
        .I1(in[24]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_19__0_n_2 ));
  LUT3 #(
    .INIT(8'h20)) 
    \Yaxis_overlap_en_reg_3036[0]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(icmp_ln686_reg_2800_pp1_iter3_reg),
        .I2(ap_block_pp1_stage0_subdone),
        .O(Yaxis_overlap_en_reg_30360));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_20__0 
       (.I0(in[23]),
        .I1(in[22]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_20__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_21__0 
       (.I0(in[21]),
        .I1(in[20]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_21__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_22__0 
       (.I0(in[19]),
        .I1(in[18]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_22__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_23__0 
       (.I0(in[17]),
        .I1(in[16]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_23__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_24__0 
       (.I0(in[26]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_24__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_25__0 
       (.I0(in[24]),
        .I1(in[25]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_25__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_26__0 
       (.I0(in[22]),
        .I1(in[23]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_26__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_27__0 
       (.I0(in[20]),
        .I1(in[21]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_27__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_28__0 
       (.I0(in[18]),
        .I1(in[19]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_28__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_29__0 
       (.I0(in[16]),
        .I1(in[17]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_29__0_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Yaxis_overlap_en_reg_3036[0]_i_2__0 
       (.I0(rev_reg_2784),
        .I1(icmp_ln890_5_fu_1408_p2),
        .I2(icmp_ln882_4_fu_1394_p2),
        .O(Yaxis_overlap_en_fu_1419_p2));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_30__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[15]),
        .I1(sub_ln1351_3_fu_1403_p20_out[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_30__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_31__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[13]),
        .I1(sub_ln1351_3_fu_1403_p20_out[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_31__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_32__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[11]),
        .I1(sub_ln1351_3_fu_1403_p20_out[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_32__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_33__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[9]),
        .I1(sub_ln1351_3_fu_1403_p20_out[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_33__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_35__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[5]),
        .I1(sub_ln1351_3_fu_1403_p20_out[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_35__0_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_36__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[3]),
        .I1(sub_ln1351_3_fu_1403_p20_out[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_36__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_37__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[14]),
        .I1(sub_ln1351_3_fu_1403_p20_out[15]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_37__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_38__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[12]),
        .I1(sub_ln1351_3_fu_1403_p20_out[13]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_38__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_39__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[10]),
        .I1(sub_ln1351_3_fu_1403_p20_out[11]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_39__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_40__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[8]),
        .I1(sub_ln1351_3_fu_1403_p20_out[9]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_40__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_41__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[6]),
        .I1(sub_ln1351_3_fu_1403_p20_out[7]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_41__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_42__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[4]),
        .I1(sub_ln1351_3_fu_1403_p20_out[5]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_42__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_43__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[2]),
        .I1(sub_ln1351_3_fu_1403_p20_out[3]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_43__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_44__0 
       (.I0(sub_ln1351_3_fu_1403_p20_out[0]),
        .I1(sub_ln1351_3_fu_1403_p20_out[1]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_44__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_47__0 
       (.I0(in[15]),
        .I1(p_1_out0[15]),
        .I2(in[14]),
        .I3(p_1_out0[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_47__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_48__0 
       (.I0(in[13]),
        .I1(p_1_out0[13]),
        .I2(in[12]),
        .I3(p_1_out0[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_48__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_49__0 
       (.I0(in[11]),
        .I1(p_1_out0[11]),
        .I2(in[10]),
        .I3(p_1_out0[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_49__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_50__0 
       (.I0(in[9]),
        .I1(p_1_out0[9]),
        .I2(in[8]),
        .I3(p_1_out0[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_50__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_51__0 
       (.I0(in[7]),
        .I1(p_1_out0[7]),
        .I2(in[6]),
        .I3(p_1_out0[6]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_51__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_52__0 
       (.I0(in[5]),
        .I1(p_1_out0[5]),
        .I2(in[4]),
        .I3(p_1_out0[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_52__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_53__0 
       (.I0(in[3]),
        .I1(p_1_out0[3]),
        .I2(in[2]),
        .I3(p_1_out0[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_53__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_54__0 
       (.I0(in[1]),
        .I1(p_1_out0[1]),
        .I2(in[0]),
        .I3(p_1_out0[0]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_54__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_55__0 
       (.I0(p_1_out0[15]),
        .I1(in[15]),
        .I2(p_1_out0[14]),
        .I3(in[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_55__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_56__0 
       (.I0(p_1_out0[13]),
        .I1(in[13]),
        .I2(p_1_out0[12]),
        .I3(in[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_56__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_57__0 
       (.I0(p_1_out0[11]),
        .I1(in[11]),
        .I2(p_1_out0[10]),
        .I3(in[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_57__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_58__0 
       (.I0(p_1_out0[9]),
        .I1(in[9]),
        .I2(p_1_out0[8]),
        .I3(in[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_58__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_59__0 
       (.I0(p_1_out0[7]),
        .I1(in[7]),
        .I2(p_1_out0[6]),
        .I3(in[6]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_59__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_60__0 
       (.I0(p_1_out0[5]),
        .I1(in[5]),
        .I2(p_1_out0[4]),
        .I3(in[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_60__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_61__0 
       (.I0(p_1_out0[3]),
        .I1(in[3]),
        .I2(p_1_out0[2]),
        .I3(in[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_61__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_62__0 
       (.I0(p_1_out0[1]),
        .I1(in[1]),
        .I2(p_1_out0[0]),
        .I3(in[0]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_62__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_64 
       (.I0(p_1_out0[7]),
        .I1(in[7]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_64_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_65 
       (.I0(p_1_out0[6]),
        .I1(in[6]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_65_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_66 
       (.I0(p_1_out0[5]),
        .I1(in[5]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_66_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_67 
       (.I0(p_1_out0[4]),
        .I1(in[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_67_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_68 
       (.I0(p_1_out0[3]),
        .I1(in[3]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_68_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_69 
       (.I0(p_1_out0[2]),
        .I1(in[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_69_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_70 
       (.I0(p_1_out0[1]),
        .I1(in[1]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_70_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_71 
       (.I0(p_1_out0[0]),
        .I1(in[0]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_71_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_72__0 
       (.I0(in[26]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_72__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_73__0 
       (.I0(in[25]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_73__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_74__0 
       (.I0(in[24]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_74__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_75__0 
       (.I0(in[23]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_75__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_76__0 
       (.I0(in[22]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_76__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_77__0 
       (.I0(in[21]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_77__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_78__0 
       (.I0(in[20]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_78__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_79__0 
       (.I0(in[19]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_79__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_80__0 
       (.I0(in[18]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_80__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_81__0 
       (.I0(in[17]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_81__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_82__0 
       (.I0(in[16]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_82__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_85 
       (.I0(p_1_out0[15]),
        .I1(in[15]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_85_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_86 
       (.I0(p_1_out0[14]),
        .I1(in[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_86_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_87 
       (.I0(p_1_out0[13]),
        .I1(in[13]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_87_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_88 
       (.I0(p_1_out0[12]),
        .I1(in[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_88_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_89 
       (.I0(p_1_out0[11]),
        .I1(in[11]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_89_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_90 
       (.I0(p_1_out0[10]),
        .I1(in[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_90_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_91 
       (.I0(p_1_out0[9]),
        .I1(in[9]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_91_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_92 
       (.I0(p_1_out0[8]),
        .I1(in[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_92_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_93__0 
       (.I0(in[14]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_93__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_94__0 
       (.I0(in[13]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_94__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_95__0 
       (.I0(in[12]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_95__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_96__0 
       (.I0(in[11]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_96__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_97__0 
       (.I0(in[10]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_97__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_98__0 
       (.I0(in[9]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_98__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_99__0 
       (.I0(in[8]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_99__0_n_2 ));
  FDRE \Yaxis_overlap_en_reg_3036_reg[0] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(Yaxis_overlap_en_fu_1419_p2),
        .Q(Yaxis_overlap_en_reg_3036),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_18__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_9 }),
        .DI({\Yaxis_overlap_en_reg_3036[0]_i_47__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_48__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_49__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_50__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_51__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_52__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_53__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_54__0_n_2 }),
        .O(\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_O_UNCONNECTED [7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_55__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_56__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_57__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_58__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_59__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_60__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_61__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_62__0_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_34__0 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_9 }),
        .DI(in[7:0]),
        .O(sub_ln1351_3_fu_1403_p20_out[7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_64_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_65_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_66_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_67_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_68_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_69_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_70_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_71_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_3__0 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_CO_UNCONNECTED [7:6],icmp_ln890_5_fu_1408_p2,\Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_n_9 }),
        .DI({1'b0,1'b0,DI}),
        .O(\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_3__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,S}));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_45__0 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45__0_CO_UNCONNECTED [7:4],CO,\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45__0_CO_UNCONNECTED [2],\Yaxis_overlap_en_reg_3036_reg[0]_i_45__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_45__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,in[26:24]}),
        .O({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45__0_O_UNCONNECTED [7:3],\zext_ln216_1_reg_2732_reg[26]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\Yaxis_overlap_en_reg_3036[0]_i_72__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_73__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_74__0_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_46__0 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46__0_n_9 }),
        .DI(in[23:16]),
        .O(\zext_ln216_1_reg_2732_reg[26]_0 [7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_75__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_76__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_77__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_78__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_79__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_80__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_81__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_82__0_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_4__0 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_18__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_CO_UNCONNECTED [7:6],icmp_ln882_4_fu_1394_p2,\Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_n_9 }),
        .DI({1'b0,1'b0,in[26],\Yaxis_overlap_en_reg_3036[0]_i_19__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_20__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_21__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_22__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_23__0_n_2 }),
        .O(\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_4__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\Yaxis_overlap_en_reg_3036[0]_i_24__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_25__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_26__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_27__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_28__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_29__0_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_5__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_n_9 }),
        .DI({\Yaxis_overlap_en_reg_3036[0]_i_30__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_31__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_32__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_33__0_n_2 ,sub_ln1351_3_fu_1403_p20_out[7],\Yaxis_overlap_en_reg_3036[0]_i_35__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_36__0_n_2 ,sub_ln1351_3_fu_1403_p20_out[1]}),
        .O(\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_5__0_O_UNCONNECTED [7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_37__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_38__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_39__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_40__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_41__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_42__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_43__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_44__0_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_63__0 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_34__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63__0_n_9 }),
        .DI(in[15:8]),
        .O(sub_ln1351_3_fu_1403_p20_out[15:8]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_85_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_86_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_87_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_88_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_89_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_90_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_91_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_92_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_83__0 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_CO_UNCONNECTED [7],\Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83__0_n_9 }),
        .DI({1'b0,\Yaxis_overlap_en_reg_3036[0]_i_93__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_94__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_95__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_96__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_97__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_98__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_99__0_n_2 }),
        .O(p_1_out0[15:8]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_100__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_101__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_102__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_103__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_104__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_105__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_106__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_107__0_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_84__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84__0_n_9 }),
        .DI({\Yaxis_overlap_en_reg_3036[0]_i_108__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_109__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_110__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_111__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_112__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_113__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_114__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_115__0_n_2 }),
        .O(p_1_out0[7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_116__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_117__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_118__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_119__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_120__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_121__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_122__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_123__0_n_2 }));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \Yindex_output_tmp_reg_316[26]_i_1__0 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .O(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \Yindex_output_tmp_reg_316[31]_i_1__0 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .O(\Yindex_output_tmp_reg_316[31]_i_1__0_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_31),
        .Q(Yindex_output_tmp_reg_316[0]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[10] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_21),
        .Q(Yindex_output_tmp_reg_316[10]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[11] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_20),
        .Q(Yindex_output_tmp_reg_316[11]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[12] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_19),
        .Q(Yindex_output_tmp_reg_316[12]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[13] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_18),
        .Q(Yindex_output_tmp_reg_316[13]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[14] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_17),
        .Q(Yindex_output_tmp_reg_316[14]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[15] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_16),
        .Q(Yindex_output_tmp_reg_316[15]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[16] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_15),
        .Q(Yindex_output_tmp_reg_316[16]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[17] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_14),
        .Q(Yindex_output_tmp_reg_316[17]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[18] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_13),
        .Q(Yindex_output_tmp_reg_316[18]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[19] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_12),
        .Q(Yindex_output_tmp_reg_316[19]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_30),
        .Q(Yindex_output_tmp_reg_316[1]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[20] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_11),
        .Q(Yindex_output_tmp_reg_316[20]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[21] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_10),
        .Q(Yindex_output_tmp_reg_316[21]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[22] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_9),
        .Q(Yindex_output_tmp_reg_316[22]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[23] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_8),
        .Q(Yindex_output_tmp_reg_316[23]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[24] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_7),
        .Q(Yindex_output_tmp_reg_316[24]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[25] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_6),
        .Q(Yindex_output_tmp_reg_316[25]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[26] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_5),
        .Q(Yindex_output_tmp_reg_316[26]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[27] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(p_Val2_13_reg_3031_reg[27]),
        .Q(Yindex_output_tmp_reg_316[27]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1__0_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[28] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(p_Val2_13_reg_3031_reg[28]),
        .Q(Yindex_output_tmp_reg_316[28]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1__0_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[29] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(p_Val2_13_reg_3031_reg[29]),
        .Q(Yindex_output_tmp_reg_316[29]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1__0_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_29),
        .Q(Yindex_output_tmp_reg_316[2]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[30] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(p_Val2_13_reg_3031_reg[30]),
        .Q(Yindex_output_tmp_reg_316[30]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1__0_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[31] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(p_Val2_13_reg_3031_reg[31]),
        .Q(Yindex_output_tmp_reg_316[31]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1__0_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_28),
        .Q(Yindex_output_tmp_reg_316[3]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_27),
        .Q(Yindex_output_tmp_reg_316[4]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_26),
        .Q(Yindex_output_tmp_reg_316[5]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_25),
        .Q(Yindex_output_tmp_reg_316[6]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_24),
        .Q(Yindex_output_tmp_reg_316[7]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[8] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_23),
        .Q(Yindex_output_tmp_reg_316[8]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[9] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1__0_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_22),
        .Q(Yindex_output_tmp_reg_316[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_10__0 
       (.I0(accum_reg_V_0_0_1_reg_491[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[8]));
  LUT5 #(
    .INIT(32'h45FF4500)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_1__0 
       (.I0(p_Result_7_reg_3041),
        .I1(DDR_wr_en_fu_1627_p2),
        .I2(\and_ln218_1_reg_3058_reg_n_2_[0] ),
        .I3(accum_reg_V_0_0_1_reg_4910),
        .I4(ap_CS_fsm_state63),
        .O(accum_reg_overlap_V_2_0_1_reg_381));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_4__0 
       (.I0(accum_reg_V_0_0_1_reg_491[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_5__0 
       (.I0(accum_reg_V_0_0_1_reg_491[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_6__0 
       (.I0(accum_reg_V_0_0_1_reg_491[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_7__0 
       (.I0(accum_reg_V_0_0_1_reg_491[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_8__0 
       (.I0(accum_reg_V_0_0_1_reg_491[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_9__0 
       (.I0(accum_reg_V_0_0_1_reg_491[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_2__0 
       (.I0(accum_reg_V_0_0_1_reg_491[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_3__0 
       (.I0(accum_reg_V_0_0_1_reg_491[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_4__0 
       (.I0(accum_reg_V_0_0_1_reg_491[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_5__0 
       (.I0(accum_reg_V_0_0_1_reg_491[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_6__0 
       (.I0(accum_reg_V_0_0_1_reg_491[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_7__0 
       (.I0(accum_reg_V_0_0_1_reg_491[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_8__0 
       (.I0(accum_reg_V_0_0_1_reg_491[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_9__0 
       (.I0(accum_reg_V_0_0_1_reg_491[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[0]));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[0]),
        .Q(accum_reg_V_0_0_1_reg_491[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[10]),
        .Q(accum_reg_V_0_0_1_reg_491[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[11]),
        .Q(accum_reg_V_0_0_1_reg_491[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[12]),
        .Q(accum_reg_V_0_0_1_reg_491[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[13]),
        .Q(accum_reg_V_0_0_1_reg_491[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[14]),
        .Q(accum_reg_V_0_0_1_reg_491[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[15]),
        .Q(accum_reg_V_0_0_1_reg_491[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[1]),
        .Q(accum_reg_V_0_0_1_reg_491[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[2]),
        .Q(accum_reg_V_0_0_1_reg_491[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[3]),
        .Q(accum_reg_V_0_0_1_reg_491[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[4]),
        .Q(accum_reg_V_0_0_1_reg_491[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[5]),
        .Q(accum_reg_V_0_0_1_reg_491[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[6]),
        .Q(accum_reg_V_0_0_1_reg_491[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[7]),
        .Q(accum_reg_V_0_0_1_reg_491[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[8]),
        .Q(accum_reg_V_0_0_1_reg_491[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[9]),
        .Q(accum_reg_V_0_0_1_reg_491[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  LUT5 #(
    .INIT(32'h8AFF8A00)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_1__0 
       (.I0(p_Result_7_reg_3041),
        .I1(DDR_wr_en_fu_1627_p2),
        .I2(\and_ln218_1_reg_3058_reg_n_2_[0] ),
        .I3(accum_reg_V_0_0_1_reg_4910),
        .I4(ap_CS_fsm_state63),
        .O(accum_reg_overlap_V_2_1_1_reg_370));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_3__0 
       (.I0(accum_reg_V_0_1_1_reg_480[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_4__0 
       (.I0(accum_reg_V_0_1_1_reg_480[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_5__0 
       (.I0(accum_reg_V_0_1_1_reg_480[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_6__0 
       (.I0(accum_reg_V_0_1_1_reg_480[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_7__0 
       (.I0(accum_reg_V_0_1_1_reg_480[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_8__0 
       (.I0(accum_reg_V_0_1_1_reg_480[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_9__0 
       (.I0(accum_reg_V_0_1_1_reg_480[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_2__0 
       (.I0(accum_reg_V_0_1_1_reg_480[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_3__0 
       (.I0(accum_reg_V_0_1_1_reg_480[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_4__0 
       (.I0(accum_reg_V_0_1_1_reg_480[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_5__0 
       (.I0(accum_reg_V_0_1_1_reg_480[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_6__0 
       (.I0(accum_reg_V_0_1_1_reg_480[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_7__0 
       (.I0(accum_reg_V_0_1_1_reg_480[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_8__0 
       (.I0(accum_reg_V_0_1_1_reg_480[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_9__0 
       (.I0(accum_reg_V_0_1_1_reg_480[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[0]));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[0]),
        .Q(accum_reg_V_0_1_1_reg_480[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[10]),
        .Q(accum_reg_V_0_1_1_reg_480[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[11]),
        .Q(accum_reg_V_0_1_1_reg_480[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[12]),
        .Q(accum_reg_V_0_1_1_reg_480[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[13]),
        .Q(accum_reg_V_0_1_1_reg_480[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[14]),
        .Q(accum_reg_V_0_1_1_reg_480[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[15]),
        .Q(accum_reg_V_0_1_1_reg_480[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[1]),
        .Q(accum_reg_V_0_1_1_reg_480[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[2]),
        .Q(accum_reg_V_0_1_1_reg_480[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[3]),
        .Q(accum_reg_V_0_1_1_reg_480[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[4]),
        .Q(accum_reg_V_0_1_1_reg_480[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[5]),
        .Q(accum_reg_V_0_1_1_reg_480[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[6]),
        .Q(accum_reg_V_0_1_1_reg_480[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[7]),
        .Q(accum_reg_V_0_1_1_reg_480[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[8]),
        .Q(accum_reg_V_0_1_1_reg_480[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[9]),
        .Q(accum_reg_V_0_1_1_reg_480[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_2__0 
       (.I0(accum_reg_V_1_0_1_reg_469[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_3__0 
       (.I0(accum_reg_V_1_0_1_reg_469[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_4__0 
       (.I0(accum_reg_V_1_0_1_reg_469[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_5__0 
       (.I0(accum_reg_V_1_0_1_reg_469[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_6__0 
       (.I0(accum_reg_V_1_0_1_reg_469[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_7__0 
       (.I0(accum_reg_V_1_0_1_reg_469[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_8__0 
       (.I0(accum_reg_V_1_0_1_reg_469[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_2__0 
       (.I0(accum_reg_V_1_0_1_reg_469[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_3__0 
       (.I0(accum_reg_V_1_0_1_reg_469[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_4__0 
       (.I0(accum_reg_V_1_0_1_reg_469[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_5__0 
       (.I0(accum_reg_V_1_0_1_reg_469[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_6__0 
       (.I0(accum_reg_V_1_0_1_reg_469[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_7__0 
       (.I0(accum_reg_V_1_0_1_reg_469[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_8__0 
       (.I0(accum_reg_V_1_0_1_reg_469[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_9__0 
       (.I0(accum_reg_V_1_0_1_reg_469[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[0]));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[0]),
        .Q(accum_reg_V_1_0_1_reg_469[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[10]),
        .Q(accum_reg_V_1_0_1_reg_469[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[11]),
        .Q(accum_reg_V_1_0_1_reg_469[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[12]),
        .Q(accum_reg_V_1_0_1_reg_469[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[13]),
        .Q(accum_reg_V_1_0_1_reg_469[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[14]),
        .Q(accum_reg_V_1_0_1_reg_469[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[15]),
        .Q(accum_reg_V_1_0_1_reg_469[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[1]),
        .Q(accum_reg_V_1_0_1_reg_469[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[2]),
        .Q(accum_reg_V_1_0_1_reg_469[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[3]),
        .Q(accum_reg_V_1_0_1_reg_469[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[4]),
        .Q(accum_reg_V_1_0_1_reg_469[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[5]),
        .Q(accum_reg_V_1_0_1_reg_469[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[6]),
        .Q(accum_reg_V_1_0_1_reg_469[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[7]),
        .Q(accum_reg_V_1_0_1_reg_469[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[8]),
        .Q(accum_reg_V_1_0_1_reg_469[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[9]),
        .Q(accum_reg_V_1_0_1_reg_469[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_2__0 
       (.I0(accum_reg_V_1_1_1_reg_458[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_3__0 
       (.I0(accum_reg_V_1_1_1_reg_458[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_4__0 
       (.I0(accum_reg_V_1_1_1_reg_458[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_5__0 
       (.I0(accum_reg_V_1_1_1_reg_458[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_6__0 
       (.I0(accum_reg_V_1_1_1_reg_458[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_7__0 
       (.I0(accum_reg_V_1_1_1_reg_458[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_8__0 
       (.I0(accum_reg_V_1_1_1_reg_458[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_2__0 
       (.I0(accum_reg_V_1_1_1_reg_458[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_3__0 
       (.I0(accum_reg_V_1_1_1_reg_458[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_4__0 
       (.I0(accum_reg_V_1_1_1_reg_458[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_5__0 
       (.I0(accum_reg_V_1_1_1_reg_458[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_6__0 
       (.I0(accum_reg_V_1_1_1_reg_458[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_7__0 
       (.I0(accum_reg_V_1_1_1_reg_458[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_8__0 
       (.I0(accum_reg_V_1_1_1_reg_458[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_9__0 
       (.I0(accum_reg_V_1_1_1_reg_458[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[0]));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[0]),
        .Q(accum_reg_V_1_1_1_reg_458[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[10]),
        .Q(accum_reg_V_1_1_1_reg_458[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[11]),
        .Q(accum_reg_V_1_1_1_reg_458[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[12]),
        .Q(accum_reg_V_1_1_1_reg_458[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[13]),
        .Q(accum_reg_V_1_1_1_reg_458[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[14]),
        .Q(accum_reg_V_1_1_1_reg_458[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[15]),
        .Q(accum_reg_V_1_1_1_reg_458[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[1]),
        .Q(accum_reg_V_1_1_1_reg_458[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[2]),
        .Q(accum_reg_V_1_1_1_reg_458[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[3]),
        .Q(accum_reg_V_1_1_1_reg_458[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[4]),
        .Q(accum_reg_V_1_1_1_reg_458[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[5]),
        .Q(accum_reg_V_1_1_1_reg_458[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[6]),
        .Q(accum_reg_V_1_1_1_reg_458[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[7]),
        .Q(accum_reg_V_1_1_1_reg_458[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[8]),
        .Q(accum_reg_V_1_1_1_reg_458[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[9]),
        .Q(accum_reg_V_1_1_1_reg_458[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_2__0 
       (.I0(accum_reg_V_2_0_1_reg_447[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_3__0 
       (.I0(accum_reg_V_2_0_1_reg_447[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_4__0 
       (.I0(accum_reg_V_2_0_1_reg_447[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_5__0 
       (.I0(accum_reg_V_2_0_1_reg_447[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_6__0 
       (.I0(accum_reg_V_2_0_1_reg_447[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_7__0 
       (.I0(accum_reg_V_2_0_1_reg_447[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_8__0 
       (.I0(accum_reg_V_2_0_1_reg_447[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_2__0 
       (.I0(accum_reg_V_2_0_1_reg_447[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_3__0 
       (.I0(accum_reg_V_2_0_1_reg_447[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_4__0 
       (.I0(accum_reg_V_2_0_1_reg_447[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_5__0 
       (.I0(accum_reg_V_2_0_1_reg_447[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_6__0 
       (.I0(accum_reg_V_2_0_1_reg_447[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_7__0 
       (.I0(accum_reg_V_2_0_1_reg_447[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_8__0 
       (.I0(accum_reg_V_2_0_1_reg_447[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_9__0 
       (.I0(accum_reg_V_2_0_1_reg_447[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[0]));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[0]),
        .Q(accum_reg_V_2_0_1_reg_447[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[10]),
        .Q(accum_reg_V_2_0_1_reg_447[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[11]),
        .Q(accum_reg_V_2_0_1_reg_447[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[12]),
        .Q(accum_reg_V_2_0_1_reg_447[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[13]),
        .Q(accum_reg_V_2_0_1_reg_447[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[14]),
        .Q(accum_reg_V_2_0_1_reg_447[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[15]),
        .Q(accum_reg_V_2_0_1_reg_447[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[1]),
        .Q(accum_reg_V_2_0_1_reg_447[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[2]),
        .Q(accum_reg_V_2_0_1_reg_447[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[3]),
        .Q(accum_reg_V_2_0_1_reg_447[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[4]),
        .Q(accum_reg_V_2_0_1_reg_447[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[5]),
        .Q(accum_reg_V_2_0_1_reg_447[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[6]),
        .Q(accum_reg_V_2_0_1_reg_447[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[7]),
        .Q(accum_reg_V_2_0_1_reg_447[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[8]),
        .Q(accum_reg_V_2_0_1_reg_447[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[9]),
        .Q(accum_reg_V_2_0_1_reg_447[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_2__0 
       (.I0(accum_reg_V_2_1_1_reg_436[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_3__0 
       (.I0(accum_reg_V_2_1_1_reg_436[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_4__0 
       (.I0(accum_reg_V_2_1_1_reg_436[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_5__0 
       (.I0(accum_reg_V_2_1_1_reg_436[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_6__0 
       (.I0(accum_reg_V_2_1_1_reg_436[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_7__0 
       (.I0(accum_reg_V_2_1_1_reg_436[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_8__0 
       (.I0(accum_reg_V_2_1_1_reg_436[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_2__0 
       (.I0(accum_reg_V_2_1_1_reg_436[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_3__0 
       (.I0(accum_reg_V_2_1_1_reg_436[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_4__0 
       (.I0(accum_reg_V_2_1_1_reg_436[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_5__0 
       (.I0(accum_reg_V_2_1_1_reg_436[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_6__0 
       (.I0(accum_reg_V_2_1_1_reg_436[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_7__0 
       (.I0(accum_reg_V_2_1_1_reg_436[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_8__0 
       (.I0(accum_reg_V_2_1_1_reg_436[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_9__0 
       (.I0(accum_reg_V_2_1_1_reg_436[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[0]));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[0]),
        .Q(accum_reg_V_2_1_1_reg_436[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[10]),
        .Q(accum_reg_V_2_1_1_reg_436[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[11]),
        .Q(accum_reg_V_2_1_1_reg_436[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[12]),
        .Q(accum_reg_V_2_1_1_reg_436[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[13]),
        .Q(accum_reg_V_2_1_1_reg_436[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[14]),
        .Q(accum_reg_V_2_1_1_reg_436[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[15]),
        .Q(accum_reg_V_2_1_1_reg_436[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[1]),
        .Q(accum_reg_V_2_1_1_reg_436[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[2]),
        .Q(accum_reg_V_2_1_1_reg_436[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[3]),
        .Q(accum_reg_V_2_1_1_reg_436[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[4]),
        .Q(accum_reg_V_2_1_1_reg_436[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[5]),
        .Q(accum_reg_V_2_1_1_reg_436[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[6]),
        .Q(accum_reg_V_2_1_1_reg_436[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[7]),
        .Q(accum_reg_V_2_1_1_reg_436[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[8]),
        .Q(accum_reg_V_2_1_1_reg_436[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[9]),
        .Q(accum_reg_V_2_1_1_reg_436[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_2__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_3__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_4__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_5__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_6__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_7__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_8__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_2__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_3__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_4__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_5__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_6__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_7__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_8__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_9__0 
       (.I0(accum_reg_overlap_V_0_0_1_reg_425[0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[0]));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[0]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[10]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[11]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[12]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[13]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[14]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[15]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[1]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[2]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[3]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[4]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[5]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[6]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[7]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[8]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[9]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_2__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_3__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_4__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_5__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_6__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_7__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_8__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_2__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_3__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_4__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_5__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_6__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_7__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_8__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_9__0 
       (.I0(accum_reg_overlap_V_0_1_1_reg_414[0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[0]));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[0]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[10]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[11]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[12]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[13]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[14]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[15]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[1]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[2]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[3]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[4]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[5]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[6]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[7]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[8]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[9]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_2__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_3__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_4__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_5__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_6__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_7__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_8__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_2__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_3__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_4__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_5__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_6__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_7__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_8__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_9__0 
       (.I0(accum_reg_overlap_V_1_0_1_reg_403[0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[0]));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[0]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[10]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[11]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[12]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[13]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[14]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[15]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[1]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[2]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[3]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[4]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[5]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[6]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[7]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[8]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[9]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_2__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_3__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_4__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_5__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_6__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_7__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_8__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_2__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_3__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_4__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_5__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_6__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_7__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_8__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_9__0 
       (.I0(accum_reg_overlap_V_1_1_1_reg_392[0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[0]));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[0]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[10]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[11]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[12]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[13]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[14]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[15]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[1]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[2]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[3]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[4]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[5]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[6]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[7]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[8]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[9]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_2__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[14] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_3__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[13] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_4__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[12] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_5__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[11] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_6__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[10] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_7__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[9] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_8__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[8] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_2__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[7] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_3__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[6] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_4__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[5] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_5__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[4] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_6__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[3] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_7__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[2] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_8__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[1] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_9__0 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[0] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[0]));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[0]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[0] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[10]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[10] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[11]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[11] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[12]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[12] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[13]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[13] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[14]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[14] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[15]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[15] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[1]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[1] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[2]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[2] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[3]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[3] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[4]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[4] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[5]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[5] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[6]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[6] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[7]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[7] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[8]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[8] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[9]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[9] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_2__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[14] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_3__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[13] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_4__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[12] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_5__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[11] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_6__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[10] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_7__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[9] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_8__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[8] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_2__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[7] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_3__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[6] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_4__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[5] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_5__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[4] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_6__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[3] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_7__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[2] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_8__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[1] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_9__0 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[0] ),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[0]));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[0]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[0] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[10]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[10] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[11]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[11] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[12]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[12] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[13]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[13] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[14]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[14] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[15]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[15] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[1]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[1] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[2]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[2] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[3]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[3] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[4]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[4] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[5]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[5] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[6]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[6] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[7]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[7] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[8]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[8] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[9]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[9] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_10__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .O(\and_ln218_1_reg_3058[0]_i_10__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_11__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .O(\and_ln218_1_reg_3058[0]_i_11__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_12__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .O(\and_ln218_1_reg_3058[0]_i_12__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_13__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .O(\and_ln218_1_reg_3058[0]_i_13__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_14__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .O(\and_ln218_1_reg_3058[0]_i_14__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_15__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .O(\and_ln218_1_reg_3058[0]_i_15__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_16__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .O(\and_ln218_1_reg_3058[0]_i_16__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_17__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .O(\and_ln218_1_reg_3058[0]_i_17__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_18__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .O(\and_ln218_1_reg_3058[0]_i_18__0_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \and_ln218_1_reg_3058[0]_i_1__0 
       (.I0(icmp_ln218_fu_1440_p2),
        .I1(icmp_ln218_1_reg_2970_pp1_iter5_reg),
        .I2(\bit_select_i_i96_i_reg_2769_reg_n_2_[0] ),
        .O(and_ln218_1_fu_1450_p2));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_3__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .O(\and_ln218_1_reg_3058[0]_i_3__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_4__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .O(\and_ln218_1_reg_3058[0]_i_4__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_5__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .O(\and_ln218_1_reg_3058[0]_i_5__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_6__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .O(\and_ln218_1_reg_3058[0]_i_6__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_7__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .O(\and_ln218_1_reg_3058[0]_i_7__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_8__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .O(\and_ln218_1_reg_3058[0]_i_8__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_9__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .O(\and_ln218_1_reg_3058[0]_i_9__0_n_2 ));
  FDRE \and_ln218_1_reg_3058_reg[0] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(and_ln218_1_fu_1450_p2),
        .Q(\and_ln218_1_reg_3058_reg_n_2_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln218_1_reg_3058_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln218_fu_1440_p2,\and_ln218_1_reg_3058_reg[0]_i_2__0_n_3 ,\and_ln218_1_reg_3058_reg[0]_i_2__0_n_4 ,\and_ln218_1_reg_3058_reg[0]_i_2__0_n_5 ,\and_ln218_1_reg_3058_reg[0]_i_2__0_n_6 ,\and_ln218_1_reg_3058_reg[0]_i_2__0_n_7 ,\and_ln218_1_reg_3058_reg[0]_i_2__0_n_8 ,\and_ln218_1_reg_3058_reg[0]_i_2__0_n_9 }),
        .DI({\and_ln218_1_reg_3058[0]_i_3__0_n_2 ,\and_ln218_1_reg_3058[0]_i_4__0_n_2 ,\and_ln218_1_reg_3058[0]_i_5__0_n_2 ,\and_ln218_1_reg_3058[0]_i_6__0_n_2 ,\and_ln218_1_reg_3058[0]_i_7__0_n_2 ,\and_ln218_1_reg_3058[0]_i_8__0_n_2 ,\and_ln218_1_reg_3058[0]_i_9__0_n_2 ,\and_ln218_1_reg_3058[0]_i_10__0_n_2 }),
        .O(\NLW_and_ln218_1_reg_3058_reg[0]_i_2__0_O_UNCONNECTED [7:0]),
        .S({\and_ln218_1_reg_3058[0]_i_11__0_n_2 ,\and_ln218_1_reg_3058[0]_i_12__0_n_2 ,\and_ln218_1_reg_3058[0]_i_13__0_n_2 ,\and_ln218_1_reg_3058[0]_i_14__0_n_2 ,\and_ln218_1_reg_3058[0]_i_15__0_n_2 ,\and_ln218_1_reg_3058[0]_i_16__0_n_2 ,\and_ln218_1_reg_3058[0]_i_17__0_n_2 ,\and_ln218_1_reg_3058[0]_i_18__0_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I2(Q),
        .O(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_done));
  LUT6 #(
    .INIT(64'h5454545444445444)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(CEA1),
        .I1(\ap_CS_fsm_reg[0]_0 [0]),
        .I2(\ap_CS_fsm_reg[0]_0 [1]),
        .I3(Q),
        .I4(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I5(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .O(\ap_CS_fsm_reg[64]_0 [0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_10__0 
       (.I0(\ap_CS_fsm_reg_n_2_[20] ),
        .I1(\ap_CS_fsm_reg_n_2_[37] ),
        .I2(\ap_CS_fsm_reg_n_2_[6] ),
        .I3(\ap_CS_fsm_reg_n_2_[9] ),
        .I4(\ap_CS_fsm[1]_i_16__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_10__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_11__0 
       (.I0(\ap_CS_fsm_reg_n_2_[42] ),
        .I1(\ap_CS_fsm_reg_n_2_[13] ),
        .I2(\ap_CS_fsm_reg_n_2_[55] ),
        .I3(grp_fu_601_ap_start),
        .O(\ap_CS_fsm[1]_i_11__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_12__0 
       (.I0(\ap_CS_fsm_reg_n_2_[16] ),
        .I1(\ap_CS_fsm_reg_n_2_[18] ),
        .I2(\ap_CS_fsm_reg_n_2_[25] ),
        .I3(\ap_CS_fsm_reg_n_2_[27] ),
        .I4(\ap_CS_fsm[1]_i_17__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_12__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_13__0 
       (.I0(\ap_CS_fsm_reg_n_2_[34] ),
        .I1(\ap_CS_fsm_reg_n_2_[24] ),
        .I2(\ap_CS_fsm_reg_n_2_[17] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[1]_i_13__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_14__0 
       (.I0(\ap_CS_fsm_reg_n_2_[54] ),
        .I1(\ap_CS_fsm_reg_n_2_[45] ),
        .I2(\ap_CS_fsm_reg_n_2_[40] ),
        .I3(\ap_CS_fsm_reg_n_2_[22] ),
        .O(\ap_CS_fsm[1]_i_14__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_15__0 
       (.I0(\ap_CS_fsm_reg_n_2_[59] ),
        .I1(ap_CS_fsm_state31),
        .I2(\ap_CS_fsm_reg_n_2_[47] ),
        .I3(\ap_CS_fsm_reg_n_2_[11] ),
        .O(\ap_CS_fsm[1]_i_15__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_16__0 
       (.I0(\ap_CS_fsm_reg_n_2_[19] ),
        .I1(\ap_CS_fsm_reg_n_2_[14] ),
        .I2(\ap_CS_fsm_reg_n_2_[26] ),
        .I3(ap_CS_fsm_state63),
        .O(\ap_CS_fsm[1]_i_16__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_17__0 
       (.I0(\ap_CS_fsm_reg_n_2_[43] ),
        .I1(\ap_CS_fsm_reg_n_2_[29] ),
        .I2(\ap_CS_fsm_reg_n_2_[33] ),
        .I3(\ap_CS_fsm_reg_n_2_[28] ),
        .O(\ap_CS_fsm[1]_i_17__0_n_2 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_2 ),
        .I1(\ap_CS_fsm[1]_i_3__0_n_2 ),
        .I2(\ap_CS_fsm[1]_i_4__0_n_2 ),
        .I3(\ap_CS_fsm[1]_i_5__0_n_2 ),
        .I4(\ap_CS_fsm[1]_i_6__0_n_2 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF000045FF)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[0]_0 [1]),
        .I4(\ap_CS_fsm_reg[0]_0 [0]),
        .I5(CEA1),
        .O(\ap_CS_fsm_reg[64]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm[1]_i_7__0_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[38] ),
        .I2(ap_CS_fsm_state32),
        .I3(\ap_CS_fsm_reg_n_2_[53] ),
        .I4(\ap_CS_fsm_reg_n_2_[48] ),
        .I5(\ap_CS_fsm[1]_i_8__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I1(Q),
        .I2(\ap_CS_fsm_reg_n_2_[12] ),
        .I3(\ap_CS_fsm_reg_n_2_[36] ),
        .I4(\ap_CS_fsm_reg_n_2_[5] ),
        .I5(\ap_CS_fsm_reg_n_2_[35] ),
        .O(\ap_CS_fsm[1]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(\ap_CS_fsm[1]_i_9__0_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[1] ),
        .I2(\ap_CS_fsm_reg_n_2_[50] ),
        .I3(\ap_CS_fsm_reg_n_2_[52] ),
        .I4(\ap_CS_fsm_reg_n_2_[10] ),
        .I5(\ap_CS_fsm[1]_i_10__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(\ap_CS_fsm[1]_i_11__0_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[39] ),
        .I2(\ap_CS_fsm_reg_n_2_[23] ),
        .I3(\ap_CS_fsm_reg_n_2_[57] ),
        .I4(\ap_CS_fsm_reg_n_2_[41] ),
        .I5(\ap_CS_fsm[1]_i_12__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_5__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6__0 
       (.I0(\ap_CS_fsm_reg_n_2_[49] ),
        .I1(\ap_CS_fsm_reg_n_2_[58] ),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .I3(\ap_CS_fsm_reg_n_2_[21] ),
        .I4(\ap_CS_fsm[1]_i_13__0_n_2 ),
        .I5(\ap_CS_fsm[1]_i_14__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_6__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7__0 
       (.I0(\ap_CS_fsm_reg_n_2_[56] ),
        .I1(\ap_CS_fsm_reg_n_2_[8] ),
        .I2(\ap_CS_fsm_reg_n_2_[7] ),
        .I3(\ap_CS_fsm_reg_n_2_[3] ),
        .O(\ap_CS_fsm[1]_i_7__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_8__0 
       (.I0(\ap_CS_fsm_reg_n_2_[46] ),
        .I1(\ap_CS_fsm_reg_n_2_[61] ),
        .I2(\ap_CS_fsm_reg_n_2_[2] ),
        .I3(\ap_CS_fsm_reg_n_2_[51] ),
        .I4(\ap_CS_fsm[1]_i_15__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_8__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9__0 
       (.I0(\ap_CS_fsm_reg_n_2_[44] ),
        .I1(\ap_CS_fsm_reg_n_2_[15] ),
        .I2(\ap_CS_fsm_reg_n_2_[60] ),
        .I3(\ap_CS_fsm_reg_n_2_[4] ),
        .O(\ap_CS_fsm[1]_i_9__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[31]_i_1__0 
       (.I0(ap_CS_fsm_state32),
        .I1(ouput_buffer_2_0_V_U_n_15),
        .I2(ap_CS_fsm_state31),
        .O(ap_NS_fsm[31]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[32]_i_1__0 
       (.I0(ap_CS_fsm_state32),
        .I1(ouput_buffer_2_0_V_U_n_15),
        .O(ap_NS_fsm[32]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    \ap_CS_fsm[63]_i_1__0 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter7_reg_n_2),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[63]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[64]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter7_reg_n_2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[64]_i_1__0_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_done),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[9] ),
        .Q(\ap_CS_fsm_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[10] ),
        .Q(\ap_CS_fsm_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[11] ),
        .Q(\ap_CS_fsm_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[12] ),
        .Q(\ap_CS_fsm_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[13] ),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[15] ),
        .Q(\ap_CS_fsm_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[16] ),
        .Q(\ap_CS_fsm_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[17] ),
        .Q(\ap_CS_fsm_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[18] ),
        .Q(\ap_CS_fsm_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[19] ),
        .Q(\ap_CS_fsm_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[20] ),
        .Q(\ap_CS_fsm_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[21] ),
        .Q(\ap_CS_fsm_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[22] ),
        .Q(\ap_CS_fsm_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[23] ),
        .Q(\ap_CS_fsm_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[24] ),
        .Q(\ap_CS_fsm_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[25] ),
        .Q(\ap_CS_fsm_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[26] ),
        .Q(\ap_CS_fsm_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[27] ),
        .Q(\ap_CS_fsm_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[28] ),
        .Q(\ap_CS_fsm_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[1] ),
        .Q(\ap_CS_fsm_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[29] ),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(grp_fu_601_ap_start),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_601_ap_start),
        .Q(\ap_CS_fsm_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[33] ),
        .Q(\ap_CS_fsm_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[34] ),
        .Q(\ap_CS_fsm_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[35] ),
        .Q(\ap_CS_fsm_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[36] ),
        .Q(\ap_CS_fsm_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[37] ),
        .Q(\ap_CS_fsm_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[38] ),
        .Q(\ap_CS_fsm_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[2] ),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[39] ),
        .Q(\ap_CS_fsm_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[40] ),
        .Q(\ap_CS_fsm_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[41] ),
        .Q(\ap_CS_fsm_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[42] ),
        .Q(\ap_CS_fsm_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[43] ),
        .Q(\ap_CS_fsm_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[44] ),
        .Q(\ap_CS_fsm_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[45] ),
        .Q(\ap_CS_fsm_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[46] ),
        .Q(\ap_CS_fsm_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[47] ),
        .Q(\ap_CS_fsm_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[48] ),
        .Q(\ap_CS_fsm_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[49] ),
        .Q(\ap_CS_fsm_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[50] ),
        .Q(\ap_CS_fsm_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[51] ),
        .Q(\ap_CS_fsm_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[52] ),
        .Q(\ap_CS_fsm_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[53] ),
        .Q(\ap_CS_fsm_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[54] ),
        .Q(\ap_CS_fsm_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[55] ),
        .Q(\ap_CS_fsm_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[56] ),
        .Q(\ap_CS_fsm_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[57] ),
        .Q(\ap_CS_fsm_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[58] ),
        .Q(\ap_CS_fsm_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[59] ),
        .Q(\ap_CS_fsm_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[60] ),
        .Q(\ap_CS_fsm_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[61] ),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[63]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[64]_i_1__0_n_2 ),
        .Q(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(\ap_CS_fsm_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[8] ),
        .Q(\ap_CS_fsm_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln686_fu_719_p2),
        .I3(ap_CS_fsm_state63),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_2),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5),
        .Q(ap_enable_reg_pp1_iter6),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp1_iter7_i_1__0
       (.I0(ap_enable_reg_pp1_iter7_reg_n_2),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state63),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter7_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter7_i_1__0_n_2),
        .Q(ap_enable_reg_pp1_iter7_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp1_iter8_i_1__0
       (.I0(ap_enable_reg_pp1_iter8_reg_n_2),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state63),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter8_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_i_1__0_n_2),
        .Q(ap_enable_reg_pp1_iter8_reg_n_2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h3A)) 
    \bit_select_i_i96_i_reg_2769[0]_i_1__0 
       (.I0(\bit_select_i_i96_i_reg_2769_reg_n_2_[0] ),
        .I1(tmp_4_fu_662_p3),
        .I2(ap_CS_fsm_state63),
        .O(\bit_select_i_i96_i_reg_2769[0]_i_1__0_n_2 ));
  FDRE \bit_select_i_i96_i_reg_2769_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bit_select_i_i96_i_reg_2769[0]_i_1__0_n_2 ),
        .Q(\bit_select_i_i96_i_reg_2769_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000002A2)) 
    \cmp117_reg_2821[0]_i_1__0 
       (.I0(\cmp117_reg_2821[0]_i_2__0_n_2 ),
        .I1(col_index_1_reg_2863[6]),
        .I2(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I3(\col_index_reg_305_reg_n_2_[6] ),
        .I4(select_ln686_fu_741_p3[7]),
        .I5(\cmp117_reg_2821[0]_i_3_n_2 ),
        .O(cmp117_fu_749_p2));
  LUT6 #(
    .INIT(64'h000000000F0F0004)) 
    \cmp117_reg_2821[0]_i_2__0 
       (.I0(\icmp_ln692_reg_2809[0]_i_4__0_n_2 ),
        .I1(\cmp117_reg_2821[0]_i_4__0_n_2 ),
        .I2(select_ln686_fu_741_p3[4]),
        .I3(\col_index_1_reg_2863[10]_i_4__0_n_2 ),
        .I4(\icmp_ln692_reg_2809[0]_i_1__0_n_2 ),
        .I5(select_ln686_fu_741_p3[5]),
        .O(\cmp117_reg_2821[0]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \cmp117_reg_2821[0]_i_3 
       (.I0(col_index_1_reg_2863[1]),
        .I1(\col_index_reg_305_reg_n_2_[1] ),
        .I2(col_index_1_reg_2863[0]),
        .I3(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[0] ),
        .O(\cmp117_reg_2821[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \cmp117_reg_2821[0]_i_4__0 
       (.I0(col_index_1_reg_2863[9]),
        .I1(\col_index_reg_305_reg_n_2_[9] ),
        .I2(col_index_1_reg_2863[8]),
        .I3(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[8] ),
        .O(\cmp117_reg_2821[0]_i_4__0_n_2 ));
  FDRE \cmp117_reg_2821_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(cmp117_reg_2821),
        .Q(cmp117_reg_2821_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/cmp117_reg_2821_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(cmp117_reg_2821_pp1_iter1_reg),
        .Q(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_n_2 ));
  FDRE \cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_n_2 ),
        .Q(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp117_reg_2821_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \cmp117_reg_2821_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(cmp117_reg_2821_pp1_iter6_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp117_reg_2821_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .R(1'b0));
  FDRE \cmp117_reg_2821_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(cmp117_fu_749_p2),
        .Q(cmp117_reg_2821),
        .R(1'b0));
  FDRE \cmp_i_i989_i_reg_2761_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(cmp_i_i989_i_fu_656_p2),
        .Q(cmp_i_i989_i_reg_2761),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h10DF)) 
    \col_index_1_reg_2863[0]_i_1__0 
       (.I0(col_index_1_reg_2863[0]),
        .I1(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\col_index_reg_305_reg_n_2_[0] ),
        .O(col_index_1_fu_793_p2[0]));
  LUT4 #(
    .INIT(16'h2000)) 
    \col_index_1_reg_2863[10]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(icmp_ln686_fu_719_p2),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(indvar_flatten_reg_2940));
  LUT6 #(
    .INIT(64'h00F000F0007800F0)) 
    \col_index_1_reg_2863[10]_i_2__0 
       (.I0(select_ln686_fu_741_p3[7]),
        .I1(\col_index_1_reg_2863[10]_i_3__0_n_2 ),
        .I2(\col_index_1_reg_2863[10]_i_4__0_n_2 ),
        .I3(\icmp_ln692_reg_2809[0]_i_1__0_n_2 ),
        .I4(\col_index_1_reg_2863[10]_i_5__0_n_2 ),
        .I5(\col_index_1_reg_2863[10]_i_6__0_n_2 ),
        .O(col_index_1_fu_793_p2[10]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \col_index_1_reg_2863[10]_i_3__0 
       (.I0(col_index_1_reg_2863[6]),
        .I1(\col_index_reg_305_reg_n_2_[6] ),
        .I2(\col_index_1_reg_2863[6]_i_2__0_n_2 ),
        .I3(\col_index_reg_305_reg_n_2_[5] ),
        .I4(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I5(col_index_1_reg_2863[5]),
        .O(\col_index_1_reg_2863[10]_i_3__0_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_index_1_reg_2863[10]_i_4__0 
       (.I0(\col_index_reg_305_reg_n_2_[10] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[10]),
        .O(\col_index_1_reg_2863[10]_i_4__0_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_index_1_reg_2863[10]_i_5__0 
       (.I0(\col_index_reg_305_reg_n_2_[8] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[8]),
        .O(\col_index_1_reg_2863[10]_i_5__0_n_2 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \col_index_1_reg_2863[10]_i_6__0 
       (.I0(\col_index_reg_305_reg_n_2_[9] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[9]),
        .O(\col_index_1_reg_2863[10]_i_6__0_n_2 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_index_1_reg_2863[1]_i_1__0 
       (.I0(col_index_1_reg_2863[1]),
        .I1(\col_index_reg_305_reg_n_2_[1] ),
        .I2(col_index_1_reg_2863[0]),
        .I3(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[0] ),
        .O(col_index_1_fu_793_p2[1]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \col_index_1_reg_2863[2]_i_1__0 
       (.I0(col_index_1_reg_2863[2]),
        .I1(\col_index_reg_305_reg_n_2_[2] ),
        .I2(select_ln686_fu_741_p3[0]),
        .I3(\col_index_reg_305_reg_n_2_[1] ),
        .I4(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I5(col_index_1_reg_2863[1]),
        .O(col_index_1_fu_793_p2[2]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \col_index_1_reg_2863[3]_i_1__0 
       (.I0(col_index_1_reg_2863[3]),
        .I1(\col_index_reg_305_reg_n_2_[3] ),
        .I2(\col_index_1_reg_2863[3]_i_2__0_n_2 ),
        .I3(\col_index_reg_305_reg_n_2_[2] ),
        .I4(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I5(col_index_1_reg_2863[2]),
        .O(col_index_1_fu_793_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \col_index_1_reg_2863[3]_i_2__0 
       (.I0(col_index_1_reg_2863[1]),
        .I1(\col_index_reg_305_reg_n_2_[1] ),
        .I2(col_index_1_reg_2863[0]),
        .I3(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[0] ),
        .O(\col_index_1_reg_2863[3]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \col_index_1_reg_2863[4]_i_1__0 
       (.I0(col_index_1_reg_2863[4]),
        .I1(\col_index_reg_305_reg_n_2_[4] ),
        .I2(\col_index_1_reg_2863[4]_i_2__0_n_2 ),
        .I3(\col_index_reg_305_reg_n_2_[3] ),
        .I4(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I5(col_index_1_reg_2863[3]),
        .O(col_index_1_fu_793_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \col_index_1_reg_2863[4]_i_2__0 
       (.I0(col_index_1_reg_2863[2]),
        .I1(\col_index_reg_305_reg_n_2_[2] ),
        .I2(select_ln686_fu_741_p3[0]),
        .I3(\col_index_reg_305_reg_n_2_[1] ),
        .I4(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I5(col_index_1_reg_2863[1]),
        .O(\col_index_1_reg_2863[4]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'h10DFEF20)) 
    \col_index_1_reg_2863[5]_i_1__0 
       (.I0(col_index_1_reg_2863[5]),
        .I1(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\col_index_reg_305_reg_n_2_[5] ),
        .I4(\col_index_1_reg_2863[6]_i_2__0_n_2 ),
        .O(col_index_1_fu_793_p2[5]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \col_index_1_reg_2863[6]_i_1__0 
       (.I0(col_index_1_reg_2863[6]),
        .I1(\col_index_reg_305_reg_n_2_[6] ),
        .I2(\col_index_1_reg_2863[6]_i_2__0_n_2 ),
        .I3(\col_index_reg_305_reg_n_2_[5] ),
        .I4(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I5(col_index_1_reg_2863[5]),
        .O(col_index_1_fu_793_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \col_index_1_reg_2863[6]_i_2__0 
       (.I0(col_index_1_reg_2863[4]),
        .I1(\col_index_reg_305_reg_n_2_[4] ),
        .I2(\col_index_1_reg_2863[4]_i_2__0_n_2 ),
        .I3(\col_index_reg_305_reg_n_2_[3] ),
        .I4(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I5(col_index_1_reg_2863[3]),
        .O(\col_index_1_reg_2863[6]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_index_1_reg_2863[7]_i_1__0 
       (.I0(select_ln686_fu_741_p3[7]),
        .I1(\col_index_1_reg_2863[10]_i_3__0_n_2 ),
        .O(col_index_1_fu_793_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_index_1_reg_2863[8]_i_1__0 
       (.I0(select_ln686_fu_741_p3[7]),
        .I1(\col_index_1_reg_2863[10]_i_3__0_n_2 ),
        .I2(select_ln686_fu_741_p3[8]),
        .O(col_index_1_fu_793_p2[8]));
  LUT6 #(
    .INIT(64'h78F0787878F0F0F0)) 
    \col_index_1_reg_2863[9]_i_1__0 
       (.I0(select_ln686_fu_741_p3[7]),
        .I1(\col_index_1_reg_2863[10]_i_3__0_n_2 ),
        .I2(select_ln686_fu_741_p3[9]),
        .I3(\col_index_reg_305_reg_n_2_[8] ),
        .I4(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I5(col_index_1_reg_2863[8]),
        .O(col_index_1_fu_793_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \col_index_1_reg_2863[9]_i_2__0 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\col_index_1_reg_2863[9]_i_2__0_n_2 ));
  FDRE \col_index_1_reg_2863_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[0]),
        .Q(col_index_1_reg_2863[0]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[10]),
        .Q(col_index_1_reg_2863[10]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[1]),
        .Q(col_index_1_reg_2863[1]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[2]),
        .Q(col_index_1_reg_2863[2]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[3]),
        .Q(col_index_1_reg_2863[3]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[4]),
        .Q(col_index_1_reg_2863[4]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[5]),
        .Q(col_index_1_reg_2863[5]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[6]),
        .Q(col_index_1_reg_2863[6]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[7]),
        .Q(col_index_1_reg_2863[7]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[8]),
        .Q(col_index_1_reg_2863[8]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[9]),
        .Q(col_index_1_reg_2863[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2AAAAAA)) 
    \col_index_reg_305[10]_i_1__0 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_block_pp1_stage0_subdone),
        .O(col_index_reg_305));
  LUT4 #(
    .INIT(16'h0800)) 
    \col_index_reg_305[10]_i_2__0 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .O(E));
  FDRE \col_index_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[0]),
        .Q(\col_index_reg_305_reg_n_2_[0] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[10]),
        .Q(\col_index_reg_305_reg_n_2_[10] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[1]),
        .Q(\col_index_reg_305_reg_n_2_[1] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[2]),
        .Q(\col_index_reg_305_reg_n_2_[2] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[3]),
        .Q(\col_index_reg_305_reg_n_2_[3] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[4]),
        .Q(\col_index_reg_305_reg_n_2_[4] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[5]),
        .Q(\col_index_reg_305_reg_n_2_[5] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[6]),
        .Q(\col_index_reg_305_reg_n_2_[6] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[7]),
        .Q(\col_index_reg_305_reg_n_2_[7] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[8]),
        .Q(\col_index_reg_305_reg_n_2_[8] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(col_index_1_reg_2863[9]),
        .Q(\col_index_reg_305_reg_n_2_[9] ),
        .R(col_index_reg_305));
  FDRE \empty_28_reg_2774_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(empty_fu_683_p2),
        .Q(empty_28_reg_2774),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9595959595955595)) 
    \empty_30_reg_2881[0]_i_10__0 
       (.I0(p_Val2_8_reg_2838[16]),
        .I1(sel_tmp_reg_2789),
        .I2(icmp_ln882_1_fu_834_p2),
        .I3(\empty_30_reg_2881[0]_i_12__0_n_2 ),
        .I4(\empty_30_reg_2881[0]_i_13__0_n_2 ),
        .I5(\empty_30_reg_2881[0]_i_14_n_2 ),
        .O(\empty_30_reg_2881[0]_i_10__0_n_2 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \empty_30_reg_2881[0]_i_12__0 
       (.I0(Wx_V_0_0_2_fu_829_p2[6]),
        .I1(Wx_V_0_0_2_fu_829_p2[4]),
        .I2(Wx_V_0_0_2_fu_829_p2[1]),
        .I3(Wx_V_0_0_2_fu_829_p2[2]),
        .I4(Wx_V_0_0_2_fu_829_p2[3]),
        .I5(Wx_V_0_0_2_fu_829_p2[5]),
        .O(\empty_30_reg_2881[0]_i_12__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \empty_30_reg_2881[0]_i_13__0 
       (.I0(Wx_V_0_0_2_fu_829_p2[10]),
        .I1(Wx_V_0_0_2_fu_829_p2[15]),
        .I2(Wx_V_0_0_2_fu_829_p2[13]),
        .I3(Wx_V_0_0_2_fu_829_p2[11]),
        .I4(Wx_V_0_0_2_fu_829_p2[12]),
        .I5(Wx_V_0_0_2_fu_829_p2[9]),
        .O(\empty_30_reg_2881[0]_i_13__0_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \empty_30_reg_2881[0]_i_14 
       (.I0(Wx_V_0_0_2_fu_829_p2[14]),
        .I1(Wx_V_0_0_2_fu_829_p2[7]),
        .I2(Wx_V_0_0_2_fu_829_p2[8]),
        .O(\empty_30_reg_2881[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_30_reg_2881[0]_i_15__0 
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(p_Val2_8_reg_2838[14]),
        .I2(p_Val2_8_reg_2838[15]),
        .I3(zext_ln29_5_reg_2656__0[15]),
        .O(\empty_30_reg_2881[0]_i_15__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_30_reg_2881[0]_i_16__0 
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(p_Val2_8_reg_2838[12]),
        .I2(p_Val2_8_reg_2838[13]),
        .I3(zext_ln29_5_reg_2656__0[13]),
        .O(\empty_30_reg_2881[0]_i_16__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_30_reg_2881[0]_i_17__0 
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(p_Val2_8_reg_2838[10]),
        .I2(p_Val2_8_reg_2838[11]),
        .I3(zext_ln29_5_reg_2656__0[11]),
        .O(\empty_30_reg_2881[0]_i_17__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_30_reg_2881[0]_i_18__0 
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_Val2_8_reg_2838[8]),
        .I2(p_Val2_8_reg_2838[9]),
        .I3(zext_ln29_5_reg_2656__0[9]),
        .O(\empty_30_reg_2881[0]_i_18__0_n_2 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \empty_30_reg_2881[0]_i_19__0 
       (.I0(p_Val2_8_reg_2838[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .I2(zext_ln29_5_reg_2656__0[6]),
        .I3(p_Val2_8_reg_2838[6]),
        .O(\empty_30_reg_2881[0]_i_19__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_30_reg_2881[0]_i_20__0 
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .I2(p_Val2_8_reg_2838[5]),
        .I3(zext_ln29_5_reg_2656__0[5]),
        .O(\empty_30_reg_2881[0]_i_20__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_30_reg_2881[0]_i_21__0 
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .I2(p_Val2_8_reg_2838[3]),
        .I3(zext_ln29_5_reg_2656__0[3]),
        .O(\empty_30_reg_2881[0]_i_21__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_30_reg_2881[0]_i_22__0 
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .I2(p_Val2_8_reg_2838[1]),
        .I3(zext_ln29_5_reg_2656__0[1]),
        .O(\empty_30_reg_2881[0]_i_22__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_23__0 
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .I2(p_Val2_8_reg_2838[14]),
        .I3(zext_ln29_5_reg_2656__0[14]),
        .O(\empty_30_reg_2881[0]_i_23__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_24__0 
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .I2(p_Val2_8_reg_2838[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(\empty_30_reg_2881[0]_i_24__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_25__0 
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .I2(p_Val2_8_reg_2838[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(\empty_30_reg_2881[0]_i_25__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_26__0 
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .I2(p_Val2_8_reg_2838[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(\empty_30_reg_2881[0]_i_26__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_27__0 
       (.I0(p_Val2_8_reg_2838[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .I2(p_Val2_8_reg_2838[7]),
        .I3(zext_ln29_5_reg_2656__0[7]),
        .O(\empty_30_reg_2881[0]_i_27__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_28__0 
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .I2(p_Val2_8_reg_2838[5]),
        .I3(zext_ln29_5_reg_2656__0[5]),
        .O(\empty_30_reg_2881[0]_i_28__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_29__0 
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .I2(p_Val2_8_reg_2838[3]),
        .I3(zext_ln29_5_reg_2656__0[3]),
        .O(\empty_30_reg_2881[0]_i_29__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_30__0 
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .I2(p_Val2_8_reg_2838[1]),
        .I3(zext_ln29_5_reg_2656__0[1]),
        .O(\empty_30_reg_2881[0]_i_30__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_3__0 
       (.I0(p_Result_2_reg_2856[7]),
        .O(\empty_30_reg_2881[0]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_4__0 
       (.I0(p_Result_2_reg_2856[6]),
        .O(\empty_30_reg_2881[0]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_5__0 
       (.I0(p_Result_2_reg_2856[5]),
        .O(\empty_30_reg_2881[0]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_6__0 
       (.I0(p_Result_2_reg_2856[4]),
        .O(\empty_30_reg_2881[0]_i_6__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_7__0 
       (.I0(p_Result_2_reg_2856[3]),
        .O(\empty_30_reg_2881[0]_i_7__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_8__0 
       (.I0(p_Result_2_reg_2856[2]),
        .O(\empty_30_reg_2881[0]_i_8__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_9__0 
       (.I0(p_Result_2_reg_2856[1]),
        .O(\empty_30_reg_2881[0]_i_9__0_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/empty_30_reg_2881_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(empty_30_reg_2881),
        .Q(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_n_2 ));
  FDRE \empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_n_2 ),
        .Q(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "empty_30_reg_2881_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \empty_30_reg_2881_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(empty_30_reg_2881_pp1_iter6_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "empty_30_reg_2881_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .R(1'b0));
  FDRE \empty_30_reg_2881_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(empty_30_fu_875_p1),
        .Q(empty_30_reg_2881),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \empty_30_reg_2881_reg[0]_i_11 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_1_fu_834_p2,\empty_30_reg_2881_reg[0]_i_11_n_3 ,\empty_30_reg_2881_reg[0]_i_11_n_4 ,\empty_30_reg_2881_reg[0]_i_11_n_5 ,\empty_30_reg_2881_reg[0]_i_11_n_6 ,\empty_30_reg_2881_reg[0]_i_11_n_7 ,\empty_30_reg_2881_reg[0]_i_11_n_8 ,\empty_30_reg_2881_reg[0]_i_11_n_9 }),
        .DI({\empty_30_reg_2881[0]_i_15__0_n_2 ,\empty_30_reg_2881[0]_i_16__0_n_2 ,\empty_30_reg_2881[0]_i_17__0_n_2 ,\empty_30_reg_2881[0]_i_18__0_n_2 ,\empty_30_reg_2881[0]_i_19__0_n_2 ,\empty_30_reg_2881[0]_i_20__0_n_2 ,\empty_30_reg_2881[0]_i_21__0_n_2 ,\empty_30_reg_2881[0]_i_22__0_n_2 }),
        .O(\NLW_empty_30_reg_2881_reg[0]_i_11_O_UNCONNECTED [7:0]),
        .S({\empty_30_reg_2881[0]_i_23__0_n_2 ,\empty_30_reg_2881[0]_i_24__0_n_2 ,\empty_30_reg_2881[0]_i_25__0_n_2 ,\empty_30_reg_2881[0]_i_26__0_n_2 ,\empty_30_reg_2881[0]_i_27__0_n_2 ,\empty_30_reg_2881[0]_i_28__0_n_2 ,\empty_30_reg_2881[0]_i_29__0_n_2 ,\empty_30_reg_2881[0]_i_30__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_30_reg_2881_reg[0]_i_2__0 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\empty_30_reg_2881_reg[0]_i_2__0_n_2 ,\empty_30_reg_2881_reg[0]_i_2__0_n_3 ,\empty_30_reg_2881_reg[0]_i_2__0_n_4 ,\empty_30_reg_2881_reg[0]_i_2__0_n_5 ,\empty_30_reg_2881_reg[0]_i_2__0_n_6 ,\empty_30_reg_2881_reg[0]_i_2__0_n_7 ,\empty_30_reg_2881_reg[0]_i_2__0_n_8 ,\empty_30_reg_2881_reg[0]_i_2__0_n_9 }),
        .DI({p_Result_2_reg_2856[7:1],p_Val2_8_reg_2838[16]}),
        .O({\empty_30_reg_2881_reg[0]_i_2__0_n_10 ,\empty_30_reg_2881_reg[0]_i_2__0_n_11 ,\empty_30_reg_2881_reg[0]_i_2__0_n_12 ,\empty_30_reg_2881_reg[0]_i_2__0_n_13 ,\empty_30_reg_2881_reg[0]_i_2__0_n_14 ,\empty_30_reg_2881_reg[0]_i_2__0_n_15 ,\empty_30_reg_2881_reg[0]_i_2__0_n_16 ,\empty_30_reg_2881_reg[0]_i_2__0_n_17 }),
        .S({\empty_30_reg_2881[0]_i_3__0_n_2 ,\empty_30_reg_2881[0]_i_4__0_n_2 ,\empty_30_reg_2881[0]_i_5__0_n_2 ,\empty_30_reg_2881[0]_i_6__0_n_2 ,\empty_30_reg_2881[0]_i_7__0_n_2 ,\empty_30_reg_2881[0]_i_8__0_n_2 ,\empty_30_reg_2881[0]_i_9__0_n_2 ,\empty_30_reg_2881[0]_i_10__0_n_2 }));
  LUT3 #(
    .INIT(8'hDC)) 
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_i_1__0
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .I1(CEA1),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .O(\ap_CS_fsm_reg[64]_2 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \icmp_ln204_reg_2960[0]_i_1__0 
       (.I0(select_ln686_reg_2815_pp1_iter3_reg[9]),
        .I1(select_ln686_reg_2815_pp1_iter3_reg[8]),
        .I2(select_ln686_reg_2815_pp1_iter3_reg[3]),
        .I3(select_ln686_reg_2815_pp1_iter3_reg[0]),
        .I4(\icmp_ln204_reg_2960[0]_i_2__0_n_2 ),
        .I5(\icmp_ln204_reg_2960[0]_i_3__0_n_2 ),
        .O(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \icmp_ln204_reg_2960[0]_i_2__0 
       (.I0(select_ln686_reg_2815_pp1_iter3_reg[2]),
        .I1(select_ln686_reg_2815_pp1_iter3_reg[4]),
        .I2(select_ln686_reg_2815_pp1_iter3_reg[1]),
        .I3(select_ln686_reg_2815_pp1_iter3_reg[5]),
        .O(\icmp_ln204_reg_2960[0]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \icmp_ln204_reg_2960[0]_i_3__0 
       (.I0(select_ln686_reg_2815_pp1_iter3_reg[10]),
        .I1(select_ln686_reg_2815_pp1_iter3_reg[7]),
        .I2(select_ln686_reg_2815_pp1_iter3_reg[6]),
        .I3(sub181_i_reg_2749),
        .O(\icmp_ln204_reg_2960[0]_i_3__0_n_2 ));
  FDRE \icmp_ln204_reg_2960_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln204_reg_2960),
        .Q(icmp_ln204_reg_2960_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln204_reg_2960_pp1_iter5_reg),
        .Q(icmp_ln204_reg_2960_pp1_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln204_reg_2960_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .Q(icmp_ln204_reg_2960),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln218_1_reg_2970[0]_i_1__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(icmp_ln218_1_fu_1254_p2));
  FDRE \icmp_ln218_1_reg_2970_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln218_1_reg_2970),
        .Q(icmp_ln218_1_reg_2970_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln218_1_reg_2970_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(icmp_ln218_1_fu_1254_p2),
        .Q(icmp_ln218_1_reg_2970),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_10__0 
       (.I0(indvar_flatten_reg_294_reg[0]),
        .I1(mul_ln29_reg_2795[0]),
        .I2(indvar_flatten_reg_294_reg[1]),
        .I3(mul_ln29_reg_2795[1]),
        .I4(mul_ln29_reg_2795[2]),
        .I5(indvar_flatten_reg_294_reg[2]),
        .O(\icmp_ln686_reg_2800[0]_i_10__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln686_reg_2800[0]_i_3__0 
       (.I0(mul_ln29_reg_2795[21]),
        .I1(indvar_flatten_reg_294_reg[21]),
        .O(\icmp_ln686_reg_2800[0]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_4__0 
       (.I0(indvar_flatten_reg_294_reg[20]),
        .I1(mul_ln29_reg_2795[20]),
        .I2(indvar_flatten_reg_294_reg[18]),
        .I3(mul_ln29_reg_2795[18]),
        .I4(mul_ln29_reg_2795[19]),
        .I5(indvar_flatten_reg_294_reg[19]),
        .O(\icmp_ln686_reg_2800[0]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_5__0 
       (.I0(indvar_flatten_reg_294_reg[15]),
        .I1(mul_ln29_reg_2795[15]),
        .I2(indvar_flatten_reg_294_reg[16]),
        .I3(mul_ln29_reg_2795[16]),
        .I4(mul_ln29_reg_2795[17]),
        .I5(indvar_flatten_reg_294_reg[17]),
        .O(\icmp_ln686_reg_2800[0]_i_5__0_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_6__0 
       (.I0(indvar_flatten_reg_294_reg[12]),
        .I1(mul_ln29_reg_2795[12]),
        .I2(indvar_flatten_reg_294_reg[13]),
        .I3(mul_ln29_reg_2795[13]),
        .I4(mul_ln29_reg_2795[14]),
        .I5(indvar_flatten_reg_294_reg[14]),
        .O(\icmp_ln686_reg_2800[0]_i_6__0_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_7__0 
       (.I0(indvar_flatten_reg_294_reg[9]),
        .I1(mul_ln29_reg_2795[9]),
        .I2(indvar_flatten_reg_294_reg[10]),
        .I3(mul_ln29_reg_2795[10]),
        .I4(mul_ln29_reg_2795[11]),
        .I5(indvar_flatten_reg_294_reg[11]),
        .O(\icmp_ln686_reg_2800[0]_i_7__0_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_8__0 
       (.I0(indvar_flatten_reg_294_reg[6]),
        .I1(mul_ln29_reg_2795[6]),
        .I2(indvar_flatten_reg_294_reg[7]),
        .I3(mul_ln29_reg_2795[7]),
        .I4(mul_ln29_reg_2795[8]),
        .I5(indvar_flatten_reg_294_reg[8]),
        .O(\icmp_ln686_reg_2800[0]_i_8__0_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_9__0 
       (.I0(indvar_flatten_reg_294_reg[3]),
        .I1(mul_ln29_reg_2795[3]),
        .I2(indvar_flatten_reg_294_reg[4]),
        .I3(mul_ln29_reg_2795[4]),
        .I4(mul_ln29_reg_2795[5]),
        .I5(indvar_flatten_reg_294_reg[5]),
        .O(\icmp_ln686_reg_2800[0]_i_9__0_n_2 ));
  FDRE \icmp_ln686_reg_2800_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .Q(icmp_ln686_reg_2800_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2800_pp1_iter1_reg),
        .Q(icmp_ln686_reg_2800_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2800_pp1_iter2_reg),
        .Q(icmp_ln686_reg_2800_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2800_pp1_iter3_reg),
        .Q(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .Q(icmp_ln686_reg_2800_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2800_pp1_iter5_reg),
        .Q(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(icmp_ln686_fu_719_p2),
        .Q(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .R(1'b0));
  CARRY8 \icmp_ln686_reg_2800_reg[0]_i_2__0 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln686_fu_719_p2,\icmp_ln686_reg_2800_reg[0]_i_2__0_n_3 ,\icmp_ln686_reg_2800_reg[0]_i_2__0_n_4 ,\icmp_ln686_reg_2800_reg[0]_i_2__0_n_5 ,\icmp_ln686_reg_2800_reg[0]_i_2__0_n_6 ,\icmp_ln686_reg_2800_reg[0]_i_2__0_n_7 ,\icmp_ln686_reg_2800_reg[0]_i_2__0_n_8 ,\icmp_ln686_reg_2800_reg[0]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln686_reg_2800_reg[0]_i_2__0_O_UNCONNECTED [7:0]),
        .S({\icmp_ln686_reg_2800[0]_i_3__0_n_2 ,\icmp_ln686_reg_2800[0]_i_4__0_n_2 ,\icmp_ln686_reg_2800[0]_i_5__0_n_2 ,\icmp_ln686_reg_2800[0]_i_6__0_n_2 ,\icmp_ln686_reg_2800[0]_i_7__0_n_2 ,\icmp_ln686_reg_2800[0]_i_8__0_n_2 ,\icmp_ln686_reg_2800[0]_i_9__0_n_2 ,\icmp_ln686_reg_2800[0]_i_10__0_n_2 }));
  LUT6 #(
    .INIT(64'h0000001004000000)) 
    \icmp_ln692_reg_2809[0]_i_1__0 
       (.I0(\icmp_ln692_reg_2809[0]_i_2__0_n_2 ),
        .I1(\col_index_1_reg_2863[10]_i_4__0_n_2 ),
        .I2(\icmp_ln692_reg_2809[0]_i_3__0_n_2 ),
        .I3(\col_index_1_reg_2863[10]_i_5__0_n_2 ),
        .I4(sext_ln29_reg_2595),
        .I5(\col_index_1_reg_2863[10]_i_6__0_n_2 ),
        .O(\icmp_ln692_reg_2809[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln692_reg_2809[0]_i_2__0 
       (.I0(select_ln686_fu_741_p3[1]),
        .I1(select_ln686_fu_741_p3[0]),
        .I2(select_ln686_fu_741_p3[6]),
        .I3(\icmp_ln692_reg_2809[0]_i_4__0_n_2 ),
        .I4(select_ln686_fu_741_p3[4]),
        .I5(select_ln686_fu_741_p3[5]),
        .O(\icmp_ln692_reg_2809[0]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln692_reg_2809[0]_i_3__0 
       (.I0(\col_index_reg_305_reg_n_2_[7] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[7]),
        .O(\icmp_ln692_reg_2809[0]_i_3__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln692_reg_2809[0]_i_4__0 
       (.I0(col_index_1_reg_2863[2]),
        .I1(\col_index_reg_305_reg_n_2_[2] ),
        .I2(col_index_1_reg_2863[3]),
        .I3(\col_index_1_reg_2863[9]_i_2__0_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[3] ),
        .O(\icmp_ln692_reg_2809[0]_i_4__0_n_2 ));
  FDRE \icmp_ln692_reg_2809_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(icmp_ln692_reg_2809),
        .Q(icmp_ln692_reg_2809_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/icmp_ln692_reg_2809_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln692_reg_2809_pp1_iter1_reg),
        .Q(\icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4_n_2 ));
  FDRE \icmp_ln692_reg_2809_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4_n_2 ),
        .Q(icmp_ln692_reg_2809_pp1_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln692_reg_2809_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(\icmp_ln692_reg_2809[0]_i_1__0_n_2 ),
        .Q(icmp_ln692_reg_2809),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h95556AAAFFFFFFFF)) 
    \icmp_ln809_reg_3165[0]_i_10__0 
       (.I0(row_index666_load_016323373_reg_359_reg[10]),
        .I1(row_index666_load_016323373_reg_359_reg[8]),
        .I2(row_index666_load_016323373_reg_359_reg[9]),
        .I3(ouput_buffer_2_0_V_U_n_26),
        .I4(sub177_i_reg_2755[10]),
        .I5(ouput_buffer_2_0_V_U_n_23),
        .O(\icmp_ln809_reg_3165[0]_i_10__0_n_2 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln809_reg_3165[0]_i_12__0 
       (.I0(out_col_index_fu_162_reg[11]),
        .I1(zext_ln29_2_reg_2629),
        .I2(out_col_index_fu_162_reg[10]),
        .O(\icmp_ln809_reg_3165[0]_i_12__0_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln809_reg_3165[0]_i_13__0 
       (.I0(zext_ln29_2_reg_2629),
        .I1(out_col_index_fu_162_reg[9]),
        .I2(out_col_index_fu_162_reg[8]),
        .O(\icmp_ln809_reg_3165[0]_i_13__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln809_reg_3165[0]_i_14__0 
       (.I0(zext_ln29_2_reg_2629),
        .I1(out_col_index_fu_162_reg[7]),
        .O(\icmp_ln809_reg_3165[0]_i_14__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_15__0 
       (.I0(out_col_index_fu_162_reg[21]),
        .I1(out_col_index_fu_162_reg[20]),
        .O(\icmp_ln809_reg_3165[0]_i_15__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_16__0 
       (.I0(out_col_index_fu_162_reg[19]),
        .I1(out_col_index_fu_162_reg[18]),
        .O(\icmp_ln809_reg_3165[0]_i_16__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_17__0 
       (.I0(out_col_index_fu_162_reg[17]),
        .I1(out_col_index_fu_162_reg[16]),
        .O(\icmp_ln809_reg_3165[0]_i_17__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_18__0 
       (.I0(out_col_index_fu_162_reg[15]),
        .I1(out_col_index_fu_162_reg[14]),
        .O(\icmp_ln809_reg_3165[0]_i_18__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_19__0 
       (.I0(out_col_index_fu_162_reg[13]),
        .I1(out_col_index_fu_162_reg[12]),
        .O(\icmp_ln809_reg_3165[0]_i_19__0_n_2 ));
  LUT3 #(
    .INIT(8'h40)) 
    \icmp_ln809_reg_3165[0]_i_1__0 
       (.I0(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(DDR_wr_en_fu_1627_p2),
        .O(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'h41)) 
    \icmp_ln809_reg_3165[0]_i_20 
       (.I0(out_col_index_fu_162_reg[11]),
        .I1(out_col_index_fu_162_reg[10]),
        .I2(zext_ln29_2_reg_2629),
        .O(\icmp_ln809_reg_3165[0]_i_20_n_2 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln809_reg_3165[0]_i_21 
       (.I0(out_col_index_fu_162_reg[9]),
        .I1(out_col_index_fu_162_reg[8]),
        .I2(zext_ln29_2_reg_2629),
        .O(\icmp_ln809_reg_3165[0]_i_21_n_2 ));
  LUT3 #(
    .INIT(8'h41)) 
    \icmp_ln809_reg_3165[0]_i_22 
       (.I0(out_col_index_fu_162_reg[6]),
        .I1(out_col_index_fu_162_reg[7]),
        .I2(zext_ln29_2_reg_2629),
        .O(\icmp_ln809_reg_3165[0]_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFABAAAAAAAA)) 
    \icmp_ln809_reg_3165[0]_i_3 
       (.I0(empty_28_reg_2774),
        .I1(\icmp_ln809_reg_3165[0]_i_10__0_n_2 ),
        .I2(ouput_buffer_2_0_V_U_n_22),
        .I3(ouput_buffer_2_0_V_U_n_21),
        .I4(ouput_buffer_2_0_V_U_n_25),
        .I5(ouput_buffer_2_0_V_U_n_27),
        .O(DDR_wr_en_fu_1627_p2));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_5__0 
       (.I0(out_col_index_fu_162_reg[31]),
        .I1(out_col_index_fu_162_reg[30]),
        .O(\icmp_ln809_reg_3165[0]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_6__0 
       (.I0(out_col_index_fu_162_reg[29]),
        .I1(out_col_index_fu_162_reg[28]),
        .O(\icmp_ln809_reg_3165[0]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_7__0 
       (.I0(out_col_index_fu_162_reg[27]),
        .I1(out_col_index_fu_162_reg[26]),
        .O(\icmp_ln809_reg_3165[0]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_8__0 
       (.I0(out_col_index_fu_162_reg[25]),
        .I1(out_col_index_fu_162_reg[24]),
        .O(\icmp_ln809_reg_3165[0]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_9__0 
       (.I0(out_col_index_fu_162_reg[23]),
        .I1(out_col_index_fu_162_reg[22]),
        .O(\icmp_ln809_reg_3165[0]_i_9__0_n_2 ));
  FDRE \icmp_ln809_reg_3165_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ),
        .D(icmp_ln809_fu_2381_p2),
        .Q(icmp_ln809_reg_3165),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln809_reg_3165_reg[0]_i_2__0 
       (.CI(\icmp_ln809_reg_3165_reg[0]_i_4_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln809_reg_3165_reg[0]_i_2__0_CO_UNCONNECTED [7:5],icmp_ln809_fu_2381_p2,\icmp_ln809_reg_3165_reg[0]_i_2__0_n_6 ,\icmp_ln809_reg_3165_reg[0]_i_2__0_n_7 ,\icmp_ln809_reg_3165_reg[0]_i_2__0_n_8 ,\icmp_ln809_reg_3165_reg[0]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,out_col_index_fu_162_reg[31],1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln809_reg_3165_reg[0]_i_2__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln809_reg_3165[0]_i_5__0_n_2 ,\icmp_ln809_reg_3165[0]_i_6__0_n_2 ,\icmp_ln809_reg_3165[0]_i_7__0_n_2 ,\icmp_ln809_reg_3165[0]_i_8__0_n_2 ,\icmp_ln809_reg_3165[0]_i_9__0_n_2 }));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln809_reg_3165_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln809_reg_3165_reg[0]_i_4_n_2 ,\icmp_ln809_reg_3165_reg[0]_i_4_n_3 ,\icmp_ln809_reg_3165_reg[0]_i_4_n_4 ,\icmp_ln809_reg_3165_reg[0]_i_4_n_5 ,\icmp_ln809_reg_3165_reg[0]_i_4_n_6 ,\icmp_ln809_reg_3165_reg[0]_i_4_n_7 ,\icmp_ln809_reg_3165_reg[0]_i_4_n_8 ,\icmp_ln809_reg_3165_reg[0]_i_4_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln809_reg_3165[0]_i_12__0_n_2 ,\icmp_ln809_reg_3165[0]_i_13__0_n_2 ,\icmp_ln809_reg_3165[0]_i_14__0_n_2 }),
        .O(\NLW_icmp_ln809_reg_3165_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({\icmp_ln809_reg_3165[0]_i_15__0_n_2 ,\icmp_ln809_reg_3165[0]_i_16__0_n_2 ,\icmp_ln809_reg_3165[0]_i_17__0_n_2 ,\icmp_ln809_reg_3165[0]_i_18__0_n_2 ,\icmp_ln809_reg_3165[0]_i_19__0_n_2 ,\icmp_ln809_reg_3165[0]_i_20_n_2 ,\icmp_ln809_reg_3165[0]_i_21_n_2 ,\icmp_ln809_reg_3165[0]_i_22_n_2 }));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \indvar_flatten_reg_294[0]_i_1__0 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(icmp_ln686_fu_719_p2),
        .I4(ap_enable_reg_pp1_iter0),
        .O(indvar_flatten_reg_294));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_294[0]_i_3__0 
       (.I0(indvar_flatten_reg_294_reg[0]),
        .O(\indvar_flatten_reg_294[0]_i_3__0_n_2 ));
  FDRE \indvar_flatten_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2__0_n_17 ),
        .Q(indvar_flatten_reg_294_reg[0]),
        .R(indvar_flatten_reg_294));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_294_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_294_reg[0]_i_2__0_n_2 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_3 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_4 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_5 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_6 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_7 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_8 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_294_reg[0]_i_2__0_n_10 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_11 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_12 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_13 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_14 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_15 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_16 ,\indvar_flatten_reg_294_reg[0]_i_2__0_n_17 }),
        .S({indvar_flatten_reg_294_reg[7:1],\indvar_flatten_reg_294[0]_i_3__0_n_2 }));
  FDRE \indvar_flatten_reg_294_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1__0_n_15 ),
        .Q(indvar_flatten_reg_294_reg[10]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_294_reg[11]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_294_reg[12]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1__0_n_12 ),
        .Q(indvar_flatten_reg_294_reg[13]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1__0_n_11 ),
        .Q(indvar_flatten_reg_294_reg[14]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1__0_n_10 ),
        .Q(indvar_flatten_reg_294_reg[15]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1__0_n_17 ),
        .Q(indvar_flatten_reg_294_reg[16]),
        .R(indvar_flatten_reg_294));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_294_reg[16]_i_1__0 
       (.CI(\indvar_flatten_reg_294_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_294_reg[16]_i_1__0_CO_UNCONNECTED [7:5],\indvar_flatten_reg_294_reg[16]_i_1__0_n_5 ,\indvar_flatten_reg_294_reg[16]_i_1__0_n_6 ,\indvar_flatten_reg_294_reg[16]_i_1__0_n_7 ,\indvar_flatten_reg_294_reg[16]_i_1__0_n_8 ,\indvar_flatten_reg_294_reg[16]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_294_reg[16]_i_1__0_O_UNCONNECTED [7:6],\indvar_flatten_reg_294_reg[16]_i_1__0_n_12 ,\indvar_flatten_reg_294_reg[16]_i_1__0_n_13 ,\indvar_flatten_reg_294_reg[16]_i_1__0_n_14 ,\indvar_flatten_reg_294_reg[16]_i_1__0_n_15 ,\indvar_flatten_reg_294_reg[16]_i_1__0_n_16 ,\indvar_flatten_reg_294_reg[16]_i_1__0_n_17 }),
        .S({1'b0,1'b0,indvar_flatten_reg_294_reg[21:16]}));
  FDRE \indvar_flatten_reg_294_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1__0_n_16 ),
        .Q(indvar_flatten_reg_294_reg[17]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1__0_n_15 ),
        .Q(indvar_flatten_reg_294_reg[18]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1__0_n_14 ),
        .Q(indvar_flatten_reg_294_reg[19]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2__0_n_16 ),
        .Q(indvar_flatten_reg_294_reg[1]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1__0_n_13 ),
        .Q(indvar_flatten_reg_294_reg[20]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1__0_n_12 ),
        .Q(indvar_flatten_reg_294_reg[21]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2__0_n_15 ),
        .Q(indvar_flatten_reg_294_reg[2]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2__0_n_14 ),
        .Q(indvar_flatten_reg_294_reg[3]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2__0_n_13 ),
        .Q(indvar_flatten_reg_294_reg[4]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2__0_n_12 ),
        .Q(indvar_flatten_reg_294_reg[5]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2__0_n_11 ),
        .Q(indvar_flatten_reg_294_reg[6]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2__0_n_10 ),
        .Q(indvar_flatten_reg_294_reg[7]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1__0_n_17 ),
        .Q(indvar_flatten_reg_294_reg[8]),
        .R(indvar_flatten_reg_294));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_294_reg[8]_i_1__0 
       (.CI(\indvar_flatten_reg_294_reg[0]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_294_reg[8]_i_1__0_n_2 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_3 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_4 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_5 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_6 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_7 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_8 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_294_reg[8]_i_1__0_n_10 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_11 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_12 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_13 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_14 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_15 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_16 ,\indvar_flatten_reg_294_reg[8]_i_1__0_n_17 }),
        .S(indvar_flatten_reg_294_reg[15:8]));
  FDRE \indvar_flatten_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1__0_n_16 ),
        .Q(indvar_flatten_reg_294_reg[9]),
        .R(indvar_flatten_reg_294));
  LUT4 #(
    .INIT(16'h0080)) 
    internal_empty_n_i_3__0
       (.I0(\ap_CS_fsm_reg[64]_1 ),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h45FFFFFF)) 
    \mOutPtr[2]_i_3__0 
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[0]_0 [1]),
        .I4(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .O(\ap_CS_fsm_reg[64]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1 mac_muladd_16ns_16ns_17ns_32_4_1_U41
       (.B(Wy_V_1_fu_1272_p3),
        .D(select_ln878_fu_1814_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_17}),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(procBlock_out_V_7_fu_1691_p4),
        .Q(accum_reg_overlap_V_0_0_1_reg_425),
        .\accum_reg_overlap_V_0_0_1_reg_425_reg[15] (PB_out_overlap_V_0_1_fu_1718_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_fu_1782_p3(select_ln468_fu_1782_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_11 mac_muladd_16ns_16ns_17ns_32_4_1_U42
       (.B(Wy_V_1_fu_1272_p3),
        .D(select_ln878_4_fu_1982_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_17}),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(procBlock_out_V_8_fu_1700_p4),
        .Q(accum_reg_overlap_V_1_0_1_reg_403),
        .\accum_reg_overlap_V_1_0_1_reg_403_reg[15] (PB_out_overlap_V_1_1_fu_1727_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_4_fu_1956_p3(select_ln468_4_fu_1956_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_12 mac_muladd_16ns_16ns_17ns_32_4_1_U43
       (.B(Wy_V_1_fu_1272_p3),
        .D(select_ln878_8_fu_2126_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_17}),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(procBlock_out_V_9_fu_1709_p4),
        .Q({\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[15] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[14] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[13] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[12] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[11] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[10] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[9] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[8] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[7] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[6] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[5] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[4] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[3] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[2] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[1] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[0] }),
        .\accum_reg_overlap_V_2_0_1_reg_381_reg[15] (PB_out_overlap_V_2_1_fu_1736_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_8_fu_2100_p3(select_ln468_8_fu_2100_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1 mac_muladd_16ns_17ns_17ns_32_4_1_U35
       (.B(B_0),
        .D(select_ln878_1_fu_1822_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_17}),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(procBlock_out_V_fu_1637_p4),
        .Q(accum_reg_V_0_0_1_reg_491),
        .\accum_reg_V_0_0_1_reg_491_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_0_1_reg_491_reg[15]_0 (\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_0_1_reg_491_reg[15]_1 (PB_out_V_0_1_fu_1664_p4),
        .ap_clk(ap_clk),
        .select_ln468_1_fu_1789_p3(select_ln468_1_fu_1789_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_13 mac_muladd_16ns_17ns_17ns_32_4_1_U36
       (.B(B_0),
        .D(select_ln878_5_fu_1990_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_17}),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(procBlock_out_V_5_fu_1646_p4),
        .Q(accum_reg_V_1_0_1_reg_469),
        .\accum_reg_V_1_0_1_reg_469_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_0_1_reg_469_reg[15]_0 (\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_0_1_reg_469_reg[15]_1 (PB_out_V_1_1_fu_1673_p4),
        .ap_clk(ap_clk),
        .select_ln468_5_fu_1963_p3(select_ln468_5_fu_1963_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_14 mac_muladd_16ns_17ns_17ns_32_4_1_U37
       (.B(B_0),
        .D(select_ln878_9_fu_2134_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_17}),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(procBlock_out_V_6_fu_1655_p4),
        .Q(accum_reg_V_2_0_1_reg_447),
        .\accum_reg_V_2_0_1_reg_447_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_2_0_1_reg_447_reg[15]_0 (PB_out_V_2_1_fu_1682_p4),
        .ap_clk(ap_clk),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_9_fu_2107_p3(select_ln468_9_fu_2107_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1 mac_muladd_17ns_8ns_9ns_24_4_1_U29
       (.A(grp_fu_2441_p0),
        .DSP_A_B_DATA_INST(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_77),
        .DSP_A_B_DATA_INST_0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_35),
        .DSP_A_B_DATA_INST_1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_73),
        .DSP_A_B_DATA_INST_2(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_82),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST[7:0]),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P({mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_17}),
        .Q(ap_CS_fsm_pp1_stage0),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761),
        .\icmp_ln686_reg_2800_reg[0] (ap_block_pp1_stage0_subdone));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_15 mac_muladd_17ns_8ns_9ns_24_4_1_U30
       (.A(grp_fu_2441_p0),
        .DSP_A_B_DATA_INST(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_77),
        .DSP_A_B_DATA_INST_0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_35),
        .DSP_A_B_DATA_INST_1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_73),
        .DSP_A_B_DATA_INST_2(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_82),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST[15:8]),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P({mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_17}),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_16 mac_muladd_17ns_8ns_9ns_24_4_1_U31
       (.A(grp_fu_2441_p0),
        .CO(icmp_ln890_2_fu_1028_p2),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST[23:16]),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .O({\empty_30_reg_2881_reg[0]_i_2__0_n_10 ,\empty_30_reg_2881_reg[0]_i_2__0_n_11 ,\empty_30_reg_2881_reg[0]_i_2__0_n_12 ,\empty_30_reg_2881_reg[0]_i_2__0_n_13 ,\empty_30_reg_2881_reg[0]_i_2__0_n_14 ,\empty_30_reg_2881_reg[0]_i_2__0_n_15 ,\empty_30_reg_2881_reg[0]_i_2__0_n_16 ,\empty_30_reg_2881_reg[0]_i_2__0_n_17 }),
        .P({mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_17}),
        .Q(select_ln686_reg_2815),
        .Wx_V_0_0_2_fu_829_p2(Wx_V_0_0_2_fu_829_p2),
        .add_ln1351_fu_936_p2(add_ln1351_fu_936_p2),
        .ap_clk(ap_clk),
        .cmp117_reg_2821(cmp117_reg_2821),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761),
        .\cmp_i_i989_i_reg_2761_reg[0] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_69),
        .\cmp_i_i989_i_reg_2761_reg[0]_0 (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_79),
        .empty_30_fu_875_p1(empty_30_fu_875_p1),
        .p_Result_2_reg_2856(p_Result_2_reg_2856),
        .\p_Result_2_reg_2856_reg[8] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_35),
        .\p_Result_2_reg_2856_reg[8]_0 (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_77),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838),
        .p_reg_reg_i_28__1({p_reg_reg_i_97__0_n_10,p_reg_reg_i_97__0_n_11,p_reg_reg_i_97__0_n_12,p_reg_reg_i_97__0_n_13,p_reg_reg_i_97__0_n_14,p_reg_reg_i_97__0_n_15,p_reg_reg_i_97__0_n_16,p_reg_reg_i_97__0_n_17}),
        .p_reg_reg_i_51__2(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_82),
        .p_reg_reg_i_51__2_0(icmp_ln882_3_fu_1015_p2),
        .p_reg_reg_i_51__2_1(icmp_ln874_1_fu_1006_p2),
        .\select_ln686_reg_2815_reg[0] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_73),
        .\select_ln686_reg_2815_reg[10] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .\select_ln686_reg_2815_reg[1] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52),
        .\select_ln686_reg_2815_reg[2] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_72),
        .\select_ln686_reg_2815_reg[3] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_74),
        .\select_ln686_reg_2815_reg[4] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_75),
        .\select_ln686_reg_2815_reg[5] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_76),
        .\select_ln686_reg_2815_reg[6] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_78),
        .\select_ln686_reg_2815_reg[7] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_80),
        .\select_ln686_reg_2815_reg[8] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_81),
        .\select_ln686_reg_2815_reg[9] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_70),
        .tmp_4_fu_662_p3(tmp_4_fu_662_p3),
        .zext_ln215_fu_984_p1(zext_ln215_fu_984_p1),
        .\zext_ln29_4_reg_2648_reg[7] (sub_ln1351_2_fu_1023_p21_out[0]),
        .zext_ln29_5_reg_2656__0(zext_ln29_5_reg_2656__0[15:0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_12__4
       (.I0(\ap_CS_fsm_reg[0]_0 [1]),
        .I1(ap_enable_reg_pp1_iter8_reg_n_2),
        .I2(DDR_wr_en_reg_3096),
        .I3(icmp_ln809_reg_3165),
        .I4(ap_block_pp1_stage0_subdone),
        .O(WEA));
  FDRE \mul_ln29_reg_2795_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_23),
        .Q(mul_ln29_reg_2795[0]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_13),
        .Q(mul_ln29_reg_2795[10]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_12),
        .Q(mul_ln29_reg_2795[11]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_11),
        .Q(mul_ln29_reg_2795[12]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_10),
        .Q(mul_ln29_reg_2795[13]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_9),
        .Q(mul_ln29_reg_2795[14]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_8),
        .Q(mul_ln29_reg_2795[15]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_7),
        .Q(mul_ln29_reg_2795[16]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_6),
        .Q(mul_ln29_reg_2795[17]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_5),
        .Q(mul_ln29_reg_2795[18]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_4),
        .Q(mul_ln29_reg_2795[19]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_22),
        .Q(mul_ln29_reg_2795[1]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_3),
        .Q(mul_ln29_reg_2795[20]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_2),
        .Q(mul_ln29_reg_2795[21]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_21),
        .Q(mul_ln29_reg_2795[2]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_20),
        .Q(mul_ln29_reg_2795[3]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_19),
        .Q(mul_ln29_reg_2795[4]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_18),
        .Q(mul_ln29_reg_2795[5]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_17),
        .Q(mul_ln29_reg_2795[6]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_16),
        .Q(mul_ln29_reg_2795[7]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_15),
        .Q(mul_ln29_reg_2795[8]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_14),
        .Q(mul_ln29_reg_2795[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_11ns_11ns_22_4_1 mul_mul_11ns_11ns_22_4_1_U28
       (.B(B),
        .CEA1(CEA1),
        .CEB1(grp_fu_533_ap_start),
        .D({mul_mul_11ns_11ns_22_4_1_U28_n_2,mul_mul_11ns_11ns_22_4_1_U28_n_3,mul_mul_11ns_11ns_22_4_1_U28_n_4,mul_mul_11ns_11ns_22_4_1_U28_n_5,mul_mul_11ns_11ns_22_4_1_U28_n_6,mul_mul_11ns_11ns_22_4_1_U28_n_7,mul_mul_11ns_11ns_22_4_1_U28_n_8,mul_mul_11ns_11ns_22_4_1_U28_n_9,mul_mul_11ns_11ns_22_4_1_U28_n_10,mul_mul_11ns_11ns_22_4_1_U28_n_11,mul_mul_11ns_11ns_22_4_1_U28_n_12,mul_mul_11ns_11ns_22_4_1_U28_n_13,mul_mul_11ns_11ns_22_4_1_U28_n_14,mul_mul_11ns_11ns_22_4_1_U28_n_15,mul_mul_11ns_11ns_22_4_1_U28_n_16,mul_mul_11ns_11ns_22_4_1_U28_n_17,mul_mul_11ns_11ns_22_4_1_U28_n_18,mul_mul_11ns_11ns_22_4_1_U28_n_19,mul_mul_11ns_11ns_22_4_1_U28_n_20,mul_mul_11ns_11ns_22_4_1_U28_n_21,mul_mul_11ns_11ns_22_4_1_U28_n_22,mul_mul_11ns_11ns_22_4_1_U28_n_23}),
        .DSP_ALU_INST(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1 mul_mul_16ns_16ns_32_4_1_U44
       (.B(Wy_V_1_fu_1272_p3),
        .D(select_ln878_2_fu_1905_p3),
        .DSP_ALU_INST(A),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(PB_out_overlap_V_0_1_fu_1718_p4),
        .Q(accum_reg_overlap_V_0_1_1_reg_414),
        .\accum_reg_overlap_V_0_1_1_reg_414_reg[15] (procBlock_out_V_7_fu_1691_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_2_fu_1873_p3(select_ln468_2_fu_1873_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_17 mul_mul_16ns_16ns_32_4_1_U45
       (.B(Wy_V_1_fu_1272_p3),
        .D(select_ln878_6_fu_2054_p3),
        .DSP_ALU_INST({mul_mul_16ns_8ns_24_4_1_U33_n_2,mul_mul_16ns_8ns_24_4_1_U33_n_3,mul_mul_16ns_8ns_24_4_1_U33_n_4,mul_mul_16ns_8ns_24_4_1_U33_n_5,mul_mul_16ns_8ns_24_4_1_U33_n_6,mul_mul_16ns_8ns_24_4_1_U33_n_7,mul_mul_16ns_8ns_24_4_1_U33_n_8,mul_mul_16ns_8ns_24_4_1_U33_n_9,mul_mul_16ns_8ns_24_4_1_U33_n_10,mul_mul_16ns_8ns_24_4_1_U33_n_11,mul_mul_16ns_8ns_24_4_1_U33_n_12,mul_mul_16ns_8ns_24_4_1_U33_n_13,mul_mul_16ns_8ns_24_4_1_U33_n_14,mul_mul_16ns_8ns_24_4_1_U33_n_15,mul_mul_16ns_8ns_24_4_1_U33_n_16,mul_mul_16ns_8ns_24_4_1_U33_n_17}),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(PB_out_overlap_V_1_1_fu_1727_p4),
        .Q(accum_reg_overlap_V_1_1_1_reg_392),
        .\accum_reg_overlap_V_1_1_1_reg_392_reg[15] (procBlock_out_V_8_fu_1700_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_6_fu_2028_p3(select_ln468_6_fu_2028_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_18 mul_mul_16ns_16ns_32_4_1_U46
       (.B(Wy_V_1_fu_1272_p3),
        .D(select_ln878_10_fu_2198_p3),
        .DSP_ALU_INST({mul_mul_16ns_8ns_24_4_1_U34_n_2,mul_mul_16ns_8ns_24_4_1_U34_n_3,mul_mul_16ns_8ns_24_4_1_U34_n_4,mul_mul_16ns_8ns_24_4_1_U34_n_5,mul_mul_16ns_8ns_24_4_1_U34_n_6,mul_mul_16ns_8ns_24_4_1_U34_n_7,mul_mul_16ns_8ns_24_4_1_U34_n_8,mul_mul_16ns_8ns_24_4_1_U34_n_9,mul_mul_16ns_8ns_24_4_1_U34_n_10,mul_mul_16ns_8ns_24_4_1_U34_n_11,mul_mul_16ns_8ns_24_4_1_U34_n_12,mul_mul_16ns_8ns_24_4_1_U34_n_13,mul_mul_16ns_8ns_24_4_1_U34_n_14,mul_mul_16ns_8ns_24_4_1_U34_n_15,mul_mul_16ns_8ns_24_4_1_U34_n_16,mul_mul_16ns_8ns_24_4_1_U34_n_17}),
        .DSP_A_B_DATA_INST(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .DSP_A_B_DATA_INST_0(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(PB_out_overlap_V_2_1_fu_1736_p4),
        .Q(Yindex_output_tmp_reg_316[15:0]),
        .Yaxis_overlap_en_reg_3036(Yaxis_overlap_en_reg_3036),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ({\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[15] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[14] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[13] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[12] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[11] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[10] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[9] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[8] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[7] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[6] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[5] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[4] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[3] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[2] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[1] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[0] }),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 (procBlock_out_V_9_fu_1709_p4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg[15:0]),
        .select_ln468_10_fu_2172_p3(select_ln468_10_fu_2172_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1 mul_mul_16ns_17ns_32_4_1_U38
       (.B(B_0),
        .D(select_ln878_3_fu_1913_p3),
        .DSP_ALU_INST(A),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(PB_out_V_0_1_fu_1664_p4),
        .Q(accum_reg_V_0_1_1_reg_480),
        .\accum_reg_V_0_1_1_reg_480_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_1_1_reg_480_reg[15]_0 (\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_1_1_reg_480_reg[15]_1 (procBlock_out_V_fu_1637_p4),
        .ap_clk(ap_clk),
        .select_ln468_3_fu_1880_p3(select_ln468_3_fu_1880_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_19 mul_mul_16ns_17ns_32_4_1_U39
       (.B(B_0),
        .D(select_ln878_7_fu_2062_p3),
        .DSP_ALU_INST({mul_mul_16ns_8ns_24_4_1_U33_n_2,mul_mul_16ns_8ns_24_4_1_U33_n_3,mul_mul_16ns_8ns_24_4_1_U33_n_4,mul_mul_16ns_8ns_24_4_1_U33_n_5,mul_mul_16ns_8ns_24_4_1_U33_n_6,mul_mul_16ns_8ns_24_4_1_U33_n_7,mul_mul_16ns_8ns_24_4_1_U33_n_8,mul_mul_16ns_8ns_24_4_1_U33_n_9,mul_mul_16ns_8ns_24_4_1_U33_n_10,mul_mul_16ns_8ns_24_4_1_U33_n_11,mul_mul_16ns_8ns_24_4_1_U33_n_12,mul_mul_16ns_8ns_24_4_1_U33_n_13,mul_mul_16ns_8ns_24_4_1_U33_n_14,mul_mul_16ns_8ns_24_4_1_U33_n_15,mul_mul_16ns_8ns_24_4_1_U33_n_16,mul_mul_16ns_8ns_24_4_1_U33_n_17}),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(PB_out_V_1_1_fu_1673_p4),
        .Q(accum_reg_V_1_1_1_reg_458),
        .\accum_reg_V_1_1_1_reg_458_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_1_1_reg_458_reg[15]_0 (\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_1_1_reg_458_reg[15]_1 (procBlock_out_V_5_fu_1646_p4),
        .ap_clk(ap_clk),
        .select_ln468_7_fu_2035_p3(select_ln468_7_fu_2035_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_20 mul_mul_16ns_17ns_32_4_1_U40
       (.B(B_0),
        .D(select_ln878_11_fu_2206_p3),
        .DSP_ALU_INST({mul_mul_16ns_8ns_24_4_1_U34_n_2,mul_mul_16ns_8ns_24_4_1_U34_n_3,mul_mul_16ns_8ns_24_4_1_U34_n_4,mul_mul_16ns_8ns_24_4_1_U34_n_5,mul_mul_16ns_8ns_24_4_1_U34_n_6,mul_mul_16ns_8ns_24_4_1_U34_n_7,mul_mul_16ns_8ns_24_4_1_U34_n_8,mul_mul_16ns_8ns_24_4_1_U34_n_9,mul_mul_16ns_8ns_24_4_1_U34_n_10,mul_mul_16ns_8ns_24_4_1_U34_n_11,mul_mul_16ns_8ns_24_4_1_U34_n_12,mul_mul_16ns_8ns_24_4_1_U34_n_13,mul_mul_16ns_8ns_24_4_1_U34_n_14,mul_mul_16ns_8ns_24_4_1_U34_n_15,mul_mul_16ns_8ns_24_4_1_U34_n_16,mul_mul_16ns_8ns_24_4_1_U34_n_17}),
        .DSP_A_B_DATA_INST(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(PB_out_V_2_1_fu_1682_p4),
        .Q(accum_reg_V_2_1_1_reg_436),
        .Yaxis_overlap_en_reg_3036(Yaxis_overlap_en_reg_3036),
        .\accum_reg_V_2_1_1_reg_436_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_2_1_1_reg_436_reg[15]_0 (procBlock_out_V_6_fu_1655_p4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .in(in[16:0]),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg[15:0]),
        .p_reg_reg_i_19__4(Yindex_output_tmp_reg_316[15:0]),
        .p_reg_reg_i_20__4(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .select_ln468_11_fu_2179_p3(select_ln468_11_fu_2179_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1 mul_mul_16ns_8ns_24_4_1_U32
       (.A(select_ln166_fu_1104_p3),
        .DSP_ALU_INST(DSP_A_B_DATA_INST[7:0]),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P(A),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_21 mul_mul_16ns_8ns_24_4_1_U33
       (.A(select_ln166_fu_1104_p3),
        .DSP_ALU_INST(DSP_A_B_DATA_INST[15:8]),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P({mul_mul_16ns_8ns_24_4_1_U33_n_2,mul_mul_16ns_8ns_24_4_1_U33_n_3,mul_mul_16ns_8ns_24_4_1_U33_n_4,mul_mul_16ns_8ns_24_4_1_U33_n_5,mul_mul_16ns_8ns_24_4_1_U33_n_6,mul_mul_16ns_8ns_24_4_1_U33_n_7,mul_mul_16ns_8ns_24_4_1_U33_n_8,mul_mul_16ns_8ns_24_4_1_U33_n_9,mul_mul_16ns_8ns_24_4_1_U33_n_10,mul_mul_16ns_8ns_24_4_1_U33_n_11,mul_mul_16ns_8ns_24_4_1_U33_n_12,mul_mul_16ns_8ns_24_4_1_U33_n_13,mul_mul_16ns_8ns_24_4_1_U33_n_14,mul_mul_16ns_8ns_24_4_1_U33_n_15,mul_mul_16ns_8ns_24_4_1_U33_n_16,mul_mul_16ns_8ns_24_4_1_U33_n_17}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_22 mul_mul_16ns_8ns_24_4_1_U34
       (.A(select_ln166_fu_1104_p3),
        .CO(icmp_ln874_2_fu_1086_p2),
        .DSP_ALU_INST(DSP_A_B_DATA_INST[23:16]),
        .E(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .P({mul_mul_16ns_8ns_24_4_1_U34_n_2,mul_mul_16ns_8ns_24_4_1_U34_n_3,mul_mul_16ns_8ns_24_4_1_U34_n_4,mul_mul_16ns_8ns_24_4_1_U34_n_5,mul_mul_16ns_8ns_24_4_1_U34_n_6,mul_mul_16ns_8ns_24_4_1_U34_n_7,mul_mul_16ns_8ns_24_4_1_U34_n_8,mul_mul_16ns_8ns_24_4_1_U34_n_9,mul_mul_16ns_8ns_24_4_1_U34_n_10,mul_mul_16ns_8ns_24_4_1_U34_n_11,mul_mul_16ns_8ns_24_4_1_U34_n_12,mul_mul_16ns_8ns_24_4_1_U34_n_13,mul_mul_16ns_8ns_24_4_1_U34_n_14,mul_mul_16ns_8ns_24_4_1_U34_n_15,mul_mul_16ns_8ns_24_4_1_U34_n_16,mul_mul_16ns_8ns_24_4_1_U34_n_17}),
        .ap_clk(ap_clk),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838[15:0]),
        .sub_ln216_2_fu_1071_p20_out(sub_ln216_2_fu_1071_p20_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb ouput_buffer_0_0_V_U
       (.ADDRARDADDR(ouput_buffer_2_0_V_address0),
        .D(select_ln878_1_fu_1822_p3),
        .E(ap_block_pp1_stage0_subdone),
        .Q(p_Val2_7_reg_348_reg),
        .WEA(ouput_buffer_0_0_V_ce0),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter6_reg(ouput_buffer_0_0_V_U_n_2),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .ram_reg_bram_0(add_ln216_3_fu_2244_p2),
        .ram_reg_bram_0_0(ouput_buffer_2_0_V_U_n_19),
        .ram_reg_bram_0_1(ouput_buffer_2_0_V_U_n_20),
        .ram_reg_bram_0_2(select_ln878_fu_1814_p3),
        .ram_reg_bram_0_3(select_ln878_2_fu_1905_p3),
        .ram_reg_bram_0_i_34__4(select_ln878_3_fu_1913_p3));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[10] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[10]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[10]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[1] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[1]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[1]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[2] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[2]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[2]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[3] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[3]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[3]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[4] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[4]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[4]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[5] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[5]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[5]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[6] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[6]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[6]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[7] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[7]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[7]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[8] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[8]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[8]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[9] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[9]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_23 ouput_buffer_1_0_V_U
       (.ADDRARDADDR(ouput_buffer_2_0_V_address0),
        .D(select_ln878_5_fu_1990_p3),
        .Q(p_Val2_7_reg_348_reg),
        .WEA(ouput_buffer_0_0_V_ce0),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .ap_clk(ap_clk),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .ram_reg_bram_0(add_ln216_4_fu_2295_p2),
        .ram_reg_bram_0_0(ouput_buffer_0_0_V_U_n_2),
        .ram_reg_bram_0_1(ouput_buffer_2_0_V_U_n_19),
        .ram_reg_bram_0_2(ouput_buffer_2_0_V_U_n_20),
        .ram_reg_bram_0_3(select_ln878_4_fu_1982_p3),
        .ram_reg_bram_0_4(select_ln878_6_fu_2054_p3),
        .ram_reg_bram_0_i_17__3(select_ln878_7_fu_2062_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_24 ouput_buffer_2_0_V_U
       (.ADDRARDADDR(ouput_buffer_2_0_V_address0),
        .D(select_ln878_9_fu_2134_p3),
        .\DDR_write_data_V_0_0_1_fu_170[7]_i_4 ({sub177_i_reg_2755[11:9],sub177_i_reg_2755[5:3]}),
        .\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 (row_index666_load_016323373_reg_359_reg),
        .\DDR_write_data_V_0_0_1_fu_170[7]_i_5 (p_Result_9_reg_2955_pp1_iter6_reg),
        .\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30 (zext_ln674_reg_2950_pp1_iter6_reg_reg),
        .E(ap_block_pp1_stage0_subdone),
        .Q(p_Val2_7_reg_348_reg),
        .WEA(ouput_buffer_0_0_V_ce0),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] (ouput_buffer_2_0_V_U_n_21),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 (\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 (ap_enable_reg_pp1_iter8_reg_n_2),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 (DDR_wr_en_reg_3096),
        .accum_reg_V_0_0_1_reg_4910(accum_reg_V_0_0_1_reg_4910),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[0] (ap_enable_reg_pp1_iter7_reg_n_2),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 (\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .empty_28_reg_2774(empty_28_reg_2774),
        .\empty_28_reg_2774_reg[0] (ouput_buffer_2_0_V_U_n_17),
        .\empty_28_reg_2774_reg[0]_0 (ouput_buffer_2_0_V_U_n_19),
        .\empty_28_reg_2774_reg[0]_1 (ouput_buffer_2_0_V_U_n_20),
        .icmp_ln204_reg_2960_pp1_iter6_reg(icmp_ln204_reg_2960_pp1_iter6_reg),
        .icmp_ln692_reg_2809_pp1_iter6_reg(icmp_ln692_reg_2809_pp1_iter6_reg),
        .icmp_ln809_reg_3165(icmp_ln809_reg_3165),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out({p_Result_s_32_fu_1566_p4,\p_Val2_14_reg_502_reg_n_2_[15] ,\p_Val2_14_reg_502_reg_n_2_[14] ,\p_Val2_14_reg_502_reg_n_2_[13] ,\p_Val2_14_reg_502_reg_n_2_[12] ,\p_Val2_14_reg_502_reg_n_2_[11] ,\p_Val2_14_reg_502_reg_n_2_[10] ,\p_Val2_14_reg_502_reg_n_2_[9] ,\p_Val2_14_reg_502_reg_n_2_[8] ,\p_Val2_14_reg_502_reg_n_2_[7] ,\p_Val2_14_reg_502_reg_n_2_[6] ,\p_Val2_14_reg_502_reg_n_2_[5] ,\p_Val2_14_reg_502_reg_n_2_[4] ,\p_Val2_14_reg_502_reg_n_2_[3] ,\p_Val2_14_reg_502_reg_n_2_[2] ,\p_Val2_14_reg_502_reg_n_2_[1] ,\p_Val2_14_reg_502_reg_n_2_[0] }),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .ram_reg_bram_0(add_ln216_5_fu_2349_p2),
        .ram_reg_bram_0_0(ouput_buffer_0_0_V_U_n_2),
        .ram_reg_bram_0_1(t_V_reg_283_reg),
        .ram_reg_bram_0_2(ap_CS_fsm_state32),
        .ram_reg_bram_0_3(\and_ln218_1_reg_3058_reg_n_2_[0] ),
        .ram_reg_bram_0_4(ouput_buffer_2_0_V_addr_1_reg_3080),
        .ram_reg_bram_0_5(select_ln878_8_fu_2126_p3),
        .ram_reg_bram_0_6(select_ln878_10_fu_2198_p3),
        .ram_reg_bram_0_i_17__4(select_ln878_11_fu_2206_p3),
        .\row_index666_load_016323373_reg_359_reg[3] (ouput_buffer_2_0_V_U_n_24),
        .\row_index666_load_016323373_reg_359_reg[6] (ouput_buffer_2_0_V_U_n_22),
        .\row_index666_load_016323373_reg_359_reg[7] (ouput_buffer_2_0_V_U_n_26),
        .\sub177_i_reg_2755_reg[4] (ouput_buffer_2_0_V_U_n_23),
        .\sub177_i_reg_2755_reg[9] (ouput_buffer_2_0_V_U_n_25),
        .\t_V_reg_283_reg[0] (ouput_buffer_2_0_V_U_n_15),
        .xor_ln894_reg_3053(xor_ln894_reg_3053),
        .\xor_ln894_reg_3053_reg[0] (ouput_buffer_2_0_V_U_n_27));
  LUT1 #(
    .INIT(2'h1)) 
    \ouput_index_write_counter679_load_08652495_reg_337[0]_i_1__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .O(add_ln695_3_fu_1455_p2[0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0 
       (.I0(ap_CS_fsm_state63),
        .I1(icmp_ln686_reg_2800_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(icmp_ln204_reg_2960_pp1_iter5_reg),
        .O(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ouput_index_write_counter679_load_08652495_reg_337[15]_i_2__0 
       (.I0(\xor_ln894_reg_3053_reg[0]_i_2__0_n_17 ),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(icmp_ln686_reg_2800_pp1_iter5_reg),
        .O(ouput_index_write_counter679_load_08652495_reg_337));
  FDSE \ouput_index_write_counter679_load_08652495_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[0]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .S(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[10]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[11] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[11]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[12] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[12]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[13] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[13]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[14] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[14]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[15] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[15]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0 
       (.CI(\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_CO_UNCONNECTED [7:6],\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_4 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_5 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_6 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_7 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_8 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3__0_O_UNCONNECTED [7],add_ln695_3_fu_1455_p2[15:9]}),
        .S({1'b0,ouput_index_write_counter679_load_08652495_reg_337_reg[15:9]}));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[1]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[2]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[3]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[4]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[5]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[6]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[7]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[8]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0 
       (.CI(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .CI_TOP(1'b0),
        .CO({\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_2 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_3 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_4 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_5 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_6 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_7 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_8 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln695_3_fu_1455_p2[8:1]),
        .S(ouput_index_write_counter679_load_08652495_reg_337_reg[8:1]));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[9]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_index_fu_162[0]_i_1__0 
       (.I0(icmp_ln204_reg_2960_pp1_iter6_reg),
        .I1(ouput_buffer_2_0_V_U_n_17),
        .I2(grp_fu_601_ap_start),
        .O(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_col_index_fu_162[0]_i_3__0 
       (.I0(out_col_index_fu_162_reg[0]),
        .O(\out_col_index_fu_162[0]_i_3__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[0]_i_2__0_n_17 ),
        .Q(out_col_index_fu_162_reg[0]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_162_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\out_col_index_fu_162_reg[0]_i_2__0_n_2 ,\out_col_index_fu_162_reg[0]_i_2__0_n_3 ,\out_col_index_fu_162_reg[0]_i_2__0_n_4 ,\out_col_index_fu_162_reg[0]_i_2__0_n_5 ,\out_col_index_fu_162_reg[0]_i_2__0_n_6 ,\out_col_index_fu_162_reg[0]_i_2__0_n_7 ,\out_col_index_fu_162_reg[0]_i_2__0_n_8 ,\out_col_index_fu_162_reg[0]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\out_col_index_fu_162_reg[0]_i_2__0_n_10 ,\out_col_index_fu_162_reg[0]_i_2__0_n_11 ,\out_col_index_fu_162_reg[0]_i_2__0_n_12 ,\out_col_index_fu_162_reg[0]_i_2__0_n_13 ,\out_col_index_fu_162_reg[0]_i_2__0_n_14 ,\out_col_index_fu_162_reg[0]_i_2__0_n_15 ,\out_col_index_fu_162_reg[0]_i_2__0_n_16 ,\out_col_index_fu_162_reg[0]_i_2__0_n_17 }),
        .S({out_col_index_fu_162_reg[7:1],\out_col_index_fu_162[0]_i_3__0_n_2 }));
  FDRE \out_col_index_fu_162_reg[10] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[8]_i_1__0_n_15 ),
        .Q(out_col_index_fu_162_reg[10]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[11] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[8]_i_1__0_n_14 ),
        .Q(out_col_index_fu_162_reg[11]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[12] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[8]_i_1__0_n_13 ),
        .Q(out_col_index_fu_162_reg[12]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[13] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[8]_i_1__0_n_12 ),
        .Q(out_col_index_fu_162_reg[13]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[14] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[8]_i_1__0_n_11 ),
        .Q(out_col_index_fu_162_reg[14]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[15] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[8]_i_1__0_n_10 ),
        .Q(out_col_index_fu_162_reg[15]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[16] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[16]_i_1__0_n_17 ),
        .Q(out_col_index_fu_162_reg[16]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_162_reg[16]_i_1__0 
       (.CI(\out_col_index_fu_162_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\out_col_index_fu_162_reg[16]_i_1__0_n_2 ,\out_col_index_fu_162_reg[16]_i_1__0_n_3 ,\out_col_index_fu_162_reg[16]_i_1__0_n_4 ,\out_col_index_fu_162_reg[16]_i_1__0_n_5 ,\out_col_index_fu_162_reg[16]_i_1__0_n_6 ,\out_col_index_fu_162_reg[16]_i_1__0_n_7 ,\out_col_index_fu_162_reg[16]_i_1__0_n_8 ,\out_col_index_fu_162_reg[16]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_fu_162_reg[16]_i_1__0_n_10 ,\out_col_index_fu_162_reg[16]_i_1__0_n_11 ,\out_col_index_fu_162_reg[16]_i_1__0_n_12 ,\out_col_index_fu_162_reg[16]_i_1__0_n_13 ,\out_col_index_fu_162_reg[16]_i_1__0_n_14 ,\out_col_index_fu_162_reg[16]_i_1__0_n_15 ,\out_col_index_fu_162_reg[16]_i_1__0_n_16 ,\out_col_index_fu_162_reg[16]_i_1__0_n_17 }),
        .S(out_col_index_fu_162_reg[23:16]));
  FDRE \out_col_index_fu_162_reg[17] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[16]_i_1__0_n_16 ),
        .Q(out_col_index_fu_162_reg[17]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[18] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[16]_i_1__0_n_15 ),
        .Q(out_col_index_fu_162_reg[18]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[19] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[16]_i_1__0_n_14 ),
        .Q(out_col_index_fu_162_reg[19]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[0]_i_2__0_n_16 ),
        .Q(out_col_index_fu_162_reg[1]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[20] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[16]_i_1__0_n_13 ),
        .Q(out_col_index_fu_162_reg[20]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[21] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[16]_i_1__0_n_12 ),
        .Q(out_col_index_fu_162_reg[21]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[22] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[16]_i_1__0_n_11 ),
        .Q(out_col_index_fu_162_reg[22]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[23] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[16]_i_1__0_n_10 ),
        .Q(out_col_index_fu_162_reg[23]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[24] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[24]_i_1__0_n_17 ),
        .Q(out_col_index_fu_162_reg[24]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_162_reg[24]_i_1__0 
       (.CI(\out_col_index_fu_162_reg[16]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_out_col_index_fu_162_reg[24]_i_1__0_CO_UNCONNECTED [7],\out_col_index_fu_162_reg[24]_i_1__0_n_3 ,\out_col_index_fu_162_reg[24]_i_1__0_n_4 ,\out_col_index_fu_162_reg[24]_i_1__0_n_5 ,\out_col_index_fu_162_reg[24]_i_1__0_n_6 ,\out_col_index_fu_162_reg[24]_i_1__0_n_7 ,\out_col_index_fu_162_reg[24]_i_1__0_n_8 ,\out_col_index_fu_162_reg[24]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_fu_162_reg[24]_i_1__0_n_10 ,\out_col_index_fu_162_reg[24]_i_1__0_n_11 ,\out_col_index_fu_162_reg[24]_i_1__0_n_12 ,\out_col_index_fu_162_reg[24]_i_1__0_n_13 ,\out_col_index_fu_162_reg[24]_i_1__0_n_14 ,\out_col_index_fu_162_reg[24]_i_1__0_n_15 ,\out_col_index_fu_162_reg[24]_i_1__0_n_16 ,\out_col_index_fu_162_reg[24]_i_1__0_n_17 }),
        .S(out_col_index_fu_162_reg[31:24]));
  FDRE \out_col_index_fu_162_reg[25] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[24]_i_1__0_n_16 ),
        .Q(out_col_index_fu_162_reg[25]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[26] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[24]_i_1__0_n_15 ),
        .Q(out_col_index_fu_162_reg[26]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[27] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[24]_i_1__0_n_14 ),
        .Q(out_col_index_fu_162_reg[27]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[28] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[24]_i_1__0_n_13 ),
        .Q(out_col_index_fu_162_reg[28]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[29] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[24]_i_1__0_n_12 ),
        .Q(out_col_index_fu_162_reg[29]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[0]_i_2__0_n_15 ),
        .Q(out_col_index_fu_162_reg[2]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[30] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[24]_i_1__0_n_11 ),
        .Q(out_col_index_fu_162_reg[30]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[31] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[24]_i_1__0_n_10 ),
        .Q(out_col_index_fu_162_reg[31]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[0]_i_2__0_n_14 ),
        .Q(out_col_index_fu_162_reg[3]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[0]_i_2__0_n_13 ),
        .Q(out_col_index_fu_162_reg[4]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[0]_i_2__0_n_12 ),
        .Q(out_col_index_fu_162_reg[5]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[0]_i_2__0_n_11 ),
        .Q(out_col_index_fu_162_reg[6]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[0]_i_2__0_n_10 ),
        .Q(out_col_index_fu_162_reg[7]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_col_index_fu_162_reg[8] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[8]_i_1__0_n_17 ),
        .Q(out_col_index_fu_162_reg[8]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_162_reg[8]_i_1__0 
       (.CI(\out_col_index_fu_162_reg[0]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\out_col_index_fu_162_reg[8]_i_1__0_n_2 ,\out_col_index_fu_162_reg[8]_i_1__0_n_3 ,\out_col_index_fu_162_reg[8]_i_1__0_n_4 ,\out_col_index_fu_162_reg[8]_i_1__0_n_5 ,\out_col_index_fu_162_reg[8]_i_1__0_n_6 ,\out_col_index_fu_162_reg[8]_i_1__0_n_7 ,\out_col_index_fu_162_reg[8]_i_1__0_n_8 ,\out_col_index_fu_162_reg[8]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_fu_162_reg[8]_i_1__0_n_10 ,\out_col_index_fu_162_reg[8]_i_1__0_n_11 ,\out_col_index_fu_162_reg[8]_i_1__0_n_12 ,\out_col_index_fu_162_reg[8]_i_1__0_n_13 ,\out_col_index_fu_162_reg[8]_i_1__0_n_14 ,\out_col_index_fu_162_reg[8]_i_1__0_n_15 ,\out_col_index_fu_162_reg[8]_i_1__0_n_16 ,\out_col_index_fu_162_reg[8]_i_1__0_n_17 }),
        .S(out_col_index_fu_162_reg[15:8]));
  FDRE \out_col_index_fu_162_reg[9] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_17),
        .D(\out_col_index_fu_162_reg[8]_i_1__0_n_16 ),
        .Q(out_col_index_fu_162_reg[9]),
        .R(\out_col_index_fu_162[0]_i_1__0_n_2 ));
  FDRE \out_div_1_reg_2639_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[16]),
        .Q(tmp_4_fu_662_p3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_10__0 
       (.I0(p_Val2_2_fu_158_reg[27]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_10__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Result_2_reg_2856[12]_i_11__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[26]),
        .I2(zext_ln29_5_reg_2656__0[26]),
        .O(\p_Result_2_reg_2856[12]_i_11__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Result_2_reg_2856[12]_i_12__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[25]),
        .I2(zext_ln29_5_reg_2656__0[25]),
        .O(\p_Result_2_reg_2856[12]_i_12__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Result_2_reg_2856[12]_i_13__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[24]),
        .I2(zext_ln29_5_reg_2656__0[24]),
        .O(\p_Result_2_reg_2856[12]_i_13__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_2__0 
       (.I0(p_Val2_2_fu_158_reg[30]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_3__0 
       (.I0(p_Val2_2_fu_158_reg[29]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_4__0 
       (.I0(p_Val2_2_fu_158_reg[28]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_5__0 
       (.I0(p_Val2_2_fu_158_reg[27]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_6__0 
       (.I0(p_Val2_2_fu_158_reg[31]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_7__0 
       (.I0(p_Val2_2_fu_158_reg[30]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_8__0 
       (.I0(p_Val2_2_fu_158_reg[29]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_9__0 
       (.I0(p_Val2_2_fu_158_reg[28]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_9__0_n_2 ));
  FDRE \p_Result_2_reg_2856_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[26]),
        .Q(p_Result_2_reg_2856[10]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[11] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[27]),
        .Q(p_Result_2_reg_2856[11]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[12] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[28]),
        .Q(p_Result_2_reg_2856[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Result_2_reg_2856_reg[12]_i_1__0 
       (.CI(\p_Val2_8_reg_2838_reg[16]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Result_2_reg_2856_reg[12]_i_1__0_CO_UNCONNECTED [7],\p_Result_2_reg_2856_reg[12]_i_1__0_n_3 ,\p_Result_2_reg_2856_reg[12]_i_1__0_n_4 ,\p_Result_2_reg_2856_reg[12]_i_1__0_n_5 ,\p_Result_2_reg_2856_reg[12]_i_1__0_n_6 ,\p_Result_2_reg_2856_reg[12]_i_1__0_n_7 ,\p_Result_2_reg_2856_reg[12]_i_1__0_n_8 ,\p_Result_2_reg_2856_reg[12]_i_1__0_n_9 }),
        .DI({1'b0,\p_Result_2_reg_2856[12]_i_2__0_n_2 ,\p_Result_2_reg_2856[12]_i_3__0_n_2 ,\p_Result_2_reg_2856[12]_i_4__0_n_2 ,\p_Result_2_reg_2856[12]_i_5__0_n_2 ,zext_ln29_5_reg_2656__0[26:24]}),
        .O(p_Val2_8_fu_760_p3[31:24]),
        .S({\p_Result_2_reg_2856[12]_i_6__0_n_2 ,\p_Result_2_reg_2856[12]_i_7__0_n_2 ,\p_Result_2_reg_2856[12]_i_8__0_n_2 ,\p_Result_2_reg_2856[12]_i_9__0_n_2 ,\p_Result_2_reg_2856[12]_i_10__0_n_2 ,\p_Result_2_reg_2856[12]_i_11__0_n_2 ,\p_Result_2_reg_2856[12]_i_12__0_n_2 ,\p_Result_2_reg_2856[12]_i_13__0_n_2 }));
  FDRE \p_Result_2_reg_2856_reg[13] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[29]),
        .Q(p_Result_2_reg_2856[13]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[14] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[30]),
        .Q(p_Result_2_reg_2856[14]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[15] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[31]),
        .Q(p_Result_2_reg_2856[15]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[17]),
        .Q(p_Result_2_reg_2856[1]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[18]),
        .Q(p_Result_2_reg_2856[2]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[19]),
        .Q(p_Result_2_reg_2856[3]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[20]),
        .Q(p_Result_2_reg_2856[4]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[21]),
        .Q(p_Result_2_reg_2856[5]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[22]),
        .Q(p_Result_2_reg_2856[6]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[23]),
        .Q(p_Result_2_reg_2856[7]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[24]),
        .Q(p_Result_2_reg_2856[8]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[25]),
        .Q(p_Result_2_reg_2856[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[0]_i_1__0 
       (.I0(zext_ln658_reg_2744[16]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[16]),
        .O(trunc_ln674_2_fu_799_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[10]_i_1__0 
       (.I0(zext_ln658_reg_2744[26]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[26]),
        .O(trunc_ln674_2_fu_799_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[11]_i_1__0 
       (.I0(zext_ln658_reg_2744[27]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[27]),
        .O(trunc_ln674_2_fu_799_p1[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[15]_i_2__0 
       (.I0(p_Val2_1_fu_154_reg[26]),
        .I1(zext_ln29_5_reg_2656__0[26]),
        .O(\p_Result_5_reg_2875[15]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[15]_i_3__0 
       (.I0(p_Val2_1_fu_154_reg[25]),
        .I1(zext_ln29_5_reg_2656__0[25]),
        .O(\p_Result_5_reg_2875[15]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[15]_i_4__0 
       (.I0(p_Val2_1_fu_154_reg[24]),
        .I1(zext_ln29_5_reg_2656__0[24]),
        .O(\p_Result_5_reg_2875[15]_i_4__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[1]_i_1__0 
       (.I0(zext_ln658_reg_2744[17]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[17]),
        .O(trunc_ln674_2_fu_799_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[2]_i_1__0 
       (.I0(zext_ln658_reg_2744[18]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[18]),
        .O(trunc_ln674_2_fu_799_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[3]_i_1__0 
       (.I0(zext_ln658_reg_2744[19]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[19]),
        .O(trunc_ln674_2_fu_799_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[4]_i_1__0 
       (.I0(zext_ln658_reg_2744[20]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[20]),
        .O(trunc_ln674_2_fu_799_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[5]_i_1__0 
       (.I0(zext_ln658_reg_2744[21]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[21]),
        .O(trunc_ln674_2_fu_799_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[6]_i_1__0 
       (.I0(zext_ln658_reg_2744[22]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[22]),
        .O(trunc_ln674_2_fu_799_p1[22]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_10__0 
       (.I0(p_Val2_1_fu_154_reg[16]),
        .I1(tmp_4_fu_662_p3),
        .O(\p_Result_5_reg_2875[7]_i_10__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[7]_i_1__0 
       (.I0(zext_ln658_reg_2744[23]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[23]),
        .O(trunc_ln674_2_fu_799_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_3__0 
       (.I0(p_Val2_1_fu_154_reg[23]),
        .I1(zext_ln29_5_reg_2656__0[23]),
        .O(\p_Result_5_reg_2875[7]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_4__0 
       (.I0(p_Val2_1_fu_154_reg[22]),
        .I1(zext_ln29_5_reg_2656__0[22]),
        .O(\p_Result_5_reg_2875[7]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_5__0 
       (.I0(p_Val2_1_fu_154_reg[21]),
        .I1(zext_ln29_5_reg_2656__0[21]),
        .O(\p_Result_5_reg_2875[7]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_6__0 
       (.I0(p_Val2_1_fu_154_reg[20]),
        .I1(zext_ln29_5_reg_2656__0[20]),
        .O(\p_Result_5_reg_2875[7]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_7__0 
       (.I0(p_Val2_1_fu_154_reg[19]),
        .I1(zext_ln29_5_reg_2656__0[19]),
        .O(\p_Result_5_reg_2875[7]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_8__0 
       (.I0(p_Val2_1_fu_154_reg[18]),
        .I1(zext_ln29_5_reg_2656__0[18]),
        .O(\p_Result_5_reg_2875[7]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_9__0 
       (.I0(p_Val2_1_fu_154_reg[17]),
        .I1(zext_ln29_5_reg_2656__0[17]),
        .O(\p_Result_5_reg_2875[7]_i_9__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[8]_i_1__0 
       (.I0(zext_ln658_reg_2744[24]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[24]),
        .O(trunc_ln674_2_fu_799_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[9]_i_1__0 
       (.I0(zext_ln658_reg_2744[25]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[25]),
        .O(trunc_ln674_2_fu_799_p1[25]));
  FDRE \p_Result_5_reg_2875_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[16]),
        .Q(p_Result_5_reg_2875[0]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[26]),
        .Q(p_Result_5_reg_2875[10]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[11] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[27]),
        .Q(p_Result_5_reg_2875[11]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[12] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[28]),
        .Q(p_Result_5_reg_2875[12]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1_n_2 ));
  FDRE \p_Result_5_reg_2875_reg[13] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[29]),
        .Q(p_Result_5_reg_2875[13]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1_n_2 ));
  FDRE \p_Result_5_reg_2875_reg[14] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[30]),
        .Q(p_Result_5_reg_2875[14]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1_n_2 ));
  FDRE \p_Result_5_reg_2875_reg[15] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[31]),
        .Q(p_Result_5_reg_2875[15]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Result_5_reg_2875_reg[15]_i_1__0 
       (.CI(\p_Result_5_reg_2875_reg[7]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Result_5_reg_2875_reg[15]_i_1__0_CO_UNCONNECTED [7],\p_Result_5_reg_2875_reg[15]_i_1__0_n_3 ,\p_Result_5_reg_2875_reg[15]_i_1__0_n_4 ,\p_Result_5_reg_2875_reg[15]_i_1__0_n_5 ,\p_Result_5_reg_2875_reg[15]_i_1__0_n_6 ,\p_Result_5_reg_2875_reg[15]_i_1__0_n_7 ,\p_Result_5_reg_2875_reg[15]_i_1__0_n_8 ,\p_Result_5_reg_2875_reg[15]_i_1__0_n_9 }),
        .DI({1'b0,p_Val2_1_fu_154_reg[30:24]}),
        .O(Xindex_output_next_fu_767_p2[31:24]),
        .S({p_Val2_1_fu_154_reg[31:27],\p_Result_5_reg_2875[15]_i_2__0_n_2 ,\p_Result_5_reg_2875[15]_i_3__0_n_2 ,\p_Result_5_reg_2875[15]_i_4__0_n_2 }));
  FDRE \p_Result_5_reg_2875_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[17]),
        .Q(p_Result_5_reg_2875[1]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[18]),
        .Q(p_Result_5_reg_2875[2]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[19]),
        .Q(p_Result_5_reg_2875[3]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[20]),
        .Q(p_Result_5_reg_2875[4]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[21]),
        .Q(p_Result_5_reg_2875[5]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[22]),
        .Q(p_Result_5_reg_2875[6]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[23]),
        .Q(p_Result_5_reg_2875[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Result_5_reg_2875_reg[7]_i_2__0 
       (.CI(\trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Result_5_reg_2875_reg[7]_i_2__0_n_2 ,\p_Result_5_reg_2875_reg[7]_i_2__0_n_3 ,\p_Result_5_reg_2875_reg[7]_i_2__0_n_4 ,\p_Result_5_reg_2875_reg[7]_i_2__0_n_5 ,\p_Result_5_reg_2875_reg[7]_i_2__0_n_6 ,\p_Result_5_reg_2875_reg[7]_i_2__0_n_7 ,\p_Result_5_reg_2875_reg[7]_i_2__0_n_8 ,\p_Result_5_reg_2875_reg[7]_i_2__0_n_9 }),
        .DI(p_Val2_1_fu_154_reg[23:16]),
        .O(Xindex_output_next_fu_767_p2[23:16]),
        .S({\p_Result_5_reg_2875[7]_i_3__0_n_2 ,\p_Result_5_reg_2875[7]_i_4__0_n_2 ,\p_Result_5_reg_2875[7]_i_5__0_n_2 ,\p_Result_5_reg_2875[7]_i_6__0_n_2 ,\p_Result_5_reg_2875[7]_i_7__0_n_2 ,\p_Result_5_reg_2875[7]_i_8__0_n_2 ,\p_Result_5_reg_2875[7]_i_9__0_n_2 ,\p_Result_5_reg_2875[7]_i_10__0_n_2 }));
  FDRE \p_Result_5_reg_2875_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[24]),
        .Q(p_Result_5_reg_2875[8]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[25]),
        .Q(p_Result_5_reg_2875[9]),
        .R(1'b0));
  FDRE \p_Result_7_reg_3041_reg[0] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[0]),
        .Q(p_Result_7_reg_3041),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[0]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[16]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[16]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[10]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[26]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[26]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[11]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[27]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[27]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[12]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[28]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[28]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[13]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[29]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[29]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[14]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[30]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[30]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[15]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[31]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[31]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[1]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[17]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[17]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[2]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[18]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[18]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[3]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[19]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[19]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[4]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[20]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[20]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[5]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[21]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[21]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[6]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[22]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[22]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[7]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[23]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[23]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[8]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[24]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[24]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[9]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[25]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[25]),
        .O(p_0_in[9]));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[0]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[10]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[10]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[11]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[11]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[12]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[12]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[13]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[13]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[14]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[14]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[15]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[15]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[1]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[2]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[3]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[4]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[5]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[6]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[7]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[8]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[8]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[9]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[9]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[0]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[10]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[11]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[12]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[13]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[14]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[15]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[1]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[2]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[3]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[4]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[5]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[6]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[7]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[8]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[9]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[0]),
        .Q(p_Result_9_reg_2955[0]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[10]),
        .Q(p_Result_9_reg_2955[10]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[11]),
        .Q(p_Result_9_reg_2955[11]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[12]),
        .Q(p_Result_9_reg_2955[12]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[13]),
        .Q(p_Result_9_reg_2955[13]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[14]),
        .Q(p_Result_9_reg_2955[14]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[15]),
        .Q(p_Result_9_reg_2955[15]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[1]),
        .Q(p_Result_9_reg_2955[1]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[2]),
        .Q(p_Result_9_reg_2955[2]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[3]),
        .Q(p_Result_9_reg_2955[3]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[4]),
        .Q(p_Result_9_reg_2955[4]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[5]),
        .Q(p_Result_9_reg_2955[5]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[6]),
        .Q(p_Result_9_reg_2955[6]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[7]),
        .Q(p_Result_9_reg_2955[7]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[8]),
        .Q(p_Result_9_reg_2955[8]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[9]),
        .Q(p_Result_9_reg_2955[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_2__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[7]),
        .I2(Yindex_output_tmp_reg_316[7]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[7]),
        .O(\p_Val2_13_reg_3031[0]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_3__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[6]),
        .I2(Yindex_output_tmp_reg_316[6]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[6]),
        .O(\p_Val2_13_reg_3031[0]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_4__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[5]),
        .I2(Yindex_output_tmp_reg_316[5]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[5]),
        .O(\p_Val2_13_reg_3031[0]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_5__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[4]),
        .I2(Yindex_output_tmp_reg_316[4]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[4]),
        .O(\p_Val2_13_reg_3031[0]_i_5__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_6__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[3]),
        .I2(Yindex_output_tmp_reg_316[3]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[3]),
        .O(\p_Val2_13_reg_3031[0]_i_6__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_7__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[2]),
        .I2(Yindex_output_tmp_reg_316[2]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[2]),
        .O(\p_Val2_13_reg_3031[0]_i_7__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_8__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[1]),
        .I2(Yindex_output_tmp_reg_316[1]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[1]),
        .O(\p_Val2_13_reg_3031[0]_i_8__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_9__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[0]),
        .I2(Yindex_output_tmp_reg_316[0]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[0]),
        .O(\p_Val2_13_reg_3031[0]_i_9__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_10__0 
       (.I0(in[23]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[23]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[23]),
        .O(\p_Val2_13_reg_3031[16]_i_10__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_11__0 
       (.I0(in[22]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[22]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[22]),
        .O(\p_Val2_13_reg_3031[16]_i_11__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_12__0 
       (.I0(in[21]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[21]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[21]),
        .O(\p_Val2_13_reg_3031[16]_i_12__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_13__0 
       (.I0(in[20]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[20]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[20]),
        .O(\p_Val2_13_reg_3031[16]_i_13__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_14__0 
       (.I0(in[19]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[19]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[19]),
        .O(\p_Val2_13_reg_3031[16]_i_14__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_15__0 
       (.I0(in[18]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[18]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[18]),
        .O(\p_Val2_13_reg_3031[16]_i_15__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_16__0 
       (.I0(in[17]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[17]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[17]),
        .O(\p_Val2_13_reg_3031[16]_i_16__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_17__0 
       (.I0(in[16]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[16]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[16]),
        .O(\p_Val2_13_reg_3031[16]_i_17__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_2__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[23]),
        .O(\p_Val2_13_reg_3031[16]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_3__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[22]),
        .O(\p_Val2_13_reg_3031[16]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_4__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[21]),
        .O(\p_Val2_13_reg_3031[16]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_5__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[20]),
        .O(\p_Val2_13_reg_3031[16]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_6__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[19]),
        .O(\p_Val2_13_reg_3031[16]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_7__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[18]),
        .O(\p_Val2_13_reg_3031[16]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_8__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[17]),
        .O(\p_Val2_13_reg_3031[16]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_9__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[16]),
        .O(\p_Val2_13_reg_3031[16]_i_9__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[24]_i_10__0 
       (.I0(in[26]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[26]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[26]),
        .O(\p_Val2_13_reg_3031[24]_i_10__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[24]_i_11__0 
       (.I0(in[25]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[25]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[25]),
        .O(\p_Val2_13_reg_3031[24]_i_11__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[24]_i_12__0 
       (.I0(in[24]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I2(Yindex_output_tmp_reg_316[24]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[24]),
        .O(\p_Val2_13_reg_3031[24]_i_12__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[24]_i_2__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[26]),
        .O(\p_Val2_13_reg_3031[24]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[24]_i_3__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[25]),
        .O(\p_Val2_13_reg_3031[24]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[24]_i_4__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[24]),
        .O(\p_Val2_13_reg_3031[24]_i_4__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_5__0 
       (.I0(p_Val2_13_reg_3031_reg[31]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[31]),
        .O(\p_Val2_13_reg_3031[24]_i_5__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_6__0 
       (.I0(p_Val2_13_reg_3031_reg[30]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[30]),
        .O(\p_Val2_13_reg_3031[24]_i_6__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_7__0 
       (.I0(p_Val2_13_reg_3031_reg[29]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[29]),
        .O(\p_Val2_13_reg_3031[24]_i_7__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_8__0 
       (.I0(p_Val2_13_reg_3031_reg[28]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[28]),
        .O(\p_Val2_13_reg_3031[24]_i_8__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_9__0 
       (.I0(p_Val2_13_reg_3031_reg[27]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[27]),
        .O(\p_Val2_13_reg_3031[24]_i_9__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_10__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[8]),
        .I2(Yindex_output_tmp_reg_316[8]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[8]),
        .O(\p_Val2_13_reg_3031[8]_i_10__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[8]_i_2__0 
       (.I0(in[15]),
        .I1(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .O(\p_Val2_13_reg_3031[8]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_3__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[15]),
        .I2(Yindex_output_tmp_reg_316[15]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[15]),
        .O(\p_Val2_13_reg_3031[8]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_4__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[14]),
        .I2(Yindex_output_tmp_reg_316[14]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[14]),
        .O(\p_Val2_13_reg_3031[8]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_5__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[13]),
        .I2(Yindex_output_tmp_reg_316[13]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[13]),
        .O(\p_Val2_13_reg_3031[8]_i_5__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_6__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[12]),
        .I2(Yindex_output_tmp_reg_316[12]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[12]),
        .O(\p_Val2_13_reg_3031[8]_i_6__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_7__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[11]),
        .I2(Yindex_output_tmp_reg_316[11]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[11]),
        .O(\p_Val2_13_reg_3031[8]_i_7__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_8__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[10]),
        .I2(Yindex_output_tmp_reg_316[10]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[10]),
        .O(\p_Val2_13_reg_3031[8]_i_8__0_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_9__0 
       (.I0(\icmp_ln204_reg_2960[0]_i_1__0_n_2 ),
        .I1(in[9]),
        .I2(Yindex_output_tmp_reg_316[9]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[9]),
        .O(\p_Val2_13_reg_3031[8]_i_9__0_n_2 ));
  FDRE \p_Val2_13_reg_3031_reg[0] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1__0_n_17 ),
        .Q(p_Val2_13_reg_3031_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_13_reg_3031_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_13_reg_3031_reg[0]_i_1__0_n_2 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_3 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_4 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_5 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_6 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_7 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_8 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_9 }),
        .DI(p_Result_s_fu_1231_p1[7:0]),
        .O({\p_Val2_13_reg_3031_reg[0]_i_1__0_n_10 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_11 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_12 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_13 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_14 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_15 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_16 ,\p_Val2_13_reg_3031_reg[0]_i_1__0_n_17 }),
        .S({\p_Val2_13_reg_3031[0]_i_2__0_n_2 ,\p_Val2_13_reg_3031[0]_i_3__0_n_2 ,\p_Val2_13_reg_3031[0]_i_4__0_n_2 ,\p_Val2_13_reg_3031[0]_i_5__0_n_2 ,\p_Val2_13_reg_3031[0]_i_6__0_n_2 ,\p_Val2_13_reg_3031[0]_i_7__0_n_2 ,\p_Val2_13_reg_3031[0]_i_8__0_n_2 ,\p_Val2_13_reg_3031[0]_i_9__0_n_2 }));
  FDRE \p_Val2_13_reg_3031_reg[10] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1__0_n_15 ),
        .Q(p_Val2_13_reg_3031_reg[10]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[11] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1__0_n_14 ),
        .Q(p_Val2_13_reg_3031_reg[11]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[12] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1__0_n_13 ),
        .Q(p_Val2_13_reg_3031_reg[12]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[13] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1__0_n_12 ),
        .Q(p_Val2_13_reg_3031_reg[13]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[14] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1__0_n_11 ),
        .Q(p_Val2_13_reg_3031_reg[14]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[15] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1__0_n_10 ),
        .Q(p_Val2_13_reg_3031_reg[15]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[16] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1__0_n_17 ),
        .Q(p_Val2_13_reg_3031_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_13_reg_3031_reg[16]_i_1__0 
       (.CI(\p_Val2_13_reg_3031_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_13_reg_3031_reg[16]_i_1__0_n_2 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_3 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_4 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_5 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_6 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_7 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_8 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_9 }),
        .DI({\p_Val2_13_reg_3031[16]_i_2__0_n_2 ,\p_Val2_13_reg_3031[16]_i_3__0_n_2 ,\p_Val2_13_reg_3031[16]_i_4__0_n_2 ,\p_Val2_13_reg_3031[16]_i_5__0_n_2 ,\p_Val2_13_reg_3031[16]_i_6__0_n_2 ,\p_Val2_13_reg_3031[16]_i_7__0_n_2 ,\p_Val2_13_reg_3031[16]_i_8__0_n_2 ,\p_Val2_13_reg_3031[16]_i_9__0_n_2 }),
        .O({\p_Val2_13_reg_3031_reg[16]_i_1__0_n_10 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_11 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_12 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_13 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_14 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_15 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_16 ,\p_Val2_13_reg_3031_reg[16]_i_1__0_n_17 }),
        .S({\p_Val2_13_reg_3031[16]_i_10__0_n_2 ,\p_Val2_13_reg_3031[16]_i_11__0_n_2 ,\p_Val2_13_reg_3031[16]_i_12__0_n_2 ,\p_Val2_13_reg_3031[16]_i_13__0_n_2 ,\p_Val2_13_reg_3031[16]_i_14__0_n_2 ,\p_Val2_13_reg_3031[16]_i_15__0_n_2 ,\p_Val2_13_reg_3031[16]_i_16__0_n_2 ,\p_Val2_13_reg_3031[16]_i_17__0_n_2 }));
  FDRE \p_Val2_13_reg_3031_reg[17] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1__0_n_16 ),
        .Q(p_Val2_13_reg_3031_reg[17]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[18] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1__0_n_15 ),
        .Q(p_Val2_13_reg_3031_reg[18]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[19] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1__0_n_14 ),
        .Q(p_Val2_13_reg_3031_reg[19]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[1] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1__0_n_16 ),
        .Q(p_Val2_13_reg_3031_reg[1]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[20] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1__0_n_13 ),
        .Q(p_Val2_13_reg_3031_reg[20]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[21] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1__0_n_12 ),
        .Q(p_Val2_13_reg_3031_reg[21]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[22] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1__0_n_11 ),
        .Q(p_Val2_13_reg_3031_reg[22]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[23] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1__0_n_10 ),
        .Q(p_Val2_13_reg_3031_reg[23]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[24] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1__0_n_17 ),
        .Q(p_Val2_13_reg_3031_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_13_reg_3031_reg[24]_i_1__0 
       (.CI(\p_Val2_13_reg_3031_reg[16]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_13_reg_3031_reg[24]_i_1__0_CO_UNCONNECTED [7],\p_Val2_13_reg_3031_reg[24]_i_1__0_n_3 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_4 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_5 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_6 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_7 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_8 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\p_Val2_13_reg_3031[24]_i_2__0_n_2 ,\p_Val2_13_reg_3031[24]_i_3__0_n_2 ,\p_Val2_13_reg_3031[24]_i_4__0_n_2 }),
        .O({\p_Val2_13_reg_3031_reg[24]_i_1__0_n_10 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_11 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_12 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_13 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_14 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_15 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_16 ,\p_Val2_13_reg_3031_reg[24]_i_1__0_n_17 }),
        .S({\p_Val2_13_reg_3031[24]_i_5__0_n_2 ,\p_Val2_13_reg_3031[24]_i_6__0_n_2 ,\p_Val2_13_reg_3031[24]_i_7__0_n_2 ,\p_Val2_13_reg_3031[24]_i_8__0_n_2 ,\p_Val2_13_reg_3031[24]_i_9__0_n_2 ,\p_Val2_13_reg_3031[24]_i_10__0_n_2 ,\p_Val2_13_reg_3031[24]_i_11__0_n_2 ,\p_Val2_13_reg_3031[24]_i_12__0_n_2 }));
  FDRE \p_Val2_13_reg_3031_reg[25] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1__0_n_16 ),
        .Q(p_Val2_13_reg_3031_reg[25]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[26] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1__0_n_15 ),
        .Q(p_Val2_13_reg_3031_reg[26]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[27] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1__0_n_14 ),
        .Q(p_Val2_13_reg_3031_reg[27]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[28] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1__0_n_13 ),
        .Q(p_Val2_13_reg_3031_reg[28]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[29] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1__0_n_12 ),
        .Q(p_Val2_13_reg_3031_reg[29]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[2] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1__0_n_15 ),
        .Q(p_Val2_13_reg_3031_reg[2]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[30] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1__0_n_11 ),
        .Q(p_Val2_13_reg_3031_reg[30]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[31] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1__0_n_10 ),
        .Q(p_Val2_13_reg_3031_reg[31]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[3] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1__0_n_14 ),
        .Q(p_Val2_13_reg_3031_reg[3]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[4] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1__0_n_13 ),
        .Q(p_Val2_13_reg_3031_reg[4]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[5] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1__0_n_12 ),
        .Q(p_Val2_13_reg_3031_reg[5]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[6] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1__0_n_11 ),
        .Q(p_Val2_13_reg_3031_reg[6]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[7] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1__0_n_10 ),
        .Q(p_Val2_13_reg_3031_reg[7]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[8] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1__0_n_17 ),
        .Q(p_Val2_13_reg_3031_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_13_reg_3031_reg[8]_i_1__0 
       (.CI(\p_Val2_13_reg_3031_reg[0]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_13_reg_3031_reg[8]_i_1__0_n_2 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_3 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_4 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_5 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_6 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_7 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_8 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_9 }),
        .DI({\p_Val2_13_reg_3031[8]_i_2__0_n_2 ,p_Result_s_fu_1231_p1[14:8]}),
        .O({\p_Val2_13_reg_3031_reg[8]_i_1__0_n_10 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_11 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_12 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_13 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_14 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_15 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_16 ,\p_Val2_13_reg_3031_reg[8]_i_1__0_n_17 }),
        .S({\p_Val2_13_reg_3031[8]_i_3__0_n_2 ,\p_Val2_13_reg_3031[8]_i_4__0_n_2 ,\p_Val2_13_reg_3031[8]_i_5__0_n_2 ,\p_Val2_13_reg_3031[8]_i_6__0_n_2 ,\p_Val2_13_reg_3031[8]_i_7__0_n_2 ,\p_Val2_13_reg_3031[8]_i_8__0_n_2 ,\p_Val2_13_reg_3031[8]_i_9__0_n_2 ,\p_Val2_13_reg_3031[8]_i_10__0_n_2 }));
  FDRE \p_Val2_13_reg_3031_reg[9] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1__0_n_16 ),
        .Q(p_Val2_13_reg_3031_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_10__0 
       (.I0(in[1]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[1] ),
        .O(\p_Val2_14_reg_502[0]_i_10__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_11__0 
       (.I0(in[0]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[0] ),
        .O(\p_Val2_14_reg_502[0]_i_11__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_14_reg_502[0]_i_1__0 
       (.I0(ap_CS_fsm_state63),
        .I1(accum_reg_V_0_0_1_reg_4910),
        .O(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_14_reg_502[0]_i_2__0 
       (.I0(icmp_ln204_reg_2960_pp1_iter6_reg),
        .I1(accum_reg_V_0_0_1_reg_4910),
        .O(p_Val2_14_reg_502));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_4__0 
       (.I0(in[7]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[7] ),
        .O(\p_Val2_14_reg_502[0]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_5__0 
       (.I0(in[6]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[6] ),
        .O(\p_Val2_14_reg_502[0]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_6__0 
       (.I0(in[5]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[5] ),
        .O(\p_Val2_14_reg_502[0]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_7__0 
       (.I0(in[4]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[4] ),
        .O(\p_Val2_14_reg_502[0]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_8__0 
       (.I0(in[3]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[3] ),
        .O(\p_Val2_14_reg_502[0]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_9__0 
       (.I0(in[2]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[2] ),
        .O(\p_Val2_14_reg_502[0]_i_9__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_2__0 
       (.I0(in[23]),
        .I1(p_Result_s_32_fu_1566_p4[7]),
        .O(\p_Val2_14_reg_502[16]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_3__0 
       (.I0(in[22]),
        .I1(p_Result_s_32_fu_1566_p4[6]),
        .O(\p_Val2_14_reg_502[16]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_4__0 
       (.I0(in[21]),
        .I1(p_Result_s_32_fu_1566_p4[5]),
        .O(\p_Val2_14_reg_502[16]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_5__0 
       (.I0(in[20]),
        .I1(p_Result_s_32_fu_1566_p4[4]),
        .O(\p_Val2_14_reg_502[16]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_6__0 
       (.I0(in[19]),
        .I1(p_Result_s_32_fu_1566_p4[3]),
        .O(\p_Val2_14_reg_502[16]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_7__0 
       (.I0(in[18]),
        .I1(p_Result_s_32_fu_1566_p4[2]),
        .O(\p_Val2_14_reg_502[16]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_8__0 
       (.I0(in[17]),
        .I1(p_Result_s_32_fu_1566_p4[1]),
        .O(\p_Val2_14_reg_502[16]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_9__0 
       (.I0(in[16]),
        .I1(p_Result_s_32_fu_1566_p4[0]),
        .O(\p_Val2_14_reg_502[16]_i_9__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[24]_i_2__0 
       (.I0(in[26]),
        .I1(p_Result_s_32_fu_1566_p4[10]),
        .O(\p_Val2_14_reg_502[24]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[24]_i_3__0 
       (.I0(in[25]),
        .I1(p_Result_s_32_fu_1566_p4[9]),
        .O(\p_Val2_14_reg_502[24]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[24]_i_4__0 
       (.I0(in[24]),
        .I1(p_Result_s_32_fu_1566_p4[8]),
        .O(\p_Val2_14_reg_502[24]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_2__0 
       (.I0(in[15]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[15] ),
        .O(\p_Val2_14_reg_502[8]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_3__0 
       (.I0(in[14]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[14] ),
        .O(\p_Val2_14_reg_502[8]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_4__0 
       (.I0(in[13]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[13] ),
        .O(\p_Val2_14_reg_502[8]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_5__0 
       (.I0(in[12]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[12] ),
        .O(\p_Val2_14_reg_502[8]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_6__0 
       (.I0(in[11]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[11] ),
        .O(\p_Val2_14_reg_502[8]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_7__0 
       (.I0(in[10]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[10] ),
        .O(\p_Val2_14_reg_502[8]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_8__0 
       (.I0(in[9]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[9] ),
        .O(\p_Val2_14_reg_502[8]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_9__0 
       (.I0(in[8]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[8] ),
        .O(\p_Val2_14_reg_502[8]_i_9__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3__0_n_17 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[0] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_14_reg_502_reg[0]_i_3__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_14_reg_502_reg[0]_i_3__0_n_2 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_3 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_4 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_5 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_6 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_7 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_8 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_9 }),
        .DI(in[7:0]),
        .O({\p_Val2_14_reg_502_reg[0]_i_3__0_n_10 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_11 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_12 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_13 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_14 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_15 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_16 ,\p_Val2_14_reg_502_reg[0]_i_3__0_n_17 }),
        .S({\p_Val2_14_reg_502[0]_i_4__0_n_2 ,\p_Val2_14_reg_502[0]_i_5__0_n_2 ,\p_Val2_14_reg_502[0]_i_6__0_n_2 ,\p_Val2_14_reg_502[0]_i_7__0_n_2 ,\p_Val2_14_reg_502[0]_i_8__0_n_2 ,\p_Val2_14_reg_502[0]_i_9__0_n_2 ,\p_Val2_14_reg_502[0]_i_10__0_n_2 ,\p_Val2_14_reg_502[0]_i_11__0_n_2 }));
  FDRE \p_Val2_14_reg_502_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1__0_n_15 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[10] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1__0_n_14 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[11] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1__0_n_13 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[12] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1__0_n_12 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[13] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1__0_n_11 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[14] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1__0_n_10 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[15] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1__0_n_17 ),
        .Q(p_Result_s_32_fu_1566_p4[0]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_14_reg_502_reg[16]_i_1__0 
       (.CI(\p_Val2_14_reg_502_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_14_reg_502_reg[16]_i_1__0_n_2 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_3 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_4 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_5 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_6 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_7 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_8 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_9 }),
        .DI(in[23:16]),
        .O({\p_Val2_14_reg_502_reg[16]_i_1__0_n_10 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_11 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_12 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_13 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_14 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_15 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_16 ,\p_Val2_14_reg_502_reg[16]_i_1__0_n_17 }),
        .S({\p_Val2_14_reg_502[16]_i_2__0_n_2 ,\p_Val2_14_reg_502[16]_i_3__0_n_2 ,\p_Val2_14_reg_502[16]_i_4__0_n_2 ,\p_Val2_14_reg_502[16]_i_5__0_n_2 ,\p_Val2_14_reg_502[16]_i_6__0_n_2 ,\p_Val2_14_reg_502[16]_i_7__0_n_2 ,\p_Val2_14_reg_502[16]_i_8__0_n_2 ,\p_Val2_14_reg_502[16]_i_9__0_n_2 }));
  FDRE \p_Val2_14_reg_502_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1__0_n_16 ),
        .Q(p_Result_s_32_fu_1566_p4[1]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1__0_n_15 ),
        .Q(p_Result_s_32_fu_1566_p4[2]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1__0_n_14 ),
        .Q(p_Result_s_32_fu_1566_p4[3]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3__0_n_16 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[1] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1__0_n_13 ),
        .Q(p_Result_s_32_fu_1566_p4[4]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1__0_n_12 ),
        .Q(p_Result_s_32_fu_1566_p4[5]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1__0_n_11 ),
        .Q(p_Result_s_32_fu_1566_p4[6]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1__0_n_10 ),
        .Q(p_Result_s_32_fu_1566_p4[7]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1__0_n_17 ),
        .Q(p_Result_s_32_fu_1566_p4[8]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_14_reg_502_reg[24]_i_1__0 
       (.CI(\p_Val2_14_reg_502_reg[16]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_14_reg_502_reg[24]_i_1__0_CO_UNCONNECTED [7],\p_Val2_14_reg_502_reg[24]_i_1__0_n_3 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_4 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_5 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_6 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_7 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_8 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,in[26:24]}),
        .O({\p_Val2_14_reg_502_reg[24]_i_1__0_n_10 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_11 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_12 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_13 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_14 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_15 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_16 ,\p_Val2_14_reg_502_reg[24]_i_1__0_n_17 }),
        .S({p_Result_s_32_fu_1566_p4[15:11],\p_Val2_14_reg_502[24]_i_2__0_n_2 ,\p_Val2_14_reg_502[24]_i_3__0_n_2 ,\p_Val2_14_reg_502[24]_i_4__0_n_2 }));
  FDRE \p_Val2_14_reg_502_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1__0_n_16 ),
        .Q(p_Result_s_32_fu_1566_p4[9]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1__0_n_15 ),
        .Q(p_Result_s_32_fu_1566_p4[10]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1__0_n_14 ),
        .Q(p_Result_s_32_fu_1566_p4[11]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1__0_n_13 ),
        .Q(p_Result_s_32_fu_1566_p4[12]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1__0_n_12 ),
        .Q(p_Result_s_32_fu_1566_p4[13]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3__0_n_15 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[2] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1__0_n_11 ),
        .Q(p_Result_s_32_fu_1566_p4[14]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1__0_n_10 ),
        .Q(p_Result_s_32_fu_1566_p4[15]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3__0_n_14 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[3] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3__0_n_13 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[4] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3__0_n_12 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[5] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3__0_n_11 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[6] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3__0_n_10 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[7] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1__0_n_17 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[8] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_14_reg_502_reg[8]_i_1__0 
       (.CI(\p_Val2_14_reg_502_reg[0]_i_3__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_14_reg_502_reg[8]_i_1__0_n_2 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_3 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_4 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_5 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_6 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_7 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_8 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_9 }),
        .DI(in[15:8]),
        .O({\p_Val2_14_reg_502_reg[8]_i_1__0_n_10 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_11 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_12 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_13 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_14 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_15 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_16 ,\p_Val2_14_reg_502_reg[8]_i_1__0_n_17 }),
        .S({\p_Val2_14_reg_502[8]_i_2__0_n_2 ,\p_Val2_14_reg_502[8]_i_3__0_n_2 ,\p_Val2_14_reg_502[8]_i_4__0_n_2 ,\p_Val2_14_reg_502[8]_i_5__0_n_2 ,\p_Val2_14_reg_502[8]_i_6__0_n_2 ,\p_Val2_14_reg_502[8]_i_7__0_n_2 ,\p_Val2_14_reg_502[8]_i_8__0_n_2 ,\p_Val2_14_reg_502[8]_i_9__0_n_2 }));
  FDRE \p_Val2_14_reg_502_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1__0_n_16 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[9] ),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_10__0 
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(p_Val2_1_fu_154_reg[7]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[7]),
        .O(\p_Val2_1_fu_154[0]_i_10__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_11__0 
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_Val2_1_fu_154_reg[6]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[6]),
        .O(\p_Val2_1_fu_154[0]_i_11__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_12__0 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_1_fu_154_reg[5]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[5]),
        .O(\p_Val2_1_fu_154[0]_i_12__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_13__0 
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_1_fu_154_reg[4]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[4]),
        .O(\p_Val2_1_fu_154[0]_i_13__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_14__0 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_1_fu_154_reg[3]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[3]),
        .O(\p_Val2_1_fu_154[0]_i_14__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_15__0 
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_1_fu_154_reg[2]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[2]),
        .O(\p_Val2_1_fu_154[0]_i_15__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_16__0 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_1_fu_154_reg[1]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[1]),
        .O(\p_Val2_1_fu_154[0]_i_16__0_n_2 ));
  LUT3 #(
    .INIT(8'h12)) 
    \p_Val2_1_fu_154[0]_i_17__0 
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_1_fu_154_reg[0]),
        .O(\p_Val2_1_fu_154[0]_i_17__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_2__0 
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_3__0 
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_4__0 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_5__0 
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_6__0 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_7__0 
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_8__0 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_9__0 
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_9__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_10__0 
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(p_Val2_1_fu_154_reg[23]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[23]),
        .O(\p_Val2_1_fu_154[16]_i_10__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_11__0 
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(p_Val2_1_fu_154_reg[22]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[22]),
        .O(\p_Val2_1_fu_154[16]_i_11__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_12__0 
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(p_Val2_1_fu_154_reg[21]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[21]),
        .O(\p_Val2_1_fu_154[16]_i_12__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_13__0 
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(p_Val2_1_fu_154_reg[20]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[20]),
        .O(\p_Val2_1_fu_154[16]_i_13__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_14__0 
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(p_Val2_1_fu_154_reg[19]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[19]),
        .O(\p_Val2_1_fu_154[16]_i_14__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_15__0 
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(p_Val2_1_fu_154_reg[18]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[18]),
        .O(\p_Val2_1_fu_154[16]_i_15__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_16__0 
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(p_Val2_1_fu_154_reg[17]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[17]),
        .O(\p_Val2_1_fu_154[16]_i_16__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_17__0 
       (.I0(tmp_4_fu_662_p3),
        .I1(p_Val2_1_fu_154_reg[16]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[16]),
        .O(\p_Val2_1_fu_154[16]_i_17__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_2__0 
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_3__0 
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_4__0 
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_5__0 
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_6__0 
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_7__0 
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_8__0 
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_9__0 
       (.I0(tmp_4_fu_662_p3),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_9__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[24]_i_10__0 
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .I1(p_Val2_1_fu_154_reg[26]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[26]),
        .O(\p_Val2_1_fu_154[24]_i_10__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[24]_i_11__0 
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(p_Val2_1_fu_154_reg[25]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[25]),
        .O(\p_Val2_1_fu_154[24]_i_11__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[24]_i_12__0 
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(p_Val2_1_fu_154_reg[24]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[24]),
        .O(\p_Val2_1_fu_154[24]_i_12__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_2__0 
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_3__0 
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_4__0 
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_5__0 
       (.I0(p_Val2_1_fu_154_reg[31]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_6__0 
       (.I0(p_Val2_1_fu_154_reg[30]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_7__0 
       (.I0(p_Val2_1_fu_154_reg[29]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_8__0 
       (.I0(p_Val2_1_fu_154_reg[28]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_8__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_1_fu_154[24]_i_9__0 
       (.I0(zext_ln658_reg_2744[27]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_1_fu_154_reg[27]),
        .O(\p_Val2_1_fu_154[24]_i_9__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_10__0 
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(p_Val2_1_fu_154_reg[15]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[15]),
        .O(\p_Val2_1_fu_154[8]_i_10__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_11__0 
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(p_Val2_1_fu_154_reg[14]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[14]),
        .O(\p_Val2_1_fu_154[8]_i_11__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_12__0 
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(p_Val2_1_fu_154_reg[13]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[13]),
        .O(\p_Val2_1_fu_154[8]_i_12__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_13__0 
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(p_Val2_1_fu_154_reg[12]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[12]),
        .O(\p_Val2_1_fu_154[8]_i_13__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_14__0 
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(p_Val2_1_fu_154_reg[11]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[11]),
        .O(\p_Val2_1_fu_154[8]_i_14__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_15__0 
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(p_Val2_1_fu_154_reg[10]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[10]),
        .O(\p_Val2_1_fu_154[8]_i_15__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_16__0 
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(p_Val2_1_fu_154_reg[9]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[9]),
        .O(\p_Val2_1_fu_154[8]_i_16__0_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_17__0 
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_Val2_1_fu_154_reg[8]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[8]),
        .O(\p_Val2_1_fu_154[8]_i_17__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_2__0 
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_3__0 
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_4__0 
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_5__0 
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_6__0 
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_7__0 
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_8__0 
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_9__0 
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_9__0_n_2 ));
  FDRE \p_Val2_1_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1__0_n_17 ),
        .Q(p_Val2_1_fu_154_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_1_fu_154_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_1_fu_154_reg[0]_i_1__0_n_2 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_3 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_4 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_5 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_6 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_7 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_8 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_9 }),
        .DI({\p_Val2_1_fu_154[0]_i_2__0_n_2 ,\p_Val2_1_fu_154[0]_i_3__0_n_2 ,\p_Val2_1_fu_154[0]_i_4__0_n_2 ,\p_Val2_1_fu_154[0]_i_5__0_n_2 ,\p_Val2_1_fu_154[0]_i_6__0_n_2 ,\p_Val2_1_fu_154[0]_i_7__0_n_2 ,\p_Val2_1_fu_154[0]_i_8__0_n_2 ,\p_Val2_1_fu_154[0]_i_9__0_n_2 }),
        .O({\p_Val2_1_fu_154_reg[0]_i_1__0_n_10 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_11 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_12 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_13 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_14 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_15 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_16 ,\p_Val2_1_fu_154_reg[0]_i_1__0_n_17 }),
        .S({\p_Val2_1_fu_154[0]_i_10__0_n_2 ,\p_Val2_1_fu_154[0]_i_11__0_n_2 ,\p_Val2_1_fu_154[0]_i_12__0_n_2 ,\p_Val2_1_fu_154[0]_i_13__0_n_2 ,\p_Val2_1_fu_154[0]_i_14__0_n_2 ,\p_Val2_1_fu_154[0]_i_15__0_n_2 ,\p_Val2_1_fu_154[0]_i_16__0_n_2 ,\p_Val2_1_fu_154[0]_i_17__0_n_2 }));
  FDRE \p_Val2_1_fu_154_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1__0_n_15 ),
        .Q(p_Val2_1_fu_154_reg[10]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1__0_n_14 ),
        .Q(p_Val2_1_fu_154_reg[11]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1__0_n_13 ),
        .Q(p_Val2_1_fu_154_reg[12]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1__0_n_12 ),
        .Q(p_Val2_1_fu_154_reg[13]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1__0_n_11 ),
        .Q(p_Val2_1_fu_154_reg[14]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1__0_n_10 ),
        .Q(p_Val2_1_fu_154_reg[15]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1__0_n_17 ),
        .Q(p_Val2_1_fu_154_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_1_fu_154_reg[16]_i_1__0 
       (.CI(\p_Val2_1_fu_154_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_1_fu_154_reg[16]_i_1__0_n_2 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_3 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_4 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_5 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_6 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_7 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_8 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_9 }),
        .DI({\p_Val2_1_fu_154[16]_i_2__0_n_2 ,\p_Val2_1_fu_154[16]_i_3__0_n_2 ,\p_Val2_1_fu_154[16]_i_4__0_n_2 ,\p_Val2_1_fu_154[16]_i_5__0_n_2 ,\p_Val2_1_fu_154[16]_i_6__0_n_2 ,\p_Val2_1_fu_154[16]_i_7__0_n_2 ,\p_Val2_1_fu_154[16]_i_8__0_n_2 ,\p_Val2_1_fu_154[16]_i_9__0_n_2 }),
        .O({\p_Val2_1_fu_154_reg[16]_i_1__0_n_10 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_11 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_12 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_13 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_14 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_15 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_16 ,\p_Val2_1_fu_154_reg[16]_i_1__0_n_17 }),
        .S({\p_Val2_1_fu_154[16]_i_10__0_n_2 ,\p_Val2_1_fu_154[16]_i_11__0_n_2 ,\p_Val2_1_fu_154[16]_i_12__0_n_2 ,\p_Val2_1_fu_154[16]_i_13__0_n_2 ,\p_Val2_1_fu_154[16]_i_14__0_n_2 ,\p_Val2_1_fu_154[16]_i_15__0_n_2 ,\p_Val2_1_fu_154[16]_i_16__0_n_2 ,\p_Val2_1_fu_154[16]_i_17__0_n_2 }));
  FDRE \p_Val2_1_fu_154_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1__0_n_16 ),
        .Q(p_Val2_1_fu_154_reg[17]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1__0_n_15 ),
        .Q(p_Val2_1_fu_154_reg[18]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1__0_n_14 ),
        .Q(p_Val2_1_fu_154_reg[19]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1__0_n_16 ),
        .Q(p_Val2_1_fu_154_reg[1]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1__0_n_13 ),
        .Q(p_Val2_1_fu_154_reg[20]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1__0_n_12 ),
        .Q(p_Val2_1_fu_154_reg[21]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1__0_n_11 ),
        .Q(p_Val2_1_fu_154_reg[22]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1__0_n_10 ),
        .Q(p_Val2_1_fu_154_reg[23]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1__0_n_17 ),
        .Q(p_Val2_1_fu_154_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_1_fu_154_reg[24]_i_1__0 
       (.CI(\p_Val2_1_fu_154_reg[16]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_1_fu_154_reg[24]_i_1__0_CO_UNCONNECTED [7],\p_Val2_1_fu_154_reg[24]_i_1__0_n_3 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_4 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_5 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_6 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_7 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_8 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\p_Val2_1_fu_154[24]_i_2__0_n_2 ,\p_Val2_1_fu_154[24]_i_3__0_n_2 ,\p_Val2_1_fu_154[24]_i_4__0_n_2 }),
        .O({\p_Val2_1_fu_154_reg[24]_i_1__0_n_10 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_11 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_12 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_13 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_14 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_15 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_16 ,\p_Val2_1_fu_154_reg[24]_i_1__0_n_17 }),
        .S({\p_Val2_1_fu_154[24]_i_5__0_n_2 ,\p_Val2_1_fu_154[24]_i_6__0_n_2 ,\p_Val2_1_fu_154[24]_i_7__0_n_2 ,\p_Val2_1_fu_154[24]_i_8__0_n_2 ,\p_Val2_1_fu_154[24]_i_9__0_n_2 ,\p_Val2_1_fu_154[24]_i_10__0_n_2 ,\p_Val2_1_fu_154[24]_i_11__0_n_2 ,\p_Val2_1_fu_154[24]_i_12__0_n_2 }));
  FDRE \p_Val2_1_fu_154_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1__0_n_16 ),
        .Q(p_Val2_1_fu_154_reg[25]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1__0_n_15 ),
        .Q(p_Val2_1_fu_154_reg[26]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1__0_n_14 ),
        .Q(p_Val2_1_fu_154_reg[27]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1__0_n_13 ),
        .Q(p_Val2_1_fu_154_reg[28]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1__0_n_12 ),
        .Q(p_Val2_1_fu_154_reg[29]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1__0_n_15 ),
        .Q(p_Val2_1_fu_154_reg[2]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1__0_n_11 ),
        .Q(p_Val2_1_fu_154_reg[30]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1__0_n_10 ),
        .Q(p_Val2_1_fu_154_reg[31]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1__0_n_14 ),
        .Q(p_Val2_1_fu_154_reg[3]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1__0_n_13 ),
        .Q(p_Val2_1_fu_154_reg[4]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1__0_n_12 ),
        .Q(p_Val2_1_fu_154_reg[5]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1__0_n_11 ),
        .Q(p_Val2_1_fu_154_reg[6]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1__0_n_10 ),
        .Q(p_Val2_1_fu_154_reg[7]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1__0_n_17 ),
        .Q(p_Val2_1_fu_154_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_1_fu_154_reg[8]_i_1__0 
       (.CI(\p_Val2_1_fu_154_reg[0]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_1_fu_154_reg[8]_i_1__0_n_2 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_3 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_4 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_5 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_6 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_7 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_8 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_9 }),
        .DI({\p_Val2_1_fu_154[8]_i_2__0_n_2 ,\p_Val2_1_fu_154[8]_i_3__0_n_2 ,\p_Val2_1_fu_154[8]_i_4__0_n_2 ,\p_Val2_1_fu_154[8]_i_5__0_n_2 ,\p_Val2_1_fu_154[8]_i_6__0_n_2 ,\p_Val2_1_fu_154[8]_i_7__0_n_2 ,\p_Val2_1_fu_154[8]_i_8__0_n_2 ,\p_Val2_1_fu_154[8]_i_9__0_n_2 }),
        .O({\p_Val2_1_fu_154_reg[8]_i_1__0_n_10 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_11 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_12 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_13 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_14 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_15 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_16 ,\p_Val2_1_fu_154_reg[8]_i_1__0_n_17 }),
        .S({\p_Val2_1_fu_154[8]_i_10__0_n_2 ,\p_Val2_1_fu_154[8]_i_11__0_n_2 ,\p_Val2_1_fu_154[8]_i_12__0_n_2 ,\p_Val2_1_fu_154[8]_i_13__0_n_2 ,\p_Val2_1_fu_154[8]_i_14__0_n_2 ,\p_Val2_1_fu_154[8]_i_15__0_n_2 ,\p_Val2_1_fu_154[8]_i_16__0_n_2 ,\p_Val2_1_fu_154[8]_i_17__0_n_2 }));
  FDRE \p_Val2_1_fu_154_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1__0_n_16 ),
        .Q(p_Val2_1_fu_154_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_2__0 
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[7]),
        .O(\p_Val2_2_fu_158[0]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_3__0 
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[6]),
        .O(\p_Val2_2_fu_158[0]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_4__0 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[5]),
        .O(\p_Val2_2_fu_158[0]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_5__0 
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[4]),
        .O(\p_Val2_2_fu_158[0]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_6__0 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[3]),
        .O(\p_Val2_2_fu_158[0]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_7__0 
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[2]),
        .O(\p_Val2_2_fu_158[0]_i_7__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_8__0 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[1]),
        .O(\p_Val2_2_fu_158[0]_i_8__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_9__0 
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[0]),
        .O(\p_Val2_2_fu_158[0]_i_9__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_2__0 
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[23]),
        .O(\p_Val2_2_fu_158[16]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_3__0 
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[22]),
        .O(\p_Val2_2_fu_158[16]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_4__0 
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[21]),
        .O(\p_Val2_2_fu_158[16]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_5__0 
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[20]),
        .O(\p_Val2_2_fu_158[16]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_6__0 
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[19]),
        .O(\p_Val2_2_fu_158[16]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_7__0 
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[18]),
        .O(\p_Val2_2_fu_158[16]_i_7__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_8__0 
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[17]),
        .O(\p_Val2_2_fu_158[16]_i_8__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_9__0 
       (.I0(tmp_4_fu_662_p3),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[16]),
        .O(\p_Val2_2_fu_158[16]_i_9__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_2__0 
       (.I0(p_Val2_2_fu_158_reg[31]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_3__0 
       (.I0(p_Val2_2_fu_158_reg[30]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_4__0 
       (.I0(p_Val2_2_fu_158_reg[29]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_5__0 
       (.I0(p_Val2_2_fu_158_reg[28]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_6__0 
       (.I0(p_Val2_2_fu_158_reg[27]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[24]_i_7__0 
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[26]),
        .O(\p_Val2_2_fu_158[24]_i_7__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[24]_i_8__0 
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[25]),
        .O(\p_Val2_2_fu_158[24]_i_8__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[24]_i_9__0 
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[24]),
        .O(\p_Val2_2_fu_158[24]_i_9__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_2__0 
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[15]),
        .O(\p_Val2_2_fu_158[8]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_3__0 
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[14]),
        .O(\p_Val2_2_fu_158[8]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_4__0 
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[13]),
        .O(\p_Val2_2_fu_158[8]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_5__0 
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[12]),
        .O(\p_Val2_2_fu_158[8]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_6__0 
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[11]),
        .O(\p_Val2_2_fu_158[8]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_7__0 
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[10]),
        .O(\p_Val2_2_fu_158[8]_i_7__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_8__0 
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[9]),
        .O(\p_Val2_2_fu_158[8]_i_8__0_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_9__0 
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[8]),
        .O(\p_Val2_2_fu_158[8]_i_9__0_n_2 ));
  FDRE \p_Val2_2_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1__0_n_17 ),
        .Q(p_Val2_2_fu_158_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_2_fu_158_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_2_fu_158_reg[0]_i_1__0_n_2 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_3 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_4 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_5 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_6 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_7 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_8 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O({\p_Val2_2_fu_158_reg[0]_i_1__0_n_10 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_11 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_12 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_13 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_14 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_15 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_16 ,\p_Val2_2_fu_158_reg[0]_i_1__0_n_17 }),
        .S({\p_Val2_2_fu_158[0]_i_2__0_n_2 ,\p_Val2_2_fu_158[0]_i_3__0_n_2 ,\p_Val2_2_fu_158[0]_i_4__0_n_2 ,\p_Val2_2_fu_158[0]_i_5__0_n_2 ,\p_Val2_2_fu_158[0]_i_6__0_n_2 ,\p_Val2_2_fu_158[0]_i_7__0_n_2 ,\p_Val2_2_fu_158[0]_i_8__0_n_2 ,\p_Val2_2_fu_158[0]_i_9__0_n_2 }));
  FDRE \p_Val2_2_fu_158_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1__0_n_15 ),
        .Q(p_Val2_2_fu_158_reg[10]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1__0_n_14 ),
        .Q(p_Val2_2_fu_158_reg[11]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1__0_n_13 ),
        .Q(p_Val2_2_fu_158_reg[12]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1__0_n_12 ),
        .Q(p_Val2_2_fu_158_reg[13]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1__0_n_11 ),
        .Q(p_Val2_2_fu_158_reg[14]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1__0_n_10 ),
        .Q(p_Val2_2_fu_158_reg[15]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1__0_n_17 ),
        .Q(p_Val2_2_fu_158_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_2_fu_158_reg[16]_i_1__0 
       (.CI(\p_Val2_2_fu_158_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_2_fu_158_reg[16]_i_1__0_n_2 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_3 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_4 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_5 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_6 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_7 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_8 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_9 }),
        .DI({zext_ln29_5_reg_2656__0[23:17],tmp_4_fu_662_p3}),
        .O({\p_Val2_2_fu_158_reg[16]_i_1__0_n_10 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_11 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_12 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_13 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_14 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_15 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_16 ,\p_Val2_2_fu_158_reg[16]_i_1__0_n_17 }),
        .S({\p_Val2_2_fu_158[16]_i_2__0_n_2 ,\p_Val2_2_fu_158[16]_i_3__0_n_2 ,\p_Val2_2_fu_158[16]_i_4__0_n_2 ,\p_Val2_2_fu_158[16]_i_5__0_n_2 ,\p_Val2_2_fu_158[16]_i_6__0_n_2 ,\p_Val2_2_fu_158[16]_i_7__0_n_2 ,\p_Val2_2_fu_158[16]_i_8__0_n_2 ,\p_Val2_2_fu_158[16]_i_9__0_n_2 }));
  FDRE \p_Val2_2_fu_158_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1__0_n_16 ),
        .Q(p_Val2_2_fu_158_reg[17]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1__0_n_15 ),
        .Q(p_Val2_2_fu_158_reg[18]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1__0_n_14 ),
        .Q(p_Val2_2_fu_158_reg[19]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1__0_n_16 ),
        .Q(p_Val2_2_fu_158_reg[1]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1__0_n_13 ),
        .Q(p_Val2_2_fu_158_reg[20]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1__0_n_12 ),
        .Q(p_Val2_2_fu_158_reg[21]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1__0_n_11 ),
        .Q(p_Val2_2_fu_158_reg[22]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1__0_n_10 ),
        .Q(p_Val2_2_fu_158_reg[23]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1__0_n_17 ),
        .Q(p_Val2_2_fu_158_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_2_fu_158_reg[24]_i_1__0 
       (.CI(\p_Val2_2_fu_158_reg[16]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_2_fu_158_reg[24]_i_1__0_CO_UNCONNECTED [7],\p_Val2_2_fu_158_reg[24]_i_1__0_n_3 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_4 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_5 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_6 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_7 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_8 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln29_5_reg_2656__0[26:24]}),
        .O({\p_Val2_2_fu_158_reg[24]_i_1__0_n_10 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_11 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_12 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_13 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_14 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_15 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_16 ,\p_Val2_2_fu_158_reg[24]_i_1__0_n_17 }),
        .S({\p_Val2_2_fu_158[24]_i_2__0_n_2 ,\p_Val2_2_fu_158[24]_i_3__0_n_2 ,\p_Val2_2_fu_158[24]_i_4__0_n_2 ,\p_Val2_2_fu_158[24]_i_5__0_n_2 ,\p_Val2_2_fu_158[24]_i_6__0_n_2 ,\p_Val2_2_fu_158[24]_i_7__0_n_2 ,\p_Val2_2_fu_158[24]_i_8__0_n_2 ,\p_Val2_2_fu_158[24]_i_9__0_n_2 }));
  FDRE \p_Val2_2_fu_158_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1__0_n_16 ),
        .Q(p_Val2_2_fu_158_reg[25]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1__0_n_15 ),
        .Q(p_Val2_2_fu_158_reg[26]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1__0_n_14 ),
        .Q(p_Val2_2_fu_158_reg[27]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1__0_n_13 ),
        .Q(p_Val2_2_fu_158_reg[28]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1__0_n_12 ),
        .Q(p_Val2_2_fu_158_reg[29]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1__0_n_15 ),
        .Q(p_Val2_2_fu_158_reg[2]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1__0_n_11 ),
        .Q(p_Val2_2_fu_158_reg[30]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1__0_n_10 ),
        .Q(p_Val2_2_fu_158_reg[31]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1__0_n_14 ),
        .Q(p_Val2_2_fu_158_reg[3]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1__0_n_13 ),
        .Q(p_Val2_2_fu_158_reg[4]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1__0_n_12 ),
        .Q(p_Val2_2_fu_158_reg[5]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1__0_n_11 ),
        .Q(p_Val2_2_fu_158_reg[6]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1__0_n_10 ),
        .Q(p_Val2_2_fu_158_reg[7]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1__0_n_17 ),
        .Q(p_Val2_2_fu_158_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_2_fu_158_reg[8]_i_1__0 
       (.CI(\p_Val2_2_fu_158_reg[0]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_2_fu_158_reg[8]_i_1__0_n_2 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_3 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_4 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_5 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_6 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_7 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_8 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[15:8]),
        .O({\p_Val2_2_fu_158_reg[8]_i_1__0_n_10 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_11 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_12 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_13 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_14 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_15 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_16 ,\p_Val2_2_fu_158_reg[8]_i_1__0_n_17 }),
        .S({\p_Val2_2_fu_158[8]_i_2__0_n_2 ,\p_Val2_2_fu_158[8]_i_3__0_n_2 ,\p_Val2_2_fu_158[8]_i_4__0_n_2 ,\p_Val2_2_fu_158[8]_i_5__0_n_2 ,\p_Val2_2_fu_158[8]_i_6__0_n_2 ,\p_Val2_2_fu_158[8]_i_7__0_n_2 ,\p_Val2_2_fu_158[8]_i_8__0_n_2 ,\p_Val2_2_fu_158[8]_i_9__0_n_2 }));
  FDRE \p_Val2_2_fu_158_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1__0_n_16 ),
        .Q(p_Val2_2_fu_158_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_7_reg_348[0]_i_1__0 
       (.I0(p_Val2_7_reg_348_reg[0]),
        .O(add_ln695_4_fu_1495_p2[0]));
  LUT6 #(
    .INIT(64'h00000000007F0000)) 
    \p_Val2_7_reg_348[10]_i_1__0 
       (.I0(icmp_ln218_fu_1440_p2),
        .I1(icmp_ln218_1_reg_2970_pp1_iter5_reg),
        .I2(\bit_select_i_i96_i_reg_2769_reg_n_2_[0] ),
        .I3(icmp_ln204_reg_2960_pp1_iter5_reg),
        .I4(ouput_buffer_0_0_V_U_n_2),
        .I5(icmp_ln686_reg_2800_pp1_iter5_reg),
        .O(p_Val2_7_reg_348));
  FDRE \p_Val2_7_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[0]),
        .Q(p_Val2_7_reg_348_reg[0]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[10]),
        .Q(p_Val2_7_reg_348_reg[10]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  CARRY8 \p_Val2_7_reg_348_reg[10]_i_2__0 
       (.CI(\p_Val2_7_reg_348_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_7_reg_348_reg[10]_i_2__0_CO_UNCONNECTED [7:1],\p_Val2_7_reg_348_reg[10]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_7_reg_348_reg[10]_i_2__0_O_UNCONNECTED [7:2],add_ln695_4_fu_1495_p2[10:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_Val2_7_reg_348_reg[10:9]}));
  FDRE \p_Val2_7_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[1]),
        .Q(p_Val2_7_reg_348_reg[1]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[2]),
        .Q(p_Val2_7_reg_348_reg[2]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[3]),
        .Q(p_Val2_7_reg_348_reg[3]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[4]),
        .Q(p_Val2_7_reg_348_reg[4]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[5]),
        .Q(p_Val2_7_reg_348_reg[5]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[6]),
        .Q(p_Val2_7_reg_348_reg[6]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[7]),
        .Q(p_Val2_7_reg_348_reg[7]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[8]),
        .Q(p_Val2_7_reg_348_reg[8]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  CARRY8 \p_Val2_7_reg_348_reg[8]_i_1__0 
       (.CI(p_Val2_7_reg_348_reg[0]),
        .CI_TOP(1'b0),
        .CO({\p_Val2_7_reg_348_reg[8]_i_1__0_n_2 ,\p_Val2_7_reg_348_reg[8]_i_1__0_n_3 ,\p_Val2_7_reg_348_reg[8]_i_1__0_n_4 ,\p_Val2_7_reg_348_reg[8]_i_1__0_n_5 ,\p_Val2_7_reg_348_reg[8]_i_1__0_n_6 ,\p_Val2_7_reg_348_reg[8]_i_1__0_n_7 ,\p_Val2_7_reg_348_reg[8]_i_1__0_n_8 ,\p_Val2_7_reg_348_reg[8]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln695_4_fu_1495_p2[8:1]),
        .S(p_Val2_7_reg_348_reg[8:1]));
  FDRE \p_Val2_7_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[9]),
        .Q(p_Val2_7_reg_348_reg[9]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_2__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[7]),
        .I2(zext_ln29_5_reg_2656__0[7]),
        .O(\p_Val2_8_reg_2838[0]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_3__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[6]),
        .I2(zext_ln29_5_reg_2656__0[6]),
        .O(\p_Val2_8_reg_2838[0]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_4__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[5]),
        .I2(zext_ln29_5_reg_2656__0[5]),
        .O(\p_Val2_8_reg_2838[0]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_5__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[4]),
        .I2(zext_ln29_5_reg_2656__0[4]),
        .O(\p_Val2_8_reg_2838[0]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_6__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[3]),
        .I2(zext_ln29_5_reg_2656__0[3]),
        .O(\p_Val2_8_reg_2838[0]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_7__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[2]),
        .I2(zext_ln29_5_reg_2656__0[2]),
        .O(\p_Val2_8_reg_2838[0]_i_7__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_8__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[1]),
        .I2(zext_ln29_5_reg_2656__0[1]),
        .O(\p_Val2_8_reg_2838[0]_i_8__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_9__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[0]),
        .I2(zext_ln29_5_reg_2656__0[0]),
        .O(\p_Val2_8_reg_2838[0]_i_9__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_2__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[23]),
        .I2(zext_ln29_5_reg_2656__0[23]),
        .O(\p_Val2_8_reg_2838[16]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_3__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[22]),
        .I2(zext_ln29_5_reg_2656__0[22]),
        .O(\p_Val2_8_reg_2838[16]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_4__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[21]),
        .I2(zext_ln29_5_reg_2656__0[21]),
        .O(\p_Val2_8_reg_2838[16]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_5__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[20]),
        .I2(zext_ln29_5_reg_2656__0[20]),
        .O(\p_Val2_8_reg_2838[16]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_6__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[19]),
        .I2(zext_ln29_5_reg_2656__0[19]),
        .O(\p_Val2_8_reg_2838[16]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_7__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[18]),
        .I2(zext_ln29_5_reg_2656__0[18]),
        .O(\p_Val2_8_reg_2838[16]_i_7__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_8__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[17]),
        .I2(zext_ln29_5_reg_2656__0[17]),
        .O(\p_Val2_8_reg_2838[16]_i_8__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_9__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[16]),
        .I2(tmp_4_fu_662_p3),
        .O(\p_Val2_8_reg_2838[16]_i_9__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_2__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[15]),
        .I2(zext_ln29_5_reg_2656__0[15]),
        .O(\p_Val2_8_reg_2838[8]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_3__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[14]),
        .I2(zext_ln29_5_reg_2656__0[14]),
        .O(\p_Val2_8_reg_2838[8]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_4__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[13]),
        .I2(zext_ln29_5_reg_2656__0[13]),
        .O(\p_Val2_8_reg_2838[8]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_5__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[12]),
        .I2(zext_ln29_5_reg_2656__0[12]),
        .O(\p_Val2_8_reg_2838[8]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_6__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[11]),
        .I2(zext_ln29_5_reg_2656__0[11]),
        .O(\p_Val2_8_reg_2838[8]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_7__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[10]),
        .I2(zext_ln29_5_reg_2656__0[10]),
        .O(\p_Val2_8_reg_2838[8]_i_7__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_8__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[9]),
        .I2(zext_ln29_5_reg_2656__0[9]),
        .O(\p_Val2_8_reg_2838[8]_i_8__0_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_9__0 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[8]),
        .I2(zext_ln29_5_reg_2656__0[8]),
        .O(\p_Val2_8_reg_2838[8]_i_9__0_n_2 ));
  FDRE \p_Val2_8_reg_2838_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[0]),
        .Q(p_Val2_8_reg_2838[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Val2_8_reg_2838_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_8_reg_2838_reg[0]_i_1__0_n_2 ,\p_Val2_8_reg_2838_reg[0]_i_1__0_n_3 ,\p_Val2_8_reg_2838_reg[0]_i_1__0_n_4 ,\p_Val2_8_reg_2838_reg[0]_i_1__0_n_5 ,\p_Val2_8_reg_2838_reg[0]_i_1__0_n_6 ,\p_Val2_8_reg_2838_reg[0]_i_1__0_n_7 ,\p_Val2_8_reg_2838_reg[0]_i_1__0_n_8 ,\p_Val2_8_reg_2838_reg[0]_i_1__0_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O(p_Val2_8_fu_760_p3[7:0]),
        .S({\p_Val2_8_reg_2838[0]_i_2__0_n_2 ,\p_Val2_8_reg_2838[0]_i_3__0_n_2 ,\p_Val2_8_reg_2838[0]_i_4__0_n_2 ,\p_Val2_8_reg_2838[0]_i_5__0_n_2 ,\p_Val2_8_reg_2838[0]_i_6__0_n_2 ,\p_Val2_8_reg_2838[0]_i_7__0_n_2 ,\p_Val2_8_reg_2838[0]_i_8__0_n_2 ,\p_Val2_8_reg_2838[0]_i_9__0_n_2 }));
  FDRE \p_Val2_8_reg_2838_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[10]),
        .Q(p_Val2_8_reg_2838[10]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[11] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[11]),
        .Q(p_Val2_8_reg_2838[11]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[12] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[12]),
        .Q(p_Val2_8_reg_2838[12]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[13] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[13]),
        .Q(p_Val2_8_reg_2838[13]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[14] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[14]),
        .Q(p_Val2_8_reg_2838[14]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[15] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[15]),
        .Q(p_Val2_8_reg_2838[15]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[16] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[16]),
        .Q(p_Val2_8_reg_2838[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Val2_8_reg_2838_reg[16]_i_1__0 
       (.CI(\p_Val2_8_reg_2838_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_8_reg_2838_reg[16]_i_1__0_n_2 ,\p_Val2_8_reg_2838_reg[16]_i_1__0_n_3 ,\p_Val2_8_reg_2838_reg[16]_i_1__0_n_4 ,\p_Val2_8_reg_2838_reg[16]_i_1__0_n_5 ,\p_Val2_8_reg_2838_reg[16]_i_1__0_n_6 ,\p_Val2_8_reg_2838_reg[16]_i_1__0_n_7 ,\p_Val2_8_reg_2838_reg[16]_i_1__0_n_8 ,\p_Val2_8_reg_2838_reg[16]_i_1__0_n_9 }),
        .DI({zext_ln29_5_reg_2656__0[23:17],tmp_4_fu_662_p3}),
        .O(p_Val2_8_fu_760_p3[23:16]),
        .S({\p_Val2_8_reg_2838[16]_i_2__0_n_2 ,\p_Val2_8_reg_2838[16]_i_3__0_n_2 ,\p_Val2_8_reg_2838[16]_i_4__0_n_2 ,\p_Val2_8_reg_2838[16]_i_5__0_n_2 ,\p_Val2_8_reg_2838[16]_i_6__0_n_2 ,\p_Val2_8_reg_2838[16]_i_7__0_n_2 ,\p_Val2_8_reg_2838[16]_i_8__0_n_2 ,\p_Val2_8_reg_2838[16]_i_9__0_n_2 }));
  FDRE \p_Val2_8_reg_2838_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[1]),
        .Q(p_Val2_8_reg_2838[1]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[2]),
        .Q(p_Val2_8_reg_2838[2]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[3]),
        .Q(p_Val2_8_reg_2838[3]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[4]),
        .Q(p_Val2_8_reg_2838[4]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[5]),
        .Q(p_Val2_8_reg_2838[5]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[6]),
        .Q(p_Val2_8_reg_2838[6]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[7]),
        .Q(p_Val2_8_reg_2838[7]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[8]),
        .Q(p_Val2_8_reg_2838[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Val2_8_reg_2838_reg[8]_i_1__0 
       (.CI(\p_Val2_8_reg_2838_reg[0]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_8_reg_2838_reg[8]_i_1__0_n_2 ,\p_Val2_8_reg_2838_reg[8]_i_1__0_n_3 ,\p_Val2_8_reg_2838_reg[8]_i_1__0_n_4 ,\p_Val2_8_reg_2838_reg[8]_i_1__0_n_5 ,\p_Val2_8_reg_2838_reg[8]_i_1__0_n_6 ,\p_Val2_8_reg_2838_reg[8]_i_1__0_n_7 ,\p_Val2_8_reg_2838_reg[8]_i_1__0_n_8 ,\p_Val2_8_reg_2838_reg[8]_i_1__0_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[15:8]),
        .O(p_Val2_8_fu_760_p3[15:8]),
        .S({\p_Val2_8_reg_2838[8]_i_2__0_n_2 ,\p_Val2_8_reg_2838[8]_i_3__0_n_2 ,\p_Val2_8_reg_2838[8]_i_4__0_n_2 ,\p_Val2_8_reg_2838[8]_i_5__0_n_2 ,\p_Val2_8_reg_2838[8]_i_6__0_n_2 ,\p_Val2_8_reg_2838[8]_i_7__0_n_2 ,\p_Val2_8_reg_2838[8]_i_8__0_n_2 ,\p_Val2_8_reg_2838[8]_i_9__0_n_2 }));
  FDRE \p_Val2_8_reg_2838_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[9]),
        .Q(p_Val2_8_reg_2838[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_123__0
       (.CI(p_reg_reg_i_149__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_123__0_CO_UNCONNECTED[7:6],icmp_ln890_2_fu_1028_p2,p_reg_reg_i_123__0_n_5,p_reg_reg_i_123__0_n_6,p_reg_reg_i_123__0_n_7,p_reg_reg_i_123__0_n_8,p_reg_reg_i_123__0_n_9}),
        .DI({1'b0,1'b0,p_reg_reg_i_51__2}),
        .O(NLW_p_reg_reg_i_123__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_51__2_0}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_139__0
       (.I0(p_Result_2_reg_2856[15]),
        .O(p_reg_reg_i_139__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_140__0
       (.I0(p_Result_2_reg_2856[14]),
        .O(p_reg_reg_i_140__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_141__0
       (.I0(p_Result_2_reg_2856[13]),
        .O(p_reg_reg_i_141__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_142__0
       (.I0(p_Result_2_reg_2856[12]),
        .O(p_reg_reg_i_142__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_143__0
       (.I0(p_Result_2_reg_2856[11]),
        .O(p_reg_reg_i_143__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_144__0
       (.I0(p_Result_2_reg_2856[10]),
        .O(p_reg_reg_i_144__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_145__0
       (.I0(p_Result_2_reg_2856[9]),
        .O(p_reg_reg_i_145__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_146__0
       (.I0(p_Result_2_reg_2856[8]),
        .O(p_reg_reg_i_146__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_147__0
       (.CI(p_reg_reg_i_173__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_147__0_n_2,p_reg_reg_i_147__0_n_3,p_reg_reg_i_147__0_n_4,p_reg_reg_i_147__0_n_5,p_reg_reg_i_147__0_n_6,p_reg_reg_i_147__0_n_7,p_reg_reg_i_147__0_n_8,p_reg_reg_i_147__0_n_9}),
        .DI({p_reg_reg_i_174__0_n_2,p_reg_reg_i_175__0_n_2,p_reg_reg_i_176__0_n_2,p_reg_reg_i_177__0_n_2,p_reg_reg_i_178__0_n_2,p_reg_reg_i_179__0_n_2,p_reg_reg_i_180__0_n_2,p_reg_reg_i_181__0_n_2}),
        .O(add_ln1351_fu_936_p2[23:16]),
        .S({p_reg_reg_i_182__0_n_2,p_reg_reg_i_183__0_n_2,p_reg_reg_i_184__0_n_2,p_reg_reg_i_185__0_n_2,p_reg_reg_i_186__0_n_2,p_reg_reg_i_187__0_n_2,p_reg_reg_i_188__0_n_2,p_reg_reg_i_189__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_148__0
       (.CI(p_reg_reg_i_147__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_148__0_CO_UNCONNECTED[7],p_reg_reg_i_148__0_n_3,p_reg_reg_i_148__0_n_4,p_reg_reg_i_148__0_n_5,p_reg_reg_i_148__0_n_6,p_reg_reg_i_148__0_n_7,p_reg_reg_i_148__0_n_8,p_reg_reg_i_148__0_n_9}),
        .DI({1'b0,1'b1,1'b1,1'b1,p_Result_2_reg_2856[11],p_reg_reg_i_190__0_n_2,p_reg_reg_i_191__0_n_2,p_reg_reg_i_192__0_n_2}),
        .O(add_ln1351_fu_936_p2[31:24]),
        .S({p_reg_reg_i_193__0_n_2,p_reg_reg_i_194__0_n_2,p_reg_reg_i_195__0_n_2,p_reg_reg_i_196__0_n_2,p_reg_reg_i_197__0_n_2,p_reg_reg_i_198__0_n_2,p_reg_reg_i_199__0_n_2,p_reg_reg_i_200__0_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_149__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_149__0_n_2,p_reg_reg_i_149__0_n_3,p_reg_reg_i_149__0_n_4,p_reg_reg_i_149__0_n_5,p_reg_reg_i_149__0_n_6,p_reg_reg_i_149__0_n_7,p_reg_reg_i_149__0_n_8,p_reg_reg_i_149__0_n_9}),
        .DI({p_reg_reg_i_201__0_n_2,p_reg_reg_i_202__0_n_2,p_reg_reg_i_203__0_n_2,p_reg_reg_i_204__0_n_2,sub_ln1351_2_fu_1023_p21_out[7],p_reg_reg_i_206__0_n_2,p_reg_reg_i_207__0_n_2,sub_ln1351_2_fu_1023_p21_out[1]}),
        .O(NLW_p_reg_reg_i_149__0_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_208__0_n_2,p_reg_reg_i_209__0_n_2,p_reg_reg_i_210__0_n_2,p_reg_reg_i_211__0_n_2,p_reg_reg_i_212__0_n_2,p_reg_reg_i_213__0_n_2,p_reg_reg_i_214__0_n_2,p_reg_reg_i_215__0_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_162__0
       (.CI(p_reg_reg_i_218__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_162__0_CO_UNCONNECTED[7:6],icmp_ln882_3_fu_1015_p2,p_reg_reg_i_162__0_n_5,p_reg_reg_i_162__0_n_6,p_reg_reg_i_162__0_n_7,p_reg_reg_i_162__0_n_8,p_reg_reg_i_162__0_n_9}),
        .DI({1'b0,1'b0,zext_ln29_5_reg_2656__0[26],p_reg_reg_i_219__0_n_2,p_reg_reg_i_220__0_n_2,p_reg_reg_i_221__0_n_2,p_reg_reg_i_222__0_n_2,p_reg_reg_i_223__0_n_2}),
        .O(NLW_p_reg_reg_i_162__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_224__0_n_2,p_reg_reg_i_225__0_n_2,p_reg_reg_i_226__0_n_2,p_reg_reg_i_227_n_2,p_reg_reg_i_228_n_2,p_reg_reg_i_229_n_2}));
  CARRY8 p_reg_reg_i_163__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_163__0_CO_UNCONNECTED[7:6],icmp_ln874_1_fu_1006_p2,p_reg_reg_i_163__0_n_5,p_reg_reg_i_163__0_n_6,p_reg_reg_i_163__0_n_7,p_reg_reg_i_163__0_n_8,p_reg_reg_i_163__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_163__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_230_n_2,p_reg_reg_i_231_n_2,p_reg_reg_i_232_n_2,p_reg_reg_i_233_n_2,p_reg_reg_i_234_n_2,p_reg_reg_i_235__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_173__0
       (.CI(p_reg_reg_i_236__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_173__0_n_2,p_reg_reg_i_173__0_n_3,p_reg_reg_i_173__0_n_4,p_reg_reg_i_173__0_n_5,p_reg_reg_i_173__0_n_6,p_reg_reg_i_173__0_n_7,p_reg_reg_i_173__0_n_8,p_reg_reg_i_173__0_n_9}),
        .DI({p_reg_reg_i_237__0_n_2,p_reg_reg_i_238__0_n_2,p_reg_reg_i_239__0_n_2,p_reg_reg_i_240__0_n_2,p_reg_reg_i_241__0_n_2,p_reg_reg_i_242__0_n_2,p_reg_reg_i_243__0_n_2,p_reg_reg_i_244__0_n_2}),
        .O(NLW_p_reg_reg_i_173__0_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_245__0_n_2,p_reg_reg_i_246__0_n_2,p_reg_reg_i_247__0_n_2,p_reg_reg_i_248__0_n_2,p_reg_reg_i_249__0_n_2,p_reg_reg_i_250__0_n_2,p_reg_reg_i_251__0_n_2,p_reg_reg_i_252__0_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_174__0
       (.I0(p_Result_2_reg_2856[6]),
        .I1(zext_ln29_5_reg_2656__0[22]),
        .O(p_reg_reg_i_174__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_175__0
       (.I0(p_Result_2_reg_2856[5]),
        .I1(zext_ln29_5_reg_2656__0[21]),
        .O(p_reg_reg_i_175__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_176__0
       (.I0(p_Result_2_reg_2856[4]),
        .I1(zext_ln29_5_reg_2656__0[20]),
        .O(p_reg_reg_i_176__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_177__0
       (.I0(p_Result_2_reg_2856[3]),
        .I1(zext_ln29_5_reg_2656__0[19]),
        .O(p_reg_reg_i_177__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_178__0
       (.I0(p_Result_2_reg_2856[2]),
        .I1(zext_ln29_5_reg_2656__0[18]),
        .O(p_reg_reg_i_178__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_179__0
       (.I0(p_Result_2_reg_2856[1]),
        .I1(zext_ln29_5_reg_2656__0[17]),
        .O(p_reg_reg_i_179__0_n_2));
  CARRY8 p_reg_reg_i_17__4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_17__4_CO_UNCONNECTED[7:6],icmp_ln874_2_fu_1086_p2,p_reg_reg_i_17__4_n_5,p_reg_reg_i_17__4_n_6,p_reg_reg_i_17__4_n_7,p_reg_reg_i_17__4_n_8,p_reg_reg_i_17__4_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_17__4_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_21__2_n_2,p_reg_reg_i_22__2_n_2,p_reg_reg_i_23__2_n_2,p_reg_reg_i_24__2_n_2,p_reg_reg_i_25__2_n_2,p_reg_reg_i_26__1_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_180__0
       (.I0(p_Val2_8_reg_2838[16]),
        .I1(tmp_4_fu_662_p3),
        .O(p_reg_reg_i_180__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_181__0
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .O(p_reg_reg_i_181__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_182__0
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(p_Result_2_reg_2856[6]),
        .I2(p_Result_2_reg_2856[7]),
        .I3(zext_ln29_5_reg_2656__0[23]),
        .O(p_reg_reg_i_182__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_183__0
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(p_Result_2_reg_2856[5]),
        .I2(p_Result_2_reg_2856[6]),
        .I3(zext_ln29_5_reg_2656__0[22]),
        .O(p_reg_reg_i_183__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_184__0
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(p_Result_2_reg_2856[4]),
        .I2(p_Result_2_reg_2856[5]),
        .I3(zext_ln29_5_reg_2656__0[21]),
        .O(p_reg_reg_i_184__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_185__0
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(p_Result_2_reg_2856[3]),
        .I2(p_Result_2_reg_2856[4]),
        .I3(zext_ln29_5_reg_2656__0[20]),
        .O(p_reg_reg_i_185__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_186__0
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(p_Result_2_reg_2856[2]),
        .I2(p_Result_2_reg_2856[3]),
        .I3(zext_ln29_5_reg_2656__0[19]),
        .O(p_reg_reg_i_186__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_187__0
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(p_Result_2_reg_2856[1]),
        .I2(p_Result_2_reg_2856[2]),
        .I3(zext_ln29_5_reg_2656__0[18]),
        .O(p_reg_reg_i_187__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_188__0
       (.I0(tmp_4_fu_662_p3),
        .I1(p_Val2_8_reg_2838[16]),
        .I2(p_Result_2_reg_2856[1]),
        .I3(zext_ln29_5_reg_2656__0[17]),
        .O(p_reg_reg_i_188__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_189__0
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(p_Val2_8_reg_2838[15]),
        .I2(p_Val2_8_reg_2838[16]),
        .I3(tmp_4_fu_662_p3),
        .O(p_reg_reg_i_189__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_190__0
       (.I0(p_Result_2_reg_2856[9]),
        .I1(zext_ln29_5_reg_2656__0[25]),
        .O(p_reg_reg_i_190__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_191__0
       (.I0(p_Result_2_reg_2856[8]),
        .I1(zext_ln29_5_reg_2656__0[24]),
        .O(p_reg_reg_i_191__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_192__0
       (.I0(p_Result_2_reg_2856[7]),
        .I1(zext_ln29_5_reg_2656__0[23]),
        .O(p_reg_reg_i_192__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_193__0
       (.I0(p_Result_2_reg_2856[15]),
        .O(p_reg_reg_i_193__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_194__0
       (.I0(p_Result_2_reg_2856[14]),
        .O(p_reg_reg_i_194__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_195__0
       (.I0(p_Result_2_reg_2856[13]),
        .O(p_reg_reg_i_195__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_196__0
       (.I0(p_Result_2_reg_2856[12]),
        .O(p_reg_reg_i_196__0_n_2));
  LUT3 #(
    .INIT(8'h2D)) 
    p_reg_reg_i_197__0
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .I1(p_Result_2_reg_2856[10]),
        .I2(p_Result_2_reg_2856[11]),
        .O(p_reg_reg_i_197__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_198__0
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(p_Result_2_reg_2856[9]),
        .I2(p_Result_2_reg_2856[10]),
        .I3(zext_ln29_5_reg_2656__0[26]),
        .O(p_reg_reg_i_198__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_199__0
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(p_Result_2_reg_2856[8]),
        .I2(p_Result_2_reg_2856[9]),
        .I3(zext_ln29_5_reg_2656__0[25]),
        .O(p_reg_reg_i_199__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_200__0
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(p_Result_2_reg_2856[7]),
        .I2(p_Result_2_reg_2856[8]),
        .I3(zext_ln29_5_reg_2656__0[24]),
        .O(p_reg_reg_i_200__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_201__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[15]),
        .I1(sub_ln1351_2_fu_1023_p21_out[14]),
        .O(p_reg_reg_i_201__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_202__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[13]),
        .I1(sub_ln1351_2_fu_1023_p21_out[12]),
        .O(p_reg_reg_i_202__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_203__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[11]),
        .I1(sub_ln1351_2_fu_1023_p21_out[10]),
        .O(p_reg_reg_i_203__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_204__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[9]),
        .I1(sub_ln1351_2_fu_1023_p21_out[8]),
        .O(p_reg_reg_i_204__0_n_2));
  CARRY8 p_reg_reg_i_205__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_205__0_n_2,p_reg_reg_i_205__0_n_3,p_reg_reg_i_205__0_n_4,p_reg_reg_i_205__0_n_5,p_reg_reg_i_205__0_n_6,p_reg_reg_i_205__0_n_7,p_reg_reg_i_205__0_n_8,p_reg_reg_i_205__0_n_9}),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O({sub_ln1351_2_fu_1023_p21_out[7:1],NLW_p_reg_reg_i_205__0_O_UNCONNECTED[0]}),
        .S({p_reg_reg_i_254__0_n_2,p_reg_reg_i_255__0_n_2,p_reg_reg_i_256__0_n_2,p_reg_reg_i_257__0_n_2,p_reg_reg_i_258__0_n_2,p_reg_reg_i_259__0_n_2,p_reg_reg_i_260__0_n_2,p_reg_reg_i_261__0_n_2}));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_206__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[5]),
        .I1(sub_ln1351_2_fu_1023_p21_out[4]),
        .O(p_reg_reg_i_206__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_207__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[3]),
        .I1(sub_ln1351_2_fu_1023_p21_out[2]),
        .O(p_reg_reg_i_207__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_208__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[14]),
        .I1(sub_ln1351_2_fu_1023_p21_out[15]),
        .O(p_reg_reg_i_208__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_209__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[12]),
        .I1(sub_ln1351_2_fu_1023_p21_out[13]),
        .O(p_reg_reg_i_209__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_210__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[10]),
        .I1(sub_ln1351_2_fu_1023_p21_out[11]),
        .O(p_reg_reg_i_210__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_211__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[8]),
        .I1(sub_ln1351_2_fu_1023_p21_out[9]),
        .O(p_reg_reg_i_211__0_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_212__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[6]),
        .I1(sub_ln1351_2_fu_1023_p21_out[7]),
        .O(p_reg_reg_i_212__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_213__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[4]),
        .I1(sub_ln1351_2_fu_1023_p21_out[5]),
        .O(p_reg_reg_i_213__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_214__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[2]),
        .I1(sub_ln1351_2_fu_1023_p21_out[3]),
        .O(p_reg_reg_i_214__0_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_215__0
       (.I0(sub_ln1351_2_fu_1023_p21_out[0]),
        .I1(sub_ln1351_2_fu_1023_p21_out[1]),
        .O(p_reg_reg_i_215__0_n_2));
  CARRY8 p_reg_reg_i_216__0
       (.CI(p_reg_reg_i_217__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_216__0_CO_UNCONNECTED[7:4],\zext_ln29_4_reg_2648_reg[26]_1 ,NLW_p_reg_reg_i_216__0_CO_UNCONNECTED[2],p_reg_reg_i_216__0_n_8,p_reg_reg_i_216__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln29_5_reg_2656__0[26:24]}),
        .O({NLW_p_reg_reg_i_216__0_O_UNCONNECTED[7:3],\zext_ln29_4_reg_2648_reg[26]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,p_reg_reg_i_262__0_n_2,p_reg_reg_i_263__0_n_2,p_reg_reg_i_264__0_n_2}));
  CARRY8 p_reg_reg_i_217__0
       (.CI(p_reg_reg_i_253__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_217__0_n_2,p_reg_reg_i_217__0_n_3,p_reg_reg_i_217__0_n_4,p_reg_reg_i_217__0_n_5,p_reg_reg_i_217__0_n_6,p_reg_reg_i_217__0_n_7,p_reg_reg_i_217__0_n_8,p_reg_reg_i_217__0_n_9}),
        .DI({zext_ln29_5_reg_2656__0[23:17],tmp_4_fu_662_p3}),
        .O(\zext_ln29_4_reg_2648_reg[26]_0 [7:0]),
        .S({p_reg_reg_i_265__0_n_2,p_reg_reg_i_266__0_n_2,p_reg_reg_i_267__0_n_2,p_reg_reg_i_268__0_n_2,p_reg_reg_i_269__0_n_2,p_reg_reg_i_270_n_2,p_reg_reg_i_271_n_2,p_reg_reg_i_272_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_218__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_218__0_n_2,p_reg_reg_i_218__0_n_3,p_reg_reg_i_218__0_n_4,p_reg_reg_i_218__0_n_5,p_reg_reg_i_218__0_n_6,p_reg_reg_i_218__0_n_7,p_reg_reg_i_218__0_n_8,p_reg_reg_i_218__0_n_9}),
        .DI({p_reg_reg_i_273_n_2,p_reg_reg_i_274_n_2,p_reg_reg_i_275_n_2,p_reg_reg_i_276_n_2,p_reg_reg_i_277_n_2,p_reg_reg_i_278__0_n_2,p_reg_reg_i_279__0_n_2,p_reg_reg_i_280__0_n_2}),
        .O(NLW_p_reg_reg_i_218__0_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_281__0_n_2,p_reg_reg_i_282__0_n_2,p_reg_reg_i_283__0_n_2,p_reg_reg_i_284__0_n_2,p_reg_reg_i_285__0_n_2,p_reg_reg_i_286__0_n_2,p_reg_reg_i_287__0_n_2,p_reg_reg_i_288__0_n_2}));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_219__0
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(zext_ln29_5_reg_2656__0[24]),
        .O(p_reg_reg_i_219__0_n_2));
  LUT6 #(
    .INIT(64'hDDCDDDDD22122222)) 
    p_reg_reg_i_21__2
       (.I0(p_reg_reg_i_97__0_n_10),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_97__0_n_12),
        .I3(p_reg_reg_i_34__1_n_2),
        .I4(p_reg_reg_i_97__0_n_11),
        .I5(\select_ln89_reg_2900[15]_i_3__0_n_2 ),
        .O(p_reg_reg_i_21__2_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_220__0
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(zext_ln29_5_reg_2656__0[22]),
        .O(p_reg_reg_i_220__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_221__0
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(zext_ln29_5_reg_2656__0[20]),
        .O(p_reg_reg_i_221__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_222__0
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(zext_ln29_5_reg_2656__0[18]),
        .O(p_reg_reg_i_222__0_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_223__0
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(tmp_4_fu_662_p3),
        .O(p_reg_reg_i_223__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_224__0
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .O(p_reg_reg_i_224__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_225__0
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(zext_ln29_5_reg_2656__0[25]),
        .O(p_reg_reg_i_225__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_226__0
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(zext_ln29_5_reg_2656__0[23]),
        .O(p_reg_reg_i_226__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_227
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(zext_ln29_5_reg_2656__0[21]),
        .O(p_reg_reg_i_227_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_228
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(zext_ln29_5_reg_2656__0[19]),
        .O(p_reg_reg_i_228_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_229
       (.I0(tmp_4_fu_662_p3),
        .I1(zext_ln29_5_reg_2656__0[17]),
        .O(p_reg_reg_i_229_n_2));
  LUT6 #(
    .INIT(64'h00008288AAAA2822)) 
    p_reg_reg_i_22__2
       (.I0(p_reg_reg_i_35__1_n_2),
        .I1(p_reg_reg_i_97__0_n_11),
        .I2(p_reg_reg_i_34__1_n_2),
        .I3(p_reg_reg_i_97__0_n_12),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(zext_ln874_fu_1082_p1[14]),
        .O(p_reg_reg_i_22__2_n_2));
  LUT5 #(
    .INIT(32'h1EE01E1E)) 
    p_reg_reg_i_230
       (.I0(zext_ln215_fu_984_p1[14]),
        .I1(p_reg_reg_i_289__0_n_2),
        .I2(zext_ln215_fu_984_p1[15]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(p_reg_reg_i_97__0_n_10),
        .O(p_reg_reg_i_230_n_2));
  LUT6 #(
    .INIT(64'h8040201020104008)) 
    p_reg_reg_i_231
       (.I0(p_reg_reg_i_290__0_n_2),
        .I1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_69),
        .I2(p_reg_reg_i_291__0_n_2),
        .I3(zext_ln215_fu_984_p1[13]),
        .I4(p_reg_reg_i_292__0_n_2),
        .I5(zext_ln215_fu_984_p1[12]),
        .O(p_reg_reg_i_231_n_2));
  LUT6 #(
    .INIT(64'h00000000A95956A6)) 
    p_reg_reg_i_232
       (.I0(zext_ln215_fu_984_p1[9]),
        .I1(p_reg_reg_i_97__0_n_16),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(select_ln686_reg_2815[9]),
        .I4(p_reg_reg_i_293__0_n_2),
        .I5(p_reg_reg_i_294__0_n_2),
        .O(p_reg_reg_i_232_n_2));
  LUT6 #(
    .INIT(64'h4001024014000014)) 
    p_reg_reg_i_233
       (.I0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_79),
        .I1(p_reg_reg_i_295__0_n_2),
        .I2(zext_ln215_fu_984_p1[6]),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_80),
        .I4(zext_ln215_fu_984_p1[7]),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_78),
        .O(p_reg_reg_i_233_n_2));
  LUT6 #(
    .INIT(64'h4001024014000014)) 
    p_reg_reg_i_234
       (.I0(p_reg_reg_i_296__0_n_2),
        .I1(p_reg_reg_i_297__0_n_2),
        .I2(zext_ln215_fu_984_p1[3]),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_75),
        .I4(zext_ln215_fu_984_p1[4]),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_74),
        .O(p_reg_reg_i_234_n_2));
  LUT6 #(
    .INIT(64'h4210000800084210)) 
    p_reg_reg_i_235__0
       (.I0(empty_30_fu_875_p1),
        .I1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52),
        .I2(zext_ln215_fu_984_p1[0]),
        .I3(zext_ln215_fu_984_p1[1]),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_72),
        .I5(zext_ln215_fu_984_p1[2]),
        .O(p_reg_reg_i_235__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_236__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_236__0_n_2,p_reg_reg_i_236__0_n_3,p_reg_reg_i_236__0_n_4,p_reg_reg_i_236__0_n_5,p_reg_reg_i_236__0_n_6,p_reg_reg_i_236__0_n_7,p_reg_reg_i_236__0_n_8,p_reg_reg_i_236__0_n_9}),
        .DI({p_reg_reg_i_298__0_n_2,zext_ln29_5_reg_2656__0[6],p_Val2_8_reg_2838[5:0]}),
        .O(NLW_p_reg_reg_i_236__0_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_299__0_n_2,p_reg_reg_i_300__0_n_2,p_reg_reg_i_301__0_n_2,p_reg_reg_i_302__0_n_2,p_reg_reg_i_303__0_n_2,p_reg_reg_i_304__0_n_2,p_reg_reg_i_305__0_n_2,p_reg_reg_i_306__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_237__0
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_237__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_238__0
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .O(p_reg_reg_i_238__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_239__0
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_239__0_n_2));
  LUT6 #(
    .INIT(64'h00000000E21D1DE2)) 
    p_reg_reg_i_23__2
       (.I0(p_reg_reg_i_97__0_n_16),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(select_ln686_reg_2815[9]),
        .I3(p_reg_reg_i_36__1_n_2),
        .I4(zext_ln874_fu_1082_p1[9]),
        .I5(p_reg_reg_i_37__1_n_2),
        .O(p_reg_reg_i_23__2_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_240__0
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .O(p_reg_reg_i_240__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_241__0
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_241__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_242__0
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .O(p_reg_reg_i_242__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_243__0
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_243__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_244__0
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_Val2_8_reg_2838[8]),
        .O(p_reg_reg_i_244__0_n_2));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_245__0
       (.I0(p_Val2_8_reg_2838[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .I2(p_Val2_8_reg_2838[15]),
        .I3(zext_ln29_5_reg_2656__0[15]),
        .O(p_reg_reg_i_245__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_246__0
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(p_Val2_8_reg_2838[13]),
        .I2(p_Val2_8_reg_2838[14]),
        .I3(zext_ln29_5_reg_2656__0[14]),
        .O(p_reg_reg_i_246__0_n_2));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_247__0
       (.I0(p_Val2_8_reg_2838[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .I2(p_Val2_8_reg_2838[13]),
        .I3(zext_ln29_5_reg_2656__0[13]),
        .O(p_reg_reg_i_247__0_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_248__0
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(p_Val2_8_reg_2838[11]),
        .I2(p_Val2_8_reg_2838[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(p_reg_reg_i_248__0_n_2));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_249__0
       (.I0(p_Val2_8_reg_2838[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .I2(p_Val2_8_reg_2838[11]),
        .I3(zext_ln29_5_reg_2656__0[11]),
        .O(p_reg_reg_i_249__0_n_2));
  LUT6 #(
    .INIT(64'h00000000E21D1DE2)) 
    p_reg_reg_i_24__2
       (.I0(p_reg_reg_i_97__0_n_17),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(select_ln686_reg_2815[8]),
        .I3(p_reg_reg_i_38__1_n_2),
        .I4(zext_ln874_fu_1082_p1[8]),
        .I5(p_reg_reg_i_39__1_n_2),
        .O(p_reg_reg_i_24__2_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_250__0
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(p_Val2_8_reg_2838[9]),
        .I2(p_Val2_8_reg_2838[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(p_reg_reg_i_250__0_n_2));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_251__0
       (.I0(p_Val2_8_reg_2838[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .I2(p_Val2_8_reg_2838[9]),
        .I3(zext_ln29_5_reg_2656__0[9]),
        .O(p_reg_reg_i_251__0_n_2));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_252__0
       (.I0(p_Val2_8_reg_2838[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .I2(p_Val2_8_reg_2838[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(p_reg_reg_i_252__0_n_2));
  CARRY8 p_reg_reg_i_253__0
       (.CI(p_reg_reg_i_205__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_253__0_n_2,p_reg_reg_i_253__0_n_3,p_reg_reg_i_253__0_n_4,p_reg_reg_i_253__0_n_5,p_reg_reg_i_253__0_n_6,p_reg_reg_i_253__0_n_7,p_reg_reg_i_253__0_n_8,p_reg_reg_i_253__0_n_9}),
        .DI(zext_ln29_5_reg_2656__0[15:8]),
        .O(sub_ln1351_2_fu_1023_p21_out[15:8]),
        .S({p_reg_reg_i_307__0_n_2,p_reg_reg_i_308__0_n_2,p_reg_reg_i_309__0_n_2,p_reg_reg_i_310__0_n_2,p_reg_reg_i_311__0_n_2,p_reg_reg_i_312_n_2,p_reg_reg_i_313_n_2,p_reg_reg_i_314_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_254__0
       (.I0(p_Val2_8_reg_2838[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .O(p_reg_reg_i_254__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_255__0
       (.I0(p_Val2_8_reg_2838[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .O(p_reg_reg_i_255__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_256__0
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_8_reg_2838[5]),
        .O(p_reg_reg_i_256__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_257__0
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .O(p_reg_reg_i_257__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_258__0
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_8_reg_2838[3]),
        .O(p_reg_reg_i_258__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_259__0
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .O(p_reg_reg_i_259__0_n_2));
  LUT6 #(
    .INIT(64'h0000000006909009)) 
    p_reg_reg_i_25__2
       (.I0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_76),
        .I1(zext_ln874_fu_1082_p1[5]),
        .I2(zext_ln874_fu_1082_p1[4]),
        .I3(p_reg_reg_i_40__1_n_2),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_75),
        .I5(p_reg_reg_i_42__1_n_2),
        .O(p_reg_reg_i_25__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_260__0
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_8_reg_2838[1]),
        .O(p_reg_reg_i_260__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_261__0
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .O(p_reg_reg_i_261__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_262__0
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .O(p_reg_reg_i_262__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_263__0
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .O(p_reg_reg_i_263__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_264__0
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .O(p_reg_reg_i_264__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_265__0
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .O(p_reg_reg_i_265__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_266__0
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .O(p_reg_reg_i_266__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_267__0
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .O(p_reg_reg_i_267__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_268__0
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .O(p_reg_reg_i_268__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_269__0
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .O(p_reg_reg_i_269__0_n_2));
  LUT6 #(
    .INIT(64'h0482100010000482)) 
    p_reg_reg_i_26__1
       (.I0(zext_ln874_fu_1082_p1[0]),
        .I1(zext_ln874_fu_1082_p1[1]),
        .I2(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52),
        .I3(empty_30_fu_875_p1),
        .I4(zext_ln874_fu_1082_p1[2]),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_72),
        .O(p_reg_reg_i_26__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_270
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .O(p_reg_reg_i_270_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_271
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .O(p_reg_reg_i_271_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_272
       (.I0(tmp_4_fu_662_p3),
        .O(p_reg_reg_i_272_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_273
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(p_Val2_8_reg_2838[14]),
        .I2(p_Val2_8_reg_2838[15]),
        .I3(zext_ln29_5_reg_2656__0[15]),
        .O(p_reg_reg_i_273_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_274
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(p_Val2_8_reg_2838[12]),
        .I2(p_Val2_8_reg_2838[13]),
        .I3(zext_ln29_5_reg_2656__0[13]),
        .O(p_reg_reg_i_274_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_275
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(p_Val2_8_reg_2838[10]),
        .I2(p_Val2_8_reg_2838[11]),
        .I3(zext_ln29_5_reg_2656__0[11]),
        .O(p_reg_reg_i_275_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_276
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_Val2_8_reg_2838[8]),
        .I2(p_Val2_8_reg_2838[9]),
        .I3(zext_ln29_5_reg_2656__0[9]),
        .O(p_reg_reg_i_276_n_2));
  LUT4 #(
    .INIT(16'h44D4)) 
    p_reg_reg_i_277
       (.I0(p_Val2_8_reg_2838[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .I2(zext_ln29_5_reg_2656__0[6]),
        .I3(p_Val2_8_reg_2838[6]),
        .O(p_reg_reg_i_277_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_278__0
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .I2(p_Val2_8_reg_2838[5]),
        .I3(zext_ln29_5_reg_2656__0[5]),
        .O(p_reg_reg_i_278__0_n_2));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_279__0
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .I2(p_Val2_8_reg_2838[3]),
        .I3(zext_ln29_5_reg_2656__0[3]),
        .O(p_reg_reg_i_279__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_27__2
       (.CI(p_reg_reg_i_44__2_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_27__2_n_2,p_reg_reg_i_27__2_n_3,p_reg_reg_i_27__2_n_4,p_reg_reg_i_27__2_n_5,p_reg_reg_i_27__2_n_6,p_reg_reg_i_27__2_n_7,p_reg_reg_i_27__2_n_8,p_reg_reg_i_27__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln216_2_fu_1071_p20_out[8:1]),
        .S({p_reg_reg_i_45__1_n_2,p_reg_reg_i_46__2_n_2,p_1_out,p_reg_reg_i_48__1_n_2,p_reg_reg_i_49__1_n_2,p_reg_reg_i_50__1_n_2,p_reg_reg_i_51__1_n_2,p_reg_reg_i_52__2_n_2}));
  LUT4 #(
    .INIT(16'h2F02)) 
    p_reg_reg_i_280__0
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .I2(p_Val2_8_reg_2838[1]),
        .I3(zext_ln29_5_reg_2656__0[1]),
        .O(p_reg_reg_i_280__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_281__0
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .I2(p_Val2_8_reg_2838[14]),
        .I3(zext_ln29_5_reg_2656__0[14]),
        .O(p_reg_reg_i_281__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_282__0
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .I2(p_Val2_8_reg_2838[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(p_reg_reg_i_282__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_283__0
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .I2(p_Val2_8_reg_2838[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(p_reg_reg_i_283__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_284__0
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .I2(p_Val2_8_reg_2838[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(p_reg_reg_i_284__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_285__0
       (.I0(p_Val2_8_reg_2838[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .I2(p_Val2_8_reg_2838[7]),
        .I3(zext_ln29_5_reg_2656__0[7]),
        .O(p_reg_reg_i_285__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_286__0
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .I2(p_Val2_8_reg_2838[5]),
        .I3(zext_ln29_5_reg_2656__0[5]),
        .O(p_reg_reg_i_286__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_287__0
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .I2(p_Val2_8_reg_2838[3]),
        .I3(zext_ln29_5_reg_2656__0[3]),
        .O(p_reg_reg_i_287__0_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_288__0
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .I2(p_Val2_8_reg_2838[1]),
        .I3(zext_ln29_5_reg_2656__0[1]),
        .O(p_reg_reg_i_288__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_289__0
       (.I0(zext_ln215_fu_984_p1[13]),
        .I1(zext_ln215_fu_984_p1[11]),
        .I2(p_reg_reg_i_315_n_2),
        .I3(zext_ln215_fu_984_p1[12]),
        .O(p_reg_reg_i_289__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_290__0
       (.I0(p_reg_reg_i_97__0_n_12),
        .I1(cmp_i_i989_i_reg_2761),
        .O(p_reg_reg_i_290__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_291__0
       (.I0(zext_ln215_fu_984_p1[14]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_97__0_n_11),
        .O(p_reg_reg_i_291__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_292__0
       (.I0(zext_ln215_fu_984_p1[11]),
        .I1(p_reg_reg_i_315_n_2),
        .O(p_reg_reg_i_292__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_293__0
       (.I0(zext_ln215_fu_984_p1[8]),
        .I1(zext_ln215_fu_984_p1[6]),
        .I2(p_reg_reg_i_295__0_n_2),
        .I3(zext_ln215_fu_984_p1[7]),
        .O(p_reg_reg_i_293__0_n_2));
  LUT6 #(
    .INIT(64'hA6FFFF59FFA6A6FF)) 
    p_reg_reg_i_294__0
       (.I0(zext_ln215_fu_984_p1[11]),
        .I1(p_reg_reg_i_97__0_n_14),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(zext_ln215_fu_984_p1[10]),
        .I4(p_reg_reg_i_316_n_2),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .O(p_reg_reg_i_294__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_295__0
       (.I0(zext_ln215_fu_984_p1[5]),
        .I1(zext_ln215_fu_984_p1[3]),
        .I2(zext_ln215_fu_984_p1[1]),
        .I3(zext_ln215_fu_984_p1[0]),
        .I4(zext_ln215_fu_984_p1[2]),
        .I5(zext_ln215_fu_984_p1[4]),
        .O(p_reg_reg_i_295__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_296__0
       (.I0(zext_ln215_fu_984_p1[5]),
        .I1(\empty_30_reg_2881_reg[0]_i_2__0_n_12 ),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(select_ln686_reg_2815[5]),
        .O(p_reg_reg_i_296__0_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    p_reg_reg_i_297__0
       (.I0(zext_ln215_fu_984_p1[2]),
        .I1(zext_ln215_fu_984_p1[0]),
        .I2(zext_ln215_fu_984_p1[1]),
        .O(p_reg_reg_i_297__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_298__0
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(p_Val2_8_reg_2838[7]),
        .O(p_reg_reg_i_298__0_n_2));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_299__0
       (.I0(p_Val2_8_reg_2838[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .I2(zext_ln29_5_reg_2656__0[6]),
        .O(p_reg_reg_i_299__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_29__2
       (.CI(p_reg_reg_i_32__2_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_29__2_CO_UNCONNECTED[7:6],p_reg_reg_i_29__2_n_4,p_reg_reg_i_29__2_n_5,p_reg_reg_i_29__2_n_6,p_reg_reg_i_29__2_n_7,p_reg_reg_i_29__2_n_8,p_reg_reg_i_29__2_n_9}),
        .DI({1'b0,1'b0,zext_ln874_fu_1082_p1[14:9]}),
        .O({NLW_p_reg_reg_i_29__2_O_UNCONNECTED[7],sub_ln216_2_fu_1071_p20_out[31:25]}),
        .S({1'b0,p_reg_reg_i_53__2_n_2,p_reg_reg_i_54__2_n_2,p_reg_reg_i_55__2_n_2,p_reg_reg_i_56__2_n_2,p_reg_reg_i_57__2_n_2,p_reg_reg_i_58__1_n_2,p_reg_reg_i_59__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_300__0
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_Val2_8_reg_2838[6]),
        .O(p_reg_reg_i_300__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_301__0
       (.I0(p_Val2_8_reg_2838[5]),
        .I1(zext_ln29_5_reg_2656__0[5]),
        .O(p_reg_reg_i_301__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_302__0
       (.I0(p_Val2_8_reg_2838[4]),
        .I1(zext_ln29_5_reg_2656__0[4]),
        .O(p_reg_reg_i_302__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_303__0
       (.I0(p_Val2_8_reg_2838[3]),
        .I1(zext_ln29_5_reg_2656__0[3]),
        .O(p_reg_reg_i_303__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_304__0
       (.I0(p_Val2_8_reg_2838[2]),
        .I1(zext_ln29_5_reg_2656__0[2]),
        .O(p_reg_reg_i_304__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_305__0
       (.I0(p_Val2_8_reg_2838[1]),
        .I1(zext_ln29_5_reg_2656__0[1]),
        .O(p_reg_reg_i_305__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_306__0
       (.I0(p_Val2_8_reg_2838[0]),
        .I1(zext_ln29_5_reg_2656__0[0]),
        .O(p_reg_reg_i_306__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_307__0
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .O(p_reg_reg_i_307__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_308__0
       (.I0(p_Val2_8_reg_2838[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .O(p_reg_reg_i_308__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_309__0
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .O(p_reg_reg_i_309__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_310__0
       (.I0(p_Val2_8_reg_2838[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .O(p_reg_reg_i_310__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_311__0
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .O(p_reg_reg_i_311__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_312
       (.I0(p_Val2_8_reg_2838[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .O(p_reg_reg_i_312_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_313
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .O(p_reg_reg_i_313_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_314
       (.I0(p_Val2_8_reg_2838[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .O(p_reg_reg_i_314_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_315
       (.I0(zext_ln215_fu_984_p1[10]),
        .I1(zext_ln215_fu_984_p1[8]),
        .I2(zext_ln215_fu_984_p1[6]),
        .I3(p_reg_reg_i_295__0_n_2),
        .I4(zext_ln215_fu_984_p1[7]),
        .I5(zext_ln215_fu_984_p1[9]),
        .O(p_reg_reg_i_315_n_2));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_reg_reg_i_316
       (.I0(zext_ln215_fu_984_p1[9]),
        .I1(zext_ln215_fu_984_p1[7]),
        .I2(p_reg_reg_i_295__0_n_2),
        .I3(zext_ln215_fu_984_p1[6]),
        .I4(zext_ln215_fu_984_p1[8]),
        .O(p_reg_reg_i_316_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_32__2
       (.CI(p_reg_reg_i_60__1_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_32__2_n_2,p_reg_reg_i_32__2_n_3,p_reg_reg_i_32__2_n_4,p_reg_reg_i_32__2_n_5,p_reg_reg_i_32__2_n_6,p_reg_reg_i_32__2_n_7,p_reg_reg_i_32__2_n_8,p_reg_reg_i_32__2_n_9}),
        .DI(zext_ln874_fu_1082_p1[8:1]),
        .O(sub_ln216_2_fu_1071_p20_out[24:17]),
        .S({p_reg_reg_i_61__1_n_2,p_reg_reg_i_62__1_n_2,p_reg_reg_i_63__1_n_2,p_reg_reg_i_64__1_n_2,p_reg_reg_i_65__1_n_2,p_reg_reg_i_66__1_n_2,p_reg_reg_i_67__1_n_2,p_reg_reg_i_68__1_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    p_reg_reg_i_34__1
       (.I0(p_reg_reg_i_97__0_n_13),
        .I1(p_reg_reg_i_97__0_n_15),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(p_reg_reg_i_69_n_2),
        .I4(p_reg_reg_i_97__0_n_14),
        .O(p_reg_reg_i_34__1_n_2));
  LUT6 #(
    .INIT(64'h8920201010468A45)) 
    p_reg_reg_i_35__1
       (.I0(zext_ln874_fu_1082_p1[12]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_97__0_n_12),
        .I3(p_reg_reg_i_70_n_2),
        .I4(p_reg_reg_i_97__0_n_13),
        .I5(zext_ln874_fu_1082_p1[13]),
        .O(p_reg_reg_i_35__1_n_2));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    p_reg_reg_i_36__1
       (.I0(p_reg_reg_i_71_n_2),
        .I1(select_ln686_reg_2815[7]),
        .I2(\empty_30_reg_2881_reg[0]_i_2__0_n_10 ),
        .I3(p_reg_reg_i_97__0_n_17),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(select_ln686_reg_2815[8]),
        .O(p_reg_reg_i_36__1_n_2));
  LUT6 #(
    .INIT(64'hBADFDFEFEF7575BA)) 
    p_reg_reg_i_37__1
       (.I0(zext_ln874_fu_1082_p1[10]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_97__0_n_14),
        .I3(p_reg_reg_i_69_n_2),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .I5(zext_ln874_fu_1082_p1[11]),
        .O(p_reg_reg_i_37__1_n_2));
  LUT6 #(
    .INIT(64'h3FFF5F5F3FFFFFFF)) 
    p_reg_reg_i_38__1
       (.I0(\empty_30_reg_2881_reg[0]_i_2__0_n_10 ),
        .I1(select_ln686_reg_2815[7]),
        .I2(p_reg_reg_i_72_n_2),
        .I3(select_ln686_reg_2815[6]),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(\empty_30_reg_2881_reg[0]_i_2__0_n_11 ),
        .O(p_reg_reg_i_38__1_n_2));
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    p_reg_reg_i_39__1
       (.I0(zext_ln874_fu_1082_p1[6]),
        .I1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_80),
        .I2(p_reg_reg_i_72_n_2),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_78),
        .I4(zext_ln874_fu_1082_p1[7]),
        .O(p_reg_reg_i_39__1_n_2));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    p_reg_reg_i_40__1
       (.I0(\empty_30_reg_2881_reg[0]_i_2__0_n_14 ),
        .I1(select_ln686_reg_2815[3]),
        .I2(p_reg_reg_i_73_n_2),
        .I3(select_ln686_reg_2815[2]),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(\empty_30_reg_2881_reg[0]_i_2__0_n_15 ),
        .O(p_reg_reg_i_40__1_n_2));
  LUT5 #(
    .INIT(32'h96999666)) 
    p_reg_reg_i_42__1
       (.I0(zext_ln874_fu_1082_p1[3]),
        .I1(p_reg_reg_i_74__0_n_2),
        .I2(select_ln686_reg_2815[3]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(\empty_30_reg_2881_reg[0]_i_2__0_n_14 ),
        .O(p_reg_reg_i_42__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_44__2
       (.I0(p_Val2_8_reg_2838[0]),
        .O(p_reg_reg_i_44__2_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_45__1
       (.I0(p_Val2_8_reg_2838[8]),
        .O(p_reg_reg_i_45__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_46__2
       (.I0(p_Val2_8_reg_2838[7]),
        .O(p_reg_reg_i_46__2_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_47__2
       (.I0(p_Val2_8_reg_2838[6]),
        .O(p_1_out));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_48__1
       (.I0(p_Val2_8_reg_2838[5]),
        .O(p_reg_reg_i_48__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_49__1
       (.I0(p_Val2_8_reg_2838[4]),
        .O(p_reg_reg_i_49__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_50__1
       (.I0(p_Val2_8_reg_2838[3]),
        .O(p_reg_reg_i_50__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_51__1
       (.I0(p_Val2_8_reg_2838[2]),
        .O(p_reg_reg_i_51__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_52__2
       (.I0(p_Val2_8_reg_2838[1]),
        .O(p_reg_reg_i_52__2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_53__2
       (.I0(p_Result_2_reg_2856[15]),
        .I1(\select_ln89_reg_2900[15]_i_3__0_n_2 ),
        .O(p_reg_reg_i_53__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_54__2
       (.I0(zext_ln874_fu_1082_p1[14]),
        .I1(p_Result_2_reg_2856[14]),
        .O(p_reg_reg_i_54__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_55__2
       (.I0(zext_ln874_fu_1082_p1[13]),
        .I1(p_Result_2_reg_2856[13]),
        .O(p_reg_reg_i_55__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_56__2
       (.I0(zext_ln874_fu_1082_p1[12]),
        .I1(p_Result_2_reg_2856[12]),
        .O(p_reg_reg_i_56__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_57__2
       (.I0(zext_ln874_fu_1082_p1[11]),
        .I1(p_Result_2_reg_2856[11]),
        .O(p_reg_reg_i_57__2_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_58__1
       (.I0(zext_ln874_fu_1082_p1[10]),
        .I1(p_Result_2_reg_2856[10]),
        .O(p_reg_reg_i_58__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_59__1
       (.I0(zext_ln874_fu_1082_p1[9]),
        .I1(p_Result_2_reg_2856[9]),
        .O(p_reg_reg_i_59__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_60__1
       (.CI(p_reg_reg_i_27__2_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_60__1_n_2,p_reg_reg_i_60__1_n_3,p_reg_reg_i_60__1_n_4,p_reg_reg_i_60__1_n_5,p_reg_reg_i_60__1_n_6,p_reg_reg_i_60__1_n_7,p_reg_reg_i_60__1_n_8,p_reg_reg_i_60__1_n_9}),
        .DI({zext_ln874_fu_1082_p1[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln216_2_fu_1071_p20_out[16:9]),
        .S({p_reg_reg_i_75__1_n_2,p_reg_reg_i_76__0_n_2,p_reg_reg_i_77__1_n_2,p_reg_reg_i_78__1_n_2,p_reg_reg_i_79__1_n_2,p_reg_reg_i_80__1_n_2,p_reg_reg_i_81__1_n_2,p_reg_reg_i_82__1_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_61__1
       (.I0(zext_ln874_fu_1082_p1[8]),
        .I1(p_Result_2_reg_2856[8]),
        .O(p_reg_reg_i_61__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_62__1
       (.I0(zext_ln874_fu_1082_p1[7]),
        .I1(p_Result_2_reg_2856[7]),
        .O(p_reg_reg_i_62__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_63__1
       (.I0(zext_ln874_fu_1082_p1[6]),
        .I1(p_Result_2_reg_2856[6]),
        .O(p_reg_reg_i_63__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_64__1
       (.I0(zext_ln874_fu_1082_p1[5]),
        .I1(p_Result_2_reg_2856[5]),
        .O(p_reg_reg_i_64__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_65__1
       (.I0(zext_ln874_fu_1082_p1[4]),
        .I1(p_Result_2_reg_2856[4]),
        .O(p_reg_reg_i_65__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_66__1
       (.I0(zext_ln874_fu_1082_p1[3]),
        .I1(p_Result_2_reg_2856[3]),
        .O(p_reg_reg_i_66__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_67__1
       (.I0(zext_ln874_fu_1082_p1[2]),
        .I1(p_Result_2_reg_2856[2]),
        .O(p_reg_reg_i_67__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_68__1
       (.I0(zext_ln874_fu_1082_p1[1]),
        .I1(p_Result_2_reg_2856[1]),
        .O(p_reg_reg_i_68__1_n_2));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    p_reg_reg_i_69
       (.I0(p_reg_reg_i_97__0_n_16),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(select_ln686_reg_2815[9]),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_81),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_80),
        .I5(p_reg_reg_i_71_n_2),
        .O(p_reg_reg_i_69_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    p_reg_reg_i_70
       (.I0(p_reg_reg_i_83__1_n_2),
        .I1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_70),
        .I2(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_81),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_80),
        .I4(p_reg_reg_i_71_n_2),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .O(p_reg_reg_i_70_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    p_reg_reg_i_71
       (.I0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_78),
        .I1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_75),
        .I2(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_72),
        .I3(p_reg_reg_i_73_n_2),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_74),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_76),
        .O(p_reg_reg_i_71_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    p_reg_reg_i_72
       (.I0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_76),
        .I1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_74),
        .I2(empty_30_fu_875_p1),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_72),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_75),
        .O(p_reg_reg_i_72_n_2));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    p_reg_reg_i_73
       (.I0(\empty_30_reg_2881_reg[0]_i_2__0_n_17 ),
        .I1(select_ln686_reg_2815[0]),
        .I2(\empty_30_reg_2881_reg[0]_i_2__0_n_16 ),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(select_ln686_reg_2815[1]),
        .O(p_reg_reg_i_73_n_2));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    p_reg_reg_i_74__0
       (.I0(\empty_30_reg_2881_reg[0]_i_2__0_n_15 ),
        .I1(select_ln686_reg_2815[2]),
        .I2(select_ln686_reg_2815[1]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(\empty_30_reg_2881_reg[0]_i_2__0_n_16 ),
        .I5(empty_30_fu_875_p1),
        .O(p_reg_reg_i_74__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_75__1
       (.I0(zext_ln874_fu_1082_p1[0]),
        .I1(p_Val2_8_reg_2838[16]),
        .O(p_reg_reg_i_75__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_76__0
       (.I0(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_76__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_77__1
       (.I0(p_Val2_8_reg_2838[14]),
        .O(p_reg_reg_i_77__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_78__1
       (.I0(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_78__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_79__1
       (.I0(p_Val2_8_reg_2838[12]),
        .O(p_reg_reg_i_79__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_80__1
       (.I0(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_80__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_81__1
       (.I0(p_Val2_8_reg_2838[10]),
        .O(p_reg_reg_i_81__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_82__1
       (.I0(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_82__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_83__1
       (.I0(p_reg_reg_i_97__0_n_14),
        .I1(cmp_i_i989_i_reg_2761),
        .O(p_reg_reg_i_83__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_97__0
       (.CI(\empty_30_reg_2881_reg[0]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_97__0_CO_UNCONNECTED[7],p_reg_reg_i_97__0_n_3,p_reg_reg_i_97__0_n_4,p_reg_reg_i_97__0_n_5,p_reg_reg_i_97__0_n_6,p_reg_reg_i_97__0_n_7,p_reg_reg_i_97__0_n_8,p_reg_reg_i_97__0_n_9}),
        .DI({1'b0,p_Result_2_reg_2856[14:8]}),
        .O({p_reg_reg_i_97__0_n_10,p_reg_reg_i_97__0_n_11,p_reg_reg_i_97__0_n_12,p_reg_reg_i_97__0_n_13,p_reg_reg_i_97__0_n_14,p_reg_reg_i_97__0_n_15,p_reg_reg_i_97__0_n_16,p_reg_reg_i_97__0_n_17}),
        .S({p_reg_reg_i_139__0_n_2,p_reg_reg_i_140__0_n_2,p_reg_reg_i_141__0_n_2,p_reg_reg_i_142__0_n_2,p_reg_reg_i_143__0_n_2,p_reg_reg_i_144__0_n_2,p_reg_reg_i_145__0_n_2,p_reg_reg_i_146__0_n_2}));
  FDRE \rev_reg_2784_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(rev_fu_707_p2),
        .Q(rev_reg_2784),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_index666_load_016323373_reg_359[0]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[0]),
        .O(zext_ln686_1_fu_1524_p1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \row_index666_load_016323373_reg_359[10]_i_1__0 
       (.I0(icmp_ln692_reg_2809_pp1_iter6_reg),
        .I1(accum_reg_V_0_0_1_reg_4910),
        .O(row_index666_load_016323373_reg_359));
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_index666_load_016323373_reg_359[10]_i_2__0 
       (.I0(ouput_buffer_2_0_V_U_n_26),
        .I1(row_index666_load_016323373_reg_359_reg[9]),
        .I2(row_index666_load_016323373_reg_359_reg[8]),
        .I3(row_index666_load_016323373_reg_359_reg[10]),
        .O(zext_ln686_1_fu_1524_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_index666_load_016323373_reg_359[1]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[0]),
        .I1(row_index666_load_016323373_reg_359_reg[1]),
        .O(zext_ln686_1_fu_1524_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_index666_load_016323373_reg_359[2]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[2]),
        .I1(row_index666_load_016323373_reg_359_reg[1]),
        .I2(row_index666_load_016323373_reg_359_reg[0]),
        .O(\row_index666_load_016323373_reg_359[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_index666_load_016323373_reg_359[3]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[1]),
        .I1(row_index666_load_016323373_reg_359_reg[0]),
        .I2(row_index666_load_016323373_reg_359_reg[2]),
        .I3(row_index666_load_016323373_reg_359_reg[3]),
        .O(zext_ln686_1_fu_1524_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_index666_load_016323373_reg_359[4]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[4]),
        .I1(row_index666_load_016323373_reg_359_reg[1]),
        .I2(row_index666_load_016323373_reg_359_reg[0]),
        .I3(row_index666_load_016323373_reg_359_reg[2]),
        .I4(row_index666_load_016323373_reg_359_reg[3]),
        .O(zext_ln686_1_fu_1524_p1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_index666_load_016323373_reg_359[5]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[5]),
        .I1(row_index666_load_016323373_reg_359_reg[3]),
        .I2(row_index666_load_016323373_reg_359_reg[2]),
        .I3(row_index666_load_016323373_reg_359_reg[0]),
        .I4(row_index666_load_016323373_reg_359_reg[1]),
        .I5(row_index666_load_016323373_reg_359_reg[4]),
        .O(\row_index666_load_016323373_reg_359[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_index666_load_016323373_reg_359[6]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[6]),
        .I1(row_index666_load_016323373_reg_359_reg[4]),
        .I2(ouput_buffer_2_0_V_U_n_24),
        .I3(row_index666_load_016323373_reg_359_reg[5]),
        .O(zext_ln686_1_fu_1524_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_index666_load_016323373_reg_359[7]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[7]),
        .I1(row_index666_load_016323373_reg_359_reg[5]),
        .I2(ouput_buffer_2_0_V_U_n_24),
        .I3(row_index666_load_016323373_reg_359_reg[4]),
        .I4(row_index666_load_016323373_reg_359_reg[6]),
        .O(zext_ln686_1_fu_1524_p1[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_index666_load_016323373_reg_359[8]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[8]),
        .I1(row_index666_load_016323373_reg_359_reg[6]),
        .I2(row_index666_load_016323373_reg_359_reg[4]),
        .I3(ouput_buffer_2_0_V_U_n_24),
        .I4(row_index666_load_016323373_reg_359_reg[5]),
        .I5(row_index666_load_016323373_reg_359_reg[7]),
        .O(zext_ln686_1_fu_1524_p1[8]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \row_index666_load_016323373_reg_359[9]_i_1__0 
       (.I0(row_index666_load_016323373_reg_359_reg[9]),
        .I1(row_index666_load_016323373_reg_359_reg[7]),
        .I2(row_index666_load_016323373_reg_359_reg[5]),
        .I3(\row_index666_load_016323373_reg_359[9]_i_2__0_n_2 ),
        .I4(row_index666_load_016323373_reg_359_reg[6]),
        .I5(row_index666_load_016323373_reg_359_reg[8]),
        .O(zext_ln686_1_fu_1524_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \row_index666_load_016323373_reg_359[9]_i_2__0 
       (.I0(row_index666_load_016323373_reg_359_reg[4]),
        .I1(row_index666_load_016323373_reg_359_reg[1]),
        .I2(row_index666_load_016323373_reg_359_reg[0]),
        .I3(row_index666_load_016323373_reg_359_reg[2]),
        .I4(row_index666_load_016323373_reg_359_reg[3]),
        .O(\row_index666_load_016323373_reg_359[9]_i_2__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[0] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[0]),
        .Q(row_index666_load_016323373_reg_359_reg[0]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[10] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[10]),
        .Q(row_index666_load_016323373_reg_359_reg[10]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[1]),
        .Q(row_index666_load_016323373_reg_359_reg[1]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(\row_index666_load_016323373_reg_359[2]_i_1__0_n_2 ),
        .Q(row_index666_load_016323373_reg_359_reg[2]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[3]),
        .Q(row_index666_load_016323373_reg_359_reg[3]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[4]),
        .Q(row_index666_load_016323373_reg_359_reg[4]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(\row_index666_load_016323373_reg_359[5]_i_1__0_n_2 ),
        .Q(row_index666_load_016323373_reg_359_reg[5]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[6]),
        .Q(row_index666_load_016323373_reg_359_reg[6]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[7]),
        .Q(row_index666_load_016323373_reg_359_reg[7]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[8] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[8]),
        .Q(row_index666_load_016323373_reg_359_reg[8]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[9] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[9]),
        .Q(row_index666_load_016323373_reg_359_reg[9]),
        .R(\p_Val2_14_reg_502[0]_i_1__0_n_2 ));
  FDRE \sel_tmp_reg_2789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(sel_tmp_fu_713_p2),
        .Q(sel_tmp_reg_2789),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln686_reg_2815[0]_i_1__0 
       (.I0(\col_index_reg_305_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[0]),
        .O(select_ln686_fu_741_p3[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln686_reg_2815[10]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln686_fu_719_p2),
        .O(Wx_V_0_0_reg_28450));
  LUT5 #(
    .INIT(32'h0000EF20)) 
    \select_ln686_reg_2815[10]_i_2__0 
       (.I0(col_index_1_reg_2863[10]),
        .I1(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\col_index_reg_305_reg_n_2_[10] ),
        .I4(\icmp_ln692_reg_2809[0]_i_1__0_n_2 ),
        .O(select_ln686_fu_741_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln686_reg_2815[1]_i_1__0 
       (.I0(\col_index_reg_305_reg_n_2_[1] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[1]),
        .O(select_ln686_fu_741_p3[1]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln686_reg_2815[2]_i_1__0 
       (.I0(\col_index_reg_305_reg_n_2_[2] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(col_index_1_reg_2863[2]),
        .O(select_ln686_fu_741_p3[2]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln686_reg_2815[3]_i_1__0 
       (.I0(\col_index_reg_305_reg_n_2_[3] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(col_index_1_reg_2863[3]),
        .O(select_ln686_fu_741_p3[3]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln686_reg_2815[4]_i_1__0 
       (.I0(\col_index_reg_305_reg_n_2_[4] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[4]),
        .O(select_ln686_fu_741_p3[4]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln686_reg_2815[5]_i_1__0 
       (.I0(\col_index_reg_305_reg_n_2_[5] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[5]),
        .O(select_ln686_fu_741_p3[5]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln686_reg_2815[6]_i_1__0 
       (.I0(\col_index_reg_305_reg_n_2_[6] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[6]),
        .O(select_ln686_fu_741_p3[6]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \select_ln686_reg_2815[7]_i_1__0 
       (.I0(col_index_1_reg_2863[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\col_index_reg_305_reg_n_2_[7] ),
        .I5(\icmp_ln692_reg_2809[0]_i_1__0_n_2 ),
        .O(select_ln686_fu_741_p3[7]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \select_ln686_reg_2815[8]_i_1__0 
       (.I0(col_index_1_reg_2863[8]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\col_index_reg_305_reg_n_2_[8] ),
        .I5(\icmp_ln692_reg_2809[0]_i_1__0_n_2 ),
        .O(select_ln686_fu_741_p3[8]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \select_ln686_reg_2815[9]_i_1__0 
       (.I0(col_index_1_reg_2863[9]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\col_index_reg_305_reg_n_2_[9] ),
        .I5(\icmp_ln692_reg_2809[0]_i_1__0_n_2 ),
        .O(select_ln686_fu_741_p3[9]));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[0]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[10]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[1]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[2]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[3]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[4]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[5]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[6]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[7]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[8]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_18),
        .D(select_ln686_reg_2815[9]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[0]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[10]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[1]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[2]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[3]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[4]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[5]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[6]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[7]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[8]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[9]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[0]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[10]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[10]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[1]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[2]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[3]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[4]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[5]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[6]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[7]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[8]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[8]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[9]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[9]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[0]),
        .Q(select_ln686_reg_2815[0]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[10]),
        .Q(select_ln686_reg_2815[10]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[1]),
        .Q(select_ln686_reg_2815[1]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[2]),
        .Q(select_ln686_reg_2815[2]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[3]),
        .Q(select_ln686_reg_2815[3]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[4]),
        .Q(select_ln686_reg_2815[4]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[5]),
        .Q(select_ln686_reg_2815[5]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[6]),
        .Q(select_ln686_reg_2815[6]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[7]),
        .Q(select_ln686_reg_2815[7]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[8]),
        .Q(select_ln686_reg_2815[8]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[9]),
        .Q(select_ln686_reg_2815[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB08F)) 
    \select_ln89_reg_2900[0]_i_1__0 
       (.I0(col_index_1_reg_2863[0]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(p_Result_5_reg_2875[0]),
        .O(zext_ln874_fu_1082_p1[0]));
  LUT5 #(
    .INIT(32'hB08FBF80)) 
    \select_ln89_reg_2900[10]_i_1__0 
       (.I0(col_index_1_reg_2863[10]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(p_Result_5_reg_2875[10]),
        .I4(\select_ln89_reg_2900[12]_i_2__0_n_2 ),
        .O(zext_ln874_fu_1082_p1[10]));
  LUT5 #(
    .INIT(32'h2A2A192A)) 
    \select_ln89_reg_2900[11]_i_1__0 
       (.I0(p_Result_5_reg_2875[11]),
        .I1(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(\select_ln89_reg_2900[12]_i_2__0_n_2 ),
        .I4(p_Result_5_reg_2875[10]),
        .O(zext_ln874_fu_1082_p1[11]));
  LUT6 #(
    .INIT(64'h2A2A2A192A2A2A2A)) 
    \select_ln89_reg_2900[12]_i_1__0 
       (.I0(p_Result_5_reg_2875[12]),
        .I1(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(p_Result_5_reg_2875[11]),
        .I4(p_Result_5_reg_2875[10]),
        .I5(\select_ln89_reg_2900[12]_i_2__0_n_2 ),
        .O(zext_ln874_fu_1082_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \select_ln89_reg_2900[12]_i_2__0 
       (.I0(p_Result_5_reg_2875[9]),
        .I1(p_Result_5_reg_2875[7]),
        .I2(\select_ln89_reg_2900[7]_i_2__0_n_2 ),
        .I3(p_Result_5_reg_2875[6]),
        .I4(p_Result_5_reg_2875[8]),
        .O(\select_ln89_reg_2900[12]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h5F5F5F5C00000003)) 
    \select_ln89_reg_2900[13]_i_1__0 
       (.I0(cmp_i_i989_i_reg_2761),
        .I1(p_Result_5_reg_2875[12]),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(\select_ln89_reg_2900[13]_i_2__0_n_2 ),
        .I4(p_Result_5_reg_2875[11]),
        .I5(p_Result_5_reg_2875[13]),
        .O(zext_ln874_fu_1082_p1[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln89_reg_2900[13]_i_2__0 
       (.I0(p_Result_5_reg_2875[10]),
        .I1(p_Result_5_reg_2875[8]),
        .I2(p_Result_5_reg_2875[6]),
        .I3(\select_ln89_reg_2900[7]_i_2__0_n_2 ),
        .I4(p_Result_5_reg_2875[7]),
        .I5(p_Result_5_reg_2875[9]),
        .O(\select_ln89_reg_2900[13]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_10__0 
       (.I0(trunc_ln674_2_reg_2869[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .O(\select_ln89_reg_2900[14]_i_10__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_11__0 
       (.I0(trunc_ln674_2_reg_2869[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .O(\select_ln89_reg_2900[14]_i_11__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_12__0 
       (.I0(trunc_ln674_2_reg_2869[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .O(\select_ln89_reg_2900[14]_i_12__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_13__0 
       (.I0(trunc_ln674_2_reg_2869[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .O(\select_ln89_reg_2900[14]_i_13__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_14__0 
       (.I0(trunc_ln674_2_reg_2869[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .O(\select_ln89_reg_2900[14]_i_14__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_15__0 
       (.I0(trunc_ln674_2_reg_2869[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .O(\select_ln89_reg_2900[14]_i_15__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_16__0 
       (.I0(trunc_ln674_2_reg_2869[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .O(\select_ln89_reg_2900[14]_i_16__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_17__0 
       (.I0(trunc_ln674_2_reg_2869[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .O(\select_ln89_reg_2900[14]_i_17__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_19__0 
       (.I0(trunc_ln674_2_reg_2869[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .O(\select_ln89_reg_2900[14]_i_19__0_n_2 ));
  LUT5 #(
    .INIT(32'h7770000F)) 
    \select_ln89_reg_2900[14]_i_1__0 
       (.I0(cmp_i_i989_i_reg_2761),
        .I1(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I2(p_Result_5_reg_2875[13]),
        .I3(\select_ln89_reg_2900[14]_i_3__0_n_2 ),
        .I4(p_Result_5_reg_2875[14]),
        .O(zext_ln874_fu_1082_p1[14]));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_20__0 
       (.I0(trunc_ln674_2_reg_2869[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .O(\select_ln89_reg_2900[14]_i_20__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_21__0 
       (.I0(trunc_ln674_2_reg_2869[5]),
        .I1(zext_ln29_5_reg_2656__0[5]),
        .O(\select_ln89_reg_2900[14]_i_21__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_22__0 
       (.I0(trunc_ln674_2_reg_2869[4]),
        .I1(zext_ln29_5_reg_2656__0[4]),
        .O(\select_ln89_reg_2900[14]_i_22__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_23__0 
       (.I0(trunc_ln674_2_reg_2869[3]),
        .I1(zext_ln29_5_reg_2656__0[3]),
        .O(\select_ln89_reg_2900[14]_i_23__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_24 
       (.I0(trunc_ln674_2_reg_2869[2]),
        .I1(zext_ln29_5_reg_2656__0[2]),
        .O(\select_ln89_reg_2900[14]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_25 
       (.I0(trunc_ln674_2_reg_2869[1]),
        .I1(zext_ln29_5_reg_2656__0[1]),
        .O(\select_ln89_reg_2900[14]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_26 
       (.I0(trunc_ln674_2_reg_2869[0]),
        .I1(zext_ln29_5_reg_2656__0[0]),
        .O(\select_ln89_reg_2900[14]_i_26_n_2 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \select_ln89_reg_2900[14]_i_27 
       (.I0(trunc_ln674_2_reg_2869[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .I2(zext_ln29_5_reg_2656__0[15]),
        .I3(trunc_ln674_2_reg_2869[15]),
        .O(\select_ln89_reg_2900[14]_i_27_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_28 
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(trunc_ln674_2_reg_2869[13]),
        .I2(zext_ln29_5_reg_2656__0[12]),
        .I3(trunc_ln674_2_reg_2869[12]),
        .O(\select_ln89_reg_2900[14]_i_28_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_29 
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(trunc_ln674_2_reg_2869[11]),
        .I2(zext_ln29_5_reg_2656__0[10]),
        .I3(trunc_ln674_2_reg_2869[10]),
        .O(\select_ln89_reg_2900[14]_i_29_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \select_ln89_reg_2900[14]_i_2__0 
       (.I0(sub_ln216_1_fu_886_p20_out[10]),
        .I1(sub_ln216_1_fu_886_p20_out[11]),
        .I2(\select_ln89_reg_2900[14]_i_5__0_n_2 ),
        .I3(\select_ln89_reg_2900[14]_i_6__0_n_2 ),
        .I4(\select_ln89_reg_2900[14]_i_7__0_n_2 ),
        .I5(\select_ln89_reg_2900[14]_i_8__0_n_2 ),
        .O(\select_ln89_reg_2900[14]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_30 
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(trunc_ln674_2_reg_2869[9]),
        .I2(zext_ln29_5_reg_2656__0[8]),
        .I3(trunc_ln674_2_reg_2869[8]),
        .O(\select_ln89_reg_2900[14]_i_30_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_31 
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(trunc_ln674_2_reg_2869[7]),
        .I2(zext_ln29_5_reg_2656__0[6]),
        .I3(trunc_ln674_2_reg_2869[6]),
        .O(\select_ln89_reg_2900[14]_i_31_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_32 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(trunc_ln674_2_reg_2869[5]),
        .I2(zext_ln29_5_reg_2656__0[4]),
        .I3(trunc_ln674_2_reg_2869[4]),
        .O(\select_ln89_reg_2900[14]_i_32_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_33 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(trunc_ln674_2_reg_2869[3]),
        .I2(zext_ln29_5_reg_2656__0[2]),
        .I3(trunc_ln674_2_reg_2869[2]),
        .O(\select_ln89_reg_2900[14]_i_33_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_34__0 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(trunc_ln674_2_reg_2869[1]),
        .I2(zext_ln29_5_reg_2656__0[0]),
        .I3(trunc_ln674_2_reg_2869[0]),
        .O(\select_ln89_reg_2900[14]_i_34__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_35 
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(trunc_ln674_2_reg_2869[15]),
        .I2(trunc_ln674_2_reg_2869[14]),
        .I3(zext_ln29_5_reg_2656__0[14]),
        .O(\select_ln89_reg_2900[14]_i_35_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_36 
       (.I0(trunc_ln674_2_reg_2869[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .I2(trunc_ln674_2_reg_2869[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(\select_ln89_reg_2900[14]_i_36_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_37 
       (.I0(trunc_ln674_2_reg_2869[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .I2(trunc_ln674_2_reg_2869[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(\select_ln89_reg_2900[14]_i_37_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_38 
       (.I0(trunc_ln674_2_reg_2869[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .I2(trunc_ln674_2_reg_2869[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(\select_ln89_reg_2900[14]_i_38_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_39 
       (.I0(trunc_ln674_2_reg_2869[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .I2(trunc_ln674_2_reg_2869[6]),
        .I3(zext_ln29_5_reg_2656__0[6]),
        .O(\select_ln89_reg_2900[14]_i_39_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \select_ln89_reg_2900[14]_i_3__0 
       (.I0(p_Result_5_reg_2875[12]),
        .I1(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I2(\select_ln89_reg_2900[12]_i_2__0_n_2 ),
        .I3(p_Result_5_reg_2875[10]),
        .I4(p_Result_5_reg_2875[11]),
        .O(\select_ln89_reg_2900[14]_i_3__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_40 
       (.I0(trunc_ln674_2_reg_2869[5]),
        .I1(zext_ln29_5_reg_2656__0[5]),
        .I2(trunc_ln674_2_reg_2869[4]),
        .I3(zext_ln29_5_reg_2656__0[4]),
        .O(\select_ln89_reg_2900[14]_i_40_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_41 
       (.I0(trunc_ln674_2_reg_2869[3]),
        .I1(zext_ln29_5_reg_2656__0[3]),
        .I2(trunc_ln674_2_reg_2869[2]),
        .I3(zext_ln29_5_reg_2656__0[2]),
        .O(\select_ln89_reg_2900[14]_i_41_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_42 
       (.I0(trunc_ln674_2_reg_2869[1]),
        .I1(zext_ln29_5_reg_2656__0[1]),
        .I2(trunc_ln674_2_reg_2869[0]),
        .I3(zext_ln29_5_reg_2656__0[0]),
        .O(\select_ln89_reg_2900[14]_i_42_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln89_reg_2900[14]_i_5__0 
       (.I0(sub_ln216_1_fu_886_p20_out[7]),
        .I1(sub_ln216_1_fu_886_p20_out[8]),
        .I2(sub_ln216_1_fu_886_p20_out[9]),
        .I3(sub_ln216_1_fu_886_p20_out[12]),
        .O(\select_ln89_reg_2900[14]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \select_ln89_reg_2900[14]_i_6__0 
       (.I0(sub_ln216_1_fu_886_p20_out[14]),
        .I1(sub_ln216_1_fu_886_p20_out[13]),
        .I2(sub_ln216_1_fu_886_p20_out[15]),
        .O(\select_ln89_reg_2900[14]_i_6__0_n_2 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \select_ln89_reg_2900[14]_i_7__0 
       (.I0(sub_ln216_1_fu_886_p20_out[2]),
        .I1(sub_ln216_1_fu_886_p20_out[3]),
        .I2(sub_ln216_1_fu_886_p20_out[5]),
        .I3(sub_ln216_1_fu_886_p20_out[4]),
        .I4(sub_ln216_1_fu_886_p20_out[1]),
        .I5(sub_ln216_1_fu_886_p20_out[6]),
        .O(\select_ln89_reg_2900[14]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \select_ln89_reg_2900[14]_i_8__0 
       (.I0(sel_tmp_reg_2789),
        .I1(icmp_ln882_2_fu_891_p2),
        .O(\select_ln89_reg_2900[14]_i_8__0_n_2 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln89_reg_2900[15]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .O(p_23_in));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln89_reg_2900[15]_i_2__0 
       (.I0(\select_ln89_reg_2900[15]_i_3__0_n_2 ),
        .O(zext_ln874_fu_1082_p1[15]));
  LUT6 #(
    .INIT(64'h8888888FFFFFFFF0)) 
    \select_ln89_reg_2900[15]_i_3__0 
       (.I0(cmp_i_i989_i_reg_2761),
        .I1(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I2(\select_ln89_reg_2900[14]_i_3__0_n_2 ),
        .I3(p_Result_5_reg_2875[13]),
        .I4(p_Result_5_reg_2875[14]),
        .I5(p_Result_5_reg_2875[15]),
        .O(\select_ln89_reg_2900[15]_i_3__0_n_2 ));
  LUT5 #(
    .INIT(32'hBFB0808F)) 
    \select_ln89_reg_2900[1]_i_1__0 
       (.I0(col_index_1_reg_2863[1]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(p_Result_5_reg_2875[0]),
        .I4(p_Result_5_reg_2875[1]),
        .O(zext_ln874_fu_1082_p1[1]));
  LUT6 #(
    .INIT(64'hBFBFBFB08080808F)) 
    \select_ln89_reg_2900[2]_i_1__0 
       (.I0(col_index_1_reg_2863[2]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(p_Result_5_reg_2875[0]),
        .I4(p_Result_5_reg_2875[1]),
        .I5(p_Result_5_reg_2875[2]),
        .O(zext_ln874_fu_1082_p1[2]));
  LUT5 #(
    .INIT(32'hBFB0808F)) 
    \select_ln89_reg_2900[3]_i_1__0 
       (.I0(col_index_1_reg_2863[3]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(\select_ln89_reg_2900[3]_i_2__0_n_2 ),
        .I4(p_Result_5_reg_2875[3]),
        .O(zext_ln874_fu_1082_p1[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \select_ln89_reg_2900[3]_i_2__0 
       (.I0(p_Result_5_reg_2875[2]),
        .I1(p_Result_5_reg_2875[1]),
        .I2(p_Result_5_reg_2875[0]),
        .O(\select_ln89_reg_2900[3]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'hBFB0808F)) 
    \select_ln89_reg_2900[4]_i_1__0 
       (.I0(col_index_1_reg_2863[4]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(\select_ln89_reg_2900[4]_i_2__0_n_2 ),
        .I4(p_Result_5_reg_2875[4]),
        .O(zext_ln874_fu_1082_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln89_reg_2900[4]_i_2__0 
       (.I0(p_Result_5_reg_2875[3]),
        .I1(p_Result_5_reg_2875[0]),
        .I2(p_Result_5_reg_2875[1]),
        .I3(p_Result_5_reg_2875[2]),
        .O(\select_ln89_reg_2900[4]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'hBFB0808F)) 
    \select_ln89_reg_2900[5]_i_1__0 
       (.I0(col_index_1_reg_2863[5]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(\select_ln89_reg_2900[5]_i_2_n_2 ),
        .I4(p_Result_5_reg_2875[5]),
        .O(zext_ln874_fu_1082_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln89_reg_2900[5]_i_2 
       (.I0(p_Result_5_reg_2875[4]),
        .I1(p_Result_5_reg_2875[2]),
        .I2(p_Result_5_reg_2875[1]),
        .I3(p_Result_5_reg_2875[0]),
        .I4(p_Result_5_reg_2875[3]),
        .O(\select_ln89_reg_2900[5]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hBFB0808F)) 
    \select_ln89_reg_2900[6]_i_1__0 
       (.I0(col_index_1_reg_2863[6]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(\select_ln89_reg_2900[7]_i_2__0_n_2 ),
        .I4(p_Result_5_reg_2875[6]),
        .O(zext_ln874_fu_1082_p1[6]));
  LUT6 #(
    .INIT(64'hBFBFBFB08080808F)) 
    \select_ln89_reg_2900[7]_i_1__0 
       (.I0(col_index_1_reg_2863[7]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(p_Result_5_reg_2875[6]),
        .I4(\select_ln89_reg_2900[7]_i_2__0_n_2 ),
        .I5(p_Result_5_reg_2875[7]),
        .O(zext_ln874_fu_1082_p1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln89_reg_2900[7]_i_2__0 
       (.I0(p_Result_5_reg_2875[5]),
        .I1(p_Result_5_reg_2875[3]),
        .I2(p_Result_5_reg_2875[0]),
        .I3(p_Result_5_reg_2875[1]),
        .I4(p_Result_5_reg_2875[2]),
        .I5(p_Result_5_reg_2875[4]),
        .O(\select_ln89_reg_2900[7]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'hBFB0808F)) 
    \select_ln89_reg_2900[8]_i_1__0 
       (.I0(col_index_1_reg_2863[8]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(\select_ln89_reg_2900[8]_i_2__0_n_2 ),
        .I4(p_Result_5_reg_2875[8]),
        .O(zext_ln874_fu_1082_p1[8]));
  LUT3 #(
    .INIT(8'hFE)) 
    \select_ln89_reg_2900[8]_i_2__0 
       (.I0(p_Result_5_reg_2875[7]),
        .I1(\select_ln89_reg_2900[7]_i_2__0_n_2 ),
        .I2(p_Result_5_reg_2875[6]),
        .O(\select_ln89_reg_2900[8]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'hBFB0808F)) 
    \select_ln89_reg_2900[9]_i_1__0 
       (.I0(col_index_1_reg_2863[9]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\select_ln89_reg_2900[14]_i_2__0_n_2 ),
        .I3(\select_ln89_reg_2900[9]_i_2_n_2 ),
        .I4(p_Result_5_reg_2875[9]),
        .O(zext_ln874_fu_1082_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln89_reg_2900[9]_i_2 
       (.I0(p_Result_5_reg_2875[8]),
        .I1(p_Result_5_reg_2875[6]),
        .I2(\select_ln89_reg_2900[7]_i_2__0_n_2 ),
        .I3(p_Result_5_reg_2875[7]),
        .O(\select_ln89_reg_2900[9]_i_2_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[0]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[10]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[11]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[12]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[13]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[14]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[15]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[1]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[2]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[3]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[4]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[5]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[6]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[7]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[8]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[9]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3_n_2 ));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[0]),
        .Q(select_ln89_reg_2900[0]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[10] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[10]),
        .Q(select_ln89_reg_2900[10]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[11] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[11]),
        .Q(select_ln89_reg_2900[11]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[12] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[12]),
        .Q(select_ln89_reg_2900[12]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[13] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[13]),
        .Q(select_ln89_reg_2900[13]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[14] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[14]),
        .Q(select_ln89_reg_2900[14]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln89_reg_2900_reg[14]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_2_fu_891_p2,\select_ln89_reg_2900_reg[14]_i_18_n_3 ,\select_ln89_reg_2900_reg[14]_i_18_n_4 ,\select_ln89_reg_2900_reg[14]_i_18_n_5 ,\select_ln89_reg_2900_reg[14]_i_18_n_6 ,\select_ln89_reg_2900_reg[14]_i_18_n_7 ,\select_ln89_reg_2900_reg[14]_i_18_n_8 ,\select_ln89_reg_2900_reg[14]_i_18_n_9 }),
        .DI({\select_ln89_reg_2900[14]_i_27_n_2 ,\select_ln89_reg_2900[14]_i_28_n_2 ,\select_ln89_reg_2900[14]_i_29_n_2 ,\select_ln89_reg_2900[14]_i_30_n_2 ,\select_ln89_reg_2900[14]_i_31_n_2 ,\select_ln89_reg_2900[14]_i_32_n_2 ,\select_ln89_reg_2900[14]_i_33_n_2 ,\select_ln89_reg_2900[14]_i_34__0_n_2 }),
        .O(\NLW_select_ln89_reg_2900_reg[14]_i_18_O_UNCONNECTED [7:0]),
        .S({\select_ln89_reg_2900[14]_i_35_n_2 ,\select_ln89_reg_2900[14]_i_36_n_2 ,\select_ln89_reg_2900[14]_i_37_n_2 ,\select_ln89_reg_2900[14]_i_38_n_2 ,\select_ln89_reg_2900[14]_i_39_n_2 ,\select_ln89_reg_2900[14]_i_40_n_2 ,\select_ln89_reg_2900[14]_i_41_n_2 ,\select_ln89_reg_2900[14]_i_42_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln89_reg_2900_reg[14]_i_4__0 
       (.CI(\select_ln89_reg_2900_reg[14]_i_9_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln89_reg_2900_reg[14]_i_4__0_CO_UNCONNECTED [7],\select_ln89_reg_2900_reg[14]_i_4__0_n_3 ,\select_ln89_reg_2900_reg[14]_i_4__0_n_4 ,\select_ln89_reg_2900_reg[14]_i_4__0_n_5 ,\select_ln89_reg_2900_reg[14]_i_4__0_n_6 ,\select_ln89_reg_2900_reg[14]_i_4__0_n_7 ,\select_ln89_reg_2900_reg[14]_i_4__0_n_8 ,\select_ln89_reg_2900_reg[14]_i_4__0_n_9 }),
        .DI({1'b0,zext_ln29_5_reg_2656__0[14:8]}),
        .O(sub_ln216_1_fu_886_p20_out[15:8]),
        .S({\select_ln89_reg_2900[14]_i_10__0_n_2 ,\select_ln89_reg_2900[14]_i_11__0_n_2 ,\select_ln89_reg_2900[14]_i_12__0_n_2 ,\select_ln89_reg_2900[14]_i_13__0_n_2 ,\select_ln89_reg_2900[14]_i_14__0_n_2 ,\select_ln89_reg_2900[14]_i_15__0_n_2 ,\select_ln89_reg_2900[14]_i_16__0_n_2 ,\select_ln89_reg_2900[14]_i_17__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln89_reg_2900_reg[14]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\select_ln89_reg_2900_reg[14]_i_9_n_2 ,\select_ln89_reg_2900_reg[14]_i_9_n_3 ,\select_ln89_reg_2900_reg[14]_i_9_n_4 ,\select_ln89_reg_2900_reg[14]_i_9_n_5 ,\select_ln89_reg_2900_reg[14]_i_9_n_6 ,\select_ln89_reg_2900_reg[14]_i_9_n_7 ,\select_ln89_reg_2900_reg[14]_i_9_n_8 ,\select_ln89_reg_2900_reg[14]_i_9_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O({sub_ln216_1_fu_886_p20_out[7:1],\NLW_select_ln89_reg_2900_reg[14]_i_9_O_UNCONNECTED [0]}),
        .S({\select_ln89_reg_2900[14]_i_19__0_n_2 ,\select_ln89_reg_2900[14]_i_20__0_n_2 ,\select_ln89_reg_2900[14]_i_21__0_n_2 ,\select_ln89_reg_2900[14]_i_22__0_n_2 ,\select_ln89_reg_2900[14]_i_23__0_n_2 ,\select_ln89_reg_2900[14]_i_24_n_2 ,\select_ln89_reg_2900[14]_i_25_n_2 ,\select_ln89_reg_2900[14]_i_26_n_2 }));
  FDRE \select_ln89_reg_2900_reg[15] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[15]),
        .Q(select_ln89_reg_2900[15]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[1]),
        .Q(select_ln89_reg_2900[1]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[2]),
        .Q(select_ln89_reg_2900[2]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[3]),
        .Q(select_ln89_reg_2900[3]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[4]),
        .Q(select_ln89_reg_2900[4]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[5]),
        .Q(select_ln89_reg_2900[5]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[6]),
        .Q(select_ln89_reg_2900[6]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[7]),
        .Q(select_ln89_reg_2900[7]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[8]),
        .Q(select_ln89_reg_2900[8]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[9]),
        .Q(select_ln89_reg_2900[9]),
        .R(1'b0));
  FDRE \sext_ln29_reg_2595_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sext_ln29_reg_2595_reg[10]_0 ),
        .Q(sext_ln29_reg_2595),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub177_i_reg_2755[10]_i_1__0 
       (.I0(\divisor0_reg[10] [2]),
        .I1(\divisor0_reg[10] [0]),
        .I2(\divisor0_reg[10] [1]),
        .I3(\divisor0_reg[10] [3]),
        .O(\sub177_i_reg_2755[10]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sub177_i_reg_2755[11]_i_1__0 
       (.I0(\divisor0_reg[10] [2]),
        .I1(\divisor0_reg[10] [0]),
        .I2(\divisor0_reg[10] [1]),
        .I3(\divisor0_reg[10] [3]),
        .O(\sub177_i_reg_2755[11]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub177_i_reg_2755[3]_i_1 
       (.I0(\divisor0_reg[10] [0]),
        .O(sub177_i_fu_650_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub177_i_reg_2755[4]_i_1__0 
       (.I0(\divisor0_reg[10] [0]),
        .I1(\divisor0_reg[10] [1]),
        .O(\sub177_i_reg_2755[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub177_i_reg_2755[5]_i_1__0 
       (.I0(\divisor0_reg[10] [1]),
        .I1(\divisor0_reg[10] [0]),
        .I2(\divisor0_reg[10] [2]),
        .O(\sub177_i_reg_2755[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sub177_i_reg_2755[9]_i_1 
       (.I0(\divisor0_reg[10] [2]),
        .I1(\divisor0_reg[10] [0]),
        .I2(\divisor0_reg[10] [1]),
        .O(sub177_i_fu_650_p2[9]));
  FDRE \sub177_i_reg_2755_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\sub177_i_reg_2755[10]_i_1__0_n_2 ),
        .Q(sub177_i_reg_2755[10]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\sub177_i_reg_2755[11]_i_1__0_n_2 ),
        .Q(sub177_i_reg_2755[11]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(sub177_i_fu_650_p2[3]),
        .Q(sub177_i_reg_2755[3]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\sub177_i_reg_2755[4]_i_1__0_n_2 ),
        .Q(sub177_i_reg_2755[4]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\sub177_i_reg_2755[5]_i_1__0_n_2 ),
        .Q(sub177_i_reg_2755[5]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(sub177_i_fu_650_p2[9]),
        .Q(sub177_i_reg_2755[9]),
        .R(1'b0));
  FDRE \sub181_i_reg_2749_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(sub181_i_fu_645_p2),
        .Q(sub181_i_reg_2749),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_reg_283[0]_i_1__0 
       (.I0(t_V_reg_283_reg[0]),
        .O(dim3_V_fu_567_p2[0]));
  LUT3 #(
    .INIT(8'hD0)) 
    \t_V_reg_283[10]_i_1__0 
       (.I0(ap_CS_fsm_state32),
        .I1(ouput_buffer_2_0_V_U_n_15),
        .I2(ap_CS_fsm_state31),
        .O(t_V_reg_283));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_283[10]_i_2 
       (.I0(ap_CS_fsm_state32),
        .I1(ouput_buffer_2_0_V_U_n_15),
        .O(\t_V_reg_283[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_reg_283[10]_i_3__0 
       (.I0(t_V_reg_283_reg[10]),
        .I1(t_V_reg_283_reg[8]),
        .I2(t_V_reg_283_reg[6]),
        .I3(\t_V_reg_283[10]_i_4__0_n_2 ),
        .I4(t_V_reg_283_reg[7]),
        .I5(t_V_reg_283_reg[9]),
        .O(dim3_V_fu_567_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_reg_283[10]_i_4__0 
       (.I0(t_V_reg_283_reg[5]),
        .I1(t_V_reg_283_reg[3]),
        .I2(t_V_reg_283_reg[0]),
        .I3(t_V_reg_283_reg[1]),
        .I4(t_V_reg_283_reg[2]),
        .I5(t_V_reg_283_reg[4]),
        .O(\t_V_reg_283[10]_i_4__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_reg_283[1]_i_1__0 
       (.I0(t_V_reg_283_reg[0]),
        .I1(t_V_reg_283_reg[1]),
        .O(dim3_V_fu_567_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_reg_283[2]_i_1__0 
       (.I0(t_V_reg_283_reg[2]),
        .I1(t_V_reg_283_reg[1]),
        .I2(t_V_reg_283_reg[0]),
        .O(dim3_V_fu_567_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_reg_283[3]_i_1__0 
       (.I0(t_V_reg_283_reg[3]),
        .I1(t_V_reg_283_reg[0]),
        .I2(t_V_reg_283_reg[1]),
        .I3(t_V_reg_283_reg[2]),
        .O(dim3_V_fu_567_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_reg_283[4]_i_1__0 
       (.I0(t_V_reg_283_reg[4]),
        .I1(t_V_reg_283_reg[2]),
        .I2(t_V_reg_283_reg[1]),
        .I3(t_V_reg_283_reg[0]),
        .I4(t_V_reg_283_reg[3]),
        .O(dim3_V_fu_567_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_reg_283[5]_i_1__0 
       (.I0(t_V_reg_283_reg[5]),
        .I1(t_V_reg_283_reg[3]),
        .I2(t_V_reg_283_reg[0]),
        .I3(t_V_reg_283_reg[1]),
        .I4(t_V_reg_283_reg[2]),
        .I5(t_V_reg_283_reg[4]),
        .O(dim3_V_fu_567_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_reg_283[6]_i_1__0 
       (.I0(t_V_reg_283_reg[6]),
        .I1(\t_V_reg_283[10]_i_4__0_n_2 ),
        .O(dim3_V_fu_567_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_reg_283[7]_i_1__0 
       (.I0(t_V_reg_283_reg[7]),
        .I1(\t_V_reg_283[10]_i_4__0_n_2 ),
        .I2(t_V_reg_283_reg[6]),
        .O(dim3_V_fu_567_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_reg_283[8]_i_1__0 
       (.I0(t_V_reg_283_reg[8]),
        .I1(t_V_reg_283_reg[6]),
        .I2(\t_V_reg_283[10]_i_4__0_n_2 ),
        .I3(t_V_reg_283_reg[7]),
        .O(dim3_V_fu_567_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_reg_283[9]_i_1__0 
       (.I0(t_V_reg_283_reg[9]),
        .I1(t_V_reg_283_reg[7]),
        .I2(\t_V_reg_283[10]_i_4__0_n_2 ),
        .I3(t_V_reg_283_reg[6]),
        .I4(t_V_reg_283_reg[8]),
        .O(dim3_V_fu_567_p2[9]));
  FDRE \t_V_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[0]),
        .Q(t_V_reg_283_reg[0]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[10] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[10]),
        .Q(t_V_reg_283_reg[10]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[1] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[1]),
        .Q(t_V_reg_283_reg[1]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[2] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[2]),
        .Q(t_V_reg_283_reg[2]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[3] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[3]),
        .Q(t_V_reg_283_reg[3]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[4] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[4]),
        .Q(t_V_reg_283_reg[4]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[5] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[5]),
        .Q(t_V_reg_283_reg[5]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[6] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[6]),
        .Q(t_V_reg_283_reg[6]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[7] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[7]),
        .Q(t_V_reg_283_reg[7]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[8] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[8]),
        .Q(t_V_reg_283_reg[8]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[9] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2_n_2 ),
        .D(dim3_V_fu_567_p2[9]),
        .Q(t_V_reg_283_reg[9]),
        .R(t_V_reg_283));
  FDRE \trunc_ln211_2_reg_3160_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ),
        .D(add_ln216_5_fu_2349_p2[8]),
        .Q(if_din[16]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ),
        .D(add_ln216_5_fu_2349_p2[9]),
        .Q(if_din[17]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ),
        .D(add_ln216_5_fu_2349_p2[10]),
        .Q(if_din[18]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ),
        .D(add_ln216_5_fu_2349_p2[11]),
        .Q(if_din[19]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ),
        .D(add_ln216_5_fu_2349_p2[12]),
        .Q(if_din[20]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ),
        .D(add_ln216_5_fu_2349_p2[13]),
        .Q(if_din[21]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ),
        .D(add_ln216_5_fu_2349_p2[14]),
        .Q(if_din[22]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln809_reg_3165[0]_i_1__0_n_2 ),
        .D(add_ln216_5_fu_2349_p2[15]),
        .Q(if_din[23]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \trunc_ln674_2_reg_2869[0]_i_1 
       (.I0(cmp117_fu_749_p2),
        .I1(icmp_ln686_fu_719_p2),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\trunc_ln674_2_reg_2869[0]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_10__0 
       (.I0(p_Val2_1_fu_154_reg[0]),
        .I1(zext_ln29_5_reg_2656__0[0]),
        .O(\trunc_ln674_2_reg_2869[0]_i_10__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_3__0 
       (.I0(p_Val2_1_fu_154_reg[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .O(\trunc_ln674_2_reg_2869[0]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_4__0 
       (.I0(p_Val2_1_fu_154_reg[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .O(\trunc_ln674_2_reg_2869[0]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_5__0 
       (.I0(p_Val2_1_fu_154_reg[5]),
        .I1(zext_ln29_5_reg_2656__0[5]),
        .O(\trunc_ln674_2_reg_2869[0]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_6__0 
       (.I0(p_Val2_1_fu_154_reg[4]),
        .I1(zext_ln29_5_reg_2656__0[4]),
        .O(\trunc_ln674_2_reg_2869[0]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_7__0 
       (.I0(p_Val2_1_fu_154_reg[3]),
        .I1(zext_ln29_5_reg_2656__0[3]),
        .O(\trunc_ln674_2_reg_2869[0]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_8__0 
       (.I0(p_Val2_1_fu_154_reg[2]),
        .I1(zext_ln29_5_reg_2656__0[2]),
        .O(\trunc_ln674_2_reg_2869[0]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_9__0 
       (.I0(p_Val2_1_fu_154_reg[1]),
        .I1(zext_ln29_5_reg_2656__0[1]),
        .O(\trunc_ln674_2_reg_2869[0]_i_9__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[10]_i_1__0 
       (.I0(zext_ln658_reg_2744[10]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[10]),
        .O(trunc_ln674_2_fu_799_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[11]_i_1__0 
       (.I0(zext_ln658_reg_2744[11]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[11]),
        .O(trunc_ln674_2_fu_799_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[12]_i_1__0 
       (.I0(zext_ln658_reg_2744[12]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[12]),
        .O(trunc_ln674_2_fu_799_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[13]_i_1__0 
       (.I0(zext_ln658_reg_2744[13]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[13]),
        .O(trunc_ln674_2_fu_799_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[14]_i_1__0 
       (.I0(zext_ln658_reg_2744[14]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[14]),
        .O(trunc_ln674_2_fu_799_p1[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_10__0 
       (.I0(p_Val2_1_fu_154_reg[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .O(\trunc_ln674_2_reg_2869[15]_i_10__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[15]_i_1__0 
       (.I0(zext_ln658_reg_2744[15]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[15]),
        .O(trunc_ln674_2_fu_799_p1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_3__0 
       (.I0(p_Val2_1_fu_154_reg[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .O(\trunc_ln674_2_reg_2869[15]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_4__0 
       (.I0(p_Val2_1_fu_154_reg[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .O(\trunc_ln674_2_reg_2869[15]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_5__0 
       (.I0(p_Val2_1_fu_154_reg[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .O(\trunc_ln674_2_reg_2869[15]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_6__0 
       (.I0(p_Val2_1_fu_154_reg[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .O(\trunc_ln674_2_reg_2869[15]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_7__0 
       (.I0(p_Val2_1_fu_154_reg[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .O(\trunc_ln674_2_reg_2869[15]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_8__0 
       (.I0(p_Val2_1_fu_154_reg[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .O(\trunc_ln674_2_reg_2869[15]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_9__0 
       (.I0(p_Val2_1_fu_154_reg[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .O(\trunc_ln674_2_reg_2869[15]_i_9__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[1]_i_1__0 
       (.I0(zext_ln658_reg_2744[1]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[1]),
        .O(trunc_ln674_2_fu_799_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[2]_i_1__0 
       (.I0(zext_ln658_reg_2744[2]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[2]),
        .O(trunc_ln674_2_fu_799_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[3]_i_1__0 
       (.I0(zext_ln658_reg_2744[3]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[3]),
        .O(trunc_ln674_2_fu_799_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[4]_i_1__0 
       (.I0(zext_ln658_reg_2744[4]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[4]),
        .O(trunc_ln674_2_fu_799_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[5]_i_1__0 
       (.I0(zext_ln658_reg_2744[5]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[5]),
        .O(trunc_ln674_2_fu_799_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[6]_i_1__0 
       (.I0(zext_ln658_reg_2744[6]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[6]),
        .O(trunc_ln674_2_fu_799_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[7]_i_1__0 
       (.I0(zext_ln658_reg_2744[7]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[7]),
        .O(trunc_ln674_2_fu_799_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[8]_i_1__0 
       (.I0(zext_ln658_reg_2744[8]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[8]),
        .O(trunc_ln674_2_fu_799_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[9]_i_1__0 
       (.I0(zext_ln658_reg_2744[9]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[9]),
        .O(trunc_ln674_2_fu_799_p1[9]));
  FDRE \trunc_ln674_2_reg_2869_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[0]),
        .Q(trunc_ln674_2_reg_2869[0]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln674_2_reg_2869_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_2 ,\trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_3 ,\trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_4 ,\trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_5 ,\trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_6 ,\trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_7 ,\trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_8 ,\trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_9 }),
        .DI(p_Val2_1_fu_154_reg[7:0]),
        .O(Xindex_output_next_fu_767_p2[7:0]),
        .S({\trunc_ln674_2_reg_2869[0]_i_3__0_n_2 ,\trunc_ln674_2_reg_2869[0]_i_4__0_n_2 ,\trunc_ln674_2_reg_2869[0]_i_5__0_n_2 ,\trunc_ln674_2_reg_2869[0]_i_6__0_n_2 ,\trunc_ln674_2_reg_2869[0]_i_7__0_n_2 ,\trunc_ln674_2_reg_2869[0]_i_8__0_n_2 ,\trunc_ln674_2_reg_2869[0]_i_9__0_n_2 ,\trunc_ln674_2_reg_2869[0]_i_10__0_n_2 }));
  FDRE \trunc_ln674_2_reg_2869_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[10]),
        .Q(trunc_ln674_2_reg_2869[10]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[11] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[11]),
        .Q(trunc_ln674_2_reg_2869[11]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[12] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[12]),
        .Q(trunc_ln674_2_reg_2869[12]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[13] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[13]),
        .Q(trunc_ln674_2_reg_2869[13]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[14] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[14]),
        .Q(trunc_ln674_2_reg_2869[14]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[15] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[15]),
        .Q(trunc_ln674_2_reg_2869[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln674_2_reg_2869_reg[15]_i_2__0 
       (.CI(\trunc_ln674_2_reg_2869_reg[0]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_2 ,\trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_3 ,\trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_4 ,\trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_5 ,\trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_6 ,\trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_7 ,\trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_8 ,\trunc_ln674_2_reg_2869_reg[15]_i_2__0_n_9 }),
        .DI(p_Val2_1_fu_154_reg[15:8]),
        .O(Xindex_output_next_fu_767_p2[15:8]),
        .S({\trunc_ln674_2_reg_2869[15]_i_3__0_n_2 ,\trunc_ln674_2_reg_2869[15]_i_4__0_n_2 ,\trunc_ln674_2_reg_2869[15]_i_5__0_n_2 ,\trunc_ln674_2_reg_2869[15]_i_6__0_n_2 ,\trunc_ln674_2_reg_2869[15]_i_7__0_n_2 ,\trunc_ln674_2_reg_2869[15]_i_8__0_n_2 ,\trunc_ln674_2_reg_2869[15]_i_9__0_n_2 ,\trunc_ln674_2_reg_2869[15]_i_10__0_n_2 }));
  FDRE \trunc_ln674_2_reg_2869_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[1]),
        .Q(trunc_ln674_2_reg_2869[1]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[2]),
        .Q(trunc_ln674_2_reg_2869[2]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[3]),
        .Q(trunc_ln674_2_reg_2869[3]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[4]),
        .Q(trunc_ln674_2_reg_2869[4]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[5]),
        .Q(trunc_ln674_2_reg_2869[5]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[6]),
        .Q(trunc_ln674_2_reg_2869[6]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[7]),
        .Q(trunc_ln674_2_reg_2869[7]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[8]),
        .Q(trunc_ln674_2_reg_2869[8]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[9]),
        .Q(trunc_ln674_2_reg_2869[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1 udiv_27ns_11ns_27_31_seq_1_U27
       (.D({udiv_27ns_11ns_27_31_seq_1_U27_n_5,udiv_27ns_11ns_27_31_seq_1_U27_n_6,udiv_27ns_11ns_27_31_seq_1_U27_n_7,udiv_27ns_11ns_27_31_seq_1_U27_n_8,udiv_27ns_11ns_27_31_seq_1_U27_n_9,udiv_27ns_11ns_27_31_seq_1_U27_n_10,udiv_27ns_11ns_27_31_seq_1_U27_n_11,udiv_27ns_11ns_27_31_seq_1_U27_n_12,udiv_27ns_11ns_27_31_seq_1_U27_n_13,udiv_27ns_11ns_27_31_seq_1_U27_n_14,udiv_27ns_11ns_27_31_seq_1_U27_n_15,udiv_27ns_11ns_27_31_seq_1_U27_n_16,udiv_27ns_11ns_27_31_seq_1_U27_n_17,udiv_27ns_11ns_27_31_seq_1_U27_n_18,udiv_27ns_11ns_27_31_seq_1_U27_n_19,udiv_27ns_11ns_27_31_seq_1_U27_n_20,udiv_27ns_11ns_27_31_seq_1_U27_n_21,udiv_27ns_11ns_27_31_seq_1_U27_n_22,udiv_27ns_11ns_27_31_seq_1_U27_n_23,udiv_27ns_11ns_27_31_seq_1_U27_n_24,udiv_27ns_11ns_27_31_seq_1_U27_n_25,udiv_27ns_11ns_27_31_seq_1_U27_n_26,udiv_27ns_11ns_27_31_seq_1_U27_n_27,udiv_27ns_11ns_27_31_seq_1_U27_n_28,udiv_27ns_11ns_27_31_seq_1_U27_n_29,udiv_27ns_11ns_27_31_seq_1_U27_n_30,udiv_27ns_11ns_27_31_seq_1_U27_n_31}),
        .E(start0),
        .Q(grp_fu_601_ap_start),
        .S({udiv_27ns_11ns_27_31_seq_1_U27_n_61,udiv_27ns_11ns_27_31_seq_1_U27_n_62,udiv_27ns_11ns_27_31_seq_1_U27_n_63}),
        .\Yindex_output_tmp_reg_316_reg[0] (\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .\Yindex_output_tmp_reg_316_reg[26] (ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[26] (\dividend0_reg[26] ),
        .\divisor0_reg[10] (\divisor0_reg[10] ),
        .empty_fu_683_p2(empty_fu_683_p2),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg[26:0]),
        .\quot_reg[26] (grp_fu_606_p2),
        .\r_stage_reg[0] (udiv_27ns_11ns_27_31_seq_1_U27_n_3),
        .\r_stage_reg[0]_0 ({udiv_27ns_11ns_27_31_seq_1_U27_n_64,udiv_27ns_11ns_27_31_seq_1_U27_n_65,udiv_27ns_11ns_27_31_seq_1_U27_n_66,udiv_27ns_11ns_27_31_seq_1_U27_n_67,udiv_27ns_11ns_27_31_seq_1_U27_n_68,udiv_27ns_11ns_27_31_seq_1_U27_n_69,udiv_27ns_11ns_27_31_seq_1_U27_n_70,udiv_27ns_11ns_27_31_seq_1_U27_n_71}),
        .\r_stage_reg[0]_1 ({udiv_27ns_11ns_27_31_seq_1_U27_n_72,udiv_27ns_11ns_27_31_seq_1_U27_n_73,udiv_27ns_11ns_27_31_seq_1_U27_n_74,udiv_27ns_11ns_27_31_seq_1_U27_n_75,udiv_27ns_11ns_27_31_seq_1_U27_n_76}),
        .\r_stage_reg[0]_2 ({udiv_27ns_11ns_27_31_seq_1_U27_n_77,udiv_27ns_11ns_27_31_seq_1_U27_n_78,udiv_27ns_11ns_27_31_seq_1_U27_n_79,udiv_27ns_11ns_27_31_seq_1_U27_n_80,udiv_27ns_11ns_27_31_seq_1_U27_n_81,udiv_27ns_11ns_27_31_seq_1_U27_n_82}),
        .\r_stage_reg[27] (done0),
        .\r_stage_reg[27]_0 (\r_stage_reg[27] ),
        .remd_tmp({remd_tmp[25:10],remd_tmp[5:0]}),
        .rev_fu_707_p2(rev_fu_707_p2),
        .tmp_4_fu_662_p3(tmp_4_fu_662_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1 udiv_27s_11ns_27_31_seq_1_U25
       (.CEB1(grp_fu_533_ap_start),
        .Q(grp_fu_533_p2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dividend0(dividend0),
        .p_dst_2_read_reg_91(p_dst_2_read_reg_91),
        .\r_stage_reg[27] (\r_stage_reg[27] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_25 udiv_27s_11ns_27_31_seq_1_U26
       (.B(B),
        .E(start0),
        .S({udiv_27ns_11ns_27_31_seq_1_U27_n_61,udiv_27ns_11ns_27_31_seq_1_U27_n_62,udiv_27ns_11ns_27_31_seq_1_U27_n_63}),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_fu_656_p2(cmp_i_i989_i_fu_656_p2),
        .dividend0(dividend0),
        .\dividend_tmp_reg[0] ({udiv_27ns_11ns_27_31_seq_1_U27_n_64,udiv_27ns_11ns_27_31_seq_1_U27_n_65,udiv_27ns_11ns_27_31_seq_1_U27_n_66,udiv_27ns_11ns_27_31_seq_1_U27_n_67,udiv_27ns_11ns_27_31_seq_1_U27_n_68,udiv_27ns_11ns_27_31_seq_1_U27_n_69,udiv_27ns_11ns_27_31_seq_1_U27_n_70,udiv_27ns_11ns_27_31_seq_1_U27_n_71}),
        .\dividend_tmp_reg[24] (udiv_27ns_11ns_27_31_seq_1_U27_n_3),
        .\quot_reg[26] (done0),
        .\remd_tmp_reg[15] ({udiv_27ns_11ns_27_31_seq_1_U27_n_72,udiv_27ns_11ns_27_31_seq_1_U27_n_73,udiv_27ns_11ns_27_31_seq_1_U27_n_74,udiv_27ns_11ns_27_31_seq_1_U27_n_75,udiv_27ns_11ns_27_31_seq_1_U27_n_76}),
        .\remd_tmp_reg[25] ({remd_tmp[25:10],remd_tmp[5:0]}),
        .\remd_tmp_reg[7] ({udiv_27ns_11ns_27_31_seq_1_U27_n_77,udiv_27ns_11ns_27_31_seq_1_U27_n_78,udiv_27ns_11ns_27_31_seq_1_U27_n_79,udiv_27ns_11ns_27_31_seq_1_U27_n_80,udiv_27ns_11ns_27_31_seq_1_U27_n_81,udiv_27ns_11ns_27_31_seq_1_U27_n_82}),
        .sel_tmp_fu_713_p2(sel_tmp_fu_713_p2),
        .zext_ln29_2_reg_2629(zext_ln29_2_reg_2629));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__2 
       (.I0(push),
        .I1(\usedw_reg[10] ),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[10]_i_1__2 
       (.I0(img_dst2_data_full_n),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln809_reg_3165),
        .I3(DDR_wr_en_reg_3096),
        .I4(ap_enable_reg_pp1_iter8_reg_n_2),
        .I5(\ap_CS_fsm_reg[0]_0 [1]),
        .O(push));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_10__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .O(\xor_ln894_reg_3053[0]_i_10__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_11__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .O(\xor_ln894_reg_3053[0]_i_11__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_12__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .O(\xor_ln894_reg_3053[0]_i_12__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_13__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .O(\xor_ln894_reg_3053[0]_i_13__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_14__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .O(\xor_ln894_reg_3053[0]_i_14__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_15__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .O(\xor_ln894_reg_3053[0]_i_15__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_16__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .O(\xor_ln894_reg_3053[0]_i_16__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_17__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .O(\xor_ln894_reg_3053[0]_i_17__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_18__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .O(\xor_ln894_reg_3053[0]_i_18__0_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_19__0 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .O(\xor_ln894_reg_3053[0]_i_19__0_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln894_reg_3053[0]_i_1__0 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln686_reg_2800_pp1_iter5_reg),
        .O(and_ln218_1_reg_30580));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_4__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .O(\xor_ln894_reg_3053[0]_i_4__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_5__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .O(\xor_ln894_reg_3053[0]_i_5__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_6__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .O(\xor_ln894_reg_3053[0]_i_6__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_7__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .O(\xor_ln894_reg_3053[0]_i_7__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_8__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .O(\xor_ln894_reg_3053[0]_i_8__0_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_9__0 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .O(\xor_ln894_reg_3053[0]_i_9__0_n_2 ));
  FDRE \xor_ln894_reg_3053_reg[0] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(\xor_ln894_reg_3053_reg[0]_i_2__0_n_17 ),
        .Q(xor_ln894_reg_3053),
        .R(1'b0));
  CARRY8 \xor_ln894_reg_3053_reg[0]_i_2__0 
       (.CI(icmp_ln894_1_fu_1429_p2),
        .CI_TOP(1'b0),
        .CO(\NLW_xor_ln894_reg_3053_reg[0]_i_2__0_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln894_reg_3053_reg[0]_i_2__0_O_UNCONNECTED [7:1],\xor_ln894_reg_3053_reg[0]_i_2__0_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \xor_ln894_reg_3053_reg[0]_i_3__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln894_1_fu_1429_p2,\xor_ln894_reg_3053_reg[0]_i_3__0_n_3 ,\xor_ln894_reg_3053_reg[0]_i_3__0_n_4 ,\xor_ln894_reg_3053_reg[0]_i_3__0_n_5 ,\xor_ln894_reg_3053_reg[0]_i_3__0_n_6 ,\xor_ln894_reg_3053_reg[0]_i_3__0_n_7 ,\xor_ln894_reg_3053_reg[0]_i_3__0_n_8 ,\xor_ln894_reg_3053_reg[0]_i_3__0_n_9 }),
        .DI({\xor_ln894_reg_3053[0]_i_4__0_n_2 ,\xor_ln894_reg_3053[0]_i_5__0_n_2 ,\xor_ln894_reg_3053[0]_i_6__0_n_2 ,\xor_ln894_reg_3053[0]_i_7__0_n_2 ,\xor_ln894_reg_3053[0]_i_8__0_n_2 ,\xor_ln894_reg_3053[0]_i_9__0_n_2 ,\xor_ln894_reg_3053[0]_i_10__0_n_2 ,\xor_ln894_reg_3053[0]_i_11__0_n_2 }),
        .O(\NLW_xor_ln894_reg_3053_reg[0]_i_3__0_O_UNCONNECTED [7:0]),
        .S({\xor_ln894_reg_3053[0]_i_12__0_n_2 ,\xor_ln894_reg_3053[0]_i_13__0_n_2 ,\xor_ln894_reg_3053[0]_i_14__0_n_2 ,\xor_ln894_reg_3053[0]_i_15__0_n_2 ,\xor_ln894_reg_3053[0]_i_16__0_n_2 ,\xor_ln894_reg_3053[0]_i_17__0_n_2 ,\xor_ln894_reg_3053[0]_i_18__0_n_2 ,\xor_ln894_reg_3053[0]_i_19__0_n_2 }));
  FDRE \zext_ln216_1_reg_2732_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[9]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \zext_ln29_2_reg_2629_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(p_dst_2_read_reg_91),
        .Q(zext_ln29_2_reg_2629),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[0]),
        .Q(zext_ln29_5_reg_2656__0[0]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[10]),
        .Q(zext_ln29_5_reg_2656__0[10]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[11]),
        .Q(zext_ln29_5_reg_2656__0[11]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[12]),
        .Q(zext_ln29_5_reg_2656__0[12]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[13]),
        .Q(zext_ln29_5_reg_2656__0[13]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[14]),
        .Q(zext_ln29_5_reg_2656__0[14]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[15]),
        .Q(zext_ln29_5_reg_2656__0[15]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[17]),
        .Q(zext_ln29_5_reg_2656__0[17]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[18]),
        .Q(zext_ln29_5_reg_2656__0[18]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[19]),
        .Q(zext_ln29_5_reg_2656__0[19]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[1]),
        .Q(zext_ln29_5_reg_2656__0[1]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[20]),
        .Q(zext_ln29_5_reg_2656__0[20]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[21]),
        .Q(zext_ln29_5_reg_2656__0[21]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[22]),
        .Q(zext_ln29_5_reg_2656__0[22]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[23]),
        .Q(zext_ln29_5_reg_2656__0[23]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[24]),
        .Q(zext_ln29_5_reg_2656__0[24]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[25]),
        .Q(zext_ln29_5_reg_2656__0[25]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[26]),
        .Q(zext_ln29_5_reg_2656__0[26]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[2]),
        .Q(zext_ln29_5_reg_2656__0[2]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[3]),
        .Q(zext_ln29_5_reg_2656__0[3]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[4]),
        .Q(zext_ln29_5_reg_2656__0[4]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[5]),
        .Q(zext_ln29_5_reg_2656__0[5]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[6]),
        .Q(zext_ln29_5_reg_2656__0[6]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[7]),
        .Q(zext_ln29_5_reg_2656__0[7]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[8]),
        .Q(zext_ln29_5_reg_2656__0[8]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[9]),
        .Q(zext_ln29_5_reg_2656__0[9]),
        .R(1'b0));
  FDRE \zext_ln29_reg_2624_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(sext_ln29_reg_2595),
        .Q(zext_ln29_reg_2624),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[9]),
        .Q(zext_ln658_reg_2744[10]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[10]),
        .Q(zext_ln658_reg_2744[11]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[11]),
        .Q(zext_ln658_reg_2744[12]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[12]),
        .Q(zext_ln658_reg_2744[13]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[13]),
        .Q(zext_ln658_reg_2744[14]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[14]),
        .Q(zext_ln658_reg_2744[15]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[15]),
        .Q(zext_ln658_reg_2744[16]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(tmp_4_fu_662_p3),
        .Q(zext_ln658_reg_2744[17]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[17]),
        .Q(zext_ln658_reg_2744[18]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[18]),
        .Q(zext_ln658_reg_2744[19]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[0]),
        .Q(zext_ln658_reg_2744[1]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[19]),
        .Q(zext_ln658_reg_2744[20]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[20]),
        .Q(zext_ln658_reg_2744[21]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[21]),
        .Q(zext_ln658_reg_2744[22]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[22]),
        .Q(zext_ln658_reg_2744[23]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[23]),
        .Q(zext_ln658_reg_2744[24]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[24]),
        .Q(zext_ln658_reg_2744[25]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[25]),
        .Q(zext_ln658_reg_2744[26]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[26]),
        .Q(zext_ln658_reg_2744[27]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[1]),
        .Q(zext_ln658_reg_2744[2]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[2]),
        .Q(zext_ln658_reg_2744[3]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[3]),
        .Q(zext_ln658_reg_2744[4]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[4]),
        .Q(zext_ln658_reg_2744[5]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[5]),
        .Q(zext_ln658_reg_2744[6]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[6]),
        .Q(zext_ln658_reg_2744[7]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[7]),
        .Q(zext_ln658_reg_2744[8]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[8]),
        .Q(zext_ln658_reg_2744[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[0]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[0]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[0]),
        .O(p_Result_s_fu_1231_p1[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[10]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[10]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[10]),
        .O(p_Result_s_fu_1231_p1[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[11]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[11]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[11]),
        .O(p_Result_s_fu_1231_p1[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[12]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[12]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[12]),
        .O(p_Result_s_fu_1231_p1[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[13]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[13]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[13]),
        .O(p_Result_s_fu_1231_p1[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[14]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[14]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[14]),
        .O(p_Result_s_fu_1231_p1[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln674_reg_2950[15]_i_1__0 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln686_reg_2800_pp1_iter3_reg),
        .O(icmp_ln204_reg_29600));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[15]_i_2__0 
       (.I0(p_Val2_13_reg_3031_reg[15]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[15]),
        .O(p_Result_s_fu_1231_p1[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[1]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[1]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[1]),
        .O(p_Result_s_fu_1231_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[2]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[2]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[2]),
        .O(p_Result_s_fu_1231_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[3]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[3]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[3]),
        .O(p_Result_s_fu_1231_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[4]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[4]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[4]),
        .O(p_Result_s_fu_1231_p1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[5]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[5]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[5]),
        .O(p_Result_s_fu_1231_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[6]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[6]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[6]),
        .O(p_Result_s_fu_1231_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[7]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[7]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[7]),
        .O(p_Result_s_fu_1231_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[8]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[8]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[8]),
        .O(p_Result_s_fu_1231_p1[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[9]_i_1__0 
       (.I0(p_Val2_13_reg_3031_reg[9]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[9]),
        .O(p_Result_s_fu_1231_p1[9]));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[0]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[10]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[10]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[11]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[11]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[12]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[12]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[13]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[13]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[14]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[14]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[15]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[15]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[1]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[2]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[3]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[4]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[5]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[6]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[7]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[8]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[8]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[9]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[9]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[0]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[10]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[10]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[11]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[11]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[12]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[12]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[13]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[13]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[14]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[14]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[15]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[15]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[1]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[2]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[3]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[4]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[5]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[6]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[7]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[8]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[8]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[9]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[9]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[0]),
        .Q(zext_ln674_reg_2950_reg[0]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[10]),
        .Q(zext_ln674_reg_2950_reg[10]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[11]),
        .Q(zext_ln674_reg_2950_reg[11]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[12]),
        .Q(zext_ln674_reg_2950_reg[12]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[13]),
        .Q(zext_ln674_reg_2950_reg[13]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[14]),
        .Q(zext_ln674_reg_2950_reg[14]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[15]),
        .Q(zext_ln674_reg_2950_reg[15]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[1]),
        .Q(zext_ln674_reg_2950_reg[1]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[2]),
        .Q(zext_ln674_reg_2950_reg[2]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[3]),
        .Q(zext_ln674_reg_2950_reg[3]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[4]),
        .Q(zext_ln674_reg_2950_reg[4]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[5]),
        .Q(zext_ln674_reg_2950_reg[5]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[6]),
        .Q(zext_ln674_reg_2950_reg[6]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[7]),
        .Q(zext_ln674_reg_2950_reg[7]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[8]),
        .Q(zext_ln674_reg_2950_reg[8]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[9]),
        .Q(zext_ln674_reg_2950_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_42
   (ap_block_pp1_stage0_subdone,
    SS,
    zext_ln29_reg_2624,
    sext_ln29_reg_2595,
    \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ,
    DDR_wr_en_reg_3096,
    r_stage_reg_r_24,
    \ap_CS_fsm_reg[0]_0 ,
    DDR_wr_en_fu_1627_p2,
    \cmp_i_i989_i_reg_2761_reg[0]_0 ,
    \zext_ln216_1_reg_2732_reg[26]_0 ,
    CO,
    \zext_ln29_4_reg_2648_reg[26]_0 ,
    \zext_ln29_4_reg_2648_reg[26]_1 ,
    pop,
    dout_valid_reg,
    E,
    push,
    WEA,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg,
    internal_empty_n4_out,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[64]_0 ,
    if_din,
    ap_clk,
    CEA1,
    B,
    D,
    sub181_i_fu_645_p2,
    p_dst_2_read_reg_91,
    DSP_ALU_INST,
    Q,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    \sext_ln29_reg_2595_reg[10]_0 ,
    \DDR_wr_en_reg_3096_reg[0]_0 ,
    ap_rst_n,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg,
    img_dst1_data_full_n,
    img_src1_data_empty_n,
    DI,
    S,
    p_reg_reg_i_37__0,
    p_reg_reg_i_37__0_0,
    empty_n,
    dout_valid_reg_0,
    CEB2,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
    start_once_reg,
    resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start,
    \divisor0_reg[10] ,
    \dividend0_reg[26] );
  output ap_block_pp1_stage0_subdone;
  output [0:0]SS;
  output [0:0]zext_ln29_reg_2624;
  output [0:0]sext_ln29_reg_2595;
  output \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ;
  output DDR_wr_en_reg_3096;
  output r_stage_reg_r_24;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output DDR_wr_en_fu_1627_p2;
  output \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  output [10:0]\zext_ln216_1_reg_2732_reg[26]_0 ;
  output [0:0]CO;
  output [10:0]\zext_ln29_4_reg_2648_reg[26]_0 ;
  output [0:0]\zext_ln29_4_reg_2648_reg[26]_1 ;
  output pop;
  output dout_valid_reg;
  output [0:0]E;
  output push;
  output [0:0]WEA;
  output [1:0]grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg;
  output internal_empty_n4_out;
  output grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[64]_0 ;
  output [23:0]if_din;
  input ap_clk;
  input CEA1;
  input [0:0]B;
  input [3:0]D;
  input [0:0]sub181_i_fu_645_p2;
  input [0:0]p_dst_2_read_reg_91;
  input [7:0]DSP_ALU_INST;
  input [23:0]Q;
  input [7:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input \sext_ln29_reg_2595_reg[10]_0 ;
  input \DDR_wr_en_reg_3096_reg[0]_0 ;
  input ap_rst_n;
  input grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;
  input img_dst1_data_full_n;
  input img_src1_data_empty_n;
  input [5:0]DI;
  input [5:0]S;
  input [5:0]p_reg_reg_i_37__0;
  input [5:0]p_reg_reg_i_37__0_0;
  input empty_n;
  input [1:0]dout_valid_reg_0;
  input CEB2;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  input start_once_reg;
  input resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start;
  input [3:0]\divisor0_reg[10] ;
  input [3:0]\dividend0_reg[26] ;

  wire [15:0]A;
  wire [0:0]B;
  wire [16:0]B_0;
  wire CEA1;
  wire CEB2;
  wire [0:0]CO;
  wire [3:0]D;
  wire DDR_wr_en_fu_1627_p2;
  wire DDR_wr_en_reg_3096;
  wire \DDR_wr_en_reg_3096_reg[0]_0 ;
  wire [5:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]E;
  wire [15:0]PB_out_V_0_1_fu_1664_p4;
  wire [15:0]PB_out_V_1_1_fu_1673_p4;
  wire [15:0]PB_out_V_2_1_fu_1682_p4;
  wire [15:0]PB_out_overlap_V_0_1_fu_1718_p4;
  wire [15:0]PB_out_overlap_V_1_1_fu_1727_p4;
  wire [15:0]PB_out_overlap_V_2_1_fu_1736_p4;
  wire [23:0]Q;
  wire [5:0]S;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [15:1]Wx_V_0_0_2_fu_829_p2;
  wire Wx_V_0_0_reg_28450;
  wire [15:0]Wy_V_1_fu_1272_p3;
  wire [31:0]Xindex_output_next_fu_767_p2;
  wire \Yaxis_overlap_en_2_reg_325[0]_i_1_n_2 ;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter5_reg;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire \Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ;
  wire Yaxis_overlap_en_fu_1419_p2;
  wire Yaxis_overlap_en_reg_3036;
  wire Yaxis_overlap_en_reg_30360;
  wire \Yaxis_overlap_en_reg_3036[0]_i_100_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_101_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_102_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_103_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_104_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_105_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_106_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_107_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_108_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_109_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_110_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_111_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_112_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_113_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_114_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_115_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_116_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_117_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_118_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_119_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_120_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_121_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_122_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_123_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_19_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_20_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_21_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_22_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_23_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_24_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_25_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_26_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_27_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_28_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_29_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_30_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_31_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_32_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_33_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_35_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_36_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_37_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_38_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_39_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_40_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_41_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_42_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_43_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_44_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_47_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_48_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_49_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_50_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_51_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_52_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_53_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_54_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_55_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_56_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_57_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_58_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_59_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_60_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_61_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_62_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_64__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_65__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_66__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_67__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_68__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_69__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_70__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_71__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_72_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_73_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_74_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_75_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_76_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_77_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_78_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_79_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_80_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_81_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_82_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_85__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_86__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_87__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_88__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_89__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_90__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_91__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_92__0_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_93_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_94_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_95_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_96_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_97_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_98_n_2 ;
  wire \Yaxis_overlap_en_reg_3036[0]_i_99_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_45_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_45_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_9 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_2 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_3 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_4 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_5 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_6 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_7 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_8 ;
  wire \Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_9 ;
  wire [31:0]Yindex_output_tmp_reg_316;
  wire \Yindex_output_tmp_reg_316[26]_i_1_n_2 ;
  wire \Yindex_output_tmp_reg_316[31]_i_1_n_2 ;
  wire [15:0]accum_reg_V_0_0_1_reg_491;
  wire accum_reg_V_0_0_1_reg_4910;
  wire [15:0]accum_reg_V_0_1_1_reg_480;
  wire [15:0]accum_reg_V_1_0_1_reg_469;
  wire [15:0]accum_reg_V_1_1_1_reg_458;
  wire [15:0]accum_reg_V_2_0_1_reg_447;
  wire [15:0]accum_reg_V_2_1_1_reg_436;
  wire [15:0]accum_reg_overlap_V_0_0_1_reg_425;
  wire [15:0]accum_reg_overlap_V_0_1_1_reg_414;
  wire [15:0]accum_reg_overlap_V_1_0_1_reg_403;
  wire [15:0]accum_reg_overlap_V_1_1_1_reg_392;
  wire accum_reg_overlap_V_2_0_1_reg_381;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[0] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[10] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[11] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[12] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[13] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[14] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[15] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[1] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[2] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[3] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[4] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[5] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[6] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[7] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[8] ;
  wire \accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[9] ;
  wire accum_reg_overlap_V_2_1_1_reg_370;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[0] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[10] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[11] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[12] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[13] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[14] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[15] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[1] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[2] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[3] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[4] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[5] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[6] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[7] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[8] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[9] ;
  wire [31:16]add_ln1351_fu_936_p2;
  wire [15:8]add_ln216_3_fu_2244_p2;
  wire [15:8]add_ln216_4_fu_2295_p2;
  wire [15:8]add_ln216_5_fu_2349_p2;
  wire [15:0]add_ln695_3_fu_1455_p2;
  wire [10:0]add_ln695_4_fu_1495_p2;
  wire and_ln218_1_fu_1450_p2;
  wire and_ln218_1_reg_30580;
  wire \and_ln218_1_reg_3058[0]_i_10_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_11_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_12_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_13_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_14_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_15_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_16_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_17_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_18_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_3_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_4_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_5_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_6_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_7_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_8_n_2 ;
  wire \and_ln218_1_reg_3058[0]_i_9_n_2 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2_n_3 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2_n_4 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2_n_5 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2_n_6 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2_n_7 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2_n_8 ;
  wire \and_ln218_1_reg_3058_reg[0]_i_2_n_9 ;
  wire \and_ln218_1_reg_3058_reg_n_2_[0] ;
  wire \ap_CS_fsm[1]_i_10_n_2 ;
  wire \ap_CS_fsm[1]_i_11_n_2 ;
  wire \ap_CS_fsm[1]_i_12_n_2 ;
  wire \ap_CS_fsm[1]_i_13_n_2 ;
  wire \ap_CS_fsm[1]_i_14_n_2 ;
  wire \ap_CS_fsm[1]_i_15_n_2 ;
  wire \ap_CS_fsm[1]_i_16_n_2 ;
  wire \ap_CS_fsm[1]_i_17_n_2 ;
  wire \ap_CS_fsm[1]_i_2__0_n_2 ;
  wire \ap_CS_fsm[1]_i_3_n_2 ;
  wire \ap_CS_fsm[1]_i_4_n_2 ;
  wire \ap_CS_fsm[1]_i_5_n_2 ;
  wire \ap_CS_fsm[1]_i_6_n_2 ;
  wire \ap_CS_fsm[1]_i_7_n_2 ;
  wire \ap_CS_fsm[1]_i_8_n_2 ;
  wire \ap_CS_fsm[1]_i_9_n_2 ;
  wire ap_CS_fsm_pp1_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[64]_0 ;
  wire \ap_CS_fsm_reg_n_2_[10] ;
  wire \ap_CS_fsm_reg_n_2_[11] ;
  wire \ap_CS_fsm_reg_n_2_[12] ;
  wire \ap_CS_fsm_reg_n_2_[13] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[16] ;
  wire \ap_CS_fsm_reg_n_2_[17] ;
  wire \ap_CS_fsm_reg_n_2_[18] ;
  wire \ap_CS_fsm_reg_n_2_[19] ;
  wire \ap_CS_fsm_reg_n_2_[1] ;
  wire \ap_CS_fsm_reg_n_2_[20] ;
  wire \ap_CS_fsm_reg_n_2_[21] ;
  wire \ap_CS_fsm_reg_n_2_[22] ;
  wire \ap_CS_fsm_reg_n_2_[23] ;
  wire \ap_CS_fsm_reg_n_2_[24] ;
  wire \ap_CS_fsm_reg_n_2_[25] ;
  wire \ap_CS_fsm_reg_n_2_[26] ;
  wire \ap_CS_fsm_reg_n_2_[27] ;
  wire \ap_CS_fsm_reg_n_2_[28] ;
  wire \ap_CS_fsm_reg_n_2_[29] ;
  wire \ap_CS_fsm_reg_n_2_[2] ;
  wire \ap_CS_fsm_reg_n_2_[33] ;
  wire \ap_CS_fsm_reg_n_2_[34] ;
  wire \ap_CS_fsm_reg_n_2_[35] ;
  wire \ap_CS_fsm_reg_n_2_[36] ;
  wire \ap_CS_fsm_reg_n_2_[37] ;
  wire \ap_CS_fsm_reg_n_2_[38] ;
  wire \ap_CS_fsm_reg_n_2_[39] ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[40] ;
  wire \ap_CS_fsm_reg_n_2_[41] ;
  wire \ap_CS_fsm_reg_n_2_[42] ;
  wire \ap_CS_fsm_reg_n_2_[43] ;
  wire \ap_CS_fsm_reg_n_2_[44] ;
  wire \ap_CS_fsm_reg_n_2_[45] ;
  wire \ap_CS_fsm_reg_n_2_[46] ;
  wire \ap_CS_fsm_reg_n_2_[47] ;
  wire \ap_CS_fsm_reg_n_2_[48] ;
  wire \ap_CS_fsm_reg_n_2_[49] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[50] ;
  wire \ap_CS_fsm_reg_n_2_[51] ;
  wire \ap_CS_fsm_reg_n_2_[52] ;
  wire \ap_CS_fsm_reg_n_2_[53] ;
  wire \ap_CS_fsm_reg_n_2_[54] ;
  wire \ap_CS_fsm_reg_n_2_[55] ;
  wire \ap_CS_fsm_reg_n_2_[56] ;
  wire \ap_CS_fsm_reg_n_2_[57] ;
  wire \ap_CS_fsm_reg_n_2_[58] ;
  wire \ap_CS_fsm_reg_n_2_[59] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[60] ;
  wire \ap_CS_fsm_reg_n_2_[61] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire \ap_CS_fsm_reg_n_2_[8] ;
  wire \ap_CS_fsm_reg_n_2_[9] ;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state63;
  wire [64:1]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_2;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7_i_1_n_2;
  wire ap_enable_reg_pp1_iter7_reg_n_2;
  wire ap_enable_reg_pp1_iter8_i_1_n_2;
  wire ap_enable_reg_pp1_iter8_reg_n_2;
  wire ap_rst_n;
  wire \bit_select_i_i96_i_reg_2769[0]_i_1_n_2 ;
  wire \bit_select_i_i96_i_reg_2769_reg_n_2_[0] ;
  wire cmp117_fu_749_p2;
  wire cmp117_reg_2821;
  wire \cmp117_reg_2821[0]_i_2_n_2 ;
  wire \cmp117_reg_2821[0]_i_3__0_n_2 ;
  wire \cmp117_reg_2821[0]_i_4_n_2 ;
  wire cmp117_reg_2821_pp1_iter1_reg;
  wire \cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last_n_2 ;
  wire \cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_n_2 ;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire \cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ;
  wire cmp_i_i989_i_fu_656_p2;
  wire cmp_i_i989_i_reg_2761;
  wire \cmp_i_i989_i_reg_2761_reg[0]_0 ;
  wire [10:0]col_index_1_fu_793_p2;
  wire [10:0]col_index_1_reg_2863;
  wire \col_index_1_reg_2863[10]_i_3_n_2 ;
  wire \col_index_1_reg_2863[10]_i_4_n_2 ;
  wire \col_index_1_reg_2863[10]_i_5_n_2 ;
  wire \col_index_1_reg_2863[10]_i_6_n_2 ;
  wire \col_index_1_reg_2863[10]_i_7_n_2 ;
  wire \col_index_1_reg_2863[3]_i_2_n_2 ;
  wire \col_index_1_reg_2863[4]_i_2_n_2 ;
  wire \col_index_1_reg_2863[5]_i_2_n_2 ;
  wire \col_index_1_reg_2863[6]_i_2_n_2 ;
  wire \col_index_1_reg_2863[9]_i_2_n_2 ;
  wire \col_index_1_reg_2863[9]_i_3_n_2 ;
  wire col_index_reg_305;
  wire \col_index_reg_305_reg_n_2_[0] ;
  wire \col_index_reg_305_reg_n_2_[10] ;
  wire \col_index_reg_305_reg_n_2_[1] ;
  wire \col_index_reg_305_reg_n_2_[2] ;
  wire \col_index_reg_305_reg_n_2_[3] ;
  wire \col_index_reg_305_reg_n_2_[4] ;
  wire \col_index_reg_305_reg_n_2_[5] ;
  wire \col_index_reg_305_reg_n_2_[6] ;
  wire \col_index_reg_305_reg_n_2_[7] ;
  wire \col_index_reg_305_reg_n_2_[8] ;
  wire \col_index_reg_305_reg_n_2_[9] ;
  wire [10:0]dim3_V_fu_567_p2;
  wire [23:23]dividend0;
  wire [3:0]\dividend0_reg[26] ;
  wire [3:0]\divisor0_reg[10] ;
  wire done0;
  wire dout_valid_reg;
  wire [1:0]dout_valid_reg_0;
  wire empty_28_reg_2774;
  wire [0:0]empty_30_fu_875_p1;
  wire empty_30_reg_2881;
  wire \empty_30_reg_2881[0]_i_10_n_2 ;
  wire \empty_30_reg_2881[0]_i_11_n_2 ;
  wire \empty_30_reg_2881[0]_i_12_n_2 ;
  wire \empty_30_reg_2881[0]_i_13_n_2 ;
  wire \empty_30_reg_2881[0]_i_15_n_2 ;
  wire \empty_30_reg_2881[0]_i_16_n_2 ;
  wire \empty_30_reg_2881[0]_i_17_n_2 ;
  wire \empty_30_reg_2881[0]_i_18_n_2 ;
  wire \empty_30_reg_2881[0]_i_19_n_2 ;
  wire \empty_30_reg_2881[0]_i_20_n_2 ;
  wire \empty_30_reg_2881[0]_i_21_n_2 ;
  wire \empty_30_reg_2881[0]_i_22_n_2 ;
  wire \empty_30_reg_2881[0]_i_23_n_2 ;
  wire \empty_30_reg_2881[0]_i_24_n_2 ;
  wire \empty_30_reg_2881[0]_i_25_n_2 ;
  wire \empty_30_reg_2881[0]_i_26_n_2 ;
  wire \empty_30_reg_2881[0]_i_27_n_2 ;
  wire \empty_30_reg_2881[0]_i_28_n_2 ;
  wire \empty_30_reg_2881[0]_i_29_n_2 ;
  wire \empty_30_reg_2881[0]_i_30_n_2 ;
  wire \empty_30_reg_2881[0]_i_3_n_2 ;
  wire \empty_30_reg_2881[0]_i_4_n_2 ;
  wire \empty_30_reg_2881[0]_i_5_n_2 ;
  wire \empty_30_reg_2881[0]_i_6_n_2 ;
  wire \empty_30_reg_2881[0]_i_7_n_2 ;
  wire \empty_30_reg_2881[0]_i_8_n_2 ;
  wire \empty_30_reg_2881[0]_i_9_n_2 ;
  wire \empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last_n_2 ;
  wire \empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_n_2 ;
  wire empty_30_reg_2881_pp1_iter6_reg;
  wire \empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ;
  wire \empty_30_reg_2881_reg[0]_i_14_n_3 ;
  wire \empty_30_reg_2881_reg[0]_i_14_n_4 ;
  wire \empty_30_reg_2881_reg[0]_i_14_n_5 ;
  wire \empty_30_reg_2881_reg[0]_i_14_n_6 ;
  wire \empty_30_reg_2881_reg[0]_i_14_n_7 ;
  wire \empty_30_reg_2881_reg[0]_i_14_n_8 ;
  wire \empty_30_reg_2881_reg[0]_i_14_n_9 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_10 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_11 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_12 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_13 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_14 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_15 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_16 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_17 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_2 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_3 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_4 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_5 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_6 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_7 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_8 ;
  wire \empty_30_reg_2881_reg[0]_i_2_n_9 ;
  wire [16:16]empty_fu_683_p2;
  wire empty_n;
  wire grp_fu_2441_ce;
  wire [16:0]grp_fu_2441_p0;
  wire grp_fu_533_ap_start;
  wire [26:0]grp_fu_533_p2;
  wire grp_fu_601_ap_start;
  wire [26:0]grp_fu_606_p2;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_done;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg;
  wire [1:0]grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read;
  wire icmp_ln204_reg_2960;
  wire icmp_ln204_reg_29600;
  wire \icmp_ln204_reg_2960[0]_i_1_n_2 ;
  wire \icmp_ln204_reg_2960[0]_i_2_n_2 ;
  wire \icmp_ln204_reg_2960[0]_i_3_n_2 ;
  wire icmp_ln204_reg_2960_pp1_iter5_reg;
  wire icmp_ln204_reg_2960_pp1_iter6_reg;
  wire icmp_ln218_1_fu_1254_p2;
  wire icmp_ln218_1_reg_2970;
  wire icmp_ln218_1_reg_2970_pp1_iter5_reg;
  wire icmp_ln218_fu_1440_p2;
  wire icmp_ln686_fu_719_p2;
  wire \icmp_ln686_reg_2800[0]_i_10_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_3_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_4_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_5_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_6_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_7_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_8_n_2 ;
  wire \icmp_ln686_reg_2800[0]_i_9_n_2 ;
  wire icmp_ln686_reg_2800_pp1_iter1_reg;
  wire icmp_ln686_reg_2800_pp1_iter2_reg;
  wire icmp_ln686_reg_2800_pp1_iter3_reg;
  wire \icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ;
  wire icmp_ln686_reg_2800_pp1_iter5_reg;
  wire \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2_n_3 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2_n_4 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2_n_5 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2_n_6 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2_n_7 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2_n_8 ;
  wire \icmp_ln686_reg_2800_reg[0]_i_2_n_9 ;
  wire \icmp_ln686_reg_2800_reg_n_2_[0] ;
  wire icmp_ln692_reg_2809;
  wire \icmp_ln692_reg_2809[0]_i_1_n_2 ;
  wire \icmp_ln692_reg_2809[0]_i_2_n_2 ;
  wire \icmp_ln692_reg_2809[0]_i_3_n_2 ;
  wire \icmp_ln692_reg_2809[0]_i_4_n_2 ;
  wire icmp_ln692_reg_2809_pp1_iter1_reg;
  wire \icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4_n_2 ;
  wire icmp_ln692_reg_2809_pp1_iter6_reg;
  wire icmp_ln809_fu_2381_p2;
  wire icmp_ln809_reg_3165;
  wire icmp_ln809_reg_31650;
  wire \icmp_ln809_reg_3165[0]_i_10_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_11_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_12_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_13_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_14_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_15_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_16_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_17_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_18_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_19_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_4_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_5_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_6_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_7_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_8_n_2 ;
  wire \icmp_ln809_reg_3165[0]_i_9_n_2 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_2_n_6 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_2_n_7 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_2_n_8 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_2_n_9 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_3_n_2 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_3_n_3 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_3_n_4 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_3_n_5 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_3_n_6 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_3_n_7 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_3_n_8 ;
  wire \icmp_ln809_reg_3165_reg[0]_i_3_n_9 ;
  wire icmp_ln874_1_fu_1006_p2;
  wire icmp_ln874_2_fu_1086_p2;
  wire icmp_ln882_1_fu_834_p2;
  wire icmp_ln882_2_fu_891_p2;
  wire icmp_ln882_3_fu_1015_p2;
  wire icmp_ln882_4_fu_1394_p2;
  wire icmp_ln890_2_fu_1028_p2;
  wire icmp_ln890_5_fu_1408_p2;
  wire icmp_ln894_1_fu_1429_p2;
  wire [23:0]if_din;
  wire img_dst1_data_full_n;
  wire img_src1_data_empty_n;
  wire [26:0]in;
  wire indvar_flatten_reg_294;
  wire indvar_flatten_reg_2940;
  wire \indvar_flatten_reg_294[0]_i_3_n_2 ;
  wire [21:0]indvar_flatten_reg_294_reg;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_10 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_11 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_12 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_13 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_14 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_15 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_16 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_17 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_2 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_3 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_4 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_5 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_6 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_8 ;
  wire \indvar_flatten_reg_294_reg[0]_i_2_n_9 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_12 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_13 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_294_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_294_reg[8]_i_1_n_9 ;
  wire internal_empty_n4_out;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_10;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_11;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_12;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_13;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_14;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_15;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_16;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_17;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_2;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_3;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_35;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_36;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_37;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_38;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_39;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_4;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_5;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_6;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_7;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_8;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_9;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_10;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_11;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_12;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_13;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_14;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_15;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_16;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_17;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_2;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_3;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_4;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_5;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_6;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_7;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_8;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_9;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_10;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_11;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_12;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_13;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_14;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_15;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_16;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_17;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_2;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_3;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_4;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_5;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_50;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_51;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_6;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_7;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_8;
  wire mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_9;
  wire [21:0]mul_ln29_reg_2795;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_10;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_11;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_12;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_13;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_14;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_15;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_16;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_17;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_18;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_19;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_2;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_20;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_21;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_22;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_23;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_3;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_4;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_5;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_6;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_7;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_8;
  wire mul_mul_11ns_11ns_22_4_1_U28_n_9;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_10;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_11;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_12;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_13;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_14;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_15;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_16;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_17;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_2;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_3;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_4;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_5;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_6;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_7;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_8;
  wire mul_mul_16ns_8ns_24_4_1_U33_n_9;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_10;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_11;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_12;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_13;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_14;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_15;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_16;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_17;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_2;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_3;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_4;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_5;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_6;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_7;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_8;
  wire mul_mul_16ns_8ns_24_4_1_U34_n_9;
  wire ouput_buffer_0_0_V_U_n_2;
  wire ouput_buffer_0_0_V_U_n_3;
  wire ouput_buffer_0_0_V_U_n_4;
  wire ouput_buffer_0_0_V_ce0;
  wire ouput_buffer_0_0_V_ce1;
  wire ouput_buffer_0_0_V_we0;
  wire ouput_buffer_2_0_V_U_n_16;
  wire ouput_buffer_2_0_V_U_n_20;
  wire ouput_buffer_2_0_V_U_n_21;
  wire ouput_buffer_2_0_V_U_n_22;
  wire ouput_buffer_2_0_V_U_n_23;
  wire ouput_buffer_2_0_V_U_n_24;
  wire ouput_buffer_2_0_V_U_n_25;
  wire [10:1]ouput_buffer_2_0_V_addr_1_reg_3080;
  wire [10:0]ouput_buffer_2_0_V_address0;
  wire ouput_index_write_counter679_load_08652495_reg_337;
  wire \ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ;
  wire [15:0]ouput_index_write_counter679_load_08652495_reg_337_reg;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_4 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_5 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_6 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_7 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_8 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_9 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_2 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_3 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_4 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_5 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_6 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_7 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_8 ;
  wire \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_9 ;
  wire out_col_index_fu_1620;
  wire \out_col_index_fu_162[0]_i_1_n_2 ;
  wire \out_col_index_fu_162[0]_i_3_n_2 ;
  wire [31:0]out_col_index_fu_162_reg;
  wire \out_col_index_fu_162_reg[0]_i_2_n_10 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_11 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_12 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_13 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_14 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_15 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_16 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_17 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_2 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_3 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_4 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_5 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_6 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_7 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_8 ;
  wire \out_col_index_fu_162_reg[0]_i_2_n_9 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_10 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_11 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_12 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_13 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_14 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_15 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_16 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_17 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_2 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_3 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_4 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_5 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_6 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_7 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_8 ;
  wire \out_col_index_fu_162_reg[16]_i_1_n_9 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_10 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_11 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_12 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_13 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_14 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_15 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_16 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_17 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_3 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_4 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_5 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_6 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_7 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_8 ;
  wire \out_col_index_fu_162_reg[24]_i_1_n_9 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_10 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_11 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_12 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_13 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_14 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_15 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_16 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_17 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_2 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_3 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_4 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_5 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_6 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_7 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_8 ;
  wire \out_col_index_fu_162_reg[8]_i_1_n_9 ;
  wire [15:0]p_0_in;
  wire [6:6]p_1_out;
  wire [15:0]p_1_out0;
  wire p_23_in;
  wire [15:1]p_Result_2_reg_2856;
  wire \p_Result_2_reg_2856[12]_i_10_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_11_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_12_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_13_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_2_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_3_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_4_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_5_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_6_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_7_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_8_n_2 ;
  wire \p_Result_2_reg_2856[12]_i_9_n_2 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1_n_3 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1_n_4 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1_n_5 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1_n_6 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1_n_7 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1_n_8 ;
  wire \p_Result_2_reg_2856_reg[12]_i_1_n_9 ;
  wire [15:0]p_Result_5_reg_2875;
  wire \p_Result_5_reg_2875[15]_i_2_n_2 ;
  wire \p_Result_5_reg_2875[15]_i_3_n_2 ;
  wire \p_Result_5_reg_2875[15]_i_4_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_10_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_3_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_4_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_5_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_6_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_7_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_8_n_2 ;
  wire \p_Result_5_reg_2875[7]_i_9_n_2 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1_n_3 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1_n_4 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1_n_5 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1_n_6 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1_n_7 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1_n_8 ;
  wire \p_Result_5_reg_2875_reg[15]_i_1_n_9 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2_n_2 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2_n_3 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2_n_4 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2_n_5 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2_n_6 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2_n_7 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2_n_8 ;
  wire \p_Result_5_reg_2875_reg[7]_i_2_n_9 ;
  wire p_Result_7_reg_3041;
  wire [15:0]p_Result_9_reg_2955;
  wire [15:0]p_Result_9_reg_2955_pp1_iter5_reg;
  wire [15:0]p_Result_9_reg_2955_pp1_iter6_reg;
  wire [15:0]p_Result_s_32_fu_1566_p4;
  wire [15:0]p_Result_s_fu_1231_p1;
  wire \p_Val2_13_reg_3031[0]_i_2_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_3_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_4_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_5_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_6_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_7_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_8_n_2 ;
  wire \p_Val2_13_reg_3031[0]_i_9_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_10_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_11_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_12_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_13_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_14_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_15_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_16_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_17_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_2_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_3_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_4_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_5_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_6_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_7_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_8_n_2 ;
  wire \p_Val2_13_reg_3031[16]_i_9_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_10_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_11_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_12_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_2_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_3_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_4_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_5_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_6_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_7_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_8_n_2 ;
  wire \p_Val2_13_reg_3031[24]_i_9_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_10_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_2_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_3_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_4_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_5_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_6_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_7_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_8_n_2 ;
  wire \p_Val2_13_reg_3031[8]_i_9_n_2 ;
  wire [31:0]p_Val2_13_reg_3031_reg;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_10 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_11 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_12 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_13 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_14 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_15 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_16 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_17 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_2 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_3 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_4 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_5 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_6 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_7 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_8 ;
  wire \p_Val2_13_reg_3031_reg[0]_i_1_n_9 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_10 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_11 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_12 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_13 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_14 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_15 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_16 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_17 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_2 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_3 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_4 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_5 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_6 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_7 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_8 ;
  wire \p_Val2_13_reg_3031_reg[16]_i_1_n_9 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_10 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_11 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_12 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_13 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_14 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_15 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_16 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_17 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_3 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_4 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_5 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_6 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_7 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_8 ;
  wire \p_Val2_13_reg_3031_reg[24]_i_1_n_9 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_10 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_11 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_12 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_13 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_14 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_15 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_16 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_17 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_2 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_3 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_4 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_5 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_6 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_7 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_8 ;
  wire \p_Val2_13_reg_3031_reg[8]_i_1_n_9 ;
  wire p_Val2_14_reg_502;
  wire \p_Val2_14_reg_502[0]_i_10_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_11_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_1_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_4_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_5_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_6_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_7_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_8_n_2 ;
  wire \p_Val2_14_reg_502[0]_i_9_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_2_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_3_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_4_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_5_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_6_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_7_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_8_n_2 ;
  wire \p_Val2_14_reg_502[16]_i_9_n_2 ;
  wire \p_Val2_14_reg_502[24]_i_2_n_2 ;
  wire \p_Val2_14_reg_502[24]_i_3_n_2 ;
  wire \p_Val2_14_reg_502[24]_i_4_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_2_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_3_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_4_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_5_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_6_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_7_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_8_n_2 ;
  wire \p_Val2_14_reg_502[8]_i_9_n_2 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_10 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_11 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_12 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_13 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_14 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_15 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_16 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_17 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_2 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_3 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_4 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_5 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_6 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_7 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_8 ;
  wire \p_Val2_14_reg_502_reg[0]_i_3_n_9 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_10 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_11 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_12 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_13 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_14 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_15 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_16 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_17 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_2 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_3 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_4 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_5 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_6 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_7 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_8 ;
  wire \p_Val2_14_reg_502_reg[16]_i_1_n_9 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_10 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_11 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_12 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_13 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_14 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_15 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_16 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_17 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_3 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_4 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_5 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_6 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_7 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_8 ;
  wire \p_Val2_14_reg_502_reg[24]_i_1_n_9 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_10 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_11 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_12 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_13 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_14 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_15 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_16 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_17 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_2 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_3 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_4 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_5 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_6 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_7 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_8 ;
  wire \p_Val2_14_reg_502_reg[8]_i_1_n_9 ;
  wire \p_Val2_14_reg_502_reg_n_2_[0] ;
  wire \p_Val2_14_reg_502_reg_n_2_[10] ;
  wire \p_Val2_14_reg_502_reg_n_2_[11] ;
  wire \p_Val2_14_reg_502_reg_n_2_[12] ;
  wire \p_Val2_14_reg_502_reg_n_2_[13] ;
  wire \p_Val2_14_reg_502_reg_n_2_[14] ;
  wire \p_Val2_14_reg_502_reg_n_2_[15] ;
  wire \p_Val2_14_reg_502_reg_n_2_[1] ;
  wire \p_Val2_14_reg_502_reg_n_2_[2] ;
  wire \p_Val2_14_reg_502_reg_n_2_[3] ;
  wire \p_Val2_14_reg_502_reg_n_2_[4] ;
  wire \p_Val2_14_reg_502_reg_n_2_[5] ;
  wire \p_Val2_14_reg_502_reg_n_2_[6] ;
  wire \p_Val2_14_reg_502_reg_n_2_[7] ;
  wire \p_Val2_14_reg_502_reg_n_2_[8] ;
  wire \p_Val2_14_reg_502_reg_n_2_[9] ;
  wire \p_Val2_1_fu_154[0]_i_10_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_11_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_12_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_13_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_14_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_15_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_16_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_17_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_2_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_3_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_4_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_5_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_6_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_7_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_8_n_2 ;
  wire \p_Val2_1_fu_154[0]_i_9_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_10_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_11_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_12_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_13_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_14_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_15_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_16_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_17_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_2_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_3_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_4_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_5_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_6_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_7_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_8_n_2 ;
  wire \p_Val2_1_fu_154[16]_i_9_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_10_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_11_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_12_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_2_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_3_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_4_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_5_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_6_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_7_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_8_n_2 ;
  wire \p_Val2_1_fu_154[24]_i_9_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_10_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_11_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_12_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_13_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_14_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_15_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_16_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_17_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_2_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_3_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_4_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_5_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_6_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_7_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_8_n_2 ;
  wire \p_Val2_1_fu_154[8]_i_9_n_2 ;
  wire [31:0]p_Val2_1_fu_154_reg;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_10 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_11 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_12 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_13 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_14 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_15 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_16 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_17 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_2 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_3 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_4 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_5 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_6 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_7 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_8 ;
  wire \p_Val2_1_fu_154_reg[0]_i_1_n_9 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_10 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_11 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_12 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_13 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_14 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_15 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_16 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_17 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_2 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_3 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_4 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_5 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_6 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_7 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_8 ;
  wire \p_Val2_1_fu_154_reg[16]_i_1_n_9 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_10 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_11 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_12 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_13 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_14 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_15 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_16 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_17 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_3 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_4 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_5 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_6 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_7 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_8 ;
  wire \p_Val2_1_fu_154_reg[24]_i_1_n_9 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_10 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_11 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_12 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_13 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_14 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_15 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_16 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_17 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_2 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_3 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_4 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_5 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_6 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_7 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_8 ;
  wire \p_Val2_1_fu_154_reg[8]_i_1_n_9 ;
  wire \p_Val2_2_fu_158[0]_i_2_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_3_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_4_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_5_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_6_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_7_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_8_n_2 ;
  wire \p_Val2_2_fu_158[0]_i_9_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_2_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_3_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_4_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_5_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_6_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_7_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_8_n_2 ;
  wire \p_Val2_2_fu_158[16]_i_9_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_2_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_3_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_4_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_5_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_6_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_7_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_8_n_2 ;
  wire \p_Val2_2_fu_158[24]_i_9_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_2_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_3_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_4_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_5_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_6_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_7_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_8_n_2 ;
  wire \p_Val2_2_fu_158[8]_i_9_n_2 ;
  wire [31:0]p_Val2_2_fu_158_reg;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_10 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_11 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_12 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_13 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_14 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_15 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_16 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_17 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_2 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_3 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_4 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_5 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_6 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_7 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_8 ;
  wire \p_Val2_2_fu_158_reg[0]_i_1_n_9 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_10 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_11 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_12 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_13 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_14 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_15 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_16 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_17 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_2 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_3 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_4 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_5 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_6 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_7 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_8 ;
  wire \p_Val2_2_fu_158_reg[16]_i_1_n_9 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_10 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_11 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_12 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_13 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_14 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_15 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_16 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_17 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_3 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_4 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_5 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_6 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_7 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_8 ;
  wire \p_Val2_2_fu_158_reg[24]_i_1_n_9 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_10 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_11 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_12 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_13 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_14 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_15 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_16 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_17 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_2 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_3 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_4 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_5 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_6 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_7 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_8 ;
  wire \p_Val2_2_fu_158_reg[8]_i_1_n_9 ;
  wire p_Val2_7_reg_348;
  wire \p_Val2_7_reg_348[10]_i_3_n_2 ;
  wire [10:0]p_Val2_7_reg_348_reg;
  wire \p_Val2_7_reg_348_reg[10]_i_2_n_9 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1_n_2 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1_n_3 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1_n_4 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1_n_5 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1_n_6 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1_n_7 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1_n_8 ;
  wire \p_Val2_7_reg_348_reg[8]_i_1_n_9 ;
  wire [31:0]p_Val2_8_fu_760_p3;
  wire [16:0]p_Val2_8_reg_2838;
  wire \p_Val2_8_reg_2838[0]_i_2_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_3_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_4_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_5_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_6_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_7_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_8_n_2 ;
  wire \p_Val2_8_reg_2838[0]_i_9_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_2_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_3_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_4_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_5_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_6_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_7_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_8_n_2 ;
  wire \p_Val2_8_reg_2838[16]_i_9_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_2_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_3_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_4_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_5_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_6_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_7_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_8_n_2 ;
  wire \p_Val2_8_reg_2838[8]_i_9_n_2 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1_n_2 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1_n_3 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1_n_4 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1_n_5 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1_n_6 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1_n_7 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1_n_8 ;
  wire \p_Val2_8_reg_2838_reg[0]_i_1_n_9 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1_n_2 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1_n_3 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1_n_4 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1_n_5 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1_n_6 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1_n_7 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1_n_8 ;
  wire \p_Val2_8_reg_2838_reg[16]_i_1_n_9 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1_n_2 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1_n_3 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1_n_4 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1_n_5 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1_n_6 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1_n_7 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1_n_8 ;
  wire \p_Val2_8_reg_2838_reg[8]_i_1_n_9 ;
  wire [0:0]p_dst_2_read_reg_91;
  wire p_reg_reg_i_115_n_2;
  wire p_reg_reg_i_116_n_2;
  wire p_reg_reg_i_117_n_2;
  wire p_reg_reg_i_118_n_2;
  wire p_reg_reg_i_119_n_2;
  wire p_reg_reg_i_120_n_2;
  wire p_reg_reg_i_121_n_2;
  wire p_reg_reg_i_122_n_2;
  wire p_reg_reg_i_123_n_2;
  wire p_reg_reg_i_123_n_3;
  wire p_reg_reg_i_123_n_4;
  wire p_reg_reg_i_123_n_5;
  wire p_reg_reg_i_123_n_6;
  wire p_reg_reg_i_123_n_7;
  wire p_reg_reg_i_123_n_8;
  wire p_reg_reg_i_123_n_9;
  wire p_reg_reg_i_124_n_2;
  wire p_reg_reg_i_125_n_2;
  wire p_reg_reg_i_126_n_2;
  wire p_reg_reg_i_127_n_2;
  wire p_reg_reg_i_128_n_2;
  wire p_reg_reg_i_129_n_2;
  wire p_reg_reg_i_130_n_2;
  wire p_reg_reg_i_131_n_2;
  wire p_reg_reg_i_132_n_2;
  wire p_reg_reg_i_133_n_2;
  wire p_reg_reg_i_134_n_2;
  wire p_reg_reg_i_135_n_2;
  wire p_reg_reg_i_135_n_3;
  wire p_reg_reg_i_135_n_4;
  wire p_reg_reg_i_135_n_5;
  wire p_reg_reg_i_135_n_6;
  wire p_reg_reg_i_135_n_7;
  wire p_reg_reg_i_135_n_8;
  wire p_reg_reg_i_135_n_9;
  wire p_reg_reg_i_157_n_5;
  wire p_reg_reg_i_157_n_6;
  wire p_reg_reg_i_157_n_7;
  wire p_reg_reg_i_157_n_8;
  wire p_reg_reg_i_157_n_9;
  wire p_reg_reg_i_170_n_2;
  wire p_reg_reg_i_171_n_2;
  wire p_reg_reg_i_172_n_2;
  wire p_reg_reg_i_173_n_2;
  wire p_reg_reg_i_174_n_2;
  wire p_reg_reg_i_175_n_2;
  wire p_reg_reg_i_176_n_2;
  wire p_reg_reg_i_177_n_2;
  wire p_reg_reg_i_178_n_2;
  wire p_reg_reg_i_179_n_2;
  wire p_reg_reg_i_180_n_2;
  wire p_reg_reg_i_181_n_2;
  wire p_reg_reg_i_182_n_2;
  wire p_reg_reg_i_183_n_2;
  wire p_reg_reg_i_184_n_2;
  wire p_reg_reg_i_185_n_2;
  wire p_reg_reg_i_186_n_2;
  wire p_reg_reg_i_187_n_2;
  wire p_reg_reg_i_188_n_2;
  wire p_reg_reg_i_189_n_2;
  wire p_reg_reg_i_190_n_2;
  wire p_reg_reg_i_190_n_3;
  wire p_reg_reg_i_190_n_4;
  wire p_reg_reg_i_190_n_5;
  wire p_reg_reg_i_190_n_6;
  wire p_reg_reg_i_190_n_7;
  wire p_reg_reg_i_190_n_8;
  wire p_reg_reg_i_190_n_9;
  wire p_reg_reg_i_191_n_2;
  wire p_reg_reg_i_192_n_2;
  wire p_reg_reg_i_193_n_2;
  wire p_reg_reg_i_194_n_2;
  wire p_reg_reg_i_195_n_2;
  wire p_reg_reg_i_196_n_2;
  wire p_reg_reg_i_197_n_2;
  wire p_reg_reg_i_198_n_2;
  wire p_reg_reg_i_199_n_2;
  wire p_reg_reg_i_200_n_2;
  wire p_reg_reg_i_201_n_8;
  wire p_reg_reg_i_201_n_9;
  wire p_reg_reg_i_202_n_2;
  wire p_reg_reg_i_202_n_3;
  wire p_reg_reg_i_202_n_4;
  wire p_reg_reg_i_202_n_5;
  wire p_reg_reg_i_202_n_6;
  wire p_reg_reg_i_202_n_7;
  wire p_reg_reg_i_202_n_8;
  wire p_reg_reg_i_202_n_9;
  wire p_reg_reg_i_203_n_2;
  wire p_reg_reg_i_203_n_3;
  wire p_reg_reg_i_203_n_4;
  wire p_reg_reg_i_203_n_5;
  wire p_reg_reg_i_203_n_6;
  wire p_reg_reg_i_203_n_7;
  wire p_reg_reg_i_203_n_8;
  wire p_reg_reg_i_203_n_9;
  wire p_reg_reg_i_20__1_n_5;
  wire p_reg_reg_i_20__1_n_6;
  wire p_reg_reg_i_20__1_n_7;
  wire p_reg_reg_i_20__1_n_8;
  wire p_reg_reg_i_20__1_n_9;
  wire p_reg_reg_i_212_n_2;
  wire p_reg_reg_i_213_n_2;
  wire p_reg_reg_i_214_n_2;
  wire p_reg_reg_i_215_n_2;
  wire p_reg_reg_i_216_n_2;
  wire p_reg_reg_i_217_n_2;
  wire p_reg_reg_i_21__0_n_2;
  wire p_reg_reg_i_21__0_n_3;
  wire p_reg_reg_i_21__0_n_4;
  wire p_reg_reg_i_21__0_n_5;
  wire p_reg_reg_i_21__0_n_6;
  wire p_reg_reg_i_21__0_n_7;
  wire p_reg_reg_i_21__0_n_8;
  wire p_reg_reg_i_21__0_n_9;
  wire p_reg_reg_i_226_n_2;
  wire p_reg_reg_i_226_n_3;
  wire p_reg_reg_i_226_n_4;
  wire p_reg_reg_i_226_n_5;
  wire p_reg_reg_i_226_n_6;
  wire p_reg_reg_i_226_n_7;
  wire p_reg_reg_i_226_n_8;
  wire p_reg_reg_i_226_n_9;
  wire p_reg_reg_i_227__0_n_2;
  wire p_reg_reg_i_228__0_n_2;
  wire p_reg_reg_i_229__0_n_2;
  wire p_reg_reg_i_230__0_n_2;
  wire p_reg_reg_i_231__0_n_2;
  wire p_reg_reg_i_232__0_n_2;
  wire p_reg_reg_i_233__0_n_2;
  wire p_reg_reg_i_234__0_n_2;
  wire p_reg_reg_i_235_n_2;
  wire p_reg_reg_i_236_n_2;
  wire p_reg_reg_i_237_n_2;
  wire p_reg_reg_i_238_n_2;
  wire p_reg_reg_i_239_n_2;
  wire p_reg_reg_i_23__0_n_2;
  wire p_reg_reg_i_23__0_n_3;
  wire p_reg_reg_i_23__0_n_4;
  wire p_reg_reg_i_23__0_n_5;
  wire p_reg_reg_i_23__0_n_6;
  wire p_reg_reg_i_23__0_n_7;
  wire p_reg_reg_i_23__0_n_8;
  wire p_reg_reg_i_23__0_n_9;
  wire p_reg_reg_i_240_n_2;
  wire p_reg_reg_i_241_n_2;
  wire p_reg_reg_i_242_n_2;
  wire p_reg_reg_i_243_n_2;
  wire p_reg_reg_i_244_n_2;
  wire p_reg_reg_i_245_n_2;
  wire p_reg_reg_i_246_n_2;
  wire p_reg_reg_i_246_n_3;
  wire p_reg_reg_i_246_n_4;
  wire p_reg_reg_i_246_n_5;
  wire p_reg_reg_i_246_n_6;
  wire p_reg_reg_i_246_n_7;
  wire p_reg_reg_i_246_n_8;
  wire p_reg_reg_i_246_n_9;
  wire p_reg_reg_i_247_n_2;
  wire p_reg_reg_i_248_n_2;
  wire p_reg_reg_i_249_n_2;
  wire p_reg_reg_i_250_n_2;
  wire p_reg_reg_i_251_n_2;
  wire p_reg_reg_i_252_n_2;
  wire p_reg_reg_i_253_n_2;
  wire p_reg_reg_i_254_n_2;
  wire p_reg_reg_i_255_n_2;
  wire p_reg_reg_i_256_n_2;
  wire p_reg_reg_i_257_n_2;
  wire p_reg_reg_i_258_n_2;
  wire p_reg_reg_i_259_n_2;
  wire p_reg_reg_i_260_n_2;
  wire p_reg_reg_i_261_n_2;
  wire p_reg_reg_i_262_n_2;
  wire p_reg_reg_i_263_n_3;
  wire p_reg_reg_i_263_n_4;
  wire p_reg_reg_i_263_n_5;
  wire p_reg_reg_i_263_n_6;
  wire p_reg_reg_i_263_n_7;
  wire p_reg_reg_i_263_n_8;
  wire p_reg_reg_i_263_n_9;
  wire p_reg_reg_i_264_n_2;
  wire p_reg_reg_i_265_n_2;
  wire p_reg_reg_i_266_n_2;
  wire p_reg_reg_i_267_n_2;
  wire p_reg_reg_i_268_n_2;
  wire p_reg_reg_i_269_n_2;
  wire p_reg_reg_i_26__0_n_4;
  wire p_reg_reg_i_26__0_n_5;
  wire p_reg_reg_i_26__0_n_6;
  wire p_reg_reg_i_26__0_n_7;
  wire p_reg_reg_i_26__0_n_8;
  wire p_reg_reg_i_26__0_n_9;
  wire p_reg_reg_i_270__0_n_2;
  wire p_reg_reg_i_271__0_n_2;
  wire p_reg_reg_i_272__0_n_2;
  wire p_reg_reg_i_273__0_n_2;
  wire p_reg_reg_i_274__0_n_2;
  wire p_reg_reg_i_275__0_n_2;
  wire p_reg_reg_i_276__0_n_2;
  wire p_reg_reg_i_277__0_n_2;
  wire p_reg_reg_i_278_n_2;
  wire p_reg_reg_i_278_n_3;
  wire p_reg_reg_i_278_n_4;
  wire p_reg_reg_i_278_n_5;
  wire p_reg_reg_i_278_n_6;
  wire p_reg_reg_i_278_n_7;
  wire p_reg_reg_i_278_n_8;
  wire p_reg_reg_i_278_n_9;
  wire p_reg_reg_i_279_n_2;
  wire p_reg_reg_i_280_n_2;
  wire p_reg_reg_i_281_n_2;
  wire p_reg_reg_i_282_n_2;
  wire p_reg_reg_i_283_n_2;
  wire p_reg_reg_i_284_n_2;
  wire p_reg_reg_i_285_n_2;
  wire p_reg_reg_i_286_n_2;
  wire p_reg_reg_i_287_n_2;
  wire p_reg_reg_i_288_n_2;
  wire p_reg_reg_i_289_n_2;
  wire p_reg_reg_i_28_n_2;
  wire p_reg_reg_i_290_n_2;
  wire p_reg_reg_i_291_n_2;
  wire p_reg_reg_i_292_n_2;
  wire p_reg_reg_i_293_n_2;
  wire p_reg_reg_i_294_n_2;
  wire p_reg_reg_i_295_n_2;
  wire p_reg_reg_i_296_n_2;
  wire p_reg_reg_i_297_n_2;
  wire p_reg_reg_i_298_n_2;
  wire p_reg_reg_i_299_n_2;
  wire p_reg_reg_i_29__0_n_2;
  wire p_reg_reg_i_300_n_2;
  wire p_reg_reg_i_301_n_2;
  wire p_reg_reg_i_302_n_2;
  wire p_reg_reg_i_303_n_2;
  wire p_reg_reg_i_304_n_2;
  wire p_reg_reg_i_305_n_2;
  wire p_reg_reg_i_306_n_2;
  wire p_reg_reg_i_307_n_2;
  wire p_reg_reg_i_308_n_2;
  wire p_reg_reg_i_309_n_2;
  wire p_reg_reg_i_30_n_2;
  wire p_reg_reg_i_310_n_2;
  wire p_reg_reg_i_311_n_2;
  wire p_reg_reg_i_312__0_n_2;
  wire p_reg_reg_i_313__0_n_2;
  wire p_reg_reg_i_314__0_n_2;
  wire p_reg_reg_i_315__0_n_2;
  wire p_reg_reg_i_316__0_n_2;
  wire p_reg_reg_i_317_n_2;
  wire p_reg_reg_i_31__0_n_2;
  wire p_reg_reg_i_32_n_2;
  wire p_reg_reg_i_33__0_n_2;
  wire p_reg_reg_i_34__0_n_2;
  wire p_reg_reg_i_35__0_n_2;
  wire p_reg_reg_i_36__0_n_2;
  wire [5:0]p_reg_reg_i_37__0;
  wire [5:0]p_reg_reg_i_37__0_0;
  wire p_reg_reg_i_38__0_n_2;
  wire p_reg_reg_i_39__0_n_2;
  wire p_reg_reg_i_40__0_n_2;
  wire p_reg_reg_i_41__0_n_2;
  wire p_reg_reg_i_42__0_n_2;
  wire p_reg_reg_i_43__0_n_2;
  wire p_reg_reg_i_43__0_n_3;
  wire p_reg_reg_i_43__0_n_4;
  wire p_reg_reg_i_43__0_n_5;
  wire p_reg_reg_i_43__0_n_6;
  wire p_reg_reg_i_43__0_n_7;
  wire p_reg_reg_i_43__0_n_8;
  wire p_reg_reg_i_43__0_n_9;
  wire p_reg_reg_i_44__0_n_2;
  wire p_reg_reg_i_45__2_n_2;
  wire p_reg_reg_i_46_n_2;
  wire p_reg_reg_i_47_n_2;
  wire p_reg_reg_i_48_n_2;
  wire p_reg_reg_i_49_n_2;
  wire p_reg_reg_i_50_n_2;
  wire p_reg_reg_i_51_n_2;
  wire p_reg_reg_i_52_n_2;
  wire p_reg_reg_i_53__0_n_2;
  wire p_reg_reg_i_54__1_n_2;
  wire p_reg_reg_i_55__1_n_2;
  wire p_reg_reg_i_56__1_n_2;
  wire p_reg_reg_i_57__1_n_2;
  wire p_reg_reg_i_58__0_n_2;
  wire p_reg_reg_i_59__0_n_2;
  wire p_reg_reg_i_60_n_2;
  wire p_reg_reg_i_61_n_2;
  wire p_reg_reg_i_62_n_2;
  wire p_reg_reg_i_63_n_2;
  wire p_reg_reg_i_64_n_2;
  wire p_reg_reg_i_65_n_2;
  wire p_reg_reg_i_66_n_2;
  wire p_reg_reg_i_67_n_2;
  wire p_reg_reg_i_68_n_2;
  wire p_reg_reg_i_69__1_n_2;
  wire p_reg_reg_i_70__1_n_2;
  wire p_reg_reg_i_71__1_n_2;
  wire p_reg_reg_i_72__0_n_2;
  wire p_reg_reg_i_73__0_n_2;
  wire p_reg_reg_i_74__1_n_2;
  wire p_reg_reg_i_75__0_n_2;
  wire p_reg_reg_i_76__1_n_2;
  wire p_reg_reg_i_77__0_n_2;
  wire p_reg_reg_i_78_n_2;
  wire p_reg_reg_i_79__0_n_2;
  wire p_reg_reg_i_80__0_n_10;
  wire p_reg_reg_i_80__0_n_11;
  wire p_reg_reg_i_80__0_n_12;
  wire p_reg_reg_i_80__0_n_13;
  wire p_reg_reg_i_80__0_n_14;
  wire p_reg_reg_i_80__0_n_15;
  wire p_reg_reg_i_80__0_n_16;
  wire p_reg_reg_i_80__0_n_17;
  wire p_reg_reg_i_80__0_n_3;
  wire p_reg_reg_i_80__0_n_4;
  wire p_reg_reg_i_80__0_n_5;
  wire p_reg_reg_i_80__0_n_6;
  wire p_reg_reg_i_80__0_n_7;
  wire p_reg_reg_i_80__0_n_8;
  wire p_reg_reg_i_80__0_n_9;
  wire p_reg_reg_i_80_n_2;
  wire p_reg_reg_i_81__0_n_2;
  wire p_reg_reg_i_82__0_n_2;
  wire p_reg_reg_i_83_n_2;
  wire p_reg_reg_i_84__0_n_2;
  wire p_reg_reg_i_85__0_n_2;
  wire p_reg_reg_i_89_n_5;
  wire p_reg_reg_i_89_n_6;
  wire p_reg_reg_i_89_n_7;
  wire p_reg_reg_i_89_n_8;
  wire p_reg_reg_i_89_n_9;
  wire p_reg_reg_i_90_n_5;
  wire p_reg_reg_i_90_n_6;
  wire p_reg_reg_i_90_n_7;
  wire p_reg_reg_i_90_n_8;
  wire p_reg_reg_i_90_n_9;
  wire pop;
  wire [15:0]procBlock_out_V_5_fu_1646_p4;
  wire [15:0]procBlock_out_V_6_fu_1655_p4;
  wire [15:0]procBlock_out_V_7_fu_1691_p4;
  wire [15:0]procBlock_out_V_8_fu_1700_p4;
  wire [15:0]procBlock_out_V_9_fu_1709_p4;
  wire [15:0]procBlock_out_V_fu_1637_p4;
  wire push;
  wire r_stage_reg_r_24;
  wire [25:0]remd_tmp;
  wire resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start;
  wire rev_fu_707_p2;
  wire rev_reg_2784;
  wire row_index666_load_016323373_reg_359;
  wire [10:0]row_index666_load_016323373_reg_359_reg;
  wire sel_tmp_fu_713_p2;
  wire sel_tmp_reg_2789;
  wire [15:0]select_ln166_fu_1104_p3;
  wire [14:0]select_ln468_10_fu_2172_p3;
  wire [14:0]select_ln468_11_fu_2179_p3;
  wire [14:0]select_ln468_1_fu_1789_p3;
  wire [14:0]select_ln468_2_fu_1873_p3;
  wire [14:0]select_ln468_3_fu_1880_p3;
  wire [14:0]select_ln468_4_fu_1956_p3;
  wire [14:0]select_ln468_5_fu_1963_p3;
  wire [14:0]select_ln468_6_fu_2028_p3;
  wire [14:0]select_ln468_7_fu_2035_p3;
  wire [14:0]select_ln468_8_fu_2100_p3;
  wire [14:0]select_ln468_9_fu_2107_p3;
  wire [14:0]select_ln468_fu_1782_p3;
  wire [10:0]select_ln686_fu_741_p3;
  wire [10:0]select_ln686_reg_2815;
  wire [10:0]select_ln686_reg_2815_pp1_iter1_reg;
  wire [10:0]select_ln686_reg_2815_pp1_iter2_reg;
  wire [10:0]select_ln686_reg_2815_pp1_iter3_reg;
  wire [15:0]select_ln878_10_fu_2198_p3;
  wire [15:0]select_ln878_11_fu_2206_p3;
  wire [15:0]select_ln878_1_fu_1822_p3;
  wire [15:0]select_ln878_2_fu_1905_p3;
  wire [15:0]select_ln878_3_fu_1913_p3;
  wire [15:0]select_ln878_4_fu_1982_p3;
  wire [15:0]select_ln878_5_fu_1990_p3;
  wire [15:0]select_ln878_6_fu_2054_p3;
  wire [15:0]select_ln878_7_fu_2062_p3;
  wire [15:0]select_ln878_8_fu_2126_p3;
  wire [15:0]select_ln878_9_fu_2134_p3;
  wire [15:0]select_ln878_fu_1814_p3;
  wire [15:0]select_ln89_reg_2900;
  wire \select_ln89_reg_2900[11]_i_2_n_2 ;
  wire \select_ln89_reg_2900[12]_i_2_n_2 ;
  wire \select_ln89_reg_2900[13]_i_2_n_2 ;
  wire \select_ln89_reg_2900[13]_i_3_n_2 ;
  wire \select_ln89_reg_2900[14]_i_10_n_2 ;
  wire \select_ln89_reg_2900[14]_i_11_n_2 ;
  wire \select_ln89_reg_2900[14]_i_12_n_2 ;
  wire \select_ln89_reg_2900[14]_i_13_n_2 ;
  wire \select_ln89_reg_2900[14]_i_14_n_2 ;
  wire \select_ln89_reg_2900[14]_i_15_n_2 ;
  wire \select_ln89_reg_2900[14]_i_16_n_2 ;
  wire \select_ln89_reg_2900[14]_i_17_n_2 ;
  wire \select_ln89_reg_2900[14]_i_18_n_2 ;
  wire \select_ln89_reg_2900[14]_i_19_n_2 ;
  wire \select_ln89_reg_2900[14]_i_20_n_2 ;
  wire \select_ln89_reg_2900[14]_i_21_n_2 ;
  wire \select_ln89_reg_2900[14]_i_22_n_2 ;
  wire \select_ln89_reg_2900[14]_i_23_n_2 ;
  wire \select_ln89_reg_2900[14]_i_26__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_27__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_28__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_29__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_2_n_2 ;
  wire \select_ln89_reg_2900[14]_i_30__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_31__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_32__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_33__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_34_n_2 ;
  wire \select_ln89_reg_2900[14]_i_35__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_36__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_37__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_38__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_39__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_3_n_2 ;
  wire \select_ln89_reg_2900[14]_i_40__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_41__0_n_2 ;
  wire \select_ln89_reg_2900[14]_i_5_n_2 ;
  wire \select_ln89_reg_2900[14]_i_6_n_2 ;
  wire \select_ln89_reg_2900[14]_i_7_n_2 ;
  wire \select_ln89_reg_2900[14]_i_8_n_2 ;
  wire \select_ln89_reg_2900[14]_i_9_n_2 ;
  wire \select_ln89_reg_2900[15]_i_3_n_2 ;
  wire \select_ln89_reg_2900[3]_i_2_n_2 ;
  wire \select_ln89_reg_2900[4]_i_2_n_2 ;
  wire \select_ln89_reg_2900[7]_i_2_n_2 ;
  wire \select_ln89_reg_2900[8]_i_2_n_2 ;
  wire \select_ln89_reg_2900[8]_i_3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3_n_2 ;
  wire \select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3_n_2 ;
  wire [15:0]select_ln89_reg_2900_pp1_iter5_reg;
  wire \select_ln89_reg_2900_reg[14]_i_24_n_2 ;
  wire \select_ln89_reg_2900_reg[14]_i_24_n_3 ;
  wire \select_ln89_reg_2900_reg[14]_i_24_n_4 ;
  wire \select_ln89_reg_2900_reg[14]_i_24_n_5 ;
  wire \select_ln89_reg_2900_reg[14]_i_24_n_6 ;
  wire \select_ln89_reg_2900_reg[14]_i_24_n_7 ;
  wire \select_ln89_reg_2900_reg[14]_i_24_n_8 ;
  wire \select_ln89_reg_2900_reg[14]_i_24_n_9 ;
  wire \select_ln89_reg_2900_reg[14]_i_25_n_3 ;
  wire \select_ln89_reg_2900_reg[14]_i_25_n_4 ;
  wire \select_ln89_reg_2900_reg[14]_i_25_n_5 ;
  wire \select_ln89_reg_2900_reg[14]_i_25_n_6 ;
  wire \select_ln89_reg_2900_reg[14]_i_25_n_7 ;
  wire \select_ln89_reg_2900_reg[14]_i_25_n_8 ;
  wire \select_ln89_reg_2900_reg[14]_i_25_n_9 ;
  wire \select_ln89_reg_2900_reg[14]_i_4_n_3 ;
  wire \select_ln89_reg_2900_reg[14]_i_4_n_4 ;
  wire \select_ln89_reg_2900_reg[14]_i_4_n_5 ;
  wire \select_ln89_reg_2900_reg[14]_i_4_n_6 ;
  wire \select_ln89_reg_2900_reg[14]_i_4_n_7 ;
  wire \select_ln89_reg_2900_reg[14]_i_4_n_8 ;
  wire \select_ln89_reg_2900_reg[14]_i_4_n_9 ;
  wire [0:0]sext_ln29_reg_2595;
  wire \sext_ln29_reg_2595_reg[10]_0 ;
  wire start0;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_once_reg;
  wire [9:3]sub177_i_fu_650_p2;
  wire [11:3]sub177_i_reg_2755;
  wire \sub177_i_reg_2755[10]_i_1_n_2 ;
  wire \sub177_i_reg_2755[11]_i_1_n_2 ;
  wire \sub177_i_reg_2755[4]_i_1_n_2 ;
  wire \sub177_i_reg_2755[5]_i_1_n_2 ;
  wire [0:0]sub181_i_fu_645_p2;
  wire [11:11]sub181_i_reg_2749;
  wire [15:0]sub_ln1351_2_fu_1023_p21_out;
  wire [15:0]sub_ln1351_3_fu_1403_p20_out;
  wire [15:1]sub_ln216_1_fu_886_p20_out;
  wire [31:1]sub_ln216_2_fu_1071_p20_out;
  wire t_V_reg_283;
  wire \t_V_reg_283[10]_i_2__0_n_2 ;
  wire \t_V_reg_283[10]_i_4_n_2 ;
  wire [10:0]t_V_reg_283_reg;
  wire tmp_4_fu_662_p3;
  wire [27:1]trunc_ln674_2_fu_799_p1;
  wire [15:0]trunc_ln674_2_reg_2869;
  wire \trunc_ln674_2_reg_2869[0]_i_10_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_1__0_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_3_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_4_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_5_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_6_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_7_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_8_n_2 ;
  wire \trunc_ln674_2_reg_2869[0]_i_9_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_10_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_3_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_4_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_5_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_6_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_7_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_8_n_2 ;
  wire \trunc_ln674_2_reg_2869[15]_i_9_n_2 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2_n_2 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2_n_3 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2_n_4 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2_n_5 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2_n_6 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2_n_7 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2_n_8 ;
  wire \trunc_ln674_2_reg_2869_reg[0]_i_2_n_9 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2_n_2 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2_n_3 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2_n_4 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2_n_5 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2_n_6 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2_n_7 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2_n_8 ;
  wire \trunc_ln674_2_reg_2869_reg[15]_i_2_n_9 ;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_10;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_11;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_12;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_13;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_14;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_15;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_16;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_17;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_18;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_19;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_20;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_21;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_22;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_23;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_24;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_25;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_26;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_27;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_28;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_29;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_3;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_30;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_31;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_5;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_6;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_61;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_62;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_63;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_64;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_65;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_66;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_67;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_68;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_69;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_7;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_70;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_71;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_72;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_73;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_74;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_75;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_76;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_77;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_78;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_79;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_8;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_80;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_81;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_82;
  wire udiv_27ns_11ns_27_31_seq_1_U27_n_9;
  wire xor_ln894_reg_3053;
  wire \xor_ln894_reg_3053[0]_i_10_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_11_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_12_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_13_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_14_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_15_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_16_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_17_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_18_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_19_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_4_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_5_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_6_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_7_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_8_n_2 ;
  wire \xor_ln894_reg_3053[0]_i_9_n_2 ;
  wire \xor_ln894_reg_3053_reg[0]_i_2_n_17 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3_n_3 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3_n_4 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3_n_5 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3_n_6 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3_n_7 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3_n_8 ;
  wire \xor_ln894_reg_3053_reg[0]_i_3_n_9 ;
  wire [15:0]zext_ln215_fu_984_p1;
  wire [10:0]\zext_ln216_1_reg_2732_reg[26]_0 ;
  wire [10:10]zext_ln29_2_reg_2629;
  wire [10:0]\zext_ln29_4_reg_2648_reg[26]_0 ;
  wire [0:0]\zext_ln29_4_reg_2648_reg[26]_1 ;
  wire [26:0]zext_ln29_5_reg_2656__0;
  wire [0:0]zext_ln29_reg_2624;
  wire [27:1]zext_ln658_reg_2744;
  wire [15:0]zext_ln674_reg_2950_pp1_iter5_reg_reg;
  wire [15:0]zext_ln674_reg_2950_pp1_iter6_reg_reg;
  wire [15:0]zext_ln674_reg_2950_reg;
  wire [10:0]zext_ln686_1_fu_1524_p1;
  wire [15:0]zext_ln874_fu_1082_p1;
  wire [7:0]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_18_O_UNCONNECTED ;
  wire [7:6]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:6]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:2]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45_CO_UNCONNECTED ;
  wire [7:3]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45_O_UNCONNECTED ;
  wire [7:0]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:7]\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_83_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln218_1_reg_3058_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_empty_30_reg_2881_reg[0]_i_14_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln686_reg_2800_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln809_reg_3165_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln809_reg_3165_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln809_reg_3165_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_294_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_indvar_flatten_reg_294_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_out_col_index_fu_162_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Result_2_reg_2856_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Result_5_reg_2875_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_13_reg_3031_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_14_reg_502_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_1_fu_154_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_2_fu_158_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_p_Val2_7_reg_348_reg[10]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_p_Val2_7_reg_348_reg[10]_i_2_O_UNCONNECTED ;
  wire [7:0]NLW_p_reg_reg_i_123_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_135_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_157_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_157_O_UNCONNECTED;
  wire [0:0]NLW_p_reg_reg_i_190_O_UNCONNECTED;
  wire [7:2]NLW_p_reg_reg_i_201_CO_UNCONNECTED;
  wire [7:3]NLW_p_reg_reg_i_201_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_20__1_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_20__1_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_246_O_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_263_CO_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_26__0_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_26__0_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_278_O_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_80__0_CO_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_89_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_89_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_90_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_90_O_UNCONNECTED;
  wire [0:0]\NLW_select_ln89_reg_2900_reg[14]_i_24_O_UNCONNECTED ;
  wire [7:7]\NLW_select_ln89_reg_2900_reg[14]_i_25_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln89_reg_2900_reg[14]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_xor_ln894_reg_3053_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_xor_ln894_reg_3053_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_xor_ln894_reg_3053_reg[0]_i_3_O_UNCONNECTED ;

  FDRE \DDR_wr_en_reg_3096_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\DDR_wr_en_reg_3096_reg[0]_0 ),
        .Q(DDR_wr_en_reg_3096),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_1 
       (.I0(accum_reg_V_0_0_1_reg_4910),
        .I1(DDR_wr_en_fu_1627_p2),
        .O(out_col_index_fu_1620));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_3_fu_2244_p2[8]),
        .Q(if_din[0]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_3_fu_2244_p2[9]),
        .Q(if_din[1]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_3_fu_2244_p2[10]),
        .Q(if_din[2]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_3_fu_2244_p2[11]),
        .Q(if_din[3]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_3_fu_2244_p2[12]),
        .Q(if_din[4]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_3_fu_2244_p2[13]),
        .Q(if_din[5]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_3_fu_2244_p2[14]),
        .Q(if_din[6]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_3_fu_2244_p2[15]),
        .Q(if_din[7]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_4_fu_2295_p2[8]),
        .Q(if_din[8]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_4_fu_2295_p2[9]),
        .Q(if_din[9]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_4_fu_2295_p2[10]),
        .Q(if_din[10]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_4_fu_2295_p2[11]),
        .Q(if_din[11]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_4_fu_2295_p2[12]),
        .Q(if_din[12]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_4_fu_2295_p2[13]),
        .Q(if_din[13]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_4_fu_2295_p2[14]),
        .Q(if_din[14]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(add_ln216_4_fu_2295_p2[15]),
        .Q(if_din[15]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5D5551550C000000)) 
    \Yaxis_overlap_en_2_reg_325[0]_i_1 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(Yaxis_overlap_en_reg_3036),
        .I5(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .O(\Yaxis_overlap_en_2_reg_325[0]_i_1_n_2 ));
  FDRE \Yaxis_overlap_en_2_reg_325_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .Q(Yaxis_overlap_en_2_reg_325_pp1_iter5_reg),
        .R(1'b0));
  FDRE \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Yaxis_overlap_en_2_reg_325_pp1_iter5_reg),
        .Q(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .R(1'b0));
  FDRE \Yaxis_overlap_en_2_reg_325_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Yaxis_overlap_en_2_reg_325[0]_i_1_n_2 ),
        .Q(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \Yaxis_overlap_en_reg_3036[0]_i_1 
       (.I0(icmp_ln686_reg_2800_pp1_iter3_reg),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ap_block_pp1_stage0_subdone),
        .O(Yaxis_overlap_en_reg_30360));
  LUT6 #(
    .INIT(64'h4575BA8ABA8ABA8A)) 
    \Yaxis_overlap_en_reg_3036[0]_i_100 
       (.I0(Yindex_output_tmp_reg_316[15]),
        .I1(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_13_reg_3031_reg[15]),
        .I4(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I5(in[15]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_100_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_101 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[14]),
        .I2(Yindex_output_tmp_reg_316[14]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_101_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_102 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[13]),
        .I2(Yindex_output_tmp_reg_316[13]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[13]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_102_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_103 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[12]),
        .I2(Yindex_output_tmp_reg_316[12]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_103_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_104 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[11]),
        .I2(Yindex_output_tmp_reg_316[11]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[11]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_104_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_105 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[10]),
        .I2(Yindex_output_tmp_reg_316[10]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_105_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_106 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[9]),
        .I2(Yindex_output_tmp_reg_316[9]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[9]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_106_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_107 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[8]),
        .I2(Yindex_output_tmp_reg_316[8]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_107_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_108 
       (.I0(in[7]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_108_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_109 
       (.I0(in[6]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_109_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_110 
       (.I0(in[5]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_110_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_111 
       (.I0(in[4]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_111_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_112 
       (.I0(in[3]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_112_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_113 
       (.I0(in[2]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_113_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_114 
       (.I0(in[1]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_114_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_115 
       (.I0(in[0]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_115_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_116 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[7]),
        .I2(Yindex_output_tmp_reg_316[7]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[7]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_116_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_117 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[6]),
        .I2(Yindex_output_tmp_reg_316[6]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[6]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_117_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_118 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[5]),
        .I2(Yindex_output_tmp_reg_316[5]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[5]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_118_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_119 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[4]),
        .I2(Yindex_output_tmp_reg_316[4]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_119_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_120 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[3]),
        .I2(Yindex_output_tmp_reg_316[3]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[3]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_120_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_121 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[2]),
        .I2(Yindex_output_tmp_reg_316[2]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_121_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_122 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[1]),
        .I2(Yindex_output_tmp_reg_316[1]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[1]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_122_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \Yaxis_overlap_en_reg_3036[0]_i_123 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[0]),
        .I2(Yindex_output_tmp_reg_316[0]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[0]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_123_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_19 
       (.I0(in[24]),
        .I1(in[25]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_19_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \Yaxis_overlap_en_reg_3036[0]_i_2 
       (.I0(icmp_ln890_5_fu_1408_p2),
        .I1(icmp_ln882_4_fu_1394_p2),
        .I2(rev_reg_2784),
        .O(Yaxis_overlap_en_fu_1419_p2));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_20 
       (.I0(in[22]),
        .I1(in[23]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_21 
       (.I0(in[20]),
        .I1(in[21]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_22 
       (.I0(in[18]),
        .I1(in[19]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_23 
       (.I0(in[16]),
        .I1(in[17]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_23_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_24 
       (.I0(in[26]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_25 
       (.I0(in[25]),
        .I1(in[24]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_26 
       (.I0(in[23]),
        .I1(in[22]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_27 
       (.I0(in[21]),
        .I1(in[20]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_28 
       (.I0(in[19]),
        .I1(in[18]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_29 
       (.I0(in[17]),
        .I1(in[16]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_29_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_30 
       (.I0(sub_ln1351_3_fu_1403_p20_out[14]),
        .I1(sub_ln1351_3_fu_1403_p20_out[15]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_31 
       (.I0(sub_ln1351_3_fu_1403_p20_out[12]),
        .I1(sub_ln1351_3_fu_1403_p20_out[13]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_32 
       (.I0(sub_ln1351_3_fu_1403_p20_out[10]),
        .I1(sub_ln1351_3_fu_1403_p20_out[11]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_33 
       (.I0(sub_ln1351_3_fu_1403_p20_out[8]),
        .I1(sub_ln1351_3_fu_1403_p20_out[9]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_35 
       (.I0(sub_ln1351_3_fu_1403_p20_out[4]),
        .I1(sub_ln1351_3_fu_1403_p20_out[5]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Yaxis_overlap_en_reg_3036[0]_i_36 
       (.I0(sub_ln1351_3_fu_1403_p20_out[2]),
        .I1(sub_ln1351_3_fu_1403_p20_out[3]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_36_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_37 
       (.I0(sub_ln1351_3_fu_1403_p20_out[15]),
        .I1(sub_ln1351_3_fu_1403_p20_out[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_37_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_38 
       (.I0(sub_ln1351_3_fu_1403_p20_out[13]),
        .I1(sub_ln1351_3_fu_1403_p20_out[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_38_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_39 
       (.I0(sub_ln1351_3_fu_1403_p20_out[11]),
        .I1(sub_ln1351_3_fu_1403_p20_out[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_39_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_40 
       (.I0(sub_ln1351_3_fu_1403_p20_out[9]),
        .I1(sub_ln1351_3_fu_1403_p20_out[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_40_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_41 
       (.I0(sub_ln1351_3_fu_1403_p20_out[6]),
        .I1(sub_ln1351_3_fu_1403_p20_out[7]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_41_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_42 
       (.I0(sub_ln1351_3_fu_1403_p20_out[5]),
        .I1(sub_ln1351_3_fu_1403_p20_out[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_42_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_43 
       (.I0(sub_ln1351_3_fu_1403_p20_out[3]),
        .I1(sub_ln1351_3_fu_1403_p20_out[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_43_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_44 
       (.I0(sub_ln1351_3_fu_1403_p20_out[0]),
        .I1(sub_ln1351_3_fu_1403_p20_out[1]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_44_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_47 
       (.I0(in[15]),
        .I1(p_1_out0[15]),
        .I2(in[14]),
        .I3(p_1_out0[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_47_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_48 
       (.I0(in[13]),
        .I1(p_1_out0[13]),
        .I2(in[12]),
        .I3(p_1_out0[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_48_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_49 
       (.I0(in[11]),
        .I1(p_1_out0[11]),
        .I2(in[10]),
        .I3(p_1_out0[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_49_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_50 
       (.I0(in[9]),
        .I1(p_1_out0[9]),
        .I2(in[8]),
        .I3(p_1_out0[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_50_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_51 
       (.I0(in[7]),
        .I1(p_1_out0[7]),
        .I2(in[6]),
        .I3(p_1_out0[6]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_51_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_52 
       (.I0(in[5]),
        .I1(p_1_out0[5]),
        .I2(in[4]),
        .I3(p_1_out0[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_52_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_53 
       (.I0(in[3]),
        .I1(p_1_out0[3]),
        .I2(in[2]),
        .I3(p_1_out0[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_53_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \Yaxis_overlap_en_reg_3036[0]_i_54 
       (.I0(in[1]),
        .I1(p_1_out0[1]),
        .I2(in[0]),
        .I3(p_1_out0[0]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_54_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_55 
       (.I0(p_1_out0[15]),
        .I1(in[15]),
        .I2(p_1_out0[14]),
        .I3(in[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_55_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_56 
       (.I0(p_1_out0[13]),
        .I1(in[13]),
        .I2(p_1_out0[12]),
        .I3(in[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_56_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_57 
       (.I0(p_1_out0[11]),
        .I1(in[11]),
        .I2(p_1_out0[10]),
        .I3(in[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_57_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_58 
       (.I0(p_1_out0[9]),
        .I1(in[9]),
        .I2(p_1_out0[8]),
        .I3(in[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_58_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_59 
       (.I0(p_1_out0[7]),
        .I1(in[7]),
        .I2(p_1_out0[6]),
        .I3(in[6]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_59_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_60 
       (.I0(p_1_out0[5]),
        .I1(in[5]),
        .I2(p_1_out0[4]),
        .I3(in[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_60_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_61 
       (.I0(p_1_out0[3]),
        .I1(in[3]),
        .I2(p_1_out0[2]),
        .I3(in[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_61_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Yaxis_overlap_en_reg_3036[0]_i_62 
       (.I0(p_1_out0[1]),
        .I1(in[1]),
        .I2(p_1_out0[0]),
        .I3(in[0]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_62_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_64__0 
       (.I0(in[7]),
        .I1(p_1_out0[7]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_64__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_65__0 
       (.I0(in[6]),
        .I1(p_1_out0[6]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_65__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_66__0 
       (.I0(in[5]),
        .I1(p_1_out0[5]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_66__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_67__0 
       (.I0(in[4]),
        .I1(p_1_out0[4]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_67__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_68__0 
       (.I0(in[3]),
        .I1(p_1_out0[3]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_68__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_69__0 
       (.I0(in[2]),
        .I1(p_1_out0[2]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_69__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_70__0 
       (.I0(in[1]),
        .I1(p_1_out0[1]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_70__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_71__0 
       (.I0(in[0]),
        .I1(p_1_out0[0]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_71__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_72 
       (.I0(in[26]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_72_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_73 
       (.I0(in[25]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_73_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_74 
       (.I0(in[24]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_74_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_75 
       (.I0(in[23]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_75_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_76 
       (.I0(in[22]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_76_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_77 
       (.I0(in[21]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_77_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_78 
       (.I0(in[20]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_78_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_79 
       (.I0(in[19]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_79_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_80 
       (.I0(in[18]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_80_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_81 
       (.I0(in[17]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_81_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Yaxis_overlap_en_reg_3036[0]_i_82 
       (.I0(in[16]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_82_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_85__0 
       (.I0(in[15]),
        .I1(p_1_out0[15]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_85__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_86__0 
       (.I0(in[14]),
        .I1(p_1_out0[14]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_86__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_87__0 
       (.I0(in[13]),
        .I1(p_1_out0[13]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_87__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_88__0 
       (.I0(in[12]),
        .I1(p_1_out0[12]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_88__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_89__0 
       (.I0(in[11]),
        .I1(p_1_out0[11]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_89__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_90__0 
       (.I0(in[10]),
        .I1(p_1_out0[10]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_90__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_91__0 
       (.I0(in[9]),
        .I1(p_1_out0[9]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_91__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Yaxis_overlap_en_reg_3036[0]_i_92__0 
       (.I0(in[8]),
        .I1(p_1_out0[8]),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_92__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_93 
       (.I0(in[14]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_93_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_94 
       (.I0(in[13]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_94_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_95 
       (.I0(in[12]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_95_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_96 
       (.I0(in[11]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_96_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_97 
       (.I0(in[10]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_97_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_98 
       (.I0(in[9]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_98_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Yaxis_overlap_en_reg_3036[0]_i_99 
       (.I0(in[8]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\Yaxis_overlap_en_reg_3036[0]_i_99_n_2 ));
  FDRE \Yaxis_overlap_en_reg_3036_reg[0] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(Yaxis_overlap_en_fu_1419_p2),
        .Q(Yaxis_overlap_en_reg_3036),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_9 }),
        .DI({\Yaxis_overlap_en_reg_3036[0]_i_47_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_48_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_49_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_50_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_51_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_52_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_53_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_54_n_2 }),
        .O(\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_18_O_UNCONNECTED [7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_55_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_56_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_57_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_58_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_59_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_60_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_61_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_62_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_3 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_3_CO_UNCONNECTED [7:6],icmp_ln890_5_fu_1408_p2,\Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_3_n_9 }),
        .DI({1'b0,1'b0,DI}),
        .O(\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,S}));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_34 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_9 }),
        .DI(in[7:0]),
        .O(sub_ln1351_3_fu_1403_p20_out[7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_64__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_65__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_66__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_67__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_68__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_69__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_70__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_71__0_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_4 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_18_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_4_CO_UNCONNECTED [7:6],icmp_ln882_4_fu_1394_p2,\Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_4_n_9 }),
        .DI({1'b0,1'b0,in[26],\Yaxis_overlap_en_reg_3036[0]_i_19_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_20_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_21_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_22_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_23_n_2 }),
        .O(\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\Yaxis_overlap_en_reg_3036[0]_i_24_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_25_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_26_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_27_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_28_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_29_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_45 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45_CO_UNCONNECTED [7:4],CO,\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45_CO_UNCONNECTED [2],\Yaxis_overlap_en_reg_3036_reg[0]_i_45_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_45_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,in[26:24]}),
        .O({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_45_O_UNCONNECTED [7:3],\zext_ln216_1_reg_2732_reg[26]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\Yaxis_overlap_en_reg_3036[0]_i_72_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_73_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_74_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_46 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_2 ),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_46_n_9 }),
        .DI(in[23:16]),
        .O(\zext_ln216_1_reg_2732_reg[26]_0 [7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_75_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_76_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_77_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_78_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_79_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_80_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_81_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_82_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_5_n_9 }),
        .DI({\Yaxis_overlap_en_reg_3036[0]_i_30_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_31_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_32_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_33_n_2 ,sub_ln1351_3_fu_1403_p20_out[7],\Yaxis_overlap_en_reg_3036[0]_i_35_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_36_n_2 ,sub_ln1351_3_fu_1403_p20_out[1]}),
        .O(\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_37_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_38_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_39_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_40_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_41_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_42_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_43_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_44_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_63 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_34_n_2 ),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_63_n_9 }),
        .DI(in[15:8]),
        .O(sub_ln1351_3_fu_1403_p20_out[15:8]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_85__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_86__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_87__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_88__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_89__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_90__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_91__0_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_92__0_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_83 
       (.CI(\Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Yaxis_overlap_en_reg_3036_reg[0]_i_83_CO_UNCONNECTED [7],\Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_83_n_9 }),
        .DI({1'b0,\Yaxis_overlap_en_reg_3036[0]_i_93_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_94_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_95_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_96_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_97_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_98_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_99_n_2 }),
        .O(p_1_out0[15:8]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_100_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_101_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_102_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_103_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_104_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_105_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_106_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_107_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_3036_reg[0]_i_84 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_2 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_3 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_4 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_5 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_6 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_7 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_8 ,\Yaxis_overlap_en_reg_3036_reg[0]_i_84_n_9 }),
        .DI({\Yaxis_overlap_en_reg_3036[0]_i_108_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_109_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_110_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_111_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_112_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_113_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_114_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_115_n_2 }),
        .O(p_1_out0[7:0]),
        .S({\Yaxis_overlap_en_reg_3036[0]_i_116_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_117_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_118_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_119_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_120_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_121_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_122_n_2 ,\Yaxis_overlap_en_reg_3036[0]_i_123_n_2 }));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \Yindex_output_tmp_reg_316[26]_i_1 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .O(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \Yindex_output_tmp_reg_316[31]_i_1 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .O(\Yindex_output_tmp_reg_316[31]_i_1_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_31),
        .Q(Yindex_output_tmp_reg_316[0]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[10] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_21),
        .Q(Yindex_output_tmp_reg_316[10]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[11] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_20),
        .Q(Yindex_output_tmp_reg_316[11]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[12] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_19),
        .Q(Yindex_output_tmp_reg_316[12]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[13] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_18),
        .Q(Yindex_output_tmp_reg_316[13]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[14] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_17),
        .Q(Yindex_output_tmp_reg_316[14]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[15] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_16),
        .Q(Yindex_output_tmp_reg_316[15]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[16] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_15),
        .Q(Yindex_output_tmp_reg_316[16]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[17] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_14),
        .Q(Yindex_output_tmp_reg_316[17]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[18] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_13),
        .Q(Yindex_output_tmp_reg_316[18]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[19] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_12),
        .Q(Yindex_output_tmp_reg_316[19]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_30),
        .Q(Yindex_output_tmp_reg_316[1]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[20] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_11),
        .Q(Yindex_output_tmp_reg_316[20]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[21] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_10),
        .Q(Yindex_output_tmp_reg_316[21]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[22] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_9),
        .Q(Yindex_output_tmp_reg_316[22]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[23] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_8),
        .Q(Yindex_output_tmp_reg_316[23]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[24] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_7),
        .Q(Yindex_output_tmp_reg_316[24]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[25] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_6),
        .Q(Yindex_output_tmp_reg_316[25]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[26] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_5),
        .Q(Yindex_output_tmp_reg_316[26]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[27] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(p_Val2_13_reg_3031_reg[27]),
        .Q(Yindex_output_tmp_reg_316[27]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[28] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(p_Val2_13_reg_3031_reg[28]),
        .Q(Yindex_output_tmp_reg_316[28]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[29] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(p_Val2_13_reg_3031_reg[29]),
        .Q(Yindex_output_tmp_reg_316[29]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_29),
        .Q(Yindex_output_tmp_reg_316[2]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[30] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(p_Val2_13_reg_3031_reg[30]),
        .Q(Yindex_output_tmp_reg_316[30]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[31] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(p_Val2_13_reg_3031_reg[31]),
        .Q(Yindex_output_tmp_reg_316[31]),
        .R(\Yindex_output_tmp_reg_316[31]_i_1_n_2 ));
  FDRE \Yindex_output_tmp_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_28),
        .Q(Yindex_output_tmp_reg_316[3]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_27),
        .Q(Yindex_output_tmp_reg_316[4]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_26),
        .Q(Yindex_output_tmp_reg_316[5]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_25),
        .Q(Yindex_output_tmp_reg_316[6]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[7] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_24),
        .Q(Yindex_output_tmp_reg_316[7]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[8] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_23),
        .Q(Yindex_output_tmp_reg_316[8]),
        .R(1'b0));
  FDRE \Yindex_output_tmp_reg_316_reg[9] 
       (.C(ap_clk),
        .CE(\Yindex_output_tmp_reg_316[26]_i_1_n_2 ),
        .D(udiv_27ns_11ns_27_31_seq_1_U27_n_22),
        .Q(Yindex_output_tmp_reg_316[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h51FF5100)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_1 
       (.I0(p_Result_7_reg_3041),
        .I1(\and_ln218_1_reg_3058_reg_n_2_[0] ),
        .I2(DDR_wr_en_fu_1627_p2),
        .I3(accum_reg_V_0_0_1_reg_4910),
        .I4(ap_CS_fsm_state63),
        .O(accum_reg_overlap_V_2_0_1_reg_381));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_10 
       (.I0(accum_reg_V_0_0_1_reg_491[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_4 
       (.I0(accum_reg_V_0_0_1_reg_491[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_5 
       (.I0(accum_reg_V_0_0_1_reg_491[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_6 
       (.I0(accum_reg_V_0_0_1_reg_491[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_7 
       (.I0(accum_reg_V_0_0_1_reg_491[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_8 
       (.I0(accum_reg_V_0_0_1_reg_491[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_9 
       (.I0(accum_reg_V_0_0_1_reg_491[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_2 
       (.I0(accum_reg_V_0_0_1_reg_491[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_3 
       (.I0(accum_reg_V_0_0_1_reg_491[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_4 
       (.I0(accum_reg_V_0_0_1_reg_491[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_5 
       (.I0(accum_reg_V_0_0_1_reg_491[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_6 
       (.I0(accum_reg_V_0_0_1_reg_491[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_7 
       (.I0(accum_reg_V_0_0_1_reg_491[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_8 
       (.I0(accum_reg_V_0_0_1_reg_491[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_0_1_reg_491[7]_i_9 
       (.I0(accum_reg_V_0_0_1_reg_491[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_1_fu_1789_p3[0]));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[0]),
        .Q(accum_reg_V_0_0_1_reg_491[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[10]),
        .Q(accum_reg_V_0_0_1_reg_491[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[11]),
        .Q(accum_reg_V_0_0_1_reg_491[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[12]),
        .Q(accum_reg_V_0_0_1_reg_491[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[13]),
        .Q(accum_reg_V_0_0_1_reg_491[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[14]),
        .Q(accum_reg_V_0_0_1_reg_491[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[15]),
        .Q(accum_reg_V_0_0_1_reg_491[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[1]),
        .Q(accum_reg_V_0_0_1_reg_491[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[2]),
        .Q(accum_reg_V_0_0_1_reg_491[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[3]),
        .Q(accum_reg_V_0_0_1_reg_491[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[4]),
        .Q(accum_reg_V_0_0_1_reg_491[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[5]),
        .Q(accum_reg_V_0_0_1_reg_491[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[6]),
        .Q(accum_reg_V_0_0_1_reg_491[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[7]),
        .Q(accum_reg_V_0_0_1_reg_491[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[8]),
        .Q(accum_reg_V_0_0_1_reg_491[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_0_0_1_reg_491_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_1_fu_1822_p3[9]),
        .Q(accum_reg_V_0_0_1_reg_491[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  LUT5 #(
    .INIT(32'hA2FFA200)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_1 
       (.I0(p_Result_7_reg_3041),
        .I1(\and_ln218_1_reg_3058_reg_n_2_[0] ),
        .I2(DDR_wr_en_fu_1627_p2),
        .I3(accum_reg_V_0_0_1_reg_4910),
        .I4(ap_CS_fsm_state63),
        .O(accum_reg_overlap_V_2_1_1_reg_370));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_3 
       (.I0(accum_reg_V_0_1_1_reg_480[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_4 
       (.I0(accum_reg_V_0_1_1_reg_480[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_5 
       (.I0(accum_reg_V_0_1_1_reg_480[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_6 
       (.I0(accum_reg_V_0_1_1_reg_480[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_7 
       (.I0(accum_reg_V_0_1_1_reg_480[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_8 
       (.I0(accum_reg_V_0_1_1_reg_480[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[15]_i_9 
       (.I0(accum_reg_V_0_1_1_reg_480[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_2 
       (.I0(accum_reg_V_0_1_1_reg_480[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_3 
       (.I0(accum_reg_V_0_1_1_reg_480[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_4 
       (.I0(accum_reg_V_0_1_1_reg_480[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_5 
       (.I0(accum_reg_V_0_1_1_reg_480[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_6 
       (.I0(accum_reg_V_0_1_1_reg_480[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_7 
       (.I0(accum_reg_V_0_1_1_reg_480[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_8 
       (.I0(accum_reg_V_0_1_1_reg_480[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_0_1_1_reg_480[7]_i_9 
       (.I0(accum_reg_V_0_1_1_reg_480[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_3_fu_1880_p3[0]));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[0]),
        .Q(accum_reg_V_0_1_1_reg_480[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[10]),
        .Q(accum_reg_V_0_1_1_reg_480[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[11]),
        .Q(accum_reg_V_0_1_1_reg_480[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[12]),
        .Q(accum_reg_V_0_1_1_reg_480[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[13]),
        .Q(accum_reg_V_0_1_1_reg_480[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[14]),
        .Q(accum_reg_V_0_1_1_reg_480[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[15]),
        .Q(accum_reg_V_0_1_1_reg_480[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[1]),
        .Q(accum_reg_V_0_1_1_reg_480[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[2]),
        .Q(accum_reg_V_0_1_1_reg_480[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[3]),
        .Q(accum_reg_V_0_1_1_reg_480[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[4]),
        .Q(accum_reg_V_0_1_1_reg_480[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[5]),
        .Q(accum_reg_V_0_1_1_reg_480[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[6]),
        .Q(accum_reg_V_0_1_1_reg_480[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[7]),
        .Q(accum_reg_V_0_1_1_reg_480[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[8]),
        .Q(accum_reg_V_0_1_1_reg_480[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_0_1_1_reg_480_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_3_fu_1913_p3[9]),
        .Q(accum_reg_V_0_1_1_reg_480[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_2 
       (.I0(accum_reg_V_1_0_1_reg_469[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_3 
       (.I0(accum_reg_V_1_0_1_reg_469[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_4 
       (.I0(accum_reg_V_1_0_1_reg_469[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_5 
       (.I0(accum_reg_V_1_0_1_reg_469[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_6 
       (.I0(accum_reg_V_1_0_1_reg_469[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_7 
       (.I0(accum_reg_V_1_0_1_reg_469[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[15]_i_8 
       (.I0(accum_reg_V_1_0_1_reg_469[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_2 
       (.I0(accum_reg_V_1_0_1_reg_469[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_3 
       (.I0(accum_reg_V_1_0_1_reg_469[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_4 
       (.I0(accum_reg_V_1_0_1_reg_469[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_5 
       (.I0(accum_reg_V_1_0_1_reg_469[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_6 
       (.I0(accum_reg_V_1_0_1_reg_469[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_7 
       (.I0(accum_reg_V_1_0_1_reg_469[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_8 
       (.I0(accum_reg_V_1_0_1_reg_469[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_0_1_reg_469[7]_i_9 
       (.I0(accum_reg_V_1_0_1_reg_469[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_5_fu_1963_p3[0]));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[0]),
        .Q(accum_reg_V_1_0_1_reg_469[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[10]),
        .Q(accum_reg_V_1_0_1_reg_469[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[11]),
        .Q(accum_reg_V_1_0_1_reg_469[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[12]),
        .Q(accum_reg_V_1_0_1_reg_469[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[13]),
        .Q(accum_reg_V_1_0_1_reg_469[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[14]),
        .Q(accum_reg_V_1_0_1_reg_469[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[15]),
        .Q(accum_reg_V_1_0_1_reg_469[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[1]),
        .Q(accum_reg_V_1_0_1_reg_469[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[2]),
        .Q(accum_reg_V_1_0_1_reg_469[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[3]),
        .Q(accum_reg_V_1_0_1_reg_469[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[4]),
        .Q(accum_reg_V_1_0_1_reg_469[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[5]),
        .Q(accum_reg_V_1_0_1_reg_469[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[6]),
        .Q(accum_reg_V_1_0_1_reg_469[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[7]),
        .Q(accum_reg_V_1_0_1_reg_469[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[8]),
        .Q(accum_reg_V_1_0_1_reg_469[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_1_0_1_reg_469_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_5_fu_1990_p3[9]),
        .Q(accum_reg_V_1_0_1_reg_469[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_2 
       (.I0(accum_reg_V_1_1_1_reg_458[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_3 
       (.I0(accum_reg_V_1_1_1_reg_458[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_4 
       (.I0(accum_reg_V_1_1_1_reg_458[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_5 
       (.I0(accum_reg_V_1_1_1_reg_458[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_6 
       (.I0(accum_reg_V_1_1_1_reg_458[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_7 
       (.I0(accum_reg_V_1_1_1_reg_458[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[15]_i_8 
       (.I0(accum_reg_V_1_1_1_reg_458[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_2 
       (.I0(accum_reg_V_1_1_1_reg_458[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_3 
       (.I0(accum_reg_V_1_1_1_reg_458[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_4 
       (.I0(accum_reg_V_1_1_1_reg_458[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_5 
       (.I0(accum_reg_V_1_1_1_reg_458[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_6 
       (.I0(accum_reg_V_1_1_1_reg_458[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_7 
       (.I0(accum_reg_V_1_1_1_reg_458[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_8 
       (.I0(accum_reg_V_1_1_1_reg_458[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_1_1_1_reg_458[7]_i_9 
       (.I0(accum_reg_V_1_1_1_reg_458[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_7_fu_2035_p3[0]));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[0]),
        .Q(accum_reg_V_1_1_1_reg_458[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[10]),
        .Q(accum_reg_V_1_1_1_reg_458[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[11]),
        .Q(accum_reg_V_1_1_1_reg_458[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[12]),
        .Q(accum_reg_V_1_1_1_reg_458[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[13]),
        .Q(accum_reg_V_1_1_1_reg_458[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[14]),
        .Q(accum_reg_V_1_1_1_reg_458[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[15]),
        .Q(accum_reg_V_1_1_1_reg_458[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[1]),
        .Q(accum_reg_V_1_1_1_reg_458[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[2]),
        .Q(accum_reg_V_1_1_1_reg_458[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[3]),
        .Q(accum_reg_V_1_1_1_reg_458[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[4]),
        .Q(accum_reg_V_1_1_1_reg_458[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[5]),
        .Q(accum_reg_V_1_1_1_reg_458[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[6]),
        .Q(accum_reg_V_1_1_1_reg_458[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[7]),
        .Q(accum_reg_V_1_1_1_reg_458[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[8]),
        .Q(accum_reg_V_1_1_1_reg_458[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_1_1_1_reg_458_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_7_fu_2062_p3[9]),
        .Q(accum_reg_V_1_1_1_reg_458[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_2 
       (.I0(accum_reg_V_2_0_1_reg_447[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_3 
       (.I0(accum_reg_V_2_0_1_reg_447[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_4 
       (.I0(accum_reg_V_2_0_1_reg_447[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_5 
       (.I0(accum_reg_V_2_0_1_reg_447[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_6 
       (.I0(accum_reg_V_2_0_1_reg_447[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_7 
       (.I0(accum_reg_V_2_0_1_reg_447[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[15]_i_8 
       (.I0(accum_reg_V_2_0_1_reg_447[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_2 
       (.I0(accum_reg_V_2_0_1_reg_447[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_3 
       (.I0(accum_reg_V_2_0_1_reg_447[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_4 
       (.I0(accum_reg_V_2_0_1_reg_447[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_5 
       (.I0(accum_reg_V_2_0_1_reg_447[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_6 
       (.I0(accum_reg_V_2_0_1_reg_447[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_7 
       (.I0(accum_reg_V_2_0_1_reg_447[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_8 
       (.I0(accum_reg_V_2_0_1_reg_447[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_0_1_reg_447[7]_i_9 
       (.I0(accum_reg_V_2_0_1_reg_447[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_9_fu_2107_p3[0]));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[0]),
        .Q(accum_reg_V_2_0_1_reg_447[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[10]),
        .Q(accum_reg_V_2_0_1_reg_447[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[11]),
        .Q(accum_reg_V_2_0_1_reg_447[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[12]),
        .Q(accum_reg_V_2_0_1_reg_447[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[13]),
        .Q(accum_reg_V_2_0_1_reg_447[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[14]),
        .Q(accum_reg_V_2_0_1_reg_447[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[15]),
        .Q(accum_reg_V_2_0_1_reg_447[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[1]),
        .Q(accum_reg_V_2_0_1_reg_447[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[2]),
        .Q(accum_reg_V_2_0_1_reg_447[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[3]),
        .Q(accum_reg_V_2_0_1_reg_447[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[4]),
        .Q(accum_reg_V_2_0_1_reg_447[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[5]),
        .Q(accum_reg_V_2_0_1_reg_447[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[6]),
        .Q(accum_reg_V_2_0_1_reg_447[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[7]),
        .Q(accum_reg_V_2_0_1_reg_447[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[8]),
        .Q(accum_reg_V_2_0_1_reg_447[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_V_2_0_1_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_9_fu_2134_p3[9]),
        .Q(accum_reg_V_2_0_1_reg_447[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_2 
       (.I0(accum_reg_V_2_1_1_reg_436[14]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_3 
       (.I0(accum_reg_V_2_1_1_reg_436[13]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_4 
       (.I0(accum_reg_V_2_1_1_reg_436[12]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_5 
       (.I0(accum_reg_V_2_1_1_reg_436[11]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_6 
       (.I0(accum_reg_V_2_1_1_reg_436[10]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_7 
       (.I0(accum_reg_V_2_1_1_reg_436[9]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[15]_i_8 
       (.I0(accum_reg_V_2_1_1_reg_436[8]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_2 
       (.I0(accum_reg_V_2_1_1_reg_436[7]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_3 
       (.I0(accum_reg_V_2_1_1_reg_436[6]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_4 
       (.I0(accum_reg_V_2_1_1_reg_436[5]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_5 
       (.I0(accum_reg_V_2_1_1_reg_436[4]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_6 
       (.I0(accum_reg_V_2_1_1_reg_436[3]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_7 
       (.I0(accum_reg_V_2_1_1_reg_436[2]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_8 
       (.I0(accum_reg_V_2_1_1_reg_436[1]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_V_2_1_1_reg_436[7]_i_9 
       (.I0(accum_reg_V_2_1_1_reg_436[0]),
        .I1(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .O(select_ln468_11_fu_2179_p3[0]));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[0]),
        .Q(accum_reg_V_2_1_1_reg_436[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[10]),
        .Q(accum_reg_V_2_1_1_reg_436[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[11]),
        .Q(accum_reg_V_2_1_1_reg_436[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[12]),
        .Q(accum_reg_V_2_1_1_reg_436[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[13]),
        .Q(accum_reg_V_2_1_1_reg_436[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[14]),
        .Q(accum_reg_V_2_1_1_reg_436[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[15]),
        .Q(accum_reg_V_2_1_1_reg_436[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[1]),
        .Q(accum_reg_V_2_1_1_reg_436[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[2]),
        .Q(accum_reg_V_2_1_1_reg_436[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[3]),
        .Q(accum_reg_V_2_1_1_reg_436[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[4]),
        .Q(accum_reg_V_2_1_1_reg_436[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[5]),
        .Q(accum_reg_V_2_1_1_reg_436[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[6]),
        .Q(accum_reg_V_2_1_1_reg_436[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[7]),
        .Q(accum_reg_V_2_1_1_reg_436[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[8]),
        .Q(accum_reg_V_2_1_1_reg_436[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_V_2_1_1_reg_436_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_11_fu_2206_p3[9]),
        .Q(accum_reg_V_2_1_1_reg_436[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[0]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[10]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[11]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[12]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[13]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[14]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[15]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[1]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[2]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[3]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[4]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[5]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[6]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[7]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[8]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_0_1_reg_425_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_fu_1814_p3[9]),
        .Q(accum_reg_overlap_V_0_0_1_reg_425[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[0]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[10]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[11]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[12]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[13]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[14]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[15]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[1]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[2]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[3]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[4]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[5]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[6]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[7]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[8]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_0_1_1_reg_414_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_2_fu_1905_p3[9]),
        .Q(accum_reg_overlap_V_0_1_1_reg_414[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[0]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[10]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[11]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[12]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[13]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[14]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[15]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[1]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[2]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[3]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[4]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[5]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[6]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[7]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[8]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_0_1_reg_403_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_4_fu_1982_p3[9]),
        .Q(accum_reg_overlap_V_1_0_1_reg_403[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[0]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[10]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[11]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[12]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[13]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[14]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[15]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[1]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[2]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[3]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[4]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[5]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[6]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[7]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[8]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_1_1_1_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_6_fu_2054_p3[9]),
        .Q(accum_reg_overlap_V_1_1_1_reg_392[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[0]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[0] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[10]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[10] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[11]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[11] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[12]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[12] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[13]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[13] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[14]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[14] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[15]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[15] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[1]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[1] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[2]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[2] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[3]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[3] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[4]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[4] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[5]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[5] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[6]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[6] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[7]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[7] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[8]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[8] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_0_1_reg_381_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_8_fu_2126_p3[9]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[9] ),
        .R(accum_reg_overlap_V_2_0_1_reg_381));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[0]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[0] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[10]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[10] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[11]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[11] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[12]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[12] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[13]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[13] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[14]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[14] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[15]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[15] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[1]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[1] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[2]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[2] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[3]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[3] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[4]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[4] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[5]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[5] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[6]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[6] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[7]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[7] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[8]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[8] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  FDRE \accum_reg_overlap_V_2_1_1_reg_370_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4910),
        .D(select_ln878_10_fu_2198_p3[9]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[9] ),
        .R(accum_reg_overlap_V_2_1_1_reg_370));
  LUT3 #(
    .INIT(8'h80)) 
    \and_ln218_1_reg_3058[0]_i_1 
       (.I0(icmp_ln218_fu_1440_p2),
        .I1(\bit_select_i_i96_i_reg_2769_reg_n_2_[0] ),
        .I2(icmp_ln218_1_reg_2970_pp1_iter5_reg),
        .O(and_ln218_1_fu_1450_p2));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_10 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .O(\and_ln218_1_reg_3058[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_11 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .O(\and_ln218_1_reg_3058[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_12 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .O(\and_ln218_1_reg_3058[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_13 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .O(\and_ln218_1_reg_3058[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_14 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .O(\and_ln218_1_reg_3058[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_15 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .O(\and_ln218_1_reg_3058[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_16 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .O(\and_ln218_1_reg_3058[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_17 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .O(\and_ln218_1_reg_3058[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln218_1_reg_3058[0]_i_18 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .O(\and_ln218_1_reg_3058[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_3 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .O(\and_ln218_1_reg_3058[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_4 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .O(\and_ln218_1_reg_3058[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_5 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .O(\and_ln218_1_reg_3058[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_6 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .O(\and_ln218_1_reg_3058[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_7 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .O(\and_ln218_1_reg_3058[0]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_8 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .O(\and_ln218_1_reg_3058[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln218_1_reg_3058[0]_i_9 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .O(\and_ln218_1_reg_3058[0]_i_9_n_2 ));
  FDRE \and_ln218_1_reg_3058_reg[0] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(and_ln218_1_fu_1450_p2),
        .Q(\and_ln218_1_reg_3058_reg_n_2_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln218_1_reg_3058_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln218_fu_1440_p2,\and_ln218_1_reg_3058_reg[0]_i_2_n_3 ,\and_ln218_1_reg_3058_reg[0]_i_2_n_4 ,\and_ln218_1_reg_3058_reg[0]_i_2_n_5 ,\and_ln218_1_reg_3058_reg[0]_i_2_n_6 ,\and_ln218_1_reg_3058_reg[0]_i_2_n_7 ,\and_ln218_1_reg_3058_reg[0]_i_2_n_8 ,\and_ln218_1_reg_3058_reg[0]_i_2_n_9 }),
        .DI({\and_ln218_1_reg_3058[0]_i_3_n_2 ,\and_ln218_1_reg_3058[0]_i_4_n_2 ,\and_ln218_1_reg_3058[0]_i_5_n_2 ,\and_ln218_1_reg_3058[0]_i_6_n_2 ,\and_ln218_1_reg_3058[0]_i_7_n_2 ,\and_ln218_1_reg_3058[0]_i_8_n_2 ,\and_ln218_1_reg_3058[0]_i_9_n_2 ,\and_ln218_1_reg_3058[0]_i_10_n_2 }),
        .O(\NLW_and_ln218_1_reg_3058_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\and_ln218_1_reg_3058[0]_i_11_n_2 ,\and_ln218_1_reg_3058[0]_i_12_n_2 ,\and_ln218_1_reg_3058[0]_i_13_n_2 ,\and_ln218_1_reg_3058[0]_i_14_n_2 ,\and_ln218_1_reg_3058[0]_i_15_n_2 ,\and_ln218_1_reg_3058[0]_i_16_n_2 ,\and_ln218_1_reg_3058[0]_i_17_n_2 ,\and_ln218_1_reg_3058[0]_i_18_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .O(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_done));
  LUT6 #(
    .INIT(64'h5444544454545444)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(CEA1),
        .I1(dout_valid_reg_0[0]),
        .I2(dout_valid_reg_0[1]),
        .I3(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .O(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg[0]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_2_[42] ),
        .I1(\ap_CS_fsm_reg_n_2_[43] ),
        .I2(\ap_CS_fsm_reg_n_2_[55] ),
        .I3(\ap_CS_fsm_reg_n_2_[57] ),
        .I4(\ap_CS_fsm[1]_i_15_n_2 ),
        .O(\ap_CS_fsm[1]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_2_[37] ),
        .I1(\ap_CS_fsm_reg_n_2_[20] ),
        .I2(\ap_CS_fsm_reg_n_2_[9] ),
        .I3(\ap_CS_fsm_reg_n_2_[6] ),
        .O(\ap_CS_fsm[1]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_2_[15] ),
        .I1(\ap_CS_fsm_reg_n_2_[44] ),
        .I2(\ap_CS_fsm_reg_n_2_[4] ),
        .I3(\ap_CS_fsm_reg_n_2_[60] ),
        .I4(\ap_CS_fsm[1]_i_16_n_2 ),
        .O(\ap_CS_fsm[1]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg_n_2_[38] ),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state31),
        .I3(\ap_CS_fsm_reg_n_2_[11] ),
        .O(\ap_CS_fsm[1]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_2_[53] ),
        .I1(\ap_CS_fsm_reg_n_2_[56] ),
        .I2(\ap_CS_fsm_reg_n_2_[59] ),
        .I3(\ap_CS_fsm_reg_n_2_[61] ),
        .I4(\ap_CS_fsm[1]_i_17_n_2 ),
        .O(\ap_CS_fsm[1]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_2_[41] ),
        .I1(\ap_CS_fsm_reg_n_2_[39] ),
        .I2(\ap_CS_fsm_reg_n_2_[33] ),
        .I3(grp_fu_601_ap_start),
        .O(\ap_CS_fsm[1]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(\ap_CS_fsm_reg_n_2_[52] ),
        .I1(\ap_CS_fsm_reg_n_2_[10] ),
        .I2(\ap_CS_fsm_reg_n_2_[1] ),
        .I3(\ap_CS_fsm_reg_n_2_[50] ),
        .O(\ap_CS_fsm[1]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(\ap_CS_fsm_reg_n_2_[51] ),
        .I1(\ap_CS_fsm_reg_n_2_[48] ),
        .I2(\ap_CS_fsm_reg_n_2_[47] ),
        .I3(\ap_CS_fsm_reg_n_2_[46] ),
        .O(\ap_CS_fsm[1]_i_17_n_2 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_2 ),
        .I1(\ap_CS_fsm[1]_i_3_n_2 ),
        .I2(\ap_CS_fsm[1]_i_4_n_2 ),
        .I3(\ap_CS_fsm[1]_i_5_n_2 ),
        .I4(\ap_CS_fsm[1]_i_6_n_2 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000BFF)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .I3(dout_valid_reg_0[1]),
        .I4(dout_valid_reg_0[0]),
        .I5(CEA1),
        .O(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_7_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[40] ),
        .I2(\ap_CS_fsm_reg_n_2_[22] ),
        .I3(\ap_CS_fsm_reg_n_2_[54] ),
        .I4(\ap_CS_fsm_reg_n_2_[45] ),
        .I5(\ap_CS_fsm[1]_i_8_n_2 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_9_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[16] ),
        .I2(\ap_CS_fsm_reg_n_2_[13] ),
        .I3(\ap_CS_fsm_reg_n_2_[23] ),
        .I4(\ap_CS_fsm_reg_n_2_[18] ),
        .I5(\ap_CS_fsm[1]_i_10_n_2 ),
        .O(\ap_CS_fsm[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_11_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[26] ),
        .I2(ap_CS_fsm_state63),
        .I3(\ap_CS_fsm_reg_n_2_[19] ),
        .I4(\ap_CS_fsm_reg_n_2_[14] ),
        .I5(\ap_CS_fsm[1]_i_12_n_2 ),
        .O(\ap_CS_fsm[1]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_2_[12] ),
        .I1(\ap_CS_fsm_reg_n_2_[35] ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_2_[5] ),
        .I4(\ap_CS_fsm_reg_n_2_[36] ),
        .I5(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm[1]_i_13_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[3] ),
        .I2(\ap_CS_fsm_reg_n_2_[2] ),
        .I3(\ap_CS_fsm_reg_n_2_[8] ),
        .I4(\ap_CS_fsm_reg_n_2_[7] ),
        .I5(\ap_CS_fsm[1]_i_14_n_2 ),
        .O(\ap_CS_fsm[1]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_2_[58] ),
        .I1(\ap_CS_fsm_reg_n_2_[49] ),
        .I2(\ap_CS_fsm_reg_n_2_[21] ),
        .I3(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .O(\ap_CS_fsm[1]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_2_[17] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm_reg_n_2_[34] ),
        .I3(\ap_CS_fsm_reg_n_2_[24] ),
        .O(\ap_CS_fsm[1]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_2_[29] ),
        .I1(\ap_CS_fsm_reg_n_2_[28] ),
        .I2(\ap_CS_fsm_reg_n_2_[27] ),
        .I3(\ap_CS_fsm_reg_n_2_[25] ),
        .O(\ap_CS_fsm[1]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(ouput_buffer_2_0_V_U_n_16),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state31),
        .O(ap_NS_fsm[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(ap_CS_fsm_state32),
        .I1(ouput_buffer_2_0_V_U_n_16),
        .O(ap_NS_fsm[32]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hFABAFAFA)) 
    \ap_CS_fsm[63]_i_1 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_NS_fsm[63]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[64]_i_1 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[64]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_done),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[9] ),
        .Q(\ap_CS_fsm_reg_n_2_[10] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[10] ),
        .Q(\ap_CS_fsm_reg_n_2_[11] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[11] ),
        .Q(\ap_CS_fsm_reg_n_2_[12] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[12] ),
        .Q(\ap_CS_fsm_reg_n_2_[13] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[13] ),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[15] ),
        .Q(\ap_CS_fsm_reg_n_2_[16] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[16] ),
        .Q(\ap_CS_fsm_reg_n_2_[17] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[17] ),
        .Q(\ap_CS_fsm_reg_n_2_[18] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[18] ),
        .Q(\ap_CS_fsm_reg_n_2_[19] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_2_[1] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[19] ),
        .Q(\ap_CS_fsm_reg_n_2_[20] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[20] ),
        .Q(\ap_CS_fsm_reg_n_2_[21] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[21] ),
        .Q(\ap_CS_fsm_reg_n_2_[22] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[22] ),
        .Q(\ap_CS_fsm_reg_n_2_[23] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[23] ),
        .Q(\ap_CS_fsm_reg_n_2_[24] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[24] ),
        .Q(\ap_CS_fsm_reg_n_2_[25] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[25] ),
        .Q(\ap_CS_fsm_reg_n_2_[26] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[26] ),
        .Q(\ap_CS_fsm_reg_n_2_[27] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[27] ),
        .Q(\ap_CS_fsm_reg_n_2_[28] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[28] ),
        .Q(\ap_CS_fsm_reg_n_2_[29] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[1] ),
        .Q(\ap_CS_fsm_reg_n_2_[2] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[29] ),
        .Q(ap_CS_fsm_state31),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(grp_fu_601_ap_start),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_601_ap_start),
        .Q(\ap_CS_fsm_reg_n_2_[33] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[33] ),
        .Q(\ap_CS_fsm_reg_n_2_[34] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[34] ),
        .Q(\ap_CS_fsm_reg_n_2_[35] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[35] ),
        .Q(\ap_CS_fsm_reg_n_2_[36] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[36] ),
        .Q(\ap_CS_fsm_reg_n_2_[37] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[37] ),
        .Q(\ap_CS_fsm_reg_n_2_[38] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[38] ),
        .Q(\ap_CS_fsm_reg_n_2_[39] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[2] ),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[39] ),
        .Q(\ap_CS_fsm_reg_n_2_[40] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[40] ),
        .Q(\ap_CS_fsm_reg_n_2_[41] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[41] ),
        .Q(\ap_CS_fsm_reg_n_2_[42] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[42] ),
        .Q(\ap_CS_fsm_reg_n_2_[43] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[43] ),
        .Q(\ap_CS_fsm_reg_n_2_[44] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[44] ),
        .Q(\ap_CS_fsm_reg_n_2_[45] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[45] ),
        .Q(\ap_CS_fsm_reg_n_2_[46] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[46] ),
        .Q(\ap_CS_fsm_reg_n_2_[47] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[47] ),
        .Q(\ap_CS_fsm_reg_n_2_[48] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[48] ),
        .Q(\ap_CS_fsm_reg_n_2_[49] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[49] ),
        .Q(\ap_CS_fsm_reg_n_2_[50] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[50] ),
        .Q(\ap_CS_fsm_reg_n_2_[51] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[51] ),
        .Q(\ap_CS_fsm_reg_n_2_[52] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[52] ),
        .Q(\ap_CS_fsm_reg_n_2_[53] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[53] ),
        .Q(\ap_CS_fsm_reg_n_2_[54] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[54] ),
        .Q(\ap_CS_fsm_reg_n_2_[55] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[55] ),
        .Q(\ap_CS_fsm_reg_n_2_[56] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[56] ),
        .Q(\ap_CS_fsm_reg_n_2_[57] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[57] ),
        .Q(\ap_CS_fsm_reg_n_2_[58] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[58] ),
        .Q(\ap_CS_fsm_reg_n_2_[59] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[59] ),
        .Q(\ap_CS_fsm_reg_n_2_[60] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[60] ),
        .Q(\ap_CS_fsm_reg_n_2_[61] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[61] ),
        .Q(ap_CS_fsm_state63),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[63]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[64]),
        .Q(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(\ap_CS_fsm_reg_n_2_[8] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[8] ),
        .Q(\ap_CS_fsm_reg_n_2_[9] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h00E0E0E0E0E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_CS_fsm_state63),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_rst_n),
        .I3(icmp_ln686_fu_719_p2),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter0_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SS));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp1_iter7_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(ap_CS_fsm_state63),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter7_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter7_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter7_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h808080800000AA00)) 
    ap_enable_reg_pp1_iter8_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(ap_enable_reg_pp1_iter8_reg_n_2),
        .I4(ap_CS_fsm_state63),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter8_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter8_reg_n_2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \bit_select_i_i96_i_reg_2769[0]_i_1 
       (.I0(tmp_4_fu_662_p3),
        .I1(ap_CS_fsm_state63),
        .I2(\bit_select_i_i96_i_reg_2769_reg_n_2_[0] ),
        .O(\bit_select_i_i96_i_reg_2769[0]_i_1_n_2 ));
  FDRE \bit_select_i_i96_i_reg_2769_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bit_select_i_i96_i_reg_2769[0]_i_1_n_2 ),
        .Q(\bit_select_i_i96_i_reg_2769_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3030002030300000)) 
    \cmp117_reg_2821[0]_i_1 
       (.I0(\col_index_1_reg_2863[10]_i_5_n_2 ),
        .I1(\cmp117_reg_2821[0]_i_2_n_2 ),
        .I2(\cmp117_reg_2821[0]_i_3__0_n_2 ),
        .I3(\col_index_1_reg_2863[10]_i_7_n_2 ),
        .I4(\icmp_ln692_reg_2809[0]_i_1_n_2 ),
        .I5(\cmp117_reg_2821[0]_i_4_n_2 ),
        .O(cmp117_fu_749_p2));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \cmp117_reg_2821[0]_i_2 
       (.I0(col_index_1_reg_2863[1]),
        .I1(\col_index_reg_305_reg_n_2_[1] ),
        .I2(col_index_1_reg_2863[0]),
        .I3(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[0] ),
        .O(\cmp117_reg_2821[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \cmp117_reg_2821[0]_i_3__0 
       (.I0(\col_index_reg_305_reg_n_2_[6] ),
        .I1(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I2(col_index_1_reg_2863[6]),
        .I3(\col_index_reg_305_reg_n_2_[5] ),
        .I4(col_index_1_reg_2863[5]),
        .I5(select_ln686_fu_741_p3[4]),
        .O(\cmp117_reg_2821[0]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h0001000000010101)) 
    \cmp117_reg_2821[0]_i_4 
       (.I0(select_ln686_fu_741_p3[3]),
        .I1(select_ln686_fu_741_p3[2]),
        .I2(\col_index_1_reg_2863[10]_i_6_n_2 ),
        .I3(\col_index_reg_305_reg_n_2_[9] ),
        .I4(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I5(col_index_1_reg_2863[9]),
        .O(\cmp117_reg_2821[0]_i_4_n_2 ));
  FDRE \cmp117_reg_2821_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(cmp117_reg_2821),
        .Q(cmp117_reg_2821_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/cmp117_reg_2821_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(cmp117_reg_2821_pp1_iter1_reg),
        .Q(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_n_2 ));
  FDRE \cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_n_2 ),
        .Q(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp117_reg_2821_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \cmp117_reg_2821_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(cmp117_reg_2821_pp1_iter6_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp117_reg_2821_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp117_reg_2821_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .R(1'b0));
  FDRE \cmp117_reg_2821_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(cmp117_fu_749_p2),
        .Q(cmp117_reg_2821),
        .R(1'b0));
  FDRE \cmp_i_i989_i_reg_2761_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(cmp_i_i989_i_fu_656_p2),
        .Q(cmp_i_i989_i_reg_2761),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h10DF)) 
    \col_index_1_reg_2863[0]_i_1 
       (.I0(col_index_1_reg_2863[0]),
        .I1(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\col_index_reg_305_reg_n_2_[0] ),
        .O(col_index_1_fu_793_p2[0]));
  LUT4 #(
    .INIT(16'h0080)) 
    \col_index_1_reg_2863[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln686_fu_719_p2),
        .O(indvar_flatten_reg_2940));
  LUT6 #(
    .INIT(64'h0000FEFF00000100)) 
    \col_index_1_reg_2863[10]_i_2 
       (.I0(\col_index_1_reg_2863[10]_i_3_n_2 ),
        .I1(\col_index_1_reg_2863[10]_i_4_n_2 ),
        .I2(\col_index_1_reg_2863[10]_i_5_n_2 ),
        .I3(\col_index_1_reg_2863[10]_i_6_n_2 ),
        .I4(\icmp_ln692_reg_2809[0]_i_1_n_2 ),
        .I5(\col_index_1_reg_2863[10]_i_7_n_2 ),
        .O(col_index_1_fu_793_p2[10]));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \col_index_1_reg_2863[10]_i_3 
       (.I0(\col_index_reg_305_reg_n_2_[9] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[9]),
        .O(\col_index_1_reg_2863[10]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAABAAAAAFFBFFFFF)) 
    \col_index_1_reg_2863[10]_i_4 
       (.I0(\col_index_1_reg_2863[6]_i_2_n_2 ),
        .I1(col_index_1_reg_2863[6]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(\col_index_reg_305_reg_n_2_[6] ),
        .O(\col_index_1_reg_2863[10]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \col_index_1_reg_2863[10]_i_5 
       (.I0(\col_index_reg_305_reg_n_2_[7] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[7]),
        .O(\col_index_1_reg_2863[10]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_index_1_reg_2863[10]_i_6 
       (.I0(\col_index_reg_305_reg_n_2_[8] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[8]),
        .O(\col_index_1_reg_2863[10]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_index_1_reg_2863[10]_i_7 
       (.I0(\col_index_reg_305_reg_n_2_[10] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[10]),
        .O(\col_index_1_reg_2863[10]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_index_1_reg_2863[1]_i_1 
       (.I0(col_index_1_reg_2863[1]),
        .I1(\col_index_reg_305_reg_n_2_[1] ),
        .I2(col_index_1_reg_2863[0]),
        .I3(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[0] ),
        .O(col_index_1_fu_793_p2[1]));
  LUT6 #(
    .INIT(64'h47CF77FFB8308800)) 
    \col_index_1_reg_2863[2]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[0] ),
        .I1(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I2(col_index_1_reg_2863[0]),
        .I3(\col_index_reg_305_reg_n_2_[1] ),
        .I4(col_index_1_reg_2863[1]),
        .I5(select_ln686_fu_741_p3[2]),
        .O(col_index_1_fu_793_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_index_1_reg_2863[3]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[2] ),
        .I1(col_index_1_reg_2863[2]),
        .I2(\col_index_1_reg_2863[3]_i_2_n_2 ),
        .I3(col_index_1_reg_2863[3]),
        .I4(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I5(\col_index_reg_305_reg_n_2_[3] ),
        .O(col_index_1_fu_793_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_index_1_reg_2863[3]_i_2 
       (.I0(col_index_1_reg_2863[1]),
        .I1(\col_index_reg_305_reg_n_2_[1] ),
        .I2(col_index_1_reg_2863[0]),
        .I3(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[0] ),
        .O(\col_index_1_reg_2863[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_index_1_reg_2863[4]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[3] ),
        .I1(col_index_1_reg_2863[3]),
        .I2(\col_index_1_reg_2863[4]_i_2_n_2 ),
        .I3(col_index_1_reg_2863[4]),
        .I4(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I5(\col_index_reg_305_reg_n_2_[4] ),
        .O(col_index_1_fu_793_p2[4]));
  LUT6 #(
    .INIT(64'h47CF77FFFFFFFFFF)) 
    \col_index_1_reg_2863[4]_i_2 
       (.I0(\col_index_reg_305_reg_n_2_[0] ),
        .I1(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I2(col_index_1_reg_2863[0]),
        .I3(\col_index_reg_305_reg_n_2_[1] ),
        .I4(col_index_1_reg_2863[1]),
        .I5(select_ln686_fu_741_p3[2]),
        .O(\col_index_1_reg_2863[4]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h10DFEF20)) 
    \col_index_1_reg_2863[5]_i_1 
       (.I0(col_index_1_reg_2863[5]),
        .I1(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\col_index_reg_305_reg_n_2_[5] ),
        .I4(\col_index_1_reg_2863[5]_i_2_n_2 ),
        .O(col_index_1_fu_793_p2[5]));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    \col_index_1_reg_2863[5]_i_2 
       (.I0(col_index_1_reg_2863[4]),
        .I1(\col_index_reg_305_reg_n_2_[4] ),
        .I2(\col_index_reg_305_reg_n_2_[3] ),
        .I3(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I4(col_index_1_reg_2863[3]),
        .I5(\col_index_1_reg_2863[4]_i_2_n_2 ),
        .O(\col_index_1_reg_2863[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hA9AA5955)) 
    \col_index_1_reg_2863[6]_i_1 
       (.I0(\col_index_1_reg_2863[6]_i_2_n_2 ),
        .I1(col_index_1_reg_2863[6]),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\col_index_reg_305_reg_n_2_[6] ),
        .O(col_index_1_fu_793_p2[6]));
  LUT6 #(
    .INIT(64'h55755555FF7FFFFF)) 
    \col_index_1_reg_2863[6]_i_2 
       (.I0(\col_index_1_reg_2863[5]_i_2_n_2 ),
        .I1(col_index_1_reg_2863[5]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(\col_index_reg_305_reg_n_2_[5] ),
        .O(\col_index_1_reg_2863[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \col_index_1_reg_2863[7]_i_1 
       (.I0(\col_index_1_reg_2863[10]_i_4_n_2 ),
        .I1(select_ln686_fu_741_p3[7]),
        .O(col_index_1_fu_793_p2[7]));
  LUT6 #(
    .INIT(64'h00000000999AAA9A)) 
    \col_index_1_reg_2863[8]_i_1 
       (.I0(\col_index_1_reg_2863[10]_i_6_n_2 ),
        .I1(\col_index_1_reg_2863[10]_i_4_n_2 ),
        .I2(col_index_1_reg_2863[7]),
        .I3(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[7] ),
        .I5(\icmp_ln692_reg_2809[0]_i_1_n_2 ),
        .O(col_index_1_fu_793_p2[8]));
  LUT6 #(
    .INIT(64'h0000B800FFFF47FF)) 
    \col_index_1_reg_2863[9]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[8] ),
        .I1(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I2(col_index_1_reg_2863[8]),
        .I3(select_ln686_fu_741_p3[7]),
        .I4(\col_index_1_reg_2863[10]_i_4_n_2 ),
        .I5(\col_index_1_reg_2863[9]_i_3_n_2 ),
        .O(col_index_1_fu_793_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \col_index_1_reg_2863[9]_i_2 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\col_index_1_reg_2863[9]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAABAAAAAFFBFFFFF)) 
    \col_index_1_reg_2863[9]_i_3 
       (.I0(\icmp_ln692_reg_2809[0]_i_1_n_2 ),
        .I1(col_index_1_reg_2863[9]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(\col_index_reg_305_reg_n_2_[9] ),
        .O(\col_index_1_reg_2863[9]_i_3_n_2 ));
  FDRE \col_index_1_reg_2863_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[0]),
        .Q(col_index_1_reg_2863[0]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[10]),
        .Q(col_index_1_reg_2863[10]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[1]),
        .Q(col_index_1_reg_2863[1]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[2]),
        .Q(col_index_1_reg_2863[2]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[3]),
        .Q(col_index_1_reg_2863[3]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[4]),
        .Q(col_index_1_reg_2863[4]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[5]),
        .Q(col_index_1_reg_2863[5]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[6]),
        .Q(col_index_1_reg_2863[6]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[7]),
        .Q(col_index_1_reg_2863[7]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[8]),
        .Q(col_index_1_reg_2863[8]),
        .R(1'b0));
  FDRE \col_index_1_reg_2863_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(col_index_1_fu_793_p2[9]),
        .Q(col_index_1_reg_2863[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDF00FF00)) 
    \col_index_reg_305[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_CS_fsm_state63),
        .I4(ap_block_pp1_stage0_subdone),
        .O(col_index_reg_305));
  LUT4 #(
    .INIT(16'h0800)) 
    \col_index_reg_305[10]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .O(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read));
  FDRE \col_index_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[0]),
        .Q(\col_index_reg_305_reg_n_2_[0] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[10] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[10]),
        .Q(\col_index_reg_305_reg_n_2_[10] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[1]),
        .Q(\col_index_reg_305_reg_n_2_[1] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[2]),
        .Q(\col_index_reg_305_reg_n_2_[2] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[3]),
        .Q(\col_index_reg_305_reg_n_2_[3] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[4]),
        .Q(\col_index_reg_305_reg_n_2_[4] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[5]),
        .Q(\col_index_reg_305_reg_n_2_[5] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[6]),
        .Q(\col_index_reg_305_reg_n_2_[6] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[7]),
        .Q(\col_index_reg_305_reg_n_2_[7] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[8] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[8]),
        .Q(\col_index_reg_305_reg_n_2_[8] ),
        .R(col_index_reg_305));
  FDRE \col_index_reg_305_reg[9] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_img_src1_4219_read),
        .D(col_index_1_reg_2863[9]),
        .Q(\col_index_reg_305_reg_n_2_[9] ),
        .R(col_index_reg_305));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hEECEEEEE)) 
    dout_valid_i_1__0
       (.I0(img_src1_data_empty_n),
        .I1(empty_n),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I4(dout_valid_reg_0[1]),
        .O(dout_valid_reg));
  FDRE \empty_28_reg_2774_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(empty_fu_683_p2),
        .Q(empty_28_reg_2774),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6AAA555555555555)) 
    \empty_30_reg_2881[0]_i_10 
       (.I0(p_Val2_8_reg_2838[16]),
        .I1(\empty_30_reg_2881[0]_i_11_n_2 ),
        .I2(\empty_30_reg_2881[0]_i_12_n_2 ),
        .I3(\empty_30_reg_2881[0]_i_13_n_2 ),
        .I4(sel_tmp_reg_2789),
        .I5(icmp_ln882_1_fu_834_p2),
        .O(\empty_30_reg_2881[0]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'h01)) 
    \empty_30_reg_2881[0]_i_11 
       (.I0(Wx_V_0_0_2_fu_829_p2[9]),
        .I1(Wx_V_0_0_2_fu_829_p2[8]),
        .I2(Wx_V_0_0_2_fu_829_p2[7]),
        .O(\empty_30_reg_2881[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \empty_30_reg_2881[0]_i_12 
       (.I0(Wx_V_0_0_2_fu_829_p2[10]),
        .I1(Wx_V_0_0_2_fu_829_p2[11]),
        .I2(Wx_V_0_0_2_fu_829_p2[12]),
        .I3(Wx_V_0_0_2_fu_829_p2[13]),
        .I4(Wx_V_0_0_2_fu_829_p2[15]),
        .I5(Wx_V_0_0_2_fu_829_p2[14]),
        .O(\empty_30_reg_2881[0]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \empty_30_reg_2881[0]_i_13 
       (.I0(Wx_V_0_0_2_fu_829_p2[4]),
        .I1(Wx_V_0_0_2_fu_829_p2[5]),
        .I2(Wx_V_0_0_2_fu_829_p2[3]),
        .I3(Wx_V_0_0_2_fu_829_p2[2]),
        .I4(Wx_V_0_0_2_fu_829_p2[1]),
        .I5(Wx_V_0_0_2_fu_829_p2[6]),
        .O(\empty_30_reg_2881[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \empty_30_reg_2881[0]_i_15 
       (.I0(p_Val2_8_reg_2838[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .I2(zext_ln29_5_reg_2656__0[15]),
        .I3(p_Val2_8_reg_2838[15]),
        .O(\empty_30_reg_2881[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \empty_30_reg_2881[0]_i_16 
       (.I0(p_Val2_8_reg_2838[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .I2(zext_ln29_5_reg_2656__0[13]),
        .I3(p_Val2_8_reg_2838[13]),
        .O(\empty_30_reg_2881[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \empty_30_reg_2881[0]_i_17 
       (.I0(p_Val2_8_reg_2838[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .I2(zext_ln29_5_reg_2656__0[11]),
        .I3(p_Val2_8_reg_2838[11]),
        .O(\empty_30_reg_2881[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \empty_30_reg_2881[0]_i_18 
       (.I0(p_Val2_8_reg_2838[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .I2(zext_ln29_5_reg_2656__0[9]),
        .I3(p_Val2_8_reg_2838[9]),
        .O(\empty_30_reg_2881[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \empty_30_reg_2881[0]_i_19 
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_Val2_8_reg_2838[6]),
        .I2(zext_ln29_5_reg_2656__0[7]),
        .I3(p_Val2_8_reg_2838[7]),
        .O(\empty_30_reg_2881[0]_i_19_n_2 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \empty_30_reg_2881[0]_i_20 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_8_reg_2838[5]),
        .I2(p_Val2_8_reg_2838[4]),
        .I3(zext_ln29_5_reg_2656__0[4]),
        .O(\empty_30_reg_2881[0]_i_20_n_2 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \empty_30_reg_2881[0]_i_21 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_8_reg_2838[3]),
        .I2(p_Val2_8_reg_2838[2]),
        .I3(zext_ln29_5_reg_2656__0[2]),
        .O(\empty_30_reg_2881[0]_i_21_n_2 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \empty_30_reg_2881[0]_i_22 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_8_reg_2838[1]),
        .I2(p_Val2_8_reg_2838[0]),
        .I3(zext_ln29_5_reg_2656__0[0]),
        .O(\empty_30_reg_2881[0]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_23 
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .I2(p_Val2_8_reg_2838[14]),
        .I3(zext_ln29_5_reg_2656__0[14]),
        .O(\empty_30_reg_2881[0]_i_23_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_24 
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .I2(p_Val2_8_reg_2838[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(\empty_30_reg_2881[0]_i_24_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_25 
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .I2(p_Val2_8_reg_2838[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(\empty_30_reg_2881[0]_i_25_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_26 
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .I2(p_Val2_8_reg_2838[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(\empty_30_reg_2881[0]_i_26_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_27 
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_Val2_8_reg_2838[6]),
        .I2(p_Val2_8_reg_2838[7]),
        .I3(zext_ln29_5_reg_2656__0[7]),
        .O(\empty_30_reg_2881[0]_i_27_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_28 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_8_reg_2838[5]),
        .I2(p_Val2_8_reg_2838[4]),
        .I3(zext_ln29_5_reg_2656__0[4]),
        .O(\empty_30_reg_2881[0]_i_28_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_29 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_8_reg_2838[3]),
        .I2(p_Val2_8_reg_2838[2]),
        .I3(zext_ln29_5_reg_2656__0[2]),
        .O(\empty_30_reg_2881[0]_i_29_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_3 
       (.I0(p_Result_2_reg_2856[7]),
        .O(\empty_30_reg_2881[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_30_reg_2881[0]_i_30 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_8_reg_2838[1]),
        .I2(p_Val2_8_reg_2838[0]),
        .I3(zext_ln29_5_reg_2656__0[0]),
        .O(\empty_30_reg_2881[0]_i_30_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_4 
       (.I0(p_Result_2_reg_2856[6]),
        .O(\empty_30_reg_2881[0]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_5 
       (.I0(p_Result_2_reg_2856[5]),
        .O(\empty_30_reg_2881[0]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_6 
       (.I0(p_Result_2_reg_2856[4]),
        .O(\empty_30_reg_2881[0]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_7 
       (.I0(p_Result_2_reg_2856[3]),
        .O(\empty_30_reg_2881[0]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_8 
       (.I0(p_Result_2_reg_2856[2]),
        .O(\empty_30_reg_2881[0]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_30_reg_2881[0]_i_9 
       (.I0(p_Result_2_reg_2856[1]),
        .O(\empty_30_reg_2881[0]_i_9_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/empty_30_reg_2881_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(empty_30_reg_2881),
        .Q(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_n_2 ));
  FDRE \empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_n_2 ),
        .Q(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "empty_30_reg_2881_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \empty_30_reg_2881_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(empty_30_reg_2881_pp1_iter6_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "empty_30_reg_2881_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\empty_30_reg_2881_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .R(1'b0));
  FDRE \empty_30_reg_2881_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(empty_30_fu_875_p1),
        .Q(empty_30_reg_2881),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \empty_30_reg_2881_reg[0]_i_14 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_1_fu_834_p2,\empty_30_reg_2881_reg[0]_i_14_n_3 ,\empty_30_reg_2881_reg[0]_i_14_n_4 ,\empty_30_reg_2881_reg[0]_i_14_n_5 ,\empty_30_reg_2881_reg[0]_i_14_n_6 ,\empty_30_reg_2881_reg[0]_i_14_n_7 ,\empty_30_reg_2881_reg[0]_i_14_n_8 ,\empty_30_reg_2881_reg[0]_i_14_n_9 }),
        .DI({\empty_30_reg_2881[0]_i_15_n_2 ,\empty_30_reg_2881[0]_i_16_n_2 ,\empty_30_reg_2881[0]_i_17_n_2 ,\empty_30_reg_2881[0]_i_18_n_2 ,\empty_30_reg_2881[0]_i_19_n_2 ,\empty_30_reg_2881[0]_i_20_n_2 ,\empty_30_reg_2881[0]_i_21_n_2 ,\empty_30_reg_2881[0]_i_22_n_2 }),
        .O(\NLW_empty_30_reg_2881_reg[0]_i_14_O_UNCONNECTED [7:0]),
        .S({\empty_30_reg_2881[0]_i_23_n_2 ,\empty_30_reg_2881[0]_i_24_n_2 ,\empty_30_reg_2881[0]_i_25_n_2 ,\empty_30_reg_2881[0]_i_26_n_2 ,\empty_30_reg_2881[0]_i_27_n_2 ,\empty_30_reg_2881[0]_i_28_n_2 ,\empty_30_reg_2881[0]_i_29_n_2 ,\empty_30_reg_2881[0]_i_30_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_30_reg_2881_reg[0]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\empty_30_reg_2881_reg[0]_i_2_n_2 ,\empty_30_reg_2881_reg[0]_i_2_n_3 ,\empty_30_reg_2881_reg[0]_i_2_n_4 ,\empty_30_reg_2881_reg[0]_i_2_n_5 ,\empty_30_reg_2881_reg[0]_i_2_n_6 ,\empty_30_reg_2881_reg[0]_i_2_n_7 ,\empty_30_reg_2881_reg[0]_i_2_n_8 ,\empty_30_reg_2881_reg[0]_i_2_n_9 }),
        .DI({p_Result_2_reg_2856[7:1],p_Val2_8_reg_2838[16]}),
        .O({\empty_30_reg_2881_reg[0]_i_2_n_10 ,\empty_30_reg_2881_reg[0]_i_2_n_11 ,\empty_30_reg_2881_reg[0]_i_2_n_12 ,\empty_30_reg_2881_reg[0]_i_2_n_13 ,\empty_30_reg_2881_reg[0]_i_2_n_14 ,\empty_30_reg_2881_reg[0]_i_2_n_15 ,\empty_30_reg_2881_reg[0]_i_2_n_16 ,\empty_30_reg_2881_reg[0]_i_2_n_17 }),
        .S({\empty_30_reg_2881[0]_i_3_n_2 ,\empty_30_reg_2881[0]_i_4_n_2 ,\empty_30_reg_2881[0]_i_5_n_2 ,\empty_30_reg_2881[0]_i_6_n_2 ,\empty_30_reg_2881[0]_i_7_n_2 ,\empty_30_reg_2881[0]_i_8_n_2 ,\empty_30_reg_2881[0]_i_9_n_2 ,\empty_30_reg_2881[0]_i_10_n_2 }));
  LUT3 #(
    .INIT(8'hDC)) 
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_i_1
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .I1(CEA1),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .O(\ap_CS_fsm_reg[64]_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \icmp_ln204_reg_2960[0]_i_1 
       (.I0(\icmp_ln204_reg_2960[0]_i_2_n_2 ),
        .I1(select_ln686_reg_2815_pp1_iter3_reg[10]),
        .I2(select_ln686_reg_2815_pp1_iter3_reg[9]),
        .I3(select_ln686_reg_2815_pp1_iter3_reg[7]),
        .I4(select_ln686_reg_2815_pp1_iter3_reg[8]),
        .I5(\icmp_ln204_reg_2960[0]_i_3_n_2 ),
        .O(\icmp_ln204_reg_2960[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln204_reg_2960[0]_i_2 
       (.I0(select_ln686_reg_2815_pp1_iter3_reg[6]),
        .I1(select_ln686_reg_2815_pp1_iter3_reg[5]),
        .I2(select_ln686_reg_2815_pp1_iter3_reg[4]),
        .I3(select_ln686_reg_2815_pp1_iter3_reg[3]),
        .O(\icmp_ln204_reg_2960[0]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \icmp_ln204_reg_2960[0]_i_3 
       (.I0(sub181_i_reg_2749),
        .I1(select_ln686_reg_2815_pp1_iter3_reg[0]),
        .I2(select_ln686_reg_2815_pp1_iter3_reg[2]),
        .I3(select_ln686_reg_2815_pp1_iter3_reg[1]),
        .O(\icmp_ln204_reg_2960[0]_i_3_n_2 ));
  FDRE \icmp_ln204_reg_2960_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln204_reg_2960),
        .Q(icmp_ln204_reg_2960_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln204_reg_2960_pp1_iter5_reg),
        .Q(icmp_ln204_reg_2960_pp1_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln204_reg_2960_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .Q(icmp_ln204_reg_2960),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln218_1_reg_2970[0]_i_1 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(icmp_ln218_1_fu_1254_p2));
  FDRE \icmp_ln218_1_reg_2970_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln218_1_reg_2970),
        .Q(icmp_ln218_1_reg_2970_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln218_1_reg_2970_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(icmp_ln218_1_fu_1254_p2),
        .Q(icmp_ln218_1_reg_2970),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_10 
       (.I0(mul_ln29_reg_2795[0]),
        .I1(indvar_flatten_reg_294_reg[0]),
        .I2(mul_ln29_reg_2795[1]),
        .I3(indvar_flatten_reg_294_reg[1]),
        .I4(mul_ln29_reg_2795[2]),
        .I5(indvar_flatten_reg_294_reg[2]),
        .O(\icmp_ln686_reg_2800[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln686_reg_2800[0]_i_3 
       (.I0(mul_ln29_reg_2795[21]),
        .I1(indvar_flatten_reg_294_reg[21]),
        .O(\icmp_ln686_reg_2800[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_4 
       (.I0(indvar_flatten_reg_294_reg[18]),
        .I1(mul_ln29_reg_2795[18]),
        .I2(mul_ln29_reg_2795[20]),
        .I3(indvar_flatten_reg_294_reg[20]),
        .I4(mul_ln29_reg_2795[19]),
        .I5(indvar_flatten_reg_294_reg[19]),
        .O(\icmp_ln686_reg_2800[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_5 
       (.I0(indvar_flatten_reg_294_reg[16]),
        .I1(mul_ln29_reg_2795[16]),
        .I2(mul_ln29_reg_2795[15]),
        .I3(indvar_flatten_reg_294_reg[15]),
        .I4(mul_ln29_reg_2795[17]),
        .I5(indvar_flatten_reg_294_reg[17]),
        .O(\icmp_ln686_reg_2800[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_6 
       (.I0(indvar_flatten_reg_294_reg[13]),
        .I1(mul_ln29_reg_2795[13]),
        .I2(mul_ln29_reg_2795[12]),
        .I3(indvar_flatten_reg_294_reg[12]),
        .I4(mul_ln29_reg_2795[14]),
        .I5(indvar_flatten_reg_294_reg[14]),
        .O(\icmp_ln686_reg_2800[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_7 
       (.I0(indvar_flatten_reg_294_reg[10]),
        .I1(mul_ln29_reg_2795[10]),
        .I2(mul_ln29_reg_2795[9]),
        .I3(indvar_flatten_reg_294_reg[9]),
        .I4(mul_ln29_reg_2795[11]),
        .I5(indvar_flatten_reg_294_reg[11]),
        .O(\icmp_ln686_reg_2800[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_8 
       (.I0(indvar_flatten_reg_294_reg[7]),
        .I1(mul_ln29_reg_2795[7]),
        .I2(mul_ln29_reg_2795[6]),
        .I3(indvar_flatten_reg_294_reg[6]),
        .I4(mul_ln29_reg_2795[8]),
        .I5(indvar_flatten_reg_294_reg[8]),
        .O(\icmp_ln686_reg_2800[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln686_reg_2800[0]_i_9 
       (.I0(indvar_flatten_reg_294_reg[4]),
        .I1(mul_ln29_reg_2795[4]),
        .I2(mul_ln29_reg_2795[3]),
        .I3(indvar_flatten_reg_294_reg[3]),
        .I4(mul_ln29_reg_2795[5]),
        .I5(indvar_flatten_reg_294_reg[5]),
        .O(\icmp_ln686_reg_2800[0]_i_9_n_2 ));
  FDRE \icmp_ln686_reg_2800_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .Q(icmp_ln686_reg_2800_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2800_pp1_iter1_reg),
        .Q(icmp_ln686_reg_2800_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2800_pp1_iter2_reg),
        .Q(icmp_ln686_reg_2800_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2800_pp1_iter3_reg),
        .Q(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .Q(icmp_ln686_reg_2800_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2800_pp1_iter5_reg),
        .Q(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2800_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(icmp_ln686_fu_719_p2),
        .Q(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .R(1'b0));
  CARRY8 \icmp_ln686_reg_2800_reg[0]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln686_fu_719_p2,\icmp_ln686_reg_2800_reg[0]_i_2_n_3 ,\icmp_ln686_reg_2800_reg[0]_i_2_n_4 ,\icmp_ln686_reg_2800_reg[0]_i_2_n_5 ,\icmp_ln686_reg_2800_reg[0]_i_2_n_6 ,\icmp_ln686_reg_2800_reg[0]_i_2_n_7 ,\icmp_ln686_reg_2800_reg[0]_i_2_n_8 ,\icmp_ln686_reg_2800_reg[0]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln686_reg_2800_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln686_reg_2800[0]_i_3_n_2 ,\icmp_ln686_reg_2800[0]_i_4_n_2 ,\icmp_ln686_reg_2800[0]_i_5_n_2 ,\icmp_ln686_reg_2800[0]_i_6_n_2 ,\icmp_ln686_reg_2800[0]_i_7_n_2 ,\icmp_ln686_reg_2800[0]_i_8_n_2 ,\icmp_ln686_reg_2800[0]_i_9_n_2 ,\icmp_ln686_reg_2800[0]_i_10_n_2 }));
  LUT6 #(
    .INIT(64'h0000FFFF00000400)) 
    \icmp_ln692_reg_2809[0]_i_1 
       (.I0(\col_index_1_reg_2863[10]_i_6_n_2 ),
        .I1(\col_index_1_reg_2863[10]_i_5_n_2 ),
        .I2(sext_ln29_reg_2595),
        .I3(\col_index_1_reg_2863[10]_i_3_n_2 ),
        .I4(\icmp_ln692_reg_2809[0]_i_2_n_2 ),
        .I5(\col_index_1_reg_2863[10]_i_7_n_2 ),
        .O(\icmp_ln692_reg_2809[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFEEFFEEFFEAFFEE)) 
    \icmp_ln692_reg_2809[0]_i_2 
       (.I0(\icmp_ln692_reg_2809[0]_i_3_n_2 ),
        .I1(\col_index_1_reg_2863[10]_i_7_n_2 ),
        .I2(\col_index_1_reg_2863[10]_i_5_n_2 ),
        .I3(select_ln686_fu_741_p3[2]),
        .I4(sext_ln29_reg_2595),
        .I5(\col_index_1_reg_2863[10]_i_3_n_2 ),
        .O(\icmp_ln692_reg_2809[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \icmp_ln692_reg_2809[0]_i_3 
       (.I0(\icmp_ln692_reg_2809[0]_i_4_n_2 ),
        .I1(select_ln686_fu_741_p3[3]),
        .I2(select_ln686_fu_741_p3[4]),
        .I3(\col_index_1_reg_2863[10]_i_7_n_2 ),
        .I4(\col_index_1_reg_2863[10]_i_6_n_2 ),
        .I5(\cmp117_reg_2821[0]_i_2_n_2 ),
        .O(\icmp_ln692_reg_2809[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \icmp_ln692_reg_2809[0]_i_4 
       (.I0(col_index_1_reg_2863[5]),
        .I1(\col_index_reg_305_reg_n_2_[5] ),
        .I2(col_index_1_reg_2863[6]),
        .I3(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I4(\col_index_reg_305_reg_n_2_[6] ),
        .O(\icmp_ln692_reg_2809[0]_i_4_n_2 ));
  FDRE \icmp_ln692_reg_2809_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(icmp_ln692_reg_2809),
        .Q(icmp_ln692_reg_2809_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/icmp_ln692_reg_2809_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln692_reg_2809_pp1_iter1_reg),
        .Q(\icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4_n_2 ));
  FDRE \icmp_ln692_reg_2809_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln692_reg_2809_pp1_iter5_reg_reg[0]_srl4_n_2 ),
        .Q(icmp_ln692_reg_2809_pp1_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln692_reg_2809_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(\icmp_ln692_reg_2809[0]_i_1_n_2 ),
        .Q(icmp_ln692_reg_2809),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \icmp_ln809_reg_3165[0]_i_1 
       (.I0(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(DDR_wr_en_fu_1627_p2),
        .O(icmp_ln809_reg_31650));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln809_reg_3165[0]_i_10 
       (.I0(out_col_index_fu_162_reg[9]),
        .I1(out_col_index_fu_162_reg[8]),
        .I2(zext_ln29_2_reg_2629),
        .O(\icmp_ln809_reg_3165[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln809_reg_3165[0]_i_11 
       (.I0(zext_ln29_2_reg_2629),
        .I1(out_col_index_fu_162_reg[7]),
        .O(\icmp_ln809_reg_3165[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_12 
       (.I0(out_col_index_fu_162_reg[21]),
        .I1(out_col_index_fu_162_reg[20]),
        .O(\icmp_ln809_reg_3165[0]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_13 
       (.I0(out_col_index_fu_162_reg[19]),
        .I1(out_col_index_fu_162_reg[18]),
        .O(\icmp_ln809_reg_3165[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_14 
       (.I0(out_col_index_fu_162_reg[17]),
        .I1(out_col_index_fu_162_reg[16]),
        .O(\icmp_ln809_reg_3165[0]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_15 
       (.I0(out_col_index_fu_162_reg[15]),
        .I1(out_col_index_fu_162_reg[14]),
        .O(\icmp_ln809_reg_3165[0]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_16 
       (.I0(out_col_index_fu_162_reg[13]),
        .I1(out_col_index_fu_162_reg[12]),
        .O(\icmp_ln809_reg_3165[0]_i_16_n_2 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln809_reg_3165[0]_i_17 
       (.I0(zext_ln29_2_reg_2629),
        .I1(out_col_index_fu_162_reg[10]),
        .I2(out_col_index_fu_162_reg[11]),
        .O(\icmp_ln809_reg_3165[0]_i_17_n_2 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln809_reg_3165[0]_i_18 
       (.I0(zext_ln29_2_reg_2629),
        .I1(out_col_index_fu_162_reg[8]),
        .I2(out_col_index_fu_162_reg[9]),
        .O(\icmp_ln809_reg_3165[0]_i_18_n_2 ));
  LUT3 #(
    .INIT(8'h21)) 
    \icmp_ln809_reg_3165[0]_i_19 
       (.I0(zext_ln29_2_reg_2629),
        .I1(out_col_index_fu_162_reg[6]),
        .I2(out_col_index_fu_162_reg[7]),
        .O(\icmp_ln809_reg_3165[0]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_4 
       (.I0(out_col_index_fu_162_reg[31]),
        .I1(out_col_index_fu_162_reg[30]),
        .O(\icmp_ln809_reg_3165[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_5 
       (.I0(out_col_index_fu_162_reg[29]),
        .I1(out_col_index_fu_162_reg[28]),
        .O(\icmp_ln809_reg_3165[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_6 
       (.I0(out_col_index_fu_162_reg[27]),
        .I1(out_col_index_fu_162_reg[26]),
        .O(\icmp_ln809_reg_3165[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_7 
       (.I0(out_col_index_fu_162_reg[25]),
        .I1(out_col_index_fu_162_reg[24]),
        .O(\icmp_ln809_reg_3165[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_3165[0]_i_8 
       (.I0(out_col_index_fu_162_reg[23]),
        .I1(out_col_index_fu_162_reg[22]),
        .O(\icmp_ln809_reg_3165[0]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h10)) 
    \icmp_ln809_reg_3165[0]_i_9 
       (.I0(out_col_index_fu_162_reg[11]),
        .I1(out_col_index_fu_162_reg[10]),
        .I2(zext_ln29_2_reg_2629),
        .O(\icmp_ln809_reg_3165[0]_i_9_n_2 ));
  FDRE \icmp_ln809_reg_3165_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln809_reg_31650),
        .D(icmp_ln809_fu_2381_p2),
        .Q(icmp_ln809_reg_3165),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln809_reg_3165_reg[0]_i_2 
       (.CI(\icmp_ln809_reg_3165_reg[0]_i_3_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln809_reg_3165_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln809_fu_2381_p2,\icmp_ln809_reg_3165_reg[0]_i_2_n_6 ,\icmp_ln809_reg_3165_reg[0]_i_2_n_7 ,\icmp_ln809_reg_3165_reg[0]_i_2_n_8 ,\icmp_ln809_reg_3165_reg[0]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,out_col_index_fu_162_reg[31],1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln809_reg_3165_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln809_reg_3165[0]_i_4_n_2 ,\icmp_ln809_reg_3165[0]_i_5_n_2 ,\icmp_ln809_reg_3165[0]_i_6_n_2 ,\icmp_ln809_reg_3165[0]_i_7_n_2 ,\icmp_ln809_reg_3165[0]_i_8_n_2 }));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln809_reg_3165_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln809_reg_3165_reg[0]_i_3_n_2 ,\icmp_ln809_reg_3165_reg[0]_i_3_n_3 ,\icmp_ln809_reg_3165_reg[0]_i_3_n_4 ,\icmp_ln809_reg_3165_reg[0]_i_3_n_5 ,\icmp_ln809_reg_3165_reg[0]_i_3_n_6 ,\icmp_ln809_reg_3165_reg[0]_i_3_n_7 ,\icmp_ln809_reg_3165_reg[0]_i_3_n_8 ,\icmp_ln809_reg_3165_reg[0]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln809_reg_3165[0]_i_9_n_2 ,\icmp_ln809_reg_3165[0]_i_10_n_2 ,\icmp_ln809_reg_3165[0]_i_11_n_2 }),
        .O(\NLW_icmp_ln809_reg_3165_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\icmp_ln809_reg_3165[0]_i_12_n_2 ,\icmp_ln809_reg_3165[0]_i_13_n_2 ,\icmp_ln809_reg_3165[0]_i_14_n_2 ,\icmp_ln809_reg_3165[0]_i_15_n_2 ,\icmp_ln809_reg_3165[0]_i_16_n_2 ,\icmp_ln809_reg_3165[0]_i_17_n_2 ,\icmp_ln809_reg_3165[0]_i_18_n_2 ,\icmp_ln809_reg_3165[0]_i_19_n_2 }));
  LUT5 #(
    .INIT(32'hFF7F0000)) 
    \indvar_flatten_reg_294[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln686_fu_719_p2),
        .I4(ap_CS_fsm_state63),
        .O(indvar_flatten_reg_294));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_294[0]_i_3 
       (.I0(indvar_flatten_reg_294_reg[0]),
        .O(\indvar_flatten_reg_294[0]_i_3_n_2 ));
  FDRE \indvar_flatten_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2_n_17 ),
        .Q(indvar_flatten_reg_294_reg[0]),
        .R(indvar_flatten_reg_294));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_294_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_294_reg[0]_i_2_n_2 ,\indvar_flatten_reg_294_reg[0]_i_2_n_3 ,\indvar_flatten_reg_294_reg[0]_i_2_n_4 ,\indvar_flatten_reg_294_reg[0]_i_2_n_5 ,\indvar_flatten_reg_294_reg[0]_i_2_n_6 ,\indvar_flatten_reg_294_reg[0]_i_2_n_7 ,\indvar_flatten_reg_294_reg[0]_i_2_n_8 ,\indvar_flatten_reg_294_reg[0]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_294_reg[0]_i_2_n_10 ,\indvar_flatten_reg_294_reg[0]_i_2_n_11 ,\indvar_flatten_reg_294_reg[0]_i_2_n_12 ,\indvar_flatten_reg_294_reg[0]_i_2_n_13 ,\indvar_flatten_reg_294_reg[0]_i_2_n_14 ,\indvar_flatten_reg_294_reg[0]_i_2_n_15 ,\indvar_flatten_reg_294_reg[0]_i_2_n_16 ,\indvar_flatten_reg_294_reg[0]_i_2_n_17 }),
        .S({indvar_flatten_reg_294_reg[7:1],\indvar_flatten_reg_294[0]_i_3_n_2 }));
  FDRE \indvar_flatten_reg_294_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_294_reg[10]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_294_reg[11]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_294_reg[12]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_294_reg[13]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_294_reg[14]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_294_reg[15]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_294_reg[16]),
        .R(indvar_flatten_reg_294));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_294_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_294_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_294_reg[16]_i_1_CO_UNCONNECTED [7:5],\indvar_flatten_reg_294_reg[16]_i_1_n_5 ,\indvar_flatten_reg_294_reg[16]_i_1_n_6 ,\indvar_flatten_reg_294_reg[16]_i_1_n_7 ,\indvar_flatten_reg_294_reg[16]_i_1_n_8 ,\indvar_flatten_reg_294_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_294_reg[16]_i_1_O_UNCONNECTED [7:6],\indvar_flatten_reg_294_reg[16]_i_1_n_12 ,\indvar_flatten_reg_294_reg[16]_i_1_n_13 ,\indvar_flatten_reg_294_reg[16]_i_1_n_14 ,\indvar_flatten_reg_294_reg[16]_i_1_n_15 ,\indvar_flatten_reg_294_reg[16]_i_1_n_16 ,\indvar_flatten_reg_294_reg[16]_i_1_n_17 }),
        .S({1'b0,1'b0,indvar_flatten_reg_294_reg[21:16]}));
  FDRE \indvar_flatten_reg_294_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_294_reg[17]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_294_reg[18]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_294_reg[19]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2_n_16 ),
        .Q(indvar_flatten_reg_294_reg[1]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten_reg_294_reg[20]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[16]_i_1_n_12 ),
        .Q(indvar_flatten_reg_294_reg[21]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2_n_15 ),
        .Q(indvar_flatten_reg_294_reg[2]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2_n_14 ),
        .Q(indvar_flatten_reg_294_reg[3]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2_n_13 ),
        .Q(indvar_flatten_reg_294_reg[4]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2_n_12 ),
        .Q(indvar_flatten_reg_294_reg[5]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2_n_11 ),
        .Q(indvar_flatten_reg_294_reg[6]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[0]_i_2_n_10 ),
        .Q(indvar_flatten_reg_294_reg[7]),
        .R(indvar_flatten_reg_294));
  FDRE \indvar_flatten_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_294_reg[8]),
        .R(indvar_flatten_reg_294));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_294_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_294_reg[0]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_294_reg[8]_i_1_n_2 ,\indvar_flatten_reg_294_reg[8]_i_1_n_3 ,\indvar_flatten_reg_294_reg[8]_i_1_n_4 ,\indvar_flatten_reg_294_reg[8]_i_1_n_5 ,\indvar_flatten_reg_294_reg[8]_i_1_n_6 ,\indvar_flatten_reg_294_reg[8]_i_1_n_7 ,\indvar_flatten_reg_294_reg[8]_i_1_n_8 ,\indvar_flatten_reg_294_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_294_reg[8]_i_1_n_10 ,\indvar_flatten_reg_294_reg[8]_i_1_n_11 ,\indvar_flatten_reg_294_reg[8]_i_1_n_12 ,\indvar_flatten_reg_294_reg[8]_i_1_n_13 ,\indvar_flatten_reg_294_reg[8]_i_1_n_14 ,\indvar_flatten_reg_294_reg[8]_i_1_n_15 ,\indvar_flatten_reg_294_reg[8]_i_1_n_16 ,\indvar_flatten_reg_294_reg[8]_i_1_n_17 }),
        .S(indvar_flatten_reg_294_reg[15:8]));
  FDRE \indvar_flatten_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\indvar_flatten_reg_294_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_294_reg[9]),
        .R(indvar_flatten_reg_294));
  LUT4 #(
    .INIT(16'h0080)) 
    internal_empty_n_i_3
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_32_U0_full_n),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h0BFFFFFF)) 
    \mOutPtr[2]_i_3 
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_ready),
        .I3(dout_valid_reg_0[1]),
        .I4(resize_2_9_1080_1920_1080_1920_1_2_32_U0_ap_start),
        .O(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_43 mac_muladd_16ns_16ns_17ns_32_4_1_U41
       (.B(Wy_V_1_fu_1272_p3),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_fu_1814_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_17}),
        .P(procBlock_out_V_7_fu_1691_p4),
        .Q(accum_reg_overlap_V_0_0_1_reg_425),
        .\accum_reg_overlap_V_0_0_1_reg_425_reg[15] (PB_out_overlap_V_0_1_fu_1718_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_fu_1782_p3(select_ln468_fu_1782_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_44 mac_muladd_16ns_16ns_17ns_32_4_1_U42
       (.B(Wy_V_1_fu_1272_p3),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_4_fu_1982_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_17}),
        .P(procBlock_out_V_8_fu_1700_p4),
        .Q(accum_reg_overlap_V_1_0_1_reg_403),
        .\accum_reg_overlap_V_1_0_1_reg_403_reg[15] (PB_out_overlap_V_1_1_fu_1727_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_4_fu_1956_p3(select_ln468_4_fu_1956_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_16ns_17ns_32_4_1_45 mac_muladd_16ns_16ns_17ns_32_4_1_U43
       (.B(Wy_V_1_fu_1272_p3),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_8_fu_2126_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_17}),
        .P(procBlock_out_V_9_fu_1709_p4),
        .Q({\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[15] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[14] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[13] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[12] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[11] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[10] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[9] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[8] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[7] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[6] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[5] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[4] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[3] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[2] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[1] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[0] }),
        .\accum_reg_overlap_V_2_0_1_reg_381_reg[15] (PB_out_overlap_V_2_1_fu_1736_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_8_fu_2100_p3(select_ln468_8_fu_2100_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_46 mac_muladd_16ns_17ns_17ns_32_4_1_U35
       (.B(B_0),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_1_fu_1822_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_17}),
        .P(procBlock_out_V_fu_1637_p4),
        .Q(accum_reg_V_0_0_1_reg_491),
        .\accum_reg_V_0_0_1_reg_491_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_0_1_reg_491_reg[15]_0 (\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_0_1_reg_491_reg[15]_1 (PB_out_V_0_1_fu_1664_p4),
        .ap_clk(ap_clk),
        .select_ln468_1_fu_1789_p3(select_ln468_1_fu_1789_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_47 mac_muladd_16ns_17ns_17ns_32_4_1_U36
       (.B(B_0),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_5_fu_1990_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_17}),
        .P(procBlock_out_V_5_fu_1646_p4),
        .Q(accum_reg_V_1_0_1_reg_469),
        .\accum_reg_V_1_0_1_reg_469_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_0_1_reg_469_reg[15]_0 (\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_0_1_reg_469_reg[15]_1 (PB_out_V_1_1_fu_1673_p4),
        .ap_clk(ap_clk),
        .select_ln468_5_fu_1963_p3(select_ln468_5_fu_1963_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_17ns_17ns_32_4_1_48 mac_muladd_16ns_17ns_17ns_32_4_1_U37
       (.B(B_0),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_9_fu_2134_p3),
        .DSP_ALU_INST({mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_17}),
        .P(procBlock_out_V_6_fu_1655_p4),
        .Q(accum_reg_V_2_0_1_reg_447),
        .\accum_reg_V_2_0_1_reg_447_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_2_0_1_reg_447_reg[15]_0 (PB_out_V_2_1_fu_1682_p4),
        .ap_clk(ap_clk),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_9_fu_2107_p3(select_ln468_9_fu_2107_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_49 mac_muladd_17ns_8ns_9ns_24_4_1_U29
       (.A(grp_fu_2441_p0),
        .CEA2(grp_fu_2441_ce),
        .CO(icmp_ln882_3_fu_1015_p2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .O({p_reg_reg_i_80__0_n_10,p_reg_reg_i_80__0_n_11,p_reg_reg_i_80__0_n_12,p_reg_reg_i_80__0_n_13,p_reg_reg_i_80__0_n_14,p_reg_reg_i_80__0_n_15,p_reg_reg_i_80__0_n_16,p_reg_reg_i_80__0_n_17}),
        .P({mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_17}),
        .Q({select_ln686_reg_2815[10:5],select_ln686_reg_2815[2],select_ln686_reg_2815[0]}),
        .add_ln1351_fu_936_p2(add_ln1351_fu_936_p2),
        .ap_clk(ap_clk),
        .cmp117_reg_2821(cmp117_reg_2821),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761),
        .\cmp_i_i989_i_reg_2761_reg[0] (\cmp_i_i989_i_reg_2761_reg[0]_0 ),
        .\cmp_i_i989_i_reg_2761_reg[0]_0 (mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_35),
        .\cmp_i_i989_i_reg_2761_reg[0]_1 (mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_37),
        .\cmp_i_i989_i_reg_2761_reg[0]_2 (mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_39),
        .p_Result_2_reg_2856(p_Result_2_reg_2856),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838),
        .p_reg_reg_i_26(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_51),
        .p_reg_reg_i_26_0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_50),
        .p_reg_reg_i_26_1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .p_reg_reg_i_26_2(icmp_ln890_2_fu_1028_p2),
        .p_reg_reg_i_35({\empty_30_reg_2881_reg[0]_i_2_n_10 ,\empty_30_reg_2881_reg[0]_i_2_n_11 ,\empty_30_reg_2881_reg[0]_i_2_n_12 ,\empty_30_reg_2881_reg[0]_i_2_n_15 ,\empty_30_reg_2881_reg[0]_i_2_n_17 }),
        .p_reg_reg_i_37__0(icmp_ln874_1_fu_1006_p2),
        .\select_ln686_reg_2815_reg[10] (mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_36),
        .\select_ln686_reg_2815_reg[6] (mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_38),
        .zext_ln215_fu_984_p1(zext_ln215_fu_984_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_50 mac_muladd_17ns_8ns_9ns_24_4_1_U30
       (.A(grp_fu_2441_p0),
        .CEA2(grp_fu_2441_ce),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .P({mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U30_n_17}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_8ns_9ns_24_4_1_51 mac_muladd_17ns_8ns_9ns_24_4_1_U31
       (.A(grp_fu_2441_p0),
        .CEA2(grp_fu_2441_ce),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .O({p_reg_reg_i_80__0_n_10,p_reg_reg_i_80__0_n_11,p_reg_reg_i_80__0_n_12,p_reg_reg_i_80__0_n_13,p_reg_reg_i_80__0_n_14,p_reg_reg_i_80__0_n_16,p_reg_reg_i_80__0_n_17}),
        .P({mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_2,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_3,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_4,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_5,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_6,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_7,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_8,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_9,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_10,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_11,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_12,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_13,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_14,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_15,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_16,mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_17}),
        .Q(select_ln686_reg_2815[9:0]),
        .Wx_V_0_0_2_fu_829_p2(Wx_V_0_0_2_fu_829_p2),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_reg_2761(cmp_i_i989_i_reg_2761),
        .empty_30_fu_875_p1(empty_30_fu_875_p1),
        .p_Result_2_reg_2856(p_Result_2_reg_2856),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838),
        .p_reg_reg_i_215({\empty_30_reg_2881_reg[0]_i_2_n_10 ,\empty_30_reg_2881_reg[0]_i_2_n_11 ,\empty_30_reg_2881_reg[0]_i_2_n_12 ,\empty_30_reg_2881_reg[0]_i_2_n_13 ,\empty_30_reg_2881_reg[0]_i_2_n_14 ,\empty_30_reg_2881_reg[0]_i_2_n_15 ,\empty_30_reg_2881_reg[0]_i_2_n_16 ,\empty_30_reg_2881_reg[0]_i_2_n_17 }),
        .p_reg_reg_i_54(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_36),
        .\select_ln686_reg_2815_reg[1] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_50),
        .\select_ln686_reg_2815_reg[3] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_51),
        .\select_ln686_reg_2815_reg[4] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .\select_ln686_reg_2815_reg[7] (mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52),
        .tmp_4_fu_662_p3(tmp_4_fu_662_p3),
        .\zext_ln29_4_reg_2648_reg[7] (sub_ln1351_2_fu_1023_p21_out[0]),
        .zext_ln29_5_reg_2656__0(zext_ln29_5_reg_2656__0[15:0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_12__3
       (.I0(dout_valid_reg_0[1]),
        .I1(DDR_wr_en_reg_3096),
        .I2(icmp_ln809_reg_3165),
        .I3(ap_enable_reg_pp1_iter8_reg_n_2),
        .I4(ap_block_pp1_stage0_subdone),
        .O(WEA));
  FDRE \mul_ln29_reg_2795_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_23),
        .Q(mul_ln29_reg_2795[0]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_13),
        .Q(mul_ln29_reg_2795[10]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_12),
        .Q(mul_ln29_reg_2795[11]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_11),
        .Q(mul_ln29_reg_2795[12]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_10),
        .Q(mul_ln29_reg_2795[13]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_9),
        .Q(mul_ln29_reg_2795[14]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_8),
        .Q(mul_ln29_reg_2795[15]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_7),
        .Q(mul_ln29_reg_2795[16]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_6),
        .Q(mul_ln29_reg_2795[17]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_5),
        .Q(mul_ln29_reg_2795[18]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_4),
        .Q(mul_ln29_reg_2795[19]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_22),
        .Q(mul_ln29_reg_2795[1]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_3),
        .Q(mul_ln29_reg_2795[20]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_2),
        .Q(mul_ln29_reg_2795[21]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_21),
        .Q(mul_ln29_reg_2795[2]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_20),
        .Q(mul_ln29_reg_2795[3]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_19),
        .Q(mul_ln29_reg_2795[4]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_18),
        .Q(mul_ln29_reg_2795[5]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_17),
        .Q(mul_ln29_reg_2795[6]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_16),
        .Q(mul_ln29_reg_2795[7]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_15),
        .Q(mul_ln29_reg_2795[8]),
        .R(1'b0));
  FDRE \mul_ln29_reg_2795_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(mul_mul_11ns_11ns_22_4_1_U28_n_14),
        .Q(mul_ln29_reg_2795[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_11ns_11ns_22_4_1_52 mul_mul_11ns_11ns_22_4_1_U28
       (.B(B),
        .CEA1(CEA1),
        .CEB1(grp_fu_533_ap_start),
        .D({mul_mul_11ns_11ns_22_4_1_U28_n_2,mul_mul_11ns_11ns_22_4_1_U28_n_3,mul_mul_11ns_11ns_22_4_1_U28_n_4,mul_mul_11ns_11ns_22_4_1_U28_n_5,mul_mul_11ns_11ns_22_4_1_U28_n_6,mul_mul_11ns_11ns_22_4_1_U28_n_7,mul_mul_11ns_11ns_22_4_1_U28_n_8,mul_mul_11ns_11ns_22_4_1_U28_n_9,mul_mul_11ns_11ns_22_4_1_U28_n_10,mul_mul_11ns_11ns_22_4_1_U28_n_11,mul_mul_11ns_11ns_22_4_1_U28_n_12,mul_mul_11ns_11ns_22_4_1_U28_n_13,mul_mul_11ns_11ns_22_4_1_U28_n_14,mul_mul_11ns_11ns_22_4_1_U28_n_15,mul_mul_11ns_11ns_22_4_1_U28_n_16,mul_mul_11ns_11ns_22_4_1_U28_n_17,mul_mul_11ns_11ns_22_4_1_U28_n_18,mul_mul_11ns_11ns_22_4_1_U28_n_19,mul_mul_11ns_11ns_22_4_1_U28_n_20,mul_mul_11ns_11ns_22_4_1_U28_n_21,mul_mul_11ns_11ns_22_4_1_U28_n_22,mul_mul_11ns_11ns_22_4_1_U28_n_23}),
        .DSP_ALU_INST(D),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .ap_clk(ap_clk),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60_ap_start_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_53 mul_mul_16ns_16ns_32_4_1_U44
       (.B(Wy_V_1_fu_1272_p3),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_2_fu_1905_p3),
        .DSP_ALU_INST(A),
        .P(PB_out_overlap_V_0_1_fu_1718_p4),
        .Q(accum_reg_overlap_V_0_1_1_reg_414),
        .\accum_reg_overlap_V_0_1_1_reg_414_reg[15] (procBlock_out_V_7_fu_1691_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_2_fu_1873_p3(select_ln468_2_fu_1873_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_54 mul_mul_16ns_16ns_32_4_1_U45
       (.B(Wy_V_1_fu_1272_p3),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_6_fu_2054_p3),
        .DSP_ALU_INST({mul_mul_16ns_8ns_24_4_1_U33_n_2,mul_mul_16ns_8ns_24_4_1_U33_n_3,mul_mul_16ns_8ns_24_4_1_U33_n_4,mul_mul_16ns_8ns_24_4_1_U33_n_5,mul_mul_16ns_8ns_24_4_1_U33_n_6,mul_mul_16ns_8ns_24_4_1_U33_n_7,mul_mul_16ns_8ns_24_4_1_U33_n_8,mul_mul_16ns_8ns_24_4_1_U33_n_9,mul_mul_16ns_8ns_24_4_1_U33_n_10,mul_mul_16ns_8ns_24_4_1_U33_n_11,mul_mul_16ns_8ns_24_4_1_U33_n_12,mul_mul_16ns_8ns_24_4_1_U33_n_13,mul_mul_16ns_8ns_24_4_1_U33_n_14,mul_mul_16ns_8ns_24_4_1_U33_n_15,mul_mul_16ns_8ns_24_4_1_U33_n_16,mul_mul_16ns_8ns_24_4_1_U33_n_17}),
        .P(PB_out_overlap_V_1_1_fu_1727_p4),
        .Q(accum_reg_overlap_V_1_1_1_reg_392),
        .\accum_reg_overlap_V_1_1_1_reg_392_reg[15] (procBlock_out_V_8_fu_1700_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .select_ln468_6_fu_2028_p3(select_ln468_6_fu_2028_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_55 mul_mul_16ns_16ns_32_4_1_U46
       (.B(Wy_V_1_fu_1272_p3),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_10_fu_2198_p3),
        .DSP_ALU_INST({mul_mul_16ns_8ns_24_4_1_U34_n_2,mul_mul_16ns_8ns_24_4_1_U34_n_3,mul_mul_16ns_8ns_24_4_1_U34_n_4,mul_mul_16ns_8ns_24_4_1_U34_n_5,mul_mul_16ns_8ns_24_4_1_U34_n_6,mul_mul_16ns_8ns_24_4_1_U34_n_7,mul_mul_16ns_8ns_24_4_1_U34_n_8,mul_mul_16ns_8ns_24_4_1_U34_n_9,mul_mul_16ns_8ns_24_4_1_U34_n_10,mul_mul_16ns_8ns_24_4_1_U34_n_11,mul_mul_16ns_8ns_24_4_1_U34_n_12,mul_mul_16ns_8ns_24_4_1_U34_n_13,mul_mul_16ns_8ns_24_4_1_U34_n_14,mul_mul_16ns_8ns_24_4_1_U34_n_15,mul_mul_16ns_8ns_24_4_1_U34_n_16,mul_mul_16ns_8ns_24_4_1_U34_n_17}),
        .DSP_A_B_DATA_INST(Yindex_output_tmp_reg_316[15:0]),
        .DSP_A_B_DATA_INST_0(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .DSP_A_B_DATA_INST_1(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .E(ap_block_pp1_stage0_subdone),
        .P(PB_out_overlap_V_2_1_fu_1736_p4),
        .Q(ap_CS_fsm_pp1_stage0),
        .Yaxis_overlap_en_reg_3036(Yaxis_overlap_en_reg_3036),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ({\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[15] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[14] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[13] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[12] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[11] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[10] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[9] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[8] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[7] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[6] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[5] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[4] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[3] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[2] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[1] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[0] }),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15]_0 (procBlock_out_V_9_fu_1709_p4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg[15:0]),
        .select_ln468_10_fu_2172_p3(select_ln468_10_fu_2172_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_56 mul_mul_16ns_17ns_32_4_1_U38
       (.B(B_0),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_3_fu_1913_p3),
        .DSP_ALU_INST(A),
        .P(PB_out_V_0_1_fu_1664_p4),
        .Q(accum_reg_V_0_1_1_reg_480),
        .\accum_reg_V_0_1_1_reg_480_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_1_1_reg_480_reg[15]_0 (\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_1_1_reg_480_reg[15]_1 (procBlock_out_V_fu_1637_p4),
        .ap_clk(ap_clk),
        .select_ln468_3_fu_1880_p3(select_ln468_3_fu_1880_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_57 mul_mul_16ns_17ns_32_4_1_U39
       (.B(B_0),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_7_fu_2062_p3),
        .DSP_ALU_INST({mul_mul_16ns_8ns_24_4_1_U33_n_2,mul_mul_16ns_8ns_24_4_1_U33_n_3,mul_mul_16ns_8ns_24_4_1_U33_n_4,mul_mul_16ns_8ns_24_4_1_U33_n_5,mul_mul_16ns_8ns_24_4_1_U33_n_6,mul_mul_16ns_8ns_24_4_1_U33_n_7,mul_mul_16ns_8ns_24_4_1_U33_n_8,mul_mul_16ns_8ns_24_4_1_U33_n_9,mul_mul_16ns_8ns_24_4_1_U33_n_10,mul_mul_16ns_8ns_24_4_1_U33_n_11,mul_mul_16ns_8ns_24_4_1_U33_n_12,mul_mul_16ns_8ns_24_4_1_U33_n_13,mul_mul_16ns_8ns_24_4_1_U33_n_14,mul_mul_16ns_8ns_24_4_1_U33_n_15,mul_mul_16ns_8ns_24_4_1_U33_n_16,mul_mul_16ns_8ns_24_4_1_U33_n_17}),
        .P(PB_out_V_1_1_fu_1673_p4),
        .Q(accum_reg_V_1_1_1_reg_458),
        .\accum_reg_V_1_1_1_reg_458_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_1_1_reg_458_reg[15]_0 (\empty_30_reg_2881_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_1_1_reg_458_reg[15]_1 (procBlock_out_V_5_fu_1646_p4),
        .ap_clk(ap_clk),
        .select_ln468_7_fu_2035_p3(select_ln468_7_fu_2035_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_17ns_32_4_1_58 mul_mul_16ns_17ns_32_4_1_U40
       (.B(B_0),
        .CEA2(grp_fu_2441_ce),
        .D(select_ln878_11_fu_2206_p3),
        .DSP_ALU_INST({mul_mul_16ns_8ns_24_4_1_U34_n_2,mul_mul_16ns_8ns_24_4_1_U34_n_3,mul_mul_16ns_8ns_24_4_1_U34_n_4,mul_mul_16ns_8ns_24_4_1_U34_n_5,mul_mul_16ns_8ns_24_4_1_U34_n_6,mul_mul_16ns_8ns_24_4_1_U34_n_7,mul_mul_16ns_8ns_24_4_1_U34_n_8,mul_mul_16ns_8ns_24_4_1_U34_n_9,mul_mul_16ns_8ns_24_4_1_U34_n_10,mul_mul_16ns_8ns_24_4_1_U34_n_11,mul_mul_16ns_8ns_24_4_1_U34_n_12,mul_mul_16ns_8ns_24_4_1_U34_n_13,mul_mul_16ns_8ns_24_4_1_U34_n_14,mul_mul_16ns_8ns_24_4_1_U34_n_15,mul_mul_16ns_8ns_24_4_1_U34_n_16,mul_mul_16ns_8ns_24_4_1_U34_n_17}),
        .DSP_A_B_DATA_INST(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .DSP_A_B_DATA_INST_0(\Yaxis_overlap_en_2_reg_325_reg_n_2_[0] ),
        .P(PB_out_V_2_1_fu_1682_p4),
        .Q(accum_reg_V_2_1_1_reg_436),
        .Yaxis_overlap_en_reg_3036(Yaxis_overlap_en_reg_3036),
        .\accum_reg_V_2_1_1_reg_436_reg[15] (\cmp117_reg_2821_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_2_1_1_reg_436_reg[15]_0 (procBlock_out_V_6_fu_1655_p4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .empty_30_reg_2881_pp1_iter6_reg(empty_30_reg_2881_pp1_iter6_reg),
        .in(in[16:0]),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg[15:0]),
        .p_reg_reg_i_19__1(Yindex_output_tmp_reg_316[15:0]),
        .select_ln468_11_fu_2179_p3(select_ln468_11_fu_2179_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_59 mul_mul_16ns_8ns_24_4_1_U32
       (.A(select_ln166_fu_1104_p3),
        .CEA2(grp_fu_2441_ce),
        .P(A),
        .Q(Q[7:0]),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_60 mul_mul_16ns_8ns_24_4_1_U33
       (.A(select_ln166_fu_1104_p3),
        .CEA2(grp_fu_2441_ce),
        .P({mul_mul_16ns_8ns_24_4_1_U33_n_2,mul_mul_16ns_8ns_24_4_1_U33_n_3,mul_mul_16ns_8ns_24_4_1_U33_n_4,mul_mul_16ns_8ns_24_4_1_U33_n_5,mul_mul_16ns_8ns_24_4_1_U33_n_6,mul_mul_16ns_8ns_24_4_1_U33_n_7,mul_mul_16ns_8ns_24_4_1_U33_n_8,mul_mul_16ns_8ns_24_4_1_U33_n_9,mul_mul_16ns_8ns_24_4_1_U33_n_10,mul_mul_16ns_8ns_24_4_1_U33_n_11,mul_mul_16ns_8ns_24_4_1_U33_n_12,mul_mul_16ns_8ns_24_4_1_U33_n_13,mul_mul_16ns_8ns_24_4_1_U33_n_14,mul_mul_16ns_8ns_24_4_1_U33_n_15,mul_mul_16ns_8ns_24_4_1_U33_n_16,mul_mul_16ns_8ns_24_4_1_U33_n_17}),
        .Q(Q[15:8]),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_61 mul_mul_16ns_8ns_24_4_1_U34
       (.A(select_ln166_fu_1104_p3),
        .CEA2(grp_fu_2441_ce),
        .CO(icmp_ln874_2_fu_1086_p2),
        .P({mul_mul_16ns_8ns_24_4_1_U34_n_2,mul_mul_16ns_8ns_24_4_1_U34_n_3,mul_mul_16ns_8ns_24_4_1_U34_n_4,mul_mul_16ns_8ns_24_4_1_U34_n_5,mul_mul_16ns_8ns_24_4_1_U34_n_6,mul_mul_16ns_8ns_24_4_1_U34_n_7,mul_mul_16ns_8ns_24_4_1_U34_n_8,mul_mul_16ns_8ns_24_4_1_U34_n_9,mul_mul_16ns_8ns_24_4_1_U34_n_10,mul_mul_16ns_8ns_24_4_1_U34_n_11,mul_mul_16ns_8ns_24_4_1_U34_n_12,mul_mul_16ns_8ns_24_4_1_U34_n_13,mul_mul_16ns_8ns_24_4_1_U34_n_14,mul_mul_16ns_8ns_24_4_1_U34_n_15,mul_mul_16ns_8ns_24_4_1_U34_n_16,mul_mul_16ns_8ns_24_4_1_U34_n_17}),
        .Q(Q[23:16]),
        .ap_clk(ap_clk),
        .p_Val2_8_reg_2838(p_Val2_8_reg_2838[15:0]),
        .sub_ln216_2_fu_1071_p20_out(sub_ln216_2_fu_1071_p20_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_62 ouput_buffer_0_0_V_U
       (.ADDRARDADDR(ouput_buffer_2_0_V_address0),
        .D(select_ln878_fu_1814_p3),
        .Q(p_Val2_7_reg_348_reg),
        .WEA(ouput_buffer_0_0_V_ce0),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .\accum_reg_overlap_V_0_0_1_reg_425_reg[15] (accum_reg_overlap_V_0_0_1_reg_425[14:0]),
        .\accum_reg_overlap_V_0_1_1_reg_414_reg[15] (accum_reg_overlap_V_0_1_1_reg_414[14:0]),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_28_reg_2774(empty_28_reg_2774),
        .icmp_ln204_reg_2960_pp1_iter6_reg(icmp_ln204_reg_2960_pp1_iter6_reg),
        .\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] (ouput_buffer_0_0_V_U_n_2),
        .\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 (ouput_buffer_0_0_V_U_n_3),
        .ouput_buffer_0_0_V_ce1(ouput_buffer_0_0_V_ce1),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out({\p_Val2_14_reg_502_reg_n_2_[9] ,\p_Val2_14_reg_502_reg_n_2_[8] ,\p_Val2_14_reg_502_reg_n_2_[7] ,\p_Val2_14_reg_502_reg_n_2_[6] }),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .\p_Val2_14_reg_502_reg[6] (ouput_buffer_0_0_V_U_n_4),
        .ram_reg_bram_0(add_ln216_3_fu_2244_p2),
        .ram_reg_bram_0_0(select_ln878_2_fu_1905_p3),
        .ram_reg_bram_0_1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .ram_reg_bram_0_2(ap_enable_reg_pp1_iter7_reg_n_2),
        .ram_reg_bram_0_3(\and_ln218_1_reg_3058_reg_n_2_[0] ),
        .ram_reg_bram_0_4(ouput_buffer_2_0_V_U_n_20),
        .ram_reg_bram_0_i_33(ouput_buffer_2_0_V_U_n_25),
        .ram_reg_bram_0_i_33_0(ouput_buffer_2_0_V_U_n_24),
        .ram_reg_bram_0_i_34(select_ln878_1_fu_1822_p3),
        .ram_reg_bram_0_i_34_0(select_ln878_3_fu_1913_p3),
        .select_ln468_2_fu_1873_p3(select_ln468_2_fu_1873_p3),
        .select_ln468_fu_1782_p3(select_ln468_fu_1782_p3),
        .xor_ln894_reg_3053(xor_ln894_reg_3053));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[10] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[10]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[10]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[1] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[1]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[1]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[2] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[2]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[2]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[3] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[3]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[3]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[4] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[4]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[4]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[5] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[5]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[5]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[6] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[6]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[6]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[7] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[7]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[7]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[8] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[8]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[8]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_3068_reg[9] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[9]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_3080[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_63 ouput_buffer_1_0_V_U
       (.ADDRARDADDR(ouput_buffer_2_0_V_address0),
        .D(select_ln878_4_fu_1982_p3),
        .Q(p_Val2_7_reg_348_reg),
        .WEA(ouput_buffer_0_0_V_ce0),
        .\accum_reg_overlap_V_1_0_1_reg_403_reg[15] (accum_reg_overlap_V_1_0_1_reg_403[14:0]),
        .\accum_reg_overlap_V_1_1_1_reg_392_reg[15] (accum_reg_overlap_V_1_1_1_reg_392[14:0]),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .ouput_buffer_0_0_V_ce1(ouput_buffer_0_0_V_ce1),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .ram_reg_bram_0(add_ln216_4_fu_2295_p2),
        .ram_reg_bram_0_0(ouput_buffer_0_0_V_U_n_2),
        .ram_reg_bram_0_1(select_ln878_6_fu_2054_p3),
        .ram_reg_bram_0_2(ouput_buffer_0_0_V_U_n_3),
        .ram_reg_bram_0_i_17__0(select_ln878_5_fu_1990_p3),
        .ram_reg_bram_0_i_17__0_0(select_ln878_7_fu_2062_p3),
        .select_ln468_4_fu_1956_p3(select_ln468_4_fu_1956_p3),
        .select_ln468_6_fu_2028_p3(select_ln468_6_fu_2028_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_64 ouput_buffer_2_0_V_U
       (.ADDRARDADDR(ouput_buffer_2_0_V_address0),
        .D(select_ln878_8_fu_2126_p3),
        .E(ap_block_pp1_stage0_subdone),
        .Q(p_Val2_7_reg_348_reg),
        .WEA(ouput_buffer_0_0_V_ce0),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] (DDR_wr_en_reg_3096),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 (ap_enable_reg_pp1_iter8_reg_n_2),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 (\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .accum_reg_V_0_0_1_reg_4910(accum_reg_V_0_0_1_reg_4910),
        .\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ({\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[14] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[13] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[12] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[11] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[10] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[9] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[8] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[7] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[6] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[5] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[4] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[3] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[2] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[1] ,\accum_reg_overlap_V_2_0_1_reg_381_reg_n_2_[0] }),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[0] (ap_enable_reg_pp1_iter7_reg_n_2),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 (\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ({\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[14] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[13] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[12] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[11] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[10] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[9] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[8] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[7] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[6] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[5] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[4] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[3] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[2] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[1] ,\accum_reg_overlap_V_2_1_1_reg_370_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_28_reg_2774(empty_28_reg_2774),
        .icmp_ln204_reg_2960_pp1_iter6_reg(icmp_ln204_reg_2960_pp1_iter6_reg),
        .\icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] (DDR_wr_en_fu_1627_p2),
        .icmp_ln692_reg_2809_pp1_iter6_reg(icmp_ln692_reg_2809_pp1_iter6_reg),
        .icmp_ln809_reg_3165(icmp_ln809_reg_3165),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .ouput_buffer_0_0_V_ce1(ouput_buffer_0_0_V_ce1),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out({p_Result_s_32_fu_1566_p4,\p_Val2_14_reg_502_reg_n_2_[15] ,\p_Val2_14_reg_502_reg_n_2_[14] ,\p_Val2_14_reg_502_reg_n_2_[13] ,\p_Val2_14_reg_502_reg_n_2_[12] ,\p_Val2_14_reg_502_reg_n_2_[11] ,\p_Val2_14_reg_502_reg_n_2_[10] ,\p_Val2_14_reg_502_reg_n_2_[9] ,\p_Val2_14_reg_502_reg_n_2_[8] ,\p_Val2_14_reg_502_reg_n_2_[7] ,\p_Val2_14_reg_502_reg_n_2_[6] ,\p_Val2_14_reg_502_reg_n_2_[5] ,\p_Val2_14_reg_502_reg_n_2_[4] ,\p_Val2_14_reg_502_reg_n_2_[3] ,\p_Val2_14_reg_502_reg_n_2_[2] ,\p_Val2_14_reg_502_reg_n_2_[1] ,\p_Val2_14_reg_502_reg_n_2_[0] }),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .\p_Result_9_reg_2955_pp1_iter6_reg_reg[11] (ouput_buffer_2_0_V_U_n_20),
        .\p_Val2_14_reg_502_reg[0] (ouput_buffer_2_0_V_U_n_24),
        .\p_Val2_14_reg_502_reg[10] (ouput_buffer_2_0_V_U_n_25),
        .ram_reg_bram_0(add_ln216_5_fu_2349_p2),
        .ram_reg_bram_0_0(t_V_reg_283_reg),
        .ram_reg_bram_0_1(\and_ln218_1_reg_3058_reg_n_2_[0] ),
        .ram_reg_bram_0_2(ap_CS_fsm_state32),
        .ram_reg_bram_0_3(ouput_buffer_0_0_V_U_n_2),
        .ram_reg_bram_0_4(select_ln878_10_fu_2198_p3),
        .ram_reg_bram_0_5(ouput_buffer_0_0_V_U_n_3),
        .ram_reg_bram_0_6(ouput_buffer_2_0_V_addr_1_reg_3080),
        .ram_reg_bram_0_7(ouput_buffer_0_0_V_U_n_4),
        .ram_reg_bram_0_i_17__1(select_ln878_9_fu_2134_p3),
        .ram_reg_bram_0_i_17__1_0(select_ln878_11_fu_2206_p3),
        .ram_reg_bram_0_i_61(p_Result_9_reg_2955_pp1_iter6_reg),
        .ram_reg_bram_0_i_67(zext_ln674_reg_2950_pp1_iter6_reg_reg),
        .ram_reg_bram_0_i_73({sub177_i_reg_2755[11:9],sub177_i_reg_2755[5:3]}),
        .ram_reg_bram_0_i_96(row_index666_load_016323373_reg_359_reg),
        .\row_index666_load_016323373_reg_359_reg[2] (ouput_buffer_2_0_V_U_n_21),
        .\row_index666_load_016323373_reg_359_reg[3] (ouput_buffer_2_0_V_U_n_22),
        .\row_index666_load_016323373_reg_359_reg[4] (ouput_buffer_2_0_V_U_n_23),
        .select_ln468_10_fu_2172_p3(select_ln468_10_fu_2172_p3),
        .select_ln468_8_fu_2100_p3(select_ln468_8_fu_2100_p3),
        .\t_V_reg_283_reg[0] (ouput_buffer_2_0_V_U_n_16),
        .xor_ln894_reg_3053(xor_ln894_reg_3053));
  LUT1 #(
    .INIT(2'h1)) 
    \ouput_index_write_counter679_load_08652495_reg_337[0]_i_1 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .O(add_ln695_3_fu_1455_p2[0]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \ouput_index_write_counter679_load_08652495_reg_337[15]_i_1 
       (.I0(ap_CS_fsm_state63),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln686_reg_2800_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln204_reg_2960_pp1_iter5_reg),
        .O(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \ouput_index_write_counter679_load_08652495_reg_337[15]_i_2 
       (.I0(\xor_ln894_reg_3053_reg[0]_i_2_n_17 ),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(icmp_ln686_reg_2800_pp1_iter5_reg),
        .I3(ap_block_pp1_stage0_subdone),
        .O(ouput_index_write_counter679_load_08652495_reg_337));
  FDSE \ouput_index_write_counter679_load_08652495_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[0]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .S(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[10]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[11] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[11]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[12] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[12]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[13] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[13]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[14] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[14]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[15] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[15]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3 
       (.CI(\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_CO_UNCONNECTED [7:6],\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_4 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_5 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_6 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_7 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_8 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ouput_index_write_counter679_load_08652495_reg_337_reg[15]_i_3_O_UNCONNECTED [7],add_ln695_3_fu_1455_p2[15:9]}),
        .S({1'b0,ouput_index_write_counter679_load_08652495_reg_337_reg[15:9]}));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[1]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[2]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[3]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[4]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[5]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[6]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[7]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[8]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1 
       (.CI(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .CI_TOP(1'b0),
        .CO({\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_2 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_3 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_4 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_5 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_6 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_7 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_8 ,\ouput_index_write_counter679_load_08652495_reg_337_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln695_3_fu_1455_p2[8:1]),
        .S(ouput_index_write_counter679_load_08652495_reg_337_reg[8:1]));
  FDRE \ouput_index_write_counter679_load_08652495_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652495_reg_337),
        .D(add_ln695_3_fu_1455_p2[9]),
        .Q(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \out_col_index_fu_162[0]_i_1 
       (.I0(grp_fu_601_ap_start),
        .I1(DDR_wr_en_fu_1627_p2),
        .I2(accum_reg_V_0_0_1_reg_4910),
        .I3(icmp_ln204_reg_2960_pp1_iter6_reg),
        .O(\out_col_index_fu_162[0]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_col_index_fu_162[0]_i_3 
       (.I0(out_col_index_fu_162_reg[0]),
        .O(\out_col_index_fu_162[0]_i_3_n_2 ));
  FDRE \out_col_index_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[0]_i_2_n_17 ),
        .Q(out_col_index_fu_162_reg[0]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_162_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\out_col_index_fu_162_reg[0]_i_2_n_2 ,\out_col_index_fu_162_reg[0]_i_2_n_3 ,\out_col_index_fu_162_reg[0]_i_2_n_4 ,\out_col_index_fu_162_reg[0]_i_2_n_5 ,\out_col_index_fu_162_reg[0]_i_2_n_6 ,\out_col_index_fu_162_reg[0]_i_2_n_7 ,\out_col_index_fu_162_reg[0]_i_2_n_8 ,\out_col_index_fu_162_reg[0]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\out_col_index_fu_162_reg[0]_i_2_n_10 ,\out_col_index_fu_162_reg[0]_i_2_n_11 ,\out_col_index_fu_162_reg[0]_i_2_n_12 ,\out_col_index_fu_162_reg[0]_i_2_n_13 ,\out_col_index_fu_162_reg[0]_i_2_n_14 ,\out_col_index_fu_162_reg[0]_i_2_n_15 ,\out_col_index_fu_162_reg[0]_i_2_n_16 ,\out_col_index_fu_162_reg[0]_i_2_n_17 }),
        .S({out_col_index_fu_162_reg[7:1],\out_col_index_fu_162[0]_i_3_n_2 }));
  FDRE \out_col_index_fu_162_reg[10] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[8]_i_1_n_15 ),
        .Q(out_col_index_fu_162_reg[10]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[11] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[8]_i_1_n_14 ),
        .Q(out_col_index_fu_162_reg[11]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[12] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[8]_i_1_n_13 ),
        .Q(out_col_index_fu_162_reg[12]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[13] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[8]_i_1_n_12 ),
        .Q(out_col_index_fu_162_reg[13]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[14] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[8]_i_1_n_11 ),
        .Q(out_col_index_fu_162_reg[14]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[15] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[8]_i_1_n_10 ),
        .Q(out_col_index_fu_162_reg[15]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[16] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[16]_i_1_n_17 ),
        .Q(out_col_index_fu_162_reg[16]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_162_reg[16]_i_1 
       (.CI(\out_col_index_fu_162_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\out_col_index_fu_162_reg[16]_i_1_n_2 ,\out_col_index_fu_162_reg[16]_i_1_n_3 ,\out_col_index_fu_162_reg[16]_i_1_n_4 ,\out_col_index_fu_162_reg[16]_i_1_n_5 ,\out_col_index_fu_162_reg[16]_i_1_n_6 ,\out_col_index_fu_162_reg[16]_i_1_n_7 ,\out_col_index_fu_162_reg[16]_i_1_n_8 ,\out_col_index_fu_162_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_fu_162_reg[16]_i_1_n_10 ,\out_col_index_fu_162_reg[16]_i_1_n_11 ,\out_col_index_fu_162_reg[16]_i_1_n_12 ,\out_col_index_fu_162_reg[16]_i_1_n_13 ,\out_col_index_fu_162_reg[16]_i_1_n_14 ,\out_col_index_fu_162_reg[16]_i_1_n_15 ,\out_col_index_fu_162_reg[16]_i_1_n_16 ,\out_col_index_fu_162_reg[16]_i_1_n_17 }),
        .S(out_col_index_fu_162_reg[23:16]));
  FDRE \out_col_index_fu_162_reg[17] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[16]_i_1_n_16 ),
        .Q(out_col_index_fu_162_reg[17]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[18] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[16]_i_1_n_15 ),
        .Q(out_col_index_fu_162_reg[18]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[19] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[16]_i_1_n_14 ),
        .Q(out_col_index_fu_162_reg[19]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[0]_i_2_n_16 ),
        .Q(out_col_index_fu_162_reg[1]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[20] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[16]_i_1_n_13 ),
        .Q(out_col_index_fu_162_reg[20]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[21] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[16]_i_1_n_12 ),
        .Q(out_col_index_fu_162_reg[21]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[22] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[16]_i_1_n_11 ),
        .Q(out_col_index_fu_162_reg[22]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[23] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[16]_i_1_n_10 ),
        .Q(out_col_index_fu_162_reg[23]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[24] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[24]_i_1_n_17 ),
        .Q(out_col_index_fu_162_reg[24]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_162_reg[24]_i_1 
       (.CI(\out_col_index_fu_162_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_out_col_index_fu_162_reg[24]_i_1_CO_UNCONNECTED [7],\out_col_index_fu_162_reg[24]_i_1_n_3 ,\out_col_index_fu_162_reg[24]_i_1_n_4 ,\out_col_index_fu_162_reg[24]_i_1_n_5 ,\out_col_index_fu_162_reg[24]_i_1_n_6 ,\out_col_index_fu_162_reg[24]_i_1_n_7 ,\out_col_index_fu_162_reg[24]_i_1_n_8 ,\out_col_index_fu_162_reg[24]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_fu_162_reg[24]_i_1_n_10 ,\out_col_index_fu_162_reg[24]_i_1_n_11 ,\out_col_index_fu_162_reg[24]_i_1_n_12 ,\out_col_index_fu_162_reg[24]_i_1_n_13 ,\out_col_index_fu_162_reg[24]_i_1_n_14 ,\out_col_index_fu_162_reg[24]_i_1_n_15 ,\out_col_index_fu_162_reg[24]_i_1_n_16 ,\out_col_index_fu_162_reg[24]_i_1_n_17 }),
        .S(out_col_index_fu_162_reg[31:24]));
  FDRE \out_col_index_fu_162_reg[25] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[24]_i_1_n_16 ),
        .Q(out_col_index_fu_162_reg[25]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[26] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[24]_i_1_n_15 ),
        .Q(out_col_index_fu_162_reg[26]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[27] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[24]_i_1_n_14 ),
        .Q(out_col_index_fu_162_reg[27]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[28] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[24]_i_1_n_13 ),
        .Q(out_col_index_fu_162_reg[28]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[29] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[24]_i_1_n_12 ),
        .Q(out_col_index_fu_162_reg[29]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[0]_i_2_n_15 ),
        .Q(out_col_index_fu_162_reg[2]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[30] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[24]_i_1_n_11 ),
        .Q(out_col_index_fu_162_reg[30]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[31] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[24]_i_1_n_10 ),
        .Q(out_col_index_fu_162_reg[31]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[0]_i_2_n_14 ),
        .Q(out_col_index_fu_162_reg[3]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[0]_i_2_n_13 ),
        .Q(out_col_index_fu_162_reg[4]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[0]_i_2_n_12 ),
        .Q(out_col_index_fu_162_reg[5]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[0]_i_2_n_11 ),
        .Q(out_col_index_fu_162_reg[6]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[0]_i_2_n_10 ),
        .Q(out_col_index_fu_162_reg[7]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_162_reg[8] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[8]_i_1_n_17 ),
        .Q(out_col_index_fu_162_reg[8]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_162_reg[8]_i_1 
       (.CI(\out_col_index_fu_162_reg[0]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\out_col_index_fu_162_reg[8]_i_1_n_2 ,\out_col_index_fu_162_reg[8]_i_1_n_3 ,\out_col_index_fu_162_reg[8]_i_1_n_4 ,\out_col_index_fu_162_reg[8]_i_1_n_5 ,\out_col_index_fu_162_reg[8]_i_1_n_6 ,\out_col_index_fu_162_reg[8]_i_1_n_7 ,\out_col_index_fu_162_reg[8]_i_1_n_8 ,\out_col_index_fu_162_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_fu_162_reg[8]_i_1_n_10 ,\out_col_index_fu_162_reg[8]_i_1_n_11 ,\out_col_index_fu_162_reg[8]_i_1_n_12 ,\out_col_index_fu_162_reg[8]_i_1_n_13 ,\out_col_index_fu_162_reg[8]_i_1_n_14 ,\out_col_index_fu_162_reg[8]_i_1_n_15 ,\out_col_index_fu_162_reg[8]_i_1_n_16 ,\out_col_index_fu_162_reg[8]_i_1_n_17 }),
        .S(out_col_index_fu_162_reg[15:8]));
  FDRE \out_col_index_fu_162_reg[9] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1620),
        .D(\out_col_index_fu_162_reg[8]_i_1_n_16 ),
        .Q(out_col_index_fu_162_reg[9]),
        .R(\out_col_index_fu_162[0]_i_1_n_2 ));
  FDRE \out_div_1_reg_2639_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[16]),
        .Q(tmp_4_fu_662_p3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_10 
       (.I0(p_Val2_2_fu_158_reg[27]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Result_2_reg_2856[12]_i_11 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[26]),
        .I2(zext_ln29_5_reg_2656__0[26]),
        .O(\p_Result_2_reg_2856[12]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Result_2_reg_2856[12]_i_12 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[25]),
        .I2(zext_ln29_5_reg_2656__0[25]),
        .O(\p_Result_2_reg_2856[12]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Result_2_reg_2856[12]_i_13 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[24]),
        .I2(zext_ln29_5_reg_2656__0[24]),
        .O(\p_Result_2_reg_2856[12]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_2 
       (.I0(p_Val2_2_fu_158_reg[30]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_3 
       (.I0(p_Val2_2_fu_158_reg[29]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_4 
       (.I0(p_Val2_2_fu_158_reg[28]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_5 
       (.I0(p_Val2_2_fu_158_reg[27]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_6 
       (.I0(p_Val2_2_fu_158_reg[31]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_7 
       (.I0(p_Val2_2_fu_158_reg[30]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_8 
       (.I0(p_Val2_2_fu_158_reg[29]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_2_reg_2856[12]_i_9 
       (.I0(p_Val2_2_fu_158_reg[28]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Result_2_reg_2856[12]_i_9_n_2 ));
  FDRE \p_Result_2_reg_2856_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[26]),
        .Q(p_Result_2_reg_2856[10]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[11] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[27]),
        .Q(p_Result_2_reg_2856[11]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[12] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[28]),
        .Q(p_Result_2_reg_2856[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Result_2_reg_2856_reg[12]_i_1 
       (.CI(\p_Val2_8_reg_2838_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Result_2_reg_2856_reg[12]_i_1_CO_UNCONNECTED [7],\p_Result_2_reg_2856_reg[12]_i_1_n_3 ,\p_Result_2_reg_2856_reg[12]_i_1_n_4 ,\p_Result_2_reg_2856_reg[12]_i_1_n_5 ,\p_Result_2_reg_2856_reg[12]_i_1_n_6 ,\p_Result_2_reg_2856_reg[12]_i_1_n_7 ,\p_Result_2_reg_2856_reg[12]_i_1_n_8 ,\p_Result_2_reg_2856_reg[12]_i_1_n_9 }),
        .DI({1'b0,\p_Result_2_reg_2856[12]_i_2_n_2 ,\p_Result_2_reg_2856[12]_i_3_n_2 ,\p_Result_2_reg_2856[12]_i_4_n_2 ,\p_Result_2_reg_2856[12]_i_5_n_2 ,zext_ln29_5_reg_2656__0[26:24]}),
        .O(p_Val2_8_fu_760_p3[31:24]),
        .S({\p_Result_2_reg_2856[12]_i_6_n_2 ,\p_Result_2_reg_2856[12]_i_7_n_2 ,\p_Result_2_reg_2856[12]_i_8_n_2 ,\p_Result_2_reg_2856[12]_i_9_n_2 ,\p_Result_2_reg_2856[12]_i_10_n_2 ,\p_Result_2_reg_2856[12]_i_11_n_2 ,\p_Result_2_reg_2856[12]_i_12_n_2 ,\p_Result_2_reg_2856[12]_i_13_n_2 }));
  FDRE \p_Result_2_reg_2856_reg[13] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[29]),
        .Q(p_Result_2_reg_2856[13]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[14] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[30]),
        .Q(p_Result_2_reg_2856[14]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[15] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[31]),
        .Q(p_Result_2_reg_2856[15]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[17]),
        .Q(p_Result_2_reg_2856[1]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[18]),
        .Q(p_Result_2_reg_2856[2]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[19]),
        .Q(p_Result_2_reg_2856[3]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[20]),
        .Q(p_Result_2_reg_2856[4]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[21]),
        .Q(p_Result_2_reg_2856[5]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[22]),
        .Q(p_Result_2_reg_2856[6]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[23]),
        .Q(p_Result_2_reg_2856[7]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[24]),
        .Q(p_Result_2_reg_2856[8]),
        .R(1'b0));
  FDRE \p_Result_2_reg_2856_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[25]),
        .Q(p_Result_2_reg_2856[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[0]_i_1 
       (.I0(zext_ln658_reg_2744[16]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[16]),
        .O(trunc_ln674_2_fu_799_p1[16]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[10]_i_1 
       (.I0(zext_ln658_reg_2744[26]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[26]),
        .O(trunc_ln674_2_fu_799_p1[26]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[11]_i_1 
       (.I0(zext_ln658_reg_2744[27]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[27]),
        .O(trunc_ln674_2_fu_799_p1[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[15]_i_2 
       (.I0(p_Val2_1_fu_154_reg[26]),
        .I1(zext_ln29_5_reg_2656__0[26]),
        .O(\p_Result_5_reg_2875[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[15]_i_3 
       (.I0(p_Val2_1_fu_154_reg[25]),
        .I1(zext_ln29_5_reg_2656__0[25]),
        .O(\p_Result_5_reg_2875[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[15]_i_4 
       (.I0(p_Val2_1_fu_154_reg[24]),
        .I1(zext_ln29_5_reg_2656__0[24]),
        .O(\p_Result_5_reg_2875[15]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[1]_i_1 
       (.I0(zext_ln658_reg_2744[17]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[17]),
        .O(trunc_ln674_2_fu_799_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[2]_i_1 
       (.I0(zext_ln658_reg_2744[18]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[18]),
        .O(trunc_ln674_2_fu_799_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[3]_i_1 
       (.I0(zext_ln658_reg_2744[19]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[19]),
        .O(trunc_ln674_2_fu_799_p1[19]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[4]_i_1 
       (.I0(zext_ln658_reg_2744[20]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[20]),
        .O(trunc_ln674_2_fu_799_p1[20]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[5]_i_1 
       (.I0(zext_ln658_reg_2744[21]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[21]),
        .O(trunc_ln674_2_fu_799_p1[21]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[6]_i_1 
       (.I0(zext_ln658_reg_2744[22]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[22]),
        .O(trunc_ln674_2_fu_799_p1[22]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[7]_i_1 
       (.I0(zext_ln658_reg_2744[23]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[23]),
        .O(trunc_ln674_2_fu_799_p1[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_10 
       (.I0(p_Val2_1_fu_154_reg[16]),
        .I1(tmp_4_fu_662_p3),
        .O(\p_Result_5_reg_2875[7]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_3 
       (.I0(p_Val2_1_fu_154_reg[23]),
        .I1(zext_ln29_5_reg_2656__0[23]),
        .O(\p_Result_5_reg_2875[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_4 
       (.I0(p_Val2_1_fu_154_reg[22]),
        .I1(zext_ln29_5_reg_2656__0[22]),
        .O(\p_Result_5_reg_2875[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_5 
       (.I0(p_Val2_1_fu_154_reg[21]),
        .I1(zext_ln29_5_reg_2656__0[21]),
        .O(\p_Result_5_reg_2875[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_6 
       (.I0(p_Val2_1_fu_154_reg[20]),
        .I1(zext_ln29_5_reg_2656__0[20]),
        .O(\p_Result_5_reg_2875[7]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_7 
       (.I0(p_Val2_1_fu_154_reg[19]),
        .I1(zext_ln29_5_reg_2656__0[19]),
        .O(\p_Result_5_reg_2875[7]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_8 
       (.I0(p_Val2_1_fu_154_reg[18]),
        .I1(zext_ln29_5_reg_2656__0[18]),
        .O(\p_Result_5_reg_2875[7]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Result_5_reg_2875[7]_i_9 
       (.I0(p_Val2_1_fu_154_reg[17]),
        .I1(zext_ln29_5_reg_2656__0[17]),
        .O(\p_Result_5_reg_2875[7]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[8]_i_1 
       (.I0(zext_ln658_reg_2744[24]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[24]),
        .O(trunc_ln674_2_fu_799_p1[24]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Result_5_reg_2875[9]_i_1 
       (.I0(zext_ln658_reg_2744[25]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[25]),
        .O(trunc_ln674_2_fu_799_p1[25]));
  FDRE \p_Result_5_reg_2875_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[16]),
        .Q(p_Result_5_reg_2875[0]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[26]),
        .Q(p_Result_5_reg_2875[10]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[11] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[27]),
        .Q(p_Result_5_reg_2875[11]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[12] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[28]),
        .Q(p_Result_5_reg_2875[12]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1__0_n_2 ));
  FDRE \p_Result_5_reg_2875_reg[13] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[29]),
        .Q(p_Result_5_reg_2875[13]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1__0_n_2 ));
  FDRE \p_Result_5_reg_2875_reg[14] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[30]),
        .Q(p_Result_5_reg_2875[14]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1__0_n_2 ));
  FDRE \p_Result_5_reg_2875_reg[15] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[31]),
        .Q(p_Result_5_reg_2875[15]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Result_5_reg_2875_reg[15]_i_1 
       (.CI(\p_Result_5_reg_2875_reg[7]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Result_5_reg_2875_reg[15]_i_1_CO_UNCONNECTED [7],\p_Result_5_reg_2875_reg[15]_i_1_n_3 ,\p_Result_5_reg_2875_reg[15]_i_1_n_4 ,\p_Result_5_reg_2875_reg[15]_i_1_n_5 ,\p_Result_5_reg_2875_reg[15]_i_1_n_6 ,\p_Result_5_reg_2875_reg[15]_i_1_n_7 ,\p_Result_5_reg_2875_reg[15]_i_1_n_8 ,\p_Result_5_reg_2875_reg[15]_i_1_n_9 }),
        .DI({1'b0,p_Val2_1_fu_154_reg[30:24]}),
        .O(Xindex_output_next_fu_767_p2[31:24]),
        .S({p_Val2_1_fu_154_reg[31:27],\p_Result_5_reg_2875[15]_i_2_n_2 ,\p_Result_5_reg_2875[15]_i_3_n_2 ,\p_Result_5_reg_2875[15]_i_4_n_2 }));
  FDRE \p_Result_5_reg_2875_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[17]),
        .Q(p_Result_5_reg_2875[1]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[18]),
        .Q(p_Result_5_reg_2875[2]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[19]),
        .Q(p_Result_5_reg_2875[3]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[20]),
        .Q(p_Result_5_reg_2875[4]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[21]),
        .Q(p_Result_5_reg_2875[5]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[22]),
        .Q(p_Result_5_reg_2875[6]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[23]),
        .Q(p_Result_5_reg_2875[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Result_5_reg_2875_reg[7]_i_2 
       (.CI(\trunc_ln674_2_reg_2869_reg[15]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Result_5_reg_2875_reg[7]_i_2_n_2 ,\p_Result_5_reg_2875_reg[7]_i_2_n_3 ,\p_Result_5_reg_2875_reg[7]_i_2_n_4 ,\p_Result_5_reg_2875_reg[7]_i_2_n_5 ,\p_Result_5_reg_2875_reg[7]_i_2_n_6 ,\p_Result_5_reg_2875_reg[7]_i_2_n_7 ,\p_Result_5_reg_2875_reg[7]_i_2_n_8 ,\p_Result_5_reg_2875_reg[7]_i_2_n_9 }),
        .DI(p_Val2_1_fu_154_reg[23:16]),
        .O(Xindex_output_next_fu_767_p2[23:16]),
        .S({\p_Result_5_reg_2875[7]_i_3_n_2 ,\p_Result_5_reg_2875[7]_i_4_n_2 ,\p_Result_5_reg_2875[7]_i_5_n_2 ,\p_Result_5_reg_2875[7]_i_6_n_2 ,\p_Result_5_reg_2875[7]_i_7_n_2 ,\p_Result_5_reg_2875[7]_i_8_n_2 ,\p_Result_5_reg_2875[7]_i_9_n_2 ,\p_Result_5_reg_2875[7]_i_10_n_2 }));
  FDRE \p_Result_5_reg_2875_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[24]),
        .Q(p_Result_5_reg_2875[8]),
        .R(1'b0));
  FDRE \p_Result_5_reg_2875_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[25]),
        .Q(p_Result_5_reg_2875[9]),
        .R(1'b0));
  FDRE \p_Result_7_reg_3041_reg[0] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(p_Val2_7_reg_348_reg[0]),
        .Q(p_Result_7_reg_3041),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[0]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[16]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[16]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[10]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[26]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[26]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[11]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[27]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[27]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[12]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[28]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[28]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[13]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[29]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[29]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[14]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[30]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[30]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[15]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[31]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[31]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[1]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[17]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[17]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[2]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[18]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[18]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[3]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[19]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[19]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[4]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[20]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[20]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[5]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[21]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[21]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[6]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[22]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[22]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[7]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[23]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[23]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[8]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[24]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[24]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Result_9_reg_2955[9]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[25]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[25]),
        .O(p_0_in[9]));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[0]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[10]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[10]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[11]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[11]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[12]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[12]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[13]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[13]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[14]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[14]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[15]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[15]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[1]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[2]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[3]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[4]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[5]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[6]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[7]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[8]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[8]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955[9]),
        .Q(p_Result_9_reg_2955_pp1_iter5_reg[9]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[0]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[10]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[11]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[12]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[13]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[14]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[15]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[1]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[2]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[3]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[4]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[5]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[6]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[7]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[8]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_9_reg_2955_pp1_iter5_reg[9]),
        .Q(p_Result_9_reg_2955_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[0]),
        .Q(p_Result_9_reg_2955[0]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[10]),
        .Q(p_Result_9_reg_2955[10]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[11]),
        .Q(p_Result_9_reg_2955[11]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[12]),
        .Q(p_Result_9_reg_2955[12]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[13]),
        .Q(p_Result_9_reg_2955[13]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[14]),
        .Q(p_Result_9_reg_2955[14]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[15]),
        .Q(p_Result_9_reg_2955[15]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[1]),
        .Q(p_Result_9_reg_2955[1]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[2]),
        .Q(p_Result_9_reg_2955[2]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[3]),
        .Q(p_Result_9_reg_2955[3]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[4]),
        .Q(p_Result_9_reg_2955[4]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[5]),
        .Q(p_Result_9_reg_2955[5]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[6]),
        .Q(p_Result_9_reg_2955[6]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[7]),
        .Q(p_Result_9_reg_2955[7]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[8]),
        .Q(p_Result_9_reg_2955[8]),
        .R(1'b0));
  FDRE \p_Result_9_reg_2955_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_0_in[9]),
        .Q(p_Result_9_reg_2955[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_2 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[7]),
        .I2(Yindex_output_tmp_reg_316[7]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[7]),
        .O(\p_Val2_13_reg_3031[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_3 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[6]),
        .I2(Yindex_output_tmp_reg_316[6]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[6]),
        .O(\p_Val2_13_reg_3031[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_4 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[5]),
        .I2(Yindex_output_tmp_reg_316[5]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[5]),
        .O(\p_Val2_13_reg_3031[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_5 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[4]),
        .I2(Yindex_output_tmp_reg_316[4]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[4]),
        .O(\p_Val2_13_reg_3031[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_6 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[3]),
        .I2(Yindex_output_tmp_reg_316[3]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[3]),
        .O(\p_Val2_13_reg_3031[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_7 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[2]),
        .I2(Yindex_output_tmp_reg_316[2]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[2]),
        .O(\p_Val2_13_reg_3031[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_8 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[1]),
        .I2(Yindex_output_tmp_reg_316[1]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[1]),
        .O(\p_Val2_13_reg_3031[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[0]_i_9 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[0]),
        .I2(Yindex_output_tmp_reg_316[0]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[0]),
        .O(\p_Val2_13_reg_3031[0]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_10 
       (.I0(in[23]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[23]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[23]),
        .O(\p_Val2_13_reg_3031[16]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_11 
       (.I0(in[22]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[22]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[22]),
        .O(\p_Val2_13_reg_3031[16]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_12 
       (.I0(in[21]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[21]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[21]),
        .O(\p_Val2_13_reg_3031[16]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_13 
       (.I0(in[20]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[20]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[20]),
        .O(\p_Val2_13_reg_3031[16]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_14 
       (.I0(in[19]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[19]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[19]),
        .O(\p_Val2_13_reg_3031[16]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_15 
       (.I0(in[18]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[18]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[18]),
        .O(\p_Val2_13_reg_3031[16]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_16 
       (.I0(in[17]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[17]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[17]),
        .O(\p_Val2_13_reg_3031[16]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[16]_i_17 
       (.I0(in[16]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[16]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[16]),
        .O(\p_Val2_13_reg_3031[16]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_2 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[23]),
        .O(\p_Val2_13_reg_3031[16]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_3 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[22]),
        .O(\p_Val2_13_reg_3031[16]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_4 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[21]),
        .O(\p_Val2_13_reg_3031[16]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_5 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[20]),
        .O(\p_Val2_13_reg_3031[16]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_6 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[19]),
        .O(\p_Val2_13_reg_3031[16]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_7 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[18]),
        .O(\p_Val2_13_reg_3031[16]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_8 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[17]),
        .O(\p_Val2_13_reg_3031[16]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[16]_i_9 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[16]),
        .O(\p_Val2_13_reg_3031[16]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[24]_i_10 
       (.I0(in[26]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[26]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[26]),
        .O(\p_Val2_13_reg_3031[24]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[24]_i_11 
       (.I0(in[25]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[25]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[25]),
        .O(\p_Val2_13_reg_3031[24]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[24]_i_12 
       (.I0(in[24]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I2(Yindex_output_tmp_reg_316[24]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[24]),
        .O(\p_Val2_13_reg_3031[24]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[24]_i_2 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[26]),
        .O(\p_Val2_13_reg_3031[24]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[24]_i_3 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[25]),
        .O(\p_Val2_13_reg_3031[24]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[24]_i_4 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[24]),
        .O(\p_Val2_13_reg_3031[24]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_5 
       (.I0(p_Val2_13_reg_3031_reg[31]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[31]),
        .O(\p_Val2_13_reg_3031[24]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_6 
       (.I0(p_Val2_13_reg_3031_reg[30]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[30]),
        .O(\p_Val2_13_reg_3031[24]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_7 
       (.I0(p_Val2_13_reg_3031_reg[29]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[29]),
        .O(\p_Val2_13_reg_3031[24]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_8 
       (.I0(p_Val2_13_reg_3031_reg[28]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[28]),
        .O(\p_Val2_13_reg_3031[24]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_13_reg_3031[24]_i_9 
       (.I0(p_Val2_13_reg_3031_reg[27]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[27]),
        .O(\p_Val2_13_reg_3031[24]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_10 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[8]),
        .I2(Yindex_output_tmp_reg_316[8]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[8]),
        .O(\p_Val2_13_reg_3031[8]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_13_reg_3031[8]_i_2 
       (.I0(in[15]),
        .I1(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .O(\p_Val2_13_reg_3031[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_3 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[15]),
        .I2(Yindex_output_tmp_reg_316[15]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[15]),
        .O(\p_Val2_13_reg_3031[8]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_4 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[14]),
        .I2(Yindex_output_tmp_reg_316[14]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[14]),
        .O(\p_Val2_13_reg_3031[8]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_5 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[13]),
        .I2(Yindex_output_tmp_reg_316[13]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[13]),
        .O(\p_Val2_13_reg_3031[8]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_6 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[12]),
        .I2(Yindex_output_tmp_reg_316[12]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[12]),
        .O(\p_Val2_13_reg_3031[8]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_7 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[11]),
        .I2(Yindex_output_tmp_reg_316[11]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[11]),
        .O(\p_Val2_13_reg_3031[8]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_8 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[10]),
        .I2(Yindex_output_tmp_reg_316[10]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[10]),
        .O(\p_Val2_13_reg_3031[8]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h7877787878887878)) 
    \p_Val2_13_reg_3031[8]_i_9 
       (.I0(\icmp_ln204_reg_2960[0]_i_1_n_2 ),
        .I1(in[9]),
        .I2(Yindex_output_tmp_reg_316[9]),
        .I3(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_13_reg_3031_reg[9]),
        .O(\p_Val2_13_reg_3031[8]_i_9_n_2 ));
  FDRE \p_Val2_13_reg_3031_reg[0] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1_n_17 ),
        .Q(p_Val2_13_reg_3031_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_13_reg_3031_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_13_reg_3031_reg[0]_i_1_n_2 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_3 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_4 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_5 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_6 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_7 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_8 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_9 }),
        .DI(p_Result_s_fu_1231_p1[7:0]),
        .O({\p_Val2_13_reg_3031_reg[0]_i_1_n_10 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_11 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_12 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_13 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_14 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_15 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_16 ,\p_Val2_13_reg_3031_reg[0]_i_1_n_17 }),
        .S({\p_Val2_13_reg_3031[0]_i_2_n_2 ,\p_Val2_13_reg_3031[0]_i_3_n_2 ,\p_Val2_13_reg_3031[0]_i_4_n_2 ,\p_Val2_13_reg_3031[0]_i_5_n_2 ,\p_Val2_13_reg_3031[0]_i_6_n_2 ,\p_Val2_13_reg_3031[0]_i_7_n_2 ,\p_Val2_13_reg_3031[0]_i_8_n_2 ,\p_Val2_13_reg_3031[0]_i_9_n_2 }));
  FDRE \p_Val2_13_reg_3031_reg[10] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1_n_15 ),
        .Q(p_Val2_13_reg_3031_reg[10]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[11] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1_n_14 ),
        .Q(p_Val2_13_reg_3031_reg[11]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[12] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1_n_13 ),
        .Q(p_Val2_13_reg_3031_reg[12]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[13] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1_n_12 ),
        .Q(p_Val2_13_reg_3031_reg[13]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[14] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1_n_11 ),
        .Q(p_Val2_13_reg_3031_reg[14]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[15] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1_n_10 ),
        .Q(p_Val2_13_reg_3031_reg[15]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[16] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1_n_17 ),
        .Q(p_Val2_13_reg_3031_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_13_reg_3031_reg[16]_i_1 
       (.CI(\p_Val2_13_reg_3031_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_13_reg_3031_reg[16]_i_1_n_2 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_3 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_4 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_5 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_6 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_7 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_8 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_9 }),
        .DI({\p_Val2_13_reg_3031[16]_i_2_n_2 ,\p_Val2_13_reg_3031[16]_i_3_n_2 ,\p_Val2_13_reg_3031[16]_i_4_n_2 ,\p_Val2_13_reg_3031[16]_i_5_n_2 ,\p_Val2_13_reg_3031[16]_i_6_n_2 ,\p_Val2_13_reg_3031[16]_i_7_n_2 ,\p_Val2_13_reg_3031[16]_i_8_n_2 ,\p_Val2_13_reg_3031[16]_i_9_n_2 }),
        .O({\p_Val2_13_reg_3031_reg[16]_i_1_n_10 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_11 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_12 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_13 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_14 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_15 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_16 ,\p_Val2_13_reg_3031_reg[16]_i_1_n_17 }),
        .S({\p_Val2_13_reg_3031[16]_i_10_n_2 ,\p_Val2_13_reg_3031[16]_i_11_n_2 ,\p_Val2_13_reg_3031[16]_i_12_n_2 ,\p_Val2_13_reg_3031[16]_i_13_n_2 ,\p_Val2_13_reg_3031[16]_i_14_n_2 ,\p_Val2_13_reg_3031[16]_i_15_n_2 ,\p_Val2_13_reg_3031[16]_i_16_n_2 ,\p_Val2_13_reg_3031[16]_i_17_n_2 }));
  FDRE \p_Val2_13_reg_3031_reg[17] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1_n_16 ),
        .Q(p_Val2_13_reg_3031_reg[17]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[18] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1_n_15 ),
        .Q(p_Val2_13_reg_3031_reg[18]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[19] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1_n_14 ),
        .Q(p_Val2_13_reg_3031_reg[19]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[1] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1_n_16 ),
        .Q(p_Val2_13_reg_3031_reg[1]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[20] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1_n_13 ),
        .Q(p_Val2_13_reg_3031_reg[20]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[21] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1_n_12 ),
        .Q(p_Val2_13_reg_3031_reg[21]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[22] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1_n_11 ),
        .Q(p_Val2_13_reg_3031_reg[22]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[23] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[16]_i_1_n_10 ),
        .Q(p_Val2_13_reg_3031_reg[23]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[24] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1_n_17 ),
        .Q(p_Val2_13_reg_3031_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_13_reg_3031_reg[24]_i_1 
       (.CI(\p_Val2_13_reg_3031_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_13_reg_3031_reg[24]_i_1_CO_UNCONNECTED [7],\p_Val2_13_reg_3031_reg[24]_i_1_n_3 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_4 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_5 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_6 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_7 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_8 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\p_Val2_13_reg_3031[24]_i_2_n_2 ,\p_Val2_13_reg_3031[24]_i_3_n_2 ,\p_Val2_13_reg_3031[24]_i_4_n_2 }),
        .O({\p_Val2_13_reg_3031_reg[24]_i_1_n_10 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_11 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_12 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_13 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_14 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_15 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_16 ,\p_Val2_13_reg_3031_reg[24]_i_1_n_17 }),
        .S({\p_Val2_13_reg_3031[24]_i_5_n_2 ,\p_Val2_13_reg_3031[24]_i_6_n_2 ,\p_Val2_13_reg_3031[24]_i_7_n_2 ,\p_Val2_13_reg_3031[24]_i_8_n_2 ,\p_Val2_13_reg_3031[24]_i_9_n_2 ,\p_Val2_13_reg_3031[24]_i_10_n_2 ,\p_Val2_13_reg_3031[24]_i_11_n_2 ,\p_Val2_13_reg_3031[24]_i_12_n_2 }));
  FDRE \p_Val2_13_reg_3031_reg[25] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1_n_16 ),
        .Q(p_Val2_13_reg_3031_reg[25]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[26] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1_n_15 ),
        .Q(p_Val2_13_reg_3031_reg[26]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[27] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1_n_14 ),
        .Q(p_Val2_13_reg_3031_reg[27]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[28] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1_n_13 ),
        .Q(p_Val2_13_reg_3031_reg[28]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[29] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1_n_12 ),
        .Q(p_Val2_13_reg_3031_reg[29]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[2] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1_n_15 ),
        .Q(p_Val2_13_reg_3031_reg[2]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[30] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1_n_11 ),
        .Q(p_Val2_13_reg_3031_reg[30]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[31] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[24]_i_1_n_10 ),
        .Q(p_Val2_13_reg_3031_reg[31]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[3] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1_n_14 ),
        .Q(p_Val2_13_reg_3031_reg[3]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[4] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1_n_13 ),
        .Q(p_Val2_13_reg_3031_reg[4]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[5] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1_n_12 ),
        .Q(p_Val2_13_reg_3031_reg[5]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[6] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1_n_11 ),
        .Q(p_Val2_13_reg_3031_reg[6]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[7] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[0]_i_1_n_10 ),
        .Q(p_Val2_13_reg_3031_reg[7]),
        .R(1'b0));
  FDRE \p_Val2_13_reg_3031_reg[8] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1_n_17 ),
        .Q(p_Val2_13_reg_3031_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_13_reg_3031_reg[8]_i_1 
       (.CI(\p_Val2_13_reg_3031_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_13_reg_3031_reg[8]_i_1_n_2 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_3 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_4 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_5 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_6 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_7 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_8 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_9 }),
        .DI({\p_Val2_13_reg_3031[8]_i_2_n_2 ,p_Result_s_fu_1231_p1[14:8]}),
        .O({\p_Val2_13_reg_3031_reg[8]_i_1_n_10 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_11 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_12 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_13 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_14 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_15 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_16 ,\p_Val2_13_reg_3031_reg[8]_i_1_n_17 }),
        .S({\p_Val2_13_reg_3031[8]_i_3_n_2 ,\p_Val2_13_reg_3031[8]_i_4_n_2 ,\p_Val2_13_reg_3031[8]_i_5_n_2 ,\p_Val2_13_reg_3031[8]_i_6_n_2 ,\p_Val2_13_reg_3031[8]_i_7_n_2 ,\p_Val2_13_reg_3031[8]_i_8_n_2 ,\p_Val2_13_reg_3031[8]_i_9_n_2 ,\p_Val2_13_reg_3031[8]_i_10_n_2 }));
  FDRE \p_Val2_13_reg_3031_reg[9] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_reg_30360),
        .D(\p_Val2_13_reg_3031_reg[8]_i_1_n_16 ),
        .Q(p_Val2_13_reg_3031_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_14_reg_502[0]_i_1 
       (.I0(ap_CS_fsm_state63),
        .I1(accum_reg_V_0_0_1_reg_4910),
        .O(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_10 
       (.I0(in[1]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[1] ),
        .O(\p_Val2_14_reg_502[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_11 
       (.I0(in[0]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[0] ),
        .O(\p_Val2_14_reg_502[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_14_reg_502[0]_i_2 
       (.I0(icmp_ln204_reg_2960_pp1_iter6_reg),
        .I1(accum_reg_V_0_0_1_reg_4910),
        .O(p_Val2_14_reg_502));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_4 
       (.I0(in[7]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[7] ),
        .O(\p_Val2_14_reg_502[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_5 
       (.I0(in[6]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[6] ),
        .O(\p_Val2_14_reg_502[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_6 
       (.I0(in[5]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[5] ),
        .O(\p_Val2_14_reg_502[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_7 
       (.I0(in[4]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[4] ),
        .O(\p_Val2_14_reg_502[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_8 
       (.I0(in[3]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[3] ),
        .O(\p_Val2_14_reg_502[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[0]_i_9 
       (.I0(in[2]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[2] ),
        .O(\p_Val2_14_reg_502[0]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_2 
       (.I0(in[23]),
        .I1(p_Result_s_32_fu_1566_p4[7]),
        .O(\p_Val2_14_reg_502[16]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_3 
       (.I0(in[22]),
        .I1(p_Result_s_32_fu_1566_p4[6]),
        .O(\p_Val2_14_reg_502[16]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_4 
       (.I0(in[21]),
        .I1(p_Result_s_32_fu_1566_p4[5]),
        .O(\p_Val2_14_reg_502[16]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_5 
       (.I0(in[20]),
        .I1(p_Result_s_32_fu_1566_p4[4]),
        .O(\p_Val2_14_reg_502[16]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_6 
       (.I0(in[19]),
        .I1(p_Result_s_32_fu_1566_p4[3]),
        .O(\p_Val2_14_reg_502[16]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_7 
       (.I0(in[18]),
        .I1(p_Result_s_32_fu_1566_p4[2]),
        .O(\p_Val2_14_reg_502[16]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_8 
       (.I0(in[17]),
        .I1(p_Result_s_32_fu_1566_p4[1]),
        .O(\p_Val2_14_reg_502[16]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[16]_i_9 
       (.I0(in[16]),
        .I1(p_Result_s_32_fu_1566_p4[0]),
        .O(\p_Val2_14_reg_502[16]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[24]_i_2 
       (.I0(in[26]),
        .I1(p_Result_s_32_fu_1566_p4[10]),
        .O(\p_Val2_14_reg_502[24]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[24]_i_3 
       (.I0(in[25]),
        .I1(p_Result_s_32_fu_1566_p4[9]),
        .O(\p_Val2_14_reg_502[24]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[24]_i_4 
       (.I0(in[24]),
        .I1(p_Result_s_32_fu_1566_p4[8]),
        .O(\p_Val2_14_reg_502[24]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_2 
       (.I0(in[15]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[15] ),
        .O(\p_Val2_14_reg_502[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_3 
       (.I0(in[14]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[14] ),
        .O(\p_Val2_14_reg_502[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_4 
       (.I0(in[13]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[13] ),
        .O(\p_Val2_14_reg_502[8]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_5 
       (.I0(in[12]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[12] ),
        .O(\p_Val2_14_reg_502[8]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_6 
       (.I0(in[11]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[11] ),
        .O(\p_Val2_14_reg_502[8]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_7 
       (.I0(in[10]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[10] ),
        .O(\p_Val2_14_reg_502[8]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_8 
       (.I0(in[9]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[9] ),
        .O(\p_Val2_14_reg_502[8]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_14_reg_502[8]_i_9 
       (.I0(in[8]),
        .I1(\p_Val2_14_reg_502_reg_n_2_[8] ),
        .O(\p_Val2_14_reg_502[8]_i_9_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3_n_17 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[0] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_14_reg_502_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_14_reg_502_reg[0]_i_3_n_2 ,\p_Val2_14_reg_502_reg[0]_i_3_n_3 ,\p_Val2_14_reg_502_reg[0]_i_3_n_4 ,\p_Val2_14_reg_502_reg[0]_i_3_n_5 ,\p_Val2_14_reg_502_reg[0]_i_3_n_6 ,\p_Val2_14_reg_502_reg[0]_i_3_n_7 ,\p_Val2_14_reg_502_reg[0]_i_3_n_8 ,\p_Val2_14_reg_502_reg[0]_i_3_n_9 }),
        .DI(in[7:0]),
        .O({\p_Val2_14_reg_502_reg[0]_i_3_n_10 ,\p_Val2_14_reg_502_reg[0]_i_3_n_11 ,\p_Val2_14_reg_502_reg[0]_i_3_n_12 ,\p_Val2_14_reg_502_reg[0]_i_3_n_13 ,\p_Val2_14_reg_502_reg[0]_i_3_n_14 ,\p_Val2_14_reg_502_reg[0]_i_3_n_15 ,\p_Val2_14_reg_502_reg[0]_i_3_n_16 ,\p_Val2_14_reg_502_reg[0]_i_3_n_17 }),
        .S({\p_Val2_14_reg_502[0]_i_4_n_2 ,\p_Val2_14_reg_502[0]_i_5_n_2 ,\p_Val2_14_reg_502[0]_i_6_n_2 ,\p_Val2_14_reg_502[0]_i_7_n_2 ,\p_Val2_14_reg_502[0]_i_8_n_2 ,\p_Val2_14_reg_502[0]_i_9_n_2 ,\p_Val2_14_reg_502[0]_i_10_n_2 ,\p_Val2_14_reg_502[0]_i_11_n_2 }));
  FDRE \p_Val2_14_reg_502_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1_n_15 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[10] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1_n_14 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[11] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1_n_13 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[12] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1_n_12 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[13] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1_n_11 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[14] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1_n_10 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[15] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1_n_17 ),
        .Q(p_Result_s_32_fu_1566_p4[0]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_14_reg_502_reg[16]_i_1 
       (.CI(\p_Val2_14_reg_502_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_14_reg_502_reg[16]_i_1_n_2 ,\p_Val2_14_reg_502_reg[16]_i_1_n_3 ,\p_Val2_14_reg_502_reg[16]_i_1_n_4 ,\p_Val2_14_reg_502_reg[16]_i_1_n_5 ,\p_Val2_14_reg_502_reg[16]_i_1_n_6 ,\p_Val2_14_reg_502_reg[16]_i_1_n_7 ,\p_Val2_14_reg_502_reg[16]_i_1_n_8 ,\p_Val2_14_reg_502_reg[16]_i_1_n_9 }),
        .DI(in[23:16]),
        .O({\p_Val2_14_reg_502_reg[16]_i_1_n_10 ,\p_Val2_14_reg_502_reg[16]_i_1_n_11 ,\p_Val2_14_reg_502_reg[16]_i_1_n_12 ,\p_Val2_14_reg_502_reg[16]_i_1_n_13 ,\p_Val2_14_reg_502_reg[16]_i_1_n_14 ,\p_Val2_14_reg_502_reg[16]_i_1_n_15 ,\p_Val2_14_reg_502_reg[16]_i_1_n_16 ,\p_Val2_14_reg_502_reg[16]_i_1_n_17 }),
        .S({\p_Val2_14_reg_502[16]_i_2_n_2 ,\p_Val2_14_reg_502[16]_i_3_n_2 ,\p_Val2_14_reg_502[16]_i_4_n_2 ,\p_Val2_14_reg_502[16]_i_5_n_2 ,\p_Val2_14_reg_502[16]_i_6_n_2 ,\p_Val2_14_reg_502[16]_i_7_n_2 ,\p_Val2_14_reg_502[16]_i_8_n_2 ,\p_Val2_14_reg_502[16]_i_9_n_2 }));
  FDRE \p_Val2_14_reg_502_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1_n_16 ),
        .Q(p_Result_s_32_fu_1566_p4[1]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1_n_15 ),
        .Q(p_Result_s_32_fu_1566_p4[2]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1_n_14 ),
        .Q(p_Result_s_32_fu_1566_p4[3]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3_n_16 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[1] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1_n_13 ),
        .Q(p_Result_s_32_fu_1566_p4[4]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1_n_12 ),
        .Q(p_Result_s_32_fu_1566_p4[5]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1_n_11 ),
        .Q(p_Result_s_32_fu_1566_p4[6]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[16]_i_1_n_10 ),
        .Q(p_Result_s_32_fu_1566_p4[7]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1_n_17 ),
        .Q(p_Result_s_32_fu_1566_p4[8]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_14_reg_502_reg[24]_i_1 
       (.CI(\p_Val2_14_reg_502_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_14_reg_502_reg[24]_i_1_CO_UNCONNECTED [7],\p_Val2_14_reg_502_reg[24]_i_1_n_3 ,\p_Val2_14_reg_502_reg[24]_i_1_n_4 ,\p_Val2_14_reg_502_reg[24]_i_1_n_5 ,\p_Val2_14_reg_502_reg[24]_i_1_n_6 ,\p_Val2_14_reg_502_reg[24]_i_1_n_7 ,\p_Val2_14_reg_502_reg[24]_i_1_n_8 ,\p_Val2_14_reg_502_reg[24]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,in[26:24]}),
        .O({\p_Val2_14_reg_502_reg[24]_i_1_n_10 ,\p_Val2_14_reg_502_reg[24]_i_1_n_11 ,\p_Val2_14_reg_502_reg[24]_i_1_n_12 ,\p_Val2_14_reg_502_reg[24]_i_1_n_13 ,\p_Val2_14_reg_502_reg[24]_i_1_n_14 ,\p_Val2_14_reg_502_reg[24]_i_1_n_15 ,\p_Val2_14_reg_502_reg[24]_i_1_n_16 ,\p_Val2_14_reg_502_reg[24]_i_1_n_17 }),
        .S({p_Result_s_32_fu_1566_p4[15:11],\p_Val2_14_reg_502[24]_i_2_n_2 ,\p_Val2_14_reg_502[24]_i_3_n_2 ,\p_Val2_14_reg_502[24]_i_4_n_2 }));
  FDRE \p_Val2_14_reg_502_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1_n_16 ),
        .Q(p_Result_s_32_fu_1566_p4[9]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1_n_15 ),
        .Q(p_Result_s_32_fu_1566_p4[10]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1_n_14 ),
        .Q(p_Result_s_32_fu_1566_p4[11]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1_n_13 ),
        .Q(p_Result_s_32_fu_1566_p4[12]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1_n_12 ),
        .Q(p_Result_s_32_fu_1566_p4[13]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3_n_15 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[2] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1_n_11 ),
        .Q(p_Result_s_32_fu_1566_p4[14]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[24]_i_1_n_10 ),
        .Q(p_Result_s_32_fu_1566_p4[15]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3_n_14 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[3] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3_n_13 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[4] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3_n_12 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[5] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3_n_11 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[6] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[0]_i_3_n_10 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[7] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \p_Val2_14_reg_502_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1_n_17 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[8] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_14_reg_502_reg[8]_i_1 
       (.CI(\p_Val2_14_reg_502_reg[0]_i_3_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_14_reg_502_reg[8]_i_1_n_2 ,\p_Val2_14_reg_502_reg[8]_i_1_n_3 ,\p_Val2_14_reg_502_reg[8]_i_1_n_4 ,\p_Val2_14_reg_502_reg[8]_i_1_n_5 ,\p_Val2_14_reg_502_reg[8]_i_1_n_6 ,\p_Val2_14_reg_502_reg[8]_i_1_n_7 ,\p_Val2_14_reg_502_reg[8]_i_1_n_8 ,\p_Val2_14_reg_502_reg[8]_i_1_n_9 }),
        .DI(in[15:8]),
        .O({\p_Val2_14_reg_502_reg[8]_i_1_n_10 ,\p_Val2_14_reg_502_reg[8]_i_1_n_11 ,\p_Val2_14_reg_502_reg[8]_i_1_n_12 ,\p_Val2_14_reg_502_reg[8]_i_1_n_13 ,\p_Val2_14_reg_502_reg[8]_i_1_n_14 ,\p_Val2_14_reg_502_reg[8]_i_1_n_15 ,\p_Val2_14_reg_502_reg[8]_i_1_n_16 ,\p_Val2_14_reg_502_reg[8]_i_1_n_17 }),
        .S({\p_Val2_14_reg_502[8]_i_2_n_2 ,\p_Val2_14_reg_502[8]_i_3_n_2 ,\p_Val2_14_reg_502[8]_i_4_n_2 ,\p_Val2_14_reg_502[8]_i_5_n_2 ,\p_Val2_14_reg_502[8]_i_6_n_2 ,\p_Val2_14_reg_502[8]_i_7_n_2 ,\p_Val2_14_reg_502[8]_i_8_n_2 ,\p_Val2_14_reg_502[8]_i_9_n_2 }));
  FDRE \p_Val2_14_reg_502_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_14_reg_502),
        .D(\p_Val2_14_reg_502_reg[8]_i_1_n_16 ),
        .Q(\p_Val2_14_reg_502_reg_n_2_[9] ),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_10 
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(p_Val2_1_fu_154_reg[7]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[7]),
        .O(\p_Val2_1_fu_154[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_11 
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_Val2_1_fu_154_reg[6]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[6]),
        .O(\p_Val2_1_fu_154[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_12 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_1_fu_154_reg[5]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[5]),
        .O(\p_Val2_1_fu_154[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_13 
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_1_fu_154_reg[4]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[4]),
        .O(\p_Val2_1_fu_154[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_14 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_1_fu_154_reg[3]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[3]),
        .O(\p_Val2_1_fu_154[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_15 
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_1_fu_154_reg[2]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[2]),
        .O(\p_Val2_1_fu_154[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[0]_i_16 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_1_fu_154_reg[1]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[1]),
        .O(\p_Val2_1_fu_154[0]_i_16_n_2 ));
  LUT3 #(
    .INIT(8'h12)) 
    \p_Val2_1_fu_154[0]_i_17 
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_1_fu_154_reg[0]),
        .O(\p_Val2_1_fu_154[0]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_2 
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_3 
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_4 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_5 
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_6 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_7 
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_8 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[0]_i_9 
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[0]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_10 
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(p_Val2_1_fu_154_reg[23]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[23]),
        .O(\p_Val2_1_fu_154[16]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_11 
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(p_Val2_1_fu_154_reg[22]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[22]),
        .O(\p_Val2_1_fu_154[16]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_12 
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(p_Val2_1_fu_154_reg[21]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[21]),
        .O(\p_Val2_1_fu_154[16]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_13 
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(p_Val2_1_fu_154_reg[20]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[20]),
        .O(\p_Val2_1_fu_154[16]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_14 
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(p_Val2_1_fu_154_reg[19]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[19]),
        .O(\p_Val2_1_fu_154[16]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_15 
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(p_Val2_1_fu_154_reg[18]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[18]),
        .O(\p_Val2_1_fu_154[16]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_16 
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(p_Val2_1_fu_154_reg[17]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[17]),
        .O(\p_Val2_1_fu_154[16]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[16]_i_17 
       (.I0(tmp_4_fu_662_p3),
        .I1(p_Val2_1_fu_154_reg[16]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[16]),
        .O(\p_Val2_1_fu_154[16]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_2 
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_3 
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_4 
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_5 
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_6 
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_7 
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_8 
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[16]_i_9 
       (.I0(tmp_4_fu_662_p3),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[16]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[24]_i_10 
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .I1(p_Val2_1_fu_154_reg[26]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[26]),
        .O(\p_Val2_1_fu_154[24]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[24]_i_11 
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(p_Val2_1_fu_154_reg[25]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[25]),
        .O(\p_Val2_1_fu_154[24]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[24]_i_12 
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(p_Val2_1_fu_154_reg[24]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[24]),
        .O(\p_Val2_1_fu_154[24]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_2 
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_3 
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_4 
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_5 
       (.I0(p_Val2_1_fu_154_reg[31]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_6 
       (.I0(p_Val2_1_fu_154_reg[30]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_7 
       (.I0(p_Val2_1_fu_154_reg[29]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[24]_i_8 
       (.I0(p_Val2_1_fu_154_reg[28]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[24]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_1_fu_154[24]_i_9 
       (.I0(zext_ln658_reg_2744[27]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_1_fu_154_reg[27]),
        .O(\p_Val2_1_fu_154[24]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_10 
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(p_Val2_1_fu_154_reg[15]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[15]),
        .O(\p_Val2_1_fu_154[8]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_11 
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(p_Val2_1_fu_154_reg[14]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[14]),
        .O(\p_Val2_1_fu_154[8]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_12 
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(p_Val2_1_fu_154_reg[13]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[13]),
        .O(\p_Val2_1_fu_154[8]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_13 
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(p_Val2_1_fu_154_reg[12]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[12]),
        .O(\p_Val2_1_fu_154[8]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_14 
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(p_Val2_1_fu_154_reg[11]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[11]),
        .O(\p_Val2_1_fu_154[8]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_15 
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(p_Val2_1_fu_154_reg[10]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[10]),
        .O(\p_Val2_1_fu_154[8]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_16 
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(p_Val2_1_fu_154_reg[9]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[9]),
        .O(\p_Val2_1_fu_154[8]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \p_Val2_1_fu_154[8]_i_17 
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_Val2_1_fu_154_reg[8]),
        .I2(cmp117_fu_749_p2),
        .I3(zext_ln658_reg_2744[8]),
        .O(\p_Val2_1_fu_154[8]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_2 
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_3 
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_4 
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_5 
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_6 
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_7 
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_8 
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_1_fu_154[8]_i_9 
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_1_fu_154[8]_i_9_n_2 ));
  FDRE \p_Val2_1_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1_n_17 ),
        .Q(p_Val2_1_fu_154_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_1_fu_154_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_1_fu_154_reg[0]_i_1_n_2 ,\p_Val2_1_fu_154_reg[0]_i_1_n_3 ,\p_Val2_1_fu_154_reg[0]_i_1_n_4 ,\p_Val2_1_fu_154_reg[0]_i_1_n_5 ,\p_Val2_1_fu_154_reg[0]_i_1_n_6 ,\p_Val2_1_fu_154_reg[0]_i_1_n_7 ,\p_Val2_1_fu_154_reg[0]_i_1_n_8 ,\p_Val2_1_fu_154_reg[0]_i_1_n_9 }),
        .DI({\p_Val2_1_fu_154[0]_i_2_n_2 ,\p_Val2_1_fu_154[0]_i_3_n_2 ,\p_Val2_1_fu_154[0]_i_4_n_2 ,\p_Val2_1_fu_154[0]_i_5_n_2 ,\p_Val2_1_fu_154[0]_i_6_n_2 ,\p_Val2_1_fu_154[0]_i_7_n_2 ,\p_Val2_1_fu_154[0]_i_8_n_2 ,\p_Val2_1_fu_154[0]_i_9_n_2 }),
        .O({\p_Val2_1_fu_154_reg[0]_i_1_n_10 ,\p_Val2_1_fu_154_reg[0]_i_1_n_11 ,\p_Val2_1_fu_154_reg[0]_i_1_n_12 ,\p_Val2_1_fu_154_reg[0]_i_1_n_13 ,\p_Val2_1_fu_154_reg[0]_i_1_n_14 ,\p_Val2_1_fu_154_reg[0]_i_1_n_15 ,\p_Val2_1_fu_154_reg[0]_i_1_n_16 ,\p_Val2_1_fu_154_reg[0]_i_1_n_17 }),
        .S({\p_Val2_1_fu_154[0]_i_10_n_2 ,\p_Val2_1_fu_154[0]_i_11_n_2 ,\p_Val2_1_fu_154[0]_i_12_n_2 ,\p_Val2_1_fu_154[0]_i_13_n_2 ,\p_Val2_1_fu_154[0]_i_14_n_2 ,\p_Val2_1_fu_154[0]_i_15_n_2 ,\p_Val2_1_fu_154[0]_i_16_n_2 ,\p_Val2_1_fu_154[0]_i_17_n_2 }));
  FDRE \p_Val2_1_fu_154_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1_n_15 ),
        .Q(p_Val2_1_fu_154_reg[10]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1_n_14 ),
        .Q(p_Val2_1_fu_154_reg[11]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1_n_13 ),
        .Q(p_Val2_1_fu_154_reg[12]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1_n_12 ),
        .Q(p_Val2_1_fu_154_reg[13]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1_n_11 ),
        .Q(p_Val2_1_fu_154_reg[14]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1_n_10 ),
        .Q(p_Val2_1_fu_154_reg[15]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1_n_17 ),
        .Q(p_Val2_1_fu_154_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_1_fu_154_reg[16]_i_1 
       (.CI(\p_Val2_1_fu_154_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_1_fu_154_reg[16]_i_1_n_2 ,\p_Val2_1_fu_154_reg[16]_i_1_n_3 ,\p_Val2_1_fu_154_reg[16]_i_1_n_4 ,\p_Val2_1_fu_154_reg[16]_i_1_n_5 ,\p_Val2_1_fu_154_reg[16]_i_1_n_6 ,\p_Val2_1_fu_154_reg[16]_i_1_n_7 ,\p_Val2_1_fu_154_reg[16]_i_1_n_8 ,\p_Val2_1_fu_154_reg[16]_i_1_n_9 }),
        .DI({\p_Val2_1_fu_154[16]_i_2_n_2 ,\p_Val2_1_fu_154[16]_i_3_n_2 ,\p_Val2_1_fu_154[16]_i_4_n_2 ,\p_Val2_1_fu_154[16]_i_5_n_2 ,\p_Val2_1_fu_154[16]_i_6_n_2 ,\p_Val2_1_fu_154[16]_i_7_n_2 ,\p_Val2_1_fu_154[16]_i_8_n_2 ,\p_Val2_1_fu_154[16]_i_9_n_2 }),
        .O({\p_Val2_1_fu_154_reg[16]_i_1_n_10 ,\p_Val2_1_fu_154_reg[16]_i_1_n_11 ,\p_Val2_1_fu_154_reg[16]_i_1_n_12 ,\p_Val2_1_fu_154_reg[16]_i_1_n_13 ,\p_Val2_1_fu_154_reg[16]_i_1_n_14 ,\p_Val2_1_fu_154_reg[16]_i_1_n_15 ,\p_Val2_1_fu_154_reg[16]_i_1_n_16 ,\p_Val2_1_fu_154_reg[16]_i_1_n_17 }),
        .S({\p_Val2_1_fu_154[16]_i_10_n_2 ,\p_Val2_1_fu_154[16]_i_11_n_2 ,\p_Val2_1_fu_154[16]_i_12_n_2 ,\p_Val2_1_fu_154[16]_i_13_n_2 ,\p_Val2_1_fu_154[16]_i_14_n_2 ,\p_Val2_1_fu_154[16]_i_15_n_2 ,\p_Val2_1_fu_154[16]_i_16_n_2 ,\p_Val2_1_fu_154[16]_i_17_n_2 }));
  FDRE \p_Val2_1_fu_154_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1_n_16 ),
        .Q(p_Val2_1_fu_154_reg[17]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1_n_15 ),
        .Q(p_Val2_1_fu_154_reg[18]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1_n_14 ),
        .Q(p_Val2_1_fu_154_reg[19]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1_n_16 ),
        .Q(p_Val2_1_fu_154_reg[1]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1_n_13 ),
        .Q(p_Val2_1_fu_154_reg[20]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1_n_12 ),
        .Q(p_Val2_1_fu_154_reg[21]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1_n_11 ),
        .Q(p_Val2_1_fu_154_reg[22]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[16]_i_1_n_10 ),
        .Q(p_Val2_1_fu_154_reg[23]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1_n_17 ),
        .Q(p_Val2_1_fu_154_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_1_fu_154_reg[24]_i_1 
       (.CI(\p_Val2_1_fu_154_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_1_fu_154_reg[24]_i_1_CO_UNCONNECTED [7],\p_Val2_1_fu_154_reg[24]_i_1_n_3 ,\p_Val2_1_fu_154_reg[24]_i_1_n_4 ,\p_Val2_1_fu_154_reg[24]_i_1_n_5 ,\p_Val2_1_fu_154_reg[24]_i_1_n_6 ,\p_Val2_1_fu_154_reg[24]_i_1_n_7 ,\p_Val2_1_fu_154_reg[24]_i_1_n_8 ,\p_Val2_1_fu_154_reg[24]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\p_Val2_1_fu_154[24]_i_2_n_2 ,\p_Val2_1_fu_154[24]_i_3_n_2 ,\p_Val2_1_fu_154[24]_i_4_n_2 }),
        .O({\p_Val2_1_fu_154_reg[24]_i_1_n_10 ,\p_Val2_1_fu_154_reg[24]_i_1_n_11 ,\p_Val2_1_fu_154_reg[24]_i_1_n_12 ,\p_Val2_1_fu_154_reg[24]_i_1_n_13 ,\p_Val2_1_fu_154_reg[24]_i_1_n_14 ,\p_Val2_1_fu_154_reg[24]_i_1_n_15 ,\p_Val2_1_fu_154_reg[24]_i_1_n_16 ,\p_Val2_1_fu_154_reg[24]_i_1_n_17 }),
        .S({\p_Val2_1_fu_154[24]_i_5_n_2 ,\p_Val2_1_fu_154[24]_i_6_n_2 ,\p_Val2_1_fu_154[24]_i_7_n_2 ,\p_Val2_1_fu_154[24]_i_8_n_2 ,\p_Val2_1_fu_154[24]_i_9_n_2 ,\p_Val2_1_fu_154[24]_i_10_n_2 ,\p_Val2_1_fu_154[24]_i_11_n_2 ,\p_Val2_1_fu_154[24]_i_12_n_2 }));
  FDRE \p_Val2_1_fu_154_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1_n_16 ),
        .Q(p_Val2_1_fu_154_reg[25]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1_n_15 ),
        .Q(p_Val2_1_fu_154_reg[26]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1_n_14 ),
        .Q(p_Val2_1_fu_154_reg[27]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1_n_13 ),
        .Q(p_Val2_1_fu_154_reg[28]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1_n_12 ),
        .Q(p_Val2_1_fu_154_reg[29]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1_n_15 ),
        .Q(p_Val2_1_fu_154_reg[2]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1_n_11 ),
        .Q(p_Val2_1_fu_154_reg[30]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[24]_i_1_n_10 ),
        .Q(p_Val2_1_fu_154_reg[31]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1_n_14 ),
        .Q(p_Val2_1_fu_154_reg[3]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1_n_13 ),
        .Q(p_Val2_1_fu_154_reg[4]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1_n_12 ),
        .Q(p_Val2_1_fu_154_reg[5]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1_n_11 ),
        .Q(p_Val2_1_fu_154_reg[6]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[0]_i_1_n_10 ),
        .Q(p_Val2_1_fu_154_reg[7]),
        .R(1'b0));
  FDRE \p_Val2_1_fu_154_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1_n_17 ),
        .Q(p_Val2_1_fu_154_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_1_fu_154_reg[8]_i_1 
       (.CI(\p_Val2_1_fu_154_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_1_fu_154_reg[8]_i_1_n_2 ,\p_Val2_1_fu_154_reg[8]_i_1_n_3 ,\p_Val2_1_fu_154_reg[8]_i_1_n_4 ,\p_Val2_1_fu_154_reg[8]_i_1_n_5 ,\p_Val2_1_fu_154_reg[8]_i_1_n_6 ,\p_Val2_1_fu_154_reg[8]_i_1_n_7 ,\p_Val2_1_fu_154_reg[8]_i_1_n_8 ,\p_Val2_1_fu_154_reg[8]_i_1_n_9 }),
        .DI({\p_Val2_1_fu_154[8]_i_2_n_2 ,\p_Val2_1_fu_154[8]_i_3_n_2 ,\p_Val2_1_fu_154[8]_i_4_n_2 ,\p_Val2_1_fu_154[8]_i_5_n_2 ,\p_Val2_1_fu_154[8]_i_6_n_2 ,\p_Val2_1_fu_154[8]_i_7_n_2 ,\p_Val2_1_fu_154[8]_i_8_n_2 ,\p_Val2_1_fu_154[8]_i_9_n_2 }),
        .O({\p_Val2_1_fu_154_reg[8]_i_1_n_10 ,\p_Val2_1_fu_154_reg[8]_i_1_n_11 ,\p_Val2_1_fu_154_reg[8]_i_1_n_12 ,\p_Val2_1_fu_154_reg[8]_i_1_n_13 ,\p_Val2_1_fu_154_reg[8]_i_1_n_14 ,\p_Val2_1_fu_154_reg[8]_i_1_n_15 ,\p_Val2_1_fu_154_reg[8]_i_1_n_16 ,\p_Val2_1_fu_154_reg[8]_i_1_n_17 }),
        .S({\p_Val2_1_fu_154[8]_i_10_n_2 ,\p_Val2_1_fu_154[8]_i_11_n_2 ,\p_Val2_1_fu_154[8]_i_12_n_2 ,\p_Val2_1_fu_154[8]_i_13_n_2 ,\p_Val2_1_fu_154[8]_i_14_n_2 ,\p_Val2_1_fu_154[8]_i_15_n_2 ,\p_Val2_1_fu_154[8]_i_16_n_2 ,\p_Val2_1_fu_154[8]_i_17_n_2 }));
  FDRE \p_Val2_1_fu_154_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_1_fu_154_reg[8]_i_1_n_16 ),
        .Q(p_Val2_1_fu_154_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_2 
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[7]),
        .O(\p_Val2_2_fu_158[0]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_3 
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[6]),
        .O(\p_Val2_2_fu_158[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_4 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[5]),
        .O(\p_Val2_2_fu_158[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_5 
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[4]),
        .O(\p_Val2_2_fu_158[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_6 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[3]),
        .O(\p_Val2_2_fu_158[0]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_7 
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[2]),
        .O(\p_Val2_2_fu_158[0]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_8 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[1]),
        .O(\p_Val2_2_fu_158[0]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[0]_i_9 
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[0]),
        .O(\p_Val2_2_fu_158[0]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_2 
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[23]),
        .O(\p_Val2_2_fu_158[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_3 
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[22]),
        .O(\p_Val2_2_fu_158[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_4 
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[21]),
        .O(\p_Val2_2_fu_158[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_5 
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[20]),
        .O(\p_Val2_2_fu_158[16]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_6 
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[19]),
        .O(\p_Val2_2_fu_158[16]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_7 
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[18]),
        .O(\p_Val2_2_fu_158[16]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_8 
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[17]),
        .O(\p_Val2_2_fu_158[16]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[16]_i_9 
       (.I0(tmp_4_fu_662_p3),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[16]),
        .O(\p_Val2_2_fu_158[16]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_2 
       (.I0(p_Val2_2_fu_158_reg[31]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_3 
       (.I0(p_Val2_2_fu_158_reg[30]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_4 
       (.I0(p_Val2_2_fu_158_reg[29]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_5 
       (.I0(p_Val2_2_fu_158_reg[28]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_2_fu_158[24]_i_6 
       (.I0(p_Val2_2_fu_158_reg[27]),
        .I1(cmp117_fu_749_p2),
        .O(\p_Val2_2_fu_158[24]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[24]_i_7 
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[26]),
        .O(\p_Val2_2_fu_158[24]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[24]_i_8 
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[25]),
        .O(\p_Val2_2_fu_158[24]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[24]_i_9 
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[24]),
        .O(\p_Val2_2_fu_158[24]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_2 
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[15]),
        .O(\p_Val2_2_fu_158[8]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_3 
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[14]),
        .O(\p_Val2_2_fu_158[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_4 
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[13]),
        .O(\p_Val2_2_fu_158[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_5 
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[12]),
        .O(\p_Val2_2_fu_158[8]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_6 
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[11]),
        .O(\p_Val2_2_fu_158[8]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_7 
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[10]),
        .O(\p_Val2_2_fu_158[8]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_8 
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[9]),
        .O(\p_Val2_2_fu_158[8]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \p_Val2_2_fu_158[8]_i_9 
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(cmp117_fu_749_p2),
        .I2(p_Val2_2_fu_158_reg[8]),
        .O(\p_Val2_2_fu_158[8]_i_9_n_2 ));
  FDRE \p_Val2_2_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1_n_17 ),
        .Q(p_Val2_2_fu_158_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_2_fu_158_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_2_fu_158_reg[0]_i_1_n_2 ,\p_Val2_2_fu_158_reg[0]_i_1_n_3 ,\p_Val2_2_fu_158_reg[0]_i_1_n_4 ,\p_Val2_2_fu_158_reg[0]_i_1_n_5 ,\p_Val2_2_fu_158_reg[0]_i_1_n_6 ,\p_Val2_2_fu_158_reg[0]_i_1_n_7 ,\p_Val2_2_fu_158_reg[0]_i_1_n_8 ,\p_Val2_2_fu_158_reg[0]_i_1_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O({\p_Val2_2_fu_158_reg[0]_i_1_n_10 ,\p_Val2_2_fu_158_reg[0]_i_1_n_11 ,\p_Val2_2_fu_158_reg[0]_i_1_n_12 ,\p_Val2_2_fu_158_reg[0]_i_1_n_13 ,\p_Val2_2_fu_158_reg[0]_i_1_n_14 ,\p_Val2_2_fu_158_reg[0]_i_1_n_15 ,\p_Val2_2_fu_158_reg[0]_i_1_n_16 ,\p_Val2_2_fu_158_reg[0]_i_1_n_17 }),
        .S({\p_Val2_2_fu_158[0]_i_2_n_2 ,\p_Val2_2_fu_158[0]_i_3_n_2 ,\p_Val2_2_fu_158[0]_i_4_n_2 ,\p_Val2_2_fu_158[0]_i_5_n_2 ,\p_Val2_2_fu_158[0]_i_6_n_2 ,\p_Val2_2_fu_158[0]_i_7_n_2 ,\p_Val2_2_fu_158[0]_i_8_n_2 ,\p_Val2_2_fu_158[0]_i_9_n_2 }));
  FDRE \p_Val2_2_fu_158_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1_n_15 ),
        .Q(p_Val2_2_fu_158_reg[10]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1_n_14 ),
        .Q(p_Val2_2_fu_158_reg[11]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1_n_13 ),
        .Q(p_Val2_2_fu_158_reg[12]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1_n_12 ),
        .Q(p_Val2_2_fu_158_reg[13]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1_n_11 ),
        .Q(p_Val2_2_fu_158_reg[14]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1_n_10 ),
        .Q(p_Val2_2_fu_158_reg[15]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1_n_17 ),
        .Q(p_Val2_2_fu_158_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_2_fu_158_reg[16]_i_1 
       (.CI(\p_Val2_2_fu_158_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_2_fu_158_reg[16]_i_1_n_2 ,\p_Val2_2_fu_158_reg[16]_i_1_n_3 ,\p_Val2_2_fu_158_reg[16]_i_1_n_4 ,\p_Val2_2_fu_158_reg[16]_i_1_n_5 ,\p_Val2_2_fu_158_reg[16]_i_1_n_6 ,\p_Val2_2_fu_158_reg[16]_i_1_n_7 ,\p_Val2_2_fu_158_reg[16]_i_1_n_8 ,\p_Val2_2_fu_158_reg[16]_i_1_n_9 }),
        .DI({zext_ln29_5_reg_2656__0[23:17],tmp_4_fu_662_p3}),
        .O({\p_Val2_2_fu_158_reg[16]_i_1_n_10 ,\p_Val2_2_fu_158_reg[16]_i_1_n_11 ,\p_Val2_2_fu_158_reg[16]_i_1_n_12 ,\p_Val2_2_fu_158_reg[16]_i_1_n_13 ,\p_Val2_2_fu_158_reg[16]_i_1_n_14 ,\p_Val2_2_fu_158_reg[16]_i_1_n_15 ,\p_Val2_2_fu_158_reg[16]_i_1_n_16 ,\p_Val2_2_fu_158_reg[16]_i_1_n_17 }),
        .S({\p_Val2_2_fu_158[16]_i_2_n_2 ,\p_Val2_2_fu_158[16]_i_3_n_2 ,\p_Val2_2_fu_158[16]_i_4_n_2 ,\p_Val2_2_fu_158[16]_i_5_n_2 ,\p_Val2_2_fu_158[16]_i_6_n_2 ,\p_Val2_2_fu_158[16]_i_7_n_2 ,\p_Val2_2_fu_158[16]_i_8_n_2 ,\p_Val2_2_fu_158[16]_i_9_n_2 }));
  FDRE \p_Val2_2_fu_158_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1_n_16 ),
        .Q(p_Val2_2_fu_158_reg[17]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1_n_15 ),
        .Q(p_Val2_2_fu_158_reg[18]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1_n_14 ),
        .Q(p_Val2_2_fu_158_reg[19]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1_n_16 ),
        .Q(p_Val2_2_fu_158_reg[1]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1_n_13 ),
        .Q(p_Val2_2_fu_158_reg[20]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1_n_12 ),
        .Q(p_Val2_2_fu_158_reg[21]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1_n_11 ),
        .Q(p_Val2_2_fu_158_reg[22]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[16]_i_1_n_10 ),
        .Q(p_Val2_2_fu_158_reg[23]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1_n_17 ),
        .Q(p_Val2_2_fu_158_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_2_fu_158_reg[24]_i_1 
       (.CI(\p_Val2_2_fu_158_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_2_fu_158_reg[24]_i_1_CO_UNCONNECTED [7],\p_Val2_2_fu_158_reg[24]_i_1_n_3 ,\p_Val2_2_fu_158_reg[24]_i_1_n_4 ,\p_Val2_2_fu_158_reg[24]_i_1_n_5 ,\p_Val2_2_fu_158_reg[24]_i_1_n_6 ,\p_Val2_2_fu_158_reg[24]_i_1_n_7 ,\p_Val2_2_fu_158_reg[24]_i_1_n_8 ,\p_Val2_2_fu_158_reg[24]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln29_5_reg_2656__0[26:24]}),
        .O({\p_Val2_2_fu_158_reg[24]_i_1_n_10 ,\p_Val2_2_fu_158_reg[24]_i_1_n_11 ,\p_Val2_2_fu_158_reg[24]_i_1_n_12 ,\p_Val2_2_fu_158_reg[24]_i_1_n_13 ,\p_Val2_2_fu_158_reg[24]_i_1_n_14 ,\p_Val2_2_fu_158_reg[24]_i_1_n_15 ,\p_Val2_2_fu_158_reg[24]_i_1_n_16 ,\p_Val2_2_fu_158_reg[24]_i_1_n_17 }),
        .S({\p_Val2_2_fu_158[24]_i_2_n_2 ,\p_Val2_2_fu_158[24]_i_3_n_2 ,\p_Val2_2_fu_158[24]_i_4_n_2 ,\p_Val2_2_fu_158[24]_i_5_n_2 ,\p_Val2_2_fu_158[24]_i_6_n_2 ,\p_Val2_2_fu_158[24]_i_7_n_2 ,\p_Val2_2_fu_158[24]_i_8_n_2 ,\p_Val2_2_fu_158[24]_i_9_n_2 }));
  FDRE \p_Val2_2_fu_158_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1_n_16 ),
        .Q(p_Val2_2_fu_158_reg[25]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1_n_15 ),
        .Q(p_Val2_2_fu_158_reg[26]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1_n_14 ),
        .Q(p_Val2_2_fu_158_reg[27]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1_n_13 ),
        .Q(p_Val2_2_fu_158_reg[28]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1_n_12 ),
        .Q(p_Val2_2_fu_158_reg[29]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1_n_15 ),
        .Q(p_Val2_2_fu_158_reg[2]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1_n_11 ),
        .Q(p_Val2_2_fu_158_reg[30]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[24]_i_1_n_10 ),
        .Q(p_Val2_2_fu_158_reg[31]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1_n_14 ),
        .Q(p_Val2_2_fu_158_reg[3]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1_n_13 ),
        .Q(p_Val2_2_fu_158_reg[4]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1_n_12 ),
        .Q(p_Val2_2_fu_158_reg[5]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1_n_11 ),
        .Q(p_Val2_2_fu_158_reg[6]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[0]_i_1_n_10 ),
        .Q(p_Val2_2_fu_158_reg[7]),
        .R(1'b0));
  FDRE \p_Val2_2_fu_158_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1_n_17 ),
        .Q(p_Val2_2_fu_158_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_2_fu_158_reg[8]_i_1 
       (.CI(\p_Val2_2_fu_158_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_2_fu_158_reg[8]_i_1_n_2 ,\p_Val2_2_fu_158_reg[8]_i_1_n_3 ,\p_Val2_2_fu_158_reg[8]_i_1_n_4 ,\p_Val2_2_fu_158_reg[8]_i_1_n_5 ,\p_Val2_2_fu_158_reg[8]_i_1_n_6 ,\p_Val2_2_fu_158_reg[8]_i_1_n_7 ,\p_Val2_2_fu_158_reg[8]_i_1_n_8 ,\p_Val2_2_fu_158_reg[8]_i_1_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[15:8]),
        .O({\p_Val2_2_fu_158_reg[8]_i_1_n_10 ,\p_Val2_2_fu_158_reg[8]_i_1_n_11 ,\p_Val2_2_fu_158_reg[8]_i_1_n_12 ,\p_Val2_2_fu_158_reg[8]_i_1_n_13 ,\p_Val2_2_fu_158_reg[8]_i_1_n_14 ,\p_Val2_2_fu_158_reg[8]_i_1_n_15 ,\p_Val2_2_fu_158_reg[8]_i_1_n_16 ,\p_Val2_2_fu_158_reg[8]_i_1_n_17 }),
        .S({\p_Val2_2_fu_158[8]_i_2_n_2 ,\p_Val2_2_fu_158[8]_i_3_n_2 ,\p_Val2_2_fu_158[8]_i_4_n_2 ,\p_Val2_2_fu_158[8]_i_5_n_2 ,\p_Val2_2_fu_158[8]_i_6_n_2 ,\p_Val2_2_fu_158[8]_i_7_n_2 ,\p_Val2_2_fu_158[8]_i_8_n_2 ,\p_Val2_2_fu_158[8]_i_9_n_2 }));
  FDRE \p_Val2_2_fu_158_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2940),
        .D(\p_Val2_2_fu_158_reg[8]_i_1_n_16 ),
        .Q(p_Val2_2_fu_158_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_7_reg_348[0]_i_1 
       (.I0(p_Val2_7_reg_348_reg[0]),
        .O(add_ln695_4_fu_1495_p2[0]));
  LUT5 #(
    .INIT(32'h00001555)) 
    \p_Val2_7_reg_348[10]_i_1 
       (.I0(icmp_ln204_reg_2960_pp1_iter5_reg),
        .I1(icmp_ln218_1_reg_2970_pp1_iter5_reg),
        .I2(\bit_select_i_i96_i_reg_2769_reg_n_2_[0] ),
        .I3(icmp_ln218_fu_1440_p2),
        .I4(\p_Val2_7_reg_348[10]_i_3_n_2 ),
        .O(p_Val2_7_reg_348));
  LUT3 #(
    .INIT(8'hDF)) 
    \p_Val2_7_reg_348[10]_i_3 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln686_reg_2800_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .O(\p_Val2_7_reg_348[10]_i_3_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[0]),
        .Q(p_Val2_7_reg_348_reg[0]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[10]),
        .Q(p_Val2_7_reg_348_reg[10]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  CARRY8 \p_Val2_7_reg_348_reg[10]_i_2 
       (.CI(\p_Val2_7_reg_348_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_7_reg_348_reg[10]_i_2_CO_UNCONNECTED [7:1],\p_Val2_7_reg_348_reg[10]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_7_reg_348_reg[10]_i_2_O_UNCONNECTED [7:2],add_ln695_4_fu_1495_p2[10:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_Val2_7_reg_348_reg[10:9]}));
  FDRE \p_Val2_7_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[1]),
        .Q(p_Val2_7_reg_348_reg[1]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[2]),
        .Q(p_Val2_7_reg_348_reg[2]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[3]),
        .Q(p_Val2_7_reg_348_reg[3]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[4]),
        .Q(p_Val2_7_reg_348_reg[4]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[5]),
        .Q(p_Val2_7_reg_348_reg[5]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[6]),
        .Q(p_Val2_7_reg_348_reg[6]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[7]),
        .Q(p_Val2_7_reg_348_reg[7]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  FDRE \p_Val2_7_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[8]),
        .Q(p_Val2_7_reg_348_reg[8]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  CARRY8 \p_Val2_7_reg_348_reg[8]_i_1 
       (.CI(p_Val2_7_reg_348_reg[0]),
        .CI_TOP(1'b0),
        .CO({\p_Val2_7_reg_348_reg[8]_i_1_n_2 ,\p_Val2_7_reg_348_reg[8]_i_1_n_3 ,\p_Val2_7_reg_348_reg[8]_i_1_n_4 ,\p_Val2_7_reg_348_reg[8]_i_1_n_5 ,\p_Val2_7_reg_348_reg[8]_i_1_n_6 ,\p_Val2_7_reg_348_reg[8]_i_1_n_7 ,\p_Val2_7_reg_348_reg[8]_i_1_n_8 ,\p_Val2_7_reg_348_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln695_4_fu_1495_p2[8:1]),
        .S(p_Val2_7_reg_348_reg[8:1]));
  FDRE \p_Val2_7_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_7_reg_348),
        .D(add_ln695_4_fu_1495_p2[9]),
        .Q(p_Val2_7_reg_348_reg[9]),
        .R(\ouput_index_write_counter679_load_08652495_reg_337[15]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_2 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[7]),
        .I2(zext_ln29_5_reg_2656__0[7]),
        .O(\p_Val2_8_reg_2838[0]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_3 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[6]),
        .I2(zext_ln29_5_reg_2656__0[6]),
        .O(\p_Val2_8_reg_2838[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_4 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[5]),
        .I2(zext_ln29_5_reg_2656__0[5]),
        .O(\p_Val2_8_reg_2838[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_5 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[4]),
        .I2(zext_ln29_5_reg_2656__0[4]),
        .O(\p_Val2_8_reg_2838[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_6 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[3]),
        .I2(zext_ln29_5_reg_2656__0[3]),
        .O(\p_Val2_8_reg_2838[0]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_7 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[2]),
        .I2(zext_ln29_5_reg_2656__0[2]),
        .O(\p_Val2_8_reg_2838[0]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_8 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[1]),
        .I2(zext_ln29_5_reg_2656__0[1]),
        .O(\p_Val2_8_reg_2838[0]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[0]_i_9 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[0]),
        .I2(zext_ln29_5_reg_2656__0[0]),
        .O(\p_Val2_8_reg_2838[0]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_2 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[23]),
        .I2(zext_ln29_5_reg_2656__0[23]),
        .O(\p_Val2_8_reg_2838[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_3 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[22]),
        .I2(zext_ln29_5_reg_2656__0[22]),
        .O(\p_Val2_8_reg_2838[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_4 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[21]),
        .I2(zext_ln29_5_reg_2656__0[21]),
        .O(\p_Val2_8_reg_2838[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_5 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[20]),
        .I2(zext_ln29_5_reg_2656__0[20]),
        .O(\p_Val2_8_reg_2838[16]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_6 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[19]),
        .I2(zext_ln29_5_reg_2656__0[19]),
        .O(\p_Val2_8_reg_2838[16]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_7 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[18]),
        .I2(zext_ln29_5_reg_2656__0[18]),
        .O(\p_Val2_8_reg_2838[16]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_8 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[17]),
        .I2(zext_ln29_5_reg_2656__0[17]),
        .O(\p_Val2_8_reg_2838[16]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[16]_i_9 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[16]),
        .I2(tmp_4_fu_662_p3),
        .O(\p_Val2_8_reg_2838[16]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_2 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[15]),
        .I2(zext_ln29_5_reg_2656__0[15]),
        .O(\p_Val2_8_reg_2838[8]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_3 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[14]),
        .I2(zext_ln29_5_reg_2656__0[14]),
        .O(\p_Val2_8_reg_2838[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_4 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[13]),
        .I2(zext_ln29_5_reg_2656__0[13]),
        .O(\p_Val2_8_reg_2838[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_5 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[12]),
        .I2(zext_ln29_5_reg_2656__0[12]),
        .O(\p_Val2_8_reg_2838[8]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_6 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[11]),
        .I2(zext_ln29_5_reg_2656__0[11]),
        .O(\p_Val2_8_reg_2838[8]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_7 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[10]),
        .I2(zext_ln29_5_reg_2656__0[10]),
        .O(\p_Val2_8_reg_2838[8]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_8 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[9]),
        .I2(zext_ln29_5_reg_2656__0[9]),
        .O(\p_Val2_8_reg_2838[8]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \p_Val2_8_reg_2838[8]_i_9 
       (.I0(cmp117_fu_749_p2),
        .I1(p_Val2_2_fu_158_reg[8]),
        .I2(zext_ln29_5_reg_2656__0[8]),
        .O(\p_Val2_8_reg_2838[8]_i_9_n_2 ));
  FDRE \p_Val2_8_reg_2838_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[0]),
        .Q(p_Val2_8_reg_2838[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Val2_8_reg_2838_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_8_reg_2838_reg[0]_i_1_n_2 ,\p_Val2_8_reg_2838_reg[0]_i_1_n_3 ,\p_Val2_8_reg_2838_reg[0]_i_1_n_4 ,\p_Val2_8_reg_2838_reg[0]_i_1_n_5 ,\p_Val2_8_reg_2838_reg[0]_i_1_n_6 ,\p_Val2_8_reg_2838_reg[0]_i_1_n_7 ,\p_Val2_8_reg_2838_reg[0]_i_1_n_8 ,\p_Val2_8_reg_2838_reg[0]_i_1_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O(p_Val2_8_fu_760_p3[7:0]),
        .S({\p_Val2_8_reg_2838[0]_i_2_n_2 ,\p_Val2_8_reg_2838[0]_i_3_n_2 ,\p_Val2_8_reg_2838[0]_i_4_n_2 ,\p_Val2_8_reg_2838[0]_i_5_n_2 ,\p_Val2_8_reg_2838[0]_i_6_n_2 ,\p_Val2_8_reg_2838[0]_i_7_n_2 ,\p_Val2_8_reg_2838[0]_i_8_n_2 ,\p_Val2_8_reg_2838[0]_i_9_n_2 }));
  FDRE \p_Val2_8_reg_2838_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[10]),
        .Q(p_Val2_8_reg_2838[10]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[11] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[11]),
        .Q(p_Val2_8_reg_2838[11]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[12] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[12]),
        .Q(p_Val2_8_reg_2838[12]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[13] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[13]),
        .Q(p_Val2_8_reg_2838[13]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[14] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[14]),
        .Q(p_Val2_8_reg_2838[14]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[15] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[15]),
        .Q(p_Val2_8_reg_2838[15]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[16] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[16]),
        .Q(p_Val2_8_reg_2838[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Val2_8_reg_2838_reg[16]_i_1 
       (.CI(\p_Val2_8_reg_2838_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_8_reg_2838_reg[16]_i_1_n_2 ,\p_Val2_8_reg_2838_reg[16]_i_1_n_3 ,\p_Val2_8_reg_2838_reg[16]_i_1_n_4 ,\p_Val2_8_reg_2838_reg[16]_i_1_n_5 ,\p_Val2_8_reg_2838_reg[16]_i_1_n_6 ,\p_Val2_8_reg_2838_reg[16]_i_1_n_7 ,\p_Val2_8_reg_2838_reg[16]_i_1_n_8 ,\p_Val2_8_reg_2838_reg[16]_i_1_n_9 }),
        .DI({zext_ln29_5_reg_2656__0[23:17],tmp_4_fu_662_p3}),
        .O(p_Val2_8_fu_760_p3[23:16]),
        .S({\p_Val2_8_reg_2838[16]_i_2_n_2 ,\p_Val2_8_reg_2838[16]_i_3_n_2 ,\p_Val2_8_reg_2838[16]_i_4_n_2 ,\p_Val2_8_reg_2838[16]_i_5_n_2 ,\p_Val2_8_reg_2838[16]_i_6_n_2 ,\p_Val2_8_reg_2838[16]_i_7_n_2 ,\p_Val2_8_reg_2838[16]_i_8_n_2 ,\p_Val2_8_reg_2838[16]_i_9_n_2 }));
  FDRE \p_Val2_8_reg_2838_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[1]),
        .Q(p_Val2_8_reg_2838[1]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[2]),
        .Q(p_Val2_8_reg_2838[2]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[3]),
        .Q(p_Val2_8_reg_2838[3]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[4]),
        .Q(p_Val2_8_reg_2838[4]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[5]),
        .Q(p_Val2_8_reg_2838[5]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[6]),
        .Q(p_Val2_8_reg_2838[6]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[7]),
        .Q(p_Val2_8_reg_2838[7]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2838_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[8]),
        .Q(p_Val2_8_reg_2838[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \p_Val2_8_reg_2838_reg[8]_i_1 
       (.CI(\p_Val2_8_reg_2838_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_8_reg_2838_reg[8]_i_1_n_2 ,\p_Val2_8_reg_2838_reg[8]_i_1_n_3 ,\p_Val2_8_reg_2838_reg[8]_i_1_n_4 ,\p_Val2_8_reg_2838_reg[8]_i_1_n_5 ,\p_Val2_8_reg_2838_reg[8]_i_1_n_6 ,\p_Val2_8_reg_2838_reg[8]_i_1_n_7 ,\p_Val2_8_reg_2838_reg[8]_i_1_n_8 ,\p_Val2_8_reg_2838_reg[8]_i_1_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[15:8]),
        .O(p_Val2_8_fu_760_p3[15:8]),
        .S({\p_Val2_8_reg_2838[8]_i_2_n_2 ,\p_Val2_8_reg_2838[8]_i_3_n_2 ,\p_Val2_8_reg_2838[8]_i_4_n_2 ,\p_Val2_8_reg_2838[8]_i_5_n_2 ,\p_Val2_8_reg_2838[8]_i_6_n_2 ,\p_Val2_8_reg_2838[8]_i_7_n_2 ,\p_Val2_8_reg_2838[8]_i_8_n_2 ,\p_Val2_8_reg_2838[8]_i_9_n_2 }));
  FDRE \p_Val2_8_reg_2838_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(p_Val2_8_fu_760_p3[9]),
        .Q(p_Val2_8_reg_2838[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_115
       (.I0(p_Result_2_reg_2856[15]),
        .O(p_reg_reg_i_115_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_116
       (.I0(p_Result_2_reg_2856[14]),
        .O(p_reg_reg_i_116_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_117
       (.I0(p_Result_2_reg_2856[13]),
        .O(p_reg_reg_i_117_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_118
       (.I0(p_Result_2_reg_2856[12]),
        .O(p_reg_reg_i_118_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_119
       (.I0(p_Result_2_reg_2856[11]),
        .O(p_reg_reg_i_119_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_120
       (.I0(p_Result_2_reg_2856[10]),
        .O(p_reg_reg_i_120_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_121
       (.I0(p_Result_2_reg_2856[9]),
        .O(p_reg_reg_i_121_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_122
       (.I0(p_Result_2_reg_2856[8]),
        .O(p_reg_reg_i_122_n_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_123
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_123_n_2,p_reg_reg_i_123_n_3,p_reg_reg_i_123_n_4,p_reg_reg_i_123_n_5,p_reg_reg_i_123_n_6,p_reg_reg_i_123_n_7,p_reg_reg_i_123_n_8,p_reg_reg_i_123_n_9}),
        .DI({p_reg_reg_i_170_n_2,p_reg_reg_i_171_n_2,p_reg_reg_i_172_n_2,p_reg_reg_i_173_n_2,p_reg_reg_i_174_n_2,p_reg_reg_i_175_n_2,p_reg_reg_i_176_n_2,p_reg_reg_i_177_n_2}),
        .O(NLW_p_reg_reg_i_123_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_178_n_2,p_reg_reg_i_179_n_2,p_reg_reg_i_180_n_2,p_reg_reg_i_181_n_2,p_reg_reg_i_182_n_2,p_reg_reg_i_183_n_2,p_reg_reg_i_184_n_2,p_reg_reg_i_185_n_2}));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_124
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(zext_ln29_5_reg_2656__0[25]),
        .O(p_reg_reg_i_124_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_125
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(zext_ln29_5_reg_2656__0[23]),
        .O(p_reg_reg_i_125_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_126
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(zext_ln29_5_reg_2656__0[21]),
        .O(p_reg_reg_i_126_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_127
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(zext_ln29_5_reg_2656__0[19]),
        .O(p_reg_reg_i_127_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_128
       (.I0(tmp_4_fu_662_p3),
        .I1(zext_ln29_5_reg_2656__0[17]),
        .O(p_reg_reg_i_128_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_129
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .O(p_reg_reg_i_129_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_130
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(zext_ln29_5_reg_2656__0[24]),
        .O(p_reg_reg_i_130_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_131
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(zext_ln29_5_reg_2656__0[22]),
        .O(p_reg_reg_i_131_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_132
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(zext_ln29_5_reg_2656__0[20]),
        .O(p_reg_reg_i_132_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_133
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(zext_ln29_5_reg_2656__0[18]),
        .O(p_reg_reg_i_133_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_134
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(tmp_4_fu_662_p3),
        .O(p_reg_reg_i_134_n_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_135
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_135_n_2,p_reg_reg_i_135_n_3,p_reg_reg_i_135_n_4,p_reg_reg_i_135_n_5,p_reg_reg_i_135_n_6,p_reg_reg_i_135_n_7,p_reg_reg_i_135_n_8,p_reg_reg_i_135_n_9}),
        .DI({p_reg_reg_i_186_n_2,p_reg_reg_i_187_n_2,p_reg_reg_i_188_n_2,p_reg_reg_i_189_n_2,sub_ln1351_2_fu_1023_p21_out[7],p_reg_reg_i_191_n_2,p_reg_reg_i_192_n_2,sub_ln1351_2_fu_1023_p21_out[1]}),
        .O(NLW_p_reg_reg_i_135_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_193_n_2,p_reg_reg_i_194_n_2,p_reg_reg_i_195_n_2,p_reg_reg_i_196_n_2,p_reg_reg_i_197_n_2,p_reg_reg_i_198_n_2,p_reg_reg_i_199_n_2,p_reg_reg_i_200_n_2}));
  CARRY8 p_reg_reg_i_157
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_157_CO_UNCONNECTED[7:6],icmp_ln874_1_fu_1006_p2,p_reg_reg_i_157_n_5,p_reg_reg_i_157_n_6,p_reg_reg_i_157_n_7,p_reg_reg_i_157_n_8,p_reg_reg_i_157_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_157_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_212_n_2,p_reg_reg_i_213_n_2,p_reg_reg_i_214_n_2,p_reg_reg_i_215_n_2,p_reg_reg_i_216_n_2,p_reg_reg_i_217_n_2}));
  LUT4 #(
    .INIT(16'h40F4)) 
    p_reg_reg_i_170
       (.I0(p_Val2_8_reg_2838[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .I2(zext_ln29_5_reg_2656__0[15]),
        .I3(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_170_n_2));
  LUT4 #(
    .INIT(16'h40F4)) 
    p_reg_reg_i_171
       (.I0(p_Val2_8_reg_2838[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .I2(zext_ln29_5_reg_2656__0[13]),
        .I3(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_171_n_2));
  LUT4 #(
    .INIT(16'h40F4)) 
    p_reg_reg_i_172
       (.I0(p_Val2_8_reg_2838[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .I2(zext_ln29_5_reg_2656__0[11]),
        .I3(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_172_n_2));
  LUT4 #(
    .INIT(16'h40F4)) 
    p_reg_reg_i_173
       (.I0(p_Val2_8_reg_2838[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .I2(zext_ln29_5_reg_2656__0[9]),
        .I3(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_173_n_2));
  LUT4 #(
    .INIT(16'h20F2)) 
    p_reg_reg_i_174
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_Val2_8_reg_2838[6]),
        .I2(zext_ln29_5_reg_2656__0[7]),
        .I3(p_Val2_8_reg_2838[7]),
        .O(p_reg_reg_i_174_n_2));
  LUT4 #(
    .INIT(16'h2B22)) 
    p_reg_reg_i_175
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_8_reg_2838[5]),
        .I2(p_Val2_8_reg_2838[4]),
        .I3(zext_ln29_5_reg_2656__0[4]),
        .O(p_reg_reg_i_175_n_2));
  LUT4 #(
    .INIT(16'h2B22)) 
    p_reg_reg_i_176
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_8_reg_2838[3]),
        .I2(p_Val2_8_reg_2838[2]),
        .I3(zext_ln29_5_reg_2656__0[2]),
        .O(p_reg_reg_i_176_n_2));
  LUT4 #(
    .INIT(16'h2B22)) 
    p_reg_reg_i_177
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_8_reg_2838[1]),
        .I2(p_Val2_8_reg_2838[0]),
        .I3(zext_ln29_5_reg_2656__0[0]),
        .O(p_reg_reg_i_177_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_178
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .I2(p_Val2_8_reg_2838[14]),
        .I3(zext_ln29_5_reg_2656__0[14]),
        .O(p_reg_reg_i_178_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_179
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .I2(p_Val2_8_reg_2838[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(p_reg_reg_i_179_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_180
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .I2(p_Val2_8_reg_2838[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(p_reg_reg_i_180_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_181
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .I2(p_Val2_8_reg_2838[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(p_reg_reg_i_181_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_182
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_Val2_8_reg_2838[6]),
        .I2(p_Val2_8_reg_2838[7]),
        .I3(zext_ln29_5_reg_2656__0[7]),
        .O(p_reg_reg_i_182_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_183
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_8_reg_2838[5]),
        .I2(p_Val2_8_reg_2838[4]),
        .I3(zext_ln29_5_reg_2656__0[4]),
        .O(p_reg_reg_i_183_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_184
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_8_reg_2838[3]),
        .I2(p_Val2_8_reg_2838[2]),
        .I3(zext_ln29_5_reg_2656__0[2]),
        .O(p_reg_reg_i_184_n_2));
  LUT4 #(
    .INIT(16'h9009)) 
    p_reg_reg_i_185
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_8_reg_2838[1]),
        .I2(p_Val2_8_reg_2838[0]),
        .I3(zext_ln29_5_reg_2656__0[0]),
        .O(p_reg_reg_i_185_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_186
       (.I0(sub_ln1351_2_fu_1023_p21_out[14]),
        .I1(sub_ln1351_2_fu_1023_p21_out[15]),
        .O(p_reg_reg_i_186_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_187
       (.I0(sub_ln1351_2_fu_1023_p21_out[12]),
        .I1(sub_ln1351_2_fu_1023_p21_out[13]),
        .O(p_reg_reg_i_187_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_188
       (.I0(sub_ln1351_2_fu_1023_p21_out[10]),
        .I1(sub_ln1351_2_fu_1023_p21_out[11]),
        .O(p_reg_reg_i_188_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_189
       (.I0(sub_ln1351_2_fu_1023_p21_out[8]),
        .I1(sub_ln1351_2_fu_1023_p21_out[9]),
        .O(p_reg_reg_i_189_n_2));
  CARRY8 p_reg_reg_i_190
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_190_n_2,p_reg_reg_i_190_n_3,p_reg_reg_i_190_n_4,p_reg_reg_i_190_n_5,p_reg_reg_i_190_n_6,p_reg_reg_i_190_n_7,p_reg_reg_i_190_n_8,p_reg_reg_i_190_n_9}),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O({sub_ln1351_2_fu_1023_p21_out[7:1],NLW_p_reg_reg_i_190_O_UNCONNECTED[0]}),
        .S({p_reg_reg_i_227__0_n_2,p_reg_reg_i_228__0_n_2,p_reg_reg_i_229__0_n_2,p_reg_reg_i_230__0_n_2,p_reg_reg_i_231__0_n_2,p_reg_reg_i_232__0_n_2,p_reg_reg_i_233__0_n_2,p_reg_reg_i_234__0_n_2}));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_191
       (.I0(sub_ln1351_2_fu_1023_p21_out[4]),
        .I1(sub_ln1351_2_fu_1023_p21_out[5]),
        .O(p_reg_reg_i_191_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_192
       (.I0(sub_ln1351_2_fu_1023_p21_out[2]),
        .I1(sub_ln1351_2_fu_1023_p21_out[3]),
        .O(p_reg_reg_i_192_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_193
       (.I0(sub_ln1351_2_fu_1023_p21_out[15]),
        .I1(sub_ln1351_2_fu_1023_p21_out[14]),
        .O(p_reg_reg_i_193_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_194
       (.I0(sub_ln1351_2_fu_1023_p21_out[13]),
        .I1(sub_ln1351_2_fu_1023_p21_out[12]),
        .O(p_reg_reg_i_194_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_195
       (.I0(sub_ln1351_2_fu_1023_p21_out[11]),
        .I1(sub_ln1351_2_fu_1023_p21_out[10]),
        .O(p_reg_reg_i_195_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_196
       (.I0(sub_ln1351_2_fu_1023_p21_out[9]),
        .I1(sub_ln1351_2_fu_1023_p21_out[8]),
        .O(p_reg_reg_i_196_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_197
       (.I0(sub_ln1351_2_fu_1023_p21_out[6]),
        .I1(sub_ln1351_2_fu_1023_p21_out[7]),
        .O(p_reg_reg_i_197_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_198
       (.I0(sub_ln1351_2_fu_1023_p21_out[5]),
        .I1(sub_ln1351_2_fu_1023_p21_out[4]),
        .O(p_reg_reg_i_198_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_199
       (.I0(sub_ln1351_2_fu_1023_p21_out[3]),
        .I1(sub_ln1351_2_fu_1023_p21_out[2]),
        .O(p_reg_reg_i_199_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_200
       (.I0(sub_ln1351_2_fu_1023_p21_out[0]),
        .I1(sub_ln1351_2_fu_1023_p21_out[1]),
        .O(p_reg_reg_i_200_n_2));
  CARRY8 p_reg_reg_i_201
       (.CI(p_reg_reg_i_202_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_201_CO_UNCONNECTED[7:4],\zext_ln29_4_reg_2648_reg[26]_1 ,NLW_p_reg_reg_i_201_CO_UNCONNECTED[2],p_reg_reg_i_201_n_8,p_reg_reg_i_201_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln29_5_reg_2656__0[26:24]}),
        .O({NLW_p_reg_reg_i_201_O_UNCONNECTED[7:3],\zext_ln29_4_reg_2648_reg[26]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,p_reg_reg_i_235_n_2,p_reg_reg_i_236_n_2,p_reg_reg_i_237_n_2}));
  CARRY8 p_reg_reg_i_202
       (.CI(p_reg_reg_i_226_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_202_n_2,p_reg_reg_i_202_n_3,p_reg_reg_i_202_n_4,p_reg_reg_i_202_n_5,p_reg_reg_i_202_n_6,p_reg_reg_i_202_n_7,p_reg_reg_i_202_n_8,p_reg_reg_i_202_n_9}),
        .DI({zext_ln29_5_reg_2656__0[23:17],tmp_4_fu_662_p3}),
        .O(\zext_ln29_4_reg_2648_reg[26]_0 [7:0]),
        .S({p_reg_reg_i_238_n_2,p_reg_reg_i_239_n_2,p_reg_reg_i_240_n_2,p_reg_reg_i_241_n_2,p_reg_reg_i_242_n_2,p_reg_reg_i_243_n_2,p_reg_reg_i_244_n_2,p_reg_reg_i_245_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_203
       (.CI(p_reg_reg_i_246_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_203_n_2,p_reg_reg_i_203_n_3,p_reg_reg_i_203_n_4,p_reg_reg_i_203_n_5,p_reg_reg_i_203_n_6,p_reg_reg_i_203_n_7,p_reg_reg_i_203_n_8,p_reg_reg_i_203_n_9}),
        .DI({p_reg_reg_i_247_n_2,p_reg_reg_i_248_n_2,p_reg_reg_i_249_n_2,p_reg_reg_i_250_n_2,p_reg_reg_i_251_n_2,p_reg_reg_i_252_n_2,p_reg_reg_i_253_n_2,p_reg_reg_i_254_n_2}),
        .O(add_ln1351_fu_936_p2[23:16]),
        .S({p_reg_reg_i_255_n_2,p_reg_reg_i_256_n_2,p_reg_reg_i_257_n_2,p_reg_reg_i_258_n_2,p_reg_reg_i_259_n_2,p_reg_reg_i_260_n_2,p_reg_reg_i_261_n_2,p_reg_reg_i_262_n_2}));
  CARRY8 p_reg_reg_i_20__1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_20__1_CO_UNCONNECTED[7:6],icmp_ln874_2_fu_1086_p2,p_reg_reg_i_20__1_n_5,p_reg_reg_i_20__1_n_6,p_reg_reg_i_20__1_n_7,p_reg_reg_i_20__1_n_8,p_reg_reg_i_20__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_20__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_28_n_2,p_reg_reg_i_29__0_n_2,p_reg_reg_i_30_n_2,p_reg_reg_i_31__0_n_2,p_reg_reg_i_32_n_2,p_reg_reg_i_33__0_n_2}));
  LUT5 #(
    .INIT(32'h1EE01E1E)) 
    p_reg_reg_i_212
       (.I0(p_reg_reg_i_264_n_2),
        .I1(zext_ln215_fu_984_p1[14]),
        .I2(zext_ln215_fu_984_p1[15]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(p_reg_reg_i_80__0_n_10),
        .O(p_reg_reg_i_212_n_2));
  LUT5 #(
    .INIT(32'h28822828)) 
    p_reg_reg_i_213
       (.I0(p_reg_reg_i_265_n_2),
        .I1(p_reg_reg_i_264_n_2),
        .I2(zext_ln215_fu_984_p1[14]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(p_reg_reg_i_80__0_n_11),
        .O(p_reg_reg_i_213_n_2));
  LUT6 #(
    .INIT(64'h4144411114111444)) 
    p_reg_reg_i_214
       (.I0(p_reg_reg_i_266_n_2),
        .I1(p_reg_reg_i_267_n_2),
        .I2(select_ln686_reg_2815[9]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(p_reg_reg_i_80__0_n_16),
        .I5(zext_ln215_fu_984_p1[9]),
        .O(p_reg_reg_i_214_n_2));
  LUT6 #(
    .INIT(64'h0000040090090290)) 
    p_reg_reg_i_215
       (.I0(zext_ln215_fu_984_p1[7]),
        .I1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52),
        .I2(zext_ln215_fu_984_p1[6]),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_38),
        .I4(p_reg_reg_i_268_n_2),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_37),
        .O(p_reg_reg_i_215_n_2));
  LUT6 #(
    .INIT(64'h0000040090090290)) 
    p_reg_reg_i_216
       (.I0(zext_ln215_fu_984_p1[4]),
        .I1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .I2(zext_ln215_fu_984_p1[3]),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_51),
        .I4(p_reg_reg_i_269_n_2),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_39),
        .O(p_reg_reg_i_216_n_2));
  LUT6 #(
    .INIT(64'h2402004000402402)) 
    p_reg_reg_i_217
       (.I0(zext_ln215_fu_984_p1[0]),
        .I1(empty_30_fu_875_p1),
        .I2(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_50),
        .I3(zext_ln215_fu_984_p1[1]),
        .I4(p_reg_reg_i_68_n_2),
        .I5(zext_ln215_fu_984_p1[2]),
        .O(p_reg_reg_i_217_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_21__0
       (.CI(p_reg_reg_i_34__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_21__0_n_2,p_reg_reg_i_21__0_n_3,p_reg_reg_i_21__0_n_4,p_reg_reg_i_21__0_n_5,p_reg_reg_i_21__0_n_6,p_reg_reg_i_21__0_n_7,p_reg_reg_i_21__0_n_8,p_reg_reg_i_21__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln216_2_fu_1071_p20_out[8:1]),
        .S({p_reg_reg_i_35__0_n_2,p_reg_reg_i_36__0_n_2,p_1_out,p_reg_reg_i_38__0_n_2,p_reg_reg_i_39__0_n_2,p_reg_reg_i_40__0_n_2,p_reg_reg_i_41__0_n_2,p_reg_reg_i_42__0_n_2}));
  CARRY8 p_reg_reg_i_226
       (.CI(p_reg_reg_i_190_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_226_n_2,p_reg_reg_i_226_n_3,p_reg_reg_i_226_n_4,p_reg_reg_i_226_n_5,p_reg_reg_i_226_n_6,p_reg_reg_i_226_n_7,p_reg_reg_i_226_n_8,p_reg_reg_i_226_n_9}),
        .DI(zext_ln29_5_reg_2656__0[15:8]),
        .O(sub_ln1351_2_fu_1023_p21_out[15:8]),
        .S({p_reg_reg_i_270__0_n_2,p_reg_reg_i_271__0_n_2,p_reg_reg_i_272__0_n_2,p_reg_reg_i_273__0_n_2,p_reg_reg_i_274__0_n_2,p_reg_reg_i_275__0_n_2,p_reg_reg_i_276__0_n_2,p_reg_reg_i_277__0_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_227__0
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(p_Val2_8_reg_2838[7]),
        .O(p_reg_reg_i_227__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_228__0
       (.I0(p_Val2_8_reg_2838[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .O(p_reg_reg_i_228__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_229__0
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(p_Val2_8_reg_2838[5]),
        .O(p_reg_reg_i_229__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_230__0
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(p_Val2_8_reg_2838[4]),
        .O(p_reg_reg_i_230__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_231__0
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(p_Val2_8_reg_2838[3]),
        .O(p_reg_reg_i_231__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_232__0
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(p_Val2_8_reg_2838[2]),
        .O(p_reg_reg_i_232__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_233__0
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(p_Val2_8_reg_2838[1]),
        .O(p_reg_reg_i_233__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_234__0
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(p_Val2_8_reg_2838[0]),
        .O(p_reg_reg_i_234__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_235
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .O(p_reg_reg_i_235_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_236
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .O(p_reg_reg_i_236_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_237
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .O(p_reg_reg_i_237_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_238
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .O(p_reg_reg_i_238_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_239
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .O(p_reg_reg_i_239_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_23__0
       (.CI(p_reg_reg_i_21__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_23__0_n_2,p_reg_reg_i_23__0_n_3,p_reg_reg_i_23__0_n_4,p_reg_reg_i_23__0_n_5,p_reg_reg_i_23__0_n_6,p_reg_reg_i_23__0_n_7,p_reg_reg_i_23__0_n_8,p_reg_reg_i_23__0_n_9}),
        .DI({p_reg_reg_i_44__0_n_2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln216_2_fu_1071_p20_out[16:9]),
        .S({p_reg_reg_i_45__2_n_2,p_reg_reg_i_46_n_2,p_reg_reg_i_47_n_2,p_reg_reg_i_48_n_2,p_reg_reg_i_49_n_2,p_reg_reg_i_50_n_2,p_reg_reg_i_51_n_2,p_reg_reg_i_52_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_240
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .O(p_reg_reg_i_240_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_241
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .O(p_reg_reg_i_241_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_242
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .O(p_reg_reg_i_242_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_243
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .O(p_reg_reg_i_243_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_244
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .O(p_reg_reg_i_244_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_245
       (.I0(tmp_4_fu_662_p3),
        .O(p_reg_reg_i_245_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_246
       (.CI(p_reg_reg_i_278_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_246_n_2,p_reg_reg_i_246_n_3,p_reg_reg_i_246_n_4,p_reg_reg_i_246_n_5,p_reg_reg_i_246_n_6,p_reg_reg_i_246_n_7,p_reg_reg_i_246_n_8,p_reg_reg_i_246_n_9}),
        .DI({p_reg_reg_i_279_n_2,p_reg_reg_i_280_n_2,p_reg_reg_i_281_n_2,p_reg_reg_i_282_n_2,p_reg_reg_i_283_n_2,p_reg_reg_i_284_n_2,p_reg_reg_i_285_n_2,p_reg_reg_i_286_n_2}),
        .O(NLW_p_reg_reg_i_246_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_287_n_2,p_reg_reg_i_288_n_2,p_reg_reg_i_289_n_2,p_reg_reg_i_290_n_2,p_reg_reg_i_291_n_2,p_reg_reg_i_292_n_2,p_reg_reg_i_293_n_2,p_reg_reg_i_294_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_247
       (.I0(p_Result_2_reg_2856[6]),
        .I1(zext_ln29_5_reg_2656__0[22]),
        .O(p_reg_reg_i_247_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_248
       (.I0(p_Result_2_reg_2856[5]),
        .I1(zext_ln29_5_reg_2656__0[21]),
        .O(p_reg_reg_i_248_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_249
       (.I0(p_Result_2_reg_2856[4]),
        .I1(zext_ln29_5_reg_2656__0[20]),
        .O(p_reg_reg_i_249_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_250
       (.I0(p_Result_2_reg_2856[3]),
        .I1(zext_ln29_5_reg_2656__0[19]),
        .O(p_reg_reg_i_250_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_251
       (.I0(p_Result_2_reg_2856[2]),
        .I1(zext_ln29_5_reg_2656__0[18]),
        .O(p_reg_reg_i_251_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_252
       (.I0(p_Result_2_reg_2856[1]),
        .I1(zext_ln29_5_reg_2656__0[17]),
        .O(p_reg_reg_i_252_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_253
       (.I0(p_Val2_8_reg_2838[16]),
        .I1(tmp_4_fu_662_p3),
        .O(p_reg_reg_i_253_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_254
       (.I0(p_Val2_8_reg_2838[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .O(p_reg_reg_i_254_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_255
       (.I0(zext_ln29_5_reg_2656__0[22]),
        .I1(p_Result_2_reg_2856[6]),
        .I2(p_Result_2_reg_2856[7]),
        .I3(zext_ln29_5_reg_2656__0[23]),
        .O(p_reg_reg_i_255_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_256
       (.I0(zext_ln29_5_reg_2656__0[21]),
        .I1(p_Result_2_reg_2856[5]),
        .I2(p_Result_2_reg_2856[6]),
        .I3(zext_ln29_5_reg_2656__0[22]),
        .O(p_reg_reg_i_256_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_257
       (.I0(zext_ln29_5_reg_2656__0[20]),
        .I1(p_Result_2_reg_2856[4]),
        .I2(p_Result_2_reg_2856[5]),
        .I3(zext_ln29_5_reg_2656__0[21]),
        .O(p_reg_reg_i_257_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_258
       (.I0(zext_ln29_5_reg_2656__0[19]),
        .I1(p_Result_2_reg_2856[3]),
        .I2(p_Result_2_reg_2856[4]),
        .I3(zext_ln29_5_reg_2656__0[20]),
        .O(p_reg_reg_i_258_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_259
       (.I0(zext_ln29_5_reg_2656__0[18]),
        .I1(p_Result_2_reg_2856[2]),
        .I2(p_Result_2_reg_2856[3]),
        .I3(zext_ln29_5_reg_2656__0[19]),
        .O(p_reg_reg_i_259_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_260
       (.I0(zext_ln29_5_reg_2656__0[17]),
        .I1(p_Result_2_reg_2856[1]),
        .I2(p_Result_2_reg_2856[2]),
        .I3(zext_ln29_5_reg_2656__0[18]),
        .O(p_reg_reg_i_260_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_261
       (.I0(tmp_4_fu_662_p3),
        .I1(p_Val2_8_reg_2838[16]),
        .I2(p_Result_2_reg_2856[1]),
        .I3(zext_ln29_5_reg_2656__0[17]),
        .O(p_reg_reg_i_261_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_262
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(p_Val2_8_reg_2838[15]),
        .I2(p_Val2_8_reg_2838[16]),
        .I3(tmp_4_fu_662_p3),
        .O(p_reg_reg_i_262_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_263
       (.CI(p_reg_reg_i_203_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_263_CO_UNCONNECTED[7],p_reg_reg_i_263_n_3,p_reg_reg_i_263_n_4,p_reg_reg_i_263_n_5,p_reg_reg_i_263_n_6,p_reg_reg_i_263_n_7,p_reg_reg_i_263_n_8,p_reg_reg_i_263_n_9}),
        .DI({1'b0,1'b1,1'b1,1'b1,p_Result_2_reg_2856[11],p_reg_reg_i_295_n_2,p_reg_reg_i_296_n_2,p_reg_reg_i_297_n_2}),
        .O(add_ln1351_fu_936_p2[31:24]),
        .S({p_reg_reg_i_298_n_2,p_reg_reg_i_299_n_2,p_reg_reg_i_300_n_2,p_reg_reg_i_301_n_2,p_reg_reg_i_302_n_2,p_reg_reg_i_303_n_2,p_reg_reg_i_304_n_2,p_reg_reg_i_305_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_reg_reg_i_264
       (.I0(zext_ln215_fu_984_p1[13]),
        .I1(zext_ln215_fu_984_p1[12]),
        .I2(zext_ln215_fu_984_p1[11]),
        .I3(zext_ln215_fu_984_p1[10]),
        .I4(p_reg_reg_i_306_n_2),
        .O(p_reg_reg_i_264_n_2));
  LUT6 #(
    .INIT(64'h210C0C12002D2D00)) 
    p_reg_reg_i_265
       (.I0(p_reg_reg_i_80__0_n_12),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(zext_ln215_fu_984_p1[13]),
        .I3(zext_ln215_fu_984_p1[12]),
        .I4(p_reg_reg_i_307_n_2),
        .I5(p_reg_reg_i_80__0_n_13),
        .O(p_reg_reg_i_265_n_2));
  LUT6 #(
    .INIT(64'hD2FFFFD2FF2DD2FF)) 
    p_reg_reg_i_266
       (.I0(p_reg_reg_i_80__0_n_14),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(zext_ln215_fu_984_p1[11]),
        .I3(zext_ln215_fu_984_p1[10]),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_36),
        .I5(p_reg_reg_i_306_n_2),
        .O(p_reg_reg_i_266_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_reg_reg_i_267
       (.I0(zext_ln215_fu_984_p1[7]),
        .I1(p_reg_reg_i_308_n_2),
        .I2(zext_ln215_fu_984_p1[5]),
        .I3(zext_ln215_fu_984_p1[6]),
        .I4(zext_ln215_fu_984_p1[8]),
        .O(p_reg_reg_i_267_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_268
       (.I0(zext_ln215_fu_984_p1[5]),
        .I1(zext_ln215_fu_984_p1[4]),
        .I2(zext_ln215_fu_984_p1[2]),
        .I3(zext_ln215_fu_984_p1[1]),
        .I4(zext_ln215_fu_984_p1[0]),
        .I5(zext_ln215_fu_984_p1[3]),
        .O(p_reg_reg_i_268_n_2));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    p_reg_reg_i_269
       (.I0(zext_ln215_fu_984_p1[0]),
        .I1(zext_ln215_fu_984_p1[1]),
        .I2(zext_ln215_fu_984_p1[2]),
        .O(p_reg_reg_i_269_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_26__0
       (.CI(p_reg_reg_i_43__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_26__0_CO_UNCONNECTED[7:6],p_reg_reg_i_26__0_n_4,p_reg_reg_i_26__0_n_5,p_reg_reg_i_26__0_n_6,p_reg_reg_i_26__0_n_7,p_reg_reg_i_26__0_n_8,p_reg_reg_i_26__0_n_9}),
        .DI({1'b0,1'b0,zext_ln874_fu_1082_p1[14:9]}),
        .O({NLW_p_reg_reg_i_26__0_O_UNCONNECTED[7],sub_ln216_2_fu_1071_p20_out[31:25]}),
        .S({1'b0,p_reg_reg_i_53__0_n_2,p_reg_reg_i_54__1_n_2,p_reg_reg_i_55__1_n_2,p_reg_reg_i_56__1_n_2,p_reg_reg_i_57__1_n_2,p_reg_reg_i_58__0_n_2,p_reg_reg_i_59__0_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_270__0
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_270__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_271__0
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(p_Val2_8_reg_2838[14]),
        .O(p_reg_reg_i_271__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_272__0
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_272__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_273__0
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(p_Val2_8_reg_2838[12]),
        .O(p_reg_reg_i_273__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_274__0
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_274__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_275__0
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(p_Val2_8_reg_2838[10]),
        .O(p_reg_reg_i_275__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_276__0
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_276__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_277__0
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_Val2_8_reg_2838[8]),
        .O(p_reg_reg_i_277__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_278
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_278_n_2,p_reg_reg_i_278_n_3,p_reg_reg_i_278_n_4,p_reg_reg_i_278_n_5,p_reg_reg_i_278_n_6,p_reg_reg_i_278_n_7,p_reg_reg_i_278_n_8,p_reg_reg_i_278_n_9}),
        .DI({p_reg_reg_i_309_n_2,zext_ln29_5_reg_2656__0[6],p_Val2_8_reg_2838[5:0]}),
        .O(NLW_p_reg_reg_i_278_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_310_n_2,p_reg_reg_i_311_n_2,p_reg_reg_i_312__0_n_2,p_reg_reg_i_313__0_n_2,p_reg_reg_i_314__0_n_2,p_reg_reg_i_315__0_n_2,p_reg_reg_i_316__0_n_2,p_reg_reg_i_317_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_279
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_279_n_2));
  LUT6 #(
    .INIT(64'hFF00FFDF00DF0020)) 
    p_reg_reg_i_28
       (.I0(p_reg_reg_i_80__0_n_12),
        .I1(p_reg_reg_i_60_n_2),
        .I2(p_reg_reg_i_80__0_n_11),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(p_reg_reg_i_80__0_n_10),
        .I5(\select_ln89_reg_2900[15]_i_3_n_2 ),
        .O(p_reg_reg_i_28_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_280
       (.I0(p_Val2_8_reg_2838[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .O(p_reg_reg_i_280_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_281
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_281_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_282
       (.I0(p_Val2_8_reg_2838[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .O(p_reg_reg_i_282_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_283
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_283_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_284
       (.I0(p_Val2_8_reg_2838[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .O(p_reg_reg_i_284_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_285
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_285_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_286
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_Val2_8_reg_2838[8]),
        .O(p_reg_reg_i_286_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_287
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(p_Val2_8_reg_2838[14]),
        .I2(p_Val2_8_reg_2838[15]),
        .I3(zext_ln29_5_reg_2656__0[15]),
        .O(p_reg_reg_i_287_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_288
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(p_Val2_8_reg_2838[13]),
        .I2(p_Val2_8_reg_2838[14]),
        .I3(zext_ln29_5_reg_2656__0[14]),
        .O(p_reg_reg_i_288_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_289
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(p_Val2_8_reg_2838[12]),
        .I2(p_Val2_8_reg_2838[13]),
        .I3(zext_ln29_5_reg_2656__0[13]),
        .O(p_reg_reg_i_289_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_290
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(p_Val2_8_reg_2838[11]),
        .I2(p_Val2_8_reg_2838[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(p_reg_reg_i_290_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_291
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(p_Val2_8_reg_2838[10]),
        .I2(p_Val2_8_reg_2838[11]),
        .I3(zext_ln29_5_reg_2656__0[11]),
        .O(p_reg_reg_i_291_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_292
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(p_Val2_8_reg_2838[9]),
        .I2(p_Val2_8_reg_2838[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(p_reg_reg_i_292_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_293
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(p_Val2_8_reg_2838[8]),
        .I2(p_Val2_8_reg_2838[9]),
        .I3(zext_ln29_5_reg_2656__0[9]),
        .O(p_reg_reg_i_293_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_294
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(p_Val2_8_reg_2838[7]),
        .I2(p_Val2_8_reg_2838[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(p_reg_reg_i_294_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_295
       (.I0(p_Result_2_reg_2856[9]),
        .I1(zext_ln29_5_reg_2656__0[25]),
        .O(p_reg_reg_i_295_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_296
       (.I0(p_Result_2_reg_2856[8]),
        .I1(zext_ln29_5_reg_2656__0[24]),
        .O(p_reg_reg_i_296_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_297
       (.I0(p_Result_2_reg_2856[7]),
        .I1(zext_ln29_5_reg_2656__0[23]),
        .O(p_reg_reg_i_297_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_298
       (.I0(p_Result_2_reg_2856[15]),
        .O(p_reg_reg_i_298_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_299
       (.I0(p_Result_2_reg_2856[14]),
        .O(p_reg_reg_i_299_n_2));
  LUT6 #(
    .INIT(64'h200220208AA88A8A)) 
    p_reg_reg_i_29__0
       (.I0(p_reg_reg_i_61_n_2),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_80__0_n_11),
        .I3(p_reg_reg_i_60_n_2),
        .I4(p_reg_reg_i_80__0_n_12),
        .I5(zext_ln874_fu_1082_p1[14]),
        .O(p_reg_reg_i_29__0_n_2));
  LUT6 #(
    .INIT(64'h4144411114111444)) 
    p_reg_reg_i_30
       (.I0(p_reg_reg_i_62_n_2),
        .I1(p_reg_reg_i_63_n_2),
        .I2(select_ln686_reg_2815[9]),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(p_reg_reg_i_80__0_n_16),
        .I5(zext_ln874_fu_1082_p1[9]),
        .O(p_reg_reg_i_30_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_300
       (.I0(p_Result_2_reg_2856[13]),
        .O(p_reg_reg_i_300_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_301
       (.I0(p_Result_2_reg_2856[12]),
        .O(p_reg_reg_i_301_n_2));
  LUT3 #(
    .INIT(8'h2D)) 
    p_reg_reg_i_302
       (.I0(zext_ln29_5_reg_2656__0[26]),
        .I1(p_Result_2_reg_2856[10]),
        .I2(p_Result_2_reg_2856[11]),
        .O(p_reg_reg_i_302_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_303
       (.I0(zext_ln29_5_reg_2656__0[25]),
        .I1(p_Result_2_reg_2856[9]),
        .I2(p_Result_2_reg_2856[10]),
        .I3(zext_ln29_5_reg_2656__0[26]),
        .O(p_reg_reg_i_303_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_304
       (.I0(zext_ln29_5_reg_2656__0[24]),
        .I1(p_Result_2_reg_2856[8]),
        .I2(p_Result_2_reg_2856[9]),
        .I3(zext_ln29_5_reg_2656__0[25]),
        .O(p_reg_reg_i_304_n_2));
  LUT4 #(
    .INIT(16'hD22D)) 
    p_reg_reg_i_305
       (.I0(zext_ln29_5_reg_2656__0[23]),
        .I1(p_Result_2_reg_2856[7]),
        .I2(p_Result_2_reg_2856[8]),
        .I3(zext_ln29_5_reg_2656__0[24]),
        .O(p_reg_reg_i_305_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_306
       (.I0(zext_ln215_fu_984_p1[9]),
        .I1(zext_ln215_fu_984_p1[8]),
        .I2(zext_ln215_fu_984_p1[6]),
        .I3(zext_ln215_fu_984_p1[5]),
        .I4(p_reg_reg_i_308_n_2),
        .I5(zext_ln215_fu_984_p1[7]),
        .O(p_reg_reg_i_306_n_2));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    p_reg_reg_i_307
       (.I0(zext_ln215_fu_984_p1[11]),
        .I1(zext_ln215_fu_984_p1[10]),
        .I2(p_reg_reg_i_306_n_2),
        .O(p_reg_reg_i_307_n_2));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_reg_reg_i_308
       (.I0(zext_ln215_fu_984_p1[3]),
        .I1(zext_ln215_fu_984_p1[0]),
        .I2(zext_ln215_fu_984_p1[1]),
        .I3(zext_ln215_fu_984_p1[2]),
        .I4(zext_ln215_fu_984_p1[4]),
        .O(p_reg_reg_i_308_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_309
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(p_Val2_8_reg_2838[7]),
        .O(p_reg_reg_i_309_n_2));
  LUT3 #(
    .INIT(8'h69)) 
    p_reg_reg_i_310
       (.I0(p_Val2_8_reg_2838[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .I2(zext_ln29_5_reg_2656__0[6]),
        .O(p_reg_reg_i_310_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_311
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(p_Val2_8_reg_2838[6]),
        .O(p_reg_reg_i_311_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_312__0
       (.I0(p_Val2_8_reg_2838[5]),
        .I1(zext_ln29_5_reg_2656__0[5]),
        .O(p_reg_reg_i_312__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_313__0
       (.I0(p_Val2_8_reg_2838[4]),
        .I1(zext_ln29_5_reg_2656__0[4]),
        .O(p_reg_reg_i_313__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_314__0
       (.I0(p_Val2_8_reg_2838[3]),
        .I1(zext_ln29_5_reg_2656__0[3]),
        .O(p_reg_reg_i_314__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_315__0
       (.I0(p_Val2_8_reg_2838[2]),
        .I1(zext_ln29_5_reg_2656__0[2]),
        .O(p_reg_reg_i_315__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_316__0
       (.I0(p_Val2_8_reg_2838[1]),
        .I1(zext_ln29_5_reg_2656__0[1]),
        .O(p_reg_reg_i_316__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_317
       (.I0(p_Val2_8_reg_2838[0]),
        .I1(zext_ln29_5_reg_2656__0[0]),
        .O(p_reg_reg_i_317_n_2));
  LUT6 #(
    .INIT(64'h4540101510154540)) 
    p_reg_reg_i_31__0
       (.I0(p_reg_reg_i_64_n_2),
        .I1(select_ln686_reg_2815[8]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(p_reg_reg_i_80__0_n_17),
        .I4(zext_ln874_fu_1082_p1[8]),
        .I5(p_reg_reg_i_65_n_2),
        .O(p_reg_reg_i_31__0_n_2));
  LUT6 #(
    .INIT(64'h4540101510154540)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_i_66_n_2),
        .I1(select_ln686_reg_2815[5]),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(\empty_30_reg_2881_reg[0]_i_2_n_12 ),
        .I4(zext_ln874_fu_1082_p1[5]),
        .I5(p_reg_reg_i_67_n_2),
        .O(p_reg_reg_i_32_n_2));
  LUT6 #(
    .INIT(64'h2002100140040880)) 
    p_reg_reg_i_33__0
       (.I0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_50),
        .I1(empty_30_fu_875_p1),
        .I2(p_reg_reg_i_68_n_2),
        .I3(zext_ln874_fu_1082_p1[2]),
        .I4(zext_ln874_fu_1082_p1[1]),
        .I5(zext_ln874_fu_1082_p1[0]),
        .O(p_reg_reg_i_33__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_34__0
       (.I0(p_Val2_8_reg_2838[0]),
        .O(p_reg_reg_i_34__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_35__0
       (.I0(p_Val2_8_reg_2838[8]),
        .O(p_reg_reg_i_35__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_36__0
       (.I0(p_Val2_8_reg_2838[7]),
        .O(p_reg_reg_i_36__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_37
       (.I0(p_Val2_8_reg_2838[6]),
        .O(p_1_out));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_38__0
       (.I0(p_Val2_8_reg_2838[5]),
        .O(p_reg_reg_i_38__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_39__0
       (.I0(p_Val2_8_reg_2838[4]),
        .O(p_reg_reg_i_39__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_40__0
       (.I0(p_Val2_8_reg_2838[3]),
        .O(p_reg_reg_i_40__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_41__0
       (.I0(p_Val2_8_reg_2838[2]),
        .O(p_reg_reg_i_41__0_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_42__0
       (.I0(p_Val2_8_reg_2838[1]),
        .O(p_reg_reg_i_42__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_43__0
       (.CI(p_reg_reg_i_23__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_43__0_n_2,p_reg_reg_i_43__0_n_3,p_reg_reg_i_43__0_n_4,p_reg_reg_i_43__0_n_5,p_reg_reg_i_43__0_n_6,p_reg_reg_i_43__0_n_7,p_reg_reg_i_43__0_n_8,p_reg_reg_i_43__0_n_9}),
        .DI(zext_ln874_fu_1082_p1[8:1]),
        .O(sub_ln216_2_fu_1071_p20_out[24:17]),
        .S({p_reg_reg_i_69__1_n_2,p_reg_reg_i_70__1_n_2,p_reg_reg_i_71__1_n_2,p_reg_reg_i_72__0_n_2,p_reg_reg_i_73__0_n_2,p_reg_reg_i_74__1_n_2,p_reg_reg_i_75__0_n_2,p_reg_reg_i_76__1_n_2}));
  LUT4 #(
    .INIT(16'h8BC3)) 
    p_reg_reg_i_44__0
       (.I0(col_index_1_reg_2863[0]),
        .I1(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I2(p_Result_5_reg_2875[0]),
        .I3(cmp_i_i989_i_reg_2761),
        .O(p_reg_reg_i_44__0_n_2));
  LUT5 #(
    .INIT(32'hE3431CBC)) 
    p_reg_reg_i_45__2
       (.I0(cmp_i_i989_i_reg_2761),
        .I1(p_Result_5_reg_2875[0]),
        .I2(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I3(col_index_1_reg_2863[0]),
        .I4(p_Val2_8_reg_2838[16]),
        .O(p_reg_reg_i_45__2_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_46
       (.I0(p_Val2_8_reg_2838[15]),
        .O(p_reg_reg_i_46_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_47
       (.I0(p_Val2_8_reg_2838[14]),
        .O(p_reg_reg_i_47_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_48
       (.I0(p_Val2_8_reg_2838[13]),
        .O(p_reg_reg_i_48_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_49
       (.I0(p_Val2_8_reg_2838[12]),
        .O(p_reg_reg_i_49_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_50
       (.I0(p_Val2_8_reg_2838[11]),
        .O(p_reg_reg_i_50_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_51
       (.I0(p_Val2_8_reg_2838[10]),
        .O(p_reg_reg_i_51_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_52
       (.I0(p_Val2_8_reg_2838[9]),
        .O(p_reg_reg_i_52_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_53__0
       (.I0(p_Result_2_reg_2856[15]),
        .I1(\select_ln89_reg_2900[15]_i_3_n_2 ),
        .O(p_reg_reg_i_53__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_54__1
       (.I0(zext_ln874_fu_1082_p1[14]),
        .I1(p_Result_2_reg_2856[14]),
        .O(p_reg_reg_i_54__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_55__1
       (.I0(zext_ln874_fu_1082_p1[13]),
        .I1(p_Result_2_reg_2856[13]),
        .O(p_reg_reg_i_55__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_56__1
       (.I0(zext_ln874_fu_1082_p1[12]),
        .I1(p_Result_2_reg_2856[12]),
        .O(p_reg_reg_i_56__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_57__1
       (.I0(zext_ln874_fu_1082_p1[11]),
        .I1(p_Result_2_reg_2856[11]),
        .O(p_reg_reg_i_57__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_58__0
       (.I0(zext_ln874_fu_1082_p1[10]),
        .I1(p_Result_2_reg_2856[10]),
        .O(p_reg_reg_i_58__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_59__0
       (.I0(zext_ln874_fu_1082_p1[9]),
        .I1(p_Result_2_reg_2856[9]),
        .O(p_reg_reg_i_59__0_n_2));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    p_reg_reg_i_60
       (.I0(p_reg_reg_i_80__0_n_14),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_77__0_n_2),
        .I3(p_reg_reg_i_80__0_n_15),
        .I4(p_reg_reg_i_80__0_n_13),
        .O(p_reg_reg_i_60_n_2));
  LUT6 #(
    .INIT(64'h218200904418650A)) 
    p_reg_reg_i_61
       (.I0(zext_ln874_fu_1082_p1[12]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_80__0_n_13),
        .I3(p_reg_reg_i_78_n_2),
        .I4(p_reg_reg_i_80__0_n_12),
        .I5(zext_ln874_fu_1082_p1[13]),
        .O(p_reg_reg_i_61_n_2));
  LUT6 #(
    .INIT(64'hEF7979EFEF79EF79)) 
    p_reg_reg_i_62
       (.I0(zext_ln874_fu_1082_p1[10]),
        .I1(p_reg_reg_i_77__0_n_2),
        .I2(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_36),
        .I3(zext_ln874_fu_1082_p1[11]),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(p_reg_reg_i_80__0_n_14),
        .O(p_reg_reg_i_62_n_2));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    p_reg_reg_i_63
       (.I0(select_ln686_reg_2815[7]),
        .I1(\empty_30_reg_2881_reg[0]_i_2_n_10 ),
        .I2(p_reg_reg_i_79__0_n_2),
        .I3(p_reg_reg_i_80__0_n_17),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(select_ln686_reg_2815[8]),
        .O(p_reg_reg_i_63_n_2));
  LUT5 #(
    .INIT(32'h7EB7DBED)) 
    p_reg_reg_i_64
       (.I0(zext_ln874_fu_1082_p1[6]),
        .I1(zext_ln874_fu_1082_p1[7]),
        .I2(p_reg_reg_i_80_n_2),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_38),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52),
        .O(p_reg_reg_i_64_n_2));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    p_reg_reg_i_65
       (.I0(p_reg_reg_i_80_n_2),
        .I1(select_ln686_reg_2815[6]),
        .I2(\empty_30_reg_2881_reg[0]_i_2_n_11 ),
        .I3(\empty_30_reg_2881_reg[0]_i_2_n_10 ),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(select_ln686_reg_2815[7]),
        .O(p_reg_reg_i_65_n_2));
  LUT5 #(
    .INIT(32'hF96F6FF6)) 
    p_reg_reg_i_66
       (.I0(zext_ln874_fu_1082_p1[4]),
        .I1(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .I2(zext_ln874_fu_1082_p1[3]),
        .I3(p_reg_reg_i_81__0_n_2),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_51),
        .O(p_reg_reg_i_66_n_2));
  LUT6 #(
    .INIT(64'hFFFF57F7FFFFFFFF)) 
    p_reg_reg_i_67
       (.I0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_51),
        .I1(\empty_30_reg_2881_reg[0]_i_2_n_15 ),
        .I2(cmp_i_i989_i_reg_2761),
        .I3(select_ln686_reg_2815[2]),
        .I4(p_reg_reg_i_82__0_n_2),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .O(p_reg_reg_i_67_n_2));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_68
       (.I0(select_ln686_reg_2815[2]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\empty_30_reg_2881_reg[0]_i_2_n_15 ),
        .O(p_reg_reg_i_68_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_69__1
       (.I0(zext_ln874_fu_1082_p1[8]),
        .I1(p_Result_2_reg_2856[8]),
        .O(p_reg_reg_i_69__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_70__1
       (.I0(zext_ln874_fu_1082_p1[7]),
        .I1(p_Result_2_reg_2856[7]),
        .O(p_reg_reg_i_70__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_71__1
       (.I0(zext_ln874_fu_1082_p1[6]),
        .I1(p_Result_2_reg_2856[6]),
        .O(p_reg_reg_i_71__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_72__0
       (.I0(zext_ln874_fu_1082_p1[5]),
        .I1(p_Result_2_reg_2856[5]),
        .O(p_reg_reg_i_72__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_73__0
       (.I0(zext_ln874_fu_1082_p1[4]),
        .I1(p_Result_2_reg_2856[4]),
        .O(p_reg_reg_i_73__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_74__1
       (.I0(zext_ln874_fu_1082_p1[3]),
        .I1(p_Result_2_reg_2856[3]),
        .O(p_reg_reg_i_74__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_75__0
       (.I0(zext_ln874_fu_1082_p1[2]),
        .I1(p_Result_2_reg_2856[2]),
        .O(p_reg_reg_i_75__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_76__1
       (.I0(zext_ln874_fu_1082_p1[1]),
        .I1(p_Result_2_reg_2856[1]),
        .O(p_reg_reg_i_76__1_n_2));
  LUT6 #(
    .INIT(64'h47FFFFFFFFFFFFFF)) 
    p_reg_reg_i_77__0
       (.I0(select_ln686_reg_2815[8]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_80__0_n_17),
        .I3(p_reg_reg_i_79__0_n_2),
        .I4(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52),
        .I5(p_reg_reg_i_83_n_2),
        .O(p_reg_reg_i_77__0_n_2));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    p_reg_reg_i_78
       (.I0(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_36),
        .I1(p_reg_reg_i_84__0_n_2),
        .I2(p_reg_reg_i_79__0_n_2),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_52),
        .I4(p_reg_reg_i_83_n_2),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_35),
        .O(p_reg_reg_i_78_n_2));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    p_reg_reg_i_79__0
       (.I0(mac_muladd_17ns_8ns_9ns_24_4_1_U29_n_38),
        .I1(p_reg_reg_i_85__0_n_2),
        .I2(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_51),
        .I3(p_reg_reg_i_68_n_2),
        .I4(p_reg_reg_i_82__0_n_2),
        .I5(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .O(p_reg_reg_i_79__0_n_2));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    p_reg_reg_i_80
       (.I0(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_53),
        .I1(p_reg_reg_i_82__0_n_2),
        .I2(p_reg_reg_i_68_n_2),
        .I3(mac_muladd_17ns_8ns_9ns_24_4_1_U31_n_51),
        .I4(p_reg_reg_i_85__0_n_2),
        .O(p_reg_reg_i_80_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_80__0
       (.CI(\empty_30_reg_2881_reg[0]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_80__0_CO_UNCONNECTED[7],p_reg_reg_i_80__0_n_3,p_reg_reg_i_80__0_n_4,p_reg_reg_i_80__0_n_5,p_reg_reg_i_80__0_n_6,p_reg_reg_i_80__0_n_7,p_reg_reg_i_80__0_n_8,p_reg_reg_i_80__0_n_9}),
        .DI({1'b0,p_Result_2_reg_2856[14:8]}),
        .O({p_reg_reg_i_80__0_n_10,p_reg_reg_i_80__0_n_11,p_reg_reg_i_80__0_n_12,p_reg_reg_i_80__0_n_13,p_reg_reg_i_80__0_n_14,p_reg_reg_i_80__0_n_15,p_reg_reg_i_80__0_n_16,p_reg_reg_i_80__0_n_17}),
        .S({p_reg_reg_i_115_n_2,p_reg_reg_i_116_n_2,p_reg_reg_i_117_n_2,p_reg_reg_i_118_n_2,p_reg_reg_i_119_n_2,p_reg_reg_i_120_n_2,p_reg_reg_i_121_n_2,p_reg_reg_i_122_n_2}));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    p_reg_reg_i_81__0
       (.I0(\empty_30_reg_2881_reg[0]_i_2_n_15 ),
        .I1(select_ln686_reg_2815[2]),
        .I2(empty_30_fu_875_p1),
        .I3(select_ln686_reg_2815[1]),
        .I4(cmp_i_i989_i_reg_2761),
        .I5(\empty_30_reg_2881_reg[0]_i_2_n_16 ),
        .O(p_reg_reg_i_81__0_n_2));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    p_reg_reg_i_82__0
       (.I0(\empty_30_reg_2881_reg[0]_i_2_n_16 ),
        .I1(select_ln686_reg_2815[1]),
        .I2(\empty_30_reg_2881_reg[0]_i_2_n_17 ),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(select_ln686_reg_2815[0]),
        .O(p_reg_reg_i_82__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_83
       (.I0(select_ln686_reg_2815[9]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_80__0_n_16),
        .O(p_reg_reg_i_83_n_2));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_84__0
       (.I0(select_ln686_reg_2815[8]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_reg_reg_i_80__0_n_17),
        .O(p_reg_reg_i_84__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_85__0
       (.I0(select_ln686_reg_2815[5]),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(\empty_30_reg_2881_reg[0]_i_2_n_12 ),
        .O(p_reg_reg_i_85__0_n_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_89
       (.CI(p_reg_reg_i_123_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_89_CO_UNCONNECTED[7:6],icmp_ln882_3_fu_1015_p2,p_reg_reg_i_89_n_5,p_reg_reg_i_89_n_6,p_reg_reg_i_89_n_7,p_reg_reg_i_89_n_8,p_reg_reg_i_89_n_9}),
        .DI({1'b0,1'b0,zext_ln29_5_reg_2656__0[26],p_reg_reg_i_124_n_2,p_reg_reg_i_125_n_2,p_reg_reg_i_126_n_2,p_reg_reg_i_127_n_2,p_reg_reg_i_128_n_2}),
        .O(NLW_p_reg_reg_i_89_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_129_n_2,p_reg_reg_i_130_n_2,p_reg_reg_i_131_n_2,p_reg_reg_i_132_n_2,p_reg_reg_i_133_n_2,p_reg_reg_i_134_n_2}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 p_reg_reg_i_90
       (.CI(p_reg_reg_i_135_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_90_CO_UNCONNECTED[7:6],icmp_ln890_2_fu_1028_p2,p_reg_reg_i_90_n_5,p_reg_reg_i_90_n_6,p_reg_reg_i_90_n_7,p_reg_reg_i_90_n_8,p_reg_reg_i_90_n_9}),
        .DI({1'b0,1'b0,p_reg_reg_i_37__0}),
        .O(NLW_p_reg_reg_i_90_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_37__0_0}));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h22A22222)) 
    \raddr[10]_i_1__0 
       (.I0(empty_n),
        .I1(img_src1_data_empty_n),
        .I2(dout_valid_reg_0[1]),
        .I3(\col_index_1_reg_2863[9]_i_2_n_2 ),
        .I4(ap_block_pp1_stage0_subdone),
        .O(pop));
  FDRE \rev_reg_2784_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(rev_fu_707_p2),
        .Q(rev_reg_2784),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_index666_load_016323373_reg_359[0]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[0]),
        .O(zext_ln686_1_fu_1524_p1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \row_index666_load_016323373_reg_359[10]_i_1 
       (.I0(icmp_ln692_reg_2809_pp1_iter6_reg),
        .I1(accum_reg_V_0_0_1_reg_4910),
        .O(row_index666_load_016323373_reg_359));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \row_index666_load_016323373_reg_359[10]_i_2 
       (.I0(row_index666_load_016323373_reg_359_reg[10]),
        .I1(row_index666_load_016323373_reg_359_reg[8]),
        .I2(row_index666_load_016323373_reg_359_reg[7]),
        .I3(row_index666_load_016323373_reg_359_reg[6]),
        .I4(ouput_buffer_2_0_V_U_n_23),
        .I5(row_index666_load_016323373_reg_359_reg[9]),
        .O(zext_ln686_1_fu_1524_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_index666_load_016323373_reg_359[1]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[0]),
        .I1(row_index666_load_016323373_reg_359_reg[1]),
        .O(zext_ln686_1_fu_1524_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_index666_load_016323373_reg_359[2]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[1]),
        .I1(row_index666_load_016323373_reg_359_reg[0]),
        .I2(row_index666_load_016323373_reg_359_reg[2]),
        .O(zext_ln686_1_fu_1524_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_index666_load_016323373_reg_359[3]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[3]),
        .I1(row_index666_load_016323373_reg_359_reg[2]),
        .I2(row_index666_load_016323373_reg_359_reg[0]),
        .I3(row_index666_load_016323373_reg_359_reg[1]),
        .O(zext_ln686_1_fu_1524_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_index666_load_016323373_reg_359[4]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[3]),
        .I1(row_index666_load_016323373_reg_359_reg[1]),
        .I2(row_index666_load_016323373_reg_359_reg[0]),
        .I3(row_index666_load_016323373_reg_359_reg[2]),
        .I4(row_index666_load_016323373_reg_359_reg[4]),
        .O(zext_ln686_1_fu_1524_p1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_index666_load_016323373_reg_359[5]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[4]),
        .I1(row_index666_load_016323373_reg_359_reg[2]),
        .I2(row_index666_load_016323373_reg_359_reg[0]),
        .I3(row_index666_load_016323373_reg_359_reg[1]),
        .I4(row_index666_load_016323373_reg_359_reg[3]),
        .I5(row_index666_load_016323373_reg_359_reg[5]),
        .O(zext_ln686_1_fu_1524_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_index666_load_016323373_reg_359[6]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[5]),
        .I1(ouput_buffer_2_0_V_U_n_21),
        .I2(row_index666_load_016323373_reg_359_reg[4]),
        .I3(row_index666_load_016323373_reg_359_reg[6]),
        .O(zext_ln686_1_fu_1524_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \row_index666_load_016323373_reg_359[7]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[6]),
        .I1(row_index666_load_016323373_reg_359_reg[4]),
        .I2(ouput_buffer_2_0_V_U_n_21),
        .I3(row_index666_load_016323373_reg_359_reg[5]),
        .I4(row_index666_load_016323373_reg_359_reg[7]),
        .O(zext_ln686_1_fu_1524_p1[7]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \row_index666_load_016323373_reg_359[8]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[5]),
        .I1(ouput_buffer_2_0_V_U_n_21),
        .I2(row_index666_load_016323373_reg_359_reg[4]),
        .I3(row_index666_load_016323373_reg_359_reg[6]),
        .I4(row_index666_load_016323373_reg_359_reg[7]),
        .I5(row_index666_load_016323373_reg_359_reg[8]),
        .O(zext_ln686_1_fu_1524_p1[8]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \row_index666_load_016323373_reg_359[9]_i_1 
       (.I0(row_index666_load_016323373_reg_359_reg[8]),
        .I1(row_index666_load_016323373_reg_359_reg[7]),
        .I2(row_index666_load_016323373_reg_359_reg[6]),
        .I3(ouput_buffer_2_0_V_U_n_22),
        .I4(row_index666_load_016323373_reg_359_reg[5]),
        .I5(row_index666_load_016323373_reg_359_reg[9]),
        .O(zext_ln686_1_fu_1524_p1[9]));
  FDRE \row_index666_load_016323373_reg_359_reg[0] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[0]),
        .Q(row_index666_load_016323373_reg_359_reg[0]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[10] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[10]),
        .Q(row_index666_load_016323373_reg_359_reg[10]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[1]),
        .Q(row_index666_load_016323373_reg_359_reg[1]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[2]),
        .Q(row_index666_load_016323373_reg_359_reg[2]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[3]),
        .Q(row_index666_load_016323373_reg_359_reg[3]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[4]),
        .Q(row_index666_load_016323373_reg_359_reg[4]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[5]),
        .Q(row_index666_load_016323373_reg_359_reg[5]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[6]),
        .Q(row_index666_load_016323373_reg_359_reg[6]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[7]),
        .Q(row_index666_load_016323373_reg_359_reg[7]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[8] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[8]),
        .Q(row_index666_load_016323373_reg_359_reg[8]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \row_index666_load_016323373_reg_359_reg[9] 
       (.C(ap_clk),
        .CE(row_index666_load_016323373_reg_359),
        .D(zext_ln686_1_fu_1524_p1[9]),
        .Q(row_index666_load_016323373_reg_359_reg[9]),
        .R(\p_Val2_14_reg_502[0]_i_1_n_2 ));
  FDRE \sel_tmp_reg_2789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(sel_tmp_fu_713_p2),
        .Q(sel_tmp_reg_2789),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln686_reg_2815[0]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(col_index_1_reg_2863[0]),
        .O(select_ln686_fu_741_p3[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln686_reg_2815[10]_i_1 
       (.I0(icmp_ln686_fu_719_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .O(Wx_V_0_0_reg_28450));
  LUT5 #(
    .INIT(32'h0000EF20)) 
    \select_ln686_reg_2815[10]_i_2 
       (.I0(col_index_1_reg_2863[10]),
        .I1(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\col_index_reg_305_reg_n_2_[10] ),
        .I4(\icmp_ln692_reg_2809[0]_i_1_n_2 ),
        .O(select_ln686_fu_741_p3[10]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln686_reg_2815[1]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[1] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(col_index_1_reg_2863[1]),
        .O(select_ln686_fu_741_p3[1]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln686_reg_2815[2]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[2] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[2]),
        .O(select_ln686_fu_741_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln686_reg_2815[3]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[3] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[3]),
        .O(select_ln686_fu_741_p3[3]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln686_reg_2815[4]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[4] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_index_1_reg_2863[4]),
        .O(select_ln686_fu_741_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln686_reg_2815[5]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[5] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(col_index_1_reg_2863[5]),
        .O(select_ln686_fu_741_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln686_reg_2815[6]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[6] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(col_index_1_reg_2863[6]),
        .O(select_ln686_fu_741_p3[6]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \select_ln686_reg_2815[7]_i_1 
       (.I0(col_index_1_reg_2863[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\col_index_reg_305_reg_n_2_[7] ),
        .I5(\icmp_ln692_reg_2809[0]_i_1_n_2 ),
        .O(select_ln686_fu_741_p3[7]));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln686_reg_2815[8]_i_1 
       (.I0(\col_index_reg_305_reg_n_2_[8] ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .I3(col_index_1_reg_2863[8]),
        .I4(\icmp_ln692_reg_2809[0]_i_1_n_2 ),
        .O(select_ln686_fu_741_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln686_reg_2815[9]_i_1 
       (.I0(\col_index_1_reg_2863[9]_i_3_n_2 ),
        .O(select_ln686_fu_741_p3[9]));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[0]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[10]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[1]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[2]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[3]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[4]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[5]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[6]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[7]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[8]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_2441_ce),
        .D(select_ln686_reg_2815[9]),
        .Q(select_ln686_reg_2815_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[0]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[10]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[1]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[2]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[3]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[4]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[5]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[6]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[7]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[8]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter1_reg[9]),
        .Q(select_ln686_reg_2815_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[0]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[10]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[10]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[1]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[2]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[3]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[4]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[5]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[6]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[7]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[8]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[8]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_pp1_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln686_reg_2815_pp1_iter2_reg[9]),
        .Q(select_ln686_reg_2815_pp1_iter3_reg[9]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[0]),
        .Q(select_ln686_reg_2815[0]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[10]),
        .Q(select_ln686_reg_2815[10]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[1]),
        .Q(select_ln686_reg_2815[1]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[2]),
        .Q(select_ln686_reg_2815[2]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[3]),
        .Q(select_ln686_reg_2815[3]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[4]),
        .Q(select_ln686_reg_2815[4]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[5]),
        .Q(select_ln686_reg_2815[5]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[6]),
        .Q(select_ln686_reg_2815[6]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[7]),
        .Q(select_ln686_reg_2815[7]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[8]),
        .Q(select_ln686_reg_2815[8]),
        .R(1'b0));
  FDRE \select_ln686_reg_2815_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(select_ln686_fu_741_p3[9]),
        .Q(select_ln686_reg_2815[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8BC3)) 
    \select_ln89_reg_2900[0]_i_1 
       (.I0(col_index_1_reg_2863[0]),
        .I1(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I2(p_Result_5_reg_2875[0]),
        .I3(cmp_i_i989_i_reg_2761),
        .O(zext_ln874_fu_1082_p1[0]));
  LUT6 #(
    .INIT(64'hDFDFDFD08080808F)) 
    \select_ln89_reg_2900[10]_i_1 
       (.I0(cmp_i_i989_i_reg_2761),
        .I1(col_index_1_reg_2863[10]),
        .I2(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I3(p_Result_5_reg_2875[9]),
        .I4(\select_ln89_reg_2900[11]_i_2_n_2 ),
        .I5(p_Result_5_reg_2875[10]),
        .O(zext_ln874_fu_1082_p1[10]));
  LUT6 #(
    .INIT(64'h7777777400000003)) 
    \select_ln89_reg_2900[11]_i_1 
       (.I0(cmp_i_i989_i_reg_2761),
        .I1(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I2(p_Result_5_reg_2875[9]),
        .I3(\select_ln89_reg_2900[11]_i_2_n_2 ),
        .I4(p_Result_5_reg_2875[10]),
        .I5(p_Result_5_reg_2875[11]),
        .O(zext_ln874_fu_1082_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln89_reg_2900[11]_i_2 
       (.I0(\select_ln89_reg_2900[8]_i_3_n_2 ),
        .I1(p_Result_5_reg_2875[5]),
        .I2(p_Result_5_reg_2875[6]),
        .I3(p_Result_5_reg_2875[7]),
        .I4(p_Result_5_reg_2875[8]),
        .O(\select_ln89_reg_2900[11]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h44444444CCCCCCC3)) 
    \select_ln89_reg_2900[12]_i_1 
       (.I0(cmp_i_i989_i_reg_2761),
        .I1(p_Result_5_reg_2875[12]),
        .I2(p_Result_5_reg_2875[11]),
        .I3(p_Result_5_reg_2875[10]),
        .I4(\select_ln89_reg_2900[12]_i_2_n_2 ),
        .I5(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .O(zext_ln874_fu_1082_p1[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln89_reg_2900[12]_i_2 
       (.I0(p_Result_5_reg_2875[9]),
        .I1(p_Result_5_reg_2875[8]),
        .I2(p_Result_5_reg_2875[7]),
        .I3(p_Result_5_reg_2875[6]),
        .I4(p_Result_5_reg_2875[5]),
        .I5(\select_ln89_reg_2900[8]_i_3_n_2 ),
        .O(\select_ln89_reg_2900[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h707070707070700F)) 
    \select_ln89_reg_2900[13]_i_1 
       (.I0(cmp_i_i989_i_reg_2761),
        .I1(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I2(p_Result_5_reg_2875[13]),
        .I3(\select_ln89_reg_2900[13]_i_2_n_2 ),
        .I4(p_Result_5_reg_2875[11]),
        .I5(p_Result_5_reg_2875[12]),
        .O(zext_ln874_fu_1082_p1[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    \select_ln89_reg_2900[13]_i_2 
       (.I0(\select_ln89_reg_2900[13]_i_3_n_2 ),
        .I1(\select_ln89_reg_2900[14]_i_5_n_2 ),
        .I2(\select_ln89_reg_2900[14]_i_6_n_2 ),
        .I3(\select_ln89_reg_2900[14]_i_7_n_2 ),
        .I4(\select_ln89_reg_2900[12]_i_2_n_2 ),
        .I5(p_Result_5_reg_2875[10]),
        .O(\select_ln89_reg_2900[13]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \select_ln89_reg_2900[13]_i_3 
       (.I0(sel_tmp_reg_2789),
        .I1(icmp_ln882_2_fu_891_p2),
        .O(\select_ln89_reg_2900[13]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h7070700F)) 
    \select_ln89_reg_2900[14]_i_1 
       (.I0(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_Result_5_reg_2875[14]),
        .I3(\select_ln89_reg_2900[14]_i_3_n_2 ),
        .I4(p_Result_5_reg_2875[13]),
        .O(zext_ln874_fu_1082_p1[14]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_10 
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(trunc_ln674_2_reg_2869[11]),
        .I2(zext_ln29_5_reg_2656__0[10]),
        .I3(trunc_ln674_2_reg_2869[10]),
        .O(\select_ln89_reg_2900[14]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_11 
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(trunc_ln674_2_reg_2869[9]),
        .I2(zext_ln29_5_reg_2656__0[8]),
        .I3(trunc_ln674_2_reg_2869[8]),
        .O(\select_ln89_reg_2900[14]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_12 
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(trunc_ln674_2_reg_2869[7]),
        .I2(zext_ln29_5_reg_2656__0[6]),
        .I3(trunc_ln674_2_reg_2869[6]),
        .O(\select_ln89_reg_2900[14]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_13 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(trunc_ln674_2_reg_2869[5]),
        .I2(zext_ln29_5_reg_2656__0[4]),
        .I3(trunc_ln674_2_reg_2869[4]),
        .O(\select_ln89_reg_2900[14]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_14 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(trunc_ln674_2_reg_2869[3]),
        .I2(zext_ln29_5_reg_2656__0[2]),
        .I3(trunc_ln674_2_reg_2869[2]),
        .O(\select_ln89_reg_2900[14]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_15 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(trunc_ln674_2_reg_2869[1]),
        .I2(zext_ln29_5_reg_2656__0[0]),
        .I3(trunc_ln674_2_reg_2869[0]),
        .O(\select_ln89_reg_2900[14]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_16 
       (.I0(zext_ln29_5_reg_2656__0[15]),
        .I1(trunc_ln674_2_reg_2869[15]),
        .I2(zext_ln29_5_reg_2656__0[14]),
        .I3(trunc_ln674_2_reg_2869[14]),
        .O(\select_ln89_reg_2900[14]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_17 
       (.I0(trunc_ln674_2_reg_2869[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .I2(trunc_ln674_2_reg_2869[12]),
        .I3(zext_ln29_5_reg_2656__0[12]),
        .O(\select_ln89_reg_2900[14]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_18 
       (.I0(trunc_ln674_2_reg_2869[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .I2(trunc_ln674_2_reg_2869[10]),
        .I3(zext_ln29_5_reg_2656__0[10]),
        .O(\select_ln89_reg_2900[14]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_19 
       (.I0(trunc_ln674_2_reg_2869[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .I2(trunc_ln674_2_reg_2869[8]),
        .I3(zext_ln29_5_reg_2656__0[8]),
        .O(\select_ln89_reg_2900[14]_i_19_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hF7777777)) 
    \select_ln89_reg_2900[14]_i_2 
       (.I0(icmp_ln882_2_fu_891_p2),
        .I1(sel_tmp_reg_2789),
        .I2(\select_ln89_reg_2900[14]_i_5_n_2 ),
        .I3(\select_ln89_reg_2900[14]_i_6_n_2 ),
        .I4(\select_ln89_reg_2900[14]_i_7_n_2 ),
        .O(\select_ln89_reg_2900[14]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_20 
       (.I0(trunc_ln674_2_reg_2869[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .I2(trunc_ln674_2_reg_2869[6]),
        .I3(zext_ln29_5_reg_2656__0[6]),
        .O(\select_ln89_reg_2900[14]_i_20_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_21 
       (.I0(trunc_ln674_2_reg_2869[5]),
        .I1(zext_ln29_5_reg_2656__0[5]),
        .I2(trunc_ln674_2_reg_2869[4]),
        .I3(zext_ln29_5_reg_2656__0[4]),
        .O(\select_ln89_reg_2900[14]_i_21_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_22 
       (.I0(trunc_ln674_2_reg_2869[3]),
        .I1(zext_ln29_5_reg_2656__0[3]),
        .I2(trunc_ln674_2_reg_2869[2]),
        .I3(zext_ln29_5_reg_2656__0[2]),
        .O(\select_ln89_reg_2900[14]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln89_reg_2900[14]_i_23 
       (.I0(trunc_ln674_2_reg_2869[1]),
        .I1(zext_ln29_5_reg_2656__0[1]),
        .I2(trunc_ln674_2_reg_2869[0]),
        .I3(zext_ln29_5_reg_2656__0[0]),
        .O(\select_ln89_reg_2900[14]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_26__0 
       (.I0(zext_ln29_5_reg_2656__0[7]),
        .I1(trunc_ln674_2_reg_2869[7]),
        .O(\select_ln89_reg_2900[14]_i_26__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_27__0 
       (.I0(zext_ln29_5_reg_2656__0[6]),
        .I1(trunc_ln674_2_reg_2869[6]),
        .O(\select_ln89_reg_2900[14]_i_27__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_28__0 
       (.I0(zext_ln29_5_reg_2656__0[5]),
        .I1(trunc_ln674_2_reg_2869[5]),
        .O(\select_ln89_reg_2900[14]_i_28__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_29__0 
       (.I0(zext_ln29_5_reg_2656__0[4]),
        .I1(trunc_ln674_2_reg_2869[4]),
        .O(\select_ln89_reg_2900[14]_i_29__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln89_reg_2900[14]_i_3 
       (.I0(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I1(p_Result_5_reg_2875[9]),
        .I2(\select_ln89_reg_2900[11]_i_2_n_2 ),
        .I3(p_Result_5_reg_2875[10]),
        .I4(p_Result_5_reg_2875[11]),
        .I5(p_Result_5_reg_2875[12]),
        .O(\select_ln89_reg_2900[14]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_30__0 
       (.I0(zext_ln29_5_reg_2656__0[3]),
        .I1(trunc_ln674_2_reg_2869[3]),
        .O(\select_ln89_reg_2900[14]_i_30__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_31__0 
       (.I0(zext_ln29_5_reg_2656__0[2]),
        .I1(trunc_ln674_2_reg_2869[2]),
        .O(\select_ln89_reg_2900[14]_i_31__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_32__0 
       (.I0(zext_ln29_5_reg_2656__0[1]),
        .I1(trunc_ln674_2_reg_2869[1]),
        .O(\select_ln89_reg_2900[14]_i_32__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_33__0 
       (.I0(zext_ln29_5_reg_2656__0[0]),
        .I1(trunc_ln674_2_reg_2869[0]),
        .O(\select_ln89_reg_2900[14]_i_33__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_34 
       (.I0(trunc_ln674_2_reg_2869[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .O(\select_ln89_reg_2900[14]_i_34_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_35__0 
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(trunc_ln674_2_reg_2869[14]),
        .O(\select_ln89_reg_2900[14]_i_35__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_36__0 
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(trunc_ln674_2_reg_2869[13]),
        .O(\select_ln89_reg_2900[14]_i_36__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_37__0 
       (.I0(zext_ln29_5_reg_2656__0[12]),
        .I1(trunc_ln674_2_reg_2869[12]),
        .O(\select_ln89_reg_2900[14]_i_37__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_38__0 
       (.I0(zext_ln29_5_reg_2656__0[11]),
        .I1(trunc_ln674_2_reg_2869[11]),
        .O(\select_ln89_reg_2900[14]_i_38__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_39__0 
       (.I0(zext_ln29_5_reg_2656__0[10]),
        .I1(trunc_ln674_2_reg_2869[10]),
        .O(\select_ln89_reg_2900[14]_i_39__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_40__0 
       (.I0(zext_ln29_5_reg_2656__0[9]),
        .I1(trunc_ln674_2_reg_2869[9]),
        .O(\select_ln89_reg_2900[14]_i_40__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln89_reg_2900[14]_i_41__0 
       (.I0(zext_ln29_5_reg_2656__0[8]),
        .I1(trunc_ln674_2_reg_2869[8]),
        .O(\select_ln89_reg_2900[14]_i_41__0_n_2 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \select_ln89_reg_2900[14]_i_5 
       (.I0(sub_ln216_1_fu_886_p20_out[4]),
        .I1(sub_ln216_1_fu_886_p20_out[5]),
        .I2(sub_ln216_1_fu_886_p20_out[3]),
        .I3(sub_ln216_1_fu_886_p20_out[2]),
        .I4(sub_ln216_1_fu_886_p20_out[1]),
        .I5(sub_ln216_1_fu_886_p20_out[6]),
        .O(\select_ln89_reg_2900[14]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \select_ln89_reg_2900[14]_i_6 
       (.I0(sub_ln216_1_fu_886_p20_out[10]),
        .I1(sub_ln216_1_fu_886_p20_out[11]),
        .I2(sub_ln216_1_fu_886_p20_out[12]),
        .I3(sub_ln216_1_fu_886_p20_out[13]),
        .I4(sub_ln216_1_fu_886_p20_out[15]),
        .I5(sub_ln216_1_fu_886_p20_out[14]),
        .O(\select_ln89_reg_2900[14]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln89_reg_2900[14]_i_7 
       (.I0(sub_ln216_1_fu_886_p20_out[9]),
        .I1(sub_ln216_1_fu_886_p20_out[8]),
        .I2(sub_ln216_1_fu_886_p20_out[7]),
        .O(\select_ln89_reg_2900[14]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \select_ln89_reg_2900[14]_i_8 
       (.I0(zext_ln29_5_reg_2656__0[14]),
        .I1(trunc_ln674_2_reg_2869[14]),
        .I2(zext_ln29_5_reg_2656__0[15]),
        .I3(trunc_ln674_2_reg_2869[15]),
        .O(\select_ln89_reg_2900[14]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln89_reg_2900[14]_i_9 
       (.I0(zext_ln29_5_reg_2656__0[13]),
        .I1(trunc_ln674_2_reg_2869[13]),
        .I2(zext_ln29_5_reg_2656__0[12]),
        .I3(trunc_ln674_2_reg_2869[12]),
        .O(\select_ln89_reg_2900[14]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln89_reg_2900[15]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_2800_reg_n_2_[0] ),
        .O(p_23_in));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln89_reg_2900[15]_i_2 
       (.I0(\select_ln89_reg_2900[15]_i_3_n_2 ),
        .O(zext_ln874_fu_1082_p1[15]));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8FF0)) 
    \select_ln89_reg_2900[15]_i_3 
       (.I0(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I1(cmp_i_i989_i_reg_2761),
        .I2(p_Result_5_reg_2875[15]),
        .I3(p_Result_5_reg_2875[13]),
        .I4(\select_ln89_reg_2900[14]_i_3_n_2 ),
        .I5(p_Result_5_reg_2875[14]),
        .O(\select_ln89_reg_2900[15]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF099CC99)) 
    \select_ln89_reg_2900[1]_i_1 
       (.I0(p_Result_5_reg_2875[0]),
        .I1(p_Result_5_reg_2875[1]),
        .I2(col_index_1_reg_2863[1]),
        .I3(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I4(cmp_i_i989_i_reg_2761),
        .O(zext_ln874_fu_1082_p1[1]));
  LUT6 #(
    .INIT(64'hAFACA0A3FFFC0003)) 
    \select_ln89_reg_2900[2]_i_1 
       (.I0(col_index_1_reg_2863[2]),
        .I1(p_Result_5_reg_2875[0]),
        .I2(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I3(p_Result_5_reg_2875[1]),
        .I4(p_Result_5_reg_2875[2]),
        .I5(cmp_i_i989_i_reg_2761),
        .O(zext_ln874_fu_1082_p1[2]));
  LUT6 #(
    .INIT(64'hAFA0ACA3FF00FC03)) 
    \select_ln89_reg_2900[3]_i_1 
       (.I0(col_index_1_reg_2863[3]),
        .I1(p_Result_5_reg_2875[0]),
        .I2(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I3(p_Result_5_reg_2875[3]),
        .I4(\select_ln89_reg_2900[3]_i_2_n_2 ),
        .I5(cmp_i_i989_i_reg_2761),
        .O(zext_ln874_fu_1082_p1[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln89_reg_2900[3]_i_2 
       (.I0(p_Result_5_reg_2875[2]),
        .I1(p_Result_5_reg_2875[1]),
        .O(\select_ln89_reg_2900[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hBB88B88BFF00FC03)) 
    \select_ln89_reg_2900[4]_i_1 
       (.I0(col_index_1_reg_2863[4]),
        .I1(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I2(\select_ln89_reg_2900[4]_i_2_n_2 ),
        .I3(p_Result_5_reg_2875[4]),
        .I4(p_Result_5_reg_2875[0]),
        .I5(cmp_i_i989_i_reg_2761),
        .O(zext_ln874_fu_1082_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \select_ln89_reg_2900[4]_i_2 
       (.I0(p_Result_5_reg_2875[1]),
        .I1(p_Result_5_reg_2875[2]),
        .I2(p_Result_5_reg_2875[3]),
        .O(\select_ln89_reg_2900[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF099CC99)) 
    \select_ln89_reg_2900[5]_i_1 
       (.I0(\select_ln89_reg_2900[8]_i_3_n_2 ),
        .I1(p_Result_5_reg_2875[5]),
        .I2(col_index_1_reg_2863[5]),
        .I3(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I4(cmp_i_i989_i_reg_2761),
        .O(zext_ln874_fu_1082_p1[5]));
  LUT6 #(
    .INIT(64'hAFACA0A3FFFC0003)) 
    \select_ln89_reg_2900[6]_i_1 
       (.I0(col_index_1_reg_2863[6]),
        .I1(\select_ln89_reg_2900[8]_i_3_n_2 ),
        .I2(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I3(p_Result_5_reg_2875[5]),
        .I4(p_Result_5_reg_2875[6]),
        .I5(cmp_i_i989_i_reg_2761),
        .O(zext_ln874_fu_1082_p1[6]));
  LUT6 #(
    .INIT(64'hAFA0ACA3FF00FC03)) 
    \select_ln89_reg_2900[7]_i_1 
       (.I0(col_index_1_reg_2863[7]),
        .I1(\select_ln89_reg_2900[8]_i_3_n_2 ),
        .I2(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I3(p_Result_5_reg_2875[7]),
        .I4(\select_ln89_reg_2900[7]_i_2_n_2 ),
        .I5(cmp_i_i989_i_reg_2761),
        .O(zext_ln874_fu_1082_p1[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln89_reg_2900[7]_i_2 
       (.I0(p_Result_5_reg_2875[6]),
        .I1(p_Result_5_reg_2875[5]),
        .O(\select_ln89_reg_2900[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8B8B88BF0F0F0C3)) 
    \select_ln89_reg_2900[8]_i_1 
       (.I0(col_index_1_reg_2863[8]),
        .I1(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I2(p_Result_5_reg_2875[8]),
        .I3(\select_ln89_reg_2900[8]_i_2_n_2 ),
        .I4(\select_ln89_reg_2900[8]_i_3_n_2 ),
        .I5(cmp_i_i989_i_reg_2761),
        .O(zext_ln874_fu_1082_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \select_ln89_reg_2900[8]_i_2 
       (.I0(p_Result_5_reg_2875[5]),
        .I1(p_Result_5_reg_2875[6]),
        .I2(p_Result_5_reg_2875[7]),
        .O(\select_ln89_reg_2900[8]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln89_reg_2900[8]_i_3 
       (.I0(p_Result_5_reg_2875[0]),
        .I1(p_Result_5_reg_2875[4]),
        .I2(p_Result_5_reg_2875[3]),
        .I3(p_Result_5_reg_2875[2]),
        .I4(p_Result_5_reg_2875[1]),
        .O(\select_ln89_reg_2900[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF9C909C9)) 
    \select_ln89_reg_2900[9]_i_1 
       (.I0(\select_ln89_reg_2900[11]_i_2_n_2 ),
        .I1(p_Result_5_reg_2875[9]),
        .I2(\select_ln89_reg_2900[14]_i_2_n_2 ),
        .I3(cmp_i_i989_i_reg_2761),
        .I4(col_index_1_reg_2863[9]),
        .O(zext_ln874_fu_1082_p1[9]));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[0]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[10]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[11]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[12]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[13]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[14]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[15]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[1]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[2]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[3]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[4]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[5]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[6]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[7]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[8]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_32_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_60/select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln89_reg_2900[9]),
        .Q(\select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3_n_2 ));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[0]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[10]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[11]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[12]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[13]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[14]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[15]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[1]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[2]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[3]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[4]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[5]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[6]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[7]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[8]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_pp1_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\select_ln89_reg_2900_pp1_iter4_reg_reg[9]_srl3_n_2 ),
        .Q(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[0]),
        .Q(select_ln89_reg_2900[0]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[10] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[10]),
        .Q(select_ln89_reg_2900[10]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[11] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[11]),
        .Q(select_ln89_reg_2900[11]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[12] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[12]),
        .Q(select_ln89_reg_2900[12]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[13] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[13]),
        .Q(select_ln89_reg_2900[13]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[14] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[14]),
        .Q(select_ln89_reg_2900[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln89_reg_2900_reg[14]_i_24 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\select_ln89_reg_2900_reg[14]_i_24_n_2 ,\select_ln89_reg_2900_reg[14]_i_24_n_3 ,\select_ln89_reg_2900_reg[14]_i_24_n_4 ,\select_ln89_reg_2900_reg[14]_i_24_n_5 ,\select_ln89_reg_2900_reg[14]_i_24_n_6 ,\select_ln89_reg_2900_reg[14]_i_24_n_7 ,\select_ln89_reg_2900_reg[14]_i_24_n_8 ,\select_ln89_reg_2900_reg[14]_i_24_n_9 }),
        .DI(zext_ln29_5_reg_2656__0[7:0]),
        .O({sub_ln216_1_fu_886_p20_out[7:1],\NLW_select_ln89_reg_2900_reg[14]_i_24_O_UNCONNECTED [0]}),
        .S({\select_ln89_reg_2900[14]_i_26__0_n_2 ,\select_ln89_reg_2900[14]_i_27__0_n_2 ,\select_ln89_reg_2900[14]_i_28__0_n_2 ,\select_ln89_reg_2900[14]_i_29__0_n_2 ,\select_ln89_reg_2900[14]_i_30__0_n_2 ,\select_ln89_reg_2900[14]_i_31__0_n_2 ,\select_ln89_reg_2900[14]_i_32__0_n_2 ,\select_ln89_reg_2900[14]_i_33__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln89_reg_2900_reg[14]_i_25 
       (.CI(\select_ln89_reg_2900_reg[14]_i_24_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln89_reg_2900_reg[14]_i_25_CO_UNCONNECTED [7],\select_ln89_reg_2900_reg[14]_i_25_n_3 ,\select_ln89_reg_2900_reg[14]_i_25_n_4 ,\select_ln89_reg_2900_reg[14]_i_25_n_5 ,\select_ln89_reg_2900_reg[14]_i_25_n_6 ,\select_ln89_reg_2900_reg[14]_i_25_n_7 ,\select_ln89_reg_2900_reg[14]_i_25_n_8 ,\select_ln89_reg_2900_reg[14]_i_25_n_9 }),
        .DI({1'b0,zext_ln29_5_reg_2656__0[14:8]}),
        .O(sub_ln216_1_fu_886_p20_out[15:8]),
        .S({\select_ln89_reg_2900[14]_i_34_n_2 ,\select_ln89_reg_2900[14]_i_35__0_n_2 ,\select_ln89_reg_2900[14]_i_36__0_n_2 ,\select_ln89_reg_2900[14]_i_37__0_n_2 ,\select_ln89_reg_2900[14]_i_38__0_n_2 ,\select_ln89_reg_2900[14]_i_39__0_n_2 ,\select_ln89_reg_2900[14]_i_40__0_n_2 ,\select_ln89_reg_2900[14]_i_41__0_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln89_reg_2900_reg[14]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_2_fu_891_p2,\select_ln89_reg_2900_reg[14]_i_4_n_3 ,\select_ln89_reg_2900_reg[14]_i_4_n_4 ,\select_ln89_reg_2900_reg[14]_i_4_n_5 ,\select_ln89_reg_2900_reg[14]_i_4_n_6 ,\select_ln89_reg_2900_reg[14]_i_4_n_7 ,\select_ln89_reg_2900_reg[14]_i_4_n_8 ,\select_ln89_reg_2900_reg[14]_i_4_n_9 }),
        .DI({\select_ln89_reg_2900[14]_i_8_n_2 ,\select_ln89_reg_2900[14]_i_9_n_2 ,\select_ln89_reg_2900[14]_i_10_n_2 ,\select_ln89_reg_2900[14]_i_11_n_2 ,\select_ln89_reg_2900[14]_i_12_n_2 ,\select_ln89_reg_2900[14]_i_13_n_2 ,\select_ln89_reg_2900[14]_i_14_n_2 ,\select_ln89_reg_2900[14]_i_15_n_2 }),
        .O(\NLW_select_ln89_reg_2900_reg[14]_i_4_O_UNCONNECTED [7:0]),
        .S({\select_ln89_reg_2900[14]_i_16_n_2 ,\select_ln89_reg_2900[14]_i_17_n_2 ,\select_ln89_reg_2900[14]_i_18_n_2 ,\select_ln89_reg_2900[14]_i_19_n_2 ,\select_ln89_reg_2900[14]_i_20_n_2 ,\select_ln89_reg_2900[14]_i_21_n_2 ,\select_ln89_reg_2900[14]_i_22_n_2 ,\select_ln89_reg_2900[14]_i_23_n_2 }));
  FDRE \select_ln89_reg_2900_reg[15] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[15]),
        .Q(select_ln89_reg_2900[15]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[1]),
        .Q(select_ln89_reg_2900[1]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[2]),
        .Q(select_ln89_reg_2900[2]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[3]),
        .Q(select_ln89_reg_2900[3]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[4]),
        .Q(select_ln89_reg_2900[4]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[5]),
        .Q(select_ln89_reg_2900[5]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[6]),
        .Q(select_ln89_reg_2900[6]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[7]),
        .Q(select_ln89_reg_2900[7]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[8]),
        .Q(select_ln89_reg_2900[8]),
        .R(1'b0));
  FDRE \select_ln89_reg_2900_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(zext_ln874_fu_1082_p1[9]),
        .Q(select_ln89_reg_2900[9]),
        .R(1'b0));
  FDRE \sext_ln29_reg_2595_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sext_ln29_reg_2595_reg[10]_0 ),
        .Q(sext_ln29_reg_2595),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub177_i_reg_2755[10]_i_1 
       (.I0(\divisor0_reg[10] [2]),
        .I1(\divisor0_reg[10] [0]),
        .I2(\divisor0_reg[10] [1]),
        .I3(\divisor0_reg[10] [3]),
        .O(\sub177_i_reg_2755[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sub177_i_reg_2755[11]_i_1 
       (.I0(\divisor0_reg[10] [2]),
        .I1(\divisor0_reg[10] [0]),
        .I2(\divisor0_reg[10] [1]),
        .I3(\divisor0_reg[10] [3]),
        .O(\sub177_i_reg_2755[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub177_i_reg_2755[3]_i_1 
       (.I0(\divisor0_reg[10] [0]),
        .O(sub177_i_fu_650_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub177_i_reg_2755[4]_i_1 
       (.I0(\divisor0_reg[10] [0]),
        .I1(\divisor0_reg[10] [1]),
        .O(\sub177_i_reg_2755[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub177_i_reg_2755[5]_i_1 
       (.I0(\divisor0_reg[10] [1]),
        .I1(\divisor0_reg[10] [0]),
        .I2(\divisor0_reg[10] [2]),
        .O(\sub177_i_reg_2755[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sub177_i_reg_2755[9]_i_1 
       (.I0(\divisor0_reg[10] [2]),
        .I1(\divisor0_reg[10] [0]),
        .I2(\divisor0_reg[10] [1]),
        .O(sub177_i_fu_650_p2[9]));
  FDRE \sub177_i_reg_2755_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\sub177_i_reg_2755[10]_i_1_n_2 ),
        .Q(sub177_i_reg_2755[10]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\sub177_i_reg_2755[11]_i_1_n_2 ),
        .Q(sub177_i_reg_2755[11]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(sub177_i_fu_650_p2[3]),
        .Q(sub177_i_reg_2755[3]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\sub177_i_reg_2755[4]_i_1_n_2 ),
        .Q(sub177_i_reg_2755[4]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(\sub177_i_reg_2755[5]_i_1_n_2 ),
        .Q(sub177_i_reg_2755[5]),
        .R(1'b0));
  FDRE \sub177_i_reg_2755_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(sub177_i_fu_650_p2[9]),
        .Q(sub177_i_reg_2755[9]),
        .R(1'b0));
  FDRE \sub181_i_reg_2749_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(sub181_i_fu_645_p2),
        .Q(sub181_i_reg_2749),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_reg_283[0]_i_1 
       (.I0(t_V_reg_283_reg[0]),
        .O(dim3_V_fu_567_p2[0]));
  LUT3 #(
    .INIT(8'hB0)) 
    \t_V_reg_283[10]_i_1 
       (.I0(ouput_buffer_2_0_V_U_n_16),
        .I1(ap_CS_fsm_state32),
        .I2(ap_CS_fsm_state31),
        .O(t_V_reg_283));
  LUT2 #(
    .INIT(4'h4)) 
    \t_V_reg_283[10]_i_2__0 
       (.I0(ouput_buffer_2_0_V_U_n_16),
        .I1(ap_CS_fsm_state32),
        .O(\t_V_reg_283[10]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \t_V_reg_283[10]_i_3 
       (.I0(t_V_reg_283_reg[9]),
        .I1(t_V_reg_283_reg[7]),
        .I2(t_V_reg_283_reg[6]),
        .I3(\t_V_reg_283[10]_i_4_n_2 ),
        .I4(t_V_reg_283_reg[8]),
        .I5(t_V_reg_283_reg[10]),
        .O(dim3_V_fu_567_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_reg_283[10]_i_4 
       (.I0(t_V_reg_283_reg[2]),
        .I1(t_V_reg_283_reg[0]),
        .I2(t_V_reg_283_reg[1]),
        .I3(t_V_reg_283_reg[3]),
        .I4(t_V_reg_283_reg[4]),
        .I5(t_V_reg_283_reg[5]),
        .O(\t_V_reg_283[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_reg_283[1]_i_1 
       (.I0(t_V_reg_283_reg[0]),
        .I1(t_V_reg_283_reg[1]),
        .O(dim3_V_fu_567_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_reg_283[2]_i_1 
       (.I0(t_V_reg_283_reg[1]),
        .I1(t_V_reg_283_reg[0]),
        .I2(t_V_reg_283_reg[2]),
        .O(dim3_V_fu_567_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_reg_283[3]_i_1 
       (.I0(t_V_reg_283_reg[2]),
        .I1(t_V_reg_283_reg[0]),
        .I2(t_V_reg_283_reg[1]),
        .I3(t_V_reg_283_reg[3]),
        .O(dim3_V_fu_567_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_reg_283[4]_i_1 
       (.I0(t_V_reg_283_reg[3]),
        .I1(t_V_reg_283_reg[1]),
        .I2(t_V_reg_283_reg[0]),
        .I3(t_V_reg_283_reg[2]),
        .I4(t_V_reg_283_reg[4]),
        .O(dim3_V_fu_567_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_reg_283[5]_i_1 
       (.I0(t_V_reg_283_reg[5]),
        .I1(t_V_reg_283_reg[2]),
        .I2(t_V_reg_283_reg[0]),
        .I3(t_V_reg_283_reg[1]),
        .I4(t_V_reg_283_reg[3]),
        .I5(t_V_reg_283_reg[4]),
        .O(dim3_V_fu_567_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_reg_283[6]_i_1 
       (.I0(\t_V_reg_283[10]_i_4_n_2 ),
        .I1(t_V_reg_283_reg[6]),
        .O(dim3_V_fu_567_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \t_V_reg_283[7]_i_1 
       (.I0(t_V_reg_283_reg[7]),
        .I1(\t_V_reg_283[10]_i_4_n_2 ),
        .I2(t_V_reg_283_reg[6]),
        .O(dim3_V_fu_567_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \t_V_reg_283[8]_i_1 
       (.I0(t_V_reg_283_reg[7]),
        .I1(t_V_reg_283_reg[6]),
        .I2(\t_V_reg_283[10]_i_4_n_2 ),
        .I3(t_V_reg_283_reg[8]),
        .O(dim3_V_fu_567_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \t_V_reg_283[9]_i_1 
       (.I0(t_V_reg_283_reg[8]),
        .I1(\t_V_reg_283[10]_i_4_n_2 ),
        .I2(t_V_reg_283_reg[6]),
        .I3(t_V_reg_283_reg[7]),
        .I4(t_V_reg_283_reg[9]),
        .O(dim3_V_fu_567_p2[9]));
  FDRE \t_V_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[0]),
        .Q(t_V_reg_283_reg[0]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[10] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[10]),
        .Q(t_V_reg_283_reg[10]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[1] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[1]),
        .Q(t_V_reg_283_reg[1]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[2] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[2]),
        .Q(t_V_reg_283_reg[2]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[3] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[3]),
        .Q(t_V_reg_283_reg[3]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[4] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[4]),
        .Q(t_V_reg_283_reg[4]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[5] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[5]),
        .Q(t_V_reg_283_reg[5]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[6] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[6]),
        .Q(t_V_reg_283_reg[6]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[7] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[7]),
        .Q(t_V_reg_283_reg[7]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[8] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[8]),
        .Q(t_V_reg_283_reg[8]),
        .R(t_V_reg_283));
  FDRE \t_V_reg_283_reg[9] 
       (.C(ap_clk),
        .CE(\t_V_reg_283[10]_i_2__0_n_2 ),
        .D(dim3_V_fu_567_p2[9]),
        .Q(t_V_reg_283_reg[9]),
        .R(t_V_reg_283));
  FDRE \trunc_ln211_2_reg_3160_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln809_reg_31650),
        .D(add_ln216_5_fu_2349_p2[8]),
        .Q(if_din[16]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln809_reg_31650),
        .D(add_ln216_5_fu_2349_p2[9]),
        .Q(if_din[17]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln809_reg_31650),
        .D(add_ln216_5_fu_2349_p2[10]),
        .Q(if_din[18]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln809_reg_31650),
        .D(add_ln216_5_fu_2349_p2[11]),
        .Q(if_din[19]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln809_reg_31650),
        .D(add_ln216_5_fu_2349_p2[12]),
        .Q(if_din[20]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln809_reg_31650),
        .D(add_ln216_5_fu_2349_p2[13]),
        .Q(if_din[21]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln809_reg_31650),
        .D(add_ln216_5_fu_2349_p2[14]),
        .Q(if_din[22]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_3160_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln809_reg_31650),
        .D(add_ln216_5_fu_2349_p2[15]),
        .Q(if_din[23]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_10 
       (.I0(p_Val2_1_fu_154_reg[0]),
        .I1(zext_ln29_5_reg_2656__0[0]),
        .O(\trunc_ln674_2_reg_2869[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \trunc_ln674_2_reg_2869[0]_i_1__0 
       (.I0(cmp117_fu_749_p2),
        .I1(icmp_ln686_fu_719_p2),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_block_pp1_stage0_subdone),
        .O(\trunc_ln674_2_reg_2869[0]_i_1__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_3 
       (.I0(p_Val2_1_fu_154_reg[7]),
        .I1(zext_ln29_5_reg_2656__0[7]),
        .O(\trunc_ln674_2_reg_2869[0]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_4 
       (.I0(p_Val2_1_fu_154_reg[6]),
        .I1(zext_ln29_5_reg_2656__0[6]),
        .O(\trunc_ln674_2_reg_2869[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_5 
       (.I0(p_Val2_1_fu_154_reg[5]),
        .I1(zext_ln29_5_reg_2656__0[5]),
        .O(\trunc_ln674_2_reg_2869[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_6 
       (.I0(p_Val2_1_fu_154_reg[4]),
        .I1(zext_ln29_5_reg_2656__0[4]),
        .O(\trunc_ln674_2_reg_2869[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_7 
       (.I0(p_Val2_1_fu_154_reg[3]),
        .I1(zext_ln29_5_reg_2656__0[3]),
        .O(\trunc_ln674_2_reg_2869[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_8 
       (.I0(p_Val2_1_fu_154_reg[2]),
        .I1(zext_ln29_5_reg_2656__0[2]),
        .O(\trunc_ln674_2_reg_2869[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[0]_i_9 
       (.I0(p_Val2_1_fu_154_reg[1]),
        .I1(zext_ln29_5_reg_2656__0[1]),
        .O(\trunc_ln674_2_reg_2869[0]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[10]_i_1 
       (.I0(zext_ln658_reg_2744[10]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[10]),
        .O(trunc_ln674_2_fu_799_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[11]_i_1 
       (.I0(zext_ln658_reg_2744[11]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[11]),
        .O(trunc_ln674_2_fu_799_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[12]_i_1 
       (.I0(zext_ln658_reg_2744[12]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[12]),
        .O(trunc_ln674_2_fu_799_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[13]_i_1 
       (.I0(zext_ln658_reg_2744[13]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[13]),
        .O(trunc_ln674_2_fu_799_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[14]_i_1 
       (.I0(zext_ln658_reg_2744[14]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[14]),
        .O(trunc_ln674_2_fu_799_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[15]_i_1 
       (.I0(zext_ln658_reg_2744[15]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[15]),
        .O(trunc_ln674_2_fu_799_p1[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_10 
       (.I0(p_Val2_1_fu_154_reg[8]),
        .I1(zext_ln29_5_reg_2656__0[8]),
        .O(\trunc_ln674_2_reg_2869[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_3 
       (.I0(p_Val2_1_fu_154_reg[15]),
        .I1(zext_ln29_5_reg_2656__0[15]),
        .O(\trunc_ln674_2_reg_2869[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_4 
       (.I0(p_Val2_1_fu_154_reg[14]),
        .I1(zext_ln29_5_reg_2656__0[14]),
        .O(\trunc_ln674_2_reg_2869[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_5 
       (.I0(p_Val2_1_fu_154_reg[13]),
        .I1(zext_ln29_5_reg_2656__0[13]),
        .O(\trunc_ln674_2_reg_2869[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_6 
       (.I0(p_Val2_1_fu_154_reg[12]),
        .I1(zext_ln29_5_reg_2656__0[12]),
        .O(\trunc_ln674_2_reg_2869[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_7 
       (.I0(p_Val2_1_fu_154_reg[11]),
        .I1(zext_ln29_5_reg_2656__0[11]),
        .O(\trunc_ln674_2_reg_2869[15]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_8 
       (.I0(p_Val2_1_fu_154_reg[10]),
        .I1(zext_ln29_5_reg_2656__0[10]),
        .O(\trunc_ln674_2_reg_2869[15]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln674_2_reg_2869[15]_i_9 
       (.I0(p_Val2_1_fu_154_reg[9]),
        .I1(zext_ln29_5_reg_2656__0[9]),
        .O(\trunc_ln674_2_reg_2869[15]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[1]_i_1 
       (.I0(zext_ln658_reg_2744[1]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[1]),
        .O(trunc_ln674_2_fu_799_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[2]_i_1 
       (.I0(zext_ln658_reg_2744[2]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[2]),
        .O(trunc_ln674_2_fu_799_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[3]_i_1 
       (.I0(zext_ln658_reg_2744[3]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[3]),
        .O(trunc_ln674_2_fu_799_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[4]_i_1 
       (.I0(zext_ln658_reg_2744[4]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[4]),
        .O(trunc_ln674_2_fu_799_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[5]_i_1 
       (.I0(zext_ln658_reg_2744[5]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[5]),
        .O(trunc_ln674_2_fu_799_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[6]_i_1 
       (.I0(zext_ln658_reg_2744[6]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[6]),
        .O(trunc_ln674_2_fu_799_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[7]_i_1 
       (.I0(zext_ln658_reg_2744[7]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[7]),
        .O(trunc_ln674_2_fu_799_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[8]_i_1 
       (.I0(zext_ln658_reg_2744[8]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[8]),
        .O(trunc_ln674_2_fu_799_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln674_2_reg_2869[9]_i_1 
       (.I0(zext_ln658_reg_2744[9]),
        .I1(cmp117_fu_749_p2),
        .I2(Xindex_output_next_fu_767_p2[9]),
        .O(trunc_ln674_2_fu_799_p1[9]));
  FDRE \trunc_ln674_2_reg_2869_reg[0] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(Xindex_output_next_fu_767_p2[0]),
        .Q(trunc_ln674_2_reg_2869[0]),
        .R(\trunc_ln674_2_reg_2869[0]_i_1__0_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln674_2_reg_2869_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln674_2_reg_2869_reg[0]_i_2_n_2 ,\trunc_ln674_2_reg_2869_reg[0]_i_2_n_3 ,\trunc_ln674_2_reg_2869_reg[0]_i_2_n_4 ,\trunc_ln674_2_reg_2869_reg[0]_i_2_n_5 ,\trunc_ln674_2_reg_2869_reg[0]_i_2_n_6 ,\trunc_ln674_2_reg_2869_reg[0]_i_2_n_7 ,\trunc_ln674_2_reg_2869_reg[0]_i_2_n_8 ,\trunc_ln674_2_reg_2869_reg[0]_i_2_n_9 }),
        .DI(p_Val2_1_fu_154_reg[7:0]),
        .O(Xindex_output_next_fu_767_p2[7:0]),
        .S({\trunc_ln674_2_reg_2869[0]_i_3_n_2 ,\trunc_ln674_2_reg_2869[0]_i_4_n_2 ,\trunc_ln674_2_reg_2869[0]_i_5_n_2 ,\trunc_ln674_2_reg_2869[0]_i_6_n_2 ,\trunc_ln674_2_reg_2869[0]_i_7_n_2 ,\trunc_ln674_2_reg_2869[0]_i_8_n_2 ,\trunc_ln674_2_reg_2869[0]_i_9_n_2 ,\trunc_ln674_2_reg_2869[0]_i_10_n_2 }));
  FDRE \trunc_ln674_2_reg_2869_reg[10] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[10]),
        .Q(trunc_ln674_2_reg_2869[10]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[11] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[11]),
        .Q(trunc_ln674_2_reg_2869[11]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[12] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[12]),
        .Q(trunc_ln674_2_reg_2869[12]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[13] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[13]),
        .Q(trunc_ln674_2_reg_2869[13]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[14] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[14]),
        .Q(trunc_ln674_2_reg_2869[14]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[15] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[15]),
        .Q(trunc_ln674_2_reg_2869[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln674_2_reg_2869_reg[15]_i_2 
       (.CI(\trunc_ln674_2_reg_2869_reg[0]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln674_2_reg_2869_reg[15]_i_2_n_2 ,\trunc_ln674_2_reg_2869_reg[15]_i_2_n_3 ,\trunc_ln674_2_reg_2869_reg[15]_i_2_n_4 ,\trunc_ln674_2_reg_2869_reg[15]_i_2_n_5 ,\trunc_ln674_2_reg_2869_reg[15]_i_2_n_6 ,\trunc_ln674_2_reg_2869_reg[15]_i_2_n_7 ,\trunc_ln674_2_reg_2869_reg[15]_i_2_n_8 ,\trunc_ln674_2_reg_2869_reg[15]_i_2_n_9 }),
        .DI(p_Val2_1_fu_154_reg[15:8]),
        .O(Xindex_output_next_fu_767_p2[15:8]),
        .S({\trunc_ln674_2_reg_2869[15]_i_3_n_2 ,\trunc_ln674_2_reg_2869[15]_i_4_n_2 ,\trunc_ln674_2_reg_2869[15]_i_5_n_2 ,\trunc_ln674_2_reg_2869[15]_i_6_n_2 ,\trunc_ln674_2_reg_2869[15]_i_7_n_2 ,\trunc_ln674_2_reg_2869[15]_i_8_n_2 ,\trunc_ln674_2_reg_2869[15]_i_9_n_2 ,\trunc_ln674_2_reg_2869[15]_i_10_n_2 }));
  FDRE \trunc_ln674_2_reg_2869_reg[1] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[1]),
        .Q(trunc_ln674_2_reg_2869[1]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[2] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[2]),
        .Q(trunc_ln674_2_reg_2869[2]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[3] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[3]),
        .Q(trunc_ln674_2_reg_2869[3]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[4] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[4]),
        .Q(trunc_ln674_2_reg_2869[4]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[5] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[5]),
        .Q(trunc_ln674_2_reg_2869[5]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[6] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[6]),
        .Q(trunc_ln674_2_reg_2869[6]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[7] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[7]),
        .Q(trunc_ln674_2_reg_2869[7]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[8] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[8]),
        .Q(trunc_ln674_2_reg_2869[8]),
        .R(1'b0));
  FDRE \trunc_ln674_2_reg_2869_reg[9] 
       (.C(ap_clk),
        .CE(Wx_V_0_0_reg_28450),
        .D(trunc_ln674_2_fu_799_p1[9]),
        .Q(trunc_ln674_2_reg_2869[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27ns_11ns_27_31_seq_1_65 udiv_27ns_11ns_27_31_seq_1_U27
       (.D({udiv_27ns_11ns_27_31_seq_1_U27_n_5,udiv_27ns_11ns_27_31_seq_1_U27_n_6,udiv_27ns_11ns_27_31_seq_1_U27_n_7,udiv_27ns_11ns_27_31_seq_1_U27_n_8,udiv_27ns_11ns_27_31_seq_1_U27_n_9,udiv_27ns_11ns_27_31_seq_1_U27_n_10,udiv_27ns_11ns_27_31_seq_1_U27_n_11,udiv_27ns_11ns_27_31_seq_1_U27_n_12,udiv_27ns_11ns_27_31_seq_1_U27_n_13,udiv_27ns_11ns_27_31_seq_1_U27_n_14,udiv_27ns_11ns_27_31_seq_1_U27_n_15,udiv_27ns_11ns_27_31_seq_1_U27_n_16,udiv_27ns_11ns_27_31_seq_1_U27_n_17,udiv_27ns_11ns_27_31_seq_1_U27_n_18,udiv_27ns_11ns_27_31_seq_1_U27_n_19,udiv_27ns_11ns_27_31_seq_1_U27_n_20,udiv_27ns_11ns_27_31_seq_1_U27_n_21,udiv_27ns_11ns_27_31_seq_1_U27_n_22,udiv_27ns_11ns_27_31_seq_1_U27_n_23,udiv_27ns_11ns_27_31_seq_1_U27_n_24,udiv_27ns_11ns_27_31_seq_1_U27_n_25,udiv_27ns_11ns_27_31_seq_1_U27_n_26,udiv_27ns_11ns_27_31_seq_1_U27_n_27,udiv_27ns_11ns_27_31_seq_1_U27_n_28,udiv_27ns_11ns_27_31_seq_1_U27_n_29,udiv_27ns_11ns_27_31_seq_1_U27_n_30,udiv_27ns_11ns_27_31_seq_1_U27_n_31}),
        .E(start0),
        .Q(grp_fu_601_ap_start),
        .S({udiv_27ns_11ns_27_31_seq_1_U27_n_61,udiv_27ns_11ns_27_31_seq_1_U27_n_62,udiv_27ns_11ns_27_31_seq_1_U27_n_63}),
        .\Yindex_output_tmp_reg_316_reg[0] (\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .\Yindex_output_tmp_reg_316_reg[26] (ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .\dividend0_reg[26] (\dividend0_reg[26] ),
        .\divisor0_reg[10] (\divisor0_reg[10] ),
        .empty_fu_683_p2(empty_fu_683_p2),
        .p_Val2_13_reg_3031_reg(p_Val2_13_reg_3031_reg[26:0]),
        .\quot_reg[26] (grp_fu_606_p2),
        .\r_stage_reg[0] (udiv_27ns_11ns_27_31_seq_1_U27_n_3),
        .\r_stage_reg[0]_0 ({udiv_27ns_11ns_27_31_seq_1_U27_n_64,udiv_27ns_11ns_27_31_seq_1_U27_n_65,udiv_27ns_11ns_27_31_seq_1_U27_n_66,udiv_27ns_11ns_27_31_seq_1_U27_n_67,udiv_27ns_11ns_27_31_seq_1_U27_n_68,udiv_27ns_11ns_27_31_seq_1_U27_n_69,udiv_27ns_11ns_27_31_seq_1_U27_n_70,udiv_27ns_11ns_27_31_seq_1_U27_n_71}),
        .\r_stage_reg[0]_1 ({udiv_27ns_11ns_27_31_seq_1_U27_n_72,udiv_27ns_11ns_27_31_seq_1_U27_n_73,udiv_27ns_11ns_27_31_seq_1_U27_n_74,udiv_27ns_11ns_27_31_seq_1_U27_n_75,udiv_27ns_11ns_27_31_seq_1_U27_n_76}),
        .\r_stage_reg[0]_2 ({udiv_27ns_11ns_27_31_seq_1_U27_n_77,udiv_27ns_11ns_27_31_seq_1_U27_n_78,udiv_27ns_11ns_27_31_seq_1_U27_n_79,udiv_27ns_11ns_27_31_seq_1_U27_n_80,udiv_27ns_11ns_27_31_seq_1_U27_n_81,udiv_27ns_11ns_27_31_seq_1_U27_n_82}),
        .\r_stage_reg[0]_3 (SS),
        .\r_stage_reg[27] (done0),
        .\r_stage_reg[27]_0 (r_stage_reg_r_24),
        .remd_tmp({remd_tmp[25:10],remd_tmp[5:0]}),
        .rev_fu_707_p2(rev_fu_707_p2),
        .tmp_4_fu_662_p3(tmp_4_fu_662_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_66 udiv_27s_11ns_27_31_seq_1_U25
       (.CEB1(grp_fu_533_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SS),
        .dividend0(dividend0),
        .p_dst_2_read_reg_91(p_dst_2_read_reg_91),
        .quot(grp_fu_533_p2),
        .r_stage_reg_r_24(r_stage_reg_r_24));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_udiv_27s_11ns_27_31_seq_1_67 udiv_27s_11ns_27_31_seq_1_U26
       (.B(B),
        .E(start0),
        .S({udiv_27ns_11ns_27_31_seq_1_U27_n_61,udiv_27ns_11ns_27_31_seq_1_U27_n_62,udiv_27ns_11ns_27_31_seq_1_U27_n_63}),
        .ap_clk(ap_clk),
        .cmp_i_i989_i_fu_656_p2(cmp_i_i989_i_fu_656_p2),
        .dividend0(dividend0),
        .\dividend_tmp_reg[0] ({udiv_27ns_11ns_27_31_seq_1_U27_n_64,udiv_27ns_11ns_27_31_seq_1_U27_n_65,udiv_27ns_11ns_27_31_seq_1_U27_n_66,udiv_27ns_11ns_27_31_seq_1_U27_n_67,udiv_27ns_11ns_27_31_seq_1_U27_n_68,udiv_27ns_11ns_27_31_seq_1_U27_n_69,udiv_27ns_11ns_27_31_seq_1_U27_n_70,udiv_27ns_11ns_27_31_seq_1_U27_n_71}),
        .\dividend_tmp_reg[24] (udiv_27ns_11ns_27_31_seq_1_U27_n_3),
        .\quot_reg[26] (done0),
        .\remd_tmp_reg[15] ({udiv_27ns_11ns_27_31_seq_1_U27_n_72,udiv_27ns_11ns_27_31_seq_1_U27_n_73,udiv_27ns_11ns_27_31_seq_1_U27_n_74,udiv_27ns_11ns_27_31_seq_1_U27_n_75,udiv_27ns_11ns_27_31_seq_1_U27_n_76}),
        .\remd_tmp_reg[25] ({remd_tmp[25:10],remd_tmp[5:0]}),
        .\remd_tmp_reg[7] ({udiv_27ns_11ns_27_31_seq_1_U27_n_77,udiv_27ns_11ns_27_31_seq_1_U27_n_78,udiv_27ns_11ns_27_31_seq_1_U27_n_79,udiv_27ns_11ns_27_31_seq_1_U27_n_80,udiv_27ns_11ns_27_31_seq_1_U27_n_81,udiv_27ns_11ns_27_31_seq_1_U27_n_82}),
        .sel_tmp_fu_713_p2(sel_tmp_fu_713_p2),
        .zext_ln29_2_reg_2629(zext_ln29_2_reg_2629));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__1 
       (.I0(push),
        .I1(CEB2),
        .O(E));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[10]_i_1__1 
       (.I0(img_dst1_data_full_n),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter8_reg_n_2),
        .I3(icmp_ln809_reg_3165),
        .I4(DDR_wr_en_reg_3096),
        .I5(dout_valid_reg_0[1]),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln894_reg_3053[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln686_reg_2800_pp1_iter5_reg),
        .O(and_ln218_1_reg_30580));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_10 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .O(\xor_ln894_reg_3053[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_11 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .O(\xor_ln894_reg_3053[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_12 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .O(\xor_ln894_reg_3053[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_13 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .O(\xor_ln894_reg_3053[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_14 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .O(\xor_ln894_reg_3053[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_15 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .O(\xor_ln894_reg_3053[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_16 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .O(\xor_ln894_reg_3053[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_17 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .O(\xor_ln894_reg_3053[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_18 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[3]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[3]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[2]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[2]),
        .O(\xor_ln894_reg_3053[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_3053[0]_i_19 
       (.I0(select_ln89_reg_2900_pp1_iter5_reg[0]),
        .I1(ouput_index_write_counter679_load_08652495_reg_337_reg[0]),
        .I2(select_ln89_reg_2900_pp1_iter5_reg[1]),
        .I3(ouput_index_write_counter679_load_08652495_reg_337_reg[1]),
        .O(\xor_ln894_reg_3053[0]_i_19_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_4 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[15]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[15]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[14]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[14]),
        .O(\xor_ln894_reg_3053[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_5 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[13]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[13]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[12]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[12]),
        .O(\xor_ln894_reg_3053[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_6 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[11]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[11]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[10]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[10]),
        .O(\xor_ln894_reg_3053[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_7 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[9]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[9]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[8]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[8]),
        .O(\xor_ln894_reg_3053[0]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_8 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[7]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[7]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[6]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[6]),
        .O(\xor_ln894_reg_3053[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_3053[0]_i_9 
       (.I0(ouput_index_write_counter679_load_08652495_reg_337_reg[5]),
        .I1(select_ln89_reg_2900_pp1_iter5_reg[5]),
        .I2(ouput_index_write_counter679_load_08652495_reg_337_reg[4]),
        .I3(select_ln89_reg_2900_pp1_iter5_reg[4]),
        .O(\xor_ln894_reg_3053[0]_i_9_n_2 ));
  FDRE \xor_ln894_reg_3053_reg[0] 
       (.C(ap_clk),
        .CE(and_ln218_1_reg_30580),
        .D(\xor_ln894_reg_3053_reg[0]_i_2_n_17 ),
        .Q(xor_ln894_reg_3053),
        .R(1'b0));
  CARRY8 \xor_ln894_reg_3053_reg[0]_i_2 
       (.CI(icmp_ln894_1_fu_1429_p2),
        .CI_TOP(1'b0),
        .CO(\NLW_xor_ln894_reg_3053_reg[0]_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln894_reg_3053_reg[0]_i_2_O_UNCONNECTED [7:1],\xor_ln894_reg_3053_reg[0]_i_2_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 \xor_ln894_reg_3053_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln894_1_fu_1429_p2,\xor_ln894_reg_3053_reg[0]_i_3_n_3 ,\xor_ln894_reg_3053_reg[0]_i_3_n_4 ,\xor_ln894_reg_3053_reg[0]_i_3_n_5 ,\xor_ln894_reg_3053_reg[0]_i_3_n_6 ,\xor_ln894_reg_3053_reg[0]_i_3_n_7 ,\xor_ln894_reg_3053_reg[0]_i_3_n_8 ,\xor_ln894_reg_3053_reg[0]_i_3_n_9 }),
        .DI({\xor_ln894_reg_3053[0]_i_4_n_2 ,\xor_ln894_reg_3053[0]_i_5_n_2 ,\xor_ln894_reg_3053[0]_i_6_n_2 ,\xor_ln894_reg_3053[0]_i_7_n_2 ,\xor_ln894_reg_3053[0]_i_8_n_2 ,\xor_ln894_reg_3053[0]_i_9_n_2 ,\xor_ln894_reg_3053[0]_i_10_n_2 ,\xor_ln894_reg_3053[0]_i_11_n_2 }),
        .O(\NLW_xor_ln894_reg_3053_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\xor_ln894_reg_3053[0]_i_12_n_2 ,\xor_ln894_reg_3053[0]_i_13_n_2 ,\xor_ln894_reg_3053[0]_i_14_n_2 ,\xor_ln894_reg_3053[0]_i_15_n_2 ,\xor_ln894_reg_3053[0]_i_16_n_2 ,\xor_ln894_reg_3053[0]_i_17_n_2 ,\xor_ln894_reg_3053[0]_i_18_n_2 ,\xor_ln894_reg_3053[0]_i_19_n_2 }));
  FDRE \zext_ln216_1_reg_2732_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \zext_ln216_1_reg_2732_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(grp_fu_606_p2[9]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \zext_ln29_2_reg_2629_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(p_dst_2_read_reg_91),
        .Q(zext_ln29_2_reg_2629),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[0]),
        .Q(zext_ln29_5_reg_2656__0[0]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[10]),
        .Q(zext_ln29_5_reg_2656__0[10]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[11]),
        .Q(zext_ln29_5_reg_2656__0[11]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[12]),
        .Q(zext_ln29_5_reg_2656__0[12]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[13]),
        .Q(zext_ln29_5_reg_2656__0[13]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[14]),
        .Q(zext_ln29_5_reg_2656__0[14]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[15]),
        .Q(zext_ln29_5_reg_2656__0[15]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[17]),
        .Q(zext_ln29_5_reg_2656__0[17]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[18]),
        .Q(zext_ln29_5_reg_2656__0[18]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[19]),
        .Q(zext_ln29_5_reg_2656__0[19]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[1]),
        .Q(zext_ln29_5_reg_2656__0[1]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[20]),
        .Q(zext_ln29_5_reg_2656__0[20]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[21]),
        .Q(zext_ln29_5_reg_2656__0[21]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[22]),
        .Q(zext_ln29_5_reg_2656__0[22]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[23]),
        .Q(zext_ln29_5_reg_2656__0[23]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[24]),
        .Q(zext_ln29_5_reg_2656__0[24]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[25]),
        .Q(zext_ln29_5_reg_2656__0[25]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[26]),
        .Q(zext_ln29_5_reg_2656__0[26]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[2]),
        .Q(zext_ln29_5_reg_2656__0[2]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[3]),
        .Q(zext_ln29_5_reg_2656__0[3]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[4]),
        .Q(zext_ln29_5_reg_2656__0[4]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[5]),
        .Q(zext_ln29_5_reg_2656__0[5]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[6]),
        .Q(zext_ln29_5_reg_2656__0[6]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[7]),
        .Q(zext_ln29_5_reg_2656__0[7]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[8]),
        .Q(zext_ln29_5_reg_2656__0[8]),
        .R(1'b0));
  FDRE \zext_ln29_4_reg_2648_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(grp_fu_533_p2[9]),
        .Q(zext_ln29_5_reg_2656__0[9]),
        .R(1'b0));
  FDRE \zext_ln29_reg_2624_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(sext_ln29_reg_2595),
        .Q(zext_ln29_reg_2624),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[9]),
        .Q(zext_ln658_reg_2744[10]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[10]),
        .Q(zext_ln658_reg_2744[11]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[11]),
        .Q(zext_ln658_reg_2744[12]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[12]),
        .Q(zext_ln658_reg_2744[13]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[13]),
        .Q(zext_ln658_reg_2744[14]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[14]),
        .Q(zext_ln658_reg_2744[15]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[15]),
        .Q(zext_ln658_reg_2744[16]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(tmp_4_fu_662_p3),
        .Q(zext_ln658_reg_2744[17]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[17]),
        .Q(zext_ln658_reg_2744[18]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[18]),
        .Q(zext_ln658_reg_2744[19]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[0]),
        .Q(zext_ln658_reg_2744[1]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[19]),
        .Q(zext_ln658_reg_2744[20]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[20]),
        .Q(zext_ln658_reg_2744[21]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[21]),
        .Q(zext_ln658_reg_2744[22]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[22]),
        .Q(zext_ln658_reg_2744[23]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[23]),
        .Q(zext_ln658_reg_2744[24]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[24]),
        .Q(zext_ln658_reg_2744[25]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[25]),
        .Q(zext_ln658_reg_2744[26]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[26]),
        .Q(zext_ln658_reg_2744[27]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[1]),
        .Q(zext_ln658_reg_2744[2]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[2]),
        .Q(zext_ln658_reg_2744[3]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[3]),
        .Q(zext_ln658_reg_2744[4]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[4]),
        .Q(zext_ln658_reg_2744[5]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[5]),
        .Q(zext_ln658_reg_2744[6]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[6]),
        .Q(zext_ln658_reg_2744[7]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[7]),
        .Q(zext_ln658_reg_2744[8]),
        .R(1'b0));
  FDRE \zext_ln658_reg_2744_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state63),
        .D(zext_ln29_5_reg_2656__0[8]),
        .Q(zext_ln658_reg_2744[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[0]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[0]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[0]),
        .O(p_Result_s_fu_1231_p1[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[10]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[10]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[10]),
        .O(p_Result_s_fu_1231_p1[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[11]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[11]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[11]),
        .O(p_Result_s_fu_1231_p1[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[12]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[12]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[12]),
        .O(p_Result_s_fu_1231_p1[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[13]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[13]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[13]),
        .O(p_Result_s_fu_1231_p1[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[14]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[14]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[14]),
        .O(p_Result_s_fu_1231_p1[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln674_reg_2950[15]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln686_reg_2800_pp1_iter3_reg),
        .O(icmp_ln204_reg_29600));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[15]_i_2 
       (.I0(p_Val2_13_reg_3031_reg[15]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[15]),
        .O(p_Result_s_fu_1231_p1[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[1]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[1]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[1]),
        .O(p_Result_s_fu_1231_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[2]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[2]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[2]),
        .O(p_Result_s_fu_1231_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[3]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[3]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[3]),
        .O(p_Result_s_fu_1231_p1[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[4]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[4]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[4]),
        .O(p_Result_s_fu_1231_p1[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[5]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[5]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[5]),
        .O(p_Result_s_fu_1231_p1[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[6]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[6]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[6]),
        .O(p_Result_s_fu_1231_p1[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[7]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[7]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[7]),
        .O(p_Result_s_fu_1231_p1[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[8]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[8]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[8]),
        .O(p_Result_s_fu_1231_p1[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln674_reg_2950[9]_i_1 
       (.I0(p_Val2_13_reg_3031_reg[9]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2800_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(Yindex_output_tmp_reg_316[9]),
        .O(p_Result_s_fu_1231_p1[9]));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[0]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[10]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[10]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[11]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[11]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[12]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[12]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[13]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[13]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[14]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[14]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[15]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[15]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[1]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[2]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[3]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[4]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[5]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[6]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[7]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[8]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[8]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_reg[9]),
        .Q(zext_ln674_reg_2950_pp1_iter5_reg_reg[9]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[0]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[10]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[10]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[11]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[11]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[12]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[12]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[13]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[13]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[14]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[14]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[15]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[15]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[1]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[2]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[3]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[4]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[5]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[6]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[7]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[8]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[8]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(zext_ln674_reg_2950_pp1_iter5_reg_reg[9]),
        .Q(zext_ln674_reg_2950_pp1_iter6_reg_reg[9]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[0]),
        .Q(zext_ln674_reg_2950_reg[0]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[10]),
        .Q(zext_ln674_reg_2950_reg[10]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[11]),
        .Q(zext_ln674_reg_2950_reg[11]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[12]),
        .Q(zext_ln674_reg_2950_reg[12]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[13]),
        .Q(zext_ln674_reg_2950_reg[13]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[14]),
        .Q(zext_ln674_reg_2950_reg[14]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[15]),
        .Q(zext_ln674_reg_2950_reg[15]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[1]),
        .Q(zext_ln674_reg_2950_reg[1]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[2]),
        .Q(zext_ln674_reg_2950_reg[2]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[3]),
        .Q(zext_ln674_reg_2950_reg[3]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[4]),
        .Q(zext_ln674_reg_2950_reg[4]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[5]),
        .Q(zext_ln674_reg_2950_reg[5]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[6]),
        .Q(zext_ln674_reg_2950_reg[6]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[7]),
        .Q(zext_ln674_reg_2950_reg[7]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[8]),
        .Q(zext_ln674_reg_2950_reg[8]),
        .R(1'b0));
  FDRE \zext_ln674_reg_2950_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln204_reg_29600),
        .D(p_Result_s_fu_1231_p1[9]),
        .Q(zext_ln674_reg_2950_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb
   (ap_enable_reg_pp1_iter6_reg,
    ram_reg_bram_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ADDRARDADDR,
    Q,
    WEA,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    D,
    p_Result_7_reg_3041,
    ram_reg_bram_0_i_34__4,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    E,
    ap_enable_reg_pp1_iter6);
  output ap_enable_reg_pp1_iter6_reg;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [0:0]WEA;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [15:0]D;
  input p_Result_7_reg_3041;
  input [15:0]ram_reg_bram_0_i_34__4;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input [15:0]ram_reg_bram_0_2;
  input [15:0]ram_reg_bram_0_3;
  input [0:0]E;
  input ap_enable_reg_pp1_iter6;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter6_reg;
  wire ouput_buffer_0_0_V_we0;
  wire p_Result_7_reg_3041;
  wire [7:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_2;
  wire [15:0]ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_i_34__4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_29 overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter6_reg(ap_enable_reg_pp1_iter6_reg),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_i_34__4_0(ram_reg_bram_0_i_34__4));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_23
   (ram_reg_bram_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ram_reg_bram_0_0,
    ADDRARDADDR,
    Q,
    WEA,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    D,
    p_Result_7_reg_3041,
    ram_reg_bram_0_i_17__3,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4);
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input ram_reg_bram_0_0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [0:0]WEA;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [15:0]D;
  input p_Result_7_reg_3041;
  input [15:0]ram_reg_bram_0_i_17__3;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input [15:0]ram_reg_bram_0_3;
  input [15:0]ram_reg_bram_0_4;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire ap_clk;
  wire ouput_buffer_0_0_V_we0;
  wire p_Result_7_reg_3041;
  wire [7:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [15:0]ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_4;
  wire [15:0]ram_reg_bram_0_i_17__3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_28 overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .ap_clk(ap_clk),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_i_17__3_0(ram_reg_bram_0_i_17__3));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_24
   (ouput_buffer_0_0_V_we0,
    ADDRARDADDR,
    WEA,
    \t_V_reg_283_reg[0] ,
    accum_reg_V_0_0_1_reg_4910,
    \empty_28_reg_2774_reg[0] ,
    E,
    \empty_28_reg_2774_reg[0]_0 ,
    \empty_28_reg_2774_reg[0]_1 ,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ,
    \row_index666_load_016323373_reg_359_reg[6] ,
    \sub177_i_reg_2755_reg[4] ,
    \row_index666_load_016323373_reg_359_reg[3] ,
    \sub177_i_reg_2755_reg[9] ,
    \row_index666_load_016323373_reg_359_reg[7] ,
    \xor_ln894_reg_3053_reg[0] ,
    ram_reg_bram_0,
    ap_clk,
    ram_reg_bram_0_0,
    Q,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ,
    img_dst2_data_full_n,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ,
    ap_enable_reg_pp1_iter1,
    img_src2_data_empty_n,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 ,
    icmp_ln809_reg_3165,
    p_Result_7_reg_3041,
    ram_reg_bram_0_4,
    \DDR_write_data_V_0_0_1_fu_170[7]_i_5 ,
    out,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    \DDR_write_data_V_0_0_1_fu_170[7]_i_4 ,
    \DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 ,
    icmp_ln692_reg_2809_pp1_iter6_reg,
    xor_ln894_reg_3053,
    icmp_ln204_reg_2960_pp1_iter6_reg,
    D,
    ram_reg_bram_0_i_17__4,
    \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30 ,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    empty_28_reg_2774);
  output ouput_buffer_0_0_V_we0;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output \t_V_reg_283_reg[0] ;
  output accum_reg_V_0_0_1_reg_4910;
  output \empty_28_reg_2774_reg[0] ;
  output [0:0]E;
  output \empty_28_reg_2774_reg[0]_0 ;
  output \empty_28_reg_2774_reg[0]_1 ;
  output \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ;
  output \row_index666_load_016323373_reg_359_reg[6] ;
  output \sub177_i_reg_2755_reg[4] ;
  output \row_index666_load_016323373_reg_359_reg[3] ;
  output \sub177_i_reg_2755_reg[9] ;
  output \row_index666_load_016323373_reg_359_reg[7] ;
  output \xor_ln894_reg_3053_reg[0] ;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input ram_reg_bram_0_0;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_1;
  input [0:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ;
  input \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ;
  input img_dst2_data_full_n;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ;
  input ap_enable_reg_pp1_iter1;
  input img_src2_data_empty_n;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 ;
  input icmp_ln809_reg_3165;
  input p_Result_7_reg_3041;
  input [9:0]ram_reg_bram_0_4;
  input [15:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_5 ;
  input [31:0]out;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input [5:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_4 ;
  input [10:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 ;
  input icmp_ln692_reg_2809_pp1_iter6_reg;
  input xor_ln894_reg_3053;
  input icmp_ln204_reg_2960_pp1_iter6_reg;
  input [15:0]D;
  input [15:0]ram_reg_bram_0_i_17__4;
  input [15:0]\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30 ;
  input [15:0]ram_reg_bram_0_5;
  input [15:0]ram_reg_bram_0_6;
  input empty_28_reg_2774;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire [5:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_4 ;
  wire [10:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 ;
  wire [15:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_5 ;
  wire [15:0]\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30 ;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 ;
  wire accum_reg_V_0_0_1_reg_4910;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire empty_28_reg_2774;
  wire \empty_28_reg_2774_reg[0] ;
  wire \empty_28_reg_2774_reg[0]_0 ;
  wire \empty_28_reg_2774_reg[0]_1 ;
  wire icmp_ln204_reg_2960_pp1_iter6_reg;
  wire icmp_ln692_reg_2809_pp1_iter6_reg;
  wire icmp_ln809_reg_3165;
  wire img_dst2_data_full_n;
  wire img_src2_data_empty_n;
  wire ouput_buffer_0_0_V_we0;
  wire [31:0]out;
  wire p_Result_7_reg_3041;
  wire [7:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [9:0]ram_reg_bram_0_4;
  wire [15:0]ram_reg_bram_0_5;
  wire [15:0]ram_reg_bram_0_6;
  wire [15:0]ram_reg_bram_0_i_17__4;
  wire \row_index666_load_016323373_reg_359_reg[3] ;
  wire \row_index666_load_016323373_reg_359_reg[6] ;
  wire \row_index666_load_016323373_reg_359_reg[7] ;
  wire \sub177_i_reg_2755_reg[4] ;
  wire \sub177_i_reg_2755_reg[9] ;
  wire \t_V_reg_283_reg[0] ;
  wire xor_ln894_reg_3053;
  wire \xor_ln894_reg_3053_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 (\DDR_write_data_V_0_0_1_fu_170[7]_i_4 ),
        .\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 (\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 ),
        .\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 (\DDR_write_data_V_0_0_1_fu_170[7]_i_5 ),
        .\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 (\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30 ),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] (\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 (\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 (\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 (\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 ),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[0] (\accum_reg_overlap_V_2_1_1_reg_370_reg[0] ),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 (\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter7_reg(accum_reg_V_0_0_1_reg_4910),
        .empty_28_reg_2774(empty_28_reg_2774),
        .\empty_28_reg_2774_reg[0] (\empty_28_reg_2774_reg[0] ),
        .\empty_28_reg_2774_reg[0]_0 (\empty_28_reg_2774_reg[0]_0 ),
        .\empty_28_reg_2774_reg[0]_1 (\empty_28_reg_2774_reg[0]_1 ),
        .icmp_ln204_reg_2960_pp1_iter6_reg(icmp_ln204_reg_2960_pp1_iter6_reg),
        .icmp_ln692_reg_2809_pp1_iter6_reg(icmp_ln692_reg_2809_pp1_iter6_reg),
        .icmp_ln809_reg_3165(icmp_ln809_reg_3165),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out(out),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_i_17__4_0(ram_reg_bram_0_i_17__4),
        .\row_index666_load_016323373_reg_359_reg[3] (\row_index666_load_016323373_reg_359_reg[3] ),
        .\row_index666_load_016323373_reg_359_reg[6] (\row_index666_load_016323373_reg_359_reg[6] ),
        .\row_index666_load_016323373_reg_359_reg[7] (\row_index666_load_016323373_reg_359_reg[7] ),
        .\sub177_i_reg_2755_reg[4] (\sub177_i_reg_2755_reg[4] ),
        .\sub177_i_reg_2755_reg[9] (\sub177_i_reg_2755_reg[9] ),
        .\t_V_reg_283_reg[0] (\t_V_reg_283_reg[0] ),
        .xor_ln894_reg_3053(xor_ln894_reg_3053),
        .\xor_ln894_reg_3053_reg[0] (\xor_ln894_reg_3053_reg[0] ));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_62
   (\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ,
    \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ,
    \p_Val2_14_reg_502_reg[6] ,
    select_ln468_fu_1782_p3,
    select_ln468_2_fu_1873_p3,
    ram_reg_bram_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ouput_buffer_0_0_V_ce1,
    ADDRARDADDR,
    Q,
    WEA,
    D,
    ram_reg_bram_0_0,
    p_Result_7_reg_3041,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    empty_28_reg_2774,
    ram_reg_bram_0_4,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    ram_reg_bram_0_i_33,
    ram_reg_bram_0_i_33_0,
    out,
    icmp_ln204_reg_2960_pp1_iter6_reg,
    xor_ln894_reg_3053,
    \accum_reg_overlap_V_0_0_1_reg_425_reg[15] ,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_0_1_1_reg_414_reg[15] ,
    ram_reg_bram_0_i_34,
    ram_reg_bram_0_i_34_0);
  output \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ;
  output \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ;
  output \p_Val2_14_reg_502_reg[6] ;
  output [14:0]select_ln468_fu_1782_p3;
  output [14:0]select_ln468_2_fu_1873_p3;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input ouput_buffer_0_0_V_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [0:0]WEA;
  input [15:0]D;
  input [15:0]ram_reg_bram_0_0;
  input p_Result_7_reg_3041;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input empty_28_reg_2774;
  input ram_reg_bram_0_4;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input ram_reg_bram_0_i_33;
  input ram_reg_bram_0_i_33_0;
  input [3:0]out;
  input icmp_ln204_reg_2960_pp1_iter6_reg;
  input xor_ln894_reg_3053;
  input [14:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [14:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  input [15:0]ram_reg_bram_0_i_34;
  input [15:0]ram_reg_bram_0_i_34_0;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire [14:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  wire [14:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_28_reg_2774;
  wire icmp_ln204_reg_2960_pp1_iter6_reg;
  wire \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ;
  wire \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ;
  wire ouput_buffer_0_0_V_ce1;
  wire ouput_buffer_0_0_V_we0;
  wire [3:0]out;
  wire p_Result_7_reg_3041;
  wire \p_Val2_14_reg_502_reg[6] ;
  wire [7:0]ram_reg_bram_0;
  wire [15:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_i_33;
  wire ram_reg_bram_0_i_33_0;
  wire [15:0]ram_reg_bram_0_i_34;
  wire [15:0]ram_reg_bram_0_i_34_0;
  wire [14:0]select_ln468_2_fu_1873_p3;
  wire [14:0]select_ln468_fu_1782_p3;
  wire xor_ln894_reg_3053;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_76 overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .\accum_reg_overlap_V_0_0_1_reg_425_reg[15] (\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ),
        .\accum_reg_overlap_V_0_1_1_reg_414_reg[15] (\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_28_reg_2774(empty_28_reg_2774),
        .icmp_ln204_reg_2960_pp1_iter6_reg(icmp_ln204_reg_2960_pp1_iter6_reg),
        .\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] (\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 (\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .ouput_buffer_0_0_V_ce1(ouput_buffer_0_0_V_ce1),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out(out),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .\p_Val2_14_reg_502_reg[6] (\p_Val2_14_reg_502_reg[6] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_i_33(ram_reg_bram_0_i_33),
        .ram_reg_bram_0_i_33_0(ram_reg_bram_0_i_33_0),
        .ram_reg_bram_0_i_34_0(ram_reg_bram_0_i_34),
        .ram_reg_bram_0_i_34_1(ram_reg_bram_0_i_34_0),
        .select_ln468_2_fu_1873_p3(select_ln468_2_fu_1873_p3),
        .select_ln468_fu_1782_p3(select_ln468_fu_1782_p3),
        .xor_ln894_reg_3053(xor_ln894_reg_3053));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_63
   (select_ln468_4_fu_1956_p3,
    select_ln468_6_fu_2028_p3,
    ram_reg_bram_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ouput_buffer_0_0_V_ce1,
    ADDRARDADDR,
    Q,
    WEA,
    ram_reg_bram_0_0,
    D,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    p_Result_7_reg_3041,
    \accum_reg_overlap_V_1_0_1_reg_403_reg[15] ,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_1_1_1_reg_392_reg[15] ,
    ram_reg_bram_0_i_17__0,
    ram_reg_bram_0_i_17__0_0);
  output [14:0]select_ln468_4_fu_1956_p3;
  output [14:0]select_ln468_6_fu_2028_p3;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input ouput_buffer_0_0_V_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [0:0]WEA;
  input ram_reg_bram_0_0;
  input [15:0]D;
  input [15:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input p_Result_7_reg_3041;
  input [14:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [14:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  input [15:0]ram_reg_bram_0_i_17__0;
  input [15:0]ram_reg_bram_0_i_17__0_0;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [14:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  wire [14:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire ouput_buffer_0_0_V_ce1;
  wire ouput_buffer_0_0_V_we0;
  wire p_Result_7_reg_3041;
  wire [7:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [15:0]ram_reg_bram_0_i_17__0;
  wire [15:0]ram_reg_bram_0_i_17__0_0;
  wire [14:0]select_ln468_4_fu_1956_p3;
  wire [14:0]select_ln468_6_fu_2028_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_75 overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .Q(Q),
        .WEA(WEA),
        .\accum_reg_overlap_V_1_0_1_reg_403_reg[15] (\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ),
        .\accum_reg_overlap_V_1_1_1_reg_392_reg[15] (\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .ouput_buffer_0_0_V_ce1(ouput_buffer_0_0_V_ce1),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_i_17__0_0(ram_reg_bram_0_i_17__0),
        .ram_reg_bram_0_i_17__0_1(ram_reg_bram_0_i_17__0_0),
        .select_ln468_4_fu_1956_p3(select_ln468_4_fu_1956_p3),
        .select_ln468_6_fu_2028_p3(select_ln468_6_fu_2028_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_64
   (ouput_buffer_0_0_V_we0,
    ouput_buffer_0_0_V_ce1,
    ADDRARDADDR,
    WEA,
    \t_V_reg_283_reg[0] ,
    accum_reg_V_0_0_1_reg_4910,
    \icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ,
    E,
    \p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ,
    \row_index666_load_016323373_reg_359_reg[2] ,
    \row_index666_load_016323373_reg_359_reg[3] ,
    \row_index666_load_016323373_reg_359_reg[4] ,
    \p_Val2_14_reg_502_reg[0] ,
    \p_Val2_14_reg_502_reg[10] ,
    select_ln468_8_fu_2100_p3,
    select_ln468_10_fu_2172_p3,
    ram_reg_bram_0,
    ap_clk,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ,
    ap_enable_reg_pp1_iter6,
    img_dst1_data_full_n,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ,
    icmp_ln809_reg_3165,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ,
    ap_enable_reg_pp1_iter1,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ,
    img_src1_data_empty_n,
    ram_reg_bram_0_3,
    D,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    p_Result_7_reg_3041,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    empty_28_reg_2774,
    icmp_ln204_reg_2960_pp1_iter6_reg,
    xor_ln894_reg_3053,
    ram_reg_bram_0_i_61,
    out,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    ram_reg_bram_0_i_73,
    ram_reg_bram_0_i_96,
    icmp_ln692_reg_2809_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_381_reg[15] ,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15] ,
    ram_reg_bram_0_i_67,
    ram_reg_bram_0_i_17__1,
    ram_reg_bram_0_i_17__1_0);
  output ouput_buffer_0_0_V_we0;
  output ouput_buffer_0_0_V_ce1;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output \t_V_reg_283_reg[0] ;
  output accum_reg_V_0_0_1_reg_4910;
  output \icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ;
  output [0:0]E;
  output \p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ;
  output \row_index666_load_016323373_reg_359_reg[2] ;
  output \row_index666_load_016323373_reg_359_reg[3] ;
  output \row_index666_load_016323373_reg_359_reg[4] ;
  output \p_Val2_14_reg_502_reg[0] ;
  output \p_Val2_14_reg_502_reg[10] ;
  output [14:0]select_ln468_8_fu_2100_p3;
  output [14:0]select_ln468_10_fu_2172_p3;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [0:0]ram_reg_bram_0_2;
  input \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ;
  input \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ;
  input ap_enable_reg_pp1_iter6;
  input img_dst1_data_full_n;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ;
  input icmp_ln809_reg_3165;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ;
  input ap_enable_reg_pp1_iter1;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ;
  input img_src1_data_empty_n;
  input ram_reg_bram_0_3;
  input [15:0]D;
  input [15:0]ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input p_Result_7_reg_3041;
  input [9:0]ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input empty_28_reg_2774;
  input icmp_ln204_reg_2960_pp1_iter6_reg;
  input xor_ln894_reg_3053;
  input [15:0]ram_reg_bram_0_i_61;
  input [31:0]out;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input [5:0]ram_reg_bram_0_i_73;
  input [10:0]ram_reg_bram_0_i_96;
  input icmp_ln692_reg_2809_pp1_iter6_reg;
  input [14:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [14:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  input [15:0]ram_reg_bram_0_i_67;
  input [15:0]ram_reg_bram_0_i_17__1;
  input [15:0]ram_reg_bram_0_i_17__1_0;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ;
  wire accum_reg_V_0_0_1_reg_4910;
  wire [14:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ;
  wire [14:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter6;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_28_reg_2774;
  wire icmp_ln204_reg_2960_pp1_iter6_reg;
  wire \icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ;
  wire icmp_ln692_reg_2809_pp1_iter6_reg;
  wire icmp_ln809_reg_3165;
  wire img_dst1_data_full_n;
  wire img_src1_data_empty_n;
  wire ouput_buffer_0_0_V_ce1;
  wire ouput_buffer_0_0_V_we0;
  wire [31:0]out;
  wire p_Result_7_reg_3041;
  wire \p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ;
  wire \p_Val2_14_reg_502_reg[0] ;
  wire \p_Val2_14_reg_502_reg[10] ;
  wire [7:0]ram_reg_bram_0;
  wire [10:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [9:0]ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire [15:0]ram_reg_bram_0_i_17__1;
  wire [15:0]ram_reg_bram_0_i_17__1_0;
  wire [15:0]ram_reg_bram_0_i_61;
  wire [15:0]ram_reg_bram_0_i_67;
  wire [5:0]ram_reg_bram_0_i_73;
  wire [10:0]ram_reg_bram_0_i_96;
  wire \row_index666_load_016323373_reg_359_reg[2] ;
  wire \row_index666_load_016323373_reg_359_reg[3] ;
  wire \row_index666_load_016323373_reg_359_reg[4] ;
  wire [14:0]select_ln468_10_fu_2172_p3;
  wire [14:0]select_ln468_8_fu_2100_p3;
  wire \t_V_reg_283_reg[0] ;
  wire xor_ln894_reg_3053;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_74 overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .Yaxis_overlap_en_2_reg_325_pp1_iter6_reg(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] (\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 (\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ),
        .\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 (\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ),
        .accum_reg_V_0_0_1_reg_4910(accum_reg_V_0_0_1_reg_4910),
        .\accum_reg_overlap_V_2_0_1_reg_381_reg[15] (\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[0] (\accum_reg_overlap_V_2_1_1_reg_370_reg[0] ),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 (\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ),
        .\accum_reg_overlap_V_2_1_1_reg_370_reg[15] (\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .cmp117_reg_2821_pp1_iter6_reg(cmp117_reg_2821_pp1_iter6_reg),
        .empty_28_reg_2774(empty_28_reg_2774),
        .icmp_ln204_reg_2960_pp1_iter6_reg(icmp_ln204_reg_2960_pp1_iter6_reg),
        .\icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] (\icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ),
        .icmp_ln692_reg_2809_pp1_iter6_reg(icmp_ln692_reg_2809_pp1_iter6_reg),
        .icmp_ln809_reg_3165(icmp_ln809_reg_3165),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .ouput_buffer_0_0_V_ce1(ouput_buffer_0_0_V_ce1),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out(out),
        .p_Result_7_reg_3041(p_Result_7_reg_3041),
        .\p_Result_9_reg_2955_pp1_iter6_reg_reg[11] (\p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ),
        .\p_Val2_14_reg_502_reg[0] (\p_Val2_14_reg_502_reg[0] ),
        .\p_Val2_14_reg_502_reg[10] (\p_Val2_14_reg_502_reg[10] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_i_17__1_0(ram_reg_bram_0_i_17__1),
        .ram_reg_bram_0_i_17__1_1(ram_reg_bram_0_i_17__1_0),
        .ram_reg_bram_0_i_61_0(ram_reg_bram_0_i_61),
        .ram_reg_bram_0_i_67_0(ram_reg_bram_0_i_67),
        .ram_reg_bram_0_i_73_0(ram_reg_bram_0_i_73),
        .ram_reg_bram_0_i_96_0(ram_reg_bram_0_i_96),
        .\row_index666_load_016323373_reg_359_reg[2] (\row_index666_load_016323373_reg_359_reg[2] ),
        .\row_index666_load_016323373_reg_359_reg[3] (\row_index666_load_016323373_reg_359_reg[3] ),
        .\row_index666_load_016323373_reg_359_reg[4] (\row_index666_load_016323373_reg_359_reg[4] ),
        .select_ln468_10_fu_2172_p3(select_ln468_10_fu_2172_p3),
        .select_ln468_8_fu_2100_p3(select_ln468_8_fu_2100_p3),
        .\t_V_reg_283_reg[0] (\t_V_reg_283_reg[0] ),
        .xor_ln894_reg_3053(xor_ln894_reg_3053));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram
   (ouput_buffer_0_0_V_we0,
    ADDRARDADDR,
    WEA,
    \t_V_reg_283_reg[0] ,
    ap_enable_reg_pp1_iter7_reg,
    \empty_28_reg_2774_reg[0] ,
    E,
    \empty_28_reg_2774_reg[0]_0 ,
    \empty_28_reg_2774_reg[0]_1 ,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ,
    \row_index666_load_016323373_reg_359_reg[6] ,
    \sub177_i_reg_2755_reg[4] ,
    \row_index666_load_016323373_reg_359_reg[3] ,
    \sub177_i_reg_2755_reg[9] ,
    \row_index666_load_016323373_reg_359_reg[7] ,
    \xor_ln894_reg_3053_reg[0] ,
    ram_reg_bram_0_0,
    ap_clk,
    ram_reg_bram_0_1,
    Q,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ,
    img_dst2_data_full_n,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ,
    ap_enable_reg_pp1_iter1,
    img_src2_data_empty_n,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 ,
    icmp_ln809_reg_3165,
    p_Result_7_reg_3041,
    ram_reg_bram_0_5,
    \DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 ,
    out,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    \DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 ,
    \DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 ,
    icmp_ln692_reg_2809_pp1_iter6_reg,
    xor_ln894_reg_3053,
    icmp_ln204_reg_2960_pp1_iter6_reg,
    D,
    ram_reg_bram_0_i_17__4_0,
    \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 ,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    empty_28_reg_2774);
  output ouput_buffer_0_0_V_we0;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output \t_V_reg_283_reg[0] ;
  output ap_enable_reg_pp1_iter7_reg;
  output \empty_28_reg_2774_reg[0] ;
  output [0:0]E;
  output \empty_28_reg_2774_reg[0]_0 ;
  output \empty_28_reg_2774_reg[0]_1 ;
  output \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ;
  output \row_index666_load_016323373_reg_359_reg[6] ;
  output \sub177_i_reg_2755_reg[4] ;
  output \row_index666_load_016323373_reg_359_reg[3] ;
  output \sub177_i_reg_2755_reg[9] ;
  output \row_index666_load_016323373_reg_359_reg[7] ;
  output \xor_ln894_reg_3053_reg[0] ;
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input ram_reg_bram_0_1;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_2;
  input [0:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ;
  input \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ;
  input img_dst2_data_full_n;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ;
  input ap_enable_reg_pp1_iter1;
  input img_src2_data_empty_n;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 ;
  input icmp_ln809_reg_3165;
  input p_Result_7_reg_3041;
  input [9:0]ram_reg_bram_0_5;
  input [15:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 ;
  input [31:0]out;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input [5:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 ;
  input [10:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 ;
  input icmp_ln692_reg_2809_pp1_iter6_reg;
  input xor_ln894_reg_3053;
  input icmp_ln204_reg_2960_pp1_iter6_reg;
  input [15:0]D;
  input [15:0]ram_reg_bram_0_i_17__4_0;
  input [15:0]\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 ;
  input [15:0]ram_reg_bram_0_6;
  input [15:0]ram_reg_bram_0_7;
  input empty_28_reg_2774;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_10_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_11_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_12_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_13_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_14_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_15_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_16_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_17_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_19_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_20_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_21_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_22_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_23_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_24_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_25_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_26_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_27_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_28_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_31_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_32_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_33_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_34_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_35_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_36_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_37_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_38_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_39_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_40_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_41_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_42_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_43_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_44_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_45_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_46_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_47_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_48_n_2 ;
  wire [5:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 ;
  wire [10:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 ;
  wire [15:0]\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_6_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_8_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_9_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_2 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_3 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_4 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_5 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_6 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_7 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_8 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_9 ;
  wire [15:0]\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_4 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_5 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_6 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_7 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_8 ;
  wire \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_9 ;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ;
  wire [15:0]add_ln211_8_fu_2339_p2;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter7_reg;
  wire empty_28_reg_2774;
  wire \empty_28_reg_2774_reg[0] ;
  wire \empty_28_reg_2774_reg[0]_0 ;
  wire \empty_28_reg_2774_reg[0]_1 ;
  wire icmp_ln204_reg_2960_pp1_iter6_reg;
  wire \icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_2__0_n_2 ;
  wire icmp_ln692_reg_2809_pp1_iter6_reg;
  wire icmp_ln809_reg_3165;
  wire \icmp_ln809_reg_3165[0]_i_23_n_2 ;
  wire img_dst2_data_full_n;
  wire img_src2_data_empty_n;
  wire ouput_buffer_0_0_V_we0;
  wire [15:0]ouput_buffer_2_0_V_d0;
  wire [15:0]ouput_buffer_2_0_V_q1;
  wire [31:0]out;
  wire p_Result_7_reg_3041;
  wire [7:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [9:0]ram_reg_bram_0_5;
  wire [15:0]ram_reg_bram_0_6;
  wire [15:0]ram_reg_bram_0_7;
  wire [15:0]ram_reg_bram_0_i_17__4_0;
  wire ram_reg_bram_0_i_17__4_n_3;
  wire ram_reg_bram_0_i_17__4_n_4;
  wire ram_reg_bram_0_i_17__4_n_5;
  wire ram_reg_bram_0_i_17__4_n_6;
  wire ram_reg_bram_0_i_17__4_n_7;
  wire ram_reg_bram_0_i_17__4_n_8;
  wire ram_reg_bram_0_i_17__4_n_9;
  wire ram_reg_bram_0_i_18__4_n_2;
  wire ram_reg_bram_0_i_19__4_n_2;
  wire ram_reg_bram_0_i_20__4_n_2;
  wire ram_reg_bram_0_i_21__4_n_2;
  wire ram_reg_bram_0_i_22__4_n_2;
  wire ram_reg_bram_0_i_23__4_n_2;
  wire ram_reg_bram_0_i_24__4_n_2;
  wire ram_reg_bram_0_i_25__4_n_2;
  wire ram_reg_bram_0_i_26__4_n_2;
  wire ram_reg_bram_0_i_26__4_n_3;
  wire ram_reg_bram_0_i_26__4_n_4;
  wire ram_reg_bram_0_i_26__4_n_5;
  wire ram_reg_bram_0_i_26__4_n_6;
  wire ram_reg_bram_0_i_26__4_n_7;
  wire ram_reg_bram_0_i_26__4_n_8;
  wire ram_reg_bram_0_i_26__4_n_9;
  wire ram_reg_bram_0_i_27__4_n_2;
  wire ram_reg_bram_0_i_28__4_n_2;
  wire ram_reg_bram_0_i_29__4_n_2;
  wire ram_reg_bram_0_i_30__4_n_2;
  wire ram_reg_bram_0_i_31__4_n_2;
  wire ram_reg_bram_0_i_32__3_n_2;
  wire ram_reg_bram_0_i_33__3_n_2;
  wire ram_reg_bram_0_i_34__3_n_2;
  wire ram_reg_bram_0_i_35__1_n_2;
  wire ram_reg_bram_0_i_36__2_n_2;
  wire ram_reg_bram_0_i_37__2_n_2;
  wire ram_reg_bram_0_i_38__2_n_2;
  wire ram_reg_bram_0_i_39__2_n_2;
  wire ram_reg_bram_0_i_40__2_n_2;
  wire ram_reg_bram_0_i_41__2_n_2;
  wire ram_reg_bram_0_i_42__2_n_2;
  wire ram_reg_bram_0_i_43__2_n_2;
  wire ram_reg_bram_0_i_44__2_n_2;
  wire ram_reg_bram_0_i_45__2_n_2;
  wire ram_reg_bram_0_i_46__2_n_2;
  wire ram_reg_bram_0_i_47__2_n_2;
  wire ram_reg_bram_0_i_48__2_n_2;
  wire ram_reg_bram_0_i_49__2_n_2;
  wire ram_reg_bram_0_i_50__2_n_2;
  wire ram_reg_bram_0_i_52__0_n_2;
  wire ram_reg_bram_0_i_53__0_n_2;
  wire ram_reg_bram_0_i_54__0_n_2;
  wire ram_reg_bram_0_i_55__0_n_2;
  wire \row_index666_load_016323373_reg_359_reg[3] ;
  wire \row_index666_load_016323373_reg_359_reg[6] ;
  wire \row_index666_load_016323373_reg_359_reg[7] ;
  wire \sub177_i_reg_2755_reg[4] ;
  wire \sub177_i_reg_2755_reg[9] ;
  wire [16:1]sub_ln216_3_fu_1547_p2;
  wire \t_V_reg_283_reg[0] ;
  wire \trunc_ln211_2_reg_3160[7]_i_2__0_n_2 ;
  wire xor_ln894_reg_3053;
  wire \xor_ln894_reg_3053_reg[0] ;
  wire [6:6]\NLW_DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_CO_UNCONNECTED ;
  wire [7:7]\NLW_DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_O_UNCONNECTED ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_17__4_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_10 
       (.I0(out[11]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(out[12]),
        .I4(out[13]),
        .I5(out[15]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_11 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_20_n_2 ),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_21_n_2 ),
        .I2(icmp_ln692_reg_2809_pp1_iter6_reg),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [5]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [4]),
        .I5(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [10]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFFFFFEFEE)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_12 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_22_n_2 ),
        .I1(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I2(out[28]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [12]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [0]),
        .I5(out[16]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_13 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_23_n_2 ),
        .I1(out[19]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [3]),
        .I3(out[18]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [2]),
        .I5(\DDR_write_data_V_0_0_1_fu_170[7]_i_24_n_2 ),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_14 
       (.I0(out[31]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [15]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [8]),
        .I3(out[24]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [4]),
        .I5(out[20]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_15 
       (.I0(out[21]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [5]),
        .I2(out[18]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [2]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [14]),
        .I5(out[30]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_16 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_25_n_2 ),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_26_n_2 ),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [7]),
        .I3(out[23]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [14]),
        .I5(out[30]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_17 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_27_n_2 ),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_28_n_2 ),
        .I2(sub_ln216_3_fu_1547_p2[8]),
        .I3(sub_ln216_3_fu_1547_p2[14]),
        .I4(sub_ln216_3_fu_1547_p2[7]),
        .I5(sub_ln216_3_fu_1547_p2[15]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h0110200220021001)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_18 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [1]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_31_n_2 ),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [5]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [2]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [4]),
        .I5(\row_index666_load_016323373_reg_359_reg[3] ),
        .O(\sub177_i_reg_2755_reg[4] ));
  LUT4 #(
    .INIT(16'h9555)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_19 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [10]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [8]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [9]),
        .I3(\row_index666_load_016323373_reg_359_reg[7] ),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88808888)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter7_reg),
        .I1(\xor_ln894_reg_3053_reg[0] ),
        .I2(\sub177_i_reg_2755_reg[9] ),
        .I3(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_6_n_2 ),
        .I5(empty_28_reg_2774),
        .O(\empty_28_reg_2774_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h7FFFFF7F)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_20 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [2]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [0]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [1]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [0]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [3]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_20_n_2 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_21 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [1]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [4]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [2]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [5]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_21_n_2 ));
  LUT6 #(
    .INIT(64'h66F666F6FFFF66F6)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_22 
       (.I0(out[22]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [6]),
        .I2(out[17]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [1]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [7]),
        .I5(out[23]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_23 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [9]),
        .I1(out[25]),
        .I2(out[17]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [1]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_23_n_2 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_24 
       (.I0(out[19]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [3]),
        .I2(out[27]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [11]),
        .I4(out[26]),
        .I5(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [10]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_24_n_2 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_25 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [11]),
        .I1(out[27]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [13]),
        .I3(out[29]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [9]),
        .I5(out[25]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_25_n_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_26 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [12]),
        .I1(out[28]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_5_0 [5]),
        .I3(out[21]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_26_n_2 ));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_27 
       (.I0(sub_ln216_3_fu_1547_p2[6]),
        .I1(sub_ln216_3_fu_1547_p2[5]),
        .I2(sub_ln216_3_fu_1547_p2[1]),
        .I3(sub_ln216_3_fu_1547_p2[3]),
        .I4(sub_ln216_3_fu_1547_p2[2]),
        .I5(sub_ln216_3_fu_1547_p2[4]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_27_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_28 
       (.I0(sub_ln216_3_fu_1547_p2[10]),
        .I1(sub_ln216_3_fu_1547_p2[12]),
        .I2(sub_ln216_3_fu_1547_p2[13]),
        .I3(sub_ln216_3_fu_1547_p2[9]),
        .I4(sub_ln216_3_fu_1547_p2[16]),
        .I5(sub_ln216_3_fu_1547_p2[11]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_28_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_31 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_48_n_2 ),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [1]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [0]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [2]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [5]),
        .I5(icmp_ln692_reg_2809_pp1_iter6_reg),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_31_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_32 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [0]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_32_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_33 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [8]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_33_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_34 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [7]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_34_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_35 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [6]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_35_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_36 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [5]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_36_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_37 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [4]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_37_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_38 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [3]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_38_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_39 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [2]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_39_n_2 ));
  LUT6 #(
    .INIT(64'hEEEEEEEE00E0EEEE)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_3__0 
       (.I0(xor_ln894_reg_3053),
        .I1(icmp_ln204_reg_2960_pp1_iter6_reg),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_8_n_2 ),
        .I3(out[6]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_9_n_2 ),
        .I5(\DDR_write_data_V_0_0_1_fu_170[7]_i_10_n_2 ),
        .O(\xor_ln894_reg_3053_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000080000001)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_4 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [3]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [6]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [8]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [9]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [7]),
        .I5(\DDR_write_data_V_0_0_1_fu_170[7]_i_11_n_2 ),
        .O(\sub177_i_reg_2755_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_40 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [1]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_40_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_41 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [15]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_41_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_42 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [14]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_42_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_43 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [13]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_43_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_44 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [12]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_44_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_45 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [11]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_45_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_46 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [10]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_46_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_47 
       (.I0(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_0 [9]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_47_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_48 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [3]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [0]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_48_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_5 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_12_n_2 ),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_13_n_2 ),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_14_n_2 ),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_15_n_2 ),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_16_n_2 ),
        .I5(\DDR_write_data_V_0_0_1_fu_170[7]_i_17_n_2 ),
        .O(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ));
  LUT4 #(
    .INIT(16'hFBBF)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_6 
       (.I0(\row_index666_load_016323373_reg_359_reg[6] ),
        .I1(\sub177_i_reg_2755_reg[4] ),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [4]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_19_n_2 ),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_8 
       (.I0(out[1]),
        .I1(out[5]),
        .I2(out[0]),
        .I3(out[4]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_9 
       (.I0(out[10]),
        .I1(out[14]),
        .I2(out[7]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_9_n_2 ));
  CARRY8 \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29 
       (.CI(\DDR_write_data_V_0_0_1_fu_170[7]_i_32_n_2 ),
        .CI_TOP(1'b0),
        .CO({\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_2 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_3 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_4 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_5 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_6 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_7 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_8 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln216_3_fu_1547_p2[8:1]),
        .S({\DDR_write_data_V_0_0_1_fu_170[7]_i_33_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_34_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_35_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_36_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_37_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_38_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_39_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_40_n_2 }));
  CARRY8 \DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30 
       (.CI(\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_29_n_2 ),
        .CI_TOP(1'b0),
        .CO({sub_ln216_3_fu_1547_p2[16],\NLW_DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_CO_UNCONNECTED [6],\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_4 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_5 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_6 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_7 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_8 ,\DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_DDR_write_data_V_0_0_1_fu_170_reg[7]_i_30_O_UNCONNECTED [7],sub_ln216_3_fu_1547_p2[15:9]}),
        .S({1'b1,\DDR_write_data_V_0_0_1_fu_170[7]_i_41_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_42_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_43_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_44_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_45_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_46_n_2 ,\DDR_write_data_V_0_0_1_fu_170[7]_i_47_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_2__0 
       (.I0(E),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[0] ),
        .I2(\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ),
        .O(ap_enable_reg_pp1_iter7_reg));
  LUT5 #(
    .INIT(32'hEEEEE0EE)) 
    \icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_1__0 
       (.I0(\icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_2__0_n_2 ),
        .I1(img_dst2_data_full_n),
        .I2(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(img_src2_data_empty_n),
        .O(E));
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_2__0 
       (.I0(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ),
        .I1(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_2 ),
        .I2(icmp_ln809_reg_3165),
        .O(\icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h9F7FFFFFFFFFFFFE)) 
    \icmp_ln809_reg_3165[0]_i_11__0 
       (.I0(\icmp_ln809_reg_3165[0]_i_23_n_2 ),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [6]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [7]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_0 [3]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [9]),
        .I5(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [8]),
        .O(\row_index666_load_016323373_reg_359_reg[6] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \icmp_ln809_reg_3165[0]_i_23 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [5]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [3]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [2]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [0]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [1]),
        .I5(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [4]),
        .O(\icmp_ln809_reg_3165[0]_i_23_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ouput_buffer_2_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ouput_buffer_2_0_V_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],ouput_buffer_2_0_V_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ouput_buffer_0_0_V_we0),
        .ENBWREN(ram_reg_bram_0_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_10__2
       (.I0(ram_reg_bram_0_2[3]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[2]),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_10__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[6]),
        .I2(ram_reg_bram_0_i_28__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_11__2
       (.I0(ram_reg_bram_0_2[2]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[1]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_11__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[5]),
        .I2(ram_reg_bram_0_i_29__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_12__2
       (.I0(ram_reg_bram_0_2[1]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[0]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_12__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[4]),
        .I2(ram_reg_bram_0_i_30__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_13__2
       (.I0(ram_reg_bram_0_2[0]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(p_Result_7_reg_3041),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_13__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[3]),
        .I2(ram_reg_bram_0_i_31__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[3]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_14__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[2]),
        .I2(ram_reg_bram_0_i_32__3_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_15__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[1]),
        .I2(ram_reg_bram_0_i_33__3_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_16__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[0]),
        .I2(ram_reg_bram_0_i_34__3_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_17__4
       (.CI(ram_reg_bram_0_i_26__4_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_17__4_CO_UNCONNECTED[7],ram_reg_bram_0_i_17__4_n_3,ram_reg_bram_0_i_17__4_n_4,ram_reg_bram_0_i_17__4_n_5,ram_reg_bram_0_i_17__4_n_6,ram_reg_bram_0_i_17__4_n_7,ram_reg_bram_0_i_17__4_n_8,ram_reg_bram_0_i_17__4_n_9}),
        .DI({1'b0,ouput_buffer_2_0_V_q1[14:8]}),
        .O(add_ln211_8_fu_2339_p2[15:8]),
        .S({ram_reg_bram_0_i_35__1_n_2,ram_reg_bram_0_i_36__2_n_2,ram_reg_bram_0_i_37__2_n_2,ram_reg_bram_0_i_38__2_n_2,ram_reg_bram_0_i_39__2_n_2,ram_reg_bram_0_i_40__2_n_2,ram_reg_bram_0_i_41__2_n_2,ram_reg_bram_0_i_42__2_n_2}));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_18__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[15]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[15]),
        .O(ram_reg_bram_0_i_18__4_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_19__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[14]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[14]),
        .O(ram_reg_bram_0_i_19__4_n_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_1__2
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[15]),
        .I2(ram_reg_bram_0_i_18__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    ram_reg_bram_0_i_1__4
       (.I0(ram_reg_bram_0_3),
        .I1(\t_V_reg_283_reg[0] ),
        .I2(ap_enable_reg_pp1_iter7_reg),
        .I3(ram_reg_bram_0_4),
        .I4(\empty_28_reg_2774_reg[0] ),
        .O(ouput_buffer_0_0_V_we0));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_20__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[13]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[13]),
        .O(ram_reg_bram_0_i_20__4_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_21__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[12]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[12]),
        .O(ram_reg_bram_0_i_21__4_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_22__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[11]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[11]),
        .O(ram_reg_bram_0_i_22__4_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_23__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[10]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[10]),
        .O(ram_reg_bram_0_i_23__4_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_24__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[9]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[9]),
        .O(ram_reg_bram_0_i_24__4_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_25__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[8]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[8]),
        .O(ram_reg_bram_0_i_25__4_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_26__4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_26__4_n_2,ram_reg_bram_0_i_26__4_n_3,ram_reg_bram_0_i_26__4_n_4,ram_reg_bram_0_i_26__4_n_5,ram_reg_bram_0_i_26__4_n_6,ram_reg_bram_0_i_26__4_n_7,ram_reg_bram_0_i_26__4_n_8,ram_reg_bram_0_i_26__4_n_9}),
        .DI(ouput_buffer_2_0_V_q1[7:0]),
        .O(add_ln211_8_fu_2339_p2[7:0]),
        .S({ram_reg_bram_0_i_43__2_n_2,ram_reg_bram_0_i_44__2_n_2,ram_reg_bram_0_i_45__2_n_2,ram_reg_bram_0_i_46__2_n_2,ram_reg_bram_0_i_47__2_n_2,ram_reg_bram_0_i_48__2_n_2,ram_reg_bram_0_i_49__2_n_2,ram_reg_bram_0_i_50__2_n_2}));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_27__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[7]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[7]),
        .O(ram_reg_bram_0_i_27__4_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_28__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[6]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[6]),
        .O(ram_reg_bram_0_i_28__4_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_29__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[5]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[5]),
        .O(ram_reg_bram_0_i_29__4_n_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_2__3
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[14]),
        .I2(ram_reg_bram_0_i_19__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    ram_reg_bram_0_i_30__2
       (.I0(ram_reg_bram_0_3),
        .I1(ap_enable_reg_pp1_iter7_reg),
        .I2(ram_reg_bram_0_4),
        .I3(\empty_28_reg_2774_reg[0] ),
        .O(WEA));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_30__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[4]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[4]),
        .O(ram_reg_bram_0_i_30__4_n_2));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_bram_0_i_31__2
       (.I0(ram_reg_bram_0_i_52__0_n_2),
        .I1(ram_reg_bram_0_2[0]),
        .I2(ram_reg_bram_0_2[3]),
        .I3(ram_reg_bram_0_2[1]),
        .I4(ram_reg_bram_0_i_53__0_n_2),
        .O(\t_V_reg_283_reg[0] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_31__4
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[3]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[3]),
        .O(ram_reg_bram_0_i_31__4_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_32__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[2]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[2]),
        .O(ram_reg_bram_0_i_32__3_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEEEE)) 
    ram_reg_bram_0_i_32__4
       (.I0(ram_reg_bram_0_i_54__0_n_2),
        .I1(\xor_ln894_reg_3053_reg[0] ),
        .I2(\sub177_i_reg_2755_reg[9] ),
        .I3(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_6_n_2 ),
        .I5(empty_28_reg_2774),
        .O(\empty_28_reg_2774_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_33__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[1]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[1]),
        .O(ram_reg_bram_0_i_33__3_n_2));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    ram_reg_bram_0_i_33__4
       (.I0(\xor_ln894_reg_3053_reg[0] ),
        .I1(\sub177_i_reg_2755_reg[9] ),
        .I2(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_6_n_2 ),
        .I4(empty_28_reg_2774),
        .I5(ram_reg_bram_0_i_55__0_n_2),
        .O(\empty_28_reg_2774_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_34__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_6[0]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_7[0]),
        .O(ram_reg_bram_0_i_34__3_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_35__1
       (.I0(ouput_buffer_2_0_V_q1[15]),
        .I1(D[15]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[15]),
        .O(ram_reg_bram_0_i_35__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_36__2
       (.I0(ouput_buffer_2_0_V_q1[14]),
        .I1(D[14]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[14]),
        .O(ram_reg_bram_0_i_36__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_37__2
       (.I0(ouput_buffer_2_0_V_q1[13]),
        .I1(D[13]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[13]),
        .O(ram_reg_bram_0_i_37__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_38__2
       (.I0(ouput_buffer_2_0_V_q1[12]),
        .I1(D[12]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[12]),
        .O(ram_reg_bram_0_i_38__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_39__2
       (.I0(ouput_buffer_2_0_V_q1[11]),
        .I1(D[11]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[11]),
        .O(ram_reg_bram_0_i_39__2_n_2));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_3__2
       (.I0(ram_reg_bram_0_2[10]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[9]),
        .O(ADDRARDADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_3__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[13]),
        .I2(ram_reg_bram_0_i_20__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[13]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_40__2
       (.I0(ouput_buffer_2_0_V_q1[10]),
        .I1(D[10]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[10]),
        .O(ram_reg_bram_0_i_40__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_41__2
       (.I0(ouput_buffer_2_0_V_q1[9]),
        .I1(D[9]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[9]),
        .O(ram_reg_bram_0_i_41__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_42__2
       (.I0(ouput_buffer_2_0_V_q1[8]),
        .I1(D[8]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[8]),
        .O(ram_reg_bram_0_i_42__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_43__2
       (.I0(ouput_buffer_2_0_V_q1[7]),
        .I1(D[7]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[7]),
        .O(ram_reg_bram_0_i_43__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_44__2
       (.I0(ouput_buffer_2_0_V_q1[6]),
        .I1(D[6]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[6]),
        .O(ram_reg_bram_0_i_44__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_45__2
       (.I0(ouput_buffer_2_0_V_q1[5]),
        .I1(D[5]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[5]),
        .O(ram_reg_bram_0_i_45__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_46__2
       (.I0(ouput_buffer_2_0_V_q1[4]),
        .I1(D[4]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[4]),
        .O(ram_reg_bram_0_i_46__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_47__2
       (.I0(ouput_buffer_2_0_V_q1[3]),
        .I1(D[3]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[3]),
        .O(ram_reg_bram_0_i_47__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_48__2
       (.I0(ouput_buffer_2_0_V_q1[2]),
        .I1(D[2]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[2]),
        .O(ram_reg_bram_0_i_48__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_49__2
       (.I0(ouput_buffer_2_0_V_q1[1]),
        .I1(D[1]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[1]),
        .O(ram_reg_bram_0_i_49__2_n_2));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_4__2
       (.I0(ram_reg_bram_0_2[9]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[8]),
        .O(ADDRARDADDR[9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_4__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[12]),
        .I2(ram_reg_bram_0_i_21__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[12]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_50__2
       (.I0(ouput_buffer_2_0_V_q1[0]),
        .I1(D[0]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__4_0[0]),
        .O(ram_reg_bram_0_i_50__2_n_2));
  LUT4 #(
    .INIT(16'h1000)) 
    ram_reg_bram_0_i_52__0
       (.I0(ram_reg_bram_0_2[5]),
        .I1(ram_reg_bram_0_2[4]),
        .I2(ram_reg_bram_0_2[9]),
        .I3(ram_reg_bram_0_2[7]),
        .O(ram_reg_bram_0_i_52__0_n_2));
  LUT4 #(
    .INIT(16'hFFF7)) 
    ram_reg_bram_0_i_53__0
       (.I0(ram_reg_bram_0_2[10]),
        .I1(ram_reg_bram_0_2[8]),
        .I2(ram_reg_bram_0_2[6]),
        .I3(ram_reg_bram_0_2[2]),
        .O(ram_reg_bram_0_i_53__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    ram_reg_bram_0_i_54__0
       (.I0(ram_reg_bram_0_4),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[0] ),
        .I2(\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ),
        .O(ram_reg_bram_0_i_54__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_55__0
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[0] ),
        .O(ram_reg_bram_0_i_55__0_n_2));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_5__2
       (.I0(ram_reg_bram_0_2[8]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[7]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_5__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[11]),
        .I2(ram_reg_bram_0_i_22__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_6__2
       (.I0(ram_reg_bram_0_2[7]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[6]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_6__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[10]),
        .I2(ram_reg_bram_0_i_23__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_7__2
       (.I0(ram_reg_bram_0_2[6]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[5]),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_7__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[9]),
        .I2(ram_reg_bram_0_i_24__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_8__2
       (.I0(ram_reg_bram_0_2[5]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[4]),
        .O(ADDRARDADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_8__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[8]),
        .I2(ram_reg_bram_0_i_25__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_bram_0_i_9__2
       (.I0(ram_reg_bram_0_2[4]),
        .I1(\empty_28_reg_2774_reg[0]_0 ),
        .I2(\empty_28_reg_2774_reg[0]_1 ),
        .I3(ram_reg_bram_0_5[3]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_9__4
       (.I0(\empty_28_reg_2774_reg[0]_0 ),
        .I1(add_ln211_8_fu_2339_p2[7]),
        .I2(ram_reg_bram_0_i_27__4_n_2),
        .I3(\empty_28_reg_2774_reg[0]_1 ),
        .O(ouput_buffer_2_0_V_d0[7]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \row_index666_load_016323373_reg_359[10]_i_3__0 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [7]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [5]),
        .I2(\row_index666_load_016323373_reg_359_reg[3] ),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [4]),
        .I4(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [6]),
        .O(\row_index666_load_016323373_reg_359_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \row_index666_load_016323373_reg_359[8]_i_2__0 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [3]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [2]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [0]),
        .I3(\DDR_write_data_V_0_0_1_fu_170[7]_i_4_1 [1]),
        .O(\row_index666_load_016323373_reg_359_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln211_2_reg_3160[0]_i_1__0 
       (.I0(add_ln211_8_fu_2339_p2[8]),
        .I1(add_ln211_8_fu_2339_p2[7]),
        .O(ram_reg_bram_0_0[0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \trunc_ln211_2_reg_3160[1]_i_1__0 
       (.I0(add_ln211_8_fu_2339_p2[9]),
        .I1(add_ln211_8_fu_2339_p2[7]),
        .I2(add_ln211_8_fu_2339_p2[8]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \trunc_ln211_2_reg_3160[2]_i_1__0 
       (.I0(add_ln211_8_fu_2339_p2[10]),
        .I1(add_ln211_8_fu_2339_p2[8]),
        .I2(add_ln211_8_fu_2339_p2[7]),
        .I3(add_ln211_8_fu_2339_p2[9]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \trunc_ln211_2_reg_3160[3]_i_1__0 
       (.I0(add_ln211_8_fu_2339_p2[11]),
        .I1(add_ln211_8_fu_2339_p2[9]),
        .I2(add_ln211_8_fu_2339_p2[7]),
        .I3(add_ln211_8_fu_2339_p2[8]),
        .I4(add_ln211_8_fu_2339_p2[10]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \trunc_ln211_2_reg_3160[4]_i_1__0 
       (.I0(add_ln211_8_fu_2339_p2[12]),
        .I1(add_ln211_8_fu_2339_p2[10]),
        .I2(add_ln211_8_fu_2339_p2[8]),
        .I3(add_ln211_8_fu_2339_p2[7]),
        .I4(add_ln211_8_fu_2339_p2[9]),
        .I5(add_ln211_8_fu_2339_p2[11]),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln211_2_reg_3160[5]_i_1__0 
       (.I0(add_ln211_8_fu_2339_p2[13]),
        .I1(\trunc_ln211_2_reg_3160[7]_i_2__0_n_2 ),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \trunc_ln211_2_reg_3160[6]_i_1__0 
       (.I0(add_ln211_8_fu_2339_p2[14]),
        .I1(\trunc_ln211_2_reg_3160[7]_i_2__0_n_2 ),
        .I2(add_ln211_8_fu_2339_p2[13]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \trunc_ln211_2_reg_3160[7]_i_1__0 
       (.I0(add_ln211_8_fu_2339_p2[15]),
        .I1(add_ln211_8_fu_2339_p2[13]),
        .I2(\trunc_ln211_2_reg_3160[7]_i_2__0_n_2 ),
        .I3(add_ln211_8_fu_2339_p2[14]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln211_2_reg_3160[7]_i_2__0 
       (.I0(add_ln211_8_fu_2339_p2[12]),
        .I1(add_ln211_8_fu_2339_p2[10]),
        .I2(add_ln211_8_fu_2339_p2[8]),
        .I3(add_ln211_8_fu_2339_p2[7]),
        .I4(add_ln211_8_fu_2339_p2[9]),
        .I5(add_ln211_8_fu_2339_p2[11]),
        .O(\trunc_ln211_2_reg_3160[7]_i_2__0_n_2 ));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_28
   (ram_reg_bram_0_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ram_reg_bram_0_1,
    ADDRARDADDR,
    Q,
    WEA,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    D,
    p_Result_7_reg_3041,
    ram_reg_bram_0_i_17__3_0,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input ram_reg_bram_0_1;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [0:0]WEA;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input [15:0]D;
  input p_Result_7_reg_3041;
  input [15:0]ram_reg_bram_0_i_17__3_0;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input [15:0]ram_reg_bram_0_4;
  input [15:0]ram_reg_bram_0_5;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire \DDR_write_data_V_1_0_1_fu_166[7]_i_2__0_n_2 ;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire [15:0]add_ln211_5_fu_2288_p2;
  wire ap_clk;
  wire ouput_buffer_0_0_V_we0;
  wire [15:0]ouput_buffer_1_0_V_d0;
  wire [15:0]ouput_buffer_1_0_V_q1;
  wire p_Result_7_reg_3041;
  wire [7:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_4;
  wire [15:0]ram_reg_bram_0_5;
  wire [15:0]ram_reg_bram_0_i_17__3_0;
  wire ram_reg_bram_0_i_17__3_n_3;
  wire ram_reg_bram_0_i_17__3_n_4;
  wire ram_reg_bram_0_i_17__3_n_5;
  wire ram_reg_bram_0_i_17__3_n_6;
  wire ram_reg_bram_0_i_17__3_n_7;
  wire ram_reg_bram_0_i_17__3_n_8;
  wire ram_reg_bram_0_i_17__3_n_9;
  wire ram_reg_bram_0_i_18__3_n_2;
  wire ram_reg_bram_0_i_19__3_n_2;
  wire ram_reg_bram_0_i_20__3_n_2;
  wire ram_reg_bram_0_i_21__3_n_2;
  wire ram_reg_bram_0_i_22__3_n_2;
  wire ram_reg_bram_0_i_23__3_n_2;
  wire ram_reg_bram_0_i_24__3_n_2;
  wire ram_reg_bram_0_i_25__3_n_2;
  wire ram_reg_bram_0_i_26__3_n_2;
  wire ram_reg_bram_0_i_26__3_n_3;
  wire ram_reg_bram_0_i_26__3_n_4;
  wire ram_reg_bram_0_i_26__3_n_5;
  wire ram_reg_bram_0_i_26__3_n_6;
  wire ram_reg_bram_0_i_26__3_n_7;
  wire ram_reg_bram_0_i_26__3_n_8;
  wire ram_reg_bram_0_i_26__3_n_9;
  wire ram_reg_bram_0_i_27__3_n_2;
  wire ram_reg_bram_0_i_28__3_n_2;
  wire ram_reg_bram_0_i_29__3_n_2;
  wire ram_reg_bram_0_i_30__3_n_2;
  wire ram_reg_bram_0_i_31__3_n_2;
  wire ram_reg_bram_0_i_32__2_n_2;
  wire ram_reg_bram_0_i_33__2_n_2;
  wire ram_reg_bram_0_i_34__2_n_2;
  wire ram_reg_bram_0_i_35__0_n_2;
  wire ram_reg_bram_0_i_36__1_n_2;
  wire ram_reg_bram_0_i_37__1_n_2;
  wire ram_reg_bram_0_i_38__1_n_2;
  wire ram_reg_bram_0_i_39__1_n_2;
  wire ram_reg_bram_0_i_40__1_n_2;
  wire ram_reg_bram_0_i_41__1_n_2;
  wire ram_reg_bram_0_i_42__1_n_2;
  wire ram_reg_bram_0_i_43__1_n_2;
  wire ram_reg_bram_0_i_44__1_n_2;
  wire ram_reg_bram_0_i_45__1_n_2;
  wire ram_reg_bram_0_i_46__1_n_2;
  wire ram_reg_bram_0_i_47__1_n_2;
  wire ram_reg_bram_0_i_48__1_n_2;
  wire ram_reg_bram_0_i_49__1_n_2;
  wire ram_reg_bram_0_i_50__1_n_2;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_17__3_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_1_0_1_fu_166[0]_i_1__0 
       (.I0(add_ln211_5_fu_2288_p2[8]),
        .I1(add_ln211_5_fu_2288_p2[7]),
        .O(ram_reg_bram_0_0[0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \DDR_write_data_V_1_0_1_fu_166[1]_i_1__0 
       (.I0(add_ln211_5_fu_2288_p2[9]),
        .I1(add_ln211_5_fu_2288_p2[7]),
        .I2(add_ln211_5_fu_2288_p2[8]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DDR_write_data_V_1_0_1_fu_166[2]_i_1__0 
       (.I0(add_ln211_5_fu_2288_p2[10]),
        .I1(add_ln211_5_fu_2288_p2[8]),
        .I2(add_ln211_5_fu_2288_p2[7]),
        .I3(add_ln211_5_fu_2288_p2[9]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \DDR_write_data_V_1_0_1_fu_166[3]_i_1__0 
       (.I0(add_ln211_5_fu_2288_p2[11]),
        .I1(add_ln211_5_fu_2288_p2[9]),
        .I2(add_ln211_5_fu_2288_p2[7]),
        .I3(add_ln211_5_fu_2288_p2[8]),
        .I4(add_ln211_5_fu_2288_p2[10]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \DDR_write_data_V_1_0_1_fu_166[4]_i_1__0 
       (.I0(add_ln211_5_fu_2288_p2[12]),
        .I1(add_ln211_5_fu_2288_p2[10]),
        .I2(add_ln211_5_fu_2288_p2[8]),
        .I3(add_ln211_5_fu_2288_p2[7]),
        .I4(add_ln211_5_fu_2288_p2[9]),
        .I5(add_ln211_5_fu_2288_p2[11]),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_1_0_1_fu_166[5]_i_1__0 
       (.I0(add_ln211_5_fu_2288_p2[13]),
        .I1(\DDR_write_data_V_1_0_1_fu_166[7]_i_2__0_n_2 ),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \DDR_write_data_V_1_0_1_fu_166[6]_i_1__0 
       (.I0(add_ln211_5_fu_2288_p2[14]),
        .I1(\DDR_write_data_V_1_0_1_fu_166[7]_i_2__0_n_2 ),
        .I2(add_ln211_5_fu_2288_p2[13]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DDR_write_data_V_1_0_1_fu_166[7]_i_1__0 
       (.I0(add_ln211_5_fu_2288_p2[15]),
        .I1(add_ln211_5_fu_2288_p2[13]),
        .I2(\DDR_write_data_V_1_0_1_fu_166[7]_i_2__0_n_2 ),
        .I3(add_ln211_5_fu_2288_p2[14]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \DDR_write_data_V_1_0_1_fu_166[7]_i_2__0 
       (.I0(add_ln211_5_fu_2288_p2[12]),
        .I1(add_ln211_5_fu_2288_p2[10]),
        .I2(add_ln211_5_fu_2288_p2[8]),
        .I3(add_ln211_5_fu_2288_p2[7]),
        .I4(add_ln211_5_fu_2288_p2[9]),
        .I5(add_ln211_5_fu_2288_p2[11]),
        .O(\DDR_write_data_V_1_0_1_fu_166[7]_i_2__0_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ouput_buffer_1_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ouput_buffer_1_0_V_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],ouput_buffer_1_0_V_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ouput_buffer_0_0_V_we0),
        .ENBWREN(ram_reg_bram_0_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_10__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[6]),
        .I2(ram_reg_bram_0_i_28__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_11__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[5]),
        .I2(ram_reg_bram_0_i_29__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[5]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_12__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[4]),
        .I2(ram_reg_bram_0_i_30__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[4]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_13__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[3]),
        .I2(ram_reg_bram_0_i_31__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[3]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_14__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[2]),
        .I2(ram_reg_bram_0_i_32__2_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_15__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[1]),
        .I2(ram_reg_bram_0_i_33__2_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_16__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[0]),
        .I2(ram_reg_bram_0_i_34__2_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_17__3
       (.CI(ram_reg_bram_0_i_26__3_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_17__3_CO_UNCONNECTED[7],ram_reg_bram_0_i_17__3_n_3,ram_reg_bram_0_i_17__3_n_4,ram_reg_bram_0_i_17__3_n_5,ram_reg_bram_0_i_17__3_n_6,ram_reg_bram_0_i_17__3_n_7,ram_reg_bram_0_i_17__3_n_8,ram_reg_bram_0_i_17__3_n_9}),
        .DI({1'b0,ouput_buffer_1_0_V_q1[14:8]}),
        .O(add_ln211_5_fu_2288_p2[15:8]),
        .S({ram_reg_bram_0_i_35__0_n_2,ram_reg_bram_0_i_36__1_n_2,ram_reg_bram_0_i_37__1_n_2,ram_reg_bram_0_i_38__1_n_2,ram_reg_bram_0_i_39__1_n_2,ram_reg_bram_0_i_40__1_n_2,ram_reg_bram_0_i_41__1_n_2,ram_reg_bram_0_i_42__1_n_2}));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_18__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[15]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[15]),
        .O(ram_reg_bram_0_i_18__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_19__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[14]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[14]),
        .O(ram_reg_bram_0_i_19__3_n_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_1__1
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[15]),
        .I2(ram_reg_bram_0_i_18__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[15]));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_20__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[13]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[13]),
        .O(ram_reg_bram_0_i_20__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_21__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[12]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[12]),
        .O(ram_reg_bram_0_i_21__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_22__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[11]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[11]),
        .O(ram_reg_bram_0_i_22__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_23__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[10]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[10]),
        .O(ram_reg_bram_0_i_23__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_24__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[9]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[9]),
        .O(ram_reg_bram_0_i_24__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_25__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[8]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[8]),
        .O(ram_reg_bram_0_i_25__3_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_26__3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_26__3_n_2,ram_reg_bram_0_i_26__3_n_3,ram_reg_bram_0_i_26__3_n_4,ram_reg_bram_0_i_26__3_n_5,ram_reg_bram_0_i_26__3_n_6,ram_reg_bram_0_i_26__3_n_7,ram_reg_bram_0_i_26__3_n_8,ram_reg_bram_0_i_26__3_n_9}),
        .DI(ouput_buffer_1_0_V_q1[7:0]),
        .O(add_ln211_5_fu_2288_p2[7:0]),
        .S({ram_reg_bram_0_i_43__1_n_2,ram_reg_bram_0_i_44__1_n_2,ram_reg_bram_0_i_45__1_n_2,ram_reg_bram_0_i_46__1_n_2,ram_reg_bram_0_i_47__1_n_2,ram_reg_bram_0_i_48__1_n_2,ram_reg_bram_0_i_49__1_n_2,ram_reg_bram_0_i_50__1_n_2}));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_27__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[7]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[7]),
        .O(ram_reg_bram_0_i_27__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_28__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[6]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[6]),
        .O(ram_reg_bram_0_i_28__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_29__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[5]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[5]),
        .O(ram_reg_bram_0_i_29__3_n_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_2__2
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[14]),
        .I2(ram_reg_bram_0_i_19__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[14]));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_30__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[4]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[4]),
        .O(ram_reg_bram_0_i_30__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_31__3
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[3]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[3]),
        .O(ram_reg_bram_0_i_31__3_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_32__2
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[2]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[2]),
        .O(ram_reg_bram_0_i_32__2_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_33__2
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[1]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[1]),
        .O(ram_reg_bram_0_i_33__2_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_34__2
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_4[0]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_5[0]),
        .O(ram_reg_bram_0_i_34__2_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_35__0
       (.I0(ouput_buffer_1_0_V_q1[15]),
        .I1(D[15]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[15]),
        .O(ram_reg_bram_0_i_35__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_36__1
       (.I0(ouput_buffer_1_0_V_q1[14]),
        .I1(D[14]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[14]),
        .O(ram_reg_bram_0_i_36__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_37__1
       (.I0(ouput_buffer_1_0_V_q1[13]),
        .I1(D[13]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[13]),
        .O(ram_reg_bram_0_i_37__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_38__1
       (.I0(ouput_buffer_1_0_V_q1[12]),
        .I1(D[12]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[12]),
        .O(ram_reg_bram_0_i_38__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_39__1
       (.I0(ouput_buffer_1_0_V_q1[11]),
        .I1(D[11]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[11]),
        .O(ram_reg_bram_0_i_39__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_3__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[13]),
        .I2(ram_reg_bram_0_i_20__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[13]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_40__1
       (.I0(ouput_buffer_1_0_V_q1[10]),
        .I1(D[10]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[10]),
        .O(ram_reg_bram_0_i_40__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_41__1
       (.I0(ouput_buffer_1_0_V_q1[9]),
        .I1(D[9]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[9]),
        .O(ram_reg_bram_0_i_41__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_42__1
       (.I0(ouput_buffer_1_0_V_q1[8]),
        .I1(D[8]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[8]),
        .O(ram_reg_bram_0_i_42__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_43__1
       (.I0(ouput_buffer_1_0_V_q1[7]),
        .I1(D[7]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[7]),
        .O(ram_reg_bram_0_i_43__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_44__1
       (.I0(ouput_buffer_1_0_V_q1[6]),
        .I1(D[6]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[6]),
        .O(ram_reg_bram_0_i_44__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_45__1
       (.I0(ouput_buffer_1_0_V_q1[5]),
        .I1(D[5]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[5]),
        .O(ram_reg_bram_0_i_45__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_46__1
       (.I0(ouput_buffer_1_0_V_q1[4]),
        .I1(D[4]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[4]),
        .O(ram_reg_bram_0_i_46__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_47__1
       (.I0(ouput_buffer_1_0_V_q1[3]),
        .I1(D[3]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[3]),
        .O(ram_reg_bram_0_i_47__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_48__1
       (.I0(ouput_buffer_1_0_V_q1[2]),
        .I1(D[2]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[2]),
        .O(ram_reg_bram_0_i_48__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_49__1
       (.I0(ouput_buffer_1_0_V_q1[1]),
        .I1(D[1]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[1]),
        .O(ram_reg_bram_0_i_49__1_n_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_4__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[12]),
        .I2(ram_reg_bram_0_i_21__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[12]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_50__1
       (.I0(ouput_buffer_1_0_V_q1[0]),
        .I1(D[0]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__3_0[0]),
        .O(ram_reg_bram_0_i_50__1_n_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_5__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[11]),
        .I2(ram_reg_bram_0_i_22__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_6__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[10]),
        .I2(ram_reg_bram_0_i_23__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_7__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[9]),
        .I2(ram_reg_bram_0_i_24__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_8__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[8]),
        .I2(ram_reg_bram_0_i_25__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_9__3
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2288_p2[7]),
        .I2(ram_reg_bram_0_i_27__3_n_2),
        .I3(ram_reg_bram_0_3),
        .O(ouput_buffer_1_0_V_d0[7]));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_29
   (ap_enable_reg_pp1_iter6_reg,
    ram_reg_bram_0_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ADDRARDADDR,
    Q,
    WEA,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    D,
    p_Result_7_reg_3041,
    ram_reg_bram_0_i_34__4_0,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    E,
    ap_enable_reg_pp1_iter6);
  output ap_enable_reg_pp1_iter6_reg;
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [0:0]WEA;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [15:0]D;
  input p_Result_7_reg_3041;
  input [15:0]ram_reg_bram_0_i_34__4_0;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input [15:0]ram_reg_bram_0_3;
  input [15:0]ram_reg_bram_0_4;
  input [0:0]E;
  input ap_enable_reg_pp1_iter6;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_7_n_2 ;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire [15:0]add_ln211_fu_2237_p2;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter6_reg;
  wire [15:0]ouput_buffer_0_0_V_d0;
  wire [15:0]ouput_buffer_0_0_V_q1;
  wire ouput_buffer_0_0_V_we0;
  wire p_Result_7_reg_3041;
  wire [7:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [15:0]ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_4;
  wire [15:0]ram_reg_bram_0_i_34__4_0;
  wire ram_reg_bram_0_i_34__4_n_3;
  wire ram_reg_bram_0_i_34__4_n_4;
  wire ram_reg_bram_0_i_34__4_n_5;
  wire ram_reg_bram_0_i_34__4_n_6;
  wire ram_reg_bram_0_i_34__4_n_7;
  wire ram_reg_bram_0_i_34__4_n_8;
  wire ram_reg_bram_0_i_34__4_n_9;
  wire ram_reg_bram_0_i_35__2_n_2;
  wire ram_reg_bram_0_i_36__0_n_2;
  wire ram_reg_bram_0_i_37__0_n_2;
  wire ram_reg_bram_0_i_38__0_n_2;
  wire ram_reg_bram_0_i_39__0_n_2;
  wire ram_reg_bram_0_i_40__0_n_2;
  wire ram_reg_bram_0_i_41__0_n_2;
  wire ram_reg_bram_0_i_42__0_n_2;
  wire ram_reg_bram_0_i_43__0_n_2;
  wire ram_reg_bram_0_i_43__0_n_3;
  wire ram_reg_bram_0_i_43__0_n_4;
  wire ram_reg_bram_0_i_43__0_n_5;
  wire ram_reg_bram_0_i_43__0_n_6;
  wire ram_reg_bram_0_i_43__0_n_7;
  wire ram_reg_bram_0_i_43__0_n_8;
  wire ram_reg_bram_0_i_43__0_n_9;
  wire ram_reg_bram_0_i_44__0_n_2;
  wire ram_reg_bram_0_i_45__0_n_2;
  wire ram_reg_bram_0_i_46__0_n_2;
  wire ram_reg_bram_0_i_47__0_n_2;
  wire ram_reg_bram_0_i_48__0_n_2;
  wire ram_reg_bram_0_i_49__0_n_2;
  wire ram_reg_bram_0_i_50__0_n_2;
  wire ram_reg_bram_0_i_51__0_n_2;
  wire ram_reg_bram_0_i_56__0_n_2;
  wire ram_reg_bram_0_i_57__0_n_2;
  wire ram_reg_bram_0_i_58__0_n_2;
  wire ram_reg_bram_0_i_59__0_n_2;
  wire ram_reg_bram_0_i_60__0_n_2;
  wire ram_reg_bram_0_i_61__0_n_2;
  wire ram_reg_bram_0_i_62__0_n_2;
  wire ram_reg_bram_0_i_63__0_n_2;
  wire ram_reg_bram_0_i_64__0_n_2;
  wire ram_reg_bram_0_i_65__0_n_2;
  wire ram_reg_bram_0_i_66__0_n_2;
  wire ram_reg_bram_0_i_67__0_n_2;
  wire ram_reg_bram_0_i_68__0_n_2;
  wire ram_reg_bram_0_i_69__0_n_2;
  wire ram_reg_bram_0_i_70__0_n_2;
  wire ram_reg_bram_0_i_71__0_n_2;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_34__4_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_0_0_1_fu_170[0]_i_1__0 
       (.I0(add_ln211_fu_2237_p2[8]),
        .I1(add_ln211_fu_2237_p2[7]),
        .O(ram_reg_bram_0_0[0]));
  LUT3 #(
    .INIT(8'h6A)) 
    \DDR_write_data_V_0_0_1_fu_170[1]_i_1__0 
       (.I0(add_ln211_fu_2237_p2[9]),
        .I1(add_ln211_fu_2237_p2[7]),
        .I2(add_ln211_fu_2237_p2[8]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DDR_write_data_V_0_0_1_fu_170[2]_i_1__0 
       (.I0(add_ln211_fu_2237_p2[10]),
        .I1(add_ln211_fu_2237_p2[8]),
        .I2(add_ln211_fu_2237_p2[7]),
        .I3(add_ln211_fu_2237_p2[9]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \DDR_write_data_V_0_0_1_fu_170[3]_i_1__0 
       (.I0(add_ln211_fu_2237_p2[11]),
        .I1(add_ln211_fu_2237_p2[9]),
        .I2(add_ln211_fu_2237_p2[7]),
        .I3(add_ln211_fu_2237_p2[8]),
        .I4(add_ln211_fu_2237_p2[10]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \DDR_write_data_V_0_0_1_fu_170[4]_i_1__0 
       (.I0(add_ln211_fu_2237_p2[12]),
        .I1(add_ln211_fu_2237_p2[10]),
        .I2(add_ln211_fu_2237_p2[8]),
        .I3(add_ln211_fu_2237_p2[7]),
        .I4(add_ln211_fu_2237_p2[9]),
        .I5(add_ln211_fu_2237_p2[11]),
        .O(ram_reg_bram_0_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_0_0_1_fu_170[5]_i_1__0 
       (.I0(add_ln211_fu_2237_p2[13]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_7_n_2 ),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \DDR_write_data_V_0_0_1_fu_170[6]_i_1__0 
       (.I0(add_ln211_fu_2237_p2[14]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_7_n_2 ),
        .I2(add_ln211_fu_2237_p2[13]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_2__0 
       (.I0(add_ln211_fu_2237_p2[15]),
        .I1(add_ln211_fu_2237_p2[13]),
        .I2(\DDR_write_data_V_0_0_1_fu_170[7]_i_7_n_2 ),
        .I3(add_ln211_fu_2237_p2[14]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_7 
       (.I0(add_ln211_fu_2237_p2[12]),
        .I1(add_ln211_fu_2237_p2[10]),
        .I2(add_ln211_fu_2237_p2[8]),
        .I3(add_ln211_fu_2237_p2[7]),
        .I4(add_ln211_fu_2237_p2[9]),
        .I5(add_ln211_fu_2237_p2[11]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_7_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ouput_buffer_0_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ouput_buffer_0_0_V_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],ouput_buffer_0_0_V_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ouput_buffer_0_0_V_we0),
        .ENBWREN(ap_enable_reg_pp1_iter6_reg),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_14__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[15]),
        .I2(ram_reg_bram_0_i_35__2_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_15__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[14]),
        .I2(ram_reg_bram_0_i_36__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_16__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[13]),
        .I2(ram_reg_bram_0_i_37__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_17__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[12]),
        .I2(ram_reg_bram_0_i_38__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_18__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[11]),
        .I2(ram_reg_bram_0_i_39__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_19__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[10]),
        .I2(ram_reg_bram_0_i_40__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_20__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[9]),
        .I2(ram_reg_bram_0_i_41__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_21__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[8]),
        .I2(ram_reg_bram_0_i_42__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_22__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[7]),
        .I2(ram_reg_bram_0_i_44__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_23__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[6]),
        .I2(ram_reg_bram_0_i_45__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_24__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[5]),
        .I2(ram_reg_bram_0_i_46__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[5]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_25__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[4]),
        .I2(ram_reg_bram_0_i_47__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[4]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_26__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[3]),
        .I2(ram_reg_bram_0_i_48__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[3]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_27__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[2]),
        .I2(ram_reg_bram_0_i_49__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_28__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[1]),
        .I2(ram_reg_bram_0_i_50__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_29__2
       (.I0(ram_reg_bram_0_1),
        .I1(add_ln211_fu_2237_p2[0]),
        .I2(ram_reg_bram_0_i_51__0_n_2),
        .I3(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_d0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__4
       (.I0(E),
        .I1(ap_enable_reg_pp1_iter6),
        .O(ap_enable_reg_pp1_iter6_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_34__4
       (.CI(ram_reg_bram_0_i_43__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_34__4_CO_UNCONNECTED[7],ram_reg_bram_0_i_34__4_n_3,ram_reg_bram_0_i_34__4_n_4,ram_reg_bram_0_i_34__4_n_5,ram_reg_bram_0_i_34__4_n_6,ram_reg_bram_0_i_34__4_n_7,ram_reg_bram_0_i_34__4_n_8,ram_reg_bram_0_i_34__4_n_9}),
        .DI({1'b0,ouput_buffer_0_0_V_q1[14:8]}),
        .O(add_ln211_fu_2237_p2[15:8]),
        .S({ram_reg_bram_0_i_56__0_n_2,ram_reg_bram_0_i_57__0_n_2,ram_reg_bram_0_i_58__0_n_2,ram_reg_bram_0_i_59__0_n_2,ram_reg_bram_0_i_60__0_n_2,ram_reg_bram_0_i_61__0_n_2,ram_reg_bram_0_i_62__0_n_2,ram_reg_bram_0_i_63__0_n_2}));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_35__2
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[15]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[15]),
        .O(ram_reg_bram_0_i_35__2_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_36__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[14]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[14]),
        .O(ram_reg_bram_0_i_36__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_37__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[13]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[13]),
        .O(ram_reg_bram_0_i_37__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_38__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[12]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[12]),
        .O(ram_reg_bram_0_i_38__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_39__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[11]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[11]),
        .O(ram_reg_bram_0_i_39__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_40__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[10]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[10]),
        .O(ram_reg_bram_0_i_40__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_41__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[9]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[9]),
        .O(ram_reg_bram_0_i_41__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_42__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[8]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[8]),
        .O(ram_reg_bram_0_i_42__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_43__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_43__0_n_2,ram_reg_bram_0_i_43__0_n_3,ram_reg_bram_0_i_43__0_n_4,ram_reg_bram_0_i_43__0_n_5,ram_reg_bram_0_i_43__0_n_6,ram_reg_bram_0_i_43__0_n_7,ram_reg_bram_0_i_43__0_n_8,ram_reg_bram_0_i_43__0_n_9}),
        .DI(ouput_buffer_0_0_V_q1[7:0]),
        .O(add_ln211_fu_2237_p2[7:0]),
        .S({ram_reg_bram_0_i_64__0_n_2,ram_reg_bram_0_i_65__0_n_2,ram_reg_bram_0_i_66__0_n_2,ram_reg_bram_0_i_67__0_n_2,ram_reg_bram_0_i_68__0_n_2,ram_reg_bram_0_i_69__0_n_2,ram_reg_bram_0_i_70__0_n_2,ram_reg_bram_0_i_71__0_n_2}));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_44__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[7]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[7]),
        .O(ram_reg_bram_0_i_44__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_45__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[6]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[6]),
        .O(ram_reg_bram_0_i_45__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_46__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[5]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[5]),
        .O(ram_reg_bram_0_i_46__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_47__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[4]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[4]),
        .O(ram_reg_bram_0_i_47__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_48__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[3]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[3]),
        .O(ram_reg_bram_0_i_48__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_49__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[2]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[2]),
        .O(ram_reg_bram_0_i_49__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_50__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[1]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[1]),
        .O(ram_reg_bram_0_i_50__0_n_2));
  LUT4 #(
    .INIT(16'h57F7)) 
    ram_reg_bram_0_i_51__0
       (.I0(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I1(ram_reg_bram_0_3[0]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_4[0]),
        .O(ram_reg_bram_0_i_51__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_56__0
       (.I0(ouput_buffer_0_0_V_q1[15]),
        .I1(D[15]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[15]),
        .O(ram_reg_bram_0_i_56__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_57__0
       (.I0(ouput_buffer_0_0_V_q1[14]),
        .I1(D[14]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[14]),
        .O(ram_reg_bram_0_i_57__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_58__0
       (.I0(ouput_buffer_0_0_V_q1[13]),
        .I1(D[13]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[13]),
        .O(ram_reg_bram_0_i_58__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_59__0
       (.I0(ouput_buffer_0_0_V_q1[12]),
        .I1(D[12]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[12]),
        .O(ram_reg_bram_0_i_59__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_60__0
       (.I0(ouput_buffer_0_0_V_q1[11]),
        .I1(D[11]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[11]),
        .O(ram_reg_bram_0_i_60__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_61__0
       (.I0(ouput_buffer_0_0_V_q1[10]),
        .I1(D[10]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[10]),
        .O(ram_reg_bram_0_i_61__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_62__0
       (.I0(ouput_buffer_0_0_V_q1[9]),
        .I1(D[9]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[9]),
        .O(ram_reg_bram_0_i_62__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_63__0
       (.I0(ouput_buffer_0_0_V_q1[8]),
        .I1(D[8]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[8]),
        .O(ram_reg_bram_0_i_63__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_64__0
       (.I0(ouput_buffer_0_0_V_q1[7]),
        .I1(D[7]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[7]),
        .O(ram_reg_bram_0_i_64__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_65__0
       (.I0(ouput_buffer_0_0_V_q1[6]),
        .I1(D[6]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[6]),
        .O(ram_reg_bram_0_i_65__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_66__0
       (.I0(ouput_buffer_0_0_V_q1[5]),
        .I1(D[5]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[5]),
        .O(ram_reg_bram_0_i_66__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_67__0
       (.I0(ouput_buffer_0_0_V_q1[4]),
        .I1(D[4]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[4]),
        .O(ram_reg_bram_0_i_67__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_68__0
       (.I0(ouput_buffer_0_0_V_q1[3]),
        .I1(D[3]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[3]),
        .O(ram_reg_bram_0_i_68__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_69__0
       (.I0(ouput_buffer_0_0_V_q1[2]),
        .I1(D[2]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[2]),
        .O(ram_reg_bram_0_i_69__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_70__0
       (.I0(ouput_buffer_0_0_V_q1[1]),
        .I1(D[1]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[1]),
        .O(ram_reg_bram_0_i_70__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_71__0
       (.I0(ouput_buffer_0_0_V_q1[0]),
        .I1(D[0]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34__4_0[0]),
        .O(ram_reg_bram_0_i_71__0_n_2));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_74
   (ouput_buffer_0_0_V_we0,
    ouput_buffer_0_0_V_ce1,
    ADDRARDADDR,
    WEA,
    \t_V_reg_283_reg[0] ,
    accum_reg_V_0_0_1_reg_4910,
    \icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ,
    E,
    \p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ,
    \row_index666_load_016323373_reg_359_reg[2] ,
    \row_index666_load_016323373_reg_359_reg[3] ,
    \row_index666_load_016323373_reg_359_reg[4] ,
    \p_Val2_14_reg_502_reg[0] ,
    \p_Val2_14_reg_502_reg[10] ,
    select_ln468_8_fu_2100_p3,
    select_ln468_10_fu_2172_p3,
    ram_reg_bram_0_0,
    ap_clk,
    Q,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ,
    ap_enable_reg_pp1_iter6,
    img_dst1_data_full_n,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ,
    icmp_ln809_reg_3165,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ,
    ap_enable_reg_pp1_iter1,
    \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ,
    img_src1_data_empty_n,
    ram_reg_bram_0_4,
    D,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    p_Result_7_reg_3041,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    empty_28_reg_2774,
    icmp_ln204_reg_2960_pp1_iter6_reg,
    xor_ln894_reg_3053,
    ram_reg_bram_0_i_61_0,
    out,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    ram_reg_bram_0_i_73_0,
    ram_reg_bram_0_i_96_0,
    icmp_ln692_reg_2809_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_381_reg[15] ,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_370_reg[15] ,
    ram_reg_bram_0_i_67_0,
    ram_reg_bram_0_i_17__1_0,
    ram_reg_bram_0_i_17__1_1);
  output ouput_buffer_0_0_V_we0;
  output ouput_buffer_0_0_V_ce1;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output \t_V_reg_283_reg[0] ;
  output accum_reg_V_0_0_1_reg_4910;
  output \icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ;
  output [0:0]E;
  output \p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ;
  output \row_index666_load_016323373_reg_359_reg[2] ;
  output \row_index666_load_016323373_reg_359_reg[3] ;
  output \row_index666_load_016323373_reg_359_reg[4] ;
  output \p_Val2_14_reg_502_reg[0] ;
  output \p_Val2_14_reg_502_reg[10] ;
  output [14:0]select_ln468_8_fu_2100_p3;
  output [14:0]select_ln468_10_fu_2172_p3;
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [0:0]ram_reg_bram_0_3;
  input \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ;
  input \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ;
  input ap_enable_reg_pp1_iter6;
  input img_dst1_data_full_n;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ;
  input icmp_ln809_reg_3165;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ;
  input ap_enable_reg_pp1_iter1;
  input \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ;
  input img_src1_data_empty_n;
  input ram_reg_bram_0_4;
  input [15:0]D;
  input [15:0]ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input p_Result_7_reg_3041;
  input [9:0]ram_reg_bram_0_7;
  input ram_reg_bram_0_8;
  input empty_28_reg_2774;
  input icmp_ln204_reg_2960_pp1_iter6_reg;
  input xor_ln894_reg_3053;
  input [15:0]ram_reg_bram_0_i_61_0;
  input [31:0]out;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input [5:0]ram_reg_bram_0_i_73_0;
  input [10:0]ram_reg_bram_0_i_96_0;
  input icmp_ln692_reg_2809_pp1_iter6_reg;
  input [14:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [14:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  input [15:0]ram_reg_bram_0_i_67_0;
  input [15:0]ram_reg_bram_0_i_17__1_0;
  input [15:0]ram_reg_bram_0_i_17__1_1;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ;
  wire \Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ;
  wire accum_reg_V_0_0_1_reg_4910;
  wire [14:0]\accum_reg_overlap_V_2_0_1_reg_381_reg[15] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[0] ;
  wire \accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ;
  wire [14:0]\accum_reg_overlap_V_2_1_1_reg_370_reg[15] ;
  wire [15:0]add_ln211_8_fu_2339_p2;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter6;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_28_reg_2774;
  wire icmp_ln204_reg_2960_pp1_iter6_reg;
  wire \icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ;
  wire \icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_2_n_2 ;
  wire icmp_ln692_reg_2809_pp1_iter6_reg;
  wire icmp_ln809_reg_3165;
  wire img_dst1_data_full_n;
  wire img_src1_data_empty_n;
  wire ouput_buffer_0_0_V_ce1;
  wire ouput_buffer_0_0_V_we0;
  wire [15:0]ouput_buffer_2_0_V_d0;
  wire [15:0]ouput_buffer_2_0_V_q1;
  wire [31:0]out;
  wire p_Result_7_reg_3041;
  wire \p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ;
  wire \p_Val2_14_reg_502_reg[0] ;
  wire \p_Val2_14_reg_502_reg[10] ;
  wire [7:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [15:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [9:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_i_100_n_2;
  wire ram_reg_bram_0_i_101_n_2;
  wire ram_reg_bram_0_i_102_n_2;
  wire ram_reg_bram_0_i_103_n_2;
  wire ram_reg_bram_0_i_104_n_2;
  wire [15:0]ram_reg_bram_0_i_17__1_0;
  wire [15:0]ram_reg_bram_0_i_17__1_1;
  wire ram_reg_bram_0_i_17__1_n_3;
  wire ram_reg_bram_0_i_17__1_n_4;
  wire ram_reg_bram_0_i_17__1_n_5;
  wire ram_reg_bram_0_i_17__1_n_6;
  wire ram_reg_bram_0_i_17__1_n_7;
  wire ram_reg_bram_0_i_17__1_n_8;
  wire ram_reg_bram_0_i_17__1_n_9;
  wire ram_reg_bram_0_i_18__1_n_2;
  wire ram_reg_bram_0_i_18__1_n_3;
  wire ram_reg_bram_0_i_18__1_n_4;
  wire ram_reg_bram_0_i_18__1_n_5;
  wire ram_reg_bram_0_i_18__1_n_6;
  wire ram_reg_bram_0_i_18__1_n_7;
  wire ram_reg_bram_0_i_18__1_n_8;
  wire ram_reg_bram_0_i_18__1_n_9;
  wire ram_reg_bram_0_i_19__1_n_2;
  wire ram_reg_bram_0_i_20__1_n_2;
  wire ram_reg_bram_0_i_21__1_n_2;
  wire ram_reg_bram_0_i_22__1_n_2;
  wire ram_reg_bram_0_i_23__1_n_2;
  wire ram_reg_bram_0_i_24__1_n_2;
  wire ram_reg_bram_0_i_25__1_n_2;
  wire ram_reg_bram_0_i_26__1_n_2;
  wire ram_reg_bram_0_i_27__1_n_2;
  wire ram_reg_bram_0_i_28__1_n_2;
  wire ram_reg_bram_0_i_29__1_n_2;
  wire ram_reg_bram_0_i_30__1_n_2;
  wire ram_reg_bram_0_i_31__1_n_2;
  wire ram_reg_bram_0_i_32__1_n_2;
  wire ram_reg_bram_0_i_33__1_n_2;
  wire ram_reg_bram_0_i_33_n_2;
  wire ram_reg_bram_0_i_34__1_n_2;
  wire ram_reg_bram_0_i_38_n_2;
  wire ram_reg_bram_0_i_39_n_2;
  wire ram_reg_bram_0_i_41_n_2;
  wire ram_reg_bram_0_i_59_n_2;
  wire ram_reg_bram_0_i_60_n_2;
  wire [15:0]ram_reg_bram_0_i_61_0;
  wire ram_reg_bram_0_i_61_n_2;
  wire ram_reg_bram_0_i_62_n_2;
  wire ram_reg_bram_0_i_66_n_2;
  wire ram_reg_bram_0_i_66_n_3;
  wire ram_reg_bram_0_i_66_n_4;
  wire ram_reg_bram_0_i_66_n_5;
  wire ram_reg_bram_0_i_66_n_6;
  wire ram_reg_bram_0_i_66_n_7;
  wire ram_reg_bram_0_i_66_n_8;
  wire ram_reg_bram_0_i_66_n_9;
  wire [15:0]ram_reg_bram_0_i_67_0;
  wire ram_reg_bram_0_i_67_n_4;
  wire ram_reg_bram_0_i_67_n_5;
  wire ram_reg_bram_0_i_67_n_6;
  wire ram_reg_bram_0_i_67_n_7;
  wire ram_reg_bram_0_i_67_n_8;
  wire ram_reg_bram_0_i_67_n_9;
  wire ram_reg_bram_0_i_68_n_2;
  wire ram_reg_bram_0_i_69_n_2;
  wire ram_reg_bram_0_i_70_n_2;
  wire ram_reg_bram_0_i_71_n_2;
  wire ram_reg_bram_0_i_72_n_2;
  wire [5:0]ram_reg_bram_0_i_73_0;
  wire ram_reg_bram_0_i_73_n_2;
  wire ram_reg_bram_0_i_74_n_2;
  wire ram_reg_bram_0_i_75_n_2;
  wire ram_reg_bram_0_i_76_n_2;
  wire ram_reg_bram_0_i_77_n_2;
  wire ram_reg_bram_0_i_78_n_2;
  wire ram_reg_bram_0_i_79_n_2;
  wire ram_reg_bram_0_i_80_n_2;
  wire ram_reg_bram_0_i_81_n_2;
  wire ram_reg_bram_0_i_82_n_2;
  wire ram_reg_bram_0_i_83_n_2;
  wire ram_reg_bram_0_i_84_n_2;
  wire ram_reg_bram_0_i_85_n_2;
  wire ram_reg_bram_0_i_86_n_2;
  wire ram_reg_bram_0_i_87_n_2;
  wire ram_reg_bram_0_i_88_n_2;
  wire ram_reg_bram_0_i_89_n_2;
  wire ram_reg_bram_0_i_90_n_2;
  wire ram_reg_bram_0_i_91_n_2;
  wire ram_reg_bram_0_i_92_n_2;
  wire ram_reg_bram_0_i_93_n_2;
  wire ram_reg_bram_0_i_94_n_2;
  wire ram_reg_bram_0_i_95_n_2;
  wire [10:0]ram_reg_bram_0_i_96_0;
  wire ram_reg_bram_0_i_96_n_2;
  wire ram_reg_bram_0_i_97_n_2;
  wire ram_reg_bram_0_i_98_n_2;
  wire ram_reg_bram_0_i_99_n_2;
  wire \row_index666_load_016323373_reg_359_reg[2] ;
  wire \row_index666_load_016323373_reg_359_reg[3] ;
  wire \row_index666_load_016323373_reg_359_reg[4] ;
  wire [14:0]select_ln468_10_fu_2172_p3;
  wire [14:0]select_ln468_8_fu_2100_p3;
  wire [16:1]sub_ln216_3_fu_1547_p2;
  wire \t_V_reg_283_reg[0] ;
  wire \trunc_ln211_2_reg_3160[7]_i_2_n_2 ;
  wire xor_ln894_reg_3053;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_17__1_CO_UNCONNECTED;
  wire [6:6]NLW_ram_reg_bram_0_i_67_CO_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_67_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \accum_reg_V_0_0_1_reg_491[15]_i_2 
       (.I0(E),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[0] ),
        .I2(\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ),
        .O(accum_reg_V_0_0_1_reg_4910));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_2 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_3 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_4 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_5 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_6 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_7 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[15]_i_8 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_2 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_3 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_4 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_5 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_6 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_7 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_8 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_0_1_reg_381[7]_i_9 
       (.I0(\accum_reg_overlap_V_2_0_1_reg_381_reg[15] [0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_8_fu_2100_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_2 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_3 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_4 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_5 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_6 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_7 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[15]_i_8 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_2 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_3 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_4 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_5 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_6 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_7 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_8 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_370[7]_i_9 
       (.I0(\accum_reg_overlap_V_2_1_1_reg_370_reg[15] [0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_10_fu_2172_p3[0]));
  LUT5 #(
    .INIT(32'h8CCCCCCC)) 
    \icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_1 
       (.I0(img_dst1_data_full_n),
        .I1(\icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_2_n_2 ),
        .I2(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0] ),
        .I3(icmp_ln809_reg_3165),
        .I4(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'hFD)) 
    \icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\Yaxis_overlap_en_2_reg_325_pp1_iter6_reg_reg[0]_1 ),
        .I2(img_src1_data_empty_n),
        .O(\icmp_ln686_reg_2800_pp1_iter2_reg[0]_i_2_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ouput_buffer_2_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ouput_buffer_2_0_V_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],ouput_buffer_2_0_V_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ouput_buffer_0_0_V_we0),
        .ENBWREN(ouput_buffer_0_0_V_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_1
       (.I0(add_ln211_8_fu_2339_p2[15]),
        .I1(ram_reg_bram_0_4),
        .I2(D[15]),
        .I3(ram_reg_bram_0_5[15]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[15]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_10
       (.I0(add_ln211_8_fu_2339_p2[6]),
        .I1(ram_reg_bram_0_4),
        .I2(D[6]),
        .I3(ram_reg_bram_0_5[6]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_100
       (.I0(ram_reg_bram_0_i_61_0[11]),
        .I1(out[27]),
        .I2(out[17]),
        .I3(ram_reg_bram_0_i_61_0[1]),
        .O(ram_reg_bram_0_i_100_n_2));
  LUT4 #(
    .INIT(16'h4FF4)) 
    ram_reg_bram_0_i_101
       (.I0(out[23]),
        .I1(ram_reg_bram_0_i_61_0[7]),
        .I2(out[16]),
        .I3(ram_reg_bram_0_i_61_0[0]),
        .O(ram_reg_bram_0_i_101_n_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_102
       (.I0(out[28]),
        .I1(ram_reg_bram_0_i_61_0[12]),
        .I2(ram_reg_bram_0_i_61_0[1]),
        .I3(out[17]),
        .O(ram_reg_bram_0_i_102_n_2));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_bram_0_i_103
       (.I0(ram_reg_bram_0_i_96_0[1]),
        .I1(ram_reg_bram_0_i_96_0[0]),
        .I2(ram_reg_bram_0_i_96_0[2]),
        .O(ram_reg_bram_0_i_103_n_2));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_reg_bram_0_i_104
       (.I0(ram_reg_bram_0_i_96_0[4]),
        .I1(ram_reg_bram_0_i_73_0[1]),
        .I2(ram_reg_bram_0_i_73_0[2]),
        .I3(ram_reg_bram_0_i_96_0[5]),
        .I4(ram_reg_bram_0_i_73_0[4]),
        .I5(ram_reg_bram_0_i_96_0[10]),
        .O(ram_reg_bram_0_i_104_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__1
       (.I0(ram_reg_bram_0_1[3]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[2]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_11
       (.I0(add_ln211_8_fu_2339_p2[5]),
        .I1(ram_reg_bram_0_4),
        .I2(D[5]),
        .I3(ram_reg_bram_0_5[5]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__1
       (.I0(ram_reg_bram_0_1[2]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[1]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_12
       (.I0(add_ln211_8_fu_2339_p2[4]),
        .I1(ram_reg_bram_0_4),
        .I2(D[4]),
        .I3(ram_reg_bram_0_5[4]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__1
       (.I0(ram_reg_bram_0_1[1]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[0]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_13
       (.I0(add_ln211_8_fu_2339_p2[3]),
        .I1(ram_reg_bram_0_4),
        .I2(D[3]),
        .I3(ram_reg_bram_0_5[3]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_13__1
       (.I0(ram_reg_bram_0_1[0]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(p_Result_7_reg_3041),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_14
       (.I0(add_ln211_8_fu_2339_p2[2]),
        .I1(ram_reg_bram_0_4),
        .I2(D[2]),
        .I3(ram_reg_bram_0_5[2]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[2]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_15
       (.I0(add_ln211_8_fu_2339_p2[1]),
        .I1(ram_reg_bram_0_4),
        .I2(D[1]),
        .I3(ram_reg_bram_0_5[1]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[1]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_16
       (.I0(add_ln211_8_fu_2339_p2[0]),
        .I1(ram_reg_bram_0_4),
        .I2(D[0]),
        .I3(ram_reg_bram_0_5[0]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_17__1
       (.CI(ram_reg_bram_0_i_18__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_17__1_CO_UNCONNECTED[7],ram_reg_bram_0_i_17__1_n_3,ram_reg_bram_0_i_17__1_n_4,ram_reg_bram_0_i_17__1_n_5,ram_reg_bram_0_i_17__1_n_6,ram_reg_bram_0_i_17__1_n_7,ram_reg_bram_0_i_17__1_n_8,ram_reg_bram_0_i_17__1_n_9}),
        .DI({1'b0,ouput_buffer_2_0_V_q1[14:8]}),
        .O(add_ln211_8_fu_2339_p2[15:8]),
        .S({ram_reg_bram_0_i_19__1_n_2,ram_reg_bram_0_i_20__1_n_2,ram_reg_bram_0_i_21__1_n_2,ram_reg_bram_0_i_22__1_n_2,ram_reg_bram_0_i_23__1_n_2,ram_reg_bram_0_i_24__1_n_2,ram_reg_bram_0_i_25__1_n_2,ram_reg_bram_0_i_26__1_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_18__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_18__1_n_2,ram_reg_bram_0_i_18__1_n_3,ram_reg_bram_0_i_18__1_n_4,ram_reg_bram_0_i_18__1_n_5,ram_reg_bram_0_i_18__1_n_6,ram_reg_bram_0_i_18__1_n_7,ram_reg_bram_0_i_18__1_n_8,ram_reg_bram_0_i_18__1_n_9}),
        .DI(ouput_buffer_2_0_V_q1[7:0]),
        .O(add_ln211_8_fu_2339_p2[7:0]),
        .S({ram_reg_bram_0_i_27__1_n_2,ram_reg_bram_0_i_28__1_n_2,ram_reg_bram_0_i_29__1_n_2,ram_reg_bram_0_i_30__1_n_2,ram_reg_bram_0_i_31__1_n_2,ram_reg_bram_0_i_32__1_n_2,ram_reg_bram_0_i_33__1_n_2,ram_reg_bram_0_i_34__1_n_2}));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_19__1
       (.I0(ouput_buffer_2_0_V_q1[15]),
        .I1(ram_reg_bram_0_i_17__1_0[15]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[15]),
        .O(ram_reg_bram_0_i_19__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hF444F4F4)) 
    ram_reg_bram_0_i_1__3
       (.I0(\t_V_reg_283_reg[0] ),
        .I1(ram_reg_bram_0_3),
        .I2(accum_reg_V_0_0_1_reg_4910),
        .I3(\icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ),
        .I4(ram_reg_bram_0_2),
        .O(ouput_buffer_0_0_V_we0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2
       (.I0(E),
        .I1(ap_enable_reg_pp1_iter6),
        .O(ouput_buffer_0_0_V_ce1));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_20__1
       (.I0(ouput_buffer_2_0_V_q1[14]),
        .I1(ram_reg_bram_0_i_17__1_0[14]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[14]),
        .O(ram_reg_bram_0_i_20__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_21__1
       (.I0(ouput_buffer_2_0_V_q1[13]),
        .I1(ram_reg_bram_0_i_17__1_0[13]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[13]),
        .O(ram_reg_bram_0_i_21__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_22__1
       (.I0(ouput_buffer_2_0_V_q1[12]),
        .I1(ram_reg_bram_0_i_17__1_0[12]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[12]),
        .O(ram_reg_bram_0_i_22__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_23__1
       (.I0(ouput_buffer_2_0_V_q1[11]),
        .I1(ram_reg_bram_0_i_17__1_0[11]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[11]),
        .O(ram_reg_bram_0_i_23__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_24__1
       (.I0(ouput_buffer_2_0_V_q1[10]),
        .I1(ram_reg_bram_0_i_17__1_0[10]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[10]),
        .O(ram_reg_bram_0_i_24__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_25__1
       (.I0(ouput_buffer_2_0_V_q1[9]),
        .I1(ram_reg_bram_0_i_17__1_0[9]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[9]),
        .O(ram_reg_bram_0_i_25__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_26__1
       (.I0(ouput_buffer_2_0_V_q1[8]),
        .I1(ram_reg_bram_0_i_17__1_0[8]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[8]),
        .O(ram_reg_bram_0_i_26__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_27__1
       (.I0(ouput_buffer_2_0_V_q1[7]),
        .I1(ram_reg_bram_0_i_17__1_0[7]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[7]),
        .O(ram_reg_bram_0_i_27__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_28__1
       (.I0(ouput_buffer_2_0_V_q1[6]),
        .I1(ram_reg_bram_0_i_17__1_0[6]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[6]),
        .O(ram_reg_bram_0_i_28__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_29__1
       (.I0(ouput_buffer_2_0_V_q1[5]),
        .I1(ram_reg_bram_0_i_17__1_0[5]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[5]),
        .O(ram_reg_bram_0_i_29__1_n_2));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_2__0
       (.I0(add_ln211_8_fu_2339_p2[14]),
        .I1(ram_reg_bram_0_4),
        .I2(D[14]),
        .I3(ram_reg_bram_0_5[14]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[14]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_3
       (.I0(add_ln211_8_fu_2339_p2[13]),
        .I1(ram_reg_bram_0_4),
        .I2(D[13]),
        .I3(ram_reg_bram_0_5[13]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    ram_reg_bram_0_i_30
       (.I0(accum_reg_V_0_0_1_reg_4910),
        .I1(\icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .O(WEA));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_30__1
       (.I0(ouput_buffer_2_0_V_q1[4]),
        .I1(ram_reg_bram_0_i_17__1_0[4]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[4]),
        .O(ram_reg_bram_0_i_30__1_n_2));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_0_i_38_n_2),
        .I1(ram_reg_bram_0_i_39_n_2),
        .I2(ram_reg_bram_0_1[0]),
        .I3(ram_reg_bram_0_1[1]),
        .I4(ram_reg_bram_0_1[2]),
        .O(\t_V_reg_283_reg[0] ));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_31__1
       (.I0(ouput_buffer_2_0_V_q1[3]),
        .I1(ram_reg_bram_0_i_17__1_0[3]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[3]),
        .O(ram_reg_bram_0_i_31__1_n_2));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    ram_reg_bram_0_i_32
       (.I0(\p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ),
        .I1(ram_reg_bram_0_i_41_n_2),
        .I2(icmp_ln204_reg_2960_pp1_iter6_reg),
        .I3(xor_ln894_reg_3053),
        .I4(empty_28_reg_2774),
        .O(\icmp_ln204_reg_2960_pp1_iter6_reg_reg[0] ));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_32__1
       (.I0(ouput_buffer_2_0_V_q1[2]),
        .I1(ram_reg_bram_0_i_17__1_0[2]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[2]),
        .O(ram_reg_bram_0_i_32__1_n_2));
  LUT6 #(
    .INIT(64'hCFCFCFCFCFEFEFEF)) 
    ram_reg_bram_0_i_33
       (.I0(ram_reg_bram_0_2),
        .I1(\accum_reg_overlap_V_2_1_1_reg_370_reg[0]_0 ),
        .I2(\accum_reg_overlap_V_2_1_1_reg_370_reg[0] ),
        .I3(\p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ),
        .I4(ram_reg_bram_0_8),
        .I5(empty_28_reg_2774),
        .O(ram_reg_bram_0_i_33_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_33__1
       (.I0(ouput_buffer_2_0_V_q1[1]),
        .I1(ram_reg_bram_0_i_17__1_0[1]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[1]),
        .O(ram_reg_bram_0_i_33__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_34__1
       (.I0(ouput_buffer_2_0_V_q1[0]),
        .I1(ram_reg_bram_0_i_17__1_0[0]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__1_1[0]),
        .O(ram_reg_bram_0_i_34__1_n_2));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_bram_0_i_38
       (.I0(ram_reg_bram_0_1[6]),
        .I1(ram_reg_bram_0_1[5]),
        .I2(ram_reg_bram_0_1[4]),
        .I3(ram_reg_bram_0_1[3]),
        .O(ram_reg_bram_0_i_38_n_2));
  LUT4 #(
    .INIT(16'h8000)) 
    ram_reg_bram_0_i_39
       (.I0(ram_reg_bram_0_1[10]),
        .I1(ram_reg_bram_0_1[9]),
        .I2(ram_reg_bram_0_1[8]),
        .I3(ram_reg_bram_0_1[7]),
        .O(ram_reg_bram_0_i_39_n_2));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_1[10]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[9]),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_4
       (.I0(add_ln211_8_fu_2339_p2[12]),
        .I1(ram_reg_bram_0_4),
        .I2(D[12]),
        .I3(ram_reg_bram_0_5[12]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[12]));
  LUT6 #(
    .INIT(64'hFFFFEEFEFFFFFFFF)) 
    ram_reg_bram_0_i_40
       (.I0(ram_reg_bram_0_i_59_n_2),
        .I1(ram_reg_bram_0_i_60_n_2),
        .I2(ram_reg_bram_0_i_61_0[11]),
        .I3(out[27]),
        .I4(ram_reg_bram_0_i_61_n_2),
        .I5(ram_reg_bram_0_i_62_n_2),
        .O(\p_Result_9_reg_2955_pp1_iter6_reg_reg[11] ));
  LUT6 #(
    .INIT(64'h4FFFFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_41
       (.I0(out[6]),
        .I1(\p_Val2_14_reg_502_reg[0] ),
        .I2(out[9]),
        .I3(out[8]),
        .I4(out[7]),
        .I5(\p_Val2_14_reg_502_reg[10] ),
        .O(ram_reg_bram_0_i_41_n_2));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__1
       (.I0(ram_reg_bram_0_1[9]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[8]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_5
       (.I0(add_ln211_8_fu_2339_p2[11]),
        .I1(ram_reg_bram_0_4),
        .I2(D[11]),
        .I3(ram_reg_bram_0_5[11]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[11]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    ram_reg_bram_0_i_59
       (.I0(ram_reg_bram_0_i_61_0[9]),
        .I1(out[25]),
        .I2(out[23]),
        .I3(ram_reg_bram_0_i_61_0[7]),
        .I4(ram_reg_bram_0_i_61_0[5]),
        .I5(out[21]),
        .O(ram_reg_bram_0_i_59_n_2));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_1[8]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[7]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_6
       (.I0(add_ln211_8_fu_2339_p2[10]),
        .I1(ram_reg_bram_0_4),
        .I2(D[10]),
        .I3(ram_reg_bram_0_5[10]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[10]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_bram_0_i_60
       (.I0(sub_ln216_3_fu_1547_p2[8]),
        .I1(sub_ln216_3_fu_1547_p2[7]),
        .I2(sub_ln216_3_fu_1547_p2[10]),
        .I3(sub_ln216_3_fu_1547_p2[9]),
        .I4(ram_reg_bram_0_i_68_n_2),
        .I5(ram_reg_bram_0_i_69_n_2),
        .O(ram_reg_bram_0_i_60_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    ram_reg_bram_0_i_61
       (.I0(ram_reg_bram_0_i_61_0[13]),
        .I1(out[29]),
        .I2(ram_reg_bram_0_i_70_n_2),
        .I3(ram_reg_bram_0_i_71_n_2),
        .I4(ram_reg_bram_0_i_72_n_2),
        .I5(ram_reg_bram_0_i_73_n_2),
        .O(ram_reg_bram_0_i_61_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    ram_reg_bram_0_i_62
       (.I0(ram_reg_bram_0_i_74_n_2),
        .I1(ram_reg_bram_0_i_96_0[2]),
        .I2(ram_reg_bram_0_i_73_0[5]),
        .I3(icmp_ln692_reg_2809_pp1_iter6_reg),
        .I4(ram_reg_bram_0_i_75_n_2),
        .I5(ram_reg_bram_0_i_76_n_2),
        .O(ram_reg_bram_0_i_62_n_2));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_63
       (.I0(out[0]),
        .I1(out[4]),
        .I2(out[1]),
        .I3(out[5]),
        .I4(out[3]),
        .I5(out[2]),
        .O(\p_Val2_14_reg_502_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_bram_0_i_64
       (.I0(out[10]),
        .I1(out[11]),
        .I2(out[12]),
        .I3(out[13]),
        .I4(out[15]),
        .I5(out[14]),
        .O(\p_Val2_14_reg_502_reg[10] ));
  CARRY8 ram_reg_bram_0_i_66
       (.CI(ram_reg_bram_0_i_77_n_2),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_66_n_2,ram_reg_bram_0_i_66_n_3,ram_reg_bram_0_i_66_n_4,ram_reg_bram_0_i_66_n_5,ram_reg_bram_0_i_66_n_6,ram_reg_bram_0_i_66_n_7,ram_reg_bram_0_i_66_n_8,ram_reg_bram_0_i_66_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln216_3_fu_1547_p2[8:1]),
        .S({ram_reg_bram_0_i_78_n_2,ram_reg_bram_0_i_79_n_2,ram_reg_bram_0_i_80_n_2,ram_reg_bram_0_i_81_n_2,ram_reg_bram_0_i_82_n_2,ram_reg_bram_0_i_83_n_2,ram_reg_bram_0_i_84_n_2,ram_reg_bram_0_i_85_n_2}));
  CARRY8 ram_reg_bram_0_i_67
       (.CI(ram_reg_bram_0_i_66_n_2),
        .CI_TOP(1'b0),
        .CO({sub_ln216_3_fu_1547_p2[16],NLW_ram_reg_bram_0_i_67_CO_UNCONNECTED[6],ram_reg_bram_0_i_67_n_4,ram_reg_bram_0_i_67_n_5,ram_reg_bram_0_i_67_n_6,ram_reg_bram_0_i_67_n_7,ram_reg_bram_0_i_67_n_8,ram_reg_bram_0_i_67_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_bram_0_i_67_O_UNCONNECTED[7],sub_ln216_3_fu_1547_p2[15:9]}),
        .S({1'b1,ram_reg_bram_0_i_86_n_2,ram_reg_bram_0_i_87_n_2,ram_reg_bram_0_i_88_n_2,ram_reg_bram_0_i_89_n_2,ram_reg_bram_0_i_90_n_2,ram_reg_bram_0_i_91_n_2,ram_reg_bram_0_i_92_n_2}));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_68
       (.I0(sub_ln216_3_fu_1547_p2[11]),
        .I1(sub_ln216_3_fu_1547_p2[12]),
        .I2(sub_ln216_3_fu_1547_p2[13]),
        .I3(sub_ln216_3_fu_1547_p2[14]),
        .I4(sub_ln216_3_fu_1547_p2[16]),
        .I5(sub_ln216_3_fu_1547_p2[15]),
        .O(ram_reg_bram_0_i_68_n_2));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    ram_reg_bram_0_i_69
       (.I0(sub_ln216_3_fu_1547_p2[4]),
        .I1(sub_ln216_3_fu_1547_p2[5]),
        .I2(sub_ln216_3_fu_1547_p2[3]),
        .I3(sub_ln216_3_fu_1547_p2[2]),
        .I4(sub_ln216_3_fu_1547_p2[1]),
        .I5(sub_ln216_3_fu_1547_p2[6]),
        .O(ram_reg_bram_0_i_69_n_2));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_1[7]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[6]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_7
       (.I0(add_ln211_8_fu_2339_p2[9]),
        .I1(ram_reg_bram_0_4),
        .I2(D[9]),
        .I3(ram_reg_bram_0_5[9]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[9]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    ram_reg_bram_0_i_70
       (.I0(ram_reg_bram_0_i_61_0[5]),
        .I1(out[21]),
        .I2(ram_reg_bram_0_i_61_0[14]),
        .I3(out[30]),
        .I4(ram_reg_bram_0_i_61_0[2]),
        .I5(out[18]),
        .O(ram_reg_bram_0_i_70_n_2));
  LUT4 #(
    .INIT(16'h4F44)) 
    ram_reg_bram_0_i_71
       (.I0(ram_reg_bram_0_i_61_0[12]),
        .I1(out[28]),
        .I2(ram_reg_bram_0_i_61_0[14]),
        .I3(out[30]),
        .O(ram_reg_bram_0_i_71_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    ram_reg_bram_0_i_72
       (.I0(ram_reg_bram_0_i_93_n_2),
        .I1(out[31]),
        .I2(ram_reg_bram_0_i_61_0[15]),
        .I3(ram_reg_bram_0_i_94_n_2),
        .I4(ram_reg_bram_0_i_95_n_2),
        .O(ram_reg_bram_0_i_72_n_2));
  LUT6 #(
    .INIT(64'h4000000000000001)) 
    ram_reg_bram_0_i_73
       (.I0(ram_reg_bram_0_i_96_n_2),
        .I1(ram_reg_bram_0_i_73_0[3]),
        .I2(ram_reg_bram_0_i_96_0[6]),
        .I3(ram_reg_bram_0_i_96_0[7]),
        .I4(ram_reg_bram_0_i_96_0[9]),
        .I5(ram_reg_bram_0_i_96_0[8]),
        .O(ram_reg_bram_0_i_73_n_2));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hDFFD)) 
    ram_reg_bram_0_i_74
       (.I0(ram_reg_bram_0_i_96_0[1]),
        .I1(ram_reg_bram_0_i_96_0[0]),
        .I2(ram_reg_bram_0_i_96_0[3]),
        .I3(ram_reg_bram_0_i_73_0[0]),
        .O(ram_reg_bram_0_i_74_n_2));
  LUT5 #(
    .INIT(32'h0FF0F80F)) 
    ram_reg_bram_0_i_75
       (.I0(ram_reg_bram_0_i_73_0[2]),
        .I1(ram_reg_bram_0_i_96_0[5]),
        .I2(\row_index666_load_016323373_reg_359_reg[2] ),
        .I3(ram_reg_bram_0_i_96_0[4]),
        .I4(ram_reg_bram_0_i_73_0[1]),
        .O(ram_reg_bram_0_i_75_n_2));
  LUT6 #(
    .INIT(64'hEBFFFFEBEBEBEBFF)) 
    ram_reg_bram_0_i_76
       (.I0(ram_reg_bram_0_i_97_n_2),
        .I1(ram_reg_bram_0_i_98_n_2),
        .I2(ram_reg_bram_0_i_73_0[4]),
        .I3(ram_reg_bram_0_i_96_0[5]),
        .I4(ram_reg_bram_0_i_73_0[2]),
        .I5(\row_index666_load_016323373_reg_359_reg[3] ),
        .O(ram_reg_bram_0_i_76_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_77
       (.I0(ram_reg_bram_0_i_67_0[0]),
        .O(ram_reg_bram_0_i_77_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_78
       (.I0(ram_reg_bram_0_i_67_0[8]),
        .O(ram_reg_bram_0_i_78_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_79
       (.I0(ram_reg_bram_0_i_67_0[7]),
        .O(ram_reg_bram_0_i_79_n_2));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__1
       (.I0(ram_reg_bram_0_1[6]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[5]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_8
       (.I0(add_ln211_8_fu_2339_p2[8]),
        .I1(ram_reg_bram_0_4),
        .I2(D[8]),
        .I3(ram_reg_bram_0_5[8]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_80
       (.I0(ram_reg_bram_0_i_67_0[6]),
        .O(ram_reg_bram_0_i_80_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_81
       (.I0(ram_reg_bram_0_i_67_0[5]),
        .O(ram_reg_bram_0_i_81_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_82
       (.I0(ram_reg_bram_0_i_67_0[4]),
        .O(ram_reg_bram_0_i_82_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_83
       (.I0(ram_reg_bram_0_i_67_0[3]),
        .O(ram_reg_bram_0_i_83_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_84
       (.I0(ram_reg_bram_0_i_67_0[2]),
        .O(ram_reg_bram_0_i_84_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_85
       (.I0(ram_reg_bram_0_i_67_0[1]),
        .O(ram_reg_bram_0_i_85_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_86
       (.I0(ram_reg_bram_0_i_67_0[15]),
        .O(ram_reg_bram_0_i_86_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_87
       (.I0(ram_reg_bram_0_i_67_0[14]),
        .O(ram_reg_bram_0_i_87_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_88
       (.I0(ram_reg_bram_0_i_67_0[13]),
        .O(ram_reg_bram_0_i_88_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_89
       (.I0(ram_reg_bram_0_i_67_0[12]),
        .O(ram_reg_bram_0_i_89_n_2));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__1
       (.I0(ram_reg_bram_0_1[5]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[4]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_9
       (.I0(add_ln211_8_fu_2339_p2[7]),
        .I1(ram_reg_bram_0_4),
        .I2(D[7]),
        .I3(ram_reg_bram_0_5[7]),
        .I4(ram_reg_bram_0_6),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_2_0_V_d0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_90
       (.I0(ram_reg_bram_0_i_67_0[11]),
        .O(ram_reg_bram_0_i_90_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_91
       (.I0(ram_reg_bram_0_i_67_0[10]),
        .O(ram_reg_bram_0_i_91_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_92
       (.I0(ram_reg_bram_0_i_67_0[9]),
        .O(ram_reg_bram_0_i_92_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    ram_reg_bram_0_i_93
       (.I0(ram_reg_bram_0_i_99_n_2),
        .I1(ram_reg_bram_0_i_61_0[9]),
        .I2(out[25]),
        .I3(out[18]),
        .I4(ram_reg_bram_0_i_61_0[2]),
        .I5(ram_reg_bram_0_i_100_n_2),
        .O(ram_reg_bram_0_i_93_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    ram_reg_bram_0_i_94
       (.I0(out[22]),
        .I1(ram_reg_bram_0_i_61_0[6]),
        .I2(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .I3(ram_reg_bram_0_i_101_n_2),
        .I4(ram_reg_bram_0_i_102_n_2),
        .O(ram_reg_bram_0_i_94_n_2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_reg_bram_0_i_95
       (.I0(out[24]),
        .I1(ram_reg_bram_0_i_61_0[8]),
        .I2(out[20]),
        .I3(ram_reg_bram_0_i_61_0[4]),
        .O(ram_reg_bram_0_i_95_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBE)) 
    ram_reg_bram_0_i_96
       (.I0(ram_reg_bram_0_i_73_0[5]),
        .I1(ram_reg_bram_0_i_73_0[0]),
        .I2(ram_reg_bram_0_i_96_0[3]),
        .I3(icmp_ln692_reg_2809_pp1_iter6_reg),
        .I4(ram_reg_bram_0_i_103_n_2),
        .I5(ram_reg_bram_0_i_104_n_2),
        .O(ram_reg_bram_0_i_96_n_2));
  LUT6 #(
    .INIT(64'h6FFFBFFFFFFFFFFD)) 
    ram_reg_bram_0_i_97
       (.I0(\row_index666_load_016323373_reg_359_reg[4] ),
        .I1(ram_reg_bram_0_i_96_0[6]),
        .I2(ram_reg_bram_0_i_96_0[7]),
        .I3(ram_reg_bram_0_i_96_0[8]),
        .I4(ram_reg_bram_0_i_73_0[3]),
        .I5(ram_reg_bram_0_i_96_0[9]),
        .O(ram_reg_bram_0_i_97_n_2));
  LUT6 #(
    .INIT(64'h20000000DFFFFFFF)) 
    ram_reg_bram_0_i_98
       (.I0(ram_reg_bram_0_i_96_0[9]),
        .I1(\row_index666_load_016323373_reg_359_reg[4] ),
        .I2(ram_reg_bram_0_i_96_0[6]),
        .I3(ram_reg_bram_0_i_96_0[7]),
        .I4(ram_reg_bram_0_i_96_0[8]),
        .I5(ram_reg_bram_0_i_96_0[10]),
        .O(ram_reg_bram_0_i_98_n_2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_reg_bram_0_i_99
       (.I0(out[26]),
        .I1(ram_reg_bram_0_i_61_0[10]),
        .I2(out[19]),
        .I3(ram_reg_bram_0_i_61_0[3]),
        .O(ram_reg_bram_0_i_99_n_2));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__1
       (.I0(ram_reg_bram_0_1[4]),
        .I1(ram_reg_bram_0_i_33_n_2),
        .I2(ram_reg_bram_0_7[3]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \row_index666_load_016323373_reg_359[10]_i_3 
       (.I0(ram_reg_bram_0_i_96_0[4]),
        .I1(ram_reg_bram_0_i_96_0[2]),
        .I2(ram_reg_bram_0_i_96_0[0]),
        .I3(ram_reg_bram_0_i_96_0[1]),
        .I4(ram_reg_bram_0_i_96_0[3]),
        .I5(ram_reg_bram_0_i_96_0[5]),
        .O(\row_index666_load_016323373_reg_359_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \row_index666_load_016323373_reg_359[8]_i_2 
       (.I0(ram_reg_bram_0_i_96_0[2]),
        .I1(ram_reg_bram_0_i_96_0[0]),
        .I2(ram_reg_bram_0_i_96_0[1]),
        .I3(ram_reg_bram_0_i_96_0[3]),
        .O(\row_index666_load_016323373_reg_359_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \row_index666_load_016323373_reg_359[9]_i_2 
       (.I0(ram_reg_bram_0_i_96_0[3]),
        .I1(ram_reg_bram_0_i_96_0[1]),
        .I2(ram_reg_bram_0_i_96_0[0]),
        .I3(ram_reg_bram_0_i_96_0[2]),
        .I4(ram_reg_bram_0_i_96_0[4]),
        .O(\row_index666_load_016323373_reg_359_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln211_2_reg_3160[0]_i_1 
       (.I0(add_ln211_8_fu_2339_p2[8]),
        .I1(add_ln211_8_fu_2339_p2[7]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \trunc_ln211_2_reg_3160[1]_i_1 
       (.I0(add_ln211_8_fu_2339_p2[7]),
        .I1(add_ln211_8_fu_2339_p2[8]),
        .I2(add_ln211_8_fu_2339_p2[9]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \trunc_ln211_2_reg_3160[2]_i_1 
       (.I0(add_ln211_8_fu_2339_p2[9]),
        .I1(add_ln211_8_fu_2339_p2[8]),
        .I2(add_ln211_8_fu_2339_p2[7]),
        .I3(add_ln211_8_fu_2339_p2[10]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \trunc_ln211_2_reg_3160[3]_i_1 
       (.I0(add_ln211_8_fu_2339_p2[10]),
        .I1(add_ln211_8_fu_2339_p2[7]),
        .I2(add_ln211_8_fu_2339_p2[8]),
        .I3(add_ln211_8_fu_2339_p2[9]),
        .I4(add_ln211_8_fu_2339_p2[11]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \trunc_ln211_2_reg_3160[4]_i_1 
       (.I0(add_ln211_8_fu_2339_p2[12]),
        .I1(add_ln211_8_fu_2339_p2[9]),
        .I2(add_ln211_8_fu_2339_p2[8]),
        .I3(add_ln211_8_fu_2339_p2[7]),
        .I4(add_ln211_8_fu_2339_p2[10]),
        .I5(add_ln211_8_fu_2339_p2[11]),
        .O(ram_reg_bram_0_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln211_2_reg_3160[5]_i_1 
       (.I0(\trunc_ln211_2_reg_3160[7]_i_2_n_2 ),
        .I1(add_ln211_8_fu_2339_p2[13]),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \trunc_ln211_2_reg_3160[6]_i_1 
       (.I0(add_ln211_8_fu_2339_p2[13]),
        .I1(\trunc_ln211_2_reg_3160[7]_i_2_n_2 ),
        .I2(add_ln211_8_fu_2339_p2[14]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \trunc_ln211_2_reg_3160[7]_i_1 
       (.I0(add_ln211_8_fu_2339_p2[14]),
        .I1(\trunc_ln211_2_reg_3160[7]_i_2_n_2 ),
        .I2(add_ln211_8_fu_2339_p2[13]),
        .I3(add_ln211_8_fu_2339_p2[15]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \trunc_ln211_2_reg_3160[7]_i_2 
       (.I0(add_ln211_8_fu_2339_p2[12]),
        .I1(add_ln211_8_fu_2339_p2[9]),
        .I2(add_ln211_8_fu_2339_p2[8]),
        .I3(add_ln211_8_fu_2339_p2[7]),
        .I4(add_ln211_8_fu_2339_p2[10]),
        .I5(add_ln211_8_fu_2339_p2[11]),
        .O(\trunc_ln211_2_reg_3160[7]_i_2_n_2 ));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_75
   (select_ln468_4_fu_1956_p3,
    select_ln468_6_fu_2028_p3,
    ram_reg_bram_0_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ouput_buffer_0_0_V_ce1,
    ADDRARDADDR,
    Q,
    WEA,
    ram_reg_bram_0_1,
    D,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    p_Result_7_reg_3041,
    \accum_reg_overlap_V_1_0_1_reg_403_reg[15] ,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_1_1_1_reg_392_reg[15] ,
    ram_reg_bram_0_i_17__0_0,
    ram_reg_bram_0_i_17__0_1);
  output [14:0]select_ln468_4_fu_1956_p3;
  output [14:0]select_ln468_6_fu_2028_p3;
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input ouput_buffer_0_0_V_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [0:0]WEA;
  input ram_reg_bram_0_1;
  input [15:0]D;
  input [15:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input p_Result_7_reg_3041;
  input [14:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [14:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  input [15:0]ram_reg_bram_0_i_17__0_0;
  input [15:0]ram_reg_bram_0_i_17__0_1;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire \DDR_write_data_V_1_0_1_fu_166[7]_i_2_n_2 ;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [14:0]\accum_reg_overlap_V_1_0_1_reg_403_reg[15] ;
  wire [14:0]\accum_reg_overlap_V_1_1_1_reg_392_reg[15] ;
  wire [15:0]add_ln211_5_fu_2288_p2;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire ouput_buffer_0_0_V_ce1;
  wire ouput_buffer_0_0_V_we0;
  wire [15:0]ouput_buffer_1_0_V_d0;
  wire [15:0]ouput_buffer_1_0_V_q1;
  wire p_Result_7_reg_3041;
  wire [7:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [15:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_i_17__0_0;
  wire [15:0]ram_reg_bram_0_i_17__0_1;
  wire ram_reg_bram_0_i_17__0_n_3;
  wire ram_reg_bram_0_i_17__0_n_4;
  wire ram_reg_bram_0_i_17__0_n_5;
  wire ram_reg_bram_0_i_17__0_n_6;
  wire ram_reg_bram_0_i_17__0_n_7;
  wire ram_reg_bram_0_i_17__0_n_8;
  wire ram_reg_bram_0_i_17__0_n_9;
  wire ram_reg_bram_0_i_18__0_n_2;
  wire ram_reg_bram_0_i_18__0_n_3;
  wire ram_reg_bram_0_i_18__0_n_4;
  wire ram_reg_bram_0_i_18__0_n_5;
  wire ram_reg_bram_0_i_18__0_n_6;
  wire ram_reg_bram_0_i_18__0_n_7;
  wire ram_reg_bram_0_i_18__0_n_8;
  wire ram_reg_bram_0_i_18__0_n_9;
  wire ram_reg_bram_0_i_19__0_n_2;
  wire ram_reg_bram_0_i_20__0_n_2;
  wire ram_reg_bram_0_i_21__0_n_2;
  wire ram_reg_bram_0_i_22__0_n_2;
  wire ram_reg_bram_0_i_23__0_n_2;
  wire ram_reg_bram_0_i_24__0_n_2;
  wire ram_reg_bram_0_i_25__0_n_2;
  wire ram_reg_bram_0_i_26__0_n_2;
  wire ram_reg_bram_0_i_27__0_n_2;
  wire ram_reg_bram_0_i_28__0_n_2;
  wire ram_reg_bram_0_i_29__0_n_2;
  wire ram_reg_bram_0_i_30__0_n_2;
  wire ram_reg_bram_0_i_31__0_n_2;
  wire ram_reg_bram_0_i_32__0_n_2;
  wire ram_reg_bram_0_i_33__0_n_2;
  wire ram_reg_bram_0_i_34__0_n_2;
  wire [14:0]select_ln468_4_fu_1956_p3;
  wire [14:0]select_ln468_6_fu_2028_p3;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_17__0_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_1_0_1_fu_166[0]_i_1 
       (.I0(add_ln211_5_fu_2288_p2[8]),
        .I1(add_ln211_5_fu_2288_p2[7]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \DDR_write_data_V_1_0_1_fu_166[1]_i_1 
       (.I0(add_ln211_5_fu_2288_p2[7]),
        .I1(add_ln211_5_fu_2288_p2[8]),
        .I2(add_ln211_5_fu_2288_p2[9]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \DDR_write_data_V_1_0_1_fu_166[2]_i_1 
       (.I0(add_ln211_5_fu_2288_p2[9]),
        .I1(add_ln211_5_fu_2288_p2[8]),
        .I2(add_ln211_5_fu_2288_p2[7]),
        .I3(add_ln211_5_fu_2288_p2[10]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \DDR_write_data_V_1_0_1_fu_166[3]_i_1 
       (.I0(add_ln211_5_fu_2288_p2[10]),
        .I1(add_ln211_5_fu_2288_p2[7]),
        .I2(add_ln211_5_fu_2288_p2[8]),
        .I3(add_ln211_5_fu_2288_p2[9]),
        .I4(add_ln211_5_fu_2288_p2[11]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \DDR_write_data_V_1_0_1_fu_166[4]_i_1 
       (.I0(add_ln211_5_fu_2288_p2[12]),
        .I1(add_ln211_5_fu_2288_p2[9]),
        .I2(add_ln211_5_fu_2288_p2[8]),
        .I3(add_ln211_5_fu_2288_p2[7]),
        .I4(add_ln211_5_fu_2288_p2[10]),
        .I5(add_ln211_5_fu_2288_p2[11]),
        .O(ram_reg_bram_0_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \DDR_write_data_V_1_0_1_fu_166[5]_i_1 
       (.I0(\DDR_write_data_V_1_0_1_fu_166[7]_i_2_n_2 ),
        .I1(add_ln211_5_fu_2288_p2[13]),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \DDR_write_data_V_1_0_1_fu_166[6]_i_1 
       (.I0(add_ln211_5_fu_2288_p2[13]),
        .I1(\DDR_write_data_V_1_0_1_fu_166[7]_i_2_n_2 ),
        .I2(add_ln211_5_fu_2288_p2[14]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \DDR_write_data_V_1_0_1_fu_166[7]_i_1 
       (.I0(add_ln211_5_fu_2288_p2[14]),
        .I1(\DDR_write_data_V_1_0_1_fu_166[7]_i_2_n_2 ),
        .I2(add_ln211_5_fu_2288_p2[13]),
        .I3(add_ln211_5_fu_2288_p2[15]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \DDR_write_data_V_1_0_1_fu_166[7]_i_2 
       (.I0(add_ln211_5_fu_2288_p2[12]),
        .I1(add_ln211_5_fu_2288_p2[9]),
        .I2(add_ln211_5_fu_2288_p2[8]),
        .I3(add_ln211_5_fu_2288_p2[7]),
        .I4(add_ln211_5_fu_2288_p2[10]),
        .I5(add_ln211_5_fu_2288_p2[11]),
        .O(\DDR_write_data_V_1_0_1_fu_166[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_2 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_3 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_4 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_5 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_6 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_7 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[15]_i_8 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_2 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_3 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_4 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_5 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_6 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_7 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_8 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_0_1_reg_403[7]_i_9 
       (.I0(\accum_reg_overlap_V_1_0_1_reg_403_reg[15] [0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_4_fu_1956_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_2 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_3 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_4 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_5 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_6 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_7 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[15]_i_8 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_2 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_3 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_4 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_5 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_6 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_7 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_8 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_392[7]_i_9 
       (.I0(\accum_reg_overlap_V_1_1_1_reg_392_reg[15] [0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_6_fu_2028_p3[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ouput_buffer_1_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ouput_buffer_1_0_V_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],ouput_buffer_1_0_V_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ouput_buffer_0_0_V_we0),
        .ENBWREN(ouput_buffer_0_0_V_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_10__0
       (.I0(add_ln211_5_fu_2288_p2[6]),
        .I1(ram_reg_bram_0_1),
        .I2(D[6]),
        .I3(ram_reg_bram_0_2[6]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[6]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_11__0
       (.I0(add_ln211_5_fu_2288_p2[5]),
        .I1(ram_reg_bram_0_1),
        .I2(D[5]),
        .I3(ram_reg_bram_0_2[5]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[5]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_12__0
       (.I0(add_ln211_5_fu_2288_p2[4]),
        .I1(ram_reg_bram_0_1),
        .I2(D[4]),
        .I3(ram_reg_bram_0_2[4]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[4]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_13__0
       (.I0(add_ln211_5_fu_2288_p2[3]),
        .I1(ram_reg_bram_0_1),
        .I2(D[3]),
        .I3(ram_reg_bram_0_2[3]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[3]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_14__0
       (.I0(add_ln211_5_fu_2288_p2[2]),
        .I1(ram_reg_bram_0_1),
        .I2(D[2]),
        .I3(ram_reg_bram_0_2[2]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[2]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_15__0
       (.I0(add_ln211_5_fu_2288_p2[1]),
        .I1(ram_reg_bram_0_1),
        .I2(D[1]),
        .I3(ram_reg_bram_0_2[1]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[1]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_16__0
       (.I0(add_ln211_5_fu_2288_p2[0]),
        .I1(ram_reg_bram_0_1),
        .I2(D[0]),
        .I3(ram_reg_bram_0_2[0]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_17__0
       (.CI(ram_reg_bram_0_i_18__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_17__0_CO_UNCONNECTED[7],ram_reg_bram_0_i_17__0_n_3,ram_reg_bram_0_i_17__0_n_4,ram_reg_bram_0_i_17__0_n_5,ram_reg_bram_0_i_17__0_n_6,ram_reg_bram_0_i_17__0_n_7,ram_reg_bram_0_i_17__0_n_8,ram_reg_bram_0_i_17__0_n_9}),
        .DI({1'b0,ouput_buffer_1_0_V_q1[14:8]}),
        .O(add_ln211_5_fu_2288_p2[15:8]),
        .S({ram_reg_bram_0_i_19__0_n_2,ram_reg_bram_0_i_20__0_n_2,ram_reg_bram_0_i_21__0_n_2,ram_reg_bram_0_i_22__0_n_2,ram_reg_bram_0_i_23__0_n_2,ram_reg_bram_0_i_24__0_n_2,ram_reg_bram_0_i_25__0_n_2,ram_reg_bram_0_i_26__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_18__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_18__0_n_2,ram_reg_bram_0_i_18__0_n_3,ram_reg_bram_0_i_18__0_n_4,ram_reg_bram_0_i_18__0_n_5,ram_reg_bram_0_i_18__0_n_6,ram_reg_bram_0_i_18__0_n_7,ram_reg_bram_0_i_18__0_n_8,ram_reg_bram_0_i_18__0_n_9}),
        .DI(ouput_buffer_1_0_V_q1[7:0]),
        .O(add_ln211_5_fu_2288_p2[7:0]),
        .S({ram_reg_bram_0_i_27__0_n_2,ram_reg_bram_0_i_28__0_n_2,ram_reg_bram_0_i_29__0_n_2,ram_reg_bram_0_i_30__0_n_2,ram_reg_bram_0_i_31__0_n_2,ram_reg_bram_0_i_32__0_n_2,ram_reg_bram_0_i_33__0_n_2,ram_reg_bram_0_i_34__0_n_2}));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_19__0
       (.I0(ouput_buffer_1_0_V_q1[15]),
        .I1(ram_reg_bram_0_i_17__0_0[15]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[15]),
        .O(ram_reg_bram_0_i_19__0_n_2));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_1__0
       (.I0(add_ln211_5_fu_2288_p2[15]),
        .I1(ram_reg_bram_0_1),
        .I2(D[15]),
        .I3(ram_reg_bram_0_2[15]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[15]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_20__0
       (.I0(ouput_buffer_1_0_V_q1[14]),
        .I1(ram_reg_bram_0_i_17__0_0[14]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[14]),
        .O(ram_reg_bram_0_i_20__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_21__0
       (.I0(ouput_buffer_1_0_V_q1[13]),
        .I1(ram_reg_bram_0_i_17__0_0[13]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[13]),
        .O(ram_reg_bram_0_i_21__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_22__0
       (.I0(ouput_buffer_1_0_V_q1[12]),
        .I1(ram_reg_bram_0_i_17__0_0[12]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[12]),
        .O(ram_reg_bram_0_i_22__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_23__0
       (.I0(ouput_buffer_1_0_V_q1[11]),
        .I1(ram_reg_bram_0_i_17__0_0[11]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[11]),
        .O(ram_reg_bram_0_i_23__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_24__0
       (.I0(ouput_buffer_1_0_V_q1[10]),
        .I1(ram_reg_bram_0_i_17__0_0[10]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[10]),
        .O(ram_reg_bram_0_i_24__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_25__0
       (.I0(ouput_buffer_1_0_V_q1[9]),
        .I1(ram_reg_bram_0_i_17__0_0[9]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[9]),
        .O(ram_reg_bram_0_i_25__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_26__0
       (.I0(ouput_buffer_1_0_V_q1[8]),
        .I1(ram_reg_bram_0_i_17__0_0[8]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[8]),
        .O(ram_reg_bram_0_i_26__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_27__0
       (.I0(ouput_buffer_1_0_V_q1[7]),
        .I1(ram_reg_bram_0_i_17__0_0[7]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[7]),
        .O(ram_reg_bram_0_i_27__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_28__0
       (.I0(ouput_buffer_1_0_V_q1[6]),
        .I1(ram_reg_bram_0_i_17__0_0[6]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[6]),
        .O(ram_reg_bram_0_i_28__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_29__0
       (.I0(ouput_buffer_1_0_V_q1[5]),
        .I1(ram_reg_bram_0_i_17__0_0[5]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[5]),
        .O(ram_reg_bram_0_i_29__0_n_2));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_2__1
       (.I0(add_ln211_5_fu_2288_p2[14]),
        .I1(ram_reg_bram_0_1),
        .I2(D[14]),
        .I3(ram_reg_bram_0_2[14]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[14]));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_30__0
       (.I0(ouput_buffer_1_0_V_q1[4]),
        .I1(ram_reg_bram_0_i_17__0_0[4]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[4]),
        .O(ram_reg_bram_0_i_30__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_31__0
       (.I0(ouput_buffer_1_0_V_q1[3]),
        .I1(ram_reg_bram_0_i_17__0_0[3]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[3]),
        .O(ram_reg_bram_0_i_31__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_32__0
       (.I0(ouput_buffer_1_0_V_q1[2]),
        .I1(ram_reg_bram_0_i_17__0_0[2]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[2]),
        .O(ram_reg_bram_0_i_32__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_33__0
       (.I0(ouput_buffer_1_0_V_q1[1]),
        .I1(ram_reg_bram_0_i_17__0_0[1]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[1]),
        .O(ram_reg_bram_0_i_33__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_34__0
       (.I0(ouput_buffer_1_0_V_q1[0]),
        .I1(ram_reg_bram_0_i_17__0_0[0]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_17__0_1[0]),
        .O(ram_reg_bram_0_i_34__0_n_2));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_3__0
       (.I0(add_ln211_5_fu_2288_p2[13]),
        .I1(ram_reg_bram_0_1),
        .I2(D[13]),
        .I3(ram_reg_bram_0_2[13]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[13]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_4__0
       (.I0(add_ln211_5_fu_2288_p2[12]),
        .I1(ram_reg_bram_0_1),
        .I2(D[12]),
        .I3(ram_reg_bram_0_2[12]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[12]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_5__0
       (.I0(add_ln211_5_fu_2288_p2[11]),
        .I1(ram_reg_bram_0_1),
        .I2(D[11]),
        .I3(ram_reg_bram_0_2[11]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[11]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_6__0
       (.I0(add_ln211_5_fu_2288_p2[10]),
        .I1(ram_reg_bram_0_1),
        .I2(D[10]),
        .I3(ram_reg_bram_0_2[10]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[10]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_7__0
       (.I0(add_ln211_5_fu_2288_p2[9]),
        .I1(ram_reg_bram_0_1),
        .I2(D[9]),
        .I3(ram_reg_bram_0_2[9]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[9]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_8__0
       (.I0(add_ln211_5_fu_2288_p2[8]),
        .I1(ram_reg_bram_0_1),
        .I2(D[8]),
        .I3(ram_reg_bram_0_2[8]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[8]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_9__0
       (.I0(add_ln211_5_fu_2288_p2[7]),
        .I1(ram_reg_bram_0_1),
        .I2(D[7]),
        .I3(ram_reg_bram_0_2[7]),
        .I4(ram_reg_bram_0_3),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_1_0_V_d0[7]));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_76
   (\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ,
    \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ,
    \p_Val2_14_reg_502_reg[6] ,
    select_ln468_fu_1782_p3,
    select_ln468_2_fu_1873_p3,
    ram_reg_bram_0_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ouput_buffer_0_0_V_ce1,
    ADDRARDADDR,
    Q,
    WEA,
    D,
    ram_reg_bram_0_1,
    p_Result_7_reg_3041,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    empty_28_reg_2774,
    ram_reg_bram_0_5,
    Yaxis_overlap_en_2_reg_325_pp1_iter6_reg,
    ram_reg_bram_0_i_33,
    ram_reg_bram_0_i_33_0,
    out,
    icmp_ln204_reg_2960_pp1_iter6_reg,
    xor_ln894_reg_3053,
    \accum_reg_overlap_V_0_0_1_reg_425_reg[15] ,
    cmp117_reg_2821_pp1_iter6_reg,
    \accum_reg_overlap_V_0_1_1_reg_414_reg[15] ,
    ram_reg_bram_0_i_34_0,
    ram_reg_bram_0_i_34_1);
  output \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ;
  output \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ;
  output \p_Val2_14_reg_502_reg[6] ;
  output [14:0]select_ln468_fu_1782_p3;
  output [14:0]select_ln468_2_fu_1873_p3;
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input ouput_buffer_0_0_V_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [0:0]WEA;
  input [15:0]D;
  input [15:0]ram_reg_bram_0_1;
  input p_Result_7_reg_3041;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input empty_28_reg_2774;
  input ram_reg_bram_0_5;
  input Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  input ram_reg_bram_0_i_33;
  input ram_reg_bram_0_i_33_0;
  input [3:0]out;
  input icmp_ln204_reg_2960_pp1_iter6_reg;
  input xor_ln894_reg_3053;
  input [14:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  input cmp117_reg_2821_pp1_iter6_reg;
  input [14:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  input [15:0]ram_reg_bram_0_i_34_0;
  input [15:0]ram_reg_bram_0_i_34_1;

  wire [10:0]ADDRARDADDR;
  wire [15:0]D;
  wire \DDR_write_data_V_0_0_1_fu_170[7]_i_3_n_2 ;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_325_pp1_iter6_reg;
  wire [14:0]\accum_reg_overlap_V_0_0_1_reg_425_reg[15] ;
  wire [14:0]\accum_reg_overlap_V_0_1_1_reg_414_reg[15] ;
  wire [15:0]add_ln211_fu_2237_p2;
  wire ap_clk;
  wire cmp117_reg_2821_pp1_iter6_reg;
  wire empty_28_reg_2774;
  wire icmp_ln204_reg_2960_pp1_iter6_reg;
  wire \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ;
  wire \icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ;
  wire ouput_buffer_0_0_V_ce1;
  wire [15:0]ouput_buffer_0_0_V_d0;
  wire [15:0]ouput_buffer_0_0_V_q1;
  wire ouput_buffer_0_0_V_we0;
  wire [3:0]out;
  wire p_Result_7_reg_3041;
  wire \p_Val2_14_reg_502_reg[6] ;
  wire [7:0]ram_reg_bram_0_0;
  wire [15:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_i_33;
  wire ram_reg_bram_0_i_33_0;
  wire [15:0]ram_reg_bram_0_i_34_0;
  wire [15:0]ram_reg_bram_0_i_34_1;
  wire ram_reg_bram_0_i_34_n_3;
  wire ram_reg_bram_0_i_34_n_4;
  wire ram_reg_bram_0_i_34_n_5;
  wire ram_reg_bram_0_i_34_n_6;
  wire ram_reg_bram_0_i_34_n_7;
  wire ram_reg_bram_0_i_34_n_8;
  wire ram_reg_bram_0_i_34_n_9;
  wire ram_reg_bram_0_i_37_n_2;
  wire ram_reg_bram_0_i_37_n_3;
  wire ram_reg_bram_0_i_37_n_4;
  wire ram_reg_bram_0_i_37_n_5;
  wire ram_reg_bram_0_i_37_n_6;
  wire ram_reg_bram_0_i_37_n_7;
  wire ram_reg_bram_0_i_37_n_8;
  wire ram_reg_bram_0_i_37_n_9;
  wire ram_reg_bram_0_i_43_n_2;
  wire ram_reg_bram_0_i_44_n_2;
  wire ram_reg_bram_0_i_45_n_2;
  wire ram_reg_bram_0_i_46_n_2;
  wire ram_reg_bram_0_i_47_n_2;
  wire ram_reg_bram_0_i_48_n_2;
  wire ram_reg_bram_0_i_49_n_2;
  wire ram_reg_bram_0_i_50_n_2;
  wire ram_reg_bram_0_i_51_n_2;
  wire ram_reg_bram_0_i_52_n_2;
  wire ram_reg_bram_0_i_53_n_2;
  wire ram_reg_bram_0_i_54_n_2;
  wire ram_reg_bram_0_i_55_n_2;
  wire ram_reg_bram_0_i_56_n_2;
  wire ram_reg_bram_0_i_57_n_2;
  wire ram_reg_bram_0_i_58_n_2;
  wire ram_reg_bram_0_i_65_n_2;
  wire [14:0]select_ln468_2_fu_1873_p3;
  wire [14:0]select_ln468_fu_1782_p3;
  wire xor_ln894_reg_3053;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_34_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_0_0_1_fu_170[0]_i_1 
       (.I0(add_ln211_fu_2237_p2[8]),
        .I1(add_ln211_fu_2237_p2[7]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \DDR_write_data_V_0_0_1_fu_170[1]_i_1 
       (.I0(add_ln211_fu_2237_p2[7]),
        .I1(add_ln211_fu_2237_p2[8]),
        .I2(add_ln211_fu_2237_p2[9]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \DDR_write_data_V_0_0_1_fu_170[2]_i_1 
       (.I0(add_ln211_fu_2237_p2[9]),
        .I1(add_ln211_fu_2237_p2[8]),
        .I2(add_ln211_fu_2237_p2[7]),
        .I3(add_ln211_fu_2237_p2[10]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \DDR_write_data_V_0_0_1_fu_170[3]_i_1 
       (.I0(add_ln211_fu_2237_p2[10]),
        .I1(add_ln211_fu_2237_p2[7]),
        .I2(add_ln211_fu_2237_p2[8]),
        .I3(add_ln211_fu_2237_p2[9]),
        .I4(add_ln211_fu_2237_p2[11]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \DDR_write_data_V_0_0_1_fu_170[4]_i_1 
       (.I0(add_ln211_fu_2237_p2[12]),
        .I1(add_ln211_fu_2237_p2[9]),
        .I2(add_ln211_fu_2237_p2[8]),
        .I3(add_ln211_fu_2237_p2[7]),
        .I4(add_ln211_fu_2237_p2[10]),
        .I5(add_ln211_fu_2237_p2[11]),
        .O(ram_reg_bram_0_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \DDR_write_data_V_0_0_1_fu_170[5]_i_1 
       (.I0(\DDR_write_data_V_0_0_1_fu_170[7]_i_3_n_2 ),
        .I1(add_ln211_fu_2237_p2[13]),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \DDR_write_data_V_0_0_1_fu_170[6]_i_1 
       (.I0(add_ln211_fu_2237_p2[13]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_3_n_2 ),
        .I2(add_ln211_fu_2237_p2[14]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_2 
       (.I0(add_ln211_fu_2237_p2[14]),
        .I1(\DDR_write_data_V_0_0_1_fu_170[7]_i_3_n_2 ),
        .I2(add_ln211_fu_2237_p2[13]),
        .I3(add_ln211_fu_2237_p2[15]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \DDR_write_data_V_0_0_1_fu_170[7]_i_3 
       (.I0(add_ln211_fu_2237_p2[12]),
        .I1(add_ln211_fu_2237_p2[9]),
        .I2(add_ln211_fu_2237_p2[8]),
        .I3(add_ln211_fu_2237_p2[7]),
        .I4(add_ln211_fu_2237_p2[10]),
        .I5(add_ln211_fu_2237_p2[11]),
        .O(\DDR_write_data_V_0_0_1_fu_170[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_2 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_3 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_4 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_5 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_6 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_7 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[15]_i_8 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_2 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_3 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_4 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_5 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_6 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_7 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_8 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_0_1_reg_425[7]_i_9 
       (.I0(\accum_reg_overlap_V_0_0_1_reg_425_reg[15] [0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_fu_1782_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_2 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [14]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_3 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [13]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_4 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [12]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_5 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [11]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_6 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [10]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_7 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [9]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[15]_i_8 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [8]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_2 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [7]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_3 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [6]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_4 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [5]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_5 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [4]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_6 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [3]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_7 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [2]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_8 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [1]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_414[7]_i_9 
       (.I0(\accum_reg_overlap_V_0_1_1_reg_414_reg[15] [0]),
        .I1(cmp117_reg_2821_pp1_iter6_reg),
        .O(select_ln468_2_fu_1873_p3[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ouput_buffer_0_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ouput_buffer_0_0_V_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],ouput_buffer_0_0_V_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ouput_buffer_0_0_V_we0),
        .ENBWREN(ouput_buffer_0_0_V_ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_14__1
       (.I0(add_ln211_fu_2237_p2[15]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[15]),
        .I3(ram_reg_bram_0_1[15]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[15]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_15__1
       (.I0(add_ln211_fu_2237_p2[14]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[14]),
        .I3(ram_reg_bram_0_1[14]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[14]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_16__1
       (.I0(add_ln211_fu_2237_p2[13]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[13]),
        .I3(ram_reg_bram_0_1[13]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[13]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_17
       (.I0(add_ln211_fu_2237_p2[12]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[12]),
        .I3(ram_reg_bram_0_1[12]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[12]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_18
       (.I0(add_ln211_fu_2237_p2[11]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[11]),
        .I3(ram_reg_bram_0_1[11]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[11]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_19
       (.I0(add_ln211_fu_2237_p2[10]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[10]),
        .I3(ram_reg_bram_0_1[10]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[10]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_20
       (.I0(add_ln211_fu_2237_p2[9]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[9]),
        .I3(ram_reg_bram_0_1[9]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[9]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_21
       (.I0(add_ln211_fu_2237_p2[8]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[8]),
        .I3(ram_reg_bram_0_1[8]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[8]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_22
       (.I0(add_ln211_fu_2237_p2[7]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[7]),
        .I3(ram_reg_bram_0_1[7]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[7]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_23
       (.I0(add_ln211_fu_2237_p2[6]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[6]),
        .I3(ram_reg_bram_0_1[6]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[6]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_24
       (.I0(add_ln211_fu_2237_p2[5]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[5]),
        .I3(ram_reg_bram_0_1[5]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[5]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_25
       (.I0(add_ln211_fu_2237_p2[4]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[4]),
        .I3(ram_reg_bram_0_1[4]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[4]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_26
       (.I0(add_ln211_fu_2237_p2[3]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[3]),
        .I3(ram_reg_bram_0_1[3]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[3]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_27
       (.I0(add_ln211_fu_2237_p2[2]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[2]),
        .I3(ram_reg_bram_0_1[2]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[2]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_28
       (.I0(add_ln211_fu_2237_p2[1]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[1]),
        .I3(ram_reg_bram_0_1[1]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[1]));
  LUT6 #(
    .INIT(64'hFF222222F2F22222)) 
    ram_reg_bram_0_i_29
       (.I0(add_ln211_fu_2237_p2[0]),
        .I1(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ),
        .I2(D[0]),
        .I3(ram_reg_bram_0_1[0]),
        .I4(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ),
        .I5(p_Result_7_reg_3041),
        .O(ouput_buffer_0_0_V_d0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_34
       (.CI(ram_reg_bram_0_i_37_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_34_CO_UNCONNECTED[7],ram_reg_bram_0_i_34_n_3,ram_reg_bram_0_i_34_n_4,ram_reg_bram_0_i_34_n_5,ram_reg_bram_0_i_34_n_6,ram_reg_bram_0_i_34_n_7,ram_reg_bram_0_i_34_n_8,ram_reg_bram_0_i_34_n_9}),
        .DI({1'b0,ouput_buffer_0_0_V_q1[14:8]}),
        .O(add_ln211_fu_2237_p2[15:8]),
        .S({ram_reg_bram_0_i_43_n_2,ram_reg_bram_0_i_44_n_2,ram_reg_bram_0_i_45_n_2,ram_reg_bram_0_i_46_n_2,ram_reg_bram_0_i_47_n_2,ram_reg_bram_0_i_48_n_2,ram_reg_bram_0_i_49_n_2,ram_reg_bram_0_i_50_n_2}));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFBFFFB)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_0_2),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .I3(empty_28_reg_2774),
        .I4(\p_Val2_14_reg_502_reg[6] ),
        .I5(ram_reg_bram_0_5),
        .O(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h4444400000000000)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_0_2),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_5),
        .I3(\p_Val2_14_reg_502_reg[6] ),
        .I4(empty_28_reg_2774),
        .I5(Yaxis_overlap_en_2_reg_325_pp1_iter6_reg),
        .O(\icmp_ln686_reg_2800_pp1_iter6_reg_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_37
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_37_n_2,ram_reg_bram_0_i_37_n_3,ram_reg_bram_0_i_37_n_4,ram_reg_bram_0_i_37_n_5,ram_reg_bram_0_i_37_n_6,ram_reg_bram_0_i_37_n_7,ram_reg_bram_0_i_37_n_8,ram_reg_bram_0_i_37_n_9}),
        .DI(ouput_buffer_0_0_V_q1[7:0]),
        .O(add_ln211_fu_2237_p2[7:0]),
        .S({ram_reg_bram_0_i_51_n_2,ram_reg_bram_0_i_52_n_2,ram_reg_bram_0_i_53_n_2,ram_reg_bram_0_i_54_n_2,ram_reg_bram_0_i_55_n_2,ram_reg_bram_0_i_56_n_2,ram_reg_bram_0_i_57_n_2,ram_reg_bram_0_i_58_n_2}));
  LUT6 #(
    .INIT(64'h77F777F777F70000)) 
    ram_reg_bram_0_i_42
       (.I0(ram_reg_bram_0_i_33),
        .I1(ram_reg_bram_0_i_65_n_2),
        .I2(ram_reg_bram_0_i_33_0),
        .I3(out[0]),
        .I4(icmp_ln204_reg_2960_pp1_iter6_reg),
        .I5(xor_ln894_reg_3053),
        .O(\p_Val2_14_reg_502_reg[6] ));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_43
       (.I0(ouput_buffer_0_0_V_q1[15]),
        .I1(ram_reg_bram_0_i_34_0[15]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[15]),
        .O(ram_reg_bram_0_i_43_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_44
       (.I0(ouput_buffer_0_0_V_q1[14]),
        .I1(ram_reg_bram_0_i_34_0[14]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[14]),
        .O(ram_reg_bram_0_i_44_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_45
       (.I0(ouput_buffer_0_0_V_q1[13]),
        .I1(ram_reg_bram_0_i_34_0[13]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[13]),
        .O(ram_reg_bram_0_i_45_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_46
       (.I0(ouput_buffer_0_0_V_q1[12]),
        .I1(ram_reg_bram_0_i_34_0[12]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[12]),
        .O(ram_reg_bram_0_i_46_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_47
       (.I0(ouput_buffer_0_0_V_q1[11]),
        .I1(ram_reg_bram_0_i_34_0[11]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[11]),
        .O(ram_reg_bram_0_i_47_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_48
       (.I0(ouput_buffer_0_0_V_q1[10]),
        .I1(ram_reg_bram_0_i_34_0[10]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[10]),
        .O(ram_reg_bram_0_i_48_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_49
       (.I0(ouput_buffer_0_0_V_q1[9]),
        .I1(ram_reg_bram_0_i_34_0[9]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[9]),
        .O(ram_reg_bram_0_i_49_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_50
       (.I0(ouput_buffer_0_0_V_q1[8]),
        .I1(ram_reg_bram_0_i_34_0[8]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[8]),
        .O(ram_reg_bram_0_i_50_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_51
       (.I0(ouput_buffer_0_0_V_q1[7]),
        .I1(ram_reg_bram_0_i_34_0[7]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[7]),
        .O(ram_reg_bram_0_i_51_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_52
       (.I0(ouput_buffer_0_0_V_q1[6]),
        .I1(ram_reg_bram_0_i_34_0[6]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[6]),
        .O(ram_reg_bram_0_i_52_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_53
       (.I0(ouput_buffer_0_0_V_q1[5]),
        .I1(ram_reg_bram_0_i_34_0[5]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[5]),
        .O(ram_reg_bram_0_i_53_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_54
       (.I0(ouput_buffer_0_0_V_q1[4]),
        .I1(ram_reg_bram_0_i_34_0[4]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[4]),
        .O(ram_reg_bram_0_i_54_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_55
       (.I0(ouput_buffer_0_0_V_q1[3]),
        .I1(ram_reg_bram_0_i_34_0[3]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[3]),
        .O(ram_reg_bram_0_i_55_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_56
       (.I0(ouput_buffer_0_0_V_q1[2]),
        .I1(ram_reg_bram_0_i_34_0[2]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[2]),
        .O(ram_reg_bram_0_i_56_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_57
       (.I0(ouput_buffer_0_0_V_q1[1]),
        .I1(ram_reg_bram_0_i_34_0[1]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[1]),
        .O(ram_reg_bram_0_i_57_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_58
       (.I0(ouput_buffer_0_0_V_q1[0]),
        .I1(ram_reg_bram_0_i_34_0[0]),
        .I2(p_Result_7_reg_3041),
        .I3(ram_reg_bram_0_i_34_1[0]),
        .O(ram_reg_bram_0_i_58_n_2));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_bram_0_i_65
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[1]),
        .O(ram_reg_bram_0_i_65_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    \start_fu_64_reg[0] ,
    ack_out117_out,
    ap_enable_reg_pp0_iter1_reg,
    \axi_last_V_1_reg_274_reg[0] ,
    video_in_TREADY_int_regslice,
    Loop_loop_height_proc31_U0_img_in_data_write,
    ap_enable_reg_pp0_iter0_reg,
    E,
    SR,
    \ap_CS_fsm_reg[2] ,
    \eol_2_reg_158_reg[0] ,
    \eol_2_reg_158_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    icmp_ln119_fu_177_p2,
    CO,
    ap_enable_reg_pp0_iter0,
    ap_NS_fsm110_out,
    video_in_TUSER_int_regslice,
    start_fu_64,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    p_1_in,
    axi_last_V_1_reg_274,
    icmp_ln122_reg_265,
    \eol_reg_104_reg[0] ,
    video_in_TVALID,
    eol_2_reg_158,
    or_ln134_reg_283,
    or_ln131_reg_279,
    ap_predicate_op47_write_state4,
    img_in_data_full_n,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_0,
    video_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output [1:0]D;
  output \start_fu_64_reg[0] ;
  output ack_out117_out;
  output ap_enable_reg_pp0_iter1_reg;
  output \axi_last_V_1_reg_274_reg[0] ;
  output video_in_TREADY_int_regslice;
  output Loop_loop_height_proc31_U0_img_in_data_write;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]E;
  output [0:0]SR;
  output \ap_CS_fsm_reg[2] ;
  output \eol_2_reg_158_reg[0] ;
  output \eol_2_reg_158_reg[0]_0 ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input icmp_ln119_fu_177_p2;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter0;
  input ap_NS_fsm110_out;
  input video_in_TUSER_int_regslice;
  input [0:0]start_fu_64;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input p_1_in;
  input axi_last_V_1_reg_274;
  input icmp_ln122_reg_265;
  input \eol_reg_104_reg[0] ;
  input video_in_TVALID;
  input eol_2_reg_158;
  input or_ln134_reg_283;
  input or_ln131_reg_279;
  input ap_predicate_op47_write_state4;
  input img_in_data_full_n;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel;
  input B_V_data_1_sel_rd_reg_1;
  input B_V_data_1_sel_0;
  input [23:0]video_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_2_[0] ;
  wire \B_V_data_1_payload_A_reg_n_2_[10] ;
  wire \B_V_data_1_payload_A_reg_n_2_[11] ;
  wire \B_V_data_1_payload_A_reg_n_2_[12] ;
  wire \B_V_data_1_payload_A_reg_n_2_[13] ;
  wire \B_V_data_1_payload_A_reg_n_2_[14] ;
  wire \B_V_data_1_payload_A_reg_n_2_[15] ;
  wire \B_V_data_1_payload_A_reg_n_2_[16] ;
  wire \B_V_data_1_payload_A_reg_n_2_[17] ;
  wire \B_V_data_1_payload_A_reg_n_2_[18] ;
  wire \B_V_data_1_payload_A_reg_n_2_[19] ;
  wire \B_V_data_1_payload_A_reg_n_2_[1] ;
  wire \B_V_data_1_payload_A_reg_n_2_[20] ;
  wire \B_V_data_1_payload_A_reg_n_2_[21] ;
  wire \B_V_data_1_payload_A_reg_n_2_[22] ;
  wire \B_V_data_1_payload_A_reg_n_2_[23] ;
  wire \B_V_data_1_payload_A_reg_n_2_[2] ;
  wire \B_V_data_1_payload_A_reg_n_2_[3] ;
  wire \B_V_data_1_payload_A_reg_n_2_[4] ;
  wire \B_V_data_1_payload_A_reg_n_2_[5] ;
  wire \B_V_data_1_payload_A_reg_n_2_[6] ;
  wire \B_V_data_1_payload_A_reg_n_2_[7] ;
  wire \B_V_data_1_payload_A_reg_n_2_[8] ;
  wire \B_V_data_1_payload_A_reg_n_2_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_2_[0] ;
  wire \B_V_data_1_payload_B_reg_n_2_[10] ;
  wire \B_V_data_1_payload_B_reg_n_2_[11] ;
  wire \B_V_data_1_payload_B_reg_n_2_[12] ;
  wire \B_V_data_1_payload_B_reg_n_2_[13] ;
  wire \B_V_data_1_payload_B_reg_n_2_[14] ;
  wire \B_V_data_1_payload_B_reg_n_2_[15] ;
  wire \B_V_data_1_payload_B_reg_n_2_[16] ;
  wire \B_V_data_1_payload_B_reg_n_2_[17] ;
  wire \B_V_data_1_payload_B_reg_n_2_[18] ;
  wire \B_V_data_1_payload_B_reg_n_2_[19] ;
  wire \B_V_data_1_payload_B_reg_n_2_[1] ;
  wire \B_V_data_1_payload_B_reg_n_2_[20] ;
  wire \B_V_data_1_payload_B_reg_n_2_[21] ;
  wire \B_V_data_1_payload_B_reg_n_2_[22] ;
  wire \B_V_data_1_payload_B_reg_n_2_[23] ;
  wire \B_V_data_1_payload_B_reg_n_2_[2] ;
  wire \B_V_data_1_payload_B_reg_n_2_[3] ;
  wire \B_V_data_1_payload_B_reg_n_2_[4] ;
  wire \B_V_data_1_payload_B_reg_n_2_[5] ;
  wire \B_V_data_1_payload_B_reg_n_2_[6] ;
  wire \B_V_data_1_payload_B_reg_n_2_[7] ;
  wire \B_V_data_1_payload_B_reg_n_2_[8] ;
  wire \B_V_data_1_payload_B_reg_n_2_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_2;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_2 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc31_U0_img_in_data_write;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ack_out117_out;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm110_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_predicate_op47_write_state4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_274;
  wire \axi_last_V_1_reg_274_reg[0] ;
  wire eol_2_reg_158;
  wire \eol_2_reg_158_reg[0] ;
  wire \eol_2_reg_158_reg[0]_0 ;
  wire \eol_reg_104_reg[0] ;
  wire icmp_ln119_fu_177_p2;
  wire icmp_ln122_reg_265;
  wire img_in_data_full_n;
  wire or_ln131_reg_279;
  wire or_ln134_reg_283;
  wire p_1_in;
  wire p_8_in;
  wire [0:0]start_fu_64;
  wire \start_fu_64_reg[0] ;
  wire [23:0]video_in_TDATA;
  wire video_in_TREADY_int_regslice;
  wire video_in_TUSER_int_regslice;
  wire video_in_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4555FFFFBAAA0000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\eol_2_reg_158_reg[0] ));
  LUT6 #(
    .INIT(64'h4555FFFFBAAA0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\eol_2_reg_158_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h4F5FB0A0)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_2),
        .Q(B_V_data_1_sel__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(video_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(video_in_TREADY_int_regslice),
        .I4(video_in_TVALID),
        .O(\B_V_data_1_state[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF0FCFFFFFAFEF)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(eol_2_reg_158),
        .I4(ack_out117_out),
        .I5(video_in_TVALID),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(ack_out117_out),
        .I1(eol_2_reg_158),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .O(video_in_TREADY_int_regslice));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_2 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF2FF22222222)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[0]),
        .I1(icmp_ln119_fu_177_p2),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_11001),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(CO),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h0000A0A0C000C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(p_1_in),
        .I5(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[0] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[10] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[11] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[12] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[13] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[14] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[15] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[16] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[17] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[18] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[19] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[1] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[20] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[21] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[22] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[23] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[2] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[3] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[4] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[5] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[6] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[7] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[8] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_269[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[9] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'hC5555555C0000000)) 
    \eol_reg_104[0]_i_1 
       (.I0(p_1_in),
        .I1(axi_last_V_1_reg_274),
        .I2(icmp_ln122_reg_265),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(p_8_in),
        .I5(\eol_reg_104_reg[0] ),
        .O(\axi_last_V_1_reg_274_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \eol_reg_104[0]_i_2 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_11001),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln122_reg_265[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln122_reg_265),
        .O(\ap_CS_fsm_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_116[31]_i_1 
       (.I0(p_1_in),
        .I1(ack_out117_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_reg_116[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_block_pp0_stage0_11001),
        .O(ack_out117_out));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \j_reg_116[31]_i_6 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(ap_predicate_op47_write_state4),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(img_in_data_full_n),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'h00008A0000000000)) 
    mem_reg_bram_0_i_12
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(or_ln134_reg_283),
        .I2(or_ln131_reg_279),
        .I3(icmp_ln122_reg_265),
        .I4(ap_block_pp0_stage0_11001),
        .I5(Q[1]),
        .O(Loop_loop_height_proc31_U0_img_in_data_write));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \or_ln131_reg_279[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_11001),
        .O(E));
  LUT5 #(
    .INIT(32'hCFCFCC44)) 
    \start_fu_64[0]_i_1 
       (.I0(CO),
        .I1(ack_out117_out),
        .I2(ap_NS_fsm110_out),
        .I3(video_in_TUSER_int_regslice),
        .I4(start_fu_64),
        .O(\start_fu_64_reg[0] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_117
   (\B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    E,
    SR,
    ap_rst_n_0,
    ap_rst_n_1,
    \sof_reg_104_reg[0] ,
    D,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_2,
    icmp_ln190_reg_1940,
    \icmp_ln190_reg_194_reg[0] ,
    \B_V_data_1_state_reg[0]_1 ,
    video_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    icmp_ln190_fu_167_p2,
    \tmp_last_V_reg_203_reg[0] ,
    \tmp_last_V_reg_203_reg[0]_0 ,
    \tmp_last_V_reg_203_reg[0]_1 ,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2_reg,
    sof_reg_104,
    sof_2_reg_140,
    icmp_ln190_reg_194_pp0_iter1_reg,
    video_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    img_out_data_empty_n,
    Loop_loop_height_proc3033_U0_ap_start,
    icmp_ln188_fu_155_p2,
    \B_V_data_1_payload_B_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]E;
  output [0:0]SR;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output \sof_reg_104_reg[0] ;
  output [3:0]D;
  output \ap_CS_fsm_reg[1] ;
  output ap_rst_n_2;
  output icmp_ln190_reg_1940;
  output \icmp_ln190_reg_194_reg[0] ;
  output [0:0]\B_V_data_1_state_reg[0]_1 ;
  output [23:0]video_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input icmp_ln190_fu_167_p2;
  input \tmp_last_V_reg_203_reg[0] ;
  input \tmp_last_V_reg_203_reg[0]_0 ;
  input \tmp_last_V_reg_203_reg[0]_1 ;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2_reg;
  input sof_reg_104;
  input sof_2_reg_140;
  input icmp_ln190_reg_194_pp0_iter1_reg;
  input video_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input img_out_data_empty_n;
  input Loop_loop_height_proc3033_U0_ap_start;
  input icmp_ln188_fu_155_p2;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_2_[0] ;
  wire \B_V_data_1_payload_A_reg_n_2_[10] ;
  wire \B_V_data_1_payload_A_reg_n_2_[11] ;
  wire \B_V_data_1_payload_A_reg_n_2_[12] ;
  wire \B_V_data_1_payload_A_reg_n_2_[13] ;
  wire \B_V_data_1_payload_A_reg_n_2_[14] ;
  wire \B_V_data_1_payload_A_reg_n_2_[15] ;
  wire \B_V_data_1_payload_A_reg_n_2_[16] ;
  wire \B_V_data_1_payload_A_reg_n_2_[17] ;
  wire \B_V_data_1_payload_A_reg_n_2_[18] ;
  wire \B_V_data_1_payload_A_reg_n_2_[19] ;
  wire \B_V_data_1_payload_A_reg_n_2_[1] ;
  wire \B_V_data_1_payload_A_reg_n_2_[20] ;
  wire \B_V_data_1_payload_A_reg_n_2_[21] ;
  wire \B_V_data_1_payload_A_reg_n_2_[22] ;
  wire \B_V_data_1_payload_A_reg_n_2_[23] ;
  wire \B_V_data_1_payload_A_reg_n_2_[2] ;
  wire \B_V_data_1_payload_A_reg_n_2_[3] ;
  wire \B_V_data_1_payload_A_reg_n_2_[4] ;
  wire \B_V_data_1_payload_A_reg_n_2_[5] ;
  wire \B_V_data_1_payload_A_reg_n_2_[6] ;
  wire \B_V_data_1_payload_A_reg_n_2_[7] ;
  wire \B_V_data_1_payload_A_reg_n_2_[8] ;
  wire \B_V_data_1_payload_A_reg_n_2_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_2_[0] ;
  wire \B_V_data_1_payload_B_reg_n_2_[10] ;
  wire \B_V_data_1_payload_B_reg_n_2_[11] ;
  wire \B_V_data_1_payload_B_reg_n_2_[12] ;
  wire \B_V_data_1_payload_B_reg_n_2_[13] ;
  wire \B_V_data_1_payload_B_reg_n_2_[14] ;
  wire \B_V_data_1_payload_B_reg_n_2_[15] ;
  wire \B_V_data_1_payload_B_reg_n_2_[16] ;
  wire \B_V_data_1_payload_B_reg_n_2_[17] ;
  wire \B_V_data_1_payload_B_reg_n_2_[18] ;
  wire \B_V_data_1_payload_B_reg_n_2_[19] ;
  wire \B_V_data_1_payload_B_reg_n_2_[1] ;
  wire \B_V_data_1_payload_B_reg_n_2_[20] ;
  wire \B_V_data_1_payload_B_reg_n_2_[21] ;
  wire \B_V_data_1_payload_B_reg_n_2_[22] ;
  wire \B_V_data_1_payload_B_reg_n_2_[23] ;
  wire \B_V_data_1_payload_B_reg_n_2_[2] ;
  wire \B_V_data_1_payload_B_reg_n_2_[3] ;
  wire \B_V_data_1_payload_B_reg_n_2_[4] ;
  wire \B_V_data_1_payload_B_reg_n_2_[5] ;
  wire \B_V_data_1_payload_B_reg_n_2_[6] ;
  wire \B_V_data_1_payload_B_reg_n_2_[7] ;
  wire \B_V_data_1_payload_B_reg_n_2_[8] ;
  wire \B_V_data_1_payload_B_reg_n_2_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_2 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]\B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [3:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc3033_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__2_n_2 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm18_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_inv;
  wire icmp_ln188_fu_155_p2;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg[0] ;
  wire img_out_data_empty_n;
  wire sof_2_reg_140;
  wire sof_reg_104;
  wire \sof_reg_104_reg[0] ;
  wire \tmp_last_V_reg_203_reg[0] ;
  wire \tmp_last_V_reg_203_reg[0]_0 ;
  wire \tmp_last_V_reg_203_reg[0]_1 ;
  wire [23:0]video_out_TDATA;
  wire video_out_TREADY;
  wire video_out_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(video_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(video_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(video_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8A88AA00)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\icmp_ln190_reg_194_reg[0] ),
        .I2(video_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(video_out_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(ap_block_pp0_stage0_11001),
        .O(\icmp_ln190_reg_194_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(video_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(video_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_2 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(video_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[1]),
        .I2(Loop_loop_height_proc3033_U0_ap_start),
        .I3(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAFFEAEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Loop_loop_height_proc3033_U0_ap_start),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(Q[1]),
        .I5(ap_NS_fsm18_out),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8CFF8C8C8C8C8C8C)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2__2_n_2 ),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(ap_NS_fsm18_out),
        .I5(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm[2]_i_2__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(Q[1]),
        .I1(video_out_TREADY),
        .I2(video_out_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(icmp_ln188_fu_155_p2),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h000080AA)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(Q[1]),
        .I1(video_out_TREADY),
        .I2(video_out_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(icmp_ln188_fu_155_p2),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(ap_block_pp0_stage0_11001),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm18_out),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln190_fu_167_p2),
        .I4(ap_block_pp0_stage0_11001),
        .I5(Q[2]),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_NS_fsm18_out),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001),
        .I5(ap_NS_fsm18_out),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \i_reg_189[10]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(video_out_TREADY_int_regslice),
        .I2(video_out_TREADY),
        .I3(Q[1]),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln190_reg_194[0]_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001),
        .O(icmp_ln190_reg_1940));
  LUT6 #(
    .INIT(64'h040C04FF040C040C)) 
    \icmp_ln190_reg_194[0]_i_3 
       (.I0(img_out_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(video_out_TREADY_int_regslice),
        .I4(icmp_ln190_reg_194_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(ap_block_pp0_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFDFF0000)) 
    \j_1_reg_129[10]_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln190_fu_167_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_NS_fsm18_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \j_1_reg_129[10]_i_2 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln190_fu_167_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(E));
  LUT6 #(
    .INIT(64'hCFC08A80CFC0CFC0)) 
    \sof_2_reg_140[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(sof_reg_104),
        .I2(ap_NS_fsm18_out),
        .I3(sof_2_reg_140),
        .I4(icmp_ln190_reg_194_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(\sof_reg_104_reg[0] ));
  LUT6 #(
    .INIT(64'hFDFDFFFD00000200)) 
    \tmp_last_V_reg_203[0]_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln190_fu_167_p2),
        .I3(\tmp_last_V_reg_203_reg[0] ),
        .I4(\tmp_last_V_reg_203_reg[0]_0 ),
        .I5(\tmp_last_V_reg_203_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[10] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[11] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[12] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[13] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[14] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[15] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[16] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[17] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[18] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[19] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[1] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[20] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[21] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[22] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[23] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[2] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[3] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[4] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[5] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[6] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[7] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[8] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[9] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \eol_reg_104_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    ap_rst_n,
    video_in_TREADY_int_regslice,
    video_in_TVALID,
    video_in_TLAST,
    \eol_2_reg_158_reg[0] ,
    Q,
    eol_2_reg_158,
    \eol_2_reg_158_reg[0]_0 ,
    E,
    axi_last_V_1_reg_274);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \eol_reg_104_reg[0] ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input ap_rst_n;
  input video_in_TREADY_int_regslice;
  input video_in_TVALID;
  input [0:0]video_in_TLAST;
  input \eol_2_reg_158_reg[0] ;
  input [1:0]Q;
  input eol_2_reg_158;
  input \eol_2_reg_158_reg[0]_0 ;
  input [0:0]E;
  input axi_last_V_1_reg_274;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_2 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_2 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_2 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_274;
  wire eol_2_reg_158;
  wire \eol_2_reg_158_reg[0] ;
  wire \eol_2_reg_158_reg[0]_0 ;
  wire \eol_reg_104_reg[0] ;
  wire [0:0]video_in_TLAST;
  wire video_in_TLAST_int_regslice;
  wire video_in_TREADY_int_regslice;
  wire video_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(video_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(video_in_TREADY_int_regslice),
        .I4(video_in_TVALID),
        .O(\B_V_data_1_state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(video_in_TREADY_int_regslice),
        .I3(video_in_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_2 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_V_1_reg_274[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(E),
        .I4(axi_last_V_1_reg_274),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFACAFA0AFA0AFA0)) 
    \eol_2_reg_158[0]_i_1 
       (.I0(\eol_2_reg_158_reg[0] ),
        .I1(video_in_TLAST_int_regslice),
        .I2(Q[0]),
        .I3(eol_2_reg_158),
        .I4(\eol_2_reg_158_reg[0]_0 ),
        .I5(Q[1]),
        .O(\eol_reg_104_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_2_reg_158[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_in_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_116
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    CO,
    ap_predicate_op47_write_state4,
    or_ln131_fu_219_p2,
    video_in_TUSER_int_regslice,
    D,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    Q,
    start_fu_64,
    ap_rst_n,
    video_in_TREADY_int_regslice,
    video_in_TVALID,
    or_ln134_reg_283,
    or_ln131_reg_279,
    icmp_ln122_reg_265,
    video_in_TUSER,
    E);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output [0:0]CO;
  output ap_predicate_op47_write_state4;
  output or_ln131_fu_219_p2;
  output video_in_TUSER_int_regslice;
  output [31:0]D;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input [31:0]Q;
  input [0:0]start_fu_64;
  input ap_rst_n;
  input video_in_TREADY_int_regslice;
  input video_in_TVALID;
  input or_ln134_reg_283;
  input or_ln131_reg_279;
  input icmp_ln122_reg_265;
  input [0:0]video_in_TUSER;
  input [0:0]E;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_2 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_2 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_2 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_predicate_op47_write_state4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln122_reg_265;
  wire \j_reg_116[31]_i_10_n_2 ;
  wire \j_reg_116[31]_i_11_n_2 ;
  wire \j_reg_116[31]_i_12_n_2 ;
  wire \j_reg_116[31]_i_14_n_2 ;
  wire \j_reg_116[31]_i_15_n_2 ;
  wire \j_reg_116[31]_i_16_n_2 ;
  wire \j_reg_116[31]_i_17_n_2 ;
  wire \j_reg_116[31]_i_18_n_2 ;
  wire \j_reg_116[31]_i_19_n_2 ;
  wire \j_reg_116[31]_i_20_n_2 ;
  wire \j_reg_116[31]_i_21_n_2 ;
  wire \j_reg_116[31]_i_22_n_2 ;
  wire \j_reg_116[31]_i_23_n_2 ;
  wire \j_reg_116[31]_i_24_n_2 ;
  wire \j_reg_116[31]_i_8_n_2 ;
  wire \j_reg_116[31]_i_9_n_2 ;
  wire \j_reg_116[7]_i_2_n_2 ;
  wire \j_reg_116_reg[15]_i_1_n_2 ;
  wire \j_reg_116_reg[15]_i_1_n_3 ;
  wire \j_reg_116_reg[15]_i_1_n_4 ;
  wire \j_reg_116_reg[15]_i_1_n_5 ;
  wire \j_reg_116_reg[15]_i_1_n_6 ;
  wire \j_reg_116_reg[15]_i_1_n_7 ;
  wire \j_reg_116_reg[15]_i_1_n_8 ;
  wire \j_reg_116_reg[15]_i_1_n_9 ;
  wire \j_reg_116_reg[23]_i_1_n_2 ;
  wire \j_reg_116_reg[23]_i_1_n_3 ;
  wire \j_reg_116_reg[23]_i_1_n_4 ;
  wire \j_reg_116_reg[23]_i_1_n_5 ;
  wire \j_reg_116_reg[23]_i_1_n_6 ;
  wire \j_reg_116_reg[23]_i_1_n_7 ;
  wire \j_reg_116_reg[23]_i_1_n_8 ;
  wire \j_reg_116_reg[23]_i_1_n_9 ;
  wire \j_reg_116_reg[31]_i_3_n_3 ;
  wire \j_reg_116_reg[31]_i_3_n_4 ;
  wire \j_reg_116_reg[31]_i_3_n_5 ;
  wire \j_reg_116_reg[31]_i_3_n_6 ;
  wire \j_reg_116_reg[31]_i_3_n_7 ;
  wire \j_reg_116_reg[31]_i_3_n_8 ;
  wire \j_reg_116_reg[31]_i_3_n_9 ;
  wire \j_reg_116_reg[31]_i_5_n_6 ;
  wire \j_reg_116_reg[31]_i_5_n_7 ;
  wire \j_reg_116_reg[31]_i_5_n_8 ;
  wire \j_reg_116_reg[31]_i_5_n_9 ;
  wire \j_reg_116_reg[31]_i_7_n_2 ;
  wire \j_reg_116_reg[31]_i_7_n_3 ;
  wire \j_reg_116_reg[31]_i_7_n_4 ;
  wire \j_reg_116_reg[31]_i_7_n_5 ;
  wire \j_reg_116_reg[31]_i_7_n_6 ;
  wire \j_reg_116_reg[31]_i_7_n_7 ;
  wire \j_reg_116_reg[31]_i_7_n_8 ;
  wire \j_reg_116_reg[31]_i_7_n_9 ;
  wire \j_reg_116_reg[7]_i_1_n_2 ;
  wire \j_reg_116_reg[7]_i_1_n_3 ;
  wire \j_reg_116_reg[7]_i_1_n_4 ;
  wire \j_reg_116_reg[7]_i_1_n_5 ;
  wire \j_reg_116_reg[7]_i_1_n_6 ;
  wire \j_reg_116_reg[7]_i_1_n_7 ;
  wire \j_reg_116_reg[7]_i_1_n_8 ;
  wire \j_reg_116_reg[7]_i_1_n_9 ;
  wire or_ln131_fu_219_p2;
  wire or_ln131_reg_279;
  wire or_ln134_reg_283;
  wire [0:0]start_fu_64;
  wire video_in_TREADY_int_regslice;
  wire [0:0]video_in_TUSER;
  wire video_in_TUSER_int_regslice;
  wire video_in_TVALID;
  wire [7:7]\NLW_j_reg_116_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:5]\NLW_j_reg_116_reg[31]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_j_reg_116_reg[31]_i_5_O_UNCONNECTED ;
  wire [7:0]\NLW_j_reg_116_reg[31]_i_7_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(video_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(video_in_TREADY_int_regslice),
        .I4(video_in_TVALID),
        .O(\B_V_data_1_state[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(video_in_TREADY_int_regslice),
        .I3(video_in_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_2 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_10 
       (.I0(Q[27]),
        .I1(Q[26]),
        .O(\j_reg_116[31]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_11 
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(\j_reg_116[31]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_12 
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(\j_reg_116[31]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'hB0)) 
    \j_reg_116[31]_i_13 
       (.I0(or_ln134_reg_283),
        .I1(or_ln131_reg_279),
        .I2(icmp_ln122_reg_265),
        .O(ap_predicate_op47_write_state4));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_14 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\j_reg_116[31]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \j_reg_116[31]_i_15 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\j_reg_116[31]_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_116[31]_i_16 
       (.I0(Q[7]),
        .O(\j_reg_116[31]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_17 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\j_reg_116[31]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_18 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\j_reg_116[31]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_19 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\j_reg_116[31]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_20 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\j_reg_116[31]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_21 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\j_reg_116[31]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_116[31]_i_22 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\j_reg_116[31]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_reg_116[31]_i_23 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\j_reg_116[31]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_116[31]_i_24 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\j_reg_116[31]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_8 
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(\j_reg_116[31]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_116[31]_i_9 
       (.I0(Q[29]),
        .I1(Q[28]),
        .O(\j_reg_116[31]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h5556665655555555)) 
    \j_reg_116[7]_i_2 
       (.I0(Q[0]),
        .I1(start_fu_64),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(CO),
        .O(\j_reg_116[7]_i_2_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \j_reg_116_reg[15]_i_1 
       (.CI(\j_reg_116_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\j_reg_116_reg[15]_i_1_n_2 ,\j_reg_116_reg[15]_i_1_n_3 ,\j_reg_116_reg[15]_i_1_n_4 ,\j_reg_116_reg[15]_i_1_n_5 ,\j_reg_116_reg[15]_i_1_n_6 ,\j_reg_116_reg[15]_i_1_n_7 ,\j_reg_116_reg[15]_i_1_n_8 ,\j_reg_116_reg[15]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:8]),
        .S(Q[15:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \j_reg_116_reg[23]_i_1 
       (.CI(\j_reg_116_reg[15]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\j_reg_116_reg[23]_i_1_n_2 ,\j_reg_116_reg[23]_i_1_n_3 ,\j_reg_116_reg[23]_i_1_n_4 ,\j_reg_116_reg[23]_i_1_n_5 ,\j_reg_116_reg[23]_i_1_n_6 ,\j_reg_116_reg[23]_i_1_n_7 ,\j_reg_116_reg[23]_i_1_n_8 ,\j_reg_116_reg[23]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:16]),
        .S(Q[23:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \j_reg_116_reg[31]_i_3 
       (.CI(\j_reg_116_reg[23]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_j_reg_116_reg[31]_i_3_CO_UNCONNECTED [7],\j_reg_116_reg[31]_i_3_n_3 ,\j_reg_116_reg[31]_i_3_n_4 ,\j_reg_116_reg[31]_i_3_n_5 ,\j_reg_116_reg[31]_i_3_n_6 ,\j_reg_116_reg[31]_i_3_n_7 ,\j_reg_116_reg[31]_i_3_n_8 ,\j_reg_116_reg[31]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[31:24]),
        .S(Q[31:24]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \j_reg_116_reg[31]_i_5 
       (.CI(\j_reg_116_reg[31]_i_7_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_j_reg_116_reg[31]_i_5_CO_UNCONNECTED [7:5],CO,\j_reg_116_reg[31]_i_5_n_6 ,\j_reg_116_reg[31]_i_5_n_7 ,\j_reg_116_reg[31]_i_5_n_8 ,\j_reg_116_reg[31]_i_5_n_9 }),
        .DI({1'b0,1'b0,1'b0,Q[31],1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_116_reg[31]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\j_reg_116[31]_i_8_n_2 ,\j_reg_116[31]_i_9_n_2 ,\j_reg_116[31]_i_10_n_2 ,\j_reg_116[31]_i_11_n_2 ,\j_reg_116[31]_i_12_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \j_reg_116_reg[31]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\j_reg_116_reg[31]_i_7_n_2 ,\j_reg_116_reg[31]_i_7_n_3 ,\j_reg_116_reg[31]_i_7_n_4 ,\j_reg_116_reg[31]_i_7_n_5 ,\j_reg_116_reg[31]_i_7_n_6 ,\j_reg_116_reg[31]_i_7_n_7 ,\j_reg_116_reg[31]_i_7_n_8 ,\j_reg_116_reg[31]_i_7_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\j_reg_116[31]_i_14_n_2 ,\j_reg_116[31]_i_15_n_2 ,\j_reg_116[31]_i_16_n_2 }),
        .O(\NLW_j_reg_116_reg[31]_i_7_O_UNCONNECTED [7:0]),
        .S({\j_reg_116[31]_i_17_n_2 ,\j_reg_116[31]_i_18_n_2 ,\j_reg_116[31]_i_19_n_2 ,\j_reg_116[31]_i_20_n_2 ,\j_reg_116[31]_i_21_n_2 ,\j_reg_116[31]_i_22_n_2 ,\j_reg_116[31]_i_23_n_2 ,\j_reg_116[31]_i_24_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \j_reg_116_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\j_reg_116_reg[7]_i_1_n_2 ,\j_reg_116_reg[7]_i_1_n_3 ,\j_reg_116_reg[7]_i_1_n_4 ,\j_reg_116_reg[7]_i_1_n_5 ,\j_reg_116_reg[7]_i_1_n_6 ,\j_reg_116_reg[7]_i_1_n_7 ,\j_reg_116_reg[7]_i_1_n_8 ,\j_reg_116_reg[7]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .O(D[7:0]),
        .S({Q[7:1],\j_reg_116[7]_i_2_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \or_ln131_reg_279[0]_i_2 
       (.I0(start_fu_64),
        .I1(B_V_data_1_payload_A),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B),
        .O(or_ln131_fu_219_p2));
  LUT6 #(
    .INIT(64'hFFFFDFD5AAAA0000)) 
    \or_ln134_reg_283[0]_i_1 
       (.I0(E),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .I4(start_fu_64),
        .I5(or_ln134_reg_283),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \start_fu_64[0]_i_3 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_in_TUSER_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_118
   (video_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    B_V_data_1_sel_wr_reg_0,
    video_out_TREADY,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]video_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input B_V_data_1_sel_wr_reg_0;
  input video_out_TREADY;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_2 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_2;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(video_out_TREADY),
        .O(\B_V_data_1_state[0]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(video_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TLAST));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_119
   (video_out_TUSER,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    B_V_data_1_sel_wr_reg_0,
    video_out_TREADY,
    \B_V_data_1_payload_A_reg[0]_0 ,
    icmp_ln190_reg_194_pp0_iter1_reg,
    sof_2_reg_140);
  output [0:0]video_out_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input B_V_data_1_sel_wr_reg_0;
  input video_out_TREADY;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input icmp_ln190_reg_194_pp0_iter1_reg;
  input sof_2_reg_140;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_2 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_2 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_2;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire sof_2_reg_140;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  LUT6 #(
    .INIT(64'hFFFFD0FF0000D000)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(icmp_ln190_reg_194_pp0_iter1_reg),
        .I2(sof_2_reg_140),
        .I3(\B_V_data_1_payload_A[0]_i_2_n_2 ),
        .I4(B_V_data_1_sel_wr),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_2_[1] ),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFFFFFD0000000)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(icmp_ln190_reg_194_pp0_iter1_reg),
        .I2(sof_2_reg_140),
        .I3(\B_V_data_1_payload_A[0]_i_2_n_2 ),
        .I4(B_V_data_1_sel_wr),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(video_out_TREADY),
        .O(\B_V_data_1_state[0]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(video_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TUSER));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
