// Seed: 1915841565
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    output supply1 id_8
    , id_14,
    output tri1 id_9,
    output wor id_10,
    output wand id_11,
    output tri1 id_12
);
  wire id_15;
  reg  id_16;
  always @(posedge 1) begin : LABEL_0
    id_16 <= id_7 + id_7;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wire id_3,
    output supply1 id_4,
    input supply1 id_5
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_4,
      id_2,
      id_4,
      id_5,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  bufif0 primCall (id_3, id_0, id_5);
endmodule
