

================================================================
== Vitis HLS Report for 'compute_matmul_Pipeline_VITIS_LOOP_43_1'
================================================================
* Date:           Sat Sep 27 23:15:29 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_1  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       35|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|       53|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_127_p2         |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_133_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  18|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_10    |  16|          2|   10|         20|
    |i_fu_54                  |  16|          2|   10|         20|
    |vector_stream_blk_n      |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  35|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_54                  |  10|   0|   10|          0|
    |lshr_ln_reg_216          |   8|   0|    8|          0|
    |trunc_ln43_reg_212       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|                                     RTL Ports                                    | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                                                                            |   in|    1|  ap_ctrl_hs|                                  compute_matmul_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_rst                                                                            |   in|    1|  ap_ctrl_hs|                                  compute_matmul_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_start                                                                          |   in|    1|  ap_ctrl_hs|                                  compute_matmul_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_done                                                                           |  out|    1|  ap_ctrl_hs|                                  compute_matmul_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_idle                                                                           |  out|    1|  ap_ctrl_hs|                                  compute_matmul_Pipeline_VITIS_LOOP_43_1|  return value|
|ap_ready                                                                          |  out|    1|  ap_ctrl_hs|                                  compute_matmul_Pipeline_VITIS_LOOP_43_1|  return value|
|vector_stream_dout                                                                |   in|   32|     ap_fifo|                                                            vector_stream|       pointer|
|vector_stream_empty_n                                                             |   in|    1|     ap_fifo|                                                            vector_stream|       pointer|
|vector_stream_read                                                                |  out|    1|     ap_fifo|                                                            vector_stream|       pointer|
|vector_stream_num_data_valid                                                      |   in|    7|     ap_fifo|                                                            vector_stream|       pointer|
|vector_stream_fifo_cap                                                            |   in|    7|     ap_fifo|                                                            vector_stream|       pointer|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0    |  out|    8|   ap_memory|    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0         |  out|    1|   ap_memory|    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0         |  out|    1|   ap_memory|    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_d0          |  out|   32|   ap_memory|    compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0  |  out|    8|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0       |  out|    1|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0       |  out|    1|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_d0        |  out|   32|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0  |  out|    8|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0       |  out|    1|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0       |  out|    1|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_d0        |  out|   32|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0  |  out|    8|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0       |  out|    1|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0       |  out|    1|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3|         array|
|compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_d0        |  out|   32|   ap_memory|  compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3|         array|
+----------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

