{"vcs1":{"timestamp_begin":1754274949.691145145, "rt":9.68, "ut":10.21, "st":0.60}}
{"vcselab":{"timestamp_begin":1754274959.559838954, "rt":0.42, "ut":0.33, "st":0.11}}
{"link":{"timestamp_begin":1754274960.107785862, "rt":0.69, "ut":0.42, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754274947.904823923}
{"VCS_COMP_START_TIME": 1754274947.904823923}
{"VCS_COMP_END_TIME": 1754274961.145939531}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR +define+DUMP_FSDB -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 482704}}
{"vcselab": {"peak_mem": 182944}}
