{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-672,-716",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD -left
preplace port PCIE_REFCLK1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace portBus HBM_CATTRIP -pg 1 -lvl 4 -x 820 -y 340 -defaultsOSRD
preplace inst pcie_axi_bridge -pg 1 -lvl 1 -x 150 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 45 44} -defaultsOSRD -pinDir pcie_refclk left -pinY pcie_refclk 0L -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir axi_aresetn right -pinY axi_aresetn 100R -pinDir axi_aclk right -pinY axi_aclk 20R
preplace inst smartconnect -pg 1 -lvl 2 -x 420 -y 60 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 120L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 140R -pinDir aclk left -pinY aclk 140L
preplace inst axi_revision -pg 1 -lvl 3 -x 690 -y 60 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst axil_slave -pg 1 -lvl 3 -x 690 -y 200 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst hbm_cattrip -pg 1 -lvl 3 -x 690 -y 340 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace netloc pcie_axi_bridge_axi_aclk 1 1 2 280 260 560
preplace netloc pcie_axi_bridge_axi_aresetn 1 1 2 NJ 280 580
preplace netloc hbm_cattrip_dout 1 3 1 NJ 340
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 180
preplace netloc pcie_axi_bridge_pcie_mgt_0 1 0 1 NJ 200
preplace netloc pcie_axi_bridge_M_AXI_B 1 1 1 N 180
preplace netloc smartconnect_M00_AXI 1 2 1 N 60
preplace netloc smartconnect_M01_AXI 1 2 1 N 200
levelinfo -pg 1 0 150 420 690 820
pagesize -pg 1 -db -bbox -sgen -160 0 1010 400
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-300,-142",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIE_REFCLK0 -pg 1 -lvl 0 -x -30 -y -230 -defaultsOSRD
preplace inst clock_buffer -pg 1 -lvl 1 -x 140 -y -230 -defaultsOSRD
preplace netloc CLK_IN_D_0_1 1 0 1 N -230
levelinfo -pg 1 -30 140 300
pagesize -pg 1 -db -bbox -sgen -170 -300 300 120
"
}
0
