xpm_memory.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
xadc_wiz_0.v,verilog,xil_defaultlib,../../../../FFT_FPGA.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
