`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:39:55 CST (Jun  3 2025 16:39:55 UTC)

module dut_LessThan_2Sx9S_1U_4(in2, in1, out1);
  input [1:0] in2;
  input [8:0] in1;
  output out1;
  wire [1:0] in2;
  wire [8:0] in1;
  wire out1;
  wire lt_16_41_n_0, lt_16_41_n_1, lt_16_41_n_2, lt_16_41_n_3,
       lt_16_41_n_4, lt_16_41_n_5, lt_16_41_n_6, lt_16_41_n_7;
  wire lt_16_41_n_8, lt_16_41_n_9, lt_16_41_n_10, lt_16_41_n_11,
       lt_16_41_n_12, lt_16_41_n_13, lt_16_41_n_14, lt_16_41_n_15;
  wire lt_16_41_n_16, lt_16_41_n_17, n_0, n_12;
  XNOR2X1 g31(.A (n_0), .B (n_12), .Y (out1));
  XNOR2X1 g32(.A (in2[1]), .B (in1[8]), .Y (n_0));
  OA22X1 lt_16_41_g194(.A0 (lt_16_41_n_2), .A1 (lt_16_41_n_17), .B0
       (lt_16_41_n_0), .B1 (in1[8]), .Y (n_12));
  AOI221X1 lt_16_41_g195(.A0 (lt_16_41_n_10), .A1 (lt_16_41_n_12), .B0
       (lt_16_41_n_14), .B1 (lt_16_41_n_16), .C0 (lt_16_41_n_13), .Y
       (lt_16_41_n_17));
  OAI211X1 lt_16_41_g196(.A0 (lt_16_41_n_0), .A1 (in1[3]), .B0
       (lt_16_41_n_15), .C0 (lt_16_41_n_9), .Y (lt_16_41_n_16));
  OAI211X1 lt_16_41_g197(.A0 (lt_16_41_n_4), .A1 (lt_16_41_n_8), .B0
       (lt_16_41_n_7), .C0 (lt_16_41_n_5), .Y (lt_16_41_n_15));
  AOI211XL lt_16_41_g198(.A0 (in1[4]), .A1 (lt_16_41_n_0), .B0
       (lt_16_41_n_11), .C0 (lt_16_41_n_6), .Y (lt_16_41_n_14));
  OAI32X1 lt_16_41_g199(.A0 (lt_16_41_n_3), .A1 (lt_16_41_n_0), .A2
       (in1[6]), .B0 (lt_16_41_n_0), .B1 (in1[7]), .Y (lt_16_41_n_13));
  OAI32X1 lt_16_41_g200(.A0 (lt_16_41_n_6), .A1 (lt_16_41_n_0), .A2
       (in1[4]), .B0 (lt_16_41_n_0), .B1 (in1[5]), .Y (lt_16_41_n_12));
  INVX1 lt_16_41_g201(.A (lt_16_41_n_10), .Y (lt_16_41_n_11));
  AOI21X1 lt_16_41_g202(.A0 (in1[6]), .A1 (lt_16_41_n_0), .B0
       (lt_16_41_n_3), .Y (lt_16_41_n_10));
  NAND3BXL lt_16_41_g203(.AN (in1[2]), .B (lt_16_41_n_7), .C (in2[1]),
       .Y (lt_16_41_n_9));
  AOI22X1 lt_16_41_g204(.A0 (in1[0]), .A1 (lt_16_41_n_1), .B0 (in1[1]),
       .B1 (lt_16_41_n_0), .Y (lt_16_41_n_8));
  NAND2X1 lt_16_41_g205(.A (in1[3]), .B (lt_16_41_n_0), .Y
       (lt_16_41_n_7));
  NOR2BX1 lt_16_41_g206(.AN (in1[5]), .B (in2[1]), .Y (lt_16_41_n_6));
  NAND2X1 lt_16_41_g207(.A (in1[2]), .B (lt_16_41_n_0), .Y
       (lt_16_41_n_5));
  NOR2X1 lt_16_41_g208(.A (lt_16_41_n_0), .B (in1[1]), .Y
       (lt_16_41_n_4));
  NOR2BX1 lt_16_41_g209(.AN (in1[7]), .B (in2[1]), .Y (lt_16_41_n_3));
  NOR2BX1 lt_16_41_g210(.AN (in1[8]), .B (in2[1]), .Y (lt_16_41_n_2));
  INVX1 lt_16_41_g211(.A (in2[0]), .Y (lt_16_41_n_1));
  INVX1 lt_16_41_g212(.A (in2[1]), .Y (lt_16_41_n_0));
endmodule


