#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55fff747a990 .scope module, "Brent_Kung_Adder" "Brent_Kung_Adder" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 65 "S";
o0x7f4d488c2d18 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fff76dbf30_0 .net "A", 63 0, o0x7f4d488c2d18;  0 drivers
o0x7f4d488c2d48 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55fff76dc010_0 .net "B", 63 0, o0x7f4d488c2d48;  0 drivers
v0x55fff76dc0f0_0 .net "S", 64 0, L_0x55fff77a0f90;  1 drivers
L_0x7f4d48878218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fff76dc1b0_0 .net/2u *"_ivl_644", 0 0, L_0x7f4d48878218;  1 drivers
v0x55fff76dc290_0 .net *"_ivl_650", 0 0, L_0x55fff77a1030;  1 drivers
v0x55fff76dc3c0_0 .net "cin", 64 0, L_0x55fff7725c30;  1 drivers
v0x55fff76dc4a0_0 .net "q", 127 0, L_0x55fff7711460;  1 drivers
v0x55fff76dc560_0 .net "r", 127 0, L_0x55fff77a2200;  1 drivers
v0x55fff76dc630_0 .net "r_temp", 127 0, L_0x55fff7770590;  1 drivers
L_0x55fff76dd070 .part o0x7f4d488c2d18, 0, 1;
L_0x55fff76dd1a0 .part o0x7f4d488c2d48, 0, 1;
L_0x55fff76dd2d0 .part L_0x55fff7725c30, 0, 1;
L_0x55fff76ddbc0 .part o0x7f4d488c2d18, 1, 1;
L_0x55fff76ddcf0 .part o0x7f4d488c2d48, 1, 1;
L_0x55fff76dde20 .part L_0x55fff7725c30, 1, 1;
L_0x55fff76de820 .part o0x7f4d488c2d18, 2, 1;
L_0x55fff76de950 .part o0x7f4d488c2d48, 2, 1;
L_0x55fff76dead0 .part L_0x55fff7725c30, 2, 1;
L_0x55fff76df3e0 .part o0x7f4d488c2d18, 3, 1;
L_0x55fff76df600 .part o0x7f4d488c2d48, 3, 1;
L_0x55fff76df7c0 .part L_0x55fff7725c30, 3, 1;
L_0x55fff76e0070 .part o0x7f4d488c2d18, 4, 1;
L_0x55fff76e01a0 .part o0x7f4d488c2d48, 4, 1;
L_0x55fff76e0350 .part L_0x55fff7725c30, 4, 1;
L_0x55fff76e0bd0 .part o0x7f4d488c2d18, 5, 1;
L_0x55fff76e0d90 .part o0x7f4d488c2d48, 5, 1;
L_0x55fff76e0ec0 .part L_0x55fff7725c30, 5, 1;
L_0x55fff76e17c0 .part o0x7f4d488c2d18, 6, 1;
L_0x55fff76e18f0 .part o0x7f4d488c2d48, 6, 1;
L_0x55fff76e0f60 .part L_0x55fff7725c30, 6, 1;
L_0x55fff76e2320 .part o0x7f4d488c2d18, 7, 1;
L_0x55fff76e1a20 .part o0x7f4d488c2d48, 7, 1;
L_0x55fff76e2620 .part L_0x55fff7725c30, 7, 1;
L_0x55fff76e3060 .part o0x7f4d488c2d18, 8, 1;
L_0x55fff76e3100 .part o0x7f4d488c2d48, 8, 1;
L_0x55fff76e3310 .part L_0x55fff7725c30, 8, 1;
L_0x55fff76e3c00 .part o0x7f4d488c2d18, 9, 1;
L_0x55fff76e3e20 .part o0x7f4d488c2d48, 9, 1;
L_0x55fff76e3f50 .part L_0x55fff7725c30, 9, 1;
L_0x55fff76e4940 .part o0x7f4d488c2d18, 10, 1;
L_0x55fff76e4a70 .part o0x7f4d488c2d48, 10, 1;
L_0x55fff76e4cb0 .part L_0x55fff7725c30, 10, 1;
L_0x55fff76e55a0 .part o0x7f4d488c2d18, 11, 1;
L_0x55fff76e57f0 .part o0x7f4d488c2d48, 11, 1;
L_0x55fff76e5920 .part L_0x55fff7725c30, 11, 1;
L_0x55fff76e6280 .part o0x7f4d488c2d18, 12, 1;
L_0x55fff76e63b0 .part o0x7f4d488c2d48, 12, 1;
L_0x55fff76e6620 .part L_0x55fff7725c30, 12, 1;
L_0x55fff76e6f10 .part o0x7f4d488c2d18, 13, 1;
L_0x55fff76e7190 .part o0x7f4d488c2d48, 13, 1;
L_0x55fff76e72c0 .part L_0x55fff7725c30, 13, 1;
L_0x55fff76e7d10 .part o0x7f4d488c2d18, 14, 1;
L_0x55fff76e7e40 .part o0x7f4d488c2d48, 14, 1;
L_0x55fff76e80e0 .part L_0x55fff7725c30, 14, 1;
L_0x55fff76e89d0 .part o0x7f4d488c2d18, 15, 1;
L_0x55fff76e8c80 .part o0x7f4d488c2d48, 15, 1;
L_0x55fff76e8fc0 .part L_0x55fff7725c30, 15, 1;
L_0x55fff76e9c50 .part o0x7f4d488c2d18, 16, 1;
L_0x55fff76e9d80 .part o0x7f4d488c2d48, 16, 1;
L_0x55fff76ea050 .part L_0x55fff7725c30, 16, 1;
L_0x55fff76ea940 .part o0x7f4d488c2d18, 17, 1;
L_0x55fff76eac20 .part o0x7f4d488c2d48, 17, 1;
L_0x55fff76ead50 .part L_0x55fff7725c30, 17, 1;
L_0x55fff76eb800 .part o0x7f4d488c2d18, 18, 1;
L_0x55fff76eb930 .part o0x7f4d488c2d48, 18, 1;
L_0x55fff76ebc30 .part L_0x55fff7725c30, 18, 1;
L_0x55fff76ec520 .part o0x7f4d488c2d18, 19, 1;
L_0x55fff76ec830 .part o0x7f4d488c2d48, 19, 1;
L_0x55fff76ec960 .part L_0x55fff7725c30, 19, 1;
L_0x55fff76ed440 .part o0x7f4d488c2d18, 20, 1;
L_0x55fff76ed570 .part o0x7f4d488c2d48, 20, 1;
L_0x55fff76ed8a0 .part L_0x55fff7725c30, 20, 1;
L_0x55fff76ee190 .part o0x7f4d488c2d18, 21, 1;
L_0x55fff76ee4d0 .part o0x7f4d488c2d48, 21, 1;
L_0x55fff76ee600 .part L_0x55fff7725c30, 21, 1;
L_0x55fff76ef110 .part o0x7f4d488c2d18, 22, 1;
L_0x55fff76ef240 .part o0x7f4d488c2d48, 22, 1;
L_0x55fff76ef5a0 .part L_0x55fff7725c30, 22, 1;
L_0x55fff76efe90 .part o0x7f4d488c2d18, 23, 1;
L_0x55fff76f0200 .part o0x7f4d488c2d48, 23, 1;
L_0x55fff76f0330 .part L_0x55fff7725c30, 23, 1;
L_0x55fff76f0e70 .part o0x7f4d488c2d18, 24, 1;
L_0x55fff76f0fa0 .part o0x7f4d488c2d48, 24, 1;
L_0x55fff76f1330 .part L_0x55fff7725c30, 24, 1;
L_0x55fff76f1c20 .part o0x7f4d488c2d18, 25, 1;
L_0x55fff76f1fc0 .part o0x7f4d488c2d48, 25, 1;
L_0x55fff76f20f0 .part L_0x55fff7725c30, 25, 1;
L_0x55fff76f2c80 .part o0x7f4d488c2d18, 26, 1;
L_0x55fff76f2db0 .part o0x7f4d488c2d48, 26, 1;
L_0x55fff76f3170 .part L_0x55fff7725c30, 26, 1;
L_0x55fff76f3a60 .part o0x7f4d488c2d18, 27, 1;
L_0x55fff76f3e30 .part o0x7f4d488c2d48, 27, 1;
L_0x55fff76f3f60 .part L_0x55fff7725c30, 27, 1;
L_0x55fff76f4b00 .part o0x7f4d488c2d18, 28, 1;
L_0x55fff76f4c30 .part o0x7f4d488c2d48, 28, 1;
L_0x55fff76f5020 .part L_0x55fff7725c30, 28, 1;
L_0x55fff76f5910 .part o0x7f4d488c2d18, 29, 1;
L_0x55fff76f5d10 .part o0x7f4d488c2d48, 29, 1;
L_0x55fff76f5e40 .part L_0x55fff7725c30, 29, 1;
L_0x55fff76f6a10 .part o0x7f4d488c2d18, 30, 1;
L_0x55fff76f6b40 .part o0x7f4d488c2d48, 30, 1;
L_0x55fff76f6f60 .part L_0x55fff7725c30, 30, 1;
L_0x55fff76f7850 .part o0x7f4d488c2d18, 31, 1;
L_0x55fff76f8090 .part o0x7f4d488c2d48, 31, 1;
L_0x55fff76f8540 .part L_0x55fff7725c30, 31, 1;
L_0x55fff76f91e0 .part o0x7f4d488c2d18, 32, 1;
L_0x55fff76f9280 .part o0x7f4d488c2d48, 32, 1;
L_0x55fff76f9640 .part L_0x55fff7725c30, 32, 1;
L_0x55fff76f9c10 .part o0x7f4d488c2d18, 33, 1;
L_0x55fff76f9fe0 .part o0x7f4d488c2d48, 33, 1;
L_0x55fff76fa080 .part L_0x55fff7725c30, 33, 1;
L_0x55fff76facf0 .part o0x7f4d488c2d18, 34, 1;
L_0x55fff76fae20 .part o0x7f4d488c2d48, 34, 1;
L_0x55fff76fb2a0 .part L_0x55fff7725c30, 34, 1;
L_0x55fff76fbb30 .part o0x7f4d488c2d18, 35, 1;
L_0x55fff76fbfc0 .part o0x7f4d488c2d48, 35, 1;
L_0x55fff76fc0f0 .part L_0x55fff7725c30, 35, 1;
L_0x55fff76fccf0 .part o0x7f4d488c2d18, 36, 1;
L_0x55fff76fce20 .part o0x7f4d488c2d48, 36, 1;
L_0x55fff76fd2d0 .part L_0x55fff7725c30, 36, 1;
L_0x55fff76fdb60 .part o0x7f4d488c2d18, 37, 1;
L_0x55fff76fe020 .part o0x7f4d488c2d48, 37, 1;
L_0x55fff76fe150 .part L_0x55fff7725c30, 37, 1;
L_0x55fff76fed80 .part o0x7f4d488c2d18, 38, 1;
L_0x55fff76feeb0 .part o0x7f4d488c2d48, 38, 1;
L_0x55fff76ff390 .part L_0x55fff7725c30, 38, 1;
L_0x55fff76ffc20 .part o0x7f4d488c2d18, 39, 1;
L_0x55fff7700110 .part o0x7f4d488c2d48, 39, 1;
L_0x55fff7700240 .part L_0x55fff7725c30, 39, 1;
L_0x55fff7700ea0 .part o0x7f4d488c2d18, 40, 1;
L_0x55fff7700fd0 .part o0x7f4d488c2d48, 40, 1;
L_0x55fff77014e0 .part L_0x55fff7725c30, 40, 1;
L_0x55fff7701d70 .part o0x7f4d488c2d18, 41, 1;
L_0x55fff7702290 .part o0x7f4d488c2d48, 41, 1;
L_0x55fff77023c0 .part L_0x55fff7725c30, 41, 1;
L_0x55fff7702d60 .part o0x7f4d488c2d18, 42, 1;
L_0x55fff7702e90 .part o0x7f4d488c2d48, 42, 1;
L_0x55fff77033d0 .part L_0x55fff7725c30, 42, 1;
L_0x55fff7703b70 .part o0x7f4d488c2d18, 43, 1;
L_0x55fff77040c0 .part o0x7f4d488c2d48, 43, 1;
L_0x55fff77041f0 .part L_0x55fff7725c30, 43, 1;
L_0x55fff7704a10 .part o0x7f4d488c2d18, 44, 1;
L_0x55fff7704b40 .part o0x7f4d488c2d48, 44, 1;
L_0x55fff7704290 .part L_0x55fff7725c30, 44, 1;
L_0x55fff77054f0 .part o0x7f4d488c2d18, 45, 1;
L_0x55fff7704c70 .part o0x7f4d488c2d48, 45, 1;
L_0x55fff7704da0 .part L_0x55fff7725c30, 45, 1;
L_0x55fff7706000 .part o0x7f4d488c2d18, 46, 1;
L_0x55fff7706130 .part o0x7f4d488c2d48, 46, 1;
L_0x55fff7705620 .part L_0x55fff7725c30, 46, 1;
L_0x55fff7706af0 .part o0x7f4d488c2d18, 47, 1;
L_0x55fff7706260 .part o0x7f4d488c2d48, 47, 1;
L_0x55fff7706390 .part L_0x55fff7725c30, 47, 1;
L_0x55fff77075e0 .part o0x7f4d488c2d18, 48, 1;
L_0x55fff7707710 .part o0x7f4d488c2d48, 48, 1;
L_0x55fff7706c20 .part L_0x55fff7725c30, 48, 1;
L_0x55fff77080d0 .part o0x7f4d488c2d18, 49, 1;
L_0x55fff7707840 .part o0x7f4d488c2d48, 49, 1;
L_0x55fff7707970 .part L_0x55fff7725c30, 49, 1;
L_0x55fff7708bf0 .part o0x7f4d488c2d18, 50, 1;
L_0x55fff7708d20 .part o0x7f4d488c2d48, 50, 1;
L_0x55fff7708200 .part L_0x55fff7725c30, 50, 1;
L_0x55fff7709710 .part o0x7f4d488c2d18, 51, 1;
L_0x55fff7708e50 .part o0x7f4d488c2d48, 51, 1;
L_0x55fff7708f80 .part L_0x55fff7725c30, 51, 1;
L_0x55fff770a210 .part o0x7f4d488c2d18, 52, 1;
L_0x55fff770a340 .part o0x7f4d488c2d48, 52, 1;
L_0x55fff7709840 .part L_0x55fff7725c30, 52, 1;
L_0x55fff770ad10 .part o0x7f4d488c2d18, 53, 1;
L_0x55fff770a470 .part o0x7f4d488c2d48, 53, 1;
L_0x55fff770a5a0 .part L_0x55fff7725c30, 53, 1;
L_0x55fff770b7f0 .part o0x7f4d488c2d18, 54, 1;
L_0x55fff770b920 .part o0x7f4d488c2d48, 54, 1;
L_0x55fff770ae40 .part L_0x55fff7725c30, 54, 1;
L_0x55fff770c320 .part o0x7f4d488c2d18, 55, 1;
L_0x55fff770ba50 .part o0x7f4d488c2d48, 55, 1;
L_0x55fff770bb80 .part L_0x55fff7725c30, 55, 1;
L_0x55fff770ce30 .part o0x7f4d488c2d18, 56, 1;
L_0x55fff770cf60 .part o0x7f4d488c2d48, 56, 1;
L_0x55fff770c450 .part L_0x55fff7725c30, 56, 1;
L_0x55fff770d920 .part o0x7f4d488c2d18, 57, 1;
L_0x55fff770d090 .part o0x7f4d488c2d48, 57, 1;
L_0x55fff770d1c0 .part L_0x55fff7725c30, 57, 1;
L_0x55fff770e410 .part o0x7f4d488c2d18, 58, 1;
L_0x55fff770e540 .part o0x7f4d488c2d48, 58, 1;
L_0x55fff770da50 .part L_0x55fff7725c30, 58, 1;
L_0x55fff770ef30 .part o0x7f4d488c2d18, 59, 1;
L_0x55fff770e670 .part o0x7f4d488c2d48, 59, 1;
L_0x55fff770e7a0 .part L_0x55fff7725c30, 59, 1;
L_0x55fff770fa30 .part o0x7f4d488c2d18, 60, 1;
L_0x55fff770fb60 .part o0x7f4d488c2d48, 60, 1;
L_0x55fff770f060 .part L_0x55fff7725c30, 60, 1;
L_0x55fff7710530 .part o0x7f4d488c2d18, 61, 1;
L_0x55fff770fc90 .part o0x7f4d488c2d48, 61, 1;
L_0x55fff770fdc0 .part L_0x55fff7725c30, 61, 1;
L_0x55fff7711030 .part o0x7f4d488c2d18, 62, 1;
L_0x55fff7711160 .part o0x7f4d488c2d48, 62, 1;
L_0x55fff7710660 .part L_0x55fff7725c30, 62, 1;
L_0x55fff7711b60 .part o0x7f4d488c2d18, 63, 1;
L_0x55fff7711290 .part o0x7f4d488c2d48, 63, 1;
L_0x55fff77113c0 .part L_0x55fff7725c30, 63, 1;
LS_0x55fff7711460_0_0 .concat8 [ 2 2 2 2], L_0x55fff76dce50, L_0x55fff76dd9a0, L_0x55fff76de600, L_0x55fff76df1c0;
LS_0x55fff7711460_0_4 .concat8 [ 2 2 2 2], L_0x55fff76dfe50, L_0x55fff76e09b0, L_0x55fff76e15a0, L_0x55fff76e2100;
LS_0x55fff7711460_0_8 .concat8 [ 2 2 2 2], L_0x55fff76e2e40, L_0x55fff76e39e0, L_0x55fff76e4720, L_0x55fff76e5380;
LS_0x55fff7711460_0_12 .concat8 [ 2 2 2 2], L_0x55fff76e6010, L_0x55fff76e6cf0, L_0x55fff76e7af0, L_0x55fff76e87b0;
LS_0x55fff7711460_0_16 .concat8 [ 2 2 2 2], L_0x55fff76e9a30, L_0x55fff76ea720, L_0x55fff76eb5e0, L_0x55fff76ec300;
LS_0x55fff7711460_0_20 .concat8 [ 2 2 2 2], L_0x55fff76ed220, L_0x55fff76edf70, L_0x55fff76eeef0, L_0x55fff76efc70;
LS_0x55fff7711460_0_24 .concat8 [ 2 2 2 2], L_0x55fff76f0c50, L_0x55fff76f1a00, L_0x55fff76f2a60, L_0x55fff76f3840;
LS_0x55fff7711460_0_28 .concat8 [ 2 2 2 2], L_0x55fff76f48e0, L_0x55fff76f56f0, L_0x55fff76f67f0, L_0x55fff76f7630;
LS_0x55fff7711460_0_32 .concat8 [ 2 2 2 2], L_0x55fff76f9030, L_0x55fff76f9a10, L_0x55fff76faaf0, L_0x55fff76fb930;
LS_0x55fff7711460_0_36 .concat8 [ 2 2 2 2], L_0x55fff76fcaf0, L_0x55fff76fd960, L_0x55fff76feb80, L_0x55fff76ffa20;
LS_0x55fff7711460_0_40 .concat8 [ 2 2 2 2], L_0x55fff7700ca0, L_0x55fff7701b70, L_0x55fff7702bb0, L_0x55fff7703920;
LS_0x55fff7711460_0_44 .concat8 [ 2 2 2 2], L_0x55fff7704860, L_0x55fff77052f0, L_0x55fff7705e00, L_0x55fff77068f0;
LS_0x55fff7711460_0_48 .concat8 [ 2 2 2 2], L_0x55fff77073e0, L_0x55fff7707ed0, L_0x55fff77089f0, L_0x55fff7709510;
LS_0x55fff7711460_0_52 .concat8 [ 2 2 2 2], L_0x55fff770a010, L_0x55fff770ab10, L_0x55fff770b5f0, L_0x55fff770c120;
LS_0x55fff7711460_0_56 .concat8 [ 2 2 2 2], L_0x55fff770cc30, L_0x55fff770d720, L_0x55fff770e210, L_0x55fff770ed30;
LS_0x55fff7711460_0_60 .concat8 [ 2 2 2 2], L_0x55fff770f830, L_0x55fff7710380, L_0x55fff7710e30, L_0x55fff77119b0;
LS_0x55fff7711460_1_0 .concat8 [ 8 8 8 8], LS_0x55fff7711460_0_0, LS_0x55fff7711460_0_4, LS_0x55fff7711460_0_8, LS_0x55fff7711460_0_12;
LS_0x55fff7711460_1_4 .concat8 [ 8 8 8 8], LS_0x55fff7711460_0_16, LS_0x55fff7711460_0_20, LS_0x55fff7711460_0_24, LS_0x55fff7711460_0_28;
LS_0x55fff7711460_1_8 .concat8 [ 8 8 8 8], LS_0x55fff7711460_0_32, LS_0x55fff7711460_0_36, LS_0x55fff7711460_0_40, LS_0x55fff7711460_0_44;
LS_0x55fff7711460_1_12 .concat8 [ 8 8 8 8], LS_0x55fff7711460_0_48, LS_0x55fff7711460_0_52, LS_0x55fff7711460_0_56, LS_0x55fff7711460_0_60;
L_0x55fff7711460 .concat8 [ 32 32 32 32], LS_0x55fff7711460_1_0, LS_0x55fff7711460_1_4, LS_0x55fff7711460_1_8, LS_0x55fff7711460_1_12;
L_0x55fff7714e80 .part L_0x55fff77a2200, 0, 2;
L_0x55fff7713e20 .part L_0x55fff77a2200, 2, 2;
L_0x55fff7715740 .part L_0x55fff77a2200, 4, 2;
L_0x55fff77152d0 .part L_0x55fff77a2200, 6, 2;
L_0x55fff7716050 .part L_0x55fff77a2200, 8, 2;
L_0x55fff7715c70 .part L_0x55fff77a2200, 10, 2;
L_0x55fff7716980 .part L_0x55fff77a2200, 12, 2;
L_0x55fff77164a0 .part L_0x55fff77a2200, 14, 2;
L_0x55fff7717270 .part L_0x55fff77a2200, 16, 2;
L_0x55fff7716d80 .part L_0x55fff77a2200, 18, 2;
L_0x55fff7717ad0 .part L_0x55fff77a2200, 20, 2;
L_0x55fff77176c0 .part L_0x55fff77a2200, 22, 2;
L_0x55fff7718390 .part L_0x55fff77a2200, 24, 2;
L_0x55fff7717f20 .part L_0x55fff77a2200, 26, 2;
L_0x55fff7718c60 .part L_0x55fff77a2200, 28, 2;
L_0x55fff77187e0 .part L_0x55fff77a2200, 30, 2;
L_0x55fff7719540 .part L_0x55fff77a2200, 32, 2;
L_0x55fff77190b0 .part L_0x55fff77a2200, 34, 2;
L_0x55fff7719e30 .part L_0x55fff77a2200, 36, 2;
L_0x55fff7719990 .part L_0x55fff77a2200, 38, 2;
L_0x55fff771a6e0 .part L_0x55fff77a2200, 40, 2;
L_0x55fff771a280 .part L_0x55fff77a2200, 42, 2;
L_0x55fff771afa0 .part L_0x55fff77a2200, 44, 2;
L_0x55fff771ab30 .part L_0x55fff77a2200, 46, 2;
L_0x55fff771b870 .part L_0x55fff77a2200, 48, 2;
L_0x55fff771b3f0 .part L_0x55fff77a2200, 50, 2;
L_0x55fff771c150 .part L_0x55fff77a2200, 52, 2;
L_0x55fff771bcc0 .part L_0x55fff77a2200, 54, 2;
L_0x55fff771ca40 .part L_0x55fff77a2200, 56, 2;
L_0x55fff771c5a0 .part L_0x55fff77a2200, 58, 2;
L_0x55fff771d2f0 .part L_0x55fff77a2200, 60, 2;
L_0x55fff771ce90 .part L_0x55fff77a2200, 62, 2;
L_0x55fff771dbb0 .part L_0x55fff77a2200, 64, 2;
L_0x55fff771d740 .part L_0x55fff77a2200, 66, 2;
L_0x55fff771e480 .part L_0x55fff77a2200, 68, 2;
L_0x55fff771e000 .part L_0x55fff77a2200, 70, 2;
L_0x55fff771ed60 .part L_0x55fff77a2200, 72, 2;
L_0x55fff771e8d0 .part L_0x55fff77a2200, 74, 2;
L_0x55fff771f650 .part L_0x55fff77a2200, 76, 2;
L_0x55fff771f1b0 .part L_0x55fff77a2200, 78, 2;
L_0x55fff771ff00 .part L_0x55fff77a2200, 80, 2;
L_0x55fff771faa0 .part L_0x55fff77a2200, 82, 2;
L_0x55fff77207c0 .part L_0x55fff77a2200, 84, 2;
L_0x55fff7720350 .part L_0x55fff77a2200, 86, 2;
L_0x55fff7721070 .part L_0x55fff77a2200, 88, 2;
L_0x55fff7720c10 .part L_0x55fff77a2200, 90, 2;
L_0x55fff7721930 .part L_0x55fff77a2200, 92, 2;
L_0x55fff77214c0 .part L_0x55fff77a2200, 94, 2;
L_0x55fff7722200 .part L_0x55fff77a2200, 96, 2;
L_0x55fff7721d80 .part L_0x55fff77a2200, 98, 2;
L_0x55fff7722ae0 .part L_0x55fff77a2200, 100, 2;
L_0x55fff7722650 .part L_0x55fff77a2200, 102, 2;
L_0x55fff77233d0 .part L_0x55fff77a2200, 104, 2;
L_0x55fff7722f30 .part L_0x55fff77a2200, 106, 2;
L_0x55fff7723c80 .part L_0x55fff77a2200, 108, 2;
L_0x55fff7723820 .part L_0x55fff77a2200, 110, 2;
L_0x55fff7724540 .part L_0x55fff77a2200, 112, 2;
L_0x55fff77240d0 .part L_0x55fff77a2200, 114, 2;
L_0x55fff7724e10 .part L_0x55fff77a2200, 116, 2;
L_0x55fff7724990 .part L_0x55fff77a2200, 118, 2;
L_0x55fff77256f0 .part L_0x55fff77a2200, 120, 2;
L_0x55fff7725260 .part L_0x55fff77a2200, 122, 2;
L_0x55fff7725fe0 .part L_0x55fff77a2200, 124, 2;
L_0x55fff7725b40 .part L_0x55fff77a2200, 126, 2;
LS_0x55fff7725c30_0_0 .concat8 [ 1 1 1 1], L_0x7f4d48878218, L_0x55fff7714d70, L_0x55fff7713d10, L_0x55fff7715630;
LS_0x55fff7725c30_0_4 .concat8 [ 1 1 1 1], L_0x55fff77151c0, L_0x55fff7715f40, L_0x55fff7715b60, L_0x55fff7716870;
LS_0x55fff7725c30_0_8 .concat8 [ 1 1 1 1], L_0x55fff7716390, L_0x55fff7717160, L_0x55fff7716c70, L_0x55fff77179c0;
LS_0x55fff7725c30_0_12 .concat8 [ 1 1 1 1], L_0x55fff77175b0, L_0x55fff7718280, L_0x55fff7717e10, L_0x55fff7718b50;
LS_0x55fff7725c30_0_16 .concat8 [ 1 1 1 1], L_0x55fff77186d0, L_0x55fff7719430, L_0x55fff7718fa0, L_0x55fff7719d20;
LS_0x55fff7725c30_0_20 .concat8 [ 1 1 1 1], L_0x55fff7719880, L_0x55fff771a5d0, L_0x55fff771a170, L_0x55fff771ae90;
LS_0x55fff7725c30_0_24 .concat8 [ 1 1 1 1], L_0x55fff771aa20, L_0x55fff771b760, L_0x55fff771b2e0, L_0x55fff771c040;
LS_0x55fff7725c30_0_28 .concat8 [ 1 1 1 1], L_0x55fff771bbb0, L_0x55fff771c930, L_0x55fff771c490, L_0x55fff771d1e0;
LS_0x55fff7725c30_0_32 .concat8 [ 1 1 1 1], L_0x55fff771cd80, L_0x55fff771daa0, L_0x55fff771d630, L_0x55fff771e370;
LS_0x55fff7725c30_0_36 .concat8 [ 1 1 1 1], L_0x55fff771def0, L_0x55fff771ec50, L_0x55fff771e7c0, L_0x55fff771f540;
LS_0x55fff7725c30_0_40 .concat8 [ 1 1 1 1], L_0x55fff771f0a0, L_0x55fff771fe40, L_0x55fff771f990, L_0x55fff7720700;
LS_0x55fff7725c30_0_44 .concat8 [ 1 1 1 1], L_0x55fff7720240, L_0x55fff7720690, L_0x55fff7720b00, L_0x55fff7720f50;
LS_0x55fff7725c30_0_48 .concat8 [ 1 1 1 1], L_0x55fff77213b0, L_0x55fff7721800, L_0x55fff7721c70, L_0x55fff77220c0;
LS_0x55fff7725c30_0_52 .concat8 [ 1 1 1 1], L_0x55fff7722540, L_0x55fff7722990, L_0x55fff7722e20, L_0x55fff7723270;
LS_0x55fff7725c30_0_56 .concat8 [ 1 1 1 1], L_0x55fff7723710, L_0x55fff7723b60, L_0x55fff7723fc0, L_0x55fff7724410;
LS_0x55fff7725c30_0_60 .concat8 [ 1 1 1 1], L_0x55fff7724880, L_0x55fff7724cd0, L_0x55fff7725150, L_0x55fff77255a0;
LS_0x55fff7725c30_0_64 .concat8 [ 1 0 0 0], L_0x55fff7725a30;
LS_0x55fff7725c30_1_0 .concat8 [ 4 4 4 4], LS_0x55fff7725c30_0_0, LS_0x55fff7725c30_0_4, LS_0x55fff7725c30_0_8, LS_0x55fff7725c30_0_12;
LS_0x55fff7725c30_1_4 .concat8 [ 4 4 4 4], LS_0x55fff7725c30_0_16, LS_0x55fff7725c30_0_20, LS_0x55fff7725c30_0_24, LS_0x55fff7725c30_0_28;
LS_0x55fff7725c30_1_8 .concat8 [ 4 4 4 4], LS_0x55fff7725c30_0_32, LS_0x55fff7725c30_0_36, LS_0x55fff7725c30_0_40, LS_0x55fff7725c30_0_44;
LS_0x55fff7725c30_1_12 .concat8 [ 4 4 4 4], LS_0x55fff7725c30_0_48, LS_0x55fff7725c30_0_52, LS_0x55fff7725c30_0_56, LS_0x55fff7725c30_0_60;
LS_0x55fff7725c30_1_16 .concat8 [ 1 0 0 0], LS_0x55fff7725c30_0_64;
LS_0x55fff7725c30_2_0 .concat8 [ 16 16 16 16], LS_0x55fff7725c30_1_0, LS_0x55fff7725c30_1_4, LS_0x55fff7725c30_1_8, LS_0x55fff7725c30_1_12;
LS_0x55fff7725c30_2_4 .concat8 [ 1 0 0 0], LS_0x55fff7725c30_1_16;
L_0x55fff7725c30 .concat8 [ 64 1 0 0], LS_0x55fff7725c30_2_0, LS_0x55fff7725c30_2_4;
LS_0x55fff77a0f90_0_0 .concat8 [ 1 1 1 1], L_0x55fff76dc990, L_0x55fff76dd520, L_0x55fff76de1a0, L_0x55fff76ded20;
LS_0x55fff77a0f90_0_4 .concat8 [ 1 1 1 1], L_0x55fff76dfa70, L_0x55fff76e0530, L_0x55fff76e11b0, L_0x55fff76e1c80;
LS_0x55fff77a0f90_0_8 .concat8 [ 1 1 1 1], L_0x55fff76e2a50, L_0x55fff76e3560, L_0x55fff76e42a0, L_0x55fff76e4f00;
LS_0x55fff77a0f90_0_12 .concat8 [ 1 1 1 1], L_0x55fff76e5b90, L_0x55fff76e6870, L_0x55fff76e7670, L_0x55fff76e8330;
LS_0x55fff77a0f90_0_16 .concat8 [ 1 1 1 1], L_0x55fff76e95b0, L_0x55fff76ea2a0, L_0x55fff76eb160, L_0x55fff76ebe80;
LS_0x55fff77a0f90_0_20 .concat8 [ 1 1 1 1], L_0x55fff76ecda0, L_0x55fff76edaf0, L_0x55fff76eea70, L_0x55fff76ef7f0;
LS_0x55fff77a0f90_0_24 .concat8 [ 1 1 1 1], L_0x55fff76f07d0, L_0x55fff76f1580, L_0x55fff76f25e0, L_0x55fff76f33c0;
LS_0x55fff77a0f90_0_28 .concat8 [ 1 1 1 1], L_0x55fff76f4460, L_0x55fff76f5270, L_0x55fff76f6370, L_0x55fff76f71b0;
LS_0x55fff77a0f90_0_32 .concat8 [ 1 1 1 1], L_0x55fff76f8e10, L_0x55fff76f97f0, L_0x55fff76fa6b0, L_0x55fff76fb4f0;
LS_0x55fff77a0f90_0_36 .concat8 [ 1 1 1 1], L_0x55fff76fc6b0, L_0x55fff76fd520, L_0x55fff76fe740, L_0x55fff76ff5e0;
LS_0x55fff77a0f90_0_40 .concat8 [ 1 1 1 1], L_0x55fff7700860, L_0x55fff7701730, L_0x55fff7702900, L_0x55fff7703580;
LS_0x55fff77a0f90_0_44 .concat8 [ 1 1 1 1], L_0x55fff7703ea0, L_0x55fff77044e0, L_0x55fff7704ff0, L_0x55fff7705870;
LS_0x55fff77a0f90_0_48 .concat8 [ 1 1 1 1], L_0x55fff77065e0, L_0x55fff7706e70, L_0x55fff7707bc0, L_0x55fff7708450;
LS_0x55fff77a0f90_0_52 .concat8 [ 1 1 1 1], L_0x55fff77091d0, L_0x55fff7709a90, L_0x55fff770a7f0, L_0x55fff770b090;
LS_0x55fff77a0f90_0_56 .concat8 [ 1 1 1 1], L_0x55fff770bdd0, L_0x55fff770c6a0, L_0x55fff770d410, L_0x55fff770dca0;
LS_0x55fff77a0f90_0_60 .concat8 [ 1 1 1 1], L_0x55fff770e9f0, L_0x55fff770f2b0, L_0x55fff7710010, L_0x55fff77108b0;
LS_0x55fff77a0f90_0_64 .concat8 [ 1 0 0 0], L_0x55fff77a1030;
LS_0x55fff77a0f90_1_0 .concat8 [ 4 4 4 4], LS_0x55fff77a0f90_0_0, LS_0x55fff77a0f90_0_4, LS_0x55fff77a0f90_0_8, LS_0x55fff77a0f90_0_12;
LS_0x55fff77a0f90_1_4 .concat8 [ 4 4 4 4], LS_0x55fff77a0f90_0_16, LS_0x55fff77a0f90_0_20, LS_0x55fff77a0f90_0_24, LS_0x55fff77a0f90_0_28;
LS_0x55fff77a0f90_1_8 .concat8 [ 4 4 4 4], LS_0x55fff77a0f90_0_32, LS_0x55fff77a0f90_0_36, LS_0x55fff77a0f90_0_40, LS_0x55fff77a0f90_0_44;
LS_0x55fff77a0f90_1_12 .concat8 [ 4 4 4 4], LS_0x55fff77a0f90_0_48, LS_0x55fff77a0f90_0_52, LS_0x55fff77a0f90_0_56, LS_0x55fff77a0f90_0_60;
LS_0x55fff77a0f90_1_16 .concat8 [ 1 0 0 0], LS_0x55fff77a0f90_0_64;
LS_0x55fff77a0f90_2_0 .concat8 [ 16 16 16 16], LS_0x55fff77a0f90_1_0, LS_0x55fff77a0f90_1_4, LS_0x55fff77a0f90_1_8, LS_0x55fff77a0f90_1_12;
LS_0x55fff77a0f90_2_4 .concat8 [ 1 0 0 0], LS_0x55fff77a0f90_1_16;
L_0x55fff77a0f90 .concat8 [ 64 1 0 0], LS_0x55fff77a0f90_2_0, LS_0x55fff77a0f90_2_4;
L_0x55fff77a1030 .part L_0x55fff7725c30, 64, 1;
S_0x55fff738c790 .scope generate, "cin_generation[0]" "cin_generation[0]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff730faa0 .param/l "i" 0 2 35, +C4<00>;
S_0x55fff73a9700 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff738c790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7714bc0 .functor AND 1, L_0x55fff7714b20, L_0x7f4d48877018, C4<1>, C4<1>;
L_0x55fff7714d70 .functor OR 1, L_0x55fff7714bc0, L_0x55fff7714c80, C4<0>, C4<0>;
v0x55fff7507d00_0 .net *"_ivl_1", 0 0, L_0x55fff7714b20;  1 drivers
v0x55fff74b7380_0 .net *"_ivl_2", 0 0, L_0x55fff7714bc0;  1 drivers
v0x55fff749cee0_0 .net *"_ivl_5", 0 0, L_0x55fff7714c80;  1 drivers
v0x55fff7492410_0 .net "c0", 0 0, L_0x7f4d48877018;  1 drivers
v0x55fff74aad60_0 .net "cin", 0 0, L_0x55fff7714d70;  1 drivers
v0x55fff74a6510_0 .net "r", 1 0, L_0x55fff7714e80;  1 drivers
L_0x55fff7714b20 .part L_0x55fff7714e80, 0, 1;
L_0x55fff7714c80 .part L_0x55fff7714e80, 1, 1;
S_0x55fff73ce170 .scope generate, "cin_generation[1]" "cin_generation[1]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74a1640 .param/l "i" 0 2 35, +C4<01>;
S_0x55fff73eafb0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff73ce170;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7713b60 .functor AND 1, L_0x55fff7713ac0, L_0x7f4d48877060, C4<1>, C4<1>;
L_0x55fff7713d10 .functor OR 1, L_0x55fff7713b60, L_0x55fff7713c20, C4<0>, C4<0>;
v0x55fff757b170_0 .net *"_ivl_1", 0 0, L_0x55fff7713ac0;  1 drivers
v0x55fff7438a50_0 .net *"_ivl_2", 0 0, L_0x55fff7713b60;  1 drivers
v0x55fff742ce20_0 .net *"_ivl_5", 0 0, L_0x55fff7713c20;  1 drivers
v0x55fff742c400_0 .net "c0", 0 0, L_0x7f4d48877060;  1 drivers
v0x55fff7425710_0 .net "cin", 0 0, L_0x55fff7713d10;  1 drivers
v0x55fff741b1a0_0 .net "r", 1 0, L_0x55fff7713e20;  1 drivers
L_0x55fff7713ac0 .part L_0x55fff7713e20, 0, 1;
L_0x55fff7713c20 .part L_0x55fff7713e20, 1, 1;
S_0x55fff741c260 .scope generate, "cin_generation[2]" "cin_generation[2]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff740f570 .param/l "i" 0 2 35, +C4<010>;
S_0x55fff74390f0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff741c260;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488770a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7713fb0 .functor AND 1, L_0x55fff7713f10, L_0x7f4d488770a8, C4<1>, C4<1>;
L_0x55fff7715630 .functor OR 1, L_0x55fff7713fb0, L_0x55fff7715590, C4<0>, C4<0>;
v0x55fff73f4520_0 .net *"_ivl_1", 0 0, L_0x55fff7713f10;  1 drivers
v0x55fff73ea910_0 .net *"_ivl_2", 0 0, L_0x55fff7713fb0;  1 drivers
v0x55fff73dee00_0 .net *"_ivl_5", 0 0, L_0x55fff7715590;  1 drivers
v0x55fff73de3e0_0 .net "c0", 0 0, L_0x7f4d488770a8;  1 drivers
v0x55fff73d76e0_0 .net "cin", 0 0, L_0x55fff7715630;  1 drivers
v0x55fff73cd0b0_0 .net "r", 1 0, L_0x55fff7715740;  1 drivers
L_0x55fff7713f10 .part L_0x55fff7715740, 0, 1;
L_0x55fff7715590 .part L_0x55fff7715740, 1, 1;
S_0x55fff745db50 .scope generate, "cin_generation[3]" "cin_generation[3]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73c1490 .param/l "i" 0 2 35, +C4<011>;
S_0x55fff7345340 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff745db50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488770f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7715010 .functor AND 1, L_0x55fff7714f70, L_0x7f4d488770f0, C4<1>, C4<1>;
L_0x55fff77151c0 .functor OR 1, L_0x55fff7715010, L_0x55fff77150d0, C4<0>, C4<0>;
v0x55fff73a9060_0 .net *"_ivl_1", 0 0, L_0x55fff7714f70;  1 drivers
v0x55fff73a8640_0 .net *"_ivl_2", 0 0, L_0x55fff7715010;  1 drivers
v0x55fff739cb10_0 .net *"_ivl_5", 0 0, L_0x55fff77150d0;  1 drivers
v0x55fff7395d00_0 .net "c0", 0 0, L_0x7f4d488770f0;  1 drivers
v0x55fff738c0f0_0 .net "cin", 0 0, L_0x55fff77151c0;  1 drivers
v0x55fff7380570_0 .net "r", 1 0, L_0x55fff77152d0;  1 drivers
L_0x55fff7714f70 .part L_0x55fff77152d0, 0, 1;
L_0x55fff77150d0 .part L_0x55fff77152d0, 1, 1;
S_0x55fff7343780 .scope generate, "cin_generation[4]" "cin_generation[4]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7409560 .param/l "i" 0 2 35, +C4<0100>;
S_0x55fff7341bc0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7343780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7715460 .functor AND 1, L_0x55fff77153c0, L_0x7f4d48877138, C4<1>, C4<1>;
L_0x55fff7715f40 .functor OR 1, L_0x55fff7715460, L_0x55fff7715ea0, C4<0>, C4<0>;
v0x55fff7574120_0 .net *"_ivl_1", 0 0, L_0x55fff77153c0;  1 drivers
v0x55fff7571110_0 .net *"_ivl_2", 0 0, L_0x55fff7715460;  1 drivers
v0x55fff756e120_0 .net *"_ivl_5", 0 0, L_0x55fff7715ea0;  1 drivers
v0x55fff755c0c0_0 .net "c0", 0 0, L_0x7f4d48877138;  1 drivers
v0x55fff75590b0_0 .net "cin", 0 0, L_0x55fff7715f40;  1 drivers
v0x55fff7553070_0 .net "r", 1 0, L_0x55fff7716050;  1 drivers
L_0x55fff77153c0 .part L_0x55fff7716050, 0, 1;
L_0x55fff7715ea0 .part L_0x55fff7716050, 1, 1;
S_0x55fff7340000 .scope generate, "cin_generation[5]" "cin_generation[5]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff754d050 .param/l "i" 0 2 35, +C4<0101>;
S_0x55fff733e440 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7340000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77159b0 .functor AND 1, L_0x55fff7715910, L_0x7f4d48877180, C4<1>, C4<1>;
L_0x55fff7715b60 .functor OR 1, L_0x55fff77159b0, L_0x55fff7715a70, C4<0>, C4<0>;
v0x55fff752bf50_0 .net *"_ivl_1", 0 0, L_0x55fff7715910;  1 drivers
v0x55fff723eb50_0 .net *"_ivl_2", 0 0, L_0x55fff77159b0;  1 drivers
v0x55fff723b3b0_0 .net *"_ivl_5", 0 0, L_0x55fff7715a70;  1 drivers
v0x55fff74c2500_0 .net "c0", 0 0, L_0x7f4d48877180;  1 drivers
v0x55fff730f220_0 .net "cin", 0 0, L_0x55fff7715b60;  1 drivers
v0x55fff73082c0_0 .net "r", 1 0, L_0x55fff7715c70;  1 drivers
L_0x55fff7715910 .part L_0x55fff7715c70, 0, 1;
L_0x55fff7715a70 .part L_0x55fff7715c70, 1, 1;
S_0x55fff733c880 .scope generate, "cin_generation[6]" "cin_generation[6]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7304b80 .param/l "i" 0 2 35, +C4<0110>;
S_0x55fff733acc0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff733c880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488771c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7715e00 .functor AND 1, L_0x55fff7715d60, L_0x7f4d488771c8, C4<1>, C4<1>;
L_0x55fff7716870 .functor OR 1, L_0x55fff7715e00, L_0x55fff7716780, C4<0>, C4<0>;
v0x55fff72f6c50_0 .net *"_ivl_1", 0 0, L_0x55fff7715d60;  1 drivers
v0x55fff72f34c0_0 .net *"_ivl_2", 0 0, L_0x55fff7715e00;  1 drivers
v0x55fff72ec540_0 .net *"_ivl_5", 0 0, L_0x55fff7716780;  1 drivers
v0x55fff72e8d90_0 .net "c0", 0 0, L_0x7f4d488771c8;  1 drivers
v0x55fff72e55e0_0 .net "cin", 0 0, L_0x55fff7716870;  1 drivers
v0x55fff72e1e30_0 .net "r", 1 0, L_0x55fff7716980;  1 drivers
L_0x55fff7715d60 .part L_0x55fff7716980, 0, 1;
L_0x55fff7716780 .part L_0x55fff7716980, 1, 1;
S_0x55fff7339100 .scope generate, "cin_generation[7]" "cin_generation[7]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72daf20 .param/l "i" 0 2 35, +C4<0111>;
S_0x55fff7337540 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7339100;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77161e0 .functor AND 1, L_0x55fff7716140, L_0x7f4d48877210, C4<1>, C4<1>;
L_0x55fff7716390 .functor OR 1, L_0x55fff77161e0, L_0x55fff77162a0, C4<0>, C4<0>;
v0x55fff72d07c0_0 .net *"_ivl_1", 0 0, L_0x55fff7716140;  1 drivers
v0x55fff72cd010_0 .net *"_ivl_2", 0 0, L_0x55fff77161e0;  1 drivers
v0x55fff72c9860_0 .net *"_ivl_5", 0 0, L_0x55fff77162a0;  1 drivers
v0x55fff72c60b0_0 .net "c0", 0 0, L_0x7f4d48877210;  1 drivers
v0x55fff72c2900_0 .net "cin", 0 0, L_0x55fff7716390;  1 drivers
v0x55fff72bb9a0_0 .net "r", 1 0, L_0x55fff77164a0;  1 drivers
L_0x55fff7716140 .part L_0x55fff77164a0, 0, 1;
L_0x55fff77162a0 .part L_0x55fff77164a0, 1, 1;
S_0x55fff7335980 .scope generate, "cin_generation[8]" "cin_generation[8]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7409510 .param/l "i" 0 2 35, +C4<01000>;
S_0x55fff7333dc0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7335980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7716630 .functor AND 1, L_0x55fff7716590, L_0x7f4d48877258, C4<1>, C4<1>;
L_0x55fff7717160 .functor OR 1, L_0x55fff7716630, L_0x55fff7717070, C4<0>, C4<0>;
v0x55fff72aa330_0 .net *"_ivl_1", 0 0, L_0x55fff7716590;  1 drivers
v0x55fff72a6b80_0 .net *"_ivl_2", 0 0, L_0x55fff7716630;  1 drivers
v0x55fff72a33d0_0 .net *"_ivl_5", 0 0, L_0x55fff7717070;  1 drivers
v0x55fff7379b90_0 .net "c0", 0 0, L_0x7f4d48877258;  1 drivers
v0x55fff7377fd0_0 .net "cin", 0 0, L_0x55fff7717160;  1 drivers
v0x55fff7374850_0 .net "r", 1 0, L_0x55fff7717270;  1 drivers
L_0x55fff7716590 .part L_0x55fff7717270, 0, 1;
L_0x55fff7717070 .part L_0x55fff7717270, 1, 1;
S_0x55fff7332200 .scope generate, "cin_generation[9]" "cin_generation[9]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73710d0 .param/l "i" 0 2 35, +C4<01001>;
S_0x55fff7330640 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7332200;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488772a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7716b10 .functor AND 1, L_0x55fff7716a70, L_0x7f4d488772a0, C4<1>, C4<1>;
L_0x55fff7716c70 .functor OR 1, L_0x55fff7716b10, L_0x55fff7716b80, C4<0>, C4<0>;
v0x55fff736bd90_0 .net *"_ivl_1", 0 0, L_0x55fff7716a70;  1 drivers
v0x55fff736a1d0_0 .net *"_ivl_2", 0 0, L_0x55fff7716b10;  1 drivers
v0x55fff7368610_0 .net *"_ivl_5", 0 0, L_0x55fff7716b80;  1 drivers
v0x55fff7366a50_0 .net "c0", 0 0, L_0x7f4d488772a0;  1 drivers
v0x55fff7364e90_0 .net "cin", 0 0, L_0x55fff7716c70;  1 drivers
v0x55fff7361710_0 .net "r", 1 0, L_0x55fff7716d80;  1 drivers
L_0x55fff7716a70 .part L_0x55fff7716d80, 0, 1;
L_0x55fff7716b80 .part L_0x55fff7716d80, 1, 1;
S_0x55fff732ea80 .scope generate, "cin_generation[10]" "cin_generation[10]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff735fbc0 .param/l "i" 0 2 35, +C4<01010>;
S_0x55fff732cec0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff732ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488772e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7716f10 .functor AND 1, L_0x55fff7716e70, L_0x7f4d488772e8, C4<1>, C4<1>;
L_0x55fff77179c0 .functor OR 1, L_0x55fff7716f10, L_0x55fff7716fd0, C4<0>, C4<0>;
v0x55fff735a810_0 .net *"_ivl_1", 0 0, L_0x55fff7716e70;  1 drivers
v0x55fff7358c70_0 .net *"_ivl_2", 0 0, L_0x55fff7716f10;  1 drivers
v0x55fff73554d0_0 .net *"_ivl_5", 0 0, L_0x55fff7716fd0;  1 drivers
v0x55fff7353910_0 .net "c0", 0 0, L_0x7f4d488772e8;  1 drivers
v0x55fff7351d50_0 .net "cin", 0 0, L_0x55fff77179c0;  1 drivers
v0x55fff7350190_0 .net "r", 1 0, L_0x55fff7717ad0;  1 drivers
L_0x55fff7716e70 .part L_0x55fff7717ad0, 0, 1;
L_0x55fff7716fd0 .part L_0x55fff7717ad0, 1, 1;
S_0x55fff732b300 .scope generate, "cin_generation[11]" "cin_generation[11]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff734ca60 .param/l "i" 0 2 35, +C4<01011>;
S_0x55fff7329740 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff732b300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7717400 .functor AND 1, L_0x55fff7717360, L_0x7f4d48877330, C4<1>, C4<1>;
L_0x55fff77175b0 .functor OR 1, L_0x55fff7717400, L_0x55fff77174c0, C4<0>, C4<0>;
v0x55fff73476d0_0 .net *"_ivl_1", 0 0, L_0x55fff7717360;  1 drivers
v0x55fff7345b10_0 .net *"_ivl_2", 0 0, L_0x55fff7717400;  1 drivers
v0x55fff745d6c0_0 .net *"_ivl_5", 0 0, L_0x55fff77174c0;  1 drivers
v0x55fff746e8d0_0 .net "c0", 0 0, L_0x7f4d48877330;  1 drivers
v0x55fff747e520_0 .net "cin", 0 0, L_0x55fff77175b0;  1 drivers
v0x55fff74728f0_0 .net "r", 1 0, L_0x55fff77176c0;  1 drivers
L_0x55fff7717360 .part L_0x55fff77176c0, 0, 1;
L_0x55fff77174c0 .part L_0x55fff77176c0, 1, 1;
S_0x55fff7327b80 .scope generate, "cin_generation[12]" "cin_generation[12]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7472210 .param/l "i" 0 2 35, +C4<01100>;
S_0x55fff7325fc0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7327b80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7717850 .functor AND 1, L_0x55fff77177b0, L_0x7f4d48877378, C4<1>, C4<1>;
L_0x55fff7718280 .functor OR 1, L_0x55fff7717850, L_0x55fff77181e0, C4<0>, C4<0>;
v0x55fff74616e0_0 .net *"_ivl_1", 0 0, L_0x55fff77177b0;  1 drivers
v0x55fff7460fb0_0 .net *"_ivl_2", 0 0, L_0x55fff7717850;  1 drivers
v0x55fff7455ae0_0 .net *"_ivl_5", 0 0, L_0x55fff77181e0;  1 drivers
v0x55fff74553b0_0 .net "c0", 0 0, L_0x7f4d48877378;  1 drivers
v0x55fff7466890_0 .net "cin", 0 0, L_0x55fff7718280;  1 drivers
v0x55fff741bdd0_0 .net "r", 1 0, L_0x55fff7718390;  1 drivers
L_0x55fff77177b0 .part L_0x55fff7718390, 0, 1;
L_0x55fff77181e0 .part L_0x55fff7718390, 1, 1;
S_0x55fff7324400 .scope generate, "cin_generation[13]" "cin_generation[13]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff743cc80 .param/l "i" 0 2 35, +C4<01101>;
S_0x55fff7322840 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7324400;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488773c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7717c60 .functor AND 1, L_0x55fff7717bc0, L_0x7f4d488773c0, C4<1>, C4<1>;
L_0x55fff7717e10 .functor OR 1, L_0x55fff7717c60, L_0x55fff7717d20, C4<0>, C4<0>;
v0x55fff7431050_0 .net *"_ivl_1", 0 0, L_0x55fff7717bc0;  1 drivers
v0x55fff7441f30_0 .net *"_ivl_2", 0 0, L_0x55fff7717c60;  1 drivers
v0x55fff74101a0_0 .net *"_ivl_5", 0 0, L_0x55fff7717d20;  1 drivers
v0x55fff741fdf0_0 .net "c0", 0 0, L_0x7f4d488773c0;  1 drivers
v0x55fff741f6c0_0 .net "cin", 0 0, L_0x55fff7717e10;  1 drivers
v0x55fff7413a90_0 .net "r", 1 0, L_0x55fff7717f20;  1 drivers
L_0x55fff7717bc0 .part L_0x55fff7717f20, 0, 1;
L_0x55fff7717d20 .part L_0x55fff7717f20, 1, 1;
S_0x55fff7320c80 .scope generate, "cin_generation[14]" "cin_generation[14]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7425030 .param/l "i" 0 2 35, +C4<01110>;
S_0x55fff731f0c0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7320c80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77180b0 .functor AND 1, L_0x55fff7718010, L_0x7f4d48877408, C4<1>, C4<1>;
L_0x55fff7718b50 .functor OR 1, L_0x55fff77180b0, L_0x55fff7718ab0, C4<0>, C4<0>;
v0x55fff73cdce0_0 .net *"_ivl_1", 0 0, L_0x55fff7718010;  1 drivers
v0x55fff73df010_0 .net *"_ivl_2", 0 0, L_0x55fff77180b0;  1 drivers
v0x55fff73eeb60_0 .net *"_ivl_5", 0 0, L_0x55fff7718ab0;  1 drivers
v0x55fff73ee430_0 .net "c0", 0 0, L_0x7f4d48877408;  1 drivers
v0x55fff73e2f30_0 .net "cin", 0 0, L_0x55fff7718b50;  1 drivers
v0x55fff73f3df0_0 .net "r", 1 0, L_0x55fff7718c60;  1 drivers
L_0x55fff7718010 .part L_0x55fff7718c60, 0, 1;
L_0x55fff7718ab0 .part L_0x55fff7718c60, 1, 1;
S_0x55fff731d500 .scope generate, "cin_generation[15]" "cin_generation[15]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73d1d00 .param/l "i" 0 2 35, +C4<01111>;
S_0x55fff731b940 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff731d500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7718520 .functor AND 1, L_0x55fff7718480, L_0x7f4d48877450, C4<1>, C4<1>;
L_0x55fff77186d0 .functor OR 1, L_0x55fff7718520, L_0x55fff77185e0, C4<0>, C4<0>;
v0x55fff73c60e0_0 .net *"_ivl_1", 0 0, L_0x55fff7718480;  1 drivers
v0x55fff73d6fb0_0 .net *"_ivl_2", 0 0, L_0x55fff7718520;  1 drivers
v0x55fff73fc090_0 .net *"_ivl_5", 0 0, L_0x55fff77185e0;  1 drivers
v0x55fff738c300_0 .net "c0", 0 0, L_0x7f4d48877450;  1 drivers
v0x55fff739d740_0 .net "cin", 0 0, L_0x55fff77186d0;  1 drivers
v0x55fff73acb60_0 .net "r", 1 0, L_0x55fff77187e0;  1 drivers
L_0x55fff7718480 .part L_0x55fff77187e0, 0, 1;
L_0x55fff77185e0 .part L_0x55fff77187e0, 1, 1;
S_0x55fff7319d80 .scope generate, "cin_generation[16]" "cin_generation[16]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73a16b0 .param/l "i" 0 2 35, +C4<010000>;
S_0x55fff73181c0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7319d80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7718970 .functor AND 1, L_0x55fff77188d0, L_0x7f4d48877498, C4<1>, C4<1>;
L_0x55fff7719430 .functor OR 1, L_0x55fff7718970, L_0x55fff7719390, C4<0>, C4<0>;
v0x55fff7380780_0 .net *"_ivl_1", 0 0, L_0x55fff77188d0;  1 drivers
v0x55fff7390320_0 .net *"_ivl_2", 0 0, L_0x55fff7718970;  1 drivers
v0x55fff738fc10_0 .net *"_ivl_5", 0 0, L_0x55fff7719390;  1 drivers
v0x55fff73847c0_0 .net "c0", 0 0, L_0x7f4d48877498;  1 drivers
v0x55fff7384090_0 .net "cin", 0 0, L_0x55fff7719430;  1 drivers
v0x55fff73ba7e0_0 .net "r", 1 0, L_0x55fff7719540;  1 drivers
L_0x55fff77188d0 .part L_0x55fff7719540, 0, 1;
L_0x55fff7719390 .part L_0x55fff7719540, 1, 1;
S_0x55fff7316830 .scope generate, "cin_generation[17]" "cin_generation[17]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74da590 .param/l "i" 0 2 35, +C4<010001>;
S_0x55fff7314f90 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7316830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488774e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7718df0 .functor AND 1, L_0x55fff7718d50, L_0x7f4d488774e0, C4<1>, C4<1>;
L_0x55fff7718fa0 .functor OR 1, L_0x55fff7718df0, L_0x55fff7718eb0, C4<0>, C4<0>;
v0x55fff74fee80_0 .net *"_ivl_1", 0 0, L_0x55fff7718d50;  1 drivers
v0x55fff74fb2b0_0 .net *"_ivl_2", 0 0, L_0x55fff7718df0;  1 drivers
v0x55fff74e8820_0 .net *"_ivl_5", 0 0, L_0x55fff7718eb0;  1 drivers
v0x55fff74be760_0 .net "c0", 0 0, L_0x7f4d488774e0;  1 drivers
v0x55fff74babd0_0 .net "cin", 0 0, L_0x55fff7718fa0;  1 drivers
v0x55fff7475ce0_0 .net "r", 1 0, L_0x55fff77190b0;  1 drivers
L_0x55fff7718d50 .part L_0x55fff77190b0, 0, 1;
L_0x55fff7718eb0 .part L_0x55fff77190b0, 1, 1;
S_0x55fff73136f0 .scope generate, "cin_generation[18]" "cin_generation[18]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff746a120 .param/l "i" 0 2 35, +C4<010010>;
S_0x55fff7312040 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff73136f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7719240 .functor AND 1, L_0x55fff77191a0, L_0x7f4d48877528, C4<1>, C4<1>;
L_0x55fff7719d20 .functor OR 1, L_0x55fff7719240, L_0x55fff7719c80, C4<0>, C4<0>;
v0x55fff7434440_0 .net *"_ivl_1", 0 0, L_0x55fff77191a0;  1 drivers
v0x55fff7428810_0 .net *"_ivl_2", 0 0, L_0x55fff7719240;  1 drivers
v0x55fff74175b0_0 .net *"_ivl_5", 0 0, L_0x55fff7719c80;  1 drivers
v0x55fff740be30_0 .net "c0", 0 0, L_0x7f4d48877528;  1 drivers
v0x55fff73e6300_0 .net "cin", 0 0, L_0x55fff7719d20;  1 drivers
v0x55fff73da7f0_0 .net "r", 1 0, L_0x55fff7719e30;  1 drivers
L_0x55fff77191a0 .part L_0x55fff7719e30, 0, 1;
L_0x55fff7719c80 .part L_0x55fff7719e30, 1, 1;
S_0x55fff72e64f0 .scope generate, "cin_generation[19]" "cin_generation[19]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73c9510 .param/l "i" 0 2 35, +C4<010011>;
S_0x55fff72814f0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72e64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77196d0 .functor AND 1, L_0x55fff7719630, L_0x7f4d48877570, C4<1>, C4<1>;
L_0x55fff7719880 .functor OR 1, L_0x55fff77196d0, L_0x55fff7719790, C4<0>, C4<0>;
v0x55fff7398f20_0 .net *"_ivl_1", 0 0, L_0x55fff7719630;  1 drivers
v0x55fff7387ae0_0 .net *"_ivl_2", 0 0, L_0x55fff77196d0;  1 drivers
v0x55fff7517ac0_0 .net *"_ivl_5", 0 0, L_0x55fff7719790;  1 drivers
v0x55fff7516f60_0 .net "c0", 0 0, L_0x7f4d48877570;  1 drivers
v0x55fff7509dc0_0 .net "cin", 0 0, L_0x55fff7719880;  1 drivers
v0x55fff7502620_0 .net "r", 1 0, L_0x55fff7719990;  1 drivers
L_0x55fff7719630 .part L_0x55fff7719990, 0, 1;
L_0x55fff7719790 .part L_0x55fff7719990, 1, 1;
S_0x55fff727a5b0 .scope generate, "cin_generation[20]" "cin_generation[20]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74feaa0 .param/l "i" 0 2 35, +C4<010100>;
S_0x55fff72fe2d0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff727a5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488775b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7719b20 .functor AND 1, L_0x55fff7719a80, L_0x7f4d488775b8, C4<1>, C4<1>;
L_0x55fff771a5d0 .functor OR 1, L_0x55fff7719b20, L_0x55fff7719be0, C4<0>, C4<0>;
v0x55fff74f3720_0 .net *"_ivl_1", 0 0, L_0x55fff7719a80;  1 drivers
v0x55fff74efb90_0 .net *"_ivl_2", 0 0, L_0x55fff7719b20;  1 drivers
v0x55fff74e8410_0 .net *"_ivl_5", 0 0, L_0x55fff7719be0;  1 drivers
v0x55fff74e48c0_0 .net "c0", 0 0, L_0x7f4d488775b8;  1 drivers
v0x55fff74e0c80_0 .net "cin", 0 0, L_0x55fff771a5d0;  1 drivers
v0x55fff74dd020_0 .net "r", 1 0, L_0x55fff771a6e0;  1 drivers
L_0x55fff7719a80 .part L_0x55fff771a6e0, 0, 1;
L_0x55fff7719be0 .part L_0x55fff771a6e0, 1, 1;
S_0x55fff72fab20 .scope generate, "cin_generation[21]" "cin_generation[21]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7537f90 .param/l "i" 0 2 35, +C4<010101>;
S_0x55fff72f7370 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72fab20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7719fc0 .functor AND 1, L_0x55fff7719f20, L_0x7f4d48877600, C4<1>, C4<1>;
L_0x55fff771a170 .functor OR 1, L_0x55fff7719fc0, L_0x55fff771a080, C4<0>, C4<0>;
v0x55fff72fa400_0 .net *"_ivl_1", 0 0, L_0x55fff7719f20;  1 drivers
v0x55fff7232050_0 .net *"_ivl_2", 0 0, L_0x55fff7719fc0;  1 drivers
v0x55fff72339c0_0 .net *"_ivl_5", 0 0, L_0x55fff771a080;  1 drivers
v0x55fff7233d00_0 .net "c0", 0 0, L_0x7f4d48877600;  1 drivers
v0x55fff7235dc0_0 .net "cin", 0 0, L_0x55fff771a170;  1 drivers
v0x55fff7237d20_0 .net "r", 1 0, L_0x55fff771a280;  1 drivers
L_0x55fff7719f20 .part L_0x55fff771a280, 0, 1;
L_0x55fff771a080 .part L_0x55fff771a280, 1, 1;
S_0x55fff72f3bc0 .scope generate, "cin_generation[22]" "cin_generation[22]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7233dc0 .param/l "i" 0 2 35, +C4<010110>;
S_0x55fff72f0410 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72f3bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771a410 .functor AND 1, L_0x55fff771a370, L_0x7f4d48877648, C4<1>, C4<1>;
L_0x55fff771ae90 .functor OR 1, L_0x55fff771a410, L_0x55fff771a4d0, C4<0>, C4<0>;
v0x55fff723cd00_0 .net *"_ivl_1", 0 0, L_0x55fff771a370;  1 drivers
v0x55fff72404a0_0 .net *"_ivl_2", 0 0, L_0x55fff771a410;  1 drivers
v0x55fff7243c40_0 .net *"_ivl_5", 0 0, L_0x55fff771a4d0;  1 drivers
v0x55fff72473e0_0 .net "c0", 0 0, L_0x7f4d48877648;  1 drivers
v0x55fff724ab80_0 .net "cin", 0 0, L_0x55fff771ae90;  1 drivers
v0x55fff724e320_0 .net "r", 1 0, L_0x55fff771afa0;  1 drivers
L_0x55fff771a370 .part L_0x55fff771afa0, 0, 1;
L_0x55fff771a4d0 .part L_0x55fff771afa0, 1, 1;
S_0x55fff72ecc60 .scope generate, "cin_generation[23]" "cin_generation[23]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72474a0 .param/l "i" 0 2 35, +C4<010111>;
S_0x55fff72e94b0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72ecc60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771a870 .functor AND 1, L_0x55fff771a7d0, L_0x7f4d48877690, C4<1>, C4<1>;
L_0x55fff771aa20 .functor OR 1, L_0x55fff771a870, L_0x55fff771a930, C4<0>, C4<0>;
v0x55fff7255260_0 .net *"_ivl_1", 0 0, L_0x55fff771a7d0;  1 drivers
v0x55fff7258a00_0 .net *"_ivl_2", 0 0, L_0x55fff771a870;  1 drivers
v0x55fff725c1a0_0 .net *"_ivl_5", 0 0, L_0x55fff771a930;  1 drivers
v0x55fff725f940_0 .net "c0", 0 0, L_0x7f4d48877690;  1 drivers
v0x55fff72630e0_0 .net "cin", 0 0, L_0x55fff771aa20;  1 drivers
v0x55fff7266880_0 .net "r", 1 0, L_0x55fff771ab30;  1 drivers
L_0x55fff771a7d0 .part L_0x55fff771ab30, 0, 1;
L_0x55fff771a930 .part L_0x55fff771ab30, 1, 1;
S_0x55fff72e5d00 .scope generate, "cin_generation[24]" "cin_generation[24]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff725fa00 .param/l "i" 0 2 35, +C4<011000>;
S_0x55fff72e2550 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72e5d00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488776d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771acc0 .functor AND 1, L_0x55fff771ac20, L_0x7f4d488776d8, C4<1>, C4<1>;
L_0x55fff771b760 .functor OR 1, L_0x55fff771acc0, L_0x55fff771ad80, C4<0>, C4<0>;
v0x55fff726d7c0_0 .net *"_ivl_1", 0 0, L_0x55fff771ac20;  1 drivers
v0x55fff7270f60_0 .net *"_ivl_2", 0 0, L_0x55fff771acc0;  1 drivers
v0x55fff7274700_0 .net *"_ivl_5", 0 0, L_0x55fff771ad80;  1 drivers
v0x55fff7277ea0_0 .net "c0", 0 0, L_0x7f4d488776d8;  1 drivers
v0x55fff727b640_0 .net "cin", 0 0, L_0x55fff771b760;  1 drivers
v0x55fff727ede0_0 .net "r", 1 0, L_0x55fff771b870;  1 drivers
L_0x55fff771ac20 .part L_0x55fff771b870, 0, 1;
L_0x55fff771ad80 .part L_0x55fff771b870, 1, 1;
S_0x55fff72deda0 .scope generate, "cin_generation[25]" "cin_generation[25]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72747c0 .param/l "i" 0 2 35, +C4<011001>;
S_0x55fff72db5f0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72deda0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771b130 .functor AND 1, L_0x55fff771b090, L_0x7f4d48877720, C4<1>, C4<1>;
L_0x55fff771b2e0 .functor OR 1, L_0x55fff771b130, L_0x55fff771b1f0, C4<0>, C4<0>;
v0x55fff72825d0_0 .net *"_ivl_1", 0 0, L_0x55fff771b090;  1 drivers
v0x55fff7285d60_0 .net *"_ivl_2", 0 0, L_0x55fff771b130;  1 drivers
v0x55fff72894e0_0 .net *"_ivl_5", 0 0, L_0x55fff771b1f0;  1 drivers
v0x55fff728cc60_0 .net "c0", 0 0, L_0x7f4d48877720;  1 drivers
v0x55fff7290400_0 .net "cin", 0 0, L_0x55fff771b2e0;  1 drivers
v0x55fff7293ba0_0 .net "r", 1 0, L_0x55fff771b3f0;  1 drivers
L_0x55fff771b090 .part L_0x55fff771b3f0, 0, 1;
L_0x55fff771b1f0 .part L_0x55fff771b3f0, 1, 1;
S_0x55fff72d7e40 .scope generate, "cin_generation[26]" "cin_generation[26]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7297340 .param/l "i" 0 2 35, +C4<011010>;
S_0x55fff72d4690 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72d7e40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771b580 .functor AND 1, L_0x55fff771b4e0, L_0x7f4d48877768, C4<1>, C4<1>;
L_0x55fff771c040 .functor OR 1, L_0x55fff771b580, L_0x55fff771b640, C4<0>, C4<0>;
v0x55fff729ab30_0 .net *"_ivl_1", 0 0, L_0x55fff771b4e0;  1 drivers
v0x55fff729e2c0_0 .net *"_ivl_2", 0 0, L_0x55fff771b580;  1 drivers
v0x55fff72a1a40_0 .net *"_ivl_5", 0 0, L_0x55fff771b640;  1 drivers
v0x55fff72a5310_0 .net "c0", 0 0, L_0x7f4d48877768;  1 drivers
v0x55fff72a8ac0_0 .net "cin", 0 0, L_0x55fff771c040;  1 drivers
v0x55fff72ac270_0 .net "r", 1 0, L_0x55fff771c150;  1 drivers
L_0x55fff771b4e0 .part L_0x55fff771c150, 0, 1;
L_0x55fff771b640 .part L_0x55fff771c150, 1, 1;
S_0x55fff72d0ee0 .scope generate, "cin_generation[27]" "cin_generation[27]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72afa20 .param/l "i" 0 2 35, +C4<011011>;
S_0x55fff72cd730 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72d0ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488777b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771ba00 .functor AND 1, L_0x55fff771b960, L_0x7f4d488777b0, C4<1>, C4<1>;
L_0x55fff771bbb0 .functor OR 1, L_0x55fff771ba00, L_0x55fff771bac0, C4<0>, C4<0>;
v0x55fff72b3220_0 .net *"_ivl_1", 0 0, L_0x55fff771b960;  1 drivers
v0x55fff72b69c0_0 .net *"_ivl_2", 0 0, L_0x55fff771ba00;  1 drivers
v0x55fff72ba0d0_0 .net *"_ivl_5", 0 0, L_0x55fff771bac0;  1 drivers
v0x55fff72bd8e0_0 .net "c0", 0 0, L_0x7f4d488777b0;  1 drivers
v0x55fff72c1090_0 .net "cin", 0 0, L_0x55fff771bbb0;  1 drivers
v0x55fff72c4840_0 .net "r", 1 0, L_0x55fff771bcc0;  1 drivers
L_0x55fff771b960 .part L_0x55fff771bcc0, 0, 1;
L_0x55fff771bac0 .part L_0x55fff771bcc0, 1, 1;
S_0x55fff72c9f80 .scope generate, "cin_generation[28]" "cin_generation[28]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72c7ff0 .param/l "i" 0 2 35, +C4<011100>;
S_0x55fff72c67d0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72c9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488777f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771be50 .functor AND 1, L_0x55fff771bdb0, L_0x7f4d488777f8, C4<1>, C4<1>;
L_0x55fff771c930 .functor OR 1, L_0x55fff771be50, L_0x55fff771bf10, C4<0>, C4<0>;
v0x55fff72cb7f0_0 .net *"_ivl_1", 0 0, L_0x55fff771bdb0;  1 drivers
v0x55fff72cef90_0 .net *"_ivl_2", 0 0, L_0x55fff771be50;  1 drivers
v0x55fff72d2720_0 .net *"_ivl_5", 0 0, L_0x55fff771bf10;  1 drivers
v0x55fff72d5eb0_0 .net "c0", 0 0, L_0x7f4d488777f8;  1 drivers
v0x55fff72d9660_0 .net "cin", 0 0, L_0x55fff771c930;  1 drivers
v0x55fff72dce10_0 .net "r", 1 0, L_0x55fff771ca40;  1 drivers
L_0x55fff771bdb0 .part L_0x55fff771ca40, 0, 1;
L_0x55fff771bf10 .part L_0x55fff771ca40, 1, 1;
S_0x55fff72c3020 .scope generate, "cin_generation[29]" "cin_generation[29]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72e05c0 .param/l "i" 0 2 35, +C4<011101>;
S_0x55fff72bf870 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72c3020;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771c2e0 .functor AND 1, L_0x55fff771c240, L_0x7f4d48877840, C4<1>, C4<1>;
L_0x55fff771c490 .functor OR 1, L_0x55fff771c2e0, L_0x55fff771c3a0, C4<0>, C4<0>;
v0x55fff72e3dc0_0 .net *"_ivl_1", 0 0, L_0x55fff771c240;  1 drivers
v0x55fff72e7560_0 .net *"_ivl_2", 0 0, L_0x55fff771c2e0;  1 drivers
v0x55fff72eacf0_0 .net *"_ivl_5", 0 0, L_0x55fff771c3a0;  1 drivers
v0x55fff72ee480_0 .net "c0", 0 0, L_0x7f4d48877840;  1 drivers
v0x55fff72f1c30_0 .net "cin", 0 0, L_0x55fff771c490;  1 drivers
v0x55fff72f53e0_0 .net "r", 1 0, L_0x55fff771c5a0;  1 drivers
L_0x55fff771c240 .part L_0x55fff771c5a0, 0, 1;
L_0x55fff771c3a0 .part L_0x55fff771c5a0, 1, 1;
S_0x55fff72bc0c0 .scope generate, "cin_generation[30]" "cin_generation[30]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72f8b90 .param/l "i" 0 2 35, +C4<011110>;
S_0x55fff72b8910 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72bc0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771c730 .functor AND 1, L_0x55fff771c690, L_0x7f4d48877888, C4<1>, C4<1>;
L_0x55fff771d1e0 .functor OR 1, L_0x55fff771c730, L_0x55fff771c7f0, C4<0>, C4<0>;
v0x55fff72fc390_0 .net *"_ivl_1", 0 0, L_0x55fff771c690;  1 drivers
v0x55fff72ffb30_0 .net *"_ivl_2", 0 0, L_0x55fff771c730;  1 drivers
v0x55fff73032c0_0 .net *"_ivl_5", 0 0, L_0x55fff771c7f0;  1 drivers
v0x55fff7306a50_0 .net "c0", 0 0, L_0x7f4d48877888;  1 drivers
v0x55fff730a200_0 .net "cin", 0 0, L_0x55fff771d1e0;  1 drivers
v0x55fff730d9b0_0 .net "r", 1 0, L_0x55fff771d2f0;  1 drivers
L_0x55fff771c690 .part L_0x55fff771d2f0, 0, 1;
L_0x55fff771c7f0 .part L_0x55fff771d2f0, 1, 1;
S_0x55fff72b5160 .scope generate, "cin_generation[31]" "cin_generation[31]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74b1130 .param/l "i" 0 2 35, +C4<011111>;
S_0x55fff72b19b0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72b5160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488778d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771cbd0 .functor AND 1, L_0x55fff771cb30, L_0x7f4d488778d0, C4<1>, C4<1>;
L_0x55fff771cd80 .functor OR 1, L_0x55fff771cbd0, L_0x55fff771cc90, C4<0>, C4<0>;
v0x55fff7409f20_0 .net *"_ivl_1", 0 0, L_0x55fff771cb30;  1 drivers
v0x55fff73b3900_0 .net *"_ivl_2", 0 0, L_0x55fff771cbd0;  1 drivers
v0x55fff73bb1e0_0 .net *"_ivl_5", 0 0, L_0x55fff771cc90;  1 drivers
v0x55fff7390f80_0 .net "c0", 0 0, L_0x7f4d488778d0;  1 drivers
v0x55fff7395fb0_0 .net "cin", 0 0, L_0x55fff771cd80;  1 drivers
v0x55fff7380e40_0 .net "r", 1 0, L_0x55fff771ce90;  1 drivers
L_0x55fff771cb30 .part L_0x55fff771ce90, 0, 1;
L_0x55fff771cc90 .part L_0x55fff771ce90, 1, 1;
S_0x55fff72ae200 .scope generate, "cin_generation[32]" "cin_generation[32]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7384a50 .param/l "i" 0 2 35, +C4<0100000>;
S_0x55fff72aaa50 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72ae200;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771d020 .functor AND 1, L_0x55fff771cf80, L_0x7f4d48877918, C4<1>, C4<1>;
L_0x55fff771daa0 .functor OR 1, L_0x55fff771d020, L_0x55fff771d0e0, C4<0>, C4<0>;
v0x55fff737c160_0 .net *"_ivl_1", 0 0, L_0x55fff771cf80;  1 drivers
v0x55fff737d6a0_0 .net *"_ivl_2", 0 0, L_0x55fff771d020;  1 drivers
v0x55fff737e170_0 .net *"_ivl_5", 0 0, L_0x55fff771d0e0;  1 drivers
v0x55fff737ddf0_0 .net "c0", 0 0, L_0x7f4d48877918;  1 drivers
v0x55fff737dfa0_0 .net "cin", 0 0, L_0x55fff771daa0;  1 drivers
v0x55fff7380ad0_0 .net "r", 1 0, L_0x55fff771dbb0;  1 drivers
L_0x55fff771cf80 .part L_0x55fff771dbb0, 0, 1;
L_0x55fff771d0e0 .part L_0x55fff771dbb0, 1, 1;
S_0x55fff72a72a0 .scope generate, "cin_generation[33]" "cin_generation[33]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7380c80 .param/l "i" 0 2 35, +C4<0100001>;
S_0x55fff72a3af0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72a72a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771d480 .functor AND 1, L_0x55fff771d3e0, L_0x7f4d48877960, C4<1>, C4<1>;
L_0x55fff771d630 .functor OR 1, L_0x55fff771d480, L_0x55fff771d540, C4<0>, C4<0>;
v0x55fff738ca30_0 .net *"_ivl_1", 0 0, L_0x55fff771d3e0;  1 drivers
v0x55fff7390630_0 .net *"_ivl_2", 0 0, L_0x55fff771d480;  1 drivers
v0x55fff7385390_0 .net *"_ivl_5", 0 0, L_0x55fff771d540;  1 drivers
v0x55fff7388a20_0 .net "c0", 0 0, L_0x7f4d48877960;  1 drivers
v0x55fff738c650_0 .net "cin", 0 0, L_0x55fff771d630;  1 drivers
v0x55fff73907e0_0 .net "r", 1 0, L_0x55fff771d740;  1 drivers
L_0x55fff771d3e0 .part L_0x55fff771d740, 0, 1;
L_0x55fff771d540 .part L_0x55fff771d740, 1, 1;
S_0x55fff72a0220 .scope generate, "cin_generation[34]" "cin_generation[34]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7384fd0 .param/l "i" 0 2 35, +C4<0100010>;
S_0x55fff729ca80 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72a0220;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488779a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771d8d0 .functor AND 1, L_0x55fff771d830, L_0x7f4d488779a8, C4<1>, C4<1>;
L_0x55fff771e370 .functor OR 1, L_0x55fff771d8d0, L_0x55fff771d990, C4<0>, C4<0>;
v0x55fff73851d0_0 .net *"_ivl_1", 0 0, L_0x55fff771d830;  1 drivers
v0x55fff7390c30_0 .net *"_ivl_2", 0 0, L_0x55fff771d8d0;  1 drivers
v0x55fff7390dc0_0 .net *"_ivl_5", 0 0, L_0x55fff771d990;  1 drivers
v0x55fff73961c0_0 .net "c0", 0 0, L_0x7f4d488779a8;  1 drivers
v0x55fff73adef0_0 .net "cin", 0 0, L_0x55fff771e370;  1 drivers
v0x55fff73b2f20_0 .net "r", 1 0, L_0x55fff771e480;  1 drivers
L_0x55fff771d830 .part L_0x55fff771e480, 0, 1;
L_0x55fff771d990 .part L_0x55fff771e480, 1, 1;
S_0x55fff72992e0 .scope generate, "cin_generation[35]" "cin_generation[35]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff739de00 .param/l "i" 0 2 35, +C4<0100011>;
S_0x55fff7295b40 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72992e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488779f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771dd40 .functor AND 1, L_0x55fff771dca0, L_0x7f4d488779f0, C4<1>, C4<1>;
L_0x55fff771def0 .functor OR 1, L_0x55fff771dd40, L_0x55fff771de00, C4<0>, C4<0>;
v0x55fff73a1980_0 .net *"_ivl_1", 0 0, L_0x55fff771dca0;  1 drivers
v0x55fff7396ab0_0 .net *"_ivl_2", 0 0, L_0x55fff771dd40;  1 drivers
v0x55fff7399e80_0 .net *"_ivl_5", 0 0, L_0x55fff771de00;  1 drivers
v0x55fff739da90_0 .net "c0", 0 0, L_0x7f4d488779f0;  1 drivers
v0x55fff739dc40_0 .net "cin", 0 0, L_0x55fff771def0;  1 drivers
v0x55fff73a9930_0 .net "r", 1 0, L_0x55fff771e000;  1 drivers
L_0x55fff771dca0 .part L_0x55fff771e000, 0, 1;
L_0x55fff771de00 .part L_0x55fff771e000, 1, 1;
S_0x55fff72923a0 .scope generate, "cin_generation[36]" "cin_generation[36]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73ad540 .param/l "i" 0 2 35, +C4<0100100>;
S_0x55fff728ec00 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72923a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771e190 .functor AND 1, L_0x55fff771e0f0, L_0x7f4d48877a38, C4<1>, C4<1>;
L_0x55fff771ec50 .functor OR 1, L_0x55fff771e190, L_0x55fff771e250, C4<0>, C4<0>;
v0x55fff73a2330_0 .net *"_ivl_1", 0 0, L_0x55fff771e0f0;  1 drivers
v0x55fff73a59d0_0 .net *"_ivl_2", 0 0, L_0x55fff771e190;  1 drivers
v0x55fff73a95e0_0 .net *"_ivl_5", 0 0, L_0x55fff771e250;  1 drivers
v0x55fff73ad750_0 .net "c0", 0 0, L_0x7f4d48877a38;  1 drivers
v0x55fff73a1f40_0 .net "cin", 0 0, L_0x55fff771ec50;  1 drivers
v0x55fff73a20f0_0 .net "r", 1 0, L_0x55fff771ed60;  1 drivers
L_0x55fff771e0f0 .part L_0x55fff771ed60, 0, 1;
L_0x55fff771e250 .part L_0x55fff771ed60, 1, 1;
S_0x55fff728b460 .scope generate, "cin_generation[37]" "cin_generation[37]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73adb60 .param/l "i" 0 2 35, +C4<0100101>;
S_0x55fff7287cc0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff728b460;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771e610 .functor AND 1, L_0x55fff771e570, L_0x7f4d48877a80, C4<1>, C4<1>;
L_0x55fff771e7c0 .functor OR 1, L_0x55fff771e610, L_0x55fff771e6d0, C4<0>, C4<0>;
v0x55fff73add80_0 .net *"_ivl_1", 0 0, L_0x55fff771e570;  1 drivers
v0x55fff73b3190_0 .net *"_ivl_2", 0 0, L_0x55fff771e610;  1 drivers
v0x55fff73965f0_0 .net *"_ivl_5", 0 0, L_0x55fff771e6d0;  1 drivers
v0x55fff7396780_0 .net "c0", 0 0, L_0x7f4d48877a80;  1 drivers
v0x55fff73b3580_0 .net "cin", 0 0, L_0x55fff771e7c0;  1 drivers
v0x55fff73b3730_0 .net "r", 1 0, L_0x55fff771e8d0;  1 drivers
L_0x55fff771e570 .part L_0x55fff771e8d0, 0, 1;
L_0x55fff771e6d0 .part L_0x55fff771e8d0, 1, 1;
S_0x55fff7284520 .scope generate, "cin_generation[38]" "cin_generation[38]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73bb3d0 .param/l "i" 0 2 35, +C4<0100110>;
S_0x55fff7280d80 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7284520;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771ea60 .functor AND 1, L_0x55fff771e9c0, L_0x7f4d48877ac8, C4<1>, C4<1>;
L_0x55fff771f540 .functor OR 1, L_0x55fff771ea60, L_0x55fff771eb20, C4<0>, C4<0>;
v0x55fff73f51c0_0 .net *"_ivl_1", 0 0, L_0x55fff771e9c0;  1 drivers
v0x55fff73d29a0_0 .net *"_ivl_2", 0 0, L_0x55fff771ea60;  1 drivers
v0x55fff73d79b0_0 .net *"_ivl_5", 0 0, L_0x55fff771eb20;  1 drivers
v0x55fff73c2780_0 .net "c0", 0 0, L_0x7f4d48877ac8;  1 drivers
v0x55fff73c6390_0 .net "cin", 0 0, L_0x55fff771f540;  1 drivers
v0x55fff73be940_0 .net "r", 1 0, L_0x55fff771f650;  1 drivers
L_0x55fff771e9c0 .part L_0x55fff771f650, 0, 1;
L_0x55fff771eb20 .part L_0x55fff771f650, 1, 1;
S_0x55fff727d5e0 .scope generate, "cin_generation[39]" "cin_generation[39]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73c2410 .param/l "i" 0 2 35, +C4<0100111>;
S_0x55fff7279e40 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff727d5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771eef0 .functor AND 1, L_0x55fff771ee50, L_0x7f4d48877b10, C4<1>, C4<1>;
L_0x55fff771f0a0 .functor OR 1, L_0x55fff771eef0, L_0x55fff771efb0, C4<0>, C4<0>;
v0x55fff73c2630_0 .net *"_ivl_1", 0 0, L_0x55fff771ee50;  1 drivers
v0x55fff73ce400_0 .net *"_ivl_2", 0 0, L_0x55fff771eef0;  1 drivers
v0x55fff73d1fd0_0 .net *"_ivl_5", 0 0, L_0x55fff771efb0;  1 drivers
v0x55fff73c6d50_0 .net "c0", 0 0, L_0x7f4d48877b10;  1 drivers
v0x55fff73ca400_0 .net "cin", 0 0, L_0x55fff771f0a0;  1 drivers
v0x55fff73ce030_0 .net "r", 1 0, L_0x55fff771f1b0;  1 drivers
L_0x55fff771ee50 .part L_0x55fff771f1b0, 0, 1;
L_0x55fff771efb0 .part L_0x55fff771f1b0, 1, 1;
S_0x55fff72766a0 .scope generate, "cin_generation[40]" "cin_generation[40]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73d21c0 .param/l "i" 0 2 35, +C4<0101000>;
S_0x55fff7272f00 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72766a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771f340 .functor AND 1, L_0x55fff771f2a0, L_0x7f4d48877b58, C4<1>, C4<1>;
L_0x55fff771fe40 .functor OR 1, L_0x55fff771f340, L_0x55fff771f400, C4<0>, C4<0>;
v0x55fff73c6a10_0 .net *"_ivl_1", 0 0, L_0x55fff771f2a0;  1 drivers
v0x55fff73c6bb0_0 .net *"_ivl_2", 0 0, L_0x55fff771f340;  1 drivers
v0x55fff73d25f0_0 .net *"_ivl_5", 0 0, L_0x55fff771f400;  1 drivers
v0x55fff73d2780_0 .net "c0", 0 0, L_0x7f4d48877b58;  1 drivers
v0x55fff73d7ba0_0 .net "cin", 0 0, L_0x55fff771fe40;  1 drivers
v0x55fff73ef7a0_0 .net "r", 1 0, L_0x55fff771ff00;  1 drivers
L_0x55fff771f2a0 .part L_0x55fff771ff00, 0, 1;
L_0x55fff771f400 .part L_0x55fff771ff00, 1, 1;
S_0x55fff726f760 .scope generate, "cin_generation[41]" "cin_generation[41]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73f47d0 .param/l "i" 0 2 35, +C4<0101001>;
S_0x55fff726bfc0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff726f760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771f7e0 .functor AND 1, L_0x55fff771f740, L_0x7f4d48877ba0, C4<1>, C4<1>;
L_0x55fff771f990 .functor OR 1, L_0x55fff771f7e0, L_0x55fff771f8a0, C4<0>, C4<0>;
v0x55fff73df740_0 .net *"_ivl_1", 0 0, L_0x55fff771f740;  1 drivers
v0x55fff73e3220_0 .net *"_ivl_2", 0 0, L_0x55fff771f7e0;  1 drivers
v0x55fff73d8340_0 .net *"_ivl_5", 0 0, L_0x55fff771f8a0;  1 drivers
v0x55fff73db730_0 .net "c0", 0 0, L_0x7f4d48877ba0;  1 drivers
v0x55fff73df360_0 .net "cin", 0 0, L_0x55fff771f990;  1 drivers
v0x55fff73df510_0 .net "r", 1 0, L_0x55fff771faa0;  1 drivers
L_0x55fff771f740 .part L_0x55fff771faa0, 0, 1;
L_0x55fff771f8a0 .part L_0x55fff771faa0, 1, 1;
S_0x55fff7268820 .scope generate, "cin_generation[42]" "cin_generation[42]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73eb1e0 .param/l "i" 0 2 35, +C4<0101010>;
S_0x55fff7265080 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7268820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff771fc30 .functor AND 1, L_0x55fff771fb90, L_0x7f4d48877be8, C4<1>, C4<1>;
L_0x55fff7720700 .functor OR 1, L_0x55fff771fc30, L_0x55fff771fcf0, C4<0>, C4<0>;
v0x55fff73eee40_0 .net *"_ivl_1", 0 0, L_0x55fff771fb90;  1 drivers
v0x55fff73e3bd0_0 .net *"_ivl_2", 0 0, L_0x55fff771fc30;  1 drivers
v0x55fff73e7260_0 .net *"_ivl_5", 0 0, L_0x55fff771fcf0;  1 drivers
v0x55fff73eae70_0 .net "c0", 0 0, L_0x7f4d48877be8;  1 drivers
v0x55fff73ef000_0 .net "cin", 0 0, L_0x55fff7720700;  1 drivers
v0x55fff73e37f0_0 .net "r", 1 0, L_0x55fff77207c0;  1 drivers
L_0x55fff771fb90 .part L_0x55fff77207c0, 0, 1;
L_0x55fff771fcf0 .part L_0x55fff77207c0, 1, 1;
S_0x55fff72618e0 .scope generate, "cin_generation[43]" "cin_generation[43]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73e39a0 .param/l "i" 0 2 35, +C4<0101011>;
S_0x55fff725e140 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72618e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7720090 .functor AND 1, L_0x55fff771fff0, L_0x7f4d48877c30, C4<1>, C4<1>;
L_0x55fff7720240 .functor OR 1, L_0x55fff7720090, L_0x55fff7720150, C4<0>, C4<0>;
v0x55fff73ef480_0 .net *"_ivl_1", 0 0, L_0x55fff771fff0;  1 drivers
v0x55fff73ef620_0 .net *"_ivl_2", 0 0, L_0x55fff7720090;  1 drivers
v0x55fff73f4a00_0 .net *"_ivl_5", 0 0, L_0x55fff7720150;  1 drivers
v0x55fff73d7fb0_0 .net "c0", 0 0, L_0x7f4d48877c30;  1 drivers
v0x55fff73d8160_0 .net "cin", 0 0, L_0x55fff7720240;  1 drivers
v0x55fff73f4e30_0 .net "r", 1 0, L_0x55fff7720350;  1 drivers
L_0x55fff771fff0 .part L_0x55fff7720350, 0, 1;
L_0x55fff7720150 .part L_0x55fff7720350, 1, 1;
S_0x55fff725a9a0 .scope generate, "cin_generation[44]" "cin_generation[44]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73f4fe0 .param/l "i" 0 2 35, +C4<0101100>;
S_0x55fff7257200 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff725a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77204e0 .functor AND 1, L_0x55fff7720440, L_0x7f4d48877c78, C4<1>, C4<1>;
L_0x55fff7720690 .functor OR 1, L_0x55fff77204e0, L_0x55fff77205a0, C4<0>, C4<0>;
v0x55fff73fccd0_0 .net *"_ivl_1", 0 0, L_0x55fff7720440;  1 drivers
v0x55fff740a120_0 .net *"_ivl_2", 0 0, L_0x55fff77204e0;  1 drivers
v0x55fff74432d0_0 .net *"_ivl_5", 0 0, L_0x55fff77205a0;  1 drivers
v0x55fff744aa40_0 .net "c0", 0 0, L_0x7f4d48877c78;  1 drivers
v0x55fff7420a50_0 .net "cin", 0 0, L_0x55fff7720690;  1 drivers
v0x55fff74259c0_0 .net "r", 1 0, L_0x55fff7721070;  1 drivers
L_0x55fff7720440 .part L_0x55fff7721070, 0, 1;
L_0x55fff77205a0 .part L_0x55fff7721070, 1, 1;
S_0x55fff7253a60 .scope generate, "cin_generation[45]" "cin_generation[45]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7410860 .param/l "i" 0 2 35, +C4<0101101>;
S_0x55fff72502c0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7253a60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7720950 .functor AND 1, L_0x55fff77208b0, L_0x7f4d48877cc0, C4<1>, C4<1>;
L_0x55fff7720b00 .functor OR 1, L_0x55fff7720950, L_0x55fff7720a10, C4<0>, C4<0>;
v0x55fff74144e0_0 .net *"_ivl_1", 0 0, L_0x55fff77208b0;  1 drivers
v0x55fff740cb50_0 .net *"_ivl_2", 0 0, L_0x55fff7720950;  1 drivers
v0x55fff7410510_0 .net *"_ivl_5", 0 0, L_0x55fff7720a10;  1 drivers
v0x55fff74106a0_0 .net "c0", 0 0, L_0x7f4d48877cc0;  1 drivers
v0x55fff741c490_0 .net "cin", 0 0, L_0x55fff7720b00;  1 drivers
v0x55fff74200a0_0 .net "r", 1 0, L_0x55fff7720c10;  1 drivers
L_0x55fff77208b0 .part L_0x55fff7720c10, 0, 1;
L_0x55fff7720a10 .part L_0x55fff7720c10, 1, 1;
S_0x55fff74c3330 .scope generate, "cin_generation[46]" "cin_generation[46]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7414e40 .param/l "i" 0 2 35, +C4<0101110>;
S_0x55fff723baa0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff74c3330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7720da0 .functor AND 1, L_0x55fff7720d00, L_0x7f4d48877d08, C4<1>, C4<1>;
L_0x55fff7720f50 .functor OR 1, L_0x55fff7720da0, L_0x55fff7720e60, C4<0>, C4<0>;
v0x55fff7418540_0 .net *"_ivl_1", 0 0, L_0x55fff7720d00;  1 drivers
v0x55fff741c160_0 .net *"_ivl_2", 0 0, L_0x55fff7720da0;  1 drivers
v0x55fff74202d0_0 .net *"_ivl_5", 0 0, L_0x55fff7720e60;  1 drivers
v0x55fff7414aa0_0 .net "c0", 0 0, L_0x7f4d48877d08;  1 drivers
v0x55fff7414c50_0 .net "cin", 0 0, L_0x55fff7720f50;  1 drivers
v0x55fff74206c0_0 .net "r", 1 0, L_0x55fff7721930;  1 drivers
L_0x55fff7720d00 .part L_0x55fff7721930, 0, 1;
L_0x55fff7720e60 .part L_0x55fff7721930, 1, 1;
S_0x55fff723f240 .scope generate, "cin_generation[47]" "cin_generation[47]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7420870 .param/l "i" 0 2 35, +C4<0101111>;
S_0x55fff72429e0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff723f240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7721200 .functor AND 1, L_0x55fff7721160, L_0x7f4d48877d50, C4<1>, C4<1>;
L_0x55fff77213b0 .functor OR 1, L_0x55fff7721200, L_0x55fff77212c0, C4<0>, C4<0>;
v0x55fff7425c40_0 .net *"_ivl_1", 0 0, L_0x55fff7721160;  1 drivers
v0x55fff743d940_0 .net *"_ivl_2", 0 0, L_0x55fff7721200;  1 drivers
v0x55fff7442930_0 .net *"_ivl_5", 0 0, L_0x55fff77212c0;  1 drivers
v0x55fff742d6f0_0 .net "c0", 0 0, L_0x7f4d48877d50;  1 drivers
v0x55fff7431300_0 .net "cin", 0 0, L_0x55fff77213b0;  1 drivers
v0x55fff7426340_0 .net "r", 1 0, L_0x55fff77214c0;  1 drivers
L_0x55fff7721160 .part L_0x55fff77214c0, 0, 1;
L_0x55fff77212c0 .part L_0x55fff77214c0, 1, 1;
S_0x55fff7246180 .scope generate, "cin_generation[48]" "cin_generation[48]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7429750 .param/l "i" 0 2 35, +C4<0110000>;
S_0x55fff7249920 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7246180;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7721650 .functor AND 1, L_0x55fff77215b0, L_0x7f4d48877d98, C4<1>, C4<1>;
L_0x55fff7721800 .functor OR 1, L_0x55fff7721650, L_0x55fff7721710, C4<0>, C4<0>;
v0x55fff742d3d0_0 .net *"_ivl_1", 0 0, L_0x55fff77215b0;  1 drivers
v0x55fff742d570_0 .net *"_ivl_2", 0 0, L_0x55fff7721650;  1 drivers
v0x55fff7439340_0 .net *"_ivl_5", 0 0, L_0x55fff7721710;  1 drivers
v0x55fff743cf30_0 .net "c0", 0 0, L_0x7f4d48877d98;  1 drivers
v0x55fff7431cd0_0 .net "cin", 0 0, L_0x55fff7721800;  1 drivers
v0x55fff7435380_0 .net "r", 1 0, L_0x55fff7722200;  1 drivers
L_0x55fff77215b0 .part L_0x55fff7722200, 0, 1;
L_0x55fff7721710 .part L_0x55fff7722200, 1, 1;
S_0x55fff724d0c0 .scope generate, "cin_generation[49]" "cin_generation[49]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7438fb0 .param/l "i" 0 2 35, +C4<0110001>;
S_0x55fff724cde0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff724d0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7721ac0 .functor AND 1, L_0x55fff7721a20, L_0x7f4d48877de0, C4<1>, C4<1>;
L_0x55fff7721c70 .functor OR 1, L_0x55fff7721ac0, L_0x55fff7721b80, C4<0>, C4<0>;
v0x55fff743d1b0_0 .net *"_ivl_1", 0 0, L_0x55fff7721a20;  1 drivers
v0x55fff7431990_0 .net *"_ivl_2", 0 0, L_0x55fff7721ac0;  1 drivers
v0x55fff7431b00_0 .net *"_ivl_5", 0 0, L_0x55fff7721b80;  1 drivers
v0x55fff743d550_0 .net "c0", 0 0, L_0x7f4d48877de0;  1 drivers
v0x55fff743d700_0 .net "cin", 0 0, L_0x55fff7721c70;  1 drivers
v0x55fff7442b20_0 .net "r", 1 0, L_0x55fff7721d80;  1 drivers
L_0x55fff7721a20 .part L_0x55fff7721d80, 0, 1;
L_0x55fff7721b80 .part L_0x55fff7721d80, 1, 1;
S_0x55fff7249640 .scope generate, "cin_generation[50]" "cin_generation[50]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7425fe0 .param/l "i" 0 2 35, +C4<0110010>;
S_0x55fff7245ea0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7249640;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7721f10 .functor AND 1, L_0x55fff7721e70, L_0x7f4d48877e28, C4<1>, C4<1>;
L_0x55fff77220c0 .functor OR 1, L_0x55fff7721f10, L_0x55fff7721fd0, C4<0>, C4<0>;
v0x55fff74261e0_0 .net *"_ivl_1", 0 0, L_0x55fff7721e70;  1 drivers
v0x55fff7442fb0_0 .net *"_ivl_2", 0 0, L_0x55fff7721f10;  1 drivers
v0x55fff7443140_0 .net *"_ivl_5", 0 0, L_0x55fff7721fd0;  1 drivers
v0x55fff744ac50_0 .net "c0", 0 0, L_0x7f4d48877e28;  1 drivers
v0x55fff7484b50_0 .net "cin", 0 0, L_0x55fff77220c0;  1 drivers
v0x55fff7462340_0 .net "r", 1 0, L_0x55fff7722ae0;  1 drivers
L_0x55fff7721e70 .part L_0x55fff7722ae0, 0, 1;
L_0x55fff7721fd0 .part L_0x55fff7722ae0, 1, 1;
S_0x55fff7242700 .scope generate, "cin_generation[51]" "cin_generation[51]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7467250 .param/l "i" 0 2 35, +C4<0110011>;
S_0x55fff723ef60 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff7242700;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7722390 .functor AND 1, L_0x55fff77222f0, L_0x7f4d48877e70, C4<1>, C4<1>;
L_0x55fff7722540 .functor OR 1, L_0x55fff7722390, L_0x55fff7722450, C4<0>, C4<0>;
v0x55fff74521d0_0 .net *"_ivl_1", 0 0, L_0x55fff77222f0;  1 drivers
v0x55fff7455dd0_0 .net *"_ivl_2", 0 0, L_0x55fff7722390;  1 drivers
v0x55fff744e1e0_0 .net *"_ivl_5", 0 0, L_0x55fff7722450;  1 drivers
v0x55fff7451df0_0 .net "c0", 0 0, L_0x7f4d48877e70;  1 drivers
v0x55fff7451fa0_0 .net "cin", 0 0, L_0x55fff7722540;  1 drivers
v0x55fff745dd80_0 .net "r", 1 0, L_0x55fff7722650;  1 drivers
L_0x55fff77222f0 .part L_0x55fff7722650, 0, 1;
L_0x55fff7722450 .part L_0x55fff7722650, 1, 1;
S_0x55fff723b7c0 .scope generate, "cin_generation[52]" "cin_generation[52]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7461990 .param/l "i" 0 2 35, +C4<0110100>;
S_0x55fff730fbe0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff723b7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77227e0 .functor AND 1, L_0x55fff7722740, L_0x7f4d48877eb8, C4<1>, C4<1>;
L_0x55fff7722990 .functor OR 1, L_0x55fff77227e0, L_0x55fff77228a0, C4<0>, C4<0>;
v0x55fff7456780_0 .net *"_ivl_1", 0 0, L_0x55fff7722740;  1 drivers
v0x55fff7459e20_0 .net *"_ivl_2", 0 0, L_0x55fff77227e0;  1 drivers
v0x55fff745da30_0 .net *"_ivl_5", 0 0, L_0x55fff77228a0;  1 drivers
v0x55fff7461ba0_0 .net "c0", 0 0, L_0x7f4d48877eb8;  1 drivers
v0x55fff74563a0_0 .net "cin", 0 0, L_0x55fff7722990;  1 drivers
v0x55fff7456550_0 .net "r", 1 0, L_0x55fff77233d0;  1 drivers
L_0x55fff7722740 .part L_0x55fff77233d0, 0, 1;
L_0x55fff77228a0 .part L_0x55fff77233d0, 1, 1;
S_0x55fff730c430 .scope generate, "cin_generation[53]" "cin_generation[53]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7461fb0 .param/l "i" 0 2 35, +C4<0110101>;
S_0x55fff7308c80 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff730c430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7722c70 .functor AND 1, L_0x55fff7722bd0, L_0x7f4d48877f00, C4<1>, C4<1>;
L_0x55fff7722e20 .functor OR 1, L_0x55fff7722c70, L_0x55fff7722d30, C4<0>, C4<0>;
v0x55fff74621d0_0 .net *"_ivl_1", 0 0, L_0x55fff7722bd0;  1 drivers
v0x55fff74674c0_0 .net *"_ivl_2", 0 0, L_0x55fff7722c70;  1 drivers
v0x55fff747f1a0_0 .net *"_ivl_5", 0 0, L_0x55fff7722d30;  1 drivers
v0x55fff74841b0_0 .net "c0", 0 0, L_0x7f4d48877f00;  1 drivers
v0x55fff746ef90_0 .net "cin", 0 0, L_0x55fff7722e20;  1 drivers
v0x55fff7472ba0_0 .net "r", 1 0, L_0x55fff7722f30;  1 drivers
L_0x55fff7722bd0 .part L_0x55fff7722f30, 0, 1;
L_0x55fff7722d30 .part L_0x55fff7722f30, 1, 1;
S_0x55fff73054d0 .scope generate, "cin_generation[54]" "cin_generation[54]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7467be0 .param/l "i" 0 2 35, +C4<0110110>;
S_0x55fff7301d20 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff73054d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77230c0 .functor AND 1, L_0x55fff7723020, L_0x7f4d48877f48, C4<1>, C4<1>;
L_0x55fff7723270 .functor OR 1, L_0x55fff77230c0, L_0x55fff7723180, C4<0>, C4<0>;
v0x55fff746b040_0 .net *"_ivl_1", 0 0, L_0x55fff7723020;  1 drivers
v0x55fff746ec60_0 .net *"_ivl_2", 0 0, L_0x55fff77230c0;  1 drivers
v0x55fff746edf0_0 .net *"_ivl_5", 0 0, L_0x55fff7723180;  1 drivers
v0x55fff747abc0_0 .net "c0", 0 0, L_0x7f4d48877f48;  1 drivers
v0x55fff747e7d0_0 .net "cin", 0 0, L_0x55fff7723270;  1 drivers
v0x55fff7473570_0 .net "r", 1 0, L_0x55fff7723c80;  1 drivers
L_0x55fff7723020 .part L_0x55fff7723c80, 0, 1;
L_0x55fff7723180 .part L_0x55fff7723c80, 1, 1;
S_0x55fff72fe570 .scope generate, "cin_generation[55]" "cin_generation[55]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7476c20 .param/l "i" 0 2 35, +C4<0110111>;
S_0x55fff72fadc0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72fe570;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7723560 .functor AND 1, L_0x55fff77234c0, L_0x7f4d48877f90, C4<1>, C4<1>;
L_0x55fff7723710 .functor OR 1, L_0x55fff7723560, L_0x55fff7723620, C4<0>, C4<0>;
v0x55fff747a8c0_0 .net *"_ivl_1", 0 0, L_0x55fff77234c0;  1 drivers
v0x55fff747ea40_0 .net *"_ivl_2", 0 0, L_0x55fff7723560;  1 drivers
v0x55fff74731f0_0 .net *"_ivl_5", 0 0, L_0x55fff7723620;  1 drivers
v0x55fff7473380_0 .net "c0", 0 0, L_0x7f4d48877f90;  1 drivers
v0x55fff747edf0_0 .net "cin", 0 0, L_0x55fff7723710;  1 drivers
v0x55fff747efa0_0 .net "r", 1 0, L_0x55fff7723820;  1 drivers
L_0x55fff77234c0 .part L_0x55fff7723820, 0, 1;
L_0x55fff7723620 .part L_0x55fff7723820, 1, 1;
S_0x55fff72f7610 .scope generate, "cin_generation[56]" "cin_generation[56]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74843c0 .param/l "i" 0 2 35, +C4<0111000>;
S_0x55fff72f3e60 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72f7610;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48877fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77239b0 .functor AND 1, L_0x55fff7723910, L_0x7f4d48877fd8, C4<1>, C4<1>;
L_0x55fff7723b60 .functor OR 1, L_0x55fff77239b0, L_0x55fff7723a70, C4<0>, C4<0>;
v0x55fff74678c0_0 .net *"_ivl_1", 0 0, L_0x55fff7723910;  1 drivers
v0x55fff7467a60_0 .net *"_ivl_2", 0 0, L_0x55fff77239b0;  1 drivers
v0x55fff7484830_0 .net *"_ivl_5", 0 0, L_0x55fff7723a70;  1 drivers
v0x55fff74849c0_0 .net "c0", 0 0, L_0x7f4d48877fd8;  1 drivers
v0x55fff748c5a0_0 .net "cin", 0 0, L_0x55fff7723b60;  1 drivers
v0x55fff7499ac0_0 .net "r", 1 0, L_0x55fff7724540;  1 drivers
L_0x55fff7723910 .part L_0x55fff7724540, 0, 1;
L_0x55fff7723a70 .part L_0x55fff7724540, 1, 1;
S_0x55fff72f06b0 .scope generate, "cin_generation[57]" "cin_generation[57]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74b1340 .param/l "i" 0 2 35, +C4<0111001>;
S_0x55fff72ecf00 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72f06b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48878020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7723e10 .functor AND 1, L_0x55fff7723d70, L_0x7f4d48878020, C4<1>, C4<1>;
L_0x55fff7723fc0 .functor OR 1, L_0x55fff7723e10, L_0x55fff7723ed0, C4<0>, C4<0>;
v0x55fff74b2690_0 .net *"_ivl_1", 0 0, L_0x55fff7723d70;  1 drivers
v0x55fff74b3d60_0 .net *"_ivl_2", 0 0, L_0x55fff7723e10;  1 drivers
v0x55fff74b7c20_0 .net *"_ivl_5", 0 0, L_0x55fff7723ed0;  1 drivers
v0x55fff74bb2e0_0 .net "c0", 0 0, L_0x7f4d48878020;  1 drivers
v0x55fff74bbef0_0 .net "cin", 0 0, L_0x55fff7723fc0;  1 drivers
v0x55fff74bee70_0 .net "r", 1 0, L_0x55fff77240d0;  1 drivers
L_0x55fff7723d70 .part L_0x55fff77240d0, 0, 1;
L_0x55fff7723ed0 .part L_0x55fff77240d0, 1, 1;
S_0x55fff72e9750 .scope generate, "cin_generation[58]" "cin_generation[58]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74c6500 .param/l "i" 0 2 35, +C4<0111010>;
S_0x55fff72e5fa0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72e9750;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48878068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7724260 .functor AND 1, L_0x55fff77241c0, L_0x7f4d48878068, C4<1>, C4<1>;
L_0x55fff7724410 .functor OR 1, L_0x55fff7724260, L_0x55fff7724320, C4<0>, C4<0>;
v0x55fff74cb390_0 .net *"_ivl_1", 0 0, L_0x55fff77241c0;  1 drivers
v0x55fff74d2bc0_0 .net *"_ivl_2", 0 0, L_0x55fff7724260;  1 drivers
v0x55fff74d54c0_0 .net *"_ivl_5", 0 0, L_0x55fff7724320;  1 drivers
v0x55fff74d9050_0 .net "c0", 0 0, L_0x7f4d48878068;  1 drivers
v0x55fff74d9480_0 .net "cin", 0 0, L_0x55fff7724410;  1 drivers
v0x55fff74e1590_0 .net "r", 1 0, L_0x55fff7724e10;  1 drivers
L_0x55fff77241c0 .part L_0x55fff7724e10, 0, 1;
L_0x55fff7724320 .part L_0x55fff7724e10, 1, 1;
S_0x55fff72e27f0 .scope generate, "cin_generation[59]" "cin_generation[59]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74e51b0 .param/l "i" 0 2 35, +C4<0111011>;
S_0x55fff72df040 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72e27f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488780b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77246d0 .functor AND 1, L_0x55fff7724630, L_0x7f4d488780b0, C4<1>, C4<1>;
L_0x55fff7724880 .functor OR 1, L_0x55fff77246d0, L_0x55fff7724790, C4<0>, C4<0>;
v0x55fff74e8d70_0 .net *"_ivl_1", 0 0, L_0x55fff7724630;  1 drivers
v0x55fff74ec930_0 .net *"_ivl_2", 0 0, L_0x55fff77246d0;  1 drivers
v0x55fff74f04a0_0 .net *"_ivl_5", 0 0, L_0x55fff7724790;  1 drivers
v0x55fff74f4030_0 .net "c0", 0 0, L_0x7f4d488780b0;  1 drivers
v0x55fff74f7be0_0 .net "cin", 0 0, L_0x55fff7724880;  1 drivers
v0x55fff74fb790_0 .net "r", 1 0, L_0x55fff7724990;  1 drivers
L_0x55fff7724630 .part L_0x55fff7724990, 0, 1;
L_0x55fff7724790 .part L_0x55fff7724990, 1, 1;
S_0x55fff72db890 .scope generate, "cin_generation[60]" "cin_generation[60]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74ff360 .param/l "i" 0 2 35, +C4<0111100>;
S_0x55fff72d80e0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72db890;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488780f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7724b20 .functor AND 1, L_0x55fff7724a80, L_0x7f4d488780f8, C4<1>, C4<1>;
L_0x55fff7724cd0 .functor OR 1, L_0x55fff7724b20, L_0x55fff7724be0, C4<0>, C4<0>;
v0x55fff7502f80_0 .net *"_ivl_1", 0 0, L_0x55fff7724a80;  1 drivers
v0x55fff7506b40_0 .net *"_ivl_2", 0 0, L_0x55fff7724b20;  1 drivers
v0x55fff750a6f0_0 .net *"_ivl_5", 0 0, L_0x55fff7724be0;  1 drivers
v0x55fff750e280_0 .net "c0", 0 0, L_0x7f4d488780f8;  1 drivers
v0x55fff7511e30_0 .net "cin", 0 0, L_0x55fff7724cd0;  1 drivers
v0x55fff74e1bc0_0 .net "r", 1 0, L_0x55fff77256f0;  1 drivers
L_0x55fff7724a80 .part L_0x55fff77256f0, 0, 1;
L_0x55fff7724be0 .part L_0x55fff77256f0, 1, 1;
S_0x55fff72d4930 .scope generate, "cin_generation[61]" "cin_generation[61]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74e57e0 .param/l "i" 0 2 35, +C4<0111101>;
S_0x55fff72d1180 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72d4930;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48878140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7724fa0 .functor AND 1, L_0x55fff7724f00, L_0x7f4d48878140, C4<1>, C4<1>;
L_0x55fff7725150 .functor OR 1, L_0x55fff7724fa0, L_0x55fff7725060, C4<0>, C4<0>;
v0x55fff74b7930_0 .net *"_ivl_1", 0 0, L_0x55fff7724f00;  1 drivers
v0x55fff75124c0_0 .net *"_ivl_2", 0 0, L_0x55fff7724fa0;  1 drivers
v0x55fff74bb7b0_0 .net *"_ivl_5", 0 0, L_0x55fff7725060;  1 drivers
v0x55fff74bf320_0 .net "c0", 0 0, L_0x7f4d48878140;  1 drivers
v0x55fff74c2880_0 .net "cin", 0 0, L_0x55fff7725150;  1 drivers
v0x55fff74caaf0_0 .net "r", 1 0, L_0x55fff7725260;  1 drivers
L_0x55fff7724f00 .part L_0x55fff7725260, 0, 1;
L_0x55fff7725060 .part L_0x55fff7725260, 1, 1;
S_0x55fff72cd9d0 .scope generate, "cin_generation[62]" "cin_generation[62]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff74d2330 .param/l "i" 0 2 35, +C4<0111110>;
S_0x55fff72ca220 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72cd9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d48878188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff77253f0 .functor AND 1, L_0x55fff7725350, L_0x7f4d48878188, C4<1>, C4<1>;
L_0x55fff77255a0 .functor OR 1, L_0x55fff77253f0, L_0x55fff77254b0, C4<0>, C4<0>;
v0x55fff74d5690_0 .net *"_ivl_1", 0 0, L_0x55fff7725350;  1 drivers
v0x55fff74b3900_0 .net *"_ivl_2", 0 0, L_0x55fff77253f0;  1 drivers
v0x55fff74d9210_0 .net *"_ivl_5", 0 0, L_0x55fff77254b0;  1 drivers
v0x55fff723bd10_0 .net "c0", 0 0, L_0x7f4d48878188;  1 drivers
v0x55fff723f4b0_0 .net "cin", 0 0, L_0x55fff77255a0;  1 drivers
v0x55fff72342a0_0 .net "r", 1 0, L_0x55fff7725fe0;  1 drivers
L_0x55fff7725350 .part L_0x55fff7725fe0, 0, 1;
L_0x55fff77254b0 .part L_0x55fff7725fe0, 1, 1;
S_0x55fff72c6a70 .scope generate, "cin_generation[63]" "cin_generation[63]" 2 35, 2 35 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7242bf0 .param/l "i" 0 2 35, +C4<0111111>;
S_0x55fff72c32c0 .scope module, "f" "cin_generation_logic" 2 36, 2 166 0, S_0x55fff72c6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "r";
    .port_info 1 /INPUT 1 "c0";
    .port_info 2 /OUTPUT 1 "cin";
L_0x7f4d488781d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55fff7725880 .functor AND 1, L_0x55fff77257e0, L_0x7f4d488781d0, C4<1>, C4<1>;
L_0x55fff7725a30 .functor OR 1, L_0x55fff7725880, L_0x55fff7725940, C4<0>, C4<0>;
v0x55fff7246400_0 .net *"_ivl_1", 0 0, L_0x55fff77257e0;  1 drivers
v0x55fff7311280_0 .net *"_ivl_2", 0 0, L_0x55fff7725880;  1 drivers
v0x55fff7312a80_0 .net *"_ivl_5", 0 0, L_0x55fff7725940;  1 drivers
v0x55fff73142f0_0 .net "c0", 0 0, L_0x7f4d488781d0;  1 drivers
v0x55fff7315b90_0 .net "cin", 0 0, L_0x55fff7725a30;  1 drivers
v0x55fff7317430_0 .net "r", 1 0, L_0x55fff7725b40;  1 drivers
L_0x55fff77257e0 .part L_0x55fff7725b40, 0, 1;
L_0x55fff7725940 .part L_0x55fff7725b40, 1, 1;
S_0x55fff72bfb10 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7318f00 .param/l "i" 0 2 19, +C4<00>;
S_0x55fff72bc360 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff72bfb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7249b80 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76dd000 .functor BUFZ 1, L_0x55fff76dd2d0, C4<0>, C4<0>, C4<0>;
v0x55fff737a2e0_0 .net "a", 0 0, L_0x55fff76dd070;  1 drivers
v0x55fff7378720_0 .net "b", 0 0, L_0x55fff76dd1a0;  1 drivers
v0x55fff73787c0_0 .net "c", 0 0, L_0x55fff76dd000;  1 drivers
v0x55fff7374fa0_0 .net "cin", 0 0, L_0x55fff76dd2d0;  1 drivers
v0x55fff7375040_0 .net "q", 1 0, L_0x55fff76dcb10;  1 drivers
v0x55fff73733e0_0 .net "qg", 1 0, L_0x55fff76dce50;  1 drivers
v0x55fff7373480_0 .net "s", 0 0, L_0x55fff76dc990;  1 drivers
L_0x55fff76dcd00 .part L_0x55fff76dcb10, 1, 1;
L_0x55fff76dce50 .concat8 [ 1 1 0 0], L_0x55fff76dcf10, L_0x55fff76dcd00;
L_0x55fff76dcf10 .part L_0x55fff76dcb10, 0, 1;
S_0x55fff72b8bb0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72bc360;
 .timescale 0 0;
v0x55fff731c680_0 .net *"_ivl_0", 0 0, L_0x55fff76dcd00;  1 drivers
v0x55fff731e240_0 .net *"_ivl_1", 0 0, L_0x55fff76dcf10;  1 drivers
S_0x55fff72b5400 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72bc360;
 .timescale 0 0;
P_0x55fff731fe90 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff72b1c50 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72b5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7579e80 .functor XOR 1, L_0x55fff76dd070, L_0x55fff76dd1a0, C4<0>, C4<0>;
L_0x55fff76dc990 .functor XOR 1, L_0x55fff76dc8a0, L_0x55fff76dd000, C4<0>, C4<0>;
L_0x55fff76dcc20 .functor AND 1, L_0x55fff76dd070, L_0x55fff76dd1a0, C4<1>, C4<1>;
v0x55fff7323600_0 .net *"_ivl_11", 0 0, L_0x55fff76dcc20;  1 drivers
v0x55fff7325140_0 .net *"_ivl_2", 0 0, L_0x55fff7579e80;  1 drivers
v0x55fff7326d00_0 .net *"_ivl_5", 0 0, L_0x55fff76dc8a0;  1 drivers
v0x55fff73288c0_0 .net "a", 0 0, L_0x55fff76dd070;  alias, 1 drivers
v0x55fff7234810_0 .net "b", 0 0, L_0x55fff76dd1a0;  alias, 1 drivers
v0x55fff724d2d0_0 .net "cin", 0 0, L_0x55fff76dd000;  alias, 1 drivers
v0x55fff72b8230_0 .net "q", 1 0, L_0x55fff76dcb10;  alias, 1 drivers
v0x55fff737bea0_0 .net "s", 0 0, L_0x55fff76dc990;  alias, 1 drivers
L_0x55fff76dc8a0 .part L_0x55fff76dcb10, 0, 1;
L_0x55fff76dcb10 .concat8 [ 1 1 0 0], L_0x55fff7579e80, L_0x55fff76dcc20;
S_0x55fff72ae4a0 .scope generate, "parallel_FA_CLA_prefix[1]" "parallel_FA_CLA_prefix[1]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7328980 .param/l "i" 0 2 19, +C4<01>;
S_0x55fff72aacf0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff72ae4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7371820 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76ddb50 .functor BUFZ 1, L_0x55fff76dde20, C4<0>, C4<0>, C4<0>;
v0x55fff735af60_0 .net "a", 0 0, L_0x55fff76ddbc0;  1 drivers
v0x55fff73593a0_0 .net "b", 0 0, L_0x55fff76ddcf0;  1 drivers
v0x55fff7359440_0 .net "c", 0 0, L_0x55fff76ddb50;  1 drivers
v0x55fff73577e0_0 .net "cin", 0 0, L_0x55fff76dde20;  1 drivers
v0x55fff7357880_0 .net "q", 1 0, L_0x55fff76dd680;  1 drivers
v0x55fff7355c20_0 .net "qg", 1 0, L_0x55fff76dd9a0;  1 drivers
v0x55fff7354060_0 .net "s", 0 0, L_0x55fff76dd520;  1 drivers
L_0x55fff76dd850 .part L_0x55fff76dd680, 1, 1;
L_0x55fff76dd9a0 .concat8 [ 1 1 0 0], L_0x55fff76dda60, L_0x55fff76dd850;
L_0x55fff76dda60 .part L_0x55fff76dd680, 0, 1;
S_0x55fff72a7540 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72aacf0;
 .timescale 0 0;
v0x55fff736fcb0_0 .net *"_ivl_0", 0 0, L_0x55fff76dd850;  1 drivers
v0x55fff736e0a0_0 .net *"_ivl_1", 0 0, L_0x55fff76dda60;  1 drivers
S_0x55fff72a3d90 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72aacf0;
 .timescale 0 0;
P_0x55fff736a920 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff72d4e80 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72a3d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76dd370 .functor XOR 1, L_0x55fff76ddbc0, L_0x55fff76ddcf0, C4<0>, C4<0>;
L_0x55fff76dd520 .functor XOR 1, L_0x55fff76dd430, L_0x55fff76ddb50, C4<0>, C4<0>;
L_0x55fff76dd770 .functor AND 1, L_0x55fff76ddbc0, L_0x55fff76ddcf0, C4<1>, C4<1>;
v0x55fff7368de0_0 .net *"_ivl_11", 0 0, L_0x55fff76dd770;  1 drivers
v0x55fff73671a0_0 .net *"_ivl_2", 0 0, L_0x55fff76dd370;  1 drivers
v0x55fff73655e0_0 .net *"_ivl_5", 0 0, L_0x55fff76dd430;  1 drivers
v0x55fff7363a20_0 .net "a", 0 0, L_0x55fff76ddbc0;  alias, 1 drivers
v0x55fff7361e60_0 .net "b", 0 0, L_0x55fff76ddcf0;  alias, 1 drivers
v0x55fff73602a0_0 .net "cin", 0 0, L_0x55fff76ddb50;  alias, 1 drivers
v0x55fff735e6e0_0 .net "q", 1 0, L_0x55fff76dd680;  alias, 1 drivers
v0x55fff735cb20_0 .net "s", 0 0, L_0x55fff76dd520;  alias, 1 drivers
L_0x55fff76dd430 .part L_0x55fff76dd680, 0, 1;
L_0x55fff76dd680 .concat8 [ 1 1 0 0], L_0x55fff76dd370, L_0x55fff76dd770;
S_0x55fff74c3030 .scope generate, "parallel_FA_CLA_prefix[2]" "parallel_FA_CLA_prefix[2]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73656a0 .param/l "i" 0 2 19, +C4<010>;
S_0x55fff74ca7c0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff74c3030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff735b020 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76de7b0 .functor BUFZ 1, L_0x55fff76dead0, C4<0>, C4<0>, C4<0>;
v0x55fff733ba20_0 .net "a", 0 0, L_0x55fff76de820;  1 drivers
v0x55fff7339e60_0 .net "b", 0 0, L_0x55fff76de950;  1 drivers
v0x55fff7339f00_0 .net "c", 0 0, L_0x55fff76de7b0;  1 drivers
v0x55fff73382a0_0 .net "cin", 0 0, L_0x55fff76dead0;  1 drivers
v0x55fff7338340_0 .net "q", 1 0, L_0x55fff76de300;  1 drivers
v0x55fff7334b20_0 .net "qg", 1 0, L_0x55fff76de600;  1 drivers
v0x55fff7332f60_0 .net "s", 0 0, L_0x55fff76de1a0;  1 drivers
L_0x55fff76de4d0 .part L_0x55fff76de300, 1, 1;
L_0x55fff76de600 .concat8 [ 1 1 0 0], L_0x55fff76de6c0, L_0x55fff76de4d0;
L_0x55fff76de6c0 .part L_0x55fff76de300, 0, 1;
S_0x55fff74ce3e0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff74ca7c0;
 .timescale 0 0;
v0x55fff73508e0_0 .net *"_ivl_0", 0 0, L_0x55fff76de4d0;  1 drivers
v0x55fff734ed20_0 .net *"_ivl_1", 0 0, L_0x55fff76de6c0;  1 drivers
S_0x55fff74d2000 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff74ca7c0;
 .timescale 0 0;
P_0x55fff734ee00 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff74e1890 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff74d2000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76ddfa0 .functor XOR 1, L_0x55fff76de820, L_0x55fff76de950, C4<0>, C4<0>;
L_0x55fff76de1a0 .functor XOR 1, L_0x55fff76de0b0, L_0x55fff76de7b0, C4<0>, C4<0>;
L_0x55fff76de410 .functor AND 1, L_0x55fff76de820, L_0x55fff76de950, C4<1>, C4<1>;
v0x55fff734b5a0_0 .net *"_ivl_11", 0 0, L_0x55fff76de410;  1 drivers
v0x55fff73499e0_0 .net *"_ivl_2", 0 0, L_0x55fff76ddfa0;  1 drivers
v0x55fff7347e20_0 .net *"_ivl_5", 0 0, L_0x55fff76de0b0;  1 drivers
v0x55fff7346260_0 .net "a", 0 0, L_0x55fff76de820;  alias, 1 drivers
v0x55fff73444e0_0 .net "b", 0 0, L_0x55fff76de950;  alias, 1 drivers
v0x55fff7342920_0 .net "cin", 0 0, L_0x55fff76de7b0;  alias, 1 drivers
v0x55fff733f1a0_0 .net "q", 1 0, L_0x55fff76de300;  alias, 1 drivers
v0x55fff733d5e0_0 .net "s", 0 0, L_0x55fff76de1a0;  alias, 1 drivers
L_0x55fff76de0b0 .part L_0x55fff76de300, 0, 1;
L_0x55fff76de300 .concat8 [ 1 1 0 0], L_0x55fff76ddfa0, L_0x55fff76de410;
S_0x55fff74e54b0 .scope generate, "parallel_FA_CLA_prefix[3]" "parallel_FA_CLA_prefix[3]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff733bb00 .param/l "i" 0 2 19, +C4<011>;
S_0x55fff72df590 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff74e54b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff73429e0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76df370 .functor BUFZ 1, L_0x55fff76df7c0, C4<0>, C4<0>, C4<0>;
v0x55fff7472d80_0 .net "a", 0 0, L_0x55fff76df3e0;  1 drivers
v0x55fff747a060_0 .net "b", 0 0, L_0x55fff76df600;  1 drivers
v0x55fff747a100_0 .net "c", 0 0, L_0x55fff76df370;  1 drivers
v0x55fff7476470_0 .net "cin", 0 0, L_0x55fff76df7c0;  1 drivers
v0x55fff7476510_0 .net "q", 1 0, L_0x55fff76deea0;  1 drivers
v0x55fff746e430_0 .net "qg", 1 0, L_0x55fff76df1c0;  1 drivers
v0x55fff746a840_0 .net "s", 0 0, L_0x55fff76ded20;  1 drivers
L_0x55fff76df070 .part L_0x55fff76deea0, 1, 1;
L_0x55fff76df1c0 .concat8 [ 1 1 0 0], L_0x55fff76df280, L_0x55fff76df070;
L_0x55fff76df280 .part L_0x55fff76deea0, 0, 1;
S_0x55fff7261e00 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72df590;
 .timescale 0 0;
v0x55fff7331420_0 .net *"_ivl_0", 0 0, L_0x55fff76df070;  1 drivers
v0x55fff732f7e0_0 .net *"_ivl_1", 0 0, L_0x55fff76df280;  1 drivers
S_0x55fff725e660 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72df590;
 .timescale 0 0;
P_0x55fff732f8c0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff725aec0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff725e660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76deb70 .functor XOR 1, L_0x55fff76df3e0, L_0x55fff76df600, C4<0>, C4<0>;
L_0x55fff76ded20 .functor XOR 1, L_0x55fff76dec30, L_0x55fff76df370, C4<0>, C4<0>;
L_0x55fff76defb0 .functor AND 1, L_0x55fff76df3e0, L_0x55fff76df600, C4<1>, C4<1>;
v0x55fff732c060_0 .net *"_ivl_11", 0 0, L_0x55fff76defb0;  1 drivers
v0x55fff732a4a0_0 .net *"_ivl_2", 0 0, L_0x55fff76deb70;  1 drivers
v0x55fff72384a0_0 .net *"_ivl_5", 0 0, L_0x55fff76dec30;  1 drivers
v0x55fff723e9f0_0 .net "a", 0 0, L_0x55fff76df3e0;  alias, 1 drivers
v0x55fff723b250_0 .net "b", 0 0, L_0x55fff76df600;  alias, 1 drivers
v0x55fff7234020_0 .net "cin", 0 0, L_0x55fff76df370;  alias, 1 drivers
v0x55fff7238010_0 .net "q", 1 0, L_0x55fff76deea0;  alias, 1 drivers
v0x55fff74befc0_0 .net "s", 0 0, L_0x55fff76ded20;  alias, 1 drivers
L_0x55fff76dec30 .part L_0x55fff76deea0, 0, 1;
L_0x55fff76deea0 .concat8 [ 1 1 0 0], L_0x55fff76deb70, L_0x55fff76defb0;
S_0x55fff7257720 .scope generate, "parallel_FA_CLA_prefix[4]" "parallel_FA_CLA_prefix[4]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72380f0 .param/l "i" 0 2 19, +C4<0100>;
S_0x55fff7253f80 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7257720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7238560 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e0000 .functor BUFZ 1, L_0x55fff76e0350, C4<0>, C4<0>, C4<0>;
v0x55fff7414650_0 .net "a", 0 0, L_0x55fff76e0070;  1 drivers
v0x55fff741b930_0 .net "b", 0 0, L_0x55fff76e01a0;  1 drivers
v0x55fff741b9d0_0 .net "c", 0 0, L_0x55fff76e0000;  1 drivers
v0x55fff7417d40_0 .net "cin", 0 0, L_0x55fff76e0350;  1 drivers
v0x55fff7417de0_0 .net "q", 1 0, L_0x55fff76dfb50;  1 drivers
v0x55fff740fd00_0 .net "qg", 1 0, L_0x55fff76dfe50;  1 drivers
v0x55fff740fda0_0 .net "s", 0 0, L_0x55fff76dfa70;  1 drivers
L_0x55fff76dfd20 .part L_0x55fff76dfb50, 1, 1;
L_0x55fff76dfe50 .concat8 [ 1 1 0 0], L_0x55fff76dff10, L_0x55fff76dfd20;
L_0x55fff76dff10 .part L_0x55fff76dfb50, 0, 1;
S_0x55fff72507e0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7253f80;
 .timescale 0 0;
v0x55fff7455f50_0 .net *"_ivl_0", 0 0, L_0x55fff76dfd20;  1 drivers
v0x55fff745d220_0 .net *"_ivl_1", 0 0, L_0x55fff76dff10;  1 drivers
S_0x55fff72fb090 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7253f80;
 .timescale 0 0;
P_0x55fff745d300 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff72a0740 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72fb090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76df960 .functor XOR 1, L_0x55fff76e0070, L_0x55fff76e01a0, C4<0>, C4<0>;
L_0x55fff76dfa70 .functor XOR 1, L_0x55fff76df9d0, L_0x55fff76e0000, C4<0>, C4<0>;
L_0x55fff76dfc60 .functor AND 1, L_0x55fff76e0070, L_0x55fff76e01a0, C4<1>, C4<1>;
v0x55fff74596b0_0 .net *"_ivl_11", 0 0, L_0x55fff76dfc60;  1 drivers
v0x55fff7451600_0 .net *"_ivl_2", 0 0, L_0x55fff76df960;  1 drivers
v0x55fff744da10_0 .net *"_ivl_5", 0 0, L_0x55fff76df9d0;  1 drivers
v0x55fff74314e0_0 .net "a", 0 0, L_0x55fff76e0070;  alias, 1 drivers
v0x55fff74387c0_0 .net "b", 0 0, L_0x55fff76e01a0;  alias, 1 drivers
v0x55fff7434bd0_0 .net "cin", 0 0, L_0x55fff76e0000;  alias, 1 drivers
v0x55fff742cb90_0 .net "q", 1 0, L_0x55fff76dfb50;  alias, 1 drivers
v0x55fff7428fa0_0 .net "s", 0 0, L_0x55fff76dfa70;  alias, 1 drivers
L_0x55fff76df9d0 .part L_0x55fff76dfb50, 0, 1;
L_0x55fff76dfb50 .concat8 [ 1 1 0 0], L_0x55fff76df960, L_0x55fff76dfc60;
S_0x55fff729cfa0 .scope generate, "parallel_FA_CLA_prefix[5]" "parallel_FA_CLA_prefix[5]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff744dad0 .param/l "i" 0 2 19, +C4<0101>;
S_0x55fff7299800 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff729cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7438880 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e0b60 .functor BUFZ 1, L_0x55fff76e0ec0, C4<0>, C4<0>, C4<0>;
v0x55fff73be190_0 .net "a", 0 0, L_0x55fff76e0bd0;  1 drivers
v0x55fff73a1af0_0 .net "b", 0 0, L_0x55fff76e0d90;  1 drivers
v0x55fff73a1b90_0 .net "c", 0 0, L_0x55fff76e0b60;  1 drivers
v0x55fff73a8dd0_0 .net "cin", 0 0, L_0x55fff76e0ec0;  1 drivers
v0x55fff73a8e70_0 .net "q", 1 0, L_0x55fff76e06b0;  1 drivers
v0x55fff73a51e0_0 .net "qg", 1 0, L_0x55fff76e09b0;  1 drivers
v0x55fff73a5280_0 .net "s", 0 0, L_0x55fff76e0530;  1 drivers
L_0x55fff76e0880 .part L_0x55fff76e06b0, 1, 1;
L_0x55fff76e09b0 .concat8 [ 1 1 0 0], L_0x55fff76e0a70, L_0x55fff76e0880;
L_0x55fff76e0a70 .part L_0x55fff76e06b0, 0, 1;
S_0x55fff7296060 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7299800;
 .timescale 0 0;
v0x55fff740c340_0 .net *"_ivl_0", 0 0, L_0x55fff76e0880;  1 drivers
v0x55fff73e33a0_0 .net *"_ivl_1", 0 0, L_0x55fff76e0a70;  1 drivers
S_0x55fff72928c0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7299800;
 .timescale 0 0;
P_0x55fff740c420 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff728f120 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72928c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76df8f0 .functor XOR 1, L_0x55fff76e0bd0, L_0x55fff76e0d90, C4<0>, C4<0>;
L_0x55fff76e0530 .functor XOR 1, L_0x55fff76e0440, L_0x55fff76e0b60, C4<0>, C4<0>;
L_0x55fff76e07c0 .functor AND 1, L_0x55fff76e0bd0, L_0x55fff76e0d90, C4<1>, C4<1>;
v0x55fff73ea700_0 .net *"_ivl_11", 0 0, L_0x55fff76e07c0;  1 drivers
v0x55fff73e6a90_0 .net *"_ivl_2", 0 0, L_0x55fff76df8f0;  1 drivers
v0x55fff73deb70_0 .net *"_ivl_5", 0 0, L_0x55fff76e0440;  1 drivers
v0x55fff73daf80_0 .net "a", 0 0, L_0x55fff76e0bd0;  alias, 1 drivers
v0x55fff73c6570_0 .net "b", 0 0, L_0x55fff76e0d90;  alias, 1 drivers
v0x55fff73cd840_0 .net "cin", 0 0, L_0x55fff76e0b60;  alias, 1 drivers
v0x55fff73c9c50_0 .net "q", 1 0, L_0x55fff76e06b0;  alias, 1 drivers
v0x55fff73c1c20_0 .net "s", 0 0, L_0x55fff76e0530;  alias, 1 drivers
L_0x55fff76e0440 .part L_0x55fff76e06b0, 0, 1;
L_0x55fff76e06b0 .concat8 [ 1 1 0 0], L_0x55fff76df8f0, L_0x55fff76e07c0;
S_0x55fff728b980 .scope generate, "parallel_FA_CLA_prefix[6]" "parallel_FA_CLA_prefix[6]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73e6b50 .param/l "i" 0 2 19, +C4<0110>;
S_0x55fff72881e0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff728b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff73db040 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e1750 .functor BUFZ 1, L_0x55fff76e0f60, C4<0>, C4<0>, C4<0>;
v0x55fff7257970_0 .net "a", 0 0, L_0x55fff76e17c0;  1 drivers
v0x55fff72541d0_0 .net "b", 0 0, L_0x55fff76e18f0;  1 drivers
v0x55fff7254270_0 .net "c", 0 0, L_0x55fff76e1750;  1 drivers
v0x55fff7250a30_0 .net "cin", 0 0, L_0x55fff76e0f60;  1 drivers
v0x55fff7250ad0_0 .net "q", 1 0, L_0x55fff76e1330;  1 drivers
v0x55fff7310130_0 .net "qg", 1 0, L_0x55fff76e15a0;  1 drivers
v0x55fff73101d0_0 .net "s", 0 0, L_0x55fff76e11b0;  1 drivers
L_0x55fff76e1500 .part L_0x55fff76e1330, 1, 1;
L_0x55fff76e15a0 .concat8 [ 1 1 0 0], L_0x55fff76e1660, L_0x55fff76e1500;
L_0x55fff76e1660 .part L_0x55fff76e1330, 0, 1;
S_0x55fff7284a40 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72881e0;
 .timescale 0 0;
v0x55fff739d2a0_0 .net *"_ivl_0", 0 0, L_0x55fff76e1500;  1 drivers
v0x55fff73996b0_0 .net *"_ivl_1", 0 0, L_0x55fff76e1660;  1 drivers
S_0x55fff72812a0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72881e0;
 .timescale 0 0;
P_0x55fff739d380 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff727db00 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72812a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e1000 .functor XOR 1, L_0x55fff76e17c0, L_0x55fff76e18f0, C4<0>, C4<0>;
L_0x55fff76e11b0 .functor XOR 1, L_0x55fff76e10c0, L_0x55fff76e1750, C4<0>, C4<0>;
L_0x55fff76e1440 .functor AND 1, L_0x55fff76e17c0, L_0x55fff76e18f0, C4<1>, C4<1>;
v0x55fff7384cb0_0 .net *"_ivl_11", 0 0, L_0x55fff76e1440;  1 drivers
v0x55fff738be60_0 .net *"_ivl_2", 0 0, L_0x55fff76e1000;  1 drivers
v0x55fff7388270_0 .net *"_ivl_5", 0 0, L_0x55fff76e10c0;  1 drivers
v0x55fff73802e0_0 .net "a", 0 0, L_0x55fff76e17c0;  alias, 1 drivers
v0x55fff7262050_0 .net "b", 0 0, L_0x55fff76e18f0;  alias, 1 drivers
v0x55fff725e8b0_0 .net "cin", 0 0, L_0x55fff76e1750;  alias, 1 drivers
v0x55fff725e970_0 .net "q", 1 0, L_0x55fff76e1330;  alias, 1 drivers
v0x55fff725b110_0 .net "s", 0 0, L_0x55fff76e11b0;  alias, 1 drivers
L_0x55fff76e10c0 .part L_0x55fff76e1330, 0, 1;
L_0x55fff76e1330 .concat8 [ 1 1 0 0], L_0x55fff76e1000, L_0x55fff76e1440;
S_0x55fff727a360 .scope generate, "parallel_FA_CLA_prefix[7]" "parallel_FA_CLA_prefix[7]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff738bf20 .param/l "i" 0 2 19, +C4<0111>;
S_0x55fff7276bc0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff727a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff73803a0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e22b0 .functor BUFZ 1, L_0x55fff76e2620, C4<0>, C4<0>, C4<0>;
v0x55fff72e2d40_0 .net "a", 0 0, L_0x55fff76e2320;  1 drivers
v0x55fff72dbde0_0 .net "b", 0 0, L_0x55fff76e1a20;  1 drivers
v0x55fff72dbea0_0 .net "c", 0 0, L_0x55fff76e22b0;  1 drivers
v0x55fff72d8630_0 .net "cin", 0 0, L_0x55fff76e2620;  1 drivers
v0x55fff72d86d0_0 .net "q", 1 0, L_0x55fff76e1e00;  1 drivers
v0x55fff72d16d0_0 .net "qg", 1 0, L_0x55fff76e2100;  1 drivers
v0x55fff72d1770_0 .net "s", 0 0, L_0x55fff76e1c80;  1 drivers
L_0x55fff76e1fd0 .part L_0x55fff76e1e00, 1, 1;
L_0x55fff76e2100 .concat8 [ 1 1 0 0], L_0x55fff76e21c0, L_0x55fff76e1fd0;
L_0x55fff76e21c0 .part L_0x55fff76e1e00, 0, 1;
S_0x55fff7273420 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7276bc0;
 .timescale 0 0;
v0x55fff73091d0_0 .net *"_ivl_0", 0 0, L_0x55fff76e1fd0;  1 drivers
v0x55fff7305a20_0 .net *"_ivl_1", 0 0, L_0x55fff76e21c0;  1 drivers
S_0x55fff726fc80 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7276bc0;
 .timescale 0 0;
P_0x55fff73092b0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff726c4e0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff726fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e1ad0 .functor XOR 1, L_0x55fff76e2320, L_0x55fff76e1a20, C4<0>, C4<0>;
L_0x55fff76e1c80 .functor XOR 1, L_0x55fff76e1b90, L_0x55fff76e22b0, C4<0>, C4<0>;
L_0x55fff76e1f10 .functor AND 1, L_0x55fff76e2320, L_0x55fff76e1a20, C4<1>, C4<1>;
v0x55fff7302270_0 .net *"_ivl_11", 0 0, L_0x55fff76e1f10;  1 drivers
v0x55fff72feac0_0 .net *"_ivl_2", 0 0, L_0x55fff76e1ad0;  1 drivers
v0x55fff72fb310_0 .net *"_ivl_5", 0 0, L_0x55fff76e1b90;  1 drivers
v0x55fff72fb3d0_0 .net "a", 0 0, L_0x55fff76e2320;  alias, 1 drivers
v0x55fff72f43b0_0 .net "b", 0 0, L_0x55fff76e1a20;  alias, 1 drivers
v0x55fff72f0c00_0 .net "cin", 0 0, L_0x55fff76e22b0;  alias, 1 drivers
v0x55fff72f0cc0_0 .net "q", 1 0, L_0x55fff76e1e00;  alias, 1 drivers
v0x55fff72ed450_0 .net "s", 0 0, L_0x55fff76e1c80;  alias, 1 drivers
L_0x55fff76e1b90 .part L_0x55fff76e1e00, 0, 1;
L_0x55fff76e1e00 .concat8 [ 1 1 0 0], L_0x55fff76e1ad0, L_0x55fff76e1f10;
S_0x55fff7268d40 .scope generate, "parallel_FA_CLA_prefix[8]" "parallel_FA_CLA_prefix[8]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72e2e20 .param/l "i" 0 2 19, +C4<01000>;
S_0x55fff72655a0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7268d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff72cdfb0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e2ff0 .functor BUFZ 1, L_0x55fff76e3310, C4<0>, C4<0>, C4<0>;
v0x55fff72ae9f0_0 .net "a", 0 0, L_0x55fff76e3060;  1 drivers
v0x55fff72ab240_0 .net "b", 0 0, L_0x55fff76e3100;  1 drivers
v0x55fff72a7a90_0 .net "c", 0 0, L_0x55fff76e2ff0;  1 drivers
v0x55fff72a42e0_0 .net "cin", 0 0, L_0x55fff76e3310;  1 drivers
v0x55fff72a4380_0 .net "q", 1 0, L_0x55fff76e2bd0;  1 drivers
v0x55fff72a0990_0 .net "qg", 1 0, L_0x55fff76e2e40;  1 drivers
v0x55fff72a0a30_0 .net "s", 0 0, L_0x55fff76e2a50;  1 drivers
L_0x55fff76e2da0 .part L_0x55fff76e2bd0, 1, 1;
L_0x55fff76e2e40 .concat8 [ 1 1 0 0], L_0x55fff76e2f00, L_0x55fff76e2da0;
L_0x55fff76e2f00 .part L_0x55fff76e2bd0, 0, 1;
S_0x55fff73366e0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72655a0;
 .timescale 0 0;
v0x55fff72ca7f0_0 .net *"_ivl_0", 0 0, L_0x55fff76e2da0;  1 drivers
v0x55fff72c6fc0_0 .net *"_ivl_1", 0 0, L_0x55fff76e2f00;  1 drivers
S_0x55fff7288430 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72655a0;
 .timescale 0 0;
P_0x55fff72c70c0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7238260 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7288430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e28a0 .functor XOR 1, L_0x55fff76e3060, L_0x55fff76e3100, C4<0>, C4<0>;
L_0x55fff76e2a50 .functor XOR 1, L_0x55fff76e2960, L_0x55fff76e2ff0, C4<0>, C4<0>;
L_0x55fff76e2ce0 .functor AND 1, L_0x55fff76e3060, L_0x55fff76e3100, C4<1>, C4<1>;
v0x55fff72c0060_0 .net *"_ivl_11", 0 0, L_0x55fff76e2ce0;  1 drivers
v0x55fff72bc8b0_0 .net *"_ivl_2", 0 0, L_0x55fff76e28a0;  1 drivers
v0x55fff72b9080_0 .net *"_ivl_5", 0 0, L_0x55fff76e2960;  1 drivers
v0x55fff72b8e60_0 .net "a", 0 0, L_0x55fff76e3060;  alias, 1 drivers
v0x55fff72b8f20_0 .net "b", 0 0, L_0x55fff76e3100;  alias, 1 drivers
v0x55fff72b5950_0 .net "cin", 0 0, L_0x55fff76e2ff0;  alias, 1 drivers
v0x55fff72b5a10_0 .net "q", 1 0, L_0x55fff76e2bd0;  alias, 1 drivers
v0x55fff72b21a0_0 .net "s", 0 0, L_0x55fff76e2a50;  alias, 1 drivers
L_0x55fff76e2960 .part L_0x55fff76e2bd0, 0, 1;
L_0x55fff76e2bd0 .concat8 [ 1 1 0 0], L_0x55fff76e28a0, L_0x55fff76e2ce0;
S_0x55fff730fe90 .scope generate, "parallel_FA_CLA_prefix[9]" "parallel_FA_CLA_prefix[9]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72aead0 .param/l "i" 0 2 19, +C4<01001>;
S_0x55fff730c6e0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff730fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff729d1f0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e3b90 .functor BUFZ 1, L_0x55fff76e3f50, C4<0>, C4<0>, C4<0>;
v0x55fff7273670_0 .net "a", 0 0, L_0x55fff76e3c00;  1 drivers
v0x55fff726fed0_0 .net "b", 0 0, L_0x55fff76e3e20;  1 drivers
v0x55fff726c730_0 .net "c", 0 0, L_0x55fff76e3b90;  1 drivers
v0x55fff7268f90_0 .net "cin", 0 0, L_0x55fff76e3f50;  1 drivers
v0x55fff7269030_0 .net "q", 1 0, L_0x55fff76e36e0;  1 drivers
v0x55fff72657f0_0 .net "qg", 1 0, L_0x55fff76e39e0;  1 drivers
v0x55fff72658b0_0 .net "s", 0 0, L_0x55fff76e3560;  1 drivers
L_0x55fff76e38b0 .part L_0x55fff76e36e0, 1, 1;
L_0x55fff76e39e0 .concat8 [ 1 1 0 0], L_0x55fff76e3aa0, L_0x55fff76e38b0;
L_0x55fff76e3aa0 .part L_0x55fff76e36e0, 0, 1;
S_0x55fff7308f30 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff730c6e0;
 .timescale 0 0;
v0x55fff7299a50_0 .net *"_ivl_0", 0 0, L_0x55fff76e38b0;  1 drivers
v0x55fff72962b0_0 .net *"_ivl_1", 0 0, L_0x55fff76e3aa0;  1 drivers
S_0x55fff7305780 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff730c6e0;
 .timescale 0 0;
P_0x55fff7299b30 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7301fd0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7305780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e33b0 .functor XOR 1, L_0x55fff76e3c00, L_0x55fff76e3e20, C4<0>, C4<0>;
L_0x55fff76e3560 .functor XOR 1, L_0x55fff76e3470, L_0x55fff76e3b90, C4<0>, C4<0>;
L_0x55fff76e37f0 .functor AND 1, L_0x55fff76e3c00, L_0x55fff76e3e20, C4<1>, C4<1>;
v0x55fff7292b90_0 .net *"_ivl_11", 0 0, L_0x55fff76e37f0;  1 drivers
v0x55fff728f370_0 .net *"_ivl_2", 0 0, L_0x55fff76e33b0;  1 drivers
v0x55fff728bbd0_0 .net *"_ivl_5", 0 0, L_0x55fff76e3470;  1 drivers
v0x55fff728bc90_0 .net "a", 0 0, L_0x55fff76e3c00;  alias, 1 drivers
v0x55fff7284c90_0 .net "b", 0 0, L_0x55fff76e3e20;  alias, 1 drivers
v0x55fff727dd50_0 .net "cin", 0 0, L_0x55fff76e3b90;  alias, 1 drivers
v0x55fff727de10_0 .net "q", 1 0, L_0x55fff76e36e0;  alias, 1 drivers
v0x55fff7276e10_0 .net "s", 0 0, L_0x55fff76e3560;  alias, 1 drivers
L_0x55fff76e3470 .part L_0x55fff76e36e0, 0, 1;
L_0x55fff76e36e0 .concat8 [ 1 1 0 0], L_0x55fff76e33b0, L_0x55fff76e37f0;
S_0x55fff72fe820 .scope generate, "parallel_FA_CLA_prefix[10]" "parallel_FA_CLA_prefix[10]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff726ffa0 .param/l "i" 0 2 19, +C4<01010>;
S_0x55fff72f78c0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff72fe820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7479f60 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e48d0 .functor BUFZ 1, L_0x55fff76e4cb0, C4<0>, C4<0>, C4<0>;
v0x55fff742ca00_0 .net "a", 0 0, L_0x55fff76e4940;  1 drivers
v0x55fff7428e10_0 .net "b", 0 0, L_0x55fff76e4a70;  1 drivers
v0x55fff741b7a0_0 .net "c", 0 0, L_0x55fff76e48d0;  1 drivers
v0x55fff7417bb0_0 .net "cin", 0 0, L_0x55fff76e4cb0;  1 drivers
v0x55fff7417c50_0 .net "q", 1 0, L_0x55fff76e4420;  1 drivers
v0x55fff740fb70_0 .net "qg", 1 0, L_0x55fff76e4720;  1 drivers
v0x55fff740fc10_0 .net "s", 0 0, L_0x55fff76e42a0;  1 drivers
L_0x55fff76e45f0 .part L_0x55fff76e4420, 1, 1;
L_0x55fff76e4720 .concat8 [ 1 1 0 0], L_0x55fff76e47e0, L_0x55fff76e45f0;
L_0x55fff76e47e0 .part L_0x55fff76e4420, 0, 1;
S_0x55fff72f4110 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72f78c0;
 .timescale 0 0;
v0x55fff7476360_0 .net *"_ivl_0", 0 0, L_0x55fff76e45f0;  1 drivers
v0x55fff746e2a0_0 .net *"_ivl_1", 0 0, L_0x55fff76e47e0;  1 drivers
S_0x55fff72f0960 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72f78c0;
 .timescale 0 0;
P_0x55fff746e380 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff72ed1b0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72f0960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e40f0 .functor XOR 1, L_0x55fff76e4940, L_0x55fff76e4a70, C4<0>, C4<0>;
L_0x55fff76e42a0 .functor XOR 1, L_0x55fff76e41b0, L_0x55fff76e48d0, C4<0>, C4<0>;
L_0x55fff76e4530 .functor AND 1, L_0x55fff76e4940, L_0x55fff76e4a70, C4<1>, C4<1>;
v0x55fff745d090_0 .net *"_ivl_11", 0 0, L_0x55fff76e4530;  1 drivers
v0x55fff74594a0_0 .net *"_ivl_2", 0 0, L_0x55fff76e40f0;  1 drivers
v0x55fff7451470_0 .net *"_ivl_5", 0 0, L_0x55fff76e41b0;  1 drivers
v0x55fff744d880_0 .net "a", 0 0, L_0x55fff76e4940;  alias, 1 drivers
v0x55fff744d940_0 .net "b", 0 0, L_0x55fff76e4a70;  alias, 1 drivers
v0x55fff7438630_0 .net "cin", 0 0, L_0x55fff76e48d0;  alias, 1 drivers
v0x55fff74386f0_0 .net "q", 1 0, L_0x55fff76e4420;  alias, 1 drivers
v0x55fff7434a40_0 .net "s", 0 0, L_0x55fff76e42a0;  alias, 1 drivers
L_0x55fff76e41b0 .part L_0x55fff76e4420, 0, 1;
L_0x55fff76e4420 .concat8 [ 1 1 0 0], L_0x55fff76e40f0, L_0x55fff76e4530;
S_0x55fff72e9a00 .scope generate, "parallel_FA_CLA_prefix[11]" "parallel_FA_CLA_prefix[11]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff746a780 .param/l "i" 0 2 19, +C4<01011>;
S_0x55fff72e6250 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff72e9a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff740c1b0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e5530 .functor BUFZ 1, L_0x55fff76e5920, C4<0>, C4<0>, C4<0>;
v0x55fff73a8c40_0 .net "a", 0 0, L_0x55fff76e55a0;  1 drivers
v0x55fff73a8d00_0 .net "b", 0 0, L_0x55fff76e57f0;  1 drivers
v0x55fff73a5050_0 .net "c", 0 0, L_0x55fff76e5530;  1 drivers
v0x55fff739d110_0 .net "cin", 0 0, L_0x55fff76e5920;  1 drivers
v0x55fff739d1b0_0 .net "q", 1 0, L_0x55fff76e5080;  1 drivers
v0x55fff7399520_0 .net "qg", 1 0, L_0x55fff76e5380;  1 drivers
v0x55fff73995c0_0 .net "s", 0 0, L_0x55fff76e4f00;  1 drivers
L_0x55fff76e5250 .part L_0x55fff76e5080, 1, 1;
L_0x55fff76e5380 .concat8 [ 1 1 0 0], L_0x55fff76e5440, L_0x55fff76e5250;
L_0x55fff76e5440 .part L_0x55fff76e5080, 0, 1;
S_0x55fff72e2aa0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72e6250;
 .timescale 0 0;
v0x55fff73ea4f0_0 .net *"_ivl_0", 0 0, L_0x55fff76e5250;  1 drivers
v0x55fff73e6900_0 .net *"_ivl_1", 0 0, L_0x55fff76e5440;  1 drivers
S_0x55fff72df2f0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72e6250;
 .timescale 0 0;
P_0x55fff73ea5d0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff72dbb40 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72df2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e4d50 .functor XOR 1, L_0x55fff76e55a0, L_0x55fff76e57f0, C4<0>, C4<0>;
L_0x55fff76e4f00 .functor XOR 1, L_0x55fff76e4e10, L_0x55fff76e5530, C4<0>, C4<0>;
L_0x55fff76e5190 .functor AND 1, L_0x55fff76e55a0, L_0x55fff76e57f0, C4<1>, C4<1>;
v0x55fff73dea60_0 .net *"_ivl_11", 0 0, L_0x55fff76e5190;  1 drivers
v0x55fff73dadf0_0 .net *"_ivl_2", 0 0, L_0x55fff76e4d50;  1 drivers
v0x55fff73cd6b0_0 .net *"_ivl_5", 0 0, L_0x55fff76e4e10;  1 drivers
v0x55fff73cd770_0 .net "a", 0 0, L_0x55fff76e55a0;  alias, 1 drivers
v0x55fff73c9ac0_0 .net "b", 0 0, L_0x55fff76e57f0;  alias, 1 drivers
v0x55fff73c1a90_0 .net "cin", 0 0, L_0x55fff76e5530;  alias, 1 drivers
v0x55fff73c1b50_0 .net "q", 1 0, L_0x55fff76e5080;  alias, 1 drivers
v0x55fff73be000_0 .net "s", 0 0, L_0x55fff76e4f00;  alias, 1 drivers
L_0x55fff76e4e10 .part L_0x55fff76e5080, 0, 1;
L_0x55fff76e5080 .concat8 [ 1 1 0 0], L_0x55fff76e4d50, L_0x55fff76e5190;
S_0x55fff72d8390 .scope generate, "parallel_FA_CLA_prefix[12]" "parallel_FA_CLA_prefix[12]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff738bd50 .param/l "i" 0 2 19, +C4<01100>;
S_0x55fff72d4be0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff72d8390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff73880e0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e6210 .functor BUFZ 1, L_0x55fff76e6620, C4<0>, C4<0>, C4<0>;
v0x55fff73089e0_0 .net "a", 0 0, L_0x55fff76e6280;  1 drivers
v0x55fff73086d0_0 .net "b", 0 0, L_0x55fff76e63b0;  1 drivers
v0x55fff7306610_0 .net "c", 0 0, L_0x55fff76e6210;  1 drivers
v0x55fff7305230_0 .net "cin", 0 0, L_0x55fff76e6620;  1 drivers
v0x55fff73052d0_0 .net "q", 1 0, L_0x55fff76e5d10;  1 drivers
v0x55fff7304f20_0 .net "qg", 1 0, L_0x55fff76e6010;  1 drivers
v0x55fff7304fc0_0 .net "s", 0 0, L_0x55fff76e5b90;  1 drivers
L_0x55fff76e5ee0 .part L_0x55fff76e5d10, 1, 1;
L_0x55fff76e6010 .concat8 [ 1 1 0 0], L_0x55fff76e6120, L_0x55fff76e5ee0;
L_0x55fff76e6120 .part L_0x55fff76e5d10, 0, 1;
S_0x55fff72d1430 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72d4be0;
 .timescale 0 0;
v0x55fff7340d60_0 .net *"_ivl_0", 0 0, L_0x55fff76e5ee0;  1 drivers
v0x55fff7380150_0 .net *"_ivl_1", 0 0, L_0x55fff76e6120;  1 drivers
S_0x55fff72cdc80 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72d4be0;
 .timescale 0 0;
P_0x55fff7340e60 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff72ca4d0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72cdc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e56d0 .functor XOR 1, L_0x55fff76e6280, L_0x55fff76e63b0, C4<0>, C4<0>;
L_0x55fff76e5b90 .functor XOR 1, L_0x55fff76e5af0, L_0x55fff76e6210, C4<0>, C4<0>;
L_0x55fff76e5e20 .functor AND 1, L_0x55fff76e6280, L_0x55fff76e63b0, C4<1>, C4<1>;
v0x55fff730f9f0_0 .net *"_ivl_11", 0 0, L_0x55fff76e5e20;  1 drivers
v0x55fff730f670_0 .net *"_ivl_2", 0 0, L_0x55fff76e56d0;  1 drivers
v0x55fff730d570_0 .net *"_ivl_5", 0 0, L_0x55fff76e5af0;  1 drivers
v0x55fff730c190_0 .net "a", 0 0, L_0x55fff76e6280;  alias, 1 drivers
v0x55fff730c250_0 .net "b", 0 0, L_0x55fff76e63b0;  alias, 1 drivers
v0x55fff730be80_0 .net "cin", 0 0, L_0x55fff76e6210;  alias, 1 drivers
v0x55fff730bf40_0 .net "q", 1 0, L_0x55fff76e5d10;  alias, 1 drivers
v0x55fff7309dc0_0 .net "s", 0 0, L_0x55fff76e5b90;  alias, 1 drivers
L_0x55fff76e5af0 .part L_0x55fff76e5d10, 0, 1;
L_0x55fff76e5d10 .concat8 [ 1 1 0 0], L_0x55fff76e56d0, L_0x55fff76e5e20;
S_0x55fff72c6d20 .scope generate, "parallel_FA_CLA_prefix[13]" "parallel_FA_CLA_prefix[13]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7302e60 .param/l "i" 0 2 19, +C4<01101>;
S_0x55fff72c3570 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff72c6d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7302f40 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e6ea0 .functor BUFZ 1, L_0x55fff76e72c0, C4<0>, C4<0>, C4<0>;
v0x55fff72f38b0_0 .net "a", 0 0, L_0x55fff76e6f10;  1 drivers
v0x55fff72f17f0_0 .net "b", 0 0, L_0x55fff76e7190;  1 drivers
v0x55fff72f0100_0 .net "c", 0 0, L_0x55fff76e6ea0;  1 drivers
v0x55fff72ee040_0 .net "cin", 0 0, L_0x55fff76e72c0;  1 drivers
v0x55fff72ee0e0_0 .net "q", 1 0, L_0x55fff76e69f0;  1 drivers
v0x55fff72ec950_0 .net "qg", 1 0, L_0x55fff76e6cf0;  1 drivers
v0x55fff72ec9f0_0 .net "s", 0 0, L_0x55fff76e6870;  1 drivers
L_0x55fff76e6bc0 .part L_0x55fff76e69f0, 1, 1;
L_0x55fff76e6cf0 .concat8 [ 1 1 0 0], L_0x55fff76e6db0, L_0x55fff76e6bc0;
L_0x55fff76e6db0 .part L_0x55fff76e69f0, 0, 1;
S_0x55fff72bfdc0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72c3570;
 .timescale 0 0;
v0x55fff7301770_0 .net *"_ivl_0", 0 0, L_0x55fff76e6bc0;  1 drivers
v0x55fff72ff6b0_0 .net *"_ivl_1", 0 0, L_0x55fff76e6db0;  1 drivers
S_0x55fff72bc610 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72c3570;
 .timescale 0 0;
P_0x55fff7301870 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff72b56b0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72bc610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e66c0 .functor XOR 1, L_0x55fff76e6f10, L_0x55fff76e7190, C4<0>, C4<0>;
L_0x55fff76e6870 .functor XOR 1, L_0x55fff76e6780, L_0x55fff76e6ea0, C4<0>, C4<0>;
L_0x55fff76e6b00 .functor AND 1, L_0x55fff76e6f10, L_0x55fff76e7190, C4<1>, C4<1>;
v0x55fff72fdfc0_0 .net *"_ivl_11", 0 0, L_0x55fff76e6b00;  1 drivers
v0x55fff72fbf00_0 .net *"_ivl_2", 0 0, L_0x55fff76e66c0;  1 drivers
v0x55fff72fa810_0 .net *"_ivl_5", 0 0, L_0x55fff76e6780;  1 drivers
v0x55fff72f8750_0 .net "a", 0 0, L_0x55fff76e6f10;  alias, 1 drivers
v0x55fff72f8810_0 .net "b", 0 0, L_0x55fff76e7190;  alias, 1 drivers
v0x55fff72f7060_0 .net "cin", 0 0, L_0x55fff76e6ea0;  alias, 1 drivers
v0x55fff72f7120_0 .net "q", 1 0, L_0x55fff76e69f0;  alias, 1 drivers
v0x55fff72f4fa0_0 .net "s", 0 0, L_0x55fff76e6870;  alias, 1 drivers
L_0x55fff76e6780 .part L_0x55fff76e69f0, 0, 1;
L_0x55fff76e69f0 .concat8 [ 1 1 0 0], L_0x55fff76e66c0, L_0x55fff76e6b00;
S_0x55fff72b1f00 .scope generate, "parallel_FA_CLA_prefix[14]" "parallel_FA_CLA_prefix[14]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72f18c0 .param/l "i" 0 2 19, +C4<01110>;
S_0x55fff72ae750 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff72b1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff72ea920 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e7ca0 .functor BUFZ 1, L_0x55fff76e80e0, C4<0>, C4<0>, C4<0>;
v0x55fff72d9220_0 .net "a", 0 0, L_0x55fff76e7d10;  1 drivers
v0x55fff72d7b30_0 .net "b", 0 0, L_0x55fff76e7e40;  1 drivers
v0x55fff72d5a70_0 .net "c", 0 0, L_0x55fff76e7ca0;  1 drivers
v0x55fff72d4380_0 .net "cin", 0 0, L_0x55fff76e80e0;  1 drivers
v0x55fff72d4420_0 .net "q", 1 0, L_0x55fff76e77f0;  1 drivers
v0x55fff72d22c0_0 .net "qg", 1 0, L_0x55fff76e7af0;  1 drivers
v0x55fff72d2360_0 .net "s", 0 0, L_0x55fff76e7670;  1 drivers
L_0x55fff76e79c0 .part L_0x55fff76e77f0, 1, 1;
L_0x55fff76e7af0 .concat8 [ 1 1 0 0], L_0x55fff76e7bb0, L_0x55fff76e79c0;
L_0x55fff76e7bb0 .part L_0x55fff76e77f0, 0, 1;
S_0x55fff72aafa0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff72ae750;
 .timescale 0 0;
v0x55fff72e9220_0 .net *"_ivl_0", 0 0, L_0x55fff76e79c0;  1 drivers
v0x55fff72e70e0_0 .net *"_ivl_1", 0 0, L_0x55fff76e7bb0;  1 drivers
S_0x55fff72a77f0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff72ae750;
 .timescale 0 0;
P_0x55fff72e71c0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff72a4040 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff72a77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e74c0 .functor XOR 1, L_0x55fff76e7d10, L_0x55fff76e7e40, C4<0>, C4<0>;
L_0x55fff76e7670 .functor XOR 1, L_0x55fff76e7580, L_0x55fff76e7ca0, C4<0>, C4<0>;
L_0x55fff76e7900 .functor AND 1, L_0x55fff76e7d10, L_0x55fff76e7e40, C4<1>, C4<1>;
v0x55fff72e3930_0 .net *"_ivl_11", 0 0, L_0x55fff76e7900;  1 drivers
v0x55fff72e2240_0 .net *"_ivl_2", 0 0, L_0x55fff76e74c0;  1 drivers
v0x55fff72e0180_0 .net *"_ivl_5", 0 0, L_0x55fff76e7580;  1 drivers
v0x55fff72dea90_0 .net "a", 0 0, L_0x55fff76e7d10;  alias, 1 drivers
v0x55fff72deb50_0 .net "b", 0 0, L_0x55fff76e7e40;  alias, 1 drivers
v0x55fff72dc9d0_0 .net "cin", 0 0, L_0x55fff76e7ca0;  alias, 1 drivers
v0x55fff72dca90_0 .net "q", 1 0, L_0x55fff76e77f0;  alias, 1 drivers
v0x55fff72db2e0_0 .net "s", 0 0, L_0x55fff76e7670;  alias, 1 drivers
L_0x55fff76e7580 .part L_0x55fff76e77f0, 0, 1;
L_0x55fff76e77f0 .concat8 [ 1 1 0 0], L_0x55fff76e74c0, L_0x55fff76e7900;
S_0x55fff74d5eb0 .scope generate, "parallel_FA_CLA_prefix[15]" "parallel_FA_CLA_prefix[15]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72d9300 .param/l "i" 0 2 19, +C4<01111>;
S_0x55fff724c870 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff74d5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff72d7c00 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e8960 .functor BUFZ 1, L_0x55fff76e8fc0, C4<0>, C4<0>, C4<0>;
v0x55fff72c0c50_0 .net "a", 0 0, L_0x55fff76e89d0;  1 drivers
v0x55fff72bf560_0 .net "b", 0 0, L_0x55fff76e8c80;  1 drivers
v0x55fff72bd4a0_0 .net "c", 0 0, L_0x55fff76e8960;  1 drivers
v0x55fff72bbdb0_0 .net "cin", 0 0, L_0x55fff76e8fc0;  1 drivers
v0x55fff72bbe50_0 .net "q", 1 0, L_0x55fff76e84b0;  1 drivers
v0x55fff72b9c70_0 .net "qg", 1 0, L_0x55fff76e87b0;  1 drivers
v0x55fff72b9d10_0 .net "s", 0 0, L_0x55fff76e8330;  1 drivers
L_0x55fff76e8680 .part L_0x55fff76e84b0, 1, 1;
L_0x55fff76e87b0 .concat8 [ 1 1 0 0], L_0x55fff76e8870, L_0x55fff76e8680;
L_0x55fff76e8870 .part L_0x55fff76e84b0, 0, 1;
S_0x55fff72490d0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff724c870;
 .timescale 0 0;
v0x55fff72ceb10_0 .net *"_ivl_0", 0 0, L_0x55fff76e8680;  1 drivers
v0x55fff72cd420_0 .net *"_ivl_1", 0 0, L_0x55fff76e8870;  1 drivers
S_0x55fff7245930 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff724c870;
 .timescale 0 0;
P_0x55fff72cec10 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7242190 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7245930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e8180 .functor XOR 1, L_0x55fff76e89d0, L_0x55fff76e8c80, C4<0>, C4<0>;
L_0x55fff76e8330 .functor XOR 1, L_0x55fff76e8240, L_0x55fff76e8960, C4<0>, C4<0>;
L_0x55fff76e85c0 .functor AND 1, L_0x55fff76e89d0, L_0x55fff76e8c80, C4<1>, C4<1>;
v0x55fff72cb360_0 .net *"_ivl_11", 0 0, L_0x55fff76e85c0;  1 drivers
v0x55fff72c9c70_0 .net *"_ivl_2", 0 0, L_0x55fff76e8180;  1 drivers
v0x55fff72c7bb0_0 .net *"_ivl_5", 0 0, L_0x55fff76e8240;  1 drivers
v0x55fff72c64c0_0 .net "a", 0 0, L_0x55fff76e89d0;  alias, 1 drivers
v0x55fff72c6580_0 .net "b", 0 0, L_0x55fff76e8c80;  alias, 1 drivers
v0x55fff72c4400_0 .net "cin", 0 0, L_0x55fff76e8960;  alias, 1 drivers
v0x55fff72c44a0_0 .net "q", 1 0, L_0x55fff76e84b0;  alias, 1 drivers
v0x55fff72c2d10_0 .net "s", 0 0, L_0x55fff76e8330;  alias, 1 drivers
L_0x55fff76e8240 .part L_0x55fff76e84b0, 0, 1;
L_0x55fff76e84b0 .concat8 [ 1 1 0 0], L_0x55fff76e8180, L_0x55fff76e85c0;
S_0x55fff737d7e0 .scope generate, "parallel_FA_CLA_prefix[16]" "parallel_FA_CLA_prefix[16]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff72c9d50 .param/l "i" 0 2 19, +C4<010000>;
S_0x55fff7388c00 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff737d7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7388de0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76e9be0 .functor BUFZ 1, L_0x55fff76ea050, C4<0>, C4<0>, C4<0>;
v0x55fff72a8680_0 .net "a", 0 0, L_0x55fff76e9c50;  1 drivers
v0x55fff72a8740_0 .net "b", 0 0, L_0x55fff76e9d80;  1 drivers
v0x55fff72a6f90_0 .net "c", 0 0, L_0x55fff76e9be0;  1 drivers
v0x55fff72a4ed0_0 .net "cin", 0 0, L_0x55fff76ea050;  1 drivers
v0x55fff72a4f70_0 .net "q", 1 0, L_0x55fff76e9730;  1 drivers
v0x55fff72a37e0_0 .net "qg", 1 0, L_0x55fff76e9a30;  1 drivers
v0x55fff72a3880_0 .net "s", 0 0, L_0x55fff76e95b0;  1 drivers
L_0x55fff76e9900 .part L_0x55fff76e9730, 1, 1;
L_0x55fff76e9a30 .concat8 [ 1 1 0 0], L_0x55fff76e9af0, L_0x55fff76e9900;
L_0x55fff76e9af0 .part L_0x55fff76e9730, 0, 1;
S_0x55fff739a040 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7388c00;
 .timescale 0 0;
v0x55fff72b6540_0 .net *"_ivl_0", 0 0, L_0x55fff76e9900;  1 drivers
v0x55fff72b4e50_0 .net *"_ivl_1", 0 0, L_0x55fff76e9af0;  1 drivers
S_0x55fff73a5b70 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7388c00;
 .timescale 0 0;
P_0x55fff72b6640 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff73beb20 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff73a5b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76e9400 .functor XOR 1, L_0x55fff76e9c50, L_0x55fff76e9d80, C4<0>, C4<0>;
L_0x55fff76e95b0 .functor XOR 1, L_0x55fff76e94c0, L_0x55fff76e9be0, C4<0>, C4<0>;
L_0x55fff76e9840 .functor AND 1, L_0x55fff76e9c50, L_0x55fff76e9d80, C4<1>, C4<1>;
v0x55fff72b2d90_0 .net *"_ivl_11", 0 0, L_0x55fff76e9840;  1 drivers
v0x55fff72b16a0_0 .net *"_ivl_2", 0 0, L_0x55fff76e9400;  1 drivers
v0x55fff72af5e0_0 .net *"_ivl_5", 0 0, L_0x55fff76e94c0;  1 drivers
v0x55fff72adef0_0 .net "a", 0 0, L_0x55fff76e9c50;  alias, 1 drivers
v0x55fff72adfb0_0 .net "b", 0 0, L_0x55fff76e9d80;  alias, 1 drivers
v0x55fff72abe30_0 .net "cin", 0 0, L_0x55fff76e9be0;  alias, 1 drivers
v0x55fff72abed0_0 .net "q", 1 0, L_0x55fff76e9730;  alias, 1 drivers
v0x55fff72aa740_0 .net "s", 0 0, L_0x55fff76e95b0;  alias, 1 drivers
L_0x55fff76e94c0 .part L_0x55fff76e9730, 0, 1;
L_0x55fff76e9730 .concat8 [ 1 1 0 0], L_0x55fff76e9400, L_0x55fff76e9840;
S_0x55fff73ca5e0 .scope generate, "parallel_FA_CLA_prefix[17]" "parallel_FA_CLA_prefix[17]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff73ca790 .param/l "i" 0 2 19, +C4<010001>;
S_0x55fff73db910 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff73ca5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff73dbaf0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76ea8d0 .functor BUFZ 1, L_0x55fff76ead50, C4<0>, C4<0>, C4<0>;
v0x55fff7296e80_0 .net "a", 0 0, L_0x55fff76ea940;  1 drivers
v0x55fff7295e00_0 .net "b", 0 0, L_0x55fff76eac20;  1 drivers
v0x55fff7295830_0 .net "c", 0 0, L_0x55fff76ea8d0;  1 drivers
v0x55fff72936e0_0 .net "cin", 0 0, L_0x55fff76ead50;  1 drivers
v0x55fff7293780_0 .net "q", 1 0, L_0x55fff76ea420;  1 drivers
v0x55fff7292660_0 .net "qg", 1 0, L_0x55fff76ea720;  1 drivers
v0x55fff7292700_0 .net "s", 0 0, L_0x55fff76ea2a0;  1 drivers
L_0x55fff76ea5f0 .part L_0x55fff76ea420, 1, 1;
L_0x55fff76ea720 .concat8 [ 1 1 0 0], L_0x55fff76ea7e0, L_0x55fff76ea5f0;
L_0x55fff76ea7e0 .part L_0x55fff76ea420, 0, 1;
S_0x55fff73e7420 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff73db910;
 .timescale 0 0;
v0x55fff72a0560_0 .net *"_ivl_0", 0 0, L_0x55fff76ea5f0;  1 drivers
v0x55fff729ff10_0 .net *"_ivl_1", 0 0, L_0x55fff76ea7e0;  1 drivers
S_0x55fff740ccd0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff73db910;
 .timescale 0 0;
P_0x55fff73e75d0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff74186d0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff740ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76ea0f0 .functor XOR 1, L_0x55fff76ea940, L_0x55fff76eac20, C4<0>, C4<0>;
L_0x55fff76ea2a0 .functor XOR 1, L_0x55fff76ea1b0, L_0x55fff76ea8d0, C4<0>, C4<0>;
L_0x55fff76ea530 .functor AND 1, L_0x55fff76ea940, L_0x55fff76eac20, C4<1>, C4<1>;
v0x55fff729ddc0_0 .net *"_ivl_11", 0 0, L_0x55fff76ea530;  1 drivers
v0x55fff729cd40_0 .net *"_ivl_2", 0 0, L_0x55fff76ea0f0;  1 drivers
v0x55fff729c770_0 .net *"_ivl_5", 0 0, L_0x55fff76ea1b0;  1 drivers
v0x55fff729a620_0 .net "a", 0 0, L_0x55fff76ea940;  alias, 1 drivers
v0x55fff729a6e0_0 .net "b", 0 0, L_0x55fff76eac20;  alias, 1 drivers
v0x55fff72995a0_0 .net "cin", 0 0, L_0x55fff76ea8d0;  alias, 1 drivers
v0x55fff7299640_0 .net "q", 1 0, L_0x55fff76ea420;  alias, 1 drivers
v0x55fff7298fd0_0 .net "s", 0 0, L_0x55fff76ea2a0;  alias, 1 drivers
L_0x55fff76ea1b0 .part L_0x55fff76ea420, 0, 1;
L_0x55fff76ea420 .concat8 [ 1 1 0 0], L_0x55fff76ea0f0, L_0x55fff76ea530;
S_0x55fff7429930 .scope generate, "parallel_FA_CLA_prefix[18]" "parallel_FA_CLA_prefix[18]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7296f60 .param/l "i" 0 2 19, +C4<010010>;
S_0x55fff7435560 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7429930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7435740 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76eb790 .functor BUFZ 1, L_0x55fff76ebc30, C4<0>, C4<0>, C4<0>;
v0x55fff72879b0_0 .net "a", 0 0, L_0x55fff76eb800;  1 drivers
v0x55fff7287a70_0 .net "b", 0 0, L_0x55fff76eb930;  1 drivers
v0x55fff7285860_0 .net "c", 0 0, L_0x55fff76eb790;  1 drivers
v0x55fff72847e0_0 .net "cin", 0 0, L_0x55fff76ebc30;  1 drivers
v0x55fff7284880_0 .net "q", 1 0, L_0x55fff76eb2e0;  1 drivers
v0x55fff7284210_0 .net "qg", 1 0, L_0x55fff76eb5e0;  1 drivers
v0x55fff72842b0_0 .net "s", 0 0, L_0x55fff76eb160;  1 drivers
L_0x55fff76eb4b0 .part L_0x55fff76eb2e0, 1, 1;
L_0x55fff76eb5e0 .concat8 [ 1 1 0 0], L_0x55fff76eb6a0, L_0x55fff76eb4b0;
L_0x55fff76eb6a0 .part L_0x55fff76eb2e0, 0, 1;
S_0x55fff744e3a0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7435560;
 .timescale 0 0;
v0x55fff728ff40_0 .net *"_ivl_0", 0 0, L_0x55fff76eb4b0;  1 drivers
v0x55fff728eec0_0 .net *"_ivl_1", 0 0, L_0x55fff76eb6a0;  1 drivers
S_0x55fff7459fc0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7435560;
 .timescale 0 0;
P_0x55fff7290040 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff746b1d0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7459fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76eafb0 .functor XOR 1, L_0x55fff76eb800, L_0x55fff76eb930, C4<0>, C4<0>;
L_0x55fff76eb160 .functor XOR 1, L_0x55fff76eb070, L_0x55fff76eb790, C4<0>, C4<0>;
L_0x55fff76eb3f0 .functor AND 1, L_0x55fff76eb800, L_0x55fff76eb930, C4<1>, C4<1>;
v0x55fff728e8f0_0 .net *"_ivl_11", 0 0, L_0x55fff76eb3f0;  1 drivers
v0x55fff728c7a0_0 .net *"_ivl_2", 0 0, L_0x55fff76eafb0;  1 drivers
v0x55fff728b720_0 .net *"_ivl_5", 0 0, L_0x55fff76eb070;  1 drivers
v0x55fff728b150_0 .net "a", 0 0, L_0x55fff76eb800;  alias, 1 drivers
v0x55fff728b210_0 .net "b", 0 0, L_0x55fff76eb930;  alias, 1 drivers
v0x55fff7289000_0 .net "cin", 0 0, L_0x55fff76eb790;  alias, 1 drivers
v0x55fff72890a0_0 .net "q", 1 0, L_0x55fff76eb2e0;  alias, 1 drivers
v0x55fff7287f80_0 .net "s", 0 0, L_0x55fff76eb160;  alias, 1 drivers
L_0x55fff76eb070 .part L_0x55fff76eb2e0, 0, 1;
L_0x55fff76eb2e0 .concat8 [ 1 1 0 0], L_0x55fff76eafb0, L_0x55fff76eb3f0;
S_0x55fff7476e00 .scope generate, "parallel_FA_CLA_prefix[19]" "parallel_FA_CLA_prefix[19]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7476fb0 .param/l "i" 0 2 19, +C4<010011>;
S_0x55fff74e9330 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7476e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff74e9510 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76ec4b0 .functor BUFZ 1, L_0x55fff76ec960, C4<0>, C4<0>, C4<0>;
v0x55fff72779e0_0 .net "a", 0 0, L_0x55fff76ec520;  1 drivers
v0x55fff7276960_0 .net "b", 0 0, L_0x55fff76ec830;  1 drivers
v0x55fff7276390_0 .net "c", 0 0, L_0x55fff76ec4b0;  1 drivers
v0x55fff7274240_0 .net "cin", 0 0, L_0x55fff76ec960;  1 drivers
v0x55fff72742e0_0 .net "q", 1 0, L_0x55fff76ec000;  1 drivers
v0x55fff72731c0_0 .net "qg", 1 0, L_0x55fff76ec300;  1 drivers
v0x55fff7273260_0 .net "s", 0 0, L_0x55fff76ebe80;  1 drivers
L_0x55fff76ec1d0 .part L_0x55fff76ec000, 1, 1;
L_0x55fff76ec300 .concat8 [ 1 1 0 0], L_0x55fff76ec3c0, L_0x55fff76ec1d0;
L_0x55fff76ec3c0 .part L_0x55fff76ec000, 0, 1;
S_0x55fff74ecf00 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff74e9330;
 .timescale 0 0;
v0x55fff72810c0_0 .net *"_ivl_0", 0 0, L_0x55fff76ec1d0;  1 drivers
v0x55fff7280a70_0 .net *"_ivl_1", 0 0, L_0x55fff76ec3c0;  1 drivers
S_0x55fff74f0ab0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff74e9330;
 .timescale 0 0;
P_0x55fff74ed0b0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff74f4660 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff74f0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76ebcd0 .functor XOR 1, L_0x55fff76ec520, L_0x55fff76ec830, C4<0>, C4<0>;
L_0x55fff76ebe80 .functor XOR 1, L_0x55fff76ebd90, L_0x55fff76ec4b0, C4<0>, C4<0>;
L_0x55fff76ec110 .functor AND 1, L_0x55fff76ec520, L_0x55fff76ec830, C4<1>, C4<1>;
v0x55fff727e920_0 .net *"_ivl_11", 0 0, L_0x55fff76ec110;  1 drivers
v0x55fff727d8a0_0 .net *"_ivl_2", 0 0, L_0x55fff76ebcd0;  1 drivers
v0x55fff727d2d0_0 .net *"_ivl_5", 0 0, L_0x55fff76ebd90;  1 drivers
v0x55fff727b180_0 .net "a", 0 0, L_0x55fff76ec520;  alias, 1 drivers
v0x55fff727b240_0 .net "b", 0 0, L_0x55fff76ec830;  alias, 1 drivers
v0x55fff727a100_0 .net "cin", 0 0, L_0x55fff76ec4b0;  alias, 1 drivers
v0x55fff727a1a0_0 .net "q", 1 0, L_0x55fff76ec000;  alias, 1 drivers
v0x55fff7279b30_0 .net "s", 0 0, L_0x55fff76ebe80;  alias, 1 drivers
L_0x55fff76ebd90 .part L_0x55fff76ec000, 0, 1;
L_0x55fff76ec000 .concat8 [ 1 1 0 0], L_0x55fff76ebcd0, L_0x55fff76ec110;
S_0x55fff74f8210 .scope generate, "parallel_FA_CLA_prefix[20]" "parallel_FA_CLA_prefix[20]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7277ac0 .param/l "i" 0 2 19, +C4<010100>;
S_0x55fff74fbdc0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff74f8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff74fbfa0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76ed3d0 .functor BUFZ 1, L_0x55fff76ed8a0, C4<0>, C4<0>, C4<0>;
v0x55fff7268510_0 .net "a", 0 0, L_0x55fff76ed440;  1 drivers
v0x55fff72685d0_0 .net "b", 0 0, L_0x55fff76ed570;  1 drivers
v0x55fff72663c0_0 .net "c", 0 0, L_0x55fff76ed3d0;  1 drivers
v0x55fff7265340_0 .net "cin", 0 0, L_0x55fff76ed8a0;  1 drivers
v0x55fff72653e0_0 .net "q", 1 0, L_0x55fff76ecf20;  1 drivers
v0x55fff7264d70_0 .net "qg", 1 0, L_0x55fff76ed220;  1 drivers
v0x55fff7264e10_0 .net "s", 0 0, L_0x55fff76ecda0;  1 drivers
L_0x55fff76ed0f0 .part L_0x55fff76ecf20, 1, 1;
L_0x55fff76ed220 .concat8 [ 1 1 0 0], L_0x55fff76ed2e0, L_0x55fff76ed0f0;
L_0x55fff76ed2e0 .part L_0x55fff76ecf20, 0, 1;
S_0x55fff74ff990 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff74fbdc0;
 .timescale 0 0;
v0x55fff7270aa0_0 .net *"_ivl_0", 0 0, L_0x55fff76ed0f0;  1 drivers
v0x55fff726fa20_0 .net *"_ivl_1", 0 0, L_0x55fff76ed2e0;  1 drivers
S_0x55fff7503560 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff74fbdc0;
 .timescale 0 0;
P_0x55fff7270ba0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7507130 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7503560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76ecbf0 .functor XOR 1, L_0x55fff76ed440, L_0x55fff76ed570, C4<0>, C4<0>;
L_0x55fff76ecda0 .functor XOR 1, L_0x55fff76eccb0, L_0x55fff76ed3d0, C4<0>, C4<0>;
L_0x55fff76ed030 .functor AND 1, L_0x55fff76ed440, L_0x55fff76ed570, C4<1>, C4<1>;
v0x55fff726f450_0 .net *"_ivl_11", 0 0, L_0x55fff76ed030;  1 drivers
v0x55fff726d300_0 .net *"_ivl_2", 0 0, L_0x55fff76ecbf0;  1 drivers
v0x55fff726c280_0 .net *"_ivl_5", 0 0, L_0x55fff76eccb0;  1 drivers
v0x55fff726bcb0_0 .net "a", 0 0, L_0x55fff76ed440;  alias, 1 drivers
v0x55fff726bd70_0 .net "b", 0 0, L_0x55fff76ed570;  alias, 1 drivers
v0x55fff7269b60_0 .net "cin", 0 0, L_0x55fff76ed3d0;  alias, 1 drivers
v0x55fff7269c00_0 .net "q", 1 0, L_0x55fff76ecf20;  alias, 1 drivers
v0x55fff7268ae0_0 .net "s", 0 0, L_0x55fff76ecda0;  alias, 1 drivers
L_0x55fff76eccb0 .part L_0x55fff76ecf20, 0, 1;
L_0x55fff76ecf20 .concat8 [ 1 1 0 0], L_0x55fff76ecbf0, L_0x55fff76ed030;
S_0x55fff750ad00 .scope generate, "parallel_FA_CLA_prefix[21]" "parallel_FA_CLA_prefix[21]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff750aeb0 .param/l "i" 0 2 19, +C4<010101>;
S_0x55fff750e8b0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff750ad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff750ea90 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76ee120 .functor BUFZ 1, L_0x55fff76ee600, C4<0>, C4<0>, C4<0>;
v0x55fff7258540_0 .net "a", 0 0, L_0x55fff76ee190;  1 drivers
v0x55fff72574c0_0 .net "b", 0 0, L_0x55fff76ee4d0;  1 drivers
v0x55fff7256ef0_0 .net "c", 0 0, L_0x55fff76ee120;  1 drivers
v0x55fff7254da0_0 .net "cin", 0 0, L_0x55fff76ee600;  1 drivers
v0x55fff7254e40_0 .net "q", 1 0, L_0x55fff76edc70;  1 drivers
v0x55fff7253d20_0 .net "qg", 1 0, L_0x55fff76edf70;  1 drivers
v0x55fff7253dc0_0 .net "s", 0 0, L_0x55fff76edaf0;  1 drivers
L_0x55fff76ede40 .part L_0x55fff76edc70, 1, 1;
L_0x55fff76edf70 .concat8 [ 1 1 0 0], L_0x55fff76ee030, L_0x55fff76ede40;
L_0x55fff76ee030 .part L_0x55fff76edc70, 0, 1;
S_0x55fff74c6f60 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff750e8b0;
 .timescale 0 0;
v0x55fff7261c20_0 .net *"_ivl_0", 0 0, L_0x55fff76ede40;  1 drivers
v0x55fff72615d0_0 .net *"_ivl_1", 0 0, L_0x55fff76ee030;  1 drivers
S_0x55fff74ce710 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff750e8b0;
 .timescale 0 0;
P_0x55fff74c7110 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff74ddf70 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff74ce710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76ed940 .functor XOR 1, L_0x55fff76ee190, L_0x55fff76ee4d0, C4<0>, C4<0>;
L_0x55fff76edaf0 .functor XOR 1, L_0x55fff76eda00, L_0x55fff76ee120, C4<0>, C4<0>;
L_0x55fff76edd80 .functor AND 1, L_0x55fff76ee190, L_0x55fff76ee4d0, C4<1>, C4<1>;
v0x55fff725f480_0 .net *"_ivl_11", 0 0, L_0x55fff76edd80;  1 drivers
v0x55fff725e400_0 .net *"_ivl_2", 0 0, L_0x55fff76ed940;  1 drivers
v0x55fff725de30_0 .net *"_ivl_5", 0 0, L_0x55fff76eda00;  1 drivers
v0x55fff725bce0_0 .net "a", 0 0, L_0x55fff76ee190;  alias, 1 drivers
v0x55fff725bda0_0 .net "b", 0 0, L_0x55fff76ee4d0;  alias, 1 drivers
v0x55fff725ac60_0 .net "cin", 0 0, L_0x55fff76ee120;  alias, 1 drivers
v0x55fff725ad00_0 .net "q", 1 0, L_0x55fff76edc70;  alias, 1 drivers
v0x55fff725a690_0 .net "s", 0 0, L_0x55fff76edaf0;  alias, 1 drivers
L_0x55fff76eda00 .part L_0x55fff76edc70, 0, 1;
L_0x55fff76edc70 .concat8 [ 1 1 0 0], L_0x55fff76ed940, L_0x55fff76edd80;
S_0x55fff73118e0 .scope generate, "parallel_FA_CLA_prefix[22]" "parallel_FA_CLA_prefix[22]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7258620 .param/l "i" 0 2 19, +C4<010110>;
S_0x55fff7313f00 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff73118e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff73140e0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76ef0a0 .functor BUFZ 1, L_0x55fff76ef5a0, C4<0>, C4<0>, C4<0>;
v0x55fff723ffe0_0 .net "a", 0 0, L_0x55fff76ef110;  1 drivers
v0x55fff723c840_0 .net "b", 0 0, L_0x55fff76ef240;  1 drivers
v0x55fff72390a0_0 .net "c", 0 0, L_0x55fff76ef0a0;  1 drivers
v0x55fff7235900_0 .net "cin", 0 0, L_0x55fff76ef5a0;  1 drivers
v0x55fff72359a0_0 .net "q", 1 0, L_0x55fff76eebf0;  1 drivers
v0x55fff7231cc0_0 .net "qg", 1 0, L_0x55fff76eeef0;  1 drivers
v0x55fff7231d60_0 .net "s", 0 0, L_0x55fff76eea70;  1 drivers
L_0x55fff76eedc0 .part L_0x55fff76eebf0, 1, 1;
L_0x55fff76eeef0 .concat8 [ 1 1 0 0], L_0x55fff76eefb0, L_0x55fff76eedc0;
L_0x55fff76eefb0 .part L_0x55fff76eebf0, 0, 1;
S_0x55fff7312710 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7313f00;
 .timescale 0 0;
v0x55fff7251600_0 .net *"_ivl_0", 0 0, L_0x55fff76eedc0;  1 drivers
v0x55fff7250580_0 .net *"_ivl_1", 0 0, L_0x55fff76eefb0;  1 drivers
S_0x55fff74ddb90 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7313f00;
 .timescale 0 0;
P_0x55fff7312910 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7328470 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff74ddb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76ee8c0 .functor XOR 1, L_0x55fff76ef110, L_0x55fff76ef240, C4<0>, C4<0>;
L_0x55fff76eea70 .functor XOR 1, L_0x55fff76ee980, L_0x55fff76ef0a0, C4<0>, C4<0>;
L_0x55fff76eed00 .functor AND 1, L_0x55fff76ef110, L_0x55fff76ef240, C4<1>, C4<1>;
v0x55fff7328680_0 .net *"_ivl_11", 0 0, L_0x55fff76eed00;  1 drivers
v0x55fff724ffb0_0 .net *"_ivl_2", 0 0, L_0x55fff76ee8c0;  1 drivers
v0x55fff724de60_0 .net *"_ivl_5", 0 0, L_0x55fff76ee980;  1 drivers
v0x55fff724a6c0_0 .net "a", 0 0, L_0x55fff76ef110;  alias, 1 drivers
v0x55fff724a780_0 .net "b", 0 0, L_0x55fff76ef240;  alias, 1 drivers
v0x55fff7246f20_0 .net "cin", 0 0, L_0x55fff76ef0a0;  alias, 1 drivers
v0x55fff7246fe0_0 .net "q", 1 0, L_0x55fff76eebf0;  alias, 1 drivers
v0x55fff7243780_0 .net "s", 0 0, L_0x55fff76eea70;  alias, 1 drivers
L_0x55fff76ee980 .part L_0x55fff76eebf0, 0, 1;
L_0x55fff76eebf0 .concat8 [ 1 1 0 0], L_0x55fff76ee8c0, L_0x55fff76eed00;
S_0x55fff73268b0 .scope generate, "parallel_FA_CLA_prefix[23]" "parallel_FA_CLA_prefix[23]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7326a90 .param/l "i" 0 2 19, +C4<010111>;
S_0x55fff7324cf0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff73268b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7324ed0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76efe20 .functor BUFZ 1, L_0x55fff76f0330, C4<0>, C4<0>, C4<0>;
v0x55fff7376680_0 .net "a", 0 0, L_0x55fff76efe90;  1 drivers
v0x55fff7375cc0_0 .net "b", 0 0, L_0x55fff76f0200;  1 drivers
v0x55fff7374ac0_0 .net "c", 0 0, L_0x55fff76efe20;  1 drivers
v0x55fff7374100_0 .net "cin", 0 0, L_0x55fff76f0330;  1 drivers
v0x55fff73741a0_0 .net "q", 1 0, L_0x55fff76ef970;  1 drivers
v0x55fff7372f00_0 .net "qg", 1 0, L_0x55fff76efc70;  1 drivers
v0x55fff7372fc0_0 .net "s", 0 0, L_0x55fff76ef7f0;  1 drivers
L_0x55fff76efb40 .part L_0x55fff76ef970, 1, 1;
L_0x55fff76efc70 .concat8 [ 1 1 0 0], L_0x55fff76efd30, L_0x55fff76efb40;
L_0x55fff76efd30 .part L_0x55fff76ef970, 0, 1;
S_0x55fff7323130 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7324cf0;
 .timescale 0 0;
v0x55fff7323330_0 .net *"_ivl_0", 0 0, L_0x55fff76efb40;  1 drivers
v0x55fff737b9c0_0 .net *"_ivl_1", 0 0, L_0x55fff76efd30;  1 drivers
S_0x55fff7321570 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7324cf0;
 .timescale 0 0;
P_0x55fff7321740 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff731f9b0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7321570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76ef640 .functor XOR 1, L_0x55fff76efe90, L_0x55fff76f0200, C4<0>, C4<0>;
L_0x55fff76ef7f0 .functor XOR 1, L_0x55fff76ef700, L_0x55fff76efe20, C4<0>, C4<0>;
L_0x55fff76efa80 .functor AND 1, L_0x55fff76efe90, L_0x55fff76f0200, C4<1>, C4<1>;
v0x55fff731fb90_0 .net *"_ivl_11", 0 0, L_0x55fff76efa80;  1 drivers
v0x55fff737b020_0 .net *"_ivl_2", 0 0, L_0x55fff76ef640;  1 drivers
v0x55fff7379e00_0 .net *"_ivl_5", 0 0, L_0x55fff76ef700;  1 drivers
v0x55fff7379440_0 .net "a", 0 0, L_0x55fff76efe90;  alias, 1 drivers
v0x55fff7379500_0 .net "b", 0 0, L_0x55fff76f0200;  alias, 1 drivers
v0x55fff7378240_0 .net "cin", 0 0, L_0x55fff76efe20;  alias, 1 drivers
v0x55fff7378300_0 .net "q", 1 0, L_0x55fff76ef970;  alias, 1 drivers
v0x55fff7377880_0 .net "s", 0 0, L_0x55fff76ef7f0;  alias, 1 drivers
L_0x55fff76ef700 .part L_0x55fff76ef970, 0, 1;
L_0x55fff76ef970 .concat8 [ 1 1 0 0], L_0x55fff76ef640, L_0x55fff76efa80;
S_0x55fff731ddf0 .scope generate, "parallel_FA_CLA_prefix[24]" "parallel_FA_CLA_prefix[24]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff731dff0 .param/l "i" 0 2 19, +C4<011000>;
S_0x55fff731c230 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff731ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff731c410 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f0e00 .functor BUFZ 1, L_0x55fff76f1330, C4<0>, C4<0>, C4<0>;
v0x55fff736c000_0 .net "a", 0 0, L_0x55fff76f0e70;  1 drivers
v0x55fff736b640_0 .net "b", 0 0, L_0x55fff76f0fa0;  1 drivers
v0x55fff736a440_0 .net "c", 0 0, L_0x55fff76f0e00;  1 drivers
v0x55fff7369a80_0 .net "cin", 0 0, L_0x55fff76f1330;  1 drivers
v0x55fff7369b20_0 .net "q", 1 0, L_0x55fff76f0950;  1 drivers
v0x55fff7368880_0 .net "qg", 1 0, L_0x55fff76f0c50;  1 drivers
v0x55fff7368940_0 .net "s", 0 0, L_0x55fff76f07d0;  1 drivers
L_0x55fff76f0b20 .part L_0x55fff76f0950, 1, 1;
L_0x55fff76f0c50 .concat8 [ 1 1 0 0], L_0x55fff76f0d10, L_0x55fff76f0b20;
L_0x55fff76f0d10 .part L_0x55fff76f0950, 0, 1;
S_0x55fff731a670 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff731c230;
 .timescale 0 0;
v0x55fff73725f0_0 .net *"_ivl_0", 0 0, L_0x55fff76f0b20;  1 drivers
v0x55fff7371340_0 .net *"_ivl_1", 0 0, L_0x55fff76f0d10;  1 drivers
S_0x55fff7318ab0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff731c230;
 .timescale 0 0;
P_0x55fff7318cd0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7316fe0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7318ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f0620 .functor XOR 1, L_0x55fff76f0e70, L_0x55fff76f0fa0, C4<0>, C4<0>;
L_0x55fff76f07d0 .functor XOR 1, L_0x55fff76f06e0, L_0x55fff76f0e00, C4<0>, C4<0>;
L_0x55fff76f0a60 .functor AND 1, L_0x55fff76f0e70, L_0x55fff76f0fa0, C4<1>, C4<1>;
v0x55fff73171f0_0 .net *"_ivl_11", 0 0, L_0x55fff76f0a60;  1 drivers
v0x55fff73709a0_0 .net *"_ivl_2", 0 0, L_0x55fff76f0620;  1 drivers
v0x55fff736f780_0 .net *"_ivl_5", 0 0, L_0x55fff76f06e0;  1 drivers
v0x55fff736edc0_0 .net "a", 0 0, L_0x55fff76f0e70;  alias, 1 drivers
v0x55fff736ee80_0 .net "b", 0 0, L_0x55fff76f0fa0;  alias, 1 drivers
v0x55fff736dbc0_0 .net "cin", 0 0, L_0x55fff76f0e00;  alias, 1 drivers
v0x55fff736dc80_0 .net "q", 1 0, L_0x55fff76f0950;  alias, 1 drivers
v0x55fff736d200_0 .net "s", 0 0, L_0x55fff76f07d0;  alias, 1 drivers
L_0x55fff76f06e0 .part L_0x55fff76f0950, 0, 1;
L_0x55fff76f0950 .concat8 [ 1 1 0 0], L_0x55fff76f0620, L_0x55fff76f0a60;
S_0x55fff7315740 .scope generate, "parallel_FA_CLA_prefix[25]" "parallel_FA_CLA_prefix[25]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7315940 .param/l "i" 0 2 19, +C4<011001>;
S_0x55fff73bb7c0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7315740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff73bb9a0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f1bb0 .functor BUFZ 1, L_0x55fff76f20f0, C4<0>, C4<0>, C4<0>;
v0x55fff7362b80_0 .net "a", 0 0, L_0x55fff76f1c20;  1 drivers
v0x55fff7361980_0 .net "b", 0 0, L_0x55fff76f1fc0;  1 drivers
v0x55fff7360fc0_0 .net "c", 0 0, L_0x55fff76f1bb0;  1 drivers
v0x55fff735fdc0_0 .net "cin", 0 0, L_0x55fff76f20f0;  1 drivers
v0x55fff735fe60_0 .net "q", 1 0, L_0x55fff76f1700;  1 drivers
v0x55fff735f400_0 .net "qg", 1 0, L_0x55fff76f1a00;  1 drivers
v0x55fff735f4c0_0 .net "s", 0 0, L_0x55fff76f1580;  1 drivers
L_0x55fff76f18d0 .part L_0x55fff76f1700, 1, 1;
L_0x55fff76f1a00 .concat8 [ 1 1 0 0], L_0x55fff76f1ac0, L_0x55fff76f18d0;
L_0x55fff76f1ac0 .part L_0x55fff76f1700, 0, 1;
S_0x55fff73fd070 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff73bb7c0;
 .timescale 0 0;
v0x55fff73fd270_0 .net *"_ivl_0", 0 0, L_0x55fff76f18d0;  1 drivers
v0x55fff7367ec0_0 .net *"_ivl_1", 0 0, L_0x55fff76f1ac0;  1 drivers
S_0x55fff744b040 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff73bb7c0;
 .timescale 0 0;
P_0x55fff744b260 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff748c990 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff744b040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f13d0 .functor XOR 1, L_0x55fff76f1c20, L_0x55fff76f1fc0, C4<0>, C4<0>;
L_0x55fff76f1580 .functor XOR 1, L_0x55fff76f1490, L_0x55fff76f1bb0, C4<0>, C4<0>;
L_0x55fff76f1810 .functor AND 1, L_0x55fff76f1c20, L_0x55fff76f1fc0, C4<1>, C4<1>;
v0x55fff748cb70_0 .net *"_ivl_11", 0 0, L_0x55fff76f1810;  1 drivers
v0x55fff7366cc0_0 .net *"_ivl_2", 0 0, L_0x55fff76f13d0;  1 drivers
v0x55fff7366300_0 .net *"_ivl_5", 0 0, L_0x55fff76f1490;  1 drivers
v0x55fff7365100_0 .net "a", 0 0, L_0x55fff76f1c20;  alias, 1 drivers
v0x55fff73651c0_0 .net "b", 0 0, L_0x55fff76f1fc0;  alias, 1 drivers
v0x55fff7364740_0 .net "cin", 0 0, L_0x55fff76f1bb0;  alias, 1 drivers
v0x55fff7364800_0 .net "q", 1 0, L_0x55fff76f1700;  alias, 1 drivers
v0x55fff7363540_0 .net "s", 0 0, L_0x55fff76f1580;  alias, 1 drivers
L_0x55fff76f1490 .part L_0x55fff76f1700, 0, 1;
L_0x55fff76f1700 .concat8 [ 1 1 0 0], L_0x55fff76f13d0, L_0x55fff76f1810;
S_0x55fff740a6d0 .scope generate, "parallel_FA_CLA_prefix[26]" "parallel_FA_CLA_prefix[26]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff740a8b0 .param/l "i" 0 2 19, +C4<011010>;
S_0x55fff749a0b0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff740a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff749a290 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f2c10 .functor BUFZ 1, L_0x55fff76f3170, C4<0>, C4<0>, C4<0>;
v0x55fff735aa80_0 .net "a", 0 0, L_0x55fff76f2c80;  1 drivers
v0x55fff735ab40_0 .net "b", 0 0, L_0x55fff76f2db0;  1 drivers
v0x55fff735a0c0_0 .net "c", 0 0, L_0x55fff76f2c10;  1 drivers
v0x55fff7358ec0_0 .net "cin", 0 0, L_0x55fff76f3170;  1 drivers
v0x55fff7358f60_0 .net "q", 1 0, L_0x55fff76f2760;  1 drivers
v0x55fff7358500_0 .net "qg", 1 0, L_0x55fff76f2a60;  1 drivers
v0x55fff73585a0_0 .net "s", 0 0, L_0x55fff76f25e0;  1 drivers
L_0x55fff76f2930 .part L_0x55fff76f2760, 1, 1;
L_0x55fff76f2a60 .concat8 [ 1 1 0 0], L_0x55fff76f2b20, L_0x55fff76f2930;
L_0x55fff76f2b20 .part L_0x55fff76f2760, 0, 1;
S_0x55fff7520930 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff749a0b0;
 .timescale 0 0;
v0x55fff740a990_0 .net *"_ivl_0", 0 0, L_0x55fff76f2930;  1 drivers
v0x55fff7520b90_0 .net *"_ivl_1", 0 0, L_0x55fff76f2b20;  1 drivers
S_0x55fff7523940 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff749a0b0;
 .timescale 0 0;
P_0x55fff7523b40 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7526950 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7523940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f2410 .functor XOR 1, L_0x55fff76f2c80, L_0x55fff76f2db0, C4<0>, C4<0>;
L_0x55fff76f25e0 .functor XOR 1, L_0x55fff76f24f0, L_0x55fff76f2c10, C4<0>, C4<0>;
L_0x55fff76f2870 .functor AND 1, L_0x55fff76f2c80, L_0x55fff76f2db0, C4<1>, C4<1>;
v0x55fff7523c00_0 .net *"_ivl_11", 0 0, L_0x55fff76f2870;  1 drivers
v0x55fff7526bc0_0 .net *"_ivl_2", 0 0, L_0x55fff76f2410;  1 drivers
v0x55fff749a360_0 .net *"_ivl_5", 0 0, L_0x55fff76f24f0;  1 drivers
v0x55fff735e200_0 .net "a", 0 0, L_0x55fff76f2c80;  alias, 1 drivers
v0x55fff735e2c0_0 .net "b", 0 0, L_0x55fff76f2db0;  alias, 1 drivers
v0x55fff735d8b0_0 .net "cin", 0 0, L_0x55fff76f2c10;  alias, 1 drivers
v0x55fff735c640_0 .net "q", 1 0, L_0x55fff76f2760;  alias, 1 drivers
v0x55fff735bc80_0 .net "s", 0 0, L_0x55fff76f25e0;  alias, 1 drivers
L_0x55fff76f24f0 .part L_0x55fff76f2760, 0, 1;
L_0x55fff76f2760 .concat8 [ 1 1 0 0], L_0x55fff76f2410, L_0x55fff76f2870;
S_0x55fff7529960 .scope generate, "parallel_FA_CLA_prefix[27]" "parallel_FA_CLA_prefix[27]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7529b60 .param/l "i" 0 2 19, +C4<011011>;
S_0x55fff752c530 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7529960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff752c710 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f39f0 .functor BUFZ 1, L_0x55fff76f3f60, C4<0>, C4<0>, C4<0>;
v0x55fff73531c0_0 .net "a", 0 0, L_0x55fff76f3a60;  1 drivers
v0x55fff7351fc0_0 .net "b", 0 0, L_0x55fff76f3e30;  1 drivers
v0x55fff7351600_0 .net "c", 0 0, L_0x55fff76f39f0;  1 drivers
v0x55fff7350400_0 .net "cin", 0 0, L_0x55fff76f3f60;  1 drivers
v0x55fff73504a0_0 .net "q", 1 0, L_0x55fff76f3540;  1 drivers
v0x55fff734fa40_0 .net "qg", 1 0, L_0x55fff76f3840;  1 drivers
v0x55fff734fae0_0 .net "s", 0 0, L_0x55fff76f33c0;  1 drivers
L_0x55fff76f3710 .part L_0x55fff76f3540, 1, 1;
L_0x55fff76f3840 .concat8 [ 1 1 0 0], L_0x55fff76f3900, L_0x55fff76f3710;
L_0x55fff76f3900 .part L_0x55fff76f3540, 0, 1;
S_0x55fff752f540 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff752c530;
 .timescale 0 0;
v0x55fff752f740_0 .net *"_ivl_0", 0 0, L_0x55fff76f3710;  1 drivers
v0x55fff752c7e0_0 .net *"_ivl_1", 0 0, L_0x55fff76f3900;  1 drivers
S_0x55fff7532550 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff752c530;
 .timescale 0 0;
P_0x55fff7532750 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7535560 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7532550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f3210 .functor XOR 1, L_0x55fff76f3a60, L_0x55fff76f3e30, C4<0>, C4<0>;
L_0x55fff76f33c0 .functor XOR 1, L_0x55fff76f32d0, L_0x55fff76f39f0, C4<0>, C4<0>;
L_0x55fff76f3650 .functor AND 1, L_0x55fff76f3a60, L_0x55fff76f3e30, C4<1>, C4<1>;
v0x55fff7532810_0 .net *"_ivl_11", 0 0, L_0x55fff76f3650;  1 drivers
v0x55fff7357360_0 .net *"_ivl_2", 0 0, L_0x55fff76f3210;  1 drivers
v0x55fff7356940_0 .net *"_ivl_5", 0 0, L_0x55fff76f32d0;  1 drivers
v0x55fff7355740_0 .net "a", 0 0, L_0x55fff76f3a60;  alias, 1 drivers
v0x55fff7355800_0 .net "b", 0 0, L_0x55fff76f3e30;  alias, 1 drivers
v0x55fff7354d80_0 .net "cin", 0 0, L_0x55fff76f39f0;  alias, 1 drivers
v0x55fff7354e40_0 .net "q", 1 0, L_0x55fff76f3540;  alias, 1 drivers
v0x55fff7353b80_0 .net "s", 0 0, L_0x55fff76f33c0;  alias, 1 drivers
L_0x55fff76f32d0 .part L_0x55fff76f3540, 0, 1;
L_0x55fff76f3540 .concat8 [ 1 1 0 0], L_0x55fff76f3210, L_0x55fff76f3650;
S_0x55fff7538570 .scope generate, "parallel_FA_CLA_prefix[28]" "parallel_FA_CLA_prefix[28]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7538770 .param/l "i" 0 2 19, +C4<011100>;
S_0x55fff753b580 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7538570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff753b760 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f4a90 .functor BUFZ 1, L_0x55fff76f5020, C4<0>, C4<0>, C4<0>;
v0x55fff734a700_0 .net "a", 0 0, L_0x55fff76f4b00;  1 drivers
v0x55fff734a7c0_0 .net "b", 0 0, L_0x55fff76f4c30;  1 drivers
v0x55fff7349500_0 .net "c", 0 0, L_0x55fff76f4a90;  1 drivers
v0x55fff7348b40_0 .net "cin", 0 0, L_0x55fff76f5020;  1 drivers
v0x55fff7348be0_0 .net "q", 1 0, L_0x55fff76f45e0;  1 drivers
v0x55fff7347940_0 .net "qg", 1 0, L_0x55fff76f48e0;  1 drivers
v0x55fff73479e0_0 .net "s", 0 0, L_0x55fff76f4460;  1 drivers
L_0x55fff76f47b0 .part L_0x55fff76f45e0, 1, 1;
L_0x55fff76f48e0 .concat8 [ 1 1 0 0], L_0x55fff76f49a0, L_0x55fff76f47b0;
L_0x55fff76f49a0 .part L_0x55fff76f45e0, 0, 1;
S_0x55fff753e590 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff753b580;
 .timescale 0 0;
v0x55fff753e790_0 .net *"_ivl_0", 0 0, L_0x55fff76f47b0;  1 drivers
v0x55fff753b830_0 .net *"_ivl_1", 0 0, L_0x55fff76f49a0;  1 drivers
S_0x55fff75415a0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff753b580;
 .timescale 0 0;
P_0x55fff75417a0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75445b0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75415a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f42b0 .functor XOR 1, L_0x55fff76f4b00, L_0x55fff76f4c30, C4<0>, C4<0>;
L_0x55fff76f4460 .functor XOR 1, L_0x55fff76f4370, L_0x55fff76f4a90, C4<0>, C4<0>;
L_0x55fff76f46f0 .functor AND 1, L_0x55fff76f4b00, L_0x55fff76f4c30, C4<1>, C4<1>;
v0x55fff7541860_0 .net *"_ivl_11", 0 0, L_0x55fff76f46f0;  1 drivers
v0x55fff734e840_0 .net *"_ivl_2", 0 0, L_0x55fff76f42b0;  1 drivers
v0x55fff734de80_0 .net *"_ivl_5", 0 0, L_0x55fff76f4370;  1 drivers
v0x55fff734cc80_0 .net "a", 0 0, L_0x55fff76f4b00;  alias, 1 drivers
v0x55fff734cd40_0 .net "b", 0 0, L_0x55fff76f4c30;  alias, 1 drivers
v0x55fff734c2c0_0 .net "cin", 0 0, L_0x55fff76f4a90;  alias, 1 drivers
v0x55fff734c380_0 .net "q", 1 0, L_0x55fff76f45e0;  alias, 1 drivers
v0x55fff734b0c0_0 .net "s", 0 0, L_0x55fff76f4460;  alias, 1 drivers
L_0x55fff76f4370 .part L_0x55fff76f45e0, 0, 1;
L_0x55fff76f45e0 .concat8 [ 1 1 0 0], L_0x55fff76f42b0, L_0x55fff76f46f0;
S_0x55fff75475c0 .scope generate, "parallel_FA_CLA_prefix[29]" "parallel_FA_CLA_prefix[29]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75477c0 .param/l "i" 0 2 19, +C4<011101>;
S_0x55fff754a5d0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75475c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff754a7b0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f58a0 .functor BUFZ 1, L_0x55fff76f5e40, C4<0>, C4<0>, C4<0>;
v0x55fff733ed20_0 .net "a", 0 0, L_0x55fff76f5910;  1 drivers
v0x55fff733ede0_0 .net "b", 0 0, L_0x55fff76f5d10;  1 drivers
v0x55fff733d160_0 .net "c", 0 0, L_0x55fff76f58a0;  1 drivers
v0x55fff733b5a0_0 .net "cin", 0 0, L_0x55fff76f5e40;  1 drivers
v0x55fff733b640_0 .net "q", 1 0, L_0x55fff76f53f0;  1 drivers
v0x55fff73399e0_0 .net "qg", 1 0, L_0x55fff76f56f0;  1 drivers
v0x55fff7339a80_0 .net "s", 0 0, L_0x55fff76f5270;  1 drivers
L_0x55fff76f55c0 .part L_0x55fff76f53f0, 1, 1;
L_0x55fff76f56f0 .concat8 [ 1 1 0 0], L_0x55fff76f57b0, L_0x55fff76f55c0;
L_0x55fff76f57b0 .part L_0x55fff76f53f0, 0, 1;
S_0x55fff754d5e0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff754a5d0;
 .timescale 0 0;
v0x55fff754d7e0_0 .net *"_ivl_0", 0 0, L_0x55fff76f55c0;  1 drivers
v0x55fff754a880_0 .net *"_ivl_1", 0 0, L_0x55fff76f57b0;  1 drivers
S_0x55fff75505f0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff754a5d0;
 .timescale 0 0;
P_0x55fff75507f0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7553600 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75505f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f50c0 .functor XOR 1, L_0x55fff76f5910, L_0x55fff76f5d10, C4<0>, C4<0>;
L_0x55fff76f5270 .functor XOR 1, L_0x55fff76f5180, L_0x55fff76f58a0, C4<0>, C4<0>;
L_0x55fff76f5500 .functor AND 1, L_0x55fff76f5910, L_0x55fff76f5d10, C4<1>, C4<1>;
v0x55fff75508b0_0 .net *"_ivl_11", 0 0, L_0x55fff76f5500;  1 drivers
v0x55fff7346f80_0 .net *"_ivl_2", 0 0, L_0x55fff76f50c0;  1 drivers
v0x55fff7345d80_0 .net *"_ivl_5", 0 0, L_0x55fff76f5180;  1 drivers
v0x55fff7344060_0 .net "a", 0 0, L_0x55fff76f5910;  alias, 1 drivers
v0x55fff7344120_0 .net "b", 0 0, L_0x55fff76f5d10;  alias, 1 drivers
v0x55fff73424a0_0 .net "cin", 0 0, L_0x55fff76f58a0;  alias, 1 drivers
v0x55fff7342560_0 .net "q", 1 0, L_0x55fff76f53f0;  alias, 1 drivers
v0x55fff73408e0_0 .net "s", 0 0, L_0x55fff76f5270;  alias, 1 drivers
L_0x55fff76f5180 .part L_0x55fff76f53f0, 0, 1;
L_0x55fff76f53f0 .concat8 [ 1 1 0 0], L_0x55fff76f50c0, L_0x55fff76f5500;
S_0x55fff7556610 .scope generate, "parallel_FA_CLA_prefix[30]" "parallel_FA_CLA_prefix[30]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7556810 .param/l "i" 0 2 19, +C4<011110>;
S_0x55fff7559620 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7556610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7559800 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f69a0 .functor BUFZ 1, L_0x55fff76f6f60, C4<0>, C4<0>, C4<0>;
v0x55fff732f360_0 .net "a", 0 0, L_0x55fff76f6a10;  1 drivers
v0x55fff732f420_0 .net "b", 0 0, L_0x55fff76f6b40;  1 drivers
v0x55fff732d7d0_0 .net "c", 0 0, L_0x55fff76f69a0;  1 drivers
v0x55fff732bbe0_0 .net "cin", 0 0, L_0x55fff76f6f60;  1 drivers
v0x55fff732bc80_0 .net "q", 1 0, L_0x55fff76f64f0;  1 drivers
v0x55fff732a070_0 .net "qg", 1 0, L_0x55fff76f67f0;  1 drivers
v0x55fff74b36b0_0 .net "s", 0 0, L_0x55fff76f6370;  1 drivers
L_0x55fff76f66c0 .part L_0x55fff76f64f0, 1, 1;
L_0x55fff76f67f0 .concat8 [ 1 1 0 0], L_0x55fff76f68b0, L_0x55fff76f66c0;
L_0x55fff76f68b0 .part L_0x55fff76f64f0, 0, 1;
S_0x55fff755c630 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7559620;
 .timescale 0 0;
v0x55fff755c830_0 .net *"_ivl_0", 0 0, L_0x55fff76f66c0;  1 drivers
v0x55fff75598d0_0 .net *"_ivl_1", 0 0, L_0x55fff76f68b0;  1 drivers
S_0x55fff755f640 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7559620;
 .timescale 0 0;
P_0x55fff755f840 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7562650 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff755f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f61c0 .functor XOR 1, L_0x55fff76f6a10, L_0x55fff76f6b40, C4<0>, C4<0>;
L_0x55fff76f6370 .functor XOR 1, L_0x55fff76f6280, L_0x55fff76f69a0, C4<0>, C4<0>;
L_0x55fff76f6600 .functor AND 1, L_0x55fff76f6a10, L_0x55fff76f6b40, C4<1>, C4<1>;
v0x55fff755f900_0 .net *"_ivl_11", 0 0, L_0x55fff76f6600;  1 drivers
v0x55fff7337ea0_0 .net *"_ivl_2", 0 0, L_0x55fff76f61c0;  1 drivers
v0x55fff7336260_0 .net *"_ivl_5", 0 0, L_0x55fff76f6280;  1 drivers
v0x55fff73346a0_0 .net "a", 0 0, L_0x55fff76f6a10;  alias, 1 drivers
v0x55fff7334760_0 .net "b", 0 0, L_0x55fff76f6b40;  alias, 1 drivers
v0x55fff7332ae0_0 .net "cin", 0 0, L_0x55fff76f69a0;  alias, 1 drivers
v0x55fff7332ba0_0 .net "q", 1 0, L_0x55fff76f64f0;  alias, 1 drivers
v0x55fff7330f20_0 .net "s", 0 0, L_0x55fff76f6370;  alias, 1 drivers
L_0x55fff76f6280 .part L_0x55fff76f64f0, 0, 1;
L_0x55fff76f64f0 .concat8 [ 1 1 0 0], L_0x55fff76f61c0, L_0x55fff76f6600;
S_0x55fff7565660 .scope generate, "parallel_FA_CLA_prefix[31]" "parallel_FA_CLA_prefix[31]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7565810 .param/l "i" 0 2 19, +C4<011111>;
S_0x55fff7568670 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7565660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7568850 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f77e0 .functor BUFZ 1, L_0x55fff76f8540, C4<0>, C4<0>, C4<0>;
v0x55fff72424a0_0 .net "a", 0 0, L_0x55fff76f7850;  1 drivers
v0x55fff723ed00_0 .net "b", 0 0, L_0x55fff76f8090;  1 drivers
v0x55fff723edd0_0 .net "c", 0 0, L_0x55fff76f77e0;  1 drivers
v0x55fff723b560_0 .net "cin", 0 0, L_0x55fff76f8540;  1 drivers
v0x55fff723b600_0 .net "q", 1 0, L_0x55fff76f7330;  1 drivers
v0x55fff72f7b60_0 .net "qg", 1 0, L_0x55fff76f7630;  1 drivers
v0x55fff72f7c00_0 .net "s", 0 0, L_0x55fff76f71b0;  1 drivers
L_0x55fff76f7500 .part L_0x55fff76f7330, 1, 1;
L_0x55fff76f7630 .concat8 [ 1 1 0 0], L_0x55fff76f76f0, L_0x55fff76f7500;
L_0x55fff76f76f0 .part L_0x55fff76f7330, 0, 1;
S_0x55fff756b680 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7568670;
 .timescale 0 0;
v0x55fff756b880_0 .net *"_ivl_0", 0 0, L_0x55fff76f7500;  1 drivers
v0x55fff75658f0_0 .net *"_ivl_1", 0 0, L_0x55fff76f76f0;  1 drivers
S_0x55fff756e690 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7568670;
 .timescale 0 0;
P_0x55fff756e8b0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75716a0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff756e690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f7000 .functor XOR 1, L_0x55fff76f7850, L_0x55fff76f8090, C4<0>, C4<0>;
L_0x55fff76f71b0 .functor XOR 1, L_0x55fff76f70c0, L_0x55fff76f77e0, C4<0>, C4<0>;
L_0x55fff76f7440 .functor AND 1, L_0x55fff76f7850, L_0x55fff76f8090, C4<1>, C4<1>;
v0x55fff75718b0_0 .net *"_ivl_11", 0 0, L_0x55fff76f7440;  1 drivers
v0x55fff736c4e0_0 .net *"_ivl_2", 0 0, L_0x55fff76f7000;  1 drivers
v0x55fff7237a10_0 .net *"_ivl_5", 0 0, L_0x55fff76f70c0;  1 drivers
v0x55fff724cb80_0 .net "a", 0 0, L_0x55fff76f7850;  alias, 1 drivers
v0x55fff724cc40_0 .net "b", 0 0, L_0x55fff76f8090;  alias, 1 drivers
v0x55fff72493e0_0 .net "cin", 0 0, L_0x55fff76f77e0;  alias, 1 drivers
v0x55fff72494a0_0 .net "q", 1 0, L_0x55fff76f7330;  alias, 1 drivers
v0x55fff7245c40_0 .net "s", 0 0, L_0x55fff76f71b0;  alias, 1 drivers
L_0x55fff76f70c0 .part L_0x55fff76f7330, 0, 1;
L_0x55fff76f7330 .concat8 [ 1 1 0 0], L_0x55fff76f7000, L_0x55fff76f7440;
S_0x55fff75746b0 .scope generate, "parallel_FA_CLA_prefix[32]" "parallel_FA_CLA_prefix[32]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75748b0 .param/l "i" 0 2 19, +C4<0100000>;
S_0x55fff75776c0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75746b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75778c0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f9170 .functor BUFZ 1, L_0x55fff76f9640, C4<0>, C4<0>, C4<0>;
v0x55fff7378400_0 .net "a", 0 0, L_0x55fff76f91e0;  1 drivers
v0x55fff7376800_0 .net "b", 0 0, L_0x55fff76f9280;  1 drivers
v0x55fff73768d0_0 .net "c", 0 0, L_0x55fff76f9170;  1 drivers
v0x55fff7374c40_0 .net "cin", 0 0, L_0x55fff76f9640;  1 drivers
v0x55fff7374ce0_0 .net "q", 1 0, L_0x55fff76f8e80;  1 drivers
v0x55fff73730d0_0 .net "qg", 1 0, L_0x55fff76f9030;  1 drivers
v0x55fff73714c0_0 .net "s", 0 0, L_0x55fff76f8e10;  1 drivers
L_0x55fff76f8f90 .part L_0x55fff76f8e80, 1, 1;
L_0x55fff76f9030 .concat8 [ 1 1 0 0], L_0x55fff76f90d0, L_0x55fff76f8f90;
L_0x55fff76f90d0 .part L_0x55fff76f8e80, 0, 1;
S_0x55fff757a6d0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75776c0;
 .timescale 0 0;
v0x55fff7574970_0 .net *"_ivl_0", 0 0, L_0x55fff76f8f90;  1 drivers
v0x55fff757a930_0 .net *"_ivl_1", 0 0, L_0x55fff76f90d0;  1 drivers
S_0x55fff757c290 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75776c0;
 .timescale 0 0;
P_0x55fff757c490 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff6ff3d60 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff757c290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f8d00 .functor XOR 1, L_0x55fff76f91e0, L_0x55fff76f9280, C4<0>, C4<0>;
L_0x55fff76f8e10 .functor XOR 1, L_0x55fff76f8d70, L_0x55fff76f9170, C4<0>, C4<0>;
L_0x55fff76f8f20 .functor AND 1, L_0x55fff76f91e0, L_0x55fff76f9280, C4<1>, C4<1>;
v0x55fff6ff3ff0_0 .net *"_ivl_11", 0 0, L_0x55fff76f8f20;  1 drivers
v0x55fff6ff40f0_0 .net *"_ivl_2", 0 0, L_0x55fff76f8d00;  1 drivers
v0x55fff757c550_0 .net *"_ivl_5", 0 0, L_0x55fff76f8d70;  1 drivers
v0x55fff7376b60_0 .net "a", 0 0, L_0x55fff76f91e0;  alias, 1 drivers
v0x55fff7376c20_0 .net "b", 0 0, L_0x55fff76f9280;  alias, 1 drivers
v0x55fff737bb90_0 .net "cin", 0 0, L_0x55fff76f9170;  alias, 1 drivers
v0x55fff7379f80_0 .net "q", 1 0, L_0x55fff76f8e80;  alias, 1 drivers
v0x55fff737a060_0 .net "s", 0 0, L_0x55fff76f8e10;  alias, 1 drivers
L_0x55fff76f8d70 .part L_0x55fff76f8e80, 0, 1;
L_0x55fff76f8e80 .concat8 [ 1 1 0 0], L_0x55fff76f8d00, L_0x55fff76f8f20;
S_0x55fff6ff0e90 .scope generate, "parallel_FA_CLA_prefix[33]" "parallel_FA_CLA_prefix[33]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff6ff1070 .param/l "i" 0 2 19, +C4<0100001>;
S_0x55fff6ff1130 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff6ff0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7373190 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76f9ba0 .functor BUFZ 1, L_0x55fff76fa080, C4<0>, C4<0>, C4<0>;
v0x55fff7365280_0 .net "a", 0 0, L_0x55fff76f9c10;  1 drivers
v0x55fff7365340_0 .net "b", 0 0, L_0x55fff76f9fe0;  1 drivers
v0x55fff73636c0_0 .net "c", 0 0, L_0x55fff76f9ba0;  1 drivers
v0x55fff7361b00_0 .net "cin", 0 0, L_0x55fff76fa080;  1 drivers
v0x55fff7361ba0_0 .net "q", 1 0, L_0x55fff76f9860;  1 drivers
v0x55fff735ff40_0 .net "qg", 1 0, L_0x55fff76f9a10;  1 drivers
v0x55fff7360000_0 .net "s", 0 0, L_0x55fff76f97f0;  1 drivers
L_0x55fff76f9970 .part L_0x55fff76f9860, 1, 1;
L_0x55fff76f9a10 .concat8 [ 1 1 0 0], L_0x55fff76f9ab0, L_0x55fff76f9970;
L_0x55fff76f9ab0 .part L_0x55fff76f9860, 0, 1;
S_0x55fff6fe2aa0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff6ff1130;
 .timescale 0 0;
v0x55fff6fe2c80_0 .net *"_ivl_0", 0 0, L_0x55fff76f9970;  1 drivers
v0x55fff6fe2d60_0 .net *"_ivl_1", 0 0, L_0x55fff76f9ab0;  1 drivers
S_0x55fff6fca4c0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff6ff1130;
 .timescale 0 0;
P_0x55fff6fca6e0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff6fca7a0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff6fca4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76f96e0 .functor XOR 1, L_0x55fff76f9c10, L_0x55fff76f9fe0, C4<0>, C4<0>;
L_0x55fff76f97f0 .functor XOR 1, L_0x55fff76f9750, L_0x55fff76f9ba0, C4<0>, C4<0>;
L_0x55fff76f9900 .functor AND 1, L_0x55fff76f9c10, L_0x55fff76f9fe0, C4<1>, C4<1>;
v0x55fff6fe2ec0_0 .net *"_ivl_11", 0 0, L_0x55fff76f9900;  1 drivers
v0x55fff736dd60_0 .net *"_ivl_2", 0 0, L_0x55fff76f96e0;  1 drivers
v0x55fff736c180_0 .net *"_ivl_5", 0 0, L_0x55fff76f9750;  1 drivers
v0x55fff736a5c0_0 .net "a", 0 0, L_0x55fff76f9c10;  alias, 1 drivers
v0x55fff736a680_0 .net "b", 0 0, L_0x55fff76f9fe0;  alias, 1 drivers
v0x55fff7368a00_0 .net "cin", 0 0, L_0x55fff76f9ba0;  alias, 1 drivers
v0x55fff7368ac0_0 .net "q", 1 0, L_0x55fff76f9860;  alias, 1 drivers
v0x55fff7366e40_0 .net "s", 0 0, L_0x55fff76f97f0;  alias, 1 drivers
L_0x55fff76f9750 .part L_0x55fff76f9860, 0, 1;
L_0x55fff76f9860 .concat8 [ 1 1 0 0], L_0x55fff76f96e0, L_0x55fff76f9900;
S_0x55fff6fd12d0 .scope generate, "parallel_FA_CLA_prefix[34]" "parallel_FA_CLA_prefix[34]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff6fd14d0 .param/l "i" 0 2 19, +C4<0100010>;
S_0x55fff6fd1590 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff6fd12d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff735e380 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76fac80 .functor BUFZ 1, L_0x55fff76fb2a0, C4<0>, C4<0>, C4<0>;
v0x55fff7353d00_0 .net "a", 0 0, L_0x55fff76facf0;  1 drivers
v0x55fff7353dc0_0 .net "b", 0 0, L_0x55fff76fae20;  1 drivers
v0x55fff7352170_0 .net "c", 0 0, L_0x55fff76fac80;  1 drivers
v0x55fff7350580_0 .net "cin", 0 0, L_0x55fff76fb2a0;  1 drivers
v0x55fff7350620_0 .net "q", 1 0, L_0x55fff76fa810;  1 drivers
v0x55fff734e9c0_0 .net "qg", 1 0, L_0x55fff76faaf0;  1 drivers
v0x55fff734ea80_0 .net "s", 0 0, L_0x55fff76fa6b0;  1 drivers
L_0x55fff76fa9c0 .part L_0x55fff76fa810, 1, 1;
L_0x55fff76faaf0 .concat8 [ 1 1 0 0], L_0x55fff76fab90, L_0x55fff76fa9c0;
L_0x55fff76fab90 .part L_0x55fff76fa810, 0, 1;
S_0x55fff6ff2190 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff6fd1590;
 .timescale 0 0;
v0x55fff6ff2390_0 .net *"_ivl_0", 0 0, L_0x55fff76fa9c0;  1 drivers
v0x55fff6ff2490_0 .net *"_ivl_1", 0 0, L_0x55fff76fab90;  1 drivers
S_0x55fff6f8acf0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff6fd1590;
 .timescale 0 0;
P_0x55fff6f8af10 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff6f8afd0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff6f8acf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76fa4b0 .functor XOR 1, L_0x55fff76facf0, L_0x55fff76fae20, C4<0>, C4<0>;
L_0x55fff76fa6b0 .functor XOR 1, L_0x55fff76fa5c0, L_0x55fff76fac80, C4<0>, C4<0>;
L_0x55fff76fa900 .functor AND 1, L_0x55fff76facf0, L_0x55fff76fae20, C4<1>, C4<1>;
v0x55fff735c7c0_0 .net *"_ivl_11", 0 0, L_0x55fff76fa900;  1 drivers
v0x55fff735ac00_0 .net *"_ivl_2", 0 0, L_0x55fff76fa4b0;  1 drivers
v0x55fff735ace0_0 .net *"_ivl_5", 0 0, L_0x55fff76fa5c0;  1 drivers
v0x55fff7359040_0 .net "a", 0 0, L_0x55fff76facf0;  alias, 1 drivers
v0x55fff7359100_0 .net "b", 0 0, L_0x55fff76fae20;  alias, 1 drivers
v0x55fff7357480_0 .net "cin", 0 0, L_0x55fff76fac80;  alias, 1 drivers
v0x55fff7357540_0 .net "q", 1 0, L_0x55fff76fa810;  alias, 1 drivers
v0x55fff73558c0_0 .net "s", 0 0, L_0x55fff76fa6b0;  alias, 1 drivers
L_0x55fff76fa5c0 .part L_0x55fff76fa810, 0, 1;
L_0x55fff76fa810 .concat8 [ 1 1 0 0], L_0x55fff76fa4b0, L_0x55fff76fa900;
S_0x55fff757d250 .scope generate, "parallel_FA_CLA_prefix[35]" "parallel_FA_CLA_prefix[35]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff734cef0 .param/l "i" 0 2 19, +C4<0100011>;
S_0x55fff757d3e0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff757d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff734b320 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76fbac0 .functor BUFZ 1, L_0x55fff76fc0f0, C4<0>, C4<0>, C4<0>;
v0x55fff7339b60_0 .net "a", 0 0, L_0x55fff76fbb30;  1 drivers
v0x55fff7339c40_0 .net "b", 0 0, L_0x55fff76fbfc0;  1 drivers
v0x55fff7337fa0_0 .net "c", 0 0, L_0x55fff76fbac0;  1 drivers
v0x55fff73363e0_0 .net "cin", 0 0, L_0x55fff76fc0f0;  1 drivers
v0x55fff7336480_0 .net "q", 1 0, L_0x55fff76fb650;  1 drivers
v0x55fff7334820_0 .net "qg", 1 0, L_0x55fff76fb930;  1 drivers
v0x55fff73348c0_0 .net "s", 0 0, L_0x55fff76fb4f0;  1 drivers
L_0x55fff76fb800 .part L_0x55fff76fb650, 1, 1;
L_0x55fff76fb930 .concat8 [ 1 1 0 0], L_0x55fff76fb9d0, L_0x55fff76fb800;
L_0x55fff76fb9d0 .part L_0x55fff76fb650, 0, 1;
S_0x55fff757d570 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff757d3e0;
 .timescale 0 0;
v0x55fff7347ac0_0 .net *"_ivl_0", 0 0, L_0x55fff76fb800;  1 drivers
v0x55fff7345f00_0 .net *"_ivl_1", 0 0, L_0x55fff76fb9d0;  1 drivers
S_0x55fff757d700 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff757d3e0;
 .timescale 0 0;
P_0x55fff7349790 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff757d890 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff757d700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76fb340 .functor XOR 1, L_0x55fff76fbb30, L_0x55fff76fbfc0, C4<0>, C4<0>;
L_0x55fff76fb4f0 .functor XOR 1, L_0x55fff76fb400, L_0x55fff76fbac0, C4<0>, C4<0>;
L_0x55fff76fb740 .functor AND 1, L_0x55fff76fbb30, L_0x55fff76fbfc0, C4<1>, C4<1>;
v0x55fff7344290_0 .net *"_ivl_11", 0 0, L_0x55fff76fb740;  1 drivers
v0x55fff7342660_0 .net *"_ivl_2", 0 0, L_0x55fff76fb340;  1 drivers
v0x55fff7340a60_0 .net *"_ivl_5", 0 0, L_0x55fff76fb400;  1 drivers
v0x55fff7340b20_0 .net "a", 0 0, L_0x55fff76fbb30;  alias, 1 drivers
v0x55fff733eea0_0 .net "b", 0 0, L_0x55fff76fbfc0;  alias, 1 drivers
v0x55fff733d2e0_0 .net "cin", 0 0, L_0x55fff76fbac0;  alias, 1 drivers
v0x55fff733d3a0_0 .net "q", 1 0, L_0x55fff76fb650;  alias, 1 drivers
v0x55fff733b720_0 .net "s", 0 0, L_0x55fff76fb4f0;  alias, 1 drivers
L_0x55fff76fb400 .part L_0x55fff76fb650, 0, 1;
L_0x55fff76fb650 .concat8 [ 1 1 0 0], L_0x55fff76fb340, L_0x55fff76fb740;
S_0x55fff757da20 .scope generate, "parallel_FA_CLA_prefix[36]" "parallel_FA_CLA_prefix[36]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7332cf0 .param/l "i" 0 2 19, +C4<0100100>;
S_0x55fff757dbb0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff757da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7331110 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76fcc80 .functor BUFZ 1, L_0x55fff76fd2d0, C4<0>, C4<0>, C4<0>;
v0x55fff757e2b0_0 .net "a", 0 0, L_0x55fff76fccf0;  1 drivers
v0x55fff757e3c0_0 .net "b", 0 0, L_0x55fff76fce20;  1 drivers
v0x55fff757e490_0 .net "c", 0 0, L_0x55fff76fcc80;  1 drivers
v0x55fff757e590_0 .net "cin", 0 0, L_0x55fff76fd2d0;  1 drivers
v0x55fff757e630_0 .net "q", 1 0, L_0x55fff76fc810;  1 drivers
v0x55fff757e720_0 .net "qg", 1 0, L_0x55fff76fcaf0;  1 drivers
v0x55fff757e7e0_0 .net "s", 0 0, L_0x55fff76fc6b0;  1 drivers
L_0x55fff76fc9c0 .part L_0x55fff76fc810, 1, 1;
L_0x55fff76fcaf0 .concat8 [ 1 1 0 0], L_0x55fff76fcb90, L_0x55fff76fc9c0;
L_0x55fff76fcb90 .part L_0x55fff76fc810, 0, 1;
S_0x55fff757dd40 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff757dbb0;
 .timescale 0 0;
v0x55fff732d920_0 .net *"_ivl_0", 0 0, L_0x55fff76fc9c0;  1 drivers
v0x55fff732bd60_0 .net *"_ivl_1", 0 0, L_0x55fff76fcb90;  1 drivers
S_0x55fff757ded0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff757dbb0;
 .timescale 0 0;
P_0x55fff732f5d0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff757e060 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff757ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76fc500 .functor XOR 1, L_0x55fff76fccf0, L_0x55fff76fce20, C4<0>, C4<0>;
L_0x55fff76fc6b0 .functor XOR 1, L_0x55fff76fc5c0, L_0x55fff76fcc80, C4<0>, C4<0>;
L_0x55fff76fc900 .functor AND 1, L_0x55fff76fccf0, L_0x55fff76fce20, C4<1>, C4<1>;
v0x55fff732a220_0 .net *"_ivl_11", 0 0, L_0x55fff76fc900;  1 drivers
v0x55fff72e9ca0_0 .net *"_ivl_2", 0 0, L_0x55fff76fc500;  1 drivers
v0x55fff72e9d80_0 .net *"_ivl_5", 0 0, L_0x55fff76fc5c0;  1 drivers
v0x55fff7499900_0 .net "a", 0 0, L_0x55fff76fccf0;  alias, 1 drivers
v0x55fff748c390_0 .net "b", 0 0, L_0x55fff76fce20;  alias, 1 drivers
v0x55fff73fca70_0 .net "cin", 0 0, L_0x55fff76fcc80;  alias, 1 drivers
v0x55fff73fcb30_0 .net "q", 1 0, L_0x55fff76fc810;  alias, 1 drivers
v0x55fff757e1f0_0 .net "s", 0 0, L_0x55fff76fc6b0;  alias, 1 drivers
L_0x55fff76fc5c0 .part L_0x55fff76fc810, 0, 1;
L_0x55fff76fc810 .concat8 [ 1 1 0 0], L_0x55fff76fc500, L_0x55fff76fc900;
S_0x55fff757e980 .scope generate, "parallel_FA_CLA_prefix[37]" "parallel_FA_CLA_prefix[37]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff757eb80 .param/l "i" 0 2 19, +C4<0100101>;
S_0x55fff757ec40 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff757e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff757ee40 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76fdaf0 .functor BUFZ 1, L_0x55fff76fe150, C4<0>, C4<0>, C4<0>;
v0x55fff7580080_0 .net "a", 0 0, L_0x55fff76fdb60;  1 drivers
v0x55fff7580160_0 .net "b", 0 0, L_0x55fff76fe020;  1 drivers
v0x55fff7580230_0 .net "c", 0 0, L_0x55fff76fdaf0;  1 drivers
v0x55fff7580330_0 .net "cin", 0 0, L_0x55fff76fe150;  1 drivers
v0x55fff75803d0_0 .net "q", 1 0, L_0x55fff76fd680;  1 drivers
v0x55fff75804c0_0 .net "qg", 1 0, L_0x55fff76fd960;  1 drivers
v0x55fff7580580_0 .net "s", 0 0, L_0x55fff76fd520;  1 drivers
L_0x55fff76fd830 .part L_0x55fff76fd680, 1, 1;
L_0x55fff76fd960 .concat8 [ 1 1 0 0], L_0x55fff76fda00, L_0x55fff76fd830;
L_0x55fff76fda00 .part L_0x55fff76fd680, 0, 1;
S_0x55fff757ef90 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff757ec40;
 .timescale 0 0;
v0x55fff757f190_0 .net *"_ivl_0", 0 0, L_0x55fff76fd830;  1 drivers
v0x55fff757f290_0 .net *"_ivl_1", 0 0, L_0x55fff76fda00;  1 drivers
S_0x55fff757f370 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff757ec40;
 .timescale 0 0;
P_0x55fff757f590 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff757f650 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff757f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76fd370 .functor XOR 1, L_0x55fff76fdb60, L_0x55fff76fe020, C4<0>, C4<0>;
L_0x55fff76fd520 .functor XOR 1, L_0x55fff76fd430, L_0x55fff76fdaf0, C4<0>, C4<0>;
L_0x55fff76fd770 .functor AND 1, L_0x55fff76fdb60, L_0x55fff76fe020, C4<1>, C4<1>;
v0x55fff757f8e0_0 .net *"_ivl_11", 0 0, L_0x55fff76fd770;  1 drivers
v0x55fff757f9e0_0 .net *"_ivl_2", 0 0, L_0x55fff76fd370;  1 drivers
v0x55fff757fac0_0 .net *"_ivl_5", 0 0, L_0x55fff76fd430;  1 drivers
v0x55fff757fbb0_0 .net "a", 0 0, L_0x55fff76fdb60;  alias, 1 drivers
v0x55fff757fc70_0 .net "b", 0 0, L_0x55fff76fe020;  alias, 1 drivers
v0x55fff757fd80_0 .net "cin", 0 0, L_0x55fff76fdaf0;  alias, 1 drivers
v0x55fff757fe40_0 .net "q", 1 0, L_0x55fff76fd680;  alias, 1 drivers
v0x55fff757ff20_0 .net "s", 0 0, L_0x55fff76fd520;  alias, 1 drivers
L_0x55fff76fd430 .part L_0x55fff76fd680, 0, 1;
L_0x55fff76fd680 .concat8 [ 1 1 0 0], L_0x55fff76fd370, L_0x55fff76fd770;
S_0x55fff7580720 .scope generate, "parallel_FA_CLA_prefix[38]" "parallel_FA_CLA_prefix[38]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7580920 .param/l "i" 0 2 19, +C4<0100110>;
S_0x55fff75809e0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7580720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7580be0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76fed10 .functor BUFZ 1, L_0x55fff76ff390, C4<0>, C4<0>, C4<0>;
v0x55fff7581e20_0 .net "a", 0 0, L_0x55fff76fed80;  1 drivers
v0x55fff7581f00_0 .net "b", 0 0, L_0x55fff76feeb0;  1 drivers
v0x55fff7581fd0_0 .net "c", 0 0, L_0x55fff76fed10;  1 drivers
v0x55fff75820d0_0 .net "cin", 0 0, L_0x55fff76ff390;  1 drivers
v0x55fff7582170_0 .net "q", 1 0, L_0x55fff76fe8a0;  1 drivers
v0x55fff7582260_0 .net "qg", 1 0, L_0x55fff76feb80;  1 drivers
v0x55fff7582320_0 .net "s", 0 0, L_0x55fff76fe740;  1 drivers
L_0x55fff76fea50 .part L_0x55fff76fe8a0, 1, 1;
L_0x55fff76feb80 .concat8 [ 1 1 0 0], L_0x55fff76fec20, L_0x55fff76fea50;
L_0x55fff76fec20 .part L_0x55fff76fe8a0, 0, 1;
S_0x55fff7580d30 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75809e0;
 .timescale 0 0;
v0x55fff7580f30_0 .net *"_ivl_0", 0 0, L_0x55fff76fea50;  1 drivers
v0x55fff7581030_0 .net *"_ivl_1", 0 0, L_0x55fff76fec20;  1 drivers
S_0x55fff7581110 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75809e0;
 .timescale 0 0;
P_0x55fff7581330 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75813f0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7581110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76fe590 .functor XOR 1, L_0x55fff76fed80, L_0x55fff76feeb0, C4<0>, C4<0>;
L_0x55fff76fe740 .functor XOR 1, L_0x55fff76fe650, L_0x55fff76fed10, C4<0>, C4<0>;
L_0x55fff76fe990 .functor AND 1, L_0x55fff76fed80, L_0x55fff76feeb0, C4<1>, C4<1>;
v0x55fff7581680_0 .net *"_ivl_11", 0 0, L_0x55fff76fe990;  1 drivers
v0x55fff7581780_0 .net *"_ivl_2", 0 0, L_0x55fff76fe590;  1 drivers
v0x55fff7581860_0 .net *"_ivl_5", 0 0, L_0x55fff76fe650;  1 drivers
v0x55fff7581950_0 .net "a", 0 0, L_0x55fff76fed80;  alias, 1 drivers
v0x55fff7581a10_0 .net "b", 0 0, L_0x55fff76feeb0;  alias, 1 drivers
v0x55fff7581b20_0 .net "cin", 0 0, L_0x55fff76fed10;  alias, 1 drivers
v0x55fff7581be0_0 .net "q", 1 0, L_0x55fff76fe8a0;  alias, 1 drivers
v0x55fff7581cc0_0 .net "s", 0 0, L_0x55fff76fe740;  alias, 1 drivers
L_0x55fff76fe650 .part L_0x55fff76fe8a0, 0, 1;
L_0x55fff76fe8a0 .concat8 [ 1 1 0 0], L_0x55fff76fe590, L_0x55fff76fe990;
S_0x55fff75824c0 .scope generate, "parallel_FA_CLA_prefix[39]" "parallel_FA_CLA_prefix[39]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75826c0 .param/l "i" 0 2 19, +C4<0100111>;
S_0x55fff7582780 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75824c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7582980 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff76ffbb0 .functor BUFZ 1, L_0x55fff7700240, C4<0>, C4<0>, C4<0>;
v0x55fff7583bc0_0 .net "a", 0 0, L_0x55fff76ffc20;  1 drivers
v0x55fff7583ca0_0 .net "b", 0 0, L_0x55fff7700110;  1 drivers
v0x55fff7583d70_0 .net "c", 0 0, L_0x55fff76ffbb0;  1 drivers
v0x55fff7583e70_0 .net "cin", 0 0, L_0x55fff7700240;  1 drivers
v0x55fff7583f10_0 .net "q", 1 0, L_0x55fff76ff740;  1 drivers
v0x55fff7584000_0 .net "qg", 1 0, L_0x55fff76ffa20;  1 drivers
v0x55fff75840c0_0 .net "s", 0 0, L_0x55fff76ff5e0;  1 drivers
L_0x55fff76ff8f0 .part L_0x55fff76ff740, 1, 1;
L_0x55fff76ffa20 .concat8 [ 1 1 0 0], L_0x55fff76ffac0, L_0x55fff76ff8f0;
L_0x55fff76ffac0 .part L_0x55fff76ff740, 0, 1;
S_0x55fff7582ad0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7582780;
 .timescale 0 0;
v0x55fff7582cd0_0 .net *"_ivl_0", 0 0, L_0x55fff76ff8f0;  1 drivers
v0x55fff7582dd0_0 .net *"_ivl_1", 0 0, L_0x55fff76ffac0;  1 drivers
S_0x55fff7582eb0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7582780;
 .timescale 0 0;
P_0x55fff75830d0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7583190 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7582eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff76ff430 .functor XOR 1, L_0x55fff76ffc20, L_0x55fff7700110, C4<0>, C4<0>;
L_0x55fff76ff5e0 .functor XOR 1, L_0x55fff76ff4f0, L_0x55fff76ffbb0, C4<0>, C4<0>;
L_0x55fff76ff830 .functor AND 1, L_0x55fff76ffc20, L_0x55fff7700110, C4<1>, C4<1>;
v0x55fff7583420_0 .net *"_ivl_11", 0 0, L_0x55fff76ff830;  1 drivers
v0x55fff7583520_0 .net *"_ivl_2", 0 0, L_0x55fff76ff430;  1 drivers
v0x55fff7583600_0 .net *"_ivl_5", 0 0, L_0x55fff76ff4f0;  1 drivers
v0x55fff75836f0_0 .net "a", 0 0, L_0x55fff76ffc20;  alias, 1 drivers
v0x55fff75837b0_0 .net "b", 0 0, L_0x55fff7700110;  alias, 1 drivers
v0x55fff75838c0_0 .net "cin", 0 0, L_0x55fff76ffbb0;  alias, 1 drivers
v0x55fff7583980_0 .net "q", 1 0, L_0x55fff76ff740;  alias, 1 drivers
v0x55fff7583a60_0 .net "s", 0 0, L_0x55fff76ff5e0;  alias, 1 drivers
L_0x55fff76ff4f0 .part L_0x55fff76ff740, 0, 1;
L_0x55fff76ff740 .concat8 [ 1 1 0 0], L_0x55fff76ff430, L_0x55fff76ff830;
S_0x55fff7584260 .scope generate, "parallel_FA_CLA_prefix[40]" "parallel_FA_CLA_prefix[40]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7584460 .param/l "i" 0 2 19, +C4<0101000>;
S_0x55fff7584520 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7584260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7584720 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7700e30 .functor BUFZ 1, L_0x55fff77014e0, C4<0>, C4<0>, C4<0>;
v0x55fff7585960_0 .net "a", 0 0, L_0x55fff7700ea0;  1 drivers
v0x55fff7585a40_0 .net "b", 0 0, L_0x55fff7700fd0;  1 drivers
v0x55fff7585b10_0 .net "c", 0 0, L_0x55fff7700e30;  1 drivers
v0x55fff7585c10_0 .net "cin", 0 0, L_0x55fff77014e0;  1 drivers
v0x55fff7585cb0_0 .net "q", 1 0, L_0x55fff77009c0;  1 drivers
v0x55fff7585da0_0 .net "qg", 1 0, L_0x55fff7700ca0;  1 drivers
v0x55fff7585e60_0 .net "s", 0 0, L_0x55fff7700860;  1 drivers
L_0x55fff7700b70 .part L_0x55fff77009c0, 1, 1;
L_0x55fff7700ca0 .concat8 [ 1 1 0 0], L_0x55fff7700d40, L_0x55fff7700b70;
L_0x55fff7700d40 .part L_0x55fff77009c0, 0, 1;
S_0x55fff7584870 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7584520;
 .timescale 0 0;
v0x55fff7584a70_0 .net *"_ivl_0", 0 0, L_0x55fff7700b70;  1 drivers
v0x55fff7584b70_0 .net *"_ivl_1", 0 0, L_0x55fff7700d40;  1 drivers
S_0x55fff7584c50 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7584520;
 .timescale 0 0;
P_0x55fff7584e70 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7584f30 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7584c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff77006b0 .functor XOR 1, L_0x55fff7700ea0, L_0x55fff7700fd0, C4<0>, C4<0>;
L_0x55fff7700860 .functor XOR 1, L_0x55fff7700770, L_0x55fff7700e30, C4<0>, C4<0>;
L_0x55fff7700ab0 .functor AND 1, L_0x55fff7700ea0, L_0x55fff7700fd0, C4<1>, C4<1>;
v0x55fff75851c0_0 .net *"_ivl_11", 0 0, L_0x55fff7700ab0;  1 drivers
v0x55fff75852c0_0 .net *"_ivl_2", 0 0, L_0x55fff77006b0;  1 drivers
v0x55fff75853a0_0 .net *"_ivl_5", 0 0, L_0x55fff7700770;  1 drivers
v0x55fff7585490_0 .net "a", 0 0, L_0x55fff7700ea0;  alias, 1 drivers
v0x55fff7585550_0 .net "b", 0 0, L_0x55fff7700fd0;  alias, 1 drivers
v0x55fff7585660_0 .net "cin", 0 0, L_0x55fff7700e30;  alias, 1 drivers
v0x55fff7585720_0 .net "q", 1 0, L_0x55fff77009c0;  alias, 1 drivers
v0x55fff7585800_0 .net "s", 0 0, L_0x55fff7700860;  alias, 1 drivers
L_0x55fff7700770 .part L_0x55fff77009c0, 0, 1;
L_0x55fff77009c0 .concat8 [ 1 1 0 0], L_0x55fff77006b0, L_0x55fff7700ab0;
S_0x55fff7586000 .scope generate, "parallel_FA_CLA_prefix[41]" "parallel_FA_CLA_prefix[41]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7586200 .param/l "i" 0 2 19, +C4<0101001>;
S_0x55fff75862c0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7586000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75864c0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7701d00 .functor BUFZ 1, L_0x55fff77023c0, C4<0>, C4<0>, C4<0>;
v0x55fff7587700_0 .net "a", 0 0, L_0x55fff7701d70;  1 drivers
v0x55fff75877e0_0 .net "b", 0 0, L_0x55fff7702290;  1 drivers
v0x55fff75878b0_0 .net "c", 0 0, L_0x55fff7701d00;  1 drivers
v0x55fff75879b0_0 .net "cin", 0 0, L_0x55fff77023c0;  1 drivers
v0x55fff7587a50_0 .net "q", 1 0, L_0x55fff7701890;  1 drivers
v0x55fff7587b40_0 .net "qg", 1 0, L_0x55fff7701b70;  1 drivers
v0x55fff7587c00_0 .net "s", 0 0, L_0x55fff7701730;  1 drivers
L_0x55fff7701a40 .part L_0x55fff7701890, 1, 1;
L_0x55fff7701b70 .concat8 [ 1 1 0 0], L_0x55fff7701c10, L_0x55fff7701a40;
L_0x55fff7701c10 .part L_0x55fff7701890, 0, 1;
S_0x55fff7586610 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75862c0;
 .timescale 0 0;
v0x55fff7586810_0 .net *"_ivl_0", 0 0, L_0x55fff7701a40;  1 drivers
v0x55fff7586910_0 .net *"_ivl_1", 0 0, L_0x55fff7701c10;  1 drivers
S_0x55fff75869f0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75862c0;
 .timescale 0 0;
P_0x55fff7586c10 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7586cd0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75869f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7701580 .functor XOR 1, L_0x55fff7701d70, L_0x55fff7702290, C4<0>, C4<0>;
L_0x55fff7701730 .functor XOR 1, L_0x55fff7701640, L_0x55fff7701d00, C4<0>, C4<0>;
L_0x55fff7701980 .functor AND 1, L_0x55fff7701d70, L_0x55fff7702290, C4<1>, C4<1>;
v0x55fff7586f60_0 .net *"_ivl_11", 0 0, L_0x55fff7701980;  1 drivers
v0x55fff7587060_0 .net *"_ivl_2", 0 0, L_0x55fff7701580;  1 drivers
v0x55fff7587140_0 .net *"_ivl_5", 0 0, L_0x55fff7701640;  1 drivers
v0x55fff7587230_0 .net "a", 0 0, L_0x55fff7701d70;  alias, 1 drivers
v0x55fff75872f0_0 .net "b", 0 0, L_0x55fff7702290;  alias, 1 drivers
v0x55fff7587400_0 .net "cin", 0 0, L_0x55fff7701d00;  alias, 1 drivers
v0x55fff75874c0_0 .net "q", 1 0, L_0x55fff7701890;  alias, 1 drivers
v0x55fff75875a0_0 .net "s", 0 0, L_0x55fff7701730;  alias, 1 drivers
L_0x55fff7701640 .part L_0x55fff7701890, 0, 1;
L_0x55fff7701890 .concat8 [ 1 1 0 0], L_0x55fff7701580, L_0x55fff7701980;
S_0x55fff7587da0 .scope generate, "parallel_FA_CLA_prefix[42]" "parallel_FA_CLA_prefix[42]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7587fa0 .param/l "i" 0 2 19, +C4<0101010>;
S_0x55fff7588060 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7587da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7588260 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7702cf0 .functor BUFZ 1, L_0x55fff77033d0, C4<0>, C4<0>, C4<0>;
v0x55fff75894a0_0 .net "a", 0 0, L_0x55fff7702d60;  1 drivers
v0x55fff7589580_0 .net "b", 0 0, L_0x55fff7702e90;  1 drivers
v0x55fff7589650_0 .net "c", 0 0, L_0x55fff7702cf0;  1 drivers
v0x55fff7589750_0 .net "cin", 0 0, L_0x55fff77033d0;  1 drivers
v0x55fff75897f0_0 .net "q", 1 0, L_0x55fff7702970;  1 drivers
v0x55fff75898e0_0 .net "qg", 1 0, L_0x55fff7702bb0;  1 drivers
v0x55fff75899a0_0 .net "s", 0 0, L_0x55fff7702900;  1 drivers
L_0x55fff7702a80 .part L_0x55fff7702970, 1, 1;
L_0x55fff7702bb0 .concat8 [ 1 1 0 0], L_0x55fff7702c50, L_0x55fff7702a80;
L_0x55fff7702c50 .part L_0x55fff7702970, 0, 1;
S_0x55fff75883b0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7588060;
 .timescale 0 0;
v0x55fff75885b0_0 .net *"_ivl_0", 0 0, L_0x55fff7702a80;  1 drivers
v0x55fff75886b0_0 .net *"_ivl_1", 0 0, L_0x55fff7702c50;  1 drivers
S_0x55fff7588790 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7588060;
 .timescale 0 0;
P_0x55fff75889b0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7588a70 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7588790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff732d870 .functor XOR 1, L_0x55fff7702d60, L_0x55fff7702e90, C4<0>, C4<0>;
L_0x55fff7702900 .functor XOR 1, L_0x55fff7702860, L_0x55fff7702cf0, C4<0>, C4<0>;
L_0x55fff7702a10 .functor AND 1, L_0x55fff7702d60, L_0x55fff7702e90, C4<1>, C4<1>;
v0x55fff7588d00_0 .net *"_ivl_11", 0 0, L_0x55fff7702a10;  1 drivers
v0x55fff7588e00_0 .net *"_ivl_2", 0 0, L_0x55fff732d870;  1 drivers
v0x55fff7588ee0_0 .net *"_ivl_5", 0 0, L_0x55fff7702860;  1 drivers
v0x55fff7588fd0_0 .net "a", 0 0, L_0x55fff7702d60;  alias, 1 drivers
v0x55fff7589090_0 .net "b", 0 0, L_0x55fff7702e90;  alias, 1 drivers
v0x55fff75891a0_0 .net "cin", 0 0, L_0x55fff7702cf0;  alias, 1 drivers
v0x55fff7589260_0 .net "q", 1 0, L_0x55fff7702970;  alias, 1 drivers
v0x55fff7589340_0 .net "s", 0 0, L_0x55fff7702900;  alias, 1 drivers
L_0x55fff7702860 .part L_0x55fff7702970, 0, 1;
L_0x55fff7702970 .concat8 [ 1 1 0 0], L_0x55fff732d870, L_0x55fff7702a10;
S_0x55fff7589b40 .scope generate, "parallel_FA_CLA_prefix[43]" "parallel_FA_CLA_prefix[43]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7589d40 .param/l "i" 0 2 19, +C4<0101011>;
S_0x55fff7589e00 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7589b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff758a000 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7703b00 .functor BUFZ 1, L_0x55fff77041f0, C4<0>, C4<0>, C4<0>;
v0x55fff758b240_0 .net "a", 0 0, L_0x55fff7703b70;  1 drivers
v0x55fff758b320_0 .net "b", 0 0, L_0x55fff77040c0;  1 drivers
v0x55fff758b3f0_0 .net "c", 0 0, L_0x55fff7703b00;  1 drivers
v0x55fff758b4f0_0 .net "cin", 0 0, L_0x55fff77041f0;  1 drivers
v0x55fff758b590_0 .net "q", 1 0, L_0x55fff7703640;  1 drivers
v0x55fff758b680_0 .net "qg", 1 0, L_0x55fff7703920;  1 drivers
v0x55fff758b740_0 .net "s", 0 0, L_0x55fff7703580;  1 drivers
L_0x55fff77037f0 .part L_0x55fff7703640, 1, 1;
L_0x55fff7703920 .concat8 [ 1 1 0 0], L_0x55fff7703a10, L_0x55fff77037f0;
L_0x55fff7703a10 .part L_0x55fff7703640, 0, 1;
S_0x55fff758a150 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7589e00;
 .timescale 0 0;
v0x55fff758a350_0 .net *"_ivl_0", 0 0, L_0x55fff77037f0;  1 drivers
v0x55fff758a450_0 .net *"_ivl_1", 0 0, L_0x55fff7703a10;  1 drivers
S_0x55fff758a530 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7589e00;
 .timescale 0 0;
P_0x55fff758a750 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff758a810 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff758a530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7703470 .functor XOR 1, L_0x55fff7703b70, L_0x55fff77040c0, C4<0>, C4<0>;
L_0x55fff7703580 .functor XOR 1, L_0x55fff77034e0, L_0x55fff7703b00, C4<0>, C4<0>;
L_0x55fff7703730 .functor AND 1, L_0x55fff7703b70, L_0x55fff77040c0, C4<1>, C4<1>;
v0x55fff758aaa0_0 .net *"_ivl_11", 0 0, L_0x55fff7703730;  1 drivers
v0x55fff758aba0_0 .net *"_ivl_2", 0 0, L_0x55fff7703470;  1 drivers
v0x55fff758ac80_0 .net *"_ivl_5", 0 0, L_0x55fff77034e0;  1 drivers
v0x55fff758ad70_0 .net "a", 0 0, L_0x55fff7703b70;  alias, 1 drivers
v0x55fff758ae30_0 .net "b", 0 0, L_0x55fff77040c0;  alias, 1 drivers
v0x55fff758af40_0 .net "cin", 0 0, L_0x55fff7703b00;  alias, 1 drivers
v0x55fff758b000_0 .net "q", 1 0, L_0x55fff7703640;  alias, 1 drivers
v0x55fff758b0e0_0 .net "s", 0 0, L_0x55fff7703580;  alias, 1 drivers
L_0x55fff77034e0 .part L_0x55fff7703640, 0, 1;
L_0x55fff7703640 .concat8 [ 1 1 0 0], L_0x55fff7703470, L_0x55fff7703730;
S_0x55fff758b8e0 .scope generate, "parallel_FA_CLA_prefix[44]" "parallel_FA_CLA_prefix[44]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff758bae0 .param/l "i" 0 2 19, +C4<0101100>;
S_0x55fff758bba0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff758b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff758bda0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff77049a0 .functor BUFZ 1, L_0x55fff7704290, C4<0>, C4<0>, C4<0>;
v0x55fff758cfe0_0 .net "a", 0 0, L_0x55fff7704a10;  1 drivers
v0x55fff758d0c0_0 .net "b", 0 0, L_0x55fff7704b40;  1 drivers
v0x55fff758d190_0 .net "c", 0 0, L_0x55fff77049a0;  1 drivers
v0x55fff758d290_0 .net "cin", 0 0, L_0x55fff7704290;  1 drivers
v0x55fff758d330_0 .net "q", 1 0, L_0x55fff7704020;  1 drivers
v0x55fff758d420_0 .net "qg", 1 0, L_0x55fff7704860;  1 drivers
v0x55fff758d4e0_0 .net "s", 0 0, L_0x55fff7703ea0;  1 drivers
L_0x55fff7704730 .part L_0x55fff7704020, 1, 1;
L_0x55fff7704860 .concat8 [ 1 1 0 0], L_0x55fff7704900, L_0x55fff7704730;
L_0x55fff7704900 .part L_0x55fff7704020, 0, 1;
S_0x55fff758bef0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff758bba0;
 .timescale 0 0;
v0x55fff758c0f0_0 .net *"_ivl_0", 0 0, L_0x55fff7704730;  1 drivers
v0x55fff758c1f0_0 .net *"_ivl_1", 0 0, L_0x55fff7704900;  1 drivers
S_0x55fff758c2d0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff758bba0;
 .timescale 0 0;
P_0x55fff758c4f0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff758c5b0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff758c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7703ca0 .functor XOR 1, L_0x55fff7704a10, L_0x55fff7704b40, C4<0>, C4<0>;
L_0x55fff7703ea0 .functor XOR 1, L_0x55fff7703db0, L_0x55fff77049a0, C4<0>, C4<0>;
L_0x55fff77046c0 .functor AND 1, L_0x55fff7704a10, L_0x55fff7704b40, C4<1>, C4<1>;
v0x55fff758c840_0 .net *"_ivl_11", 0 0, L_0x55fff77046c0;  1 drivers
v0x55fff758c940_0 .net *"_ivl_2", 0 0, L_0x55fff7703ca0;  1 drivers
v0x55fff758ca20_0 .net *"_ivl_5", 0 0, L_0x55fff7703db0;  1 drivers
v0x55fff758cb10_0 .net "a", 0 0, L_0x55fff7704a10;  alias, 1 drivers
v0x55fff758cbd0_0 .net "b", 0 0, L_0x55fff7704b40;  alias, 1 drivers
v0x55fff758cce0_0 .net "cin", 0 0, L_0x55fff77049a0;  alias, 1 drivers
v0x55fff758cda0_0 .net "q", 1 0, L_0x55fff7704020;  alias, 1 drivers
v0x55fff758ce80_0 .net "s", 0 0, L_0x55fff7703ea0;  alias, 1 drivers
L_0x55fff7703db0 .part L_0x55fff7704020, 0, 1;
L_0x55fff7704020 .concat8 [ 1 1 0 0], L_0x55fff7703ca0, L_0x55fff77046c0;
S_0x55fff758d680 .scope generate, "parallel_FA_CLA_prefix[45]" "parallel_FA_CLA_prefix[45]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff758d880 .param/l "i" 0 2 19, +C4<0101101>;
S_0x55fff758d940 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff758d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff758db40 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7705480 .functor BUFZ 1, L_0x55fff7704da0, C4<0>, C4<0>, C4<0>;
v0x55fff758ecc0_0 .net "a", 0 0, L_0x55fff77054f0;  1 drivers
v0x55fff758eda0_0 .net "b", 0 0, L_0x55fff7704c70;  1 drivers
v0x55fff758ee70_0 .net "c", 0 0, L_0x55fff7705480;  1 drivers
v0x55fff758ef70_0 .net "cin", 0 0, L_0x55fff7704da0;  1 drivers
v0x55fff758f010_0 .net "q", 1 0, L_0x55fff77050b0;  1 drivers
v0x55fff758f100_0 .net "qg", 1 0, L_0x55fff77052f0;  1 drivers
v0x55fff758f1c0_0 .net "s", 0 0, L_0x55fff77044e0;  1 drivers
L_0x55fff77051c0 .part L_0x55fff77050b0, 1, 1;
L_0x55fff77052f0 .concat8 [ 1 1 0 0], L_0x55fff7705390, L_0x55fff77051c0;
L_0x55fff7705390 .part L_0x55fff77050b0, 0, 1;
S_0x55fff758dc90 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff758d940;
 .timescale 0 0;
v0x55fff758de90_0 .net *"_ivl_0", 0 0, L_0x55fff77051c0;  1 drivers
v0x55fff758df90_0 .net *"_ivl_1", 0 0, L_0x55fff7705390;  1 drivers
S_0x55fff758e030 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff758d940;
 .timescale 0 0;
P_0x55fff758e210 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff758e2b0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff758e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7704330 .functor XOR 1, L_0x55fff77054f0, L_0x55fff7704c70, C4<0>, C4<0>;
L_0x55fff77044e0 .functor XOR 1, L_0x55fff77043f0, L_0x55fff7705480, C4<0>, C4<0>;
L_0x55fff7705150 .functor AND 1, L_0x55fff77054f0, L_0x55fff7704c70, C4<1>, C4<1>;
v0x55fff758e540_0 .net *"_ivl_11", 0 0, L_0x55fff7705150;  1 drivers
v0x55fff758e620_0 .net *"_ivl_2", 0 0, L_0x55fff7704330;  1 drivers
v0x55fff758e700_0 .net *"_ivl_5", 0 0, L_0x55fff77043f0;  1 drivers
v0x55fff758e7f0_0 .net "a", 0 0, L_0x55fff77054f0;  alias, 1 drivers
v0x55fff758e8b0_0 .net "b", 0 0, L_0x55fff7704c70;  alias, 1 drivers
v0x55fff758e9c0_0 .net "cin", 0 0, L_0x55fff7705480;  alias, 1 drivers
v0x55fff758ea80_0 .net "q", 1 0, L_0x55fff77050b0;  alias, 1 drivers
v0x55fff758eb60_0 .net "s", 0 0, L_0x55fff77044e0;  alias, 1 drivers
L_0x55fff77043f0 .part L_0x55fff77050b0, 0, 1;
L_0x55fff77050b0 .concat8 [ 1 1 0 0], L_0x55fff7704330, L_0x55fff7705150;
S_0x55fff758f360 .scope generate, "parallel_FA_CLA_prefix[46]" "parallel_FA_CLA_prefix[46]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff758f560 .param/l "i" 0 2 19, +C4<0101110>;
S_0x55fff758f620 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff758f360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff758f820 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7705f90 .functor BUFZ 1, L_0x55fff7705620, C4<0>, C4<0>, C4<0>;
v0x55fff7590a60_0 .net "a", 0 0, L_0x55fff7706000;  1 drivers
v0x55fff7590b40_0 .net "b", 0 0, L_0x55fff7706130;  1 drivers
v0x55fff7590c10_0 .net "c", 0 0, L_0x55fff7705f90;  1 drivers
v0x55fff7590d10_0 .net "cin", 0 0, L_0x55fff7705620;  1 drivers
v0x55fff7590db0_0 .net "q", 1 0, L_0x55fff7705b20;  1 drivers
v0x55fff7590ea0_0 .net "qg", 1 0, L_0x55fff7705e00;  1 drivers
v0x55fff7590f60_0 .net "s", 0 0, L_0x55fff7704ff0;  1 drivers
L_0x55fff7705cd0 .part L_0x55fff7705b20, 1, 1;
L_0x55fff7705e00 .concat8 [ 1 1 0 0], L_0x55fff7705ea0, L_0x55fff7705cd0;
L_0x55fff7705ea0 .part L_0x55fff7705b20, 0, 1;
S_0x55fff758f970 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff758f620;
 .timescale 0 0;
v0x55fff758fb70_0 .net *"_ivl_0", 0 0, L_0x55fff7705cd0;  1 drivers
v0x55fff758fc70_0 .net *"_ivl_1", 0 0, L_0x55fff7705ea0;  1 drivers
S_0x55fff758fd50 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff758f620;
 .timescale 0 0;
P_0x55fff758ff70 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7590030 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff758fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7704e40 .functor XOR 1, L_0x55fff7706000, L_0x55fff7706130, C4<0>, C4<0>;
L_0x55fff7704ff0 .functor XOR 1, L_0x55fff7704f00, L_0x55fff7705f90, C4<0>, C4<0>;
L_0x55fff7705c10 .functor AND 1, L_0x55fff7706000, L_0x55fff7706130, C4<1>, C4<1>;
v0x55fff75902c0_0 .net *"_ivl_11", 0 0, L_0x55fff7705c10;  1 drivers
v0x55fff75903c0_0 .net *"_ivl_2", 0 0, L_0x55fff7704e40;  1 drivers
v0x55fff75904a0_0 .net *"_ivl_5", 0 0, L_0x55fff7704f00;  1 drivers
v0x55fff7590590_0 .net "a", 0 0, L_0x55fff7706000;  alias, 1 drivers
v0x55fff7590650_0 .net "b", 0 0, L_0x55fff7706130;  alias, 1 drivers
v0x55fff7590760_0 .net "cin", 0 0, L_0x55fff7705f90;  alias, 1 drivers
v0x55fff7590820_0 .net "q", 1 0, L_0x55fff7705b20;  alias, 1 drivers
v0x55fff7590900_0 .net "s", 0 0, L_0x55fff7704ff0;  alias, 1 drivers
L_0x55fff7704f00 .part L_0x55fff7705b20, 0, 1;
L_0x55fff7705b20 .concat8 [ 1 1 0 0], L_0x55fff7704e40, L_0x55fff7705c10;
S_0x55fff7591100 .scope generate, "parallel_FA_CLA_prefix[47]" "parallel_FA_CLA_prefix[47]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7591300 .param/l "i" 0 2 19, +C4<0101111>;
S_0x55fff75913c0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7591100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75915c0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7706a80 .functor BUFZ 1, L_0x55fff7706390, C4<0>, C4<0>, C4<0>;
v0x55fff7592800_0 .net "a", 0 0, L_0x55fff7706af0;  1 drivers
v0x55fff75928e0_0 .net "b", 0 0, L_0x55fff7706260;  1 drivers
v0x55fff75929b0_0 .net "c", 0 0, L_0x55fff7706a80;  1 drivers
v0x55fff7592ab0_0 .net "cin", 0 0, L_0x55fff7706390;  1 drivers
v0x55fff7592b50_0 .net "q", 1 0, L_0x55fff77066d0;  1 drivers
v0x55fff7592c40_0 .net "qg", 1 0, L_0x55fff77068f0;  1 drivers
v0x55fff7592d00_0 .net "s", 0 0, L_0x55fff7705870;  1 drivers
L_0x55fff77067c0 .part L_0x55fff77066d0, 1, 1;
L_0x55fff77068f0 .concat8 [ 1 1 0 0], L_0x55fff7706990, L_0x55fff77067c0;
L_0x55fff7706990 .part L_0x55fff77066d0, 0, 1;
S_0x55fff7591710 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75913c0;
 .timescale 0 0;
v0x55fff7591910_0 .net *"_ivl_0", 0 0, L_0x55fff77067c0;  1 drivers
v0x55fff7591a10_0 .net *"_ivl_1", 0 0, L_0x55fff7706990;  1 drivers
S_0x55fff7591af0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75913c0;
 .timescale 0 0;
P_0x55fff7591d10 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7591dd0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7591af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff77056c0 .functor XOR 1, L_0x55fff7706af0, L_0x55fff7706260, C4<0>, C4<0>;
L_0x55fff7705870 .functor XOR 1, L_0x55fff7705780, L_0x55fff7706a80, C4<0>, C4<0>;
L_0x55fff77059f0 .functor AND 1, L_0x55fff7706af0, L_0x55fff7706260, C4<1>, C4<1>;
v0x55fff7592060_0 .net *"_ivl_11", 0 0, L_0x55fff77059f0;  1 drivers
v0x55fff7592160_0 .net *"_ivl_2", 0 0, L_0x55fff77056c0;  1 drivers
v0x55fff7592240_0 .net *"_ivl_5", 0 0, L_0x55fff7705780;  1 drivers
v0x55fff7592330_0 .net "a", 0 0, L_0x55fff7706af0;  alias, 1 drivers
v0x55fff75923f0_0 .net "b", 0 0, L_0x55fff7706260;  alias, 1 drivers
v0x55fff7592500_0 .net "cin", 0 0, L_0x55fff7706a80;  alias, 1 drivers
v0x55fff75925c0_0 .net "q", 1 0, L_0x55fff77066d0;  alias, 1 drivers
v0x55fff75926a0_0 .net "s", 0 0, L_0x55fff7705870;  alias, 1 drivers
L_0x55fff7705780 .part L_0x55fff77066d0, 0, 1;
L_0x55fff77066d0 .concat8 [ 1 1 0 0], L_0x55fff77056c0, L_0x55fff77059f0;
S_0x55fff7592ea0 .scope generate, "parallel_FA_CLA_prefix[48]" "parallel_FA_CLA_prefix[48]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75930a0 .param/l "i" 0 2 19, +C4<0110000>;
S_0x55fff7593160 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7592ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7593360 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7707570 .functor BUFZ 1, L_0x55fff7706c20, C4<0>, C4<0>, C4<0>;
v0x55fff75945a0_0 .net "a", 0 0, L_0x55fff77075e0;  1 drivers
v0x55fff7594680_0 .net "b", 0 0, L_0x55fff7707710;  1 drivers
v0x55fff7594750_0 .net "c", 0 0, L_0x55fff7707570;  1 drivers
v0x55fff7594850_0 .net "cin", 0 0, L_0x55fff7706c20;  1 drivers
v0x55fff75948f0_0 .net "q", 1 0, L_0x55fff7707100;  1 drivers
v0x55fff75949e0_0 .net "qg", 1 0, L_0x55fff77073e0;  1 drivers
v0x55fff7594aa0_0 .net "s", 0 0, L_0x55fff77065e0;  1 drivers
L_0x55fff77072b0 .part L_0x55fff7707100, 1, 1;
L_0x55fff77073e0 .concat8 [ 1 1 0 0], L_0x55fff7707480, L_0x55fff77072b0;
L_0x55fff7707480 .part L_0x55fff7707100, 0, 1;
S_0x55fff75934b0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7593160;
 .timescale 0 0;
v0x55fff75936b0_0 .net *"_ivl_0", 0 0, L_0x55fff77072b0;  1 drivers
v0x55fff75937b0_0 .net *"_ivl_1", 0 0, L_0x55fff7707480;  1 drivers
S_0x55fff7593890 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7593160;
 .timescale 0 0;
P_0x55fff7593ab0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7593b70 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7593890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7706430 .functor XOR 1, L_0x55fff77075e0, L_0x55fff7707710, C4<0>, C4<0>;
L_0x55fff77065e0 .functor XOR 1, L_0x55fff77064f0, L_0x55fff7707570, C4<0>, C4<0>;
L_0x55fff77071f0 .functor AND 1, L_0x55fff77075e0, L_0x55fff7707710, C4<1>, C4<1>;
v0x55fff7593e00_0 .net *"_ivl_11", 0 0, L_0x55fff77071f0;  1 drivers
v0x55fff7593f00_0 .net *"_ivl_2", 0 0, L_0x55fff7706430;  1 drivers
v0x55fff7593fe0_0 .net *"_ivl_5", 0 0, L_0x55fff77064f0;  1 drivers
v0x55fff75940d0_0 .net "a", 0 0, L_0x55fff77075e0;  alias, 1 drivers
v0x55fff7594190_0 .net "b", 0 0, L_0x55fff7707710;  alias, 1 drivers
v0x55fff75942a0_0 .net "cin", 0 0, L_0x55fff7707570;  alias, 1 drivers
v0x55fff7594360_0 .net "q", 1 0, L_0x55fff7707100;  alias, 1 drivers
v0x55fff7594440_0 .net "s", 0 0, L_0x55fff77065e0;  alias, 1 drivers
L_0x55fff77064f0 .part L_0x55fff7707100, 0, 1;
L_0x55fff7707100 .concat8 [ 1 1 0 0], L_0x55fff7706430, L_0x55fff77071f0;
S_0x55fff7594c40 .scope generate, "parallel_FA_CLA_prefix[49]" "parallel_FA_CLA_prefix[49]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7594e40 .param/l "i" 0 2 19, +C4<0110001>;
S_0x55fff7594f00 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7594c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7595100 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7708060 .functor BUFZ 1, L_0x55fff7707970, C4<0>, C4<0>, C4<0>;
v0x55fff7596340_0 .net "a", 0 0, L_0x55fff77080d0;  1 drivers
v0x55fff7596420_0 .net "b", 0 0, L_0x55fff7707840;  1 drivers
v0x55fff75964f0_0 .net "c", 0 0, L_0x55fff7708060;  1 drivers
v0x55fff75965f0_0 .net "cin", 0 0, L_0x55fff7707970;  1 drivers
v0x55fff7596690_0 .net "q", 1 0, L_0x55fff7706ff0;  1 drivers
v0x55fff7596780_0 .net "qg", 1 0, L_0x55fff7707ed0;  1 drivers
v0x55fff7596840_0 .net "s", 0 0, L_0x55fff7706e70;  1 drivers
L_0x55fff7707da0 .part L_0x55fff7706ff0, 1, 1;
L_0x55fff7707ed0 .concat8 [ 1 1 0 0], L_0x55fff7707f70, L_0x55fff7707da0;
L_0x55fff7707f70 .part L_0x55fff7706ff0, 0, 1;
S_0x55fff7595250 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7594f00;
 .timescale 0 0;
v0x55fff7595450_0 .net *"_ivl_0", 0 0, L_0x55fff7707da0;  1 drivers
v0x55fff7595550_0 .net *"_ivl_1", 0 0, L_0x55fff7707f70;  1 drivers
S_0x55fff7595630 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7594f00;
 .timescale 0 0;
P_0x55fff7595850 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7595910 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7595630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7706cc0 .functor XOR 1, L_0x55fff77080d0, L_0x55fff7707840, C4<0>, C4<0>;
L_0x55fff7706e70 .functor XOR 1, L_0x55fff7706d80, L_0x55fff7708060, C4<0>, C4<0>;
L_0x55fff7707ce0 .functor AND 1, L_0x55fff77080d0, L_0x55fff7707840, C4<1>, C4<1>;
v0x55fff7595ba0_0 .net *"_ivl_11", 0 0, L_0x55fff7707ce0;  1 drivers
v0x55fff7595ca0_0 .net *"_ivl_2", 0 0, L_0x55fff7706cc0;  1 drivers
v0x55fff7595d80_0 .net *"_ivl_5", 0 0, L_0x55fff7706d80;  1 drivers
v0x55fff7595e70_0 .net "a", 0 0, L_0x55fff77080d0;  alias, 1 drivers
v0x55fff7595f30_0 .net "b", 0 0, L_0x55fff7707840;  alias, 1 drivers
v0x55fff7596040_0 .net "cin", 0 0, L_0x55fff7708060;  alias, 1 drivers
v0x55fff7596100_0 .net "q", 1 0, L_0x55fff7706ff0;  alias, 1 drivers
v0x55fff75961e0_0 .net "s", 0 0, L_0x55fff7706e70;  alias, 1 drivers
L_0x55fff7706d80 .part L_0x55fff7706ff0, 0, 1;
L_0x55fff7706ff0 .concat8 [ 1 1 0 0], L_0x55fff7706cc0, L_0x55fff7707ce0;
S_0x55fff75969e0 .scope generate, "parallel_FA_CLA_prefix[50]" "parallel_FA_CLA_prefix[50]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7596be0 .param/l "i" 0 2 19, +C4<0110010>;
S_0x55fff7596ca0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75969e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7596ea0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7708b80 .functor BUFZ 1, L_0x55fff7708200, C4<0>, C4<0>, C4<0>;
v0x55fff75980e0_0 .net "a", 0 0, L_0x55fff7708bf0;  1 drivers
v0x55fff75981c0_0 .net "b", 0 0, L_0x55fff7708d20;  1 drivers
v0x55fff7598290_0 .net "c", 0 0, L_0x55fff7708b80;  1 drivers
v0x55fff7598390_0 .net "cin", 0 0, L_0x55fff7708200;  1 drivers
v0x55fff7598430_0 .net "q", 1 0, L_0x55fff7708710;  1 drivers
v0x55fff7598520_0 .net "qg", 1 0, L_0x55fff77089f0;  1 drivers
v0x55fff75985e0_0 .net "s", 0 0, L_0x55fff7707bc0;  1 drivers
L_0x55fff77088c0 .part L_0x55fff7708710, 1, 1;
L_0x55fff77089f0 .concat8 [ 1 1 0 0], L_0x55fff7708a90, L_0x55fff77088c0;
L_0x55fff7708a90 .part L_0x55fff7708710, 0, 1;
S_0x55fff7596ff0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7596ca0;
 .timescale 0 0;
v0x55fff75971f0_0 .net *"_ivl_0", 0 0, L_0x55fff77088c0;  1 drivers
v0x55fff75972f0_0 .net *"_ivl_1", 0 0, L_0x55fff7708a90;  1 drivers
S_0x55fff75973d0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7596ca0;
 .timescale 0 0;
P_0x55fff75975f0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75976b0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75973d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7707a10 .functor XOR 1, L_0x55fff7708bf0, L_0x55fff7708d20, C4<0>, C4<0>;
L_0x55fff7707bc0 .functor XOR 1, L_0x55fff7707ad0, L_0x55fff7708b80, C4<0>, C4<0>;
L_0x55fff7708800 .functor AND 1, L_0x55fff7708bf0, L_0x55fff7708d20, C4<1>, C4<1>;
v0x55fff7597940_0 .net *"_ivl_11", 0 0, L_0x55fff7708800;  1 drivers
v0x55fff7597a40_0 .net *"_ivl_2", 0 0, L_0x55fff7707a10;  1 drivers
v0x55fff7597b20_0 .net *"_ivl_5", 0 0, L_0x55fff7707ad0;  1 drivers
v0x55fff7597c10_0 .net "a", 0 0, L_0x55fff7708bf0;  alias, 1 drivers
v0x55fff7597cd0_0 .net "b", 0 0, L_0x55fff7708d20;  alias, 1 drivers
v0x55fff7597de0_0 .net "cin", 0 0, L_0x55fff7708b80;  alias, 1 drivers
v0x55fff7597ea0_0 .net "q", 1 0, L_0x55fff7708710;  alias, 1 drivers
v0x55fff7597f80_0 .net "s", 0 0, L_0x55fff7707bc0;  alias, 1 drivers
L_0x55fff7707ad0 .part L_0x55fff7708710, 0, 1;
L_0x55fff7708710 .concat8 [ 1 1 0 0], L_0x55fff7707a10, L_0x55fff7708800;
S_0x55fff7598780 .scope generate, "parallel_FA_CLA_prefix[51]" "parallel_FA_CLA_prefix[51]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff7598980 .param/l "i" 0 2 19, +C4<0110011>;
S_0x55fff7598a40 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff7598780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff7598c40 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff77096a0 .functor BUFZ 1, L_0x55fff7708f80, C4<0>, C4<0>, C4<0>;
v0x55fff7599e80_0 .net "a", 0 0, L_0x55fff7709710;  1 drivers
v0x55fff7599f60_0 .net "b", 0 0, L_0x55fff7708e50;  1 drivers
v0x55fff759a030_0 .net "c", 0 0, L_0x55fff77096a0;  1 drivers
v0x55fff759a130_0 .net "cin", 0 0, L_0x55fff7708f80;  1 drivers
v0x55fff759a1d0_0 .net "q", 1 0, L_0x55fff77085d0;  1 drivers
v0x55fff759a2c0_0 .net "qg", 1 0, L_0x55fff7709510;  1 drivers
v0x55fff759a380_0 .net "s", 0 0, L_0x55fff7708450;  1 drivers
L_0x55fff77093e0 .part L_0x55fff77085d0, 1, 1;
L_0x55fff7709510 .concat8 [ 1 1 0 0], L_0x55fff77095b0, L_0x55fff77093e0;
L_0x55fff77095b0 .part L_0x55fff77085d0, 0, 1;
S_0x55fff7598d90 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff7598a40;
 .timescale 0 0;
v0x55fff7598f90_0 .net *"_ivl_0", 0 0, L_0x55fff77093e0;  1 drivers
v0x55fff7599090_0 .net *"_ivl_1", 0 0, L_0x55fff77095b0;  1 drivers
S_0x55fff7599170 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff7598a40;
 .timescale 0 0;
P_0x55fff7599390 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff7599450 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff7599170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff77082a0 .functor XOR 1, L_0x55fff7709710, L_0x55fff7708e50, C4<0>, C4<0>;
L_0x55fff7708450 .functor XOR 1, L_0x55fff7708360, L_0x55fff77096a0, C4<0>, C4<0>;
L_0x55fff7709320 .functor AND 1, L_0x55fff7709710, L_0x55fff7708e50, C4<1>, C4<1>;
v0x55fff75996e0_0 .net *"_ivl_11", 0 0, L_0x55fff7709320;  1 drivers
v0x55fff75997e0_0 .net *"_ivl_2", 0 0, L_0x55fff77082a0;  1 drivers
v0x55fff75998c0_0 .net *"_ivl_5", 0 0, L_0x55fff7708360;  1 drivers
v0x55fff75999b0_0 .net "a", 0 0, L_0x55fff7709710;  alias, 1 drivers
v0x55fff7599a70_0 .net "b", 0 0, L_0x55fff7708e50;  alias, 1 drivers
v0x55fff7599b80_0 .net "cin", 0 0, L_0x55fff77096a0;  alias, 1 drivers
v0x55fff7599c40_0 .net "q", 1 0, L_0x55fff77085d0;  alias, 1 drivers
v0x55fff7599d20_0 .net "s", 0 0, L_0x55fff7708450;  alias, 1 drivers
L_0x55fff7708360 .part L_0x55fff77085d0, 0, 1;
L_0x55fff77085d0 .concat8 [ 1 1 0 0], L_0x55fff77082a0, L_0x55fff7709320;
S_0x55fff759a520 .scope generate, "parallel_FA_CLA_prefix[52]" "parallel_FA_CLA_prefix[52]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff759a720 .param/l "i" 0 2 19, +C4<0110100>;
S_0x55fff759a7e0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff759a520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff759a9e0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff770a1a0 .functor BUFZ 1, L_0x55fff7709840, C4<0>, C4<0>, C4<0>;
v0x55fff759bc20_0 .net "a", 0 0, L_0x55fff770a210;  1 drivers
v0x55fff759bd00_0 .net "b", 0 0, L_0x55fff770a340;  1 drivers
v0x55fff759bdd0_0 .net "c", 0 0, L_0x55fff770a1a0;  1 drivers
v0x55fff759bed0_0 .net "cin", 0 0, L_0x55fff7709840;  1 drivers
v0x55fff759bf70_0 .net "q", 1 0, L_0x55fff7709d30;  1 drivers
v0x55fff759c060_0 .net "qg", 1 0, L_0x55fff770a010;  1 drivers
v0x55fff759c120_0 .net "s", 0 0, L_0x55fff77091d0;  1 drivers
L_0x55fff7709ee0 .part L_0x55fff7709d30, 1, 1;
L_0x55fff770a010 .concat8 [ 1 1 0 0], L_0x55fff770a0b0, L_0x55fff7709ee0;
L_0x55fff770a0b0 .part L_0x55fff7709d30, 0, 1;
S_0x55fff759ab30 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff759a7e0;
 .timescale 0 0;
v0x55fff759ad30_0 .net *"_ivl_0", 0 0, L_0x55fff7709ee0;  1 drivers
v0x55fff759ae30_0 .net *"_ivl_1", 0 0, L_0x55fff770a0b0;  1 drivers
S_0x55fff759af10 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff759a7e0;
 .timescale 0 0;
P_0x55fff759b130 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff759b1f0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff759af10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7709020 .functor XOR 1, L_0x55fff770a210, L_0x55fff770a340, C4<0>, C4<0>;
L_0x55fff77091d0 .functor XOR 1, L_0x55fff77090e0, L_0x55fff770a1a0, C4<0>, C4<0>;
L_0x55fff7709e20 .functor AND 1, L_0x55fff770a210, L_0x55fff770a340, C4<1>, C4<1>;
v0x55fff759b480_0 .net *"_ivl_11", 0 0, L_0x55fff7709e20;  1 drivers
v0x55fff759b580_0 .net *"_ivl_2", 0 0, L_0x55fff7709020;  1 drivers
v0x55fff759b660_0 .net *"_ivl_5", 0 0, L_0x55fff77090e0;  1 drivers
v0x55fff759b750_0 .net "a", 0 0, L_0x55fff770a210;  alias, 1 drivers
v0x55fff759b810_0 .net "b", 0 0, L_0x55fff770a340;  alias, 1 drivers
v0x55fff759b920_0 .net "cin", 0 0, L_0x55fff770a1a0;  alias, 1 drivers
v0x55fff759b9e0_0 .net "q", 1 0, L_0x55fff7709d30;  alias, 1 drivers
v0x55fff759bac0_0 .net "s", 0 0, L_0x55fff77091d0;  alias, 1 drivers
L_0x55fff77090e0 .part L_0x55fff7709d30, 0, 1;
L_0x55fff7709d30 .concat8 [ 1 1 0 0], L_0x55fff7709020, L_0x55fff7709e20;
S_0x55fff759c2c0 .scope generate, "parallel_FA_CLA_prefix[53]" "parallel_FA_CLA_prefix[53]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff759c4c0 .param/l "i" 0 2 19, +C4<0110101>;
S_0x55fff759c580 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff759c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff759c780 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff770aca0 .functor BUFZ 1, L_0x55fff770a5a0, C4<0>, C4<0>, C4<0>;
v0x55fff759d9c0_0 .net "a", 0 0, L_0x55fff770ad10;  1 drivers
v0x55fff759daa0_0 .net "b", 0 0, L_0x55fff770a470;  1 drivers
v0x55fff759db70_0 .net "c", 0 0, L_0x55fff770aca0;  1 drivers
v0x55fff759dc70_0 .net "cin", 0 0, L_0x55fff770a5a0;  1 drivers
v0x55fff759dd10_0 .net "q", 1 0, L_0x55fff7709c10;  1 drivers
v0x55fff759de00_0 .net "qg", 1 0, L_0x55fff770ab10;  1 drivers
v0x55fff759dec0_0 .net "s", 0 0, L_0x55fff7709a90;  1 drivers
L_0x55fff770a9e0 .part L_0x55fff7709c10, 1, 1;
L_0x55fff770ab10 .concat8 [ 1 1 0 0], L_0x55fff770abb0, L_0x55fff770a9e0;
L_0x55fff770abb0 .part L_0x55fff7709c10, 0, 1;
S_0x55fff759c8d0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff759c580;
 .timescale 0 0;
v0x55fff759cad0_0 .net *"_ivl_0", 0 0, L_0x55fff770a9e0;  1 drivers
v0x55fff759cbd0_0 .net *"_ivl_1", 0 0, L_0x55fff770abb0;  1 drivers
S_0x55fff759ccb0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff759c580;
 .timescale 0 0;
P_0x55fff759ced0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff759cf90 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff759ccb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff77098e0 .functor XOR 1, L_0x55fff770ad10, L_0x55fff770a470, C4<0>, C4<0>;
L_0x55fff7709a90 .functor XOR 1, L_0x55fff77099a0, L_0x55fff770aca0, C4<0>, C4<0>;
L_0x55fff770a970 .functor AND 1, L_0x55fff770ad10, L_0x55fff770a470, C4<1>, C4<1>;
v0x55fff759d220_0 .net *"_ivl_11", 0 0, L_0x55fff770a970;  1 drivers
v0x55fff759d320_0 .net *"_ivl_2", 0 0, L_0x55fff77098e0;  1 drivers
v0x55fff759d400_0 .net *"_ivl_5", 0 0, L_0x55fff77099a0;  1 drivers
v0x55fff759d4f0_0 .net "a", 0 0, L_0x55fff770ad10;  alias, 1 drivers
v0x55fff759d5b0_0 .net "b", 0 0, L_0x55fff770a470;  alias, 1 drivers
v0x55fff759d6c0_0 .net "cin", 0 0, L_0x55fff770aca0;  alias, 1 drivers
v0x55fff759d780_0 .net "q", 1 0, L_0x55fff7709c10;  alias, 1 drivers
v0x55fff759d860_0 .net "s", 0 0, L_0x55fff7709a90;  alias, 1 drivers
L_0x55fff77099a0 .part L_0x55fff7709c10, 0, 1;
L_0x55fff7709c10 .concat8 [ 1 1 0 0], L_0x55fff77098e0, L_0x55fff770a970;
S_0x55fff759e060 .scope generate, "parallel_FA_CLA_prefix[54]" "parallel_FA_CLA_prefix[54]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff759e260 .param/l "i" 0 2 19, +C4<0110110>;
S_0x55fff759e320 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff759e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff759e520 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff770b780 .functor BUFZ 1, L_0x55fff770ae40, C4<0>, C4<0>, C4<0>;
v0x55fff759f760_0 .net "a", 0 0, L_0x55fff770b7f0;  1 drivers
v0x55fff759f840_0 .net "b", 0 0, L_0x55fff770b920;  1 drivers
v0x55fff759f910_0 .net "c", 0 0, L_0x55fff770b780;  1 drivers
v0x55fff759fa10_0 .net "cin", 0 0, L_0x55fff770ae40;  1 drivers
v0x55fff759fab0_0 .net "q", 1 0, L_0x55fff770b360;  1 drivers
v0x55fff759fba0_0 .net "qg", 1 0, L_0x55fff770b5f0;  1 drivers
v0x55fff759fc60_0 .net "s", 0 0, L_0x55fff770a7f0;  1 drivers
L_0x55fff770b4c0 .part L_0x55fff770b360, 1, 1;
L_0x55fff770b5f0 .concat8 [ 1 1 0 0], L_0x55fff770b690, L_0x55fff770b4c0;
L_0x55fff770b690 .part L_0x55fff770b360, 0, 1;
S_0x55fff759e670 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff759e320;
 .timescale 0 0;
v0x55fff759e870_0 .net *"_ivl_0", 0 0, L_0x55fff770b4c0;  1 drivers
v0x55fff759e970_0 .net *"_ivl_1", 0 0, L_0x55fff770b690;  1 drivers
S_0x55fff759ea50 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff759e320;
 .timescale 0 0;
P_0x55fff759ec70 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff759ed30 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff759ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff770a640 .functor XOR 1, L_0x55fff770b7f0, L_0x55fff770b920, C4<0>, C4<0>;
L_0x55fff770a7f0 .functor XOR 1, L_0x55fff770a700, L_0x55fff770b780, C4<0>, C4<0>;
L_0x55fff770b400 .functor AND 1, L_0x55fff770b7f0, L_0x55fff770b920, C4<1>, C4<1>;
v0x55fff759efc0_0 .net *"_ivl_11", 0 0, L_0x55fff770b400;  1 drivers
v0x55fff759f0c0_0 .net *"_ivl_2", 0 0, L_0x55fff770a640;  1 drivers
v0x55fff759f1a0_0 .net *"_ivl_5", 0 0, L_0x55fff770a700;  1 drivers
v0x55fff759f290_0 .net "a", 0 0, L_0x55fff770b7f0;  alias, 1 drivers
v0x55fff759f350_0 .net "b", 0 0, L_0x55fff770b920;  alias, 1 drivers
v0x55fff759f460_0 .net "cin", 0 0, L_0x55fff770b780;  alias, 1 drivers
v0x55fff759f520_0 .net "q", 1 0, L_0x55fff770b360;  alias, 1 drivers
v0x55fff759f600_0 .net "s", 0 0, L_0x55fff770a7f0;  alias, 1 drivers
L_0x55fff770a700 .part L_0x55fff770b360, 0, 1;
L_0x55fff770b360 .concat8 [ 1 1 0 0], L_0x55fff770a640, L_0x55fff770b400;
S_0x55fff759fe00 .scope generate, "parallel_FA_CLA_prefix[55]" "parallel_FA_CLA_prefix[55]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75a0000 .param/l "i" 0 2 19, +C4<0110111>;
S_0x55fff75a00c0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff759fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75a02c0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff770c2b0 .functor BUFZ 1, L_0x55fff770bb80, C4<0>, C4<0>, C4<0>;
v0x55fff75a1500_0 .net "a", 0 0, L_0x55fff770c320;  1 drivers
v0x55fff75a15e0_0 .net "b", 0 0, L_0x55fff770ba50;  1 drivers
v0x55fff75a16b0_0 .net "c", 0 0, L_0x55fff770c2b0;  1 drivers
v0x55fff75a17b0_0 .net "cin", 0 0, L_0x55fff770bb80;  1 drivers
v0x55fff75a1850_0 .net "q", 1 0, L_0x55fff770b210;  1 drivers
v0x55fff75a1940_0 .net "qg", 1 0, L_0x55fff770c120;  1 drivers
v0x55fff75a1a00_0 .net "s", 0 0, L_0x55fff770b090;  1 drivers
L_0x55fff770bff0 .part L_0x55fff770b210, 1, 1;
L_0x55fff770c120 .concat8 [ 1 1 0 0], L_0x55fff770c1c0, L_0x55fff770bff0;
L_0x55fff770c1c0 .part L_0x55fff770b210, 0, 1;
S_0x55fff75a0410 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75a00c0;
 .timescale 0 0;
v0x55fff75a0610_0 .net *"_ivl_0", 0 0, L_0x55fff770bff0;  1 drivers
v0x55fff75a0710_0 .net *"_ivl_1", 0 0, L_0x55fff770c1c0;  1 drivers
S_0x55fff75a07f0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75a00c0;
 .timescale 0 0;
P_0x55fff75a0a10 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75a0ad0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75a07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff770aee0 .functor XOR 1, L_0x55fff770c320, L_0x55fff770ba50, C4<0>, C4<0>;
L_0x55fff770b090 .functor XOR 1, L_0x55fff770afa0, L_0x55fff770c2b0, C4<0>, C4<0>;
L_0x55fff770bf80 .functor AND 1, L_0x55fff770c320, L_0x55fff770ba50, C4<1>, C4<1>;
v0x55fff75a0d60_0 .net *"_ivl_11", 0 0, L_0x55fff770bf80;  1 drivers
v0x55fff75a0e60_0 .net *"_ivl_2", 0 0, L_0x55fff770aee0;  1 drivers
v0x55fff75a0f40_0 .net *"_ivl_5", 0 0, L_0x55fff770afa0;  1 drivers
v0x55fff75a1030_0 .net "a", 0 0, L_0x55fff770c320;  alias, 1 drivers
v0x55fff75a10f0_0 .net "b", 0 0, L_0x55fff770ba50;  alias, 1 drivers
v0x55fff75a1200_0 .net "cin", 0 0, L_0x55fff770c2b0;  alias, 1 drivers
v0x55fff75a12c0_0 .net "q", 1 0, L_0x55fff770b210;  alias, 1 drivers
v0x55fff75a13a0_0 .net "s", 0 0, L_0x55fff770b090;  alias, 1 drivers
L_0x55fff770afa0 .part L_0x55fff770b210, 0, 1;
L_0x55fff770b210 .concat8 [ 1 1 0 0], L_0x55fff770aee0, L_0x55fff770bf80;
S_0x55fff75a1ba0 .scope generate, "parallel_FA_CLA_prefix[56]" "parallel_FA_CLA_prefix[56]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75a1da0 .param/l "i" 0 2 19, +C4<0111000>;
S_0x55fff75a1e60 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75a1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75a2060 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff770cdc0 .functor BUFZ 1, L_0x55fff770c450, C4<0>, C4<0>, C4<0>;
v0x55fff75a32a0_0 .net "a", 0 0, L_0x55fff770ce30;  1 drivers
v0x55fff75a3380_0 .net "b", 0 0, L_0x55fff770cf60;  1 drivers
v0x55fff75a3450_0 .net "c", 0 0, L_0x55fff770cdc0;  1 drivers
v0x55fff75a3550_0 .net "cin", 0 0, L_0x55fff770c450;  1 drivers
v0x55fff75a35f0_0 .net "q", 1 0, L_0x55fff770c9a0;  1 drivers
v0x55fff75a36e0_0 .net "qg", 1 0, L_0x55fff770cc30;  1 drivers
v0x55fff75a37a0_0 .net "s", 0 0, L_0x55fff770bdd0;  1 drivers
L_0x55fff770cb00 .part L_0x55fff770c9a0, 1, 1;
L_0x55fff770cc30 .concat8 [ 1 1 0 0], L_0x55fff770ccd0, L_0x55fff770cb00;
L_0x55fff770ccd0 .part L_0x55fff770c9a0, 0, 1;
S_0x55fff75a21b0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75a1e60;
 .timescale 0 0;
v0x55fff75a23b0_0 .net *"_ivl_0", 0 0, L_0x55fff770cb00;  1 drivers
v0x55fff75a24b0_0 .net *"_ivl_1", 0 0, L_0x55fff770ccd0;  1 drivers
S_0x55fff75a2590 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75a1e60;
 .timescale 0 0;
P_0x55fff75a27b0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75a2870 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75a2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff770bc20 .functor XOR 1, L_0x55fff770ce30, L_0x55fff770cf60, C4<0>, C4<0>;
L_0x55fff770bdd0 .functor XOR 1, L_0x55fff770bce0, L_0x55fff770cdc0, C4<0>, C4<0>;
L_0x55fff770ca40 .functor AND 1, L_0x55fff770ce30, L_0x55fff770cf60, C4<1>, C4<1>;
v0x55fff75a2b00_0 .net *"_ivl_11", 0 0, L_0x55fff770ca40;  1 drivers
v0x55fff75a2c00_0 .net *"_ivl_2", 0 0, L_0x55fff770bc20;  1 drivers
v0x55fff75a2ce0_0 .net *"_ivl_5", 0 0, L_0x55fff770bce0;  1 drivers
v0x55fff75a2dd0_0 .net "a", 0 0, L_0x55fff770ce30;  alias, 1 drivers
v0x55fff75a2e90_0 .net "b", 0 0, L_0x55fff770cf60;  alias, 1 drivers
v0x55fff75a2fa0_0 .net "cin", 0 0, L_0x55fff770cdc0;  alias, 1 drivers
v0x55fff75a3060_0 .net "q", 1 0, L_0x55fff770c9a0;  alias, 1 drivers
v0x55fff75a3140_0 .net "s", 0 0, L_0x55fff770bdd0;  alias, 1 drivers
L_0x55fff770bce0 .part L_0x55fff770c9a0, 0, 1;
L_0x55fff770c9a0 .concat8 [ 1 1 0 0], L_0x55fff770bc20, L_0x55fff770ca40;
S_0x55fff75a3940 .scope generate, "parallel_FA_CLA_prefix[57]" "parallel_FA_CLA_prefix[57]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75a3b40 .param/l "i" 0 2 19, +C4<0111001>;
S_0x55fff75a3c00 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75a3940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75a3e00 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff770d8b0 .functor BUFZ 1, L_0x55fff770d1c0, C4<0>, C4<0>, C4<0>;
v0x55fff75a5040_0 .net "a", 0 0, L_0x55fff770d920;  1 drivers
v0x55fff75a5120_0 .net "b", 0 0, L_0x55fff770d090;  1 drivers
v0x55fff75a51f0_0 .net "c", 0 0, L_0x55fff770d8b0;  1 drivers
v0x55fff75a52f0_0 .net "cin", 0 0, L_0x55fff770d1c0;  1 drivers
v0x55fff75a5390_0 .net "q", 1 0, L_0x55fff770c820;  1 drivers
v0x55fff75a5480_0 .net "qg", 1 0, L_0x55fff770d720;  1 drivers
v0x55fff75a5540_0 .net "s", 0 0, L_0x55fff770c6a0;  1 drivers
L_0x55fff770d5f0 .part L_0x55fff770c820, 1, 1;
L_0x55fff770d720 .concat8 [ 1 1 0 0], L_0x55fff770d7c0, L_0x55fff770d5f0;
L_0x55fff770d7c0 .part L_0x55fff770c820, 0, 1;
S_0x55fff75a3f50 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75a3c00;
 .timescale 0 0;
v0x55fff75a4150_0 .net *"_ivl_0", 0 0, L_0x55fff770d5f0;  1 drivers
v0x55fff75a4250_0 .net *"_ivl_1", 0 0, L_0x55fff770d7c0;  1 drivers
S_0x55fff75a4330 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75a3c00;
 .timescale 0 0;
P_0x55fff75a4550 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75a4610 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75a4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff770c4f0 .functor XOR 1, L_0x55fff770d920, L_0x55fff770d090, C4<0>, C4<0>;
L_0x55fff770c6a0 .functor XOR 1, L_0x55fff770c5b0, L_0x55fff770d8b0, C4<0>, C4<0>;
L_0x55fff770c930 .functor AND 1, L_0x55fff770d920, L_0x55fff770d090, C4<1>, C4<1>;
v0x55fff75a48a0_0 .net *"_ivl_11", 0 0, L_0x55fff770c930;  1 drivers
v0x55fff75a49a0_0 .net *"_ivl_2", 0 0, L_0x55fff770c4f0;  1 drivers
v0x55fff75a4a80_0 .net *"_ivl_5", 0 0, L_0x55fff770c5b0;  1 drivers
v0x55fff75a4b70_0 .net "a", 0 0, L_0x55fff770d920;  alias, 1 drivers
v0x55fff75a4c30_0 .net "b", 0 0, L_0x55fff770d090;  alias, 1 drivers
v0x55fff75a4d40_0 .net "cin", 0 0, L_0x55fff770d8b0;  alias, 1 drivers
v0x55fff75a4e00_0 .net "q", 1 0, L_0x55fff770c820;  alias, 1 drivers
v0x55fff75a4ee0_0 .net "s", 0 0, L_0x55fff770c6a0;  alias, 1 drivers
L_0x55fff770c5b0 .part L_0x55fff770c820, 0, 1;
L_0x55fff770c820 .concat8 [ 1 1 0 0], L_0x55fff770c4f0, L_0x55fff770c930;
S_0x55fff75a56e0 .scope generate, "parallel_FA_CLA_prefix[58]" "parallel_FA_CLA_prefix[58]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75a58e0 .param/l "i" 0 2 19, +C4<0111010>;
S_0x55fff75a59a0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75a56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75a5ba0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff770e3a0 .functor BUFZ 1, L_0x55fff770da50, C4<0>, C4<0>, C4<0>;
v0x55fff75a6de0_0 .net "a", 0 0, L_0x55fff770e410;  1 drivers
v0x55fff75a6ec0_0 .net "b", 0 0, L_0x55fff770e540;  1 drivers
v0x55fff75a6f90_0 .net "c", 0 0, L_0x55fff770e3a0;  1 drivers
v0x55fff75a7090_0 .net "cin", 0 0, L_0x55fff770da50;  1 drivers
v0x55fff75a7130_0 .net "q", 1 0, L_0x55fff770dfd0;  1 drivers
v0x55fff75a7220_0 .net "qg", 1 0, L_0x55fff770e210;  1 drivers
v0x55fff75a72e0_0 .net "s", 0 0, L_0x55fff770d410;  1 drivers
L_0x55fff770e0e0 .part L_0x55fff770dfd0, 1, 1;
L_0x55fff770e210 .concat8 [ 1 1 0 0], L_0x55fff770e2b0, L_0x55fff770e0e0;
L_0x55fff770e2b0 .part L_0x55fff770dfd0, 0, 1;
S_0x55fff75a5cf0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75a59a0;
 .timescale 0 0;
v0x55fff75a5ef0_0 .net *"_ivl_0", 0 0, L_0x55fff770e0e0;  1 drivers
v0x55fff75a5ff0_0 .net *"_ivl_1", 0 0, L_0x55fff770e2b0;  1 drivers
S_0x55fff75a60d0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75a59a0;
 .timescale 0 0;
P_0x55fff75a62f0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75a63b0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75a60d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff770d260 .functor XOR 1, L_0x55fff770e410, L_0x55fff770e540, C4<0>, C4<0>;
L_0x55fff770d410 .functor XOR 1, L_0x55fff770d320, L_0x55fff770e3a0, C4<0>, C4<0>;
L_0x55fff770e070 .functor AND 1, L_0x55fff770e410, L_0x55fff770e540, C4<1>, C4<1>;
v0x55fff75a6640_0 .net *"_ivl_11", 0 0, L_0x55fff770e070;  1 drivers
v0x55fff75a6740_0 .net *"_ivl_2", 0 0, L_0x55fff770d260;  1 drivers
v0x55fff75a6820_0 .net *"_ivl_5", 0 0, L_0x55fff770d320;  1 drivers
v0x55fff75a6910_0 .net "a", 0 0, L_0x55fff770e410;  alias, 1 drivers
v0x55fff75a69d0_0 .net "b", 0 0, L_0x55fff770e540;  alias, 1 drivers
v0x55fff75a6ae0_0 .net "cin", 0 0, L_0x55fff770e3a0;  alias, 1 drivers
v0x55fff75a6ba0_0 .net "q", 1 0, L_0x55fff770dfd0;  alias, 1 drivers
v0x55fff75a6c80_0 .net "s", 0 0, L_0x55fff770d410;  alias, 1 drivers
L_0x55fff770d320 .part L_0x55fff770dfd0, 0, 1;
L_0x55fff770dfd0 .concat8 [ 1 1 0 0], L_0x55fff770d260, L_0x55fff770e070;
S_0x55fff75a7480 .scope generate, "parallel_FA_CLA_prefix[59]" "parallel_FA_CLA_prefix[59]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75a7680 .param/l "i" 0 2 19, +C4<0111011>;
S_0x55fff75a7740 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75a7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75a7940 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff770eec0 .functor BUFZ 1, L_0x55fff770e7a0, C4<0>, C4<0>, C4<0>;
v0x55fff75a8b80_0 .net "a", 0 0, L_0x55fff770ef30;  1 drivers
v0x55fff75a8c60_0 .net "b", 0 0, L_0x55fff770e670;  1 drivers
v0x55fff75a8d30_0 .net "c", 0 0, L_0x55fff770eec0;  1 drivers
v0x55fff75a8e30_0 .net "cin", 0 0, L_0x55fff770e7a0;  1 drivers
v0x55fff75a8ed0_0 .net "q", 1 0, L_0x55fff770de20;  1 drivers
v0x55fff75a8fc0_0 .net "qg", 1 0, L_0x55fff770ed30;  1 drivers
v0x55fff75a9080_0 .net "s", 0 0, L_0x55fff770dca0;  1 drivers
L_0x55fff770ec00 .part L_0x55fff770de20, 1, 1;
L_0x55fff770ed30 .concat8 [ 1 1 0 0], L_0x55fff770edd0, L_0x55fff770ec00;
L_0x55fff770edd0 .part L_0x55fff770de20, 0, 1;
S_0x55fff75a7a90 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75a7740;
 .timescale 0 0;
v0x55fff75a7c90_0 .net *"_ivl_0", 0 0, L_0x55fff770ec00;  1 drivers
v0x55fff75a7d90_0 .net *"_ivl_1", 0 0, L_0x55fff770edd0;  1 drivers
S_0x55fff75a7e70 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75a7740;
 .timescale 0 0;
P_0x55fff75a8090 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75a8150 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75a7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff770daf0 .functor XOR 1, L_0x55fff770ef30, L_0x55fff770e670, C4<0>, C4<0>;
L_0x55fff770dca0 .functor XOR 1, L_0x55fff770dbb0, L_0x55fff770eec0, C4<0>, C4<0>;
L_0x55fff770df30 .functor AND 1, L_0x55fff770ef30, L_0x55fff770e670, C4<1>, C4<1>;
v0x55fff75a83e0_0 .net *"_ivl_11", 0 0, L_0x55fff770df30;  1 drivers
v0x55fff75a84e0_0 .net *"_ivl_2", 0 0, L_0x55fff770daf0;  1 drivers
v0x55fff75a85c0_0 .net *"_ivl_5", 0 0, L_0x55fff770dbb0;  1 drivers
v0x55fff75a86b0_0 .net "a", 0 0, L_0x55fff770ef30;  alias, 1 drivers
v0x55fff75a8770_0 .net "b", 0 0, L_0x55fff770e670;  alias, 1 drivers
v0x55fff75a8880_0 .net "cin", 0 0, L_0x55fff770eec0;  alias, 1 drivers
v0x55fff75a8940_0 .net "q", 1 0, L_0x55fff770de20;  alias, 1 drivers
v0x55fff75a8a20_0 .net "s", 0 0, L_0x55fff770dca0;  alias, 1 drivers
L_0x55fff770dbb0 .part L_0x55fff770de20, 0, 1;
L_0x55fff770de20 .concat8 [ 1 1 0 0], L_0x55fff770daf0, L_0x55fff770df30;
S_0x55fff75a9220 .scope generate, "parallel_FA_CLA_prefix[60]" "parallel_FA_CLA_prefix[60]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75a9420 .param/l "i" 0 2 19, +C4<0111100>;
S_0x55fff75a94e0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75a9220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75a96e0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff770f9c0 .functor BUFZ 1, L_0x55fff770f060, C4<0>, C4<0>, C4<0>;
v0x55fff75aa920_0 .net "a", 0 0, L_0x55fff770fa30;  1 drivers
v0x55fff75aaa00_0 .net "b", 0 0, L_0x55fff770fb60;  1 drivers
v0x55fff75aaad0_0 .net "c", 0 0, L_0x55fff770f9c0;  1 drivers
v0x55fff75aabd0_0 .net "cin", 0 0, L_0x55fff770f060;  1 drivers
v0x55fff75aac70_0 .net "q", 1 0, L_0x55fff770f610;  1 drivers
v0x55fff75aad60_0 .net "qg", 1 0, L_0x55fff770f830;  1 drivers
v0x55fff75aae20_0 .net "s", 0 0, L_0x55fff770e9f0;  1 drivers
L_0x55fff770f700 .part L_0x55fff770f610, 1, 1;
L_0x55fff770f830 .concat8 [ 1 1 0 0], L_0x55fff770f8d0, L_0x55fff770f700;
L_0x55fff770f8d0 .part L_0x55fff770f610, 0, 1;
S_0x55fff75a9830 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75a94e0;
 .timescale 0 0;
v0x55fff75a9a30_0 .net *"_ivl_0", 0 0, L_0x55fff770f700;  1 drivers
v0x55fff75a9b30_0 .net *"_ivl_1", 0 0, L_0x55fff770f8d0;  1 drivers
S_0x55fff75a9c10 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75a94e0;
 .timescale 0 0;
P_0x55fff75a9e30 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75a9ef0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75a9c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff770e840 .functor XOR 1, L_0x55fff770fa30, L_0x55fff770fb60, C4<0>, C4<0>;
L_0x55fff770e9f0 .functor XOR 1, L_0x55fff770e900, L_0x55fff770f9c0, C4<0>, C4<0>;
L_0x55fff770eb70 .functor AND 1, L_0x55fff770fa30, L_0x55fff770fb60, C4<1>, C4<1>;
v0x55fff75aa180_0 .net *"_ivl_11", 0 0, L_0x55fff770eb70;  1 drivers
v0x55fff75aa280_0 .net *"_ivl_2", 0 0, L_0x55fff770e840;  1 drivers
v0x55fff75aa360_0 .net *"_ivl_5", 0 0, L_0x55fff770e900;  1 drivers
v0x55fff75aa450_0 .net "a", 0 0, L_0x55fff770fa30;  alias, 1 drivers
v0x55fff75aa510_0 .net "b", 0 0, L_0x55fff770fb60;  alias, 1 drivers
v0x55fff75aa620_0 .net "cin", 0 0, L_0x55fff770f9c0;  alias, 1 drivers
v0x55fff75aa6e0_0 .net "q", 1 0, L_0x55fff770f610;  alias, 1 drivers
v0x55fff75aa7c0_0 .net "s", 0 0, L_0x55fff770e9f0;  alias, 1 drivers
L_0x55fff770e900 .part L_0x55fff770f610, 0, 1;
L_0x55fff770f610 .concat8 [ 1 1 0 0], L_0x55fff770e840, L_0x55fff770eb70;
S_0x55fff75aafc0 .scope generate, "parallel_FA_CLA_prefix[61]" "parallel_FA_CLA_prefix[61]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75ab1c0 .param/l "i" 0 2 19, +C4<0111101>;
S_0x55fff75ab280 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75aafc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75ab480 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff77104c0 .functor BUFZ 1, L_0x55fff770fdc0, C4<0>, C4<0>, C4<0>;
v0x55fff75ac6c0_0 .net "a", 0 0, L_0x55fff7710530;  1 drivers
v0x55fff75ac7a0_0 .net "b", 0 0, L_0x55fff770fc90;  1 drivers
v0x55fff75ac870_0 .net "c", 0 0, L_0x55fff77104c0;  1 drivers
v0x55fff75ac970_0 .net "cin", 0 0, L_0x55fff770fdc0;  1 drivers
v0x55fff75aca10_0 .net "q", 1 0, L_0x55fff770f430;  1 drivers
v0x55fff75acb00_0 .net "qg", 1 0, L_0x55fff7710380;  1 drivers
v0x55fff75acbc0_0 .net "s", 0 0, L_0x55fff770f2b0;  1 drivers
L_0x55fff7710250 .part L_0x55fff770f430, 1, 1;
L_0x55fff7710380 .concat8 [ 1 1 0 0], L_0x55fff7710420, L_0x55fff7710250;
L_0x55fff7710420 .part L_0x55fff770f430, 0, 1;
S_0x55fff75ab5d0 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75ab280;
 .timescale 0 0;
v0x55fff75ab7d0_0 .net *"_ivl_0", 0 0, L_0x55fff7710250;  1 drivers
v0x55fff75ab8d0_0 .net *"_ivl_1", 0 0, L_0x55fff7710420;  1 drivers
S_0x55fff75ab9b0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75ab280;
 .timescale 0 0;
P_0x55fff75abbd0 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75abc90 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75ab9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff770f100 .functor XOR 1, L_0x55fff7710530, L_0x55fff770fc90, C4<0>, C4<0>;
L_0x55fff770f2b0 .functor XOR 1, L_0x55fff770f1c0, L_0x55fff77104c0, C4<0>, C4<0>;
L_0x55fff770f540 .functor AND 1, L_0x55fff7710530, L_0x55fff770fc90, C4<1>, C4<1>;
v0x55fff75abf20_0 .net *"_ivl_11", 0 0, L_0x55fff770f540;  1 drivers
v0x55fff75ac020_0 .net *"_ivl_2", 0 0, L_0x55fff770f100;  1 drivers
v0x55fff75ac100_0 .net *"_ivl_5", 0 0, L_0x55fff770f1c0;  1 drivers
v0x55fff75ac1f0_0 .net "a", 0 0, L_0x55fff7710530;  alias, 1 drivers
v0x55fff75ac2b0_0 .net "b", 0 0, L_0x55fff770fc90;  alias, 1 drivers
v0x55fff75ac3c0_0 .net "cin", 0 0, L_0x55fff77104c0;  alias, 1 drivers
v0x55fff75ac480_0 .net "q", 1 0, L_0x55fff770f430;  alias, 1 drivers
v0x55fff75ac560_0 .net "s", 0 0, L_0x55fff770f2b0;  alias, 1 drivers
L_0x55fff770f1c0 .part L_0x55fff770f430, 0, 1;
L_0x55fff770f430 .concat8 [ 1 1 0 0], L_0x55fff770f100, L_0x55fff770f540;
S_0x55fff75acd60 .scope generate, "parallel_FA_CLA_prefix[62]" "parallel_FA_CLA_prefix[62]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75acf60 .param/l "i" 0 2 19, +C4<0111110>;
S_0x55fff75ad020 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75acd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75ad220 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7710fc0 .functor BUFZ 1, L_0x55fff7710660, C4<0>, C4<0>, C4<0>;
v0x55fff75ae460_0 .net "a", 0 0, L_0x55fff7711030;  1 drivers
v0x55fff75ae540_0 .net "b", 0 0, L_0x55fff7711160;  1 drivers
v0x55fff75ae610_0 .net "c", 0 0, L_0x55fff7710fc0;  1 drivers
v0x55fff75ae710_0 .net "cin", 0 0, L_0x55fff7710660;  1 drivers
v0x55fff75ae7b0_0 .net "q", 1 0, L_0x55fff7710190;  1 drivers
v0x55fff75ae8a0_0 .net "qg", 1 0, L_0x55fff7710e30;  1 drivers
v0x55fff75ae960_0 .net "s", 0 0, L_0x55fff7710010;  1 drivers
L_0x55fff7710d00 .part L_0x55fff7710190, 1, 1;
L_0x55fff7710e30 .concat8 [ 1 1 0 0], L_0x55fff7710ed0, L_0x55fff7710d00;
L_0x55fff7710ed0 .part L_0x55fff7710190, 0, 1;
S_0x55fff75ad370 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75ad020;
 .timescale 0 0;
v0x55fff75ad570_0 .net *"_ivl_0", 0 0, L_0x55fff7710d00;  1 drivers
v0x55fff75ad670_0 .net *"_ivl_1", 0 0, L_0x55fff7710ed0;  1 drivers
S_0x55fff75ad750 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75ad020;
 .timescale 0 0;
P_0x55fff75ad970 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75ada30 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75ad750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff770fe60 .functor XOR 1, L_0x55fff7711030, L_0x55fff7711160, C4<0>, C4<0>;
L_0x55fff7710010 .functor XOR 1, L_0x55fff770ff20, L_0x55fff7710fc0, C4<0>, C4<0>;
L_0x55fff7710c40 .functor AND 1, L_0x55fff7711030, L_0x55fff7711160, C4<1>, C4<1>;
v0x55fff75adcc0_0 .net *"_ivl_11", 0 0, L_0x55fff7710c40;  1 drivers
v0x55fff75addc0_0 .net *"_ivl_2", 0 0, L_0x55fff770fe60;  1 drivers
v0x55fff75adea0_0 .net *"_ivl_5", 0 0, L_0x55fff770ff20;  1 drivers
v0x55fff75adf90_0 .net "a", 0 0, L_0x55fff7711030;  alias, 1 drivers
v0x55fff75ae050_0 .net "b", 0 0, L_0x55fff7711160;  alias, 1 drivers
v0x55fff75ae160_0 .net "cin", 0 0, L_0x55fff7710fc0;  alias, 1 drivers
v0x55fff75ae220_0 .net "q", 1 0, L_0x55fff7710190;  alias, 1 drivers
v0x55fff75ae300_0 .net "s", 0 0, L_0x55fff7710010;  alias, 1 drivers
L_0x55fff770ff20 .part L_0x55fff7710190, 0, 1;
L_0x55fff7710190 .concat8 [ 1 1 0 0], L_0x55fff770fe60, L_0x55fff7710c40;
S_0x55fff75aeb00 .scope generate, "parallel_FA_CLA_prefix[63]" "parallel_FA_CLA_prefix[63]" 2 19, 2 19 0, S_0x55fff747a990;
 .timescale 0 0;
P_0x55fff75aed00 .param/l "i" 0 2 19, +C4<0111111>;
S_0x55fff75aedc0 .scope module, "f" "group_q_generation" 2 21, 2 119 0, S_0x55fff75aeb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "qg";
P_0x55fff75aefc0 .param/l "Groupsize" 0 2 119, +C4<00000000000000000000000000000001>;
L_0x55fff7711af0 .functor BUFZ 1, L_0x55fff77113c0, C4<0>, C4<0>, C4<0>;
v0x55fff75b0200_0 .net "a", 0 0, L_0x55fff7711b60;  1 drivers
v0x55fff75b02e0_0 .net "b", 0 0, L_0x55fff7711290;  1 drivers
v0x55fff75b03b0_0 .net "c", 0 0, L_0x55fff7711af0;  1 drivers
v0x55fff75b04b0_0 .net "cin", 0 0, L_0x55fff77113c0;  1 drivers
v0x55fff75b0550_0 .net "q", 1 0, L_0x55fff7710a30;  1 drivers
v0x55fff75b0640_0 .net "qg", 1 0, L_0x55fff77119b0;  1 drivers
v0x55fff75b0700_0 .net "s", 0 0, L_0x55fff77108b0;  1 drivers
L_0x55fff7711880 .part L_0x55fff7710a30, 1, 1;
L_0x55fff77119b0 .concat8 [ 1 1 0 0], L_0x55fff7711a50, L_0x55fff7711880;
L_0x55fff7711a50 .part L_0x55fff7710a30, 0, 1;
S_0x55fff75af110 .scope generate, "case_gs1" "case_gs1" 2 146, 2 146 0, S_0x55fff75aedc0;
 .timescale 0 0;
v0x55fff75af310_0 .net *"_ivl_0", 0 0, L_0x55fff7711880;  1 drivers
v0x55fff75af410_0 .net *"_ivl_1", 0 0, L_0x55fff7711a50;  1 drivers
S_0x55fff75af4f0 .scope generate, "parallel_FA_CLA_prefix[0]" "parallel_FA_CLA_prefix[0]" 2 134, 2 134 0, S_0x55fff75aedc0;
 .timescale 0 0;
P_0x55fff75af710 .param/l "i" 0 2 134, +C4<00>;
S_0x55fff75af7d0 .scope module, "f" "FA_CLA_prefix" 2 135, 2 189 0, S_0x55fff75af4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 2 "q";
L_0x55fff7710700 .functor XOR 1, L_0x55fff7711b60, L_0x55fff7711290, C4<0>, C4<0>;
L_0x55fff77108b0 .functor XOR 1, L_0x55fff77107c0, L_0x55fff7711af0, C4<0>, C4<0>;
L_0x55fff7710b40 .functor AND 1, L_0x55fff7711b60, L_0x55fff7711290, C4<1>, C4<1>;
v0x55fff75afa60_0 .net *"_ivl_11", 0 0, L_0x55fff7710b40;  1 drivers
v0x55fff75afb60_0 .net *"_ivl_2", 0 0, L_0x55fff7710700;  1 drivers
v0x55fff75afc40_0 .net *"_ivl_5", 0 0, L_0x55fff77107c0;  1 drivers
v0x55fff75afd30_0 .net "a", 0 0, L_0x55fff7711b60;  alias, 1 drivers
v0x55fff75afdf0_0 .net "b", 0 0, L_0x55fff7711290;  alias, 1 drivers
v0x55fff75aff00_0 .net "cin", 0 0, L_0x55fff7711af0;  alias, 1 drivers
v0x55fff75affc0_0 .net "q", 1 0, L_0x55fff7710a30;  alias, 1 drivers
v0x55fff75b00a0_0 .net "s", 0 0, L_0x55fff77108b0;  alias, 1 drivers
L_0x55fff77107c0 .part L_0x55fff7710a30, 0, 1;
L_0x55fff7710a30 .concat8 [ 1 1 0 0], L_0x55fff7710700, L_0x55fff7710b40;
S_0x55fff75b08a0 .scope module, "t1" "parallel_prefix_tree_first_half" 2 29, 2 47 0, S_0x55fff747a990;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "q";
    .port_info 1 /OUTPUT 128 "r";
P_0x55fff75b1290 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000001000000>;
v0x55fff7676170_0 .net "q", 127 0, L_0x55fff7711460;  alias, 1 drivers
v0x55fff7676270_0 .net "r", 127 0, L_0x55fff7770590;  alias, 1 drivers
L_0x55fff77490e0 .part L_0x55fff7711460, 0, 64;
L_0x55fff776aa50 .part L_0x55fff7711460, 64, 64;
LS_0x55fff7770590_0_0 .concat8 [ 2 2 2 2], L_0x55fff776abe0, L_0x55fff776acd0, L_0x55fff776ad70, L_0x55fff776aea0;
LS_0x55fff7770590_0_4 .concat8 [ 2 2 2 2], L_0x55fff776af40, L_0x55fff776b020, L_0x55fff776b0c0, L_0x55fff776b1b0;
LS_0x55fff7770590_0_8 .concat8 [ 2 2 2 2], L_0x55fff776b250, L_0x55fff776b2f0, L_0x55fff776b390, L_0x55fff776b4a0;
LS_0x55fff7770590_0_12 .concat8 [ 2 2 2 2], L_0x55fff776b540, L_0x55fff776b660, L_0x55fff776b700, L_0x55fff776b830;
LS_0x55fff7770590_0_16 .concat8 [ 2 2 2 2], L_0x55fff776b8d0, L_0x55fff776ba10, L_0x55fff776bab0, L_0x55fff776b970;
LS_0x55fff7770590_0_20 .concat8 [ 2 2 2 2], L_0x55fff776bc00, L_0x55fff776bb50, L_0x55fff776bd60, L_0x55fff776bca0;
LS_0x55fff7770590_0_24 .concat8 [ 2 2 2 2], L_0x55fff776bed0, L_0x55fff776c050, L_0x55fff776c0f0, L_0x55fff776c280;
LS_0x55fff7770590_0_28 .concat8 [ 2 2 2 2], L_0x55fff776c320, L_0x55fff776c4c0, L_0x55fff776c560, L_0x55fff776c710;
LS_0x55fff7770590_0_32 .concat8 [ 2 2 2 2], L_0x55fff776c7b0, L_0x55fff776c970, L_0x55fff776ca10, L_0x55fff776c850;
LS_0x55fff7770590_0_36 .concat8 [ 2 2 2 2], L_0x55fff776cbe0, L_0x55fff776cdc0, L_0x55fff776ce60, L_0x55fff776d050;
LS_0x55fff7770590_0_40 .concat8 [ 2 2 2 2], L_0x55fff776d0f0, L_0x55fff776d2f0, L_0x55fff776d390, L_0x55fff776d5a0;
LS_0x55fff7770590_0_44 .concat8 [ 2 2 2 2], L_0x55fff776d640, L_0x55fff776d860, L_0x55fff776d900, L_0x55fff776db30;
LS_0x55fff7770590_0_48 .concat8 [ 2 2 2 2], L_0x55fff776dbd0, L_0x55fff776de10, L_0x55fff776deb0, L_0x55fff776e100;
LS_0x55fff7770590_0_52 .concat8 [ 2 2 2 2], L_0x55fff776e1a0, L_0x55fff776e400, L_0x55fff776e4a0, L_0x55fff776e710;
LS_0x55fff7770590_0_56 .concat8 [ 2 2 2 2], L_0x55fff776e7b0, L_0x55fff776ea30, L_0x55fff776ead0, L_0x55fff776ed60;
LS_0x55fff7770590_0_60 .concat8 [ 2 2 2 2], L_0x55fff776ee00, L_0x55fff776f0a0, L_0x55fff776f140, L_0x55fff776fd40;
LS_0x55fff7770590_1_0 .concat8 [ 8 8 8 8], LS_0x55fff7770590_0_0, LS_0x55fff7770590_0_4, LS_0x55fff7770590_0_8, LS_0x55fff7770590_0_12;
LS_0x55fff7770590_1_4 .concat8 [ 8 8 8 8], LS_0x55fff7770590_0_16, LS_0x55fff7770590_0_20, LS_0x55fff7770590_0_24, LS_0x55fff7770590_0_28;
LS_0x55fff7770590_1_8 .concat8 [ 8 8 8 8], LS_0x55fff7770590_0_32, LS_0x55fff7770590_0_36, LS_0x55fff7770590_0_40, LS_0x55fff7770590_0_44;
LS_0x55fff7770590_1_12 .concat8 [ 8 8 8 8], LS_0x55fff7770590_0_48, LS_0x55fff7770590_0_52, LS_0x55fff7770590_0_56, LS_0x55fff7770590_0_60;
L_0x55fff7770590 .concat8 [ 32 32 32 32], LS_0x55fff7770590_1_0, LS_0x55fff7770590_1_4, LS_0x55fff7770590_1_8, LS_0x55fff7770590_1_12;
S_0x55fff75b1350 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75b08a0;
 .timescale 0 0;
v0x55fff7676090_0 .net "r_temp", 127 0, L_0x55fff776aaf0;  1 drivers
L_0x55fff776aaf0 .concat8 [ 64 64 0 0], L_0x55fff7748690, L_0x55fff776a000;
L_0x55fff776abe0 .part L_0x55fff776aaf0, 0, 2;
L_0x55fff776acd0 .part L_0x55fff776aaf0, 2, 2;
L_0x55fff776ad70 .part L_0x55fff776aaf0, 4, 2;
L_0x55fff776aea0 .part L_0x55fff776aaf0, 6, 2;
L_0x55fff776af40 .part L_0x55fff776aaf0, 8, 2;
L_0x55fff776b020 .part L_0x55fff776aaf0, 10, 2;
L_0x55fff776b0c0 .part L_0x55fff776aaf0, 12, 2;
L_0x55fff776b1b0 .part L_0x55fff776aaf0, 14, 2;
L_0x55fff776b250 .part L_0x55fff776aaf0, 16, 2;
L_0x55fff776b2f0 .part L_0x55fff776aaf0, 18, 2;
L_0x55fff776b390 .part L_0x55fff776aaf0, 20, 2;
L_0x55fff776b4a0 .part L_0x55fff776aaf0, 22, 2;
L_0x55fff776b540 .part L_0x55fff776aaf0, 24, 2;
L_0x55fff776b660 .part L_0x55fff776aaf0, 26, 2;
L_0x55fff776b700 .part L_0x55fff776aaf0, 28, 2;
L_0x55fff776b830 .part L_0x55fff776aaf0, 30, 2;
L_0x55fff776b8d0 .part L_0x55fff776aaf0, 32, 2;
L_0x55fff776ba10 .part L_0x55fff776aaf0, 34, 2;
L_0x55fff776bab0 .part L_0x55fff776aaf0, 36, 2;
L_0x55fff776b970 .part L_0x55fff776aaf0, 38, 2;
L_0x55fff776bc00 .part L_0x55fff776aaf0, 40, 2;
L_0x55fff776bb50 .part L_0x55fff776aaf0, 42, 2;
L_0x55fff776bd60 .part L_0x55fff776aaf0, 44, 2;
L_0x55fff776bca0 .part L_0x55fff776aaf0, 46, 2;
L_0x55fff776bed0 .part L_0x55fff776aaf0, 48, 2;
L_0x55fff776c050 .part L_0x55fff776aaf0, 50, 2;
L_0x55fff776c0f0 .part L_0x55fff776aaf0, 52, 2;
L_0x55fff776c280 .part L_0x55fff776aaf0, 54, 2;
L_0x55fff776c320 .part L_0x55fff776aaf0, 56, 2;
L_0x55fff776c4c0 .part L_0x55fff776aaf0, 58, 2;
L_0x55fff776c560 .part L_0x55fff776aaf0, 60, 2;
L_0x55fff776c710 .part L_0x55fff776aaf0, 62, 2;
L_0x55fff776c7b0 .part L_0x55fff776aaf0, 64, 2;
L_0x55fff776c970 .part L_0x55fff776aaf0, 66, 2;
L_0x55fff776ca10 .part L_0x55fff776aaf0, 68, 2;
L_0x55fff776c850 .part L_0x55fff776aaf0, 70, 2;
L_0x55fff776cbe0 .part L_0x55fff776aaf0, 72, 2;
L_0x55fff776cdc0 .part L_0x55fff776aaf0, 74, 2;
L_0x55fff776ce60 .part L_0x55fff776aaf0, 76, 2;
L_0x55fff776d050 .part L_0x55fff776aaf0, 78, 2;
L_0x55fff776d0f0 .part L_0x55fff776aaf0, 80, 2;
L_0x55fff776d2f0 .part L_0x55fff776aaf0, 82, 2;
L_0x55fff776d390 .part L_0x55fff776aaf0, 84, 2;
L_0x55fff776d5a0 .part L_0x55fff776aaf0, 86, 2;
L_0x55fff776d640 .part L_0x55fff776aaf0, 88, 2;
L_0x55fff776d860 .part L_0x55fff776aaf0, 90, 2;
L_0x55fff776d900 .part L_0x55fff776aaf0, 92, 2;
L_0x55fff776db30 .part L_0x55fff776aaf0, 94, 2;
L_0x55fff776dbd0 .part L_0x55fff776aaf0, 96, 2;
L_0x55fff776de10 .part L_0x55fff776aaf0, 98, 2;
L_0x55fff776deb0 .part L_0x55fff776aaf0, 100, 2;
L_0x55fff776e100 .part L_0x55fff776aaf0, 102, 2;
L_0x55fff776e1a0 .part L_0x55fff776aaf0, 104, 2;
L_0x55fff776e400 .part L_0x55fff776aaf0, 106, 2;
L_0x55fff776e4a0 .part L_0x55fff776aaf0, 108, 2;
L_0x55fff776e710 .part L_0x55fff776aaf0, 110, 2;
L_0x55fff776e7b0 .part L_0x55fff776aaf0, 112, 2;
L_0x55fff776ea30 .part L_0x55fff776aaf0, 114, 2;
L_0x55fff776ead0 .part L_0x55fff776aaf0, 116, 2;
L_0x55fff776ed60 .part L_0x55fff776aaf0, 118, 2;
L_0x55fff776ee00 .part L_0x55fff776aaf0, 120, 2;
L_0x55fff776f0a0 .part L_0x55fff776aaf0, 122, 2;
L_0x55fff776f140 .part L_0x55fff776aaf0, 124, 2;
L_0x55fff7770230 .part L_0x55fff776aaf0, 62, 2;
L_0x55fff77702d0 .part L_0x55fff776aaf0, 126, 2;
S_0x55fff75b1550 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b1770 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75b1850 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b1550;
 .timescale 0 0;
v0x55fff75b1a30_0 .net *"_ivl_0", 1 0, L_0x55fff776abe0;  1 drivers
S_0x55fff75b1b30 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b1d50 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75b1e10 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b1b30;
 .timescale 0 0;
v0x55fff75b1ff0_0 .net *"_ivl_0", 1 0, L_0x55fff776acd0;  1 drivers
S_0x55fff75b20f0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b2320 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75b23e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b20f0;
 .timescale 0 0;
v0x55fff75b25c0_0 .net *"_ivl_0", 1 0, L_0x55fff776ad70;  1 drivers
S_0x55fff75b26c0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b28c0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75b29a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b26c0;
 .timescale 0 0;
v0x55fff75b2b80_0 .net *"_ivl_0", 1 0, L_0x55fff776aea0;  1 drivers
S_0x55fff75b2c80 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b2ed0 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff75b2fb0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b2c80;
 .timescale 0 0;
v0x55fff75b3190_0 .net *"_ivl_0", 1 0, L_0x55fff776af40;  1 drivers
S_0x55fff75b3290 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b3490 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff75b3570 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b3290;
 .timescale 0 0;
v0x55fff75b3750_0 .net *"_ivl_0", 1 0, L_0x55fff776b020;  1 drivers
S_0x55fff75b3850 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b3a50 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff75b3b30 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b3850;
 .timescale 0 0;
v0x55fff75b3d10_0 .net *"_ivl_0", 1 0, L_0x55fff776b0c0;  1 drivers
S_0x55fff75b3e10 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b4010 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff75b40f0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b3e10;
 .timescale 0 0;
v0x55fff75b42d0_0 .net *"_ivl_0", 1 0, L_0x55fff776b1b0;  1 drivers
S_0x55fff75b43d0 .scope generate, "parallel_stitch_up[16]" "parallel_stitch_up[16]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b2e80 .param/l "i" 0 2 68, +C4<010000>;
S_0x55fff75b4660 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b43d0;
 .timescale 0 0;
v0x55fff75b4840_0 .net *"_ivl_0", 1 0, L_0x55fff776b250;  1 drivers
S_0x55fff75b4940 .scope generate, "parallel_stitch_up[18]" "parallel_stitch_up[18]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b4b40 .param/l "i" 0 2 68, +C4<010010>;
S_0x55fff75b4c20 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b4940;
 .timescale 0 0;
v0x55fff75b4e00_0 .net *"_ivl_0", 1 0, L_0x55fff776b2f0;  1 drivers
S_0x55fff75b4f00 .scope generate, "parallel_stitch_up[20]" "parallel_stitch_up[20]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b5100 .param/l "i" 0 2 68, +C4<010100>;
S_0x55fff75b51e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b4f00;
 .timescale 0 0;
v0x55fff75b53c0_0 .net *"_ivl_0", 1 0, L_0x55fff776b390;  1 drivers
S_0x55fff75b54c0 .scope generate, "parallel_stitch_up[22]" "parallel_stitch_up[22]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b56c0 .param/l "i" 0 2 68, +C4<010110>;
S_0x55fff75b57a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b54c0;
 .timescale 0 0;
v0x55fff75b5980_0 .net *"_ivl_0", 1 0, L_0x55fff776b4a0;  1 drivers
S_0x55fff75b5a80 .scope generate, "parallel_stitch_up[24]" "parallel_stitch_up[24]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b5c80 .param/l "i" 0 2 68, +C4<011000>;
S_0x55fff75b5d60 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b5a80;
 .timescale 0 0;
v0x55fff75b5f40_0 .net *"_ivl_0", 1 0, L_0x55fff776b540;  1 drivers
S_0x55fff75b6040 .scope generate, "parallel_stitch_up[26]" "parallel_stitch_up[26]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b6240 .param/l "i" 0 2 68, +C4<011010>;
S_0x55fff75b6320 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b6040;
 .timescale 0 0;
v0x55fff75b6500_0 .net *"_ivl_0", 1 0, L_0x55fff776b660;  1 drivers
S_0x55fff75b6600 .scope generate, "parallel_stitch_up[28]" "parallel_stitch_up[28]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b6800 .param/l "i" 0 2 68, +C4<011100>;
S_0x55fff75b68e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b6600;
 .timescale 0 0;
v0x55fff75b6ac0_0 .net *"_ivl_0", 1 0, L_0x55fff776b700;  1 drivers
S_0x55fff75b6bc0 .scope generate, "parallel_stitch_up[30]" "parallel_stitch_up[30]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b6dc0 .param/l "i" 0 2 68, +C4<011110>;
S_0x55fff75b6ea0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b6bc0;
 .timescale 0 0;
v0x55fff75b7080_0 .net *"_ivl_0", 1 0, L_0x55fff776b830;  1 drivers
S_0x55fff75b7180 .scope generate, "parallel_stitch_up[32]" "parallel_stitch_up[32]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b7380 .param/l "i" 0 2 68, +C4<0100000>;
S_0x55fff75b7440 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b7180;
 .timescale 0 0;
v0x55fff75b7640_0 .net *"_ivl_0", 1 0, L_0x55fff776b8d0;  1 drivers
S_0x55fff75b7740 .scope generate, "parallel_stitch_up[34]" "parallel_stitch_up[34]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b7940 .param/l "i" 0 2 68, +C4<0100010>;
S_0x55fff75b7a00 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b7740;
 .timescale 0 0;
v0x55fff75b7c00_0 .net *"_ivl_0", 1 0, L_0x55fff776ba10;  1 drivers
S_0x55fff75b7d00 .scope generate, "parallel_stitch_up[36]" "parallel_stitch_up[36]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b7f00 .param/l "i" 0 2 68, +C4<0100100>;
S_0x55fff75b7fc0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b7d00;
 .timescale 0 0;
v0x55fff75b81c0_0 .net *"_ivl_0", 1 0, L_0x55fff776bab0;  1 drivers
S_0x55fff75b82c0 .scope generate, "parallel_stitch_up[38]" "parallel_stitch_up[38]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b84c0 .param/l "i" 0 2 68, +C4<0100110>;
S_0x55fff75b8580 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b82c0;
 .timescale 0 0;
v0x55fff75b8780_0 .net *"_ivl_0", 1 0, L_0x55fff776b970;  1 drivers
S_0x55fff75b8880 .scope generate, "parallel_stitch_up[40]" "parallel_stitch_up[40]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b8a80 .param/l "i" 0 2 68, +C4<0101000>;
S_0x55fff75b8b40 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b8880;
 .timescale 0 0;
v0x55fff75b8d40_0 .net *"_ivl_0", 1 0, L_0x55fff776bc00;  1 drivers
S_0x55fff75b8e40 .scope generate, "parallel_stitch_up[42]" "parallel_stitch_up[42]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b9040 .param/l "i" 0 2 68, +C4<0101010>;
S_0x55fff75b9100 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b8e40;
 .timescale 0 0;
v0x55fff75b9300_0 .net *"_ivl_0", 1 0, L_0x55fff776bb50;  1 drivers
S_0x55fff75b9400 .scope generate, "parallel_stitch_up[44]" "parallel_stitch_up[44]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b9600 .param/l "i" 0 2 68, +C4<0101100>;
S_0x55fff75b96c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b9400;
 .timescale 0 0;
v0x55fff75b98c0_0 .net *"_ivl_0", 1 0, L_0x55fff776bd60;  1 drivers
S_0x55fff75b99c0 .scope generate, "parallel_stitch_up[46]" "parallel_stitch_up[46]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75b9bc0 .param/l "i" 0 2 68, +C4<0101110>;
S_0x55fff75b9c80 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b99c0;
 .timescale 0 0;
v0x55fff75b9e80_0 .net *"_ivl_0", 1 0, L_0x55fff776bca0;  1 drivers
S_0x55fff75b9f80 .scope generate, "parallel_stitch_up[48]" "parallel_stitch_up[48]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75ba180 .param/l "i" 0 2 68, +C4<0110000>;
S_0x55fff75ba240 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75b9f80;
 .timescale 0 0;
v0x55fff75ba440_0 .net *"_ivl_0", 1 0, L_0x55fff776bed0;  1 drivers
S_0x55fff75ba540 .scope generate, "parallel_stitch_up[50]" "parallel_stitch_up[50]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75ba740 .param/l "i" 0 2 68, +C4<0110010>;
S_0x55fff75ba800 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ba540;
 .timescale 0 0;
v0x55fff75baa00_0 .net *"_ivl_0", 1 0, L_0x55fff776c050;  1 drivers
S_0x55fff75bab00 .scope generate, "parallel_stitch_up[52]" "parallel_stitch_up[52]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bad00 .param/l "i" 0 2 68, +C4<0110100>;
S_0x55fff75badc0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bab00;
 .timescale 0 0;
v0x55fff75bafc0_0 .net *"_ivl_0", 1 0, L_0x55fff776c0f0;  1 drivers
S_0x55fff75bb0c0 .scope generate, "parallel_stitch_up[54]" "parallel_stitch_up[54]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bb2c0 .param/l "i" 0 2 68, +C4<0110110>;
S_0x55fff75bb380 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bb0c0;
 .timescale 0 0;
v0x55fff75bb580_0 .net *"_ivl_0", 1 0, L_0x55fff776c280;  1 drivers
S_0x55fff75bb680 .scope generate, "parallel_stitch_up[56]" "parallel_stitch_up[56]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bb880 .param/l "i" 0 2 68, +C4<0111000>;
S_0x55fff75bb940 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bb680;
 .timescale 0 0;
v0x55fff75bbb40_0 .net *"_ivl_0", 1 0, L_0x55fff776c320;  1 drivers
S_0x55fff75bbc40 .scope generate, "parallel_stitch_up[58]" "parallel_stitch_up[58]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bbe40 .param/l "i" 0 2 68, +C4<0111010>;
S_0x55fff75bbf00 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bbc40;
 .timescale 0 0;
v0x55fff75bc100_0 .net *"_ivl_0", 1 0, L_0x55fff776c4c0;  1 drivers
S_0x55fff75bc200 .scope generate, "parallel_stitch_up[60]" "parallel_stitch_up[60]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bc400 .param/l "i" 0 2 68, +C4<0111100>;
S_0x55fff75bc4c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bc200;
 .timescale 0 0;
v0x55fff75bc6c0_0 .net *"_ivl_0", 1 0, L_0x55fff776c560;  1 drivers
S_0x55fff75bc7c0 .scope generate, "parallel_stitch_up[62]" "parallel_stitch_up[62]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bc9c0 .param/l "i" 0 2 68, +C4<0111110>;
S_0x55fff75bca80 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bc7c0;
 .timescale 0 0;
v0x55fff75bcc80_0 .net *"_ivl_0", 1 0, L_0x55fff776c710;  1 drivers
S_0x55fff75bcd80 .scope generate, "parallel_stitch_up[64]" "parallel_stitch_up[64]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bcf80 .param/l "i" 0 2 68, +C4<01000000>;
S_0x55fff75bd040 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bcd80;
 .timescale 0 0;
v0x55fff75bd240_0 .net *"_ivl_0", 1 0, L_0x55fff776c7b0;  1 drivers
S_0x55fff75bd340 .scope generate, "parallel_stitch_up[66]" "parallel_stitch_up[66]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bd540 .param/l "i" 0 2 68, +C4<01000010>;
S_0x55fff75bd600 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bd340;
 .timescale 0 0;
v0x55fff75bd800_0 .net *"_ivl_0", 1 0, L_0x55fff776c970;  1 drivers
S_0x55fff75bd900 .scope generate, "parallel_stitch_up[68]" "parallel_stitch_up[68]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bdb00 .param/l "i" 0 2 68, +C4<01000100>;
S_0x55fff75bdbc0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bd900;
 .timescale 0 0;
v0x55fff75bddc0_0 .net *"_ivl_0", 1 0, L_0x55fff776ca10;  1 drivers
S_0x55fff75bdec0 .scope generate, "parallel_stitch_up[70]" "parallel_stitch_up[70]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75be0c0 .param/l "i" 0 2 68, +C4<01000110>;
S_0x55fff75be180 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bdec0;
 .timescale 0 0;
v0x55fff75be380_0 .net *"_ivl_0", 1 0, L_0x55fff776c850;  1 drivers
S_0x55fff75be480 .scope generate, "parallel_stitch_up[72]" "parallel_stitch_up[72]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75be680 .param/l "i" 0 2 68, +C4<01001000>;
S_0x55fff75be740 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75be480;
 .timescale 0 0;
v0x55fff75be940_0 .net *"_ivl_0", 1 0, L_0x55fff776cbe0;  1 drivers
S_0x55fff75bea40 .scope generate, "parallel_stitch_up[74]" "parallel_stitch_up[74]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bec40 .param/l "i" 0 2 68, +C4<01001010>;
S_0x55fff75bed00 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bea40;
 .timescale 0 0;
v0x55fff75bef00_0 .net *"_ivl_0", 1 0, L_0x55fff776cdc0;  1 drivers
S_0x55fff75bf000 .scope generate, "parallel_stitch_up[76]" "parallel_stitch_up[76]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bf200 .param/l "i" 0 2 68, +C4<01001100>;
S_0x55fff75bf2c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bf000;
 .timescale 0 0;
v0x55fff75bf4c0_0 .net *"_ivl_0", 1 0, L_0x55fff776ce60;  1 drivers
S_0x55fff75bf5c0 .scope generate, "parallel_stitch_up[78]" "parallel_stitch_up[78]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bf7c0 .param/l "i" 0 2 68, +C4<01001110>;
S_0x55fff75bf880 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bf5c0;
 .timescale 0 0;
v0x55fff75bfa80_0 .net *"_ivl_0", 1 0, L_0x55fff776d050;  1 drivers
S_0x55fff75bfb80 .scope generate, "parallel_stitch_up[80]" "parallel_stitch_up[80]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75bfd80 .param/l "i" 0 2 68, +C4<01010000>;
S_0x55fff75bfe40 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75bfb80;
 .timescale 0 0;
v0x55fff75c0040_0 .net *"_ivl_0", 1 0, L_0x55fff776d0f0;  1 drivers
S_0x55fff75c0140 .scope generate, "parallel_stitch_up[82]" "parallel_stitch_up[82]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c0340 .param/l "i" 0 2 68, +C4<01010010>;
S_0x55fff75c0400 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c0140;
 .timescale 0 0;
v0x55fff75c0600_0 .net *"_ivl_0", 1 0, L_0x55fff776d2f0;  1 drivers
S_0x55fff75c0700 .scope generate, "parallel_stitch_up[84]" "parallel_stitch_up[84]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c0900 .param/l "i" 0 2 68, +C4<01010100>;
S_0x55fff75c09c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c0700;
 .timescale 0 0;
v0x55fff75c0bc0_0 .net *"_ivl_0", 1 0, L_0x55fff776d390;  1 drivers
S_0x55fff75c0cc0 .scope generate, "parallel_stitch_up[86]" "parallel_stitch_up[86]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c0ec0 .param/l "i" 0 2 68, +C4<01010110>;
S_0x55fff75c0f80 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c0cc0;
 .timescale 0 0;
v0x55fff75c1180_0 .net *"_ivl_0", 1 0, L_0x55fff776d5a0;  1 drivers
S_0x55fff75c1280 .scope generate, "parallel_stitch_up[88]" "parallel_stitch_up[88]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c1480 .param/l "i" 0 2 68, +C4<01011000>;
S_0x55fff75c1540 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c1280;
 .timescale 0 0;
v0x55fff75c1740_0 .net *"_ivl_0", 1 0, L_0x55fff776d640;  1 drivers
S_0x55fff75c1840 .scope generate, "parallel_stitch_up[90]" "parallel_stitch_up[90]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c1a40 .param/l "i" 0 2 68, +C4<01011010>;
S_0x55fff75c1b00 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c1840;
 .timescale 0 0;
v0x55fff75c1d00_0 .net *"_ivl_0", 1 0, L_0x55fff776d860;  1 drivers
S_0x55fff75c1e00 .scope generate, "parallel_stitch_up[92]" "parallel_stitch_up[92]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c2000 .param/l "i" 0 2 68, +C4<01011100>;
S_0x55fff75c20c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c1e00;
 .timescale 0 0;
v0x55fff75c22c0_0 .net *"_ivl_0", 1 0, L_0x55fff776d900;  1 drivers
S_0x55fff75c23c0 .scope generate, "parallel_stitch_up[94]" "parallel_stitch_up[94]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c25c0 .param/l "i" 0 2 68, +C4<01011110>;
S_0x55fff75c2680 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c23c0;
 .timescale 0 0;
v0x55fff75c2880_0 .net *"_ivl_0", 1 0, L_0x55fff776db30;  1 drivers
S_0x55fff75c2980 .scope generate, "parallel_stitch_up[96]" "parallel_stitch_up[96]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c2b80 .param/l "i" 0 2 68, +C4<01100000>;
S_0x55fff75c2c40 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c2980;
 .timescale 0 0;
v0x55fff75c2e40_0 .net *"_ivl_0", 1 0, L_0x55fff776dbd0;  1 drivers
S_0x55fff75c2f40 .scope generate, "parallel_stitch_up[98]" "parallel_stitch_up[98]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c3140 .param/l "i" 0 2 68, +C4<01100010>;
S_0x55fff75c3200 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c2f40;
 .timescale 0 0;
v0x55fff75c3400_0 .net *"_ivl_0", 1 0, L_0x55fff776de10;  1 drivers
S_0x55fff75c3500 .scope generate, "parallel_stitch_up[100]" "parallel_stitch_up[100]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c3700 .param/l "i" 0 2 68, +C4<01100100>;
S_0x55fff75c37c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c3500;
 .timescale 0 0;
v0x55fff75c39c0_0 .net *"_ivl_0", 1 0, L_0x55fff776deb0;  1 drivers
S_0x55fff75c3ac0 .scope generate, "parallel_stitch_up[102]" "parallel_stitch_up[102]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c3cc0 .param/l "i" 0 2 68, +C4<01100110>;
S_0x55fff75c3d80 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c3ac0;
 .timescale 0 0;
v0x55fff75c3f80_0 .net *"_ivl_0", 1 0, L_0x55fff776e100;  1 drivers
S_0x55fff75c4080 .scope generate, "parallel_stitch_up[104]" "parallel_stitch_up[104]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c4280 .param/l "i" 0 2 68, +C4<01101000>;
S_0x55fff75c4340 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c4080;
 .timescale 0 0;
v0x55fff75c4540_0 .net *"_ivl_0", 1 0, L_0x55fff776e1a0;  1 drivers
S_0x55fff75c4640 .scope generate, "parallel_stitch_up[106]" "parallel_stitch_up[106]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c4840 .param/l "i" 0 2 68, +C4<01101010>;
S_0x55fff75c4900 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c4640;
 .timescale 0 0;
v0x55fff75c4b00_0 .net *"_ivl_0", 1 0, L_0x55fff776e400;  1 drivers
S_0x55fff75c4c00 .scope generate, "parallel_stitch_up[108]" "parallel_stitch_up[108]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c4e00 .param/l "i" 0 2 68, +C4<01101100>;
S_0x55fff75c4ec0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c4c00;
 .timescale 0 0;
v0x55fff75c50c0_0 .net *"_ivl_0", 1 0, L_0x55fff776e4a0;  1 drivers
S_0x55fff75c51c0 .scope generate, "parallel_stitch_up[110]" "parallel_stitch_up[110]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c53c0 .param/l "i" 0 2 68, +C4<01101110>;
S_0x55fff75c5480 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c51c0;
 .timescale 0 0;
v0x55fff75c5680_0 .net *"_ivl_0", 1 0, L_0x55fff776e710;  1 drivers
S_0x55fff75c5780 .scope generate, "parallel_stitch_up[112]" "parallel_stitch_up[112]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c5980 .param/l "i" 0 2 68, +C4<01110000>;
S_0x55fff75c5a40 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c5780;
 .timescale 0 0;
v0x55fff75c5c40_0 .net *"_ivl_0", 1 0, L_0x55fff776e7b0;  1 drivers
S_0x55fff75c5d40 .scope generate, "parallel_stitch_up[114]" "parallel_stitch_up[114]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c5f40 .param/l "i" 0 2 68, +C4<01110010>;
S_0x55fff75c6000 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c5d40;
 .timescale 0 0;
v0x55fff75c6200_0 .net *"_ivl_0", 1 0, L_0x55fff776ea30;  1 drivers
S_0x55fff75c6300 .scope generate, "parallel_stitch_up[116]" "parallel_stitch_up[116]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c6500 .param/l "i" 0 2 68, +C4<01110100>;
S_0x55fff75c65c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c6300;
 .timescale 0 0;
v0x55fff75c67c0_0 .net *"_ivl_0", 1 0, L_0x55fff776ead0;  1 drivers
S_0x55fff75c68c0 .scope generate, "parallel_stitch_up[118]" "parallel_stitch_up[118]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c6ac0 .param/l "i" 0 2 68, +C4<01110110>;
S_0x55fff75c6b80 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c68c0;
 .timescale 0 0;
v0x55fff75c6d80_0 .net *"_ivl_0", 1 0, L_0x55fff776ed60;  1 drivers
S_0x55fff75c6e80 .scope generate, "parallel_stitch_up[120]" "parallel_stitch_up[120]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c7080 .param/l "i" 0 2 68, +C4<01111000>;
S_0x55fff75c7140 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c6e80;
 .timescale 0 0;
v0x55fff75c7340_0 .net *"_ivl_0", 1 0, L_0x55fff776ee00;  1 drivers
S_0x55fff75c7440 .scope generate, "parallel_stitch_up[122]" "parallel_stitch_up[122]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c7640 .param/l "i" 0 2 68, +C4<01111010>;
S_0x55fff75c7700 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c7440;
 .timescale 0 0;
v0x55fff75c7900_0 .net *"_ivl_0", 1 0, L_0x55fff776f0a0;  1 drivers
S_0x55fff75c7a00 .scope generate, "parallel_stitch_up[124]" "parallel_stitch_up[124]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c7c00 .param/l "i" 0 2 68, +C4<01111100>;
S_0x55fff75c7cc0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c7a00;
 .timescale 0 0;
v0x55fff75c7ec0_0 .net *"_ivl_0", 1 0, L_0x55fff776f140;  1 drivers
S_0x55fff75c7fc0 .scope generate, "parallel_stitch_up[126]" "parallel_stitch_up[126]" 2 68, 2 68 0, S_0x55fff75b1350;
 .timescale 0 0;
P_0x55fff75c81c0 .param/l "i" 0 2 68, +C4<01111110>;
S_0x55fff75c8280 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75c7fc0;
 .timescale 0 0;
S_0x55fff75c8480 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff75c8280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff776b430 .functor AND 1, L_0x55fff776fc00, L_0x55fff776fca0, C4<1>, C4<1>;
L_0x55fff776ff20 .functor AND 1, L_0x55fff776fde0, L_0x55fff776fe80, C4<1>, C4<1>;
L_0x55fff77700d0 .functor OR 1, L_0x55fff776ff20, L_0x55fff7770030, C4<0>, C4<0>;
v0x55fff75c86f0_0 .net *"_ivl_12", 0 0, L_0x55fff776fde0;  1 drivers
v0x55fff75c87f0_0 .net *"_ivl_14", 0 0, L_0x55fff776fe80;  1 drivers
v0x55fff75c88d0_0 .net *"_ivl_15", 0 0, L_0x55fff776ff20;  1 drivers
v0x55fff75c8990_0 .net *"_ivl_18", 0 0, L_0x55fff7770030;  1 drivers
v0x55fff75c8a70_0 .net *"_ivl_19", 0 0, L_0x55fff77700d0;  1 drivers
v0x55fff75c8ba0_0 .net *"_ivl_3", 0 0, L_0x55fff776fc00;  1 drivers
v0x55fff75c8c80_0 .net *"_ivl_5", 0 0, L_0x55fff776fca0;  1 drivers
v0x55fff75c8d60_0 .net *"_ivl_6", 0 0, L_0x55fff776b430;  1 drivers
v0x55fff75c8e40_0 .net "qh", 1 0, L_0x55fff77702d0;  1 drivers
v0x55fff75c8f20_0 .net "ql", 1 0, L_0x55fff7770230;  1 drivers
v0x55fff75c9000_0 .net "r", 1 0, L_0x55fff776fd40;  1 drivers
L_0x55fff776fc00 .part L_0x55fff77702d0, 0, 1;
L_0x55fff776fca0 .part L_0x55fff7770230, 0, 1;
L_0x55fff776fd40 .concat8 [ 1 1 0 0], L_0x55fff776b430, L_0x55fff77700d0;
L_0x55fff776fde0 .part L_0x55fff77702d0, 0, 1;
L_0x55fff776fe80 .part L_0x55fff7770230, 1, 1;
L_0x55fff7770030 .part L_0x55fff77702d0, 1, 1;
S_0x55fff75c9160 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75b1350;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "q";
    .port_info 1 /OUTPUT 64 "r";
P_0x55fff75c92f0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000100000>;
v0x55fff761f390_0 .net "q", 63 0, L_0x55fff77490e0;  1 drivers
v0x55fff761f490_0 .net "r", 63 0, L_0x55fff7748690;  1 drivers
L_0x55fff7736eb0 .part L_0x55fff77490e0, 0, 32;
L_0x55fff7745fb0 .part L_0x55fff77490e0, 32, 32;
LS_0x55fff7748690_0_0 .concat8 [ 2 2 2 2], L_0x55fff77461e0, L_0x55fff77462d0, L_0x55fff7746370, L_0x55fff77464a0;
LS_0x55fff7748690_0_4 .concat8 [ 2 2 2 2], L_0x55fff7746540, L_0x55fff7746620, L_0x55fff77466c0, L_0x55fff77467b0;
LS_0x55fff7748690_0_8 .concat8 [ 2 2 2 2], L_0x55fff7746850, L_0x55fff77468f0, L_0x55fff7746990, L_0x55fff7746aa0;
LS_0x55fff7748690_0_12 .concat8 [ 2 2 2 2], L_0x55fff7746b40, L_0x55fff7746c60, L_0x55fff7746d00, L_0x55fff7746e30;
LS_0x55fff7748690_0_16 .concat8 [ 2 2 2 2], L_0x55fff7746ed0, L_0x55fff7747010, L_0x55fff77470b0, L_0x55fff7746f70;
LS_0x55fff7748690_0_20 .concat8 [ 2 2 2 2], L_0x55fff7747200, L_0x55fff7747150, L_0x55fff7747360, L_0x55fff77472a0;
LS_0x55fff7748690_0_24 .concat8 [ 2 2 2 2], L_0x55fff77474d0, L_0x55fff7747650, L_0x55fff77476f0, L_0x55fff7747880;
LS_0x55fff7748690_0_28 .concat8 [ 2 2 2 2], L_0x55fff7747920, L_0x55fff7747ac0, L_0x55fff7747b60, L_0x55fff7747e50;
LS_0x55fff7748690_1_0 .concat8 [ 8 8 8 8], LS_0x55fff7748690_0_0, LS_0x55fff7748690_0_4, LS_0x55fff7748690_0_8, LS_0x55fff7748690_0_12;
LS_0x55fff7748690_1_4 .concat8 [ 8 8 8 8], LS_0x55fff7748690_0_16, LS_0x55fff7748690_0_20, LS_0x55fff7748690_0_24, LS_0x55fff7748690_0_28;
L_0x55fff7748690 .concat8 [ 32 32 0 0], LS_0x55fff7748690_1_0, LS_0x55fff7748690_1_4;
S_0x55fff75c9390 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75c9160;
 .timescale 0 0;
v0x55fff761f2b0_0 .net "r_temp", 63 0, L_0x55fff77460a0;  1 drivers
L_0x55fff77460a0 .concat8 [ 32 32 0 0], L_0x55fff7736960, L_0x55fff7745a60;
L_0x55fff77461e0 .part L_0x55fff77460a0, 0, 2;
L_0x55fff77462d0 .part L_0x55fff77460a0, 2, 2;
L_0x55fff7746370 .part L_0x55fff77460a0, 4, 2;
L_0x55fff77464a0 .part L_0x55fff77460a0, 6, 2;
L_0x55fff7746540 .part L_0x55fff77460a0, 8, 2;
L_0x55fff7746620 .part L_0x55fff77460a0, 10, 2;
L_0x55fff77466c0 .part L_0x55fff77460a0, 12, 2;
L_0x55fff77467b0 .part L_0x55fff77460a0, 14, 2;
L_0x55fff7746850 .part L_0x55fff77460a0, 16, 2;
L_0x55fff77468f0 .part L_0x55fff77460a0, 18, 2;
L_0x55fff7746990 .part L_0x55fff77460a0, 20, 2;
L_0x55fff7746aa0 .part L_0x55fff77460a0, 22, 2;
L_0x55fff7746b40 .part L_0x55fff77460a0, 24, 2;
L_0x55fff7746c60 .part L_0x55fff77460a0, 26, 2;
L_0x55fff7746d00 .part L_0x55fff77460a0, 28, 2;
L_0x55fff7746e30 .part L_0x55fff77460a0, 30, 2;
L_0x55fff7746ed0 .part L_0x55fff77460a0, 32, 2;
L_0x55fff7747010 .part L_0x55fff77460a0, 34, 2;
L_0x55fff77470b0 .part L_0x55fff77460a0, 36, 2;
L_0x55fff7746f70 .part L_0x55fff77460a0, 38, 2;
L_0x55fff7747200 .part L_0x55fff77460a0, 40, 2;
L_0x55fff7747150 .part L_0x55fff77460a0, 42, 2;
L_0x55fff7747360 .part L_0x55fff77460a0, 44, 2;
L_0x55fff77472a0 .part L_0x55fff77460a0, 46, 2;
L_0x55fff77474d0 .part L_0x55fff77460a0, 48, 2;
L_0x55fff7747650 .part L_0x55fff77460a0, 50, 2;
L_0x55fff77476f0 .part L_0x55fff77460a0, 52, 2;
L_0x55fff7747880 .part L_0x55fff77460a0, 54, 2;
L_0x55fff7747920 .part L_0x55fff77460a0, 56, 2;
L_0x55fff7747ac0 .part L_0x55fff77460a0, 58, 2;
L_0x55fff7747b60 .part L_0x55fff77460a0, 60, 2;
L_0x55fff7748430 .part L_0x55fff77460a0, 30, 2;
L_0x55fff77484d0 .part L_0x55fff77460a0, 62, 2;
S_0x55fff75c9590 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75c97b0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75c9890 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c9590;
 .timescale 0 0;
v0x55fff75c9a70_0 .net *"_ivl_0", 1 0, L_0x55fff77461e0;  1 drivers
S_0x55fff75c9b70 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75c9d90 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75c9e50 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75c9b70;
 .timescale 0 0;
v0x55fff75ca030_0 .net *"_ivl_0", 1 0, L_0x55fff77462d0;  1 drivers
S_0x55fff75ca130 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75ca360 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75ca420 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ca130;
 .timescale 0 0;
v0x55fff75ca600_0 .net *"_ivl_0", 1 0, L_0x55fff7746370;  1 drivers
S_0x55fff75ca700 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75ca900 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75ca9e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ca700;
 .timescale 0 0;
v0x55fff75cabc0_0 .net *"_ivl_0", 1 0, L_0x55fff77464a0;  1 drivers
S_0x55fff75cacc0 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75caf10 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff75caff0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cacc0;
 .timescale 0 0;
v0x55fff75cb1d0_0 .net *"_ivl_0", 1 0, L_0x55fff7746540;  1 drivers
S_0x55fff75cb2d0 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cb4d0 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff75cb5b0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cb2d0;
 .timescale 0 0;
v0x55fff75cb790_0 .net *"_ivl_0", 1 0, L_0x55fff7746620;  1 drivers
S_0x55fff75cb890 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cba90 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff75cbb70 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cb890;
 .timescale 0 0;
v0x55fff75cbd50_0 .net *"_ivl_0", 1 0, L_0x55fff77466c0;  1 drivers
S_0x55fff75cbe50 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cc050 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff75cc130 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cbe50;
 .timescale 0 0;
v0x55fff75cc310_0 .net *"_ivl_0", 1 0, L_0x55fff77467b0;  1 drivers
S_0x55fff75cc410 .scope generate, "parallel_stitch_up[16]" "parallel_stitch_up[16]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75caec0 .param/l "i" 0 2 68, +C4<010000>;
S_0x55fff75cc6a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cc410;
 .timescale 0 0;
v0x55fff75cc880_0 .net *"_ivl_0", 1 0, L_0x55fff7746850;  1 drivers
S_0x55fff75cc980 .scope generate, "parallel_stitch_up[18]" "parallel_stitch_up[18]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75ccb80 .param/l "i" 0 2 68, +C4<010010>;
S_0x55fff75ccc60 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cc980;
 .timescale 0 0;
v0x55fff75cce40_0 .net *"_ivl_0", 1 0, L_0x55fff77468f0;  1 drivers
S_0x55fff75ccf40 .scope generate, "parallel_stitch_up[20]" "parallel_stitch_up[20]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cd140 .param/l "i" 0 2 68, +C4<010100>;
S_0x55fff75cd220 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ccf40;
 .timescale 0 0;
v0x55fff75cd400_0 .net *"_ivl_0", 1 0, L_0x55fff7746990;  1 drivers
S_0x55fff75cd500 .scope generate, "parallel_stitch_up[22]" "parallel_stitch_up[22]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cd700 .param/l "i" 0 2 68, +C4<010110>;
S_0x55fff75cd7e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cd500;
 .timescale 0 0;
v0x55fff75cd9c0_0 .net *"_ivl_0", 1 0, L_0x55fff7746aa0;  1 drivers
S_0x55fff75cdac0 .scope generate, "parallel_stitch_up[24]" "parallel_stitch_up[24]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cdcc0 .param/l "i" 0 2 68, +C4<011000>;
S_0x55fff75cdda0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cdac0;
 .timescale 0 0;
v0x55fff75cdf80_0 .net *"_ivl_0", 1 0, L_0x55fff7746b40;  1 drivers
S_0x55fff75ce080 .scope generate, "parallel_stitch_up[26]" "parallel_stitch_up[26]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75ce280 .param/l "i" 0 2 68, +C4<011010>;
S_0x55fff75ce360 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ce080;
 .timescale 0 0;
v0x55fff75ce540_0 .net *"_ivl_0", 1 0, L_0x55fff7746c60;  1 drivers
S_0x55fff75ce640 .scope generate, "parallel_stitch_up[28]" "parallel_stitch_up[28]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75ce840 .param/l "i" 0 2 68, +C4<011100>;
S_0x55fff75ce920 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ce640;
 .timescale 0 0;
v0x55fff75ceb00_0 .net *"_ivl_0", 1 0, L_0x55fff7746d00;  1 drivers
S_0x55fff75cec00 .scope generate, "parallel_stitch_up[30]" "parallel_stitch_up[30]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cee00 .param/l "i" 0 2 68, +C4<011110>;
S_0x55fff75ceee0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cec00;
 .timescale 0 0;
v0x55fff75cf0c0_0 .net *"_ivl_0", 1 0, L_0x55fff7746e30;  1 drivers
S_0x55fff75cf1c0 .scope generate, "parallel_stitch_up[32]" "parallel_stitch_up[32]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cf3c0 .param/l "i" 0 2 68, +C4<0100000>;
S_0x55fff75cf480 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cf1c0;
 .timescale 0 0;
v0x55fff75cf680_0 .net *"_ivl_0", 1 0, L_0x55fff7746ed0;  1 drivers
S_0x55fff75cf780 .scope generate, "parallel_stitch_up[34]" "parallel_stitch_up[34]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cf980 .param/l "i" 0 2 68, +C4<0100010>;
S_0x55fff75cfa40 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cf780;
 .timescale 0 0;
v0x55fff75cfc40_0 .net *"_ivl_0", 1 0, L_0x55fff7747010;  1 drivers
S_0x55fff75cfd40 .scope generate, "parallel_stitch_up[36]" "parallel_stitch_up[36]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75cff40 .param/l "i" 0 2 68, +C4<0100100>;
S_0x55fff75d0000 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75cfd40;
 .timescale 0 0;
v0x55fff75d0200_0 .net *"_ivl_0", 1 0, L_0x55fff77470b0;  1 drivers
S_0x55fff75d0300 .scope generate, "parallel_stitch_up[38]" "parallel_stitch_up[38]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d0500 .param/l "i" 0 2 68, +C4<0100110>;
S_0x55fff75d05c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d0300;
 .timescale 0 0;
v0x55fff75d07c0_0 .net *"_ivl_0", 1 0, L_0x55fff7746f70;  1 drivers
S_0x55fff75d08c0 .scope generate, "parallel_stitch_up[40]" "parallel_stitch_up[40]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d0ac0 .param/l "i" 0 2 68, +C4<0101000>;
S_0x55fff75d0b80 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d08c0;
 .timescale 0 0;
v0x55fff75d0d80_0 .net *"_ivl_0", 1 0, L_0x55fff7747200;  1 drivers
S_0x55fff75d0e80 .scope generate, "parallel_stitch_up[42]" "parallel_stitch_up[42]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d1080 .param/l "i" 0 2 68, +C4<0101010>;
S_0x55fff75d1140 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d0e80;
 .timescale 0 0;
v0x55fff75d1340_0 .net *"_ivl_0", 1 0, L_0x55fff7747150;  1 drivers
S_0x55fff75d1440 .scope generate, "parallel_stitch_up[44]" "parallel_stitch_up[44]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d1640 .param/l "i" 0 2 68, +C4<0101100>;
S_0x55fff75d1700 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d1440;
 .timescale 0 0;
v0x55fff75d1900_0 .net *"_ivl_0", 1 0, L_0x55fff7747360;  1 drivers
S_0x55fff75d1a00 .scope generate, "parallel_stitch_up[46]" "parallel_stitch_up[46]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d1c00 .param/l "i" 0 2 68, +C4<0101110>;
S_0x55fff75d1cc0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d1a00;
 .timescale 0 0;
v0x55fff75d1ec0_0 .net *"_ivl_0", 1 0, L_0x55fff77472a0;  1 drivers
S_0x55fff75d1fc0 .scope generate, "parallel_stitch_up[48]" "parallel_stitch_up[48]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d21c0 .param/l "i" 0 2 68, +C4<0110000>;
S_0x55fff75d2280 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d1fc0;
 .timescale 0 0;
v0x55fff75d2480_0 .net *"_ivl_0", 1 0, L_0x55fff77474d0;  1 drivers
S_0x55fff75d2580 .scope generate, "parallel_stitch_up[50]" "parallel_stitch_up[50]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d2780 .param/l "i" 0 2 68, +C4<0110010>;
S_0x55fff75d2840 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d2580;
 .timescale 0 0;
v0x55fff75d2a40_0 .net *"_ivl_0", 1 0, L_0x55fff7747650;  1 drivers
S_0x55fff75d2b40 .scope generate, "parallel_stitch_up[52]" "parallel_stitch_up[52]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d2d40 .param/l "i" 0 2 68, +C4<0110100>;
S_0x55fff75d2e00 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d2b40;
 .timescale 0 0;
v0x55fff75d3000_0 .net *"_ivl_0", 1 0, L_0x55fff77476f0;  1 drivers
S_0x55fff75d3100 .scope generate, "parallel_stitch_up[54]" "parallel_stitch_up[54]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d3300 .param/l "i" 0 2 68, +C4<0110110>;
S_0x55fff75d33c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d3100;
 .timescale 0 0;
v0x55fff75d35c0_0 .net *"_ivl_0", 1 0, L_0x55fff7747880;  1 drivers
S_0x55fff75d36c0 .scope generate, "parallel_stitch_up[56]" "parallel_stitch_up[56]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d38c0 .param/l "i" 0 2 68, +C4<0111000>;
S_0x55fff75d3980 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d36c0;
 .timescale 0 0;
v0x55fff75d3b80_0 .net *"_ivl_0", 1 0, L_0x55fff7747920;  1 drivers
S_0x55fff75d3c80 .scope generate, "parallel_stitch_up[58]" "parallel_stitch_up[58]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d3e80 .param/l "i" 0 2 68, +C4<0111010>;
S_0x55fff75d3f40 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d3c80;
 .timescale 0 0;
v0x55fff75d4140_0 .net *"_ivl_0", 1 0, L_0x55fff7747ac0;  1 drivers
S_0x55fff75d4240 .scope generate, "parallel_stitch_up[60]" "parallel_stitch_up[60]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d4440 .param/l "i" 0 2 68, +C4<0111100>;
S_0x55fff75d4500 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d4240;
 .timescale 0 0;
v0x55fff75d4700_0 .net *"_ivl_0", 1 0, L_0x55fff7747b60;  1 drivers
S_0x55fff75d4800 .scope generate, "parallel_stitch_up[62]" "parallel_stitch_up[62]" 2 68, 2 68 0, S_0x55fff75c9390;
 .timescale 0 0;
P_0x55fff75d4a00 .param/l "i" 0 2 68, +C4<0111110>;
S_0x55fff75d4ac0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75d4800;
 .timescale 0 0;
S_0x55fff75d4cc0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff75d4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7746a30 .functor AND 1, L_0x55fff7747d10, L_0x55fff7747db0, C4<1>, C4<1>;
L_0x55fff7748120 .functor AND 1, L_0x55fff7747f40, L_0x55fff7748030, C4<1>, C4<1>;
L_0x55fff77482d0 .functor OR 1, L_0x55fff7748120, L_0x55fff7748230, C4<0>, C4<0>;
v0x55fff75d4f30_0 .net *"_ivl_12", 0 0, L_0x55fff7747f40;  1 drivers
v0x55fff75d5030_0 .net *"_ivl_14", 0 0, L_0x55fff7748030;  1 drivers
v0x55fff75d5110_0 .net *"_ivl_15", 0 0, L_0x55fff7748120;  1 drivers
v0x55fff75d51d0_0 .net *"_ivl_18", 0 0, L_0x55fff7748230;  1 drivers
v0x55fff75d52b0_0 .net *"_ivl_19", 0 0, L_0x55fff77482d0;  1 drivers
v0x55fff75d53e0_0 .net *"_ivl_3", 0 0, L_0x55fff7747d10;  1 drivers
v0x55fff75d54c0_0 .net *"_ivl_5", 0 0, L_0x55fff7747db0;  1 drivers
v0x55fff75d55a0_0 .net *"_ivl_6", 0 0, L_0x55fff7746a30;  1 drivers
v0x55fff75d5680_0 .net "qh", 1 0, L_0x55fff77484d0;  1 drivers
v0x55fff75d5760_0 .net "ql", 1 0, L_0x55fff7748430;  1 drivers
v0x55fff75d5840_0 .net "r", 1 0, L_0x55fff7747e50;  1 drivers
L_0x55fff7747d10 .part L_0x55fff77484d0, 0, 1;
L_0x55fff7747db0 .part L_0x55fff7748430, 0, 1;
L_0x55fff7747e50 .concat8 [ 1 1 0 0], L_0x55fff7746a30, L_0x55fff77482d0;
L_0x55fff7747f40 .part L_0x55fff77484d0, 0, 1;
L_0x55fff7748030 .part L_0x55fff7748430, 1, 1;
L_0x55fff7748230 .part L_0x55fff77484d0, 1, 1;
S_0x55fff75d59a0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75c9390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "q";
    .port_info 1 /OUTPUT 32 "r";
P_0x55fff75d5b30 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000010000>;
v0x55fff75fa230_0 .net "q", 31 0, L_0x55fff7736eb0;  1 drivers
v0x55fff75fa330_0 .net "r", 31 0, L_0x55fff7736960;  1 drivers
L_0x55fff772e850 .part L_0x55fff7736eb0, 0, 16;
L_0x55fff7735180 .part L_0x55fff7736eb0, 16, 16;
LS_0x55fff7736960_0_0 .concat8 [ 2 2 2 2], L_0x55fff77353b0, L_0x55fff77354a0, L_0x55fff7735540, L_0x55fff7735670;
LS_0x55fff7736960_0_4 .concat8 [ 2 2 2 2], L_0x55fff7735710, L_0x55fff77357f0, L_0x55fff7735890, L_0x55fff7735980;
LS_0x55fff7736960_0_8 .concat8 [ 2 2 2 2], L_0x55fff7735a20, L_0x55fff7735b20, L_0x55fff7735bc0, L_0x55fff7735cd0;
LS_0x55fff7736960_0_12 .concat8 [ 2 2 2 2], L_0x55fff7735d70, L_0x55fff7735e90, L_0x55fff7735f30, L_0x55fff77361a0;
L_0x55fff7736960 .concat8 [ 8 8 8 8], LS_0x55fff7736960_0_0, LS_0x55fff7736960_0_4, LS_0x55fff7736960_0_8, LS_0x55fff7736960_0_12;
S_0x55fff75d5bd0 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75d59a0;
 .timescale 0 0;
v0x55fff75fa150_0 .net "r_temp", 31 0, L_0x55fff7735270;  1 drivers
L_0x55fff7735270 .concat8 [ 16 16 0 0], L_0x55fff772e580, L_0x55fff7734eb0;
L_0x55fff77353b0 .part L_0x55fff7735270, 0, 2;
L_0x55fff77354a0 .part L_0x55fff7735270, 2, 2;
L_0x55fff7735540 .part L_0x55fff7735270, 4, 2;
L_0x55fff7735670 .part L_0x55fff7735270, 6, 2;
L_0x55fff7735710 .part L_0x55fff7735270, 8, 2;
L_0x55fff77357f0 .part L_0x55fff7735270, 10, 2;
L_0x55fff7735890 .part L_0x55fff7735270, 12, 2;
L_0x55fff7735980 .part L_0x55fff7735270, 14, 2;
L_0x55fff7735a20 .part L_0x55fff7735270, 16, 2;
L_0x55fff7735b20 .part L_0x55fff7735270, 18, 2;
L_0x55fff7735bc0 .part L_0x55fff7735270, 20, 2;
L_0x55fff7735cd0 .part L_0x55fff7735270, 22, 2;
L_0x55fff7735d70 .part L_0x55fff7735270, 24, 2;
L_0x55fff7735e90 .part L_0x55fff7735270, 26, 2;
L_0x55fff7735f30 .part L_0x55fff7735270, 28, 2;
L_0x55fff7736780 .part L_0x55fff7735270, 14, 2;
L_0x55fff7736820 .part L_0x55fff7735270, 30, 2;
S_0x55fff75d5dd0 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d5ff0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75d60d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d5dd0;
 .timescale 0 0;
v0x55fff75d62b0_0 .net *"_ivl_0", 1 0, L_0x55fff77353b0;  1 drivers
S_0x55fff75d63b0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d65d0 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75d6690 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d63b0;
 .timescale 0 0;
v0x55fff75d6870_0 .net *"_ivl_0", 1 0, L_0x55fff77354a0;  1 drivers
S_0x55fff75d6970 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d6ba0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75d6c60 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d6970;
 .timescale 0 0;
v0x55fff75d6e40_0 .net *"_ivl_0", 1 0, L_0x55fff7735540;  1 drivers
S_0x55fff75d6f40 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d7140 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75d7220 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d6f40;
 .timescale 0 0;
v0x55fff75d7400_0 .net *"_ivl_0", 1 0, L_0x55fff7735670;  1 drivers
S_0x55fff75d7500 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d7750 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff75d7830 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d7500;
 .timescale 0 0;
v0x55fff75d7a10_0 .net *"_ivl_0", 1 0, L_0x55fff7735710;  1 drivers
S_0x55fff75d7b10 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d7d10 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff75d7df0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d7b10;
 .timescale 0 0;
v0x55fff75d7fd0_0 .net *"_ivl_0", 1 0, L_0x55fff77357f0;  1 drivers
S_0x55fff75d80d0 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d82d0 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff75d83b0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d80d0;
 .timescale 0 0;
v0x55fff75d8590_0 .net *"_ivl_0", 1 0, L_0x55fff7735890;  1 drivers
S_0x55fff75d8690 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d8890 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff75d8970 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d8690;
 .timescale 0 0;
v0x55fff75d8b50_0 .net *"_ivl_0", 1 0, L_0x55fff7735980;  1 drivers
S_0x55fff75d8c50 .scope generate, "parallel_stitch_up[16]" "parallel_stitch_up[16]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d7700 .param/l "i" 0 2 68, +C4<010000>;
S_0x55fff75d8ee0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d8c50;
 .timescale 0 0;
v0x55fff75d90c0_0 .net *"_ivl_0", 1 0, L_0x55fff7735a20;  1 drivers
S_0x55fff75d91c0 .scope generate, "parallel_stitch_up[18]" "parallel_stitch_up[18]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d93c0 .param/l "i" 0 2 68, +C4<010010>;
S_0x55fff75d94a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d91c0;
 .timescale 0 0;
v0x55fff75d9680_0 .net *"_ivl_0", 1 0, L_0x55fff7735b20;  1 drivers
S_0x55fff75d9780 .scope generate, "parallel_stitch_up[20]" "parallel_stitch_up[20]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d9980 .param/l "i" 0 2 68, +C4<010100>;
S_0x55fff75d9a60 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d9780;
 .timescale 0 0;
v0x55fff75d9c40_0 .net *"_ivl_0", 1 0, L_0x55fff7735bc0;  1 drivers
S_0x55fff75d9d40 .scope generate, "parallel_stitch_up[22]" "parallel_stitch_up[22]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75d9f40 .param/l "i" 0 2 68, +C4<010110>;
S_0x55fff75da020 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75d9d40;
 .timescale 0 0;
v0x55fff75da200_0 .net *"_ivl_0", 1 0, L_0x55fff7735cd0;  1 drivers
S_0x55fff75da300 .scope generate, "parallel_stitch_up[24]" "parallel_stitch_up[24]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75da500 .param/l "i" 0 2 68, +C4<011000>;
S_0x55fff75da5e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75da300;
 .timescale 0 0;
v0x55fff75da7c0_0 .net *"_ivl_0", 1 0, L_0x55fff7735d70;  1 drivers
S_0x55fff75da8c0 .scope generate, "parallel_stitch_up[26]" "parallel_stitch_up[26]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75daac0 .param/l "i" 0 2 68, +C4<011010>;
S_0x55fff75daba0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75da8c0;
 .timescale 0 0;
v0x55fff75dad80_0 .net *"_ivl_0", 1 0, L_0x55fff7735e90;  1 drivers
S_0x55fff75dae80 .scope generate, "parallel_stitch_up[28]" "parallel_stitch_up[28]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75db080 .param/l "i" 0 2 68, +C4<011100>;
S_0x55fff75db160 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75dae80;
 .timescale 0 0;
v0x55fff75db340_0 .net *"_ivl_0", 1 0, L_0x55fff7735f30;  1 drivers
S_0x55fff75db440 .scope generate, "parallel_stitch_up[30]" "parallel_stitch_up[30]" 2 68, 2 68 0, S_0x55fff75d5bd0;
 .timescale 0 0;
P_0x55fff75db640 .param/l "i" 0 2 68, +C4<011110>;
S_0x55fff75db720 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75db440;
 .timescale 0 0;
S_0x55fff75db900 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff75db720;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7735c60 .functor AND 1, L_0x55fff7736060, L_0x55fff7736100, C4<1>, C4<1>;
L_0x55fff7736470 .functor AND 1, L_0x55fff7736290, L_0x55fff7736380, C4<1>, C4<1>;
L_0x55fff7736620 .functor OR 1, L_0x55fff7736470, L_0x55fff7736580, C4<0>, C4<0>;
v0x55fff75dbb70_0 .net *"_ivl_12", 0 0, L_0x55fff7736290;  1 drivers
v0x55fff75dbc70_0 .net *"_ivl_14", 0 0, L_0x55fff7736380;  1 drivers
v0x55fff75dbd50_0 .net *"_ivl_15", 0 0, L_0x55fff7736470;  1 drivers
v0x55fff75dbe10_0 .net *"_ivl_18", 0 0, L_0x55fff7736580;  1 drivers
v0x55fff75dbef0_0 .net *"_ivl_19", 0 0, L_0x55fff7736620;  1 drivers
v0x55fff75dc020_0 .net *"_ivl_3", 0 0, L_0x55fff7736060;  1 drivers
v0x55fff75dc100_0 .net *"_ivl_5", 0 0, L_0x55fff7736100;  1 drivers
v0x55fff75dc1e0_0 .net *"_ivl_6", 0 0, L_0x55fff7735c60;  1 drivers
v0x55fff75dc2c0_0 .net "qh", 1 0, L_0x55fff7736820;  1 drivers
v0x55fff75dc3a0_0 .net "ql", 1 0, L_0x55fff7736780;  1 drivers
v0x55fff75dc480_0 .net "r", 1 0, L_0x55fff77361a0;  1 drivers
L_0x55fff7736060 .part L_0x55fff7736820, 0, 1;
L_0x55fff7736100 .part L_0x55fff7736780, 0, 1;
L_0x55fff77361a0 .concat8 [ 1 1 0 0], L_0x55fff7735c60, L_0x55fff7736620;
L_0x55fff7736290 .part L_0x55fff7736820, 0, 1;
L_0x55fff7736380 .part L_0x55fff7736780, 1, 1;
L_0x55fff7736580 .part L_0x55fff7736820, 1, 1;
S_0x55fff75dc5e0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75d5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "q";
    .port_info 1 /OUTPUT 16 "r";
P_0x55fff75dc770 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000001000>;
v0x55fff75eb090_0 .net "q", 15 0, L_0x55fff772e850;  1 drivers
v0x55fff75eb190_0 .net "r", 15 0, L_0x55fff772e580;  1 drivers
L_0x55fff772aa90 .part L_0x55fff772e850, 0, 8;
L_0x55fff772d440 .part L_0x55fff772e850, 8, 8;
LS_0x55fff772e580_0_0 .concat8 [ 2 2 2 2], L_0x55fff772d670, L_0x55fff772d760, L_0x55fff772d800, L_0x55fff772d930;
LS_0x55fff772e580_0_4 .concat8 [ 2 2 2 2], L_0x55fff772d9d0, L_0x55fff772da70, L_0x55fff772db10, L_0x55fff772de00;
L_0x55fff772e580 .concat8 [ 8 8 0 0], LS_0x55fff772e580_0_0, LS_0x55fff772e580_0_4;
S_0x55fff75dc810 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75dc5e0;
 .timescale 0 0;
v0x55fff75eafb0_0 .net "r_temp", 15 0, L_0x55fff772d530;  1 drivers
L_0x55fff772d530 .concat8 [ 8 8 0 0], L_0x55fff772a900, L_0x55fff772d2b0;
L_0x55fff772d670 .part L_0x55fff772d530, 0, 2;
L_0x55fff772d760 .part L_0x55fff772d530, 2, 2;
L_0x55fff772d800 .part L_0x55fff772d530, 4, 2;
L_0x55fff772d930 .part L_0x55fff772d530, 6, 2;
L_0x55fff772d9d0 .part L_0x55fff772d530, 8, 2;
L_0x55fff772da70 .part L_0x55fff772d530, 10, 2;
L_0x55fff772db10 .part L_0x55fff772d530, 12, 2;
L_0x55fff772e3e0 .part L_0x55fff772d530, 6, 2;
L_0x55fff772e480 .part L_0x55fff772d530, 14, 2;
S_0x55fff75dca10 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75dc810;
 .timescale 0 0;
P_0x55fff75dcc30 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75dcd10 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75dca10;
 .timescale 0 0;
v0x55fff75dcef0_0 .net *"_ivl_0", 1 0, L_0x55fff772d670;  1 drivers
S_0x55fff75dcff0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75dc810;
 .timescale 0 0;
P_0x55fff75dd210 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75dd2d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75dcff0;
 .timescale 0 0;
v0x55fff75dd4b0_0 .net *"_ivl_0", 1 0, L_0x55fff772d760;  1 drivers
S_0x55fff75dd5b0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75dc810;
 .timescale 0 0;
P_0x55fff75dd7e0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75dd8a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75dd5b0;
 .timescale 0 0;
v0x55fff75dda80_0 .net *"_ivl_0", 1 0, L_0x55fff772d800;  1 drivers
S_0x55fff75ddb80 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75dc810;
 .timescale 0 0;
P_0x55fff75ddd80 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75dde60 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ddb80;
 .timescale 0 0;
v0x55fff75de040_0 .net *"_ivl_0", 1 0, L_0x55fff772d930;  1 drivers
S_0x55fff75de140 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff75dc810;
 .timescale 0 0;
P_0x55fff75de390 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff75de470 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75de140;
 .timescale 0 0;
v0x55fff75de650_0 .net *"_ivl_0", 1 0, L_0x55fff772d9d0;  1 drivers
S_0x55fff75de750 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff75dc810;
 .timescale 0 0;
P_0x55fff75de950 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff75dea30 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75de750;
 .timescale 0 0;
v0x55fff75dec10_0 .net *"_ivl_0", 1 0, L_0x55fff772da70;  1 drivers
S_0x55fff75ded10 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff75dc810;
 .timescale 0 0;
P_0x55fff75def10 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff75deff0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ded10;
 .timescale 0 0;
v0x55fff75df1d0_0 .net *"_ivl_0", 1 0, L_0x55fff772db10;  1 drivers
S_0x55fff75df2d0 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff75dc810;
 .timescale 0 0;
P_0x55fff75df4d0 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff75df5b0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75df2d0;
 .timescale 0 0;
S_0x55fff75df790 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff75df5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff772dd40 .functor AND 1, L_0x55fff772dc00, L_0x55fff772dca0, C4<1>, C4<1>;
L_0x55fff772e0d0 .functor AND 1, L_0x55fff772def0, L_0x55fff772dfe0, C4<1>, C4<1>;
L_0x55fff772e280 .functor OR 1, L_0x55fff772e0d0, L_0x55fff772e1e0, C4<0>, C4<0>;
v0x55fff75dfa00_0 .net *"_ivl_12", 0 0, L_0x55fff772def0;  1 drivers
v0x55fff75dfb00_0 .net *"_ivl_14", 0 0, L_0x55fff772dfe0;  1 drivers
v0x55fff75dfbe0_0 .net *"_ivl_15", 0 0, L_0x55fff772e0d0;  1 drivers
v0x55fff75dfca0_0 .net *"_ivl_18", 0 0, L_0x55fff772e1e0;  1 drivers
v0x55fff75dfd80_0 .net *"_ivl_19", 0 0, L_0x55fff772e280;  1 drivers
v0x55fff75dfeb0_0 .net *"_ivl_3", 0 0, L_0x55fff772dc00;  1 drivers
v0x55fff75dff90_0 .net *"_ivl_5", 0 0, L_0x55fff772dca0;  1 drivers
v0x55fff75e0070_0 .net *"_ivl_6", 0 0, L_0x55fff772dd40;  1 drivers
v0x55fff75e0150_0 .net "qh", 1 0, L_0x55fff772e480;  1 drivers
v0x55fff75e0230_0 .net "ql", 1 0, L_0x55fff772e3e0;  1 drivers
v0x55fff75e0310_0 .net "r", 1 0, L_0x55fff772de00;  1 drivers
L_0x55fff772dc00 .part L_0x55fff772e480, 0, 1;
L_0x55fff772dca0 .part L_0x55fff772e3e0, 0, 1;
L_0x55fff772de00 .concat8 [ 1 1 0 0], L_0x55fff772dd40, L_0x55fff772e280;
L_0x55fff772def0 .part L_0x55fff772e480, 0, 1;
L_0x55fff772dfe0 .part L_0x55fff772e3e0, 1, 1;
L_0x55fff772e1e0 .part L_0x55fff772e480, 1, 1;
S_0x55fff75e0470 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75dc810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff75de340 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff75e5790_0 .net "q", 7 0, L_0x55fff772aa90;  1 drivers
v0x55fff75e5890_0 .net "r", 7 0, L_0x55fff772a900;  1 drivers
L_0x55fff7728d60 .part L_0x55fff772aa90, 0, 4;
L_0x55fff7729a20 .part L_0x55fff772aa90, 4, 4;
L_0x55fff772a900 .concat8 [ 2 2 2 2], L_0x55fff7729c90, L_0x55fff7729d80, L_0x55fff7729e20, L_0x55fff772a150;
S_0x55fff75e0770 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75e0470;
 .timescale 0 0;
v0x55fff75e56b0_0 .net "r_temp", 7 0, L_0x55fff7729b50;  1 drivers
L_0x55fff7729b50 .concat8 [ 4 4 0 0], L_0x55fff7728c70, L_0x55fff7729930;
L_0x55fff7729c90 .part L_0x55fff7729b50, 0, 2;
L_0x55fff7729d80 .part L_0x55fff7729b50, 2, 2;
L_0x55fff7729e20 .part L_0x55fff7729b50, 4, 2;
L_0x55fff772a730 .part L_0x55fff7729b50, 2, 2;
L_0x55fff772a7d0 .part L_0x55fff7729b50, 6, 2;
S_0x55fff75e0970 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75e0770;
 .timescale 0 0;
P_0x55fff75e0b90 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75e0c70 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75e0970;
 .timescale 0 0;
v0x55fff75e0e50_0 .net *"_ivl_0", 1 0, L_0x55fff7729c90;  1 drivers
S_0x55fff75e0f50 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75e0770;
 .timescale 0 0;
P_0x55fff75e1170 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75e1230 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75e0f50;
 .timescale 0 0;
v0x55fff75e1410_0 .net *"_ivl_0", 1 0, L_0x55fff7729d80;  1 drivers
S_0x55fff75e1510 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75e0770;
 .timescale 0 0;
P_0x55fff75e1740 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75e1800 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75e1510;
 .timescale 0 0;
v0x55fff75e19e0_0 .net *"_ivl_0", 1 0, L_0x55fff7729e20;  1 drivers
S_0x55fff75e1ae0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75e0770;
 .timescale 0 0;
P_0x55fff75e1ce0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75e1dc0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75e1ae0;
 .timescale 0 0;
S_0x55fff75e1fa0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff75e1dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff772a090 .functor AND 1, L_0x55fff7729f50, L_0x55fff7729ff0, C4<1>, C4<1>;
L_0x55fff772a420 .functor AND 1, L_0x55fff772a240, L_0x55fff772a330, C4<1>, C4<1>;
L_0x55fff772a5d0 .functor OR 1, L_0x55fff772a420, L_0x55fff772a530, C4<0>, C4<0>;
v0x55fff75e2210_0 .net *"_ivl_12", 0 0, L_0x55fff772a240;  1 drivers
v0x55fff75e2310_0 .net *"_ivl_14", 0 0, L_0x55fff772a330;  1 drivers
v0x55fff75e23f0_0 .net *"_ivl_15", 0 0, L_0x55fff772a420;  1 drivers
v0x55fff75e24e0_0 .net *"_ivl_18", 0 0, L_0x55fff772a530;  1 drivers
v0x55fff75e25c0_0 .net *"_ivl_19", 0 0, L_0x55fff772a5d0;  1 drivers
v0x55fff75e26f0_0 .net *"_ivl_3", 0 0, L_0x55fff7729f50;  1 drivers
v0x55fff75e27d0_0 .net *"_ivl_5", 0 0, L_0x55fff7729ff0;  1 drivers
v0x55fff75e28b0_0 .net *"_ivl_6", 0 0, L_0x55fff772a090;  1 drivers
v0x55fff75e2990_0 .net "qh", 1 0, L_0x55fff772a7d0;  1 drivers
v0x55fff75e2a70_0 .net "ql", 1 0, L_0x55fff772a730;  1 drivers
v0x55fff75e2b50_0 .net "r", 1 0, L_0x55fff772a150;  1 drivers
L_0x55fff7729f50 .part L_0x55fff772a7d0, 0, 1;
L_0x55fff7729ff0 .part L_0x55fff772a730, 0, 1;
L_0x55fff772a150 .concat8 [ 1 1 0 0], L_0x55fff772a090, L_0x55fff772a5d0;
L_0x55fff772a240 .part L_0x55fff772a7d0, 0, 1;
L_0x55fff772a330 .part L_0x55fff772a730, 1, 1;
L_0x55fff772a530 .part L_0x55fff772a7d0, 1, 1;
S_0x55fff75e2cb0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75e0770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff75e2e90 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff75e3f80_0 .net "q", 3 0, L_0x55fff7728d60;  1 drivers
v0x55fff75e4080_0 .net "r", 3 0, L_0x55fff7728c70;  1 drivers
L_0x55fff7726890 .part L_0x55fff7728d60, 0, 2;
L_0x55fff7728ae0 .part L_0x55fff7728d60, 0, 2;
L_0x55fff7728bd0 .part L_0x55fff7728d60, 2, 2;
L_0x55fff7728c70 .concat8 [ 2 2 0 0], L_0x55fff7726890, L_0x55fff7726b80;
S_0x55fff75e2fc0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff75e2cb0;
 .timescale 0 0;
v0x55fff75e3ea0_0 .net *"_ivl_0", 1 0, L_0x55fff7726890;  1 drivers
S_0x55fff75e31c0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff75e2fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7726a70 .functor AND 1, L_0x55fff7726930, L_0x55fff77269d0, C4<1>, C4<1>;
L_0x55fff7726e50 .functor AND 1, L_0x55fff7726c70, L_0x55fff7726d60, C4<1>, C4<1>;
L_0x55fff7727000 .functor OR 1, L_0x55fff7726e50, L_0x55fff7726f60, C4<0>, C4<0>;
v0x55fff75e3430_0 .net *"_ivl_12", 0 0, L_0x55fff7726c70;  1 drivers
v0x55fff75e3530_0 .net *"_ivl_14", 0 0, L_0x55fff7726d60;  1 drivers
v0x55fff75e3610_0 .net *"_ivl_15", 0 0, L_0x55fff7726e50;  1 drivers
v0x55fff75e36d0_0 .net *"_ivl_18", 0 0, L_0x55fff7726f60;  1 drivers
v0x55fff75e37b0_0 .net *"_ivl_19", 0 0, L_0x55fff7727000;  1 drivers
v0x55fff75e38e0_0 .net *"_ivl_3", 0 0, L_0x55fff7726930;  1 drivers
v0x55fff75e39c0_0 .net *"_ivl_5", 0 0, L_0x55fff77269d0;  1 drivers
v0x55fff75e3aa0_0 .net *"_ivl_6", 0 0, L_0x55fff7726a70;  1 drivers
v0x55fff75e3b80_0 .net "qh", 1 0, L_0x55fff7728bd0;  1 drivers
v0x55fff75e3c60_0 .net "ql", 1 0, L_0x55fff7728ae0;  1 drivers
v0x55fff75e3d40_0 .net "r", 1 0, L_0x55fff7726b80;  1 drivers
L_0x55fff7726930 .part L_0x55fff7728bd0, 0, 1;
L_0x55fff77269d0 .part L_0x55fff7728ae0, 0, 1;
L_0x55fff7726b80 .concat8 [ 1 1 0 0], L_0x55fff7726a70, L_0x55fff7727000;
L_0x55fff7726c70 .part L_0x55fff7728bd0, 0, 1;
L_0x55fff7726d60 .part L_0x55fff7728ae0, 1, 1;
L_0x55fff7726f60 .part L_0x55fff7728bd0, 1, 1;
S_0x55fff75e41c0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75e0770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff75e4350 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff75e5470_0 .net "q", 3 0, L_0x55fff7729a20;  1 drivers
v0x55fff75e5570_0 .net "r", 3 0, L_0x55fff7729930;  1 drivers
L_0x55fff7728e90 .part L_0x55fff7729a20, 0, 2;
L_0x55fff7729710 .part L_0x55fff7729a20, 0, 2;
L_0x55fff7729800 .part L_0x55fff7729a20, 2, 2;
L_0x55fff7729930 .concat8 [ 2 2 0 0], L_0x55fff7728e90, L_0x55fff7729130;
S_0x55fff75e4480 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff75e41c0;
 .timescale 0 0;
v0x55fff75e5390_0 .net *"_ivl_0", 1 0, L_0x55fff7728e90;  1 drivers
S_0x55fff75e4680 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff75e4480;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7729070 .functor AND 1, L_0x55fff7728f30, L_0x55fff7728fd0, C4<1>, C4<1>;
L_0x55fff7729400 .functor AND 1, L_0x55fff7729220, L_0x55fff7729310, C4<1>, C4<1>;
L_0x55fff77295b0 .functor OR 1, L_0x55fff7729400, L_0x55fff7729510, C4<0>, C4<0>;
v0x55fff75e48f0_0 .net *"_ivl_12", 0 0, L_0x55fff7729220;  1 drivers
v0x55fff75e49f0_0 .net *"_ivl_14", 0 0, L_0x55fff7729310;  1 drivers
v0x55fff75e4ad0_0 .net *"_ivl_15", 0 0, L_0x55fff7729400;  1 drivers
v0x55fff75e4bc0_0 .net *"_ivl_18", 0 0, L_0x55fff7729510;  1 drivers
v0x55fff75e4ca0_0 .net *"_ivl_19", 0 0, L_0x55fff77295b0;  1 drivers
v0x55fff75e4dd0_0 .net *"_ivl_3", 0 0, L_0x55fff7728f30;  1 drivers
v0x55fff75e4eb0_0 .net *"_ivl_5", 0 0, L_0x55fff7728fd0;  1 drivers
v0x55fff75e4f90_0 .net *"_ivl_6", 0 0, L_0x55fff7729070;  1 drivers
v0x55fff75e5070_0 .net "qh", 1 0, L_0x55fff7729800;  1 drivers
v0x55fff75e5150_0 .net "ql", 1 0, L_0x55fff7729710;  1 drivers
v0x55fff75e5230_0 .net "r", 1 0, L_0x55fff7729130;  1 drivers
L_0x55fff7728f30 .part L_0x55fff7729800, 0, 1;
L_0x55fff7728fd0 .part L_0x55fff7729710, 0, 1;
L_0x55fff7729130 .concat8 [ 1 1 0 0], L_0x55fff7729070, L_0x55fff77295b0;
L_0x55fff7729220 .part L_0x55fff7729800, 0, 1;
L_0x55fff7729310 .part L_0x55fff7729710, 1, 1;
L_0x55fff7729510 .part L_0x55fff7729800, 1, 1;
S_0x55fff75e59d0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75dc810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff75e5b60 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff75ead70_0 .net "q", 7 0, L_0x55fff772d440;  1 drivers
v0x55fff75eae70_0 .net "r", 7 0, L_0x55fff772d2b0;  1 drivers
L_0x55fff772b710 .part L_0x55fff772d440, 0, 4;
L_0x55fff772c3d0 .part L_0x55fff772d440, 4, 4;
L_0x55fff772d2b0 .concat8 [ 2 2 2 2], L_0x55fff772c640, L_0x55fff772c730, L_0x55fff772c7d0, L_0x55fff772cb00;
S_0x55fff75e5cd0 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75e59d0;
 .timescale 0 0;
v0x55fff75eac90_0 .net "r_temp", 7 0, L_0x55fff772c500;  1 drivers
L_0x55fff772c500 .concat8 [ 4 4 0 0], L_0x55fff772b620, L_0x55fff772c2e0;
L_0x55fff772c640 .part L_0x55fff772c500, 0, 2;
L_0x55fff772c730 .part L_0x55fff772c500, 2, 2;
L_0x55fff772c7d0 .part L_0x55fff772c500, 4, 2;
L_0x55fff772d0e0 .part L_0x55fff772c500, 2, 2;
L_0x55fff772d180 .part L_0x55fff772c500, 6, 2;
S_0x55fff75e5ed0 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75e5cd0;
 .timescale 0 0;
P_0x55fff75e60f0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75e61d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75e5ed0;
 .timescale 0 0;
v0x55fff75e63b0_0 .net *"_ivl_0", 1 0, L_0x55fff772c640;  1 drivers
S_0x55fff75e64b0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75e5cd0;
 .timescale 0 0;
P_0x55fff75e66d0 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75e6790 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75e64b0;
 .timescale 0 0;
v0x55fff75e6970_0 .net *"_ivl_0", 1 0, L_0x55fff772c730;  1 drivers
S_0x55fff75e6a70 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75e5cd0;
 .timescale 0 0;
P_0x55fff75e6ca0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75e6d60 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75e6a70;
 .timescale 0 0;
v0x55fff75e6f40_0 .net *"_ivl_0", 1 0, L_0x55fff772c7d0;  1 drivers
S_0x55fff75e7040 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75e5cd0;
 .timescale 0 0;
P_0x55fff75e7240 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75e7320 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75e7040;
 .timescale 0 0;
S_0x55fff75e7500 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff75e7320;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff772ca40 .functor AND 1, L_0x55fff772c900, L_0x55fff772c9a0, C4<1>, C4<1>;
L_0x55fff772cdd0 .functor AND 1, L_0x55fff772cbf0, L_0x55fff772cce0, C4<1>, C4<1>;
L_0x55fff772cf80 .functor OR 1, L_0x55fff772cdd0, L_0x55fff772cee0, C4<0>, C4<0>;
v0x55fff75e7770_0 .net *"_ivl_12", 0 0, L_0x55fff772cbf0;  1 drivers
v0x55fff75e7870_0 .net *"_ivl_14", 0 0, L_0x55fff772cce0;  1 drivers
v0x55fff75e7950_0 .net *"_ivl_15", 0 0, L_0x55fff772cdd0;  1 drivers
v0x55fff75e7a40_0 .net *"_ivl_18", 0 0, L_0x55fff772cee0;  1 drivers
v0x55fff75e7b20_0 .net *"_ivl_19", 0 0, L_0x55fff772cf80;  1 drivers
v0x55fff75e7c50_0 .net *"_ivl_3", 0 0, L_0x55fff772c900;  1 drivers
v0x55fff75e7d30_0 .net *"_ivl_5", 0 0, L_0x55fff772c9a0;  1 drivers
v0x55fff75e7e10_0 .net *"_ivl_6", 0 0, L_0x55fff772ca40;  1 drivers
v0x55fff75e7ef0_0 .net "qh", 1 0, L_0x55fff772d180;  1 drivers
v0x55fff75e7fd0_0 .net "ql", 1 0, L_0x55fff772d0e0;  1 drivers
v0x55fff75e80b0_0 .net "r", 1 0, L_0x55fff772cb00;  1 drivers
L_0x55fff772c900 .part L_0x55fff772d180, 0, 1;
L_0x55fff772c9a0 .part L_0x55fff772d0e0, 0, 1;
L_0x55fff772cb00 .concat8 [ 1 1 0 0], L_0x55fff772ca40, L_0x55fff772cf80;
L_0x55fff772cbf0 .part L_0x55fff772d180, 0, 1;
L_0x55fff772cce0 .part L_0x55fff772d0e0, 1, 1;
L_0x55fff772cee0 .part L_0x55fff772d180, 1, 1;
S_0x55fff75e8210 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75e5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff75e83f0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff75e9520_0 .net "q", 3 0, L_0x55fff772b710;  1 drivers
v0x55fff75e9620_0 .net "r", 3 0, L_0x55fff772b620;  1 drivers
L_0x55fff772ab30 .part L_0x55fff772b710, 0, 2;
L_0x55fff772b400 .part L_0x55fff772b710, 0, 2;
L_0x55fff772b4f0 .part L_0x55fff772b710, 2, 2;
L_0x55fff772b620 .concat8 [ 2 2 0 0], L_0x55fff772ab30, L_0x55fff772ae20;
S_0x55fff75e8560 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff75e8210;
 .timescale 0 0;
v0x55fff75e9440_0 .net *"_ivl_0", 1 0, L_0x55fff772ab30;  1 drivers
S_0x55fff75e8760 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff75e8560;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff772ad10 .functor AND 1, L_0x55fff772abd0, L_0x55fff772ac70, C4<1>, C4<1>;
L_0x55fff772b0f0 .functor AND 1, L_0x55fff772af10, L_0x55fff772b000, C4<1>, C4<1>;
L_0x55fff772b2a0 .functor OR 1, L_0x55fff772b0f0, L_0x55fff772b200, C4<0>, C4<0>;
v0x55fff75e89d0_0 .net *"_ivl_12", 0 0, L_0x55fff772af10;  1 drivers
v0x55fff75e8ad0_0 .net *"_ivl_14", 0 0, L_0x55fff772b000;  1 drivers
v0x55fff75e8bb0_0 .net *"_ivl_15", 0 0, L_0x55fff772b0f0;  1 drivers
v0x55fff75e8c70_0 .net *"_ivl_18", 0 0, L_0x55fff772b200;  1 drivers
v0x55fff75e8d50_0 .net *"_ivl_19", 0 0, L_0x55fff772b2a0;  1 drivers
v0x55fff75e8e80_0 .net *"_ivl_3", 0 0, L_0x55fff772abd0;  1 drivers
v0x55fff75e8f60_0 .net *"_ivl_5", 0 0, L_0x55fff772ac70;  1 drivers
v0x55fff75e9040_0 .net *"_ivl_6", 0 0, L_0x55fff772ad10;  1 drivers
v0x55fff75e9120_0 .net "qh", 1 0, L_0x55fff772b4f0;  1 drivers
v0x55fff75e9200_0 .net "ql", 1 0, L_0x55fff772b400;  1 drivers
v0x55fff75e92e0_0 .net "r", 1 0, L_0x55fff772ae20;  1 drivers
L_0x55fff772abd0 .part L_0x55fff772b4f0, 0, 1;
L_0x55fff772ac70 .part L_0x55fff772b400, 0, 1;
L_0x55fff772ae20 .concat8 [ 1 1 0 0], L_0x55fff772ad10, L_0x55fff772b2a0;
L_0x55fff772af10 .part L_0x55fff772b4f0, 0, 1;
L_0x55fff772b000 .part L_0x55fff772b400, 1, 1;
L_0x55fff772b200 .part L_0x55fff772b4f0, 1, 1;
S_0x55fff75e9760 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75e5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff75e98f0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff75eaa50_0 .net "q", 3 0, L_0x55fff772c3d0;  1 drivers
v0x55fff75eab50_0 .net "r", 3 0, L_0x55fff772c2e0;  1 drivers
L_0x55fff772b840 .part L_0x55fff772c3d0, 0, 2;
L_0x55fff772c0c0 .part L_0x55fff772c3d0, 0, 2;
L_0x55fff772c1b0 .part L_0x55fff772c3d0, 2, 2;
L_0x55fff772c2e0 .concat8 [ 2 2 0 0], L_0x55fff772b840, L_0x55fff772bae0;
S_0x55fff75e9a60 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff75e9760;
 .timescale 0 0;
v0x55fff75ea970_0 .net *"_ivl_0", 1 0, L_0x55fff772b840;  1 drivers
S_0x55fff75e9c60 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff75e9a60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff772ba20 .functor AND 1, L_0x55fff772b8e0, L_0x55fff772b980, C4<1>, C4<1>;
L_0x55fff772bdb0 .functor AND 1, L_0x55fff772bbd0, L_0x55fff772bcc0, C4<1>, C4<1>;
L_0x55fff772bf60 .functor OR 1, L_0x55fff772bdb0, L_0x55fff772bec0, C4<0>, C4<0>;
v0x55fff75e9ed0_0 .net *"_ivl_12", 0 0, L_0x55fff772bbd0;  1 drivers
v0x55fff75e9fd0_0 .net *"_ivl_14", 0 0, L_0x55fff772bcc0;  1 drivers
v0x55fff75ea0b0_0 .net *"_ivl_15", 0 0, L_0x55fff772bdb0;  1 drivers
v0x55fff75ea1a0_0 .net *"_ivl_18", 0 0, L_0x55fff772bec0;  1 drivers
v0x55fff75ea280_0 .net *"_ivl_19", 0 0, L_0x55fff772bf60;  1 drivers
v0x55fff75ea3b0_0 .net *"_ivl_3", 0 0, L_0x55fff772b8e0;  1 drivers
v0x55fff75ea490_0 .net *"_ivl_5", 0 0, L_0x55fff772b980;  1 drivers
v0x55fff75ea570_0 .net *"_ivl_6", 0 0, L_0x55fff772ba20;  1 drivers
v0x55fff75ea650_0 .net "qh", 1 0, L_0x55fff772c1b0;  1 drivers
v0x55fff75ea730_0 .net "ql", 1 0, L_0x55fff772c0c0;  1 drivers
v0x55fff75ea810_0 .net "r", 1 0, L_0x55fff772bae0;  1 drivers
L_0x55fff772b8e0 .part L_0x55fff772c1b0, 0, 1;
L_0x55fff772b980 .part L_0x55fff772c0c0, 0, 1;
L_0x55fff772bae0 .concat8 [ 1 1 0 0], L_0x55fff772ba20, L_0x55fff772bf60;
L_0x55fff772bbd0 .part L_0x55fff772c1b0, 0, 1;
L_0x55fff772bcc0 .part L_0x55fff772c0c0, 1, 1;
L_0x55fff772bec0 .part L_0x55fff772c1b0, 1, 1;
S_0x55fff75eb2d0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75d5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "q";
    .port_info 1 /OUTPUT 16 "r";
P_0x55fff75eb460 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000001000>;
v0x55fff75f9f10_0 .net "q", 15 0, L_0x55fff7735180;  1 drivers
v0x55fff75fa010_0 .net "r", 15 0, L_0x55fff7734eb0;  1 drivers
L_0x55fff7731280 .part L_0x55fff7735180, 0, 8;
L_0x55fff7733d30 .part L_0x55fff7735180, 8, 8;
LS_0x55fff7734eb0_0_0 .concat8 [ 2 2 2 2], L_0x55fff7733f60, L_0x55fff7734050, L_0x55fff77340f0, L_0x55fff7734220;
LS_0x55fff7734eb0_0_4 .concat8 [ 2 2 2 2], L_0x55fff77342c0, L_0x55fff77343a0, L_0x55fff7734440, L_0x55fff7734730;
L_0x55fff7734eb0 .concat8 [ 8 8 0 0], LS_0x55fff7734eb0_0_0, LS_0x55fff7734eb0_0_4;
S_0x55fff75eb5d0 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75eb2d0;
 .timescale 0 0;
v0x55fff75f9e30_0 .net "r_temp", 15 0, L_0x55fff7733e20;  1 drivers
L_0x55fff7733e20 .concat8 [ 8 8 0 0], L_0x55fff77310f0, L_0x55fff7733ba0;
L_0x55fff7733f60 .part L_0x55fff7733e20, 0, 2;
L_0x55fff7734050 .part L_0x55fff7733e20, 2, 2;
L_0x55fff77340f0 .part L_0x55fff7733e20, 4, 2;
L_0x55fff7734220 .part L_0x55fff7733e20, 6, 2;
L_0x55fff77342c0 .part L_0x55fff7733e20, 8, 2;
L_0x55fff77343a0 .part L_0x55fff7733e20, 10, 2;
L_0x55fff7734440 .part L_0x55fff7733e20, 12, 2;
L_0x55fff7734d10 .part L_0x55fff7733e20, 6, 2;
L_0x55fff7734db0 .part L_0x55fff7733e20, 14, 2;
S_0x55fff75eb7d0 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75eb5d0;
 .timescale 0 0;
P_0x55fff75eb9f0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75ebad0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75eb7d0;
 .timescale 0 0;
v0x55fff75ebcb0_0 .net *"_ivl_0", 1 0, L_0x55fff7733f60;  1 drivers
S_0x55fff75ebdb0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75eb5d0;
 .timescale 0 0;
P_0x55fff75ebfd0 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75ec090 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ebdb0;
 .timescale 0 0;
v0x55fff75ec270_0 .net *"_ivl_0", 1 0, L_0x55fff7734050;  1 drivers
S_0x55fff75ec370 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75eb5d0;
 .timescale 0 0;
P_0x55fff75ec5a0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75ec660 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ec370;
 .timescale 0 0;
v0x55fff75ec840_0 .net *"_ivl_0", 1 0, L_0x55fff77340f0;  1 drivers
S_0x55fff75ec940 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75eb5d0;
 .timescale 0 0;
P_0x55fff75ecb40 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75ecc20 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ec940;
 .timescale 0 0;
v0x55fff75ece00_0 .net *"_ivl_0", 1 0, L_0x55fff7734220;  1 drivers
S_0x55fff75ecf00 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff75eb5d0;
 .timescale 0 0;
P_0x55fff75ed150 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff75ed230 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ecf00;
 .timescale 0 0;
v0x55fff75ed410_0 .net *"_ivl_0", 1 0, L_0x55fff77342c0;  1 drivers
S_0x55fff75ed510 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff75eb5d0;
 .timescale 0 0;
P_0x55fff75ed710 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff75ed7f0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ed510;
 .timescale 0 0;
v0x55fff75ed9d0_0 .net *"_ivl_0", 1 0, L_0x55fff77343a0;  1 drivers
S_0x55fff75edad0 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff75eb5d0;
 .timescale 0 0;
P_0x55fff75edcd0 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff75eddb0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75edad0;
 .timescale 0 0;
v0x55fff75edf90_0 .net *"_ivl_0", 1 0, L_0x55fff7734440;  1 drivers
S_0x55fff75ee090 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff75eb5d0;
 .timescale 0 0;
P_0x55fff75ee290 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff75ee370 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75ee090;
 .timescale 0 0;
S_0x55fff75ee550 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff75ee370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7734670 .functor AND 1, L_0x55fff7734530, L_0x55fff77345d0, C4<1>, C4<1>;
L_0x55fff7734a00 .functor AND 1, L_0x55fff7734820, L_0x55fff7734910, C4<1>, C4<1>;
L_0x55fff7734bb0 .functor OR 1, L_0x55fff7734a00, L_0x55fff7734b10, C4<0>, C4<0>;
v0x55fff75ee7c0_0 .net *"_ivl_12", 0 0, L_0x55fff7734820;  1 drivers
v0x55fff75ee8c0_0 .net *"_ivl_14", 0 0, L_0x55fff7734910;  1 drivers
v0x55fff75ee9a0_0 .net *"_ivl_15", 0 0, L_0x55fff7734a00;  1 drivers
v0x55fff75eea60_0 .net *"_ivl_18", 0 0, L_0x55fff7734b10;  1 drivers
v0x55fff75eeb40_0 .net *"_ivl_19", 0 0, L_0x55fff7734bb0;  1 drivers
v0x55fff75eec70_0 .net *"_ivl_3", 0 0, L_0x55fff7734530;  1 drivers
v0x55fff75eed50_0 .net *"_ivl_5", 0 0, L_0x55fff77345d0;  1 drivers
v0x55fff75eee30_0 .net *"_ivl_6", 0 0, L_0x55fff7734670;  1 drivers
v0x55fff75eef10_0 .net "qh", 1 0, L_0x55fff7734db0;  1 drivers
v0x55fff75eeff0_0 .net "ql", 1 0, L_0x55fff7734d10;  1 drivers
v0x55fff75ef0d0_0 .net "r", 1 0, L_0x55fff7734730;  1 drivers
L_0x55fff7734530 .part L_0x55fff7734db0, 0, 1;
L_0x55fff77345d0 .part L_0x55fff7734d10, 0, 1;
L_0x55fff7734730 .concat8 [ 1 1 0 0], L_0x55fff7734670, L_0x55fff7734bb0;
L_0x55fff7734820 .part L_0x55fff7734db0, 0, 1;
L_0x55fff7734910 .part L_0x55fff7734d10, 1, 1;
L_0x55fff7734b10 .part L_0x55fff7734db0, 1, 1;
S_0x55fff75ef230 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75eb5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff75ed100 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff75f4610_0 .net "q", 7 0, L_0x55fff7731280;  1 drivers
v0x55fff75f4710_0 .net "r", 7 0, L_0x55fff77310f0;  1 drivers
L_0x55fff772f4d0 .part L_0x55fff7731280, 0, 4;
L_0x55fff7730190 .part L_0x55fff7731280, 4, 4;
L_0x55fff77310f0 .concat8 [ 2 2 2 2], L_0x55fff7730400, L_0x55fff77304f0, L_0x55fff7730590, L_0x55fff77308c0;
S_0x55fff75ef570 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75ef230;
 .timescale 0 0;
v0x55fff75f4530_0 .net "r_temp", 7 0, L_0x55fff77302c0;  1 drivers
L_0x55fff77302c0 .concat8 [ 4 4 0 0], L_0x55fff772f3e0, L_0x55fff77300a0;
L_0x55fff7730400 .part L_0x55fff77302c0, 0, 2;
L_0x55fff77304f0 .part L_0x55fff77302c0, 2, 2;
L_0x55fff7730590 .part L_0x55fff77302c0, 4, 2;
L_0x55fff7730ee0 .part L_0x55fff77302c0, 2, 2;
L_0x55fff7730f80 .part L_0x55fff77302c0, 6, 2;
S_0x55fff75ef770 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75ef570;
 .timescale 0 0;
P_0x55fff75ef990 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75efa70 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ef770;
 .timescale 0 0;
v0x55fff75efc50_0 .net *"_ivl_0", 1 0, L_0x55fff7730400;  1 drivers
S_0x55fff75efd50 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75ef570;
 .timescale 0 0;
P_0x55fff75eff70 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75f0030 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75efd50;
 .timescale 0 0;
v0x55fff75f0210_0 .net *"_ivl_0", 1 0, L_0x55fff77304f0;  1 drivers
S_0x55fff75f0310 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75ef570;
 .timescale 0 0;
P_0x55fff75f0540 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75f0600 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75f0310;
 .timescale 0 0;
v0x55fff75f07e0_0 .net *"_ivl_0", 1 0, L_0x55fff7730590;  1 drivers
S_0x55fff75f08e0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75ef570;
 .timescale 0 0;
P_0x55fff75f0ae0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75f0bc0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75f08e0;
 .timescale 0 0;
S_0x55fff75f0da0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff75f0bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7730800 .functor AND 1, L_0x55fff77306c0, L_0x55fff7730760, C4<1>, C4<1>;
L_0x55fff7730b90 .functor AND 1, L_0x55fff77309b0, L_0x55fff7730aa0, C4<1>, C4<1>;
L_0x55fff7730d80 .functor OR 1, L_0x55fff7730b90, L_0x55fff7730ca0, C4<0>, C4<0>;
v0x55fff75f1010_0 .net *"_ivl_12", 0 0, L_0x55fff77309b0;  1 drivers
v0x55fff75f1110_0 .net *"_ivl_14", 0 0, L_0x55fff7730aa0;  1 drivers
v0x55fff75f11f0_0 .net *"_ivl_15", 0 0, L_0x55fff7730b90;  1 drivers
v0x55fff75f12e0_0 .net *"_ivl_18", 0 0, L_0x55fff7730ca0;  1 drivers
v0x55fff75f13c0_0 .net *"_ivl_19", 0 0, L_0x55fff7730d80;  1 drivers
v0x55fff75f14f0_0 .net *"_ivl_3", 0 0, L_0x55fff77306c0;  1 drivers
v0x55fff75f15d0_0 .net *"_ivl_5", 0 0, L_0x55fff7730760;  1 drivers
v0x55fff75f16b0_0 .net *"_ivl_6", 0 0, L_0x55fff7730800;  1 drivers
v0x55fff75f1790_0 .net "qh", 1 0, L_0x55fff7730f80;  1 drivers
v0x55fff75f1870_0 .net "ql", 1 0, L_0x55fff7730ee0;  1 drivers
v0x55fff75f1950_0 .net "r", 1 0, L_0x55fff77308c0;  1 drivers
L_0x55fff77306c0 .part L_0x55fff7730f80, 0, 1;
L_0x55fff7730760 .part L_0x55fff7730ee0, 0, 1;
L_0x55fff77308c0 .concat8 [ 1 1 0 0], L_0x55fff7730800, L_0x55fff7730d80;
L_0x55fff77309b0 .part L_0x55fff7730f80, 0, 1;
L_0x55fff7730aa0 .part L_0x55fff7730ee0, 1, 1;
L_0x55fff7730ca0 .part L_0x55fff7730f80, 1, 1;
S_0x55fff75f1ab0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75ef570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff75f1c90 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff75f2dc0_0 .net "q", 3 0, L_0x55fff772f4d0;  1 drivers
v0x55fff75f2ec0_0 .net "r", 3 0, L_0x55fff772f3e0;  1 drivers
L_0x55fff772e8f0 .part L_0x55fff772f4d0, 0, 2;
L_0x55fff772f1c0 .part L_0x55fff772f4d0, 0, 2;
L_0x55fff772f2b0 .part L_0x55fff772f4d0, 2, 2;
L_0x55fff772f3e0 .concat8 [ 2 2 0 0], L_0x55fff772e8f0, L_0x55fff772ebe0;
S_0x55fff75f1e00 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff75f1ab0;
 .timescale 0 0;
v0x55fff75f2ce0_0 .net *"_ivl_0", 1 0, L_0x55fff772e8f0;  1 drivers
S_0x55fff75f2000 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff75f1e00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff772ead0 .functor AND 1, L_0x55fff772e990, L_0x55fff772ea30, C4<1>, C4<1>;
L_0x55fff772eeb0 .functor AND 1, L_0x55fff772ecd0, L_0x55fff772edc0, C4<1>, C4<1>;
L_0x55fff772f060 .functor OR 1, L_0x55fff772eeb0, L_0x55fff772efc0, C4<0>, C4<0>;
v0x55fff75f2270_0 .net *"_ivl_12", 0 0, L_0x55fff772ecd0;  1 drivers
v0x55fff75f2370_0 .net *"_ivl_14", 0 0, L_0x55fff772edc0;  1 drivers
v0x55fff75f2450_0 .net *"_ivl_15", 0 0, L_0x55fff772eeb0;  1 drivers
v0x55fff75f2510_0 .net *"_ivl_18", 0 0, L_0x55fff772efc0;  1 drivers
v0x55fff75f25f0_0 .net *"_ivl_19", 0 0, L_0x55fff772f060;  1 drivers
v0x55fff75f2720_0 .net *"_ivl_3", 0 0, L_0x55fff772e990;  1 drivers
v0x55fff75f2800_0 .net *"_ivl_5", 0 0, L_0x55fff772ea30;  1 drivers
v0x55fff75f28e0_0 .net *"_ivl_6", 0 0, L_0x55fff772ead0;  1 drivers
v0x55fff75f29c0_0 .net "qh", 1 0, L_0x55fff772f2b0;  1 drivers
v0x55fff75f2aa0_0 .net "ql", 1 0, L_0x55fff772f1c0;  1 drivers
v0x55fff75f2b80_0 .net "r", 1 0, L_0x55fff772ebe0;  1 drivers
L_0x55fff772e990 .part L_0x55fff772f2b0, 0, 1;
L_0x55fff772ea30 .part L_0x55fff772f1c0, 0, 1;
L_0x55fff772ebe0 .concat8 [ 1 1 0 0], L_0x55fff772ead0, L_0x55fff772f060;
L_0x55fff772ecd0 .part L_0x55fff772f2b0, 0, 1;
L_0x55fff772edc0 .part L_0x55fff772f1c0, 1, 1;
L_0x55fff772efc0 .part L_0x55fff772f2b0, 1, 1;
S_0x55fff75f3000 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75ef570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff75f3190 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff75f42f0_0 .net "q", 3 0, L_0x55fff7730190;  1 drivers
v0x55fff75f43f0_0 .net "r", 3 0, L_0x55fff77300a0;  1 drivers
L_0x55fff772f600 .part L_0x55fff7730190, 0, 2;
L_0x55fff772fe80 .part L_0x55fff7730190, 0, 2;
L_0x55fff772ff70 .part L_0x55fff7730190, 2, 2;
L_0x55fff77300a0 .concat8 [ 2 2 0 0], L_0x55fff772f600, L_0x55fff772f8a0;
S_0x55fff75f3300 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff75f3000;
 .timescale 0 0;
v0x55fff75f4210_0 .net *"_ivl_0", 1 0, L_0x55fff772f600;  1 drivers
S_0x55fff75f3500 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff75f3300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff772f7e0 .functor AND 1, L_0x55fff772f6a0, L_0x55fff772f740, C4<1>, C4<1>;
L_0x55fff772fb70 .functor AND 1, L_0x55fff772f990, L_0x55fff772fa80, C4<1>, C4<1>;
L_0x55fff772fd20 .functor OR 1, L_0x55fff772fb70, L_0x55fff772fc80, C4<0>, C4<0>;
v0x55fff75f3770_0 .net *"_ivl_12", 0 0, L_0x55fff772f990;  1 drivers
v0x55fff75f3870_0 .net *"_ivl_14", 0 0, L_0x55fff772fa80;  1 drivers
v0x55fff75f3950_0 .net *"_ivl_15", 0 0, L_0x55fff772fb70;  1 drivers
v0x55fff75f3a40_0 .net *"_ivl_18", 0 0, L_0x55fff772fc80;  1 drivers
v0x55fff75f3b20_0 .net *"_ivl_19", 0 0, L_0x55fff772fd20;  1 drivers
v0x55fff75f3c50_0 .net *"_ivl_3", 0 0, L_0x55fff772f6a0;  1 drivers
v0x55fff75f3d30_0 .net *"_ivl_5", 0 0, L_0x55fff772f740;  1 drivers
v0x55fff75f3e10_0 .net *"_ivl_6", 0 0, L_0x55fff772f7e0;  1 drivers
v0x55fff75f3ef0_0 .net "qh", 1 0, L_0x55fff772ff70;  1 drivers
v0x55fff75f3fd0_0 .net "ql", 1 0, L_0x55fff772fe80;  1 drivers
v0x55fff75f40b0_0 .net "r", 1 0, L_0x55fff772f8a0;  1 drivers
L_0x55fff772f6a0 .part L_0x55fff772ff70, 0, 1;
L_0x55fff772f740 .part L_0x55fff772fe80, 0, 1;
L_0x55fff772f8a0 .concat8 [ 1 1 0 0], L_0x55fff772f7e0, L_0x55fff772fd20;
L_0x55fff772f990 .part L_0x55fff772ff70, 0, 1;
L_0x55fff772fa80 .part L_0x55fff772fe80, 1, 1;
L_0x55fff772fc80 .part L_0x55fff772ff70, 1, 1;
S_0x55fff75f4850 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75eb5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff75f49e0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff75f9bf0_0 .net "q", 7 0, L_0x55fff7733d30;  1 drivers
v0x55fff75f9cf0_0 .net "r", 7 0, L_0x55fff7733ba0;  1 drivers
L_0x55fff7731f40 .part L_0x55fff7733d30, 0, 4;
L_0x55fff7732c40 .part L_0x55fff7733d30, 4, 4;
L_0x55fff7733ba0 .concat8 [ 2 2 2 2], L_0x55fff7732eb0, L_0x55fff7732fa0, L_0x55fff7733040, L_0x55fff7733370;
S_0x55fff75f4b50 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75f4850;
 .timescale 0 0;
v0x55fff75f9b10_0 .net "r_temp", 7 0, L_0x55fff7732d70;  1 drivers
L_0x55fff7732d70 .concat8 [ 4 4 0 0], L_0x55fff7731e50, L_0x55fff7732b50;
L_0x55fff7732eb0 .part L_0x55fff7732d70, 0, 2;
L_0x55fff7732fa0 .part L_0x55fff7732d70, 2, 2;
L_0x55fff7733040 .part L_0x55fff7732d70, 4, 2;
L_0x55fff7733990 .part L_0x55fff7732d70, 2, 2;
L_0x55fff7733a30 .part L_0x55fff7732d70, 6, 2;
S_0x55fff75f4d50 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75f4b50;
 .timescale 0 0;
P_0x55fff75f4f70 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75f5050 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75f4d50;
 .timescale 0 0;
v0x55fff75f5230_0 .net *"_ivl_0", 1 0, L_0x55fff7732eb0;  1 drivers
S_0x55fff75f5330 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75f4b50;
 .timescale 0 0;
P_0x55fff75f5550 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75f5610 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75f5330;
 .timescale 0 0;
v0x55fff75f57f0_0 .net *"_ivl_0", 1 0, L_0x55fff7732fa0;  1 drivers
S_0x55fff75f58f0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75f4b50;
 .timescale 0 0;
P_0x55fff75f5b20 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75f5be0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75f58f0;
 .timescale 0 0;
v0x55fff75f5dc0_0 .net *"_ivl_0", 1 0, L_0x55fff7733040;  1 drivers
S_0x55fff75f5ec0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75f4b50;
 .timescale 0 0;
P_0x55fff75f60c0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75f61a0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75f5ec0;
 .timescale 0 0;
S_0x55fff75f6380 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff75f61a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77332b0 .functor AND 1, L_0x55fff7733170, L_0x55fff7733210, C4<1>, C4<1>;
L_0x55fff7733640 .functor AND 1, L_0x55fff7733460, L_0x55fff7733550, C4<1>, C4<1>;
L_0x55fff7733830 .functor OR 1, L_0x55fff7733640, L_0x55fff7733750, C4<0>, C4<0>;
v0x55fff75f65f0_0 .net *"_ivl_12", 0 0, L_0x55fff7733460;  1 drivers
v0x55fff75f66f0_0 .net *"_ivl_14", 0 0, L_0x55fff7733550;  1 drivers
v0x55fff75f67d0_0 .net *"_ivl_15", 0 0, L_0x55fff7733640;  1 drivers
v0x55fff75f68c0_0 .net *"_ivl_18", 0 0, L_0x55fff7733750;  1 drivers
v0x55fff75f69a0_0 .net *"_ivl_19", 0 0, L_0x55fff7733830;  1 drivers
v0x55fff75f6ad0_0 .net *"_ivl_3", 0 0, L_0x55fff7733170;  1 drivers
v0x55fff75f6bb0_0 .net *"_ivl_5", 0 0, L_0x55fff7733210;  1 drivers
v0x55fff75f6c90_0 .net *"_ivl_6", 0 0, L_0x55fff77332b0;  1 drivers
v0x55fff75f6d70_0 .net "qh", 1 0, L_0x55fff7733a30;  1 drivers
v0x55fff75f6e50_0 .net "ql", 1 0, L_0x55fff7733990;  1 drivers
v0x55fff75f6f30_0 .net "r", 1 0, L_0x55fff7733370;  1 drivers
L_0x55fff7733170 .part L_0x55fff7733a30, 0, 1;
L_0x55fff7733210 .part L_0x55fff7733990, 0, 1;
L_0x55fff7733370 .concat8 [ 1 1 0 0], L_0x55fff77332b0, L_0x55fff7733830;
L_0x55fff7733460 .part L_0x55fff7733a30, 0, 1;
L_0x55fff7733550 .part L_0x55fff7733990, 1, 1;
L_0x55fff7733750 .part L_0x55fff7733a30, 1, 1;
S_0x55fff75f7090 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75f4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff75f7270 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff75f83a0_0 .net "q", 3 0, L_0x55fff7731f40;  1 drivers
v0x55fff75f84a0_0 .net "r", 3 0, L_0x55fff7731e50;  1 drivers
L_0x55fff7731320 .part L_0x55fff7731f40, 0, 2;
L_0x55fff7731c30 .part L_0x55fff7731f40, 0, 2;
L_0x55fff7731d20 .part L_0x55fff7731f40, 2, 2;
L_0x55fff7731e50 .concat8 [ 2 2 0 0], L_0x55fff7731320, L_0x55fff7731610;
S_0x55fff75f73e0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff75f7090;
 .timescale 0 0;
v0x55fff75f82c0_0 .net *"_ivl_0", 1 0, L_0x55fff7731320;  1 drivers
S_0x55fff75f75e0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff75f73e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7731500 .functor AND 1, L_0x55fff77313c0, L_0x55fff7731460, C4<1>, C4<1>;
L_0x55fff77318e0 .functor AND 1, L_0x55fff7731700, L_0x55fff77317f0, C4<1>, C4<1>;
L_0x55fff7731ad0 .functor OR 1, L_0x55fff77318e0, L_0x55fff77319f0, C4<0>, C4<0>;
v0x55fff75f7850_0 .net *"_ivl_12", 0 0, L_0x55fff7731700;  1 drivers
v0x55fff75f7950_0 .net *"_ivl_14", 0 0, L_0x55fff77317f0;  1 drivers
v0x55fff75f7a30_0 .net *"_ivl_15", 0 0, L_0x55fff77318e0;  1 drivers
v0x55fff75f7af0_0 .net *"_ivl_18", 0 0, L_0x55fff77319f0;  1 drivers
v0x55fff75f7bd0_0 .net *"_ivl_19", 0 0, L_0x55fff7731ad0;  1 drivers
v0x55fff75f7d00_0 .net *"_ivl_3", 0 0, L_0x55fff77313c0;  1 drivers
v0x55fff75f7de0_0 .net *"_ivl_5", 0 0, L_0x55fff7731460;  1 drivers
v0x55fff75f7ec0_0 .net *"_ivl_6", 0 0, L_0x55fff7731500;  1 drivers
v0x55fff75f7fa0_0 .net "qh", 1 0, L_0x55fff7731d20;  1 drivers
v0x55fff75f8080_0 .net "ql", 1 0, L_0x55fff7731c30;  1 drivers
v0x55fff75f8160_0 .net "r", 1 0, L_0x55fff7731610;  1 drivers
L_0x55fff77313c0 .part L_0x55fff7731d20, 0, 1;
L_0x55fff7731460 .part L_0x55fff7731c30, 0, 1;
L_0x55fff7731610 .concat8 [ 1 1 0 0], L_0x55fff7731500, L_0x55fff7731ad0;
L_0x55fff7731700 .part L_0x55fff7731d20, 0, 1;
L_0x55fff77317f0 .part L_0x55fff7731c30, 1, 1;
L_0x55fff77319f0 .part L_0x55fff7731d20, 1, 1;
S_0x55fff75f85e0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75f4b50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff75f8770 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff75f98d0_0 .net "q", 3 0, L_0x55fff7732c40;  1 drivers
v0x55fff75f99d0_0 .net "r", 3 0, L_0x55fff7732b50;  1 drivers
L_0x55fff7732070 .part L_0x55fff7732c40, 0, 2;
L_0x55fff7732930 .part L_0x55fff7732c40, 0, 2;
L_0x55fff7732a20 .part L_0x55fff7732c40, 2, 2;
L_0x55fff7732b50 .concat8 [ 2 2 0 0], L_0x55fff7732070, L_0x55fff7732310;
S_0x55fff75f88e0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff75f85e0;
 .timescale 0 0;
v0x55fff75f97f0_0 .net *"_ivl_0", 1 0, L_0x55fff7732070;  1 drivers
S_0x55fff75f8ae0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff75f88e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7732250 .functor AND 1, L_0x55fff7732110, L_0x55fff77321b0, C4<1>, C4<1>;
L_0x55fff77325e0 .functor AND 1, L_0x55fff7732400, L_0x55fff77324f0, C4<1>, C4<1>;
L_0x55fff77327d0 .functor OR 1, L_0x55fff77325e0, L_0x55fff77326f0, C4<0>, C4<0>;
v0x55fff75f8d50_0 .net *"_ivl_12", 0 0, L_0x55fff7732400;  1 drivers
v0x55fff75f8e50_0 .net *"_ivl_14", 0 0, L_0x55fff77324f0;  1 drivers
v0x55fff75f8f30_0 .net *"_ivl_15", 0 0, L_0x55fff77325e0;  1 drivers
v0x55fff75f9020_0 .net *"_ivl_18", 0 0, L_0x55fff77326f0;  1 drivers
v0x55fff75f9100_0 .net *"_ivl_19", 0 0, L_0x55fff77327d0;  1 drivers
v0x55fff75f9230_0 .net *"_ivl_3", 0 0, L_0x55fff7732110;  1 drivers
v0x55fff75f9310_0 .net *"_ivl_5", 0 0, L_0x55fff77321b0;  1 drivers
v0x55fff75f93f0_0 .net *"_ivl_6", 0 0, L_0x55fff7732250;  1 drivers
v0x55fff75f94d0_0 .net "qh", 1 0, L_0x55fff7732a20;  1 drivers
v0x55fff75f95b0_0 .net "ql", 1 0, L_0x55fff7732930;  1 drivers
v0x55fff75f9690_0 .net "r", 1 0, L_0x55fff7732310;  1 drivers
L_0x55fff7732110 .part L_0x55fff7732a20, 0, 1;
L_0x55fff77321b0 .part L_0x55fff7732930, 0, 1;
L_0x55fff7732310 .concat8 [ 1 1 0 0], L_0x55fff7732250, L_0x55fff77327d0;
L_0x55fff7732400 .part L_0x55fff7732a20, 0, 1;
L_0x55fff77324f0 .part L_0x55fff7732930, 1, 1;
L_0x55fff77326f0 .part L_0x55fff7732a20, 1, 1;
S_0x55fff75fa470 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75c9390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "q";
    .port_info 1 /OUTPUT 32 "r";
P_0x55fff75fa600 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000010000>;
v0x55fff761f070_0 .net "q", 31 0, L_0x55fff7745fb0;  1 drivers
v0x55fff761f170_0 .net "r", 31 0, L_0x55fff7745a60;  1 drivers
L_0x55fff773d7c0 .part L_0x55fff7745fb0, 0, 16;
L_0x55fff7744170 .part L_0x55fff7745fb0, 16, 16;
LS_0x55fff7745a60_0_0 .concat8 [ 2 2 2 2], L_0x55fff77443a0, L_0x55fff7744490, L_0x55fff7744530, L_0x55fff7744660;
LS_0x55fff7745a60_0_4 .concat8 [ 2 2 2 2], L_0x55fff7744700, L_0x55fff77447e0, L_0x55fff7744880, L_0x55fff7744a80;
LS_0x55fff7745a60_0_8 .concat8 [ 2 2 2 2], L_0x55fff7744b20, L_0x55fff7744c20, L_0x55fff7744cc0, L_0x55fff7744dd0;
LS_0x55fff7745a60_0_12 .concat8 [ 2 2 2 2], L_0x55fff7744e70, L_0x55fff7744f90, L_0x55fff7745030, L_0x55fff77452a0;
L_0x55fff7745a60 .concat8 [ 8 8 8 8], LS_0x55fff7745a60_0_0, LS_0x55fff7745a60_0_4, LS_0x55fff7745a60_0_8, LS_0x55fff7745a60_0_12;
S_0x55fff75fa770 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff75fa470;
 .timescale 0 0;
v0x55fff761ef90_0 .net "r_temp", 31 0, L_0x55fff7744260;  1 drivers
L_0x55fff7744260 .concat8 [ 16 16 0 0], L_0x55fff773d4f0, L_0x55fff7743ea0;
L_0x55fff77443a0 .part L_0x55fff7744260, 0, 2;
L_0x55fff7744490 .part L_0x55fff7744260, 2, 2;
L_0x55fff7744530 .part L_0x55fff7744260, 4, 2;
L_0x55fff7744660 .part L_0x55fff7744260, 6, 2;
L_0x55fff7744700 .part L_0x55fff7744260, 8, 2;
L_0x55fff77447e0 .part L_0x55fff7744260, 10, 2;
L_0x55fff7744880 .part L_0x55fff7744260, 12, 2;
L_0x55fff7744a80 .part L_0x55fff7744260, 14, 2;
L_0x55fff7744b20 .part L_0x55fff7744260, 16, 2;
L_0x55fff7744c20 .part L_0x55fff7744260, 18, 2;
L_0x55fff7744cc0 .part L_0x55fff7744260, 20, 2;
L_0x55fff7744dd0 .part L_0x55fff7744260, 22, 2;
L_0x55fff7744e70 .part L_0x55fff7744260, 24, 2;
L_0x55fff7744f90 .part L_0x55fff7744260, 26, 2;
L_0x55fff7745030 .part L_0x55fff7744260, 28, 2;
L_0x55fff7745880 .part L_0x55fff7744260, 14, 2;
L_0x55fff7745920 .part L_0x55fff7744260, 30, 2;
S_0x55fff75fa970 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fab90 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff75fac70 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fa970;
 .timescale 0 0;
v0x55fff75fae50_0 .net *"_ivl_0", 1 0, L_0x55fff77443a0;  1 drivers
S_0x55fff75faf50 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fb170 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff75fb230 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75faf50;
 .timescale 0 0;
v0x55fff75fb410_0 .net *"_ivl_0", 1 0, L_0x55fff7744490;  1 drivers
S_0x55fff75fb510 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fb740 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff75fb800 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fb510;
 .timescale 0 0;
v0x55fff75fb9e0_0 .net *"_ivl_0", 1 0, L_0x55fff7744530;  1 drivers
S_0x55fff75fbae0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fbce0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff75fbdc0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fbae0;
 .timescale 0 0;
v0x55fff75fbfa0_0 .net *"_ivl_0", 1 0, L_0x55fff7744660;  1 drivers
S_0x55fff75fc0a0 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fc2f0 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff75fc3d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fc0a0;
 .timescale 0 0;
v0x55fff75fc5b0_0 .net *"_ivl_0", 1 0, L_0x55fff7744700;  1 drivers
S_0x55fff75fc6b0 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fc8b0 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff75fc990 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fc6b0;
 .timescale 0 0;
v0x55fff75fcb70_0 .net *"_ivl_0", 1 0, L_0x55fff77447e0;  1 drivers
S_0x55fff75fcc70 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fce70 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff75fcf50 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fcc70;
 .timescale 0 0;
v0x55fff75fd130_0 .net *"_ivl_0", 1 0, L_0x55fff7744880;  1 drivers
S_0x55fff75fd230 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fd430 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff75fd510 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fd230;
 .timescale 0 0;
v0x55fff75fd6f0_0 .net *"_ivl_0", 1 0, L_0x55fff7744a80;  1 drivers
S_0x55fff75fd7f0 .scope generate, "parallel_stitch_up[16]" "parallel_stitch_up[16]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fc2a0 .param/l "i" 0 2 68, +C4<010000>;
S_0x55fff75fda80 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fd7f0;
 .timescale 0 0;
v0x55fff75fdc60_0 .net *"_ivl_0", 1 0, L_0x55fff7744b20;  1 drivers
S_0x55fff75fdd60 .scope generate, "parallel_stitch_up[18]" "parallel_stitch_up[18]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fdf60 .param/l "i" 0 2 68, +C4<010010>;
S_0x55fff75fe040 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fdd60;
 .timescale 0 0;
v0x55fff75fe220_0 .net *"_ivl_0", 1 0, L_0x55fff7744c20;  1 drivers
S_0x55fff75fe320 .scope generate, "parallel_stitch_up[20]" "parallel_stitch_up[20]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75fe520 .param/l "i" 0 2 68, +C4<010100>;
S_0x55fff75fe600 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fe320;
 .timescale 0 0;
v0x55fff75fe7e0_0 .net *"_ivl_0", 1 0, L_0x55fff7744cc0;  1 drivers
S_0x55fff75fe8e0 .scope generate, "parallel_stitch_up[22]" "parallel_stitch_up[22]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75feae0 .param/l "i" 0 2 68, +C4<010110>;
S_0x55fff75febc0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75fe8e0;
 .timescale 0 0;
v0x55fff75feda0_0 .net *"_ivl_0", 1 0, L_0x55fff7744dd0;  1 drivers
S_0x55fff75feea0 .scope generate, "parallel_stitch_up[24]" "parallel_stitch_up[24]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75ff0a0 .param/l "i" 0 2 68, +C4<011000>;
S_0x55fff75ff180 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75feea0;
 .timescale 0 0;
v0x55fff75ff360_0 .net *"_ivl_0", 1 0, L_0x55fff7744e70;  1 drivers
S_0x55fff75ff460 .scope generate, "parallel_stitch_up[26]" "parallel_stitch_up[26]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75ff660 .param/l "i" 0 2 68, +C4<011010>;
S_0x55fff75ff740 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ff460;
 .timescale 0 0;
v0x55fff75ff920_0 .net *"_ivl_0", 1 0, L_0x55fff7744f90;  1 drivers
S_0x55fff75ffa20 .scope generate, "parallel_stitch_up[28]" "parallel_stitch_up[28]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff75ffc20 .param/l "i" 0 2 68, +C4<011100>;
S_0x55fff75ffd00 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff75ffa20;
 .timescale 0 0;
v0x55fff75ffee0_0 .net *"_ivl_0", 1 0, L_0x55fff7745030;  1 drivers
S_0x55fff75fffe0 .scope generate, "parallel_stitch_up[30]" "parallel_stitch_up[30]" 2 68, 2 68 0, S_0x55fff75fa770;
 .timescale 0 0;
P_0x55fff76001e0 .param/l "i" 0 2 68, +C4<011110>;
S_0x55fff76002c0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff75fffe0;
 .timescale 0 0;
S_0x55fff76004a0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff76002c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7744d60 .functor AND 1, L_0x55fff7745160, L_0x55fff7745200, C4<1>, C4<1>;
L_0x55fff7745570 .functor AND 1, L_0x55fff7745390, L_0x55fff7745480, C4<1>, C4<1>;
L_0x55fff7745720 .functor OR 1, L_0x55fff7745570, L_0x55fff7745680, C4<0>, C4<0>;
v0x55fff7600710_0 .net *"_ivl_12", 0 0, L_0x55fff7745390;  1 drivers
v0x55fff7600810_0 .net *"_ivl_14", 0 0, L_0x55fff7745480;  1 drivers
v0x55fff76008f0_0 .net *"_ivl_15", 0 0, L_0x55fff7745570;  1 drivers
v0x55fff76009b0_0 .net *"_ivl_18", 0 0, L_0x55fff7745680;  1 drivers
v0x55fff7600a90_0 .net *"_ivl_19", 0 0, L_0x55fff7745720;  1 drivers
v0x55fff7600bc0_0 .net *"_ivl_3", 0 0, L_0x55fff7745160;  1 drivers
v0x55fff7600ca0_0 .net *"_ivl_5", 0 0, L_0x55fff7745200;  1 drivers
v0x55fff7600d80_0 .net *"_ivl_6", 0 0, L_0x55fff7744d60;  1 drivers
v0x55fff7600e60_0 .net "qh", 1 0, L_0x55fff7745920;  1 drivers
v0x55fff7600fd0_0 .net "ql", 1 0, L_0x55fff7745880;  1 drivers
v0x55fff76010b0_0 .net "r", 1 0, L_0x55fff77452a0;  1 drivers
L_0x55fff7745160 .part L_0x55fff7745920, 0, 1;
L_0x55fff7745200 .part L_0x55fff7745880, 0, 1;
L_0x55fff77452a0 .concat8 [ 1 1 0 0], L_0x55fff7744d60, L_0x55fff7745720;
L_0x55fff7745390 .part L_0x55fff7745920, 0, 1;
L_0x55fff7745480 .part L_0x55fff7745880, 1, 1;
L_0x55fff7745680 .part L_0x55fff7745920, 1, 1;
S_0x55fff7601210 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff75fa770;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "q";
    .port_info 1 /OUTPUT 16 "r";
P_0x55fff76014b0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000001000>;
v0x55fff760fed0_0 .net "q", 15 0, L_0x55fff773d7c0;  1 drivers
v0x55fff760ffd0_0 .net "r", 15 0, L_0x55fff773d4f0;  1 drivers
L_0x55fff7739920 .part L_0x55fff773d7c0, 0, 8;
L_0x55fff773c3d0 .part L_0x55fff773d7c0, 8, 8;
LS_0x55fff773d4f0_0_0 .concat8 [ 2 2 2 2], L_0x55fff773c600, L_0x55fff773c6f0, L_0x55fff773c790, L_0x55fff773c8c0;
LS_0x55fff773d4f0_0_4 .concat8 [ 2 2 2 2], L_0x55fff773c960, L_0x55fff773ca40, L_0x55fff773cae0, L_0x55fff773cdd0;
L_0x55fff773d4f0 .concat8 [ 8 8 0 0], LS_0x55fff773d4f0_0_0, LS_0x55fff773d4f0_0_4;
S_0x55fff7601590 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7601210;
 .timescale 0 0;
v0x55fff760fdf0_0 .net "r_temp", 15 0, L_0x55fff773c4c0;  1 drivers
L_0x55fff773c4c0 .concat8 [ 8 8 0 0], L_0x55fff7739790, L_0x55fff773c240;
L_0x55fff773c600 .part L_0x55fff773c4c0, 0, 2;
L_0x55fff773c6f0 .part L_0x55fff773c4c0, 2, 2;
L_0x55fff773c790 .part L_0x55fff773c4c0, 4, 2;
L_0x55fff773c8c0 .part L_0x55fff773c4c0, 6, 2;
L_0x55fff773c960 .part L_0x55fff773c4c0, 8, 2;
L_0x55fff773ca40 .part L_0x55fff773c4c0, 10, 2;
L_0x55fff773cae0 .part L_0x55fff773c4c0, 12, 2;
L_0x55fff773d3b0 .part L_0x55fff773c4c0, 6, 2;
L_0x55fff773d450 .part L_0x55fff773c4c0, 14, 2;
S_0x55fff7601790 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7601590;
 .timescale 0 0;
P_0x55fff76019b0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7601a90 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7601790;
 .timescale 0 0;
v0x55fff7601c70_0 .net *"_ivl_0", 1 0, L_0x55fff773c600;  1 drivers
S_0x55fff7601d70 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7601590;
 .timescale 0 0;
P_0x55fff7601f90 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7602050 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7601d70;
 .timescale 0 0;
v0x55fff7602230_0 .net *"_ivl_0", 1 0, L_0x55fff773c6f0;  1 drivers
S_0x55fff7602330 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7601590;
 .timescale 0 0;
P_0x55fff7602560 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff7602620 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7602330;
 .timescale 0 0;
v0x55fff7602800_0 .net *"_ivl_0", 1 0, L_0x55fff773c790;  1 drivers
S_0x55fff7602900 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7601590;
 .timescale 0 0;
P_0x55fff7602b00 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7602be0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7602900;
 .timescale 0 0;
v0x55fff7602dc0_0 .net *"_ivl_0", 1 0, L_0x55fff773c8c0;  1 drivers
S_0x55fff7602ec0 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff7601590;
 .timescale 0 0;
P_0x55fff7603110 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff76031f0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7602ec0;
 .timescale 0 0;
v0x55fff76033d0_0 .net *"_ivl_0", 1 0, L_0x55fff773c960;  1 drivers
S_0x55fff76034d0 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff7601590;
 .timescale 0 0;
P_0x55fff76036d0 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff76037b0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76034d0;
 .timescale 0 0;
v0x55fff7603990_0 .net *"_ivl_0", 1 0, L_0x55fff773ca40;  1 drivers
S_0x55fff7603a90 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff7601590;
 .timescale 0 0;
P_0x55fff7603c90 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff7603d70 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7603a90;
 .timescale 0 0;
v0x55fff7603f50_0 .net *"_ivl_0", 1 0, L_0x55fff773cae0;  1 drivers
S_0x55fff7604050 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff7601590;
 .timescale 0 0;
P_0x55fff7604250 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff7604330 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7604050;
 .timescale 0 0;
S_0x55fff7604510 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7604330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff773cd10 .functor AND 1, L_0x55fff773cbd0, L_0x55fff773cc70, C4<1>, C4<1>;
L_0x55fff773d0a0 .functor AND 1, L_0x55fff773cec0, L_0x55fff773cfb0, C4<1>, C4<1>;
L_0x55fff773d250 .functor OR 1, L_0x55fff773d0a0, L_0x55fff773d1b0, C4<0>, C4<0>;
v0x55fff7604780_0 .net *"_ivl_12", 0 0, L_0x55fff773cec0;  1 drivers
v0x55fff7604880_0 .net *"_ivl_14", 0 0, L_0x55fff773cfb0;  1 drivers
v0x55fff7604960_0 .net *"_ivl_15", 0 0, L_0x55fff773d0a0;  1 drivers
v0x55fff7604a20_0 .net *"_ivl_18", 0 0, L_0x55fff773d1b0;  1 drivers
v0x55fff7604b00_0 .net *"_ivl_19", 0 0, L_0x55fff773d250;  1 drivers
v0x55fff7604c30_0 .net *"_ivl_3", 0 0, L_0x55fff773cbd0;  1 drivers
v0x55fff7604d10_0 .net *"_ivl_5", 0 0, L_0x55fff773cc70;  1 drivers
v0x55fff7604df0_0 .net *"_ivl_6", 0 0, L_0x55fff773cd10;  1 drivers
v0x55fff7604ed0_0 .net "qh", 1 0, L_0x55fff773d450;  1 drivers
v0x55fff7604fb0_0 .net "ql", 1 0, L_0x55fff773d3b0;  1 drivers
v0x55fff7605090_0 .net "r", 1 0, L_0x55fff773cdd0;  1 drivers
L_0x55fff773cbd0 .part L_0x55fff773d450, 0, 1;
L_0x55fff773cc70 .part L_0x55fff773d3b0, 0, 1;
L_0x55fff773cdd0 .concat8 [ 1 1 0 0], L_0x55fff773cd10, L_0x55fff773d250;
L_0x55fff773cec0 .part L_0x55fff773d450, 0, 1;
L_0x55fff773cfb0 .part L_0x55fff773d3b0, 1, 1;
L_0x55fff773d1b0 .part L_0x55fff773d450, 1, 1;
S_0x55fff76051f0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7601590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff76030c0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff760a5d0_0 .net "q", 7 0, L_0x55fff7739920;  1 drivers
v0x55fff760a6d0_0 .net "r", 7 0, L_0x55fff7739790;  1 drivers
L_0x55fff7737b70 .part L_0x55fff7739920, 0, 4;
L_0x55fff7738830 .part L_0x55fff7739920, 4, 4;
L_0x55fff7739790 .concat8 [ 2 2 2 2], L_0x55fff7738aa0, L_0x55fff7738b90, L_0x55fff7738c30, L_0x55fff7738f60;
S_0x55fff7605530 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff76051f0;
 .timescale 0 0;
v0x55fff760a4f0_0 .net "r_temp", 7 0, L_0x55fff7738960;  1 drivers
L_0x55fff7738960 .concat8 [ 4 4 0 0], L_0x55fff7737a80, L_0x55fff7738740;
L_0x55fff7738aa0 .part L_0x55fff7738960, 0, 2;
L_0x55fff7738b90 .part L_0x55fff7738960, 2, 2;
L_0x55fff7738c30 .part L_0x55fff7738960, 4, 2;
L_0x55fff7739580 .part L_0x55fff7738960, 2, 2;
L_0x55fff7739620 .part L_0x55fff7738960, 6, 2;
S_0x55fff7605730 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7605530;
 .timescale 0 0;
P_0x55fff7605950 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7605a30 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7605730;
 .timescale 0 0;
v0x55fff7605c10_0 .net *"_ivl_0", 1 0, L_0x55fff7738aa0;  1 drivers
S_0x55fff7605d10 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7605530;
 .timescale 0 0;
P_0x55fff7605f30 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7605ff0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7605d10;
 .timescale 0 0;
v0x55fff76061d0_0 .net *"_ivl_0", 1 0, L_0x55fff7738b90;  1 drivers
S_0x55fff76062d0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7605530;
 .timescale 0 0;
P_0x55fff7606500 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff76065c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76062d0;
 .timescale 0 0;
v0x55fff76067a0_0 .net *"_ivl_0", 1 0, L_0x55fff7738c30;  1 drivers
S_0x55fff76068a0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7605530;
 .timescale 0 0;
P_0x55fff7606aa0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7606b80 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff76068a0;
 .timescale 0 0;
S_0x55fff7606d60 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7606b80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7738ea0 .functor AND 1, L_0x55fff7738d60, L_0x55fff7738e00, C4<1>, C4<1>;
L_0x55fff7739230 .functor AND 1, L_0x55fff7739050, L_0x55fff7739140, C4<1>, C4<1>;
L_0x55fff7739420 .functor OR 1, L_0x55fff7739230, L_0x55fff7739340, C4<0>, C4<0>;
v0x55fff7606fd0_0 .net *"_ivl_12", 0 0, L_0x55fff7739050;  1 drivers
v0x55fff76070d0_0 .net *"_ivl_14", 0 0, L_0x55fff7739140;  1 drivers
v0x55fff76071b0_0 .net *"_ivl_15", 0 0, L_0x55fff7739230;  1 drivers
v0x55fff76072a0_0 .net *"_ivl_18", 0 0, L_0x55fff7739340;  1 drivers
v0x55fff7607380_0 .net *"_ivl_19", 0 0, L_0x55fff7739420;  1 drivers
v0x55fff76074b0_0 .net *"_ivl_3", 0 0, L_0x55fff7738d60;  1 drivers
v0x55fff7607590_0 .net *"_ivl_5", 0 0, L_0x55fff7738e00;  1 drivers
v0x55fff7607670_0 .net *"_ivl_6", 0 0, L_0x55fff7738ea0;  1 drivers
v0x55fff7607750_0 .net "qh", 1 0, L_0x55fff7739620;  1 drivers
v0x55fff7607830_0 .net "ql", 1 0, L_0x55fff7739580;  1 drivers
v0x55fff7607910_0 .net "r", 1 0, L_0x55fff7738f60;  1 drivers
L_0x55fff7738d60 .part L_0x55fff7739620, 0, 1;
L_0x55fff7738e00 .part L_0x55fff7739580, 0, 1;
L_0x55fff7738f60 .concat8 [ 1 1 0 0], L_0x55fff7738ea0, L_0x55fff7739420;
L_0x55fff7739050 .part L_0x55fff7739620, 0, 1;
L_0x55fff7739140 .part L_0x55fff7739580, 1, 1;
L_0x55fff7739340 .part L_0x55fff7739620, 1, 1;
S_0x55fff7607a70 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7605530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff7607c50 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7608d80_0 .net "q", 3 0, L_0x55fff7737b70;  1 drivers
v0x55fff7608e80_0 .net "r", 3 0, L_0x55fff7737a80;  1 drivers
L_0x55fff7736f50 .part L_0x55fff7737b70, 0, 2;
L_0x55fff7737860 .part L_0x55fff7737b70, 0, 2;
L_0x55fff7737950 .part L_0x55fff7737b70, 2, 2;
L_0x55fff7737a80 .concat8 [ 2 2 0 0], L_0x55fff7736f50, L_0x55fff7737240;
S_0x55fff7607dc0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7607a70;
 .timescale 0 0;
v0x55fff7608ca0_0 .net *"_ivl_0", 1 0, L_0x55fff7736f50;  1 drivers
S_0x55fff7607fc0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff7607dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7737130 .functor AND 1, L_0x55fff7736ff0, L_0x55fff7737090, C4<1>, C4<1>;
L_0x55fff7737510 .functor AND 1, L_0x55fff7737330, L_0x55fff7737420, C4<1>, C4<1>;
L_0x55fff7737700 .functor OR 1, L_0x55fff7737510, L_0x55fff7737620, C4<0>, C4<0>;
v0x55fff7608230_0 .net *"_ivl_12", 0 0, L_0x55fff7737330;  1 drivers
v0x55fff7608330_0 .net *"_ivl_14", 0 0, L_0x55fff7737420;  1 drivers
v0x55fff7608410_0 .net *"_ivl_15", 0 0, L_0x55fff7737510;  1 drivers
v0x55fff76084d0_0 .net *"_ivl_18", 0 0, L_0x55fff7737620;  1 drivers
v0x55fff76085b0_0 .net *"_ivl_19", 0 0, L_0x55fff7737700;  1 drivers
v0x55fff76086e0_0 .net *"_ivl_3", 0 0, L_0x55fff7736ff0;  1 drivers
v0x55fff76087c0_0 .net *"_ivl_5", 0 0, L_0x55fff7737090;  1 drivers
v0x55fff76088a0_0 .net *"_ivl_6", 0 0, L_0x55fff7737130;  1 drivers
v0x55fff7608980_0 .net "qh", 1 0, L_0x55fff7737950;  1 drivers
v0x55fff7608a60_0 .net "ql", 1 0, L_0x55fff7737860;  1 drivers
v0x55fff7608b40_0 .net "r", 1 0, L_0x55fff7737240;  1 drivers
L_0x55fff7736ff0 .part L_0x55fff7737950, 0, 1;
L_0x55fff7737090 .part L_0x55fff7737860, 0, 1;
L_0x55fff7737240 .concat8 [ 1 1 0 0], L_0x55fff7737130, L_0x55fff7737700;
L_0x55fff7737330 .part L_0x55fff7737950, 0, 1;
L_0x55fff7737420 .part L_0x55fff7737860, 1, 1;
L_0x55fff7737620 .part L_0x55fff7737950, 1, 1;
S_0x55fff7608fc0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7605530;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff7609150 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff760a2b0_0 .net "q", 3 0, L_0x55fff7738830;  1 drivers
v0x55fff760a3b0_0 .net "r", 3 0, L_0x55fff7738740;  1 drivers
L_0x55fff7737ca0 .part L_0x55fff7738830, 0, 2;
L_0x55fff7738520 .part L_0x55fff7738830, 0, 2;
L_0x55fff7738610 .part L_0x55fff7738830, 2, 2;
L_0x55fff7738740 .concat8 [ 2 2 0 0], L_0x55fff7737ca0, L_0x55fff7737f40;
S_0x55fff76092c0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7608fc0;
 .timescale 0 0;
v0x55fff760a1d0_0 .net *"_ivl_0", 1 0, L_0x55fff7737ca0;  1 drivers
S_0x55fff76094c0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff76092c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7737e80 .functor AND 1, L_0x55fff7737d40, L_0x55fff7737de0, C4<1>, C4<1>;
L_0x55fff7738210 .functor AND 1, L_0x55fff7738030, L_0x55fff7738120, C4<1>, C4<1>;
L_0x55fff77383c0 .functor OR 1, L_0x55fff7738210, L_0x55fff7738320, C4<0>, C4<0>;
v0x55fff7609730_0 .net *"_ivl_12", 0 0, L_0x55fff7738030;  1 drivers
v0x55fff7609830_0 .net *"_ivl_14", 0 0, L_0x55fff7738120;  1 drivers
v0x55fff7609910_0 .net *"_ivl_15", 0 0, L_0x55fff7738210;  1 drivers
v0x55fff7609a00_0 .net *"_ivl_18", 0 0, L_0x55fff7738320;  1 drivers
v0x55fff7609ae0_0 .net *"_ivl_19", 0 0, L_0x55fff77383c0;  1 drivers
v0x55fff7609c10_0 .net *"_ivl_3", 0 0, L_0x55fff7737d40;  1 drivers
v0x55fff7609cf0_0 .net *"_ivl_5", 0 0, L_0x55fff7737de0;  1 drivers
v0x55fff7609dd0_0 .net *"_ivl_6", 0 0, L_0x55fff7737e80;  1 drivers
v0x55fff7609eb0_0 .net "qh", 1 0, L_0x55fff7738610;  1 drivers
v0x55fff7609f90_0 .net "ql", 1 0, L_0x55fff7738520;  1 drivers
v0x55fff760a070_0 .net "r", 1 0, L_0x55fff7737f40;  1 drivers
L_0x55fff7737d40 .part L_0x55fff7738610, 0, 1;
L_0x55fff7737de0 .part L_0x55fff7738520, 0, 1;
L_0x55fff7737f40 .concat8 [ 1 1 0 0], L_0x55fff7737e80, L_0x55fff77383c0;
L_0x55fff7738030 .part L_0x55fff7738610, 0, 1;
L_0x55fff7738120 .part L_0x55fff7738520, 1, 1;
L_0x55fff7738320 .part L_0x55fff7738610, 1, 1;
S_0x55fff760a810 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7601590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff760a9a0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff760fbb0_0 .net "q", 7 0, L_0x55fff773c3d0;  1 drivers
v0x55fff760fcb0_0 .net "r", 7 0, L_0x55fff773c240;  1 drivers
L_0x55fff773a5e0 .part L_0x55fff773c3d0, 0, 4;
L_0x55fff773b290 .part L_0x55fff773c3d0, 4, 4;
L_0x55fff773c240 .concat8 [ 2 2 2 2], L_0x55fff773b550, L_0x55fff773b640, L_0x55fff773b6e0, L_0x55fff773ba10;
S_0x55fff760ab10 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff760a810;
 .timescale 0 0;
v0x55fff760fad0_0 .net "r_temp", 7 0, L_0x55fff773b410;  1 drivers
L_0x55fff773b410 .concat8 [ 4 4 0 0], L_0x55fff773a4f0, L_0x55fff773b1a0;
L_0x55fff773b550 .part L_0x55fff773b410, 0, 2;
L_0x55fff773b640 .part L_0x55fff773b410, 2, 2;
L_0x55fff773b6e0 .part L_0x55fff773b410, 4, 2;
L_0x55fff773c030 .part L_0x55fff773b410, 2, 2;
L_0x55fff773c0d0 .part L_0x55fff773b410, 6, 2;
S_0x55fff760ad10 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff760ab10;
 .timescale 0 0;
P_0x55fff760af30 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff760b010 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff760ad10;
 .timescale 0 0;
v0x55fff760b1f0_0 .net *"_ivl_0", 1 0, L_0x55fff773b550;  1 drivers
S_0x55fff760b2f0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff760ab10;
 .timescale 0 0;
P_0x55fff760b510 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff760b5d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff760b2f0;
 .timescale 0 0;
v0x55fff760b7b0_0 .net *"_ivl_0", 1 0, L_0x55fff773b640;  1 drivers
S_0x55fff760b8b0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff760ab10;
 .timescale 0 0;
P_0x55fff760bae0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff760bba0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff760b8b0;
 .timescale 0 0;
v0x55fff760bd80_0 .net *"_ivl_0", 1 0, L_0x55fff773b6e0;  1 drivers
S_0x55fff760be80 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff760ab10;
 .timescale 0 0;
P_0x55fff760c080 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff760c160 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff760be80;
 .timescale 0 0;
S_0x55fff760c340 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff760c160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff773b950 .functor AND 1, L_0x55fff773b810, L_0x55fff773b8b0, C4<1>, C4<1>;
L_0x55fff773bce0 .functor AND 1, L_0x55fff773bb00, L_0x55fff773bbf0, C4<1>, C4<1>;
L_0x55fff773bed0 .functor OR 1, L_0x55fff773bce0, L_0x55fff773bdf0, C4<0>, C4<0>;
v0x55fff760c5b0_0 .net *"_ivl_12", 0 0, L_0x55fff773bb00;  1 drivers
v0x55fff760c6b0_0 .net *"_ivl_14", 0 0, L_0x55fff773bbf0;  1 drivers
v0x55fff760c790_0 .net *"_ivl_15", 0 0, L_0x55fff773bce0;  1 drivers
v0x55fff760c880_0 .net *"_ivl_18", 0 0, L_0x55fff773bdf0;  1 drivers
v0x55fff760c960_0 .net *"_ivl_19", 0 0, L_0x55fff773bed0;  1 drivers
v0x55fff760ca90_0 .net *"_ivl_3", 0 0, L_0x55fff773b810;  1 drivers
v0x55fff760cb70_0 .net *"_ivl_5", 0 0, L_0x55fff773b8b0;  1 drivers
v0x55fff760cc50_0 .net *"_ivl_6", 0 0, L_0x55fff773b950;  1 drivers
v0x55fff760cd30_0 .net "qh", 1 0, L_0x55fff773c0d0;  1 drivers
v0x55fff760ce10_0 .net "ql", 1 0, L_0x55fff773c030;  1 drivers
v0x55fff760cef0_0 .net "r", 1 0, L_0x55fff773ba10;  1 drivers
L_0x55fff773b810 .part L_0x55fff773c0d0, 0, 1;
L_0x55fff773b8b0 .part L_0x55fff773c030, 0, 1;
L_0x55fff773ba10 .concat8 [ 1 1 0 0], L_0x55fff773b950, L_0x55fff773bed0;
L_0x55fff773bb00 .part L_0x55fff773c0d0, 0, 1;
L_0x55fff773bbf0 .part L_0x55fff773c030, 1, 1;
L_0x55fff773bdf0 .part L_0x55fff773c0d0, 1, 1;
S_0x55fff760d050 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff760ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff760d230 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff760e360_0 .net "q", 3 0, L_0x55fff773a5e0;  1 drivers
v0x55fff760e460_0 .net "r", 3 0, L_0x55fff773a4f0;  1 drivers
L_0x55fff77399c0 .part L_0x55fff773a5e0, 0, 2;
L_0x55fff773a2d0 .part L_0x55fff773a5e0, 0, 2;
L_0x55fff773a3c0 .part L_0x55fff773a5e0, 2, 2;
L_0x55fff773a4f0 .concat8 [ 2 2 0 0], L_0x55fff77399c0, L_0x55fff7739cb0;
S_0x55fff760d3a0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff760d050;
 .timescale 0 0;
v0x55fff760e280_0 .net *"_ivl_0", 1 0, L_0x55fff77399c0;  1 drivers
S_0x55fff760d5a0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff760d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7739ba0 .functor AND 1, L_0x55fff7739a60, L_0x55fff7739b00, C4<1>, C4<1>;
L_0x55fff7739f80 .functor AND 1, L_0x55fff7739da0, L_0x55fff7739e90, C4<1>, C4<1>;
L_0x55fff773a170 .functor OR 1, L_0x55fff7739f80, L_0x55fff773a090, C4<0>, C4<0>;
v0x55fff760d810_0 .net *"_ivl_12", 0 0, L_0x55fff7739da0;  1 drivers
v0x55fff760d910_0 .net *"_ivl_14", 0 0, L_0x55fff7739e90;  1 drivers
v0x55fff760d9f0_0 .net *"_ivl_15", 0 0, L_0x55fff7739f80;  1 drivers
v0x55fff760dab0_0 .net *"_ivl_18", 0 0, L_0x55fff773a090;  1 drivers
v0x55fff760db90_0 .net *"_ivl_19", 0 0, L_0x55fff773a170;  1 drivers
v0x55fff760dcc0_0 .net *"_ivl_3", 0 0, L_0x55fff7739a60;  1 drivers
v0x55fff760dda0_0 .net *"_ivl_5", 0 0, L_0x55fff7739b00;  1 drivers
v0x55fff760de80_0 .net *"_ivl_6", 0 0, L_0x55fff7739ba0;  1 drivers
v0x55fff760df60_0 .net "qh", 1 0, L_0x55fff773a3c0;  1 drivers
v0x55fff760e040_0 .net "ql", 1 0, L_0x55fff773a2d0;  1 drivers
v0x55fff760e120_0 .net "r", 1 0, L_0x55fff7739cb0;  1 drivers
L_0x55fff7739a60 .part L_0x55fff773a3c0, 0, 1;
L_0x55fff7739b00 .part L_0x55fff773a2d0, 0, 1;
L_0x55fff7739cb0 .concat8 [ 1 1 0 0], L_0x55fff7739ba0, L_0x55fff773a170;
L_0x55fff7739da0 .part L_0x55fff773a3c0, 0, 1;
L_0x55fff7739e90 .part L_0x55fff773a2d0, 1, 1;
L_0x55fff773a090 .part L_0x55fff773a3c0, 1, 1;
S_0x55fff760e5a0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff760ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff760e730 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff760f890_0 .net "q", 3 0, L_0x55fff773b290;  1 drivers
v0x55fff760f990_0 .net "r", 3 0, L_0x55fff773b1a0;  1 drivers
L_0x55fff773a710 .part L_0x55fff773b290, 0, 2;
L_0x55fff773afd0 .part L_0x55fff773b290, 0, 2;
L_0x55fff773b070 .part L_0x55fff773b290, 2, 2;
L_0x55fff773b1a0 .concat8 [ 2 2 0 0], L_0x55fff773a710, L_0x55fff773a9b0;
S_0x55fff760e8a0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff760e5a0;
 .timescale 0 0;
v0x55fff760f7b0_0 .net *"_ivl_0", 1 0, L_0x55fff773a710;  1 drivers
S_0x55fff760eaa0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff760e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff773a8f0 .functor AND 1, L_0x55fff773a7b0, L_0x55fff773a850, C4<1>, C4<1>;
L_0x55fff773ac80 .functor AND 1, L_0x55fff773aaa0, L_0x55fff773ab90, C4<1>, C4<1>;
L_0x55fff773ae70 .functor OR 1, L_0x55fff773ac80, L_0x55fff773ad90, C4<0>, C4<0>;
v0x55fff760ed10_0 .net *"_ivl_12", 0 0, L_0x55fff773aaa0;  1 drivers
v0x55fff760ee10_0 .net *"_ivl_14", 0 0, L_0x55fff773ab90;  1 drivers
v0x55fff760eef0_0 .net *"_ivl_15", 0 0, L_0x55fff773ac80;  1 drivers
v0x55fff760efe0_0 .net *"_ivl_18", 0 0, L_0x55fff773ad90;  1 drivers
v0x55fff760f0c0_0 .net *"_ivl_19", 0 0, L_0x55fff773ae70;  1 drivers
v0x55fff760f1f0_0 .net *"_ivl_3", 0 0, L_0x55fff773a7b0;  1 drivers
v0x55fff760f2d0_0 .net *"_ivl_5", 0 0, L_0x55fff773a850;  1 drivers
v0x55fff760f3b0_0 .net *"_ivl_6", 0 0, L_0x55fff773a8f0;  1 drivers
v0x55fff760f490_0 .net "qh", 1 0, L_0x55fff773b070;  1 drivers
v0x55fff760f570_0 .net "ql", 1 0, L_0x55fff773afd0;  1 drivers
v0x55fff760f650_0 .net "r", 1 0, L_0x55fff773a9b0;  1 drivers
L_0x55fff773a7b0 .part L_0x55fff773b070, 0, 1;
L_0x55fff773a850 .part L_0x55fff773afd0, 0, 1;
L_0x55fff773a9b0 .concat8 [ 1 1 0 0], L_0x55fff773a8f0, L_0x55fff773ae70;
L_0x55fff773aaa0 .part L_0x55fff773b070, 0, 1;
L_0x55fff773ab90 .part L_0x55fff773afd0, 1, 1;
L_0x55fff773ad90 .part L_0x55fff773b070, 1, 1;
S_0x55fff7610110 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75fa770;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "q";
    .port_info 1 /OUTPUT 16 "r";
P_0x55fff76102a0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000001000>;
v0x55fff761ed50_0 .net "q", 15 0, L_0x55fff7744170;  1 drivers
v0x55fff761ee50_0 .net "r", 15 0, L_0x55fff7743ea0;  1 drivers
L_0x55fff7740270 .part L_0x55fff7744170, 0, 8;
L_0x55fff7742d20 .part L_0x55fff7744170, 8, 8;
LS_0x55fff7743ea0_0_0 .concat8 [ 2 2 2 2], L_0x55fff7742f50, L_0x55fff7743040, L_0x55fff77430e0, L_0x55fff7743210;
LS_0x55fff7743ea0_0_4 .concat8 [ 2 2 2 2], L_0x55fff77432b0, L_0x55fff7743390, L_0x55fff7743430, L_0x55fff7743720;
L_0x55fff7743ea0 .concat8 [ 8 8 0 0], LS_0x55fff7743ea0_0_0, LS_0x55fff7743ea0_0_4;
S_0x55fff7610410 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7610110;
 .timescale 0 0;
v0x55fff761ec70_0 .net "r_temp", 15 0, L_0x55fff7742e10;  1 drivers
L_0x55fff7742e10 .concat8 [ 8 8 0 0], L_0x55fff77400e0, L_0x55fff7742b90;
L_0x55fff7742f50 .part L_0x55fff7742e10, 0, 2;
L_0x55fff7743040 .part L_0x55fff7742e10, 2, 2;
L_0x55fff77430e0 .part L_0x55fff7742e10, 4, 2;
L_0x55fff7743210 .part L_0x55fff7742e10, 6, 2;
L_0x55fff77432b0 .part L_0x55fff7742e10, 8, 2;
L_0x55fff7743390 .part L_0x55fff7742e10, 10, 2;
L_0x55fff7743430 .part L_0x55fff7742e10, 12, 2;
L_0x55fff7743d00 .part L_0x55fff7742e10, 6, 2;
L_0x55fff7743da0 .part L_0x55fff7742e10, 14, 2;
S_0x55fff7610610 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7610410;
 .timescale 0 0;
P_0x55fff7610830 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7610910 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7610610;
 .timescale 0 0;
v0x55fff7610af0_0 .net *"_ivl_0", 1 0, L_0x55fff7742f50;  1 drivers
S_0x55fff7610bf0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7610410;
 .timescale 0 0;
P_0x55fff7610e10 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7610ed0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7610bf0;
 .timescale 0 0;
v0x55fff76110b0_0 .net *"_ivl_0", 1 0, L_0x55fff7743040;  1 drivers
S_0x55fff76111b0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7610410;
 .timescale 0 0;
P_0x55fff76113e0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff76114a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76111b0;
 .timescale 0 0;
v0x55fff7611680_0 .net *"_ivl_0", 1 0, L_0x55fff77430e0;  1 drivers
S_0x55fff7611780 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7610410;
 .timescale 0 0;
P_0x55fff7611980 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7611a60 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7611780;
 .timescale 0 0;
v0x55fff7611c40_0 .net *"_ivl_0", 1 0, L_0x55fff7743210;  1 drivers
S_0x55fff7611d40 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff7610410;
 .timescale 0 0;
P_0x55fff7611f90 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff7612070 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7611d40;
 .timescale 0 0;
v0x55fff7612250_0 .net *"_ivl_0", 1 0, L_0x55fff77432b0;  1 drivers
S_0x55fff7612350 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff7610410;
 .timescale 0 0;
P_0x55fff7612550 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff7612630 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7612350;
 .timescale 0 0;
v0x55fff7612810_0 .net *"_ivl_0", 1 0, L_0x55fff7743390;  1 drivers
S_0x55fff7612910 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff7610410;
 .timescale 0 0;
P_0x55fff7612b10 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff7612bf0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7612910;
 .timescale 0 0;
v0x55fff7612dd0_0 .net *"_ivl_0", 1 0, L_0x55fff7743430;  1 drivers
S_0x55fff7612ed0 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff7610410;
 .timescale 0 0;
P_0x55fff76130d0 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff76131b0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7612ed0;
 .timescale 0 0;
S_0x55fff7613390 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff76131b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7743660 .functor AND 1, L_0x55fff7743520, L_0x55fff77435c0, C4<1>, C4<1>;
L_0x55fff77439f0 .functor AND 1, L_0x55fff7743810, L_0x55fff7743900, C4<1>, C4<1>;
L_0x55fff7743ba0 .functor OR 1, L_0x55fff77439f0, L_0x55fff7743b00, C4<0>, C4<0>;
v0x55fff7613600_0 .net *"_ivl_12", 0 0, L_0x55fff7743810;  1 drivers
v0x55fff7613700_0 .net *"_ivl_14", 0 0, L_0x55fff7743900;  1 drivers
v0x55fff76137e0_0 .net *"_ivl_15", 0 0, L_0x55fff77439f0;  1 drivers
v0x55fff76138a0_0 .net *"_ivl_18", 0 0, L_0x55fff7743b00;  1 drivers
v0x55fff7613980_0 .net *"_ivl_19", 0 0, L_0x55fff7743ba0;  1 drivers
v0x55fff7613ab0_0 .net *"_ivl_3", 0 0, L_0x55fff7743520;  1 drivers
v0x55fff7613b90_0 .net *"_ivl_5", 0 0, L_0x55fff77435c0;  1 drivers
v0x55fff7613c70_0 .net *"_ivl_6", 0 0, L_0x55fff7743660;  1 drivers
v0x55fff7613d50_0 .net "qh", 1 0, L_0x55fff7743da0;  1 drivers
v0x55fff7613e30_0 .net "ql", 1 0, L_0x55fff7743d00;  1 drivers
v0x55fff7613f10_0 .net "r", 1 0, L_0x55fff7743720;  1 drivers
L_0x55fff7743520 .part L_0x55fff7743da0, 0, 1;
L_0x55fff77435c0 .part L_0x55fff7743d00, 0, 1;
L_0x55fff7743720 .concat8 [ 1 1 0 0], L_0x55fff7743660, L_0x55fff7743ba0;
L_0x55fff7743810 .part L_0x55fff7743da0, 0, 1;
L_0x55fff7743900 .part L_0x55fff7743d00, 1, 1;
L_0x55fff7743b00 .part L_0x55fff7743da0, 1, 1;
S_0x55fff7614070 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7610410;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff7611f40 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff7619450_0 .net "q", 7 0, L_0x55fff7740270;  1 drivers
v0x55fff7619550_0 .net "r", 7 0, L_0x55fff77400e0;  1 drivers
L_0x55fff773e480 .part L_0x55fff7740270, 0, 4;
L_0x55fff773f180 .part L_0x55fff7740270, 4, 4;
L_0x55fff77400e0 .concat8 [ 2 2 2 2], L_0x55fff773f3f0, L_0x55fff773f4e0, L_0x55fff773f580, L_0x55fff773f8b0;
S_0x55fff76143b0 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7614070;
 .timescale 0 0;
v0x55fff7619370_0 .net "r_temp", 7 0, L_0x55fff773f2b0;  1 drivers
L_0x55fff773f2b0 .concat8 [ 4 4 0 0], L_0x55fff773e390, L_0x55fff773f090;
L_0x55fff773f3f0 .part L_0x55fff773f2b0, 0, 2;
L_0x55fff773f4e0 .part L_0x55fff773f2b0, 2, 2;
L_0x55fff773f580 .part L_0x55fff773f2b0, 4, 2;
L_0x55fff773fed0 .part L_0x55fff773f2b0, 2, 2;
L_0x55fff773ff70 .part L_0x55fff773f2b0, 6, 2;
S_0x55fff76145b0 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff76143b0;
 .timescale 0 0;
P_0x55fff76147d0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff76148b0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76145b0;
 .timescale 0 0;
v0x55fff7614a90_0 .net *"_ivl_0", 1 0, L_0x55fff773f3f0;  1 drivers
S_0x55fff7614b90 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff76143b0;
 .timescale 0 0;
P_0x55fff7614db0 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7614e70 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7614b90;
 .timescale 0 0;
v0x55fff7615050_0 .net *"_ivl_0", 1 0, L_0x55fff773f4e0;  1 drivers
S_0x55fff7615150 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff76143b0;
 .timescale 0 0;
P_0x55fff7615380 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff7615440 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7615150;
 .timescale 0 0;
v0x55fff7615620_0 .net *"_ivl_0", 1 0, L_0x55fff773f580;  1 drivers
S_0x55fff7615720 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff76143b0;
 .timescale 0 0;
P_0x55fff7615920 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7615a00 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7615720;
 .timescale 0 0;
S_0x55fff7615be0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7615a00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff773f7f0 .functor AND 1, L_0x55fff773f6b0, L_0x55fff773f750, C4<1>, C4<1>;
L_0x55fff773fb80 .functor AND 1, L_0x55fff773f9a0, L_0x55fff773fa90, C4<1>, C4<1>;
L_0x55fff773fd70 .functor OR 1, L_0x55fff773fb80, L_0x55fff773fc90, C4<0>, C4<0>;
v0x55fff7615e50_0 .net *"_ivl_12", 0 0, L_0x55fff773f9a0;  1 drivers
v0x55fff7615f50_0 .net *"_ivl_14", 0 0, L_0x55fff773fa90;  1 drivers
v0x55fff7616030_0 .net *"_ivl_15", 0 0, L_0x55fff773fb80;  1 drivers
v0x55fff7616120_0 .net *"_ivl_18", 0 0, L_0x55fff773fc90;  1 drivers
v0x55fff7616200_0 .net *"_ivl_19", 0 0, L_0x55fff773fd70;  1 drivers
v0x55fff7616330_0 .net *"_ivl_3", 0 0, L_0x55fff773f6b0;  1 drivers
v0x55fff7616410_0 .net *"_ivl_5", 0 0, L_0x55fff773f750;  1 drivers
v0x55fff76164f0_0 .net *"_ivl_6", 0 0, L_0x55fff773f7f0;  1 drivers
v0x55fff76165d0_0 .net "qh", 1 0, L_0x55fff773ff70;  1 drivers
v0x55fff76166b0_0 .net "ql", 1 0, L_0x55fff773fed0;  1 drivers
v0x55fff7616790_0 .net "r", 1 0, L_0x55fff773f8b0;  1 drivers
L_0x55fff773f6b0 .part L_0x55fff773ff70, 0, 1;
L_0x55fff773f750 .part L_0x55fff773fed0, 0, 1;
L_0x55fff773f8b0 .concat8 [ 1 1 0 0], L_0x55fff773f7f0, L_0x55fff773fd70;
L_0x55fff773f9a0 .part L_0x55fff773ff70, 0, 1;
L_0x55fff773fa90 .part L_0x55fff773fed0, 1, 1;
L_0x55fff773fc90 .part L_0x55fff773ff70, 1, 1;
S_0x55fff76168f0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff76143b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff7616ad0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7617c00_0 .net "q", 3 0, L_0x55fff773e480;  1 drivers
v0x55fff7617d00_0 .net "r", 3 0, L_0x55fff773e390;  1 drivers
L_0x55fff773d860 .part L_0x55fff773e480, 0, 2;
L_0x55fff773e170 .part L_0x55fff773e480, 0, 2;
L_0x55fff773e260 .part L_0x55fff773e480, 2, 2;
L_0x55fff773e390 .concat8 [ 2 2 0 0], L_0x55fff773d860, L_0x55fff773db50;
S_0x55fff7616c40 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff76168f0;
 .timescale 0 0;
v0x55fff7617b20_0 .net *"_ivl_0", 1 0, L_0x55fff773d860;  1 drivers
S_0x55fff7616e40 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff7616c40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff773da40 .functor AND 1, L_0x55fff773d900, L_0x55fff773d9a0, C4<1>, C4<1>;
L_0x55fff773de20 .functor AND 1, L_0x55fff773dc40, L_0x55fff773dd30, C4<1>, C4<1>;
L_0x55fff773e010 .functor OR 1, L_0x55fff773de20, L_0x55fff773df30, C4<0>, C4<0>;
v0x55fff76170b0_0 .net *"_ivl_12", 0 0, L_0x55fff773dc40;  1 drivers
v0x55fff76171b0_0 .net *"_ivl_14", 0 0, L_0x55fff773dd30;  1 drivers
v0x55fff7617290_0 .net *"_ivl_15", 0 0, L_0x55fff773de20;  1 drivers
v0x55fff7617350_0 .net *"_ivl_18", 0 0, L_0x55fff773df30;  1 drivers
v0x55fff7617430_0 .net *"_ivl_19", 0 0, L_0x55fff773e010;  1 drivers
v0x55fff7617560_0 .net *"_ivl_3", 0 0, L_0x55fff773d900;  1 drivers
v0x55fff7617640_0 .net *"_ivl_5", 0 0, L_0x55fff773d9a0;  1 drivers
v0x55fff7617720_0 .net *"_ivl_6", 0 0, L_0x55fff773da40;  1 drivers
v0x55fff7617800_0 .net "qh", 1 0, L_0x55fff773e260;  1 drivers
v0x55fff76178e0_0 .net "ql", 1 0, L_0x55fff773e170;  1 drivers
v0x55fff76179c0_0 .net "r", 1 0, L_0x55fff773db50;  1 drivers
L_0x55fff773d900 .part L_0x55fff773e260, 0, 1;
L_0x55fff773d9a0 .part L_0x55fff773e170, 0, 1;
L_0x55fff773db50 .concat8 [ 1 1 0 0], L_0x55fff773da40, L_0x55fff773e010;
L_0x55fff773dc40 .part L_0x55fff773e260, 0, 1;
L_0x55fff773dd30 .part L_0x55fff773e170, 1, 1;
L_0x55fff773df30 .part L_0x55fff773e260, 1, 1;
S_0x55fff7617e40 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff76143b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff7617fd0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7619130_0 .net "q", 3 0, L_0x55fff773f180;  1 drivers
v0x55fff7619230_0 .net "r", 3 0, L_0x55fff773f090;  1 drivers
L_0x55fff773e5b0 .part L_0x55fff773f180, 0, 2;
L_0x55fff773ee70 .part L_0x55fff773f180, 0, 2;
L_0x55fff773ef60 .part L_0x55fff773f180, 2, 2;
L_0x55fff773f090 .concat8 [ 2 2 0 0], L_0x55fff773e5b0, L_0x55fff773e850;
S_0x55fff7618140 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7617e40;
 .timescale 0 0;
v0x55fff7619050_0 .net *"_ivl_0", 1 0, L_0x55fff773e5b0;  1 drivers
S_0x55fff7618340 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff7618140;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff773e790 .functor AND 1, L_0x55fff773e650, L_0x55fff773e6f0, C4<1>, C4<1>;
L_0x55fff773eb20 .functor AND 1, L_0x55fff773e940, L_0x55fff773ea30, C4<1>, C4<1>;
L_0x55fff773ed10 .functor OR 1, L_0x55fff773eb20, L_0x55fff773ec30, C4<0>, C4<0>;
v0x55fff76185b0_0 .net *"_ivl_12", 0 0, L_0x55fff773e940;  1 drivers
v0x55fff76186b0_0 .net *"_ivl_14", 0 0, L_0x55fff773ea30;  1 drivers
v0x55fff7618790_0 .net *"_ivl_15", 0 0, L_0x55fff773eb20;  1 drivers
v0x55fff7618880_0 .net *"_ivl_18", 0 0, L_0x55fff773ec30;  1 drivers
v0x55fff7618960_0 .net *"_ivl_19", 0 0, L_0x55fff773ed10;  1 drivers
v0x55fff7618a90_0 .net *"_ivl_3", 0 0, L_0x55fff773e650;  1 drivers
v0x55fff7618b70_0 .net *"_ivl_5", 0 0, L_0x55fff773e6f0;  1 drivers
v0x55fff7618c50_0 .net *"_ivl_6", 0 0, L_0x55fff773e790;  1 drivers
v0x55fff7618d30_0 .net "qh", 1 0, L_0x55fff773ef60;  1 drivers
v0x55fff7618e10_0 .net "ql", 1 0, L_0x55fff773ee70;  1 drivers
v0x55fff7618ef0_0 .net "r", 1 0, L_0x55fff773e850;  1 drivers
L_0x55fff773e650 .part L_0x55fff773ef60, 0, 1;
L_0x55fff773e6f0 .part L_0x55fff773ee70, 0, 1;
L_0x55fff773e850 .concat8 [ 1 1 0 0], L_0x55fff773e790, L_0x55fff773ed10;
L_0x55fff773e940 .part L_0x55fff773ef60, 0, 1;
L_0x55fff773ea30 .part L_0x55fff773ee70, 1, 1;
L_0x55fff773ec30 .part L_0x55fff773ef60, 1, 1;
S_0x55fff7619690 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7610410;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff7619820 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff761ea30_0 .net "q", 7 0, L_0x55fff7742d20;  1 drivers
v0x55fff761eb30_0 .net "r", 7 0, L_0x55fff7742b90;  1 drivers
L_0x55fff7740f30 .part L_0x55fff7742d20, 0, 4;
L_0x55fff7741c30 .part L_0x55fff7742d20, 4, 4;
L_0x55fff7742b90 .concat8 [ 2 2 2 2], L_0x55fff7741ea0, L_0x55fff7741f90, L_0x55fff7742030, L_0x55fff7742360;
S_0x55fff7619990 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7619690;
 .timescale 0 0;
v0x55fff761e950_0 .net "r_temp", 7 0, L_0x55fff7741d60;  1 drivers
L_0x55fff7741d60 .concat8 [ 4 4 0 0], L_0x55fff7740e40, L_0x55fff7741b40;
L_0x55fff7741ea0 .part L_0x55fff7741d60, 0, 2;
L_0x55fff7741f90 .part L_0x55fff7741d60, 2, 2;
L_0x55fff7742030 .part L_0x55fff7741d60, 4, 2;
L_0x55fff7742980 .part L_0x55fff7741d60, 2, 2;
L_0x55fff7742a20 .part L_0x55fff7741d60, 6, 2;
S_0x55fff7619b90 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7619990;
 .timescale 0 0;
P_0x55fff7619db0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7619e90 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7619b90;
 .timescale 0 0;
v0x55fff761a070_0 .net *"_ivl_0", 1 0, L_0x55fff7741ea0;  1 drivers
S_0x55fff761a170 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7619990;
 .timescale 0 0;
P_0x55fff761a390 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff761a450 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff761a170;
 .timescale 0 0;
v0x55fff761a630_0 .net *"_ivl_0", 1 0, L_0x55fff7741f90;  1 drivers
S_0x55fff761a730 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7619990;
 .timescale 0 0;
P_0x55fff761a960 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff761aa20 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff761a730;
 .timescale 0 0;
v0x55fff761ac00_0 .net *"_ivl_0", 1 0, L_0x55fff7742030;  1 drivers
S_0x55fff761ad00 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7619990;
 .timescale 0 0;
P_0x55fff761af00 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff761afe0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff761ad00;
 .timescale 0 0;
S_0x55fff761b1c0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff761afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77422a0 .functor AND 1, L_0x55fff7742160, L_0x55fff7742200, C4<1>, C4<1>;
L_0x55fff7742630 .functor AND 1, L_0x55fff7742450, L_0x55fff7742540, C4<1>, C4<1>;
L_0x55fff7742820 .functor OR 1, L_0x55fff7742630, L_0x55fff7742740, C4<0>, C4<0>;
v0x55fff761b430_0 .net *"_ivl_12", 0 0, L_0x55fff7742450;  1 drivers
v0x55fff761b530_0 .net *"_ivl_14", 0 0, L_0x55fff7742540;  1 drivers
v0x55fff761b610_0 .net *"_ivl_15", 0 0, L_0x55fff7742630;  1 drivers
v0x55fff761b700_0 .net *"_ivl_18", 0 0, L_0x55fff7742740;  1 drivers
v0x55fff761b7e0_0 .net *"_ivl_19", 0 0, L_0x55fff7742820;  1 drivers
v0x55fff761b910_0 .net *"_ivl_3", 0 0, L_0x55fff7742160;  1 drivers
v0x55fff761b9f0_0 .net *"_ivl_5", 0 0, L_0x55fff7742200;  1 drivers
v0x55fff761bad0_0 .net *"_ivl_6", 0 0, L_0x55fff77422a0;  1 drivers
v0x55fff761bbb0_0 .net "qh", 1 0, L_0x55fff7742a20;  1 drivers
v0x55fff761bc90_0 .net "ql", 1 0, L_0x55fff7742980;  1 drivers
v0x55fff761bd70_0 .net "r", 1 0, L_0x55fff7742360;  1 drivers
L_0x55fff7742160 .part L_0x55fff7742a20, 0, 1;
L_0x55fff7742200 .part L_0x55fff7742980, 0, 1;
L_0x55fff7742360 .concat8 [ 1 1 0 0], L_0x55fff77422a0, L_0x55fff7742820;
L_0x55fff7742450 .part L_0x55fff7742a20, 0, 1;
L_0x55fff7742540 .part L_0x55fff7742980, 1, 1;
L_0x55fff7742740 .part L_0x55fff7742a20, 1, 1;
S_0x55fff761bed0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7619990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff761c0b0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff761d1e0_0 .net "q", 3 0, L_0x55fff7740f30;  1 drivers
v0x55fff761d2e0_0 .net "r", 3 0, L_0x55fff7740e40;  1 drivers
L_0x55fff7740310 .part L_0x55fff7740f30, 0, 2;
L_0x55fff7740c20 .part L_0x55fff7740f30, 0, 2;
L_0x55fff7740d10 .part L_0x55fff7740f30, 2, 2;
L_0x55fff7740e40 .concat8 [ 2 2 0 0], L_0x55fff7740310, L_0x55fff7740600;
S_0x55fff761c220 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff761bed0;
 .timescale 0 0;
v0x55fff761d100_0 .net *"_ivl_0", 1 0, L_0x55fff7740310;  1 drivers
S_0x55fff761c420 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff761c220;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77404f0 .functor AND 1, L_0x55fff77403b0, L_0x55fff7740450, C4<1>, C4<1>;
L_0x55fff77408d0 .functor AND 1, L_0x55fff77406f0, L_0x55fff77407e0, C4<1>, C4<1>;
L_0x55fff7740ac0 .functor OR 1, L_0x55fff77408d0, L_0x55fff77409e0, C4<0>, C4<0>;
v0x55fff761c690_0 .net *"_ivl_12", 0 0, L_0x55fff77406f0;  1 drivers
v0x55fff761c790_0 .net *"_ivl_14", 0 0, L_0x55fff77407e0;  1 drivers
v0x55fff761c870_0 .net *"_ivl_15", 0 0, L_0x55fff77408d0;  1 drivers
v0x55fff761c930_0 .net *"_ivl_18", 0 0, L_0x55fff77409e0;  1 drivers
v0x55fff761ca10_0 .net *"_ivl_19", 0 0, L_0x55fff7740ac0;  1 drivers
v0x55fff761cb40_0 .net *"_ivl_3", 0 0, L_0x55fff77403b0;  1 drivers
v0x55fff761cc20_0 .net *"_ivl_5", 0 0, L_0x55fff7740450;  1 drivers
v0x55fff761cd00_0 .net *"_ivl_6", 0 0, L_0x55fff77404f0;  1 drivers
v0x55fff761cde0_0 .net "qh", 1 0, L_0x55fff7740d10;  1 drivers
v0x55fff761cec0_0 .net "ql", 1 0, L_0x55fff7740c20;  1 drivers
v0x55fff761cfa0_0 .net "r", 1 0, L_0x55fff7740600;  1 drivers
L_0x55fff77403b0 .part L_0x55fff7740d10, 0, 1;
L_0x55fff7740450 .part L_0x55fff7740c20, 0, 1;
L_0x55fff7740600 .concat8 [ 1 1 0 0], L_0x55fff77404f0, L_0x55fff7740ac0;
L_0x55fff77406f0 .part L_0x55fff7740d10, 0, 1;
L_0x55fff77407e0 .part L_0x55fff7740c20, 1, 1;
L_0x55fff77409e0 .part L_0x55fff7740d10, 1, 1;
S_0x55fff761d420 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7619990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff761d5b0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff761e710_0 .net "q", 3 0, L_0x55fff7741c30;  1 drivers
v0x55fff761e810_0 .net "r", 3 0, L_0x55fff7741b40;  1 drivers
L_0x55fff7741060 .part L_0x55fff7741c30, 0, 2;
L_0x55fff7741920 .part L_0x55fff7741c30, 0, 2;
L_0x55fff7741a10 .part L_0x55fff7741c30, 2, 2;
L_0x55fff7741b40 .concat8 [ 2 2 0 0], L_0x55fff7741060, L_0x55fff7741300;
S_0x55fff761d720 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff761d420;
 .timescale 0 0;
v0x55fff761e630_0 .net *"_ivl_0", 1 0, L_0x55fff7741060;  1 drivers
S_0x55fff761d920 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff761d720;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7741240 .functor AND 1, L_0x55fff7741100, L_0x55fff77411a0, C4<1>, C4<1>;
L_0x55fff77415d0 .functor AND 1, L_0x55fff77413f0, L_0x55fff77414e0, C4<1>, C4<1>;
L_0x55fff77417c0 .functor OR 1, L_0x55fff77415d0, L_0x55fff77416e0, C4<0>, C4<0>;
v0x55fff761db90_0 .net *"_ivl_12", 0 0, L_0x55fff77413f0;  1 drivers
v0x55fff761dc90_0 .net *"_ivl_14", 0 0, L_0x55fff77414e0;  1 drivers
v0x55fff761dd70_0 .net *"_ivl_15", 0 0, L_0x55fff77415d0;  1 drivers
v0x55fff761de60_0 .net *"_ivl_18", 0 0, L_0x55fff77416e0;  1 drivers
v0x55fff761df40_0 .net *"_ivl_19", 0 0, L_0x55fff77417c0;  1 drivers
v0x55fff761e070_0 .net *"_ivl_3", 0 0, L_0x55fff7741100;  1 drivers
v0x55fff761e150_0 .net *"_ivl_5", 0 0, L_0x55fff77411a0;  1 drivers
v0x55fff761e230_0 .net *"_ivl_6", 0 0, L_0x55fff7741240;  1 drivers
v0x55fff761e310_0 .net "qh", 1 0, L_0x55fff7741a10;  1 drivers
v0x55fff761e3f0_0 .net "ql", 1 0, L_0x55fff7741920;  1 drivers
v0x55fff761e4d0_0 .net "r", 1 0, L_0x55fff7741300;  1 drivers
L_0x55fff7741100 .part L_0x55fff7741a10, 0, 1;
L_0x55fff77411a0 .part L_0x55fff7741920, 0, 1;
L_0x55fff7741300 .concat8 [ 1 1 0 0], L_0x55fff7741240, L_0x55fff77417c0;
L_0x55fff77413f0 .part L_0x55fff7741a10, 0, 1;
L_0x55fff77414e0 .part L_0x55fff7741920, 1, 1;
L_0x55fff77416e0 .part L_0x55fff7741a10, 1, 1;
S_0x55fff761f5d0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff75b1350;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "q";
    .port_info 1 /OUTPUT 64 "r";
P_0x55fff761f760 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000100000>;
v0x55fff7675e50_0 .net "q", 63 0, L_0x55fff776aa50;  1 drivers
v0x55fff7675f50_0 .net "r", 63 0, L_0x55fff776a000;  1 drivers
L_0x55fff77582a0 .part L_0x55fff776aa50, 0, 32;
L_0x55fff7767710 .part L_0x55fff776aa50, 32, 32;
LS_0x55fff776a000_0_0 .concat8 [ 2 2 2 2], L_0x55fff7767940, L_0x55fff7767a30, L_0x55fff7767ad0, L_0x55fff7767c00;
LS_0x55fff776a000_0_4 .concat8 [ 2 2 2 2], L_0x55fff7767ca0, L_0x55fff7767d80, L_0x55fff7767e20, L_0x55fff7767f10;
LS_0x55fff776a000_0_8 .concat8 [ 2 2 2 2], L_0x55fff7767fb0, L_0x55fff7768050, L_0x55fff77680f0, L_0x55fff7768200;
LS_0x55fff776a000_0_12 .concat8 [ 2 2 2 2], L_0x55fff77682a0, L_0x55fff77683c0, L_0x55fff7768460, L_0x55fff77687a0;
LS_0x55fff776a000_0_16 .concat8 [ 2 2 2 2], L_0x55fff7768840, L_0x55fff7768980, L_0x55fff7768a20, L_0x55fff77688e0;
LS_0x55fff776a000_0_20 .concat8 [ 2 2 2 2], L_0x55fff7768b70, L_0x55fff7768ac0, L_0x55fff7768cd0, L_0x55fff7768c10;
LS_0x55fff776a000_0_24 .concat8 [ 2 2 2 2], L_0x55fff7768e40, L_0x55fff7768fc0, L_0x55fff7769060, L_0x55fff77691f0;
LS_0x55fff776a000_0_28 .concat8 [ 2 2 2 2], L_0x55fff7769290, L_0x55fff7769430, L_0x55fff77694d0, L_0x55fff77697c0;
LS_0x55fff776a000_1_0 .concat8 [ 8 8 8 8], LS_0x55fff776a000_0_0, LS_0x55fff776a000_0_4, LS_0x55fff776a000_0_8, LS_0x55fff776a000_0_12;
LS_0x55fff776a000_1_4 .concat8 [ 8 8 8 8], LS_0x55fff776a000_0_16, LS_0x55fff776a000_0_20, LS_0x55fff776a000_0_24, LS_0x55fff776a000_0_28;
L_0x55fff776a000 .concat8 [ 32 32 0 0], LS_0x55fff776a000_1_0, LS_0x55fff776a000_1_4;
S_0x55fff761f8d0 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff761f5d0;
 .timescale 0 0;
v0x55fff7675d70_0 .net "r_temp", 63 0, L_0x55fff7767800;  1 drivers
L_0x55fff7767800 .concat8 [ 32 32 0 0], L_0x55fff7757d50, L_0x55fff77671c0;
L_0x55fff7767940 .part L_0x55fff7767800, 0, 2;
L_0x55fff7767a30 .part L_0x55fff7767800, 2, 2;
L_0x55fff7767ad0 .part L_0x55fff7767800, 4, 2;
L_0x55fff7767c00 .part L_0x55fff7767800, 6, 2;
L_0x55fff7767ca0 .part L_0x55fff7767800, 8, 2;
L_0x55fff7767d80 .part L_0x55fff7767800, 10, 2;
L_0x55fff7767e20 .part L_0x55fff7767800, 12, 2;
L_0x55fff7767f10 .part L_0x55fff7767800, 14, 2;
L_0x55fff7767fb0 .part L_0x55fff7767800, 16, 2;
L_0x55fff7768050 .part L_0x55fff7767800, 18, 2;
L_0x55fff77680f0 .part L_0x55fff7767800, 20, 2;
L_0x55fff7768200 .part L_0x55fff7767800, 22, 2;
L_0x55fff77682a0 .part L_0x55fff7767800, 24, 2;
L_0x55fff77683c0 .part L_0x55fff7767800, 26, 2;
L_0x55fff7768460 .part L_0x55fff7767800, 28, 2;
L_0x55fff77687a0 .part L_0x55fff7767800, 30, 2;
L_0x55fff7768840 .part L_0x55fff7767800, 32, 2;
L_0x55fff7768980 .part L_0x55fff7767800, 34, 2;
L_0x55fff7768a20 .part L_0x55fff7767800, 36, 2;
L_0x55fff77688e0 .part L_0x55fff7767800, 38, 2;
L_0x55fff7768b70 .part L_0x55fff7767800, 40, 2;
L_0x55fff7768ac0 .part L_0x55fff7767800, 42, 2;
L_0x55fff7768cd0 .part L_0x55fff7767800, 44, 2;
L_0x55fff7768c10 .part L_0x55fff7767800, 46, 2;
L_0x55fff7768e40 .part L_0x55fff7767800, 48, 2;
L_0x55fff7768fc0 .part L_0x55fff7767800, 50, 2;
L_0x55fff7769060 .part L_0x55fff7767800, 52, 2;
L_0x55fff77691f0 .part L_0x55fff7767800, 54, 2;
L_0x55fff7769290 .part L_0x55fff7767800, 56, 2;
L_0x55fff7769430 .part L_0x55fff7767800, 58, 2;
L_0x55fff77694d0 .part L_0x55fff7767800, 60, 2;
L_0x55fff7769da0 .part L_0x55fff7767800, 30, 2;
L_0x55fff7769e40 .part L_0x55fff7767800, 62, 2;
S_0x55fff761fad0 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff761fcf0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff761fdd0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff761fad0;
 .timescale 0 0;
v0x55fff761ffb0_0 .net *"_ivl_0", 1 0, L_0x55fff7767940;  1 drivers
S_0x55fff76200b0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff76202d0 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7620390 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76200b0;
 .timescale 0 0;
v0x55fff7620570_0 .net *"_ivl_0", 1 0, L_0x55fff7767a30;  1 drivers
S_0x55fff7620670 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff76208a0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff7620960 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7620670;
 .timescale 0 0;
v0x55fff7620b40_0 .net *"_ivl_0", 1 0, L_0x55fff7767ad0;  1 drivers
S_0x55fff7620c40 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7620e40 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7620f20 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7620c40;
 .timescale 0 0;
v0x55fff7621100_0 .net *"_ivl_0", 1 0, L_0x55fff7767c00;  1 drivers
S_0x55fff7621200 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7621450 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff7621530 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7621200;
 .timescale 0 0;
v0x55fff7621710_0 .net *"_ivl_0", 1 0, L_0x55fff7767ca0;  1 drivers
S_0x55fff7621810 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7621a10 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff7621af0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7621810;
 .timescale 0 0;
v0x55fff7621cd0_0 .net *"_ivl_0", 1 0, L_0x55fff7767d80;  1 drivers
S_0x55fff7621dd0 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7621fd0 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff76220b0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7621dd0;
 .timescale 0 0;
v0x55fff7622290_0 .net *"_ivl_0", 1 0, L_0x55fff7767e20;  1 drivers
S_0x55fff7622390 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7622590 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff7622670 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7622390;
 .timescale 0 0;
v0x55fff7622850_0 .net *"_ivl_0", 1 0, L_0x55fff7767f10;  1 drivers
S_0x55fff7622950 .scope generate, "parallel_stitch_up[16]" "parallel_stitch_up[16]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7621400 .param/l "i" 0 2 68, +C4<010000>;
S_0x55fff7622be0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7622950;
 .timescale 0 0;
v0x55fff7622dc0_0 .net *"_ivl_0", 1 0, L_0x55fff7767fb0;  1 drivers
S_0x55fff7622ec0 .scope generate, "parallel_stitch_up[18]" "parallel_stitch_up[18]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff76230c0 .param/l "i" 0 2 68, +C4<010010>;
S_0x55fff76231a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7622ec0;
 .timescale 0 0;
v0x55fff7623380_0 .net *"_ivl_0", 1 0, L_0x55fff7768050;  1 drivers
S_0x55fff7623480 .scope generate, "parallel_stitch_up[20]" "parallel_stitch_up[20]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7623680 .param/l "i" 0 2 68, +C4<010100>;
S_0x55fff7623760 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7623480;
 .timescale 0 0;
v0x55fff7623940_0 .net *"_ivl_0", 1 0, L_0x55fff77680f0;  1 drivers
S_0x55fff7623a40 .scope generate, "parallel_stitch_up[22]" "parallel_stitch_up[22]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7623c40 .param/l "i" 0 2 68, +C4<010110>;
S_0x55fff7623d20 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7623a40;
 .timescale 0 0;
v0x55fff7623f00_0 .net *"_ivl_0", 1 0, L_0x55fff7768200;  1 drivers
S_0x55fff7624000 .scope generate, "parallel_stitch_up[24]" "parallel_stitch_up[24]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7624200 .param/l "i" 0 2 68, +C4<011000>;
S_0x55fff76242e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7624000;
 .timescale 0 0;
v0x55fff76244c0_0 .net *"_ivl_0", 1 0, L_0x55fff77682a0;  1 drivers
S_0x55fff76245c0 .scope generate, "parallel_stitch_up[26]" "parallel_stitch_up[26]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff76247c0 .param/l "i" 0 2 68, +C4<011010>;
S_0x55fff76248a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76245c0;
 .timescale 0 0;
v0x55fff7624a80_0 .net *"_ivl_0", 1 0, L_0x55fff77683c0;  1 drivers
S_0x55fff7624b80 .scope generate, "parallel_stitch_up[28]" "parallel_stitch_up[28]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7624d80 .param/l "i" 0 2 68, +C4<011100>;
S_0x55fff7624e60 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7624b80;
 .timescale 0 0;
v0x55fff7625040_0 .net *"_ivl_0", 1 0, L_0x55fff7768460;  1 drivers
S_0x55fff7625140 .scope generate, "parallel_stitch_up[30]" "parallel_stitch_up[30]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7625340 .param/l "i" 0 2 68, +C4<011110>;
S_0x55fff7625420 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7625140;
 .timescale 0 0;
v0x55fff7625600_0 .net *"_ivl_0", 1 0, L_0x55fff77687a0;  1 drivers
S_0x55fff7625700 .scope generate, "parallel_stitch_up[32]" "parallel_stitch_up[32]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7625a10 .param/l "i" 0 2 68, +C4<0100000>;
S_0x55fff7625ad0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7625700;
 .timescale 0 0;
v0x55fff7625cd0_0 .net *"_ivl_0", 1 0, L_0x55fff7768840;  1 drivers
S_0x55fff7625dd0 .scope generate, "parallel_stitch_up[34]" "parallel_stitch_up[34]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7625fd0 .param/l "i" 0 2 68, +C4<0100010>;
S_0x55fff7626090 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7625dd0;
 .timescale 0 0;
v0x55fff7626290_0 .net *"_ivl_0", 1 0, L_0x55fff7768980;  1 drivers
S_0x55fff7626390 .scope generate, "parallel_stitch_up[36]" "parallel_stitch_up[36]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7626590 .param/l "i" 0 2 68, +C4<0100100>;
S_0x55fff7626650 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7626390;
 .timescale 0 0;
v0x55fff7626850_0 .net *"_ivl_0", 1 0, L_0x55fff7768a20;  1 drivers
S_0x55fff7626950 .scope generate, "parallel_stitch_up[38]" "parallel_stitch_up[38]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7626b50 .param/l "i" 0 2 68, +C4<0100110>;
S_0x55fff7626c10 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7626950;
 .timescale 0 0;
v0x55fff7626e10_0 .net *"_ivl_0", 1 0, L_0x55fff77688e0;  1 drivers
S_0x55fff7626f10 .scope generate, "parallel_stitch_up[40]" "parallel_stitch_up[40]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7627110 .param/l "i" 0 2 68, +C4<0101000>;
S_0x55fff76271d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7626f10;
 .timescale 0 0;
v0x55fff76273d0_0 .net *"_ivl_0", 1 0, L_0x55fff7768b70;  1 drivers
S_0x55fff76274d0 .scope generate, "parallel_stitch_up[42]" "parallel_stitch_up[42]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff76276d0 .param/l "i" 0 2 68, +C4<0101010>;
S_0x55fff7627790 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76274d0;
 .timescale 0 0;
v0x55fff7627990_0 .net *"_ivl_0", 1 0, L_0x55fff7768ac0;  1 drivers
S_0x55fff7627a90 .scope generate, "parallel_stitch_up[44]" "parallel_stitch_up[44]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7627c90 .param/l "i" 0 2 68, +C4<0101100>;
S_0x55fff7627d50 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7627a90;
 .timescale 0 0;
v0x55fff7627f50_0 .net *"_ivl_0", 1 0, L_0x55fff7768cd0;  1 drivers
S_0x55fff7628050 .scope generate, "parallel_stitch_up[46]" "parallel_stitch_up[46]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7628250 .param/l "i" 0 2 68, +C4<0101110>;
S_0x55fff7628310 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7628050;
 .timescale 0 0;
v0x55fff7628510_0 .net *"_ivl_0", 1 0, L_0x55fff7768c10;  1 drivers
S_0x55fff7628610 .scope generate, "parallel_stitch_up[48]" "parallel_stitch_up[48]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7628810 .param/l "i" 0 2 68, +C4<0110000>;
S_0x55fff76288d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7628610;
 .timescale 0 0;
v0x55fff7628ad0_0 .net *"_ivl_0", 1 0, L_0x55fff7768e40;  1 drivers
S_0x55fff7628bd0 .scope generate, "parallel_stitch_up[50]" "parallel_stitch_up[50]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7628dd0 .param/l "i" 0 2 68, +C4<0110010>;
S_0x55fff7628e90 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7628bd0;
 .timescale 0 0;
v0x55fff7629090_0 .net *"_ivl_0", 1 0, L_0x55fff7768fc0;  1 drivers
S_0x55fff7629190 .scope generate, "parallel_stitch_up[52]" "parallel_stitch_up[52]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7629390 .param/l "i" 0 2 68, +C4<0110100>;
S_0x55fff7629450 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7629190;
 .timescale 0 0;
v0x55fff7629650_0 .net *"_ivl_0", 1 0, L_0x55fff7769060;  1 drivers
S_0x55fff7629750 .scope generate, "parallel_stitch_up[54]" "parallel_stitch_up[54]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7629950 .param/l "i" 0 2 68, +C4<0110110>;
S_0x55fff7629a10 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7629750;
 .timescale 0 0;
v0x55fff7629c10_0 .net *"_ivl_0", 1 0, L_0x55fff77691f0;  1 drivers
S_0x55fff7629d10 .scope generate, "parallel_stitch_up[56]" "parallel_stitch_up[56]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff7629f10 .param/l "i" 0 2 68, +C4<0111000>;
S_0x55fff7629fd0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7629d10;
 .timescale 0 0;
v0x55fff762a1d0_0 .net *"_ivl_0", 1 0, L_0x55fff7769290;  1 drivers
S_0x55fff762a2d0 .scope generate, "parallel_stitch_up[58]" "parallel_stitch_up[58]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff762a4d0 .param/l "i" 0 2 68, +C4<0111010>;
S_0x55fff762a590 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762a2d0;
 .timescale 0 0;
v0x55fff762a790_0 .net *"_ivl_0", 1 0, L_0x55fff7769430;  1 drivers
S_0x55fff762a890 .scope generate, "parallel_stitch_up[60]" "parallel_stitch_up[60]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff762aa90 .param/l "i" 0 2 68, +C4<0111100>;
S_0x55fff762ab50 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762a890;
 .timescale 0 0;
v0x55fff762ad50_0 .net *"_ivl_0", 1 0, L_0x55fff77694d0;  1 drivers
S_0x55fff762ae50 .scope generate, "parallel_stitch_up[62]" "parallel_stitch_up[62]" 2 68, 2 68 0, S_0x55fff761f8d0;
 .timescale 0 0;
P_0x55fff762b050 .param/l "i" 0 2 68, +C4<0111110>;
S_0x55fff762b110 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff762ae50;
 .timescale 0 0;
S_0x55fff762b310 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff762b110;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7768190 .functor AND 1, L_0x55fff7769680, L_0x55fff7769720, C4<1>, C4<1>;
L_0x55fff7769a90 .functor AND 1, L_0x55fff77698b0, L_0x55fff77699a0, C4<1>, C4<1>;
L_0x55fff7769c40 .functor OR 1, L_0x55fff7769a90, L_0x55fff7769ba0, C4<0>, C4<0>;
v0x55fff762b580_0 .net *"_ivl_12", 0 0, L_0x55fff77698b0;  1 drivers
v0x55fff762b680_0 .net *"_ivl_14", 0 0, L_0x55fff77699a0;  1 drivers
v0x55fff762b760_0 .net *"_ivl_15", 0 0, L_0x55fff7769a90;  1 drivers
v0x55fff762b820_0 .net *"_ivl_18", 0 0, L_0x55fff7769ba0;  1 drivers
v0x55fff762b900_0 .net *"_ivl_19", 0 0, L_0x55fff7769c40;  1 drivers
v0x55fff762ba30_0 .net *"_ivl_3", 0 0, L_0x55fff7769680;  1 drivers
v0x55fff762bb10_0 .net *"_ivl_5", 0 0, L_0x55fff7769720;  1 drivers
v0x55fff762bbf0_0 .net *"_ivl_6", 0 0, L_0x55fff7768190;  1 drivers
v0x55fff762bcd0_0 .net "qh", 1 0, L_0x55fff7769e40;  1 drivers
v0x55fff762bdb0_0 .net "ql", 1 0, L_0x55fff7769da0;  1 drivers
v0x55fff762be90_0 .net "r", 1 0, L_0x55fff77697c0;  1 drivers
L_0x55fff7769680 .part L_0x55fff7769e40, 0, 1;
L_0x55fff7769720 .part L_0x55fff7769da0, 0, 1;
L_0x55fff77697c0 .concat8 [ 1 1 0 0], L_0x55fff7768190, L_0x55fff7769c40;
L_0x55fff77698b0 .part L_0x55fff7769e40, 0, 1;
L_0x55fff77699a0 .part L_0x55fff7769da0, 1, 1;
L_0x55fff7769ba0 .part L_0x55fff7769e40, 1, 1;
S_0x55fff762bff0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff761f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "q";
    .port_info 1 /OUTPUT 32 "r";
P_0x55fff762c390 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000010000>;
v0x55fff7650cf0_0 .net "q", 31 0, L_0x55fff77582a0;  1 drivers
v0x55fff7650df0_0 .net "r", 31 0, L_0x55fff7757d50;  1 drivers
L_0x55fff774f9a0 .part L_0x55fff77582a0, 0, 16;
L_0x55fff7756460 .part L_0x55fff77582a0, 16, 16;
LS_0x55fff7757d50_0_0 .concat8 [ 2 2 2 2], L_0x55fff7756690, L_0x55fff7756780, L_0x55fff7756820, L_0x55fff7756950;
LS_0x55fff7757d50_0_4 .concat8 [ 2 2 2 2], L_0x55fff77569f0, L_0x55fff7756ad0, L_0x55fff7756b70, L_0x55fff7756d70;
LS_0x55fff7757d50_0_8 .concat8 [ 2 2 2 2], L_0x55fff7756e10, L_0x55fff7756f10, L_0x55fff7756fb0, L_0x55fff77570c0;
LS_0x55fff7757d50_0_12 .concat8 [ 2 2 2 2], L_0x55fff7757160, L_0x55fff7757280, L_0x55fff7757320, L_0x55fff7757590;
L_0x55fff7757d50 .concat8 [ 8 8 8 8], LS_0x55fff7757d50_0_0, LS_0x55fff7757d50_0_4, LS_0x55fff7757d50_0_8, LS_0x55fff7757d50_0_12;
S_0x55fff762c500 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff762bff0;
 .timescale 0 0;
v0x55fff7650c10_0 .net "r_temp", 31 0, L_0x55fff7756550;  1 drivers
L_0x55fff7756550 .concat8 [ 16 16 0 0], L_0x55fff774f6d0, L_0x55fff7756190;
L_0x55fff7756690 .part L_0x55fff7756550, 0, 2;
L_0x55fff7756780 .part L_0x55fff7756550, 2, 2;
L_0x55fff7756820 .part L_0x55fff7756550, 4, 2;
L_0x55fff7756950 .part L_0x55fff7756550, 6, 2;
L_0x55fff77569f0 .part L_0x55fff7756550, 8, 2;
L_0x55fff7756ad0 .part L_0x55fff7756550, 10, 2;
L_0x55fff7756b70 .part L_0x55fff7756550, 12, 2;
L_0x55fff7756d70 .part L_0x55fff7756550, 14, 2;
L_0x55fff7756e10 .part L_0x55fff7756550, 16, 2;
L_0x55fff7756f10 .part L_0x55fff7756550, 18, 2;
L_0x55fff7756fb0 .part L_0x55fff7756550, 20, 2;
L_0x55fff77570c0 .part L_0x55fff7756550, 22, 2;
L_0x55fff7757160 .part L_0x55fff7756550, 24, 2;
L_0x55fff7757280 .part L_0x55fff7756550, 26, 2;
L_0x55fff7757320 .part L_0x55fff7756550, 28, 2;
L_0x55fff7757b70 .part L_0x55fff7756550, 14, 2;
L_0x55fff7757c10 .part L_0x55fff7756550, 30, 2;
S_0x55fff762c700 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762c920 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff762ca00 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762c700;
 .timescale 0 0;
v0x55fff762cbe0_0 .net *"_ivl_0", 1 0, L_0x55fff7756690;  1 drivers
S_0x55fff762cce0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762cf00 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff762cfc0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762cce0;
 .timescale 0 0;
v0x55fff762d1a0_0 .net *"_ivl_0", 1 0, L_0x55fff7756780;  1 drivers
S_0x55fff762d2a0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762d4d0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff762d590 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762d2a0;
 .timescale 0 0;
v0x55fff762d770_0 .net *"_ivl_0", 1 0, L_0x55fff7756820;  1 drivers
S_0x55fff762d870 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762da70 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff762db50 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762d870;
 .timescale 0 0;
v0x55fff762dd30_0 .net *"_ivl_0", 1 0, L_0x55fff7756950;  1 drivers
S_0x55fff762de30 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762e080 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff762e160 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762de30;
 .timescale 0 0;
v0x55fff762e340_0 .net *"_ivl_0", 1 0, L_0x55fff77569f0;  1 drivers
S_0x55fff762e440 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762e640 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff762e720 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762e440;
 .timescale 0 0;
v0x55fff762e900_0 .net *"_ivl_0", 1 0, L_0x55fff7756ad0;  1 drivers
S_0x55fff762ea00 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762ec00 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff762ece0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762ea00;
 .timescale 0 0;
v0x55fff762eec0_0 .net *"_ivl_0", 1 0, L_0x55fff7756b70;  1 drivers
S_0x55fff762efc0 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762f1c0 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff762f2a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762efc0;
 .timescale 0 0;
v0x55fff762f480_0 .net *"_ivl_0", 1 0, L_0x55fff7756d70;  1 drivers
S_0x55fff762f580 .scope generate, "parallel_stitch_up[16]" "parallel_stitch_up[16]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762e030 .param/l "i" 0 2 68, +C4<010000>;
S_0x55fff762f810 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762f580;
 .timescale 0 0;
v0x55fff762f9f0_0 .net *"_ivl_0", 1 0, L_0x55fff7756e10;  1 drivers
S_0x55fff762faf0 .scope generate, "parallel_stitch_up[18]" "parallel_stitch_up[18]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff762fcf0 .param/l "i" 0 2 68, +C4<010010>;
S_0x55fff762fdd0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff762faf0;
 .timescale 0 0;
v0x55fff762ffb0_0 .net *"_ivl_0", 1 0, L_0x55fff7756f10;  1 drivers
S_0x55fff76300b0 .scope generate, "parallel_stitch_up[20]" "parallel_stitch_up[20]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff76302b0 .param/l "i" 0 2 68, +C4<010100>;
S_0x55fff7630390 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76300b0;
 .timescale 0 0;
v0x55fff7630570_0 .net *"_ivl_0", 1 0, L_0x55fff7756fb0;  1 drivers
S_0x55fff7630670 .scope generate, "parallel_stitch_up[22]" "parallel_stitch_up[22]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff7630870 .param/l "i" 0 2 68, +C4<010110>;
S_0x55fff7630950 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7630670;
 .timescale 0 0;
v0x55fff7630b30_0 .net *"_ivl_0", 1 0, L_0x55fff77570c0;  1 drivers
S_0x55fff7630c30 .scope generate, "parallel_stitch_up[24]" "parallel_stitch_up[24]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff7630e30 .param/l "i" 0 2 68, +C4<011000>;
S_0x55fff7630f10 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7630c30;
 .timescale 0 0;
v0x55fff76310f0_0 .net *"_ivl_0", 1 0, L_0x55fff7757160;  1 drivers
S_0x55fff76311f0 .scope generate, "parallel_stitch_up[26]" "parallel_stitch_up[26]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff76313f0 .param/l "i" 0 2 68, +C4<011010>;
S_0x55fff76314d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76311f0;
 .timescale 0 0;
v0x55fff76316b0_0 .net *"_ivl_0", 1 0, L_0x55fff7757280;  1 drivers
S_0x55fff76317b0 .scope generate, "parallel_stitch_up[28]" "parallel_stitch_up[28]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff76319b0 .param/l "i" 0 2 68, +C4<011100>;
S_0x55fff7631a90 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76317b0;
 .timescale 0 0;
v0x55fff7631c70_0 .net *"_ivl_0", 1 0, L_0x55fff7757320;  1 drivers
S_0x55fff7631d70 .scope generate, "parallel_stitch_up[30]" "parallel_stitch_up[30]" 2 68, 2 68 0, S_0x55fff762c500;
 .timescale 0 0;
P_0x55fff7631f70 .param/l "i" 0 2 68, +C4<011110>;
S_0x55fff7632050 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7631d70;
 .timescale 0 0;
S_0x55fff7632230 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7632050;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7757050 .functor AND 1, L_0x55fff7757450, L_0x55fff77574f0, C4<1>, C4<1>;
L_0x55fff7757860 .functor AND 1, L_0x55fff7757680, L_0x55fff7757770, C4<1>, C4<1>;
L_0x55fff7757a10 .functor OR 1, L_0x55fff7757860, L_0x55fff7757970, C4<0>, C4<0>;
v0x55fff76324a0_0 .net *"_ivl_12", 0 0, L_0x55fff7757680;  1 drivers
v0x55fff76325a0_0 .net *"_ivl_14", 0 0, L_0x55fff7757770;  1 drivers
v0x55fff7632680_0 .net *"_ivl_15", 0 0, L_0x55fff7757860;  1 drivers
v0x55fff7632740_0 .net *"_ivl_18", 0 0, L_0x55fff7757970;  1 drivers
v0x55fff7632820_0 .net *"_ivl_19", 0 0, L_0x55fff7757a10;  1 drivers
v0x55fff7632950_0 .net *"_ivl_3", 0 0, L_0x55fff7757450;  1 drivers
v0x55fff7632a30_0 .net *"_ivl_5", 0 0, L_0x55fff77574f0;  1 drivers
v0x55fff7632b10_0 .net *"_ivl_6", 0 0, L_0x55fff7757050;  1 drivers
v0x55fff7632bf0_0 .net "qh", 1 0, L_0x55fff7757c10;  1 drivers
v0x55fff7632d60_0 .net "ql", 1 0, L_0x55fff7757b70;  1 drivers
v0x55fff7632e40_0 .net "r", 1 0, L_0x55fff7757590;  1 drivers
L_0x55fff7757450 .part L_0x55fff7757c10, 0, 1;
L_0x55fff77574f0 .part L_0x55fff7757b70, 0, 1;
L_0x55fff7757590 .concat8 [ 1 1 0 0], L_0x55fff7757050, L_0x55fff7757a10;
L_0x55fff7757680 .part L_0x55fff7757c10, 0, 1;
L_0x55fff7757770 .part L_0x55fff7757b70, 1, 1;
L_0x55fff7757970 .part L_0x55fff7757c10, 1, 1;
S_0x55fff7632fa0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff762c500;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "q";
    .port_info 1 /OUTPUT 16 "r";
P_0x55fff7633130 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000001000>;
v0x55fff7641b50_0 .net "q", 15 0, L_0x55fff774f9a0;  1 drivers
v0x55fff7641c50_0 .net "r", 15 0, L_0x55fff774f6d0;  1 drivers
L_0x55fff774bb00 .part L_0x55fff774f9a0, 0, 8;
L_0x55fff774e5b0 .part L_0x55fff774f9a0, 8, 8;
LS_0x55fff774f6d0_0_0 .concat8 [ 2 2 2 2], L_0x55fff774e7e0, L_0x55fff774e8d0, L_0x55fff774e970, L_0x55fff774eaa0;
LS_0x55fff774f6d0_0_4 .concat8 [ 2 2 2 2], L_0x55fff774eb40, L_0x55fff774ec20, L_0x55fff774ecc0, L_0x55fff774efb0;
L_0x55fff774f6d0 .concat8 [ 8 8 0 0], LS_0x55fff774f6d0_0_0, LS_0x55fff774f6d0_0_4;
S_0x55fff7633210 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7632fa0;
 .timescale 0 0;
v0x55fff7641a70_0 .net "r_temp", 15 0, L_0x55fff774e6a0;  1 drivers
L_0x55fff774e6a0 .concat8 [ 8 8 0 0], L_0x55fff774b970, L_0x55fff774e420;
L_0x55fff774e7e0 .part L_0x55fff774e6a0, 0, 2;
L_0x55fff774e8d0 .part L_0x55fff774e6a0, 2, 2;
L_0x55fff774e970 .part L_0x55fff774e6a0, 4, 2;
L_0x55fff774eaa0 .part L_0x55fff774e6a0, 6, 2;
L_0x55fff774eb40 .part L_0x55fff774e6a0, 8, 2;
L_0x55fff774ec20 .part L_0x55fff774e6a0, 10, 2;
L_0x55fff774ecc0 .part L_0x55fff774e6a0, 12, 2;
L_0x55fff774f590 .part L_0x55fff774e6a0, 6, 2;
L_0x55fff774f630 .part L_0x55fff774e6a0, 14, 2;
S_0x55fff7633410 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7633210;
 .timescale 0 0;
P_0x55fff7633630 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7633710 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7633410;
 .timescale 0 0;
v0x55fff76338f0_0 .net *"_ivl_0", 1 0, L_0x55fff774e7e0;  1 drivers
S_0x55fff76339f0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7633210;
 .timescale 0 0;
P_0x55fff7633c10 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7633cd0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76339f0;
 .timescale 0 0;
v0x55fff7633eb0_0 .net *"_ivl_0", 1 0, L_0x55fff774e8d0;  1 drivers
S_0x55fff7633fb0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7633210;
 .timescale 0 0;
P_0x55fff76341e0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff76342a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7633fb0;
 .timescale 0 0;
v0x55fff7634480_0 .net *"_ivl_0", 1 0, L_0x55fff774e970;  1 drivers
S_0x55fff7634580 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7633210;
 .timescale 0 0;
P_0x55fff7634780 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7634860 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7634580;
 .timescale 0 0;
v0x55fff7634a40_0 .net *"_ivl_0", 1 0, L_0x55fff774eaa0;  1 drivers
S_0x55fff7634b40 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff7633210;
 .timescale 0 0;
P_0x55fff7634d90 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff7634e70 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7634b40;
 .timescale 0 0;
v0x55fff7635050_0 .net *"_ivl_0", 1 0, L_0x55fff774eb40;  1 drivers
S_0x55fff7635150 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff7633210;
 .timescale 0 0;
P_0x55fff7635350 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff7635430 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7635150;
 .timescale 0 0;
v0x55fff7635610_0 .net *"_ivl_0", 1 0, L_0x55fff774ec20;  1 drivers
S_0x55fff7635710 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff7633210;
 .timescale 0 0;
P_0x55fff7635910 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff76359f0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7635710;
 .timescale 0 0;
v0x55fff7635bd0_0 .net *"_ivl_0", 1 0, L_0x55fff774ecc0;  1 drivers
S_0x55fff7635cd0 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff7633210;
 .timescale 0 0;
P_0x55fff7635ed0 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff7635fb0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7635cd0;
 .timescale 0 0;
S_0x55fff7636190 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7635fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff774eef0 .functor AND 1, L_0x55fff774edb0, L_0x55fff774ee50, C4<1>, C4<1>;
L_0x55fff774f280 .functor AND 1, L_0x55fff774f0a0, L_0x55fff774f190, C4<1>, C4<1>;
L_0x55fff774f430 .functor OR 1, L_0x55fff774f280, L_0x55fff774f390, C4<0>, C4<0>;
v0x55fff7636400_0 .net *"_ivl_12", 0 0, L_0x55fff774f0a0;  1 drivers
v0x55fff7636500_0 .net *"_ivl_14", 0 0, L_0x55fff774f190;  1 drivers
v0x55fff76365e0_0 .net *"_ivl_15", 0 0, L_0x55fff774f280;  1 drivers
v0x55fff76366a0_0 .net *"_ivl_18", 0 0, L_0x55fff774f390;  1 drivers
v0x55fff7636780_0 .net *"_ivl_19", 0 0, L_0x55fff774f430;  1 drivers
v0x55fff76368b0_0 .net *"_ivl_3", 0 0, L_0x55fff774edb0;  1 drivers
v0x55fff7636990_0 .net *"_ivl_5", 0 0, L_0x55fff774ee50;  1 drivers
v0x55fff7636a70_0 .net *"_ivl_6", 0 0, L_0x55fff774eef0;  1 drivers
v0x55fff7636b50_0 .net "qh", 1 0, L_0x55fff774f630;  1 drivers
v0x55fff7636c30_0 .net "ql", 1 0, L_0x55fff774f590;  1 drivers
v0x55fff7636d10_0 .net "r", 1 0, L_0x55fff774efb0;  1 drivers
L_0x55fff774edb0 .part L_0x55fff774f630, 0, 1;
L_0x55fff774ee50 .part L_0x55fff774f590, 0, 1;
L_0x55fff774efb0 .concat8 [ 1 1 0 0], L_0x55fff774eef0, L_0x55fff774f430;
L_0x55fff774f0a0 .part L_0x55fff774f630, 0, 1;
L_0x55fff774f190 .part L_0x55fff774f590, 1, 1;
L_0x55fff774f390 .part L_0x55fff774f630, 1, 1;
S_0x55fff7636e70 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7633210;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff7634d40 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff763c250_0 .net "q", 7 0, L_0x55fff774bb00;  1 drivers
v0x55fff763c350_0 .net "r", 7 0, L_0x55fff774b970;  1 drivers
L_0x55fff7749d10 .part L_0x55fff774bb00, 0, 4;
L_0x55fff774aa10 .part L_0x55fff774bb00, 4, 4;
L_0x55fff774b970 .concat8 [ 2 2 2 2], L_0x55fff774ac80, L_0x55fff774ad70, L_0x55fff774ae10, L_0x55fff774b140;
S_0x55fff76371b0 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7636e70;
 .timescale 0 0;
v0x55fff763c170_0 .net "r_temp", 7 0, L_0x55fff774ab40;  1 drivers
L_0x55fff774ab40 .concat8 [ 4 4 0 0], L_0x55fff7749c20, L_0x55fff774a920;
L_0x55fff774ac80 .part L_0x55fff774ab40, 0, 2;
L_0x55fff774ad70 .part L_0x55fff774ab40, 2, 2;
L_0x55fff774ae10 .part L_0x55fff774ab40, 4, 2;
L_0x55fff774b760 .part L_0x55fff774ab40, 2, 2;
L_0x55fff774b800 .part L_0x55fff774ab40, 6, 2;
S_0x55fff76373b0 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff76371b0;
 .timescale 0 0;
P_0x55fff76375d0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff76376b0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76373b0;
 .timescale 0 0;
v0x55fff7637890_0 .net *"_ivl_0", 1 0, L_0x55fff774ac80;  1 drivers
S_0x55fff7637990 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff76371b0;
 .timescale 0 0;
P_0x55fff7637bb0 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7637c70 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7637990;
 .timescale 0 0;
v0x55fff7637e50_0 .net *"_ivl_0", 1 0, L_0x55fff774ad70;  1 drivers
S_0x55fff7637f50 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff76371b0;
 .timescale 0 0;
P_0x55fff7638180 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff7638240 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7637f50;
 .timescale 0 0;
v0x55fff7638420_0 .net *"_ivl_0", 1 0, L_0x55fff774ae10;  1 drivers
S_0x55fff7638520 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff76371b0;
 .timescale 0 0;
P_0x55fff7638720 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7638800 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7638520;
 .timescale 0 0;
S_0x55fff76389e0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7638800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff774b080 .functor AND 1, L_0x55fff774af40, L_0x55fff774afe0, C4<1>, C4<1>;
L_0x55fff774b410 .functor AND 1, L_0x55fff774b230, L_0x55fff774b320, C4<1>, C4<1>;
L_0x55fff774b600 .functor OR 1, L_0x55fff774b410, L_0x55fff774b520, C4<0>, C4<0>;
v0x55fff7638c50_0 .net *"_ivl_12", 0 0, L_0x55fff774b230;  1 drivers
v0x55fff7638d50_0 .net *"_ivl_14", 0 0, L_0x55fff774b320;  1 drivers
v0x55fff7638e30_0 .net *"_ivl_15", 0 0, L_0x55fff774b410;  1 drivers
v0x55fff7638f20_0 .net *"_ivl_18", 0 0, L_0x55fff774b520;  1 drivers
v0x55fff7639000_0 .net *"_ivl_19", 0 0, L_0x55fff774b600;  1 drivers
v0x55fff7639130_0 .net *"_ivl_3", 0 0, L_0x55fff774af40;  1 drivers
v0x55fff7639210_0 .net *"_ivl_5", 0 0, L_0x55fff774afe0;  1 drivers
v0x55fff76392f0_0 .net *"_ivl_6", 0 0, L_0x55fff774b080;  1 drivers
v0x55fff76393d0_0 .net "qh", 1 0, L_0x55fff774b800;  1 drivers
v0x55fff76394b0_0 .net "ql", 1 0, L_0x55fff774b760;  1 drivers
v0x55fff7639590_0 .net "r", 1 0, L_0x55fff774b140;  1 drivers
L_0x55fff774af40 .part L_0x55fff774b800, 0, 1;
L_0x55fff774afe0 .part L_0x55fff774b760, 0, 1;
L_0x55fff774b140 .concat8 [ 1 1 0 0], L_0x55fff774b080, L_0x55fff774b600;
L_0x55fff774b230 .part L_0x55fff774b800, 0, 1;
L_0x55fff774b320 .part L_0x55fff774b760, 1, 1;
L_0x55fff774b520 .part L_0x55fff774b800, 1, 1;
S_0x55fff76396f0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff76371b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff76398d0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff763aa00_0 .net "q", 3 0, L_0x55fff7749d10;  1 drivers
v0x55fff763ab00_0 .net "r", 3 0, L_0x55fff7749c20;  1 drivers
L_0x55fff7749180 .part L_0x55fff7749d10, 0, 2;
L_0x55fff7749a90 .part L_0x55fff7749d10, 0, 2;
L_0x55fff7749b80 .part L_0x55fff7749d10, 2, 2;
L_0x55fff7749c20 .concat8 [ 2 2 0 0], L_0x55fff7749180, L_0x55fff7749470;
S_0x55fff7639a40 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff76396f0;
 .timescale 0 0;
v0x55fff763a920_0 .net *"_ivl_0", 1 0, L_0x55fff7749180;  1 drivers
S_0x55fff7639c40 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff7639a40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7749360 .functor AND 1, L_0x55fff7749220, L_0x55fff77492c0, C4<1>, C4<1>;
L_0x55fff7749740 .functor AND 1, L_0x55fff7749560, L_0x55fff7749650, C4<1>, C4<1>;
L_0x55fff7749930 .functor OR 1, L_0x55fff7749740, L_0x55fff7749850, C4<0>, C4<0>;
v0x55fff7639eb0_0 .net *"_ivl_12", 0 0, L_0x55fff7749560;  1 drivers
v0x55fff7639fb0_0 .net *"_ivl_14", 0 0, L_0x55fff7749650;  1 drivers
v0x55fff763a090_0 .net *"_ivl_15", 0 0, L_0x55fff7749740;  1 drivers
v0x55fff763a150_0 .net *"_ivl_18", 0 0, L_0x55fff7749850;  1 drivers
v0x55fff763a230_0 .net *"_ivl_19", 0 0, L_0x55fff7749930;  1 drivers
v0x55fff763a360_0 .net *"_ivl_3", 0 0, L_0x55fff7749220;  1 drivers
v0x55fff763a440_0 .net *"_ivl_5", 0 0, L_0x55fff77492c0;  1 drivers
v0x55fff763a520_0 .net *"_ivl_6", 0 0, L_0x55fff7749360;  1 drivers
v0x55fff763a600_0 .net "qh", 1 0, L_0x55fff7749b80;  1 drivers
v0x55fff763a6e0_0 .net "ql", 1 0, L_0x55fff7749a90;  1 drivers
v0x55fff763a7c0_0 .net "r", 1 0, L_0x55fff7749470;  1 drivers
L_0x55fff7749220 .part L_0x55fff7749b80, 0, 1;
L_0x55fff77492c0 .part L_0x55fff7749a90, 0, 1;
L_0x55fff7749470 .concat8 [ 1 1 0 0], L_0x55fff7749360, L_0x55fff7749930;
L_0x55fff7749560 .part L_0x55fff7749b80, 0, 1;
L_0x55fff7749650 .part L_0x55fff7749a90, 1, 1;
L_0x55fff7749850 .part L_0x55fff7749b80, 1, 1;
S_0x55fff763ac40 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff76371b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff763add0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff763bf30_0 .net "q", 3 0, L_0x55fff774aa10;  1 drivers
v0x55fff763c030_0 .net "r", 3 0, L_0x55fff774a920;  1 drivers
L_0x55fff7749e40 .part L_0x55fff774aa10, 0, 2;
L_0x55fff774a700 .part L_0x55fff774aa10, 0, 2;
L_0x55fff774a7f0 .part L_0x55fff774aa10, 2, 2;
L_0x55fff774a920 .concat8 [ 2 2 0 0], L_0x55fff7749e40, L_0x55fff774a0e0;
S_0x55fff763af40 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff763ac40;
 .timescale 0 0;
v0x55fff763be50_0 .net *"_ivl_0", 1 0, L_0x55fff7749e40;  1 drivers
S_0x55fff763b140 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff763af40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff774a020 .functor AND 1, L_0x55fff7749ee0, L_0x55fff7749f80, C4<1>, C4<1>;
L_0x55fff774a3b0 .functor AND 1, L_0x55fff774a1d0, L_0x55fff774a2c0, C4<1>, C4<1>;
L_0x55fff774a5a0 .functor OR 1, L_0x55fff774a3b0, L_0x55fff774a4c0, C4<0>, C4<0>;
v0x55fff763b3b0_0 .net *"_ivl_12", 0 0, L_0x55fff774a1d0;  1 drivers
v0x55fff763b4b0_0 .net *"_ivl_14", 0 0, L_0x55fff774a2c0;  1 drivers
v0x55fff763b590_0 .net *"_ivl_15", 0 0, L_0x55fff774a3b0;  1 drivers
v0x55fff763b680_0 .net *"_ivl_18", 0 0, L_0x55fff774a4c0;  1 drivers
v0x55fff763b760_0 .net *"_ivl_19", 0 0, L_0x55fff774a5a0;  1 drivers
v0x55fff763b890_0 .net *"_ivl_3", 0 0, L_0x55fff7749ee0;  1 drivers
v0x55fff763b970_0 .net *"_ivl_5", 0 0, L_0x55fff7749f80;  1 drivers
v0x55fff763ba50_0 .net *"_ivl_6", 0 0, L_0x55fff774a020;  1 drivers
v0x55fff763bb30_0 .net "qh", 1 0, L_0x55fff774a7f0;  1 drivers
v0x55fff763bc10_0 .net "ql", 1 0, L_0x55fff774a700;  1 drivers
v0x55fff763bcf0_0 .net "r", 1 0, L_0x55fff774a0e0;  1 drivers
L_0x55fff7749ee0 .part L_0x55fff774a7f0, 0, 1;
L_0x55fff7749f80 .part L_0x55fff774a700, 0, 1;
L_0x55fff774a0e0 .concat8 [ 1 1 0 0], L_0x55fff774a020, L_0x55fff774a5a0;
L_0x55fff774a1d0 .part L_0x55fff774a7f0, 0, 1;
L_0x55fff774a2c0 .part L_0x55fff774a700, 1, 1;
L_0x55fff774a4c0 .part L_0x55fff774a7f0, 1, 1;
S_0x55fff763c490 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7633210;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff763c620 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff7641830_0 .net "q", 7 0, L_0x55fff774e5b0;  1 drivers
v0x55fff7641930_0 .net "r", 7 0, L_0x55fff774e420;  1 drivers
L_0x55fff774c7c0 .part L_0x55fff774e5b0, 0, 4;
L_0x55fff774d4c0 .part L_0x55fff774e5b0, 4, 4;
L_0x55fff774e420 .concat8 [ 2 2 2 2], L_0x55fff774d730, L_0x55fff774d820, L_0x55fff774d8c0, L_0x55fff774dbf0;
S_0x55fff763c790 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff763c490;
 .timescale 0 0;
v0x55fff7641750_0 .net "r_temp", 7 0, L_0x55fff774d5f0;  1 drivers
L_0x55fff774d5f0 .concat8 [ 4 4 0 0], L_0x55fff774c6d0, L_0x55fff774d3d0;
L_0x55fff774d730 .part L_0x55fff774d5f0, 0, 2;
L_0x55fff774d820 .part L_0x55fff774d5f0, 2, 2;
L_0x55fff774d8c0 .part L_0x55fff774d5f0, 4, 2;
L_0x55fff774e210 .part L_0x55fff774d5f0, 2, 2;
L_0x55fff774e2b0 .part L_0x55fff774d5f0, 6, 2;
S_0x55fff763c990 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff763c790;
 .timescale 0 0;
P_0x55fff763cbb0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff763cc90 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff763c990;
 .timescale 0 0;
v0x55fff763ce70_0 .net *"_ivl_0", 1 0, L_0x55fff774d730;  1 drivers
S_0x55fff763cf70 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff763c790;
 .timescale 0 0;
P_0x55fff763d190 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff763d250 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff763cf70;
 .timescale 0 0;
v0x55fff763d430_0 .net *"_ivl_0", 1 0, L_0x55fff774d820;  1 drivers
S_0x55fff763d530 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff763c790;
 .timescale 0 0;
P_0x55fff763d760 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff763d820 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff763d530;
 .timescale 0 0;
v0x55fff763da00_0 .net *"_ivl_0", 1 0, L_0x55fff774d8c0;  1 drivers
S_0x55fff763db00 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff763c790;
 .timescale 0 0;
P_0x55fff763dd00 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff763dde0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff763db00;
 .timescale 0 0;
S_0x55fff763dfc0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff763dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff774db30 .functor AND 1, L_0x55fff774d9f0, L_0x55fff774da90, C4<1>, C4<1>;
L_0x55fff774dec0 .functor AND 1, L_0x55fff774dce0, L_0x55fff774ddd0, C4<1>, C4<1>;
L_0x55fff774e0b0 .functor OR 1, L_0x55fff774dec0, L_0x55fff774dfd0, C4<0>, C4<0>;
v0x55fff763e230_0 .net *"_ivl_12", 0 0, L_0x55fff774dce0;  1 drivers
v0x55fff763e330_0 .net *"_ivl_14", 0 0, L_0x55fff774ddd0;  1 drivers
v0x55fff763e410_0 .net *"_ivl_15", 0 0, L_0x55fff774dec0;  1 drivers
v0x55fff763e500_0 .net *"_ivl_18", 0 0, L_0x55fff774dfd0;  1 drivers
v0x55fff763e5e0_0 .net *"_ivl_19", 0 0, L_0x55fff774e0b0;  1 drivers
v0x55fff763e710_0 .net *"_ivl_3", 0 0, L_0x55fff774d9f0;  1 drivers
v0x55fff763e7f0_0 .net *"_ivl_5", 0 0, L_0x55fff774da90;  1 drivers
v0x55fff763e8d0_0 .net *"_ivl_6", 0 0, L_0x55fff774db30;  1 drivers
v0x55fff763e9b0_0 .net "qh", 1 0, L_0x55fff774e2b0;  1 drivers
v0x55fff763ea90_0 .net "ql", 1 0, L_0x55fff774e210;  1 drivers
v0x55fff763eb70_0 .net "r", 1 0, L_0x55fff774dbf0;  1 drivers
L_0x55fff774d9f0 .part L_0x55fff774e2b0, 0, 1;
L_0x55fff774da90 .part L_0x55fff774e210, 0, 1;
L_0x55fff774dbf0 .concat8 [ 1 1 0 0], L_0x55fff774db30, L_0x55fff774e0b0;
L_0x55fff774dce0 .part L_0x55fff774e2b0, 0, 1;
L_0x55fff774ddd0 .part L_0x55fff774e210, 1, 1;
L_0x55fff774dfd0 .part L_0x55fff774e2b0, 1, 1;
S_0x55fff763ecd0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff763c790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff763eeb0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff763ffe0_0 .net "q", 3 0, L_0x55fff774c7c0;  1 drivers
v0x55fff76400e0_0 .net "r", 3 0, L_0x55fff774c6d0;  1 drivers
L_0x55fff774bba0 .part L_0x55fff774c7c0, 0, 2;
L_0x55fff774c4b0 .part L_0x55fff774c7c0, 0, 2;
L_0x55fff774c5a0 .part L_0x55fff774c7c0, 2, 2;
L_0x55fff774c6d0 .concat8 [ 2 2 0 0], L_0x55fff774bba0, L_0x55fff774be90;
S_0x55fff763f020 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff763ecd0;
 .timescale 0 0;
v0x55fff763ff00_0 .net *"_ivl_0", 1 0, L_0x55fff774bba0;  1 drivers
S_0x55fff763f220 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff763f020;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff774bd80 .functor AND 1, L_0x55fff774bc40, L_0x55fff774bce0, C4<1>, C4<1>;
L_0x55fff774c160 .functor AND 1, L_0x55fff774bf80, L_0x55fff774c070, C4<1>, C4<1>;
L_0x55fff774c350 .functor OR 1, L_0x55fff774c160, L_0x55fff774c270, C4<0>, C4<0>;
v0x55fff763f490_0 .net *"_ivl_12", 0 0, L_0x55fff774bf80;  1 drivers
v0x55fff763f590_0 .net *"_ivl_14", 0 0, L_0x55fff774c070;  1 drivers
v0x55fff763f670_0 .net *"_ivl_15", 0 0, L_0x55fff774c160;  1 drivers
v0x55fff763f730_0 .net *"_ivl_18", 0 0, L_0x55fff774c270;  1 drivers
v0x55fff763f810_0 .net *"_ivl_19", 0 0, L_0x55fff774c350;  1 drivers
v0x55fff763f940_0 .net *"_ivl_3", 0 0, L_0x55fff774bc40;  1 drivers
v0x55fff763fa20_0 .net *"_ivl_5", 0 0, L_0x55fff774bce0;  1 drivers
v0x55fff763fb00_0 .net *"_ivl_6", 0 0, L_0x55fff774bd80;  1 drivers
v0x55fff763fbe0_0 .net "qh", 1 0, L_0x55fff774c5a0;  1 drivers
v0x55fff763fcc0_0 .net "ql", 1 0, L_0x55fff774c4b0;  1 drivers
v0x55fff763fda0_0 .net "r", 1 0, L_0x55fff774be90;  1 drivers
L_0x55fff774bc40 .part L_0x55fff774c5a0, 0, 1;
L_0x55fff774bce0 .part L_0x55fff774c4b0, 0, 1;
L_0x55fff774be90 .concat8 [ 1 1 0 0], L_0x55fff774bd80, L_0x55fff774c350;
L_0x55fff774bf80 .part L_0x55fff774c5a0, 0, 1;
L_0x55fff774c070 .part L_0x55fff774c4b0, 1, 1;
L_0x55fff774c270 .part L_0x55fff774c5a0, 1, 1;
S_0x55fff7640220 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff763c790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff76403b0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7641510_0 .net "q", 3 0, L_0x55fff774d4c0;  1 drivers
v0x55fff7641610_0 .net "r", 3 0, L_0x55fff774d3d0;  1 drivers
L_0x55fff774c8f0 .part L_0x55fff774d4c0, 0, 2;
L_0x55fff774d1b0 .part L_0x55fff774d4c0, 0, 2;
L_0x55fff774d2a0 .part L_0x55fff774d4c0, 2, 2;
L_0x55fff774d3d0 .concat8 [ 2 2 0 0], L_0x55fff774c8f0, L_0x55fff774cb90;
S_0x55fff7640520 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7640220;
 .timescale 0 0;
v0x55fff7641430_0 .net *"_ivl_0", 1 0, L_0x55fff774c8f0;  1 drivers
S_0x55fff7640720 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff7640520;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff774cad0 .functor AND 1, L_0x55fff774c990, L_0x55fff774ca30, C4<1>, C4<1>;
L_0x55fff774ce60 .functor AND 1, L_0x55fff774cc80, L_0x55fff774cd70, C4<1>, C4<1>;
L_0x55fff774d050 .functor OR 1, L_0x55fff774ce60, L_0x55fff774cf70, C4<0>, C4<0>;
v0x55fff7640990_0 .net *"_ivl_12", 0 0, L_0x55fff774cc80;  1 drivers
v0x55fff7640a90_0 .net *"_ivl_14", 0 0, L_0x55fff774cd70;  1 drivers
v0x55fff7640b70_0 .net *"_ivl_15", 0 0, L_0x55fff774ce60;  1 drivers
v0x55fff7640c60_0 .net *"_ivl_18", 0 0, L_0x55fff774cf70;  1 drivers
v0x55fff7640d40_0 .net *"_ivl_19", 0 0, L_0x55fff774d050;  1 drivers
v0x55fff7640e70_0 .net *"_ivl_3", 0 0, L_0x55fff774c990;  1 drivers
v0x55fff7640f50_0 .net *"_ivl_5", 0 0, L_0x55fff774ca30;  1 drivers
v0x55fff7641030_0 .net *"_ivl_6", 0 0, L_0x55fff774cad0;  1 drivers
v0x55fff7641110_0 .net "qh", 1 0, L_0x55fff774d2a0;  1 drivers
v0x55fff76411f0_0 .net "ql", 1 0, L_0x55fff774d1b0;  1 drivers
v0x55fff76412d0_0 .net "r", 1 0, L_0x55fff774cb90;  1 drivers
L_0x55fff774c990 .part L_0x55fff774d2a0, 0, 1;
L_0x55fff774ca30 .part L_0x55fff774d1b0, 0, 1;
L_0x55fff774cb90 .concat8 [ 1 1 0 0], L_0x55fff774cad0, L_0x55fff774d050;
L_0x55fff774cc80 .part L_0x55fff774d2a0, 0, 1;
L_0x55fff774cd70 .part L_0x55fff774d1b0, 1, 1;
L_0x55fff774cf70 .part L_0x55fff774d2a0, 1, 1;
S_0x55fff7641d90 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff762c500;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "q";
    .port_info 1 /OUTPUT 16 "r";
P_0x55fff7641f20 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000001000>;
v0x55fff76509d0_0 .net "q", 15 0, L_0x55fff7756460;  1 drivers
v0x55fff7650ad0_0 .net "r", 15 0, L_0x55fff7756190;  1 drivers
L_0x55fff7752450 .part L_0x55fff7756460, 0, 8;
L_0x55fff7754f00 .part L_0x55fff7756460, 8, 8;
LS_0x55fff7756190_0_0 .concat8 [ 2 2 2 2], L_0x55fff7755130, L_0x55fff7755220, L_0x55fff77552c0, L_0x55fff77553f0;
LS_0x55fff7756190_0_4 .concat8 [ 2 2 2 2], L_0x55fff7755490, L_0x55fff7755570, L_0x55fff7755610, L_0x55fff7755a10;
L_0x55fff7756190 .concat8 [ 8 8 0 0], LS_0x55fff7756190_0_0, LS_0x55fff7756190_0_4;
S_0x55fff7642090 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7641d90;
 .timescale 0 0;
v0x55fff76508f0_0 .net "r_temp", 15 0, L_0x55fff7754ff0;  1 drivers
L_0x55fff7754ff0 .concat8 [ 8 8 0 0], L_0x55fff77522c0, L_0x55fff7754d70;
L_0x55fff7755130 .part L_0x55fff7754ff0, 0, 2;
L_0x55fff7755220 .part L_0x55fff7754ff0, 2, 2;
L_0x55fff77552c0 .part L_0x55fff7754ff0, 4, 2;
L_0x55fff77553f0 .part L_0x55fff7754ff0, 6, 2;
L_0x55fff7755490 .part L_0x55fff7754ff0, 8, 2;
L_0x55fff7755570 .part L_0x55fff7754ff0, 10, 2;
L_0x55fff7755610 .part L_0x55fff7754ff0, 12, 2;
L_0x55fff7755ff0 .part L_0x55fff7754ff0, 6, 2;
L_0x55fff7756090 .part L_0x55fff7754ff0, 14, 2;
S_0x55fff7642290 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7642090;
 .timescale 0 0;
P_0x55fff76424b0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7642590 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7642290;
 .timescale 0 0;
v0x55fff7642770_0 .net *"_ivl_0", 1 0, L_0x55fff7755130;  1 drivers
S_0x55fff7642870 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7642090;
 .timescale 0 0;
P_0x55fff7642a90 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7642b50 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7642870;
 .timescale 0 0;
v0x55fff7642d30_0 .net *"_ivl_0", 1 0, L_0x55fff7755220;  1 drivers
S_0x55fff7642e30 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7642090;
 .timescale 0 0;
P_0x55fff7643060 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff7643120 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7642e30;
 .timescale 0 0;
v0x55fff7643300_0 .net *"_ivl_0", 1 0, L_0x55fff77552c0;  1 drivers
S_0x55fff7643400 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7642090;
 .timescale 0 0;
P_0x55fff7643600 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff76436e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7643400;
 .timescale 0 0;
v0x55fff76438c0_0 .net *"_ivl_0", 1 0, L_0x55fff77553f0;  1 drivers
S_0x55fff76439c0 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff7642090;
 .timescale 0 0;
P_0x55fff7643c10 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff7643cf0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76439c0;
 .timescale 0 0;
v0x55fff7643ed0_0 .net *"_ivl_0", 1 0, L_0x55fff7755490;  1 drivers
S_0x55fff7643fd0 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff7642090;
 .timescale 0 0;
P_0x55fff76441d0 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff76442b0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7643fd0;
 .timescale 0 0;
v0x55fff7644490_0 .net *"_ivl_0", 1 0, L_0x55fff7755570;  1 drivers
S_0x55fff7644590 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff7642090;
 .timescale 0 0;
P_0x55fff7644790 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff7644870 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7644590;
 .timescale 0 0;
v0x55fff7644a50_0 .net *"_ivl_0", 1 0, L_0x55fff7755610;  1 drivers
S_0x55fff7644b50 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff7642090;
 .timescale 0 0;
P_0x55fff7644d50 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff7644e30 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7644b50;
 .timescale 0 0;
S_0x55fff7645010 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7644e30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7755950 .functor AND 1, L_0x55fff7755810, L_0x55fff77558b0, C4<1>, C4<1>;
L_0x55fff7755ce0 .functor AND 1, L_0x55fff7755b00, L_0x55fff7755bf0, C4<1>, C4<1>;
L_0x55fff7755e90 .functor OR 1, L_0x55fff7755ce0, L_0x55fff7755df0, C4<0>, C4<0>;
v0x55fff7645280_0 .net *"_ivl_12", 0 0, L_0x55fff7755b00;  1 drivers
v0x55fff7645380_0 .net *"_ivl_14", 0 0, L_0x55fff7755bf0;  1 drivers
v0x55fff7645460_0 .net *"_ivl_15", 0 0, L_0x55fff7755ce0;  1 drivers
v0x55fff7645520_0 .net *"_ivl_18", 0 0, L_0x55fff7755df0;  1 drivers
v0x55fff7645600_0 .net *"_ivl_19", 0 0, L_0x55fff7755e90;  1 drivers
v0x55fff7645730_0 .net *"_ivl_3", 0 0, L_0x55fff7755810;  1 drivers
v0x55fff7645810_0 .net *"_ivl_5", 0 0, L_0x55fff77558b0;  1 drivers
v0x55fff76458f0_0 .net *"_ivl_6", 0 0, L_0x55fff7755950;  1 drivers
v0x55fff76459d0_0 .net "qh", 1 0, L_0x55fff7756090;  1 drivers
v0x55fff7645ab0_0 .net "ql", 1 0, L_0x55fff7755ff0;  1 drivers
v0x55fff7645b90_0 .net "r", 1 0, L_0x55fff7755a10;  1 drivers
L_0x55fff7755810 .part L_0x55fff7756090, 0, 1;
L_0x55fff77558b0 .part L_0x55fff7755ff0, 0, 1;
L_0x55fff7755a10 .concat8 [ 1 1 0 0], L_0x55fff7755950, L_0x55fff7755e90;
L_0x55fff7755b00 .part L_0x55fff7756090, 0, 1;
L_0x55fff7755bf0 .part L_0x55fff7755ff0, 1, 1;
L_0x55fff7755df0 .part L_0x55fff7756090, 1, 1;
S_0x55fff7645cf0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7642090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff7643bc0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff764b0d0_0 .net "q", 7 0, L_0x55fff7752450;  1 drivers
v0x55fff764b1d0_0 .net "r", 7 0, L_0x55fff77522c0;  1 drivers
L_0x55fff7750660 .part L_0x55fff7752450, 0, 4;
L_0x55fff7751360 .part L_0x55fff7752450, 4, 4;
L_0x55fff77522c0 .concat8 [ 2 2 2 2], L_0x55fff77515d0, L_0x55fff77516c0, L_0x55fff7751760, L_0x55fff7751a90;
S_0x55fff7646030 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7645cf0;
 .timescale 0 0;
v0x55fff764aff0_0 .net "r_temp", 7 0, L_0x55fff7751490;  1 drivers
L_0x55fff7751490 .concat8 [ 4 4 0 0], L_0x55fff7750570, L_0x55fff7751270;
L_0x55fff77515d0 .part L_0x55fff7751490, 0, 2;
L_0x55fff77516c0 .part L_0x55fff7751490, 2, 2;
L_0x55fff7751760 .part L_0x55fff7751490, 4, 2;
L_0x55fff77520b0 .part L_0x55fff7751490, 2, 2;
L_0x55fff7752150 .part L_0x55fff7751490, 6, 2;
S_0x55fff7646230 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7646030;
 .timescale 0 0;
P_0x55fff7646450 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7646530 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7646230;
 .timescale 0 0;
v0x55fff7646710_0 .net *"_ivl_0", 1 0, L_0x55fff77515d0;  1 drivers
S_0x55fff7646810 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7646030;
 .timescale 0 0;
P_0x55fff7646a30 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7646af0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7646810;
 .timescale 0 0;
v0x55fff7646cd0_0 .net *"_ivl_0", 1 0, L_0x55fff77516c0;  1 drivers
S_0x55fff7646dd0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7646030;
 .timescale 0 0;
P_0x55fff7647000 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff76470c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7646dd0;
 .timescale 0 0;
v0x55fff76472a0_0 .net *"_ivl_0", 1 0, L_0x55fff7751760;  1 drivers
S_0x55fff76473a0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7646030;
 .timescale 0 0;
P_0x55fff76475a0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7647680 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff76473a0;
 .timescale 0 0;
S_0x55fff7647860 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7647680;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77519d0 .functor AND 1, L_0x55fff7751890, L_0x55fff7751930, C4<1>, C4<1>;
L_0x55fff7751d60 .functor AND 1, L_0x55fff7751b80, L_0x55fff7751c70, C4<1>, C4<1>;
L_0x55fff7751f50 .functor OR 1, L_0x55fff7751d60, L_0x55fff7751e70, C4<0>, C4<0>;
v0x55fff7647ad0_0 .net *"_ivl_12", 0 0, L_0x55fff7751b80;  1 drivers
v0x55fff7647bd0_0 .net *"_ivl_14", 0 0, L_0x55fff7751c70;  1 drivers
v0x55fff7647cb0_0 .net *"_ivl_15", 0 0, L_0x55fff7751d60;  1 drivers
v0x55fff7647da0_0 .net *"_ivl_18", 0 0, L_0x55fff7751e70;  1 drivers
v0x55fff7647e80_0 .net *"_ivl_19", 0 0, L_0x55fff7751f50;  1 drivers
v0x55fff7647fb0_0 .net *"_ivl_3", 0 0, L_0x55fff7751890;  1 drivers
v0x55fff7648090_0 .net *"_ivl_5", 0 0, L_0x55fff7751930;  1 drivers
v0x55fff7648170_0 .net *"_ivl_6", 0 0, L_0x55fff77519d0;  1 drivers
v0x55fff7648250_0 .net "qh", 1 0, L_0x55fff7752150;  1 drivers
v0x55fff7648330_0 .net "ql", 1 0, L_0x55fff77520b0;  1 drivers
v0x55fff7648410_0 .net "r", 1 0, L_0x55fff7751a90;  1 drivers
L_0x55fff7751890 .part L_0x55fff7752150, 0, 1;
L_0x55fff7751930 .part L_0x55fff77520b0, 0, 1;
L_0x55fff7751a90 .concat8 [ 1 1 0 0], L_0x55fff77519d0, L_0x55fff7751f50;
L_0x55fff7751b80 .part L_0x55fff7752150, 0, 1;
L_0x55fff7751c70 .part L_0x55fff77520b0, 1, 1;
L_0x55fff7751e70 .part L_0x55fff7752150, 1, 1;
S_0x55fff7648570 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7646030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff7648750 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7649880_0 .net "q", 3 0, L_0x55fff7750660;  1 drivers
v0x55fff7649980_0 .net "r", 3 0, L_0x55fff7750570;  1 drivers
L_0x55fff774fa40 .part L_0x55fff7750660, 0, 2;
L_0x55fff7750350 .part L_0x55fff7750660, 0, 2;
L_0x55fff7750440 .part L_0x55fff7750660, 2, 2;
L_0x55fff7750570 .concat8 [ 2 2 0 0], L_0x55fff774fa40, L_0x55fff774fd30;
S_0x55fff76488c0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7648570;
 .timescale 0 0;
v0x55fff76497a0_0 .net *"_ivl_0", 1 0, L_0x55fff774fa40;  1 drivers
S_0x55fff7648ac0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff76488c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff774fc20 .functor AND 1, L_0x55fff774fae0, L_0x55fff774fb80, C4<1>, C4<1>;
L_0x55fff7750000 .functor AND 1, L_0x55fff774fe20, L_0x55fff774ff10, C4<1>, C4<1>;
L_0x55fff77501f0 .functor OR 1, L_0x55fff7750000, L_0x55fff7750110, C4<0>, C4<0>;
v0x55fff7648d30_0 .net *"_ivl_12", 0 0, L_0x55fff774fe20;  1 drivers
v0x55fff7648e30_0 .net *"_ivl_14", 0 0, L_0x55fff774ff10;  1 drivers
v0x55fff7648f10_0 .net *"_ivl_15", 0 0, L_0x55fff7750000;  1 drivers
v0x55fff7648fd0_0 .net *"_ivl_18", 0 0, L_0x55fff7750110;  1 drivers
v0x55fff76490b0_0 .net *"_ivl_19", 0 0, L_0x55fff77501f0;  1 drivers
v0x55fff76491e0_0 .net *"_ivl_3", 0 0, L_0x55fff774fae0;  1 drivers
v0x55fff76492c0_0 .net *"_ivl_5", 0 0, L_0x55fff774fb80;  1 drivers
v0x55fff76493a0_0 .net *"_ivl_6", 0 0, L_0x55fff774fc20;  1 drivers
v0x55fff7649480_0 .net "qh", 1 0, L_0x55fff7750440;  1 drivers
v0x55fff7649560_0 .net "ql", 1 0, L_0x55fff7750350;  1 drivers
v0x55fff7649640_0 .net "r", 1 0, L_0x55fff774fd30;  1 drivers
L_0x55fff774fae0 .part L_0x55fff7750440, 0, 1;
L_0x55fff774fb80 .part L_0x55fff7750350, 0, 1;
L_0x55fff774fd30 .concat8 [ 1 1 0 0], L_0x55fff774fc20, L_0x55fff77501f0;
L_0x55fff774fe20 .part L_0x55fff7750440, 0, 1;
L_0x55fff774ff10 .part L_0x55fff7750350, 1, 1;
L_0x55fff7750110 .part L_0x55fff7750440, 1, 1;
S_0x55fff7649ac0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7646030;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff7649c50 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff764adb0_0 .net "q", 3 0, L_0x55fff7751360;  1 drivers
v0x55fff764aeb0_0 .net "r", 3 0, L_0x55fff7751270;  1 drivers
L_0x55fff7750790 .part L_0x55fff7751360, 0, 2;
L_0x55fff7751050 .part L_0x55fff7751360, 0, 2;
L_0x55fff7751140 .part L_0x55fff7751360, 2, 2;
L_0x55fff7751270 .concat8 [ 2 2 0 0], L_0x55fff7750790, L_0x55fff7750a30;
S_0x55fff7649dc0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7649ac0;
 .timescale 0 0;
v0x55fff764acd0_0 .net *"_ivl_0", 1 0, L_0x55fff7750790;  1 drivers
S_0x55fff7649fc0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff7649dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7750970 .functor AND 1, L_0x55fff7750830, L_0x55fff77508d0, C4<1>, C4<1>;
L_0x55fff7750d00 .functor AND 1, L_0x55fff7750b20, L_0x55fff7750c10, C4<1>, C4<1>;
L_0x55fff7750ef0 .functor OR 1, L_0x55fff7750d00, L_0x55fff7750e10, C4<0>, C4<0>;
v0x55fff764a230_0 .net *"_ivl_12", 0 0, L_0x55fff7750b20;  1 drivers
v0x55fff764a330_0 .net *"_ivl_14", 0 0, L_0x55fff7750c10;  1 drivers
v0x55fff764a410_0 .net *"_ivl_15", 0 0, L_0x55fff7750d00;  1 drivers
v0x55fff764a500_0 .net *"_ivl_18", 0 0, L_0x55fff7750e10;  1 drivers
v0x55fff764a5e0_0 .net *"_ivl_19", 0 0, L_0x55fff7750ef0;  1 drivers
v0x55fff764a710_0 .net *"_ivl_3", 0 0, L_0x55fff7750830;  1 drivers
v0x55fff764a7f0_0 .net *"_ivl_5", 0 0, L_0x55fff77508d0;  1 drivers
v0x55fff764a8d0_0 .net *"_ivl_6", 0 0, L_0x55fff7750970;  1 drivers
v0x55fff764a9b0_0 .net "qh", 1 0, L_0x55fff7751140;  1 drivers
v0x55fff764aa90_0 .net "ql", 1 0, L_0x55fff7751050;  1 drivers
v0x55fff764ab70_0 .net "r", 1 0, L_0x55fff7750a30;  1 drivers
L_0x55fff7750830 .part L_0x55fff7751140, 0, 1;
L_0x55fff77508d0 .part L_0x55fff7751050, 0, 1;
L_0x55fff7750a30 .concat8 [ 1 1 0 0], L_0x55fff7750970, L_0x55fff7750ef0;
L_0x55fff7750b20 .part L_0x55fff7751140, 0, 1;
L_0x55fff7750c10 .part L_0x55fff7751050, 1, 1;
L_0x55fff7750e10 .part L_0x55fff7751140, 1, 1;
S_0x55fff764b310 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7642090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff764b4a0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff76506b0_0 .net "q", 7 0, L_0x55fff7754f00;  1 drivers
v0x55fff76507b0_0 .net "r", 7 0, L_0x55fff7754d70;  1 drivers
L_0x55fff7753110 .part L_0x55fff7754f00, 0, 4;
L_0x55fff7753e10 .part L_0x55fff7754f00, 4, 4;
L_0x55fff7754d70 .concat8 [ 2 2 2 2], L_0x55fff7754080, L_0x55fff7754170, L_0x55fff7754210, L_0x55fff7754540;
S_0x55fff764b610 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff764b310;
 .timescale 0 0;
v0x55fff76505d0_0 .net "r_temp", 7 0, L_0x55fff7753f40;  1 drivers
L_0x55fff7753f40 .concat8 [ 4 4 0 0], L_0x55fff7753020, L_0x55fff7753d20;
L_0x55fff7754080 .part L_0x55fff7753f40, 0, 2;
L_0x55fff7754170 .part L_0x55fff7753f40, 2, 2;
L_0x55fff7754210 .part L_0x55fff7753f40, 4, 2;
L_0x55fff7754b60 .part L_0x55fff7753f40, 2, 2;
L_0x55fff7754c00 .part L_0x55fff7753f40, 6, 2;
S_0x55fff764b810 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff764b610;
 .timescale 0 0;
P_0x55fff764ba30 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff764bb10 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff764b810;
 .timescale 0 0;
v0x55fff764bcf0_0 .net *"_ivl_0", 1 0, L_0x55fff7754080;  1 drivers
S_0x55fff764bdf0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff764b610;
 .timescale 0 0;
P_0x55fff764c010 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff764c0d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff764bdf0;
 .timescale 0 0;
v0x55fff764c2b0_0 .net *"_ivl_0", 1 0, L_0x55fff7754170;  1 drivers
S_0x55fff764c3b0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff764b610;
 .timescale 0 0;
P_0x55fff764c5e0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff764c6a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff764c3b0;
 .timescale 0 0;
v0x55fff764c880_0 .net *"_ivl_0", 1 0, L_0x55fff7754210;  1 drivers
S_0x55fff764c980 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff764b610;
 .timescale 0 0;
P_0x55fff764cb80 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff764cc60 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff764c980;
 .timescale 0 0;
S_0x55fff764ce40 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff764cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7754480 .functor AND 1, L_0x55fff7754340, L_0x55fff77543e0, C4<1>, C4<1>;
L_0x55fff7754810 .functor AND 1, L_0x55fff7754630, L_0x55fff7754720, C4<1>, C4<1>;
L_0x55fff7754a00 .functor OR 1, L_0x55fff7754810, L_0x55fff7754920, C4<0>, C4<0>;
v0x55fff764d0b0_0 .net *"_ivl_12", 0 0, L_0x55fff7754630;  1 drivers
v0x55fff764d1b0_0 .net *"_ivl_14", 0 0, L_0x55fff7754720;  1 drivers
v0x55fff764d290_0 .net *"_ivl_15", 0 0, L_0x55fff7754810;  1 drivers
v0x55fff764d380_0 .net *"_ivl_18", 0 0, L_0x55fff7754920;  1 drivers
v0x55fff764d460_0 .net *"_ivl_19", 0 0, L_0x55fff7754a00;  1 drivers
v0x55fff764d590_0 .net *"_ivl_3", 0 0, L_0x55fff7754340;  1 drivers
v0x55fff764d670_0 .net *"_ivl_5", 0 0, L_0x55fff77543e0;  1 drivers
v0x55fff764d750_0 .net *"_ivl_6", 0 0, L_0x55fff7754480;  1 drivers
v0x55fff764d830_0 .net "qh", 1 0, L_0x55fff7754c00;  1 drivers
v0x55fff764d910_0 .net "ql", 1 0, L_0x55fff7754b60;  1 drivers
v0x55fff764d9f0_0 .net "r", 1 0, L_0x55fff7754540;  1 drivers
L_0x55fff7754340 .part L_0x55fff7754c00, 0, 1;
L_0x55fff77543e0 .part L_0x55fff7754b60, 0, 1;
L_0x55fff7754540 .concat8 [ 1 1 0 0], L_0x55fff7754480, L_0x55fff7754a00;
L_0x55fff7754630 .part L_0x55fff7754c00, 0, 1;
L_0x55fff7754720 .part L_0x55fff7754b60, 1, 1;
L_0x55fff7754920 .part L_0x55fff7754c00, 1, 1;
S_0x55fff764db50 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff764b610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff764dd30 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff764ee60_0 .net "q", 3 0, L_0x55fff7753110;  1 drivers
v0x55fff764ef60_0 .net "r", 3 0, L_0x55fff7753020;  1 drivers
L_0x55fff77524f0 .part L_0x55fff7753110, 0, 2;
L_0x55fff7752e00 .part L_0x55fff7753110, 0, 2;
L_0x55fff7752ef0 .part L_0x55fff7753110, 2, 2;
L_0x55fff7753020 .concat8 [ 2 2 0 0], L_0x55fff77524f0, L_0x55fff77527e0;
S_0x55fff764dea0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff764db50;
 .timescale 0 0;
v0x55fff764ed80_0 .net *"_ivl_0", 1 0, L_0x55fff77524f0;  1 drivers
S_0x55fff764e0a0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff764dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77526d0 .functor AND 1, L_0x55fff7752590, L_0x55fff7752630, C4<1>, C4<1>;
L_0x55fff7752ab0 .functor AND 1, L_0x55fff77528d0, L_0x55fff77529c0, C4<1>, C4<1>;
L_0x55fff7752ca0 .functor OR 1, L_0x55fff7752ab0, L_0x55fff7752bc0, C4<0>, C4<0>;
v0x55fff764e310_0 .net *"_ivl_12", 0 0, L_0x55fff77528d0;  1 drivers
v0x55fff764e410_0 .net *"_ivl_14", 0 0, L_0x55fff77529c0;  1 drivers
v0x55fff764e4f0_0 .net *"_ivl_15", 0 0, L_0x55fff7752ab0;  1 drivers
v0x55fff764e5b0_0 .net *"_ivl_18", 0 0, L_0x55fff7752bc0;  1 drivers
v0x55fff764e690_0 .net *"_ivl_19", 0 0, L_0x55fff7752ca0;  1 drivers
v0x55fff764e7c0_0 .net *"_ivl_3", 0 0, L_0x55fff7752590;  1 drivers
v0x55fff764e8a0_0 .net *"_ivl_5", 0 0, L_0x55fff7752630;  1 drivers
v0x55fff764e980_0 .net *"_ivl_6", 0 0, L_0x55fff77526d0;  1 drivers
v0x55fff764ea60_0 .net "qh", 1 0, L_0x55fff7752ef0;  1 drivers
v0x55fff764eb40_0 .net "ql", 1 0, L_0x55fff7752e00;  1 drivers
v0x55fff764ec20_0 .net "r", 1 0, L_0x55fff77527e0;  1 drivers
L_0x55fff7752590 .part L_0x55fff7752ef0, 0, 1;
L_0x55fff7752630 .part L_0x55fff7752e00, 0, 1;
L_0x55fff77527e0 .concat8 [ 1 1 0 0], L_0x55fff77526d0, L_0x55fff7752ca0;
L_0x55fff77528d0 .part L_0x55fff7752ef0, 0, 1;
L_0x55fff77529c0 .part L_0x55fff7752e00, 1, 1;
L_0x55fff7752bc0 .part L_0x55fff7752ef0, 1, 1;
S_0x55fff764f0a0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff764b610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff764f230 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7650390_0 .net "q", 3 0, L_0x55fff7753e10;  1 drivers
v0x55fff7650490_0 .net "r", 3 0, L_0x55fff7753d20;  1 drivers
L_0x55fff7753240 .part L_0x55fff7753e10, 0, 2;
L_0x55fff7753b00 .part L_0x55fff7753e10, 0, 2;
L_0x55fff7753bf0 .part L_0x55fff7753e10, 2, 2;
L_0x55fff7753d20 .concat8 [ 2 2 0 0], L_0x55fff7753240, L_0x55fff77534e0;
S_0x55fff764f3a0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff764f0a0;
 .timescale 0 0;
v0x55fff76502b0_0 .net *"_ivl_0", 1 0, L_0x55fff7753240;  1 drivers
S_0x55fff764f5a0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff764f3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7753420 .functor AND 1, L_0x55fff77532e0, L_0x55fff7753380, C4<1>, C4<1>;
L_0x55fff77537b0 .functor AND 1, L_0x55fff77535d0, L_0x55fff77536c0, C4<1>, C4<1>;
L_0x55fff77539a0 .functor OR 1, L_0x55fff77537b0, L_0x55fff77538c0, C4<0>, C4<0>;
v0x55fff764f810_0 .net *"_ivl_12", 0 0, L_0x55fff77535d0;  1 drivers
v0x55fff764f910_0 .net *"_ivl_14", 0 0, L_0x55fff77536c0;  1 drivers
v0x55fff764f9f0_0 .net *"_ivl_15", 0 0, L_0x55fff77537b0;  1 drivers
v0x55fff764fae0_0 .net *"_ivl_18", 0 0, L_0x55fff77538c0;  1 drivers
v0x55fff764fbc0_0 .net *"_ivl_19", 0 0, L_0x55fff77539a0;  1 drivers
v0x55fff764fcf0_0 .net *"_ivl_3", 0 0, L_0x55fff77532e0;  1 drivers
v0x55fff764fdd0_0 .net *"_ivl_5", 0 0, L_0x55fff7753380;  1 drivers
v0x55fff764feb0_0 .net *"_ivl_6", 0 0, L_0x55fff7753420;  1 drivers
v0x55fff764ff90_0 .net "qh", 1 0, L_0x55fff7753bf0;  1 drivers
v0x55fff7650070_0 .net "ql", 1 0, L_0x55fff7753b00;  1 drivers
v0x55fff7650150_0 .net "r", 1 0, L_0x55fff77534e0;  1 drivers
L_0x55fff77532e0 .part L_0x55fff7753bf0, 0, 1;
L_0x55fff7753380 .part L_0x55fff7753b00, 0, 1;
L_0x55fff77534e0 .concat8 [ 1 1 0 0], L_0x55fff7753420, L_0x55fff77539a0;
L_0x55fff77535d0 .part L_0x55fff7753bf0, 0, 1;
L_0x55fff77536c0 .part L_0x55fff7753b00, 1, 1;
L_0x55fff77538c0 .part L_0x55fff7753bf0, 1, 1;
S_0x55fff7650f30 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff761f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "q";
    .port_info 1 /OUTPUT 32 "r";
P_0x55fff76510c0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000010000>;
v0x55fff7675b30_0 .net "q", 31 0, L_0x55fff7767710;  1 drivers
v0x55fff7675c30_0 .net "r", 31 0, L_0x55fff77671c0;  1 drivers
L_0x55fff775ec00 .part L_0x55fff7767710, 0, 16;
L_0x55fff77656c0 .part L_0x55fff7767710, 16, 16;
LS_0x55fff77671c0_0_0 .concat8 [ 2 2 2 2], L_0x55fff77658f0, L_0x55fff77659e0, L_0x55fff7765a80, L_0x55fff7765bb0;
LS_0x55fff77671c0_0_4 .concat8 [ 2 2 2 2], L_0x55fff7765c50, L_0x55fff7765d30, L_0x55fff7765dd0, L_0x55fff7765fd0;
LS_0x55fff77671c0_0_8 .concat8 [ 2 2 2 2], L_0x55fff7766070, L_0x55fff7766170, L_0x55fff7766210, L_0x55fff7766320;
LS_0x55fff77671c0_0_12 .concat8 [ 2 2 2 2], L_0x55fff77663c0, L_0x55fff77664e0, L_0x55fff7766580, L_0x55fff7766a00;
L_0x55fff77671c0 .concat8 [ 8 8 8 8], LS_0x55fff77671c0_0_0, LS_0x55fff77671c0_0_4, LS_0x55fff77671c0_0_8, LS_0x55fff77671c0_0_12;
S_0x55fff7651230 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7650f30;
 .timescale 0 0;
v0x55fff7675a50_0 .net "r_temp", 31 0, L_0x55fff77657b0;  1 drivers
L_0x55fff77657b0 .concat8 [ 16 16 0 0], L_0x55fff775e930, L_0x55fff77653f0;
L_0x55fff77658f0 .part L_0x55fff77657b0, 0, 2;
L_0x55fff77659e0 .part L_0x55fff77657b0, 2, 2;
L_0x55fff7765a80 .part L_0x55fff77657b0, 4, 2;
L_0x55fff7765bb0 .part L_0x55fff77657b0, 6, 2;
L_0x55fff7765c50 .part L_0x55fff77657b0, 8, 2;
L_0x55fff7765d30 .part L_0x55fff77657b0, 10, 2;
L_0x55fff7765dd0 .part L_0x55fff77657b0, 12, 2;
L_0x55fff7765fd0 .part L_0x55fff77657b0, 14, 2;
L_0x55fff7766070 .part L_0x55fff77657b0, 16, 2;
L_0x55fff7766170 .part L_0x55fff77657b0, 18, 2;
L_0x55fff7766210 .part L_0x55fff77657b0, 20, 2;
L_0x55fff7766320 .part L_0x55fff77657b0, 22, 2;
L_0x55fff77663c0 .part L_0x55fff77657b0, 24, 2;
L_0x55fff77664e0 .part L_0x55fff77657b0, 26, 2;
L_0x55fff7766580 .part L_0x55fff77657b0, 28, 2;
L_0x55fff7766fe0 .part L_0x55fff77657b0, 14, 2;
L_0x55fff7767080 .part L_0x55fff77657b0, 30, 2;
S_0x55fff7651430 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7651650 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7651730 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7651430;
 .timescale 0 0;
v0x55fff7651910_0 .net *"_ivl_0", 1 0, L_0x55fff77658f0;  1 drivers
S_0x55fff7651a10 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7651c30 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7651cf0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7651a10;
 .timescale 0 0;
v0x55fff7651ed0_0 .net *"_ivl_0", 1 0, L_0x55fff77659e0;  1 drivers
S_0x55fff7651fd0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7652200 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff76522c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7651fd0;
 .timescale 0 0;
v0x55fff76524a0_0 .net *"_ivl_0", 1 0, L_0x55fff7765a80;  1 drivers
S_0x55fff76525a0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff76527a0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7652880 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76525a0;
 .timescale 0 0;
v0x55fff7652a60_0 .net *"_ivl_0", 1 0, L_0x55fff7765bb0;  1 drivers
S_0x55fff7652b60 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7652db0 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff7652e90 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7652b60;
 .timescale 0 0;
v0x55fff7653070_0 .net *"_ivl_0", 1 0, L_0x55fff7765c50;  1 drivers
S_0x55fff7653170 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7653370 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff7653450 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7653170;
 .timescale 0 0;
v0x55fff7653630_0 .net *"_ivl_0", 1 0, L_0x55fff7765d30;  1 drivers
S_0x55fff7653730 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7653930 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff7653a10 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7653730;
 .timescale 0 0;
v0x55fff7653bf0_0 .net *"_ivl_0", 1 0, L_0x55fff7765dd0;  1 drivers
S_0x55fff7653cf0 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7653ef0 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff7653fd0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7653cf0;
 .timescale 0 0;
v0x55fff76541b0_0 .net *"_ivl_0", 1 0, L_0x55fff7765fd0;  1 drivers
S_0x55fff76542b0 .scope generate, "parallel_stitch_up[16]" "parallel_stitch_up[16]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7652d60 .param/l "i" 0 2 68, +C4<010000>;
S_0x55fff7654540 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76542b0;
 .timescale 0 0;
v0x55fff7654720_0 .net *"_ivl_0", 1 0, L_0x55fff7766070;  1 drivers
S_0x55fff7654820 .scope generate, "parallel_stitch_up[18]" "parallel_stitch_up[18]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7654a20 .param/l "i" 0 2 68, +C4<010010>;
S_0x55fff7654b00 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7654820;
 .timescale 0 0;
v0x55fff7654ce0_0 .net *"_ivl_0", 1 0, L_0x55fff7766170;  1 drivers
S_0x55fff7654de0 .scope generate, "parallel_stitch_up[20]" "parallel_stitch_up[20]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7654fe0 .param/l "i" 0 2 68, +C4<010100>;
S_0x55fff76550c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7654de0;
 .timescale 0 0;
v0x55fff76552a0_0 .net *"_ivl_0", 1 0, L_0x55fff7766210;  1 drivers
S_0x55fff76553a0 .scope generate, "parallel_stitch_up[22]" "parallel_stitch_up[22]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff76555a0 .param/l "i" 0 2 68, +C4<010110>;
S_0x55fff7655680 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76553a0;
 .timescale 0 0;
v0x55fff7655860_0 .net *"_ivl_0", 1 0, L_0x55fff7766320;  1 drivers
S_0x55fff7655960 .scope generate, "parallel_stitch_up[24]" "parallel_stitch_up[24]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7655b60 .param/l "i" 0 2 68, +C4<011000>;
S_0x55fff7655c40 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7655960;
 .timescale 0 0;
v0x55fff7655e20_0 .net *"_ivl_0", 1 0, L_0x55fff77663c0;  1 drivers
S_0x55fff7655f20 .scope generate, "parallel_stitch_up[26]" "parallel_stitch_up[26]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7656120 .param/l "i" 0 2 68, +C4<011010>;
S_0x55fff7656200 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7655f20;
 .timescale 0 0;
v0x55fff76563e0_0 .net *"_ivl_0", 1 0, L_0x55fff77664e0;  1 drivers
S_0x55fff76564e0 .scope generate, "parallel_stitch_up[28]" "parallel_stitch_up[28]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff76566e0 .param/l "i" 0 2 68, +C4<011100>;
S_0x55fff76567c0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76564e0;
 .timescale 0 0;
v0x55fff76569a0_0 .net *"_ivl_0", 1 0, L_0x55fff7766580;  1 drivers
S_0x55fff7656aa0 .scope generate, "parallel_stitch_up[30]" "parallel_stitch_up[30]" 2 68, 2 68 0, S_0x55fff7651230;
 .timescale 0 0;
P_0x55fff7656ca0 .param/l "i" 0 2 68, +C4<011110>;
S_0x55fff7656d80 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7656aa0;
 .timescale 0 0;
S_0x55fff7656f60 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7656d80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77662b0 .functor AND 1, L_0x55fff77668c0, L_0x55fff7766960, C4<1>, C4<1>;
L_0x55fff7766cd0 .functor AND 1, L_0x55fff7766af0, L_0x55fff7766be0, C4<1>, C4<1>;
L_0x55fff7766e80 .functor OR 1, L_0x55fff7766cd0, L_0x55fff7766de0, C4<0>, C4<0>;
v0x55fff76571d0_0 .net *"_ivl_12", 0 0, L_0x55fff7766af0;  1 drivers
v0x55fff76572d0_0 .net *"_ivl_14", 0 0, L_0x55fff7766be0;  1 drivers
v0x55fff76573b0_0 .net *"_ivl_15", 0 0, L_0x55fff7766cd0;  1 drivers
v0x55fff7657470_0 .net *"_ivl_18", 0 0, L_0x55fff7766de0;  1 drivers
v0x55fff7657550_0 .net *"_ivl_19", 0 0, L_0x55fff7766e80;  1 drivers
v0x55fff7657680_0 .net *"_ivl_3", 0 0, L_0x55fff77668c0;  1 drivers
v0x55fff7657760_0 .net *"_ivl_5", 0 0, L_0x55fff7766960;  1 drivers
v0x55fff7657840_0 .net *"_ivl_6", 0 0, L_0x55fff77662b0;  1 drivers
v0x55fff7657920_0 .net "qh", 1 0, L_0x55fff7767080;  1 drivers
v0x55fff7657a90_0 .net "ql", 1 0, L_0x55fff7766fe0;  1 drivers
v0x55fff7657b70_0 .net "r", 1 0, L_0x55fff7766a00;  1 drivers
L_0x55fff77668c0 .part L_0x55fff7767080, 0, 1;
L_0x55fff7766960 .part L_0x55fff7766fe0, 0, 1;
L_0x55fff7766a00 .concat8 [ 1 1 0 0], L_0x55fff77662b0, L_0x55fff7766e80;
L_0x55fff7766af0 .part L_0x55fff7767080, 0, 1;
L_0x55fff7766be0 .part L_0x55fff7766fe0, 1, 1;
L_0x55fff7766de0 .part L_0x55fff7767080, 1, 1;
S_0x55fff7657cd0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7651230;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "q";
    .port_info 1 /OUTPUT 16 "r";
P_0x55fff7657f70 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000001000>;
v0x55fff7666990_0 .net "q", 15 0, L_0x55fff775ec00;  1 drivers
v0x55fff7666a90_0 .net "r", 15 0, L_0x55fff775e930;  1 drivers
L_0x55fff775ad50 .part L_0x55fff775ec00, 0, 8;
L_0x55fff775d7b0 .part L_0x55fff775ec00, 8, 8;
LS_0x55fff775e930_0_0 .concat8 [ 2 2 2 2], L_0x55fff775d9e0, L_0x55fff775dad0, L_0x55fff775db70, L_0x55fff775dca0;
LS_0x55fff775e930_0_4 .concat8 [ 2 2 2 2], L_0x55fff775dd40, L_0x55fff775de20, L_0x55fff775dec0, L_0x55fff775e1b0;
L_0x55fff775e930 .concat8 [ 8 8 0 0], LS_0x55fff775e930_0_0, LS_0x55fff775e930_0_4;
S_0x55fff7658050 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7657cd0;
 .timescale 0 0;
v0x55fff76668b0_0 .net "r_temp", 15 0, L_0x55fff775d8a0;  1 drivers
L_0x55fff775d8a0 .concat8 [ 8 8 0 0], L_0x55fff775abc0, L_0x55fff775d620;
L_0x55fff775d9e0 .part L_0x55fff775d8a0, 0, 2;
L_0x55fff775dad0 .part L_0x55fff775d8a0, 2, 2;
L_0x55fff775db70 .part L_0x55fff775d8a0, 4, 2;
L_0x55fff775dca0 .part L_0x55fff775d8a0, 6, 2;
L_0x55fff775dd40 .part L_0x55fff775d8a0, 8, 2;
L_0x55fff775de20 .part L_0x55fff775d8a0, 10, 2;
L_0x55fff775dec0 .part L_0x55fff775d8a0, 12, 2;
L_0x55fff775e790 .part L_0x55fff775d8a0, 6, 2;
L_0x55fff775e830 .part L_0x55fff775d8a0, 14, 2;
S_0x55fff7658250 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7658050;
 .timescale 0 0;
P_0x55fff7658470 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7658550 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7658250;
 .timescale 0 0;
v0x55fff7658730_0 .net *"_ivl_0", 1 0, L_0x55fff775d9e0;  1 drivers
S_0x55fff7658830 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7658050;
 .timescale 0 0;
P_0x55fff7658a50 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7658b10 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7658830;
 .timescale 0 0;
v0x55fff7658cf0_0 .net *"_ivl_0", 1 0, L_0x55fff775dad0;  1 drivers
S_0x55fff7658df0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7658050;
 .timescale 0 0;
P_0x55fff7659020 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff76590e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7658df0;
 .timescale 0 0;
v0x55fff76592c0_0 .net *"_ivl_0", 1 0, L_0x55fff775db70;  1 drivers
S_0x55fff76593c0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7658050;
 .timescale 0 0;
P_0x55fff76595c0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff76596a0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76593c0;
 .timescale 0 0;
v0x55fff7659880_0 .net *"_ivl_0", 1 0, L_0x55fff775dca0;  1 drivers
S_0x55fff7659980 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff7658050;
 .timescale 0 0;
P_0x55fff7659bd0 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff7659cb0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7659980;
 .timescale 0 0;
v0x55fff7659e90_0 .net *"_ivl_0", 1 0, L_0x55fff775dd40;  1 drivers
S_0x55fff7659f90 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff7658050;
 .timescale 0 0;
P_0x55fff765a190 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff765a270 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7659f90;
 .timescale 0 0;
v0x55fff765a450_0 .net *"_ivl_0", 1 0, L_0x55fff775de20;  1 drivers
S_0x55fff765a550 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff7658050;
 .timescale 0 0;
P_0x55fff765a750 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff765a830 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff765a550;
 .timescale 0 0;
v0x55fff765aa10_0 .net *"_ivl_0", 1 0, L_0x55fff775dec0;  1 drivers
S_0x55fff765ab10 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff7658050;
 .timescale 0 0;
P_0x55fff765ad10 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff765adf0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff765ab10;
 .timescale 0 0;
S_0x55fff765afd0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff765adf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff775e0f0 .functor AND 1, L_0x55fff775dfb0, L_0x55fff775e050, C4<1>, C4<1>;
L_0x55fff775e480 .functor AND 1, L_0x55fff775e2a0, L_0x55fff775e390, C4<1>, C4<1>;
L_0x55fff775e630 .functor OR 1, L_0x55fff775e480, L_0x55fff775e590, C4<0>, C4<0>;
v0x55fff765b240_0 .net *"_ivl_12", 0 0, L_0x55fff775e2a0;  1 drivers
v0x55fff765b340_0 .net *"_ivl_14", 0 0, L_0x55fff775e390;  1 drivers
v0x55fff765b420_0 .net *"_ivl_15", 0 0, L_0x55fff775e480;  1 drivers
v0x55fff765b4e0_0 .net *"_ivl_18", 0 0, L_0x55fff775e590;  1 drivers
v0x55fff765b5c0_0 .net *"_ivl_19", 0 0, L_0x55fff775e630;  1 drivers
v0x55fff765b6f0_0 .net *"_ivl_3", 0 0, L_0x55fff775dfb0;  1 drivers
v0x55fff765b7d0_0 .net *"_ivl_5", 0 0, L_0x55fff775e050;  1 drivers
v0x55fff765b8b0_0 .net *"_ivl_6", 0 0, L_0x55fff775e0f0;  1 drivers
v0x55fff765b990_0 .net "qh", 1 0, L_0x55fff775e830;  1 drivers
v0x55fff765ba70_0 .net "ql", 1 0, L_0x55fff775e790;  1 drivers
v0x55fff765bb50_0 .net "r", 1 0, L_0x55fff775e1b0;  1 drivers
L_0x55fff775dfb0 .part L_0x55fff775e830, 0, 1;
L_0x55fff775e050 .part L_0x55fff775e790, 0, 1;
L_0x55fff775e1b0 .concat8 [ 1 1 0 0], L_0x55fff775e0f0, L_0x55fff775e630;
L_0x55fff775e2a0 .part L_0x55fff775e830, 0, 1;
L_0x55fff775e390 .part L_0x55fff775e790, 1, 1;
L_0x55fff775e590 .part L_0x55fff775e830, 1, 1;
S_0x55fff765bcb0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7658050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff7659b80 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff7661090_0 .net "q", 7 0, L_0x55fff775ad50;  1 drivers
v0x55fff7661190_0 .net "r", 7 0, L_0x55fff775abc0;  1 drivers
L_0x55fff7758f60 .part L_0x55fff775ad50, 0, 4;
L_0x55fff7759c60 .part L_0x55fff775ad50, 4, 4;
L_0x55fff775abc0 .concat8 [ 2 2 2 2], L_0x55fff7759ed0, L_0x55fff7759fc0, L_0x55fff775a060, L_0x55fff775a390;
S_0x55fff765bff0 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff765bcb0;
 .timescale 0 0;
v0x55fff7660fb0_0 .net "r_temp", 7 0, L_0x55fff7759d90;  1 drivers
L_0x55fff7759d90 .concat8 [ 4 4 0 0], L_0x55fff7758e70, L_0x55fff7759b70;
L_0x55fff7759ed0 .part L_0x55fff7759d90, 0, 2;
L_0x55fff7759fc0 .part L_0x55fff7759d90, 2, 2;
L_0x55fff775a060 .part L_0x55fff7759d90, 4, 2;
L_0x55fff775a9b0 .part L_0x55fff7759d90, 2, 2;
L_0x55fff775aa50 .part L_0x55fff7759d90, 6, 2;
S_0x55fff765c1f0 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff765bff0;
 .timescale 0 0;
P_0x55fff765c410 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff765c4f0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff765c1f0;
 .timescale 0 0;
v0x55fff765c6d0_0 .net *"_ivl_0", 1 0, L_0x55fff7759ed0;  1 drivers
S_0x55fff765c7d0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff765bff0;
 .timescale 0 0;
P_0x55fff765c9f0 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff765cab0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff765c7d0;
 .timescale 0 0;
v0x55fff765cc90_0 .net *"_ivl_0", 1 0, L_0x55fff7759fc0;  1 drivers
S_0x55fff765cd90 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff765bff0;
 .timescale 0 0;
P_0x55fff765cfc0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff765d080 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff765cd90;
 .timescale 0 0;
v0x55fff765d260_0 .net *"_ivl_0", 1 0, L_0x55fff775a060;  1 drivers
S_0x55fff765d360 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff765bff0;
 .timescale 0 0;
P_0x55fff765d560 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff765d640 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff765d360;
 .timescale 0 0;
S_0x55fff765d820 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff765d640;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff775a2d0 .functor AND 1, L_0x55fff775a190, L_0x55fff775a230, C4<1>, C4<1>;
L_0x55fff775a660 .functor AND 1, L_0x55fff775a480, L_0x55fff775a570, C4<1>, C4<1>;
L_0x55fff775a850 .functor OR 1, L_0x55fff775a660, L_0x55fff775a770, C4<0>, C4<0>;
v0x55fff765da90_0 .net *"_ivl_12", 0 0, L_0x55fff775a480;  1 drivers
v0x55fff765db90_0 .net *"_ivl_14", 0 0, L_0x55fff775a570;  1 drivers
v0x55fff765dc70_0 .net *"_ivl_15", 0 0, L_0x55fff775a660;  1 drivers
v0x55fff765dd60_0 .net *"_ivl_18", 0 0, L_0x55fff775a770;  1 drivers
v0x55fff765de40_0 .net *"_ivl_19", 0 0, L_0x55fff775a850;  1 drivers
v0x55fff765df70_0 .net *"_ivl_3", 0 0, L_0x55fff775a190;  1 drivers
v0x55fff765e050_0 .net *"_ivl_5", 0 0, L_0x55fff775a230;  1 drivers
v0x55fff765e130_0 .net *"_ivl_6", 0 0, L_0x55fff775a2d0;  1 drivers
v0x55fff765e210_0 .net "qh", 1 0, L_0x55fff775aa50;  1 drivers
v0x55fff765e2f0_0 .net "ql", 1 0, L_0x55fff775a9b0;  1 drivers
v0x55fff765e3d0_0 .net "r", 1 0, L_0x55fff775a390;  1 drivers
L_0x55fff775a190 .part L_0x55fff775aa50, 0, 1;
L_0x55fff775a230 .part L_0x55fff775a9b0, 0, 1;
L_0x55fff775a390 .concat8 [ 1 1 0 0], L_0x55fff775a2d0, L_0x55fff775a850;
L_0x55fff775a480 .part L_0x55fff775aa50, 0, 1;
L_0x55fff775a570 .part L_0x55fff775a9b0, 1, 1;
L_0x55fff775a770 .part L_0x55fff775aa50, 1, 1;
S_0x55fff765e530 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff765bff0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff765e710 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff765f840_0 .net "q", 3 0, L_0x55fff7758f60;  1 drivers
v0x55fff765f940_0 .net "r", 3 0, L_0x55fff7758e70;  1 drivers
L_0x55fff7758340 .part L_0x55fff7758f60, 0, 2;
L_0x55fff7758c50 .part L_0x55fff7758f60, 0, 2;
L_0x55fff7758d40 .part L_0x55fff7758f60, 2, 2;
L_0x55fff7758e70 .concat8 [ 2 2 0 0], L_0x55fff7758340, L_0x55fff7758630;
S_0x55fff765e880 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff765e530;
 .timescale 0 0;
v0x55fff765f760_0 .net *"_ivl_0", 1 0, L_0x55fff7758340;  1 drivers
S_0x55fff765ea80 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff765e880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7758520 .functor AND 1, L_0x55fff77583e0, L_0x55fff7758480, C4<1>, C4<1>;
L_0x55fff7758900 .functor AND 1, L_0x55fff7758720, L_0x55fff7758810, C4<1>, C4<1>;
L_0x55fff7758af0 .functor OR 1, L_0x55fff7758900, L_0x55fff7758a10, C4<0>, C4<0>;
v0x55fff765ecf0_0 .net *"_ivl_12", 0 0, L_0x55fff7758720;  1 drivers
v0x55fff765edf0_0 .net *"_ivl_14", 0 0, L_0x55fff7758810;  1 drivers
v0x55fff765eed0_0 .net *"_ivl_15", 0 0, L_0x55fff7758900;  1 drivers
v0x55fff765ef90_0 .net *"_ivl_18", 0 0, L_0x55fff7758a10;  1 drivers
v0x55fff765f070_0 .net *"_ivl_19", 0 0, L_0x55fff7758af0;  1 drivers
v0x55fff765f1a0_0 .net *"_ivl_3", 0 0, L_0x55fff77583e0;  1 drivers
v0x55fff765f280_0 .net *"_ivl_5", 0 0, L_0x55fff7758480;  1 drivers
v0x55fff765f360_0 .net *"_ivl_6", 0 0, L_0x55fff7758520;  1 drivers
v0x55fff765f440_0 .net "qh", 1 0, L_0x55fff7758d40;  1 drivers
v0x55fff765f520_0 .net "ql", 1 0, L_0x55fff7758c50;  1 drivers
v0x55fff765f600_0 .net "r", 1 0, L_0x55fff7758630;  1 drivers
L_0x55fff77583e0 .part L_0x55fff7758d40, 0, 1;
L_0x55fff7758480 .part L_0x55fff7758c50, 0, 1;
L_0x55fff7758630 .concat8 [ 1 1 0 0], L_0x55fff7758520, L_0x55fff7758af0;
L_0x55fff7758720 .part L_0x55fff7758d40, 0, 1;
L_0x55fff7758810 .part L_0x55fff7758c50, 1, 1;
L_0x55fff7758a10 .part L_0x55fff7758d40, 1, 1;
S_0x55fff765fa80 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff765bff0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff765fc10 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7660d70_0 .net "q", 3 0, L_0x55fff7759c60;  1 drivers
v0x55fff7660e70_0 .net "r", 3 0, L_0x55fff7759b70;  1 drivers
L_0x55fff7759090 .part L_0x55fff7759c60, 0, 2;
L_0x55fff7759950 .part L_0x55fff7759c60, 0, 2;
L_0x55fff7759a40 .part L_0x55fff7759c60, 2, 2;
L_0x55fff7759b70 .concat8 [ 2 2 0 0], L_0x55fff7759090, L_0x55fff7759330;
S_0x55fff765fd80 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff765fa80;
 .timescale 0 0;
v0x55fff7660c90_0 .net *"_ivl_0", 1 0, L_0x55fff7759090;  1 drivers
S_0x55fff765ff80 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff765fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7759270 .functor AND 1, L_0x55fff7759130, L_0x55fff77591d0, C4<1>, C4<1>;
L_0x55fff7759600 .functor AND 1, L_0x55fff7759420, L_0x55fff7759510, C4<1>, C4<1>;
L_0x55fff77597f0 .functor OR 1, L_0x55fff7759600, L_0x55fff7759710, C4<0>, C4<0>;
v0x55fff76601f0_0 .net *"_ivl_12", 0 0, L_0x55fff7759420;  1 drivers
v0x55fff76602f0_0 .net *"_ivl_14", 0 0, L_0x55fff7759510;  1 drivers
v0x55fff76603d0_0 .net *"_ivl_15", 0 0, L_0x55fff7759600;  1 drivers
v0x55fff76604c0_0 .net *"_ivl_18", 0 0, L_0x55fff7759710;  1 drivers
v0x55fff76605a0_0 .net *"_ivl_19", 0 0, L_0x55fff77597f0;  1 drivers
v0x55fff76606d0_0 .net *"_ivl_3", 0 0, L_0x55fff7759130;  1 drivers
v0x55fff76607b0_0 .net *"_ivl_5", 0 0, L_0x55fff77591d0;  1 drivers
v0x55fff7660890_0 .net *"_ivl_6", 0 0, L_0x55fff7759270;  1 drivers
v0x55fff7660970_0 .net "qh", 1 0, L_0x55fff7759a40;  1 drivers
v0x55fff7660a50_0 .net "ql", 1 0, L_0x55fff7759950;  1 drivers
v0x55fff7660b30_0 .net "r", 1 0, L_0x55fff7759330;  1 drivers
L_0x55fff7759130 .part L_0x55fff7759a40, 0, 1;
L_0x55fff77591d0 .part L_0x55fff7759950, 0, 1;
L_0x55fff7759330 .concat8 [ 1 1 0 0], L_0x55fff7759270, L_0x55fff77597f0;
L_0x55fff7759420 .part L_0x55fff7759a40, 0, 1;
L_0x55fff7759510 .part L_0x55fff7759950, 1, 1;
L_0x55fff7759710 .part L_0x55fff7759a40, 1, 1;
S_0x55fff76612d0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7658050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff7661460 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff7666670_0 .net "q", 7 0, L_0x55fff775d7b0;  1 drivers
v0x55fff7666770_0 .net "r", 7 0, L_0x55fff775d620;  1 drivers
L_0x55fff775ba10 .part L_0x55fff775d7b0, 0, 4;
L_0x55fff775c6c0 .part L_0x55fff775d7b0, 4, 4;
L_0x55fff775d620 .concat8 [ 2 2 2 2], L_0x55fff775c930, L_0x55fff775ca20, L_0x55fff775cac0, L_0x55fff775cdf0;
S_0x55fff76615d0 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff76612d0;
 .timescale 0 0;
v0x55fff7666590_0 .net "r_temp", 7 0, L_0x55fff775c7f0;  1 drivers
L_0x55fff775c7f0 .concat8 [ 4 4 0 0], L_0x55fff775b920, L_0x55fff775c5d0;
L_0x55fff775c930 .part L_0x55fff775c7f0, 0, 2;
L_0x55fff775ca20 .part L_0x55fff775c7f0, 2, 2;
L_0x55fff775cac0 .part L_0x55fff775c7f0, 4, 2;
L_0x55fff775d410 .part L_0x55fff775c7f0, 2, 2;
L_0x55fff775d4b0 .part L_0x55fff775c7f0, 6, 2;
S_0x55fff76617d0 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff76615d0;
 .timescale 0 0;
P_0x55fff76619f0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7661ad0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76617d0;
 .timescale 0 0;
v0x55fff7661cb0_0 .net *"_ivl_0", 1 0, L_0x55fff775c930;  1 drivers
S_0x55fff7661db0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff76615d0;
 .timescale 0 0;
P_0x55fff7661fd0 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7662090 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7661db0;
 .timescale 0 0;
v0x55fff7662270_0 .net *"_ivl_0", 1 0, L_0x55fff775ca20;  1 drivers
S_0x55fff7662370 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff76615d0;
 .timescale 0 0;
P_0x55fff76625a0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff7662660 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7662370;
 .timescale 0 0;
v0x55fff7662840_0 .net *"_ivl_0", 1 0, L_0x55fff775cac0;  1 drivers
S_0x55fff7662940 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff76615d0;
 .timescale 0 0;
P_0x55fff7662b40 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7662c20 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7662940;
 .timescale 0 0;
S_0x55fff7662e00 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7662c20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff775cd30 .functor AND 1, L_0x55fff775cbf0, L_0x55fff775cc90, C4<1>, C4<1>;
L_0x55fff775d0c0 .functor AND 1, L_0x55fff775cee0, L_0x55fff775cfd0, C4<1>, C4<1>;
L_0x55fff775d2b0 .functor OR 1, L_0x55fff775d0c0, L_0x55fff775d1d0, C4<0>, C4<0>;
v0x55fff7663070_0 .net *"_ivl_12", 0 0, L_0x55fff775cee0;  1 drivers
v0x55fff7663170_0 .net *"_ivl_14", 0 0, L_0x55fff775cfd0;  1 drivers
v0x55fff7663250_0 .net *"_ivl_15", 0 0, L_0x55fff775d0c0;  1 drivers
v0x55fff7663340_0 .net *"_ivl_18", 0 0, L_0x55fff775d1d0;  1 drivers
v0x55fff7663420_0 .net *"_ivl_19", 0 0, L_0x55fff775d2b0;  1 drivers
v0x55fff7663550_0 .net *"_ivl_3", 0 0, L_0x55fff775cbf0;  1 drivers
v0x55fff7663630_0 .net *"_ivl_5", 0 0, L_0x55fff775cc90;  1 drivers
v0x55fff7663710_0 .net *"_ivl_6", 0 0, L_0x55fff775cd30;  1 drivers
v0x55fff76637f0_0 .net "qh", 1 0, L_0x55fff775d4b0;  1 drivers
v0x55fff76638d0_0 .net "ql", 1 0, L_0x55fff775d410;  1 drivers
v0x55fff76639b0_0 .net "r", 1 0, L_0x55fff775cdf0;  1 drivers
L_0x55fff775cbf0 .part L_0x55fff775d4b0, 0, 1;
L_0x55fff775cc90 .part L_0x55fff775d410, 0, 1;
L_0x55fff775cdf0 .concat8 [ 1 1 0 0], L_0x55fff775cd30, L_0x55fff775d2b0;
L_0x55fff775cee0 .part L_0x55fff775d4b0, 0, 1;
L_0x55fff775cfd0 .part L_0x55fff775d410, 1, 1;
L_0x55fff775d1d0 .part L_0x55fff775d4b0, 1, 1;
S_0x55fff7663b10 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff76615d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff7663cf0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7664e20_0 .net "q", 3 0, L_0x55fff775ba10;  1 drivers
v0x55fff7664f20_0 .net "r", 3 0, L_0x55fff775b920;  1 drivers
L_0x55fff775adf0 .part L_0x55fff775ba10, 0, 2;
L_0x55fff775b700 .part L_0x55fff775ba10, 0, 2;
L_0x55fff775b7f0 .part L_0x55fff775ba10, 2, 2;
L_0x55fff775b920 .concat8 [ 2 2 0 0], L_0x55fff775adf0, L_0x55fff775b0e0;
S_0x55fff7663e60 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7663b10;
 .timescale 0 0;
v0x55fff7664d40_0 .net *"_ivl_0", 1 0, L_0x55fff775adf0;  1 drivers
S_0x55fff7664060 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff7663e60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff775afd0 .functor AND 1, L_0x55fff775ae90, L_0x55fff775af30, C4<1>, C4<1>;
L_0x55fff775b3b0 .functor AND 1, L_0x55fff775b1d0, L_0x55fff775b2c0, C4<1>, C4<1>;
L_0x55fff775b5a0 .functor OR 1, L_0x55fff775b3b0, L_0x55fff775b4c0, C4<0>, C4<0>;
v0x55fff76642d0_0 .net *"_ivl_12", 0 0, L_0x55fff775b1d0;  1 drivers
v0x55fff76643d0_0 .net *"_ivl_14", 0 0, L_0x55fff775b2c0;  1 drivers
v0x55fff76644b0_0 .net *"_ivl_15", 0 0, L_0x55fff775b3b0;  1 drivers
v0x55fff7664570_0 .net *"_ivl_18", 0 0, L_0x55fff775b4c0;  1 drivers
v0x55fff7664650_0 .net *"_ivl_19", 0 0, L_0x55fff775b5a0;  1 drivers
v0x55fff7664780_0 .net *"_ivl_3", 0 0, L_0x55fff775ae90;  1 drivers
v0x55fff7664860_0 .net *"_ivl_5", 0 0, L_0x55fff775af30;  1 drivers
v0x55fff7664940_0 .net *"_ivl_6", 0 0, L_0x55fff775afd0;  1 drivers
v0x55fff7664a20_0 .net "qh", 1 0, L_0x55fff775b7f0;  1 drivers
v0x55fff7664b00_0 .net "ql", 1 0, L_0x55fff775b700;  1 drivers
v0x55fff7664be0_0 .net "r", 1 0, L_0x55fff775b0e0;  1 drivers
L_0x55fff775ae90 .part L_0x55fff775b7f0, 0, 1;
L_0x55fff775af30 .part L_0x55fff775b700, 0, 1;
L_0x55fff775b0e0 .concat8 [ 1 1 0 0], L_0x55fff775afd0, L_0x55fff775b5a0;
L_0x55fff775b1d0 .part L_0x55fff775b7f0, 0, 1;
L_0x55fff775b2c0 .part L_0x55fff775b700, 1, 1;
L_0x55fff775b4c0 .part L_0x55fff775b7f0, 1, 1;
S_0x55fff7665060 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff76615d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff76651f0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7666350_0 .net "q", 3 0, L_0x55fff775c6c0;  1 drivers
v0x55fff7666450_0 .net "r", 3 0, L_0x55fff775c5d0;  1 drivers
L_0x55fff775bb40 .part L_0x55fff775c6c0, 0, 2;
L_0x55fff775c3b0 .part L_0x55fff775c6c0, 0, 2;
L_0x55fff775c4a0 .part L_0x55fff775c6c0, 2, 2;
L_0x55fff775c5d0 .concat8 [ 2 2 0 0], L_0x55fff775bb40, L_0x55fff775bde0;
S_0x55fff7665360 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7665060;
 .timescale 0 0;
v0x55fff7666270_0 .net *"_ivl_0", 1 0, L_0x55fff775bb40;  1 drivers
S_0x55fff7665560 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff7665360;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff775bd20 .functor AND 1, L_0x55fff775bbe0, L_0x55fff775bc80, C4<1>, C4<1>;
L_0x55fff775c060 .functor AND 1, L_0x55fff775bed0, L_0x55fff775bfc0, C4<1>, C4<1>;
L_0x55fff775c250 .functor OR 1, L_0x55fff775c060, L_0x55fff775c170, C4<0>, C4<0>;
v0x55fff76657d0_0 .net *"_ivl_12", 0 0, L_0x55fff775bed0;  1 drivers
v0x55fff76658d0_0 .net *"_ivl_14", 0 0, L_0x55fff775bfc0;  1 drivers
v0x55fff76659b0_0 .net *"_ivl_15", 0 0, L_0x55fff775c060;  1 drivers
v0x55fff7665aa0_0 .net *"_ivl_18", 0 0, L_0x55fff775c170;  1 drivers
v0x55fff7665b80_0 .net *"_ivl_19", 0 0, L_0x55fff775c250;  1 drivers
v0x55fff7665cb0_0 .net *"_ivl_3", 0 0, L_0x55fff775bbe0;  1 drivers
v0x55fff7665d90_0 .net *"_ivl_5", 0 0, L_0x55fff775bc80;  1 drivers
v0x55fff7665e70_0 .net *"_ivl_6", 0 0, L_0x55fff775bd20;  1 drivers
v0x55fff7665f50_0 .net "qh", 1 0, L_0x55fff775c4a0;  1 drivers
v0x55fff7666030_0 .net "ql", 1 0, L_0x55fff775c3b0;  1 drivers
v0x55fff7666110_0 .net "r", 1 0, L_0x55fff775bde0;  1 drivers
L_0x55fff775bbe0 .part L_0x55fff775c4a0, 0, 1;
L_0x55fff775bc80 .part L_0x55fff775c3b0, 0, 1;
L_0x55fff775bde0 .concat8 [ 1 1 0 0], L_0x55fff775bd20, L_0x55fff775c250;
L_0x55fff775bed0 .part L_0x55fff775c4a0, 0, 1;
L_0x55fff775bfc0 .part L_0x55fff775c3b0, 1, 1;
L_0x55fff775c170 .part L_0x55fff775c4a0, 1, 1;
S_0x55fff7666bd0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7651230;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "q";
    .port_info 1 /OUTPUT 16 "r";
P_0x55fff7666d60 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000001000>;
v0x55fff7675810_0 .net "q", 15 0, L_0x55fff77656c0;  1 drivers
v0x55fff7675910_0 .net "r", 15 0, L_0x55fff77653f0;  1 drivers
L_0x55fff77616b0 .part L_0x55fff77656c0, 0, 8;
L_0x55fff7764160 .part L_0x55fff77656c0, 8, 8;
LS_0x55fff77653f0_0_0 .concat8 [ 2 2 2 2], L_0x55fff7764390, L_0x55fff7764480, L_0x55fff7764520, L_0x55fff7764650;
LS_0x55fff77653f0_0_4 .concat8 [ 2 2 2 2], L_0x55fff77646f0, L_0x55fff77647d0, L_0x55fff7764870, L_0x55fff7764c70;
L_0x55fff77653f0 .concat8 [ 8 8 0 0], LS_0x55fff77653f0_0_0, LS_0x55fff77653f0_0_4;
S_0x55fff7666ed0 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7666bd0;
 .timescale 0 0;
v0x55fff7675730_0 .net "r_temp", 15 0, L_0x55fff7764250;  1 drivers
L_0x55fff7764250 .concat8 [ 8 8 0 0], L_0x55fff7761520, L_0x55fff7763fd0;
L_0x55fff7764390 .part L_0x55fff7764250, 0, 2;
L_0x55fff7764480 .part L_0x55fff7764250, 2, 2;
L_0x55fff7764520 .part L_0x55fff7764250, 4, 2;
L_0x55fff7764650 .part L_0x55fff7764250, 6, 2;
L_0x55fff77646f0 .part L_0x55fff7764250, 8, 2;
L_0x55fff77647d0 .part L_0x55fff7764250, 10, 2;
L_0x55fff7764870 .part L_0x55fff7764250, 12, 2;
L_0x55fff7765250 .part L_0x55fff7764250, 6, 2;
L_0x55fff77652f0 .part L_0x55fff7764250, 14, 2;
S_0x55fff76670d0 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7666ed0;
 .timescale 0 0;
P_0x55fff76672f0 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff76673d0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76670d0;
 .timescale 0 0;
v0x55fff76675b0_0 .net *"_ivl_0", 1 0, L_0x55fff7764390;  1 drivers
S_0x55fff76676b0 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7666ed0;
 .timescale 0 0;
P_0x55fff76678d0 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7667990 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76676b0;
 .timescale 0 0;
v0x55fff7667b70_0 .net *"_ivl_0", 1 0, L_0x55fff7764480;  1 drivers
S_0x55fff7667c70 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7666ed0;
 .timescale 0 0;
P_0x55fff7667ea0 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff7667f60 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7667c70;
 .timescale 0 0;
v0x55fff7668140_0 .net *"_ivl_0", 1 0, L_0x55fff7764520;  1 drivers
S_0x55fff7668240 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7666ed0;
 .timescale 0 0;
P_0x55fff7668440 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7668520 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7668240;
 .timescale 0 0;
v0x55fff7668700_0 .net *"_ivl_0", 1 0, L_0x55fff7764650;  1 drivers
S_0x55fff7668800 .scope generate, "parallel_stitch_up[8]" "parallel_stitch_up[8]" 2 68, 2 68 0, S_0x55fff7666ed0;
 .timescale 0 0;
P_0x55fff7668a50 .param/l "i" 0 2 68, +C4<01000>;
S_0x55fff7668b30 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7668800;
 .timescale 0 0;
v0x55fff7668d10_0 .net *"_ivl_0", 1 0, L_0x55fff77646f0;  1 drivers
S_0x55fff7668e10 .scope generate, "parallel_stitch_up[10]" "parallel_stitch_up[10]" 2 68, 2 68 0, S_0x55fff7666ed0;
 .timescale 0 0;
P_0x55fff7669010 .param/l "i" 0 2 68, +C4<01010>;
S_0x55fff76690f0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7668e10;
 .timescale 0 0;
v0x55fff76692d0_0 .net *"_ivl_0", 1 0, L_0x55fff77647d0;  1 drivers
S_0x55fff76693d0 .scope generate, "parallel_stitch_up[12]" "parallel_stitch_up[12]" 2 68, 2 68 0, S_0x55fff7666ed0;
 .timescale 0 0;
P_0x55fff76695d0 .param/l "i" 0 2 68, +C4<01100>;
S_0x55fff76696b0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76693d0;
 .timescale 0 0;
v0x55fff7669890_0 .net *"_ivl_0", 1 0, L_0x55fff7764870;  1 drivers
S_0x55fff7669990 .scope generate, "parallel_stitch_up[14]" "parallel_stitch_up[14]" 2 68, 2 68 0, S_0x55fff7666ed0;
 .timescale 0 0;
P_0x55fff7669b90 .param/l "i" 0 2 68, +C4<01110>;
S_0x55fff7669c70 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff7669990;
 .timescale 0 0;
S_0x55fff7669e50 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7669c70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7764bb0 .functor AND 1, L_0x55fff7764a70, L_0x55fff7764b10, C4<1>, C4<1>;
L_0x55fff7764f40 .functor AND 1, L_0x55fff7764d60, L_0x55fff7764e50, C4<1>, C4<1>;
L_0x55fff77650f0 .functor OR 1, L_0x55fff7764f40, L_0x55fff7765050, C4<0>, C4<0>;
v0x55fff766a0c0_0 .net *"_ivl_12", 0 0, L_0x55fff7764d60;  1 drivers
v0x55fff766a1c0_0 .net *"_ivl_14", 0 0, L_0x55fff7764e50;  1 drivers
v0x55fff766a2a0_0 .net *"_ivl_15", 0 0, L_0x55fff7764f40;  1 drivers
v0x55fff766a360_0 .net *"_ivl_18", 0 0, L_0x55fff7765050;  1 drivers
v0x55fff766a440_0 .net *"_ivl_19", 0 0, L_0x55fff77650f0;  1 drivers
v0x55fff766a570_0 .net *"_ivl_3", 0 0, L_0x55fff7764a70;  1 drivers
v0x55fff766a650_0 .net *"_ivl_5", 0 0, L_0x55fff7764b10;  1 drivers
v0x55fff766a730_0 .net *"_ivl_6", 0 0, L_0x55fff7764bb0;  1 drivers
v0x55fff766a810_0 .net "qh", 1 0, L_0x55fff77652f0;  1 drivers
v0x55fff766a8f0_0 .net "ql", 1 0, L_0x55fff7765250;  1 drivers
v0x55fff766a9d0_0 .net "r", 1 0, L_0x55fff7764c70;  1 drivers
L_0x55fff7764a70 .part L_0x55fff77652f0, 0, 1;
L_0x55fff7764b10 .part L_0x55fff7765250, 0, 1;
L_0x55fff7764c70 .concat8 [ 1 1 0 0], L_0x55fff7764bb0, L_0x55fff77650f0;
L_0x55fff7764d60 .part L_0x55fff77652f0, 0, 1;
L_0x55fff7764e50 .part L_0x55fff7765250, 1, 1;
L_0x55fff7765050 .part L_0x55fff77652f0, 1, 1;
S_0x55fff766ab30 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7666ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff7668a00 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff766ff10_0 .net "q", 7 0, L_0x55fff77616b0;  1 drivers
v0x55fff7670010_0 .net "r", 7 0, L_0x55fff7761520;  1 drivers
L_0x55fff775f8c0 .part L_0x55fff77616b0, 0, 4;
L_0x55fff77605c0 .part L_0x55fff77616b0, 4, 4;
L_0x55fff7761520 .concat8 [ 2 2 2 2], L_0x55fff7760830, L_0x55fff7760920, L_0x55fff77609c0, L_0x55fff7760cf0;
S_0x55fff766ae70 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff766ab30;
 .timescale 0 0;
v0x55fff766fe30_0 .net "r_temp", 7 0, L_0x55fff77606f0;  1 drivers
L_0x55fff77606f0 .concat8 [ 4 4 0 0], L_0x55fff775f7d0, L_0x55fff77604d0;
L_0x55fff7760830 .part L_0x55fff77606f0, 0, 2;
L_0x55fff7760920 .part L_0x55fff77606f0, 2, 2;
L_0x55fff77609c0 .part L_0x55fff77606f0, 4, 2;
L_0x55fff7761310 .part L_0x55fff77606f0, 2, 2;
L_0x55fff77613b0 .part L_0x55fff77606f0, 6, 2;
S_0x55fff766b070 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff766ae70;
 .timescale 0 0;
P_0x55fff766b290 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff766b370 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff766b070;
 .timescale 0 0;
v0x55fff766b550_0 .net *"_ivl_0", 1 0, L_0x55fff7760830;  1 drivers
S_0x55fff766b650 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff766ae70;
 .timescale 0 0;
P_0x55fff766b870 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff766b930 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff766b650;
 .timescale 0 0;
v0x55fff766bb10_0 .net *"_ivl_0", 1 0, L_0x55fff7760920;  1 drivers
S_0x55fff766bc10 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff766ae70;
 .timescale 0 0;
P_0x55fff766be40 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff766bf00 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff766bc10;
 .timescale 0 0;
v0x55fff766c0e0_0 .net *"_ivl_0", 1 0, L_0x55fff77609c0;  1 drivers
S_0x55fff766c1e0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff766ae70;
 .timescale 0 0;
P_0x55fff766c3e0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff766c4c0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff766c1e0;
 .timescale 0 0;
S_0x55fff766c6a0 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff766c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7760c30 .functor AND 1, L_0x55fff7760af0, L_0x55fff7760b90, C4<1>, C4<1>;
L_0x55fff7760fc0 .functor AND 1, L_0x55fff7760de0, L_0x55fff7760ed0, C4<1>, C4<1>;
L_0x55fff77611b0 .functor OR 1, L_0x55fff7760fc0, L_0x55fff77610d0, C4<0>, C4<0>;
v0x55fff766c910_0 .net *"_ivl_12", 0 0, L_0x55fff7760de0;  1 drivers
v0x55fff766ca10_0 .net *"_ivl_14", 0 0, L_0x55fff7760ed0;  1 drivers
v0x55fff766caf0_0 .net *"_ivl_15", 0 0, L_0x55fff7760fc0;  1 drivers
v0x55fff766cbe0_0 .net *"_ivl_18", 0 0, L_0x55fff77610d0;  1 drivers
v0x55fff766ccc0_0 .net *"_ivl_19", 0 0, L_0x55fff77611b0;  1 drivers
v0x55fff766cdf0_0 .net *"_ivl_3", 0 0, L_0x55fff7760af0;  1 drivers
v0x55fff766ced0_0 .net *"_ivl_5", 0 0, L_0x55fff7760b90;  1 drivers
v0x55fff766cfb0_0 .net *"_ivl_6", 0 0, L_0x55fff7760c30;  1 drivers
v0x55fff766d090_0 .net "qh", 1 0, L_0x55fff77613b0;  1 drivers
v0x55fff766d170_0 .net "ql", 1 0, L_0x55fff7761310;  1 drivers
v0x55fff766d250_0 .net "r", 1 0, L_0x55fff7760cf0;  1 drivers
L_0x55fff7760af0 .part L_0x55fff77613b0, 0, 1;
L_0x55fff7760b90 .part L_0x55fff7761310, 0, 1;
L_0x55fff7760cf0 .concat8 [ 1 1 0 0], L_0x55fff7760c30, L_0x55fff77611b0;
L_0x55fff7760de0 .part L_0x55fff77613b0, 0, 1;
L_0x55fff7760ed0 .part L_0x55fff7761310, 1, 1;
L_0x55fff77610d0 .part L_0x55fff77613b0, 1, 1;
S_0x55fff766d3b0 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff766ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff766d590 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff766e6c0_0 .net "q", 3 0, L_0x55fff775f8c0;  1 drivers
v0x55fff766e7c0_0 .net "r", 3 0, L_0x55fff775f7d0;  1 drivers
L_0x55fff775eca0 .part L_0x55fff775f8c0, 0, 2;
L_0x55fff775f5b0 .part L_0x55fff775f8c0, 0, 2;
L_0x55fff775f6a0 .part L_0x55fff775f8c0, 2, 2;
L_0x55fff775f7d0 .concat8 [ 2 2 0 0], L_0x55fff775eca0, L_0x55fff775ef90;
S_0x55fff766d700 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff766d3b0;
 .timescale 0 0;
v0x55fff766e5e0_0 .net *"_ivl_0", 1 0, L_0x55fff775eca0;  1 drivers
S_0x55fff766d900 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff766d700;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff775ee80 .functor AND 1, L_0x55fff775ed40, L_0x55fff775ede0, C4<1>, C4<1>;
L_0x55fff775f260 .functor AND 1, L_0x55fff775f080, L_0x55fff775f170, C4<1>, C4<1>;
L_0x55fff775f450 .functor OR 1, L_0x55fff775f260, L_0x55fff775f370, C4<0>, C4<0>;
v0x55fff766db70_0 .net *"_ivl_12", 0 0, L_0x55fff775f080;  1 drivers
v0x55fff766dc70_0 .net *"_ivl_14", 0 0, L_0x55fff775f170;  1 drivers
v0x55fff766dd50_0 .net *"_ivl_15", 0 0, L_0x55fff775f260;  1 drivers
v0x55fff766de10_0 .net *"_ivl_18", 0 0, L_0x55fff775f370;  1 drivers
v0x55fff766def0_0 .net *"_ivl_19", 0 0, L_0x55fff775f450;  1 drivers
v0x55fff766e020_0 .net *"_ivl_3", 0 0, L_0x55fff775ed40;  1 drivers
v0x55fff766e100_0 .net *"_ivl_5", 0 0, L_0x55fff775ede0;  1 drivers
v0x55fff766e1e0_0 .net *"_ivl_6", 0 0, L_0x55fff775ee80;  1 drivers
v0x55fff766e2c0_0 .net "qh", 1 0, L_0x55fff775f6a0;  1 drivers
v0x55fff766e3a0_0 .net "ql", 1 0, L_0x55fff775f5b0;  1 drivers
v0x55fff766e480_0 .net "r", 1 0, L_0x55fff775ef90;  1 drivers
L_0x55fff775ed40 .part L_0x55fff775f6a0, 0, 1;
L_0x55fff775ede0 .part L_0x55fff775f5b0, 0, 1;
L_0x55fff775ef90 .concat8 [ 1 1 0 0], L_0x55fff775ee80, L_0x55fff775f450;
L_0x55fff775f080 .part L_0x55fff775f6a0, 0, 1;
L_0x55fff775f170 .part L_0x55fff775f5b0, 1, 1;
L_0x55fff775f370 .part L_0x55fff775f6a0, 1, 1;
S_0x55fff766e900 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff766ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff766ea90 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff766fbf0_0 .net "q", 3 0, L_0x55fff77605c0;  1 drivers
v0x55fff766fcf0_0 .net "r", 3 0, L_0x55fff77604d0;  1 drivers
L_0x55fff775f9f0 .part L_0x55fff77605c0, 0, 2;
L_0x55fff77602b0 .part L_0x55fff77605c0, 0, 2;
L_0x55fff77603a0 .part L_0x55fff77605c0, 2, 2;
L_0x55fff77604d0 .concat8 [ 2 2 0 0], L_0x55fff775f9f0, L_0x55fff775fc90;
S_0x55fff766ec00 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff766e900;
 .timescale 0 0;
v0x55fff766fb10_0 .net *"_ivl_0", 1 0, L_0x55fff775f9f0;  1 drivers
S_0x55fff766ee00 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff766ec00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff775fbd0 .functor AND 1, L_0x55fff775fa90, L_0x55fff775fb30, C4<1>, C4<1>;
L_0x55fff775ff60 .functor AND 1, L_0x55fff775fd80, L_0x55fff775fe70, C4<1>, C4<1>;
L_0x55fff7760150 .functor OR 1, L_0x55fff775ff60, L_0x55fff7760070, C4<0>, C4<0>;
v0x55fff766f070_0 .net *"_ivl_12", 0 0, L_0x55fff775fd80;  1 drivers
v0x55fff766f170_0 .net *"_ivl_14", 0 0, L_0x55fff775fe70;  1 drivers
v0x55fff766f250_0 .net *"_ivl_15", 0 0, L_0x55fff775ff60;  1 drivers
v0x55fff766f340_0 .net *"_ivl_18", 0 0, L_0x55fff7760070;  1 drivers
v0x55fff766f420_0 .net *"_ivl_19", 0 0, L_0x55fff7760150;  1 drivers
v0x55fff766f550_0 .net *"_ivl_3", 0 0, L_0x55fff775fa90;  1 drivers
v0x55fff766f630_0 .net *"_ivl_5", 0 0, L_0x55fff775fb30;  1 drivers
v0x55fff766f710_0 .net *"_ivl_6", 0 0, L_0x55fff775fbd0;  1 drivers
v0x55fff766f7f0_0 .net "qh", 1 0, L_0x55fff77603a0;  1 drivers
v0x55fff766f8d0_0 .net "ql", 1 0, L_0x55fff77602b0;  1 drivers
v0x55fff766f9b0_0 .net "r", 1 0, L_0x55fff775fc90;  1 drivers
L_0x55fff775fa90 .part L_0x55fff77603a0, 0, 1;
L_0x55fff775fb30 .part L_0x55fff77602b0, 0, 1;
L_0x55fff775fc90 .concat8 [ 1 1 0 0], L_0x55fff775fbd0, L_0x55fff7760150;
L_0x55fff775fd80 .part L_0x55fff77603a0, 0, 1;
L_0x55fff775fe70 .part L_0x55fff77602b0, 1, 1;
L_0x55fff7760070 .part L_0x55fff77603a0, 1, 1;
S_0x55fff7670150 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7666ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "q";
    .port_info 1 /OUTPUT 8 "r";
P_0x55fff76702e0 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000100>;
v0x55fff76754f0_0 .net "q", 7 0, L_0x55fff7764160;  1 drivers
v0x55fff76755f0_0 .net "r", 7 0, L_0x55fff7763fd0;  1 drivers
L_0x55fff7762370 .part L_0x55fff7764160, 0, 4;
L_0x55fff7763070 .part L_0x55fff7764160, 4, 4;
L_0x55fff7763fd0 .concat8 [ 2 2 2 2], L_0x55fff77632e0, L_0x55fff77633d0, L_0x55fff7763470, L_0x55fff77637a0;
S_0x55fff7670450 .scope generate, "recursive_case" "recursive_case" 2 54, 2 54 0, S_0x55fff7670150;
 .timescale 0 0;
v0x55fff7675410_0 .net "r_temp", 7 0, L_0x55fff77631a0;  1 drivers
L_0x55fff77631a0 .concat8 [ 4 4 0 0], L_0x55fff7762280, L_0x55fff7762f80;
L_0x55fff77632e0 .part L_0x55fff77631a0, 0, 2;
L_0x55fff77633d0 .part L_0x55fff77631a0, 2, 2;
L_0x55fff7763470 .part L_0x55fff77631a0, 4, 2;
L_0x55fff7763dc0 .part L_0x55fff77631a0, 2, 2;
L_0x55fff7763e60 .part L_0x55fff77631a0, 6, 2;
S_0x55fff7670650 .scope generate, "parallel_stitch_up[0]" "parallel_stitch_up[0]" 2 68, 2 68 0, S_0x55fff7670450;
 .timescale 0 0;
P_0x55fff7670870 .param/l "i" 0 2 68, +C4<00>;
S_0x55fff7670950 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7670650;
 .timescale 0 0;
v0x55fff7670b30_0 .net *"_ivl_0", 1 0, L_0x55fff77632e0;  1 drivers
S_0x55fff7670c30 .scope generate, "parallel_stitch_up[2]" "parallel_stitch_up[2]" 2 68, 2 68 0, S_0x55fff7670450;
 .timescale 0 0;
P_0x55fff7670e50 .param/l "i" 0 2 68, +C4<010>;
S_0x55fff7670f10 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff7670c30;
 .timescale 0 0;
v0x55fff76710f0_0 .net *"_ivl_0", 1 0, L_0x55fff77633d0;  1 drivers
S_0x55fff76711f0 .scope generate, "parallel_stitch_up[4]" "parallel_stitch_up[4]" 2 68, 2 68 0, S_0x55fff7670450;
 .timescale 0 0;
P_0x55fff7671420 .param/l "i" 0 2 68, +C4<0100>;
S_0x55fff76714e0 .scope generate, "parallel_stitch_up_pass" "parallel_stitch_up_pass" 2 69, 2 69 0, S_0x55fff76711f0;
 .timescale 0 0;
v0x55fff76716c0_0 .net *"_ivl_0", 1 0, L_0x55fff7763470;  1 drivers
S_0x55fff76717c0 .scope generate, "parallel_stitch_up[6]" "parallel_stitch_up[6]" 2 68, 2 68 0, S_0x55fff7670450;
 .timescale 0 0;
P_0x55fff76719c0 .param/l "i" 0 2 68, +C4<0110>;
S_0x55fff7671aa0 .scope generate, "parallel_stitch_up_produce" "parallel_stitch_up_produce" 2 69, 2 69 0, S_0x55fff76717c0;
 .timescale 0 0;
S_0x55fff7671c80 .scope module, "f" "prefix_logic" 2 73, 2 177 0, S_0x55fff7671aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77636e0 .functor AND 1, L_0x55fff77635a0, L_0x55fff7763640, C4<1>, C4<1>;
L_0x55fff7763a70 .functor AND 1, L_0x55fff7763890, L_0x55fff7763980, C4<1>, C4<1>;
L_0x55fff7763c60 .functor OR 1, L_0x55fff7763a70, L_0x55fff7763b80, C4<0>, C4<0>;
v0x55fff7671ef0_0 .net *"_ivl_12", 0 0, L_0x55fff7763890;  1 drivers
v0x55fff7671ff0_0 .net *"_ivl_14", 0 0, L_0x55fff7763980;  1 drivers
v0x55fff76720d0_0 .net *"_ivl_15", 0 0, L_0x55fff7763a70;  1 drivers
v0x55fff76721c0_0 .net *"_ivl_18", 0 0, L_0x55fff7763b80;  1 drivers
v0x55fff76722a0_0 .net *"_ivl_19", 0 0, L_0x55fff7763c60;  1 drivers
v0x55fff76723d0_0 .net *"_ivl_3", 0 0, L_0x55fff77635a0;  1 drivers
v0x55fff76724b0_0 .net *"_ivl_5", 0 0, L_0x55fff7763640;  1 drivers
v0x55fff7672590_0 .net *"_ivl_6", 0 0, L_0x55fff77636e0;  1 drivers
v0x55fff7672670_0 .net "qh", 1 0, L_0x55fff7763e60;  1 drivers
v0x55fff7672750_0 .net "ql", 1 0, L_0x55fff7763dc0;  1 drivers
v0x55fff7672830_0 .net "r", 1 0, L_0x55fff77637a0;  1 drivers
L_0x55fff77635a0 .part L_0x55fff7763e60, 0, 1;
L_0x55fff7763640 .part L_0x55fff7763dc0, 0, 1;
L_0x55fff77637a0 .concat8 [ 1 1 0 0], L_0x55fff77636e0, L_0x55fff7763c60;
L_0x55fff7763890 .part L_0x55fff7763e60, 0, 1;
L_0x55fff7763980 .part L_0x55fff7763dc0, 1, 1;
L_0x55fff7763b80 .part L_0x55fff7763e60, 1, 1;
S_0x55fff7672990 .scope module, "recursion_lsbh" "parallel_prefix_tree_first_half" 2 63, 2 47 0, S_0x55fff7670450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff7672b70 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff7673ca0_0 .net "q", 3 0, L_0x55fff7762370;  1 drivers
v0x55fff7673da0_0 .net "r", 3 0, L_0x55fff7762280;  1 drivers
L_0x55fff7761750 .part L_0x55fff7762370, 0, 2;
L_0x55fff7762060 .part L_0x55fff7762370, 0, 2;
L_0x55fff7762150 .part L_0x55fff7762370, 2, 2;
L_0x55fff7762280 .concat8 [ 2 2 0 0], L_0x55fff7761750, L_0x55fff7761a40;
S_0x55fff7672ce0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7672990;
 .timescale 0 0;
v0x55fff7673bc0_0 .net *"_ivl_0", 1 0, L_0x55fff7761750;  1 drivers
S_0x55fff7672ee0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff7672ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7761930 .functor AND 1, L_0x55fff77617f0, L_0x55fff7761890, C4<1>, C4<1>;
L_0x55fff7761d10 .functor AND 1, L_0x55fff7761b30, L_0x55fff7761c20, C4<1>, C4<1>;
L_0x55fff7761f00 .functor OR 1, L_0x55fff7761d10, L_0x55fff7761e20, C4<0>, C4<0>;
v0x55fff7673150_0 .net *"_ivl_12", 0 0, L_0x55fff7761b30;  1 drivers
v0x55fff7673250_0 .net *"_ivl_14", 0 0, L_0x55fff7761c20;  1 drivers
v0x55fff7673330_0 .net *"_ivl_15", 0 0, L_0x55fff7761d10;  1 drivers
v0x55fff76733f0_0 .net *"_ivl_18", 0 0, L_0x55fff7761e20;  1 drivers
v0x55fff76734d0_0 .net *"_ivl_19", 0 0, L_0x55fff7761f00;  1 drivers
v0x55fff7673600_0 .net *"_ivl_3", 0 0, L_0x55fff77617f0;  1 drivers
v0x55fff76736e0_0 .net *"_ivl_5", 0 0, L_0x55fff7761890;  1 drivers
v0x55fff76737c0_0 .net *"_ivl_6", 0 0, L_0x55fff7761930;  1 drivers
v0x55fff76738a0_0 .net "qh", 1 0, L_0x55fff7762150;  1 drivers
v0x55fff7673980_0 .net "ql", 1 0, L_0x55fff7762060;  1 drivers
v0x55fff7673a60_0 .net "r", 1 0, L_0x55fff7761a40;  1 drivers
L_0x55fff77617f0 .part L_0x55fff7762150, 0, 1;
L_0x55fff7761890 .part L_0x55fff7762060, 0, 1;
L_0x55fff7761a40 .concat8 [ 1 1 0 0], L_0x55fff7761930, L_0x55fff7761f00;
L_0x55fff7761b30 .part L_0x55fff7762150, 0, 1;
L_0x55fff7761c20 .part L_0x55fff7762060, 1, 1;
L_0x55fff7761e20 .part L_0x55fff7762150, 1, 1;
S_0x55fff7673ee0 .scope module, "recursion_msbh" "parallel_prefix_tree_first_half" 2 66, 2 47 0, S_0x55fff7670450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "q";
    .port_info 1 /OUTPUT 4 "r";
P_0x55fff7674070 .param/l "Treesize" 0 2 47, +C4<00000000000000000000000000000010>;
v0x55fff76751d0_0 .net "q", 3 0, L_0x55fff7763070;  1 drivers
v0x55fff76752d0_0 .net "r", 3 0, L_0x55fff7762f80;  1 drivers
L_0x55fff77624a0 .part L_0x55fff7763070, 0, 2;
L_0x55fff7762d60 .part L_0x55fff7763070, 0, 2;
L_0x55fff7762e50 .part L_0x55fff7763070, 2, 2;
L_0x55fff7762f80 .concat8 [ 2 2 0 0], L_0x55fff77624a0, L_0x55fff7762740;
S_0x55fff76741e0 .scope generate, "trival_case" "trival_case" 2 54, 2 54 0, S_0x55fff7673ee0;
 .timescale 0 0;
v0x55fff76750f0_0 .net *"_ivl_0", 1 0, L_0x55fff77624a0;  1 drivers
S_0x55fff76743e0 .scope module, "f" "prefix_logic" 2 56, 2 177 0, S_0x55fff76741e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7762680 .functor AND 1, L_0x55fff7762540, L_0x55fff77625e0, C4<1>, C4<1>;
L_0x55fff7762a10 .functor AND 1, L_0x55fff7762830, L_0x55fff7762920, C4<1>, C4<1>;
L_0x55fff7762c00 .functor OR 1, L_0x55fff7762a10, L_0x55fff7762b20, C4<0>, C4<0>;
v0x55fff7674650_0 .net *"_ivl_12", 0 0, L_0x55fff7762830;  1 drivers
v0x55fff7674750_0 .net *"_ivl_14", 0 0, L_0x55fff7762920;  1 drivers
v0x55fff7674830_0 .net *"_ivl_15", 0 0, L_0x55fff7762a10;  1 drivers
v0x55fff7674920_0 .net *"_ivl_18", 0 0, L_0x55fff7762b20;  1 drivers
v0x55fff7674a00_0 .net *"_ivl_19", 0 0, L_0x55fff7762c00;  1 drivers
v0x55fff7674b30_0 .net *"_ivl_3", 0 0, L_0x55fff7762540;  1 drivers
v0x55fff7674c10_0 .net *"_ivl_5", 0 0, L_0x55fff77625e0;  1 drivers
v0x55fff7674cf0_0 .net *"_ivl_6", 0 0, L_0x55fff7762680;  1 drivers
v0x55fff7674dd0_0 .net "qh", 1 0, L_0x55fff7762e50;  1 drivers
v0x55fff7674eb0_0 .net "ql", 1 0, L_0x55fff7762d60;  1 drivers
v0x55fff7674f90_0 .net "r", 1 0, L_0x55fff7762740;  1 drivers
L_0x55fff7762540 .part L_0x55fff7762e50, 0, 1;
L_0x55fff77625e0 .part L_0x55fff7762d60, 0, 1;
L_0x55fff7762740 .concat8 [ 1 1 0 0], L_0x55fff7762680, L_0x55fff7762c00;
L_0x55fff7762830 .part L_0x55fff7762e50, 0, 1;
L_0x55fff7762920 .part L_0x55fff7762d60, 1, 1;
L_0x55fff7762b20 .part L_0x55fff7762e50, 1, 1;
S_0x55fff76763b0 .scope module, "t2" "parallel_prefix_tree_second_half" 2 32, 2 83 0, S_0x55fff747a990;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "q";
    .port_info 1 /OUTPUT 128 "r";
P_0x55fff7676540 .param/l "Treesize" 0 2 83, +C4<00000000000000000000000001000000>;
L_0x55fff77a20b0 .functor BUFZ 128, L_0x55fff7770590, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x55fff76dbab0_0 .net *"_ivl_418", 127 0, L_0x55fff77a20b0;  1 drivers
v0x55fff76dbbb0_0 .net *"_ivl_423", 1 0, L_0x55fff77a0ea0;  1 drivers
v0x55fff76dbc90_0 .net "q", 127 0, L_0x55fff7770590;  alias, 1 drivers
v0x55fff76dbd30_0 .net "r", 127 0, L_0x55fff77a2200;  alias, 1 drivers
v0x55fff76dbdf0_0 .net "r_temp", 639 0, L_0x55fff77a0470;  1 drivers
L_0x55fff77719e0 .part L_0x55fff77a0470, 0, 94;
L_0x55fff7771a80 .part L_0x55fff77a0470, 96, 32;
L_0x55fff77723e0 .part L_0x55fff77a0470, 62, 2;
L_0x55fff7772480 .part L_0x55fff77a0470, 94, 2;
L_0x55fff77725b0 .part L_0x55fff77a0470, 128, 46;
L_0x55fff7772650 .part L_0x55fff77a0470, 240, 16;
L_0x55fff7772f00 .part L_0x55fff77a0470, 158, 2;
L_0x55fff7772fa0 .part L_0x55fff77a0470, 174, 2;
L_0x55fff7773120 .part L_0x55fff77a0470, 176, 30;
L_0x55fff77739a0 .part L_0x55fff77a0470, 190, 2;
L_0x55fff7773aa0 .part L_0x55fff77a0470, 206, 2;
L_0x55fff7773b40 .part L_0x55fff77a0470, 208, 30;
L_0x55fff7774420 .part L_0x55fff77a0470, 222, 2;
L_0x55fff77744c0 .part L_0x55fff77a0470, 238, 2;
L_0x55fff7774670 .part L_0x55fff77a0470, 256, 22;
L_0x55fff7774710 .part L_0x55fff77a0470, 376, 8;
L_0x55fff7774ff0 .part L_0x55fff77a0470, 270, 2;
L_0x55fff7775090 .part L_0x55fff77a0470, 278, 2;
L_0x55fff7775260 .part L_0x55fff77a0470, 280, 14;
L_0x55fff7775b20 .part L_0x55fff77a0470, 286, 2;
L_0x55fff77751c0 .part L_0x55fff77a0470, 294, 2;
L_0x55fff7775c70 .part L_0x55fff77a0470, 296, 14;
L_0x55fff7776550 .part L_0x55fff77a0470, 302, 2;
L_0x55fff77765f0 .part L_0x55fff77a0470, 310, 2;
L_0x55fff7775d10 .part L_0x55fff77a0470, 312, 14;
L_0x55fff7777010 .part L_0x55fff77a0470, 318, 2;
L_0x55fff7777190 .part L_0x55fff77a0470, 326, 2;
L_0x55fff77772c0 .part L_0x55fff77a0470, 328, 14;
L_0x55fff7777c70 .part L_0x55fff77a0470, 334, 2;
L_0x55fff7777d10 .part L_0x55fff77a0470, 342, 2;
L_0x55fff7777f40 .part L_0x55fff77a0470, 344, 14;
L_0x55fff7778800 .part L_0x55fff77a0470, 350, 2;
L_0x55fff77789b0 .part L_0x55fff77a0470, 358, 2;
L_0x55fff7778ae0 .part L_0x55fff77a0470, 360, 14;
L_0x55fff77794c0 .part L_0x55fff77a0470, 366, 2;
L_0x55fff7779560 .part L_0x55fff77a0470, 374, 2;
L_0x55fff7778b80 .part L_0x55fff77a0470, 384, 10;
L_0x55fff77797c0 .part L_0x55fff77a0470, 508, 4;
L_0x55fff777a150 .part L_0x55fff77a0470, 390, 2;
L_0x55fff777a1f0 .part L_0x55fff77a0470, 394, 2;
L_0x55fff777a470 .part L_0x55fff77a0470, 396, 6;
L_0x55fff777ad30 .part L_0x55fff77a0470, 398, 2;
L_0x55fff777af30 .part L_0x55fff77a0470, 402, 2;
L_0x55fff777b060 .part L_0x55fff77a0470, 404, 6;
L_0x55fff777ba90 .part L_0x55fff77a0470, 406, 2;
L_0x55fff777bb30 .part L_0x55fff77a0470, 410, 2;
L_0x55fff777bde0 .part L_0x55fff77a0470, 412, 6;
L_0x55fff777c6a0 .part L_0x55fff77a0470, 414, 2;
L_0x55fff777c8d0 .part L_0x55fff77a0470, 418, 2;
L_0x55fff777ca00 .part L_0x55fff77a0470, 420, 6;
L_0x55fff777d3c0 .part L_0x55fff77a0470, 422, 2;
L_0x55fff777d460 .part L_0x55fff77a0470, 426, 2;
L_0x55fff777d740 .part L_0x55fff77a0470, 428, 6;
L_0x55fff777e050 .part L_0x55fff77a0470, 430, 2;
L_0x55fff777e2b0 .part L_0x55fff77a0470, 434, 2;
L_0x55fff777e3e0 .part L_0x55fff77a0470, 436, 6;
L_0x55fff777ee70 .part L_0x55fff77a0470, 438, 2;
L_0x55fff777ef10 .part L_0x55fff77a0470, 442, 2;
L_0x55fff777f220 .part L_0x55fff77a0470, 444, 6;
L_0x55fff777fae0 .part L_0x55fff77a0470, 446, 2;
L_0x55fff777fd70 .part L_0x55fff77a0470, 450, 2;
L_0x55fff777fea0 .part L_0x55fff77a0470, 452, 6;
L_0x55fff7780960 .part L_0x55fff77a0470, 454, 2;
L_0x55fff7780a00 .part L_0x55fff77a0470, 458, 2;
L_0x55fff7781550 .part L_0x55fff77a0470, 460, 6;
L_0x55fff7781dc0 .part L_0x55fff77a0470, 462, 2;
L_0x55fff7782080 .part L_0x55fff77a0470, 466, 2;
L_0x55fff77821b0 .part L_0x55fff77a0470, 468, 6;
L_0x55fff7782ca0 .part L_0x55fff77a0470, 470, 2;
L_0x55fff7782d40 .part L_0x55fff77a0470, 474, 2;
L_0x55fff77830b0 .part L_0x55fff77a0470, 476, 6;
L_0x55fff7783970 .part L_0x55fff77a0470, 478, 2;
L_0x55fff7783c60 .part L_0x55fff77a0470, 482, 2;
L_0x55fff7783d90 .part L_0x55fff77a0470, 484, 6;
L_0x55fff77848b0 .part L_0x55fff77a0470, 486, 2;
L_0x55fff7784950 .part L_0x55fff77a0470, 490, 2;
L_0x55fff7784cf0 .part L_0x55fff77a0470, 492, 6;
L_0x55fff77855b0 .part L_0x55fff77a0470, 494, 2;
L_0x55fff77858d0 .part L_0x55fff77a0470, 498, 2;
L_0x55fff7785a00 .part L_0x55fff77a0470, 500, 6;
L_0x55fff7786550 .part L_0x55fff77a0470, 502, 2;
L_0x55fff77865f0 .part L_0x55fff77a0470, 506, 2;
L_0x55fff77869c0 .part L_0x55fff77a0470, 514, 2;
L_0x55fff7786a60 .part L_0x55fff77a0470, 518, 2;
L_0x55fff7786db0 .part L_0x55fff77a0470, 522, 2;
L_0x55fff7786e50 .part L_0x55fff77a0470, 526, 2;
L_0x55fff77871b0 .part L_0x55fff77a0470, 530, 2;
L_0x55fff7787250 .part L_0x55fff77a0470, 534, 2;
L_0x55fff77875c0 .part L_0x55fff77a0470, 538, 2;
L_0x55fff7787660 .part L_0x55fff77a0470, 542, 2;
L_0x55fff77879e0 .part L_0x55fff77a0470, 546, 2;
L_0x55fff7787a80 .part L_0x55fff77a0470, 550, 2;
L_0x55fff7787e10 .part L_0x55fff77a0470, 554, 2;
L_0x55fff7787eb0 .part L_0x55fff77a0470, 558, 2;
L_0x55fff7788250 .part L_0x55fff77a0470, 562, 2;
L_0x55fff77882f0 .part L_0x55fff77a0470, 566, 2;
L_0x55fff77886a0 .part L_0x55fff77a0470, 570, 2;
L_0x55fff7788740 .part L_0x55fff77a0470, 574, 2;
L_0x55fff7788b00 .part L_0x55fff77a0470, 578, 2;
L_0x55fff7788ba0 .part L_0x55fff77a0470, 582, 2;
L_0x55fff7788f70 .part L_0x55fff77a0470, 586, 2;
L_0x55fff7789010 .part L_0x55fff77a0470, 590, 2;
L_0x55fff77893f0 .part L_0x55fff77a0470, 594, 2;
L_0x55fff7789490 .part L_0x55fff77a0470, 598, 2;
L_0x55fff7789880 .part L_0x55fff77a0470, 602, 2;
L_0x55fff7789920 .part L_0x55fff77a0470, 606, 2;
L_0x55fff7789d20 .part L_0x55fff77a0470, 610, 2;
L_0x55fff7789dc0 .part L_0x55fff77a0470, 614, 2;
L_0x55fff778a1d0 .part L_0x55fff77a0470, 618, 2;
L_0x55fff778a270 .part L_0x55fff77a0470, 622, 2;
L_0x55fff778a690 .part L_0x55fff77a0470, 626, 2;
L_0x55fff778a730 .part L_0x55fff77a0470, 630, 2;
L_0x55fff778ab60 .part L_0x55fff77a0470, 634, 2;
L_0x55fff778ac00 .part L_0x55fff77a0470, 638, 2;
L_0x55fff778b860 .part L_0x55fff77a0470, 514, 2;
L_0x55fff778b900 .part L_0x55fff77a0470, 516, 2;
L_0x55fff778c600 .part L_0x55fff77a0470, 518, 2;
L_0x55fff778c6a0 .part L_0x55fff77a0470, 520, 2;
L_0x55fff778d3b0 .part L_0x55fff77a0470, 522, 2;
L_0x55fff778d450 .part L_0x55fff77a0470, 524, 2;
L_0x55fff778e170 .part L_0x55fff77a0470, 526, 2;
L_0x55fff778e210 .part L_0x55fff77a0470, 528, 2;
L_0x55fff778ef40 .part L_0x55fff77a0470, 530, 2;
L_0x55fff778efe0 .part L_0x55fff77a0470, 532, 2;
L_0x55fff778fd20 .part L_0x55fff77a0470, 534, 2;
L_0x55fff778fdc0 .part L_0x55fff77a0470, 536, 2;
L_0x55fff7790b10 .part L_0x55fff77a0470, 538, 2;
L_0x55fff7790bb0 .part L_0x55fff77a0470, 540, 2;
L_0x55fff7792130 .part L_0x55fff77a0470, 542, 2;
L_0x55fff77921d0 .part L_0x55fff77a0470, 544, 2;
L_0x55fff7792f40 .part L_0x55fff77a0470, 546, 2;
L_0x55fff7792fe0 .part L_0x55fff77a0470, 548, 2;
L_0x55fff7793940 .part L_0x55fff77a0470, 550, 2;
L_0x55fff77939e0 .part L_0x55fff77a0470, 552, 2;
L_0x55fff7794340 .part L_0x55fff77a0470, 554, 2;
L_0x55fff77943e0 .part L_0x55fff77a0470, 556, 2;
L_0x55fff7794d50 .part L_0x55fff77a0470, 558, 2;
L_0x55fff7794df0 .part L_0x55fff77a0470, 560, 2;
L_0x55fff7795770 .part L_0x55fff77a0470, 562, 2;
L_0x55fff7795810 .part L_0x55fff77a0470, 564, 2;
L_0x55fff77961a0 .part L_0x55fff77a0470, 566, 2;
L_0x55fff7796240 .part L_0x55fff77a0470, 568, 2;
L_0x55fff7796ba0 .part L_0x55fff77a0470, 570, 2;
L_0x55fff7796c40 .part L_0x55fff77a0470, 572, 2;
L_0x55fff77975a0 .part L_0x55fff77a0470, 574, 2;
L_0x55fff7797640 .part L_0x55fff77a0470, 576, 2;
L_0x55fff7797fb0 .part L_0x55fff77a0470, 578, 2;
L_0x55fff7798050 .part L_0x55fff77a0470, 580, 2;
L_0x55fff77989d0 .part L_0x55fff77a0470, 582, 2;
L_0x55fff7798a70 .part L_0x55fff77a0470, 584, 2;
L_0x55fff7799400 .part L_0x55fff77a0470, 586, 2;
L_0x55fff77994a0 .part L_0x55fff77a0470, 588, 2;
L_0x55fff7799e00 .part L_0x55fff77a0470, 590, 2;
L_0x55fff7799ea0 .part L_0x55fff77a0470, 592, 2;
L_0x55fff779a800 .part L_0x55fff77a0470, 594, 2;
L_0x55fff779a8a0 .part L_0x55fff77a0470, 596, 2;
L_0x55fff779b210 .part L_0x55fff77a0470, 598, 2;
L_0x55fff779b2b0 .part L_0x55fff77a0470, 600, 2;
L_0x55fff779bc30 .part L_0x55fff77a0470, 602, 2;
L_0x55fff779bcd0 .part L_0x55fff77a0470, 604, 2;
L_0x55fff779c660 .part L_0x55fff77a0470, 606, 2;
L_0x55fff779c700 .part L_0x55fff77a0470, 608, 2;
L_0x55fff779d060 .part L_0x55fff77a0470, 610, 2;
L_0x55fff779d100 .part L_0x55fff77a0470, 612, 2;
L_0x55fff779da60 .part L_0x55fff77a0470, 614, 2;
L_0x55fff779db00 .part L_0x55fff77a0470, 616, 2;
L_0x55fff779e470 .part L_0x55fff77a0470, 618, 2;
L_0x55fff779e510 .part L_0x55fff77a0470, 620, 2;
L_0x55fff779ee70 .part L_0x55fff77a0470, 622, 2;
L_0x55fff779ef10 .part L_0x55fff77a0470, 624, 2;
L_0x55fff779f880 .part L_0x55fff77a0470, 626, 2;
L_0x55fff779f920 .part L_0x55fff77a0470, 628, 2;
L_0x55fff77a02a0 .part L_0x55fff77a0470, 630, 2;
L_0x55fff77a0340 .part L_0x55fff77a0470, 632, 2;
L_0x55fff77a0cd0 .part L_0x55fff77a0470, 634, 2;
L_0x55fff77a0d70 .part L_0x55fff77a0470, 636, 2;
LS_0x55fff77a0470_0_0 .concat8 [ 128 94 2 32], L_0x55fff77a20b0, L_0x55fff77719e0, L_0x55fff7771dc0, L_0x55fff7771a80;
LS_0x55fff77a0470_0_4 .concat8 [ 46 2 30 2], L_0x55fff77725b0, L_0x55fff77728e0, L_0x55fff7773120, L_0x55fff77733c0;
LS_0x55fff77a0470_0_8 .concat8 [ 30 2 16 22], L_0x55fff7773b40, L_0x55fff7773e00, L_0x55fff7772650, L_0x55fff7774670;
LS_0x55fff77a0470_0_12 .concat8 [ 2 14 2 14], L_0x55fff77749d0, L_0x55fff7775260, L_0x55fff7775500, L_0x55fff7775c70;
LS_0x55fff77a0470_0_16 .concat8 [ 2 14 2 14], L_0x55fff7775f30, L_0x55fff7775d10, L_0x55fff77769f0, L_0x55fff77772c0;
LS_0x55fff77a0470_0_20 .concat8 [ 2 14 2 14], L_0x55fff7777650, L_0x55fff7777f40, L_0x55fff77781e0, L_0x55fff7778ae0;
LS_0x55fff77a0470_0_24 .concat8 [ 2 8 10 2], L_0x55fff7778ea0, L_0x55fff7774710, L_0x55fff7778b80, L_0x55fff7779b30;
LS_0x55fff77a0470_0_28 .concat8 [ 6 2 6 2], L_0x55fff777a470, L_0x55fff777a710, L_0x55fff777b060, L_0x55fff777b470;
LS_0x55fff77a0470_0_32 .concat8 [ 6 2 6 2], L_0x55fff777bde0, L_0x55fff777c080, L_0x55fff777ca00, L_0x55fff777ce40;
LS_0x55fff77a0470_0_36 .concat8 [ 6 2 6 2], L_0x55fff777d740, L_0x55fff777da30, L_0x55fff777e3e0, L_0x55fff777e850;
LS_0x55fff77a0470_0_40 .concat8 [ 6 2 6 2], L_0x55fff777f220, L_0x55fff777f4c0, L_0x55fff777fea0, L_0x55fff7780340;
LS_0x55fff77a0470_0_44 .concat8 [ 6 2 6 2], L_0x55fff7781550, L_0x55fff77817a0, L_0x55fff77821b0, L_0x55fff7782680;
LS_0x55fff77a0470_0_48 .concat8 [ 6 2 6 2], L_0x55fff77830b0, L_0x55fff7783350, L_0x55fff7783d90, L_0x55fff7784290;
LS_0x55fff77a0470_0_52 .concat8 [ 6 2 6 2], L_0x55fff7784cf0, L_0x55fff7784f90, L_0x55fff7785a00, L_0x55fff7785f30;
LS_0x55fff77a0470_0_56 .concat8 [ 4 0 0 0], L_0x55fff77797c0;
LS_0x55fff77a0470_1_0 .concat8 [ 256 80 70 32], LS_0x55fff77a0470_0_0, LS_0x55fff77a0470_0_4, LS_0x55fff77a0470_0_8, LS_0x55fff77a0470_0_12;
LS_0x55fff77a0470_1_4 .concat8 [ 32 32 22 16], LS_0x55fff77a0470_0_16, LS_0x55fff77a0470_0_20, LS_0x55fff77a0470_0_24, LS_0x55fff77a0470_0_28;
LS_0x55fff77a0470_1_8 .concat8 [ 16 16 16 16], LS_0x55fff77a0470_0_32, LS_0x55fff77a0470_0_36, LS_0x55fff77a0470_0_40, LS_0x55fff77a0470_0_44;
LS_0x55fff77a0470_1_12 .concat8 [ 16 16 4 0], LS_0x55fff77a0470_0_48, LS_0x55fff77a0470_0_52, LS_0x55fff77a0470_0_56;
L_0x55fff77a0470 .concat8 [ 438 102 64 36], LS_0x55fff77a0470_1_0, LS_0x55fff77a0470_1_4, LS_0x55fff77a0470_1_8, LS_0x55fff77a0470_1_12;
LS_0x55fff77a2200_0_0 .concat8 [ 2 2 2 2], L_0x55fff77a0ea0, L_0x55fff77869c0, L_0x55fff778b240, L_0x55fff7786a60;
LS_0x55fff77a2200_0_4 .concat8 [ 2 2 2 2], L_0x55fff778bfe0, L_0x55fff7786db0, L_0x55fff778cd90, L_0x55fff7786e50;
LS_0x55fff77a2200_0_8 .concat8 [ 2 2 2 2], L_0x55fff778db50, L_0x55fff77871b0, L_0x55fff778e920, L_0x55fff7787250;
LS_0x55fff77a2200_0_12 .concat8 [ 2 2 2 2], L_0x55fff778f700, L_0x55fff77875c0, L_0x55fff77904f0, L_0x55fff7787660;
LS_0x55fff77a2200_0_16 .concat8 [ 2 2 2 2], L_0x55fff7781140, L_0x55fff77879e0, L_0x55fff7792920, L_0x55fff7787a80;
LS_0x55fff77a2200_0_20 .concat8 [ 2 2 2 2], L_0x55fff7792500, L_0x55fff7787e10, L_0x55fff7793310, L_0x55fff7787eb0;
LS_0x55fff77a2200_0_24 .concat8 [ 2 2 2 2], L_0x55fff7793d10, L_0x55fff7788250, L_0x55fff7794710, L_0x55fff77882f0;
LS_0x55fff77a2200_0_28 .concat8 [ 2 2 2 2], L_0x55fff7795120, L_0x55fff77886a0, L_0x55fff7795b40, L_0x55fff7788740;
LS_0x55fff77a2200_0_32 .concat8 [ 2 2 2 2], L_0x55fff7796570, L_0x55fff7788b00, L_0x55fff7796f70, L_0x55fff7788ba0;
LS_0x55fff77a2200_0_36 .concat8 [ 2 2 2 2], L_0x55fff7797970, L_0x55fff7788f70, L_0x55fff7798380, L_0x55fff7789010;
LS_0x55fff77a2200_0_40 .concat8 [ 2 2 2 2], L_0x55fff7798da0, L_0x55fff77893f0, L_0x55fff77997d0, L_0x55fff7789490;
LS_0x55fff77a2200_0_44 .concat8 [ 2 2 2 2], L_0x55fff779a1d0, L_0x55fff7789880, L_0x55fff779abd0, L_0x55fff7789920;
LS_0x55fff77a2200_0_48 .concat8 [ 2 2 2 2], L_0x55fff779b5e0, L_0x55fff7789d20, L_0x55fff779c000, L_0x55fff7789dc0;
LS_0x55fff77a2200_0_52 .concat8 [ 2 2 2 2], L_0x55fff779ca30, L_0x55fff778a1d0, L_0x55fff779d430, L_0x55fff778a270;
LS_0x55fff77a2200_0_56 .concat8 [ 2 2 2 2], L_0x55fff779de30, L_0x55fff778a690, L_0x55fff779e840, L_0x55fff778a730;
LS_0x55fff77a2200_0_60 .concat8 [ 2 2 2 2], L_0x55fff779f240, L_0x55fff778ab60, L_0x55fff779fc50, L_0x55fff778ac00;
LS_0x55fff77a2200_1_0 .concat8 [ 8 8 8 8], LS_0x55fff77a2200_0_0, LS_0x55fff77a2200_0_4, LS_0x55fff77a2200_0_8, LS_0x55fff77a2200_0_12;
LS_0x55fff77a2200_1_4 .concat8 [ 8 8 8 8], LS_0x55fff77a2200_0_16, LS_0x55fff77a2200_0_20, LS_0x55fff77a2200_0_24, LS_0x55fff77a2200_0_28;
LS_0x55fff77a2200_1_8 .concat8 [ 8 8 8 8], LS_0x55fff77a2200_0_32, LS_0x55fff77a2200_0_36, LS_0x55fff77a2200_0_40, LS_0x55fff77a2200_0_44;
LS_0x55fff77a2200_1_12 .concat8 [ 8 8 8 8], LS_0x55fff77a2200_0_48, LS_0x55fff77a2200_0_52, LS_0x55fff77a2200_0_56, LS_0x55fff77a2200_0_60;
L_0x55fff77a2200 .concat8 [ 32 32 32 32], LS_0x55fff77a2200_1_0, LS_0x55fff77a2200_1_4, LS_0x55fff77a2200_1_8, LS_0x55fff77a2200_1_12;
L_0x55fff77a0ea0 .part L_0x55fff77a0470, 512, 2;
S_0x55fff76766b0 .scope generate, "final_r_even[2]" "final_r_even[2]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76768d0 .param/l "i" 0 2 110, +C4<010>;
S_0x55fff76769b0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff76766b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff778b180 .functor AND 1, L_0x55fff778b040, L_0x55fff778b0e0, C4<1>, C4<1>;
L_0x55fff778b510 .functor AND 1, L_0x55fff778b330, L_0x55fff778b420, C4<1>, C4<1>;
L_0x55fff778b700 .functor OR 1, L_0x55fff778b510, L_0x55fff778b620, C4<0>, C4<0>;
v0x55fff7676c00_0 .net *"_ivl_12", 0 0, L_0x55fff778b330;  1 drivers
v0x55fff7676d00_0 .net *"_ivl_14", 0 0, L_0x55fff778b420;  1 drivers
v0x55fff7676de0_0 .net *"_ivl_15", 0 0, L_0x55fff778b510;  1 drivers
v0x55fff7676ed0_0 .net *"_ivl_18", 0 0, L_0x55fff778b620;  1 drivers
v0x55fff7676fb0_0 .net *"_ivl_19", 0 0, L_0x55fff778b700;  1 drivers
v0x55fff76770e0_0 .net *"_ivl_3", 0 0, L_0x55fff778b040;  1 drivers
v0x55fff76771c0_0 .net *"_ivl_5", 0 0, L_0x55fff778b0e0;  1 drivers
v0x55fff76772a0_0 .net *"_ivl_6", 0 0, L_0x55fff778b180;  1 drivers
v0x55fff7677380_0 .net "qh", 1 0, L_0x55fff778b900;  1 drivers
v0x55fff7677460_0 .net "ql", 1 0, L_0x55fff778b860;  1 drivers
v0x55fff7677540_0 .net "r", 1 0, L_0x55fff778b240;  1 drivers
L_0x55fff778b040 .part L_0x55fff778b900, 0, 1;
L_0x55fff778b0e0 .part L_0x55fff778b860, 0, 1;
L_0x55fff778b240 .concat8 [ 1 1 0 0], L_0x55fff778b180, L_0x55fff778b700;
L_0x55fff778b330 .part L_0x55fff778b900, 0, 1;
L_0x55fff778b420 .part L_0x55fff778b860, 1, 1;
L_0x55fff778b620 .part L_0x55fff778b900, 1, 1;
S_0x55fff76776a0 .scope generate, "final_r_even[4]" "final_r_even[4]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7677850 .param/l "i" 0 2 110, +C4<0100>;
S_0x55fff7677910 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff76776a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff778bf20 .functor AND 1, L_0x55fff778bde0, L_0x55fff778be80, C4<1>, C4<1>;
L_0x55fff778c2b0 .functor AND 1, L_0x55fff778c0d0, L_0x55fff778c1c0, C4<1>, C4<1>;
L_0x55fff778c4a0 .functor OR 1, L_0x55fff778c2b0, L_0x55fff778c3c0, C4<0>, C4<0>;
v0x55fff7677b60_0 .net *"_ivl_12", 0 0, L_0x55fff778c0d0;  1 drivers
v0x55fff7677c60_0 .net *"_ivl_14", 0 0, L_0x55fff778c1c0;  1 drivers
v0x55fff7677d40_0 .net *"_ivl_15", 0 0, L_0x55fff778c2b0;  1 drivers
v0x55fff7677e00_0 .net *"_ivl_18", 0 0, L_0x55fff778c3c0;  1 drivers
v0x55fff7677ee0_0 .net *"_ivl_19", 0 0, L_0x55fff778c4a0;  1 drivers
v0x55fff7678010_0 .net *"_ivl_3", 0 0, L_0x55fff778bde0;  1 drivers
v0x55fff76780f0_0 .net *"_ivl_5", 0 0, L_0x55fff778be80;  1 drivers
v0x55fff76781d0_0 .net *"_ivl_6", 0 0, L_0x55fff778bf20;  1 drivers
v0x55fff76782b0_0 .net "qh", 1 0, L_0x55fff778c6a0;  1 drivers
v0x55fff7678420_0 .net "ql", 1 0, L_0x55fff778c600;  1 drivers
v0x55fff7678500_0 .net "r", 1 0, L_0x55fff778bfe0;  1 drivers
L_0x55fff778bde0 .part L_0x55fff778c6a0, 0, 1;
L_0x55fff778be80 .part L_0x55fff778c600, 0, 1;
L_0x55fff778bfe0 .concat8 [ 1 1 0 0], L_0x55fff778bf20, L_0x55fff778c4a0;
L_0x55fff778c0d0 .part L_0x55fff778c6a0, 0, 1;
L_0x55fff778c1c0 .part L_0x55fff778c600, 1, 1;
L_0x55fff778c3c0 .part L_0x55fff778c6a0, 1, 1;
S_0x55fff7678660 .scope generate, "final_r_even[6]" "final_r_even[6]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76787f0 .param/l "i" 0 2 110, +C4<0110>;
S_0x55fff76788b0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7678660;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff778ccd0 .functor AND 1, L_0x55fff778cb90, L_0x55fff778cc30, C4<1>, C4<1>;
L_0x55fff778d060 .functor AND 1, L_0x55fff778ce80, L_0x55fff778cf70, C4<1>, C4<1>;
L_0x55fff778d250 .functor OR 1, L_0x55fff778d060, L_0x55fff778d170, C4<0>, C4<0>;
v0x55fff7678b00_0 .net *"_ivl_12", 0 0, L_0x55fff778ce80;  1 drivers
v0x55fff7678c00_0 .net *"_ivl_14", 0 0, L_0x55fff778cf70;  1 drivers
v0x55fff7678ce0_0 .net *"_ivl_15", 0 0, L_0x55fff778d060;  1 drivers
v0x55fff7678dd0_0 .net *"_ivl_18", 0 0, L_0x55fff778d170;  1 drivers
v0x55fff7678eb0_0 .net *"_ivl_19", 0 0, L_0x55fff778d250;  1 drivers
v0x55fff7678fe0_0 .net *"_ivl_3", 0 0, L_0x55fff778cb90;  1 drivers
v0x55fff76790c0_0 .net *"_ivl_5", 0 0, L_0x55fff778cc30;  1 drivers
v0x55fff76791a0_0 .net *"_ivl_6", 0 0, L_0x55fff778ccd0;  1 drivers
v0x55fff7679280_0 .net "qh", 1 0, L_0x55fff778d450;  1 drivers
v0x55fff76793f0_0 .net "ql", 1 0, L_0x55fff778d3b0;  1 drivers
v0x55fff76794d0_0 .net "r", 1 0, L_0x55fff778cd90;  1 drivers
L_0x55fff778cb90 .part L_0x55fff778d450, 0, 1;
L_0x55fff778cc30 .part L_0x55fff778d3b0, 0, 1;
L_0x55fff778cd90 .concat8 [ 1 1 0 0], L_0x55fff778ccd0, L_0x55fff778d250;
L_0x55fff778ce80 .part L_0x55fff778d450, 0, 1;
L_0x55fff778cf70 .part L_0x55fff778d3b0, 1, 1;
L_0x55fff778d170 .part L_0x55fff778d450, 1, 1;
S_0x55fff7679630 .scope generate, "final_r_even[8]" "final_r_even[8]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76797c0 .param/l "i" 0 2 110, +C4<01000>;
S_0x55fff76798a0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7679630;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff778da90 .functor AND 1, L_0x55fff778d950, L_0x55fff778d9f0, C4<1>, C4<1>;
L_0x55fff778de20 .functor AND 1, L_0x55fff778dc40, L_0x55fff778dd30, C4<1>, C4<1>;
L_0x55fff778e010 .functor OR 1, L_0x55fff778de20, L_0x55fff778df30, C4<0>, C4<0>;
v0x55fff7679af0_0 .net *"_ivl_12", 0 0, L_0x55fff778dc40;  1 drivers
v0x55fff7679bf0_0 .net *"_ivl_14", 0 0, L_0x55fff778dd30;  1 drivers
v0x55fff7679cd0_0 .net *"_ivl_15", 0 0, L_0x55fff778de20;  1 drivers
v0x55fff7679d90_0 .net *"_ivl_18", 0 0, L_0x55fff778df30;  1 drivers
v0x55fff7679e70_0 .net *"_ivl_19", 0 0, L_0x55fff778e010;  1 drivers
v0x55fff7679fa0_0 .net *"_ivl_3", 0 0, L_0x55fff778d950;  1 drivers
v0x55fff767a080_0 .net *"_ivl_5", 0 0, L_0x55fff778d9f0;  1 drivers
v0x55fff767a160_0 .net *"_ivl_6", 0 0, L_0x55fff778da90;  1 drivers
v0x55fff767a240_0 .net "qh", 1 0, L_0x55fff778e210;  1 drivers
v0x55fff767a3b0_0 .net "ql", 1 0, L_0x55fff778e170;  1 drivers
v0x55fff767a490_0 .net "r", 1 0, L_0x55fff778db50;  1 drivers
L_0x55fff778d950 .part L_0x55fff778e210, 0, 1;
L_0x55fff778d9f0 .part L_0x55fff778e170, 0, 1;
L_0x55fff778db50 .concat8 [ 1 1 0 0], L_0x55fff778da90, L_0x55fff778e010;
L_0x55fff778dc40 .part L_0x55fff778e210, 0, 1;
L_0x55fff778dd30 .part L_0x55fff778e170, 1, 1;
L_0x55fff778df30 .part L_0x55fff778e210, 1, 1;
S_0x55fff767a5f0 .scope generate, "final_r_even[10]" "final_r_even[10]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff767a7d0 .param/l "i" 0 2 110, +C4<01010>;
S_0x55fff767a8b0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff767a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff778e860 .functor AND 1, L_0x55fff778e720, L_0x55fff778e7c0, C4<1>, C4<1>;
L_0x55fff778ebf0 .functor AND 1, L_0x55fff778ea10, L_0x55fff778eb00, C4<1>, C4<1>;
L_0x55fff778ede0 .functor OR 1, L_0x55fff778ebf0, L_0x55fff778ed00, C4<0>, C4<0>;
v0x55fff767ab00_0 .net *"_ivl_12", 0 0, L_0x55fff778ea10;  1 drivers
v0x55fff767ac00_0 .net *"_ivl_14", 0 0, L_0x55fff778eb00;  1 drivers
v0x55fff767ace0_0 .net *"_ivl_15", 0 0, L_0x55fff778ebf0;  1 drivers
v0x55fff767ada0_0 .net *"_ivl_18", 0 0, L_0x55fff778ed00;  1 drivers
v0x55fff767ae80_0 .net *"_ivl_19", 0 0, L_0x55fff778ede0;  1 drivers
v0x55fff767afb0_0 .net *"_ivl_3", 0 0, L_0x55fff778e720;  1 drivers
v0x55fff767b090_0 .net *"_ivl_5", 0 0, L_0x55fff778e7c0;  1 drivers
v0x55fff767b170_0 .net *"_ivl_6", 0 0, L_0x55fff778e860;  1 drivers
v0x55fff767b250_0 .net "qh", 1 0, L_0x55fff778efe0;  1 drivers
v0x55fff767b3c0_0 .net "ql", 1 0, L_0x55fff778ef40;  1 drivers
v0x55fff767b4a0_0 .net "r", 1 0, L_0x55fff778e920;  1 drivers
L_0x55fff778e720 .part L_0x55fff778efe0, 0, 1;
L_0x55fff778e7c0 .part L_0x55fff778ef40, 0, 1;
L_0x55fff778e920 .concat8 [ 1 1 0 0], L_0x55fff778e860, L_0x55fff778ede0;
L_0x55fff778ea10 .part L_0x55fff778efe0, 0, 1;
L_0x55fff778eb00 .part L_0x55fff778ef40, 1, 1;
L_0x55fff778ed00 .part L_0x55fff778efe0, 1, 1;
S_0x55fff767b600 .scope generate, "final_r_even[12]" "final_r_even[12]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff767b790 .param/l "i" 0 2 110, +C4<01100>;
S_0x55fff767b870 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff767b600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff778f640 .functor AND 1, L_0x55fff778f500, L_0x55fff778f5a0, C4<1>, C4<1>;
L_0x55fff778f9d0 .functor AND 1, L_0x55fff778f7f0, L_0x55fff778f8e0, C4<1>, C4<1>;
L_0x55fff778fbc0 .functor OR 1, L_0x55fff778f9d0, L_0x55fff778fae0, C4<0>, C4<0>;
v0x55fff767bac0_0 .net *"_ivl_12", 0 0, L_0x55fff778f7f0;  1 drivers
v0x55fff767bbc0_0 .net *"_ivl_14", 0 0, L_0x55fff778f8e0;  1 drivers
v0x55fff767bca0_0 .net *"_ivl_15", 0 0, L_0x55fff778f9d0;  1 drivers
v0x55fff767bd60_0 .net *"_ivl_18", 0 0, L_0x55fff778fae0;  1 drivers
v0x55fff767be40_0 .net *"_ivl_19", 0 0, L_0x55fff778fbc0;  1 drivers
v0x55fff767bf70_0 .net *"_ivl_3", 0 0, L_0x55fff778f500;  1 drivers
v0x55fff767c050_0 .net *"_ivl_5", 0 0, L_0x55fff778f5a0;  1 drivers
v0x55fff767c130_0 .net *"_ivl_6", 0 0, L_0x55fff778f640;  1 drivers
v0x55fff767c210_0 .net "qh", 1 0, L_0x55fff778fdc0;  1 drivers
v0x55fff767c380_0 .net "ql", 1 0, L_0x55fff778fd20;  1 drivers
v0x55fff767c460_0 .net "r", 1 0, L_0x55fff778f700;  1 drivers
L_0x55fff778f500 .part L_0x55fff778fdc0, 0, 1;
L_0x55fff778f5a0 .part L_0x55fff778fd20, 0, 1;
L_0x55fff778f700 .concat8 [ 1 1 0 0], L_0x55fff778f640, L_0x55fff778fbc0;
L_0x55fff778f7f0 .part L_0x55fff778fdc0, 0, 1;
L_0x55fff778f8e0 .part L_0x55fff778fd20, 1, 1;
L_0x55fff778fae0 .part L_0x55fff778fdc0, 1, 1;
S_0x55fff767c5c0 .scope generate, "final_r_even[14]" "final_r_even[14]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff767c750 .param/l "i" 0 2 110, +C4<01110>;
S_0x55fff767c830 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff767c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7790430 .functor AND 1, L_0x55fff77902f0, L_0x55fff7790390, C4<1>, C4<1>;
L_0x55fff77907c0 .functor AND 1, L_0x55fff77905e0, L_0x55fff77906d0, C4<1>, C4<1>;
L_0x55fff77909b0 .functor OR 1, L_0x55fff77907c0, L_0x55fff77908d0, C4<0>, C4<0>;
v0x55fff767ca80_0 .net *"_ivl_12", 0 0, L_0x55fff77905e0;  1 drivers
v0x55fff767cb80_0 .net *"_ivl_14", 0 0, L_0x55fff77906d0;  1 drivers
v0x55fff767cc60_0 .net *"_ivl_15", 0 0, L_0x55fff77907c0;  1 drivers
v0x55fff767cd20_0 .net *"_ivl_18", 0 0, L_0x55fff77908d0;  1 drivers
v0x55fff767ce00_0 .net *"_ivl_19", 0 0, L_0x55fff77909b0;  1 drivers
v0x55fff767cf30_0 .net *"_ivl_3", 0 0, L_0x55fff77902f0;  1 drivers
v0x55fff767d010_0 .net *"_ivl_5", 0 0, L_0x55fff7790390;  1 drivers
v0x55fff767d0f0_0 .net *"_ivl_6", 0 0, L_0x55fff7790430;  1 drivers
v0x55fff767d1d0_0 .net "qh", 1 0, L_0x55fff7790bb0;  1 drivers
v0x55fff767d340_0 .net "ql", 1 0, L_0x55fff7790b10;  1 drivers
v0x55fff767d420_0 .net "r", 1 0, L_0x55fff77904f0;  1 drivers
L_0x55fff77902f0 .part L_0x55fff7790bb0, 0, 1;
L_0x55fff7790390 .part L_0x55fff7790b10, 0, 1;
L_0x55fff77904f0 .concat8 [ 1 1 0 0], L_0x55fff7790430, L_0x55fff77909b0;
L_0x55fff77905e0 .part L_0x55fff7790bb0, 0, 1;
L_0x55fff77906d0 .part L_0x55fff7790b10, 1, 1;
L_0x55fff77908d0 .part L_0x55fff7790bb0, 1, 1;
S_0x55fff767d580 .scope generate, "final_r_even[16]" "final_r_even[16]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff767d710 .param/l "i" 0 2 110, +C4<010000>;
S_0x55fff767d7f0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff767d580;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7781080 .functor AND 1, L_0x55fff7780f40, L_0x55fff7780fe0, C4<1>, C4<1>;
L_0x55fff7791de0 .functor AND 1, L_0x55fff7781230, L_0x55fff7791cf0, C4<1>, C4<1>;
L_0x55fff7791fd0 .functor OR 1, L_0x55fff7791de0, L_0x55fff7791ef0, C4<0>, C4<0>;
v0x55fff767da40_0 .net *"_ivl_12", 0 0, L_0x55fff7781230;  1 drivers
v0x55fff767db40_0 .net *"_ivl_14", 0 0, L_0x55fff7791cf0;  1 drivers
v0x55fff767dc20_0 .net *"_ivl_15", 0 0, L_0x55fff7791de0;  1 drivers
v0x55fff767dce0_0 .net *"_ivl_18", 0 0, L_0x55fff7791ef0;  1 drivers
v0x55fff767ddc0_0 .net *"_ivl_19", 0 0, L_0x55fff7791fd0;  1 drivers
v0x55fff767def0_0 .net *"_ivl_3", 0 0, L_0x55fff7780f40;  1 drivers
v0x55fff767dfd0_0 .net *"_ivl_5", 0 0, L_0x55fff7780fe0;  1 drivers
v0x55fff767e0b0_0 .net *"_ivl_6", 0 0, L_0x55fff7781080;  1 drivers
v0x55fff767e190_0 .net "qh", 1 0, L_0x55fff77921d0;  1 drivers
v0x55fff767e300_0 .net "ql", 1 0, L_0x55fff7792130;  1 drivers
v0x55fff767e3e0_0 .net "r", 1 0, L_0x55fff7781140;  1 drivers
L_0x55fff7780f40 .part L_0x55fff77921d0, 0, 1;
L_0x55fff7780fe0 .part L_0x55fff7792130, 0, 1;
L_0x55fff7781140 .concat8 [ 1 1 0 0], L_0x55fff7781080, L_0x55fff7791fd0;
L_0x55fff7781230 .part L_0x55fff77921d0, 0, 1;
L_0x55fff7791cf0 .part L_0x55fff7792130, 1, 1;
L_0x55fff7791ef0 .part L_0x55fff77921d0, 1, 1;
S_0x55fff767e540 .scope generate, "final_r_even[18]" "final_r_even[18]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff767a780 .param/l "i" 0 2 110, +C4<010010>;
S_0x55fff767e7f0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff767e540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7792860 .functor AND 1, L_0x55fff7792720, L_0x55fff77927c0, C4<1>, C4<1>;
L_0x55fff7792bf0 .functor AND 1, L_0x55fff7792a10, L_0x55fff7792b00, C4<1>, C4<1>;
L_0x55fff7792de0 .functor OR 1, L_0x55fff7792bf0, L_0x55fff7792d00, C4<0>, C4<0>;
v0x55fff767ea40_0 .net *"_ivl_12", 0 0, L_0x55fff7792a10;  1 drivers
v0x55fff767eb40_0 .net *"_ivl_14", 0 0, L_0x55fff7792b00;  1 drivers
v0x55fff767ec20_0 .net *"_ivl_15", 0 0, L_0x55fff7792bf0;  1 drivers
v0x55fff767ece0_0 .net *"_ivl_18", 0 0, L_0x55fff7792d00;  1 drivers
v0x55fff767edc0_0 .net *"_ivl_19", 0 0, L_0x55fff7792de0;  1 drivers
v0x55fff767eef0_0 .net *"_ivl_3", 0 0, L_0x55fff7792720;  1 drivers
v0x55fff767efd0_0 .net *"_ivl_5", 0 0, L_0x55fff77927c0;  1 drivers
v0x55fff767f0b0_0 .net *"_ivl_6", 0 0, L_0x55fff7792860;  1 drivers
v0x55fff767f190_0 .net "qh", 1 0, L_0x55fff7792fe0;  1 drivers
v0x55fff767f300_0 .net "ql", 1 0, L_0x55fff7792f40;  1 drivers
v0x55fff767f3e0_0 .net "r", 1 0, L_0x55fff7792920;  1 drivers
L_0x55fff7792720 .part L_0x55fff7792fe0, 0, 1;
L_0x55fff77927c0 .part L_0x55fff7792f40, 0, 1;
L_0x55fff7792920 .concat8 [ 1 1 0 0], L_0x55fff7792860, L_0x55fff7792de0;
L_0x55fff7792a10 .part L_0x55fff7792fe0, 0, 1;
L_0x55fff7792b00 .part L_0x55fff7792f40, 1, 1;
L_0x55fff7792d00 .part L_0x55fff7792fe0, 1, 1;
S_0x55fff767f540 .scope generate, "final_r_even[20]" "final_r_even[20]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff767f6d0 .param/l "i" 0 2 110, +C4<010100>;
S_0x55fff767f7b0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff767f540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7792440 .functor AND 1, L_0x55fff7792300, L_0x55fff77923a0, C4<1>, C4<1>;
L_0x55fff7793630 .functor AND 1, L_0x55fff77925f0, L_0x55fff7793540, C4<1>, C4<1>;
L_0x55fff77937e0 .functor OR 1, L_0x55fff7793630, L_0x55fff7793740, C4<0>, C4<0>;
v0x55fff767fa00_0 .net *"_ivl_12", 0 0, L_0x55fff77925f0;  1 drivers
v0x55fff767fb00_0 .net *"_ivl_14", 0 0, L_0x55fff7793540;  1 drivers
v0x55fff767fbe0_0 .net *"_ivl_15", 0 0, L_0x55fff7793630;  1 drivers
v0x55fff767fca0_0 .net *"_ivl_18", 0 0, L_0x55fff7793740;  1 drivers
v0x55fff767fd80_0 .net *"_ivl_19", 0 0, L_0x55fff77937e0;  1 drivers
v0x55fff767feb0_0 .net *"_ivl_3", 0 0, L_0x55fff7792300;  1 drivers
v0x55fff767ff90_0 .net *"_ivl_5", 0 0, L_0x55fff77923a0;  1 drivers
v0x55fff7680070_0 .net *"_ivl_6", 0 0, L_0x55fff7792440;  1 drivers
v0x55fff7680150_0 .net "qh", 1 0, L_0x55fff77939e0;  1 drivers
v0x55fff76802c0_0 .net "ql", 1 0, L_0x55fff7793940;  1 drivers
v0x55fff76803a0_0 .net "r", 1 0, L_0x55fff7792500;  1 drivers
L_0x55fff7792300 .part L_0x55fff77939e0, 0, 1;
L_0x55fff77923a0 .part L_0x55fff7793940, 0, 1;
L_0x55fff7792500 .concat8 [ 1 1 0 0], L_0x55fff7792440, L_0x55fff77937e0;
L_0x55fff77925f0 .part L_0x55fff77939e0, 0, 1;
L_0x55fff7793540 .part L_0x55fff7793940, 1, 1;
L_0x55fff7793740 .part L_0x55fff77939e0, 1, 1;
S_0x55fff7680500 .scope generate, "final_r_even[22]" "final_r_even[22]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7680690 .param/l "i" 0 2 110, +C4<010110>;
S_0x55fff7680770 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7680500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7793250 .functor AND 1, L_0x55fff7793110, L_0x55fff77931b0, C4<1>, C4<1>;
L_0x55fff7793ff0 .functor AND 1, L_0x55fff7793400, L_0x55fff7793f50, C4<1>, C4<1>;
L_0x55fff77941e0 .functor OR 1, L_0x55fff7793ff0, L_0x55fff7794100, C4<0>, C4<0>;
v0x55fff76809c0_0 .net *"_ivl_12", 0 0, L_0x55fff7793400;  1 drivers
v0x55fff7680ac0_0 .net *"_ivl_14", 0 0, L_0x55fff7793f50;  1 drivers
v0x55fff7680ba0_0 .net *"_ivl_15", 0 0, L_0x55fff7793ff0;  1 drivers
v0x55fff7680c60_0 .net *"_ivl_18", 0 0, L_0x55fff7794100;  1 drivers
v0x55fff7680d40_0 .net *"_ivl_19", 0 0, L_0x55fff77941e0;  1 drivers
v0x55fff7680e70_0 .net *"_ivl_3", 0 0, L_0x55fff7793110;  1 drivers
v0x55fff7680f50_0 .net *"_ivl_5", 0 0, L_0x55fff77931b0;  1 drivers
v0x55fff7681030_0 .net *"_ivl_6", 0 0, L_0x55fff7793250;  1 drivers
v0x55fff7681110_0 .net "qh", 1 0, L_0x55fff77943e0;  1 drivers
v0x55fff7681280_0 .net "ql", 1 0, L_0x55fff7794340;  1 drivers
v0x55fff7681360_0 .net "r", 1 0, L_0x55fff7793310;  1 drivers
L_0x55fff7793110 .part L_0x55fff77943e0, 0, 1;
L_0x55fff77931b0 .part L_0x55fff7794340, 0, 1;
L_0x55fff7793310 .concat8 [ 1 1 0 0], L_0x55fff7793250, L_0x55fff77941e0;
L_0x55fff7793400 .part L_0x55fff77943e0, 0, 1;
L_0x55fff7793f50 .part L_0x55fff7794340, 1, 1;
L_0x55fff7794100 .part L_0x55fff77943e0, 1, 1;
S_0x55fff76814c0 .scope generate, "final_r_even[24]" "final_r_even[24]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7681650 .param/l "i" 0 2 110, +C4<011000>;
S_0x55fff7681730 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff76814c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7793c50 .functor AND 1, L_0x55fff7793b10, L_0x55fff7793bb0, C4<1>, C4<1>;
L_0x55fff7794a00 .functor AND 1, L_0x55fff7793e00, L_0x55fff7794960, C4<1>, C4<1>;
L_0x55fff7794bf0 .functor OR 1, L_0x55fff7794a00, L_0x55fff7794b10, C4<0>, C4<0>;
v0x55fff7681980_0 .net *"_ivl_12", 0 0, L_0x55fff7793e00;  1 drivers
v0x55fff7681a80_0 .net *"_ivl_14", 0 0, L_0x55fff7794960;  1 drivers
v0x55fff7681b60_0 .net *"_ivl_15", 0 0, L_0x55fff7794a00;  1 drivers
v0x55fff7681c20_0 .net *"_ivl_18", 0 0, L_0x55fff7794b10;  1 drivers
v0x55fff7681d00_0 .net *"_ivl_19", 0 0, L_0x55fff7794bf0;  1 drivers
v0x55fff7681e30_0 .net *"_ivl_3", 0 0, L_0x55fff7793b10;  1 drivers
v0x55fff7681f10_0 .net *"_ivl_5", 0 0, L_0x55fff7793bb0;  1 drivers
v0x55fff7681ff0_0 .net *"_ivl_6", 0 0, L_0x55fff7793c50;  1 drivers
v0x55fff76820d0_0 .net "qh", 1 0, L_0x55fff7794df0;  1 drivers
v0x55fff7682240_0 .net "ql", 1 0, L_0x55fff7794d50;  1 drivers
v0x55fff7682320_0 .net "r", 1 0, L_0x55fff7793d10;  1 drivers
L_0x55fff7793b10 .part L_0x55fff7794df0, 0, 1;
L_0x55fff7793bb0 .part L_0x55fff7794d50, 0, 1;
L_0x55fff7793d10 .concat8 [ 1 1 0 0], L_0x55fff7793c50, L_0x55fff7794bf0;
L_0x55fff7793e00 .part L_0x55fff7794df0, 0, 1;
L_0x55fff7794960 .part L_0x55fff7794d50, 1, 1;
L_0x55fff7794b10 .part L_0x55fff7794df0, 1, 1;
S_0x55fff7682480 .scope generate, "final_r_even[26]" "final_r_even[26]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7682610 .param/l "i" 0 2 110, +C4<011010>;
S_0x55fff76826f0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7682480;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7794650 .functor AND 1, L_0x55fff7794510, L_0x55fff77945b0, C4<1>, C4<1>;
L_0x55fff7795420 .functor AND 1, L_0x55fff7794800, L_0x55fff7795380, C4<1>, C4<1>;
L_0x55fff7795610 .functor OR 1, L_0x55fff7795420, L_0x55fff7795530, C4<0>, C4<0>;
v0x55fff7682940_0 .net *"_ivl_12", 0 0, L_0x55fff7794800;  1 drivers
v0x55fff7682a40_0 .net *"_ivl_14", 0 0, L_0x55fff7795380;  1 drivers
v0x55fff7682b20_0 .net *"_ivl_15", 0 0, L_0x55fff7795420;  1 drivers
v0x55fff7682be0_0 .net *"_ivl_18", 0 0, L_0x55fff7795530;  1 drivers
v0x55fff7682cc0_0 .net *"_ivl_19", 0 0, L_0x55fff7795610;  1 drivers
v0x55fff7682df0_0 .net *"_ivl_3", 0 0, L_0x55fff7794510;  1 drivers
v0x55fff7682ed0_0 .net *"_ivl_5", 0 0, L_0x55fff77945b0;  1 drivers
v0x55fff7682fb0_0 .net *"_ivl_6", 0 0, L_0x55fff7794650;  1 drivers
v0x55fff7683090_0 .net "qh", 1 0, L_0x55fff7795810;  1 drivers
v0x55fff7683200_0 .net "ql", 1 0, L_0x55fff7795770;  1 drivers
v0x55fff76832e0_0 .net "r", 1 0, L_0x55fff7794710;  1 drivers
L_0x55fff7794510 .part L_0x55fff7795810, 0, 1;
L_0x55fff77945b0 .part L_0x55fff7795770, 0, 1;
L_0x55fff7794710 .concat8 [ 1 1 0 0], L_0x55fff7794650, L_0x55fff7795610;
L_0x55fff7794800 .part L_0x55fff7795810, 0, 1;
L_0x55fff7795380 .part L_0x55fff7795770, 1, 1;
L_0x55fff7795530 .part L_0x55fff7795810, 1, 1;
S_0x55fff7683440 .scope generate, "final_r_even[28]" "final_r_even[28]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76835d0 .param/l "i" 0 2 110, +C4<011100>;
S_0x55fff76836b0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7683440;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7795060 .functor AND 1, L_0x55fff7794f20, L_0x55fff7794fc0, C4<1>, C4<1>;
L_0x55fff7795e50 .functor AND 1, L_0x55fff7795210, L_0x55fff7795db0, C4<1>, C4<1>;
L_0x55fff7796040 .functor OR 1, L_0x55fff7795e50, L_0x55fff7795f60, C4<0>, C4<0>;
v0x55fff7683900_0 .net *"_ivl_12", 0 0, L_0x55fff7795210;  1 drivers
v0x55fff7683a00_0 .net *"_ivl_14", 0 0, L_0x55fff7795db0;  1 drivers
v0x55fff7683ae0_0 .net *"_ivl_15", 0 0, L_0x55fff7795e50;  1 drivers
v0x55fff7683ba0_0 .net *"_ivl_18", 0 0, L_0x55fff7795f60;  1 drivers
v0x55fff7683c80_0 .net *"_ivl_19", 0 0, L_0x55fff7796040;  1 drivers
v0x55fff7683db0_0 .net *"_ivl_3", 0 0, L_0x55fff7794f20;  1 drivers
v0x55fff7683e90_0 .net *"_ivl_5", 0 0, L_0x55fff7794fc0;  1 drivers
v0x55fff7683f70_0 .net *"_ivl_6", 0 0, L_0x55fff7795060;  1 drivers
v0x55fff7684050_0 .net "qh", 1 0, L_0x55fff7796240;  1 drivers
v0x55fff76841c0_0 .net "ql", 1 0, L_0x55fff77961a0;  1 drivers
v0x55fff76842a0_0 .net "r", 1 0, L_0x55fff7795120;  1 drivers
L_0x55fff7794f20 .part L_0x55fff7796240, 0, 1;
L_0x55fff7794fc0 .part L_0x55fff77961a0, 0, 1;
L_0x55fff7795120 .concat8 [ 1 1 0 0], L_0x55fff7795060, L_0x55fff7796040;
L_0x55fff7795210 .part L_0x55fff7796240, 0, 1;
L_0x55fff7795db0 .part L_0x55fff77961a0, 1, 1;
L_0x55fff7795f60 .part L_0x55fff7796240, 1, 1;
S_0x55fff7684400 .scope generate, "final_r_even[30]" "final_r_even[30]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7684590 .param/l "i" 0 2 110, +C4<011110>;
S_0x55fff7684670 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7684400;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7795a80 .functor AND 1, L_0x55fff7795940, L_0x55fff77959e0, C4<1>, C4<1>;
L_0x55fff7796890 .functor AND 1, L_0x55fff7795c30, L_0x55fff77967f0, C4<1>, C4<1>;
L_0x55fff7796a40 .functor OR 1, L_0x55fff7796890, L_0x55fff77969a0, C4<0>, C4<0>;
v0x55fff76848c0_0 .net *"_ivl_12", 0 0, L_0x55fff7795c30;  1 drivers
v0x55fff76849c0_0 .net *"_ivl_14", 0 0, L_0x55fff77967f0;  1 drivers
v0x55fff7684aa0_0 .net *"_ivl_15", 0 0, L_0x55fff7796890;  1 drivers
v0x55fff7684b60_0 .net *"_ivl_18", 0 0, L_0x55fff77969a0;  1 drivers
v0x55fff7684c40_0 .net *"_ivl_19", 0 0, L_0x55fff7796a40;  1 drivers
v0x55fff7684d70_0 .net *"_ivl_3", 0 0, L_0x55fff7795940;  1 drivers
v0x55fff7684e50_0 .net *"_ivl_5", 0 0, L_0x55fff77959e0;  1 drivers
v0x55fff7684f30_0 .net *"_ivl_6", 0 0, L_0x55fff7795a80;  1 drivers
v0x55fff7685010_0 .net "qh", 1 0, L_0x55fff7796c40;  1 drivers
v0x55fff7685180_0 .net "ql", 1 0, L_0x55fff7796ba0;  1 drivers
v0x55fff7685260_0 .net "r", 1 0, L_0x55fff7795b40;  1 drivers
L_0x55fff7795940 .part L_0x55fff7796c40, 0, 1;
L_0x55fff77959e0 .part L_0x55fff7796ba0, 0, 1;
L_0x55fff7795b40 .concat8 [ 1 1 0 0], L_0x55fff7795a80, L_0x55fff7796a40;
L_0x55fff7795c30 .part L_0x55fff7796c40, 0, 1;
L_0x55fff77967f0 .part L_0x55fff7796ba0, 1, 1;
L_0x55fff77969a0 .part L_0x55fff7796c40, 1, 1;
S_0x55fff76853c0 .scope generate, "final_r_even[32]" "final_r_even[32]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7685550 .param/l "i" 0 2 110, +C4<0100000>;
S_0x55fff7685610 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff76853c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77964b0 .functor AND 1, L_0x55fff7796370, L_0x55fff7796410, C4<1>, C4<1>;
L_0x55fff7797250 .functor AND 1, L_0x55fff7796660, L_0x55fff7796750, C4<1>, C4<1>;
L_0x55fff7797440 .functor OR 1, L_0x55fff7797250, L_0x55fff7797360, C4<0>, C4<0>;
v0x55fff7685880_0 .net *"_ivl_12", 0 0, L_0x55fff7796660;  1 drivers
v0x55fff7685980_0 .net *"_ivl_14", 0 0, L_0x55fff7796750;  1 drivers
v0x55fff7685a60_0 .net *"_ivl_15", 0 0, L_0x55fff7797250;  1 drivers
v0x55fff7685b20_0 .net *"_ivl_18", 0 0, L_0x55fff7797360;  1 drivers
v0x55fff7685c00_0 .net *"_ivl_19", 0 0, L_0x55fff7797440;  1 drivers
v0x55fff7685d30_0 .net *"_ivl_3", 0 0, L_0x55fff7796370;  1 drivers
v0x55fff7685e10_0 .net *"_ivl_5", 0 0, L_0x55fff7796410;  1 drivers
v0x55fff7685ef0_0 .net *"_ivl_6", 0 0, L_0x55fff77964b0;  1 drivers
v0x55fff7685fd0_0 .net "qh", 1 0, L_0x55fff7797640;  1 drivers
v0x55fff7686140_0 .net "ql", 1 0, L_0x55fff77975a0;  1 drivers
v0x55fff7686220_0 .net "r", 1 0, L_0x55fff7796570;  1 drivers
L_0x55fff7796370 .part L_0x55fff7797640, 0, 1;
L_0x55fff7796410 .part L_0x55fff77975a0, 0, 1;
L_0x55fff7796570 .concat8 [ 1 1 0 0], L_0x55fff77964b0, L_0x55fff7797440;
L_0x55fff7796660 .part L_0x55fff7797640, 0, 1;
L_0x55fff7796750 .part L_0x55fff77975a0, 1, 1;
L_0x55fff7797360 .part L_0x55fff7797640, 1, 1;
S_0x55fff7686380 .scope generate, "final_r_even[34]" "final_r_even[34]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7686620 .param/l "i" 0 2 110, +C4<0100010>;
S_0x55fff76866e0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7686380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7796eb0 .functor AND 1, L_0x55fff7796d70, L_0x55fff7796e10, C4<1>, C4<1>;
L_0x55fff7797c60 .functor AND 1, L_0x55fff7797060, L_0x55fff7797150, C4<1>, C4<1>;
L_0x55fff7797e50 .functor OR 1, L_0x55fff7797c60, L_0x55fff7797d70, C4<0>, C4<0>;
v0x55fff7686950_0 .net *"_ivl_12", 0 0, L_0x55fff7797060;  1 drivers
v0x55fff7686a50_0 .net *"_ivl_14", 0 0, L_0x55fff7797150;  1 drivers
v0x55fff7686b30_0 .net *"_ivl_15", 0 0, L_0x55fff7797c60;  1 drivers
v0x55fff7686bf0_0 .net *"_ivl_18", 0 0, L_0x55fff7797d70;  1 drivers
v0x55fff7686cd0_0 .net *"_ivl_19", 0 0, L_0x55fff7797e50;  1 drivers
v0x55fff7686e00_0 .net *"_ivl_3", 0 0, L_0x55fff7796d70;  1 drivers
v0x55fff7686ee0_0 .net *"_ivl_5", 0 0, L_0x55fff7796e10;  1 drivers
v0x55fff7686fc0_0 .net *"_ivl_6", 0 0, L_0x55fff7796eb0;  1 drivers
v0x55fff76870a0_0 .net "qh", 1 0, L_0x55fff7798050;  1 drivers
v0x55fff7687180_0 .net "ql", 1 0, L_0x55fff7797fb0;  1 drivers
v0x55fff7687260_0 .net "r", 1 0, L_0x55fff7796f70;  1 drivers
L_0x55fff7796d70 .part L_0x55fff7798050, 0, 1;
L_0x55fff7796e10 .part L_0x55fff7797fb0, 0, 1;
L_0x55fff7796f70 .concat8 [ 1 1 0 0], L_0x55fff7796eb0, L_0x55fff7797e50;
L_0x55fff7797060 .part L_0x55fff7798050, 0, 1;
L_0x55fff7797150 .part L_0x55fff7797fb0, 1, 1;
L_0x55fff7797d70 .part L_0x55fff7798050, 1, 1;
S_0x55fff76873c0 .scope generate, "final_r_even[36]" "final_r_even[36]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7687550 .param/l "i" 0 2 110, +C4<0100100>;
S_0x55fff7687610 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff76873c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77978b0 .functor AND 1, L_0x55fff7797770, L_0x55fff7797810, C4<1>, C4<1>;
L_0x55fff7798680 .functor AND 1, L_0x55fff7797a60, L_0x55fff7797b50, C4<1>, C4<1>;
L_0x55fff7798870 .functor OR 1, L_0x55fff7798680, L_0x55fff7798790, C4<0>, C4<0>;
v0x55fff7687880_0 .net *"_ivl_12", 0 0, L_0x55fff7797a60;  1 drivers
v0x55fff7687980_0 .net *"_ivl_14", 0 0, L_0x55fff7797b50;  1 drivers
v0x55fff7687a60_0 .net *"_ivl_15", 0 0, L_0x55fff7798680;  1 drivers
v0x55fff7687b20_0 .net *"_ivl_18", 0 0, L_0x55fff7798790;  1 drivers
v0x55fff7687c00_0 .net *"_ivl_19", 0 0, L_0x55fff7798870;  1 drivers
v0x55fff7687d30_0 .net *"_ivl_3", 0 0, L_0x55fff7797770;  1 drivers
v0x55fff7687e10_0 .net *"_ivl_5", 0 0, L_0x55fff7797810;  1 drivers
v0x55fff7687ef0_0 .net *"_ivl_6", 0 0, L_0x55fff77978b0;  1 drivers
v0x55fff7687fd0_0 .net "qh", 1 0, L_0x55fff7798a70;  1 drivers
v0x55fff7688140_0 .net "ql", 1 0, L_0x55fff77989d0;  1 drivers
v0x55fff7688220_0 .net "r", 1 0, L_0x55fff7797970;  1 drivers
L_0x55fff7797770 .part L_0x55fff7798a70, 0, 1;
L_0x55fff7797810 .part L_0x55fff77989d0, 0, 1;
L_0x55fff7797970 .concat8 [ 1 1 0 0], L_0x55fff77978b0, L_0x55fff7798870;
L_0x55fff7797a60 .part L_0x55fff7798a70, 0, 1;
L_0x55fff7797b50 .part L_0x55fff77989d0, 1, 1;
L_0x55fff7798790 .part L_0x55fff7798a70, 1, 1;
S_0x55fff7688380 .scope generate, "final_r_even[38]" "final_r_even[38]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7688510 .param/l "i" 0 2 110, +C4<0100110>;
S_0x55fff76885d0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7688380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77982c0 .functor AND 1, L_0x55fff7798180, L_0x55fff7798220, C4<1>, C4<1>;
L_0x55fff77990b0 .functor AND 1, L_0x55fff7798470, L_0x55fff7798560, C4<1>, C4<1>;
L_0x55fff77992a0 .functor OR 1, L_0x55fff77990b0, L_0x55fff77991c0, C4<0>, C4<0>;
v0x55fff7688840_0 .net *"_ivl_12", 0 0, L_0x55fff7798470;  1 drivers
v0x55fff7688940_0 .net *"_ivl_14", 0 0, L_0x55fff7798560;  1 drivers
v0x55fff7688a20_0 .net *"_ivl_15", 0 0, L_0x55fff77990b0;  1 drivers
v0x55fff7688ae0_0 .net *"_ivl_18", 0 0, L_0x55fff77991c0;  1 drivers
v0x55fff7688bc0_0 .net *"_ivl_19", 0 0, L_0x55fff77992a0;  1 drivers
v0x55fff7688cf0_0 .net *"_ivl_3", 0 0, L_0x55fff7798180;  1 drivers
v0x55fff7688dd0_0 .net *"_ivl_5", 0 0, L_0x55fff7798220;  1 drivers
v0x55fff7688eb0_0 .net *"_ivl_6", 0 0, L_0x55fff77982c0;  1 drivers
v0x55fff7688f90_0 .net "qh", 1 0, L_0x55fff77994a0;  1 drivers
v0x55fff7689100_0 .net "ql", 1 0, L_0x55fff7799400;  1 drivers
v0x55fff76891e0_0 .net "r", 1 0, L_0x55fff7798380;  1 drivers
L_0x55fff7798180 .part L_0x55fff77994a0, 0, 1;
L_0x55fff7798220 .part L_0x55fff7799400, 0, 1;
L_0x55fff7798380 .concat8 [ 1 1 0 0], L_0x55fff77982c0, L_0x55fff77992a0;
L_0x55fff7798470 .part L_0x55fff77994a0, 0, 1;
L_0x55fff7798560 .part L_0x55fff7799400, 1, 1;
L_0x55fff77991c0 .part L_0x55fff77994a0, 1, 1;
S_0x55fff7689340 .scope generate, "final_r_even[40]" "final_r_even[40]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76894d0 .param/l "i" 0 2 110, +C4<0101000>;
S_0x55fff7689590 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7689340;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7798ce0 .functor AND 1, L_0x55fff7798ba0, L_0x55fff7798c40, C4<1>, C4<1>;
L_0x55fff7799af0 .functor AND 1, L_0x55fff7798e90, L_0x55fff7798f80, C4<1>, C4<1>;
L_0x55fff7799ca0 .functor OR 1, L_0x55fff7799af0, L_0x55fff7799c00, C4<0>, C4<0>;
v0x55fff7689800_0 .net *"_ivl_12", 0 0, L_0x55fff7798e90;  1 drivers
v0x55fff7689900_0 .net *"_ivl_14", 0 0, L_0x55fff7798f80;  1 drivers
v0x55fff76899e0_0 .net *"_ivl_15", 0 0, L_0x55fff7799af0;  1 drivers
v0x55fff7689aa0_0 .net *"_ivl_18", 0 0, L_0x55fff7799c00;  1 drivers
v0x55fff7689b80_0 .net *"_ivl_19", 0 0, L_0x55fff7799ca0;  1 drivers
v0x55fff7689cb0_0 .net *"_ivl_3", 0 0, L_0x55fff7798ba0;  1 drivers
v0x55fff7689d90_0 .net *"_ivl_5", 0 0, L_0x55fff7798c40;  1 drivers
v0x55fff7689e70_0 .net *"_ivl_6", 0 0, L_0x55fff7798ce0;  1 drivers
v0x55fff7689f50_0 .net "qh", 1 0, L_0x55fff7799ea0;  1 drivers
v0x55fff768a0c0_0 .net "ql", 1 0, L_0x55fff7799e00;  1 drivers
v0x55fff768a1a0_0 .net "r", 1 0, L_0x55fff7798da0;  1 drivers
L_0x55fff7798ba0 .part L_0x55fff7799ea0, 0, 1;
L_0x55fff7798c40 .part L_0x55fff7799e00, 0, 1;
L_0x55fff7798da0 .concat8 [ 1 1 0 0], L_0x55fff7798ce0, L_0x55fff7799ca0;
L_0x55fff7798e90 .part L_0x55fff7799ea0, 0, 1;
L_0x55fff7798f80 .part L_0x55fff7799e00, 1, 1;
L_0x55fff7799c00 .part L_0x55fff7799ea0, 1, 1;
S_0x55fff768a300 .scope generate, "final_r_even[42]" "final_r_even[42]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff768a490 .param/l "i" 0 2 110, +C4<0101010>;
S_0x55fff768a550 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff768a300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7799710 .functor AND 1, L_0x55fff77995d0, L_0x55fff7799670, C4<1>, C4<1>;
L_0x55fff779a4b0 .functor AND 1, L_0x55fff77998c0, L_0x55fff77999b0, C4<1>, C4<1>;
L_0x55fff779a6a0 .functor OR 1, L_0x55fff779a4b0, L_0x55fff779a5c0, C4<0>, C4<0>;
v0x55fff768a7c0_0 .net *"_ivl_12", 0 0, L_0x55fff77998c0;  1 drivers
v0x55fff768a8c0_0 .net *"_ivl_14", 0 0, L_0x55fff77999b0;  1 drivers
v0x55fff768a9a0_0 .net *"_ivl_15", 0 0, L_0x55fff779a4b0;  1 drivers
v0x55fff768aa60_0 .net *"_ivl_18", 0 0, L_0x55fff779a5c0;  1 drivers
v0x55fff768ab40_0 .net *"_ivl_19", 0 0, L_0x55fff779a6a0;  1 drivers
v0x55fff768ac70_0 .net *"_ivl_3", 0 0, L_0x55fff77995d0;  1 drivers
v0x55fff768ad50_0 .net *"_ivl_5", 0 0, L_0x55fff7799670;  1 drivers
v0x55fff768ae30_0 .net *"_ivl_6", 0 0, L_0x55fff7799710;  1 drivers
v0x55fff768af10_0 .net "qh", 1 0, L_0x55fff779a8a0;  1 drivers
v0x55fff768b080_0 .net "ql", 1 0, L_0x55fff779a800;  1 drivers
v0x55fff768b160_0 .net "r", 1 0, L_0x55fff77997d0;  1 drivers
L_0x55fff77995d0 .part L_0x55fff779a8a0, 0, 1;
L_0x55fff7799670 .part L_0x55fff779a800, 0, 1;
L_0x55fff77997d0 .concat8 [ 1 1 0 0], L_0x55fff7799710, L_0x55fff779a6a0;
L_0x55fff77998c0 .part L_0x55fff779a8a0, 0, 1;
L_0x55fff77999b0 .part L_0x55fff779a800, 1, 1;
L_0x55fff779a5c0 .part L_0x55fff779a8a0, 1, 1;
S_0x55fff768b2c0 .scope generate, "final_r_even[44]" "final_r_even[44]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff768b450 .param/l "i" 0 2 110, +C4<0101100>;
S_0x55fff768b510 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff768b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779a110 .functor AND 1, L_0x55fff7799fd0, L_0x55fff779a070, C4<1>, C4<1>;
L_0x55fff779aec0 .functor AND 1, L_0x55fff779a2c0, L_0x55fff779a3b0, C4<1>, C4<1>;
L_0x55fff779b0b0 .functor OR 1, L_0x55fff779aec0, L_0x55fff779afd0, C4<0>, C4<0>;
v0x55fff768b780_0 .net *"_ivl_12", 0 0, L_0x55fff779a2c0;  1 drivers
v0x55fff768b880_0 .net *"_ivl_14", 0 0, L_0x55fff779a3b0;  1 drivers
v0x55fff768b960_0 .net *"_ivl_15", 0 0, L_0x55fff779aec0;  1 drivers
v0x55fff768ba20_0 .net *"_ivl_18", 0 0, L_0x55fff779afd0;  1 drivers
v0x55fff768bb00_0 .net *"_ivl_19", 0 0, L_0x55fff779b0b0;  1 drivers
v0x55fff768bc30_0 .net *"_ivl_3", 0 0, L_0x55fff7799fd0;  1 drivers
v0x55fff768bd10_0 .net *"_ivl_5", 0 0, L_0x55fff779a070;  1 drivers
v0x55fff768bdf0_0 .net *"_ivl_6", 0 0, L_0x55fff779a110;  1 drivers
v0x55fff768bed0_0 .net "qh", 1 0, L_0x55fff779b2b0;  1 drivers
v0x55fff768c040_0 .net "ql", 1 0, L_0x55fff779b210;  1 drivers
v0x55fff768c120_0 .net "r", 1 0, L_0x55fff779a1d0;  1 drivers
L_0x55fff7799fd0 .part L_0x55fff779b2b0, 0, 1;
L_0x55fff779a070 .part L_0x55fff779b210, 0, 1;
L_0x55fff779a1d0 .concat8 [ 1 1 0 0], L_0x55fff779a110, L_0x55fff779b0b0;
L_0x55fff779a2c0 .part L_0x55fff779b2b0, 0, 1;
L_0x55fff779a3b0 .part L_0x55fff779b210, 1, 1;
L_0x55fff779afd0 .part L_0x55fff779b2b0, 1, 1;
S_0x55fff768c280 .scope generate, "final_r_even[46]" "final_r_even[46]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff768c410 .param/l "i" 0 2 110, +C4<0101110>;
S_0x55fff768c4d0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff768c280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779ab10 .functor AND 1, L_0x55fff779a9d0, L_0x55fff779aa70, C4<1>, C4<1>;
L_0x55fff779b8e0 .functor AND 1, L_0x55fff779acc0, L_0x55fff779adb0, C4<1>, C4<1>;
L_0x55fff779bad0 .functor OR 1, L_0x55fff779b8e0, L_0x55fff779b9f0, C4<0>, C4<0>;
v0x55fff768c740_0 .net *"_ivl_12", 0 0, L_0x55fff779acc0;  1 drivers
v0x55fff768c840_0 .net *"_ivl_14", 0 0, L_0x55fff779adb0;  1 drivers
v0x55fff768c920_0 .net *"_ivl_15", 0 0, L_0x55fff779b8e0;  1 drivers
v0x55fff768c9e0_0 .net *"_ivl_18", 0 0, L_0x55fff779b9f0;  1 drivers
v0x55fff768cac0_0 .net *"_ivl_19", 0 0, L_0x55fff779bad0;  1 drivers
v0x55fff768cbf0_0 .net *"_ivl_3", 0 0, L_0x55fff779a9d0;  1 drivers
v0x55fff768ccd0_0 .net *"_ivl_5", 0 0, L_0x55fff779aa70;  1 drivers
v0x55fff768cdb0_0 .net *"_ivl_6", 0 0, L_0x55fff779ab10;  1 drivers
v0x55fff768ce90_0 .net "qh", 1 0, L_0x55fff779bcd0;  1 drivers
v0x55fff768d000_0 .net "ql", 1 0, L_0x55fff779bc30;  1 drivers
v0x55fff768d0e0_0 .net "r", 1 0, L_0x55fff779abd0;  1 drivers
L_0x55fff779a9d0 .part L_0x55fff779bcd0, 0, 1;
L_0x55fff779aa70 .part L_0x55fff779bc30, 0, 1;
L_0x55fff779abd0 .concat8 [ 1 1 0 0], L_0x55fff779ab10, L_0x55fff779bad0;
L_0x55fff779acc0 .part L_0x55fff779bcd0, 0, 1;
L_0x55fff779adb0 .part L_0x55fff779bc30, 1, 1;
L_0x55fff779b9f0 .part L_0x55fff779bcd0, 1, 1;
S_0x55fff768d240 .scope generate, "final_r_even[48]" "final_r_even[48]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff768d3d0 .param/l "i" 0 2 110, +C4<0110000>;
S_0x55fff768d490 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff768d240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779b520 .functor AND 1, L_0x55fff779b3e0, L_0x55fff779b480, C4<1>, C4<1>;
L_0x55fff779c310 .functor AND 1, L_0x55fff779b6d0, L_0x55fff779b7c0, C4<1>, C4<1>;
L_0x55fff779c500 .functor OR 1, L_0x55fff779c310, L_0x55fff779c420, C4<0>, C4<0>;
v0x55fff768d700_0 .net *"_ivl_12", 0 0, L_0x55fff779b6d0;  1 drivers
v0x55fff768d800_0 .net *"_ivl_14", 0 0, L_0x55fff779b7c0;  1 drivers
v0x55fff768d8e0_0 .net *"_ivl_15", 0 0, L_0x55fff779c310;  1 drivers
v0x55fff768d9a0_0 .net *"_ivl_18", 0 0, L_0x55fff779c420;  1 drivers
v0x55fff768da80_0 .net *"_ivl_19", 0 0, L_0x55fff779c500;  1 drivers
v0x55fff768dbb0_0 .net *"_ivl_3", 0 0, L_0x55fff779b3e0;  1 drivers
v0x55fff768dc90_0 .net *"_ivl_5", 0 0, L_0x55fff779b480;  1 drivers
v0x55fff768dd70_0 .net *"_ivl_6", 0 0, L_0x55fff779b520;  1 drivers
v0x55fff768de50_0 .net "qh", 1 0, L_0x55fff779c700;  1 drivers
v0x55fff768dfc0_0 .net "ql", 1 0, L_0x55fff779c660;  1 drivers
v0x55fff768e0a0_0 .net "r", 1 0, L_0x55fff779b5e0;  1 drivers
L_0x55fff779b3e0 .part L_0x55fff779c700, 0, 1;
L_0x55fff779b480 .part L_0x55fff779c660, 0, 1;
L_0x55fff779b5e0 .concat8 [ 1 1 0 0], L_0x55fff779b520, L_0x55fff779c500;
L_0x55fff779b6d0 .part L_0x55fff779c700, 0, 1;
L_0x55fff779b7c0 .part L_0x55fff779c660, 1, 1;
L_0x55fff779c420 .part L_0x55fff779c700, 1, 1;
S_0x55fff768e200 .scope generate, "final_r_even[50]" "final_r_even[50]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff768e390 .param/l "i" 0 2 110, +C4<0110010>;
S_0x55fff768e450 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff768e200;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779bf40 .functor AND 1, L_0x55fff779be00, L_0x55fff779bea0, C4<1>, C4<1>;
L_0x55fff779cd50 .functor AND 1, L_0x55fff779c0f0, L_0x55fff779c1e0, C4<1>, C4<1>;
L_0x55fff779cf00 .functor OR 1, L_0x55fff779cd50, L_0x55fff779ce60, C4<0>, C4<0>;
v0x55fff768e6c0_0 .net *"_ivl_12", 0 0, L_0x55fff779c0f0;  1 drivers
v0x55fff768e7c0_0 .net *"_ivl_14", 0 0, L_0x55fff779c1e0;  1 drivers
v0x55fff768e8a0_0 .net *"_ivl_15", 0 0, L_0x55fff779cd50;  1 drivers
v0x55fff768e960_0 .net *"_ivl_18", 0 0, L_0x55fff779ce60;  1 drivers
v0x55fff768ea40_0 .net *"_ivl_19", 0 0, L_0x55fff779cf00;  1 drivers
v0x55fff768eb70_0 .net *"_ivl_3", 0 0, L_0x55fff779be00;  1 drivers
v0x55fff768ec50_0 .net *"_ivl_5", 0 0, L_0x55fff779bea0;  1 drivers
v0x55fff768ed30_0 .net *"_ivl_6", 0 0, L_0x55fff779bf40;  1 drivers
v0x55fff768ee10_0 .net "qh", 1 0, L_0x55fff779d100;  1 drivers
v0x55fff768ef80_0 .net "ql", 1 0, L_0x55fff779d060;  1 drivers
v0x55fff768f060_0 .net "r", 1 0, L_0x55fff779c000;  1 drivers
L_0x55fff779be00 .part L_0x55fff779d100, 0, 1;
L_0x55fff779bea0 .part L_0x55fff779d060, 0, 1;
L_0x55fff779c000 .concat8 [ 1 1 0 0], L_0x55fff779bf40, L_0x55fff779cf00;
L_0x55fff779c0f0 .part L_0x55fff779d100, 0, 1;
L_0x55fff779c1e0 .part L_0x55fff779d060, 1, 1;
L_0x55fff779ce60 .part L_0x55fff779d100, 1, 1;
S_0x55fff768f1c0 .scope generate, "final_r_even[52]" "final_r_even[52]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff768f350 .param/l "i" 0 2 110, +C4<0110100>;
S_0x55fff768f410 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff768f1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779c970 .functor AND 1, L_0x55fff779c830, L_0x55fff779c8d0, C4<1>, C4<1>;
L_0x55fff779d760 .functor AND 1, L_0x55fff779cb20, L_0x55fff779cc10, C4<1>, C4<1>;
L_0x55fff779d900 .functor OR 1, L_0x55fff779d760, L_0x55fff779d820, C4<0>, C4<0>;
v0x55fff768f680_0 .net *"_ivl_12", 0 0, L_0x55fff779cb20;  1 drivers
v0x55fff768f780_0 .net *"_ivl_14", 0 0, L_0x55fff779cc10;  1 drivers
v0x55fff768f860_0 .net *"_ivl_15", 0 0, L_0x55fff779d760;  1 drivers
v0x55fff768f920_0 .net *"_ivl_18", 0 0, L_0x55fff779d820;  1 drivers
v0x55fff768fa00_0 .net *"_ivl_19", 0 0, L_0x55fff779d900;  1 drivers
v0x55fff768fb30_0 .net *"_ivl_3", 0 0, L_0x55fff779c830;  1 drivers
v0x55fff768fc10_0 .net *"_ivl_5", 0 0, L_0x55fff779c8d0;  1 drivers
v0x55fff768fcf0_0 .net *"_ivl_6", 0 0, L_0x55fff779c970;  1 drivers
v0x55fff768fdd0_0 .net "qh", 1 0, L_0x55fff779db00;  1 drivers
v0x55fff768ff40_0 .net "ql", 1 0, L_0x55fff779da60;  1 drivers
v0x55fff7690020_0 .net "r", 1 0, L_0x55fff779ca30;  1 drivers
L_0x55fff779c830 .part L_0x55fff779db00, 0, 1;
L_0x55fff779c8d0 .part L_0x55fff779da60, 0, 1;
L_0x55fff779ca30 .concat8 [ 1 1 0 0], L_0x55fff779c970, L_0x55fff779d900;
L_0x55fff779cb20 .part L_0x55fff779db00, 0, 1;
L_0x55fff779cc10 .part L_0x55fff779da60, 1, 1;
L_0x55fff779d820 .part L_0x55fff779db00, 1, 1;
S_0x55fff7690180 .scope generate, "final_r_even[54]" "final_r_even[54]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7690310 .param/l "i" 0 2 110, +C4<0110110>;
S_0x55fff76903d0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7690180;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779d370 .functor AND 1, L_0x55fff779d230, L_0x55fff779d2d0, C4<1>, C4<1>;
L_0x55fff779e170 .functor AND 1, L_0x55fff779d520, L_0x55fff779d610, C4<1>, C4<1>;
L_0x55fff779e310 .functor OR 1, L_0x55fff779e170, L_0x55fff779e230, C4<0>, C4<0>;
v0x55fff7690640_0 .net *"_ivl_12", 0 0, L_0x55fff779d520;  1 drivers
v0x55fff7690740_0 .net *"_ivl_14", 0 0, L_0x55fff779d610;  1 drivers
v0x55fff7690820_0 .net *"_ivl_15", 0 0, L_0x55fff779e170;  1 drivers
v0x55fff76908e0_0 .net *"_ivl_18", 0 0, L_0x55fff779e230;  1 drivers
v0x55fff76909c0_0 .net *"_ivl_19", 0 0, L_0x55fff779e310;  1 drivers
v0x55fff7690af0_0 .net *"_ivl_3", 0 0, L_0x55fff779d230;  1 drivers
v0x55fff7690bd0_0 .net *"_ivl_5", 0 0, L_0x55fff779d2d0;  1 drivers
v0x55fff7690cb0_0 .net *"_ivl_6", 0 0, L_0x55fff779d370;  1 drivers
v0x55fff7690d90_0 .net "qh", 1 0, L_0x55fff779e510;  1 drivers
v0x55fff7690f00_0 .net "ql", 1 0, L_0x55fff779e470;  1 drivers
v0x55fff7690fe0_0 .net "r", 1 0, L_0x55fff779d430;  1 drivers
L_0x55fff779d230 .part L_0x55fff779e510, 0, 1;
L_0x55fff779d2d0 .part L_0x55fff779e470, 0, 1;
L_0x55fff779d430 .concat8 [ 1 1 0 0], L_0x55fff779d370, L_0x55fff779e310;
L_0x55fff779d520 .part L_0x55fff779e510, 0, 1;
L_0x55fff779d610 .part L_0x55fff779e470, 1, 1;
L_0x55fff779e230 .part L_0x55fff779e510, 1, 1;
S_0x55fff7691140 .scope generate, "final_r_even[56]" "final_r_even[56]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76912d0 .param/l "i" 0 2 110, +C4<0111000>;
S_0x55fff7691390 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7691140;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779dd70 .functor AND 1, L_0x55fff779dc30, L_0x55fff779dcd0, C4<1>, C4<1>;
L_0x55fff779e100 .functor AND 1, L_0x55fff779df20, L_0x55fff779e010, C4<1>, C4<1>;
L_0x55fff779ed10 .functor OR 1, L_0x55fff779e100, L_0x55fff779ec30, C4<0>, C4<0>;
v0x55fff7691600_0 .net *"_ivl_12", 0 0, L_0x55fff779df20;  1 drivers
v0x55fff7691700_0 .net *"_ivl_14", 0 0, L_0x55fff779e010;  1 drivers
v0x55fff76917e0_0 .net *"_ivl_15", 0 0, L_0x55fff779e100;  1 drivers
v0x55fff76918a0_0 .net *"_ivl_18", 0 0, L_0x55fff779ec30;  1 drivers
v0x55fff7691980_0 .net *"_ivl_19", 0 0, L_0x55fff779ed10;  1 drivers
v0x55fff7691ab0_0 .net *"_ivl_3", 0 0, L_0x55fff779dc30;  1 drivers
v0x55fff7691b90_0 .net *"_ivl_5", 0 0, L_0x55fff779dcd0;  1 drivers
v0x55fff7691c70_0 .net *"_ivl_6", 0 0, L_0x55fff779dd70;  1 drivers
v0x55fff7691d50_0 .net "qh", 1 0, L_0x55fff779ef10;  1 drivers
v0x55fff7691ec0_0 .net "ql", 1 0, L_0x55fff779ee70;  1 drivers
v0x55fff7691fa0_0 .net "r", 1 0, L_0x55fff779de30;  1 drivers
L_0x55fff779dc30 .part L_0x55fff779ef10, 0, 1;
L_0x55fff779dcd0 .part L_0x55fff779ee70, 0, 1;
L_0x55fff779de30 .concat8 [ 1 1 0 0], L_0x55fff779dd70, L_0x55fff779ed10;
L_0x55fff779df20 .part L_0x55fff779ef10, 0, 1;
L_0x55fff779e010 .part L_0x55fff779ee70, 1, 1;
L_0x55fff779ec30 .part L_0x55fff779ef10, 1, 1;
S_0x55fff7692100 .scope generate, "final_r_even[58]" "final_r_even[58]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7692290 .param/l "i" 0 2 110, +C4<0111010>;
S_0x55fff7692350 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7692100;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779e780 .functor AND 1, L_0x55fff779e640, L_0x55fff779e6e0, C4<1>, C4<1>;
L_0x55fff779eb10 .functor AND 1, L_0x55fff779e930, L_0x55fff779ea20, C4<1>, C4<1>;
L_0x55fff779f720 .functor OR 1, L_0x55fff779eb10, L_0x55fff779f640, C4<0>, C4<0>;
v0x55fff76925c0_0 .net *"_ivl_12", 0 0, L_0x55fff779e930;  1 drivers
v0x55fff76926c0_0 .net *"_ivl_14", 0 0, L_0x55fff779ea20;  1 drivers
v0x55fff76927a0_0 .net *"_ivl_15", 0 0, L_0x55fff779eb10;  1 drivers
v0x55fff7692860_0 .net *"_ivl_18", 0 0, L_0x55fff779f640;  1 drivers
v0x55fff7692940_0 .net *"_ivl_19", 0 0, L_0x55fff779f720;  1 drivers
v0x55fff7692a70_0 .net *"_ivl_3", 0 0, L_0x55fff779e640;  1 drivers
v0x55fff7692b50_0 .net *"_ivl_5", 0 0, L_0x55fff779e6e0;  1 drivers
v0x55fff7692c30_0 .net *"_ivl_6", 0 0, L_0x55fff779e780;  1 drivers
v0x55fff7692d10_0 .net "qh", 1 0, L_0x55fff779f920;  1 drivers
v0x55fff7692e80_0 .net "ql", 1 0, L_0x55fff779f880;  1 drivers
v0x55fff7692f60_0 .net "r", 1 0, L_0x55fff779e840;  1 drivers
L_0x55fff779e640 .part L_0x55fff779f920, 0, 1;
L_0x55fff779e6e0 .part L_0x55fff779f880, 0, 1;
L_0x55fff779e840 .concat8 [ 1 1 0 0], L_0x55fff779e780, L_0x55fff779f720;
L_0x55fff779e930 .part L_0x55fff779f920, 0, 1;
L_0x55fff779ea20 .part L_0x55fff779f880, 1, 1;
L_0x55fff779f640 .part L_0x55fff779f920, 1, 1;
S_0x55fff76930c0 .scope generate, "final_r_even[60]" "final_r_even[60]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7693250 .param/l "i" 0 2 110, +C4<0111100>;
S_0x55fff7693310 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff76930c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779f180 .functor AND 1, L_0x55fff779f040, L_0x55fff779f0e0, C4<1>, C4<1>;
L_0x55fff779f510 .functor AND 1, L_0x55fff779f330, L_0x55fff779f420, C4<1>, C4<1>;
L_0x55fff77a0140 .functor OR 1, L_0x55fff779f510, L_0x55fff77a0060, C4<0>, C4<0>;
v0x55fff7693580_0 .net *"_ivl_12", 0 0, L_0x55fff779f330;  1 drivers
v0x55fff7693680_0 .net *"_ivl_14", 0 0, L_0x55fff779f420;  1 drivers
v0x55fff7693760_0 .net *"_ivl_15", 0 0, L_0x55fff779f510;  1 drivers
v0x55fff7693820_0 .net *"_ivl_18", 0 0, L_0x55fff77a0060;  1 drivers
v0x55fff7693900_0 .net *"_ivl_19", 0 0, L_0x55fff77a0140;  1 drivers
v0x55fff7693a30_0 .net *"_ivl_3", 0 0, L_0x55fff779f040;  1 drivers
v0x55fff7693b10_0 .net *"_ivl_5", 0 0, L_0x55fff779f0e0;  1 drivers
v0x55fff7693bf0_0 .net *"_ivl_6", 0 0, L_0x55fff779f180;  1 drivers
v0x55fff7693cd0_0 .net "qh", 1 0, L_0x55fff77a0340;  1 drivers
v0x55fff7693e40_0 .net "ql", 1 0, L_0x55fff77a02a0;  1 drivers
v0x55fff7693f20_0 .net "r", 1 0, L_0x55fff779f240;  1 drivers
L_0x55fff779f040 .part L_0x55fff77a0340, 0, 1;
L_0x55fff779f0e0 .part L_0x55fff77a02a0, 0, 1;
L_0x55fff779f240 .concat8 [ 1 1 0 0], L_0x55fff779f180, L_0x55fff77a0140;
L_0x55fff779f330 .part L_0x55fff77a0340, 0, 1;
L_0x55fff779f420 .part L_0x55fff77a02a0, 1, 1;
L_0x55fff77a0060 .part L_0x55fff77a0340, 1, 1;
S_0x55fff7694080 .scope generate, "final_r_even[62]" "final_r_even[62]" 2 110, 2 110 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7694210 .param/l "i" 0 2 110, +C4<0111110>;
S_0x55fff76942d0 .scope module, "f" "prefix_logic" 2 111, 2 177 0, S_0x55fff7694080;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff779fb90 .functor AND 1, L_0x55fff779fa50, L_0x55fff779faf0, C4<1>, C4<1>;
L_0x55fff779ff20 .functor AND 1, L_0x55fff779fd40, L_0x55fff779fe30, C4<1>, C4<1>;
L_0x55fff77a0b70 .functor OR 1, L_0x55fff779ff20, L_0x55fff77a0a90, C4<0>, C4<0>;
v0x55fff7694540_0 .net *"_ivl_12", 0 0, L_0x55fff779fd40;  1 drivers
v0x55fff7694640_0 .net *"_ivl_14", 0 0, L_0x55fff779fe30;  1 drivers
v0x55fff7694720_0 .net *"_ivl_15", 0 0, L_0x55fff779ff20;  1 drivers
v0x55fff76947e0_0 .net *"_ivl_18", 0 0, L_0x55fff77a0a90;  1 drivers
v0x55fff76948c0_0 .net *"_ivl_19", 0 0, L_0x55fff77a0b70;  1 drivers
v0x55fff76949f0_0 .net *"_ivl_3", 0 0, L_0x55fff779fa50;  1 drivers
v0x55fff7694ad0_0 .net *"_ivl_5", 0 0, L_0x55fff779faf0;  1 drivers
v0x55fff7694bb0_0 .net *"_ivl_6", 0 0, L_0x55fff779fb90;  1 drivers
v0x55fff7694c90_0 .net "qh", 1 0, L_0x55fff77a0d70;  1 drivers
v0x55fff7694e00_0 .net "ql", 1 0, L_0x55fff77a0cd0;  1 drivers
v0x55fff7694ee0_0 .net "r", 1 0, L_0x55fff779fc50;  1 drivers
L_0x55fff779fa50 .part L_0x55fff77a0d70, 0, 1;
L_0x55fff779faf0 .part L_0x55fff77a0cd0, 0, 1;
L_0x55fff779fc50 .concat8 [ 1 1 0 0], L_0x55fff779fb90, L_0x55fff77a0b70;
L_0x55fff779fd40 .part L_0x55fff77a0d70, 0, 1;
L_0x55fff779fe30 .part L_0x55fff77a0cd0, 1, 1;
L_0x55fff77a0a90 .part L_0x55fff77a0d70, 1, 1;
S_0x55fff7695040 .scope generate, "final_r_odd[1]" "final_r_odd[1]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76951d0 .param/l "i" 0 2 107, +C4<01>;
v0x55fff76952b0_0 .net *"_ivl_0", 1 0, L_0x55fff77869c0;  1 drivers
S_0x55fff7695390 .scope generate, "final_r_odd[3]" "final_r_odd[3]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76957a0 .param/l "i" 0 2 107, +C4<011>;
v0x55fff7695880_0 .net *"_ivl_0", 1 0, L_0x55fff7786a60;  1 drivers
S_0x55fff7695960 .scope generate, "final_r_odd[5]" "final_r_odd[5]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7695b60 .param/l "i" 0 2 107, +C4<0101>;
v0x55fff7695c40_0 .net *"_ivl_0", 1 0, L_0x55fff7786db0;  1 drivers
S_0x55fff7695d20 .scope generate, "final_r_odd[7]" "final_r_odd[7]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7695f20 .param/l "i" 0 2 107, +C4<0111>;
v0x55fff7696000_0 .net *"_ivl_0", 1 0, L_0x55fff7786e50;  1 drivers
S_0x55fff76960e0 .scope generate, "final_r_odd[9]" "final_r_odd[9]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76962e0 .param/l "i" 0 2 107, +C4<01001>;
v0x55fff76963c0_0 .net *"_ivl_0", 1 0, L_0x55fff77871b0;  1 drivers
S_0x55fff76964a0 .scope generate, "final_r_odd[11]" "final_r_odd[11]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76966a0 .param/l "i" 0 2 107, +C4<01011>;
v0x55fff7696780_0 .net *"_ivl_0", 1 0, L_0x55fff7787250;  1 drivers
S_0x55fff7696860 .scope generate, "final_r_odd[13]" "final_r_odd[13]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7696a60 .param/l "i" 0 2 107, +C4<01101>;
v0x55fff7696b40_0 .net *"_ivl_0", 1 0, L_0x55fff77875c0;  1 drivers
S_0x55fff7696c20 .scope generate, "final_r_odd[15]" "final_r_odd[15]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7696e20 .param/l "i" 0 2 107, +C4<01111>;
v0x55fff7696f00_0 .net *"_ivl_0", 1 0, L_0x55fff7787660;  1 drivers
S_0x55fff7696fe0 .scope generate, "final_r_odd[17]" "final_r_odd[17]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76971e0 .param/l "i" 0 2 107, +C4<010001>;
v0x55fff76972c0_0 .net *"_ivl_0", 1 0, L_0x55fff77879e0;  1 drivers
S_0x55fff76973a0 .scope generate, "final_r_odd[19]" "final_r_odd[19]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76975a0 .param/l "i" 0 2 107, +C4<010011>;
v0x55fff7697680_0 .net *"_ivl_0", 1 0, L_0x55fff7787a80;  1 drivers
S_0x55fff7697760 .scope generate, "final_r_odd[21]" "final_r_odd[21]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7697960 .param/l "i" 0 2 107, +C4<010101>;
v0x55fff7697a40_0 .net *"_ivl_0", 1 0, L_0x55fff7787e10;  1 drivers
S_0x55fff7697b20 .scope generate, "final_r_odd[23]" "final_r_odd[23]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7697d20 .param/l "i" 0 2 107, +C4<010111>;
v0x55fff7697e00_0 .net *"_ivl_0", 1 0, L_0x55fff7787eb0;  1 drivers
S_0x55fff7697ee0 .scope generate, "final_r_odd[25]" "final_r_odd[25]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76980e0 .param/l "i" 0 2 107, +C4<011001>;
v0x55fff76981c0_0 .net *"_ivl_0", 1 0, L_0x55fff7788250;  1 drivers
S_0x55fff76982a0 .scope generate, "final_r_odd[27]" "final_r_odd[27]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76984a0 .param/l "i" 0 2 107, +C4<011011>;
v0x55fff7698580_0 .net *"_ivl_0", 1 0, L_0x55fff77882f0;  1 drivers
S_0x55fff7698660 .scope generate, "final_r_odd[29]" "final_r_odd[29]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7698860 .param/l "i" 0 2 107, +C4<011101>;
v0x55fff7698940_0 .net *"_ivl_0", 1 0, L_0x55fff77886a0;  1 drivers
S_0x55fff7698a20 .scope generate, "final_r_odd[31]" "final_r_odd[31]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7698c20 .param/l "i" 0 2 107, +C4<011111>;
v0x55fff7698d00_0 .net *"_ivl_0", 1 0, L_0x55fff7788740;  1 drivers
S_0x55fff7698de0 .scope generate, "final_r_odd[33]" "final_r_odd[33]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7698fe0 .param/l "i" 0 2 107, +C4<0100001>;
v0x55fff76990a0_0 .net *"_ivl_0", 1 0, L_0x55fff7788b00;  1 drivers
S_0x55fff76991a0 .scope generate, "final_r_odd[35]" "final_r_odd[35]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76993a0 .param/l "i" 0 2 107, +C4<0100011>;
v0x55fff7699460_0 .net *"_ivl_0", 1 0, L_0x55fff7788ba0;  1 drivers
S_0x55fff7699560 .scope generate, "final_r_odd[37]" "final_r_odd[37]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7699760 .param/l "i" 0 2 107, +C4<0100101>;
v0x55fff7699820_0 .net *"_ivl_0", 1 0, L_0x55fff7788f70;  1 drivers
S_0x55fff7699920 .scope generate, "final_r_odd[39]" "final_r_odd[39]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7699b20 .param/l "i" 0 2 107, +C4<0100111>;
v0x55fff7699be0_0 .net *"_ivl_0", 1 0, L_0x55fff7789010;  1 drivers
S_0x55fff7699ce0 .scope generate, "final_r_odd[41]" "final_r_odd[41]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff7699ee0 .param/l "i" 0 2 107, +C4<0101001>;
v0x55fff7699fa0_0 .net *"_ivl_0", 1 0, L_0x55fff77893f0;  1 drivers
S_0x55fff769a0a0 .scope generate, "final_r_odd[43]" "final_r_odd[43]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769a2a0 .param/l "i" 0 2 107, +C4<0101011>;
v0x55fff769a360_0 .net *"_ivl_0", 1 0, L_0x55fff7789490;  1 drivers
S_0x55fff769a460 .scope generate, "final_r_odd[45]" "final_r_odd[45]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769a660 .param/l "i" 0 2 107, +C4<0101101>;
v0x55fff769a720_0 .net *"_ivl_0", 1 0, L_0x55fff7789880;  1 drivers
S_0x55fff769a820 .scope generate, "final_r_odd[47]" "final_r_odd[47]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769aa20 .param/l "i" 0 2 107, +C4<0101111>;
v0x55fff769aae0_0 .net *"_ivl_0", 1 0, L_0x55fff7789920;  1 drivers
S_0x55fff769abe0 .scope generate, "final_r_odd[49]" "final_r_odd[49]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769ade0 .param/l "i" 0 2 107, +C4<0110001>;
v0x55fff769aea0_0 .net *"_ivl_0", 1 0, L_0x55fff7789d20;  1 drivers
S_0x55fff769afa0 .scope generate, "final_r_odd[51]" "final_r_odd[51]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769b1a0 .param/l "i" 0 2 107, +C4<0110011>;
v0x55fff769b260_0 .net *"_ivl_0", 1 0, L_0x55fff7789dc0;  1 drivers
S_0x55fff769b360 .scope generate, "final_r_odd[53]" "final_r_odd[53]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769b560 .param/l "i" 0 2 107, +C4<0110101>;
v0x55fff769b620_0 .net *"_ivl_0", 1 0, L_0x55fff778a1d0;  1 drivers
S_0x55fff769b720 .scope generate, "final_r_odd[55]" "final_r_odd[55]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769b920 .param/l "i" 0 2 107, +C4<0110111>;
v0x55fff769b9e0_0 .net *"_ivl_0", 1 0, L_0x55fff778a270;  1 drivers
S_0x55fff769bae0 .scope generate, "final_r_odd[57]" "final_r_odd[57]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769bce0 .param/l "i" 0 2 107, +C4<0111001>;
v0x55fff769bda0_0 .net *"_ivl_0", 1 0, L_0x55fff778a690;  1 drivers
S_0x55fff769bea0 .scope generate, "final_r_odd[59]" "final_r_odd[59]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769c0a0 .param/l "i" 0 2 107, +C4<0111011>;
v0x55fff769c160_0 .net *"_ivl_0", 1 0, L_0x55fff778a730;  1 drivers
S_0x55fff769c260 .scope generate, "final_r_odd[61]" "final_r_odd[61]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769c460 .param/l "i" 0 2 107, +C4<0111101>;
v0x55fff769c520_0 .net *"_ivl_0", 1 0, L_0x55fff778ab60;  1 drivers
S_0x55fff769c620 .scope generate, "final_r_odd[63]" "final_r_odd[63]" 2 107, 2 107 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769c820 .param/l "i" 0 2 107, +C4<0111111>;
v0x55fff769c8e0_0 .net *"_ivl_0", 1 0, L_0x55fff778ac00;  1 drivers
S_0x55fff769c9e0 .scope generate, "second_half_level[0]" "second_half_level[0]" 2 94, 2 94 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769cbe0 .param/l "i" 0 2 94, +C4<00>;
v0x55fff769dcf0_0 .net *"_ivl_0", 93 0, L_0x55fff77719e0;  1 drivers
v0x55fff769ddd0_0 .net *"_ivl_1", 31 0, L_0x55fff7771a80;  1 drivers
S_0x55fff769ccc0 .scope generate, "second_half_level_logic[47]" "second_half_level_logic[47]" 2 96, 2 96 0, S_0x55fff769c9e0;
 .timescale 0 0;
P_0x55fff769cec0 .param/l "j" 0 2 96, +C4<0101111>;
S_0x55fff769cf80 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff769ccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7771cb0 .functor AND 1, L_0x55fff7771b70, L_0x55fff7771c10, C4<1>, C4<1>;
L_0x55fff7772090 .functor AND 1, L_0x55fff7771eb0, L_0x55fff7771fa0, C4<1>, C4<1>;
L_0x55fff7772280 .functor OR 1, L_0x55fff7772090, L_0x55fff77721a0, C4<0>, C4<0>;
v0x55fff769d1f0_0 .net *"_ivl_12", 0 0, L_0x55fff7771eb0;  1 drivers
v0x55fff769d2f0_0 .net *"_ivl_14", 0 0, L_0x55fff7771fa0;  1 drivers
v0x55fff769d3d0_0 .net *"_ivl_15", 0 0, L_0x55fff7772090;  1 drivers
v0x55fff769d490_0 .net *"_ivl_18", 0 0, L_0x55fff77721a0;  1 drivers
v0x55fff769d570_0 .net *"_ivl_19", 0 0, L_0x55fff7772280;  1 drivers
v0x55fff769d6a0_0 .net *"_ivl_3", 0 0, L_0x55fff7771b70;  1 drivers
v0x55fff769d780_0 .net *"_ivl_5", 0 0, L_0x55fff7771c10;  1 drivers
v0x55fff769d860_0 .net *"_ivl_6", 0 0, L_0x55fff7771cb0;  1 drivers
v0x55fff769d940_0 .net "qh", 1 0, L_0x55fff7772480;  1 drivers
v0x55fff769dab0_0 .net "ql", 1 0, L_0x55fff77723e0;  1 drivers
v0x55fff769db90_0 .net "r", 1 0, L_0x55fff7771dc0;  1 drivers
L_0x55fff7771b70 .part L_0x55fff7772480, 0, 1;
L_0x55fff7771c10 .part L_0x55fff77723e0, 0, 1;
L_0x55fff7771dc0 .concat8 [ 1 1 0 0], L_0x55fff7771cb0, L_0x55fff7772280;
L_0x55fff7771eb0 .part L_0x55fff7772480, 0, 1;
L_0x55fff7771fa0 .part L_0x55fff77723e0, 1, 1;
L_0x55fff77721a0 .part L_0x55fff7772480, 1, 1;
S_0x55fff769deb0 .scope generate, "second_half_level[1]" "second_half_level[1]" 2 94, 2 94 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff769e470 .param/l "i" 0 2 94, +C4<01>;
v0x55fff76a1aa0_0 .net *"_ivl_0", 45 0, L_0x55fff77725b0;  1 drivers
v0x55fff76a1b80_0 .net *"_ivl_1", 15 0, L_0x55fff7772650;  1 drivers
S_0x55fff769e550 .scope generate, "second_half_level_logic[23]" "second_half_level_logic[23]" 2 96, 2 96 0, S_0x55fff769deb0;
 .timescale 0 0;
P_0x55fff769e750 .param/l "j" 0 2 96, +C4<010111>;
S_0x55fff769e830 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff769e550;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7772870 .functor AND 1, L_0x55fff7772730, L_0x55fff77727d0, C4<1>, C4<1>;
L_0x55fff7772bb0 .functor AND 1, L_0x55fff77729d0, L_0x55fff7772ac0, C4<1>, C4<1>;
L_0x55fff7772da0 .functor OR 1, L_0x55fff7772bb0, L_0x55fff7772cc0, C4<0>, C4<0>;
v0x55fff769ea80_0 .net *"_ivl_12", 0 0, L_0x55fff77729d0;  1 drivers
v0x55fff769eb80_0 .net *"_ivl_14", 0 0, L_0x55fff7772ac0;  1 drivers
v0x55fff769ec60_0 .net *"_ivl_15", 0 0, L_0x55fff7772bb0;  1 drivers
v0x55fff769ed20_0 .net *"_ivl_18", 0 0, L_0x55fff7772cc0;  1 drivers
v0x55fff769ee00_0 .net *"_ivl_19", 0 0, L_0x55fff7772da0;  1 drivers
v0x55fff769ef30_0 .net *"_ivl_3", 0 0, L_0x55fff7772730;  1 drivers
v0x55fff769f010_0 .net *"_ivl_5", 0 0, L_0x55fff77727d0;  1 drivers
v0x55fff769f0f0_0 .net *"_ivl_6", 0 0, L_0x55fff7772870;  1 drivers
v0x55fff769f1d0_0 .net "qh", 1 0, L_0x55fff7772fa0;  1 drivers
v0x55fff769f340_0 .net "ql", 1 0, L_0x55fff7772f00;  1 drivers
v0x55fff769f420_0 .net "r", 1 0, L_0x55fff77728e0;  1 drivers
L_0x55fff7772730 .part L_0x55fff7772fa0, 0, 1;
L_0x55fff77727d0 .part L_0x55fff7772f00, 0, 1;
L_0x55fff77728e0 .concat8 [ 1 1 0 0], L_0x55fff7772870, L_0x55fff7772da0;
L_0x55fff77729d0 .part L_0x55fff7772fa0, 0, 1;
L_0x55fff7772ac0 .part L_0x55fff7772f00, 1, 1;
L_0x55fff7772cc0 .part L_0x55fff7772fa0, 1, 1;
S_0x55fff769f580 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff769e550;
 .timescale 0 0;
v0x55fff769f710_0 .net *"_ivl_0", 29 0, L_0x55fff7773120;  1 drivers
S_0x55fff769f7f0 .scope generate, "second_half_level_logic[39]" "second_half_level_logic[39]" 2 96, 2 96 0, S_0x55fff769deb0;
 .timescale 0 0;
P_0x55fff769fa10 .param/l "j" 0 2 96, +C4<0100111>;
S_0x55fff769fab0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff769f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7773300 .functor AND 1, L_0x55fff77731c0, L_0x55fff7773260, C4<1>, C4<1>;
L_0x55fff7773690 .functor AND 1, L_0x55fff77734b0, L_0x55fff77735a0, C4<1>, C4<1>;
L_0x55fff7773840 .functor OR 1, L_0x55fff7773690, L_0x55fff77737a0, C4<0>, C4<0>;
v0x55fff769fd20_0 .net *"_ivl_12", 0 0, L_0x55fff77734b0;  1 drivers
v0x55fff769fe20_0 .net *"_ivl_14", 0 0, L_0x55fff77735a0;  1 drivers
v0x55fff769ff00_0 .net *"_ivl_15", 0 0, L_0x55fff7773690;  1 drivers
v0x55fff769ffc0_0 .net *"_ivl_18", 0 0, L_0x55fff77737a0;  1 drivers
v0x55fff76a00a0_0 .net *"_ivl_19", 0 0, L_0x55fff7773840;  1 drivers
v0x55fff76a01d0_0 .net *"_ivl_3", 0 0, L_0x55fff77731c0;  1 drivers
v0x55fff76a02b0_0 .net *"_ivl_5", 0 0, L_0x55fff7773260;  1 drivers
v0x55fff76a0390_0 .net *"_ivl_6", 0 0, L_0x55fff7773300;  1 drivers
v0x55fff76a0470_0 .net "qh", 1 0, L_0x55fff7773aa0;  1 drivers
v0x55fff76a05e0_0 .net "ql", 1 0, L_0x55fff77739a0;  1 drivers
v0x55fff76a06c0_0 .net "r", 1 0, L_0x55fff77733c0;  1 drivers
L_0x55fff77731c0 .part L_0x55fff7773aa0, 0, 1;
L_0x55fff7773260 .part L_0x55fff77739a0, 0, 1;
L_0x55fff77733c0 .concat8 [ 1 1 0 0], L_0x55fff7773300, L_0x55fff7773840;
L_0x55fff77734b0 .part L_0x55fff7773aa0, 0, 1;
L_0x55fff77735a0 .part L_0x55fff77739a0, 1, 1;
L_0x55fff77737a0 .part L_0x55fff7773aa0, 1, 1;
S_0x55fff76a0820 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff769f7f0;
 .timescale 0 0;
v0x55fff76a09b0_0 .net *"_ivl_0", 29 0, L_0x55fff7773b40;  1 drivers
S_0x55fff76a0a90 .scope generate, "second_half_level_logic[55]" "second_half_level_logic[55]" 2 96, 2 96 0, S_0x55fff769deb0;
 .timescale 0 0;
P_0x55fff76a0c90 .param/l "j" 0 2 96, +C4<0110111>;
S_0x55fff76a0d30 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76a0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7773d90 .functor AND 1, L_0x55fff7773c50, L_0x55fff7773cf0, C4<1>, C4<1>;
L_0x55fff77740d0 .functor AND 1, L_0x55fff7773ef0, L_0x55fff7773fe0, C4<1>, C4<1>;
L_0x55fff77742c0 .functor OR 1, L_0x55fff77740d0, L_0x55fff77741e0, C4<0>, C4<0>;
v0x55fff76a0fa0_0 .net *"_ivl_12", 0 0, L_0x55fff7773ef0;  1 drivers
v0x55fff76a10a0_0 .net *"_ivl_14", 0 0, L_0x55fff7773fe0;  1 drivers
v0x55fff76a1180_0 .net *"_ivl_15", 0 0, L_0x55fff77740d0;  1 drivers
v0x55fff76a1240_0 .net *"_ivl_18", 0 0, L_0x55fff77741e0;  1 drivers
v0x55fff76a1320_0 .net *"_ivl_19", 0 0, L_0x55fff77742c0;  1 drivers
v0x55fff76a1450_0 .net *"_ivl_3", 0 0, L_0x55fff7773c50;  1 drivers
v0x55fff76a1530_0 .net *"_ivl_5", 0 0, L_0x55fff7773cf0;  1 drivers
v0x55fff76a1610_0 .net *"_ivl_6", 0 0, L_0x55fff7773d90;  1 drivers
v0x55fff76a16f0_0 .net "qh", 1 0, L_0x55fff77744c0;  1 drivers
v0x55fff76a1860_0 .net "ql", 1 0, L_0x55fff7774420;  1 drivers
v0x55fff76a1940_0 .net "r", 1 0, L_0x55fff7773e00;  1 drivers
L_0x55fff7773c50 .part L_0x55fff77744c0, 0, 1;
L_0x55fff7773cf0 .part L_0x55fff7774420, 0, 1;
L_0x55fff7773e00 .concat8 [ 1 1 0 0], L_0x55fff7773d90, L_0x55fff77742c0;
L_0x55fff7773ef0 .part L_0x55fff77744c0, 0, 1;
L_0x55fff7773fe0 .part L_0x55fff7774420, 1, 1;
L_0x55fff77741e0 .part L_0x55fff77744c0, 1, 1;
S_0x55fff76a1c60 .scope generate, "second_half_level[2]" "second_half_level[2]" 2 94, 2 94 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76a1e10 .param/l "i" 0 2 94, +C4<010>;
v0x55fff76c9f40_0 .net *"_ivl_0", 21 0, L_0x55fff7774670;  1 drivers
v0x55fff76ca020_0 .net *"_ivl_1", 7 0, L_0x55fff7774710;  1 drivers
S_0x55fff76a1ef0 .scope generate, "second_half_level_logic[11]" "second_half_level_logic[11]" 2 96, 2 96 0, S_0x55fff76a1c60;
 .timescale 0 0;
P_0x55fff76a20f0 .param/l "j" 0 2 96, +C4<01011>;
S_0x55fff76a21d0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76a1ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7773be0 .functor AND 1, L_0x55fff7774840, L_0x55fff77748e0, C4<1>, C4<1>;
L_0x55fff7774ca0 .functor AND 1, L_0x55fff7774ac0, L_0x55fff7774bb0, C4<1>, C4<1>;
L_0x55fff7774e90 .functor OR 1, L_0x55fff7774ca0, L_0x55fff7774db0, C4<0>, C4<0>;
v0x55fff76a2420_0 .net *"_ivl_12", 0 0, L_0x55fff7774ac0;  1 drivers
v0x55fff76a2520_0 .net *"_ivl_14", 0 0, L_0x55fff7774bb0;  1 drivers
v0x55fff76a2600_0 .net *"_ivl_15", 0 0, L_0x55fff7774ca0;  1 drivers
v0x55fff76a26c0_0 .net *"_ivl_18", 0 0, L_0x55fff7774db0;  1 drivers
v0x55fff76a27a0_0 .net *"_ivl_19", 0 0, L_0x55fff7774e90;  1 drivers
v0x55fff76a28d0_0 .net *"_ivl_3", 0 0, L_0x55fff7774840;  1 drivers
v0x55fff76a29b0_0 .net *"_ivl_5", 0 0, L_0x55fff77748e0;  1 drivers
v0x55fff76a2a90_0 .net *"_ivl_6", 0 0, L_0x55fff7773be0;  1 drivers
v0x55fff76a2b70_0 .net "qh", 1 0, L_0x55fff7775090;  1 drivers
v0x55fff76a2ce0_0 .net "ql", 1 0, L_0x55fff7774ff0;  1 drivers
v0x55fff76a2dc0_0 .net "r", 1 0, L_0x55fff77749d0;  1 drivers
L_0x55fff7774840 .part L_0x55fff7775090, 0, 1;
L_0x55fff77748e0 .part L_0x55fff7774ff0, 0, 1;
L_0x55fff77749d0 .concat8 [ 1 1 0 0], L_0x55fff7773be0, L_0x55fff7774e90;
L_0x55fff7774ac0 .part L_0x55fff7775090, 0, 1;
L_0x55fff7774bb0 .part L_0x55fff7774ff0, 1, 1;
L_0x55fff7774db0 .part L_0x55fff7775090, 1, 1;
S_0x55fff76a2f20 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76a1ef0;
 .timescale 0 0;
v0x55fff76a30b0_0 .net *"_ivl_0", 13 0, L_0x55fff7775260;  1 drivers
S_0x55fff76a3190 .scope generate, "second_half_level_logic[19]" "second_half_level_logic[19]" 2 96, 2 96 0, S_0x55fff76a1c60;
 .timescale 0 0;
P_0x55fff76a33b0 .param/l "j" 0 2 96, +C4<010011>;
S_0x55fff76a3470 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76a3190;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7775440 .functor AND 1, L_0x55fff7775300, L_0x55fff77753a0, C4<1>, C4<1>;
L_0x55fff77757d0 .functor AND 1, L_0x55fff77755f0, L_0x55fff77756e0, C4<1>, C4<1>;
L_0x55fff77759c0 .functor OR 1, L_0x55fff77757d0, L_0x55fff77758e0, C4<0>, C4<0>;
v0x55fff76a36c0_0 .net *"_ivl_12", 0 0, L_0x55fff77755f0;  1 drivers
v0x55fff76a37c0_0 .net *"_ivl_14", 0 0, L_0x55fff77756e0;  1 drivers
v0x55fff76a38a0_0 .net *"_ivl_15", 0 0, L_0x55fff77757d0;  1 drivers
v0x55fff76a3960_0 .net *"_ivl_18", 0 0, L_0x55fff77758e0;  1 drivers
v0x55fff76a3a40_0 .net *"_ivl_19", 0 0, L_0x55fff77759c0;  1 drivers
v0x55fff76a3b70_0 .net *"_ivl_3", 0 0, L_0x55fff7775300;  1 drivers
v0x55fff76a3c50_0 .net *"_ivl_5", 0 0, L_0x55fff77753a0;  1 drivers
v0x55fff76a3d30_0 .net *"_ivl_6", 0 0, L_0x55fff7775440;  1 drivers
v0x55fff76a3e10_0 .net "qh", 1 0, L_0x55fff77751c0;  1 drivers
v0x55fff76a3f80_0 .net "ql", 1 0, L_0x55fff7775b20;  1 drivers
v0x55fff76a4060_0 .net "r", 1 0, L_0x55fff7775500;  1 drivers
L_0x55fff7775300 .part L_0x55fff77751c0, 0, 1;
L_0x55fff77753a0 .part L_0x55fff7775b20, 0, 1;
L_0x55fff7775500 .concat8 [ 1 1 0 0], L_0x55fff7775440, L_0x55fff77759c0;
L_0x55fff77755f0 .part L_0x55fff77751c0, 0, 1;
L_0x55fff77756e0 .part L_0x55fff7775b20, 1, 1;
L_0x55fff77758e0 .part L_0x55fff77751c0, 1, 1;
S_0x55fff76a41c0 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76a3190;
 .timescale 0 0;
v0x55fff76a4350_0 .net *"_ivl_0", 13 0, L_0x55fff7775c70;  1 drivers
S_0x55fff76a4430 .scope generate, "second_half_level_logic[27]" "second_half_level_logic[27]" 2 96, 2 96 0, S_0x55fff76a1c60;
 .timescale 0 0;
P_0x55fff76a4630 .param/l "j" 0 2 96, +C4<011011>;
S_0x55fff76a46f0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76a4430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7775e70 .functor AND 1, L_0x55fff7775bc0, L_0x55fff7775dd0, C4<1>, C4<1>;
L_0x55fff7776200 .functor AND 1, L_0x55fff7776020, L_0x55fff7776110, C4<1>, C4<1>;
L_0x55fff77763f0 .functor OR 1, L_0x55fff7776200, L_0x55fff7776310, C4<0>, C4<0>;
v0x55fff76a4940_0 .net *"_ivl_12", 0 0, L_0x55fff7776020;  1 drivers
v0x55fff76a4a40_0 .net *"_ivl_14", 0 0, L_0x55fff7776110;  1 drivers
v0x55fff76a4b20_0 .net *"_ivl_15", 0 0, L_0x55fff7776200;  1 drivers
v0x55fff76a4c10_0 .net *"_ivl_18", 0 0, L_0x55fff7776310;  1 drivers
v0x55fff76a4cf0_0 .net *"_ivl_19", 0 0, L_0x55fff77763f0;  1 drivers
v0x55fff76a4e20_0 .net *"_ivl_3", 0 0, L_0x55fff7775bc0;  1 drivers
v0x55fff76a4f00_0 .net *"_ivl_5", 0 0, L_0x55fff7775dd0;  1 drivers
v0x55fff76a4fe0_0 .net *"_ivl_6", 0 0, L_0x55fff7775e70;  1 drivers
v0x55fff76a50c0_0 .net "qh", 1 0, L_0x55fff77765f0;  1 drivers
v0x55fff76a5230_0 .net "ql", 1 0, L_0x55fff7776550;  1 drivers
v0x55fff76a5310_0 .net "r", 1 0, L_0x55fff7775f30;  1 drivers
L_0x55fff7775bc0 .part L_0x55fff77765f0, 0, 1;
L_0x55fff7775dd0 .part L_0x55fff7776550, 0, 1;
L_0x55fff7775f30 .concat8 [ 1 1 0 0], L_0x55fff7775e70, L_0x55fff77763f0;
L_0x55fff7776020 .part L_0x55fff77765f0, 0, 1;
L_0x55fff7776110 .part L_0x55fff7776550, 1, 1;
L_0x55fff7776310 .part L_0x55fff77765f0, 1, 1;
S_0x55fff76a5470 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76a4430;
 .timescale 0 0;
v0x55fff76a5600_0 .net *"_ivl_0", 13 0, L_0x55fff7775d10;  1 drivers
S_0x55fff76a56e0 .scope generate, "second_half_level_logic[35]" "second_half_level_logic[35]" 2 96, 2 96 0, S_0x55fff76a1c60;
 .timescale 0 0;
P_0x55fff76a58e0 .param/l "j" 0 2 96, +C4<0100011>;
S_0x55fff76a59a0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76a56e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7776930 .functor AND 1, L_0x55fff77767f0, L_0x55fff7776890, C4<1>, C4<1>;
L_0x55fff7776cc0 .functor AND 1, L_0x55fff7776ae0, L_0x55fff7776bd0, C4<1>, C4<1>;
L_0x55fff7776eb0 .functor OR 1, L_0x55fff7776cc0, L_0x55fff7776dd0, C4<0>, C4<0>;
v0x55fff76a5c10_0 .net *"_ivl_12", 0 0, L_0x55fff7776ae0;  1 drivers
v0x55fff76a5d10_0 .net *"_ivl_14", 0 0, L_0x55fff7776bd0;  1 drivers
v0x55fff76a5df0_0 .net *"_ivl_15", 0 0, L_0x55fff7776cc0;  1 drivers
v0x55fff76a5eb0_0 .net *"_ivl_18", 0 0, L_0x55fff7776dd0;  1 drivers
v0x55fff76a5f90_0 .net *"_ivl_19", 0 0, L_0x55fff7776eb0;  1 drivers
v0x55fff76a60c0_0 .net *"_ivl_3", 0 0, L_0x55fff77767f0;  1 drivers
v0x55fff76a61a0_0 .net *"_ivl_5", 0 0, L_0x55fff7776890;  1 drivers
v0x55fff76a6280_0 .net *"_ivl_6", 0 0, L_0x55fff7776930;  1 drivers
v0x55fff76a6360_0 .net "qh", 1 0, L_0x55fff7777190;  1 drivers
v0x55fff76a64d0_0 .net "ql", 1 0, L_0x55fff7777010;  1 drivers
v0x55fff76a65b0_0 .net "r", 1 0, L_0x55fff77769f0;  1 drivers
L_0x55fff77767f0 .part L_0x55fff7777190, 0, 1;
L_0x55fff7776890 .part L_0x55fff7777010, 0, 1;
L_0x55fff77769f0 .concat8 [ 1 1 0 0], L_0x55fff7776930, L_0x55fff7776eb0;
L_0x55fff7776ae0 .part L_0x55fff7777190, 0, 1;
L_0x55fff7776bd0 .part L_0x55fff7777010, 1, 1;
L_0x55fff7776dd0 .part L_0x55fff7777190, 1, 1;
S_0x55fff76a6710 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76a56e0;
 .timescale 0 0;
v0x55fff76a68a0_0 .net *"_ivl_0", 13 0, L_0x55fff77772c0;  1 drivers
S_0x55fff76a6980 .scope generate, "second_half_level_logic[43]" "second_half_level_logic[43]" 2 96, 2 96 0, S_0x55fff76a1c60;
 .timescale 0 0;
P_0x55fff76a6bd0 .param/l "j" 0 2 96, +C4<0101011>;
S_0x55fff76a6c90 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76a6980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7777590 .functor AND 1, L_0x55fff7777450, L_0x55fff77774f0, C4<1>, C4<1>;
L_0x55fff7777920 .functor AND 1, L_0x55fff7777740, L_0x55fff7777830, C4<1>, C4<1>;
L_0x55fff7777b10 .functor OR 1, L_0x55fff7777920, L_0x55fff7777a30, C4<0>, C4<0>;
v0x55fff76a6f00_0 .net *"_ivl_12", 0 0, L_0x55fff7777740;  1 drivers
v0x55fff76a7000_0 .net *"_ivl_14", 0 0, L_0x55fff7777830;  1 drivers
v0x55fff76a70e0_0 .net *"_ivl_15", 0 0, L_0x55fff7777920;  1 drivers
v0x55fff76a71a0_0 .net *"_ivl_18", 0 0, L_0x55fff7777a30;  1 drivers
v0x55fff76a7280_0 .net *"_ivl_19", 0 0, L_0x55fff7777b10;  1 drivers
v0x55fff76a73b0_0 .net *"_ivl_3", 0 0, L_0x55fff7777450;  1 drivers
v0x55fff76a7490_0 .net *"_ivl_5", 0 0, L_0x55fff77774f0;  1 drivers
v0x55fff76a7570_0 .net *"_ivl_6", 0 0, L_0x55fff7777590;  1 drivers
v0x55fff76a7650_0 .net "qh", 1 0, L_0x55fff7777d10;  1 drivers
v0x55fff76a77c0_0 .net "ql", 1 0, L_0x55fff7777c70;  1 drivers
v0x55fff76a78a0_0 .net "r", 1 0, L_0x55fff7777650;  1 drivers
L_0x55fff7777450 .part L_0x55fff7777d10, 0, 1;
L_0x55fff77774f0 .part L_0x55fff7777c70, 0, 1;
L_0x55fff7777650 .concat8 [ 1 1 0 0], L_0x55fff7777590, L_0x55fff7777b10;
L_0x55fff7777740 .part L_0x55fff7777d10, 0, 1;
L_0x55fff7777830 .part L_0x55fff7777c70, 1, 1;
L_0x55fff7777a30 .part L_0x55fff7777d10, 1, 1;
S_0x55fff76a7a00 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76a6980;
 .timescale 0 0;
v0x55fff76a7b90_0 .net *"_ivl_0", 13 0, L_0x55fff7777f40;  1 drivers
S_0x55fff76a7c70 .scope generate, "second_half_level_logic[51]" "second_half_level_logic[51]" 2 96, 2 96 0, S_0x55fff76a1c60;
 .timescale 0 0;
P_0x55fff76a7e70 .param/l "j" 0 2 96, +C4<0110011>;
S_0x55fff76a7f30 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76a7c70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7778120 .functor AND 1, L_0x55fff7777fe0, L_0x55fff7778080, C4<1>, C4<1>;
L_0x55fff77784b0 .functor AND 1, L_0x55fff77782d0, L_0x55fff77783c0, C4<1>, C4<1>;
L_0x55fff77786a0 .functor OR 1, L_0x55fff77784b0, L_0x55fff77785c0, C4<0>, C4<0>;
v0x55fff76a81a0_0 .net *"_ivl_12", 0 0, L_0x55fff77782d0;  1 drivers
v0x55fff76a82a0_0 .net *"_ivl_14", 0 0, L_0x55fff77783c0;  1 drivers
v0x55fff76a8380_0 .net *"_ivl_15", 0 0, L_0x55fff77784b0;  1 drivers
v0x55fff76a8440_0 .net *"_ivl_18", 0 0, L_0x55fff77785c0;  1 drivers
v0x55fff76a8520_0 .net *"_ivl_19", 0 0, L_0x55fff77786a0;  1 drivers
v0x55fff76a8650_0 .net *"_ivl_3", 0 0, L_0x55fff7777fe0;  1 drivers
v0x55fff76a8730_0 .net *"_ivl_5", 0 0, L_0x55fff7778080;  1 drivers
v0x55fff76a8810_0 .net *"_ivl_6", 0 0, L_0x55fff7778120;  1 drivers
v0x55fff76a88f0_0 .net "qh", 1 0, L_0x55fff77789b0;  1 drivers
v0x55fff76a8a60_0 .net "ql", 1 0, L_0x55fff7778800;  1 drivers
v0x55fff76a8b40_0 .net "r", 1 0, L_0x55fff77781e0;  1 drivers
L_0x55fff7777fe0 .part L_0x55fff77789b0, 0, 1;
L_0x55fff7778080 .part L_0x55fff7778800, 0, 1;
L_0x55fff77781e0 .concat8 [ 1 1 0 0], L_0x55fff7778120, L_0x55fff77786a0;
L_0x55fff77782d0 .part L_0x55fff77789b0, 0, 1;
L_0x55fff77783c0 .part L_0x55fff7778800, 1, 1;
L_0x55fff77785c0 .part L_0x55fff77789b0, 1, 1;
S_0x55fff76a8ca0 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76a7c70;
 .timescale 0 0;
v0x55fff76a8e30_0 .net *"_ivl_0", 13 0, L_0x55fff7778ae0;  1 drivers
S_0x55fff76a8f10 .scope generate, "second_half_level_logic[59]" "second_half_level_logic[59]" 2 96, 2 96 0, S_0x55fff76a1c60;
 .timescale 0 0;
P_0x55fff76a9110 .param/l "j" 0 2 96, +C4<0111011>;
S_0x55fff76a91d0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76a8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7778de0 .functor AND 1, L_0x55fff7778ca0, L_0x55fff7778d40, C4<1>, C4<1>;
L_0x55fff7779170 .functor AND 1, L_0x55fff7778f90, L_0x55fff7779080, C4<1>, C4<1>;
L_0x55fff7779360 .functor OR 1, L_0x55fff7779170, L_0x55fff7779280, C4<0>, C4<0>;
v0x55fff76a9440_0 .net *"_ivl_12", 0 0, L_0x55fff7778f90;  1 drivers
v0x55fff76a9540_0 .net *"_ivl_14", 0 0, L_0x55fff7779080;  1 drivers
v0x55fff76a9620_0 .net *"_ivl_15", 0 0, L_0x55fff7779170;  1 drivers
v0x55fff76a96e0_0 .net *"_ivl_18", 0 0, L_0x55fff7779280;  1 drivers
v0x55fff76a97c0_0 .net *"_ivl_19", 0 0, L_0x55fff7779360;  1 drivers
v0x55fff76a98f0_0 .net *"_ivl_3", 0 0, L_0x55fff7778ca0;  1 drivers
v0x55fff76a99d0_0 .net *"_ivl_5", 0 0, L_0x55fff7778d40;  1 drivers
v0x55fff76a9ab0_0 .net *"_ivl_6", 0 0, L_0x55fff7778de0;  1 drivers
v0x55fff76a9b90_0 .net "qh", 1 0, L_0x55fff7779560;  1 drivers
v0x55fff76c9d00_0 .net "ql", 1 0, L_0x55fff77794c0;  1 drivers
v0x55fff76c9de0_0 .net "r", 1 0, L_0x55fff7778ea0;  1 drivers
L_0x55fff7778ca0 .part L_0x55fff7779560, 0, 1;
L_0x55fff7778d40 .part L_0x55fff77794c0, 0, 1;
L_0x55fff7778ea0 .concat8 [ 1 1 0 0], L_0x55fff7778de0, L_0x55fff7779360;
L_0x55fff7778f90 .part L_0x55fff7779560, 0, 1;
L_0x55fff7779080 .part L_0x55fff77794c0, 1, 1;
L_0x55fff7779280 .part L_0x55fff7779560, 1, 1;
S_0x55fff76ca100 .scope generate, "second_half_level[3]" "second_half_level[3]" 2 94, 2 94 0, S_0x55fff76763b0;
 .timescale 0 0;
P_0x55fff76ca2b0 .param/l "i" 0 2 94, +C4<011>;
v0x55fff76db8f0_0 .net *"_ivl_0", 9 0, L_0x55fff7778b80;  1 drivers
v0x55fff76db9d0_0 .net *"_ivl_1", 3 0, L_0x55fff77797c0;  1 drivers
S_0x55fff76ca390 .scope generate, "second_half_level_logic[5]" "second_half_level_logic[5]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76ca590 .param/l "j" 0 2 96, +C4<0101>;
S_0x55fff76ca670 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76ca390;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7778c20 .functor AND 1, L_0x55fff77799a0, L_0x55fff7779a40, C4<1>, C4<1>;
L_0x55fff7779e00 .functor AND 1, L_0x55fff7779c20, L_0x55fff7779d10, C4<1>, C4<1>;
L_0x55fff7779ff0 .functor OR 1, L_0x55fff7779e00, L_0x55fff7779f10, C4<0>, C4<0>;
v0x55fff76ca8c0_0 .net *"_ivl_12", 0 0, L_0x55fff7779c20;  1 drivers
v0x55fff76ca9c0_0 .net *"_ivl_14", 0 0, L_0x55fff7779d10;  1 drivers
v0x55fff76caaa0_0 .net *"_ivl_15", 0 0, L_0x55fff7779e00;  1 drivers
v0x55fff76cab60_0 .net *"_ivl_18", 0 0, L_0x55fff7779f10;  1 drivers
v0x55fff76cac40_0 .net *"_ivl_19", 0 0, L_0x55fff7779ff0;  1 drivers
v0x55fff76cad70_0 .net *"_ivl_3", 0 0, L_0x55fff77799a0;  1 drivers
v0x55fff76cae50_0 .net *"_ivl_5", 0 0, L_0x55fff7779a40;  1 drivers
v0x55fff76caf30_0 .net *"_ivl_6", 0 0, L_0x55fff7778c20;  1 drivers
v0x55fff76cb010_0 .net "qh", 1 0, L_0x55fff777a1f0;  1 drivers
v0x55fff76cb180_0 .net "ql", 1 0, L_0x55fff777a150;  1 drivers
v0x55fff76cb260_0 .net "r", 1 0, L_0x55fff7779b30;  1 drivers
L_0x55fff77799a0 .part L_0x55fff777a1f0, 0, 1;
L_0x55fff7779a40 .part L_0x55fff777a150, 0, 1;
L_0x55fff7779b30 .concat8 [ 1 1 0 0], L_0x55fff7778c20, L_0x55fff7779ff0;
L_0x55fff7779c20 .part L_0x55fff777a1f0, 0, 1;
L_0x55fff7779d10 .part L_0x55fff777a150, 1, 1;
L_0x55fff7779f10 .part L_0x55fff777a1f0, 1, 1;
S_0x55fff76cb3c0 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76ca390;
 .timescale 0 0;
v0x55fff76cb550_0 .net *"_ivl_0", 5 0, L_0x55fff777a470;  1 drivers
S_0x55fff76cb630 .scope generate, "second_half_level_logic[9]" "second_half_level_logic[9]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76cb850 .param/l "j" 0 2 96, +C4<01001>;
S_0x55fff76cb910 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76cb630;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff777a650 .functor AND 1, L_0x55fff777a510, L_0x55fff777a5b0, C4<1>, C4<1>;
L_0x55fff777a9e0 .functor AND 1, L_0x55fff777a800, L_0x55fff777a8f0, C4<1>, C4<1>;
L_0x55fff777abd0 .functor OR 1, L_0x55fff777a9e0, L_0x55fff777aaf0, C4<0>, C4<0>;
v0x55fff76cbb60_0 .net *"_ivl_12", 0 0, L_0x55fff777a800;  1 drivers
v0x55fff76cbc60_0 .net *"_ivl_14", 0 0, L_0x55fff777a8f0;  1 drivers
v0x55fff76cbd40_0 .net *"_ivl_15", 0 0, L_0x55fff777a9e0;  1 drivers
v0x55fff76cbe00_0 .net *"_ivl_18", 0 0, L_0x55fff777aaf0;  1 drivers
v0x55fff76cbee0_0 .net *"_ivl_19", 0 0, L_0x55fff777abd0;  1 drivers
v0x55fff76cc010_0 .net *"_ivl_3", 0 0, L_0x55fff777a510;  1 drivers
v0x55fff76cc0f0_0 .net *"_ivl_5", 0 0, L_0x55fff777a5b0;  1 drivers
v0x55fff76cc1d0_0 .net *"_ivl_6", 0 0, L_0x55fff777a650;  1 drivers
v0x55fff76cc2b0_0 .net "qh", 1 0, L_0x55fff777af30;  1 drivers
v0x55fff76cc420_0 .net "ql", 1 0, L_0x55fff777ad30;  1 drivers
v0x55fff76cc500_0 .net "r", 1 0, L_0x55fff777a710;  1 drivers
L_0x55fff777a510 .part L_0x55fff777af30, 0, 1;
L_0x55fff777a5b0 .part L_0x55fff777ad30, 0, 1;
L_0x55fff777a710 .concat8 [ 1 1 0 0], L_0x55fff777a650, L_0x55fff777abd0;
L_0x55fff777a800 .part L_0x55fff777af30, 0, 1;
L_0x55fff777a8f0 .part L_0x55fff777ad30, 1, 1;
L_0x55fff777aaf0 .part L_0x55fff777af30, 1, 1;
S_0x55fff76cc660 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76cb630;
 .timescale 0 0;
v0x55fff76cc7f0_0 .net *"_ivl_0", 5 0, L_0x55fff777b060;  1 drivers
S_0x55fff76cc8d0 .scope generate, "second_half_level_logic[13]" "second_half_level_logic[13]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76ccad0 .param/l "j" 0 2 96, +C4<01101>;
S_0x55fff76ccb90 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76cc8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff777b3b0 .functor AND 1, L_0x55fff777b270, L_0x55fff777b310, C4<1>, C4<1>;
L_0x55fff777b740 .functor AND 1, L_0x55fff777b560, L_0x55fff777b650, C4<1>, C4<1>;
L_0x55fff777b930 .functor OR 1, L_0x55fff777b740, L_0x55fff777b850, C4<0>, C4<0>;
v0x55fff76ccde0_0 .net *"_ivl_12", 0 0, L_0x55fff777b560;  1 drivers
v0x55fff76ccee0_0 .net *"_ivl_14", 0 0, L_0x55fff777b650;  1 drivers
v0x55fff76ccfc0_0 .net *"_ivl_15", 0 0, L_0x55fff777b740;  1 drivers
v0x55fff76cd080_0 .net *"_ivl_18", 0 0, L_0x55fff777b850;  1 drivers
v0x55fff76cd160_0 .net *"_ivl_19", 0 0, L_0x55fff777b930;  1 drivers
v0x55fff76cd290_0 .net *"_ivl_3", 0 0, L_0x55fff777b270;  1 drivers
v0x55fff76cd370_0 .net *"_ivl_5", 0 0, L_0x55fff777b310;  1 drivers
v0x55fff76cd450_0 .net *"_ivl_6", 0 0, L_0x55fff777b3b0;  1 drivers
v0x55fff76cd530_0 .net "qh", 1 0, L_0x55fff777bb30;  1 drivers
v0x55fff76cd6a0_0 .net "ql", 1 0, L_0x55fff777ba90;  1 drivers
v0x55fff76cd780_0 .net "r", 1 0, L_0x55fff777b470;  1 drivers
L_0x55fff777b270 .part L_0x55fff777bb30, 0, 1;
L_0x55fff777b310 .part L_0x55fff777ba90, 0, 1;
L_0x55fff777b470 .concat8 [ 1 1 0 0], L_0x55fff777b3b0, L_0x55fff777b930;
L_0x55fff777b560 .part L_0x55fff777bb30, 0, 1;
L_0x55fff777b650 .part L_0x55fff777ba90, 1, 1;
L_0x55fff777b850 .part L_0x55fff777bb30, 1, 1;
S_0x55fff76cd8e0 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76cc8d0;
 .timescale 0 0;
v0x55fff76cda70_0 .net *"_ivl_0", 5 0, L_0x55fff777bde0;  1 drivers
S_0x55fff76cdb50 .scope generate, "second_half_level_logic[17]" "second_half_level_logic[17]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76cdd50 .param/l "j" 0 2 96, +C4<010001>;
S_0x55fff76cde30 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76cdb50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff777bfc0 .functor AND 1, L_0x55fff777be80, L_0x55fff777bf20, C4<1>, C4<1>;
L_0x55fff777c350 .functor AND 1, L_0x55fff777c170, L_0x55fff777c260, C4<1>, C4<1>;
L_0x55fff777c540 .functor OR 1, L_0x55fff777c350, L_0x55fff777c460, C4<0>, C4<0>;
v0x55fff76ce080_0 .net *"_ivl_12", 0 0, L_0x55fff777c170;  1 drivers
v0x55fff76ce180_0 .net *"_ivl_14", 0 0, L_0x55fff777c260;  1 drivers
v0x55fff76ce260_0 .net *"_ivl_15", 0 0, L_0x55fff777c350;  1 drivers
v0x55fff76ce320_0 .net *"_ivl_18", 0 0, L_0x55fff777c460;  1 drivers
v0x55fff76ce400_0 .net *"_ivl_19", 0 0, L_0x55fff777c540;  1 drivers
v0x55fff76ce530_0 .net *"_ivl_3", 0 0, L_0x55fff777be80;  1 drivers
v0x55fff76ce610_0 .net *"_ivl_5", 0 0, L_0x55fff777bf20;  1 drivers
v0x55fff76ce6f0_0 .net *"_ivl_6", 0 0, L_0x55fff777bfc0;  1 drivers
v0x55fff76ce7d0_0 .net "qh", 1 0, L_0x55fff777c8d0;  1 drivers
v0x55fff76ce940_0 .net "ql", 1 0, L_0x55fff777c6a0;  1 drivers
v0x55fff76cea20_0 .net "r", 1 0, L_0x55fff777c080;  1 drivers
L_0x55fff777be80 .part L_0x55fff777c8d0, 0, 1;
L_0x55fff777bf20 .part L_0x55fff777c6a0, 0, 1;
L_0x55fff777c080 .concat8 [ 1 1 0 0], L_0x55fff777bfc0, L_0x55fff777c540;
L_0x55fff777c170 .part L_0x55fff777c8d0, 0, 1;
L_0x55fff777c260 .part L_0x55fff777c6a0, 1, 1;
L_0x55fff777c460 .part L_0x55fff777c8d0, 1, 1;
S_0x55fff76ceb80 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76cdb50;
 .timescale 0 0;
v0x55fff76ced10_0 .net *"_ivl_0", 5 0, L_0x55fff777ca00;  1 drivers
S_0x55fff76cedf0 .scope generate, "second_half_level_logic[21]" "second_half_level_logic[21]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76cf040 .param/l "j" 0 2 96, +C4<010101>;
S_0x55fff76cf120 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76cedf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff777cd80 .functor AND 1, L_0x55fff777cc40, L_0x55fff777cce0, C4<1>, C4<1>;
L_0x55fff777d070 .functor AND 1, L_0x55fff777cf30, L_0x55fff777cfd0, C4<1>, C4<1>;
L_0x55fff777d260 .functor OR 1, L_0x55fff777d070, L_0x55fff777d180, C4<0>, C4<0>;
v0x55fff76cf370_0 .net *"_ivl_12", 0 0, L_0x55fff777cf30;  1 drivers
v0x55fff76cf470_0 .net *"_ivl_14", 0 0, L_0x55fff777cfd0;  1 drivers
v0x55fff76cf550_0 .net *"_ivl_15", 0 0, L_0x55fff777d070;  1 drivers
v0x55fff76cf610_0 .net *"_ivl_18", 0 0, L_0x55fff777d180;  1 drivers
v0x55fff76cf6f0_0 .net *"_ivl_19", 0 0, L_0x55fff777d260;  1 drivers
v0x55fff76cf820_0 .net *"_ivl_3", 0 0, L_0x55fff777cc40;  1 drivers
v0x55fff76cf900_0 .net *"_ivl_5", 0 0, L_0x55fff777cce0;  1 drivers
v0x55fff76cf9e0_0 .net *"_ivl_6", 0 0, L_0x55fff777cd80;  1 drivers
v0x55fff76cfac0_0 .net "qh", 1 0, L_0x55fff777d460;  1 drivers
v0x55fff76cfc30_0 .net "ql", 1 0, L_0x55fff777d3c0;  1 drivers
v0x55fff76cfd10_0 .net "r", 1 0, L_0x55fff777ce40;  1 drivers
L_0x55fff777cc40 .part L_0x55fff777d460, 0, 1;
L_0x55fff777cce0 .part L_0x55fff777d3c0, 0, 1;
L_0x55fff777ce40 .concat8 [ 1 1 0 0], L_0x55fff777cd80, L_0x55fff777d260;
L_0x55fff777cf30 .part L_0x55fff777d460, 0, 1;
L_0x55fff777cfd0 .part L_0x55fff777d3c0, 1, 1;
L_0x55fff777d180 .part L_0x55fff777d460, 1, 1;
S_0x55fff76cfe70 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76cedf0;
 .timescale 0 0;
v0x55fff76d0000_0 .net *"_ivl_0", 5 0, L_0x55fff777d740;  1 drivers
S_0x55fff76d00e0 .scope generate, "second_half_level_logic[25]" "second_half_level_logic[25]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76d02e0 .param/l "j" 0 2 96, +C4<011001>;
S_0x55fff76d03c0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76d00e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff777d920 .functor AND 1, L_0x55fff777d7e0, L_0x55fff777d880, C4<1>, C4<1>;
L_0x55fff777dd00 .functor AND 1, L_0x55fff777db20, L_0x55fff777dc10, C4<1>, C4<1>;
L_0x55fff777def0 .functor OR 1, L_0x55fff777dd00, L_0x55fff777de10, C4<0>, C4<0>;
v0x55fff76d0610_0 .net *"_ivl_12", 0 0, L_0x55fff777db20;  1 drivers
v0x55fff76d0710_0 .net *"_ivl_14", 0 0, L_0x55fff777dc10;  1 drivers
v0x55fff76d07f0_0 .net *"_ivl_15", 0 0, L_0x55fff777dd00;  1 drivers
v0x55fff76d08b0_0 .net *"_ivl_18", 0 0, L_0x55fff777de10;  1 drivers
v0x55fff76d0990_0 .net *"_ivl_19", 0 0, L_0x55fff777def0;  1 drivers
v0x55fff76d0ac0_0 .net *"_ivl_3", 0 0, L_0x55fff777d7e0;  1 drivers
v0x55fff76d0ba0_0 .net *"_ivl_5", 0 0, L_0x55fff777d880;  1 drivers
v0x55fff76d0c80_0 .net *"_ivl_6", 0 0, L_0x55fff777d920;  1 drivers
v0x55fff76d0d60_0 .net "qh", 1 0, L_0x55fff777e2b0;  1 drivers
v0x55fff76d0ed0_0 .net "ql", 1 0, L_0x55fff777e050;  1 drivers
v0x55fff76d0fb0_0 .net "r", 1 0, L_0x55fff777da30;  1 drivers
L_0x55fff777d7e0 .part L_0x55fff777e2b0, 0, 1;
L_0x55fff777d880 .part L_0x55fff777e050, 0, 1;
L_0x55fff777da30 .concat8 [ 1 1 0 0], L_0x55fff777d920, L_0x55fff777def0;
L_0x55fff777db20 .part L_0x55fff777e2b0, 0, 1;
L_0x55fff777dc10 .part L_0x55fff777e050, 1, 1;
L_0x55fff777de10 .part L_0x55fff777e2b0, 1, 1;
S_0x55fff76d1110 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76d00e0;
 .timescale 0 0;
v0x55fff76d12a0_0 .net *"_ivl_0", 5 0, L_0x55fff777e3e0;  1 drivers
S_0x55fff76d1380 .scope generate, "second_half_level_logic[29]" "second_half_level_logic[29]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76d1580 .param/l "j" 0 2 96, +C4<011101>;
S_0x55fff76d1660 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76d1380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff777e790 .functor AND 1, L_0x55fff777e650, L_0x55fff777e6f0, C4<1>, C4<1>;
L_0x55fff777eb20 .functor AND 1, L_0x55fff777e940, L_0x55fff777ea30, C4<1>, C4<1>;
L_0x55fff777ed10 .functor OR 1, L_0x55fff777eb20, L_0x55fff777ec30, C4<0>, C4<0>;
v0x55fff76d18b0_0 .net *"_ivl_12", 0 0, L_0x55fff777e940;  1 drivers
v0x55fff76d19b0_0 .net *"_ivl_14", 0 0, L_0x55fff777ea30;  1 drivers
v0x55fff76d1a90_0 .net *"_ivl_15", 0 0, L_0x55fff777eb20;  1 drivers
v0x55fff76d1b50_0 .net *"_ivl_18", 0 0, L_0x55fff777ec30;  1 drivers
v0x55fff76d1c30_0 .net *"_ivl_19", 0 0, L_0x55fff777ed10;  1 drivers
v0x55fff76d1d60_0 .net *"_ivl_3", 0 0, L_0x55fff777e650;  1 drivers
v0x55fff76d1e40_0 .net *"_ivl_5", 0 0, L_0x55fff777e6f0;  1 drivers
v0x55fff76d1f20_0 .net *"_ivl_6", 0 0, L_0x55fff777e790;  1 drivers
v0x55fff76d2000_0 .net "qh", 1 0, L_0x55fff777ef10;  1 drivers
v0x55fff76d2170_0 .net "ql", 1 0, L_0x55fff777ee70;  1 drivers
v0x55fff76d2250_0 .net "r", 1 0, L_0x55fff777e850;  1 drivers
L_0x55fff777e650 .part L_0x55fff777ef10, 0, 1;
L_0x55fff777e6f0 .part L_0x55fff777ee70, 0, 1;
L_0x55fff777e850 .concat8 [ 1 1 0 0], L_0x55fff777e790, L_0x55fff777ed10;
L_0x55fff777e940 .part L_0x55fff777ef10, 0, 1;
L_0x55fff777ea30 .part L_0x55fff777ee70, 1, 1;
L_0x55fff777ec30 .part L_0x55fff777ef10, 1, 1;
S_0x55fff76d23b0 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76d1380;
 .timescale 0 0;
v0x55fff76d2540_0 .net *"_ivl_0", 5 0, L_0x55fff777f220;  1 drivers
S_0x55fff76d2620 .scope generate, "second_half_level_logic[33]" "second_half_level_logic[33]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76d2820 .param/l "j" 0 2 96, +C4<0100001>;
S_0x55fff76d28e0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76d2620;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff777f400 .functor AND 1, L_0x55fff777f2c0, L_0x55fff777f360, C4<1>, C4<1>;
L_0x55fff777f790 .functor AND 1, L_0x55fff777f5b0, L_0x55fff777f6a0, C4<1>, C4<1>;
L_0x55fff777f980 .functor OR 1, L_0x55fff777f790, L_0x55fff777f8a0, C4<0>, C4<0>;
v0x55fff76d2b50_0 .net *"_ivl_12", 0 0, L_0x55fff777f5b0;  1 drivers
v0x55fff76d2c50_0 .net *"_ivl_14", 0 0, L_0x55fff777f6a0;  1 drivers
v0x55fff76d2d30_0 .net *"_ivl_15", 0 0, L_0x55fff777f790;  1 drivers
v0x55fff76d2df0_0 .net *"_ivl_18", 0 0, L_0x55fff777f8a0;  1 drivers
v0x55fff76d2ed0_0 .net *"_ivl_19", 0 0, L_0x55fff777f980;  1 drivers
v0x55fff76d3000_0 .net *"_ivl_3", 0 0, L_0x55fff777f2c0;  1 drivers
v0x55fff76d30e0_0 .net *"_ivl_5", 0 0, L_0x55fff777f360;  1 drivers
v0x55fff76d31c0_0 .net *"_ivl_6", 0 0, L_0x55fff777f400;  1 drivers
v0x55fff76d32a0_0 .net "qh", 1 0, L_0x55fff777fd70;  1 drivers
v0x55fff76d3410_0 .net "ql", 1 0, L_0x55fff777fae0;  1 drivers
v0x55fff76d34f0_0 .net "r", 1 0, L_0x55fff777f4c0;  1 drivers
L_0x55fff777f2c0 .part L_0x55fff777fd70, 0, 1;
L_0x55fff777f360 .part L_0x55fff777fae0, 0, 1;
L_0x55fff777f4c0 .concat8 [ 1 1 0 0], L_0x55fff777f400, L_0x55fff777f980;
L_0x55fff777f5b0 .part L_0x55fff777fd70, 0, 1;
L_0x55fff777f6a0 .part L_0x55fff777fae0, 1, 1;
L_0x55fff777f8a0 .part L_0x55fff777fd70, 1, 1;
S_0x55fff76d3650 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76d2620;
 .timescale 0 0;
v0x55fff76d37e0_0 .net *"_ivl_0", 5 0, L_0x55fff777fea0;  1 drivers
S_0x55fff76d38c0 .scope generate, "second_half_level_logic[37]" "second_half_level_logic[37]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76ceff0 .param/l "j" 0 2 96, +C4<0100101>;
S_0x55fff76d3bc0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76d38c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7780280 .functor AND 1, L_0x55fff7780140, L_0x55fff77801e0, C4<1>, C4<1>;
L_0x55fff7780610 .functor AND 1, L_0x55fff7780430, L_0x55fff7780520, C4<1>, C4<1>;
L_0x55fff7780800 .functor OR 1, L_0x55fff7780610, L_0x55fff7780720, C4<0>, C4<0>;
v0x55fff76d3e30_0 .net *"_ivl_12", 0 0, L_0x55fff7780430;  1 drivers
v0x55fff76d3f30_0 .net *"_ivl_14", 0 0, L_0x55fff7780520;  1 drivers
v0x55fff76d4010_0 .net *"_ivl_15", 0 0, L_0x55fff7780610;  1 drivers
v0x55fff76d40d0_0 .net *"_ivl_18", 0 0, L_0x55fff7780720;  1 drivers
v0x55fff76d41b0_0 .net *"_ivl_19", 0 0, L_0x55fff7780800;  1 drivers
v0x55fff76d42e0_0 .net *"_ivl_3", 0 0, L_0x55fff7780140;  1 drivers
v0x55fff76d43c0_0 .net *"_ivl_5", 0 0, L_0x55fff77801e0;  1 drivers
v0x55fff76d44a0_0 .net *"_ivl_6", 0 0, L_0x55fff7780280;  1 drivers
v0x55fff76d4580_0 .net "qh", 1 0, L_0x55fff7780a00;  1 drivers
v0x55fff76d46f0_0 .net "ql", 1 0, L_0x55fff7780960;  1 drivers
v0x55fff76d47d0_0 .net "r", 1 0, L_0x55fff7780340;  1 drivers
L_0x55fff7780140 .part L_0x55fff7780a00, 0, 1;
L_0x55fff77801e0 .part L_0x55fff7780960, 0, 1;
L_0x55fff7780340 .concat8 [ 1 1 0 0], L_0x55fff7780280, L_0x55fff7780800;
L_0x55fff7780430 .part L_0x55fff7780a00, 0, 1;
L_0x55fff7780520 .part L_0x55fff7780960, 1, 1;
L_0x55fff7780720 .part L_0x55fff7780a00, 1, 1;
S_0x55fff76d4930 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76d38c0;
 .timescale 0 0;
v0x55fff76d4ac0_0 .net *"_ivl_0", 5 0, L_0x55fff7781550;  1 drivers
S_0x55fff76d4ba0 .scope generate, "second_half_level_logic[41]" "second_half_level_logic[41]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76d4da0 .param/l "j" 0 2 96, +C4<0101001>;
S_0x55fff76d4e60 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76d4ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7781730 .functor AND 1, L_0x55fff77815f0, L_0x55fff7781690, C4<1>, C4<1>;
L_0x55fff7781a70 .functor AND 1, L_0x55fff7781890, L_0x55fff7781980, C4<1>, C4<1>;
L_0x55fff7781c60 .functor OR 1, L_0x55fff7781a70, L_0x55fff7781b80, C4<0>, C4<0>;
v0x55fff76d50d0_0 .net *"_ivl_12", 0 0, L_0x55fff7781890;  1 drivers
v0x55fff76d51d0_0 .net *"_ivl_14", 0 0, L_0x55fff7781980;  1 drivers
v0x55fff76d52b0_0 .net *"_ivl_15", 0 0, L_0x55fff7781a70;  1 drivers
v0x55fff76d5370_0 .net *"_ivl_18", 0 0, L_0x55fff7781b80;  1 drivers
v0x55fff76d5450_0 .net *"_ivl_19", 0 0, L_0x55fff7781c60;  1 drivers
v0x55fff76d5580_0 .net *"_ivl_3", 0 0, L_0x55fff77815f0;  1 drivers
v0x55fff76d5660_0 .net *"_ivl_5", 0 0, L_0x55fff7781690;  1 drivers
v0x55fff76d5740_0 .net *"_ivl_6", 0 0, L_0x55fff7781730;  1 drivers
v0x55fff76d5820_0 .net "qh", 1 0, L_0x55fff7782080;  1 drivers
v0x55fff76d5990_0 .net "ql", 1 0, L_0x55fff7781dc0;  1 drivers
v0x55fff76d5a70_0 .net "r", 1 0, L_0x55fff77817a0;  1 drivers
L_0x55fff77815f0 .part L_0x55fff7782080, 0, 1;
L_0x55fff7781690 .part L_0x55fff7781dc0, 0, 1;
L_0x55fff77817a0 .concat8 [ 1 1 0 0], L_0x55fff7781730, L_0x55fff7781c60;
L_0x55fff7781890 .part L_0x55fff7782080, 0, 1;
L_0x55fff7781980 .part L_0x55fff7781dc0, 1, 1;
L_0x55fff7781b80 .part L_0x55fff7782080, 1, 1;
S_0x55fff76d5bd0 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76d4ba0;
 .timescale 0 0;
v0x55fff76d5d60_0 .net *"_ivl_0", 5 0, L_0x55fff77821b0;  1 drivers
S_0x55fff76d5e40 .scope generate, "second_half_level_logic[45]" "second_half_level_logic[45]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76d6040 .param/l "j" 0 2 96, +C4<0101101>;
S_0x55fff76d6100 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76d5e40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77825c0 .functor AND 1, L_0x55fff7782480, L_0x55fff7782520, C4<1>, C4<1>;
L_0x55fff7782950 .functor AND 1, L_0x55fff7782770, L_0x55fff7782860, C4<1>, C4<1>;
L_0x55fff7782b40 .functor OR 1, L_0x55fff7782950, L_0x55fff7782a60, C4<0>, C4<0>;
v0x55fff76d6370_0 .net *"_ivl_12", 0 0, L_0x55fff7782770;  1 drivers
v0x55fff76d6470_0 .net *"_ivl_14", 0 0, L_0x55fff7782860;  1 drivers
v0x55fff76d6550_0 .net *"_ivl_15", 0 0, L_0x55fff7782950;  1 drivers
v0x55fff76d6610_0 .net *"_ivl_18", 0 0, L_0x55fff7782a60;  1 drivers
v0x55fff76d66f0_0 .net *"_ivl_19", 0 0, L_0x55fff7782b40;  1 drivers
v0x55fff76d6820_0 .net *"_ivl_3", 0 0, L_0x55fff7782480;  1 drivers
v0x55fff76d6900_0 .net *"_ivl_5", 0 0, L_0x55fff7782520;  1 drivers
v0x55fff76d69e0_0 .net *"_ivl_6", 0 0, L_0x55fff77825c0;  1 drivers
v0x55fff76d6ac0_0 .net "qh", 1 0, L_0x55fff7782d40;  1 drivers
v0x55fff76d6c30_0 .net "ql", 1 0, L_0x55fff7782ca0;  1 drivers
v0x55fff76d6d10_0 .net "r", 1 0, L_0x55fff7782680;  1 drivers
L_0x55fff7782480 .part L_0x55fff7782d40, 0, 1;
L_0x55fff7782520 .part L_0x55fff7782ca0, 0, 1;
L_0x55fff7782680 .concat8 [ 1 1 0 0], L_0x55fff77825c0, L_0x55fff7782b40;
L_0x55fff7782770 .part L_0x55fff7782d40, 0, 1;
L_0x55fff7782860 .part L_0x55fff7782ca0, 1, 1;
L_0x55fff7782a60 .part L_0x55fff7782d40, 1, 1;
S_0x55fff76d6e70 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76d5e40;
 .timescale 0 0;
v0x55fff76d7000_0 .net *"_ivl_0", 5 0, L_0x55fff77830b0;  1 drivers
S_0x55fff76d70e0 .scope generate, "second_half_level_logic[49]" "second_half_level_logic[49]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76d72e0 .param/l "j" 0 2 96, +C4<0110001>;
S_0x55fff76d73a0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76d70e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7783290 .functor AND 1, L_0x55fff7783150, L_0x55fff77831f0, C4<1>, C4<1>;
L_0x55fff7783620 .functor AND 1, L_0x55fff7783440, L_0x55fff7783530, C4<1>, C4<1>;
L_0x55fff7783810 .functor OR 1, L_0x55fff7783620, L_0x55fff7783730, C4<0>, C4<0>;
v0x55fff76d7610_0 .net *"_ivl_12", 0 0, L_0x55fff7783440;  1 drivers
v0x55fff76d7710_0 .net *"_ivl_14", 0 0, L_0x55fff7783530;  1 drivers
v0x55fff76d77f0_0 .net *"_ivl_15", 0 0, L_0x55fff7783620;  1 drivers
v0x55fff76d78b0_0 .net *"_ivl_18", 0 0, L_0x55fff7783730;  1 drivers
v0x55fff76d7990_0 .net *"_ivl_19", 0 0, L_0x55fff7783810;  1 drivers
v0x55fff76d7ac0_0 .net *"_ivl_3", 0 0, L_0x55fff7783150;  1 drivers
v0x55fff76d7ba0_0 .net *"_ivl_5", 0 0, L_0x55fff77831f0;  1 drivers
v0x55fff76d7c80_0 .net *"_ivl_6", 0 0, L_0x55fff7783290;  1 drivers
v0x55fff76d7d60_0 .net "qh", 1 0, L_0x55fff7783c60;  1 drivers
v0x55fff76d7ed0_0 .net "ql", 1 0, L_0x55fff7783970;  1 drivers
v0x55fff76d7fb0_0 .net "r", 1 0, L_0x55fff7783350;  1 drivers
L_0x55fff7783150 .part L_0x55fff7783c60, 0, 1;
L_0x55fff77831f0 .part L_0x55fff7783970, 0, 1;
L_0x55fff7783350 .concat8 [ 1 1 0 0], L_0x55fff7783290, L_0x55fff7783810;
L_0x55fff7783440 .part L_0x55fff7783c60, 0, 1;
L_0x55fff7783530 .part L_0x55fff7783970, 1, 1;
L_0x55fff7783730 .part L_0x55fff7783c60, 1, 1;
S_0x55fff76d8110 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76d70e0;
 .timescale 0 0;
v0x55fff76d82a0_0 .net *"_ivl_0", 5 0, L_0x55fff7783d90;  1 drivers
S_0x55fff76d8380 .scope generate, "second_half_level_logic[53]" "second_half_level_logic[53]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76d8580 .param/l "j" 0 2 96, +C4<0110101>;
S_0x55fff76d8640 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76d8380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff77841d0 .functor AND 1, L_0x55fff7784090, L_0x55fff7784130, C4<1>, C4<1>;
L_0x55fff7784560 .functor AND 1, L_0x55fff7784380, L_0x55fff7784470, C4<1>, C4<1>;
L_0x55fff7784750 .functor OR 1, L_0x55fff7784560, L_0x55fff7784670, C4<0>, C4<0>;
v0x55fff76d88b0_0 .net *"_ivl_12", 0 0, L_0x55fff7784380;  1 drivers
v0x55fff76d89b0_0 .net *"_ivl_14", 0 0, L_0x55fff7784470;  1 drivers
v0x55fff76d8a90_0 .net *"_ivl_15", 0 0, L_0x55fff7784560;  1 drivers
v0x55fff76d8b50_0 .net *"_ivl_18", 0 0, L_0x55fff7784670;  1 drivers
v0x55fff76d8c30_0 .net *"_ivl_19", 0 0, L_0x55fff7784750;  1 drivers
v0x55fff76d8d60_0 .net *"_ivl_3", 0 0, L_0x55fff7784090;  1 drivers
v0x55fff76d8e40_0 .net *"_ivl_5", 0 0, L_0x55fff7784130;  1 drivers
v0x55fff76d8f20_0 .net *"_ivl_6", 0 0, L_0x55fff77841d0;  1 drivers
v0x55fff76d9000_0 .net "qh", 1 0, L_0x55fff7784950;  1 drivers
v0x55fff76d9170_0 .net "ql", 1 0, L_0x55fff77848b0;  1 drivers
v0x55fff76d9250_0 .net "r", 1 0, L_0x55fff7784290;  1 drivers
L_0x55fff7784090 .part L_0x55fff7784950, 0, 1;
L_0x55fff7784130 .part L_0x55fff77848b0, 0, 1;
L_0x55fff7784290 .concat8 [ 1 1 0 0], L_0x55fff77841d0, L_0x55fff7784750;
L_0x55fff7784380 .part L_0x55fff7784950, 0, 1;
L_0x55fff7784470 .part L_0x55fff77848b0, 1, 1;
L_0x55fff7784670 .part L_0x55fff7784950, 1, 1;
S_0x55fff76d93b0 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76d8380;
 .timescale 0 0;
v0x55fff76d9540_0 .net *"_ivl_0", 5 0, L_0x55fff7784cf0;  1 drivers
S_0x55fff76d9620 .scope generate, "second_half_level_logic[57]" "second_half_level_logic[57]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76d9820 .param/l "j" 0 2 96, +C4<0111001>;
S_0x55fff76d98e0 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76d9620;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7784ed0 .functor AND 1, L_0x55fff7784d90, L_0x55fff7784e30, C4<1>, C4<1>;
L_0x55fff7785260 .functor AND 1, L_0x55fff7785080, L_0x55fff7785170, C4<1>, C4<1>;
L_0x55fff7785450 .functor OR 1, L_0x55fff7785260, L_0x55fff7785370, C4<0>, C4<0>;
v0x55fff76d9b50_0 .net *"_ivl_12", 0 0, L_0x55fff7785080;  1 drivers
v0x55fff76d9c50_0 .net *"_ivl_14", 0 0, L_0x55fff7785170;  1 drivers
v0x55fff76d9d30_0 .net *"_ivl_15", 0 0, L_0x55fff7785260;  1 drivers
v0x55fff76d9df0_0 .net *"_ivl_18", 0 0, L_0x55fff7785370;  1 drivers
v0x55fff76d9ed0_0 .net *"_ivl_19", 0 0, L_0x55fff7785450;  1 drivers
v0x55fff76da000_0 .net *"_ivl_3", 0 0, L_0x55fff7784d90;  1 drivers
v0x55fff76da0e0_0 .net *"_ivl_5", 0 0, L_0x55fff7784e30;  1 drivers
v0x55fff76da1c0_0 .net *"_ivl_6", 0 0, L_0x55fff7784ed0;  1 drivers
v0x55fff76da2a0_0 .net "qh", 1 0, L_0x55fff77858d0;  1 drivers
v0x55fff76da410_0 .net "ql", 1 0, L_0x55fff77855b0;  1 drivers
v0x55fff76da4f0_0 .net "r", 1 0, L_0x55fff7784f90;  1 drivers
L_0x55fff7784d90 .part L_0x55fff77858d0, 0, 1;
L_0x55fff7784e30 .part L_0x55fff77855b0, 0, 1;
L_0x55fff7784f90 .concat8 [ 1 1 0 0], L_0x55fff7784ed0, L_0x55fff7785450;
L_0x55fff7785080 .part L_0x55fff77858d0, 0, 1;
L_0x55fff7785170 .part L_0x55fff77855b0, 1, 1;
L_0x55fff7785370 .part L_0x55fff77858d0, 1, 1;
S_0x55fff76da650 .scope generate, "second_half_level_direct_connect" "second_half_level_direct_connect" 2 100, 2 100 0, S_0x55fff76d9620;
 .timescale 0 0;
v0x55fff76da7e0_0 .net *"_ivl_0", 5 0, L_0x55fff7785a00;  1 drivers
S_0x55fff76da8c0 .scope generate, "second_half_level_logic[61]" "second_half_level_logic[61]" 2 96, 2 96 0, S_0x55fff76ca100;
 .timescale 0 0;
P_0x55fff76daac0 .param/l "j" 0 2 96, +C4<0111101>;
S_0x55fff76dab80 .scope module, "f" "prefix_logic" 2 97, 2 177 0, S_0x55fff76da8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ql";
    .port_info 1 /INPUT 2 "qh";
    .port_info 2 /OUTPUT 2 "r";
L_0x55fff7785e70 .functor AND 1, L_0x55fff7785d30, L_0x55fff7785dd0, C4<1>, C4<1>;
L_0x55fff7786200 .functor AND 1, L_0x55fff7786020, L_0x55fff7786110, C4<1>, C4<1>;
L_0x55fff77863f0 .functor OR 1, L_0x55fff7786200, L_0x55fff7786310, C4<0>, C4<0>;
v0x55fff76dadf0_0 .net *"_ivl_12", 0 0, L_0x55fff7786020;  1 drivers
v0x55fff76daef0_0 .net *"_ivl_14", 0 0, L_0x55fff7786110;  1 drivers
v0x55fff76dafd0_0 .net *"_ivl_15", 0 0, L_0x55fff7786200;  1 drivers
v0x55fff76db090_0 .net *"_ivl_18", 0 0, L_0x55fff7786310;  1 drivers
v0x55fff76db170_0 .net *"_ivl_19", 0 0, L_0x55fff77863f0;  1 drivers
v0x55fff76db2a0_0 .net *"_ivl_3", 0 0, L_0x55fff7785d30;  1 drivers
v0x55fff76db380_0 .net *"_ivl_5", 0 0, L_0x55fff7785dd0;  1 drivers
v0x55fff76db460_0 .net *"_ivl_6", 0 0, L_0x55fff7785e70;  1 drivers
v0x55fff76db540_0 .net "qh", 1 0, L_0x55fff77865f0;  1 drivers
v0x55fff76db6b0_0 .net "ql", 1 0, L_0x55fff7786550;  1 drivers
v0x55fff76db790_0 .net "r", 1 0, L_0x55fff7785f30;  1 drivers
L_0x55fff7785d30 .part L_0x55fff77865f0, 0, 1;
L_0x55fff7785dd0 .part L_0x55fff7786550, 0, 1;
L_0x55fff7785f30 .concat8 [ 1 1 0 0], L_0x55fff7785e70, L_0x55fff77863f0;
L_0x55fff7786020 .part L_0x55fff77865f0, 0, 1;
L_0x55fff7786110 .part L_0x55fff7786550, 1, 1;
L_0x55fff7786310 .part L_0x55fff77865f0, 1, 1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./BK_64.v";
