// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module DigitalTop(
  input          clock,
                 reset,
                 auto_prci_ctrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock,
                 auto_prci_ctrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset,
                 resetctrl_hartIsInReset_0,
                 debug_clock,
                 debug_reset,
                 debug_systemjtag_jtag_TCK,
                 debug_systemjtag_jtag_TMS,
                 debug_systemjtag_jtag_TDI,
                 debug_systemjtag_reset,
                 debug_dmactiveAck,
                 mem_axi4_0_aw_ready,
                 mem_axi4_0_w_ready,
                 mem_axi4_0_b_valid,
  input  [3:0]   mem_axi4_0_b_bits_id,
  input  [1:0]   mem_axi4_0_b_bits_resp,
  input          mem_axi4_0_ar_ready,
                 mem_axi4_0_r_valid,
  input  [3:0]   mem_axi4_0_r_bits_id,
  input  [127:0] mem_axi4_0_r_bits_data,
  input  [1:0]   mem_axi4_0_r_bits_resp,
  input          mem_axi4_0_r_bits_last,
                 mmio_axi4_0_aw_ready,
                 mmio_axi4_0_w_ready,
                 mmio_axi4_0_b_valid,
  input  [3:0]   mmio_axi4_0_b_bits_id,
  input  [1:0]   mmio_axi4_0_b_bits_resp,
  input          mmio_axi4_0_ar_ready,
                 mmio_axi4_0_r_valid,
  input  [3:0]   mmio_axi4_0_r_bits_id,
  input  [63:0]  mmio_axi4_0_r_bits_data,
  input  [1:0]   mmio_axi4_0_r_bits_resp,
  input          mmio_axi4_0_r_bits_last,
                 l2_frontend_bus_axi4_0_aw_valid,
  input  [3:0]   l2_frontend_bus_axi4_0_aw_bits_id,
  input  [31:0]  l2_frontend_bus_axi4_0_aw_bits_addr,
  input  [7:0]   l2_frontend_bus_axi4_0_aw_bits_len,
  input  [2:0]   l2_frontend_bus_axi4_0_aw_bits_size,
  input  [1:0]   l2_frontend_bus_axi4_0_aw_bits_burst,
  input          l2_frontend_bus_axi4_0_aw_bits_lock,
  input  [3:0]   l2_frontend_bus_axi4_0_aw_bits_cache,
  input  [2:0]   l2_frontend_bus_axi4_0_aw_bits_prot,
  input  [3:0]   l2_frontend_bus_axi4_0_aw_bits_qos,
  input          l2_frontend_bus_axi4_0_w_valid,
  input  [127:0] l2_frontend_bus_axi4_0_w_bits_data,
  input  [15:0]  l2_frontend_bus_axi4_0_w_bits_strb,
  input          l2_frontend_bus_axi4_0_w_bits_last,
                 l2_frontend_bus_axi4_0_b_ready,
                 l2_frontend_bus_axi4_0_ar_valid,
  input  [3:0]   l2_frontend_bus_axi4_0_ar_bits_id,
  input  [31:0]  l2_frontend_bus_axi4_0_ar_bits_addr,
  input  [7:0]   l2_frontend_bus_axi4_0_ar_bits_len,
  input  [2:0]   l2_frontend_bus_axi4_0_ar_bits_size,
  input  [1:0]   l2_frontend_bus_axi4_0_ar_bits_burst,
  input          l2_frontend_bus_axi4_0_ar_bits_lock,
  input  [3:0]   l2_frontend_bus_axi4_0_ar_bits_cache,
  input  [2:0]   l2_frontend_bus_axi4_0_ar_bits_prot,
  input  [3:0]   l2_frontend_bus_axi4_0_ar_bits_qos,
  input          l2_frontend_bus_axi4_0_r_ready,
                 custom_boot,
  input  [7:0]   interrupts,
  input          uart_0_rxd,
  output         auto_implicitClockGrouper_out_clock,
                 auto_implicitClockGrouper_out_reset,
                 auto_subsystem_mbus_fixedClockNode_out_clock,
                 auto_subsystem_mbus_fixedClockNode_out_reset,
                 auto_subsystem_cbus_fixedClockNode_out_clock,
                 auto_subsystem_cbus_fixedClockNode_out_reset,
                 auto_subsystem_fbus_fixedClockNode_out_clock,
                 auto_subsystem_sbus_fixedClockNode_out_clock,
                 auto_subsystem_sbus_fixedClockNode_out_reset,
                 debug_systemjtag_jtag_TDO_data,
                 debug_dmactive,
                 mem_axi4_0_aw_valid,
  output [3:0]   mem_axi4_0_aw_bits_id,
  output [31:0]  mem_axi4_0_aw_bits_addr,
  output [7:0]   mem_axi4_0_aw_bits_len,
  output [2:0]   mem_axi4_0_aw_bits_size,
  output [1:0]   mem_axi4_0_aw_bits_burst,
  output         mem_axi4_0_aw_bits_lock,
  output [3:0]   mem_axi4_0_aw_bits_cache,
  output [2:0]   mem_axi4_0_aw_bits_prot,
  output [3:0]   mem_axi4_0_aw_bits_qos,
  output         mem_axi4_0_w_valid,
  output [127:0] mem_axi4_0_w_bits_data,
  output [15:0]  mem_axi4_0_w_bits_strb,
  output         mem_axi4_0_w_bits_last,
                 mem_axi4_0_b_ready,
                 mem_axi4_0_ar_valid,
  output [3:0]   mem_axi4_0_ar_bits_id,
  output [31:0]  mem_axi4_0_ar_bits_addr,
  output [7:0]   mem_axi4_0_ar_bits_len,
  output [2:0]   mem_axi4_0_ar_bits_size,
  output [1:0]   mem_axi4_0_ar_bits_burst,
  output         mem_axi4_0_ar_bits_lock,
  output [3:0]   mem_axi4_0_ar_bits_cache,
  output [2:0]   mem_axi4_0_ar_bits_prot,
  output [3:0]   mem_axi4_0_ar_bits_qos,
  output         mem_axi4_0_r_ready,
                 mmio_axi4_0_aw_valid,
  output [3:0]   mmio_axi4_0_aw_bits_id,
  output [31:0]  mmio_axi4_0_aw_bits_addr,
  output [7:0]   mmio_axi4_0_aw_bits_len,
  output [2:0]   mmio_axi4_0_aw_bits_size,
  output [1:0]   mmio_axi4_0_aw_bits_burst,
  output         mmio_axi4_0_aw_bits_lock,
  output [3:0]   mmio_axi4_0_aw_bits_cache,
  output [2:0]   mmio_axi4_0_aw_bits_prot,
  output [3:0]   mmio_axi4_0_aw_bits_qos,
  output         mmio_axi4_0_w_valid,
  output [63:0]  mmio_axi4_0_w_bits_data,
  output [7:0]   mmio_axi4_0_w_bits_strb,
  output         mmio_axi4_0_w_bits_last,
                 mmio_axi4_0_b_ready,
                 mmio_axi4_0_ar_valid,
  output [3:0]   mmio_axi4_0_ar_bits_id,
  output [31:0]  mmio_axi4_0_ar_bits_addr,
  output [7:0]   mmio_axi4_0_ar_bits_len,
  output [2:0]   mmio_axi4_0_ar_bits_size,
  output [1:0]   mmio_axi4_0_ar_bits_burst,
  output         mmio_axi4_0_ar_bits_lock,
  output [3:0]   mmio_axi4_0_ar_bits_cache,
  output [2:0]   mmio_axi4_0_ar_bits_prot,
  output [3:0]   mmio_axi4_0_ar_bits_qos,
  output         mmio_axi4_0_r_ready,
                 l2_frontend_bus_axi4_0_aw_ready,
                 l2_frontend_bus_axi4_0_w_ready,
                 l2_frontend_bus_axi4_0_b_valid,
  output [3:0]   l2_frontend_bus_axi4_0_b_bits_id,
  output [1:0]   l2_frontend_bus_axi4_0_b_bits_resp,
  output         l2_frontend_bus_axi4_0_ar_ready,
                 l2_frontend_bus_axi4_0_r_valid,
  output [3:0]   l2_frontend_bus_axi4_0_r_bits_id,
  output [127:0] l2_frontend_bus_axi4_0_r_bits_data,
  output [1:0]   l2_frontend_bus_axi4_0_r_bits_resp,
  output         l2_frontend_bus_axi4_0_r_bits_last,
                 traceIO_traces_0_clock,
                 traceIO_traces_0_reset,
                 traceIO_traces_0_trace_insns_0_valid,
  output [39:0]  traceIO_traces_0_trace_insns_0_iaddr,
  output [31:0]  traceIO_traces_0_trace_insns_0_insn,
  output [2:0]   traceIO_traces_0_trace_insns_0_priv,
  output         traceIO_traces_0_trace_insns_0_exception,
                 traceIO_traces_0_trace_insns_0_interrupt,
  output [63:0]  traceIO_traces_0_trace_insns_0_cause,
  output [39:0]  traceIO_traces_0_trace_insns_0_tval,
  output [63:0]  traceIO_traces_0_trace_time,
  output         uart_0_txd
);

  wire        _dtm_io_dmi_req_valid;	// @[Periphery.scala:163:21]
  wire [6:0]  _dtm_io_dmi_req_bits_addr;	// @[Periphery.scala:163:21]
  wire [31:0] _dtm_io_dmi_req_bits_data;	// @[Periphery.scala:163:21]
  wire [1:0]  _dtm_io_dmi_req_bits_op;	// @[Periphery.scala:163:21]
  wire        _dtm_io_dmi_resp_ready;	// @[Periphery.scala:163:21]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_clock;	// @[ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_reset;	// @[ClockGroupCombiner.scala:19:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_clock;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_reset;	// @[ClockGroupNamePrefixer.scala:81:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_clock;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_reset;	// @[ClockGroupNamePrefixer.scala:45:15]
  wire        _aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_clock;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_reset;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_clock;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_reset;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_2_member_subsystem_fbus_subsystem_fbus_0_clock;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_2_member_subsystem_fbus_subsystem_fbus_0_reset;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_clock;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_reset;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_clock;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_reset;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_clock;	// @[HasChipyardPRCI.scala:48:30]
  wire        _aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_reset;	// @[HasChipyardPRCI.scala:48:30]
  wire        _prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock;	// @[HasChipyardPRCI.scala:36:36]
  wire        _prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset;	// @[HasChipyardPRCI.scala:36:36]
  wire        _prci_ctrl_domain_auto_xbar_in_a_ready;	// @[HasChipyardPRCI.scala:36:36]
  wire        _prci_ctrl_domain_auto_xbar_in_d_valid;	// @[HasChipyardPRCI.scala:36:36]
  wire [2:0]  _prci_ctrl_domain_auto_xbar_in_d_bits_opcode;	// @[HasChipyardPRCI.scala:36:36]
  wire [1:0]  _prci_ctrl_domain_auto_xbar_in_d_bits_size;	// @[HasChipyardPRCI.scala:36:36]
  wire [10:0] _prci_ctrl_domain_auto_xbar_in_d_bits_source;	// @[HasChipyardPRCI.scala:36:36]
  wire [63:0] _prci_ctrl_domain_auto_xbar_in_d_bits_data;	// @[HasChipyardPRCI.scala:36:36]
  wire        _intsink_4_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _uartClockDomainWrapper_auto_uart_0_int_xing_out_sync_0;	// @[UART.scala:270:44]
  wire        _uartClockDomainWrapper_auto_uart_0_control_xing_in_a_ready;	// @[UART.scala:270:44]
  wire        _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_valid;	// @[UART.scala:270:44]
  wire [2:0]  _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_opcode;	// @[UART.scala:270:44]
  wire [1:0]  _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_size;	// @[UART.scala:270:44]
  wire [10:0] _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_source;	// @[UART.scala:270:44]
  wire [63:0] _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_data;	// @[UART.scala:270:44]
  wire        _bootROMDomainWrapper_auto_bootrom_in_a_ready;	// @[BootROM.scala:72:42]
  wire        _bootROMDomainWrapper_auto_bootrom_in_d_valid;	// @[BootROM.scala:72:42]
  wire [1:0]  _bootROMDomainWrapper_auto_bootrom_in_d_bits_size;	// @[BootROM.scala:72:42]
  wire [10:0] _bootROMDomainWrapper_auto_bootrom_in_d_bits_source;	// @[BootROM.scala:72:42]
  wire [63:0] _bootROMDomainWrapper_auto_bootrom_in_d_bits_data;	// @[BootROM.scala:72:42]
  wire        _intsource_3_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_3_auto_out_sync_1;	// @[Crossing.scala:28:31]
  wire        _intsource_3_auto_out_sync_2;	// @[Crossing.scala:28:31]
  wire        _intsource_3_auto_out_sync_3;	// @[Crossing.scala:28:31]
  wire        _intsource_3_auto_out_sync_4;	// @[Crossing.scala:28:31]
  wire        _intsource_3_auto_out_sync_5;	// @[Crossing.scala:28:31]
  wire        _intsource_3_auto_out_sync_6;	// @[Crossing.scala:28:31]
  wire        _intsource_3_auto_out_sync_7;	// @[Crossing.scala:28:31]
  wire        _intsink_3_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_2_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsink_1_auto_out_0;	// @[Crossing.scala:99:29]
  wire        _intsource_2_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_1_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_auto_out_sync_0;	// @[Crossing.scala:28:31]
  wire        _intsource_auto_out_sync_1;	// @[Crossing.scala:28:31]
  wire        _tlDM_auto_dmInner_dmInner_tl_in_a_ready;	// @[Periphery.scala:85:26]
  wire        _tlDM_auto_dmInner_dmInner_tl_in_d_valid;	// @[Periphery.scala:85:26]
  wire [2:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode;	// @[Periphery.scala:85:26]
  wire [1:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_size;	// @[Periphery.scala:85:26]
  wire [10:0] _tlDM_auto_dmInner_dmInner_tl_in_d_bits_source;	// @[Periphery.scala:85:26]
  wire [63:0] _tlDM_auto_dmInner_dmInner_tl_in_d_bits_data;	// @[Periphery.scala:85:26]
  wire        _tlDM_auto_dmOuter_intsource_out_sync_0;	// @[Periphery.scala:85:26]
  wire        _tlDM_io_dmi_dmi_req_ready;	// @[Periphery.scala:85:26]
  wire        _tlDM_io_dmi_dmi_resp_valid;	// @[Periphery.scala:85:26]
  wire [31:0] _tlDM_io_dmi_dmi_resp_bits_data;	// @[Periphery.scala:85:26]
  wire [1:0]  _tlDM_io_dmi_dmi_resp_bits_resp;	// @[Periphery.scala:85:26]
  wire        _tileHartIdNexusNode_auto_out;	// @[HasTiles.scala:156:39]
  wire        _clint_auto_int_out_0;	// @[CLINT.scala:107:27]
  wire        _clint_auto_int_out_1;	// @[CLINT.scala:107:27]
  wire        _clint_auto_in_a_ready;	// @[CLINT.scala:107:27]
  wire        _clint_auto_in_d_valid;	// @[CLINT.scala:107:27]
  wire [2:0]  _clint_auto_in_d_bits_opcode;	// @[CLINT.scala:107:27]
  wire [1:0]  _clint_auto_in_d_bits_size;	// @[CLINT.scala:107:27]
  wire [10:0] _clint_auto_in_d_bits_source;	// @[CLINT.scala:107:27]
  wire [63:0] _clint_auto_in_d_bits_data;	// @[CLINT.scala:107:27]
  wire        _plicDomainWrapper_auto_plic_int_out_1_0;	// @[Plic.scala:359:39]
  wire        _plicDomainWrapper_auto_plic_int_out_0_0;	// @[Plic.scala:359:39]
  wire        _plicDomainWrapper_auto_plic_in_a_ready;	// @[Plic.scala:359:39]
  wire        _plicDomainWrapper_auto_plic_in_d_valid;	// @[Plic.scala:359:39]
  wire [2:0]  _plicDomainWrapper_auto_plic_in_d_bits_opcode;	// @[Plic.scala:359:39]
  wire [1:0]  _plicDomainWrapper_auto_plic_in_d_bits_size;	// @[Plic.scala:359:39]
  wire [10:0] _plicDomainWrapper_auto_plic_in_d_bits_source;	// @[Plic.scala:359:39]
  wire [63:0] _plicDomainWrapper_auto_plic_in_d_bits_data;	// @[Plic.scala:359:39]
  wire        _tile_prci_domain_auto_int_out_clock_xing_out_2_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_int_out_clock_xing_out_1_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_int_out_clock_xing_out_0_sync_0;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address;	// @[HasTiles.scala:250:38]
  wire [7:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_b_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_c_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param;	// @[HasTiles.scala:250:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size;	// @[HasTiles.scala:250:38]
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source;	// @[HasTiles.scala:250:38]
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address;	// @[HasTiles.scala:250:38]
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_d_ready;	// @[HasTiles.scala:250:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_e_valid;	// @[HasTiles.scala:250:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink;	// @[HasTiles.scala:250:38]
  wire        _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size;	// @[BankedL2Params.scala:47:31]
  wire [3:0]  _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source;	// @[BankedL2Params.scala:47:31]
  wire [31:0] _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address;	// @[BankedL2Params.scala:47:31]
  wire [7:0]  _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask;	// @[BankedL2Params.scala:47:31]
  wire [63:0] _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid;	// @[BankedL2Params.scala:47:31]
  wire [1:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param;	// @[BankedL2Params.scala:47:31]
  wire [31:0] _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode;	// @[BankedL2Params.scala:47:31]
  wire [1:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size;	// @[BankedL2Params.scala:47:31]
  wire [5:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied;	// @[BankedL2Params.scala:47:31]
  wire [63:0] _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_l2_ctl_in_a_ready;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_l2_wrapper_auto_l2_ctl_in_d_valid;	// @[BankedL2Params.scala:47:31]
  wire [2:0]  _subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_opcode;	// @[BankedL2Params.scala:47:31]
  wire [1:0]  _subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_size;	// @[BankedL2Params.scala:47:31]
  wire [10:0] _subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_source;	// @[BankedL2Params.scala:47:31]
  wire [63:0] _subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_data;	// @[BankedL2Params.scala:47:31]
  wire        _subsystem_mbus_auto_bus_xing_in_a_ready;	// @[MemoryBus.scala:25:26]
  wire        _subsystem_mbus_auto_bus_xing_in_d_valid;	// @[MemoryBus.scala:25:26]
  wire [2:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_opcode;	// @[MemoryBus.scala:25:26]
  wire [1:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_param;	// @[MemoryBus.scala:25:26]
  wire [2:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_size;	// @[MemoryBus.scala:25:26]
  wire [3:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_source;	// @[MemoryBus.scala:25:26]
  wire        _subsystem_mbus_auto_bus_xing_in_d_bits_denied;	// @[MemoryBus.scala:25:26]
  wire [63:0] _subsystem_mbus_auto_bus_xing_in_d_bits_data;	// @[MemoryBus.scala:25:26]
  wire        _subsystem_mbus_auto_bus_xing_in_d_bits_corrupt;	// @[MemoryBus.scala:25:26]
  wire        _subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [10:0] _subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [20:0] _subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire [7:0]  _subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_mask;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [10:0] _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [16:0] _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [10:0] _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [11:0] _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire [7:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [10:0] _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [25:0] _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire [7:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [10:0] _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [27:0] _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire [7:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_param;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [6:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [26:0] _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire [7:0]  _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_mask;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_corrupt;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [10:0] _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [25:0] _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire [7:0]  _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_fixedClockNode_out_3_clock;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_fixedClockNode_out_3_reset;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_fixedClockNode_out_0_clock;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_fixedClockNode_out_0_reset;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_a_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_d_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_param;	// @[PeripheryBus.scala:31:26]
  wire [3:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [5:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_source;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_d_bits_sink;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_d_bits_denied;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_cbus_auto_bus_xing_in_d_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_auto_bus_xing_in_d_bits_corrupt;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_clock;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_cbus_reset;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_fbus_auto_bus_xing_out_a_valid;	// @[FrontBus.scala:22:26]
  wire [2:0]  _subsystem_fbus_auto_bus_xing_out_a_bits_opcode;	// @[FrontBus.scala:22:26]
  wire [2:0]  _subsystem_fbus_auto_bus_xing_out_a_bits_param;	// @[FrontBus.scala:22:26]
  wire [3:0]  _subsystem_fbus_auto_bus_xing_out_a_bits_size;	// @[FrontBus.scala:22:26]
  wire [4:0]  _subsystem_fbus_auto_bus_xing_out_a_bits_source;	// @[FrontBus.scala:22:26]
  wire [31:0] _subsystem_fbus_auto_bus_xing_out_a_bits_address;	// @[FrontBus.scala:22:26]
  wire        _subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_bufferable;	// @[FrontBus.scala:22:26]
  wire        _subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_modifiable;	// @[FrontBus.scala:22:26]
  wire        _subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_readalloc;	// @[FrontBus.scala:22:26]
  wire        _subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_writealloc;	// @[FrontBus.scala:22:26]
  wire        _subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_privileged;	// @[FrontBus.scala:22:26]
  wire        _subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_secure;	// @[FrontBus.scala:22:26]
  wire        _subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_fetch;	// @[FrontBus.scala:22:26]
  wire [7:0]  _subsystem_fbus_auto_bus_xing_out_a_bits_mask;	// @[FrontBus.scala:22:26]
  wire [63:0] _subsystem_fbus_auto_bus_xing_out_a_bits_data;	// @[FrontBus.scala:22:26]
  wire        _subsystem_fbus_auto_bus_xing_out_a_bits_corrupt;	// @[FrontBus.scala:22:26]
  wire        _subsystem_fbus_auto_bus_xing_out_d_ready;	// @[FrontBus.scala:22:26]
  wire        _subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [10:0] _subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source;	// @[PeripheryBus.scala:31:26]
  wire [26:0] _subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address;	// @[PeripheryBus.scala:31:26]
  wire [7:0]  _subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_d_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_fixedClockNode_out_clock;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_fixedClockNode_out_reset;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_a_ready;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_d_valid;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_pbus_auto_bus_xing_in_d_bits_opcode;	// @[PeripheryBus.scala:31:26]
  wire [1:0]  _subsystem_pbus_auto_bus_xing_in_d_bits_param;	// @[PeripheryBus.scala:31:26]
  wire [2:0]  _subsystem_pbus_auto_bus_xing_in_d_bits_size;	// @[PeripheryBus.scala:31:26]
  wire [6:0]  _subsystem_pbus_auto_bus_xing_in_d_bits_source;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_d_bits_sink;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_d_bits_denied;	// @[PeripheryBus.scala:31:26]
  wire [63:0] _subsystem_pbus_auto_bus_xing_in_d_bits_data;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_auto_bus_xing_in_d_bits_corrupt;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_clock;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_pbus_reset;	// @[PeripheryBus.scala:31:26]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_a_ready;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_valid;	// @[SystemBus.scala:24:26]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param;	// @[SystemBus.scala:24:26]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_size;	// @[SystemBus.scala:24:26]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_source;	// @[SystemBus.scala:24:26]
  wire [31:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_c_ready;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_valid;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode;	// @[SystemBus.scala:24:26]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param;	// @[SystemBus.scala:24:26]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size;	// @[SystemBus.scala:24:26]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied;	// @[SystemBus.scala:24:26]
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size;	// @[SystemBus.scala:24:26]
  wire [5:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source;	// @[SystemBus.scala:24:26]
  wire [31:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address;	// @[SystemBus.scala:24:26]
  wire [7:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask;	// @[SystemBus.scala:24:26]
  wire [63:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size;	// @[SystemBus.scala:24:26]
  wire [5:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source;	// @[SystemBus.scala:24:26]
  wire [31:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address;	// @[SystemBus.scala:24:26]
  wire [63:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode;	// @[SystemBus.scala:24:26]
  wire [1:0]  _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param;	// @[SystemBus.scala:24:26]
  wire [3:0]  _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size;	// @[SystemBus.scala:24:26]
  wire [4:0]  _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied;	// @[SystemBus.scala:24:26]
  wire [63:0] _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode;	// @[SystemBus.scala:24:26]
  wire [2:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param;	// @[SystemBus.scala:24:26]
  wire [3:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size;	// @[SystemBus.scala:24:26]
  wire [5:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source;	// @[SystemBus.scala:24:26]
  wire [27:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address;	// @[SystemBus.scala:24:26]
  wire [7:0]  _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask;	// @[SystemBus.scala:24:26]
  wire [63:0] _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_fixedClockNode_out_1_clock;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_fixedClockNode_out_1_reset;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_fixedClockNode_out_0_clock;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_clock;	// @[SystemBus.scala:24:26]
  wire        _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_reset;	// @[SystemBus.scala:24:26]
  wire        _ibus_intsink_auto_out_0;	// @[Crossing.scala:78:29]
  wire        _ibus_intsink_auto_out_1;	// @[Crossing.scala:78:29]
  wire        _ibus_intsink_auto_out_2;	// @[Crossing.scala:78:29]
  wire        _ibus_intsink_auto_out_3;	// @[Crossing.scala:78:29]
  wire        _ibus_intsink_auto_out_4;	// @[Crossing.scala:78:29]
  wire        _ibus_intsink_auto_out_5;	// @[Crossing.scala:78:29]
  wire        _ibus_intsink_auto_out_6;	// @[Crossing.scala:78:29]
  wire        _ibus_intsink_auto_out_7;	// @[Crossing.scala:78:29]
  wire        _ibus_int_bus_auto_int_out_0;	// @[InterruptBus.scala:14:27]
  wire        _ibus_int_bus_auto_int_out_1;	// @[InterruptBus.scala:14:27]
  wire        _ibus_int_bus_auto_int_out_2;	// @[InterruptBus.scala:14:27]
  wire        _ibus_int_bus_auto_int_out_3;	// @[InterruptBus.scala:14:27]
  wire        _ibus_int_bus_auto_int_out_4;	// @[InterruptBus.scala:14:27]
  wire        _ibus_int_bus_auto_int_out_5;	// @[InterruptBus.scala:14:27]
  wire        _ibus_int_bus_auto_int_out_6;	// @[InterruptBus.scala:14:27]
  wire        _ibus_int_bus_auto_int_out_7;	// @[InterruptBus.scala:14:27]
  wire        _ibus_int_bus_auto_int_out_8;	// @[InterruptBus.scala:14:27]
  reg  [8:0]  int_rtc_tick_c_value;	// @[Counter.scala:61:40]
  wire        int_rtc_tick = int_rtc_tick_c_value == 9'h1F3;	// @[Counter.scala:61:40, :73:24]
  always @(posedge _subsystem_pbus_clock) begin	// @[PeripheryBus.scala:31:26]
    if (_subsystem_pbus_reset)	// @[PeripheryBus.scala:31:26]
      int_rtc_tick_c_value <= 9'h0;	// @[Counter.scala:61:40]
    else if (int_rtc_tick)	// @[Counter.scala:73:24]
      int_rtc_tick_c_value <= 9'h0;	// @[Counter.scala:61:40]
    else	// @[Counter.scala:73:24]
      int_rtc_tick_c_value <= int_rtc_tick_c_value + 9'h1;	// @[Counter.scala:61:40, :77:24]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        int_rtc_tick_c_value = _RANDOM_0[8:0];	// @[Counter.scala:61:40]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  IntXbar ibus_int_bus (	// @[InterruptBus.scala:14:27]
    .auto_int_in_1_0 (_intsink_4_auto_out_0),	// @[Crossing.scala:99:29]
    .auto_int_in_0_0 (_ibus_intsink_auto_out_0),	// @[Crossing.scala:78:29]
    .auto_int_in_0_1 (_ibus_intsink_auto_out_1),	// @[Crossing.scala:78:29]
    .auto_int_in_0_2 (_ibus_intsink_auto_out_2),	// @[Crossing.scala:78:29]
    .auto_int_in_0_3 (_ibus_intsink_auto_out_3),	// @[Crossing.scala:78:29]
    .auto_int_in_0_4 (_ibus_intsink_auto_out_4),	// @[Crossing.scala:78:29]
    .auto_int_in_0_5 (_ibus_intsink_auto_out_5),	// @[Crossing.scala:78:29]
    .auto_int_in_0_6 (_ibus_intsink_auto_out_6),	// @[Crossing.scala:78:29]
    .auto_int_in_0_7 (_ibus_intsink_auto_out_7),	// @[Crossing.scala:78:29]
    .auto_int_out_0  (_ibus_int_bus_auto_int_out_0),
    .auto_int_out_1  (_ibus_int_bus_auto_int_out_1),
    .auto_int_out_2  (_ibus_int_bus_auto_int_out_2),
    .auto_int_out_3  (_ibus_int_bus_auto_int_out_3),
    .auto_int_out_4  (_ibus_int_bus_auto_int_out_4),
    .auto_int_out_5  (_ibus_int_bus_auto_int_out_5),
    .auto_int_out_6  (_ibus_int_bus_auto_int_out_6),
    .auto_int_out_7  (_ibus_int_bus_auto_int_out_7),
    .auto_int_out_8  (_ibus_int_bus_auto_int_out_8)
  );
  IntSyncAsyncCrossingSink ibus_intsink (	// @[Crossing.scala:78:29]
    .clock          (_subsystem_sbus_auto_fixedClockNode_out_0_clock),	// @[SystemBus.scala:24:26]
    .auto_in_sync_0 (_intsource_3_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_in_sync_1 (_intsource_3_auto_out_sync_1),	// @[Crossing.scala:28:31]
    .auto_in_sync_2 (_intsource_3_auto_out_sync_2),	// @[Crossing.scala:28:31]
    .auto_in_sync_3 (_intsource_3_auto_out_sync_3),	// @[Crossing.scala:28:31]
    .auto_in_sync_4 (_intsource_3_auto_out_sync_4),	// @[Crossing.scala:28:31]
    .auto_in_sync_5 (_intsource_3_auto_out_sync_5),	// @[Crossing.scala:28:31]
    .auto_in_sync_6 (_intsource_3_auto_out_sync_6),	// @[Crossing.scala:28:31]
    .auto_in_sync_7 (_intsource_3_auto_out_sync_7),	// @[Crossing.scala:28:31]
    .auto_out_0     (_ibus_intsink_auto_out_0),
    .auto_out_1     (_ibus_intsink_auto_out_1),
    .auto_out_2     (_ibus_intsink_auto_out_2),
    .auto_out_3     (_ibus_intsink_auto_out_3),
    .auto_out_4     (_ibus_intsink_auto_out_4),
    .auto_out_5     (_ibus_intsink_auto_out_5),
    .auto_out_6     (_ibus_intsink_auto_out_6),
    .auto_out_7     (_ibus_intsink_auto_out_7)
  );
  SystemBus subsystem_sbus (	// @[SystemBus.scala:24:26]
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_ready                          (mmio_axi4_0_aw_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_ready                           (mmio_axi4_0_w_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_valid                           (mmio_axi4_0_b_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_id                         (mmio_axi4_0_b_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_resp                       (mmio_axi4_0_b_bits_resp),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_ready                          (mmio_axi4_0_ar_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_valid                           (mmio_axi4_0_r_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_id                         (mmio_axi4_0_r_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_data                       (mmio_axi4_0_r_bits_data),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_resp                       (mmio_axi4_0_r_bits_resp),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_last                       (mmio_axi4_0_r_bits_last),
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_valid                                  (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_opcode                            (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_param                             (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_size                              (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_source                            (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_address                           (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_mask                              (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_data                              (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_corrupt                           (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_ready                                  (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_valid                                  (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_opcode                            (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_param                             (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_size                              (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_source                            (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_address                           (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_data                              (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_corrupt                           (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_ready                                  (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_e_valid                                  (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),	// @[HasTiles.scala:250:38]
    .auto_coupler_from_tile_tl_master_clock_xing_in_e_bits_sink                              (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),	// @[HasTiles.scala:250:38]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_ready                               (_subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_valid                               (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_param                          (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_address                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_ready                               (_subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_valid                               (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_opcode                         (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_param                          (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_size                           (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_source                         (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_sink                           (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_denied                         (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_data                           (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_corrupt                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_valid                          (_subsystem_fbus_auto_bus_xing_out_a_valid),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_opcode                    (_subsystem_fbus_auto_bus_xing_out_a_bits_opcode),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_param                     (_subsystem_fbus_auto_bus_xing_out_a_bits_param),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_size                      (_subsystem_fbus_auto_bus_xing_out_a_bits_size),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_source                    (_subsystem_fbus_auto_bus_xing_out_a_bits_source),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_address                   (_subsystem_fbus_auto_bus_xing_out_a_bits_address),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_bufferable (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_bufferable),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_modifiable (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_modifiable),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_readalloc  (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_readalloc),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_writealloc (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_writealloc),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_privileged (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_privileged),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_secure     (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_secure),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_fetch      (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_fetch),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_mask                      (_subsystem_fbus_auto_bus_xing_out_a_bits_mask),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_data                      (_subsystem_fbus_auto_bus_xing_out_a_bits_data),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_corrupt                   (_subsystem_fbus_auto_bus_xing_out_a_bits_corrupt),	// @[FrontBus.scala:22:26]
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_ready                          (_subsystem_fbus_auto_bus_xing_out_d_ready),	// @[FrontBus.scala:22:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_ready                           (_subsystem_cbus_auto_bus_xing_in_a_ready),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_valid                           (_subsystem_cbus_auto_bus_xing_in_d_valid),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_opcode                     (_subsystem_cbus_auto_bus_xing_in_d_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_param                      (_subsystem_cbus_auto_bus_xing_in_d_bits_param),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_size                       (_subsystem_cbus_auto_bus_xing_in_d_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_source                     (_subsystem_cbus_auto_bus_xing_in_d_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_sink                       (_subsystem_cbus_auto_bus_xing_in_d_bits_sink),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_denied                     (_subsystem_cbus_auto_bus_xing_in_d_bits_denied),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_data                       (_subsystem_cbus_auto_bus_xing_in_d_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_corrupt                    (_subsystem_cbus_auto_bus_xing_in_d_bits_corrupt),	// @[PeripheryBus.scala:31:26]
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_clock                       (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_reset                       (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_clock                       (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_reset                       (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_valid                          (mmio_axi4_0_aw_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_id                        (mmio_axi4_0_aw_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_addr                      (mmio_axi4_0_aw_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_len                       (mmio_axi4_0_aw_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_size                      (mmio_axi4_0_aw_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_burst                     (mmio_axi4_0_aw_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_lock                      (mmio_axi4_0_aw_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_cache                     (mmio_axi4_0_aw_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_prot                      (mmio_axi4_0_aw_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_qos                       (mmio_axi4_0_aw_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_valid                           (mmio_axi4_0_w_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_data                       (mmio_axi4_0_w_bits_data),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_strb                       (mmio_axi4_0_w_bits_strb),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_last                       (mmio_axi4_0_w_bits_last),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_ready                           (mmio_axi4_0_b_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_valid                          (mmio_axi4_0_ar_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_id                        (mmio_axi4_0_ar_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_addr                      (mmio_axi4_0_ar_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_len                       (mmio_axi4_0_ar_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_size                      (mmio_axi4_0_ar_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_burst                     (mmio_axi4_0_ar_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_lock                      (mmio_axi4_0_ar_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_cache                     (mmio_axi4_0_ar_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_prot                      (mmio_axi4_0_ar_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_qos                       (mmio_axi4_0_ar_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_ready                           (mmio_axi4_0_r_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_ready                                  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_valid                                  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param                             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_size                              (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_source                            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address                           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_ready                                  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_valid                                  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode                            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param                             (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size                              (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source                            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink                              (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied                            (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data                              (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt                           (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid                               (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param                          (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size                           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask                           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data                           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready                               (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid                               (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param                          (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size                           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data                           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready                               (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid                               (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink                           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready                          (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid                          (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode                    (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param                     (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size                      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source                    (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink                      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied                    (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data                      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt                   (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid                           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode                     (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param                      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size                       (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source                     (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask                       (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data                       (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready                           (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready),
    .auto_fixedClockNode_out_3_clock                                                         (auto_subsystem_sbus_fixedClockNode_out_clock),
    .auto_fixedClockNode_out_3_reset                                                         (auto_subsystem_sbus_fixedClockNode_out_reset),
    .auto_fixedClockNode_out_1_clock                                                         (_subsystem_sbus_auto_fixedClockNode_out_1_clock),
    .auto_fixedClockNode_out_1_reset                                                         (_subsystem_sbus_auto_fixedClockNode_out_1_reset),
    .auto_fixedClockNode_out_0_clock                                                         (_subsystem_sbus_auto_fixedClockNode_out_0_clock),
    .auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_clock                        (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_clock),
    .auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_reset                        (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_reset)
  );
  PeripheryBus subsystem_pbus (	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_ready        (_uartClockDomainWrapper_auto_uart_0_control_xing_in_a_ready),	// @[UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_valid        (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_valid),	// @[UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_opcode  (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_opcode),	// @[UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_size    (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_size),	// @[UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_source  (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_source),	// @[UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_data    (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_data),	// @[UART.scala:270:44]
    .auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_clock   (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_reset   (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_in_a_valid                                            (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_opcode                                      (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_param                                       (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_param),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_size                                        (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_source                                      (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_address                                     (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_mask                                        (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_mask),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_data                                        (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_corrupt                                     (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_corrupt),	// @[PeripheryBus.scala:31:26]
    .auto_bus_xing_in_d_ready                                            (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_valid        (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_valid),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode  (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size    (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source  (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask    (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data    (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data),
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_ready        (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_d_ready),
    .auto_fixedClockNode_out_clock                                       (_subsystem_pbus_auto_fixedClockNode_out_clock),
    .auto_fixedClockNode_out_reset                                       (_subsystem_pbus_auto_fixedClockNode_out_reset),
    .auto_bus_xing_in_a_ready                                            (_subsystem_pbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_d_valid                                            (_subsystem_pbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                                      (_subsystem_pbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                                       (_subsystem_pbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                                        (_subsystem_pbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                                      (_subsystem_pbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink                                        (_subsystem_pbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied                                      (_subsystem_pbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                                        (_subsystem_pbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                                     (_subsystem_pbus_auto_bus_xing_in_d_bits_corrupt),
    .clock                                                               (_subsystem_pbus_clock),
    .reset                                                               (_subsystem_pbus_reset)
  );
  FrontBus subsystem_fbus (	// @[FrontBus.scala:22:26]
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_valid      (l2_frontend_bus_axi4_0_aw_valid),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_id    (l2_frontend_bus_axi4_0_aw_bits_id),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_addr  (l2_frontend_bus_axi4_0_aw_bits_addr),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_len   (l2_frontend_bus_axi4_0_aw_bits_len),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_size  (l2_frontend_bus_axi4_0_aw_bits_size),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_burst (l2_frontend_bus_axi4_0_aw_bits_burst),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_lock  (l2_frontend_bus_axi4_0_aw_bits_lock),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_cache (l2_frontend_bus_axi4_0_aw_bits_cache),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_prot  (l2_frontend_bus_axi4_0_aw_bits_prot),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_qos   (l2_frontend_bus_axi4_0_aw_bits_qos),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_valid       (l2_frontend_bus_axi4_0_w_valid),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_data   (l2_frontend_bus_axi4_0_w_bits_data),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_strb   (l2_frontend_bus_axi4_0_w_bits_strb),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_last   (l2_frontend_bus_axi4_0_w_bits_last),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_ready       (l2_frontend_bus_axi4_0_b_ready),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_valid      (l2_frontend_bus_axi4_0_ar_valid),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_id    (l2_frontend_bus_axi4_0_ar_bits_id),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_addr  (l2_frontend_bus_axi4_0_ar_bits_addr),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_len   (l2_frontend_bus_axi4_0_ar_bits_len),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_size  (l2_frontend_bus_axi4_0_ar_bits_size),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_burst (l2_frontend_bus_axi4_0_ar_bits_burst),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_lock  (l2_frontend_bus_axi4_0_ar_bits_lock),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_cache (l2_frontend_bus_axi4_0_ar_bits_cache),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_prot  (l2_frontend_bus_axi4_0_ar_bits_prot),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_qos   (l2_frontend_bus_axi4_0_ar_bits_qos),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_ready       (l2_frontend_bus_axi4_0_r_ready),
    .auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_clock       (_clockNamePrefixer_auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_reset       (_clockNamePrefixer_auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_out_a_ready                                               (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_out_d_valid                                               (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_out_d_bits_opcode                                         (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_out_d_bits_param                                          (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_out_d_bits_size                                           (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_out_d_bits_source                                         (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_out_d_bits_sink                                           (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_out_d_bits_denied                                         (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_out_d_bits_data                                           (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_out_d_bits_corrupt                                        (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt),	// @[SystemBus.scala:24:26]
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_ready      (l2_frontend_bus_axi4_0_aw_ready),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_ready       (l2_frontend_bus_axi4_0_w_ready),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_valid       (l2_frontend_bus_axi4_0_b_valid),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_id     (l2_frontend_bus_axi4_0_b_bits_id),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_resp   (l2_frontend_bus_axi4_0_b_bits_resp),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_ready      (l2_frontend_bus_axi4_0_ar_ready),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_valid       (l2_frontend_bus_axi4_0_r_valid),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_id     (l2_frontend_bus_axi4_0_r_bits_id),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_data   (l2_frontend_bus_axi4_0_r_bits_data),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_resp   (l2_frontend_bus_axi4_0_r_bits_resp),
    .auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_last   (l2_frontend_bus_axi4_0_r_bits_last),
    .auto_fixedClockNode_out_clock                                           (auto_subsystem_fbus_fixedClockNode_out_clock),
    .auto_bus_xing_out_a_valid                                               (_subsystem_fbus_auto_bus_xing_out_a_valid),
    .auto_bus_xing_out_a_bits_opcode                                         (_subsystem_fbus_auto_bus_xing_out_a_bits_opcode),
    .auto_bus_xing_out_a_bits_param                                          (_subsystem_fbus_auto_bus_xing_out_a_bits_param),
    .auto_bus_xing_out_a_bits_size                                           (_subsystem_fbus_auto_bus_xing_out_a_bits_size),
    .auto_bus_xing_out_a_bits_source                                         (_subsystem_fbus_auto_bus_xing_out_a_bits_source),
    .auto_bus_xing_out_a_bits_address                                        (_subsystem_fbus_auto_bus_xing_out_a_bits_address),
    .auto_bus_xing_out_a_bits_user_amba_prot_bufferable                      (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_bufferable),
    .auto_bus_xing_out_a_bits_user_amba_prot_modifiable                      (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_modifiable),
    .auto_bus_xing_out_a_bits_user_amba_prot_readalloc                       (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_readalloc),
    .auto_bus_xing_out_a_bits_user_amba_prot_writealloc                      (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_writealloc),
    .auto_bus_xing_out_a_bits_user_amba_prot_privileged                      (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_privileged),
    .auto_bus_xing_out_a_bits_user_amba_prot_secure                          (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_secure),
    .auto_bus_xing_out_a_bits_user_amba_prot_fetch                           (_subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_fetch),
    .auto_bus_xing_out_a_bits_mask                                           (_subsystem_fbus_auto_bus_xing_out_a_bits_mask),
    .auto_bus_xing_out_a_bits_data                                           (_subsystem_fbus_auto_bus_xing_out_a_bits_data),
    .auto_bus_xing_out_a_bits_corrupt                                        (_subsystem_fbus_auto_bus_xing_out_a_bits_corrupt),
    .auto_bus_xing_out_d_ready                                               (_subsystem_fbus_auto_bus_xing_out_d_ready)
  );
  PeripheryBus_1 subsystem_cbus (	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_prci_ctrl_fixer_out_a_ready                          (_prci_ctrl_domain_auto_xbar_in_a_ready),	// @[HasChipyardPRCI.scala:36:36]
    .auto_coupler_to_prci_ctrl_fixer_out_d_valid                          (_prci_ctrl_domain_auto_xbar_in_d_valid),	// @[HasChipyardPRCI.scala:36:36]
    .auto_coupler_to_prci_ctrl_fixer_out_d_bits_opcode                    (_prci_ctrl_domain_auto_xbar_in_d_bits_opcode),	// @[HasChipyardPRCI.scala:36:36]
    .auto_coupler_to_prci_ctrl_fixer_out_d_bits_size                      (_prci_ctrl_domain_auto_xbar_in_d_bits_size),	// @[HasChipyardPRCI.scala:36:36]
    .auto_coupler_to_prci_ctrl_fixer_out_d_bits_source                    (_prci_ctrl_domain_auto_xbar_in_d_bits_source),	// @[HasChipyardPRCI.scala:36:36]
    .auto_coupler_to_prci_ctrl_fixer_out_d_bits_data                      (_prci_ctrl_domain_auto_xbar_in_d_bits_data),	// @[HasChipyardPRCI.scala:36:36]
    .auto_coupler_to_bootrom_fragmenter_out_a_ready                       (_bootROMDomainWrapper_auto_bootrom_in_a_ready),	// @[BootROM.scala:72:42]
    .auto_coupler_to_bootrom_fragmenter_out_d_valid                       (_bootROMDomainWrapper_auto_bootrom_in_d_valid),	// @[BootROM.scala:72:42]
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_size                   (_bootROMDomainWrapper_auto_bootrom_in_d_bits_size),	// @[BootROM.scala:72:42]
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_source                 (_bootROMDomainWrapper_auto_bootrom_in_d_bits_source),	// @[BootROM.scala:72:42]
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_data                   (_bootROMDomainWrapper_auto_bootrom_in_d_bits_data),	// @[BootROM.scala:72:42]
    .auto_coupler_to_debug_fragmenter_out_a_ready                         (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),	// @[Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_d_valid                         (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),	// @[Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_d_bits_opcode                   (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),	// @[Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_d_bits_size                     (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),	// @[Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_d_bits_source                   (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),	// @[Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_d_bits_data                     (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),	// @[Periphery.scala:85:26]
    .auto_coupler_to_clint_fragmenter_out_a_ready                         (_clint_auto_in_a_ready),	// @[CLINT.scala:107:27]
    .auto_coupler_to_clint_fragmenter_out_d_valid                         (_clint_auto_in_d_valid),	// @[CLINT.scala:107:27]
    .auto_coupler_to_clint_fragmenter_out_d_bits_opcode                   (_clint_auto_in_d_bits_opcode),	// @[CLINT.scala:107:27]
    .auto_coupler_to_clint_fragmenter_out_d_bits_size                     (_clint_auto_in_d_bits_size),	// @[CLINT.scala:107:27]
    .auto_coupler_to_clint_fragmenter_out_d_bits_source                   (_clint_auto_in_d_bits_source),	// @[CLINT.scala:107:27]
    .auto_coupler_to_clint_fragmenter_out_d_bits_data                     (_clint_auto_in_d_bits_data),	// @[CLINT.scala:107:27]
    .auto_coupler_to_plic_fragmenter_out_a_ready                          (_plicDomainWrapper_auto_plic_in_a_ready),	// @[Plic.scala:359:39]
    .auto_coupler_to_plic_fragmenter_out_d_valid                          (_plicDomainWrapper_auto_plic_in_d_valid),	// @[Plic.scala:359:39]
    .auto_coupler_to_plic_fragmenter_out_d_bits_opcode                    (_plicDomainWrapper_auto_plic_in_d_bits_opcode),	// @[Plic.scala:359:39]
    .auto_coupler_to_plic_fragmenter_out_d_bits_size                      (_plicDomainWrapper_auto_plic_in_d_bits_size),	// @[Plic.scala:359:39]
    .auto_coupler_to_plic_fragmenter_out_d_bits_source                    (_plicDomainWrapper_auto_plic_in_d_bits_source),	// @[Plic.scala:359:39]
    .auto_coupler_to_plic_fragmenter_out_d_bits_data                      (_plicDomainWrapper_auto_plic_in_d_bits_data),	// @[Plic.scala:359:39]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_ready        (_subsystem_pbus_auto_bus_xing_in_a_ready),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_valid        (_subsystem_pbus_auto_bus_xing_in_d_valid),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_opcode  (_subsystem_pbus_auto_bus_xing_in_d_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_param   (_subsystem_pbus_auto_bus_xing_in_d_bits_param),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_size    (_subsystem_pbus_auto_bus_xing_in_d_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_source  (_subsystem_pbus_auto_bus_xing_in_d_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_sink    (_subsystem_pbus_auto_bus_xing_in_d_bits_sink),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_denied  (_subsystem_pbus_auto_bus_xing_in_d_bits_denied),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_data    (_subsystem_pbus_auto_bus_xing_in_d_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_bits_corrupt (_subsystem_pbus_auto_bus_xing_in_d_bits_corrupt),	// @[PeripheryBus.scala:31:26]
    .auto_coupler_to_l2_ctrl_buffer_out_a_ready                           (_subsystem_l2_wrapper_auto_l2_ctl_in_a_ready),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_valid                           (_subsystem_l2_wrapper_auto_l2_ctl_in_d_valid),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_opcode                     (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_opcode),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_size                       (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_size),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_source                     (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_source),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_data                       (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_data),	// @[BankedL2Params.scala:47:31]
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_clock    (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_reset    (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_in_a_valid                                             (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_opcode                                       (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_param                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_size                                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_source                                       (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_address                                      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_mask                                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_data                                         (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_corrupt                                      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt),	// @[SystemBus.scala:24:26]
    .auto_bus_xing_in_d_ready                                             (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready),	// @[SystemBus.scala:24:26]
    .custom_boot                                                          (custom_boot),
    .auto_coupler_to_prci_ctrl_fixer_out_a_valid                          (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_valid),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_opcode                    (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_opcode),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_size                      (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_size),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_source                    (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_source),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_address                   (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_address),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_mask                      (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_mask),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_data                      (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_data),
    .auto_coupler_to_prci_ctrl_fixer_out_d_ready                          (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_d_ready),
    .auto_coupler_to_bootrom_fragmenter_out_a_valid                       (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_size                   (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_source                 (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_address                (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),
    .auto_coupler_to_bootrom_fragmenter_out_d_ready                       (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),
    .auto_coupler_to_debug_fragmenter_out_a_valid                         (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),
    .auto_coupler_to_debug_fragmenter_out_a_bits_opcode                   (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_debug_fragmenter_out_a_bits_size                     (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),
    .auto_coupler_to_debug_fragmenter_out_a_bits_source                   (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),
    .auto_coupler_to_debug_fragmenter_out_a_bits_address                  (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),
    .auto_coupler_to_debug_fragmenter_out_a_bits_mask                     (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),
    .auto_coupler_to_debug_fragmenter_out_a_bits_data                     (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),
    .auto_coupler_to_debug_fragmenter_out_d_ready                         (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),
    .auto_coupler_to_clint_fragmenter_out_a_valid                         (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),
    .auto_coupler_to_clint_fragmenter_out_a_bits_opcode                   (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_clint_fragmenter_out_a_bits_size                     (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),
    .auto_coupler_to_clint_fragmenter_out_a_bits_source                   (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),
    .auto_coupler_to_clint_fragmenter_out_a_bits_address                  (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),
    .auto_coupler_to_clint_fragmenter_out_a_bits_mask                     (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),
    .auto_coupler_to_clint_fragmenter_out_a_bits_data                     (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),
    .auto_coupler_to_clint_fragmenter_out_d_ready                         (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),
    .auto_coupler_to_plic_fragmenter_out_a_valid                          (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),
    .auto_coupler_to_plic_fragmenter_out_a_bits_opcode                    (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_plic_fragmenter_out_a_bits_size                      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),
    .auto_coupler_to_plic_fragmenter_out_a_bits_source                    (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),
    .auto_coupler_to_plic_fragmenter_out_a_bits_address                   (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),
    .auto_coupler_to_plic_fragmenter_out_a_bits_mask                      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),
    .auto_coupler_to_plic_fragmenter_out_a_bits_data                      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),
    .auto_coupler_to_plic_fragmenter_out_d_ready                          (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_valid        (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_opcode  (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_param   (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_size    (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_source  (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_address (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_mask    (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_data    (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_corrupt (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_ready        (_subsystem_cbus_auto_coupler_to_bus_named_subsystem_pbus_bus_xing_out_d_ready),
    .auto_coupler_to_l2_ctrl_buffer_out_a_valid                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_valid),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode                     (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_size                       (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_size),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_source                     (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_source),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_address                    (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_address),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask                       (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_data                       (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_data),
    .auto_coupler_to_l2_ctrl_buffer_out_d_ready                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_d_ready),
    .auto_fixedClockNode_out_4_clock                                      (auto_subsystem_cbus_fixedClockNode_out_clock),
    .auto_fixedClockNode_out_4_reset                                      (auto_subsystem_cbus_fixedClockNode_out_reset),
    .auto_fixedClockNode_out_3_clock                                      (_subsystem_cbus_auto_fixedClockNode_out_3_clock),
    .auto_fixedClockNode_out_3_reset                                      (_subsystem_cbus_auto_fixedClockNode_out_3_reset),
    .auto_fixedClockNode_out_0_clock                                      (_subsystem_cbus_auto_fixedClockNode_out_0_clock),
    .auto_fixedClockNode_out_0_reset                                      (_subsystem_cbus_auto_fixedClockNode_out_0_reset),
    .auto_bus_xing_in_a_ready                                             (_subsystem_cbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_d_valid                                             (_subsystem_cbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                                       (_subsystem_cbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                                        (_subsystem_cbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                                         (_subsystem_cbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                                       (_subsystem_cbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink                                         (_subsystem_cbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied                                       (_subsystem_cbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                                         (_subsystem_cbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                                      (_subsystem_cbus_auto_bus_xing_in_d_bits_corrupt),
    .clock                                                                (_subsystem_cbus_clock),
    .reset                                                                (_subsystem_cbus_reset)
  );
  MemoryBus subsystem_mbus (	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready      (mem_axi4_0_aw_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready       (mem_axi4_0_w_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid       (mem_axi4_0_b_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id     (mem_axi4_0_b_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp   (mem_axi4_0_b_bits_resp),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready      (mem_axi4_0_ar_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid       (mem_axi4_0_r_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id     (mem_axi4_0_r_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data   (mem_axi4_0_r_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp   (mem_axi4_0_r_bits_resp),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last   (mem_axi4_0_r_bits_last),
    .auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_clock            (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_clock),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_reset            (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_reset),	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_in_a_valid                                                     (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_opcode                                               (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_size                                                 (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_source                                               (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_address                                              (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_mask                                                 (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_a_bits_data                                                 (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data),	// @[BankedL2Params.scala:47:31]
    .auto_bus_xing_in_d_ready                                                     (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready),	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid      (mem_axi4_0_aw_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id    (mem_axi4_0_aw_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr  (mem_axi4_0_aw_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len   (mem_axi4_0_aw_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size  (mem_axi4_0_aw_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst (mem_axi4_0_aw_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock  (mem_axi4_0_aw_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache (mem_axi4_0_aw_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot  (mem_axi4_0_aw_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos   (mem_axi4_0_aw_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid       (mem_axi4_0_w_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data   (mem_axi4_0_w_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb   (mem_axi4_0_w_bits_strb),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last   (mem_axi4_0_w_bits_last),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready       (mem_axi4_0_b_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid      (mem_axi4_0_ar_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id    (mem_axi4_0_ar_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr  (mem_axi4_0_ar_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len   (mem_axi4_0_ar_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size  (mem_axi4_0_ar_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst (mem_axi4_0_ar_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock  (mem_axi4_0_ar_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache (mem_axi4_0_ar_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot  (mem_axi4_0_ar_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos   (mem_axi4_0_ar_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready       (mem_axi4_0_r_ready),
    .auto_fixedClockNode_out_clock                                                (auto_subsystem_mbus_fixedClockNode_out_clock),
    .auto_fixedClockNode_out_reset                                                (auto_subsystem_mbus_fixedClockNode_out_reset),
    .auto_bus_xing_in_a_ready                                                     (_subsystem_mbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_d_valid                                                     (_subsystem_mbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                                               (_subsystem_mbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                                                (_subsystem_mbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                                                 (_subsystem_mbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                                               (_subsystem_mbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_denied                                               (_subsystem_mbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                                                 (_subsystem_mbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                                              (_subsystem_mbus_auto_bus_xing_in_d_bits_corrupt)
  );
  CoherenceManagerWrapper subsystem_l2_wrapper (	// @[BankedL2Params.scala:47:31]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready        (_subsystem_mbus_auto_bus_xing_in_a_ready),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid        (_subsystem_mbus_auto_bus_xing_in_d_valid),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode  (_subsystem_mbus_auto_bus_xing_in_d_bits_opcode),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_param   (_subsystem_mbus_auto_bus_xing_in_d_bits_param),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size    (_subsystem_mbus_auto_bus_xing_in_d_bits_size),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source  (_subsystem_mbus_auto_bus_xing_in_d_bits_source),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied  (_subsystem_mbus_auto_bus_xing_in_d_bits_denied),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data    (_subsystem_mbus_auto_bus_xing_in_d_bits_data),	// @[MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt (_subsystem_mbus_auto_bus_xing_in_d_bits_corrupt),	// @[MemoryBus.scala:25:26]
    .auto_coherent_jbar_in_a_valid                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_opcode                                  (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_param                                   (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_size                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_source                                  (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_address                                 (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_mask                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_data                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_corrupt                                 (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_b_ready                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_valid                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_opcode                                  (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_param                                   (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_size                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_source                                  (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_address                                 (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_data                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_corrupt                                 (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_d_ready                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_e_valid                                        (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid),	// @[SystemBus.scala:24:26]
    .auto_coherent_jbar_in_e_bits_sink                                    (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink),	// @[SystemBus.scala:24:26]
    .auto_l2_ctl_in_a_valid                                               (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_opcode                                         (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_size                                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_source                                         (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_address                                        (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_mask                                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_a_bits_data                                           (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_l2_ctl_in_d_ready                                               (_subsystem_cbus_auto_coupler_to_l2_ctrl_buffer_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock        (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_clock),	// @[SystemBus.scala:24:26]
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset        (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_member_subsystem_l2_0_reset),	// @[SystemBus.scala:24:26]
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid        (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode  (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size    (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source  (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask    (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data    (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready        (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready),
    .auto_coherent_jbar_in_a_ready                                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready),
    .auto_coherent_jbar_in_b_valid                                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid),
    .auto_coherent_jbar_in_b_bits_param                                   (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param),
    .auto_coherent_jbar_in_b_bits_address                                 (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address),
    .auto_coherent_jbar_in_c_ready                                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready),
    .auto_coherent_jbar_in_d_valid                                        (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid),
    .auto_coherent_jbar_in_d_bits_opcode                                  (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode),
    .auto_coherent_jbar_in_d_bits_param                                   (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param),
    .auto_coherent_jbar_in_d_bits_size                                    (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size),
    .auto_coherent_jbar_in_d_bits_source                                  (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source),
    .auto_coherent_jbar_in_d_bits_sink                                    (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink),
    .auto_coherent_jbar_in_d_bits_denied                                  (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied),
    .auto_coherent_jbar_in_d_bits_data                                    (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data),
    .auto_coherent_jbar_in_d_bits_corrupt                                 (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt),
    .auto_l2_ctl_in_a_ready                                               (_subsystem_l2_wrapper_auto_l2_ctl_in_a_ready),
    .auto_l2_ctl_in_d_valid                                               (_subsystem_l2_wrapper_auto_l2_ctl_in_d_valid),
    .auto_l2_ctl_in_d_bits_opcode                                         (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_opcode),
    .auto_l2_ctl_in_d_bits_size                                           (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_size),
    .auto_l2_ctl_in_d_bits_source                                         (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_source),
    .auto_l2_ctl_in_d_bits_data                                           (_subsystem_l2_wrapper_auto_l2_ctl_in_d_bits_data)
  );
  TilePRCIDomain tile_prci_domain (	// @[HasTiles.scala:250:38]
    .auto_intsink_in_sync_0                                      (_tlDM_auto_dmOuter_intsource_out_sync_0),	// @[Periphery.scala:85:26]
    .auto_tile_reset_domain_tile_hartid_in                       (_tileHartIdNexusNode_auto_out),	// @[HasTiles.scala:156:39]
    .auto_int_in_clock_xing_in_2_sync_0                          (_intsource_2_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_1_sync_0                          (_intsource_1_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_0_sync_0                          (_intsource_auto_out_sync_0),	// @[Crossing.scala:28:31]
    .auto_int_in_clock_xing_in_0_sync_1                          (_intsource_auto_out_sync_1),	// @[Crossing.scala:28:31]
    .auto_tl_master_clock_xing_out_a_ready                       (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_a_ready),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_b_valid                       (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_valid),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_b_bits_param                  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_b_bits_size                   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_size),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_b_bits_source                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_source),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_b_bits_address                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_c_ready                       (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_c_ready),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_d_valid                       (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_valid),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_d_bits_opcode                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_d_bits_param                  (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_d_bits_size                   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_d_bits_source                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_d_bits_sink                   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_d_bits_denied                 (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_d_bits_data                   (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data),	// @[SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_d_bits_corrupt                (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt),	// @[SystemBus.scala:24:26]
    .auto_tap_clock_in_clock                                     (_subsystem_sbus_auto_fixedClockNode_out_1_clock),	// @[SystemBus.scala:24:26]
    .auto_tap_clock_in_reset                                     (_subsystem_sbus_auto_fixedClockNode_out_1_reset),	// @[SystemBus.scala:24:26]
    .auto_tile_reset_domain_tile_broadcast_out_insns_0_valid     (traceIO_traces_0_trace_insns_0_valid),
    .auto_tile_reset_domain_tile_broadcast_out_insns_0_iaddr     (traceIO_traces_0_trace_insns_0_iaddr),
    .auto_tile_reset_domain_tile_broadcast_out_insns_0_insn      (traceIO_traces_0_trace_insns_0_insn),
    .auto_tile_reset_domain_tile_broadcast_out_insns_0_priv      (traceIO_traces_0_trace_insns_0_priv),
    .auto_tile_reset_domain_tile_broadcast_out_insns_0_exception (traceIO_traces_0_trace_insns_0_exception),
    .auto_tile_reset_domain_tile_broadcast_out_insns_0_interrupt (traceIO_traces_0_trace_insns_0_interrupt),
    .auto_tile_reset_domain_tile_broadcast_out_insns_0_cause     (traceIO_traces_0_trace_insns_0_cause),
    .auto_tile_reset_domain_tile_broadcast_out_insns_0_tval      (traceIO_traces_0_trace_insns_0_tval),
    .auto_tile_reset_domain_tile_broadcast_out_time              (traceIO_traces_0_trace_time),
    .auto_int_out_clock_xing_out_2_sync_0                        (_tile_prci_domain_auto_int_out_clock_xing_out_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0                        (_tile_prci_domain_auto_int_out_clock_xing_out_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0                        (_tile_prci_domain_auto_int_out_clock_xing_out_0_sync_0),
    .auto_tl_master_clock_xing_out_a_valid                       (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode                 (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param                  (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size                   (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source                 (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address                (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask                   (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data                   (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt                (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready                       (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_c_valid                       (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode                 (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param                  (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size                   (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source                 (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address                (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data                   (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt                (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready                       (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_e_valid                       (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink                   (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),
    .clock                                                       (traceIO_traces_0_clock),
    .reset                                                       (traceIO_traces_0_reset)
  );
  ClockSinkDomain plicDomainWrapper (	// @[Plic.scala:359:39]
    .auto_plic_int_in_0          (_ibus_int_bus_auto_int_out_0),	// @[InterruptBus.scala:14:27]
    .auto_plic_int_in_1          (_ibus_int_bus_auto_int_out_1),	// @[InterruptBus.scala:14:27]
    .auto_plic_int_in_2          (_ibus_int_bus_auto_int_out_2),	// @[InterruptBus.scala:14:27]
    .auto_plic_int_in_3          (_ibus_int_bus_auto_int_out_3),	// @[InterruptBus.scala:14:27]
    .auto_plic_int_in_4          (_ibus_int_bus_auto_int_out_4),	// @[InterruptBus.scala:14:27]
    .auto_plic_int_in_5          (_ibus_int_bus_auto_int_out_5),	// @[InterruptBus.scala:14:27]
    .auto_plic_int_in_6          (_ibus_int_bus_auto_int_out_6),	// @[InterruptBus.scala:14:27]
    .auto_plic_int_in_7          (_ibus_int_bus_auto_int_out_7),	// @[InterruptBus.scala:14:27]
    .auto_plic_int_in_8          (_ibus_int_bus_auto_int_out_8),	// @[InterruptBus.scala:14:27]
    .auto_plic_in_a_valid        (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_opcode  (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_size    (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_source  (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_address (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_mask    (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),	// @[PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_data    (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_plic_in_d_ready        (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .auto_clock_in_clock         (_subsystem_cbus_auto_fixedClockNode_out_0_clock),	// @[PeripheryBus.scala:31:26]
    .auto_clock_in_reset         (_subsystem_cbus_auto_fixedClockNode_out_0_reset),	// @[PeripheryBus.scala:31:26]
    .auto_plic_int_out_1_0       (_plicDomainWrapper_auto_plic_int_out_1_0),
    .auto_plic_int_out_0_0       (_plicDomainWrapper_auto_plic_int_out_0_0),
    .auto_plic_in_a_ready        (_plicDomainWrapper_auto_plic_in_a_ready),
    .auto_plic_in_d_valid        (_plicDomainWrapper_auto_plic_in_d_valid),
    .auto_plic_in_d_bits_opcode  (_plicDomainWrapper_auto_plic_in_d_bits_opcode),
    .auto_plic_in_d_bits_size    (_plicDomainWrapper_auto_plic_in_d_bits_size),
    .auto_plic_in_d_bits_source  (_plicDomainWrapper_auto_plic_in_d_bits_source),
    .auto_plic_in_d_bits_data    (_plicDomainWrapper_auto_plic_in_d_bits_data)
  );
  CLINT clint (	// @[CLINT.scala:107:27]
    .clock                  (_subsystem_cbus_clock),	// @[PeripheryBus.scala:31:26]
    .reset                  (_subsystem_cbus_reset),	// @[PeripheryBus.scala:31:26]
    .auto_in_a_valid        (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_in_a_bits_opcode  (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_in_a_bits_size    (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_in_a_bits_source  (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_in_a_bits_address (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_in_a_bits_mask    (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),	// @[PeripheryBus.scala:31:26]
    .auto_in_a_bits_data    (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_in_d_ready        (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .io_rtcTick             (int_rtc_tick),	// @[Counter.scala:73:24]
    .auto_int_out_0         (_clint_auto_int_out_0),
    .auto_int_out_1         (_clint_auto_int_out_1),
    .auto_in_a_ready        (_clint_auto_in_a_ready),
    .auto_in_d_valid        (_clint_auto_in_d_valid),
    .auto_in_d_bits_opcode  (_clint_auto_in_d_bits_opcode),
    .auto_in_d_bits_size    (_clint_auto_in_d_bits_size),
    .auto_in_d_bits_source  (_clint_auto_in_d_bits_source),
    .auto_in_d_bits_data    (_clint_auto_in_d_bits_data)
  );
  BundleBridgeNexus_15 tileHartIdNexusNode (	// @[HasTiles.scala:156:39]
    .auto_out (_tileHartIdNexusNode_auto_out)
  );
  TLDebugModule tlDM (	// @[Periphery.scala:85:26]
    .auto_dmInner_dmInner_tl_in_a_valid        (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_opcode  (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_size    (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_source  (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_address (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_mask    (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),	// @[PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_data    (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_d_ready        (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .io_debug_clock                            (debug_clock),
    .io_debug_reset                            (debug_reset),
    .io_ctrl_dmactiveAck                       (debug_dmactiveAck),
    .io_dmi_dmi_req_valid                      (_dtm_io_dmi_req_valid),	// @[Periphery.scala:163:21]
    .io_dmi_dmi_req_bits_addr                  (_dtm_io_dmi_req_bits_addr),	// @[Periphery.scala:163:21]
    .io_dmi_dmi_req_bits_data                  (_dtm_io_dmi_req_bits_data),	// @[Periphery.scala:163:21]
    .io_dmi_dmi_req_bits_op                    (_dtm_io_dmi_req_bits_op),	// @[Periphery.scala:163:21]
    .io_dmi_dmi_resp_ready                     (_dtm_io_dmi_resp_ready),	// @[Periphery.scala:163:21]
    .io_dmi_dmiClock                           (debug_systemjtag_jtag_TCK),
    .io_dmi_dmiReset                           (debug_systemjtag_reset),
    .io_hartIsInReset_0                        (resetctrl_hartIsInReset_0),
    .auto_dmInner_dmInner_tl_in_a_ready        (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),
    .auto_dmInner_dmInner_tl_in_d_valid        (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),
    .auto_dmInner_dmInner_tl_in_d_bits_opcode  (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),
    .auto_dmInner_dmInner_tl_in_d_bits_size    (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),
    .auto_dmInner_dmInner_tl_in_d_bits_source  (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),
    .auto_dmInner_dmInner_tl_in_d_bits_data    (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),
    .auto_dmOuter_intsource_out_sync_0         (_tlDM_auto_dmOuter_intsource_out_sync_0),
    .io_ctrl_dmactive                          (debug_dmactive),
    .io_dmi_dmi_req_ready                      (_tlDM_io_dmi_dmi_req_ready),
    .io_dmi_dmi_resp_valid                     (_tlDM_io_dmi_dmi_resp_valid),
    .io_dmi_dmi_resp_bits_data                 (_tlDM_io_dmi_dmi_resp_bits_data),
    .io_dmi_dmi_resp_bits_resp                 (_tlDM_io_dmi_dmi_resp_bits_resp)
  );
  IntSyncCrossingSource_5 intsource (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_clint_auto_int_out_0),	// @[CLINT.scala:107:27]
    .auto_in_1       (_clint_auto_int_out_1),	// @[CLINT.scala:107:27]
    .auto_out_sync_0 (_intsource_auto_out_sync_0),
    .auto_out_sync_1 (_intsource_auto_out_sync_1)
  );
  IntSyncCrossingSource_1 intsource_1 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_plicDomainWrapper_auto_plic_int_out_0_0),	// @[Plic.scala:359:39]
    .auto_out_sync_0 (_intsource_1_auto_out_sync_0)
  );
  IntSyncCrossingSource_1 intsource_2 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_plicDomainWrapper_auto_plic_int_out_1_0),	// @[Plic.scala:359:39]
    .auto_out_sync_0 (_intsource_2_auto_out_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_1 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_auto_int_out_clock_xing_out_0_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_1_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_2 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_auto_int_out_clock_xing_out_1_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_2_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_3 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_tile_prci_domain_auto_int_out_clock_xing_out_2_sync_0),	// @[HasTiles.scala:250:38]
    .auto_out_0     (_intsink_3_auto_out_0)
  );
  IntSyncCrossingSource_8 intsource_3 (	// @[Crossing.scala:28:31]
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (interrupts[0]),	// @[InterruptBus.scala:77:97]
    .auto_in_1       (interrupts[1]),	// @[InterruptBus.scala:77:97]
    .auto_in_2       (interrupts[2]),	// @[InterruptBus.scala:77:97]
    .auto_in_3       (interrupts[3]),	// @[InterruptBus.scala:77:97]
    .auto_in_4       (interrupts[4]),	// @[InterruptBus.scala:77:97]
    .auto_in_5       (interrupts[5]),	// @[InterruptBus.scala:77:97]
    .auto_in_6       (interrupts[6]),	// @[InterruptBus.scala:77:97]
    .auto_in_7       (interrupts[7]),	// @[InterruptBus.scala:77:97]
    .auto_out_sync_0 (_intsource_3_auto_out_sync_0),
    .auto_out_sync_1 (_intsource_3_auto_out_sync_1),
    .auto_out_sync_2 (_intsource_3_auto_out_sync_2),
    .auto_out_sync_3 (_intsource_3_auto_out_sync_3),
    .auto_out_sync_4 (_intsource_3_auto_out_sync_4),
    .auto_out_sync_5 (_intsource_3_auto_out_sync_5),
    .auto_out_sync_6 (_intsource_3_auto_out_sync_6),
    .auto_out_sync_7 (_intsource_3_auto_out_sync_7)
  );
  ClockSinkDomain_1 bootROMDomainWrapper (	// @[BootROM.scala:72:42]
    .auto_bootrom_in_a_valid        (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_bits_size    (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_bits_source  (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_bits_address (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_d_ready        (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_ready        (_bootROMDomainWrapper_auto_bootrom_in_a_ready),
    .auto_bootrom_in_d_valid        (_bootROMDomainWrapper_auto_bootrom_in_d_valid),
    .auto_bootrom_in_d_bits_size    (_bootROMDomainWrapper_auto_bootrom_in_d_bits_size),
    .auto_bootrom_in_d_bits_source  (_bootROMDomainWrapper_auto_bootrom_in_d_bits_source),
    .auto_bootrom_in_d_bits_data    (_bootROMDomainWrapper_auto_bootrom_in_d_bits_data)
  );
  ClockSinkDomain_2 uartClockDomainWrapper (	// @[UART.scala:270:44]
    .auto_uart_0_control_xing_in_a_valid        (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_opcode  (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_size    (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_source  (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_address (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_mask    (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask),	// @[PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_data    (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_d_ready        (_subsystem_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .auto_uart_0_io_out_rxd                     (uart_0_rxd),
    .auto_clock_in_clock                        (_subsystem_pbus_auto_fixedClockNode_out_clock),	// @[PeripheryBus.scala:31:26]
    .auto_clock_in_reset                        (_subsystem_pbus_auto_fixedClockNode_out_reset),	// @[PeripheryBus.scala:31:26]
    .auto_uart_0_int_xing_out_sync_0            (_uartClockDomainWrapper_auto_uart_0_int_xing_out_sync_0),
    .auto_uart_0_control_xing_in_a_ready        (_uartClockDomainWrapper_auto_uart_0_control_xing_in_a_ready),
    .auto_uart_0_control_xing_in_d_valid        (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_valid),
    .auto_uart_0_control_xing_in_d_bits_opcode  (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_opcode),
    .auto_uart_0_control_xing_in_d_bits_size    (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_size),
    .auto_uart_0_control_xing_in_d_bits_source  (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_source),
    .auto_uart_0_control_xing_in_d_bits_data    (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_data),
    .auto_uart_0_io_out_txd                     (uart_0_txd)
  );
  IntSyncSyncCrossingSink_1 intsink_4 (	// @[Crossing.scala:99:29]
    .auto_in_sync_0 (_uartClockDomainWrapper_auto_uart_0_int_xing_out_sync_0),	// @[UART.scala:270:44]
    .auto_out_0     (_intsink_4_auto_out_0)
  );
  ClockSinkDomain_3 prci_ctrl_domain (	// @[HasChipyardPRCI.scala:36:36]
    .auto_reset_setter_clock_in_member_allClocks_uncore_clock (auto_prci_ctrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock),
    .auto_reset_setter_clock_in_member_allClocks_uncore_reset (auto_prci_ctrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset),
    .auto_xbar_in_a_valid                                     (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_valid),	// @[PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_opcode                               (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_opcode),	// @[PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_size                                 (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_size),	// @[PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_source                               (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_source),	// @[PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_address                              (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_address),	// @[PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_mask                                 (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_mask),	// @[PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_data                                 (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_data),	// @[PeripheryBus.scala:31:26]
    .auto_xbar_in_d_ready                                     (_subsystem_cbus_auto_coupler_to_prci_ctrl_fixer_out_d_ready),	// @[PeripheryBus.scala:31:26]
    .auto_clock_in_clock                                      (_subsystem_cbus_auto_fixedClockNode_out_3_clock),	// @[PeripheryBus.scala:31:26]
    .auto_clock_in_reset                                      (_subsystem_cbus_auto_fixedClockNode_out_3_reset),	// @[PeripheryBus.scala:31:26]
    .auto_resetSynchronizer_out_member_allClocks_uncore_clock (_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock),
    .auto_resetSynchronizer_out_member_allClocks_uncore_reset (_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset),
    .auto_xbar_in_a_ready                                     (_prci_ctrl_domain_auto_xbar_in_a_ready),
    .auto_xbar_in_d_valid                                     (_prci_ctrl_domain_auto_xbar_in_d_valid),
    .auto_xbar_in_d_bits_opcode                               (_prci_ctrl_domain_auto_xbar_in_d_bits_opcode),
    .auto_xbar_in_d_bits_size                                 (_prci_ctrl_domain_auto_xbar_in_d_bits_size),
    .auto_xbar_in_d_bits_source                               (_prci_ctrl_domain_auto_xbar_in_d_bits_source),
    .auto_xbar_in_d_bits_data                                 (_prci_ctrl_domain_auto_xbar_in_d_bits_data)
  );
  ClockGroupAggregator_6 aggregator (	// @[HasChipyardPRCI.scala:48:30]
    .auto_in_member_allClocks_implicit_clock_clock               (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_implicit_clock_reset               (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_cbus_0_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_cbus_0_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_mbus_0_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_mbus_0_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_fbus_0_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_fbus_0_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_pbus_0_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_pbus_0_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_sbus_1_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_sbus_1_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_sbus_0_clock             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_clock),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_subsystem_sbus_0_reset             (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_reset),	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_out_5_member_implicitClockGrouper_implicit_clock_clock (auto_implicitClockGrouper_out_clock),
    .auto_out_5_member_implicitClockGrouper_implicit_clock_reset (auto_implicitClockGrouper_out_reset),
    .auto_out_4_member_subsystem_cbus_subsystem_cbus_0_clock     (_aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_clock),
    .auto_out_4_member_subsystem_cbus_subsystem_cbus_0_reset     (_aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_reset),
    .auto_out_3_member_subsystem_mbus_subsystem_mbus_0_clock     (_aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_clock),
    .auto_out_3_member_subsystem_mbus_subsystem_mbus_0_reset     (_aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_reset),
    .auto_out_2_member_subsystem_fbus_subsystem_fbus_0_clock     (_aggregator_auto_out_2_member_subsystem_fbus_subsystem_fbus_0_clock),
    .auto_out_2_member_subsystem_fbus_subsystem_fbus_0_reset     (_aggregator_auto_out_2_member_subsystem_fbus_subsystem_fbus_0_reset),
    .auto_out_1_member_subsystem_pbus_subsystem_pbus_0_clock     (_aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_clock),
    .auto_out_1_member_subsystem_pbus_subsystem_pbus_0_reset     (_aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_reset),
    .auto_out_0_member_subsystem_sbus_subsystem_sbus_1_clock     (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_clock),
    .auto_out_0_member_subsystem_sbus_subsystem_sbus_1_reset     (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_reset),
    .auto_out_0_member_subsystem_sbus_subsystem_sbus_0_clock     (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_clock),
    .auto_out_0_member_subsystem_sbus_subsystem_sbus_0_reset     (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_reset)
  );
  ClockGroupParameterModifier clockNamePrefixer (	// @[ClockGroupNamePrefixer.scala:45:15]
    .auto_clock_name_prefixer_in_4_member_subsystem_cbus_subsystem_cbus_0_clock (_aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_clock),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_4_member_subsystem_cbus_subsystem_cbus_0_reset (_aggregator_auto_out_4_member_subsystem_cbus_subsystem_cbus_0_reset),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_3_member_subsystem_mbus_subsystem_mbus_0_clock (_aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_clock),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_3_member_subsystem_mbus_subsystem_mbus_0_reset (_aggregator_auto_out_3_member_subsystem_mbus_subsystem_mbus_0_reset),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_2_member_subsystem_fbus_subsystem_fbus_0_clock (_aggregator_auto_out_2_member_subsystem_fbus_subsystem_fbus_0_clock),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_2_member_subsystem_fbus_subsystem_fbus_0_reset (_aggregator_auto_out_2_member_subsystem_fbus_subsystem_fbus_0_reset),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_1_member_subsystem_pbus_subsystem_pbus_0_clock (_aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_clock),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_1_member_subsystem_pbus_subsystem_pbus_0_reset (_aggregator_auto_out_1_member_subsystem_pbus_subsystem_pbus_0_reset),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_1_clock (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_clock),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_1_reset (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_1_reset),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_0_clock (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_clock),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_in_0_member_subsystem_sbus_subsystem_sbus_0_reset (_aggregator_auto_out_0_member_subsystem_sbus_subsystem_sbus_0_reset),	// @[HasChipyardPRCI.scala:48:30]
    .auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_clock),
    .auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_subsystem_cbus_0_reset),
    .auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_clock),
    .auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_subsystem_mbus_0_reset),
    .auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_clock),
    .auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_2_member_subsystem_fbus_0_reset),
    .auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_clock),
    .auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_subsystem_pbus_0_reset),
    .auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_clock),
    .auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_1_reset),
    .auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_clock               (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_clock),
    .auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_reset               (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_subsystem_sbus_0_reset)
  );
  ClockGroupParameterModifier_1 frequencySpecifier (	// @[ClockGroupNamePrefixer.scala:81:15]
    .auto_frequency_specifier_in_member_allClocks_implicit_clock_clock    (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_implicit_clock_reset    (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_cbus_0_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_cbus_0_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_mbus_0_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_mbus_0_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_fbus_0_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_fbus_0_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_pbus_0_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_pbus_0_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_sbus_1_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_sbus_1_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_sbus_0_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_clock),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_subsystem_sbus_0_reset  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_reset),	// @[ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_out_member_allClocks_implicit_clock_clock   (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_clock),
    .auto_frequency_specifier_out_member_allClocks_implicit_clock_reset   (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_implicit_clock_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_cbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_mbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_fbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_pbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_1_reset),
    .auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_reset (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_subsystem_sbus_0_reset)
  );
  ClockGroupCombiner clockGroupCombiner (	// @[ClockGroupCombiner.scala:19:15]
    .auto_clock_group_combiner_in_member_allClocks_uncore_clock            (_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock),	// @[HasChipyardPRCI.scala:36:36]
    .auto_clock_group_combiner_in_member_allClocks_uncore_reset            (_prci_ctrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset),	// @[HasChipyardPRCI.scala:36:36]
    .auto_clock_group_combiner_out_member_allClocks_implicit_clock_clock   (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_clock),
    .auto_clock_group_combiner_out_member_allClocks_implicit_clock_reset   (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_implicit_clock_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_cbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_mbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_fbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_pbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_1_reset),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_reset (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_subsystem_sbus_0_reset)
  );
  DebugTransportModuleJTAG dtm (	// @[Periphery.scala:163:21]
    .io_jtag_clock         (debug_systemjtag_jtag_TCK),
    .io_jtag_reset         (debug_systemjtag_reset),
    .io_dmi_req_ready      (_tlDM_io_dmi_dmi_req_ready),	// @[Periphery.scala:85:26]
    .io_dmi_resp_valid     (_tlDM_io_dmi_dmi_resp_valid),	// @[Periphery.scala:85:26]
    .io_dmi_resp_bits_data (_tlDM_io_dmi_dmi_resp_bits_data),	// @[Periphery.scala:85:26]
    .io_dmi_resp_bits_resp (_tlDM_io_dmi_dmi_resp_bits_resp),	// @[Periphery.scala:85:26]
    .io_jtag_TMS           (debug_systemjtag_jtag_TMS),
    .io_jtag_TDI           (debug_systemjtag_jtag_TDI),
    .io_dmi_req_valid      (_dtm_io_dmi_req_valid),
    .io_dmi_req_bits_addr  (_dtm_io_dmi_req_bits_addr),
    .io_dmi_req_bits_data  (_dtm_io_dmi_req_bits_data),
    .io_dmi_req_bits_op    (_dtm_io_dmi_req_bits_op),
    .io_dmi_resp_ready     (_dtm_io_dmi_resp_ready),
    .io_jtag_TDO_data      (debug_systemjtag_jtag_TDO_data)
  );
endmodule

