design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/lucah/Desktop/ci2406-rej-pommedeterrible-tholin/openlane/VLIW,vliw,24_06_06_12_50,flow completed,2h58m59s0ms,1h22m58s0ms,43343.43434343435,1.76,19504.545454545456,18.74,-1,5556.91,27268,0,0,0,0,0,0,0,146,133,0,-1,-1,4799019,452737,-0.96,-1,-1,-1,0.0,-8.03,-1,-1,-1,0.0,2547174202.0,0.0,66.07,57.56,62.45,37.25,-1,25394,29624,269,4341,0,0,0,28308,643,38,197,111,1578,397,40,20780,3363,3082,15,88395,24336,53701,62766,34328,263526,1702617.9455999997,-1,-1,-1,0.0106,0.006,3.1e-07,-1,-1,-1,2.0799999999999983,27.5,36.36363636363637,27.5,1,45,153.18,153.6,0.3,1,16,0.2,1,sky130_fd_sc_hd,AREA 0
