<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIAddIMGInit.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIAddIMGInit.cpp.html'>SIAddIMGInit.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIAddIMGInit.cpp - Add any required IMG inits ---------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Any MIMG instructions that use tfe or lwe require an initialization of the</i></td></tr>
<tr><th id="11">11</th><td><i>/// result register that will be written in the case of a memory access failure</i></td></tr>
<tr><th id="12">12</th><td><i>/// The required code is also added to tie this init code to the result of the</i></td></tr>
<tr><th id="13">13</th><td><i>/// img instruction</i></td></tr>
<tr><th id="14">14</th><td><i>///</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td><i>//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-img-init"</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>namespace</b> {</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIAddIMGInit" title='(anonymous namespace)::SIAddIMGInit' data-ref="(anonymousnamespace)::SIAddIMGInit">SIAddIMGInit</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="36">36</th><td><b>public</b>:</td></tr>
<tr><th id="37">37</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIAddIMGInit::ID" title='(anonymous namespace)::SIAddIMGInit::ID' data-type='char' data-ref="(anonymousnamespace)::SIAddIMGInit::ID">ID</dfn>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>public</b>:</td></tr>
<tr><th id="40">40</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112SIAddIMGInitC1Ev" title='(anonymous namespace)::SIAddIMGInit::SIAddIMGInit' data-type='void (anonymous namespace)::SIAddIMGInit::SIAddIMGInit()' data-ref="_ZN12_GLOBAL__N_112SIAddIMGInitC1Ev">SIAddIMGInit</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIAddIMGInit::ID" title='(anonymous namespace)::SIAddIMGInit::ID' data-use='a' data-ref="(anonymousnamespace)::SIAddIMGInit::ID">ID</a>) {</td></tr>
<tr><th id="41">41</th><td>    <a class="ref" href="#54" title='llvm::initializeSIAddIMGInitPass' data-ref="_ZN4llvm26initializeSIAddIMGInitPassERNS_12PassRegistryE">initializeSIAddIMGInitPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="42">42</th><td>  }</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIAddIMGInit::runOnMachineFunction' data-type='bool (anonymous namespace)::SIAddIMGInit::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_112SIAddIMGInit16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIAddIMGInit::getAnalysisUsage' data-type='void (anonymous namespace)::SIAddIMGInit::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_112SIAddIMGInit16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="47">47</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="48">48</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="49">49</th><td>  }</td></tr>
<tr><th id="50">50</th><td>};</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeSIAddIMGInitPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI Add IMG Init&quot;, &quot;si-img-init&quot;, &amp;SIAddIMGInit::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIAddIMGInit&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIAddIMGInitPassFlag; void llvm::initializeSIAddIMGInitPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIAddIMGInitPassFlag, initializeSIAddIMGInitPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SIAddIMGInit" title='(anonymous namespace)::SIAddIMGInit' data-ref="(anonymousnamespace)::SIAddIMGInit">SIAddIMGInit</a>, <a class="macro" href="#29" title="&quot;si-img-init&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Add IMG Init"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIAddIMGInit" title='(anonymous namespace)::SIAddIMGInit' data-ref="(anonymousnamespace)::SIAddIMGInit">SIAddIMGInit</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIAddIMGInit::ID" title='(anonymous namespace)::SIAddIMGInit::ID' data-type='char' data-ref="(anonymousnamespace)::SIAddIMGInit::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIAddIMGInitID" title='llvm::SIAddIMGInitID' data-ref="llvm::SIAddIMGInitID">SIAddIMGInitID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIAddIMGInit" title='(anonymous namespace)::SIAddIMGInit' data-ref="(anonymousnamespace)::SIAddIMGInit">SIAddIMGInit</a>::<a class="tu ref" href="#(anonymousnamespace)::SIAddIMGInit::ID" title='(anonymous namespace)::SIAddIMGInit::ID' data-ref="(anonymousnamespace)::SIAddIMGInit::ID">ID</a>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22createSIAddIMGInitPassEv" title='llvm::createSIAddIMGInitPass' data-ref="_ZN4llvm22createSIAddIMGInitPassEv">createSIAddIMGInitPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIAddIMGInit" title='(anonymous namespace)::SIAddIMGInit' data-ref="(anonymousnamespace)::SIAddIMGInit">SIAddIMGInit</a><a class="tu ref" href="#_ZN12_GLOBAL__N_112SIAddIMGInitC1Ev" title='(anonymous namespace)::SIAddIMGInit::SIAddIMGInit' data-use='c' data-ref="_ZN12_GLOBAL__N_112SIAddIMGInitC1Ev">(</a>); }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIAddIMGInit" title='(anonymous namespace)::SIAddIMGInit' data-ref="(anonymousnamespace)::SIAddIMGInit">SIAddIMGInit</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIAddIMGInit::runOnMachineFunction' data-type='bool (anonymous namespace)::SIAddIMGInit::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112SIAddIMGInit20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>) {</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="4MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="4MRI">MRI</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="64">64</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="5ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="5ST">ST</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="65">65</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="6TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="6TII">TII</dfn> = <a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="66">66</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col7 decl" id="7RI" title='RI' data-type='const llvm::SIRegisterInfo *' data-ref="7RI">RI</dfn> = <a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <dfn class="local col8 decl" id="8Changed" title='Changed' data-type='bool' data-ref="8Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col9 decl" id="9BI" title='BI' data-type='MachineFunction::iterator' data-ref="9BI">BI</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col0 decl" id="10BE" title='BE' data-type='MachineFunction::iterator' data-ref="10BE">BE</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col9 ref" href="#9BI" title='BI' data-ref="9BI">BI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#10BE" title='BE' data-ref="10BE">BE</a>;</td></tr>
<tr><th id="70">70</th><td>       <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#9BI" title='BI' data-ref="9BI">BI</a>) {</td></tr>
<tr><th id="71">71</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="11MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="11MBB">MBB</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#9BI" title='BI' data-ref="9BI">BI</a>;</td></tr>
<tr><th id="72">72</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col2 decl" id="12I" title='I' data-type='MachineBasicBlock::iterator' data-ref="12I">I</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col3 decl" id="13Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="13Next">Next</dfn>;</td></tr>
<tr><th id="73">73</th><td>    <b>for</b> (<a class="local col2 ref" href="#12I" title='I' data-ref="12I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#11MBB" title='MBB' data-ref="11MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col2 ref" href="#12I" title='I' data-ref="12I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#11MBB" title='MBB' data-ref="11MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col2 ref" href="#12I" title='I' data-ref="12I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#13Next" title='Next' data-ref="13Next">Next</a>) {</td></tr>
<tr><th id="74">74</th><td>      <a class="local col3 ref" href="#13Next" title='Next' data-ref="13Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#12I" title='I' data-ref="12I">I</a>);</td></tr>
<tr><th id="75">75</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#12I" title='I' data-ref="12I">I</a>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>      <em>auto</em> <dfn class="local col5 decl" id="15Opcode" title='Opcode' data-type='unsigned int' data-ref="15Opcode">Opcode</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="78">78</th><td>      <b>if</b> (<a class="local col6 ref" href="#6TII" title='TII' data-ref="6TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo6isMIMGEt" title='llvm::SIInstrInfo::isMIMG' data-ref="_ZNK4llvm11SIInstrInfo6isMIMGEt">isMIMG</a>(<a class="local col5 ref" href="#15Opcode" title='Opcode' data-ref="15Opcode">Opcode</a>) &amp;&amp; !<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="79">79</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="16TFE" title='TFE' data-type='llvm::MachineOperand *' data-ref="16TFE">TFE</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::tfe);</td></tr>
<tr><th id="80">80</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="17LWE" title='LWE' data-type='llvm::MachineOperand *' data-ref="17LWE">LWE</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::lwe);</td></tr>
<tr><th id="81">81</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="18D16" title='D16' data-type='llvm::MachineOperand *' data-ref="18D16">D16</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::d16);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>        <i>// Check for instructions that don't have tfe or lwe fields</i></td></tr>
<tr><th id="84">84</th><td><i>        // There shouldn't be any at this point.</i></td></tr>
<tr><th id="85">85</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((TFE &amp;&amp; LWE) &amp;&amp; &quot;Expected tfe and lwe operands in instruction&quot;) ? void (0) : __assert_fail (&quot;(TFE &amp;&amp; LWE) &amp;&amp; \&quot;Expected tfe and lwe operands in instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp&quot;, 85, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>( (<a class="local col6 ref" href="#16TFE" title='TFE' data-ref="16TFE">TFE</a> &amp;&amp; <a class="local col7 ref" href="#17LWE" title='LWE' data-ref="17LWE">LWE</a>) &amp;&amp; <q>"Expected tfe and lwe operands in instruction"</q>);</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="19TFEVal" title='TFEVal' data-type='unsigned int' data-ref="19TFEVal">TFEVal</dfn> = <a class="local col6 ref" href="#16TFE" title='TFE' data-ref="16TFE">TFE</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="88">88</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="20LWEVal" title='LWEVal' data-type='unsigned int' data-ref="20LWEVal">LWEVal</dfn> = <a class="local col7 ref" href="#17LWE" title='LWE' data-ref="17LWE">LWE</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="89">89</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="21D16Val" title='D16Val' data-type='unsigned int' data-ref="21D16Val">D16Val</dfn> = <a class="local col8 ref" href="#18D16" title='D16' data-ref="18D16">D16</a> ? <a class="local col8 ref" href="#18D16" title='D16' data-ref="18D16">D16</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() : <var>0</var>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>        <b>if</b> (<a class="local col9 ref" href="#19TFEVal" title='TFEVal' data-ref="19TFEVal">TFEVal</a> || <a class="local col0 ref" href="#20LWEVal" title='LWEVal' data-ref="20LWEVal">LWEVal</a>) {</td></tr>
<tr><th id="92">92</th><td>          <i>// At least one of TFE or LWE are non-zero</i></td></tr>
<tr><th id="93">93</th><td><i>          // We have to insert a suitable initialization of the result value and</i></td></tr>
<tr><th id="94">94</th><td><i>          // tie this to the dest of the image instruction.</i></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="22DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="22DL">DL</dfn> = <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>          <em>int</em> <dfn class="local col3 decl" id="23DstIdx" title='DstIdx' data-type='int' data-ref="23DstIdx">DstIdx</dfn> =</td></tr>
<tr><th id="99">99</th><td>              AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vdata);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>          <i>// Calculate which dword we have to initialize to 0.</i></td></tr>
<tr><th id="102">102</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="24MO_Dmask" title='MO_Dmask' data-type='llvm::MachineOperand *' data-ref="24MO_Dmask">MO_Dmask</dfn> =</td></tr>
<tr><th id="103">103</th><td>              TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::dmask);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>          <i>// check that dmask operand is found.</i></td></tr>
<tr><th id="106">106</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO_Dmask &amp;&amp; &quot;Expected dmask operand in instruction&quot;) ? void (0) : __assert_fail (&quot;MO_Dmask &amp;&amp; \&quot;Expected dmask operand in instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp&quot;, 106, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#24MO_Dmask" title='MO_Dmask' data-ref="24MO_Dmask">MO_Dmask</a> &amp;&amp; <q>"Expected dmask operand in instruction"</q>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="25dmask" title='dmask' data-type='unsigned int' data-ref="25dmask">dmask</dfn> = <a class="local col4 ref" href="#24MO_Dmask" title='MO_Dmask' data-ref="24MO_Dmask">MO_Dmask</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="109">109</th><td>          <i>// Determine the number of active lanes taking into account the</i></td></tr>
<tr><th id="110">110</th><td><i>          // Gather4 special case</i></td></tr>
<tr><th id="111">111</th><td>          <em>unsigned</em> <dfn class="local col6 decl" id="26ActiveLanes" title='ActiveLanes' data-type='unsigned int' data-ref="26ActiveLanes">ActiveLanes</dfn> =</td></tr>
<tr><th id="112">112</th><td>              <a class="local col6 ref" href="#6TII" title='TII' data-ref="6TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo9isGather4Et" title='llvm::SIInstrInfo::isGather4' data-ref="_ZNK4llvm11SIInstrInfo9isGather4Et">isGather4</a>(<a class="local col5 ref" href="#15Opcode" title='Opcode' data-ref="15Opcode">Opcode</a>) ? <var>4</var> : <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col5 ref" href="#25dmask" title='dmask' data-ref="25dmask">dmask</a>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>          <i>// Subreg indices are counted from 1</i></td></tr>
<tr><th id="115">115</th><td><i>          // When D16 then we want next whole VGPR after write data.</i></td></tr>
<tr><th id="116">116</th><td>          <b>static_assert</b>(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span> == <var>1</var> &amp;&amp; AMDGPU::<span class='error' title="no member named &apos;sub4&apos; in namespace &apos;llvm::AMDGPU&apos;">sub4</span> == <var>5</var>, <q>"Subreg indices different from expected"</q>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>          <em>bool</em> <dfn class="local col7 decl" id="27Packed" title='Packed' data-type='bool' data-ref="27Packed">Packed</dfn> = !<a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>();</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="28InitIdx" title='InitIdx' data-type='unsigned int' data-ref="28InitIdx">InitIdx</dfn> =</td></tr>
<tr><th id="121">121</th><td>              <a class="local col1 ref" href="#21D16Val" title='D16Val' data-ref="21D16Val">D16Val</a> &amp;&amp; <a class="local col7 ref" href="#27Packed" title='Packed' data-ref="27Packed">Packed</a> ? ((<a class="local col6 ref" href="#26ActiveLanes" title='ActiveLanes' data-ref="26ActiveLanes">ActiveLanes</a> + <var>1</var>) &gt;&gt; <var>1</var>) + <var>1</var> : <a class="local col6 ref" href="#26ActiveLanes" title='ActiveLanes' data-ref="26ActiveLanes">ActiveLanes</a> + <var>1</var>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>          <i>// Abandon attempt if the dst size isn't large enough</i></td></tr>
<tr><th id="124">124</th><td><i>          // - this is in fact an error but this is picked up elsewhere and</i></td></tr>
<tr><th id="125">125</th><td><i>          // reported correctly.</i></td></tr>
<tr><th id="126">126</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="29DstSize" title='DstSize' data-type='uint32_t' data-ref="29DstSize">DstSize</dfn> =</td></tr>
<tr><th id="127">127</th><td>              RI-&gt;<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(*TII-&gt;getOpRegClass(MI, DstIdx)) / <var>32</var>;</td></tr>
<tr><th id="128">128</th><td>          <b>if</b> (<a class="local col9 ref" href="#29DstSize" title='DstSize' data-ref="29DstSize">DstSize</a> &lt; <a class="local col8 ref" href="#28InitIdx" title='InitIdx' data-ref="28InitIdx">InitIdx</a>)</td></tr>
<tr><th id="129">129</th><td>            <b>continue</b>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>          <i>// Create a register for the intialization value.</i></td></tr>
<tr><th id="132">132</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="30PrevDst" title='PrevDst' data-type='unsigned int' data-ref="30PrevDst">PrevDst</dfn> =</td></tr>
<tr><th id="133">133</th><td>              <a class="local col4 ref" href="#4MRI" title='MRI' data-ref="4MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#6TII" title='TII' data-ref="6TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>, <a class="local col3 ref" href="#23DstIdx" title='DstIdx' data-ref="23DstIdx">DstIdx</a>));</td></tr>
<tr><th id="134">134</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="31NewDst" title='NewDst' data-type='unsigned int' data-ref="31NewDst">NewDst</dfn> = <var>0</var>; <i>// Final initialized value will be in here</i></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>          <i>// If PRTStrictNull feature is enabled (the default) then initialize</i></td></tr>
<tr><th id="137">137</th><td><i>          // all the result registers to 0, otherwise just the error indication</i></td></tr>
<tr><th id="138">138</th><td><i>          // register (VGPRn+1)</i></td></tr>
<tr><th id="139">139</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="32SizeLeft" title='SizeLeft' data-type='unsigned int' data-ref="32SizeLeft">SizeLeft</dfn> = <a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16usePRTStrictNullEv" title='llvm::GCNSubtarget::usePRTStrictNull' data-ref="_ZNK4llvm12GCNSubtarget16usePRTStrictNullEv">usePRTStrictNull</a>() ? <a class="local col8 ref" href="#28InitIdx" title='InitIdx' data-ref="28InitIdx">InitIdx</a> : <var>1</var>;</td></tr>
<tr><th id="140">140</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="33CurrIdx" title='CurrIdx' data-type='unsigned int' data-ref="33CurrIdx">CurrIdx</dfn> = <a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget16usePRTStrictNullEv" title='llvm::GCNSubtarget::usePRTStrictNull' data-ref="_ZNK4llvm12GCNSubtarget16usePRTStrictNullEv">usePRTStrictNull</a>() ? <var>1</var> : <a class="local col8 ref" href="#28InitIdx" title='InitIdx' data-ref="28InitIdx">InitIdx</a>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>          <b>if</b> (<a class="local col9 ref" href="#29DstSize" title='DstSize' data-ref="29DstSize">DstSize</a> == <var>1</var>) {</td></tr>
<tr><th id="143">143</th><td>            <i>// In this case we can just initialize the result directly</i></td></tr>
<tr><th id="144">144</th><td>            BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), PrevDst)</td></tr>
<tr><th id="145">145</th><td>                .addImm(<var>0</var>);</td></tr>
<tr><th id="146">146</th><td>            <a class="local col1 ref" href="#31NewDst" title='NewDst' data-ref="31NewDst">NewDst</a> = <a class="local col0 ref" href="#30PrevDst" title='PrevDst' data-ref="30PrevDst">PrevDst</a>;</td></tr>
<tr><th id="147">147</th><td>          } <b>else</b> {</td></tr>
<tr><th id="148">148</th><td>            BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::IMPLICIT_DEF&apos;?">AMDGPU</span>::IMPLICIT_DEF), PrevDst);</td></tr>
<tr><th id="149">149</th><td>            <b>for</b> (; <a class="local col2 ref" href="#32SizeLeft" title='SizeLeft' data-ref="32SizeLeft">SizeLeft</a>; <a class="local col2 ref" href="#32SizeLeft" title='SizeLeft' data-ref="32SizeLeft">SizeLeft</a>--, <a class="local col3 ref" href="#33CurrIdx" title='CurrIdx' data-ref="33CurrIdx">CurrIdx</a>++) {</td></tr>
<tr><th id="150">150</th><td>              <a class="local col1 ref" href="#31NewDst" title='NewDst' data-ref="31NewDst">NewDst</a> =</td></tr>
<tr><th id="151">151</th><td>                  <a class="local col4 ref" href="#4MRI" title='MRI' data-ref="4MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#6TII" title='TII' data-ref="6TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj" title='llvm::SIInstrInfo::getOpRegClass' data-ref="_ZNK4llvm11SIInstrInfo13getOpRegClassERKNS_12MachineInstrEj">getOpRegClass</a>(<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>, <a class="local col3 ref" href="#23DstIdx" title='DstIdx' data-ref="23DstIdx">DstIdx</a>));</td></tr>
<tr><th id="152">152</th><td>              <i>// Initialize dword</i></td></tr>
<tr><th id="153">153</th><td>              <em>unsigned</em> <dfn class="local col4 decl" id="34SubReg" title='SubReg' data-type='unsigned int' data-ref="34SubReg">SubReg</dfn> =</td></tr>
<tr><th id="154">154</th><td>                  MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="155">155</th><td>              BuildMI(MBB, MI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>), SubReg)</td></tr>
<tr><th id="156">156</th><td>                  .addImm(<var>0</var>);</td></tr>
<tr><th id="157">157</th><td>              <i>// Insert into the super-reg</i></td></tr>
<tr><th id="158">158</th><td>              BuildMI(MBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::INSERT_SUBREG), NewDst)</td></tr>
<tr><th id="159">159</th><td>                  .addReg(PrevDst)</td></tr>
<tr><th id="160">160</th><td>                  .addReg(SubReg)</td></tr>
<tr><th id="161">161</th><td>                  .addImm(CurrIdx);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>              <a class="local col0 ref" href="#30PrevDst" title='PrevDst' data-ref="30PrevDst">PrevDst</a> = <a class="local col1 ref" href="#31NewDst" title='NewDst' data-ref="31NewDst">NewDst</a>;</td></tr>
<tr><th id="164">164</th><td>            }</td></tr>
<tr><th id="165">165</th><td>          }</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>          <i>// Add as an implicit operand</i></td></tr>
<tr><th id="168">168</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#31NewDst" title='NewDst' data-ref="31NewDst">NewDst</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>          <i>// Tie the just added implicit operand to the dst</i></td></tr>
<tr><th id="171">171</th><td>          <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<a class="local col3 ref" href="#23DstIdx" title='DstIdx' data-ref="23DstIdx">DstIdx</a>, <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>          <a class="local col8 ref" href="#8Changed" title='Changed' data-ref="8Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="174">174</th><td>        }</td></tr>
<tr><th id="175">175</th><td>      }</td></tr>
<tr><th id="176">176</th><td>    }</td></tr>
<tr><th id="177">177</th><td>  }</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <b>return</b> <a class="local col8 ref" href="#8Changed" title='Changed' data-ref="8Changed">Changed</a>;</td></tr>
<tr><th id="180">180</th><td>}</td></tr>
<tr><th id="181">181</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
