<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="fpga_top" language="c" vlnv="xilinx.com:hls:fpga_top:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_MEMORYBUS" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_AXILITE" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="layer.name" addressQualifier="0" id="0" port="S_AXI_AXILITE" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="char[]"/>
      <arg name="layer.width" addressQualifier="0" id="1" port="S_AXI_AXILITE" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="layer.height" addressQualifier="0" id="2" port="S_AXI_AXILITE" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="layer.channels_in" addressQualifier="0" id="3" port="S_AXI_AXILITE" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="layer.channels_out" addressQualifier="0" id="4" port="S_AXI_AXILITE" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="layer.kernel" addressQualifier="0" id="5" port="S_AXI_AXILITE" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="layer.stride" addressQualifier="0" id="6" port="S_AXI_AXILITE" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="layer.pad" addressQualifier="0" id="7" port="S_AXI_AXILITE" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="bool"/>
      <arg name="layer.relu" addressQualifier="0" id="8" port="S_AXI_AXILITE" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="bool"/>
      <arg name="layer.is_first_split_layer" addressQualifier="0" id="9" port="S_AXI_AXILITE" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="bool"/>
      <arg name="layer.is_second_split_layer" addressQualifier="0" id="10" port="S_AXI_AXILITE" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="bool"/>
      <arg name="layer.global_pool" addressQualifier="0" id="11" port="S_AXI_AXILITE" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type="bool"/>
      <arg name="layer.mem_addr_input" addressQualifier="0" id="12" port="S_AXI_AXILITE" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="layer.mem_addr_output" addressQualifier="0" id="13" port="S_AXI_AXILITE" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="layer.mem_addr_weights" addressQualifier="0" id="14" port="S_AXI_AXILITE" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="SHARED_DRAM" addressQualifier="1" id="15" port="M_AXI_MEMORYBUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="weights_offset" addressQualifier="0" id="16" port="S_AXI_AXILITE" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="num_weights" addressQualifier="0" id="17" port="S_AXI_AXILITE" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="input_offset" addressQualifier="0" id="18" port="S_AXI_AXILITE" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
