set ::env(PROJECT_NAME) max
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/EPFL/max/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/EPFL/max/rtl/max.vhd
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) EPFL