Running Innovus place/route smoke flow...

Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-no_gui -overwrite -files /home/v71349/analog-gradients/implementation/fullflow_demo/scripts/innovus_pnr.tcl 
Date:		Tue Feb  3 19:56:44 2026
Host:		vcl-vm0-159 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (1core*4cpus*Intel(R) Xeon(R) Gold 6248R CPU @ 3.00GHz 36608KB)
OS:		Rocky Linux 8.10 (Green Obsidian)

License:
		[19:56:44.078825] Configured Lic search path (21.01-s002): 6055@licaccess.cmc.ca

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm.

Change the soft stacksize limit to 0.2%RAM (30 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

Sourcing file "/home/v71349/analog-gradients/implementation/fullflow_demo/scripts/innovus_pnr.tcl" ...
#% Begin Load MMMC data ... (date=02/03 19:57:01, mem=875.0M)
#% End Load MMMC data ... (date=02/03 19:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.6M, current mem=875.6M)

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/mmmc.tcl
Reading LIBSET timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=30.5M, fe_cpu=0.27min, fe_real=0.28min, fe_mem=973.9M) ***
#% Begin Load netlist data ... (date=02/03 19:57:01, mem=897.8M)
*** Begin netlist parsing (mem=973.9M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/out/alu4_flow_demo_mapped.v'

*** Memory Usage v#1 (Current mem = 973.906M, initial mem = 486.906M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=973.9M) ***
#% End Load netlist data ... (date=02/03 19:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.5M, current mem=906.5M)
Set top cell to alu4_flow_demo.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell alu4_flow_demo ...
*** Netlist is unique.
** info: there are 585 modules.
** info: there are 100 stdCell insts.

*** Memory Usage v#1 (Current mem = 1027.320M, initial mem = 486.906M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:03.7 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: VIEW
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/v71349/analog-gradients/implementation/fullflow_demo/constraints/alu4_flow_demo.sdc' ...
Current (total cpu=0:00:20.5, real=0:00:22.0, peak res=1259.6M, current mem=1259.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/v71349/analog-gradients/implementation/fullflow_demo/constraints/alu4_flow_demo.sdc, Line 1).

INFO (CTE): Reading of timing constraints file /home/v71349/analog-gradients/implementation/fullflow_demo/constraints/alu4_flow_demo.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.9M, current mem=1275.9M)
Current (total cpu=0:00:20.5, real=0:00:22.0, peak res=1275.9M, current mem=1275.9M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 9
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
*** Message Summary: 14 warning(s), 0 error(s)

*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting core size to PlacementGrid : width :15 height : 13.68
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:20.6/0:00:21.7 (1.0), mem = 1409.8M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 2 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#7 (mem=1494.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.5 mem=1499.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=1506.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 76 (69.7%) nets
3		: 12 (11.0%) nets
4     -	14	: 21 (19.3%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=99 (0 fixed + 99 movable) #buf cell=0 #inv cell=11 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=109 #term=301 #term/net=2.76, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=15
stdCell: 99 single + 0 double + 0 multi
Total standard cell length = 0.0828 (mm), area = 0.0001 (mm^2)
Average module density = 0.690.
Density for the design = 0.690.
       = stdcell_area 414 sites (142 um^2) / alloc_area 600 sites (205 um^2).
Pin Density = 0.5017.
            = total # of pins 301 / total area 600.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1712.8M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1712.8M
Iteration  3: Total net bbox = 5.161e+00 (2.63e+00 2.54e+00)
              Est.  stn bbox = 5.471e+00 (2.79e+00 2.68e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1730.3M
Active setup views:
    VIEW
Iteration  4: Total net bbox = 1.858e+02 (9.23e+01 9.34e+01)
              Est.  stn bbox = 1.995e+02 (9.92e+01 1.00e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1730.3M
Iteration  5: Total net bbox = 2.787e+02 (1.43e+02 1.35e+02)
              Est.  stn bbox = 2.993e+02 (1.55e+02 1.44e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1730.3M
Iteration  6: Total net bbox = 8.185e+02 (4.26e+02 3.92e+02)
              Est.  stn bbox = 8.855e+02 (4.62e+02 4.24e+02)
              cpu = 0:00:00.2 real = 0:00:02.0 mem = 1730.3M
*** cost = 8.185e+02 (4.26e+02 3.92e+02) (cpu for global=0:00:00.2) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
Core Placement runtime cpu: 0:00:00.2 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:22.9 mem=1730.3M) ***
Total net bbox length = 8.185e+02 (4.265e+02 3.920e+02) (ext = 5.061e+02)
Move report: Detail placement moves 99 insts, mean move: 1.14 um, max move: 3.74 um 
	Max move on inst (U85): (15.55, 10.18) --> (13.40, 11.78)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1707.3MB
Summary Report:
Instances move: 99 (out of 99 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 3.74 um (Instance: U85) (15.5465, 10.1845) -> (13.4, 11.78)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
Total net bbox length = 8.595e+02 (4.476e+02 4.119e+02) (ext = 5.004e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1707.3MB
*** Finished refinePlace (0:00:23.0 mem=1707.3M) ***
*** End of Placement (cpu=0:00:01.7, real=0:00:03.0, mem=1707.3M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1723.3M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 104 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 104 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.642300e+02um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1713.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   281 
[NR-eGR]  Metal2   (2V)           214   354 
[NR-eGR]  Metal3   (3H)           207     8 
[NR-eGR]  Metal4   (4V)            10     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          431   643 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 860um
[NR-eGR] Total length: 431um, number of vias: 643
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1710.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:2
***** Total real time  0:0:4
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 4, mem = 1710.7M **
Tdgp not successfully inited but do clear! skip clearing
innovus 1> 
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:02.5/0:00:03.6 (0.7), totSession cpu/real = 0:00:23.1/0:00:25.2 (0.9), mem = 1710.7M
#% Begin routeDesign (date=02/03 19:57:10, mem=1442.3M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.34 (MB), peak = 1453.98 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setExtractRCMode -engine                       preRoute
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1710.7M, init mem=1710.7M)
*info: Placed = 99            
*info: Unplaced = 0           
Placement Density:69.00%(142/205)
Placement Density (including fixed std cells):69.00%(142/205)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1710.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1710.7M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=02/03 19:57:10, mem=1443.0M)

globalDetailRoute

#Start globalDetailRoute on Tue Feb  3 19:57:10 2026
#
#Generating timing data, please wait...
#109 total nets, 104 already routed, 104 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.17-s075_1
#  OS:                Linux x86_64(Host ID vcl-vm0-159)
#  Generated on:      Tue Feb  3 19:57:10 2026
#  Design:            alu4_flow_demo
#  Command:           routeDesign
###############################################################
#Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1471.11 (MB), peak = 1471.13 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 76.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1471.16 (MB), peak = 1471.16 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1480.17 (MB), peak = 1480.18 (MB)
#Default setup view is reset to VIEW.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.23 (MB), peak = 1480.30 (MB)
#Current view: VIEW 
#Current enabled view: VIEW 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1480.23 (MB), peak = 1480.30 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=115)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Start routing data preparation on Tue Feb  3 19:57:11 2026
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 110 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.10 (MB), peak = 1521.78 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1492.98 (MB), peak = 1521.78 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.98 (MB), peak = 1521.78 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 104.
#Total number of nets in the design = 115.
#104 routable nets do not have any wires.
#104 nets will be global routed.
#
#Finished routing data preparation on Tue Feb  3 19:57:12 2026
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1492.98 (MB)
#Peak memory = 1521.78 (MB)
#
#
#Start global routing on Tue Feb  3 19:57:12 2026
#
#
#Start global routing initialization on Tue Feb  3 19:57:12 2026
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Feb  3 19:57:12 2026
#
#Start routing resource analysis on Tue Feb  3 19:57:12 2026
#
#Routing resource analysis is done on Tue Feb  3 19:57:12 2026
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         141          37         144    14.58%
#  Metal2         V         175           0         144     0.00%
#  Metal3         H         178           0         144     0.00%
#  Metal4         V         175           0         144     0.00%
#  Metal5         H         178           0         144     0.00%
#  Metal6         V         175           0         144     0.00%
#  Metal7         H         178           0         144     0.00%
#  Metal8         V         175           0         144     0.00%
#  Metal9         H         178           0         144     0.00%
#  Metal10        V          69           0         144     0.00%
#  Metal11        H          70           0         144     0.00%
#  --------------------------------------------------------------
#  Total                   1692       1.86%        1584     1.33%
#
#
#
#
#Global routing data preparation is done on Tue Feb  3 19:57:12 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.98 (MB), peak = 1521.78 (MB)
#
#
#Global routing initialization is done on Tue Feb  3 19:57:12 2026
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.98 (MB), peak = 1521.78 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.23 (MB), peak = 1521.78 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.23 (MB), peak = 1521.78 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 104.
#Total number of nets in the design = 115.
#
#104 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             104  
#-----------------------------
#        Total             104  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             104  
#-----------------------------
#        Total             104  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 368 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 177 um.
#Total wire length on LAYER Metal3 = 191 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 331
#Up-Via Summary (total 331):
#           
#-----------------------
# Metal1            233
# Metal2             98
#-----------------------
#                   331 
#
#Total number of involved regular nets 4
#Maximum src to sink distance  17.5
#Average of max src_to_sink distance  15.3
#Average of ave src_to_sink distance  10.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.09 (MB)
#Total memory = 1498.06 (MB)
#Peak memory = 1521.78 (MB)
#
#Finished global routing on Tue Feb  3 19:57:12 2026
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.06 (MB), peak = 1521.78 (MB)
#Start Track Assignment.
#Done with 62 horizontal wires in 1 hboxes and 59 vertical wires in 1 hboxes.
#Done with 14 horizontal wires in 1 hboxes and 15 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       170.68 	  0.00%  	  0.00% 	  0.00%
# Metal3       184.18 	  0.17%  	  0.00% 	  0.00%
# Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         354.86  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 348 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 168 um.
#Total wire length on LAYER Metal3 = 181 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 331
#Up-Via Summary (total 331):
#           
#-----------------------
# Metal1            233
# Metal2             98
#-----------------------
#                   331 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.12 (MB), peak = 1521.78 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#(i=11, n=11 2000)
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1518.46 (MB), peak = 1523.62 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.10 (MB)
#Total memory = 1522.68 (MB)
#Peak memory = 1523.62 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 19 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 3.00GHz 36608KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net a[2] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:a[2] of net 0(a[2]) into rc tree
#WARNING (NREX-80) Net a[1] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:a[1] of net 2(a[1]) into rc tree
#WARNING (NREX-80) Net a[3] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:a[3] of net 3(a[3]) into rc tree
#WARNING (NREX-80) Net b[3] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:b[3] of net 4(b[3]) into rc tree
#WARNING (NREX-80) Net b[1] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:b[1] of net 6(b[1]) into rc tree
#WARNING (NREX-80) Net a[0] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:a[0] of net 12(a[0]) into rc tree
#WARNING (NREX-80) Net b[2] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:b[2] of net 17(b[2]) into rc tree
#WARNING (NREX-80) Net b[0] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:b[0] of net 18(b[0]) into rc tree
#WARNING (NREX-80) Net op[0] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:op[0] of net 19(op[0]) into rc tree
#WARNING (NREX-80) Net op[1] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:op[1] of net 20(op[1]) into rc tree
#Total 104 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     3.31 (MB), total memory =  1526.06 (MB), peak memory =  1526.06 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.58 (MB), peak = 1526.16 (MB)
#RC Statistics: 204 Res, 146 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.55, Avg V/H Edge Length: 1616.21 (132), Avg L-Edge Length: 7285.83 (24)
#Register nets and terms for rcdb /tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 427 nodes, 323 edges, and 0 xcaps
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1906.887M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell alu4_flow_demo has rcdb /tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d specified
Cell alu4_flow_demo, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1906.887M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 27.41 (MB)
#Total memory = 1525.54 (MB)
#Peak memory = 1530.63 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.17-s075_1
#  OS:                Linux x86_64(Host ID vcl-vm0-159)
#  Generated on:      Tue Feb  3 19:57:14 2026
#  Design:            alu4_flow_demo
#  Command:           routeDesign
###############################################################
#Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.37 (MB), peak = 1541.71 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.37 (MB), peak = 1541.71 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1527.00 (MB), peak = 1541.71 (MB)
Worst slack reported in the design = 9999999562023526247432192.000000 (early)

*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1527.29 (MB), peak = 1541.71 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 104
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:00:27.8, real=0:00:31.0, peak res=1541.7M, current mem=1467.7M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1476.7M, current mem=1476.7M)
Current (total cpu=0:00:27.8, real=0:00:31.0, peak res=1541.7M, current mem=1476.7M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1476.72 (MB), peak = 1541.71 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 104
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 0 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       177.52 	  0.05%  	  0.00% 	  0.00%
# Metal3       183.98 	  0.17%  	  0.00% 	  0.00%
# Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         361.50  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 356 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 175 um.
#Total wire length on LAYER Metal3 = 181 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 331
#Up-Via Summary (total 331):
#           
#-----------------------
# Metal1            233
# Metal2             98
#-----------------------
#                   331 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.04 (MB), peak = 1541.71 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -5.02 (MB)
#Total memory = 1477.04 (MB)
#Peak memory = 1541.71 (MB)
#Start reading timing information from file .timing_file_1474392.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 15 ports, 99 instances from timing file .timing_file_1474392.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.56 (MB), peak = 1541.71 (MB)
#Complete Detail Routing.
#Total wire length = 431 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER Metal1 = 35 um.
#Total wire length on LAYER Metal2 = 240 um.
#Total wire length on LAYER Metal3 = 156 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 345
#Up-Via Summary (total 345):
#           
#-----------------------
# Metal1            243
# Metal2            102
#-----------------------
#                   345 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.53 (MB)
#Total memory = 1479.56 (MB)
#Peak memory = 1541.71 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.56 (MB), peak = 1541.71 (MB)
#
#Total wire length = 431 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER Metal1 = 35 um.
#Total wire length on LAYER Metal2 = 240 um.
#Total wire length on LAYER Metal3 = 156 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 345
#Up-Via Summary (total 345):
#           
#-----------------------
# Metal1            243
# Metal2            102
#-----------------------
#                   345 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 431 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER Metal1 = 35 um.
#Total wire length on LAYER Metal2 = 240 um.
#Total wire length on LAYER Metal3 = 156 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 345
#Up-Via Summary (total 345):
#           
#-----------------------
# Metal1            243
# Metal2            102
#-----------------------
#                   345 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#99.31% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1478.83 (MB), peak = 1541.71 (MB)
#CELL_VIEW alu4_flow_demo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 431 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER Metal1 = 35 um.
#Total wire length on LAYER Metal2 = 240 um.
#Total wire length on LAYER Metal3 = 156 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 345
#Total number of multi-cut vias = 289 ( 83.8%)
#Total number of single cut vias = 56 ( 16.2%)
#Up-Via Summary (total 345):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            56 ( 23.0%)       187 ( 77.0%)        243
# Metal2             0 (  0.0%)       102 (100.0%)        102
#-----------------------------------------------------------
#                   56 ( 16.2%)       289 ( 83.8%)        345 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1478.53 (MB), peak = 1541.71 (MB)
#CELL_VIEW alu4_flow_demo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Feb  3 19:57:15 2026
#
#
#Start Post Route Wire Spread.
#Done with 13 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 436 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER Metal1 = 35 um.
#Total wire length on LAYER Metal2 = 241 um.
#Total wire length on LAYER Metal3 = 160 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 345
#Total number of multi-cut vias = 289 ( 83.8%)
#Total number of single cut vias = 56 ( 16.2%)
#Up-Via Summary (total 345):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            56 ( 23.0%)       187 ( 77.0%)        243
# Metal2             0 (  0.0%)       102 (100.0%)        102
#-----------------------------------------------------------
#                   56 ( 16.2%)       289 ( 83.8%)        345 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1478.46 (MB), peak = 1541.71 (MB)
#CELL_VIEW alu4_flow_demo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1478.46 (MB), peak = 1541.71 (MB)
#CELL_VIEW alu4_flow_demo,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 436 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER Metal1 = 35 um.
#Total wire length on LAYER Metal2 = 241 um.
#Total wire length on LAYER Metal3 = 160 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 345
#Total number of multi-cut vias = 289 ( 83.8%)
#Total number of single cut vias = 56 ( 16.2%)
#Up-Via Summary (total 345):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            56 ( 23.0%)       187 ( 77.0%)        243
# Metal2             0 (  0.0%)       102 (100.0%)        102
#-----------------------------------------------------------
#                   56 ( 16.2%)       289 ( 83.8%)        345 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.55 (MB)
#Total memory = 1478.59 (MB)
#Peak memory = 1541.71 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 37.71 (MB)
#Total memory = 1480.68 (MB)
#Peak memory = 1541.71 (MB)
#Number of warnings = 13
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb  3 19:57:15 2026
#
% End globalDetailRoute (date=02/03 19:57:15, total cpu=0:00:05.1, real=0:00:05.0, peak res=1541.7M, current mem=1480.7M)
#Default setup view is reset to VIEW.
#Default setup view is reset to VIEW.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1476.13 (MB), peak = 1541.71 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   NRDB-194             1   No setup time constraints read in       
WARNING   NREX-80             10  Net %s does not have a %s pin. It may ha...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 20 warning(s), 0 error(s)

#% End routeDesign (date=02/03 19:57:15, total cpu=0:00:05.3, real=0:00:05.0, peak res=1541.7M, current mem=1476.1M)
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1822.59 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: alu4_flow_demo
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'alu4_flow_demo' of instances=99 and nets=115 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu4_flow_demo.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1822.590M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1880.15)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 109
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1922.93 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1922.93 CPU=0:00:00.1 REAL=0:00:00.0)
Writing DEF file '/home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.def', current time is Tue Feb  3 19:57:16 2026 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file '/home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.def' is written, current time is Tue Feb  3 19:57:16 2026 ...
Writing Netlist "/home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo_postroute.v" ...
Merge file: /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 14
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                             99

Ports/Pins                             0

Nets                                 516
    metal layer Metal1                62
    metal layer Metal2               342
    metal layer Metal3               112

    Via Instances                    345

Special Nets                           0

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 119
    metal layer Metal1                41
    metal layer Metal2                67
    metal layer Metal3                11


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds to register cell name ......
Merging GDS file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds ......
	****** Merge file: /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds has version number: 5.
	****** Merge file: /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds has units: 2000 per micron.
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-215):	Merge file : /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds has larger units than output file units. You may have rounding problem.
**WARN: (IMPOGDS-280):	Maximum units in merge file is 2000. Use -units 2000 to avoid rounding issue.
######Streamout is finished!
INFO: streamOut completed: /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.gds

*** Memory Usage v#1 (Current mem = 1857.926M, initial mem = 486.906M) ***
*** Message Summary: 44 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:29.2, real=0:00:33.0, mem=1857.9M) ---

INFO: GDS generated at /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.gds
Innovus smoke flow complete.
