// Seed: 3591140859
module module_0 #(
    parameter id_5 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = 1'b0;
  assign id_2 = id_5;
  wire [-1 : id_5] id_6;
  always @(*)
    {-1 + 1, id_6, -1'b0, 1} = -1 & -1'h0 ? id_1 && id_6 : id_2#(
        .id_4(1),
        .id_6(1 == -1)
    );
endmodule
module module_1 #(
    parameter id_13 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_9
  );
  input wire id_14;
  input wire _id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [1 : id_13] id_28, id_29;
endmodule
