Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\file2\shiyan9\ROM_B.v" into library work
Parsing module <ROM_B>.
Analyzing Verilog file "D:\file2\shiyan9\jicunqi.v" into library work
Parsing module <jicunqi>.
Analyzing Verilog file "D:\file2\shiyan9\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\file2\shiyan9\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\file2\shiyan9\test.v" into library work
Parsing module <test>.
Analyzing Verilog file "D:\file2\shiyan9\CPU.v" into library work
Parsing module <CPU>.
Analyzing Verilog file "D:\file2\shiyan9\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <test>.

Elaborating module <ROM_B>.
WARNING:HDLCompiler:1499 - "D:\file2\shiyan9\ROM_B.v" Line 39: Empty module <ROM_B> remains a black box.

Elaborating module <CPU>.
WARNING:HDLCompiler:413 - "D:\file2\shiyan9\CPU.v" Line 53: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\file2\shiyan9\CPU.v" Line 53: Assignment to shamt ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "D:\file2\shiyan9\CPU.v" Line 75: Signal <OP> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\file2\shiyan9\CPU.v" Line 95: Signal <OP> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <jicunqi>.

Elaborating module <ALU>.
WARNING:HDLCompiler:91 - "D:\file2\shiyan9\ALU.v" Line 32: Signal <ALU_OP> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\file2\shiyan9\ALU.v" Line 37: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:\file2\shiyan9\ALU.v" Line 38: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\file2\shiyan9\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.
WARNING:HDLCompiler:189 - "D:\file2\shiyan9\top.v" Line 38: Size mismatch in connection of port <F>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\file2\shiyan9\top.v" Line 38: Assignment to F ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "D:\file2\shiyan9\top.v" Line 46: Signal <Mem_R_Data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\file2\shiyan9\top.v" Line 47: Signal <Mem_R_Data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\file2\shiyan9\top.v" Line 48: Signal <Mem_R_Data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\file2\shiyan9\top.v" Line 49: Signal <Mem_R_Data> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\file2\shiyan9\top.v" Line 50: Signal <OF> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\file2\shiyan9\top.v" Line 51: Signal <CPU_ZF> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\file2\shiyan9\top.v".
INFO:Xst:3210 - "D:\file2\shiyan9\top.v" line 38: Output port <F> of the instance <CPU> is unconnected or connected to loadless signal.
    Found 8-bit 12-to-1 multiplexer for signal <LED> created at line 41.
    Summary:
	inferred   1 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <test>.
    Related source file is "D:\file2\shiyan9\test.v".
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC[31]_GND_2_o_add_0_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <test> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "D:\file2\shiyan9\CPU.v".
    Summary:
	inferred  11 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <jicunqi>.
    Related source file is "D:\file2\shiyan9\jicunqi.v".
    Found 1024-bit register for signal <n0012[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 34.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 35.
    Found 1024-bit 32-to-1 multiplexer for signal <Addr[4]_REG_Files[0][31]_wide_mux_2_OUT> created at line 45.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <jicunqi> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\file2\shiyan9\ALU.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_15_OUT> created at line 38.
    Found 33-bit subtractor for signal <GND_6_o_GND_6_o_sub_17_OUT> created at line 38.
    Found 33-bit adder for signal <n0051> created at line 37.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_22_OUT> created at line 40
    Found 32-bit 8-to-1 multiplexer for signal <F> created at line 32.
    Found 1-bit 8-to-1 multiplexer for signal <ZF> created at line 32.
    Found 33-bit comparator not equal for signal <n0015> created at line 37
    Found 33-bit comparator not equal for signal <n0022> created at line 38
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_20_o> created at line 39
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 33-bit comparator not equal                           : 2
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 8-to-1 multiplexer                              : 1
 1024-bit 32-to-1 multiplexer                          : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ROM_B.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Loading core <ROM_B> for timing and area information for instance <ROM>.
Loading core <RAM_B> for timing and area information for instance <My_RAM>.

Synthesizing (advanced) Unit <test>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
Unit <test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 33-bit comparator not equal                           : 2
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 8-to-1 multiplexer                              : 1
 1024-bit 32-to-1 multiplexer                          : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <REG_Files_31_1023> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1022> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1021> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1020> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1019> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1018> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1017> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1016> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1015> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1014> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1013> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1012> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1011> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1010> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1009> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1008> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1007> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1006> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1005> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1004> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1003> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1002> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1001> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1000> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_999> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_998> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_997> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_996> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_995> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_994> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_993> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_992> (without init value) has a constant value of 0 in block <jicunqi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <test/PC_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <test/PC_31> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <CPU> ...

Optimizing unit <jicunqi> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 32.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 998
 Flip-Flops                                            : 998

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2633
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 4
#      LUT2                        : 4
#      LUT3                        : 79
#      LUT4                        : 224
#      LUT5                        : 126
#      LUT6                        : 1854
#      MUXCY                       : 140
#      MUXF7                       : 91
#      VCC                         : 3
#      XORCY                       : 103
# FlipFlops/Latches                : 998
#      FDC                         : 6
#      FDCE_1                      : 992
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 225
#      IBUF                        : 5
#      OBUF                        : 220

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             998  out of  18224     5%  
 Number of Slice LUTs:                 2293  out of   9112    25%  
    Number used as Logic:              2293  out of   9112    25%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2294
   Number with an unused Flip Flop:    1296  out of   2294    56%  
   Number with an unused LUT:             1  out of   2294     0%  
   Number of fully used LUT-FF pairs:   997  out of   2294    43%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         226
 Number of bonded IOBs:                 226  out of    232    97%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1000  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 23.805ns (Maximum Frequency: 42.008MHz)
   Minimum input arrival time before clock: 3.858ns
   Maximum output required time after clock: 18.616ns
   Maximum combinational path delay: 6.892ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 23.805ns (frequency: 42.008MHz)
  Total number of paths / destination ports: 13145735 / 2050
-------------------------------------------------------------------------
Delay:               11.902ns (Levels of Logic = 10)
  Source:            test/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       CPU/jicunqi/REG_Files_31_987 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: test/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to CPU/jicunqi/REG_Files_31_987
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0  259   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<16>)
     end scope: 'test/ROM:douta<16>'
     LUT6:I4->O            1   0.203   0.827  CPU/jicunqi/Mmux_R_Data_B_894 (CPU/jicunqi/Mmux_R_Data_B_894)
     LUT6:I2->O            1   0.203   0.000  CPU/jicunqi/Mmux_R_Data_B_331 (CPU/jicunqi/Mmux_R_Data_B_331)
     MUXF7:I1->O           7   0.140   0.774  CPU/jicunqi/Mmux_R_Data_B_2_f7_30 (CPU/R_Data_B<9>)
     LUT3:I2->O            9   0.205   1.077  CPU/Mmux_B321 (B_9_OBUF)
     LUT6:I2->O            5   0.203   0.943  CPU/ALU_A/Sh101 (CPU/ALU_A/Sh10)
     LUT5:I2->O            4   0.205   0.684  CPU/ALU_A/Sh421 (CPU/ALU_A/Sh42)
     LUT4:I3->O            3   0.205   0.651  CPU/ALU_A/Sh903 (CPU/ALU_A/Sh90)
     LUT6:I5->O           18   0.205   1.050  CPU/ALU_A/Mmux_F182 (CPU_F_26_OBUF)
     LUT6:I5->O            1   0.205   0.000  CPU/jicunqi/Mmux_Addr[4]_REG_Files[0][31]_wide_mux_2_OUT10081 (CPU/jicunqi/Addr[4]_REG_Files[0][31]_wide_mux_2_OUT<986>)
     FDCE_1:D                  0.102          CPU/jicunqi/REG_Files_31_986
    ----------------------------------------
    Total                     11.902ns (3.726ns logic, 8.176ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 998 / 998
-------------------------------------------------------------------------
Offset:              3.858ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       test/PC_2 (FF)
  Destination Clock: clk falling

  Data Path: rst to test/PC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           998   1.222   2.206  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          test/PC_2
    ----------------------------------------
    Total                      3.858ns (1.652ns logic, 2.206ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2549022 / 220
-------------------------------------------------------------------------
Offset:              18.616ns (Levels of Logic = 15)
  Source:            test/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       LED<7> (PAD)
  Source Clock:      clk rising

  Data Path: test/ROM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO0  259   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<16>)
     end scope: 'test/ROM:douta<16>'
     LUT6:I4->O            1   0.203   0.827  CPU/jicunqi/Mmux_R_Data_B_894 (CPU/jicunqi/Mmux_R_Data_B_894)
     LUT6:I2->O            1   0.203   0.000  CPU/jicunqi/Mmux_R_Data_B_331 (CPU/jicunqi/Mmux_R_Data_B_331)
     MUXF7:I1->O           7   0.140   0.774  CPU/jicunqi/Mmux_R_Data_B_2_f7_30 (CPU/R_Data_B<9>)
     LUT3:I2->O            9   0.205   1.077  CPU/Mmux_B321 (B_9_OBUF)
     LUT6:I2->O            5   0.203   0.943  CPU/ALU_A/Sh101 (CPU/ALU_A/Sh10)
     LUT5:I2->O            4   0.205   0.788  CPU/ALU_A/Sh421 (CPU/ALU_A/Sh42)
     LUT3:I1->O            1   0.203   0.944  CPU/ALU_A/B[31]_reduce_nor_24_o1_SW0 (N116)
     LUT6:I0->O            1   0.203   0.808  CPU/ALU_A/B[31]_reduce_nor_24_o1 (CPU/ALU_A/B[31]_reduce_nor_24_o1)
     LUT6:I3->O            1   0.205   0.944  CPU/ALU_A/B[31]_reduce_nor_24_o3 (CPU/ALU_A/B[31]_reduce_nor_24_o3)
     LUT6:I0->O            1   0.203   0.827  CPU/ALU_A/B[31]_reduce_nor_24_o8 (CPU/ALU_A/B[31]_reduce_nor_24_o)
     LUT6:I2->O            1   0.203   0.000  CPU/ALU_A/Mmux_ZF_3 (CPU/ALU_A/Mmux_ZF_3)
     MUXF7:I1->O           3   0.140   0.995  CPU/ALU_A/Mmux_ZF_2_f7 (CPU_ZF_OBUF)
     LUT6:I1->O            1   0.203   0.579  LED<7> (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                     18.616ns (6.940ns logic, 11.676ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 54 / 8
-------------------------------------------------------------------------
Delay:               6.892ns (Levels of Logic = 5)
  Source:            SW<1> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: SW<1> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.392  SW_1_IBUF (SW_1_IBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_LED_6 (Mmux_LED_6)
     MUXF7:I1->O           1   0.140   0.580  Mmux_LED_5_f7 (Mmux_LED_5_f7)
     LUT6:I5->O            1   0.205   0.579  LED<0> (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      6.892ns (4.341ns logic, 2.550ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.350|    8.791|   11.902|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 56.00 secs
Total CPU time to Xst completion: 56.00 secs
 
--> 

Total memory usage is 328332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   75 (   0 filtered)
Number of infos    :    1 (   0 filtered)

