[
    {
        "Code": "if (  sig_8  && reg_2  && auth_12 ) begin \n    auth_4 <= reg_3;\n    data_203 <= hw_20;\n    if ( data_10  && auth_11  != rst_20 ) begin\n        core_37 <= err_15;\n        tx_7 = clk_14;\n    end\n        if ( fsm_62  && clk_20 ) begin\n            chip_96 = sig_6;\n            rst_1 <= sig_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_3) (  sig_8  && reg_2  && auth_12 ) |-> auth_4 == reg_3 && data_203 == hw_20 ;endproperty \n property name; @(posedge clock_ctrl_3) (  sig_8  && reg_2  && auth_12 ) &&  (  data_10  && auth_11  != rst_20 ) |-> core_37 == err_15 && tx_7 == clk_14 ;endproperty \n property name; @(posedge clock_ctrl_3) (  sig_8  && reg_2  && auth_12 ) &&  (  data_10  && auth_11  != rst_20 ) &&  (  fsm_62  && clk_20 ) |-> chip_96 == sig_6 && rst_1 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "if (  core_13 ) begin \n    reg_9 <= err_10;\n    core_2 = cfg_9;\n    auth_120 = rx_13;\n    if ( fsm_18 ) begin\n        data_4 <= rst_19;\n        hw_1 = cfg_19;\n        reg_115 <= rst_12;\n    end\n        if ( data_7  != tx_9  || auth_3 ) begin\n            sig_11 <= rx_18;\n            err_17 = rst_16;\n            core_19 <= reg_20;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_11) (  core_13 ) |-> reg_9 == err_10 && core_2 == cfg_9 && auth_120 == rx_13 ;endproperty \n property name; @(posedge fast_clk_11) (  core_13 ) &&  (  fsm_18 ) |-> data_4 == rst_19 && hw_1 == cfg_19 && reg_115 == rst_12 ;endproperty \n property name; @(posedge fast_clk_11) (  core_13 ) &&  (  fsm_18 ) &&  (  data_7  != tx_9  || auth_3 ) |-> sig_11 == rx_18 && err_17 == rst_16 && core_19 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "if (  err_10  && core_20 ) begin \n    sig_2 = reg_20;\n    core_6 <= cfg_15;\n    tx_7 = chip_11;\n    if ( data_3  && err_2  && hw_8 ) begin\n        rx_11 = sig_11;\n        rst_6 <= data_10;\n        core_18 = chip_19;\n    end\n        if ( chip_3  != sig_8  || auth_4  != fsm_1 ) begin\n            data_1 <= sig_1;\n            tx_2 = cfg_20;\n            rst_8 <= chip_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_18) (  err_10  && core_20 ) |-> sig_2 == reg_20 && core_6 == cfg_15 && tx_7 == chip_11 ;endproperty \n property name; @(posedge clk_out_18) (  err_10  && core_20 ) &&  (  data_3  && err_2  && hw_8 ) |-> rx_11 == sig_11 && rst_6 == data_10 && core_18 == chip_19 ;endproperty \n property name; @(posedge clk_out_18) (  err_10  && core_20 ) &&  (  data_3  && err_2  && hw_8 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_1 ) |-> data_1 == sig_1 && tx_2 == cfg_20 && rst_8 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_18"
    },
    {
        "Code": "if (  chip_14  || hw_12  && fsm_17  && err_8 ) begin \n    chip_17 <= rst_5;\n    if ( chip_1313 ) begin\n        rst_20 <= auth_6;\n    end\n        if ( tx_4  != cfg_9 ) begin\n            rx_4 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_11) (  chip_14  || hw_12  && fsm_17  && err_8 ) |-> chip_17 == rst_5 ;endproperty \n property name; @(posedge clk_enable_11) (  chip_14  || hw_12  && fsm_17  && err_8 ) &&  (  chip_1313 ) |-> rst_20 == auth_6 ;endproperty \n property name; @(posedge clk_enable_11) (  chip_14  || hw_12  && fsm_17  && err_8 ) &&  (  chip_1313 ) &&  (  tx_4  != cfg_9 ) |-> rx_4 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_11"
    },
    {
        "Code": "if (  !rx_19 ) begin \n    rst_19 = hw_10;\n    hw_10 = chip_7;\n    reg_9 <= data_11;\n    if ( reg_13  != auth_16  && data_4 ) begin\n        rst_154 <= rst_1;\n        rst_12 = data_12;\n        rx_20 = fsm_17;\n    end\n        if ( fsm_10  != chip_16  || fsm_20 ) begin\n            hw_196 = clk_12;\n            rx_2 <= reg_14;\n            sig_20 <= rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_18) (  !rx_19 ) |-> rst_19 == hw_10 && hw_10 == chip_7 && reg_9 == data_11 ;endproperty \n property name; @(posedge clk_signal_18) (  !rx_19 ) &&  (  reg_13  != auth_16  && data_4 ) |-> rst_154 == rst_1 && rst_12 == data_12 && rx_20 == fsm_17 ;endproperty \n property name; @(posedge clk_signal_18) (  !rx_19 ) &&  (  reg_13  != auth_16  && data_4 ) &&  (  fsm_10  != chip_16  || fsm_20 ) |-> hw_196 == clk_12 && rx_2 == reg_14 && sig_20 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_18"
    },
    {
        "Code": "if (  clk_15  || tx_4 ) begin \n    fsm_114 = clk_7;\n    core_118 = sig_2;\n    chip_17 <= rx_13;\n    if ( rst_15  || chip_11 ) begin\n        reg_173 <= rst_1;\n        tx_4 <= clk_19;\n        fsm_26 <= cfg_4;\n    end\n        if ( rx_1  != chip_9  && hw_20 ) begin\n            hw_1 <= core_6;\n            core_7 <= rx_14;\n            sig_4 = data_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_4) (  clk_15  || tx_4 ) |-> fsm_114 == clk_7 && core_118 == sig_2 && chip_17 == rx_13 ;endproperty \n property name; @(posedge clock_div_4) (  clk_15  || tx_4 ) &&  (  rst_15  || chip_11 ) |-> reg_173 == rst_1 && tx_4 == clk_19 && fsm_26 == cfg_4 ;endproperty \n property name; @(posedge clock_div_4) (  clk_15  || tx_4 ) &&  (  rst_15  || chip_11 ) &&  (  rx_1  != chip_9  && hw_20 ) |-> hw_1 == core_6 && core_7 == rx_14 && sig_4 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "if (  data_6  && hw_18  && fsm_16  != core_3 ) begin \n    reg_118 = data_4;\n    hw_79 <= core_2;\n    clk_62 <= cfg_4;\n    if ( cfg_200 ) begin\n        err_4 = tx_18;\n        fsm_14 <= chip_16;\n        data_13 <= err_13;\n    end\n        if ( reg_8  || core_13 ) begin\n            tx_13 = cfg_4;\n            chip_19 <= hw_18;\n            err_60 = clk_19;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_18) (  data_6  && hw_18  && fsm_16  != core_3 ) |-> reg_118 == data_4 && hw_79 == core_2 && clk_62 == cfg_4 ;endproperty \n property name; @(posedge core_clock_18) (  data_6  && hw_18  && fsm_16  != core_3 ) &&  (  cfg_200 ) |-> err_4 == tx_18 && fsm_14 == chip_16 && data_13 == err_13 ;endproperty \n property name; @(posedge core_clock_18) (  data_6  && hw_18  && fsm_16  != core_3 ) &&  (  cfg_200 ) &&  (  reg_8  || core_13 ) |-> tx_13 == cfg_4 && chip_19 == hw_18 && err_60 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "if (  auth_7  && chip_17  && fsm_12 ) begin \n    data_6 = clk_20;\n    hw_20 = sig_12;\n    fsm_2 = tx_6;\n    if ( err_8  && rx_14  || auth_15  && chip_19 ) begin\n        rst_10 = reg_2;\n        rx_5 = hw_13;\n        rst_14 <= fsm_8;\n    end\n        if ( clk_7  != auth_12  || cfg_13 ) begin\n            tx_1 <= auth_3;\n            reg_118 <= tx_9;\n            cfg_18 <= err_9;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_14) (  auth_7  && chip_17  && fsm_12 ) |-> data_6 == clk_20 && hw_20 == sig_12 && fsm_2 == tx_6 ;endproperty \n property name; @(negedge cpu_clock_14) (  auth_7  && chip_17  && fsm_12 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) |-> rst_10 == reg_2 && rx_5 == hw_13 && rst_14 == fsm_8 ;endproperty \n property name; @(negedge cpu_clock_14) (  auth_7  && chip_17  && fsm_12 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) &&  (  clk_7  != auth_12  || cfg_13 ) |-> tx_1 == auth_3 && reg_118 == tx_9 && cfg_18 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_14"
    },
    {
        "Code": "if (  auth_2  != chip_18  && err_9  && fsm_2 ) begin \n    chip_16 <= cfg_15;\n    data_9 <= sig_5;\n    reg_5 <= reg_8;\n    if ( err_2  != rst_20 ) begin\n        auth_120 = tx_116;\n        reg_118 = cfg_10;\n        reg_2 <= clk_12;\n    end\n        if ( auth_15 ) begin\n            auth_204 = err_5;\n            data_3 <= data_5;\n            core_3 = fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_1) (  auth_2  != chip_18  && err_9  && fsm_2 ) |-> chip_16 == cfg_15 && data_9 == sig_5 && reg_5 == reg_8 ;endproperty \n property name; @(posedge clock_div_1) (  auth_2  != chip_18  && err_9  && fsm_2 ) &&  (  err_2  != rst_20 ) |-> auth_120 == tx_116 && reg_118 == cfg_10 && reg_2 == clk_12 ;endproperty \n property name; @(posedge clock_div_1) (  auth_2  != chip_18  && err_9  && fsm_2 ) &&  (  err_2  != rst_20 ) &&  (  auth_15 ) |-> auth_204 == err_5 && data_3 == data_5 && core_3 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_1"
    },
    {
        "Code": "if (  fsm_10  != reg_4  && rst_12 ) begin \n    sig_8 <= rst_3;\n    core_118 <= tx_2;\n    cfg_10 <= sig_11;\n    if ( rx_18 ) begin\n        cfg_116 = tx_5;\n        cfg_52 <= hw_19;\n        data_18 <= core_16;\n    end\n        if ( reg_8  != fsm_2  || cfg_11  != clk_4 ) begin\n            hw_8 <= fsm_12;\n            rst_52 <= clk_8;\n            auth_1 = hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_4) (  fsm_10  != reg_4  && rst_12 ) |-> sig_8 == rst_3 && core_118 == tx_2 && cfg_10 == sig_11 ;endproperty \n property name; @(negedge clock_ctrl_4) (  fsm_10  != reg_4  && rst_12 ) &&  (  rx_18 ) |-> cfg_116 == tx_5 && cfg_52 == hw_19 && data_18 == core_16 ;endproperty \n property name; @(negedge clock_ctrl_4) (  fsm_10  != reg_4  && rst_12 ) &&  (  rx_18 ) &&  (  reg_8  != fsm_2  || cfg_11  != clk_4 ) |-> hw_8 == fsm_12 && rst_52 == clk_8 && auth_1 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_4"
    },
    {
        "Code": "if (  clk_17  || hw_5 ) begin \n    data_178 <= fsm_17;\n    tx_8 <= tx_9;\n    if ( clk_20  || rst_7 ) begin\n        rst_5 = rst_3;\n        sig_20 = err_11;\n    end\n        if ( data_3  || clk_92 ) begin\n            tx_14 = sig_4;\n            rx_18 = chip_18;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_5) (  clk_17  || hw_5 ) |-> data_178 == fsm_17 && tx_8 == tx_9 ;endproperty \n property name; @(negedge clock_ctrl_5) (  clk_17  || hw_5 ) &&  (  clk_20  || rst_7 ) |-> rst_5 == rst_3 && sig_20 == err_11 ;endproperty \n property name; @(negedge clock_ctrl_5) (  clk_17  || hw_5 ) &&  (  clk_20  || rst_7 ) &&  (  data_3  || clk_92 ) |-> tx_14 == sig_4 && rx_18 == chip_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_5"
    },
    {
        "Code": "if (  cfg_2  && hw_13 ) begin \n    data_120 <= rx_17;\n    if ( fsm_8  != rx_10 ) begin\n        sig_7 <= sig_6;\n    end\n        if ( core_14 ) begin\n            err_18 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_10) (  cfg_2  && hw_13 ) |-> data_120 == rx_17 ;endproperty \n property name; @(negedge main_clk_10) (  cfg_2  && hw_13 ) &&  (  fsm_8  != rx_10 ) |-> sig_7 == sig_6 ;endproperty \n property name; @(negedge main_clk_10) (  cfg_2  && hw_13 ) &&  (  fsm_8  != rx_10 ) &&  (  core_14 ) |-> err_18 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_10"
    },
    {
        "Code": "if (  reg_7  != rst_5 ) begin \n    rx_7 <= chip_17;\n    chip_19 = cfg_1;\n    clk_12 <= cfg_13;\n    if ( auth_2  || cfg_2  && core_20 ) begin\n        rst_12 = data_17;\n        sig_28 = clk_12;\n        core_147 <= reg_15;\n    end\n        if ( fsm_3  || clk_13  || err_6 ) begin\n            core_15 = tx_7;\n            hw_8 = sig_2;\n            data_13 <= clk_6;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_15) (  reg_7  != rst_5 ) |-> rx_7 == chip_17 && chip_19 == cfg_1 && clk_12 == cfg_13 ;endproperty \n property name; @(posedge core_clock_15) (  reg_7  != rst_5 ) &&  (  auth_2  || cfg_2  && core_20 ) |-> rst_12 == data_17 && sig_28 == clk_12 && core_147 == reg_15 ;endproperty \n property name; @(posedge core_clock_15) (  reg_7  != rst_5 ) &&  (  auth_2  || cfg_2  && core_20 ) &&  (  fsm_3  || clk_13  || err_6 ) |-> core_15 == tx_7 && hw_8 == sig_2 && data_13 == clk_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "if (  fsm_18  || clk_7 ) begin \n    sig_19 = data_3;\n    cfg_11 = chip_15;\n    if ( rst_16  && chip_11 ) begin\n        sig_32 = hw_8;\n        rst_52 = tx_15;\n    end\n        if ( rx_14 ) begin\n            fsm_17 = err_13;\n            sig_172 <= clk_17;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_4) (  fsm_18  || clk_7 ) |-> sig_19 == data_3 && cfg_11 == chip_15 ;endproperty \n property name; @(posedge main_clk_4) (  fsm_18  || clk_7 ) &&  (  rst_16  && chip_11 ) |-> sig_32 == hw_8 && rst_52 == tx_15 ;endproperty \n property name; @(posedge main_clk_4) (  fsm_18  || clk_7 ) &&  (  rst_16  && chip_11 ) &&  (  rx_14 ) |-> fsm_17 == err_13 && sig_172 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_4"
    },
    {
        "Code": "if (  data_5  != err_3 ) begin \n    clk_10 <= data_4;\n    chip_15 <= rx_17;\n    if ( err_3  != rx_10 ) begin\n        rst_16 <= tx_16;\n        cfg_5 = tx_11;\n    end\n        if ( chip_1  != core_10 ) begin\n            err_79 <= rst_6;\n            sig_2 <= clk_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_14) (  data_5  != err_3 ) |-> clk_10 == data_4 && chip_15 == rx_17 ;endproperty \n property name; @(posedge clock_div_14) (  data_5  != err_3 ) &&  (  err_3  != rx_10 ) |-> rst_16 == tx_16 && cfg_5 == tx_11 ;endproperty \n property name; @(posedge clock_div_14) (  data_5  != err_3 ) &&  (  err_3  != rx_10 ) &&  (  chip_1  != core_10 ) |-> err_79 == rst_6 && sig_2 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "if (  rst_5  != clk_11  && rx_13 ) begin \n    core_11 = core_16;\n    rx_12 = data_17;\n    tx_46 <= tx_5;\n    if ( reg_120  != tx_17  || core_13  && rst_3 ) begin\n        core_13 <= tx_14;\n        tx_5 <= core_15;\n        auth_10 = fsm_12;\n    end\n        if ( rst_10  != chip_19  && rx_7  && rx_1 ) begin\n            clk_1 <= fsm_5;\n            chip_20 = err_9;\n            hw_79 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_10) (  rst_5  != clk_11  && rx_13 ) |-> core_11 == core_16 && rx_12 == data_17 && tx_46 == tx_5 ;endproperty \n property name; @(posedge sys_clk_10) (  rst_5  != clk_11  && rx_13 ) &&  (  reg_120  != tx_17  || core_13  && rst_3 ) |-> core_13 == tx_14 && tx_5 == core_15 && auth_10 == fsm_12 ;endproperty \n property name; @(posedge sys_clk_10) (  rst_5  != clk_11  && rx_13 ) &&  (  reg_120  != tx_17  || core_13  && rst_3 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) |-> clk_1 == fsm_5 && chip_20 == err_9 && hw_79 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_10"
    },
    {
        "Code": "if (  tx_18  || chip_8  != sig_16 ) begin \n    data_4 = clk_19;\n    hw_11 = reg_5;\n    core_14 <= sig_2;\n    if ( auth_16 ) begin\n        rst_14 <= cfg_6;\n        hw_18 = sig_20;\n        core_19 = chip_20;\n    end\n        if ( hw_19 ) begin\n            cfg_6 <= chip_9;\n            hw_79 <= tx_18;\n            err_195 = err_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_6) (  tx_18  || chip_8  != sig_16 ) |-> data_4 == clk_19 && hw_11 == reg_5 && core_14 == sig_2 ;endproperty \n property name; @(posedge sys_clk_6) (  tx_18  || chip_8  != sig_16 ) &&  (  auth_16 ) |-> rst_14 == cfg_6 && hw_18 == sig_20 && core_19 == chip_20 ;endproperty \n property name; @(posedge sys_clk_6) (  tx_18  || chip_8  != sig_16 ) &&  (  auth_16 ) &&  (  hw_19 ) |-> cfg_6 == chip_9 && hw_79 == tx_18 && err_195 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "if (  data_13  && tx_6  && data_12  != core_13 ) begin \n    data_3 <= tx_1;\n    err_17 <= hw_8;\n    if ( fsm_20  && sig_20  || err_20 ) begin\n        hw_18 <= hw_7;\n        data_120 = clk_7;\n    end\n        if ( fsm_2  && hw_9  && err_56 ) begin\n            reg_1 = rst_15;\n            rx_8 <= err_4;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_14) (  data_13  && tx_6  && data_12  != core_13 ) |-> data_3 == tx_1 && err_17 == hw_8 ;endproperty \n property name; @(posedge cpu_clock_14) (  data_13  && tx_6  && data_12  != core_13 ) &&  (  fsm_20  && sig_20  || err_20 ) |-> hw_18 == hw_7 && data_120 == clk_7 ;endproperty \n property name; @(posedge cpu_clock_14) (  data_13  && tx_6  && data_12  != core_13 ) &&  (  fsm_20  && sig_20  || err_20 ) &&  (  fsm_2  && hw_9  && err_56 ) |-> reg_1 == rst_15 && rx_8 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_14"
    },
    {
        "Code": "if (  tx_10  && rx_15  != core_14  || sig_5 ) begin \n    rst_10 <= auth_9;\n    if ( hw_6  || data_16  && core_9 ) begin\n        sig_1 <= auth_8;\n    end\n        if ( auth_6 ) begin\n            fsm_13 = reg_19;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_18) (  tx_10  && rx_15  != core_14  || sig_5 ) |-> rst_10 == auth_9 ;endproperty \n property name; @(posedge main_clk_18) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  hw_6  || data_16  && core_9 ) |-> sig_1 == auth_8 ;endproperty \n property name; @(posedge main_clk_18) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  hw_6  || data_16  && core_9 ) &&  (  auth_6 ) |-> fsm_13 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_18"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_3 ) begin \n    core_10 <= reg_15;\n    if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n        auth_14 <= reg_6;\n    end\n        if ( chip_1313 ) begin\n            reg_4 = rst_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_14) (  hw_8  || reg_8  && chip_3 ) |-> core_10 == reg_15 ;endproperty \n property name; @(posedge clk_osc_14) (  hw_8  || reg_8  && chip_3 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> auth_14 == reg_6 ;endproperty \n property name; @(posedge clk_osc_14) (  hw_8  || reg_8  && chip_3 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) &&  (  chip_1313 ) |-> reg_4 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "if (  tx_15  || cfg_17  && core_15  && tx_16 ) begin \n    chip_4 = fsm_12;\n    chip_79 <= err_11;\n    if ( fsm_2  != tx_13 ) begin\n        core_8 <= clk_4;\n        hw_6 = auth_12;\n    end\n        if ( rst_1  || sig_4  && data_16 ) begin\n            rst_11 <= hw_8;\n            cfg_183 = err_16;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_20) (  tx_15  || cfg_17  && core_15  && tx_16 ) |-> chip_4 == fsm_12 && chip_79 == err_11 ;endproperty \n property name; @(posedge main_clk_20) (  tx_15  || cfg_17  && core_15  && tx_16 ) &&  (  fsm_2  != tx_13 ) |-> core_8 == clk_4 && hw_6 == auth_12 ;endproperty \n property name; @(posedge main_clk_20) (  tx_15  || cfg_17  && core_15  && tx_16 ) &&  (  fsm_2  != tx_13 ) &&  (  rst_1  || sig_4  && data_16 ) |-> rst_11 == hw_8 && cfg_183 == err_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "if (  hw_9  || sig_20  || rst_4  != tx_18 ) begin \n    rx_11 = hw_10;\n    hw_20 <= fsm_11;\n    auth_18 <= reg_19;\n    if ( hw_2  || rx_7  || core_15  != core_9 ) begin\n        tx_11 <= reg_3;\n        rx_12 <= cfg_11;\n        clk_9 = cfg_13;\n    end\n        if ( cfg_20  || cfg_1  != rx_4 ) begin\n            rx_16 <= core_14;\n            clk_14 <= sig_1;\n            err_20 = chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_14) (  hw_9  || sig_20  || rst_4  != tx_18 ) |-> rx_11 == hw_10 && hw_20 == fsm_11 && auth_18 == reg_19 ;endproperty \n property name; @(posedge main_clk_14) (  hw_9  || sig_20  || rst_4  != tx_18 ) &&  (  hw_2  || rx_7  || core_15  != core_9 ) |-> tx_11 == reg_3 && rx_12 == cfg_11 && clk_9 == cfg_13 ;endproperty \n property name; @(posedge main_clk_14) (  hw_9  || sig_20  || rst_4  != tx_18 ) &&  (  hw_2  || rx_7  || core_15  != core_9 ) &&  (  cfg_20  || cfg_1  != rx_4 ) |-> rx_16 == core_14 && clk_14 == sig_1 && err_20 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "if (  reg_2  && auth_19  && sig_19 ) begin \n    sig_12 = data_7;\n    cfg_7 = auth_4;\n    hw_17 = chip_1;\n    if ( hw_19  && rx_7  != err_14  || err_12 ) begin\n        tx_18 <= hw_3;\n        hw_38 = chip_15;\n        rst_5 = hw_10;\n    end\n        if ( cfg_202 ) begin\n            hw_19 = fsm_5;\n            data_11 = err_18;\n            err_19 <= data_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_16) (  reg_2  && auth_19  && sig_19 ) |-> sig_12 == data_7 && cfg_7 == auth_4 && hw_17 == chip_1 ;endproperty \n property name; @(negedge clk_reset_16) (  reg_2  && auth_19  && sig_19 ) &&  (  hw_19  && rx_7  != err_14  || err_12 ) |-> tx_18 == hw_3 && hw_38 == chip_15 && rst_5 == hw_10 ;endproperty \n property name; @(negedge clk_reset_16) (  reg_2  && auth_19  && sig_19 ) &&  (  hw_19  && rx_7  != err_14  || err_12 ) &&  (  cfg_202 ) |-> hw_19 == fsm_5 && data_11 == err_18 && err_19 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "if (  err_7  && reg_9  || rx_10 ) begin \n    rx_20 <= err_14;\n    auth_117 <= auth_8;\n    if ( tx_2  && fsm_12 ) begin\n        cfg_19 = cfg_6;\n        rst_14 <= rx_13;\n    end\n        if ( sig_18  || auth_9  || cfg_4  || auth_3 ) begin\n            hw_18 = clk_3;\n            rst_19 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_9) (  err_7  && reg_9  || rx_10 ) |-> rx_20 == err_14 && auth_117 == auth_8 ;endproperty \n property name; @(negedge clk_enable_9) (  err_7  && reg_9  || rx_10 ) &&  (  tx_2  && fsm_12 ) |-> cfg_19 == cfg_6 && rst_14 == rx_13 ;endproperty \n property name; @(negedge clk_enable_9) (  err_7  && reg_9  || rx_10 ) &&  (  tx_2  && fsm_12 ) &&  (  sig_18  || auth_9  || cfg_4  || auth_3 ) |-> hw_18 == clk_3 && rst_19 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "if (  core_7  || data_20  && rx_17  != hw_13 ) begin \n    reg_116 <= clk_4;\n    if ( hw_12  != cfg_16 ) begin\n        tx_112 = chip_10;\n    end\n        if ( auth_11  && fsm_14  || rx_12 ) begin\n            rst_7 <= fsm_7;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_12) (  core_7  || data_20  && rx_17  != hw_13 ) |-> reg_116 == clk_4 ;endproperty \n property name; @(negedge main_clk_12) (  core_7  || data_20  && rx_17  != hw_13 ) &&  (  hw_12  != cfg_16 ) |-> tx_112 == chip_10 ;endproperty \n property name; @(negedge main_clk_12) (  core_7  || data_20  && rx_17  != hw_13 ) &&  (  hw_12  != cfg_16 ) &&  (  auth_11  && fsm_14  || rx_12 ) |-> rst_7 == fsm_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "if (  core_14  != cfg_8 ) begin \n    data_19 <= err_12;\n    if ( err_14  != clk_7 ) begin\n        chip_110 <= sig_4;\n    end\n        if ( rst_17  != fsm_13  || rx_19  != chip_17 ) begin\n            err_15 = data_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_20) (  core_14  != cfg_8 ) |-> data_19 == err_12 ;endproperty \n property name; @(posedge clk_out_20) (  core_14  != cfg_8 ) &&  (  err_14  != clk_7 ) |-> chip_110 == sig_4 ;endproperty \n property name; @(posedge clk_out_20) (  core_14  != cfg_8 ) &&  (  err_14  != clk_7 ) &&  (  rst_17  != fsm_13  || rx_19  != chip_17 ) |-> err_15 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_20"
    },
    {
        "Code": "if (  auth_6  || data_12  && rst_20  && cfg_20 ) begin \n    fsm_12 <= chip_7;\n    clk_1 = rst_3;\n    if ( chip_11  || chip_9  && reg_8  || clk_3 ) begin\n        core_10 <= rst_3;\n        cfg_10 = sig_2;\n    end\n        if ( cfg_4  || rx_114  && cfg_10 ) begin\n            cfg_11 = tx_4;\n            hw_13 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_20) (  auth_6  || data_12  && rst_20  && cfg_20 ) |-> fsm_12 == chip_7 && clk_1 == rst_3 ;endproperty \n property name; @(negedge clock_ctrl_20) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  chip_11  || chip_9  && reg_8  || clk_3 ) |-> core_10 == rst_3 && cfg_10 == sig_2 ;endproperty \n property name; @(negedge clock_ctrl_20) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  chip_11  || chip_9  && reg_8  || clk_3 ) &&  (  cfg_4  || rx_114  && cfg_10 ) |-> cfg_11 == tx_4 && hw_13 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_20"
    },
    {
        "Code": "if (  !auth_2 ) begin \n    chip_12 <= chip_11;\n    auth_18 = hw_1;\n    rx_10 = chip_10;\n    if ( hw_18  != fsm_15  || reg_40  && chip_8 ) begin\n        data_116 = chip_18;\n        data_16 <= rst_11;\n        chip_18 <= reg_11;\n    end\n        if ( rx_1  != chip_9  && hw_20 ) begin\n            fsm_42 = clk_1;\n            tx_117 <= fsm_20;\n            chip_9 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_11) (  !auth_2 ) |-> chip_12 == chip_11 && auth_18 == hw_1 && rx_10 == chip_10 ;endproperty \n property name; @(posedge clk_in_11) (  !auth_2 ) &&  (  hw_18  != fsm_15  || reg_40  && chip_8 ) |-> data_116 == chip_18 && data_16 == rst_11 && chip_18 == reg_11 ;endproperty \n property name; @(posedge clk_in_11) (  !auth_2 ) &&  (  hw_18  != fsm_15  || reg_40  && chip_8 ) &&  (  rx_1  != chip_9  && hw_20 ) |-> fsm_42 == clk_1 && tx_117 == fsm_20 && chip_9 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_11"
    },
    {
        "Code": "if (  !reg_20 ) begin \n    cfg_16 <= reg_16;\n    reg_17 = reg_2;\n    if ( tx_18  || auth_6 ) begin\n        err_4 <= err_10;\n        sig_20 <= err_8;\n    end\n        if ( hw_15  || fsm_8 ) begin\n            cfg_6 <= fsm_16;\n            auth_120 = sig_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_19) (  !reg_20 ) |-> cfg_16 == reg_16 && reg_17 == reg_2 ;endproperty \n property name; @(negedge clk_in_19) (  !reg_20 ) &&  (  tx_18  || auth_6 ) |-> err_4 == err_10 && sig_20 == err_8 ;endproperty \n property name; @(negedge clk_in_19) (  !reg_20 ) &&  (  tx_18  || auth_6 ) &&  (  hw_15  || fsm_8 ) |-> cfg_6 == fsm_16 && auth_120 == sig_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "if (  hw_20  || auth_16  || core_5  || clk_16 ) begin \n    hw_10 = auth_9;\n    core_17 <= sig_14;\n    if ( auth_11  && fsm_14  || rx_12 ) begin\n        core_75 <= fsm_19;\n        err_12 = rst_8;\n    end\n        if ( reg_3  && clk_5  && cfg_16  && auth_19 ) begin\n            core_118 = err_7;\n            cfg_10 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_2) (  hw_20  || auth_16  || core_5  || clk_16 ) |-> hw_10 == auth_9 && core_17 == sig_14 ;endproperty \n property name; @(posedge ref_clk_2) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  auth_11  && fsm_14  || rx_12 ) |-> core_75 == fsm_19 && err_12 == rst_8 ;endproperty \n property name; @(posedge ref_clk_2) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  auth_11  && fsm_14  || rx_12 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) |-> core_118 == err_7 && cfg_10 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_2"
    },
    {
        "Code": "if (  reg_4  || sig_9 ) begin \n    core_75 <= hw_10;\n    if ( err_158  != data_7 ) begin\n        clk_3 <= clk_1;\n    end\n        if ( fsm_17 ) begin\n            sig_6 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_7) (  reg_4  || sig_9 ) |-> core_75 == hw_10 ;endproperty \n property name; @(posedge clk_signal_7) (  reg_4  || sig_9 ) &&  (  err_158  != data_7 ) |-> clk_3 == clk_1 ;endproperty \n property name; @(posedge clk_signal_7) (  reg_4  || sig_9 ) &&  (  err_158  != data_7 ) &&  (  fsm_17 ) |-> sig_6 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "if (  !core_18 ) begin \n    data_9 = rst_1;\n    clk_9 <= reg_4;\n    core_37 <= core_6;\n    if ( hw_16  || sig_5  != core_12  || chip_6 ) begin\n        cfg_52 = clk_9;\n        fsm_7 <= rst_6;\n        fsm_100 = err_9;\n    end\n        if ( core_12  || rx_3  != chip_16  && rx_3 ) begin\n            reg_7 <= clk_1;\n            data_4 = reg_12;\n            chip_110 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_9) (  !core_18 ) |-> data_9 == rst_1 && clk_9 == reg_4 && core_37 == core_6 ;endproperty \n property name; @(negedge clk_osc_9) (  !core_18 ) &&  (  hw_16  || sig_5  != core_12  || chip_6 ) |-> cfg_52 == clk_9 && fsm_7 == rst_6 && fsm_100 == err_9 ;endproperty \n property name; @(negedge clk_osc_9) (  !core_18 ) &&  (  hw_16  || sig_5  != core_12  || chip_6 ) &&  (  core_12  || rx_3  != chip_16  && rx_3 ) |-> reg_7 == clk_1 && data_4 == reg_12 && chip_110 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_9"
    },
    {
        "Code": "if (  !hw_12 ) begin \n    fsm_1 = reg_5;\n    if ( clk_16  && sig_12  != hw_6 ) begin\n        chip_10 = chip_7;\n    end\n        if ( fsm_8  != reg_3  || chip_4  && clk_13 ) begin\n            cfg_183 <= core_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_4) (  !hw_12 ) |-> fsm_1 == reg_5 ;endproperty \n property name; @(posedge clk_out_4) (  !hw_12 ) &&  (  clk_16  && sig_12  != hw_6 ) |-> chip_10 == chip_7 ;endproperty \n property name; @(posedge clk_out_4) (  !hw_12 ) &&  (  clk_16  && sig_12  != hw_6 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) |-> cfg_183 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "if (  !cfg_5 ) begin \n    fsm_5 <= auth_2;\n    chip_109 <= rst_1;\n    if ( clk_7  && tx_1616  && fsm_3  && clk_164 ) begin\n        err_4 <= cfg_5;\n        hw_16 = auth_17;\n    end\n        if ( tx_112  && reg_9 ) begin\n            sig_8 <= auth_6;\n            auth_204 <= reg_8;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_5) (  !cfg_5 ) |-> fsm_5 == auth_2 && chip_109 == rst_1 ;endproperty \n property name; @(posedge pll_clk_5) (  !cfg_5 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) |-> err_4 == cfg_5 && hw_16 == auth_17 ;endproperty \n property name; @(posedge pll_clk_5) (  !cfg_5 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) &&  (  tx_112  && reg_9 ) |-> sig_8 == auth_6 && auth_204 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_5"
    },
    {
        "Code": "if (  hw_15  != data_18  && tx_16 ) begin \n    sig_20 <= rst_133;\n    rst_14 <= err_3;\n    reg_6 <= data_17;\n    if ( cfg_20  != hw_14  || hw_10  && fsm_7 ) begin\n        auth_6 <= rst_10;\n        tx_3 = hw_9;\n        hw_20 = cfg_10;\n    end\n        if ( err_13  && cfg_20  != hw_1  && chip_4 ) begin\n            cfg_14 <= auth_15;\n            tx_19 <= reg_15;\n            rx_13 = data_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_17) (  hw_15  != data_18  && tx_16 ) |-> sig_20 == rst_133 && rst_14 == err_3 && reg_6 == data_17 ;endproperty \n property name; @(negedge clock_ctrl_17) (  hw_15  != data_18  && tx_16 ) &&  (  cfg_20  != hw_14  || hw_10  && fsm_7 ) |-> auth_6 == rst_10 && tx_3 == hw_9 && hw_20 == cfg_10 ;endproperty \n property name; @(negedge clock_ctrl_17) (  hw_15  != data_18  && tx_16 ) &&  (  cfg_20  != hw_14  || hw_10  && fsm_7 ) &&  (  err_13  && cfg_20  != hw_1  && chip_4 ) |-> cfg_14 == auth_15 && tx_19 == reg_15 && rx_13 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_17"
    },
    {
        "Code": "if (  cfg_18  != clk_14 ) begin \n    hw_8 = cfg_3;\n    fsm_100 = cfg_13;\n    clk_15 = reg_16;\n    if ( chip_11  || chip_1  && reg_4  && rx_7 ) begin\n        sig_20 <= fsm_4;\n        sig_9 <= clk_16;\n        auth_6 = err_8;\n    end\n        if ( data_7  != tx_19  || auth_3 ) begin\n            cfg_12 = sig_19;\n            core_37 = cfg_7;\n            reg_6 = sig_3;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_14) (  cfg_18  != clk_14 ) |-> hw_8 == cfg_3 && fsm_100 == cfg_13 && clk_15 == reg_16 ;endproperty \n property name; @(posedge sys_clk_14) (  cfg_18  != clk_14 ) &&  (  chip_11  || chip_1  && reg_4  && rx_7 ) |-> sig_20 == fsm_4 && sig_9 == clk_16 && auth_6 == err_8 ;endproperty \n property name; @(posedge sys_clk_14) (  cfg_18  != clk_14 ) &&  (  chip_11  || chip_1  && reg_4  && rx_7 ) &&  (  data_7  != tx_19  || auth_3 ) |-> cfg_12 == sig_19 && core_37 == cfg_7 && reg_6 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_14"
    },
    {
        "Code": "if (  rx_11  || sig_3  && sig_12 ) begin \n    auth_2 <= rx_16;\n    if ( core_12  || rx_7  != chip_16  && rx_3 ) begin\n        reg_17 = data_18;\n    end\n        if ( fsm_12 ) begin\n            hw_15 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_19) (  rx_11  || sig_3  && sig_12 ) |-> auth_2 == rx_16 ;endproperty \n property name; @(negedge sys_clk_19) (  rx_11  || sig_3  && sig_12 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) |-> reg_17 == data_18 ;endproperty \n property name; @(negedge sys_clk_19) (  rx_11  || sig_3  && sig_12 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) &&  (  fsm_12 ) |-> hw_15 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "if (  hw_12  || core_13 ) begin \n    err_17 = rst_18;\n    reg_13 = auth_15;\n    data_14 <= data_12;\n    if ( reg_1 ) begin\n        auth_120 = sig_20;\n        auth_17 <= cfg_11;\n        fsm_16 = chip_16;\n    end\n        if ( rst_18  != rst_7  && clk_3  || reg_14 ) begin\n            auth_2 = reg_10;\n            reg_118 = err_17;\n            sig_28 = err_5;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_2) (  hw_12  || core_13 ) |-> err_17 == rst_18 && reg_13 == auth_15 && data_14 == data_12 ;endproperty \n property name; @(negedge core_clock_2) (  hw_12  || core_13 ) &&  (  reg_1 ) |-> auth_120 == sig_20 && auth_17 == cfg_11 && fsm_16 == chip_16 ;endproperty \n property name; @(negedge core_clock_2) (  hw_12  || core_13 ) &&  (  reg_1 ) &&  (  rst_18  != rst_7  && clk_3  || reg_14 ) |-> auth_2 == reg_10 && reg_118 == err_17 && sig_28 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_2"
    },
    {
        "Code": "if (  clk_11  && rx_14  || reg_4  && tx_17 ) begin \n    data_116 = rx_19;\n    cfg_208 = err_5;\n    cfg_14 = auth_2;\n    if ( tx_27  || tx_26  != sig_27  || sig_3 ) begin\n        hw_6 <= data_85;\n        auth_3 <= fsm_5;\n        clk_62 <= tx_5;\n    end\n        if ( tx_1  != chip_19  && err_16 ) begin\n            err_12 = reg_14;\n            reg_7 <= clk_8;\n            hw_3 <= hw_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_8) (  clk_11  && rx_14  || reg_4  && tx_17 ) |-> data_116 == rx_19 && cfg_208 == err_5 && cfg_14 == auth_2 ;endproperty \n property name; @(negedge clk_osc_8) (  clk_11  && rx_14  || reg_4  && tx_17 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) |-> hw_6 == data_85 && auth_3 == fsm_5 && clk_62 == tx_5 ;endproperty \n property name; @(negedge clk_osc_8) (  clk_11  && rx_14  || reg_4  && tx_17 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) &&  (  tx_1  != chip_19  && err_16 ) |-> err_12 == reg_14 && reg_7 == clk_8 && hw_3 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_8"
    },
    {
        "Code": "if (  chip_10  && cfg_14  || rx_9  || reg_11 ) begin \n    clk_13 = clk_19;\n    core_147 <= err_2;\n    rx_19 <= chip_119;\n    if ( chip_11  || chip_15  && reg_4  && rx_7 ) begin\n        clk_4 = core_16;\n        chip_13 <= hw_14;\n        clk_122 = reg_6;\n    end\n        if ( data_8  && cfg_9  && clk_13 ) begin\n            tx_17 <= chip_19;\n            core_6 = reg_9;\n            cfg_5 = fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_7) (  chip_10  && cfg_14  || rx_9  || reg_11 ) |-> clk_13 == clk_19 && core_147 == err_2 && rx_19 == chip_119 ;endproperty \n property name; @(posedge async_clk_7) (  chip_10  && cfg_14  || rx_9  || reg_11 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) |-> clk_4 == core_16 && chip_13 == hw_14 && clk_122 == reg_6 ;endproperty \n property name; @(posedge async_clk_7) (  chip_10  && cfg_14  || rx_9  || reg_11 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) &&  (  data_8  && cfg_9  && clk_13 ) |-> tx_17 == chip_19 && core_6 == reg_9 && cfg_5 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "if (  core_2  != rst_19  || tx_13 ) begin \n    sig_12 = reg_6;\n    if ( reg_10  || tx_10  || core_116  && chip_6 ) begin\n        chip_13 = rst_16;\n    end\n        if ( rst_12  || data_14 ) begin\n            reg_4 <= chip_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_17) (  core_2  != rst_19  || tx_13 ) |-> sig_12 == reg_6 ;endproperty \n property name; @(negedge clk_enable_17) (  core_2  != rst_19  || tx_13 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) |-> chip_13 == rst_16 ;endproperty \n property name; @(negedge clk_enable_17) (  core_2  != rst_19  || tx_13 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) &&  (  rst_12  || data_14 ) |-> reg_4 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_17"
    },
    {
        "Code": "if (  chip_10 ) begin \n    auth_18 = core_16;\n    rx_7 = hw_10;\n    fsm_114 = cfg_17;\n    if ( core_19 ) begin\n        hw_16 = chip_9;\n        rx_1 <= auth_5;\n        data_19 <= core_6;\n    end\n        if ( rst_16  || tx_12  || chip_14  || rx_1 ) begin\n            reg_8 <= auth_12;\n            fsm_18 <= hw_18;\n            rst_20 = err_8;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_7) (  chip_10 ) |-> auth_18 == core_16 && rx_7 == hw_10 && fsm_114 == cfg_17 ;endproperty \n property name; @(negedge fast_clk_7) (  chip_10 ) &&  (  core_19 ) |-> hw_16 == chip_9 && rx_1 == auth_5 && data_19 == core_6 ;endproperty \n property name; @(negedge fast_clk_7) (  chip_10 ) &&  (  core_19 ) &&  (  rst_16  || tx_12  || chip_14  || rx_1 ) |-> reg_8 == auth_12 && fsm_18 == hw_18 && rst_20 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "if (  err_17  != cfg_6 ) begin \n    data_4 <= data_10;\n    if ( cfg_20  != sig_5  && tx_5 ) begin\n        rst_4 = fsm_2;\n    end\n        if ( hw_19 ) begin\n            tx_4 = fsm_10;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_17) (  err_17  != cfg_6 ) |-> data_4 == data_10 ;endproperty \n property name; @(posedge bus_clock_17) (  err_17  != cfg_6 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> rst_4 == fsm_2 ;endproperty \n property name; @(posedge bus_clock_17) (  err_17  != cfg_6 ) &&  (  cfg_20  != sig_5  && tx_5 ) &&  (  hw_19 ) |-> tx_4 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_17"
    },
    {
        "Code": "if ( !cfg_7 ) begin \n    err_11 = clk_4;\n    hw_16 <= rst_19;\n    fsm_42 <= cfg_103;\n    if ( chip_13  || clk_11  || core_6  && data_3 ) begin\n        sig_10 <= chip_3;\n        auth_14 <= tx_13;\n        rst_4 <= err_12;\n    end\n        if ( chip_5  && data_17  || rst_11 ) begin\n            hw_79 = reg_7;\n            rx_2 <= tx_9;\n            fsm_116 = chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_13) ( !cfg_7 ) |-> err_11 == clk_4 && hw_16 == rst_19 && fsm_42 == cfg_103 ;endproperty \n property name; @(posedge clock_source_13) ( !cfg_7 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) |-> sig_10 == chip_3 && auth_14 == tx_13 && rst_4 == err_12 ;endproperty \n property name; @(posedge clock_source_13) ( !cfg_7 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) &&  (  chip_5  && data_17  || rst_11 ) |-> hw_79 == reg_7 && rx_2 == tx_9 && fsm_116 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "if (  rst_18  != rx_7 ) begin \n    rst_8 <= err_19;\n    hw_14 <= err_13;\n    if ( clk_4  && tx_11  && fsm_3  && clk_14 ) begin\n        hw_3 <= cfg_11;\n        clk_14 <= tx_15;\n    end\n        if ( err_8  && fsm_14  && core_18 ) begin\n            reg_15 = rx_16;\n            cfg_2 = core_7;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_15) (  rst_18  != rx_7 ) |-> rst_8 == err_19 && hw_14 == err_13 ;endproperty \n property name; @(negedge core_clock_15) (  rst_18  != rx_7 ) &&  (  clk_4  && tx_11  && fsm_3  && clk_14 ) |-> hw_3 == cfg_11 && clk_14 == tx_15 ;endproperty \n property name; @(negedge core_clock_15) (  rst_18  != rx_7 ) &&  (  clk_4  && tx_11  && fsm_3  && clk_14 ) &&  (  err_8  && fsm_14  && core_18 ) |-> reg_15 == rx_16 && cfg_2 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "if (  !sig_8 ) begin \n    err_60 <= core_6;\n    reg_6 = data_18;\n    err_12 = data_4;\n    if ( tx_20  && err_7 ) begin\n        sig_6 = cfg_15;\n        tx_1 = reg_10;\n        tx_16 = data_11;\n    end\n        if ( data_19 ) begin\n            sig_63 = reg_11;\n            hw_2 <= tx_16;\n            chip_10 <= data_3;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  !sig_8 ) |-> err_60 == core_6 && reg_6 == data_18 && err_12 == data_4 ;endproperty \n property name; @(negedge main_clk_3) (  !sig_8 ) &&  (  tx_20  && err_7 ) |-> sig_6 == cfg_15 && tx_1 == reg_10 && tx_16 == data_11 ;endproperty \n property name; @(negedge main_clk_3) (  !sig_8 ) &&  (  tx_20  && err_7 ) &&  (  data_19 ) |-> sig_63 == reg_11 && hw_2 == tx_16 && chip_10 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if (  err_11  != fsm_17 ) begin \n    sig_13 = rst_15;\n    cfg_6 <= auth_19;\n    if ( err_15  != hw_3  && sig_18 ) begin\n        data_15 = clk_17;\n        hw_79 <= clk_1;\n    end\n        if ( rst_16  || core_11  || err_20 ) begin\n            core_20 = tx_11;\n            rst_154 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_3) (  err_11  != fsm_17 ) |-> sig_13 == rst_15 && cfg_6 == auth_19 ;endproperty \n property name; @(posedge clk_gen_3) (  err_11  != fsm_17 ) &&  (  err_15  != hw_3  && sig_18 ) |-> data_15 == clk_17 && hw_79 == clk_1 ;endproperty \n property name; @(posedge clk_gen_3) (  err_11  != fsm_17 ) &&  (  err_15  != hw_3  && sig_18 ) &&  (  rst_16  || core_11  || err_20 ) |-> core_20 == tx_11 && rst_154 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_3"
    },
    {
        "Code": "if (  sig_16  && tx_13  || err_13 ) begin \n    reg_15 = rx_3;\n    if ( hw_120  != rx_4  && cfg_7  != core_3 ) begin\n        sig_15 = core_16;\n    end\n        if ( fsm_1  || cfg_19  != chip_2 ) begin\n            fsm_5 <= tx_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_6) (  sig_16  && tx_13  || err_13 ) |-> reg_15 == rx_3 ;endproperty \n property name; @(posedge clk_in_6) (  sig_16  && tx_13  || err_13 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) |-> sig_15 == core_16 ;endproperty \n property name; @(posedge clk_in_6) (  sig_16  && tx_13  || err_13 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) &&  (  fsm_1  || cfg_19  != chip_2 ) |-> fsm_5 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "if (  clk_6  != reg_5  && tx_7 ) begin \n    fsm_19 <= auth_13;\n    if ( rst_1  || sig_4  && data_16 ) begin\n        err_19 <= rst_6;\n    end\n        if ( fsm_9 ) begin\n            cfg_4 <= rx_5;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_18) (  clk_6  != reg_5  && tx_7 ) |-> fsm_19 == auth_13 ;endproperty \n property name; @(posedge sys_clk_18) (  clk_6  != reg_5  && tx_7 ) &&  (  rst_1  || sig_4  && data_16 ) |-> err_19 == rst_6 ;endproperty \n property name; @(posedge sys_clk_18) (  clk_6  != reg_5  && tx_7 ) &&  (  rst_1  || sig_4  && data_16 ) &&  (  fsm_9 ) |-> cfg_4 == rx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "if (  err_13  || clk_15  && rx_6  && err_1 ) begin \n    hw_4 <= rx_11;\n    err_5 <= auth_12;\n    chip_11 <= rst_6;\n    if ( rst_116  && data_3  || data_12 ) begin\n        fsm_115 = core_10;\n        reg_12 <= rx_14;\n        tx_13 = err_12;\n    end\n        if ( err_4  || sig_18  && fsm_3 ) begin\n            err_14 = reg_9;\n            tx_10 <= hw_5;\n            fsm_100 <= cfg_20;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_14) (  err_13  || clk_15  && rx_6  && err_1 ) |-> hw_4 == rx_11 && err_5 == auth_12 && chip_11 == rst_6 ;endproperty \n property name; @(posedge bus_clock_14) (  err_13  || clk_15  && rx_6  && err_1 ) &&  (  rst_116  && data_3  || data_12 ) |-> fsm_115 == core_10 && reg_12 == rx_14 && tx_13 == err_12 ;endproperty \n property name; @(posedge bus_clock_14) (  err_13  || clk_15  && rx_6  && err_1 ) &&  (  rst_116  && data_3  || data_12 ) &&  (  err_4  || sig_18  && fsm_3 ) |-> err_14 == reg_9 && tx_10 == hw_5 && fsm_100 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_14"
    },
    {
        "Code": "if (  reg_14  != rx_2 ) begin \n    fsm_112 <= rst_6;\n    if ( chip_20  && cfg_9  && clk_13 ) begin\n        tx_114 = tx_12;\n    end\n        if ( rst_6  != data_11  || core_2 ) begin\n            chip_14 <= data_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_3) (  reg_14  != rx_2 ) |-> fsm_112 == rst_6 ;endproperty \n property name; @(posedge clock_div_3) (  reg_14  != rx_2 ) &&  (  chip_20  && cfg_9  && clk_13 ) |-> tx_114 == tx_12 ;endproperty \n property name; @(posedge clock_div_3) (  reg_14  != rx_2 ) &&  (  chip_20  && cfg_9  && clk_13 ) &&  (  rst_6  != data_11  || core_2 ) |-> chip_14 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_3"
    },
    {
        "Code": "if (  err_2  && rx_18  && clk_6 ) begin \n    cfg_10 = err_9;\n    clk_4 <= data_5;\n    if ( tx_12  != reg_16  || tx_9 ) begin\n        sig_149 = rst_18;\n        chip_17 = cfg_16;\n    end\n        if ( auth_4  != clk_14  && reg_3  || tx_3 ) begin\n            fsm_116 <= reg_8;\n            hw_12 = clk_2;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_1) (  err_2  && rx_18  && clk_6 ) |-> cfg_10 == err_9 && clk_4 == data_5 ;endproperty \n property name; @(posedge mem_clock_1) (  err_2  && rx_18  && clk_6 ) &&  (  tx_12  != reg_16  || tx_9 ) |-> sig_149 == rst_18 && chip_17 == cfg_16 ;endproperty \n property name; @(posedge mem_clock_1) (  err_2  && rx_18  && clk_6 ) &&  (  tx_12  != reg_16  || tx_9 ) &&  (  auth_4  != clk_14  && reg_3  || tx_3 ) |-> fsm_116 == reg_8 && hw_12 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "if (  chip_1  || sig_4  || sig_18  || sig_13 ) begin \n    core_37 <= data_38;\n    hw_6 <= hw_10;\n    if ( core_5  != cfg_18 ) begin\n        tx_16 <= hw_10;\n        sig_5 <= auth_18;\n    end\n        if ( core_12  != rst_14 ) begin\n            core_7 = data_12;\n            rst_154 <= auth_2;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_1) (  chip_1  || sig_4  || sig_18  || sig_13 ) |-> core_37 == data_38 && hw_6 == hw_10 ;endproperty \n property name; @(posedge pll_clk_1) (  chip_1  || sig_4  || sig_18  || sig_13 ) &&  (  core_5  != cfg_18 ) |-> tx_16 == hw_10 && sig_5 == auth_18 ;endproperty \n property name; @(posedge pll_clk_1) (  chip_1  || sig_4  || sig_18  || sig_13 ) &&  (  core_5  != cfg_18 ) &&  (  core_12  != rst_14 ) |-> core_7 == data_12 && rst_154 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_1"
    },
    {
        "Code": "if (  !cfg_17 ) begin \n    clk_14 <= reg_3;\n    if ( fsm_7  != reg_17  || err_13 ) begin\n        data_3 = core_13;\n    end\n        if ( cfg_20  || cfg_1  != rx_4 ) begin\n            hw_2 = reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_5) (  !cfg_17 ) |-> clk_14 == reg_3 ;endproperty \n property name; @(posedge clk_enable_5) (  !cfg_17 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> data_3 == core_13 ;endproperty \n property name; @(posedge clk_enable_5) (  !cfg_17 ) &&  (  fsm_7  != reg_17  || err_13 ) &&  (  cfg_20  || cfg_1  != rx_4 ) |-> hw_2 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "if (  !tx_2 ) begin \n    cfg_116 = reg_7;\n    tx_117 = data_12;\n    auth_16 = reg_2;\n    if ( sig_1  || chip_5 ) begin\n        clk_17 = fsm_17;\n        err_17 <= clk_12;\n        rx_7 <= data_18;\n    end\n        if ( rx_129  || hw_7  && err_124  != tx_8 ) begin\n            core_9 = rst_10;\n            chip_17 = sig_3;\n            reg_4 = cfg_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_7) (  !tx_2 ) |-> cfg_116 == reg_7 && tx_117 == data_12 && auth_16 == reg_2 ;endproperty \n property name; @(posedge clk_signal_7) (  !tx_2 ) &&  (  sig_1  || chip_5 ) |-> clk_17 == fsm_17 && err_17 == clk_12 && rx_7 == data_18 ;endproperty \n property name; @(posedge clk_signal_7) (  !tx_2 ) &&  (  sig_1  || chip_5 ) &&  (  rx_129  || hw_7  && err_124  != tx_8 ) |-> core_9 == rst_10 && chip_17 == sig_3 && reg_4 == cfg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "if (  chip_13  || err_20  != auth_4  || clk_13 ) begin \n    clk_20 = data_3;\n    if ( rx_11  || sig_4 ) begin\n        tx_16 = sig_6;\n    end\n        if ( fsm_1  && data_10  || err_1  && rx_11 ) begin\n            sig_172 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_15) (  chip_13  || err_20  != auth_4  || clk_13 ) |-> clk_20 == data_3 ;endproperty \n property name; @(posedge ref_clk_15) (  chip_13  || err_20  != auth_4  || clk_13 ) &&  (  rx_11  || sig_4 ) |-> tx_16 == sig_6 ;endproperty \n property name; @(posedge ref_clk_15) (  chip_13  || err_20  != auth_4  || clk_13 ) &&  (  rx_11  || sig_4 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) |-> sig_172 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "if (  clk_4  != data_15  && fsm_9 ) begin \n    rst_8 <= chip_17;\n    tx_7 = rx_18;\n    if ( hw_3 ) begin\n        rst_5 = reg_12;\n        rst_19 = core_12;\n    end\n        if ( data_1  || rst_12  != chip_12  || cfg_15 ) begin\n            rst_10 <= rst_20;\n            err_5 = chip_1;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_1) (  clk_4  != data_15  && fsm_9 ) |-> rst_8 == chip_17 && tx_7 == rx_18 ;endproperty \n property name; @(posedge clock_ctrl_1) (  clk_4  != data_15  && fsm_9 ) &&  (  hw_3 ) |-> rst_5 == reg_12 && rst_19 == core_12 ;endproperty \n property name; @(posedge clock_ctrl_1) (  clk_4  != data_15  && fsm_9 ) &&  (  hw_3 ) &&  (  data_1  || rst_12  != chip_12  || cfg_15 ) |-> rst_10 == rst_20 && err_5 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "if (  chip_17  && chip_11  || tx_8 ) begin \n    err_12 <= reg_1;\n    if ( tx_4  || rst_15  && reg_8  && reg_15 ) begin\n        data_18 <= fsm_8;\n    end\n        if ( clk_7 ) begin\n            auth_2 <= rx_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_12) (  chip_17  && chip_11  || tx_8 ) |-> err_12 == reg_1 ;endproperty \n property name; @(negedge clock_ctrl_12) (  chip_17  && chip_11  || tx_8 ) &&  (  tx_4  || rst_15  && reg_8  && reg_15 ) |-> data_18 == fsm_8 ;endproperty \n property name; @(negedge clock_ctrl_12) (  chip_17  && chip_11  || tx_8 ) &&  (  tx_4  || rst_15  && reg_8  && reg_15 ) &&  (  clk_7 ) |-> auth_2 == rx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_12"
    },
    {
        "Code": "if (  cfg_11  != clk_11  || sig_1  != err_3 ) begin \n    clk_14 <= tx_14;\n    sig_13 <= clk_115;\n    fsm_115 <= cfg_6;\n    if ( reg_7 ) begin\n        auth_17 = rx_20;\n        sig_116 = data_11;\n        tx_114 <= fsm_16;\n    end\n        if ( fsm_14  || reg_8  != chip_6 ) begin\n            rx_15 = chip_17;\n            chip_4 = tx_3;\n            err_12 = clk_17;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  cfg_11  != clk_11  || sig_1  != err_3 ) |-> clk_14 == tx_14 && sig_13 == clk_115 && fsm_115 == cfg_6 ;endproperty \n property name; @(negedge async_clk_16) (  cfg_11  != clk_11  || sig_1  != err_3 ) &&  (  reg_7 ) |-> auth_17 == rx_20 && sig_116 == data_11 && tx_114 == fsm_16 ;endproperty \n property name; @(negedge async_clk_16) (  cfg_11  != clk_11  || sig_1  != err_3 ) &&  (  reg_7 ) &&  (  fsm_14  || reg_8  != chip_6 ) |-> rx_15 == chip_17 && chip_4 == tx_3 && err_12 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  !tx_15 ) begin \n    auth_2 = clk_17;\n    fsm_42 <= reg_4;\n    rx_12 = sig_3;\n    if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n        rst_52 <= fsm_4;\n        err_16 <= clk_13;\n        sig_149 <= auth_7;\n    end\n        if ( err_2  && clk_16  && clk_7 ) begin\n            hw_11 = cfg_1;\n            rx_19 = cfg_19;\n            chip_4 = err_13;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  !tx_15 ) |-> auth_2 == clk_17 && fsm_42 == reg_4 && rx_12 == sig_3 ;endproperty \n property name; @(negedge async_clk_16) (  !tx_15 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> rst_52 == fsm_4 && err_16 == clk_13 && sig_149 == auth_7 ;endproperty \n property name; @(negedge async_clk_16) (  !tx_15 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) &&  (  err_2  && clk_16  && clk_7 ) |-> hw_11 == cfg_1 && rx_19 == cfg_19 && chip_4 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  chip_19 ) begin \n    err_14 <= tx_5;\n    cfg_13 <= auth_12;\n    if ( fsm_5  && chip_85  != clk_7  && cfg_3 ) begin\n        fsm_14 = clk_4;\n        fsm_1 <= rx_3;\n    end\n        if ( tx_60  || cfg_66  || fsm_6 ) begin\n            clk_120 = data_4;\n            hw_11 = hw_20;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_5) (  chip_19 ) |-> err_14 == tx_5 && cfg_13 == auth_12 ;endproperty \n property name; @(posedge core_clock_5) (  chip_19 ) &&  (  fsm_5  && chip_85  != clk_7  && cfg_3 ) |-> fsm_14 == clk_4 && fsm_1 == rx_3 ;endproperty \n property name; @(posedge core_clock_5) (  chip_19 ) &&  (  fsm_5  && chip_85  != clk_7  && cfg_3 ) &&  (  tx_60  || cfg_66  || fsm_6 ) |-> clk_120 == data_4 && hw_11 == hw_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_5"
    },
    {
        "Code": "if (  hw_6 ) begin \n    tx_112 <= tx_2;\n    data_120 = core_20;\n    if ( err_8  && fsm_10  && core_18 ) begin\n        auth_8 = fsm_3;\n        err_195 <= auth_17;\n    end\n        if ( core_14 ) begin\n            cfg_52 = sig_28;\n            tx_1 = cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_20) (  hw_6 ) |-> tx_112 == tx_2 && data_120 == core_20 ;endproperty \n property name; @(posedge clk_gen_20) (  hw_6 ) &&  (  err_8  && fsm_10  && core_18 ) |-> auth_8 == fsm_3 && err_195 == auth_17 ;endproperty \n property name; @(posedge clk_gen_20) (  hw_6 ) &&  (  err_8  && fsm_10  && core_18 ) &&  (  core_14 ) |-> cfg_52 == sig_28 && tx_1 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "if (  err_10  != chip_7  && tx_17 ) begin \n    chip_8 <= cfg_5;\n    cfg_20 <= cfg_2;\n    core_118 = clk_4;\n    if ( data_1  != auth_19 ) begin\n        fsm_16 <= tx_20;\n        cfg_18 = cfg_16;\n        fsm_15 = core_1;\n    end\n        if ( rst_10  && tx_10  || cfg_115 ) begin\n            tx_1010 <= core_7;\n            auth_6 <= reg_132;\n            reg_58 = err_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_5) (  err_10  != chip_7  && tx_17 ) |-> chip_8 == cfg_5 && cfg_20 == cfg_2 && core_118 == clk_4 ;endproperty \n property name; @(posedge clock_ctrl_5) (  err_10  != chip_7  && tx_17 ) &&  (  data_1  != auth_19 ) |-> fsm_16 == tx_20 && cfg_18 == cfg_16 && fsm_15 == core_1 ;endproperty \n property name; @(posedge clock_ctrl_5) (  err_10  != chip_7  && tx_17 ) &&  (  data_1  != auth_19 ) &&  (  rst_10  && tx_10  || cfg_115 ) |-> tx_1010 == core_7 && auth_6 == reg_132 && reg_58 == err_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_5"
    },
    {
        "Code": "if (  fsm_9  && rst_4  != sig_2  || clk_5 ) begin \n    rst_9 <= reg_16;\n    if ( data_7  != err_7 ) begin\n        rx_15 = err_9;\n    end\n        if ( clk_11  != cfg_14 ) begin\n            err_5 = clk_11;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_10) (  fsm_9  && rst_4  != sig_2  || clk_5 ) |-> rst_9 == reg_16 ;endproperty \n property name; @(posedge bus_clock_10) (  fsm_9  && rst_4  != sig_2  || clk_5 ) &&  (  data_7  != err_7 ) |-> rx_15 == err_9 ;endproperty \n property name; @(posedge bus_clock_10) (  fsm_9  && rst_4  != sig_2  || clk_5 ) &&  (  data_7  != err_7 ) &&  (  clk_11  != cfg_14 ) |-> err_5 == clk_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "if (  reg_5  || auth_2  && chip_12 ) begin \n    clk_4 = hw_1;\n    fsm_17 = err_14;\n    if ( core_19 ) begin\n        reg_5 = rst_4;\n        rx_15 <= chip_13;\n    end\n        if ( clk_11  != cfg_14 ) begin\n            data_155 = cfg_18;\n            rx_2 <= data_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_14) (  reg_5  || auth_2  && chip_12 ) |-> clk_4 == hw_1 && fsm_17 == err_14 ;endproperty \n property name; @(posedge clk_out_14) (  reg_5  || auth_2  && chip_12 ) &&  (  core_19 ) |-> reg_5 == rst_4 && rx_15 == chip_13 ;endproperty \n property name; @(posedge clk_out_14) (  reg_5  || auth_2  && chip_12 ) &&  (  core_19 ) &&  (  clk_11  != cfg_14 ) |-> data_155 == cfg_18 && rx_2 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "if (  reg_9  != fsm_13  || rx_14  && sig_10 ) begin \n    sig_11 <= fsm_4;\n    hw_4 = hw_4;\n    if ( rx_1  != chip_9  && hw_19 ) begin\n        tx_115 <= sig_12;\n        err_11 <= core_13;\n    end\n        if ( err_6  || clk_17 ) begin\n            chip_110 = core_7;\n            data_15 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_4) (  reg_9  != fsm_13  || rx_14  && sig_10 ) |-> sig_11 == fsm_4 && hw_4 == hw_4 ;endproperty \n property name; @(posedge cpu_clock_4) (  reg_9  != fsm_13  || rx_14  && sig_10 ) &&  (  rx_1  != chip_9  && hw_19 ) |-> tx_115 == sig_12 && err_11 == core_13 ;endproperty \n property name; @(posedge cpu_clock_4) (  reg_9  != fsm_13  || rx_14  && sig_10 ) &&  (  rx_1  != chip_9  && hw_19 ) &&  (  err_6  || clk_17 ) |-> chip_110 == core_7 && data_15 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "if (  hw_17  != auth_7  || data_8 ) begin \n    tx_1010 = err_5;\n    cfg_6 <= hw_10;\n    rst_9 = rst_6;\n    if ( rst_20  != fsm_114  && fsm_13  != cfg_5 ) begin\n        tx_9 <= err_1;\n        err_15 <= rst_15;\n        clk_122 <= tx_2;\n    end\n        if ( data_10  || sig_10  != reg_15  || fsm_15 ) begin\n            hw_6 <= clk_16;\n            clk_16 = sig_19;\n            err_4 <= hw_14;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_19) (  hw_17  != auth_7  || data_8 ) |-> tx_1010 == err_5 && cfg_6 == hw_10 && rst_9 == rst_6 ;endproperty \n property name; @(negedge async_clk_19) (  hw_17  != auth_7  || data_8 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) |-> tx_9 == err_1 && err_15 == rst_15 && clk_122 == tx_2 ;endproperty \n property name; @(negedge async_clk_19) (  hw_17  != auth_7  || data_8 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) |-> hw_6 == clk_16 && clk_16 == sig_19 && err_4 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_19"
    },
    {
        "Code": "if (  chip_18 ) begin \n    auth_18 <= tx_1;\n    sig_172 <= hw_12;\n    if ( reg_13  != auth_16  && data_4 ) begin\n        reg_4 = chip_15;\n        data_19 = hw_6;\n    end\n        if ( reg_5 ) begin\n            auth_204 = err_20;\n            fsm_3 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_1) (  chip_18 ) |-> auth_18 == tx_1 && sig_172 == hw_12 ;endproperty \n property name; @(posedge pll_clk_1) (  chip_18 ) &&  (  reg_13  != auth_16  && data_4 ) |-> reg_4 == chip_15 && data_19 == hw_6 ;endproperty \n property name; @(posedge pll_clk_1) (  chip_18 ) &&  (  reg_13  != auth_16  && data_4 ) &&  (  reg_5 ) |-> auth_204 == err_20 && fsm_3 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_1"
    },
    {
        "Code": "if (  hw_19 ) begin \n    fsm_13 = auth_16;\n    data_13 <= cfg_20;\n    if ( cfg_1  != rst_14 ) begin\n        reg_116 = reg_15;\n        hw_14 = cfg_16;\n    end\n        if ( hw_15  || reg_1  && tx_19  || tx_9 ) begin\n            tx_112 <= data_3;\n            hw_10 <= rx_18;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_18) (  hw_19 ) |-> fsm_13 == auth_16 && data_13 == cfg_20 ;endproperty \n property name; @(negedge core_clock_18) (  hw_19 ) &&  (  cfg_1  != rst_14 ) |-> reg_116 == reg_15 && hw_14 == cfg_16 ;endproperty \n property name; @(negedge core_clock_18) (  hw_19 ) &&  (  cfg_1  != rst_14 ) &&  (  hw_15  || reg_1  && tx_19  || tx_9 ) |-> tx_112 == data_3 && hw_10 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "if (  reg_4  != tx_4 ) begin \n    core_75 = err_10;\n    auth_12 = core_19;\n    if ( rx_119 ) begin\n        hw_38 = err_18;\n        cfg_183 <= hw_1;\n    end\n        if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n            core_6 <= fsm_2;\n            core_7 = auth_11;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_4) (  reg_4  != tx_4 ) |-> core_75 == err_10 && auth_12 == core_19 ;endproperty \n property name; @(posedge pll_clk_4) (  reg_4  != tx_4 ) &&  (  rx_119 ) |-> hw_38 == err_18 && cfg_183 == hw_1 ;endproperty \n property name; @(posedge pll_clk_4) (  reg_4  != tx_4 ) &&  (  rx_119 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> core_6 == fsm_2 && core_7 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_4"
    },
    {
        "Code": "if (  clk_5 ) begin \n    reg_10 <= sig_14;\n    chip_17 <= tx_10;\n    cfg_52 <= tx_8;\n    if ( reg_17  || auth_19  && cfg_1  && reg_8 ) begin\n        fsm_13 <= cfg_13;\n        cfg_3 <= chip_19;\n        err_3 = hw_18;\n    end\n        if ( fsm_14  || rx_1  != core_19 ) begin\n            hw_19 <= hw_4;\n            clk_16 = cfg_209;\n            core_14 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_3) (  clk_5 ) |-> reg_10 == sig_14 && chip_17 == tx_10 && cfg_52 == tx_8 ;endproperty \n property name; @(negedge sys_clk_3) (  clk_5 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) |-> fsm_13 == cfg_13 && cfg_3 == chip_19 && err_3 == hw_18 ;endproperty \n property name; @(negedge sys_clk_3) (  clk_5 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) &&  (  fsm_14  || rx_1  != core_19 ) |-> hw_19 == hw_4 && clk_16 == cfg_209 && core_14 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_3"
    },
    {
        "Code": "if (  clk_18  != core_5 ) begin \n    core_20 = tx_6;\n    chip_4 = err_9;\n    fsm_26 = auth_18;\n    if ( reg_172 ) begin\n        err_14 <= reg_4;\n        clk_62 <= rst_7;\n        data_3 = sig_3;\n    end\n        if ( cfg_2  != reg_15  || hw_18  || fsm_16 ) begin\n            cfg_17 <= auth_50;\n            clk_122 <= cfg_4;\n            data_120 <= auth_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_15) (  clk_18  != core_5 ) |-> core_20 == tx_6 && chip_4 == err_9 && fsm_26 == auth_18 ;endproperty \n property name; @(posedge clock_div_15) (  clk_18  != core_5 ) &&  (  reg_172 ) |-> err_14 == reg_4 && clk_62 == rst_7 && data_3 == sig_3 ;endproperty \n property name; @(posedge clock_div_15) (  clk_18  != core_5 ) &&  (  reg_172 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) |-> cfg_17 == auth_50 && clk_122 == cfg_4 && data_120 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_15"
    },
    {
        "Code": "if (  chip_12  || sig_12 ) begin \n    clk_17 <= data_3;\n    if ( reg_8  && auth_7 ) begin\n        cfg_12 <= auth_5;\n    end\n        if ( sig_15  && sig_6 ) begin\n            cfg_1 = data_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_1) (  chip_12  || sig_12 ) |-> clk_17 == data_3 ;endproperty \n property name; @(posedge clk_signal_1) (  chip_12  || sig_12 ) &&  (  reg_8  && auth_7 ) |-> cfg_12 == auth_5 ;endproperty \n property name; @(posedge clk_signal_1) (  chip_12  || sig_12 ) &&  (  reg_8  && auth_7 ) &&  (  sig_15  && sig_6 ) |-> cfg_1 == data_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_1"
    },
    {
        "Code": "if (  rx_19 ) begin \n    hw_17 <= data_5;\n    data_4 <= clk_15;\n    core_3 = err_11;\n    if ( tx_163  != fsm_163  || core_4 ) begin\n        err_18 = tx_9;\n        rst_3 <= fsm_5;\n        clk_13 <= hw_7;\n    end\n        if ( sig_12  || fsm_13  || auth_10 ) begin\n            data_17 = tx_4;\n            data_14 = clk_14;\n            chip_11 = rst_149;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_5) (  rx_19 ) |-> hw_17 == data_5 && data_4 == clk_15 && core_3 == err_11 ;endproperty \n property name; @(posedge ref_clk_5) (  rx_19 ) &&  (  tx_163  != fsm_163  || core_4 ) |-> err_18 == tx_9 && rst_3 == fsm_5 && clk_13 == hw_7 ;endproperty \n property name; @(posedge ref_clk_5) (  rx_19 ) &&  (  tx_163  != fsm_163  || core_4 ) &&  (  sig_12  || fsm_13  || auth_10 ) |-> data_17 == tx_4 && data_14 == clk_14 && chip_11 == rst_149 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_5"
    },
    {
        "Code": "if (  chip_8  && chip_7  != hw_6  || err_8 ) begin \n    data_6 = reg_20;\n    if ( tx_12  != reg_14  || clk_15  != sig_5 ) begin\n        fsm_1 <= err_8;\n    end\n        if ( rst_7  != data_18  || cfg_11 ) begin\n            sig_14 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_6) (  chip_8  && chip_7  != hw_6  || err_8 ) |-> data_6 == reg_20 ;endproperty \n property name; @(posedge cpu_clock_6) (  chip_8  && chip_7  != hw_6  || err_8 ) &&  (  tx_12  != reg_14  || clk_15  != sig_5 ) |-> fsm_1 == err_8 ;endproperty \n property name; @(posedge cpu_clock_6) (  chip_8  && chip_7  != hw_6  || err_8 ) &&  (  tx_12  != reg_14  || clk_15  != sig_5 ) &&  (  rst_7  != data_18  || cfg_11 ) |-> sig_14 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "if (  core_8  && data_16  != rx_1  && sig_1 ) begin \n    rx_6 = cfg_18;\n    rx_12 <= rx_14;\n    auth_11 = rx_18;\n    if ( rst_10  || clk_13  && fsm_4  || rx_20 ) begin\n        chip_8 = cfg_3;\n        tx_112 <= reg_9;\n        core_16 <= err_8;\n    end\n        if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n            auth_3 = fsm_15;\n            chip_12 <= fsm_4;\n            auth_14 = clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_3) (  core_8  && data_16  != rx_1  && sig_1 ) |-> rx_6 == cfg_18 && rx_12 == rx_14 && auth_11 == rx_18 ;endproperty \n property name; @(posedge sys_clk_3) (  core_8  && data_16  != rx_1  && sig_1 ) &&  (  rst_10  || clk_13  && fsm_4  || rx_20 ) |-> chip_8 == cfg_3 && tx_112 == reg_9 && core_16 == err_8 ;endproperty \n property name; @(posedge sys_clk_3) (  core_8  && data_16  != rx_1  && sig_1 ) &&  (  rst_10  || clk_13  && fsm_4  || rx_20 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> auth_3 == fsm_15 && chip_12 == fsm_4 && auth_14 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "if (  sig_1  && cfg_14  || chip_13 ) begin \n    chip_12 <= sig_11;\n    if ( chip_7  && data_2  && cfg_8  && rx_6 ) begin\n        sig_4 = clk_4;\n    end\n        if ( cfg_2  != reg_15  || hw_4  || fsm_17 ) begin\n            cfg_14 <= chip_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_15) (  sig_1  && cfg_14  || chip_13 ) |-> chip_12 == sig_11 ;endproperty \n property name; @(posedge clk_reset_15) (  sig_1  && cfg_14  || chip_13 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) |-> sig_4 == clk_4 ;endproperty \n property name; @(posedge clk_reset_15) (  sig_1  && cfg_14  || chip_13 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) |-> cfg_14 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_15"
    },
    {
        "Code": "if (  cfg_5  != auth_6  || core_14  && fsm_10 ) begin \n    chip_19 <= tx_16;\n    if ( rst_20  != fsm_114  && fsm_13  != cfg_5 ) begin\n        sig_6 <= auth_16;\n    end\n        if ( fsm_148  && rx_9  != sig_143  && sig_6 ) begin\n            auth_10 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_4) (  cfg_5  != auth_6  || core_14  && fsm_10 ) |-> chip_19 == tx_16 ;endproperty \n property name; @(negedge clk_osc_4) (  cfg_5  != auth_6  || core_14  && fsm_10 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) |-> sig_6 == auth_16 ;endproperty \n property name; @(negedge clk_osc_4) (  cfg_5  != auth_6  || core_14  && fsm_10 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) |-> auth_10 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_4"
    },
    {
        "Code": "if (  auth_6 ) begin \n    tx_11 = err_6;\n    sig_14 = data_22;\n    if ( fsm_8  || clk_17  || err_6 ) begin\n        data_1 = data_12;\n        err_5 = clk_5;\n    end\n        if ( rst_6 ) begin\n            cfg_14 = cfg_1;\n            clk_43 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_20) (  auth_6 ) |-> tx_11 == err_6 && sig_14 == data_22 ;endproperty \n property name; @(posedge clk_gen_20) (  auth_6 ) &&  (  fsm_8  || clk_17  || err_6 ) |-> data_1 == data_12 && err_5 == clk_5 ;endproperty \n property name; @(posedge clk_gen_20) (  auth_6 ) &&  (  fsm_8  || clk_17  || err_6 ) &&  (  rst_6 ) |-> cfg_14 == cfg_1 && clk_43 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "if (  auth_11  && data_10  && err_6 ) begin \n    fsm_5 = clk_1;\n    sig_15 = hw_15;\n    auth_114 <= reg_20;\n    if ( fsm_4 ) begin\n        reg_116 <= sig_20;\n        rx_3 <= fsm_5;\n        core_7 <= err_13;\n    end\n        if ( rst_6  || chip_14  || hw_8  && clk_9 ) begin\n            core_10 <= hw_5;\n            err_17 = core_7;\n            rst_14 <= sig_8;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_6) (  auth_11  && data_10  && err_6 ) |-> fsm_5 == clk_1 && sig_15 == hw_15 && auth_114 == reg_20 ;endproperty \n property name; @(posedge fast_clk_6) (  auth_11  && data_10  && err_6 ) &&  (  fsm_4 ) |-> reg_116 == sig_20 && rx_3 == fsm_5 && core_7 == err_13 ;endproperty \n property name; @(posedge fast_clk_6) (  auth_11  && data_10  && err_6 ) &&  (  fsm_4 ) &&  (  rst_6  || chip_14  || hw_8  && clk_9 ) |-> core_10 == hw_5 && err_17 == core_7 && rst_14 == sig_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "if (  reg_10  != clk_11 ) begin \n    core_1 <= auth_5;\n    err_2 = fsm_17;\n    if ( chip_11 ) begin\n        auth_120 = hw_10;\n        auth_1 = cfg_9;\n    end\n        if ( data_20  || tx_11  || tx_1 ) begin\n            clk_14 = cfg_8;\n            hw_17 <= fsm_15;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_6) (  reg_10  != clk_11 ) |-> core_1 == auth_5 && err_2 == fsm_17 ;endproperty \n property name; @(negedge main_clk_6) (  reg_10  != clk_11 ) &&  (  chip_11 ) |-> auth_120 == hw_10 && auth_1 == cfg_9 ;endproperty \n property name; @(negedge main_clk_6) (  reg_10  != clk_11 ) &&  (  chip_11 ) &&  (  data_20  || tx_11  || tx_1 ) |-> clk_14 == cfg_8 && hw_17 == fsm_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_6"
    },
    {
        "Code": "if (  rst_18 ) begin \n    rst_138 <= rst_19;\n    cfg_2 <= fsm_8;\n    if ( sig_4 ) begin\n        data_185 <= cfg_18;\n        rx_3 <= chip_19;\n    end\n        if ( hw_2  != hw_4  || auth_12 ) begin\n            core_5 <= err_4;\n            rx_20 = rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_1) (  rst_18 ) |-> rst_138 == rst_19 && cfg_2 == fsm_8 ;endproperty \n property name; @(negedge clk_signal_1) (  rst_18 ) &&  (  sig_4 ) |-> data_185 == cfg_18 && rx_3 == chip_19 ;endproperty \n property name; @(negedge clk_signal_1) (  rst_18 ) &&  (  sig_4 ) &&  (  hw_2  != hw_4  || auth_12 ) |-> core_5 == err_4 && rx_20 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "if (  sig_5  && rx_2 ) begin \n    reg_118 <= sig_16;\n    fsm_114 <= fsm_16;\n    sig_13 <= rx_5;\n    if ( tx_7  != fsm_7  || core_4 ) begin\n        cfg_52 <= rst_6;\n        cfg_1 = auth_16;\n        auth_1 <= chip_3;\n    end\n        if ( sig_14 ) begin\n            rst_138 = reg_20;\n            rst_18 = reg_5;\n            clk_7 = rst_9;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_12) (  sig_5  && rx_2 ) |-> reg_118 == sig_16 && fsm_114 == fsm_16 && sig_13 == rx_5 ;endproperty \n property name; @(negedge fast_clk_12) (  sig_5  && rx_2 ) &&  (  tx_7  != fsm_7  || core_4 ) |-> cfg_52 == rst_6 && cfg_1 == auth_16 && auth_1 == chip_3 ;endproperty \n property name; @(negedge fast_clk_12) (  sig_5  && rx_2 ) &&  (  tx_7  != fsm_7  || core_4 ) &&  (  sig_14 ) |-> rst_138 == reg_20 && rst_18 == reg_5 && clk_7 == rst_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_12"
    },
    {
        "Code": "if (  clk_6  && clk_12  && rx_12 ) begin \n    fsm_17 = core_6;\n    reg_19 = tx_7;\n    if ( rx_11  && data_6  != hw_1  && auth_11 ) begin\n        auth_3 = cfg_1;\n        data_120 <= err_11;\n    end\n        if ( chip_8  && core_14  != hw_7  && clk_8 ) begin\n            clk_43 = reg_12;\n            core_9 = sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_11) (  clk_6  && clk_12  && rx_12 ) |-> fsm_17 == core_6 && reg_19 == tx_7 ;endproperty \n property name; @(posedge core_clock_11) (  clk_6  && clk_12  && rx_12 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) |-> auth_3 == cfg_1 && data_120 == err_11 ;endproperty \n property name; @(posedge core_clock_11) (  clk_6  && clk_12  && rx_12 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) &&  (  chip_8  && core_14  != hw_7  && clk_8 ) |-> clk_43 == reg_12 && core_9 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "if (  fsm_6  && rx_7  && auth_11  || cfg_13 ) begin \n    rx_12 <= err_7;\n    fsm_7 = err_5;\n    cfg_16 = rx_18;\n    if ( clk_7  != auth_12  || cfg_10 ) begin\n        chip_13 <= hw_9;\n        rx_1 = clk_9;\n        core_10 = reg_8;\n    end\n        if ( data_9  != clk_20  || rst_16  != core_18 ) begin\n            sig_149 = tx_11;\n            rst_15 <= reg_12;\n            data_5 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_14) (  fsm_6  && rx_7  && auth_11  || cfg_13 ) |-> rx_12 == err_7 && fsm_7 == err_5 && cfg_16 == rx_18 ;endproperty \n property name; @(negedge clk_enable_14) (  fsm_6  && rx_7  && auth_11  || cfg_13 ) &&  (  clk_7  != auth_12  || cfg_10 ) |-> chip_13 == hw_9 && rx_1 == clk_9 && core_10 == reg_8 ;endproperty \n property name; @(negedge clk_enable_14) (  fsm_6  && rx_7  && auth_11  || cfg_13 ) &&  (  clk_7  != auth_12  || cfg_10 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) |-> sig_149 == tx_11 && rst_15 == reg_12 && data_5 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_14"
    },
    {
        "Code": "if (  rx_7 ) begin \n    sig_1 = chip_13;\n    data_6 = reg_8;\n    rx_10 <= clk_3;\n    if ( sig_85 ) begin\n        rx_114 <= chip_17;\n        reg_8 = chip_7;\n        cfg_3 <= hw_15;\n    end\n        if ( cfg_7  != rst_3 ) begin\n            reg_16 = chip_10;\n            cfg_14 <= rst_6;\n            hw_2 = err_11;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_6) (  rx_7 ) |-> sig_1 == chip_13 && data_6 == reg_8 && rx_10 == clk_3 ;endproperty \n property name; @(negedge async_clk_6) (  rx_7 ) &&  (  sig_85 ) |-> rx_114 == chip_17 && reg_8 == chip_7 && cfg_3 == hw_15 ;endproperty \n property name; @(negedge async_clk_6) (  rx_7 ) &&  (  sig_85 ) &&  (  cfg_7  != rst_3 ) |-> reg_16 == chip_10 && cfg_14 == rst_6 && hw_2 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "if (  rx_9  && rst_7  != data_8  && rst_8 ) begin \n    hw_18 = cfg_5;\n    core_37 = tx_4;\n    data_16 = chip_3;\n    if ( sig_3  != data_13  && rx_20  && rx_4 ) begin\n        rst_18 <= auth_8;\n        sig_1 = sig_12;\n        clk_11 = cfg_15;\n    end\n        if ( hw_1  || fsm_17  || clk_11 ) begin\n            core_14 = sig_6;\n            sig_6 = chip_6;\n            fsm_10 = data_18;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_5) (  rx_9  && rst_7  != data_8  && rst_8 ) |-> hw_18 == cfg_5 && core_37 == tx_4 && data_16 == chip_3 ;endproperty \n property name; @(posedge fast_clk_5) (  rx_9  && rst_7  != data_8  && rst_8 ) &&  (  sig_3  != data_13  && rx_20  && rx_4 ) |-> rst_18 == auth_8 && sig_1 == sig_12 && clk_11 == cfg_15 ;endproperty \n property name; @(posedge fast_clk_5) (  rx_9  && rst_7  != data_8  && rst_8 ) &&  (  sig_3  != data_13  && rx_20  && rx_4 ) &&  (  hw_1  || fsm_17  || clk_11 ) |-> core_14 == sig_6 && sig_6 == chip_6 && fsm_10 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "if (  chip_11  != data_3  && auth_13 ) begin \n    rst_11 <= core_16;\n    if ( hw_3  || reg_2  && rx_9 ) begin\n        auth_11 <= clk_10;\n    end\n        if ( core_12  || rx_7  != chip_16  && rx_3 ) begin\n            sig_28 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_18) (  chip_11  != data_3  && auth_13 ) |-> rst_11 == core_16 ;endproperty \n property name; @(negedge clk_enable_18) (  chip_11  != data_3  && auth_13 ) &&  (  hw_3  || reg_2  && rx_9 ) |-> auth_11 == clk_10 ;endproperty \n property name; @(negedge clk_enable_18) (  chip_11  != data_3  && auth_13 ) &&  (  hw_3  || reg_2  && rx_9 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) |-> sig_28 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "if (  auth_6  && data_1 ) begin \n    clk_3 = auth_5;\n    data_4 = rx_18;\n    if ( rst_1  || sig_11  && data_16 ) begin\n        clk_118 = data_4;\n        cfg_116 <= fsm_12;\n    end\n        if ( cfg_20 ) begin\n            core_37 = cfg_7;\n            data_9 = err_190;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  auth_6  && data_1 ) |-> clk_3 == auth_5 && data_4 == rx_18 ;endproperty \n property name; @(posedge clock_ctrl_8) (  auth_6  && data_1 ) &&  (  rst_1  || sig_11  && data_16 ) |-> clk_118 == data_4 && cfg_116 == fsm_12 ;endproperty \n property name; @(posedge clock_ctrl_8) (  auth_6  && data_1 ) &&  (  rst_1  || sig_11  && data_16 ) &&  (  cfg_20 ) |-> core_37 == cfg_7 && data_9 == err_190 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  err_4  != fsm_19  && rst_8  && err_5 ) begin \n    auth_5 <= sig_12;\n    rx_11 <= rx_9;\n    cfg_16 <= tx_7;\n    if ( reg_8  || core_13 ) begin\n        clk_4 = fsm_5;\n        tx_27 = cfg_4;\n        rst_15 <= err_10;\n    end\n        if ( clk_8  && clk_7 ) begin\n            rst_19 <= clk_7;\n            data_1 = rst_19;\n            hw_12 <= reg_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_5) (  err_4  != fsm_19  && rst_8  && err_5 ) |-> auth_5 == sig_12 && rx_11 == rx_9 && cfg_16 == tx_7 ;endproperty \n property name; @(posedge clk_enable_5) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  reg_8  || core_13 ) |-> clk_4 == fsm_5 && tx_27 == cfg_4 && rst_15 == err_10 ;endproperty \n property name; @(posedge clk_enable_5) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  reg_8  || core_13 ) &&  (  clk_8  && clk_7 ) |-> rst_19 == clk_7 && data_1 == rst_19 && hw_12 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "if (  sig_9  && chip_4  && hw_18 ) begin \n    tx_115 <= clk_17;\n    if ( err_90  || data_6  != hw_9  || reg_95 ) begin\n        clk_17 <= chip_2;\n    end\n        if ( chip_66 ) begin\n            fsm_116 = rx_3;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_18) (  sig_9  && chip_4  && hw_18 ) |-> tx_115 == clk_17 ;endproperty \n property name; @(posedge fast_clk_18) (  sig_9  && chip_4  && hw_18 ) &&  (  err_90  || data_6  != hw_9  || reg_95 ) |-> clk_17 == chip_2 ;endproperty \n property name; @(posedge fast_clk_18) (  sig_9  && chip_4  && hw_18 ) &&  (  err_90  || data_6  != hw_9  || reg_95 ) &&  (  chip_66 ) |-> fsm_116 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_18"
    },
    {
        "Code": "if (  auth_4  != hw_14  && err_4  && chip_11 ) begin \n    rst_138 = rx_19;\n    data_2 = cfg_12;\n    if ( chip_1  != core_10 ) begin\n        core_3 = tx_7;\n        cfg_208 = tx_4;\n    end\n        if ( data_9  || hw_15  || reg_13  && core_5 ) begin\n            sig_3 <= fsm_2;\n            reg_14 = sig_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_8) (  auth_4  != hw_14  && err_4  && chip_11 ) |-> rst_138 == rx_19 && data_2 == cfg_12 ;endproperty \n property name; @(negedge clk_in_8) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  chip_1  != core_10 ) |-> core_3 == tx_7 && cfg_208 == tx_4 ;endproperty \n property name; @(negedge clk_in_8) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  chip_1  != core_10 ) &&  (  data_9  || hw_15  || reg_13  && core_5 ) |-> sig_3 == fsm_2 && reg_14 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "if (  cfg_19  && err_14 ) begin \n    reg_20 <= clk_15;\n    data_116 = reg_6;\n    if ( hw_1  || fsm_20  || clk_18 ) begin\n        fsm_9 <= core_7;\n        cfg_9 = hw_10;\n    end\n        if ( hw_2  && hw_4 ) begin\n            reg_36 <= tx_3;\n            sig_8 = fsm_7;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_7) (  cfg_19  && err_14 ) |-> reg_20 == clk_15 && data_116 == reg_6 ;endproperty \n property name; @(posedge core_clock_7) (  cfg_19  && err_14 ) &&  (  hw_1  || fsm_20  || clk_18 ) |-> fsm_9 == core_7 && cfg_9 == hw_10 ;endproperty \n property name; @(posedge core_clock_7) (  cfg_19  && err_14 ) &&  (  hw_1  || fsm_20  || clk_18 ) &&  (  hw_2  && hw_4 ) |-> reg_36 == tx_3 && sig_8 == fsm_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_7"
    },
    {
        "Code": "if (  clk_18  || auth_13 ) begin \n    chip_12 = fsm_6;\n    if ( data_16  && sig_8  != err_10  || data_3 ) begin\n        err_5 <= tx_14;\n    end\n        if ( fsm_12 ) begin\n            hw_9 = reg_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_2) (  clk_18  || auth_13 ) |-> chip_12 == fsm_6 ;endproperty \n property name; @(posedge clk_osc_2) (  clk_18  || auth_13 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) |-> err_5 == tx_14 ;endproperty \n property name; @(posedge clk_osc_2) (  clk_18  || auth_13 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) &&  (  fsm_12 ) |-> hw_9 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "if (  auth_15  != err_6 ) begin \n    core_11 <= chip_17;\n    tx_112 = reg_10;\n    data_155 <= clk_12;\n    if ( err_19  != core_1  || tx_5  != err_5 ) begin\n        rst_154 = err_5;\n        cfg_3 <= chip_3;\n        clk_18 <= cfg_19;\n    end\n        if ( chip_3  != err_12  || hw_10  || chip_8 ) begin\n            rst_7 <= err_4;\n            rst_138 <= rx_6;\n            reg_20 <= data_16;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_17) (  auth_15  != err_6 ) |-> core_11 == chip_17 && tx_112 == reg_10 && data_155 == clk_12 ;endproperty \n property name; @(negedge cpu_clock_17) (  auth_15  != err_6 ) &&  (  err_19  != core_1  || tx_5  != err_5 ) |-> rst_154 == err_5 && cfg_3 == chip_3 && clk_18 == cfg_19 ;endproperty \n property name; @(negedge cpu_clock_17) (  auth_15  != err_6 ) &&  (  err_19  != core_1  || tx_5  != err_5 ) &&  (  chip_3  != err_12  || hw_10  || chip_8 ) |-> rst_7 == err_4 && rst_138 == rx_6 && reg_20 == data_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_17"
    },
    {
        "Code": "if (  rx_11  && rx_18 ) begin \n    cfg_105 = chip_20;\n    if ( core_13  || tx_16  || auth_7 ) begin\n        auth_114 = reg_4;\n    end\n        if ( err_11 ) begin\n            clk_3 <= tx_19;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_6) (  rx_11  && rx_18 ) |-> cfg_105 == chip_20 ;endproperty \n property name; @(posedge main_clk_6) (  rx_11  && rx_18 ) &&  (  core_13  || tx_16  || auth_7 ) |-> auth_114 == reg_4 ;endproperty \n property name; @(posedge main_clk_6) (  rx_11  && rx_18 ) &&  (  core_13  || tx_16  || auth_7 ) &&  (  err_11 ) |-> clk_3 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_6"
    },
    {
        "Code": "if (  core_13 ) begin \n    auth_20 = tx_15;\n    core_6 = hw_2;\n    if ( data_8  != auth_18  || fsm_6  && err_11 ) begin\n        fsm_112 <= core_1;\n        clk_43 <= tx_10;\n    end\n        if ( rx_7  != clk_9  || clk_1  || hw_2 ) begin\n            auth_10 = tx_6;\n            fsm_42 <= hw_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_3) (  core_13 ) |-> auth_20 == tx_15 && core_6 == hw_2 ;endproperty \n property name; @(posedge clk_out_3) (  core_13 ) &&  (  data_8  != auth_18  || fsm_6  && err_11 ) |-> fsm_112 == core_1 && clk_43 == tx_10 ;endproperty \n property name; @(posedge clk_out_3) (  core_13 ) &&  (  data_8  != auth_18  || fsm_6  && err_11 ) &&  (  rx_7  != clk_9  || clk_1  || hw_2 ) |-> auth_10 == tx_6 && fsm_42 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "if (  rst_9  != data_18  && reg_19  != hw_6 ) begin \n    sig_11 <= rx_20;\n    if ( tx_15  != core_14  && rx_12  != cfg_10 ) begin\n        data_2 = auth_12;\n    end\n        if ( clk_15 ) begin\n            chip_2 = clk_9;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_2) (  rst_9  != data_18  && reg_19  != hw_6 ) |-> sig_11 == rx_20 ;endproperty \n property name; @(negedge cpu_clock_2) (  rst_9  != data_18  && reg_19  != hw_6 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) |-> data_2 == auth_12 ;endproperty \n property name; @(negedge cpu_clock_2) (  rst_9  != data_18  && reg_19  != hw_6 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) &&  (  clk_15 ) |-> chip_2 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_2"
    },
    {
        "Code": "if (  data_11 ) begin \n    clk_7 <= sig_12;\n    cfg_16 <= data_22;\n    auth_19 <= reg_4;\n    if ( rst_4  || rst_19 ) begin\n        core_5 <= rst_12;\n        err_19 = cfg_19;\n        data_13 <= chip_11;\n    end\n        if ( err_15  || hw_11  != cfg_12  && tx_7 ) begin\n            fsm_12 = reg_14;\n            rx_7 = clk_3;\n            rx_2 <= data_14;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_2) (  data_11 ) |-> clk_7 == sig_12 && cfg_16 == data_22 && auth_19 == reg_4 ;endproperty \n property name; @(negedge sys_clk_2) (  data_11 ) &&  (  rst_4  || rst_19 ) |-> core_5 == rst_12 && err_19 == cfg_19 && data_13 == chip_11 ;endproperty \n property name; @(negedge sys_clk_2) (  data_11 ) &&  (  rst_4  || rst_19 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) |-> fsm_12 == reg_14 && rx_7 == clk_3 && rx_2 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "if (  auth_2  || reg_4  || rx_14  || cfg_18 ) begin \n    core_118 <= tx_18;\n    err_7 <= rx_9;\n    if ( err_17  != fsm_18  || data_10 ) begin\n        reg_6 <= core_10;\n        sig_12 <= reg_15;\n    end\n        if ( auth_6  || fsm_2  != reg_13  && tx_6 ) begin\n            rst_154 <= core_9;\n            auth_117 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_13) (  auth_2  || reg_4  || rx_14  || cfg_18 ) |-> core_118 == tx_18 && err_7 == rx_9 ;endproperty \n property name; @(posedge clk_osc_13) (  auth_2  || reg_4  || rx_14  || cfg_18 ) &&  (  err_17  != fsm_18  || data_10 ) |-> reg_6 == core_10 && sig_12 == reg_15 ;endproperty \n property name; @(posedge clk_osc_13) (  auth_2  || reg_4  || rx_14  || cfg_18 ) &&  (  err_17  != fsm_18  || data_10 ) &&  (  auth_6  || fsm_2  != reg_13  && tx_6 ) |-> rst_154 == core_9 && auth_117 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_13"
    },
    {
        "Code": "if (  fsm_12 ) begin \n    core_11 = tx_14;\n    if ( rst_18  != rst_7  && clk_3  || reg_13 ) begin\n        auth_17 <= auth_2;\n    end\n        if ( cfg_7  || cfg_11 ) begin\n            rst_15 = chip_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_14) (  fsm_12 ) |-> core_11 == tx_14 ;endproperty \n property name; @(posedge clk_signal_14) (  fsm_12 ) &&  (  rst_18  != rst_7  && clk_3  || reg_13 ) |-> auth_17 == auth_2 ;endproperty \n property name; @(posedge clk_signal_14) (  fsm_12 ) &&  (  rst_18  != rst_7  && clk_3  || reg_13 ) &&  (  cfg_7  || cfg_11 ) |-> rst_15 == chip_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_14"
    },
    {
        "Code": "if (  reg_13  && auth_10 ) begin \n    chip_1 <= rx_9;\n    data_116 <= clk_17;\n    if ( rst_17  != fsm_13  || rx_110  != chip_17 ) begin\n        data_13 = hw_10;\n        core_15 <= clk_2;\n    end\n        if ( rst_4  && reg_15 ) begin\n            chip_17 <= err_9;\n            fsm_14 = cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_16) (  reg_13  && auth_10 ) |-> chip_1 == rx_9 && data_116 == clk_17 ;endproperty \n property name; @(posedge clk_gen_16) (  reg_13  && auth_10 ) &&  (  rst_17  != fsm_13  || rx_110  != chip_17 ) |-> data_13 == hw_10 && core_15 == clk_2 ;endproperty \n property name; @(posedge clk_gen_16) (  reg_13  && auth_10 ) &&  (  rst_17  != fsm_13  || rx_110  != chip_17 ) &&  (  rst_4  && reg_15 ) |-> chip_17 == err_9 && fsm_14 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "if (  fsm_13  || cfg_7  || err_6 ) begin \n    clk_4 <= data_12;\n    chip_5 = err_9;\n    hw_11 <= reg_6;\n    if ( core_12  || core_11  || err_20  != tx_20 ) begin\n        fsm_26 <= sig_2;\n        rx_13 = reg_7;\n        reg_13 = rx_5;\n    end\n        if ( sig_20  || rx_5  && rx_19 ) begin\n            sig_172 = core_7;\n            fsm_4 = tx_4;\n            cfg_76 <= rx_18;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_10) (  fsm_13  || cfg_7  || err_6 ) |-> clk_4 == data_12 && chip_5 == err_9 && hw_11 == reg_6 ;endproperty \n property name; @(negedge clock_div_10) (  fsm_13  || cfg_7  || err_6 ) &&  (  core_12  || core_11  || err_20  != tx_20 ) |-> fsm_26 == sig_2 && rx_13 == reg_7 && reg_13 == rx_5 ;endproperty \n property name; @(negedge clock_div_10) (  fsm_13  || cfg_7  || err_6 ) &&  (  core_12  || core_11  || err_20  != tx_20 ) &&  (  sig_20  || rx_5  && rx_19 ) |-> sig_172 == core_7 && fsm_4 == tx_4 && cfg_76 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_10"
    },
    {
        "Code": "if (  rst_13  != auth_12 ) begin \n    tx_12 = cfg_7;\n    auth_11 = tx_5;\n    if ( err_5  || reg_12  != chip_20  && sig_8 ) begin\n        clk_12 <= reg_19;\n        chip_3 <= data_3;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            fsm_7 = core_7;\n            hw_196 = rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_7) (  rst_13  != auth_12 ) |-> tx_12 == cfg_7 && auth_11 == tx_5 ;endproperty \n property name; @(negedge clk_osc_7) (  rst_13  != auth_12 ) &&  (  err_5  || reg_12  != chip_20  && sig_8 ) |-> clk_12 == reg_19 && chip_3 == data_3 ;endproperty \n property name; @(negedge clk_osc_7) (  rst_13  != auth_12 ) &&  (  err_5  || reg_12  != chip_20  && sig_8 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> fsm_7 == core_7 && hw_196 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "if (  rx_1 ) begin \n    data_9 <= hw_15;\n    if ( tx_118  != reg_14  || clk_15  != sig_5 ) begin\n        err_19 <= rst_34;\n    end\n        if ( data_9 ) begin\n            rst_19 = core_7;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_14) (  rx_1 ) |-> data_9 == hw_15 ;endproperty \n property name; @(negedge ref_clk_14) (  rx_1 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) |-> err_19 == rst_34 ;endproperty \n property name; @(negedge ref_clk_14) (  rx_1 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) &&  (  data_9 ) |-> rst_19 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_14"
    },
    {
        "Code": "if (  core_13 ) begin \n    data_178 = clk_8;\n    clk_7 = err_2;\n    sig_7 = reg_11;\n    if ( err_11  && tx_11  || data_8  != rst_14 ) begin\n        auth_12 = cfg_18;\n        rst_6 <= rst_9;\n        clk_3 = cfg_18;\n    end\n        if ( clk_19  != chip_5  || reg_16  && sig_13 ) begin\n            sig_1 = reg_1;\n            tx_112 = tx_10;\n            core_1 = reg_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_1) (  core_13 ) |-> data_178 == clk_8 && clk_7 == err_2 && sig_7 == reg_11 ;endproperty \n property name; @(negedge clk_gen_1) (  core_13 ) &&  (  err_11  && tx_11  || data_8  != rst_14 ) |-> auth_12 == cfg_18 && rst_6 == rst_9 && clk_3 == cfg_18 ;endproperty \n property name; @(negedge clk_gen_1) (  core_13 ) &&  (  err_11  && tx_11  || data_8  != rst_14 ) &&  (  clk_19  != chip_5  || reg_16  && sig_13 ) |-> sig_1 == reg_1 && tx_112 == tx_10 && core_1 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "if (  data_11  || tx_20  || cfg_16 ) begin \n    auth_120 <= rst_14;\n    tx_11 <= rx_3;\n    if ( cfg_10  != rx_8  && data_1  && tx_16 ) begin\n        sig_5 = err_17;\n        data_9 <= fsm_17;\n    end\n        if ( rst_99 ) begin\n            rst_2 <= sig_28;\n            hw_8 = auth_3;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_17) (  data_11  || tx_20  || cfg_16 ) |-> auth_120 == rst_14 && tx_11 == rx_3 ;endproperty \n property name; @(negedge bus_clock_17) (  data_11  || tx_20  || cfg_16 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) |-> sig_5 == err_17 && data_9 == fsm_17 ;endproperty \n property name; @(negedge bus_clock_17) (  data_11  || tx_20  || cfg_16 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) &&  (  rst_99 ) |-> rst_2 == sig_28 && hw_8 == auth_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "if (  sig_6 ) begin \n    auth_9 = hw_20;\n    if ( rst_6  && reg_9 ) begin\n        chip_16 = sig_2;\n    end\n        if ( fsm_5 ) begin\n            chip_96 <= hw_25;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_11) (  sig_6 ) |-> auth_9 == hw_20 ;endproperty \n property name; @(negedge clk_osc_11) (  sig_6 ) &&  (  rst_6  && reg_9 ) |-> chip_16 == sig_2 ;endproperty \n property name; @(negedge clk_osc_11) (  sig_6 ) &&  (  rst_6  && reg_9 ) &&  (  fsm_5 ) |-> chip_96 == hw_25 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_11"
    },
    {
        "Code": "if (  cfg_2  && data_20  || clk_11  || data_10 ) begin \n    fsm_18 = err_5;\n    if ( err_184  && cfg_183  != core_9 ) begin\n        cfg_12 = reg_5;\n    end\n        if ( data_7  != tx_9  || auth_3 ) begin\n            rx_11 <= tx_5;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_11) (  cfg_2  && data_20  || clk_11  || data_10 ) |-> fsm_18 == err_5 ;endproperty \n property name; @(posedge bus_clock_11) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  err_184  && cfg_183  != core_9 ) |-> cfg_12 == reg_5 ;endproperty \n property name; @(posedge bus_clock_11) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  err_184  && cfg_183  != core_9 ) &&  (  data_7  != tx_9  || auth_3 ) |-> rx_11 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "if (  auth_14  && fsm_3  && sig_10 ) begin \n    cfg_3 <= cfg_12;\n    reg_17 <= clk_19;\n    cfg_116 = tx_2;\n    if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n        clk_15 = sig_20;\n        chip_20 = chip_12;\n        tx_1010 <= err_1;\n    end\n        if ( hw_14  && rst_5  && clk_115 ) begin\n            rx_19 = err_6;\n            clk_19 = tx_10;\n            cfg_1 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_3) (  auth_14  && fsm_3  && sig_10 ) |-> cfg_3 == cfg_12 && reg_17 == clk_19 && cfg_116 == tx_2 ;endproperty \n property name; @(posedge clk_enable_3) (  auth_14  && fsm_3  && sig_10 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> clk_15 == sig_20 && chip_20 == chip_12 && tx_1010 == err_1 ;endproperty \n property name; @(posedge clk_enable_3) (  auth_14  && fsm_3  && sig_10 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) &&  (  hw_14  && rst_5  && clk_115 ) |-> rx_19 == err_6 && clk_19 == tx_10 && cfg_1 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "if (  err_15 ) begin \n    sig_5 = err_18;\n    if ( auth_6 ) begin\n        cfg_13 = rst_18;\n    end\n        if ( clk_17  || tx_9 ) begin\n            data_116 <= err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_3) (  err_15 ) |-> sig_5 == err_18 ;endproperty \n property name; @(posedge clock_source_3) (  err_15 ) &&  (  auth_6 ) |-> cfg_13 == rst_18 ;endproperty \n property name; @(posedge clock_source_3) (  err_15 ) &&  (  auth_6 ) &&  (  clk_17  || tx_9 ) |-> data_116 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "if (  fsm_8  || fsm_3 ) begin \n    tx_114 = hw_8;\n    if ( clk_13  || data_19  && cfg_20  != auth_17 ) begin\n        auth_12 <= auth_8;\n    end\n        if ( rst_127  && tx_129  != fsm_129  && hw_6 ) begin\n            fsm_1 = cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_8) (  fsm_8  || fsm_3 ) |-> tx_114 == hw_8 ;endproperty \n property name; @(posedge clk_in_8) (  fsm_8  || fsm_3 ) &&  (  clk_13  || data_19  && cfg_20  != auth_17 ) |-> auth_12 == auth_8 ;endproperty \n property name; @(posedge clk_in_8) (  fsm_8  || fsm_3 ) &&  (  clk_13  || data_19  && cfg_20  != auth_17 ) &&  (  rst_127  && tx_129  != fsm_129  && hw_6 ) |-> fsm_1 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_8"
    },
    {
        "Code": "if (  fsm_2  != auth_15  && data_3 ) begin \n    chip_20 <= clk_15;\n    if ( sig_19  && err_19  && tx_3 ) begin\n        tx_33 <= cfg_15;\n    end\n        if ( fsm_5  || fsm_1 ) begin\n            data_15 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_13) (  fsm_2  != auth_15  && data_3 ) |-> chip_20 == clk_15 ;endproperty \n property name; @(posedge clk_out_13) (  fsm_2  != auth_15  && data_3 ) &&  (  sig_19  && err_19  && tx_3 ) |-> tx_33 == cfg_15 ;endproperty \n property name; @(posedge clk_out_13) (  fsm_2  != auth_15  && data_3 ) &&  (  sig_19  && err_19  && tx_3 ) &&  (  fsm_5  || fsm_1 ) |-> data_15 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_13"
    },
    {
        "Code": "if (  rst_4  != clk_19  && hw_17 ) begin \n    fsm_42 = err_18;\n    if ( core_2 ) begin\n        err_15 = reg_9;\n    end\n        if ( data_19 ) begin\n            clk_3 = clk_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_16) (  rst_4  != clk_19  && hw_17 ) |-> fsm_42 == err_18 ;endproperty \n property name; @(negedge clk_out_16) (  rst_4  != clk_19  && hw_17 ) &&  (  core_2 ) |-> err_15 == reg_9 ;endproperty \n property name; @(negedge clk_out_16) (  rst_4  != clk_19  && hw_17 ) &&  (  core_2 ) &&  (  data_19 ) |-> clk_3 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_16"
    },
    {
        "Code": "if (  cfg_14  != err_14 ) begin \n    core_15 <= cfg_16;\n    reg_20 = fsm_7;\n    rst_2 = sig_6;\n    if ( clk_8  || fsm_8  || data_4 ) begin\n        tx_114 <= clk_2;\n        tx_5 = chip_4;\n        rx_13 = cfg_4;\n    end\n        if ( err_2  && clk_10  != tx_20  && auth_15 ) begin\n            fsm_16 = data_15;\n            data_185 = rst_1;\n            fsm_15 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_10) (  cfg_14  != err_14 ) |-> core_15 == cfg_16 && reg_20 == fsm_7 && rst_2 == sig_6 ;endproperty \n property name; @(posedge clock_ctrl_10) (  cfg_14  != err_14 ) &&  (  clk_8  || fsm_8  || data_4 ) |-> tx_114 == clk_2 && tx_5 == chip_4 && rx_13 == cfg_4 ;endproperty \n property name; @(posedge clock_ctrl_10) (  cfg_14  != err_14 ) &&  (  clk_8  || fsm_8  || data_4 ) &&  (  err_2  && clk_10  != tx_20  && auth_15 ) |-> fsm_16 == data_15 && data_185 == rst_1 && fsm_15 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_10"
    },
    {
        "Code": "if (  clk_17  && fsm_8  != sig_19 ) begin \n    data_18 <= auth_3;\n    fsm_10 = cfg_19;\n    hw_20 <= clk_3;\n    if ( err_16  && fsm_5  != cfg_8  && chip_160 ) begin\n        hw_10 <= clk_15;\n        rx_130 = tx_9;\n        fsm_16 = sig_8;\n    end\n        if ( clk_17  || tx_9 ) begin\n            clk_1 = hw_8;\n            auth_11 = reg_1;\n            sig_149 = clk_5;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_1) (  clk_17  && fsm_8  != sig_19 ) |-> data_18 == auth_3 && fsm_10 == cfg_19 && hw_20 == clk_3 ;endproperty \n property name; @(posedge fast_clk_1) (  clk_17  && fsm_8  != sig_19 ) &&  (  err_16  && fsm_5  != cfg_8  && chip_160 ) |-> hw_10 == clk_15 && rx_130 == tx_9 && fsm_16 == sig_8 ;endproperty \n property name; @(posedge fast_clk_1) (  clk_17  && fsm_8  != sig_19 ) &&  (  err_16  && fsm_5  != cfg_8  && chip_160 ) &&  (  clk_17  || tx_9 ) |-> clk_1 == hw_8 && auth_11 == reg_1 && sig_149 == clk_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_1"
    },
    {
        "Code": "if (  data_19  != tx_12 ) begin \n    rst_9 <= hw_9;\n    if ( rst_4  != rst_9  && chip_4 ) begin\n        hw_1 <= tx_16;\n    end\n        if ( err_2  != data_142  && rst_142 ) begin\n            cfg_18 = cfg_7;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_3) (  data_19  != tx_12 ) |-> rst_9 == hw_9 ;endproperty \n property name; @(negedge clock_source_3) (  data_19  != tx_12 ) &&  (  rst_4  != rst_9  && chip_4 ) |-> hw_1 == tx_16 ;endproperty \n property name; @(negedge clock_source_3) (  data_19  != tx_12 ) &&  (  rst_4  != rst_9  && chip_4 ) &&  (  err_2  != data_142  && rst_142 ) |-> cfg_18 == cfg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "if (  reg_10 ) begin \n    rst_12 = err_10;\n    sig_7 <= core_14;\n    err_17 = fsm_2;\n    if ( data_14  && err_15 ) begin\n        rst_9 = tx_11;\n        tx_13 <= core_12;\n        hw_2 = chip_16;\n    end\n        if ( err_19  || fsm_13  != sig_6  || rst_5 ) begin\n            chip_109 = sig_19;\n            tx_1 <= data_3;\n            cfg_183 <= chip_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_18) (  reg_10 ) |-> rst_12 == err_10 && sig_7 == core_14 && err_17 == fsm_2 ;endproperty \n property name; @(posedge clk_reset_18) (  reg_10 ) &&  (  data_14  && err_15 ) |-> rst_9 == tx_11 && tx_13 == core_12 && hw_2 == chip_16 ;endproperty \n property name; @(posedge clk_reset_18) (  reg_10 ) &&  (  data_14  && err_15 ) &&  (  err_19  || fsm_13  != sig_6  || rst_5 ) |-> chip_109 == sig_19 && tx_1 == data_3 && cfg_183 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "if (  sig_8  && hw_20  != chip_19  && rx_1 ) begin \n    clk_8 = tx_3;\n    reg_1 = err_7;\n    if ( core_5  != rx_16  || clk_17  || core_6 ) begin\n        chip_3 <= clk_10;\n        data_120 = tx_5;\n    end\n        if ( reg_19  || auth_8 ) begin\n            rst_138 <= data_9;\n            tx_10 <= err_3;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_6) (  sig_8  && hw_20  != chip_19  && rx_1 ) |-> clk_8 == tx_3 && reg_1 == err_7 ;endproperty \n property name; @(negedge cpu_clock_6) (  sig_8  && hw_20  != chip_19  && rx_1 ) &&  (  core_5  != rx_16  || clk_17  || core_6 ) |-> chip_3 == clk_10 && data_120 == tx_5 ;endproperty \n property name; @(negedge cpu_clock_6) (  sig_8  && hw_20  != chip_19  && rx_1 ) &&  (  core_5  != rx_16  || clk_17  || core_6 ) &&  (  reg_19  || auth_8 ) |-> rst_138 == data_9 && tx_10 == err_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "if (  rx_10  || err_18  || err_7  != err_19 ) begin \n    rx_13 = sig_17;\n    clk_5 <= cfg_16;\n    rst_19 = reg_17;\n    if ( cfg_16 ) begin\n        sig_5 <= clk_7;\n        core_37 = data_70;\n        fsm_9 <= auth_20;\n    end\n        if ( core_14  && cfg_9  != chip_15 ) begin\n            err_79 <= tx_1;\n            sig_172 <= tx_9;\n            data_1 = cfg_15;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_16) (  rx_10  || err_18  || err_7  != err_19 ) |-> rx_13 == sig_17 && clk_5 == cfg_16 && rst_19 == reg_17 ;endproperty \n property name; @(negedge mem_clock_16) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  cfg_16 ) |-> sig_5 == clk_7 && core_37 == data_70 && fsm_9 == auth_20 ;endproperty \n property name; @(negedge mem_clock_16) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  cfg_16 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> err_79 == tx_1 && sig_172 == tx_9 && data_1 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_16"
    },
    {
        "Code": "if (  core_14  != data_18  || sig_17 ) begin \n    sig_14 = hw_10;\n    tx_27 <= chip_17;\n    sig_19 <= reg_6;\n    if ( data_112 ) begin\n        chip_20 <= tx_16;\n        tx_9 = reg_12;\n        clk_14 = tx_3;\n    end\n        if ( err_140  && sig_13 ) begin\n            core_15 = reg_12;\n            clk_10 <= sig_6;\n            err_18 = rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_15) (  core_14  != data_18  || sig_17 ) |-> sig_14 == hw_10 && tx_27 == chip_17 && sig_19 == reg_6 ;endproperty \n property name; @(posedge clock_source_15) (  core_14  != data_18  || sig_17 ) &&  (  data_112 ) |-> chip_20 == tx_16 && tx_9 == reg_12 && clk_14 == tx_3 ;endproperty \n property name; @(posedge clock_source_15) (  core_14  != data_18  || sig_17 ) &&  (  data_112 ) &&  (  err_140  && sig_13 ) |-> core_15 == reg_12 && clk_10 == sig_6 && err_18 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_15"
    },
    {
        "Code": "if (  err_1 ) begin \n    tx_12 = chip_14;\n    auth_120 = core_6;\n    data_3 = chip_10;\n    if ( err_2  && data_5  && rst_18 ) begin\n        auth_17 = auth_2;\n        reg_12 = reg_14;\n        core_9 = sig_28;\n    end\n        if ( reg_16  && fsm_9  && data_3 ) begin\n            rst_52 = auth_16;\n            cfg_76 <= clk_3;\n            tx_13 <= data_1;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_15) (  err_1 ) |-> tx_12 == chip_14 && auth_120 == core_6 && data_3 == chip_10 ;endproperty \n property name; @(negedge async_clk_15) (  err_1 ) &&  (  err_2  && data_5  && rst_18 ) |-> auth_17 == auth_2 && reg_12 == reg_14 && core_9 == sig_28 ;endproperty \n property name; @(negedge async_clk_15) (  err_1 ) &&  (  err_2  && data_5  && rst_18 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> rst_52 == auth_16 && cfg_76 == clk_3 && tx_13 == data_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_15"
    },
    {
        "Code": "if (  data_7  && rx_5 ) begin \n    fsm_11 <= fsm_8;\n    chip_17 <= tx_1;\n    hw_8 = clk_2;\n    if ( fsm_2  && hw_9  && err_56 ) begin\n        reg_118 = rx_17;\n        cfg_15 <= core_6;\n        tx_11 = cfg_19;\n    end\n        if ( data_14  && chip_15 ) begin\n            auth_2 = rst_10;\n            auth_12 = tx_16;\n            rst_3 = chip_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_8) (  data_7  && rx_5 ) |-> fsm_11 == fsm_8 && chip_17 == tx_1 && hw_8 == clk_2 ;endproperty \n property name; @(posedge clk_osc_8) (  data_7  && rx_5 ) &&  (  fsm_2  && hw_9  && err_56 ) |-> reg_118 == rx_17 && cfg_15 == core_6 && tx_11 == cfg_19 ;endproperty \n property name; @(posedge clk_osc_8) (  data_7  && rx_5 ) &&  (  fsm_2  && hw_9  && err_56 ) &&  (  data_14  && chip_15 ) |-> auth_2 == rst_10 && auth_12 == tx_16 && rst_3 == chip_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "if (  tx_8  || auth_8 ) begin \n    data_203 = reg_12;\n    sig_10 <= rst_6;\n    cfg_76 = err_13;\n    if ( rst_8  && tx_17 ) begin\n        data_3 <= clk_7;\n        rx_130 <= rx_3;\n        cfg_3 = sig_10;\n    end\n        if ( clk_20 ) begin\n            tx_27 = clk_10;\n            cfg_6 = auth_17;\n            auth_11 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_11) (  tx_8  || auth_8 ) |-> data_203 == reg_12 && sig_10 == rst_6 && cfg_76 == err_13 ;endproperty \n property name; @(negedge clk_reset_11) (  tx_8  || auth_8 ) &&  (  rst_8  && tx_17 ) |-> data_3 == clk_7 && rx_130 == rx_3 && cfg_3 == sig_10 ;endproperty \n property name; @(negedge clk_reset_11) (  tx_8  || auth_8 ) &&  (  rst_8  && tx_17 ) &&  (  clk_20 ) |-> tx_27 == clk_10 && cfg_6 == auth_17 && auth_11 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_11"
    },
    {
        "Code": "if (  hw_8  || rst_12  != rst_2  || data_11 ) begin \n    data_6 = fsm_3;\n    if ( rx_20  && fsm_12  && reg_16  != sig_15 ) begin\n        chip_8 = data_11;\n    end\n        if ( tx_17  && hw_2  != core_18 ) begin\n            fsm_42 <= clk_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_5) (  hw_8  || rst_12  != rst_2  || data_11 ) |-> data_6 == fsm_3 ;endproperty \n property name; @(negedge clk_enable_5) (  hw_8  || rst_12  != rst_2  || data_11 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) |-> chip_8 == data_11 ;endproperty \n property name; @(negedge clk_enable_5) (  hw_8  || rst_12  != rst_2  || data_11 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) &&  (  tx_17  && hw_2  != core_18 ) |-> fsm_42 == clk_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_5"
    },
    {
        "Code": "if (  data_6  != clk_3  || data_10 ) begin \n    fsm_1 = rst_5;\n    if ( tx_12  != reg_14  || clk_15  != sig_5 ) begin\n        rst_14 <= chip_1;\n    end\n        if ( clk_6  || data_11 ) begin\n            rx_11 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_10) (  data_6  != clk_3  || data_10 ) |-> fsm_1 == rst_5 ;endproperty \n property name; @(posedge main_clk_10) (  data_6  != clk_3  || data_10 ) &&  (  tx_12  != reg_14  || clk_15  != sig_5 ) |-> rst_14 == chip_1 ;endproperty \n property name; @(posedge main_clk_10) (  data_6  != clk_3  || data_10 ) &&  (  tx_12  != reg_14  || clk_15  != sig_5 ) &&  (  clk_6  || data_11 ) |-> rx_11 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_10"
    },
    {
        "Code": "if (  tx_14  || err_11  || data_20  && chip_18 ) begin \n    clk_16 <= clk_9;\n    cfg_16 = fsm_107;\n    if ( chip_14  != core_16 ) begin\n        hw_38 = err_16;\n        fsm_17 = hw_9;\n    end\n        if ( rst_16  || rx_12 ) begin\n            tx_115 <= cfg_13;\n            chip_7 = cfg_20;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_7) (  tx_14  || err_11  || data_20  && chip_18 ) |-> clk_16 == clk_9 && cfg_16 == fsm_107 ;endproperty \n property name; @(negedge ref_clk_7) (  tx_14  || err_11  || data_20  && chip_18 ) &&  (  chip_14  != core_16 ) |-> hw_38 == err_16 && fsm_17 == hw_9 ;endproperty \n property name; @(negedge ref_clk_7) (  tx_14  || err_11  || data_20  && chip_18 ) &&  (  chip_14  != core_16 ) &&  (  rst_16  || rx_12 ) |-> tx_115 == cfg_13 && chip_7 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "if (  clk_16 ) begin \n    tx_15 <= core_7;\n    tx_3 <= chip_6;\n    if ( chip_111  && rst_15 ) begin\n        reg_58 <= auth_8;\n        cfg_20 <= cfg_15;\n    end\n        if ( hw_2  && hw_4 ) begin\n            tx_9 <= reg_12;\n            data_19 <= tx_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_18) (  clk_16 ) |-> tx_15 == core_7 && tx_3 == chip_6 ;endproperty \n property name; @(negedge clk_enable_18) (  clk_16 ) &&  (  chip_111  && rst_15 ) |-> reg_58 == auth_8 && cfg_20 == cfg_15 ;endproperty \n property name; @(negedge clk_enable_18) (  clk_16 ) &&  (  chip_111  && rst_15 ) &&  (  hw_2  && hw_4 ) |-> tx_9 == reg_12 && data_19 == tx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "if (  chip_1  != clk_6  && clk_7 ) begin \n    rx_20 <= rst_8;\n    if ( cfg_7 ) begin\n        auth_18 = tx_3;\n    end\n        if ( auth_19  != fsm_1  || core_10  || chip_19 ) begin\n            auth_11 = rx_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_14) (  chip_1  != clk_6  && clk_7 ) |-> rx_20 == rst_8 ;endproperty \n property name; @(negedge clock_ctrl_14) (  chip_1  != clk_6  && clk_7 ) &&  (  cfg_7 ) |-> auth_18 == tx_3 ;endproperty \n property name; @(negedge clock_ctrl_14) (  chip_1  != clk_6  && clk_7 ) &&  (  cfg_7 ) &&  (  auth_19  != fsm_1  || core_10  || chip_19 ) |-> auth_11 == rx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "if (  chip_19  || chip_10 ) begin \n    hw_6 <= auth_15;\n    hw_15 <= auth_17;\n    tx_17 = err_6;\n    if ( rst_2  != err_16 ) begin\n        clk_9 = chip_1;\n        hw_12 <= chip_14;\n        data_4 <= auth_18;\n    end\n        if ( core_1  != data_11  || reg_16 ) begin\n            core_15 <= err_1;\n            clk_120 = hw_12;\n            reg_15 <= core_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_17) (  chip_19  || chip_10 ) |-> hw_6 == auth_15 && hw_15 == auth_17 && tx_17 == err_6 ;endproperty \n property name; @(posedge clk_reset_17) (  chip_19  || chip_10 ) &&  (  rst_2  != err_16 ) |-> clk_9 == chip_1 && hw_12 == chip_14 && data_4 == auth_18 ;endproperty \n property name; @(posedge clk_reset_17) (  chip_19  || chip_10 ) &&  (  rst_2  != err_16 ) &&  (  core_1  != data_11  || reg_16 ) |-> core_15 == err_1 && clk_120 == hw_12 && reg_15 == core_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "if (  hw_13  != rst_1  || data_2 ) begin \n    err_17 <= data_1;\n    clk_10 <= reg_4;\n    if ( clk_3  || rst_113  != hw_10 ) begin\n        hw_12 <= reg_14;\n        tx_8 <= rst_4;\n    end\n        if ( rst_3  != core_13  || tx_5 ) begin\n            clk_43 = err_6;\n            fsm_5 = reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_18) (  hw_13  != rst_1  || data_2 ) |-> err_17 == data_1 && clk_10 == reg_4 ;endproperty \n property name; @(negedge bus_clock_18) (  hw_13  != rst_1  || data_2 ) &&  (  clk_3  || rst_113  != hw_10 ) |-> hw_12 == reg_14 && tx_8 == rst_4 ;endproperty \n property name; @(negedge bus_clock_18) (  hw_13  != rst_1  || data_2 ) &&  (  clk_3  || rst_113  != hw_10 ) &&  (  rst_3  != core_13  || tx_5 ) |-> clk_43 == err_6 && fsm_5 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "if (  cfg_15  != err_9  || core_13  && data_14 ) begin \n    hw_79 = err_16;\n    data_14 <= hw_14;\n    reg_8 <= cfg_19;\n    if ( rst_4  || tx_18  || cfg_4 ) begin\n        sig_20 = auth_10;\n        core_3 <= auth_12;\n        tx_18 = auth_3;\n    end\n        if ( cfg_9  && hw_3  != rx_13 ) begin\n            core_4 <= clk_1;\n            data_9 = tx_15;\n            fsm_14 = tx_6;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_7) (  cfg_15  != err_9  || core_13  && data_14 ) |-> hw_79 == err_16 && data_14 == hw_14 && reg_8 == cfg_19 ;endproperty \n property name; @(negedge main_clk_7) (  cfg_15  != err_9  || core_13  && data_14 ) &&  (  rst_4  || tx_18  || cfg_4 ) |-> sig_20 == auth_10 && core_3 == auth_12 && tx_18 == auth_3 ;endproperty \n property name; @(negedge main_clk_7) (  cfg_15  != err_9  || core_13  && data_14 ) &&  (  rst_4  || tx_18  || cfg_4 ) &&  (  cfg_9  && hw_3  != rx_13 ) |-> core_4 == clk_1 && data_9 == tx_15 && fsm_14 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_7"
    },
    {
        "Code": "if (  rst_16  && fsm_18 ) begin \n    tx_33 <= core_17;\n    if ( chip_12  != cfg_12  && tx_14  || fsm_19 ) begin\n        err_16 <= err_11;\n    end\n        if ( core_43 ) begin\n            hw_7 = cfg_17;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_20) (  rst_16  && fsm_18 ) |-> tx_33 == core_17 ;endproperty \n property name; @(negedge clock_ctrl_20) (  rst_16  && fsm_18 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) |-> err_16 == err_11 ;endproperty \n property name; @(negedge clock_ctrl_20) (  rst_16  && fsm_18 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) &&  (  core_43 ) |-> hw_7 == cfg_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_20"
    },
    {
        "Code": "if (  auth_12  && err_6  || clk_4  || clk_1 ) begin \n    core_9 = core_11;\n    if ( fsm_1  || cfg_19  != chip_2 ) begin\n        err_79 <= cfg_20;\n    end\n        if ( chip_12  && clk_5  != hw_16 ) begin\n            core_5 = chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_9) (  auth_12  && err_6  || clk_4  || clk_1 ) |-> core_9 == core_11 ;endproperty \n property name; @(posedge cpu_clock_9) (  auth_12  && err_6  || clk_4  || clk_1 ) &&  (  fsm_1  || cfg_19  != chip_2 ) |-> err_79 == cfg_20 ;endproperty \n property name; @(posedge cpu_clock_9) (  auth_12  && err_6  || clk_4  || clk_1 ) &&  (  fsm_1  || cfg_19  != chip_2 ) &&  (  chip_12  && clk_5  != hw_16 ) |-> core_5 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_9"
    },
    {
        "Code": "if (  reg_10  && rst_11  || clk_20  != auth_16 ) begin \n    err_20 <= auth_7;\n    if ( sig_85 ) begin\n        tx_46 = rst_19;\n    end\n        if ( rst_10  || clk_14  && fsm_4  || rx_20 ) begin\n            tx_6 <= clk_9;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_15) (  reg_10  && rst_11  || clk_20  != auth_16 ) |-> err_20 == auth_7 ;endproperty \n property name; @(posedge cpu_clock_15) (  reg_10  && rst_11  || clk_20  != auth_16 ) &&  (  sig_85 ) |-> tx_46 == rst_19 ;endproperty \n property name; @(posedge cpu_clock_15) (  reg_10  && rst_11  || clk_20  != auth_16 ) &&  (  sig_85 ) &&  (  rst_10  || clk_14  && fsm_4  || rx_20 ) |-> tx_6 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "if (  sig_19 ) begin \n    fsm_6 <= err_1;\n    fsm_116 <= err_10;\n    if ( rx_18 ) begin\n        rx_15 = tx_15;\n        rst_10 = tx_20;\n    end\n        if ( auth_2  != err_10  && data_1  && sig_12 ) begin\n            data_8 = tx_4;\n            sig_6 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_1) (  sig_19 ) |-> fsm_6 == err_1 && fsm_116 == err_10 ;endproperty \n property name; @(negedge cpu_clock_1) (  sig_19 ) &&  (  rx_18 ) |-> rx_15 == tx_15 && rst_10 == tx_20 ;endproperty \n property name; @(negedge cpu_clock_1) (  sig_19 ) &&  (  rx_18 ) &&  (  auth_2  != err_10  && data_1  && sig_12 ) |-> data_8 == tx_4 && sig_6 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "if (  auth_7  && core_18  && auth_14 ) begin \n    sig_32 = cfg_18;\n    rst_5 <= clk_7;\n    if ( rst_7  != data_18  || cfg_11 ) begin\n        reg_36 = fsm_2;\n        chip_20 <= fsm_5;\n    end\n        if ( reg_9  != tx_2  && sig_19 ) begin\n            tx_15 = reg_6;\n            hw_196 <= chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_7) (  auth_7  && core_18  && auth_14 ) |-> sig_32 == cfg_18 && rst_5 == clk_7 ;endproperty \n property name; @(negedge sys_clk_7) (  auth_7  && core_18  && auth_14 ) &&  (  rst_7  != data_18  || cfg_11 ) |-> reg_36 == fsm_2 && chip_20 == fsm_5 ;endproperty \n property name; @(negedge sys_clk_7) (  auth_7  && core_18  && auth_14 ) &&  (  rst_7  != data_18  || cfg_11 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> tx_15 == reg_6 && hw_196 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "if (  hw_9  && reg_20  != clk_16  || clk_8 ) begin \n    data_13 <= clk_17;\n    if ( tx_13  != core_12 ) begin\n        fsm_10 <= fsm_7;\n    end\n        if ( clk_17  || fsm_11  && clk_9  && cfg_13 ) begin\n            hw_3 <= rst_5;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_9) (  hw_9  && reg_20  != clk_16  || clk_8 ) |-> data_13 == clk_17 ;endproperty \n property name; @(posedge mem_clock_9) (  hw_9  && reg_20  != clk_16  || clk_8 ) &&  (  tx_13  != core_12 ) |-> fsm_10 == fsm_7 ;endproperty \n property name; @(posedge mem_clock_9) (  hw_9  && reg_20  != clk_16  || clk_8 ) &&  (  tx_13  != core_12 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) |-> hw_3 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "if (  rx_20  != sig_4  && chip_19  && chip_15 ) begin \n    cfg_20 = err_7;\n    rx_16 = data_11;\n    auth_6 <= cfg_3;\n    if ( reg_1 ) begin\n        tx_1 = auth_12;\n        cfg_16 <= clk_19;\n        reg_5 <= clk_3;\n    end\n        if ( fsm_3  || rst_9  != core_10 ) begin\n            data_185 <= clk_11;\n            sig_28 <= clk_1;\n            tx_1010 <= err_13;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_19) (  rx_20  != sig_4  && chip_19  && chip_15 ) |-> cfg_20 == err_7 && rx_16 == data_11 && auth_6 == cfg_3 ;endproperty \n property name; @(negedge pll_clk_19) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  reg_1 ) |-> tx_1 == auth_12 && cfg_16 == clk_19 && reg_5 == clk_3 ;endproperty \n property name; @(negedge pll_clk_19) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  reg_1 ) &&  (  fsm_3  || rst_9  != core_10 ) |-> data_185 == clk_11 && sig_28 == clk_1 && tx_1010 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_19"
    },
    {
        "Code": "if (  cfg_4  != core_15  || rst_13  || rst_20 ) begin \n    hw_5 <= cfg_13;\n    if ( rx_11 ) begin\n        sig_63 = rst_180;\n    end\n        if ( rst_2  != cfg_58  || fsm_6 ) begin\n            auth_114 = auth_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_5) (  cfg_4  != core_15  || rst_13  || rst_20 ) |-> hw_5 == cfg_13 ;endproperty \n property name; @(negedge clk_enable_5) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  rx_11 ) |-> sig_63 == rst_180 ;endproperty \n property name; @(negedge clk_enable_5) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  rx_11 ) &&  (  rst_2  != cfg_58  || fsm_6 ) |-> auth_114 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_5"
    },
    {
        "Code": "if (  auth_6  && chip_3  || hw_18 ) begin \n    clk_9 <= chip_19;\n    data_11 = err_10;\n    if ( rx_3 ) begin\n        fsm_112 <= sig_14;\n        rst_19 = tx_3;\n    end\n        if ( tx_7  || fsm_15  || err_19 ) begin\n            reg_18 = fsm_3;\n            sig_63 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_15) (  auth_6  && chip_3  || hw_18 ) |-> clk_9 == chip_19 && data_11 == err_10 ;endproperty \n property name; @(posedge ref_clk_15) (  auth_6  && chip_3  || hw_18 ) &&  (  rx_3 ) |-> fsm_112 == sig_14 && rst_19 == tx_3 ;endproperty \n property name; @(posedge ref_clk_15) (  auth_6  && chip_3  || hw_18 ) &&  (  rx_3 ) &&  (  tx_7  || fsm_15  || err_19 ) |-> reg_18 == fsm_3 && sig_63 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "if (  rx_5 ) begin \n    auth_8 = tx_9;\n    err_4 = fsm_12;\n    if ( err_8  && rx_14  || auth_15  && chip_19 ) begin\n        tx_112 <= core_14;\n        fsm_17 <= rx_6;\n    end\n        if ( fsm_8 ) begin\n            hw_20 <= clk_4;\n            cfg_116 = sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_7) (  rx_5 ) |-> auth_8 == tx_9 && err_4 == fsm_12 ;endproperty \n property name; @(posedge async_clk_7) (  rx_5 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) |-> tx_112 == core_14 && fsm_17 == rx_6 ;endproperty \n property name; @(posedge async_clk_7) (  rx_5 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) &&  (  fsm_8 ) |-> hw_20 == clk_4 && cfg_116 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "if (  cfg_17  && cfg_15  && auth_10 ) begin \n    sig_32 <= cfg_19;\n    if ( rst_127  && tx_129  != fsm_129  && hw_6 ) begin\n        cfg_6 <= err_3;\n    end\n        if ( rst_16  || tx_12  || chip_14  || rx_1 ) begin\n            err_5 <= err_7;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_14) (  cfg_17  && cfg_15  && auth_10 ) |-> sig_32 == cfg_19 ;endproperty \n property name; @(posedge pll_clk_14) (  cfg_17  && cfg_15  && auth_10 ) &&  (  rst_127  && tx_129  != fsm_129  && hw_6 ) |-> cfg_6 == err_3 ;endproperty \n property name; @(posedge pll_clk_14) (  cfg_17  && cfg_15  && auth_10 ) &&  (  rst_127  && tx_129  != fsm_129  && hw_6 ) &&  (  rst_16  || tx_12  || chip_14  || rx_1 ) |-> err_5 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_14"
    },
    {
        "Code": "if (  sig_6  && err_19 ) begin \n    cfg_19 = chip_15;\n    err_19 <= auth_50;\n    rx_9 <= auth_5;\n    if ( fsm_6  || rx_11  && err_7 ) begin\n        core_15 <= auth_10;\n        auth_204 <= chip_15;\n        chip_18 = core_7;\n    end\n        if ( err_18  != auth_6 ) begin\n            tx_13 = clk_2;\n            clk_6 <= reg_4;\n            tx_115 <= chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_5) (  sig_6  && err_19 ) |-> cfg_19 == chip_15 && err_19 == auth_50 && rx_9 == auth_5 ;endproperty \n property name; @(posedge cpu_clock_5) (  sig_6  && err_19 ) &&  (  fsm_6  || rx_11  && err_7 ) |-> core_15 == auth_10 && auth_204 == chip_15 && chip_18 == core_7 ;endproperty \n property name; @(posedge cpu_clock_5) (  sig_6  && err_19 ) &&  (  fsm_6  || rx_11  && err_7 ) &&  (  err_18  != auth_6 ) |-> tx_13 == clk_2 && clk_6 == reg_4 && tx_115 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_5"
    },
    {
        "Code": "if (  core_14  || chip_16  != tx_20 ) begin \n    fsm_114 <= auth_7;\n    rst_138 = chip_207;\n    if ( cfg_12  || sig_6  || rst_6 ) begin\n        clk_6 <= cfg_9;\n        core_147 <= hw_4;\n    end\n        if ( cfg_12  && rx_10  || hw_12  || fsm_14 ) begin\n            hw_79 <= data_8;\n            auth_13 = chip_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_19) (  core_14  || chip_16  != tx_20 ) |-> fsm_114 == auth_7 && rst_138 == chip_207 ;endproperty \n property name; @(negedge clk_enable_19) (  core_14  || chip_16  != tx_20 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> clk_6 == cfg_9 && core_147 == hw_4 ;endproperty \n property name; @(negedge clk_enable_19) (  core_14  || chip_16  != tx_20 ) &&  (  cfg_12  || sig_6  || rst_6 ) &&  (  cfg_12  && rx_10  || hw_12  || fsm_14 ) |-> hw_79 == data_8 && auth_13 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "if (  chip_13  != fsm_9  && hw_14 ) begin \n    sig_149 <= reg_4;\n    sig_9 = sig_19;\n    if ( reg_9  != tx_2  && sig_19 ) begin\n        sig_172 = rst_8;\n        tx_9 <= hw_8;\n    end\n        if ( rst_3  != core_13  || tx_10 ) begin\n            chip_79 <= err_20;\n            hw_20 = fsm_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_18) (  chip_13  != fsm_9  && hw_14 ) |-> sig_149 == reg_4 && sig_9 == sig_19 ;endproperty \n property name; @(posedge clk_in_18) (  chip_13  != fsm_9  && hw_14 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> sig_172 == rst_8 && tx_9 == hw_8 ;endproperty \n property name; @(posedge clk_in_18) (  chip_13  != fsm_9  && hw_14 ) &&  (  reg_9  != tx_2  && sig_19 ) &&  (  rst_3  != core_13  || tx_10 ) |-> chip_79 == err_20 && hw_20 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "if (  core_7  != err_16 ) begin \n    fsm_7 = chip_12;\n    if ( rst_15  || chip_11 ) begin\n        reg_1 = tx_8;\n    end\n        if ( auth_15 ) begin\n            fsm_8 = rx_12;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_6) (  core_7  != err_16 ) |-> fsm_7 == chip_12 ;endproperty \n property name; @(negedge pll_clk_6) (  core_7  != err_16 ) &&  (  rst_15  || chip_11 ) |-> reg_1 == tx_8 ;endproperty \n property name; @(negedge pll_clk_6) (  core_7  != err_16 ) &&  (  rst_15  || chip_11 ) &&  (  auth_15 ) |-> fsm_8 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "if (  rst_1  || chip_5  && chip_11  || fsm_19 ) begin \n    rx_7 = cfg_20;\n    cfg_15 = err_11;\n    if ( rx_18  && core_15  && rst_7 ) begin\n        err_2 = err_2;\n        auth_9 <= rst_20;\n    end\n        if ( reg_10  || tx_10  || core_116  && chip_6 ) begin\n            data_5 <= data_6;\n            sig_15 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_15) (  rst_1  || chip_5  && chip_11  || fsm_19 ) |-> rx_7 == cfg_20 && cfg_15 == err_11 ;endproperty \n property name; @(posedge clk_gen_15) (  rst_1  || chip_5  && chip_11  || fsm_19 ) &&  (  rx_18  && core_15  && rst_7 ) |-> err_2 == err_2 && auth_9 == rst_20 ;endproperty \n property name; @(posedge clk_gen_15) (  rst_1  || chip_5  && chip_11  || fsm_19 ) &&  (  rx_18  && core_15  && rst_7 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) |-> data_5 == data_6 && sig_15 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "if (  data_20  != tx_4 ) begin \n    fsm_8 <= cfg_10;\n    tx_10 <= auth_13;\n    if ( data_10 ) begin\n        chip_6 <= auth_8;\n        chip_12 = auth_6;\n    end\n        if ( chip_12  && auth_16  || tx_2  || rst_16 ) begin\n            sig_149 = rx_15;\n            tx_1 = sig_2;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_17) (  data_20  != tx_4 ) |-> fsm_8 == cfg_10 && tx_10 == auth_13 ;endproperty \n property name; @(negedge mem_clock_17) (  data_20  != tx_4 ) &&  (  data_10 ) |-> chip_6 == auth_8 && chip_12 == auth_6 ;endproperty \n property name; @(negedge mem_clock_17) (  data_20  != tx_4 ) &&  (  data_10 ) &&  (  chip_12  && auth_16  || tx_2  || rst_16 ) |-> sig_149 == rx_15 && tx_1 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "if (  err_2 ) begin \n    core_12 = err_5;\n    sig_6 = tx_15;\n    if ( hw_10 ) begin\n        clk_17 = err_20;\n        rst_5 = fsm_12;\n    end\n        if ( core_13  || tx_11  || auth_7 ) begin\n            cfg_208 <= chip_11;\n            chip_3 <= hw_68;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_8) (  err_2 ) |-> core_12 == err_5 && sig_6 == tx_15 ;endproperty \n property name; @(posedge clk_osc_8) (  err_2 ) &&  (  hw_10 ) |-> clk_17 == err_20 && rst_5 == fsm_12 ;endproperty \n property name; @(posedge clk_osc_8) (  err_2 ) &&  (  hw_10 ) &&  (  core_13  || tx_11  || auth_7 ) |-> cfg_208 == chip_11 && chip_3 == hw_68 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "if (  rx_3  || hw_2  != tx_15 ) begin \n    tx_10 <= cfg_10;\n    err_7 <= err_13;\n    if ( chip_3  != chip_6  || cfg_11  && auth_18 ) begin\n        clk_20 <= sig_19;\n        reg_18 = cfg_19;\n    end\n        if ( chip_15  && auth_20 ) begin\n            tx_117 <= hw_15;\n            tx_11 = tx_12;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_8) (  rx_3  || hw_2  != tx_15 ) |-> tx_10 == cfg_10 && err_7 == err_13 ;endproperty \n property name; @(negedge async_clk_8) (  rx_3  || hw_2  != tx_15 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) |-> clk_20 == sig_19 && reg_18 == cfg_19 ;endproperty \n property name; @(negedge async_clk_8) (  rx_3  || hw_2  != tx_15 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) &&  (  chip_15  && auth_20 ) |-> tx_117 == hw_15 && tx_11 == tx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "if (  clk_18  || data_15  && tx_16 ) begin \n    auth_204 = tx_20;\n    if ( sig_3  != fsm_20  && tx_11  && data_15 ) begin\n        rst_120 <= chip_8;\n    end\n        if ( fsm_5 ) begin\n            err_79 <= reg_192;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_2) (  clk_18  || data_15  && tx_16 ) |-> auth_204 == tx_20 ;endproperty \n property name; @(negedge clk_out_2) (  clk_18  || data_15  && tx_16 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) |-> rst_120 == chip_8 ;endproperty \n property name; @(negedge clk_out_2) (  clk_18  || data_15  && tx_16 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) &&  (  fsm_5 ) |-> err_79 == reg_192 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "if (  auth_11  && rx_8 ) begin \n    sig_7 <= chip_6;\n    rst_10 = hw_19;\n    fsm_115 <= cfg_15;\n    if ( fsm_8  != reg_3  || chip_4  && clk_11 ) begin\n        auth_20 = err_13;\n        sig_1 = err_5;\n        auth_2 <= data_17;\n    end\n        if ( auth_20  || core_20  != fsm_111  && reg_11 ) begin\n            sig_16 <= clk_17;\n            sig_32 = tx_2;\n            err_15 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_11) (  auth_11  && rx_8 ) |-> sig_7 == chip_6 && rst_10 == hw_19 && fsm_115 == cfg_15 ;endproperty \n property name; @(negedge sys_clk_11) (  auth_11  && rx_8 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) |-> auth_20 == err_13 && sig_1 == err_5 && auth_2 == data_17 ;endproperty \n property name; @(negedge sys_clk_11) (  auth_11  && rx_8 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) |-> sig_16 == clk_17 && sig_32 == tx_2 && err_15 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_11"
    },
    {
        "Code": "if (  rst_5  || core_20  != fsm_11  || err_9 ) begin \n    data_4 = data_11;\n    cfg_6 = err_18;\n    if ( rst_18  != rst_7  && clk_3  || reg_13 ) begin\n        core_37 = core_7;\n        reg_11 = cfg_13;\n    end\n        if ( rst_4  || tx_18  || cfg_4 ) begin\n            fsm_16 = sig_3;\n            rst_8 <= err_8;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_14) (  rst_5  || core_20  != fsm_11  || err_9 ) |-> data_4 == data_11 && cfg_6 == err_18 ;endproperty \n property name; @(posedge ref_clk_14) (  rst_5  || core_20  != fsm_11  || err_9 ) &&  (  rst_18  != rst_7  && clk_3  || reg_13 ) |-> core_37 == core_7 && reg_11 == cfg_13 ;endproperty \n property name; @(posedge ref_clk_14) (  rst_5  || core_20  != fsm_11  || err_9 ) &&  (  rst_18  != rst_7  && clk_3  || reg_13 ) &&  (  rst_4  || tx_18  || cfg_4 ) |-> fsm_16 == sig_3 && rst_8 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "if (  fsm_19 ) begin \n    rst_12 <= reg_15;\n    rx_20 <= reg_19;\n    if ( sig_4  || rst_17  || data_3  && tx_12 ) begin\n        data_3 = hw_10;\n        core_2 <= cfg_2;\n    end\n        if ( fsm_12  || tx_8  != clk_118  && core_2 ) begin\n            core_118 = reg_4;\n            cfg_16 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_10) (  fsm_19 ) |-> rst_12 == reg_15 && rx_20 == reg_19 ;endproperty \n property name; @(posedge clk_signal_10) (  fsm_19 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) |-> data_3 == hw_10 && core_2 == cfg_2 ;endproperty \n property name; @(posedge clk_signal_10) (  fsm_19 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) &&  (  fsm_12  || tx_8  != clk_118  && core_2 ) |-> core_118 == reg_4 && cfg_16 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_10"
    },
    {
        "Code": "if (  rst_18  && clk_13 ) begin \n    sig_13 = core_14;\n    data_9 = sig_14;\n    data_3 <= hw_9;\n    if ( err_5  || reg_16 ) begin\n        auth_3 <= data_12;\n        tx_14 <= reg_4;\n        chip_1 <= cfg_6;\n    end\n        if ( auth_4  != rst_18 ) begin\n            core_12 = tx_12;\n            clk_3 <= err_6;\n            data_5 = hw_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_4) (  rst_18  && clk_13 ) |-> sig_13 == core_14 && data_9 == sig_14 && data_3 == hw_9 ;endproperty \n property name; @(negedge clk_in_4) (  rst_18  && clk_13 ) &&  (  err_5  || reg_16 ) |-> auth_3 == data_12 && tx_14 == reg_4 && chip_1 == cfg_6 ;endproperty \n property name; @(negedge clk_in_4) (  rst_18  && clk_13 ) &&  (  err_5  || reg_16 ) &&  (  auth_4  != rst_18 ) |-> core_12 == tx_12 && clk_3 == err_6 && data_5 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "if (  err_6  && chip_4  || fsm_3 ) begin \n    fsm_5 <= err_18;\n    if ( core_8 ) begin\n        clk_6 <= fsm_12;\n    end\n        if ( hw_19  != rx_4  && cfg_7  != core_3 ) begin\n            sig_19 <= core_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_2) (  err_6  && chip_4  || fsm_3 ) |-> fsm_5 == err_18 ;endproperty \n property name; @(posedge clock_source_2) (  err_6  && chip_4  || fsm_3 ) &&  (  core_8 ) |-> clk_6 == fsm_12 ;endproperty \n property name; @(posedge clock_source_2) (  err_6  && chip_4  || fsm_3 ) &&  (  core_8 ) &&  (  hw_19  != rx_4  && cfg_7  != core_3 ) |-> sig_19 == core_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "if (  rx_19  != auth_19  || data_5 ) begin \n    tx_8 = chip_12;\n    if ( err_15  || hw_11  != cfg_12  && tx_7 ) begin\n        auth_5 = core_19;\n    end\n        if ( rx_18  && clk_19  && hw_2 ) begin\n            core_12 = err_9;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_10) (  rx_19  != auth_19  || data_5 ) |-> tx_8 == chip_12 ;endproperty \n property name; @(posedge bus_clock_10) (  rx_19  != auth_19  || data_5 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) |-> auth_5 == core_19 ;endproperty \n property name; @(posedge bus_clock_10) (  rx_19  != auth_19  || data_5 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) &&  (  rx_18  && clk_19  && hw_2 ) |-> core_12 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "if (  chip_6  != fsm_6  && rx_18  != core_7 ) begin \n    core_16 = reg_1;\n    if ( chip_12  || data_5 ) begin\n        clk_4 = hw_18;\n    end\n        if ( rst_6  && fsm_5 ) begin\n            clk_9 <= hw_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_6) (  chip_6  != fsm_6  && rx_18  != core_7 ) |-> core_16 == reg_1 ;endproperty \n property name; @(posedge clock_ctrl_6) (  chip_6  != fsm_6  && rx_18  != core_7 ) &&  (  chip_12  || data_5 ) |-> clk_4 == hw_18 ;endproperty \n property name; @(posedge clock_ctrl_6) (  chip_6  != fsm_6  && rx_18  != core_7 ) &&  (  chip_12  || data_5 ) &&  (  rst_6  && fsm_5 ) |-> clk_9 == hw_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_6"
    },
    {
        "Code": "if (  rst_13 ) begin \n    sig_7 <= tx_6;\n    reg_115 = rst_19;\n    if ( rx_10 ) begin\n        reg_16 = tx_7;\n        rst_11 <= hw_19;\n    end\n        if ( rx_18  || tx_4  && core_1  || cfg_10 ) begin\n            sig_16 = sig_12;\n            sig_116 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_11) (  rst_13 ) |-> sig_7 == tx_6 && reg_115 == rst_19 ;endproperty \n property name; @(posedge clk_osc_11) (  rst_13 ) &&  (  rx_10 ) |-> reg_16 == tx_7 && rst_11 == hw_19 ;endproperty \n property name; @(posedge clk_osc_11) (  rst_13 ) &&  (  rx_10 ) &&  (  rx_18  || tx_4  && core_1  || cfg_10 ) |-> sig_16 == sig_12 && sig_116 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "if (  reg_13  != core_16  && err_10 ) begin \n    chip_19 = fsm_3;\n    rx_3 <= sig_11;\n    if ( rx_20  && reg_8  != rx_9 ) begin\n        fsm_4 = fsm_12;\n        err_60 <= chip_7;\n    end\n        if ( clk_8  || fsm_8  || data_4 ) begin\n            auth_8 <= tx_14;\n            chip_8 = data_12;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_14) (  reg_13  != core_16  && err_10 ) |-> chip_19 == fsm_3 && rx_3 == sig_11 ;endproperty \n property name; @(negedge pll_clk_14) (  reg_13  != core_16  && err_10 ) &&  (  rx_20  && reg_8  != rx_9 ) |-> fsm_4 == fsm_12 && err_60 == chip_7 ;endproperty \n property name; @(negedge pll_clk_14) (  reg_13  != core_16  && err_10 ) &&  (  rx_20  && reg_8  != rx_9 ) &&  (  clk_8  || fsm_8  || data_4 ) |-> auth_8 == tx_14 && chip_8 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_14"
    },
    {
        "Code": "if (  sig_9  != tx_7 ) begin \n    err_20 <= hw_15;\n    if ( cfg_70 ) begin\n        cfg_13 <= tx_15;\n    end\n        if ( core_1 ) begin\n            hw_8 = reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_1) (  sig_9  != tx_7 ) |-> err_20 == hw_15 ;endproperty \n property name; @(posedge sys_clk_1) (  sig_9  != tx_7 ) &&  (  cfg_70 ) |-> cfg_13 == tx_15 ;endproperty \n property name; @(posedge sys_clk_1) (  sig_9  != tx_7 ) &&  (  cfg_70 ) &&  (  core_1 ) |-> hw_8 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_1"
    },
    {
        "Code": "if (  core_14  && rx_5  && reg_19  && reg_18 ) begin \n    auth_16 <= fsm_26;\n    if ( rst_15  || chip_11 ) begin\n        chip_16 = chip_1;\n    end\n        if ( sig_18  && auth_14  || hw_17 ) begin\n            cfg_3 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_5) (  core_14  && rx_5  && reg_19  && reg_18 ) |-> auth_16 == fsm_26 ;endproperty \n property name; @(negedge clock_source_5) (  core_14  && rx_5  && reg_19  && reg_18 ) &&  (  rst_15  || chip_11 ) |-> chip_16 == chip_1 ;endproperty \n property name; @(negedge clock_source_5) (  core_14  && rx_5  && reg_19  && reg_18 ) &&  (  rst_15  || chip_11 ) &&  (  sig_18  && auth_14  || hw_17 ) |-> cfg_3 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "if (  core_9  || auth_7  != data_11  || cfg_12 ) begin \n    fsm_6 <= sig_3;\n    if ( err_15  || hw_11  != cfg_12  && tx_7 ) begin\n        hw_11 = rx_20;\n    end\n        if ( err_19  || fsm_115  != sig_6  || rst_5 ) begin\n            fsm_16 = cfg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_18) (  core_9  || auth_7  != data_11  || cfg_12 ) |-> fsm_6 == sig_3 ;endproperty \n property name; @(posedge clk_enable_18) (  core_9  || auth_7  != data_11  || cfg_12 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) |-> hw_11 == rx_20 ;endproperty \n property name; @(posedge clk_enable_18) (  core_9  || auth_7  != data_11  || cfg_12 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) &&  (  err_19  || fsm_115  != sig_6  || rst_5 ) |-> fsm_16 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "if (  clk_10  != cfg_8  && core_19  || rx_20 ) begin \n    tx_46 = rst_15;\n    cfg_13 <= err_11;\n    if ( err_18 ) begin\n        hw_13 = fsm_3;\n        core_18 = cfg_5;\n    end\n        if ( rst_2  != err_16 ) begin\n            err_3 <= data_17;\n            rst_52 = reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_4) (  clk_10  != cfg_8  && core_19  || rx_20 ) |-> tx_46 == rst_15 && cfg_13 == err_11 ;endproperty \n property name; @(negedge clock_ctrl_4) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  err_18 ) |-> hw_13 == fsm_3 && core_18 == cfg_5 ;endproperty \n property name; @(negedge clock_ctrl_4) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  err_18 ) &&  (  rst_2  != err_16 ) |-> err_3 == data_17 && rst_52 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_4"
    },
    {
        "Code": "if (  rst_8  && core_6  || clk_3 ) begin \n    core_147 <= err_7;\n    data_17 <= core_9;\n    cfg_7 <= rst_1;\n    if ( cfg_2  != reg_15  || hw_4  || fsm_17 ) begin\n        hw_7 = sig_1;\n        sig_14 = rst_9;\n        tx_14 <= auth_2;\n    end\n        if ( err_20  && rst_1 ) begin\n            fsm_5 = err_18;\n            sig_149 <= chip_4;\n            reg_17 = chip_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_7) (  rst_8  && core_6  || clk_3 ) |-> core_147 == err_7 && data_17 == core_9 && cfg_7 == rst_1 ;endproperty \n property name; @(posedge clk_reset_7) (  rst_8  && core_6  || clk_3 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) |-> hw_7 == sig_1 && sig_14 == rst_9 && tx_14 == auth_2 ;endproperty \n property name; @(posedge clk_reset_7) (  rst_8  && core_6  || clk_3 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) &&  (  err_20  && rst_1 ) |-> fsm_5 == err_18 && sig_149 == chip_4 && reg_17 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_7"
    },
    {
        "Code": "if (  err_11  || clk_5 ) begin \n    cfg_9 = sig_1;\n    core_18 <= fsm_19;\n    hw_3 = tx_6;\n    if ( data_4 ) begin\n        rst_4 = sig_8;\n        chip_15 = rx_12;\n        chip_79 <= auth_2;\n    end\n        if ( cfg_20  != sig_19  && data_10  || rx_11 ) begin\n            rx_11 = chip_19;\n            sig_1 <= sig_4;\n            rst_2 = tx_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_15) (  err_11  || clk_5 ) |-> cfg_9 == sig_1 && core_18 == fsm_19 && hw_3 == tx_6 ;endproperty \n property name; @(negedge clk_osc_15) (  err_11  || clk_5 ) &&  (  data_4 ) |-> rst_4 == sig_8 && chip_15 == rx_12 && chip_79 == auth_2 ;endproperty \n property name; @(negedge clk_osc_15) (  err_11  || clk_5 ) &&  (  data_4 ) &&  (  cfg_20  != sig_19  && data_10  || rx_11 ) |-> rx_11 == chip_19 && sig_1 == sig_4 && rst_2 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "if (  fsm_20  != core_17  || rst_16  && core_18 ) begin \n    chip_109 = fsm_8;\n    if ( reg_2  != hw_1 ) begin\n        fsm_18 = data_6;\n    end\n        if ( err_7  != chip_12  && auth_14  != rst_11 ) begin\n            hw_17 <= reg_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_15) (  fsm_20  != core_17  || rst_16  && core_18 ) |-> chip_109 == fsm_8 ;endproperty \n property name; @(posedge clk_in_15) (  fsm_20  != core_17  || rst_16  && core_18 ) &&  (  reg_2  != hw_1 ) |-> fsm_18 == data_6 ;endproperty \n property name; @(posedge clk_in_15) (  fsm_20  != core_17  || rst_16  && core_18 ) &&  (  reg_2  != hw_1 ) &&  (  err_7  != chip_12  && auth_14  != rst_11 ) |-> hw_17 == reg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "if (  core_18 ) begin \n    rst_6 = rx_13;\n    err_19 = data_17;\n    err_6 = sig_6;\n    if ( tx_2  && fsm_52 ) begin\n        fsm_18 = fsm_9;\n        cfg_12 = rx_6;\n        sig_16 <= tx_7;\n    end\n        if ( hw_1  || tx_17  && rx_90 ) begin\n            cfg_2 <= cfg_18;\n            sig_9 = cfg_11;\n            tx_11 = err_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_12) (  core_18 ) |-> rst_6 == rx_13 && err_19 == data_17 && err_6 == sig_6 ;endproperty \n property name; @(posedge clk_in_12) (  core_18 ) &&  (  tx_2  && fsm_52 ) |-> fsm_18 == fsm_9 && cfg_12 == rx_6 && sig_16 == tx_7 ;endproperty \n property name; @(posedge clk_in_12) (  core_18 ) &&  (  tx_2  && fsm_52 ) &&  (  hw_1  || tx_17  && rx_90 ) |-> cfg_2 == cfg_18 && sig_9 == cfg_11 && tx_11 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "if (  err_12  || cfg_11 ) begin \n    rst_16 <= auth_13;\n    if ( err_4 ) begin\n        err_19 <= tx_19;\n    end\n        if ( core_12  != rst_14 ) begin\n            tx_6 = cfg_9;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) (  err_12  || cfg_11 ) |-> rst_16 == auth_13 ;endproperty \n property name; @(negedge pll_clk_1) (  err_12  || cfg_11 ) &&  (  err_4 ) |-> err_19 == tx_19 ;endproperty \n property name; @(negedge pll_clk_1) (  err_12  || cfg_11 ) &&  (  err_4 ) &&  (  core_12  != rst_14 ) |-> tx_6 == cfg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if (  data_15  && hw_3  != cfg_10 ) begin \n    clk_8 <= clk_11;\n    if ( cfg_53  != clk_55  && chip_5  && data_55 ) begin\n        data_6 = hw_4;\n    end\n        if ( rx_3  || auth_6  && reg_20 ) begin\n            core_147 <= fsm_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_16) (  data_15  && hw_3  != cfg_10 ) |-> clk_8 == clk_11 ;endproperty \n property name; @(negedge clk_in_16) (  data_15  && hw_3  != cfg_10 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) |-> data_6 == hw_4 ;endproperty \n property name; @(negedge clk_in_16) (  data_15  && hw_3  != cfg_10 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) &&  (  rx_3  || auth_6  && reg_20 ) |-> core_147 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_16"
    },
    {
        "Code": "if (  hw_12  || chip_17  != chip_10  || auth_20 ) begin \n    auth_9 <= clk_17;\n    if ( err_5  || reg_12  != chip_20  && sig_8 ) begin\n        tx_115 = hw_10;\n    end\n        if ( rst_20  != fsm_114  && fsm_13  != cfg_5 ) begin\n            core_1 = hw_8;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  hw_12  || chip_17  != chip_10  || auth_20 ) |-> auth_9 == clk_17 ;endproperty \n property name; @(negedge main_clk_3) (  hw_12  || chip_17  != chip_10  || auth_20 ) &&  (  err_5  || reg_12  != chip_20  && sig_8 ) |-> tx_115 == hw_10 ;endproperty \n property name; @(negedge main_clk_3) (  hw_12  || chip_17  != chip_10  || auth_20 ) &&  (  err_5  || reg_12  != chip_20  && sig_8 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) |-> core_1 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if (  rst_19  || reg_1  && auth_9  || clk_1 ) begin \n    reg_58 <= sig_4;\n    if ( cfg_5  || sig_10  != core_9  || rst_9 ) begin\n        fsm_8 <= core_1;\n    end\n        if ( err_3  != rx_10 ) begin\n            chip_5 = fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_12) (  rst_19  || reg_1  && auth_9  || clk_1 ) |-> reg_58 == sig_4 ;endproperty \n property name; @(posedge clk_in_12) (  rst_19  || reg_1  && auth_9  || clk_1 ) &&  (  cfg_5  || sig_10  != core_9  || rst_9 ) |-> fsm_8 == core_1 ;endproperty \n property name; @(posedge clk_in_12) (  rst_19  || reg_1  && auth_9  || clk_1 ) &&  (  cfg_5  || sig_10  != core_9  || rst_9 ) &&  (  err_3  != rx_10 ) |-> chip_5 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "if (  core_11  != tx_1  || hw_19 ) begin \n    sig_12 <= rx_17;\n    if ( reg_18  != chip_9  || sig_5  && rst_2 ) begin\n        err_18 <= chip_7;\n    end\n        if ( sig_2020 ) begin\n            rst_8 = fsm_3;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_8) (  core_11  != tx_1  || hw_19 ) |-> sig_12 == rx_17 ;endproperty \n property name; @(posedge pll_clk_8) (  core_11  != tx_1  || hw_19 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) |-> err_18 == chip_7 ;endproperty \n property name; @(posedge pll_clk_8) (  core_11  != tx_1  || hw_19 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) &&  (  sig_2020 ) |-> rst_8 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "if (  reg_4 ) begin \n    core_75 <= err_4;\n    rst_120 = clk_3;\n    sig_32 = clk_4;\n    if ( hw_13  && hw_3  && sig_4 ) begin\n        cfg_183 = rx_2;\n        tx_11 = tx_2;\n        err_3 <= cfg_6;\n    end\n        if ( fsm_2  != tx_13 ) begin\n            sig_13 = chip_1;\n            cfg_13 <= reg_9;\n            tx_27 = hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_6) (  reg_4 ) |-> core_75 == err_4 && rst_120 == clk_3 && sig_32 == clk_4 ;endproperty \n property name; @(negedge cpu_clock_6) (  reg_4 ) &&  (  hw_13  && hw_3  && sig_4 ) |-> cfg_183 == rx_2 && tx_11 == tx_2 && err_3 == cfg_6 ;endproperty \n property name; @(negedge cpu_clock_6) (  reg_4 ) &&  (  hw_13  && hw_3  && sig_4 ) &&  (  fsm_2  != tx_13 ) |-> sig_13 == chip_1 && cfg_13 == reg_9 && tx_27 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "if (  clk_10  != hw_19  && core_16  || rx_16 ) begin \n    tx_19 <= clk_5;\n    rst_18 <= auth_2;\n    hw_6 <= reg_6;\n    if ( sig_18  || auth_9  || cfg_17  || auth_3 ) begin\n        err_9 <= err_10;\n        reg_10 = auth_6;\n        fsm_7 = reg_9;\n    end\n        if ( fsm_14  || reg_8  != chip_6 ) begin\n            clk_1 <= clk_12;\n            rst_16 <= reg_12;\n            auth_12 <= core_14;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_4) (  clk_10  != hw_19  && core_16  || rx_16 ) |-> tx_19 == clk_5 && rst_18 == auth_2 && hw_6 == reg_6 ;endproperty \n property name; @(negedge pll_clk_4) (  clk_10  != hw_19  && core_16  || rx_16 ) &&  (  sig_18  || auth_9  || cfg_17  || auth_3 ) |-> err_9 == err_10 && reg_10 == auth_6 && fsm_7 == reg_9 ;endproperty \n property name; @(negedge pll_clk_4) (  clk_10  != hw_19  && core_16  || rx_16 ) &&  (  sig_18  || auth_9  || cfg_17  || auth_3 ) &&  (  fsm_14  || reg_8  != chip_6 ) |-> clk_1 == clk_12 && rst_16 == reg_12 && auth_12 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_4"
    },
    {
        "Code": "if (  chip_16 ) begin \n    core_2 <= fsm_4;\n    auth_19 = reg_6;\n    data_116 = rst_14;\n    if ( core_1  != tx_15  || tx_2 ) begin\n        hw_3 = cfg_13;\n        tx_13 <= core_96;\n        cfg_16 = clk_19;\n    end\n        if ( err_4  || sig_78  && fsm_3 ) begin\n            rst_7 = sig_8;\n            hw_8 <= auth_15;\n            hw_13 <= rst_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_13) (  chip_16 ) |-> core_2 == fsm_4 && auth_19 == reg_6 && data_116 == rst_14 ;endproperty \n property name; @(negedge clk_osc_13) (  chip_16 ) &&  (  core_1  != tx_15  || tx_2 ) |-> hw_3 == cfg_13 && tx_13 == core_96 && cfg_16 == clk_19 ;endproperty \n property name; @(negedge clk_osc_13) (  chip_16 ) &&  (  core_1  != tx_15  || tx_2 ) &&  (  err_4  || sig_78  && fsm_3 ) |-> rst_7 == sig_8 && hw_8 == auth_15 && hw_13 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_13"
    },
    {
        "Code": "if (  sig_1  || rx_9  && hw_20 ) begin \n    cfg_10 <= fsm_4;\n    fsm_3 <= data_98;\n    if ( cfg_7 ) begin\n        auth_20 <= tx_20;\n        hw_6 <= auth_9;\n    end\n        if ( fsm_1  || cfg_19  != chip_2 ) begin\n            core_19 <= err_5;\n            data_9 = rx_5;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_11) (  sig_1  || rx_9  && hw_20 ) |-> cfg_10 == fsm_4 && fsm_3 == data_98 ;endproperty \n property name; @(posedge ref_clk_11) (  sig_1  || rx_9  && hw_20 ) &&  (  cfg_7 ) |-> auth_20 == tx_20 && hw_6 == auth_9 ;endproperty \n property name; @(posedge ref_clk_11) (  sig_1  || rx_9  && hw_20 ) &&  (  cfg_7 ) &&  (  fsm_1  || cfg_19  != chip_2 ) |-> core_19 == err_5 && data_9 == rx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_11"
    },
    {
        "Code": "if (  hw_10 ) begin \n    cfg_6 <= data_17;\n    sig_2 = data_4;\n    if ( rst_1  || sig_11  && data_20 ) begin\n        fsm_100 = clk_17;\n        rx_19 <= clk_2;\n    end\n        if ( data_8  != auth_1  || fsm_6  && err_11 ) begin\n            err_16 = rst_4;\n            cfg_17 = chip_7;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_8) (  hw_10 ) |-> cfg_6 == data_17 && sig_2 == data_4 ;endproperty \n property name; @(posedge core_clock_8) (  hw_10 ) &&  (  rst_1  || sig_11  && data_20 ) |-> fsm_100 == clk_17 && rx_19 == clk_2 ;endproperty \n property name; @(posedge core_clock_8) (  hw_10 ) &&  (  rst_1  || sig_11  && data_20 ) &&  (  data_8  != auth_1  || fsm_6  && err_11 ) |-> err_16 == rst_4 && cfg_17 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_8"
    },
    {
        "Code": "if (  data_2  || reg_6  || hw_8  && core_11 ) begin \n    data_155 <= sig_18;\n    if ( reg_20  && hw_20 ) begin\n        data_185 = auth_12;\n    end\n        if ( tx_1  != core_18 ) begin\n            fsm_16 = cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_19) (  data_2  || reg_6  || hw_8  && core_11 ) |-> data_155 == sig_18 ;endproperty \n property name; @(posedge bus_clock_19) (  data_2  || reg_6  || hw_8  && core_11 ) &&  (  reg_20  && hw_20 ) |-> data_185 == auth_12 ;endproperty \n property name; @(posedge bus_clock_19) (  data_2  || reg_6  || hw_8  && core_11 ) &&  (  reg_20  && hw_20 ) &&  (  tx_1  != core_18 ) |-> fsm_16 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_19"
    },
    {
        "Code": "if (  hw_6  != sig_9 ) begin \n    reg_20 <= cfg_17;\n    reg_118 <= fsm_19;\n    if ( sig_7  && auth_14  || hw_17 ) begin\n        hw_1 <= core_7;\n        sig_172 = chip_1;\n    end\n        if ( rst_4  || rst_19 ) begin\n            core_1 <= core_16;\n            fsm_16 = fsm_16;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_9) (  hw_6  != sig_9 ) |-> reg_20 == cfg_17 && reg_118 == fsm_19 ;endproperty \n property name; @(posedge clock_div_9) (  hw_6  != sig_9 ) &&  (  sig_7  && auth_14  || hw_17 ) |-> hw_1 == core_7 && sig_172 == chip_1 ;endproperty \n property name; @(posedge clock_div_9) (  hw_6  != sig_9 ) &&  (  sig_7  && auth_14  || hw_17 ) &&  (  rst_4  || rst_19 ) |-> core_1 == core_16 && fsm_16 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "if (  tx_19  || hw_4  && core_3  && fsm_20 ) begin \n    data_3 = cfg_6;\n    if ( fsm_1  && data_10  || err_1  && rx_11 ) begin\n        tx_1010 = hw_123;\n    end\n        if ( chip_120  && clk_5  != hw_16 ) begin\n            sig_12 <= data_8;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_12) (  tx_19  || hw_4  && core_3  && fsm_20 ) |-> data_3 == cfg_6 ;endproperty \n property name; @(posedge bus_clock_12) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) |-> tx_1010 == hw_123 ;endproperty \n property name; @(posedge bus_clock_12) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) &&  (  chip_120  && clk_5  != hw_16 ) |-> sig_12 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_12"
    },
    {
        "Code": "if (  fsm_19  || clk_15  != core_4 ) begin \n    rst_120 <= auth_115;\n    hw_15 <= cfg_17;\n    core_5 <= reg_4;\n    if ( err_11  && tx_11  || data_8  != rst_14 ) begin\n        data_3 <= err_5;\n        data_9 <= cfg_19;\n        rx_5 = err_16;\n    end\n        if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n            clk_43 = core_2;\n            clk_5 <= data_15;\n            chip_18 <= reg_19;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_9) (  fsm_19  || clk_15  != core_4 ) |-> rst_120 == auth_115 && hw_15 == cfg_17 && core_5 == reg_4 ;endproperty \n property name; @(negedge ref_clk_9) (  fsm_19  || clk_15  != core_4 ) &&  (  err_11  && tx_11  || data_8  != rst_14 ) |-> data_3 == err_5 && data_9 == cfg_19 && rx_5 == err_16 ;endproperty \n property name; @(negedge ref_clk_9) (  fsm_19  || clk_15  != core_4 ) &&  (  err_11  && tx_11  || data_8  != rst_14 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> clk_43 == core_2 && clk_5 == data_15 && chip_18 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "if (  reg_7  && rx_20  && tx_16 ) begin \n    hw_10 = chip_1;\n    if ( rst_19 ) begin\n        data_203 <= cfg_18;\n    end\n        if ( err_16  && data_16  && auth_13 ) begin\n            core_6 <= chip_1;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_20) (  reg_7  && rx_20  && tx_16 ) |-> hw_10 == chip_1 ;endproperty \n property name; @(posedge pll_clk_20) (  reg_7  && rx_20  && tx_16 ) &&  (  rst_19 ) |-> data_203 == cfg_18 ;endproperty \n property name; @(posedge pll_clk_20) (  reg_7  && rx_20  && tx_16 ) &&  (  rst_19 ) &&  (  err_16  && data_16  && auth_13 ) |-> core_6 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_20"
    },
    {
        "Code": "if (  rst_11  != chip_15 ) begin \n    err_195 = rst_14;\n    if ( hw_1  || fsm_17  || clk_11 ) begin\n        hw_5 <= auth_16;\n    end\n        if ( fsm_17 ) begin\n            tx_10 <= reg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_17) (  rst_11  != chip_15 ) |-> err_195 == rst_14 ;endproperty \n property name; @(posedge clk_osc_17) (  rst_11  != chip_15 ) &&  (  hw_1  || fsm_17  || clk_11 ) |-> hw_5 == auth_16 ;endproperty \n property name; @(posedge clk_osc_17) (  rst_11  != chip_15 ) &&  (  hw_1  || fsm_17  || clk_11 ) &&  (  fsm_17 ) |-> tx_10 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "if (  rx_16  != cfg_18  || auth_1 ) begin \n    clk_18 <= hw_7;\n    rst_10 <= reg_6;\n    auth_5 = chip_20;\n    if ( auth_19  != fsm_20  || core_10  || chip_19 ) begin\n        fsm_12 <= hw_2;\n        chip_20 <= hw_1;\n        hw_19 <= err_2;\n    end\n        if ( rst_11  || tx_9  || reg_9 ) begin\n            reg_5 <= hw_4;\n            hw_9 <= cfg_1;\n            data_15 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_14) (  rx_16  != cfg_18  || auth_1 ) |-> clk_18 == hw_7 && rst_10 == reg_6 && auth_5 == chip_20 ;endproperty \n property name; @(posedge clk_signal_14) (  rx_16  != cfg_18  || auth_1 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) |-> fsm_12 == hw_2 && chip_20 == hw_1 && hw_19 == err_2 ;endproperty \n property name; @(posedge clk_signal_14) (  rx_16  != cfg_18  || auth_1 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> reg_5 == hw_4 && hw_9 == cfg_1 && data_15 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_14"
    },
    {
        "Code": "if (  reg_1  != tx_7 ) begin \n    core_3 = err_1;\n    if ( cfg_6  != reg_19 ) begin\n        hw_17 = err_20;\n    end\n        if ( err_5  != chip_6  || rx_8 ) begin\n            err_7 = fsm_15;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_20) (  reg_1  != tx_7 ) |-> core_3 == err_1 ;endproperty \n property name; @(posedge core_clock_20) (  reg_1  != tx_7 ) &&  (  cfg_6  != reg_19 ) |-> hw_17 == err_20 ;endproperty \n property name; @(posedge core_clock_20) (  reg_1  != tx_7 ) &&  (  cfg_6  != reg_19 ) &&  (  err_5  != chip_6  || rx_8 ) |-> err_7 == fsm_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "if (  core_12  && hw_12  != cfg_16 ) begin \n    cfg_52 <= err_15;\n    rx_19 <= sig_19;\n    if ( hw_3 ) begin\n        tx_1010 = data_1;\n        core_20 <= reg_4;\n    end\n        if ( tx_10  != rx_3  || hw_16 ) begin\n            data_1 <= auth_9;\n            sig_12 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_3) (  core_12  && hw_12  != cfg_16 ) |-> cfg_52 == err_15 && rx_19 == sig_19 ;endproperty \n property name; @(posedge main_clk_3) (  core_12  && hw_12  != cfg_16 ) &&  (  hw_3 ) |-> tx_1010 == data_1 && core_20 == reg_4 ;endproperty \n property name; @(posedge main_clk_3) (  core_12  && hw_12  != cfg_16 ) &&  (  hw_3 ) &&  (  tx_10  != rx_3  || hw_16 ) |-> data_1 == auth_9 && sig_12 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_3"
    },
    {
        "Code": "if (  tx_2  != err_12  && hw_2 ) begin \n    tx_6 <= err_2;\n    err_4 = sig_16;\n    if ( rst_8  && tx_19 ) begin\n        rx_10 <= chip_99;\n        cfg_5 = auth_19;\n    end\n        if ( tx_17  && hw_2  != core_18 ) begin\n            reg_16 <= clk_4;\n            clk_14 <= sig_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_15) (  tx_2  != err_12  && hw_2 ) |-> tx_6 == err_2 && err_4 == sig_16 ;endproperty \n property name; @(negedge clk_in_15) (  tx_2  != err_12  && hw_2 ) &&  (  rst_8  && tx_19 ) |-> rx_10 == chip_99 && cfg_5 == auth_19 ;endproperty \n property name; @(negedge clk_in_15) (  tx_2  != err_12  && hw_2 ) &&  (  rst_8  && tx_19 ) &&  (  tx_17  && hw_2  != core_18 ) |-> reg_16 == clk_4 && clk_14 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_15"
    },
    {
        "Code": "if (  hw_12 ) begin \n    auth_204 <= chip_15;\n    data_10 <= err_11;\n    if ( fsm_18  != cfg_12  && rst_14 ) begin\n        hw_14 <= rst_13;\n        tx_18 <= tx_20;\n    end\n        if ( rx_4  != data_4 ) begin\n            clk_1 = rst_14;\n            fsm_2 <= rst_7;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_14) (  hw_12 ) |-> auth_204 == chip_15 && data_10 == err_11 ;endproperty \n property name; @(posedge ref_clk_14) (  hw_12 ) &&  (  fsm_18  != cfg_12  && rst_14 ) |-> hw_14 == rst_13 && tx_18 == tx_20 ;endproperty \n property name; @(posedge ref_clk_14) (  hw_12 ) &&  (  fsm_18  != cfg_12  && rst_14 ) &&  (  rx_4  != data_4 ) |-> clk_1 == rst_14 && fsm_2 == rst_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "if (  rx_18 ) begin \n    tx_7 <= reg_5;\n    hw_18 <= core_13;\n    rx_6 <= fsm_2;\n    if ( auth_2  || cfg_2  && core_20 ) begin\n        chip_110 = hw_5;\n        err_18 = rst_10;\n        hw_38 = rst_15;\n    end\n        if ( tx_5  && sig_13  || tx_13  != cfg_10 ) begin\n            rst_116 = tx_20;\n            fsm_3 = hw_5;\n            clk_16 = core_1;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_20) (  rx_18 ) |-> tx_7 == reg_5 && hw_18 == core_13 && rx_6 == fsm_2 ;endproperty \n property name; @(negedge core_clock_20) (  rx_18 ) &&  (  auth_2  || cfg_2  && core_20 ) |-> chip_110 == hw_5 && err_18 == rst_10 && hw_38 == rst_15 ;endproperty \n property name; @(negedge core_clock_20) (  rx_18 ) &&  (  auth_2  || cfg_2  && core_20 ) &&  (  tx_5  && sig_13  || tx_13  != cfg_10 ) |-> rst_116 == tx_20 && fsm_3 == hw_5 && clk_16 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "if (  cfg_13  || hw_6  || data_16  && fsm_10 ) begin \n    data_5 = fsm_26;\n    if ( err_17  || core_6  != rx_16  || auth_5 ) begin\n        sig_3 = reg_12;\n    end\n        if ( reg_13  || cfg_17 ) begin\n            tx_114 = tx_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_19) (  cfg_13  || hw_6  || data_16  && fsm_10 ) |-> data_5 == fsm_26 ;endproperty \n property name; @(negedge clk_enable_19) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  err_17  || core_6  != rx_16  || auth_5 ) |-> sig_3 == reg_12 ;endproperty \n property name; @(negedge clk_enable_19) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  err_17  || core_6  != rx_16  || auth_5 ) &&  (  reg_13  || cfg_17 ) |-> tx_114 == tx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "if (  auth_12  || rx_7  != tx_4 ) begin \n    data_18 = auth_13;\n    err_60 <= err_1;\n    if ( rx_8  || data_7  != reg_17  || rst_8 ) begin\n        err_12 <= tx_5;\n        chip_2 <= tx_18;\n    end\n        if ( clk_16  && hw_1 ) begin\n            chip_1 <= auth_12;\n            hw_19 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_4) (  auth_12  || rx_7  != tx_4 ) |-> data_18 == auth_13 && err_60 == err_1 ;endproperty \n property name; @(posedge clk_osc_4) (  auth_12  || rx_7  != tx_4 ) &&  (  rx_8  || data_7  != reg_17  || rst_8 ) |-> err_12 == tx_5 && chip_2 == tx_18 ;endproperty \n property name; @(posedge clk_osc_4) (  auth_12  || rx_7  != tx_4 ) &&  (  rx_8  || data_7  != reg_17  || rst_8 ) &&  (  clk_16  && hw_1 ) |-> chip_1 == auth_12 && hw_19 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_4"
    },
    {
        "Code": "if (  rx_12  && err_6  && rx_1 ) begin \n    sig_9 = sig_3;\n    hw_14 = core_6;\n    clk_14 <= reg_2;\n    if ( sig_16  != fsm_18  && rst_19 ) begin\n        clk_7 = rx_14;\n        data_178 = cfg_19;\n        rst_1 = fsm_1;\n    end\n        if ( core_1  != tx_12  && cfg_14 ) begin\n            sig_17 <= chip_6;\n            data_18 = sig_6;\n            rx_114 <= clk_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_19) (  rx_12  && err_6  && rx_1 ) |-> sig_9 == sig_3 && hw_14 == core_6 && clk_14 == reg_2 ;endproperty \n property name; @(posedge clk_in_19) (  rx_12  && err_6  && rx_1 ) &&  (  sig_16  != fsm_18  && rst_19 ) |-> clk_7 == rx_14 && data_178 == cfg_19 && rst_1 == fsm_1 ;endproperty \n property name; @(posedge clk_in_19) (  rx_12  && err_6  && rx_1 ) &&  (  sig_16  != fsm_18  && rst_19 ) &&  (  core_1  != tx_12  && cfg_14 ) |-> sig_17 == chip_6 && data_18 == sig_6 && rx_114 == clk_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_19"
    },
    {
        "Code": "if (  cfg_7  && err_11  && reg_2  || clk_11 ) begin \n    err_12 <= sig_12;\n    if ( cfg_7  || cfg_7 ) begin\n        tx_117 = reg_1;\n    end\n        if ( tx_2  && fsm_52 ) begin\n            cfg_4 = err_13;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_15) (  cfg_7  && err_11  && reg_2  || clk_11 ) |-> err_12 == sig_12 ;endproperty \n property name; @(negedge bus_clock_15) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  cfg_7  || cfg_7 ) |-> tx_117 == reg_1 ;endproperty \n property name; @(negedge bus_clock_15) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  cfg_7  || cfg_7 ) &&  (  tx_2  && fsm_52 ) |-> cfg_4 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "if (  rst_16 ) begin \n    clk_19 = fsm_17;\n    fsm_14 <= auth_20;\n    chip_16 = core_13;\n    if ( tx_20  && err_7 ) begin\n        cfg_12 <= sig_14;\n        chip_1 = fsm_8;\n        err_16 = tx_15;\n    end\n        if ( chip_12 ) begin\n            fsm_16 = hw_14;\n            data_2 = sig_12;\n            err_7 <= cfg_7;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_8) (  rst_16 ) |-> clk_19 == fsm_17 && fsm_14 == auth_20 && chip_16 == core_13 ;endproperty \n property name; @(negedge clock_ctrl_8) (  rst_16 ) &&  (  tx_20  && err_7 ) |-> cfg_12 == sig_14 && chip_1 == fsm_8 && err_16 == tx_15 ;endproperty \n property name; @(negedge clock_ctrl_8) (  rst_16 ) &&  (  tx_20  && err_7 ) &&  (  chip_12 ) |-> fsm_16 == hw_14 && data_2 == sig_12 && err_7 == cfg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "if (  reg_20  && tx_4  != data_15  || auth_4 ) begin \n    core_3 = hw_9;\n    if ( rx_1  || clk_10  && data_9 ) begin\n        auth_5 <= clk_2;\n    end\n        if ( auth_6  || sig_19  && rst_13 ) begin\n            cfg_19 <= rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_19) (  reg_20  && tx_4  != data_15  || auth_4 ) |-> core_3 == hw_9 ;endproperty \n property name; @(negedge sys_clk_19) (  reg_20  && tx_4  != data_15  || auth_4 ) &&  (  rx_1  || clk_10  && data_9 ) |-> auth_5 == clk_2 ;endproperty \n property name; @(negedge sys_clk_19) (  reg_20  && tx_4  != data_15  || auth_4 ) &&  (  rx_1  || clk_10  && data_9 ) &&  (  auth_6  || sig_19  && rst_13 ) |-> cfg_19 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "if (  chip_5 ) begin \n    tx_7 = auth_16;\n    clk_4 <= cfg_19;\n    reg_7 <= reg_8;\n    if ( core_5  != rx_16  || clk_12  || core_6 ) begin\n        tx_13 = fsm_20;\n        core_12 <= core_16;\n        data_20 = chip_9;\n    end\n        if ( rst_18  != core_9  && data_17 ) begin\n            rx_9 <= reg_18;\n            rx_8 = data_11;\n            tx_17 = cfg_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_18) (  chip_5 ) |-> tx_7 == auth_16 && clk_4 == cfg_19 && reg_7 == reg_8 ;endproperty \n property name; @(negedge clock_ctrl_18) (  chip_5 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) |-> tx_13 == fsm_20 && core_12 == core_16 && data_20 == chip_9 ;endproperty \n property name; @(negedge clock_ctrl_18) (  chip_5 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) &&  (  rst_18  != core_9  && data_17 ) |-> rx_9 == reg_18 && rx_8 == data_11 && tx_17 == cfg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_18"
    },
    {
        "Code": "if (  hw_15  != cfg_13  || tx_17  || cfg_4 ) begin \n    fsm_18 = sig_11;\n    fsm_5 <= tx_4;\n    if ( err_7  || cfg_19  || sig_10 ) begin\n        err_4 = clk_2;\n        tx_117 <= core_96;\n    end\n        if ( clk_15  != rst_7  && err_12  != sig_1 ) begin\n            auth_12 = rx_18;\n            auth_1 <= clk_9;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_12) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) |-> fsm_18 == sig_11 && fsm_5 == tx_4 ;endproperty \n property name; @(negedge fast_clk_12) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  err_7  || cfg_19  || sig_10 ) |-> err_4 == clk_2 && tx_117 == core_96 ;endproperty \n property name; @(negedge fast_clk_12) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  err_7  || cfg_19  || sig_10 ) &&  (  clk_15  != rst_7  && err_12  != sig_1 ) |-> auth_12 == rx_18 && auth_1 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_12"
    },
    {
        "Code": "if (  auth_2  != cfg_2  || sig_2  != reg_3 ) begin \n    sig_16 <= cfg_5;\n    data_8 = fsm_4;\n    if ( chip_3  || chip_12 ) begin\n        fsm_112 = reg_11;\n        chip_18 <= err_17;\n    end\n        if ( cfg_10 ) begin\n            fsm_4 <= chip_4;\n            core_20 = reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_14) (  auth_2  != cfg_2  || sig_2  != reg_3 ) |-> sig_16 == cfg_5 && data_8 == fsm_4 ;endproperty \n property name; @(posedge ref_clk_14) (  auth_2  != cfg_2  || sig_2  != reg_3 ) &&  (  chip_3  || chip_12 ) |-> fsm_112 == reg_11 && chip_18 == err_17 ;endproperty \n property name; @(posedge ref_clk_14) (  auth_2  != cfg_2  || sig_2  != reg_3 ) &&  (  chip_3  || chip_12 ) &&  (  cfg_10 ) |-> fsm_4 == chip_4 && core_20 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "if (  sig_13 ) begin \n    cfg_10 <= chip_14;\n    if ( cfg_10  != rx_8  && data_1  && tx_12 ) begin\n        chip_17 <= cfg_11;\n    end\n        if ( hw_117  && rx_7  != err_14  || err_12 ) begin\n            core_19 = err_7;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_9) (  sig_13 ) |-> cfg_10 == chip_14 ;endproperty \n property name; @(negedge fast_clk_9) (  sig_13 ) &&  (  cfg_10  != rx_8  && data_1  && tx_12 ) |-> chip_17 == cfg_11 ;endproperty \n property name; @(negedge fast_clk_9) (  sig_13 ) &&  (  cfg_10  != rx_8  && data_1  && tx_12 ) &&  (  hw_117  && rx_7  != err_14  || err_12 ) |-> core_19 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_9"
    },
    {
        "Code": "if (  chip_15  != err_6  && tx_11  || cfg_4 ) begin \n    hw_5 = cfg_19;\n    if ( auth_9  || data_20  && err_10  != core_19 ) begin\n        core_8 = tx_8;\n    end\n        if ( fsm_18  && rx_9  != sig_13  && sig_6 ) begin\n            fsm_17 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_19) (  chip_15  != err_6  && tx_11  || cfg_4 ) |-> hw_5 == cfg_19 ;endproperty \n property name; @(posedge clock_ctrl_19) (  chip_15  != err_6  && tx_11  || cfg_4 ) &&  (  auth_9  || data_20  && err_10  != core_19 ) |-> core_8 == tx_8 ;endproperty \n property name; @(posedge clock_ctrl_19) (  chip_15  != err_6  && tx_11  || cfg_4 ) &&  (  auth_9  || data_20  && err_10  != core_19 ) &&  (  fsm_18  && rx_9  != sig_13  && sig_6 ) |-> fsm_17 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "if (  auth_13  != core_1  && err_12 ) begin \n    clk_20 <= tx_2;\n    reg_12 <= auth_50;\n    reg_9 <= sig_16;\n    if ( tx_12  != reg_16  || tx_9 ) begin\n        clk_7 <= cfg_20;\n        core_147 = clk_5;\n        clk_5 <= data_12;\n    end\n        if ( cfg_8  || rx_1  || clk_13  && sig_20 ) begin\n            chip_109 <= chip_3;\n            fsm_115 <= chip_9;\n            sig_11 = err_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_19) (  auth_13  != core_1  && err_12 ) |-> clk_20 == tx_2 && reg_12 == auth_50 && reg_9 == sig_16 ;endproperty \n property name; @(negedge clk_out_19) (  auth_13  != core_1  && err_12 ) &&  (  tx_12  != reg_16  || tx_9 ) |-> clk_7 == cfg_20 && core_147 == clk_5 && clk_5 == data_12 ;endproperty \n property name; @(negedge clk_out_19) (  auth_13  != core_1  && err_12 ) &&  (  tx_12  != reg_16  || tx_9 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_20 ) |-> chip_109 == chip_3 && fsm_115 == chip_9 && sig_11 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_19"
    },
    {
        "Code": "if (  tx_2  && reg_13 ) begin \n    rst_11 <= sig_12;\n    chip_17 = rst_20;\n    if ( data_1  != core_6  && data_120 ) begin\n        auth_1 = cfg_4;\n        fsm_15 = reg_9;\n    end\n        if ( clk_18  != auth_14  || rx_8  && core_9 ) begin\n            core_112 = fsm_7;\n            reg_115 <= fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_3) (  tx_2  && reg_13 ) |-> rst_11 == sig_12 && chip_17 == rst_20 ;endproperty \n property name; @(posedge clk_enable_3) (  tx_2  && reg_13 ) &&  (  data_1  != core_6  && data_120 ) |-> auth_1 == cfg_4 && fsm_15 == reg_9 ;endproperty \n property name; @(posedge clk_enable_3) (  tx_2  && reg_13 ) &&  (  data_1  != core_6  && data_120 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) |-> core_112 == fsm_7 && reg_115 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "if (  err_1 ) begin \n    auth_13 <= rst_4;\n    fsm_15 <= chip_9;\n    if ( clk_6  || data_11 ) begin\n        chip_8 <= err_11;\n        data_17 = fsm_1;\n    end\n        if ( data_119  != err_119 ) begin\n            auth_204 <= chip_7;\n            clk_118 = reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_2) (  err_1 ) |-> auth_13 == rst_4 && fsm_15 == chip_9 ;endproperty \n property name; @(posedge sys_clk_2) (  err_1 ) &&  (  clk_6  || data_11 ) |-> chip_8 == err_11 && data_17 == fsm_1 ;endproperty \n property name; @(posedge sys_clk_2) (  err_1 ) &&  (  clk_6  || data_11 ) &&  (  data_119  != err_119 ) |-> auth_204 == chip_7 && clk_118 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_2"
    },
    {
        "Code": "if (  fsm_16 ) begin \n    chip_79 = reg_12;\n    hw_13 = rx_11;\n    reg_173 <= core_10;\n    if ( hw_15 ) begin\n        fsm_1 <= rx_15;\n        hw_7 <= data_18;\n        tx_5 <= fsm_20;\n    end\n        if ( rst_3  != clk_33  || fsm_37  || hw_32 ) begin\n            hw_79 = tx_18;\n            reg_15 <= chip_12;\n            clk_118 <= clk_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_8) (  fsm_16 ) |-> chip_79 == reg_12 && hw_13 == rx_11 && reg_173 == core_10 ;endproperty \n property name; @(posedge clk_signal_8) (  fsm_16 ) &&  (  hw_15 ) |-> fsm_1 == rx_15 && hw_7 == data_18 && tx_5 == fsm_20 ;endproperty \n property name; @(posedge clk_signal_8) (  fsm_16 ) &&  (  hw_15 ) &&  (  rst_3  != clk_33  || fsm_37  || hw_32 ) |-> hw_79 == tx_18 && reg_15 == chip_12 && clk_118 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_8"
    },
    {
        "Code": "if (  rx_14  != tx_16  && fsm_10  || cfg_15 ) begin \n    cfg_12 <= fsm_5;\n    fsm_3 = rx_3;\n    rx_17 = hw_15;\n    if ( chip_18 ) begin\n        rst_154 = auth_12;\n        tx_11 <= hw_10;\n        data_6 = clk_16;\n    end\n        if ( reg_119  != auth_16  && data_4 ) begin\n            rx_114 <= chip_7;\n            auth_9 = reg_20;\n            cfg_208 <= err_13;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_13) (  rx_14  != tx_16  && fsm_10  || cfg_15 ) |-> cfg_12 == fsm_5 && fsm_3 == rx_3 && rx_17 == hw_15 ;endproperty \n property name; @(posedge clock_source_13) (  rx_14  != tx_16  && fsm_10  || cfg_15 ) &&  (  chip_18 ) |-> rst_154 == auth_12 && tx_11 == hw_10 && data_6 == clk_16 ;endproperty \n property name; @(posedge clock_source_13) (  rx_14  != tx_16  && fsm_10  || cfg_15 ) &&  (  chip_18 ) &&  (  reg_119  != auth_16  && data_4 ) |-> rx_114 == chip_7 && auth_9 == reg_20 && cfg_208 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "if (  clk_20  || tx_15  && core_20  || tx_2 ) begin \n    clk_5 <= cfg_19;\n    sig_32 <= auth_156;\n    if ( reg_14  != err_1 ) begin\n        cfg_6 <= err_1;\n        hw_3 <= sig_14;\n    end\n        if ( rst_5  || sig_1  && tx_6 ) begin\n            auth_4 <= err_6;\n            data_2 = chip_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_2) (  clk_20  || tx_15  && core_20  || tx_2 ) |-> clk_5 == cfg_19 && sig_32 == auth_156 ;endproperty \n property name; @(posedge clock_div_2) (  clk_20  || tx_15  && core_20  || tx_2 ) &&  (  reg_14  != err_1 ) |-> cfg_6 == err_1 && hw_3 == sig_14 ;endproperty \n property name; @(posedge clock_div_2) (  clk_20  || tx_15  && core_20  || tx_2 ) &&  (  reg_14  != err_1 ) &&  (  rst_5  || sig_1  && tx_6 ) |-> auth_4 == err_6 && data_2 == chip_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_2"
    },
    {
        "Code": "if (  auth_3 ) begin \n    auth_8 <= auth_18;\n    chip_19 = reg_2;\n    auth_16 <= auth_7;\n    if ( data_98 ) begin\n        cfg_3 <= clk_7;\n        fsm_17 = tx_5;\n        auth_2 = fsm_110;\n    end\n        if ( err_9 ) begin\n            core_20 = err_15;\n            rst_16 <= rx_18;\n            rx_11 <= tx_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_9) (  auth_3 ) |-> auth_8 == auth_18 && chip_19 == reg_2 && auth_16 == auth_7 ;endproperty \n property name; @(negedge clock_ctrl_9) (  auth_3 ) &&  (  data_98 ) |-> cfg_3 == clk_7 && fsm_17 == tx_5 && auth_2 == fsm_110 ;endproperty \n property name; @(negedge clock_ctrl_9) (  auth_3 ) &&  (  data_98 ) &&  (  err_9 ) |-> core_20 == err_15 && rst_16 == rx_18 && rx_11 == tx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "if (  tx_3  || rst_13  && data_18  || cfg_14 ) begin \n    data_155 = cfg_15;\n    err_3 = rst_19;\n    hw_6 <= err_6;\n    if ( rst_7  != hw_7  || sig_14  && clk_2 ) begin\n        data_120 = reg_12;\n        chip_10 <= auth_3;\n        rst_5 <= auth_12;\n    end\n        if ( sig_4 ) begin\n            rst_52 <= reg_8;\n            clk_120 <= reg_6;\n            fsm_19 = core_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_2) (  tx_3  || rst_13  && data_18  || cfg_14 ) |-> data_155 == cfg_15 && err_3 == rst_19 && hw_6 == err_6 ;endproperty \n property name; @(posedge clk_out_2) (  tx_3  || rst_13  && data_18  || cfg_14 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) |-> data_120 == reg_12 && chip_10 == auth_3 && rst_5 == auth_12 ;endproperty \n property name; @(posedge clk_out_2) (  tx_3  || rst_13  && data_18  || cfg_14 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) &&  (  sig_4 ) |-> rst_52 == reg_8 && clk_120 == reg_6 && fsm_19 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_2"
    },
    {
        "Code": "if (  chip_16  && err_10  || fsm_11 ) begin \n    rst_52 <= hw_6;\n    tx_15 = err_7;\n    auth_9 <= cfg_19;\n    if ( tx_111  || cfg_19  && clk_5  || chip_19 ) begin\n        sig_12 <= cfg_6;\n        clk_5 <= clk_19;\n        sig_3 <= err_14;\n    end\n        if ( err_3 ) begin\n            rx_10 = rx_9;\n            hw_20 = fsm_7;\n            hw_12 <= rx_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_7) (  chip_16  && err_10  || fsm_11 ) |-> rst_52 == hw_6 && tx_15 == err_7 && auth_9 == cfg_19 ;endproperty \n property name; @(negedge clk_signal_7) (  chip_16  && err_10  || fsm_11 ) &&  (  tx_111  || cfg_19  && clk_5  || chip_19 ) |-> sig_12 == cfg_6 && clk_5 == clk_19 && sig_3 == err_14 ;endproperty \n property name; @(negedge clk_signal_7) (  chip_16  && err_10  || fsm_11 ) &&  (  tx_111  || cfg_19  && clk_5  || chip_19 ) &&  (  err_3 ) |-> rx_10 == rx_9 && hw_20 == fsm_7 && hw_12 == rx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_7"
    },
    {
        "Code": "if (  auth_11  != chip_7  || cfg_5 ) begin \n    rst_16 = cfg_11;\n    if ( reg_5  != rx_5 ) begin\n        core_11 = tx_12;\n    end\n        if ( cfg_20 ) begin\n            reg_10 <= rst_7;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_20) (  auth_11  != chip_7  || cfg_5 ) |-> rst_16 == cfg_11 ;endproperty \n property name; @(posedge cpu_clock_20) (  auth_11  != chip_7  || cfg_5 ) &&  (  reg_5  != rx_5 ) |-> core_11 == tx_12 ;endproperty \n property name; @(posedge cpu_clock_20) (  auth_11  != chip_7  || cfg_5 ) &&  (  reg_5  != rx_5 ) &&  (  cfg_20 ) |-> reg_10 == rst_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_20"
    },
    {
        "Code": "if (  chip_8  || rx_19 ) begin \n    clk_120 = sig_20;\n    fsm_1 <= hw_15;\n    if ( cfg_9  || rst_16  && reg_12 ) begin\n        tx_7 = rst_4;\n        rst_5 = clk_6;\n    end\n        if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n            sig_20 = fsm_12;\n            core_4 = sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_3) (  chip_8  || rx_19 ) |-> clk_120 == sig_20 && fsm_1 == hw_15 ;endproperty \n property name; @(negedge clock_ctrl_3) (  chip_8  || rx_19 ) &&  (  cfg_9  || rst_16  && reg_12 ) |-> tx_7 == rst_4 && rst_5 == clk_6 ;endproperty \n property name; @(negedge clock_ctrl_3) (  chip_8  || rx_19 ) &&  (  cfg_9  || rst_16  && reg_12 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> sig_20 == fsm_12 && core_4 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_3"
    },
    {
        "Code": "if (  sig_1 ) begin \n    cfg_4 <= err_14;\n    sig_6 = core_13;\n    if ( clk_8  && rst_16  && clk_12 ) begin\n        sig_32 <= core_1;\n        chip_14 = core_1;\n    end\n        if ( sig_9  || tx_7  || core_10  || sig_11 ) begin\n            err_17 <= data_11;\n            auth_2 = fsm_5;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_9) (  sig_1 ) |-> cfg_4 == err_14 && sig_6 == core_13 ;endproperty \n property name; @(posedge pll_clk_9) (  sig_1 ) &&  (  clk_8  && rst_16  && clk_12 ) |-> sig_32 == core_1 && chip_14 == core_1 ;endproperty \n property name; @(posedge pll_clk_9) (  sig_1 ) &&  (  clk_8  && rst_16  && clk_12 ) &&  (  sig_9  || tx_7  || core_10  || sig_11 ) |-> err_17 == data_11 && auth_2 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "if (  cfg_1  && rst_6 ) begin \n    clk_3 <= cfg_16;\n    tx_2 <= chip_4;\n    fsm_10 <= tx_4;\n    if ( fsm_4  && data_10  || err_1  && rx_11 ) begin\n        err_5 = fsm_3;\n        rst_7 <= reg_15;\n        tx_7 = core_19;\n    end\n        if ( data_19 ) begin\n            chip_12 <= reg_4;\n            auth_1 = rst_19;\n            core_19 <= data_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_7) (  cfg_1  && rst_6 ) |-> clk_3 == cfg_16 && tx_2 == chip_4 && fsm_10 == tx_4 ;endproperty \n property name; @(posedge clk_enable_7) (  cfg_1  && rst_6 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) |-> err_5 == fsm_3 && rst_7 == reg_15 && tx_7 == core_19 ;endproperty \n property name; @(posedge clk_enable_7) (  cfg_1  && rst_6 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) &&  (  data_19 ) |-> chip_12 == reg_4 && auth_1 == rst_19 && core_19 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_7"
    },
    {
        "Code": "if (  clk_14  || clk_10 ) begin \n    chip_11 <= sig_6;\n    hw_19 <= auth_16;\n    if ( chip_3  != chip_6  || cfg_11  && auth_18 ) begin\n        sig_11 = auth_20;\n        err_2 = cfg_19;\n    end\n        if ( chip_5  && data_17  || rst_11 ) begin\n            data_155 = core_16;\n            rx_13 = chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_8) (  clk_14  || clk_10 ) |-> chip_11 == sig_6 && hw_19 == auth_16 ;endproperty \n property name; @(posedge clk_out_8) (  clk_14  || clk_10 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) |-> sig_11 == auth_20 && err_2 == cfg_19 ;endproperty \n property name; @(posedge clk_out_8) (  clk_14  || clk_10 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) &&  (  chip_5  && data_17  || rst_11 ) |-> data_155 == core_16 && rx_13 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    sig_3 <= rx_11;\n    clk_12 <= chip_12;\n    core_6 <= chip_188;\n    if ( rst_9 ) begin\n        rst_10 <= clk_8;\n        data_9 <= fsm_6;\n        fsm_10 <= auth_13;\n    end\n        if ( chip_3  != err_12  || hw_10  || chip_8 ) begin\n            chip_1 <= data_6;\n            rst_1 = fsm_8;\n            core_112 <= err_6;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_11) (  cfg_9 ) |-> sig_3 == rx_11 && clk_12 == chip_12 && core_6 == chip_188 ;endproperty \n property name; @(posedge bus_clock_11) (  cfg_9 ) &&  (  rst_9 ) |-> rst_10 == clk_8 && data_9 == fsm_6 && fsm_10 == auth_13 ;endproperty \n property name; @(posedge bus_clock_11) (  cfg_9 ) &&  (  rst_9 ) &&  (  chip_3  != err_12  || hw_10  || chip_8 ) |-> chip_1 == data_6 && rst_1 == fsm_8 && core_112 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "if (  auth_13  && reg_4  || err_9 ) begin \n    auth_9 <= cfg_4;\n    sig_4 <= err_12;\n    core_112 <= err_2;\n    if ( hw_4  && cfg_1  || core_8  && hw_18 ) begin\n        rx_10 <= cfg_8;\n        core_3 <= sig_14;\n        auth_3 = rst_10;\n    end\n        if ( fsm_16  && hw_4  != err_12 ) begin\n            cfg_11 = err_12;\n            rx_16 = rx_9;\n            rx_130 <= core_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_3) (  auth_13  && reg_4  || err_9 ) |-> auth_9 == cfg_4 && sig_4 == err_12 && core_112 == err_2 ;endproperty \n property name; @(posedge clk_reset_3) (  auth_13  && reg_4  || err_9 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) |-> rx_10 == cfg_8 && core_3 == sig_14 && auth_3 == rst_10 ;endproperty \n property name; @(posedge clk_reset_3) (  auth_13  && reg_4  || err_9 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) &&  (  fsm_16  && hw_4  != err_12 ) |-> cfg_11 == err_12 && rx_16 == rx_9 && rx_130 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "if (  rst_20  != auth_4  && data_2  || err_18 ) begin \n    cfg_2 = auth_10;\n    if ( err_2  != sig_11  && sig_9 ) begin\n        hw_14 <= core_13;\n    end\n        if ( reg_7  != err_13 ) begin\n            reg_18 = rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_11) (  rst_20  != auth_4  && data_2  || err_18 ) |-> cfg_2 == auth_10 ;endproperty \n property name; @(posedge bus_clock_11) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  err_2  != sig_11  && sig_9 ) |-> hw_14 == core_13 ;endproperty \n property name; @(posedge bus_clock_11) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  err_2  != sig_11  && sig_9 ) &&  (  reg_7  != err_13 ) |-> reg_18 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "if (  sig_8  && reg_4 ) begin \n    auth_2 <= fsm_2;\n    if ( fsm_111  || sig_7  && fsm_13 ) begin\n        fsm_13 = sig_14;\n    end\n        if ( err_10  || data_6  != hw_1  || reg_15 ) begin\n            sig_5 <= data_3;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_11) (  sig_8  && reg_4 ) |-> auth_2 == fsm_2 ;endproperty \n property name; @(negedge async_clk_11) (  sig_8  && reg_4 ) &&  (  fsm_111  || sig_7  && fsm_13 ) |-> fsm_13 == sig_14 ;endproperty \n property name; @(negedge async_clk_11) (  sig_8  && reg_4 ) &&  (  fsm_111  || sig_7  && fsm_13 ) &&  (  err_10  || data_6  != hw_1  || reg_15 ) |-> sig_5 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "if (  fsm_9  && rx_12 ) begin \n    data_10 = tx_5;\n    cfg_183 = clk_1;\n    hw_79 = chip_4;\n    if ( rst_4  || tx_18  || cfg_4 ) begin\n        reg_9 <= tx_19;\n        rst_3 = err_18;\n        cfg_76 <= core_10;\n    end\n        if ( core_112  != cfg_14  || hw_15  || err_11 ) begin\n            err_4 <= rx_16;\n            fsm_6 <= err_17;\n            core_75 = core_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_8) (  fsm_9  && rx_12 ) |-> data_10 == tx_5 && cfg_183 == clk_1 && hw_79 == chip_4 ;endproperty \n property name; @(posedge clock_source_8) (  fsm_9  && rx_12 ) &&  (  rst_4  || tx_18  || cfg_4 ) |-> reg_9 == tx_19 && rst_3 == err_18 && cfg_76 == core_10 ;endproperty \n property name; @(posedge clock_source_8) (  fsm_9  && rx_12 ) &&  (  rst_4  || tx_18  || cfg_4 ) &&  (  core_112  != cfg_14  || hw_15  || err_11 ) |-> err_4 == rx_16 && fsm_6 == err_17 && core_75 == core_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_8"
    },
    {
        "Code": "if (  rst_20 ) begin \n    data_3 = tx_15;\n    if ( data_3  && err_2  && hw_8 ) begin\n        rst_2 = chip_3;\n    end\n        if ( err_2  || reg_16 ) begin\n            cfg_5 = tx_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_5) (  rst_20 ) |-> data_3 == tx_15 ;endproperty \n property name; @(negedge clk_osc_5) (  rst_20 ) &&  (  data_3  && err_2  && hw_8 ) |-> rst_2 == chip_3 ;endproperty \n property name; @(negedge clk_osc_5) (  rst_20 ) &&  (  data_3  && err_2  && hw_8 ) &&  (  err_2  || reg_16 ) |-> cfg_5 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_5"
    },
    {
        "Code": "if (  rx_5  != err_2  && err_18 ) begin \n    cfg_1 <= core_2;\n    reg_12 <= sig_2;\n    err_3 <= rst_8;\n    if ( tx_6  != clk_2 ) begin\n        reg_20 <= auth_19;\n        hw_12 <= sig_16;\n        chip_17 = chip_18;\n    end\n        if ( cfg_20 ) begin\n            rst_15 = data_9;\n            data_10 = fsm_6;\n            tx_10 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_18) (  rx_5  != err_2  && err_18 ) |-> cfg_1 == core_2 && reg_12 == sig_2 && err_3 == rst_8 ;endproperty \n property name; @(negedge bus_clock_18) (  rx_5  != err_2  && err_18 ) &&  (  tx_6  != clk_2 ) |-> reg_20 == auth_19 && hw_12 == sig_16 && chip_17 == chip_18 ;endproperty \n property name; @(negedge bus_clock_18) (  rx_5  != err_2  && err_18 ) &&  (  tx_6  != clk_2 ) &&  (  cfg_20 ) |-> rst_15 == data_9 && data_10 == fsm_6 && tx_10 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "if (  err_17 ) begin \n    chip_5 = data_11;\n    clk_43 = clk_12;\n    cfg_16 = sig_2;\n    if ( err_5  != chip_6  || rx_8 ) begin\n        data_19 <= err_17;\n        rst_16 <= tx_14;\n        auth_9 = rst_4;\n    end\n        if ( rx_1  || clk_10  && data_9 ) begin\n            fsm_9 = cfg_8;\n            hw_2 = err_4;\n            chip_13 = auth_16;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  err_17 ) |-> chip_5 == data_11 && clk_43 == clk_12 && cfg_16 == sig_2 ;endproperty \n property name; @(negedge main_clk_3) (  err_17 ) &&  (  err_5  != chip_6  || rx_8 ) |-> data_19 == err_17 && rst_16 == tx_14 && auth_9 == rst_4 ;endproperty \n property name; @(negedge main_clk_3) (  err_17 ) &&  (  err_5  != chip_6  || rx_8 ) &&  (  rx_1  || clk_10  && data_9 ) |-> fsm_9 == cfg_8 && hw_2 == err_4 && chip_13 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if (  clk_14  != rx_19  || clk_8 ) begin \n    rst_120 <= cfg_19;\n    rst_7 = hw_15;\n    if ( clk_119 ) begin\n        hw_196 <= auth_3;\n        reg_6 = sig_11;\n    end\n        if ( err_12 ) begin\n            tx_4 = cfg_2;\n            sig_28 <= tx_1;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_2) (  clk_14  != rx_19  || clk_8 ) |-> rst_120 == cfg_19 && rst_7 == hw_15 ;endproperty \n property name; @(negedge bus_clock_2) (  clk_14  != rx_19  || clk_8 ) &&  (  clk_119 ) |-> hw_196 == auth_3 && reg_6 == sig_11 ;endproperty \n property name; @(negedge bus_clock_2) (  clk_14  != rx_19  || clk_8 ) &&  (  clk_119 ) &&  (  err_12 ) |-> tx_4 == cfg_2 && sig_28 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_2"
    },
    {
        "Code": "if (  data_7  || reg_11 ) begin \n    cfg_52 <= cfg_14;\n    fsm_6 = cfg_15;\n    fsm_11 <= clk_3;\n    if ( hw_6  && core_10  != hw_8  && rst_10 ) begin\n        rx_1 <= hw_15;\n        tx_6 = err_18;\n        reg_58 <= chip_1;\n    end\n        if ( tx_4  != cfg_17 ) begin\n            cfg_10 <= data_3;\n            fsm_100 = tx_6;\n            sig_18 = tx_4;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_6) (  data_7  || reg_11 ) |-> cfg_52 == cfg_14 && fsm_6 == cfg_15 && fsm_11 == clk_3 ;endproperty \n property name; @(negedge core_clock_6) (  data_7  || reg_11 ) &&  (  hw_6  && core_10  != hw_8  && rst_10 ) |-> rx_1 == hw_15 && tx_6 == err_18 && reg_58 == chip_1 ;endproperty \n property name; @(negedge core_clock_6) (  data_7  || reg_11 ) &&  (  hw_6  && core_10  != hw_8  && rst_10 ) &&  (  tx_4  != cfg_17 ) |-> cfg_10 == data_3 && fsm_100 == tx_6 && sig_18 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "if (  data_7  && fsm_7 ) begin \n    hw_38 = fsm_19;\n    cfg_76 <= data_17;\n    core_17 <= err_9;\n    if ( data_14  && chip_15 ) begin\n        rst_138 = core_11;\n        hw_7 <= chip_18;\n        hw_8 <= cfg_9;\n    end\n        if ( rx_1  != chip_9  && hw_70 ) begin\n            err_50 = auth_15;\n            tx_27 <= err_6;\n            clk_18 = auth_8;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_9) (  data_7  && fsm_7 ) |-> hw_38 == fsm_19 && cfg_76 == data_17 && core_17 == err_9 ;endproperty \n property name; @(negedge core_clock_9) (  data_7  && fsm_7 ) &&  (  data_14  && chip_15 ) |-> rst_138 == core_11 && hw_7 == chip_18 && hw_8 == cfg_9 ;endproperty \n property name; @(negedge core_clock_9) (  data_7  && fsm_7 ) &&  (  data_14  && chip_15 ) &&  (  rx_1  != chip_9  && hw_70 ) |-> err_50 == auth_15 && tx_27 == err_6 && clk_18 == auth_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "if (  tx_17  || sig_10  || rx_11  != fsm_7 ) begin \n    sig_10 <= clk_3;\n    if ( clk_11  && core_5  && sig_9 ) begin\n        sig_14 = cfg_14;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            chip_14 = core_90;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_1) (  tx_17  || sig_10  || rx_11  != fsm_7 ) |-> sig_10 == clk_3 ;endproperty \n property name; @(posedge core_clock_1) (  tx_17  || sig_10  || rx_11  != fsm_7 ) &&  (  clk_11  && core_5  && sig_9 ) |-> sig_14 == cfg_14 ;endproperty \n property name; @(posedge core_clock_1) (  tx_17  || sig_10  || rx_11  != fsm_7 ) &&  (  clk_11  && core_5  && sig_9 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> chip_14 == core_90 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_1"
    },
    {
        "Code": "if (  chip_11  != fsm_14  && tx_20 ) begin \n    rx_13 <= tx_9;\n    if ( cfg_7  != reg_16  || err_18 ) begin\n        sig_172 = rx_18;\n    end\n        if ( reg_17  || auth_19  && cfg_1  && reg_8 ) begin\n            cfg_13 = data_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_1) (  chip_11  != fsm_14  && tx_20 ) |-> rx_13 == tx_9 ;endproperty \n property name; @(negedge clk_signal_1) (  chip_11  != fsm_14  && tx_20 ) &&  (  cfg_7  != reg_16  || err_18 ) |-> sig_172 == rx_18 ;endproperty \n property name; @(negedge clk_signal_1) (  chip_11  != fsm_14  && tx_20 ) &&  (  cfg_7  != reg_16  || err_18 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) |-> cfg_13 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "if (  rst_1  != hw_8 ) begin \n    rst_1 = cfg_11;\n    core_13 <= rx_1;\n    if ( rx_166 ) begin\n        tx_14 = rx_18;\n        cfg_2 <= err_14;\n    end\n        if ( cfg_20 ) begin\n            core_10 <= rst_19;\n            reg_8 = cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_10) (  rst_1  != hw_8 ) |-> rst_1 == cfg_11 && core_13 == rx_1 ;endproperty \n property name; @(posedge clk_enable_10) (  rst_1  != hw_8 ) &&  (  rx_166 ) |-> tx_14 == rx_18 && cfg_2 == err_14 ;endproperty \n property name; @(posedge clk_enable_10) (  rst_1  != hw_8 ) &&  (  rx_166 ) &&  (  cfg_20 ) |-> core_10 == rst_19 && reg_8 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_10"
    },
    {
        "Code": "if (  err_3  != chip_13  && rst_16  || rst_1 ) begin \n    hw_20 <= rx_13;\n    if ( data_100  || tx_11  || tx_1 ) begin\n        fsm_114 = tx_1;\n    end\n        if ( chip_2  != auth_10  && auth_16 ) begin\n            hw_16 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_4) (  err_3  != chip_13  && rst_16  || rst_1 ) |-> hw_20 == rx_13 ;endproperty \n property name; @(posedge clock_ctrl_4) (  err_3  != chip_13  && rst_16  || rst_1 ) &&  (  data_100  || tx_11  || tx_1 ) |-> fsm_114 == tx_1 ;endproperty \n property name; @(posedge clock_ctrl_4) (  err_3  != chip_13  && rst_16  || rst_1 ) &&  (  data_100  || tx_11  || tx_1 ) &&  (  chip_2  != auth_10  && auth_16 ) |-> hw_16 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "if (  err_15 ) begin \n    tx_1 = err_3;\n    cfg_7 <= hw_10;\n    tx_117 = err_1;\n    if ( rst_7  || sig_10  && reg_20 ) begin\n        err_79 = cfg_19;\n        clk_27 <= clk_10;\n        data_203 <= chip_12;\n    end\n        if ( cfg_12  || sig_6  || rst_6 ) begin\n            hw_15 = clk_3;\n            auth_17 = data_5;\n            cfg_208 = core_18;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_14) (  err_15 ) |-> tx_1 == err_3 && cfg_7 == hw_10 && tx_117 == err_1 ;endproperty \n property name; @(posedge cpu_clock_14) (  err_15 ) &&  (  rst_7  || sig_10  && reg_20 ) |-> err_79 == cfg_19 && clk_27 == clk_10 && data_203 == chip_12 ;endproperty \n property name; @(posedge cpu_clock_14) (  err_15 ) &&  (  rst_7  || sig_10  && reg_20 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> hw_15 == clk_3 && auth_17 == data_5 && cfg_208 == core_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_14"
    },
    {
        "Code": "if (  err_15  || rst_12  && core_14  && fsm_4 ) begin \n    reg_18 = chip_3;\n    if ( reg_1  || auth_7  != clk_10  && chip_20 ) begin\n        rx_11 <= rx_13;\n    end\n        if ( sig_18  && auth_14  || hw_17 ) begin\n            rx_18 <= fsm_20;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_5) (  err_15  || rst_12  && core_14  && fsm_4 ) |-> reg_18 == chip_3 ;endproperty \n property name; @(posedge sys_clk_5) (  err_15  || rst_12  && core_14  && fsm_4 ) &&  (  reg_1  || auth_7  != clk_10  && chip_20 ) |-> rx_11 == rx_13 ;endproperty \n property name; @(posedge sys_clk_5) (  err_15  || rst_12  && core_14  && fsm_4 ) &&  (  reg_1  || auth_7  != clk_10  && chip_20 ) &&  (  sig_18  && auth_14  || hw_17 ) |-> rx_18 == fsm_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "if (  sig_7  || rst_13  || sig_17  || hw_17 ) begin \n    err_4 <= clk_14;\n    if ( cfg_13  != clk_18  && chip_5  && data_18 ) begin\n        err_9 <= clk_3;\n    end\n        if ( chip_12  && auth_15  || tx_2  || rst_15 ) begin\n            tx_46 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_19) (  sig_7  || rst_13  || sig_17  || hw_17 ) |-> err_4 == clk_14 ;endproperty \n property name; @(posedge clock_source_19) (  sig_7  || rst_13  || sig_17  || hw_17 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) |-> err_9 == clk_3 ;endproperty \n property name; @(posedge clock_source_19) (  sig_7  || rst_13  || sig_17  || hw_17 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) &&  (  chip_12  && auth_15  || tx_2  || rst_15 ) |-> tx_46 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "if (  chip_14  != err_2  && rx_19 ) begin \n    err_19 = rst_6;\n    clk_8 = sig_2;\n    if ( reg_19  || tx_196 ) begin\n        chip_9 = hw_18;\n        fsm_18 = err_1;\n    end\n        if ( rx_14 ) begin\n            err_7 <= cfg_19;\n            core_147 <= clk_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_14) (  chip_14  != err_2  && rx_19 ) |-> err_19 == rst_6 && clk_8 == sig_2 ;endproperty \n property name; @(negedge clock_div_14) (  chip_14  != err_2  && rx_19 ) &&  (  reg_19  || tx_196 ) |-> chip_9 == hw_18 && fsm_18 == err_1 ;endproperty \n property name; @(negedge clock_div_14) (  chip_14  != err_2  && rx_19 ) &&  (  reg_19  || tx_196 ) &&  (  rx_14 ) |-> err_7 == cfg_19 && core_147 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_14"
    },
    {
        "Code": "if (  sig_17  || core_2 ) begin \n    fsm_5 <= clk_1;\n    sig_63 <= reg_9;\n    clk_11 <= clk_14;\n    if ( fsm_4  && data_10  || err_1  && rx_11 ) begin\n        rst_16 <= rst_12;\n        chip_11 = chip_7;\n        err_6 <= reg_12;\n    end\n        if ( tx_13  != core_12 ) begin\n            chip_9 <= data_16;\n            data_17 = tx_5;\n            err_7 <= data_8;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_17) (  sig_17  || core_2 ) |-> fsm_5 == clk_1 && sig_63 == reg_9 && clk_11 == clk_14 ;endproperty \n property name; @(posedge bus_clock_17) (  sig_17  || core_2 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) |-> rst_16 == rst_12 && chip_11 == chip_7 && err_6 == reg_12 ;endproperty \n property name; @(posedge bus_clock_17) (  sig_17  || core_2 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) &&  (  tx_13  != core_12 ) |-> chip_9 == data_16 && data_17 == tx_5 && err_7 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_17"
    },
    {
        "Code": "if (  fsm_16  || err_16  != data_18 ) begin \n    rx_114 = rx_14;\n    rx_4 <= auth_18;\n    rst_5 = reg_19;\n    if ( auth_3 ) begin\n        clk_27 <= clk_14;\n        err_79 = reg_5;\n        core_4 = err_9;\n    end\n        if ( chip_7  != err_11  || rst_18  != core_1 ) begin\n            sig_16 = rst_20;\n            reg_115 <= reg_7;\n            rx_5 <= err_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_18) (  fsm_16  || err_16  != data_18 ) |-> rx_114 == rx_14 && rx_4 == auth_18 && rst_5 == reg_19 ;endproperty \n property name; @(negedge clock_ctrl_18) (  fsm_16  || err_16  != data_18 ) &&  (  auth_3 ) |-> clk_27 == clk_14 && err_79 == reg_5 && core_4 == err_9 ;endproperty \n property name; @(negedge clock_ctrl_18) (  fsm_16  || err_16  != data_18 ) &&  (  auth_3 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) |-> sig_16 == rst_20 && reg_115 == reg_7 && rx_5 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_18"
    },
    {
        "Code": "if (  hw_11  != reg_16 ) begin \n    core_7 <= hw_4;\n    rx_5 = sig_6;\n    sig_17 <= hw_4;\n    if ( rx_7  && hw_6  && auth_17  && sig_6 ) begin\n        reg_7 = sig_8;\n        auth_4 = err_14;\n        reg_11 <= clk_16;\n    end\n        if ( cfg_12  && rx_16  || hw_12  || fsm_14 ) begin\n            rst_10 <= auth_15;\n            sig_20 <= sig_12;\n            sig_32 = err_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_15) (  hw_11  != reg_16 ) |-> core_7 == hw_4 && rx_5 == sig_6 && sig_17 == hw_4 ;endproperty \n property name; @(negedge clk_osc_15) (  hw_11  != reg_16 ) &&  (  rx_7  && hw_6  && auth_17  && sig_6 ) |-> reg_7 == sig_8 && auth_4 == err_14 && reg_11 == clk_16 ;endproperty \n property name; @(negedge clk_osc_15) (  hw_11  != reg_16 ) &&  (  rx_7  && hw_6  && auth_17  && sig_6 ) &&  (  cfg_12  && rx_16  || hw_12  || fsm_14 ) |-> rst_10 == auth_15 && sig_20 == sig_12 && sig_32 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "if (  err_6  && auth_1  && err_3 ) begin \n    sig_4 <= cfg_13;\n    fsm_17 = fsm_8;\n    if ( fsm_18  != reg_11 ) begin\n        clk_120 = chip_10;\n        auth_11 = tx_8;\n    end\n        if ( hw_12  && cfg_18 ) begin\n            core_4 = sig_5;\n            chip_14 = chip_19;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_5) (  err_6  && auth_1  && err_3 ) |-> sig_4 == cfg_13 && fsm_17 == fsm_8 ;endproperty \n property name; @(negedge fast_clk_5) (  err_6  && auth_1  && err_3 ) &&  (  fsm_18  != reg_11 ) |-> clk_120 == chip_10 && auth_11 == tx_8 ;endproperty \n property name; @(negedge fast_clk_5) (  err_6  && auth_1  && err_3 ) &&  (  fsm_18  != reg_11 ) &&  (  hw_12  && cfg_18 ) |-> core_4 == sig_5 && chip_14 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "if (  data_12  || reg_18  && err_12  && chip_17 ) begin \n    auth_13 = cfg_15;\n    core_19 = err_1;\n    sig_3 <= clk_12;\n    if ( fsm_19  != chip_11  && rst_14  || cfg_19 ) begin\n        chip_13 <= cfg_4;\n        clk_4 = sig_14;\n        tx_17 <= reg_5;\n    end\n        if ( chip_8 ) begin\n            rst_8 <= chip_12;\n            tx_11 = clk_14;\n            fsm_112 = data_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_7) (  data_12  || reg_18  && err_12  && chip_17 ) |-> auth_13 == cfg_15 && core_19 == err_1 && sig_3 == clk_12 ;endproperty \n property name; @(negedge clk_enable_7) (  data_12  || reg_18  && err_12  && chip_17 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) |-> chip_13 == cfg_4 && clk_4 == sig_14 && tx_17 == reg_5 ;endproperty \n property name; @(negedge clk_enable_7) (  data_12  || reg_18  && err_12  && chip_17 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) &&  (  chip_8 ) |-> rst_8 == chip_12 && tx_11 == clk_14 && fsm_112 == data_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "if (  chip_15  || sig_16  || reg_7 ) begin \n    cfg_19 <= rst_4;\n    tx_1 = data_12;\n    reg_15 <= err_11;\n    if ( rx_12  != core_10  || tx_7  && hw_7 ) begin\n        chip_1 <= clk_17;\n        rst_12 = auth_10;\n        fsm_14 <= tx_15;\n    end\n        if ( rx_11  && data_6  != hw_1  && auth_11 ) begin\n            cfg_3 <= tx_18;\n            err_3 <= sig_12;\n            data_185 = chip_14;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_17) (  chip_15  || sig_16  || reg_7 ) |-> cfg_19 == rst_4 && tx_1 == data_12 && reg_15 == err_11 ;endproperty \n property name; @(posedge core_clock_17) (  chip_15  || sig_16  || reg_7 ) &&  (  rx_12  != core_10  || tx_7  && hw_7 ) |-> chip_1 == clk_17 && rst_12 == auth_10 && fsm_14 == tx_15 ;endproperty \n property name; @(posedge core_clock_17) (  chip_15  || sig_16  || reg_7 ) &&  (  rx_12  != core_10  || tx_7  && hw_7 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) |-> cfg_3 == tx_18 && err_3 == sig_12 && data_185 == chip_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_17"
    },
    {
        "Code": "if (  err_1  || fsm_14  && core_20 ) begin \n    err_9 = core_11;\n    if ( tx_14  != reg_16  || tx_9 ) begin\n        tx_13 <= auth_11;\n    end\n        if ( reg_14  != tx_17  || core_14  && rst_4 ) begin\n            sig_10 = hw_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_17) (  err_1  || fsm_14  && core_20 ) |-> err_9 == core_11 ;endproperty \n property name; @(posedge clock_ctrl_17) (  err_1  || fsm_14  && core_20 ) &&  (  tx_14  != reg_16  || tx_9 ) |-> tx_13 == auth_11 ;endproperty \n property name; @(posedge clock_ctrl_17) (  err_1  || fsm_14  && core_20 ) &&  (  tx_14  != reg_16  || tx_9 ) &&  (  reg_14  != tx_17  || core_14  && rst_4 ) |-> sig_10 == hw_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "if (  core_11 ) begin \n    rst_18 <= cfg_15;\n    reg_18 = err_5;\n    hw_16 = cfg_1;\n    if ( err_13  && cfg_120  != hw_1  && chip_4 ) begin\n        rst_16 <= clk_4;\n        err_6 = sig_12;\n        err_11 = core_2;\n    end\n        if ( fsm_12 ) begin\n            data_1 <= chip_14;\n            err_4 <= clk_19;\n            clk_10 <= clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_13) (  core_11 ) |-> rst_18 == cfg_15 && reg_18 == err_5 && hw_16 == cfg_1 ;endproperty \n property name; @(negedge clk_signal_13) (  core_11 ) &&  (  err_13  && cfg_120  != hw_1  && chip_4 ) |-> rst_16 == clk_4 && err_6 == sig_12 && err_11 == core_2 ;endproperty \n property name; @(negedge clk_signal_13) (  core_11 ) &&  (  err_13  && cfg_120  != hw_1  && chip_4 ) &&  (  fsm_12 ) |-> data_1 == chip_14 && err_4 == clk_19 && clk_10 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_13"
    },
    {
        "Code": "if (  rst_15  || fsm_18  || reg_11  != tx_17 ) begin \n    rst_52 <= sig_12;\n    data_15 = cfg_15;\n    data_5 = rst_11;\n    if ( chip_11 ) begin\n        tx_8 <= auth_6;\n        sig_4 <= reg_19;\n        data_14 = auth_70;\n    end\n        if ( tx_4  && core_10 ) begin\n            fsm_18 = tx_6;\n            tx_15 <= hw_5;\n            clk_43 <= rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_6) (  rst_15  || fsm_18  || reg_11  != tx_17 ) |-> rst_52 == sig_12 && data_15 == cfg_15 && data_5 == rst_11 ;endproperty \n property name; @(negedge clock_div_6) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  chip_11 ) |-> tx_8 == auth_6 && sig_4 == reg_19 && data_14 == auth_70 ;endproperty \n property name; @(negedge clock_div_6) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  chip_11 ) &&  (  tx_4  && core_10 ) |-> fsm_18 == tx_6 && tx_15 == hw_5 && clk_43 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_6"
    },
    {
        "Code": "if (  fsm_7  && rx_3  != chip_8 ) begin \n    rx_130 = core_6;\n    if ( err_10 ) begin\n        tx_6 <= cfg_6;\n    end\n        if ( chip_8 ) begin\n            hw_2 <= auth_17;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_12) (  fsm_7  && rx_3  != chip_8 ) |-> rx_130 == core_6 ;endproperty \n property name; @(posedge fast_clk_12) (  fsm_7  && rx_3  != chip_8 ) &&  (  err_10 ) |-> tx_6 == cfg_6 ;endproperty \n property name; @(posedge fast_clk_12) (  fsm_7  && rx_3  != chip_8 ) &&  (  err_10 ) &&  (  chip_8 ) |-> hw_2 == auth_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "if (  hw_4 ) begin \n    fsm_19 <= sig_6;\n    auth_114 <= sig_15;\n    if ( fsm_18  && rx_9  != sig_13  && sig_6 ) begin\n        rst_116 = chip_11;\n        clk_7 = rx_17;\n    end\n        if ( reg_2 ) begin\n            rst_5 <= sig_9;\n            hw_10 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_14) (  hw_4 ) |-> fsm_19 == sig_6 && auth_114 == sig_15 ;endproperty \n property name; @(posedge clk_gen_14) (  hw_4 ) &&  (  fsm_18  && rx_9  != sig_13  && sig_6 ) |-> rst_116 == chip_11 && clk_7 == rx_17 ;endproperty \n property name; @(posedge clk_gen_14) (  hw_4 ) &&  (  fsm_18  && rx_9  != sig_13  && sig_6 ) &&  (  reg_2 ) |-> rst_5 == sig_9 && hw_10 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_14"
    },
    {
        "Code": "if (  sig_9  && tx_2  || auth_12  != rst_5 ) begin \n    core_3 <= sig_1;\n    tx_9 = err_18;\n    fsm_116 <= clk_8;\n    if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n        fsm_4 = fsm_2;\n        rst_52 <= cfg_2;\n        chip_6 = core_10;\n    end\n        if ( rst_4  || clk_12 ) begin\n            clk_19 <= auth_3;\n            auth_6 <= rx_16;\n            reg_11 = auth_17;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_2) (  sig_9  && tx_2  || auth_12  != rst_5 ) |-> core_3 == sig_1 && tx_9 == err_18 && fsm_116 == clk_8 ;endproperty \n property name; @(negedge clock_source_2) (  sig_9  && tx_2  || auth_12  != rst_5 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> fsm_4 == fsm_2 && rst_52 == cfg_2 && chip_6 == core_10 ;endproperty \n property name; @(negedge clock_source_2) (  sig_9  && tx_2  || auth_12  != rst_5 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) &&  (  rst_4  || clk_12 ) |-> clk_19 == auth_3 && auth_6 == rx_16 && reg_11 == auth_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_2"
    },
    {
        "Code": "if (  tx_4  && chip_6  && err_17 ) begin \n    cfg_52 = err_5;\n    if ( fsm_14  || rx_1  != core_9 ) begin\n        tx_9 = auth_8;\n    end\n        if ( cfg_19  && sig_4  && cfg_17  || sig_8 ) begin\n            sig_28 = rst_5;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_13) (  tx_4  && chip_6  && err_17 ) |-> cfg_52 == err_5 ;endproperty \n property name; @(negedge core_clock_13) (  tx_4  && chip_6  && err_17 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> tx_9 == auth_8 ;endproperty \n property name; @(negedge core_clock_13) (  tx_4  && chip_6  && err_17 ) &&  (  fsm_14  || rx_1  != core_9 ) &&  (  cfg_19  && sig_4  && cfg_17  || sig_8 ) |-> sig_28 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "if (  rx_7  != err_7  || data_7 ) begin \n    rst_4 <= fsm_12;\n    tx_19 = hw_5;\n    if ( hw_5  != clk_20 ) begin\n        cfg_16 <= reg_4;\n        rst_138 = data_11;\n    end\n        if ( clk_16  && sig_12  != hw_15 ) begin\n            hw_1 <= rst_4;\n            fsm_1 <= rx_20;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_11) (  rx_7  != err_7  || data_7 ) |-> rst_4 == fsm_12 && tx_19 == hw_5 ;endproperty \n property name; @(negedge fast_clk_11) (  rx_7  != err_7  || data_7 ) &&  (  hw_5  != clk_20 ) |-> cfg_16 == reg_4 && rst_138 == data_11 ;endproperty \n property name; @(negedge fast_clk_11) (  rx_7  != err_7  || data_7 ) &&  (  hw_5  != clk_20 ) &&  (  clk_16  && sig_12  != hw_15 ) |-> hw_1 == rst_4 && fsm_1 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "if (  data_16 ) begin \n    chip_13 = chip_4;\n    if ( sig_14  || rst_17  || data_3  && tx_12 ) begin\n        reg_1 <= sig_19;\n    end\n        if ( tx_17  || tx_16  != sig_17  || sig_3 ) begin\n            hw_15 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_14) (  data_16 ) |-> chip_13 == chip_4 ;endproperty \n property name; @(posedge clk_out_14) (  data_16 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) |-> reg_1 == sig_19 ;endproperty \n property name; @(posedge clk_out_14) (  data_16 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) &&  (  tx_17  || tx_16  != sig_17  || sig_3 ) |-> hw_15 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "if (  err_15 ) begin \n    core_147 <= cfg_16;\n    tx_114 = tx_20;\n    fsm_100 = reg_1;\n    if ( data_3  || fsm_13  != err_3  || rx_17 ) begin\n        cfg_15 <= chip_14;\n        data_5 = rst_6;\n        clk_18 <= reg_8;\n    end\n        if ( err_6  != core_1  || core_2  && tx_3 ) begin\n            sig_12 = rx_15;\n            hw_38 <= cfg_5;\n            core_9 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_14) (  err_15 ) |-> core_147 == cfg_16 && tx_114 == tx_20 && fsm_100 == reg_1 ;endproperty \n property name; @(posedge async_clk_14) (  err_15 ) &&  (  data_3  || fsm_13  != err_3  || rx_17 ) |-> cfg_15 == chip_14 && data_5 == rst_6 && clk_18 == reg_8 ;endproperty \n property name; @(posedge async_clk_14) (  err_15 ) &&  (  data_3  || fsm_13  != err_3  || rx_17 ) &&  (  err_6  != core_1  || core_2  && tx_3 ) |-> sig_12 == rx_15 && hw_38 == cfg_5 && core_9 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_14"
    },
    {
        "Code": "if (  data_9  != err_16  || cfg_12 ) begin \n    chip_9 <= rx_14;\n    rst_120 <= rx_3;\n    chip_19 = chip_10;\n    if ( clk_15 ) begin\n        cfg_12 <= auth_15;\n        sig_32 = data_12;\n        cfg_5 = chip_15;\n    end\n        if ( sig_17  != fsm_1  && core_16  != auth_10 ) begin\n            sig_12 <= reg_6;\n            clk_20 <= auth_7;\n            err_1 <= tx_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_14) (  data_9  != err_16  || cfg_12 ) |-> chip_9 == rx_14 && rst_120 == rx_3 && chip_19 == chip_10 ;endproperty \n property name; @(posedge clk_gen_14) (  data_9  != err_16  || cfg_12 ) &&  (  clk_15 ) |-> cfg_12 == auth_15 && sig_32 == data_12 && cfg_5 == chip_15 ;endproperty \n property name; @(posedge clk_gen_14) (  data_9  != err_16  || cfg_12 ) &&  (  clk_15 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) |-> sig_12 == reg_6 && clk_20 == auth_7 && err_1 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_14"
    },
    {
        "Code": "if (  clk_18  && reg_11 ) begin \n    core_3 = fsm_4;\n    if ( fsm_20 ) begin\n        fsm_9 = tx_10;\n    end\n        if ( auth_1  && tx_16  && rst_10  && err_17 ) begin\n            reg_2 = reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_20) (  clk_18  && reg_11 ) |-> core_3 == fsm_4 ;endproperty \n property name; @(posedge async_clk_20) (  clk_18  && reg_11 ) &&  (  fsm_20 ) |-> fsm_9 == tx_10 ;endproperty \n property name; @(posedge async_clk_20) (  clk_18  && reg_11 ) &&  (  fsm_20 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) |-> reg_2 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "if (  fsm_14  || tx_17  || err_13  || rx_16 ) begin \n    core_6 <= cfg_5;\n    data_14 <= tx_7;\n    hw_11 <= auth_16;\n    if ( data_17 ) begin\n        fsm_11 = auth_5;\n        rx_20 = sig_19;\n        sig_116 <= tx_1;\n    end\n        if ( fsm_5  && chip_85  != clk_7  && cfg_3 ) begin\n            fsm_4 <= chip_17;\n            chip_1 = data_11;\n            data_178 <= rx_115;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_2) (  fsm_14  || tx_17  || err_13  || rx_16 ) |-> core_6 == cfg_5 && data_14 == tx_7 && hw_11 == auth_16 ;endproperty \n property name; @(posedge clock_source_2) (  fsm_14  || tx_17  || err_13  || rx_16 ) &&  (  data_17 ) |-> fsm_11 == auth_5 && rx_20 == sig_19 && sig_116 == tx_1 ;endproperty \n property name; @(posedge clock_source_2) (  fsm_14  || tx_17  || err_13  || rx_16 ) &&  (  data_17 ) &&  (  fsm_5  && chip_85  != clk_7  && cfg_3 ) |-> fsm_4 == chip_17 && chip_1 == data_11 && data_178 == rx_115 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "if (  tx_17 ) begin \n    tx_7 <= rst_1;\n    tx_2 = auth_5;\n    if ( rst_11 ) begin\n        tx_14 = core_4;\n        cfg_5 <= rx_9;\n    end\n        if ( data_8  != auth_1  || fsm_6  && err_11 ) begin\n            auth_12 = data_17;\n            cfg_12 <= cfg_59;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_18) (  tx_17 ) |-> tx_7 == rst_1 && tx_2 == auth_5 ;endproperty \n property name; @(negedge clk_enable_18) (  tx_17 ) &&  (  rst_11 ) |-> tx_14 == core_4 && cfg_5 == rx_9 ;endproperty \n property name; @(negedge clk_enable_18) (  tx_17 ) &&  (  rst_11 ) &&  (  data_8  != auth_1  || fsm_6  && err_11 ) |-> auth_12 == data_17 && cfg_12 == cfg_59 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "if (  cfg_3 ) begin \n    err_20 = reg_83;\n    rst_15 <= core_7;\n    if ( data_119  != err_119 ) begin\n        core_17 <= reg_4;\n        cfg_3 = rst_133;\n    end\n        if ( chip_13  || clk_11  || core_6  && data_3 ) begin\n            clk_10 <= auth_9;\n            core_3 = err_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_1) (  cfg_3 ) |-> err_20 == reg_83 && rst_15 == core_7 ;endproperty \n property name; @(posedge clk_reset_1) (  cfg_3 ) &&  (  data_119  != err_119 ) |-> core_17 == reg_4 && cfg_3 == rst_133 ;endproperty \n property name; @(posedge clk_reset_1) (  cfg_3 ) &&  (  data_119  != err_119 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) |-> clk_10 == auth_9 && core_3 == err_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "if (  hw_4  || chip_2 ) begin \n    tx_8 <= hw_19;\n    cfg_6 = hw_10;\n    reg_16 = data_4;\n    if ( rx_18 ) begin\n        rx_8 = err_15;\n        tx_6 = rx_3;\n        sig_3 = err_15;\n    end\n        if ( err_20  || sig_11 ) begin\n            auth_19 = tx_15;\n            clk_62 <= chip_1;\n            hw_5 = err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_14) (  hw_4  || chip_2 ) |-> tx_8 == hw_19 && cfg_6 == hw_10 && reg_16 == data_4 ;endproperty \n property name; @(posedge clk_reset_14) (  hw_4  || chip_2 ) &&  (  rx_18 ) |-> rx_8 == err_15 && tx_6 == rx_3 && sig_3 == err_15 ;endproperty \n property name; @(posedge clk_reset_14) (  hw_4  || chip_2 ) &&  (  rx_18 ) &&  (  err_20  || sig_11 ) |-> auth_19 == tx_15 && clk_62 == chip_1 && hw_5 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "if (  reg_11 ) begin \n    cfg_7 = rst_4;\n    cfg_208 = core_6;\n    err_14 <= chip_12;\n    if ( cfg_12  || sig_6  || rst_6 ) begin\n        rx_114 = cfg_9;\n        chip_17 <= fsm_18;\n        hw_16 = reg_9;\n    end\n        if ( tx_163  != fsm_163  || core_4 ) begin\n            auth_12 = data_3;\n            fsm_1 = cfg_19;\n            core_112 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_19) (  reg_11 ) |-> cfg_7 == rst_4 && cfg_208 == core_6 && err_14 == chip_12 ;endproperty \n property name; @(negedge clk_osc_19) (  reg_11 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> rx_114 == cfg_9 && chip_17 == fsm_18 && hw_16 == reg_9 ;endproperty \n property name; @(negedge clk_osc_19) (  reg_11 ) &&  (  cfg_12  || sig_6  || rst_6 ) &&  (  tx_163  != fsm_163  || core_4 ) |-> auth_12 == data_3 && fsm_1 == cfg_19 && core_112 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "if (  cfg_8  != tx_18  || err_2  || data_8 ) begin \n    chip_11 = sig_2;\n    rx_4 = reg_15;\n    if ( auth_3  != rst_7  && fsm_16 ) begin\n        tx_115 = auth_12;\n        cfg_18 <= data_4;\n    end\n        if ( reg_13  || auth_19 ) begin\n            clk_15 <= clk_12;\n            tx_9 = rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_9) (  cfg_8  != tx_18  || err_2  || data_8 ) |-> chip_11 == sig_2 && rx_4 == reg_15 ;endproperty \n property name; @(negedge clk_reset_9) (  cfg_8  != tx_18  || err_2  || data_8 ) &&  (  auth_3  != rst_7  && fsm_16 ) |-> tx_115 == auth_12 && cfg_18 == data_4 ;endproperty \n property name; @(negedge clk_reset_9) (  cfg_8  != tx_18  || err_2  || data_8 ) &&  (  auth_3  != rst_7  && fsm_16 ) &&  (  reg_13  || auth_19 ) |-> clk_15 == clk_12 && tx_9 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_9"
    },
    {
        "Code": "if (  clk_19  && sig_4  || chip_9  != data_16 ) begin \n    data_17 <= clk_14;\n    if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n        sig_10 = fsm_7;\n    end\n        if ( clk_15  != tx_7  && clk_7 ) begin\n            data_155 = hw_2;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_7) (  clk_19  && sig_4  || chip_9  != data_16 ) |-> data_17 == clk_14 ;endproperty \n property name; @(negedge clock_div_7) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> sig_10 == fsm_7 ;endproperty \n property name; @(negedge clock_div_7) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) &&  (  clk_15  != tx_7  && clk_7 ) |-> data_155 == hw_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_7"
    },
    {
        "Code": "if (  hw_6  || rst_13 ) begin \n    data_203 <= rx_3;\n    sig_11 <= err_18;\n    if ( chip_20  && cfg_9  && clk_15 ) begin\n        tx_6 <= fsm_5;\n        hw_79 <= data_3;\n    end\n        if ( clk_7 ) begin\n            cfg_10 = reg_7;\n            tx_8 <= chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_18) (  hw_6  || rst_13 ) |-> data_203 == rx_3 && sig_11 == err_18 ;endproperty \n property name; @(negedge clk_out_18) (  hw_6  || rst_13 ) &&  (  chip_20  && cfg_9  && clk_15 ) |-> tx_6 == fsm_5 && hw_79 == data_3 ;endproperty \n property name; @(negedge clk_out_18) (  hw_6  || rst_13 ) &&  (  chip_20  && cfg_9  && clk_15 ) &&  (  clk_7 ) |-> cfg_10 == reg_7 && tx_8 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_18"
    },
    {
        "Code": "if (  hw_8  != rst_19  || data_11  && clk_7 ) begin \n    tx_27 = auth_15;\n    if ( data_12 ) begin\n        hw_5 = data_16;\n    end\n        if ( sig_9  || tx_7  || core_10  || sig_11 ) begin\n            rx_16 = rst_180;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_9) (  hw_8  != rst_19  || data_11  && clk_7 ) |-> tx_27 == auth_15 ;endproperty \n property name; @(negedge clk_out_9) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  data_12 ) |-> hw_5 == data_16 ;endproperty \n property name; @(negedge clk_out_9) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  data_12 ) &&  (  sig_9  || tx_7  || core_10  || sig_11 ) |-> rx_16 == rst_180 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_9"
    },
    {
        "Code": "if (  hw_17 ) begin \n    chip_20 <= err_4;\n    clk_12 <= reg_4;\n    data_5 = fsm_12;\n    if ( data_16  || err_9  || chip_5 ) begin\n        clk_18 = sig_12;\n        auth_17 = clk_16;\n        hw_17 = clk_6;\n    end\n        if ( rst_4  && hw_40  && rx_7 ) begin\n            clk_11 = rst_13;\n            hw_8 <= chip_17;\n            data_185 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_4) (  hw_17 ) |-> chip_20 == err_4 && clk_12 == reg_4 && data_5 == fsm_12 ;endproperty \n property name; @(posedge sys_clk_4) (  hw_17 ) &&  (  data_16  || err_9  || chip_5 ) |-> clk_18 == sig_12 && auth_17 == clk_16 && hw_17 == clk_6 ;endproperty \n property name; @(posedge sys_clk_4) (  hw_17 ) &&  (  data_16  || err_9  || chip_5 ) &&  (  rst_4  && hw_40  && rx_7 ) |-> clk_11 == rst_13 && hw_8 == chip_17 && data_185 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "if (  data_12 ) begin \n    hw_9 <= data_12;\n    hw_12 <= hw_25;\n    clk_5 <= cfg_15;\n    if ( err_8  || rst_20  || clk_16 ) begin\n        data_16 <= data_6;\n        auth_19 <= err_7;\n        core_118 <= sig_12;\n    end\n        if ( tx_1  != reg_16 ) begin\n            hw_8 = reg_7;\n            auth_16 <= cfg_15;\n            rst_120 = rx_11;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_17) (  data_12 ) |-> hw_9 == data_12 && hw_12 == hw_25 && clk_5 == cfg_15 ;endproperty \n property name; @(posedge pll_clk_17) (  data_12 ) &&  (  err_8  || rst_20  || clk_16 ) |-> data_16 == data_6 && auth_19 == err_7 && core_118 == sig_12 ;endproperty \n property name; @(posedge pll_clk_17) (  data_12 ) &&  (  err_8  || rst_20  || clk_16 ) &&  (  tx_1  != reg_16 ) |-> hw_8 == reg_7 && auth_16 == cfg_15 && rst_120 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "if (  chip_1  && chip_18  || data_2  || fsm_2 ) begin \n    auth_117 = err_2;\n    data_19 <= fsm_8;\n    if ( err_158  != data_7 ) begin\n        clk_5 = rst_3;\n        chip_9 = fsm_15;\n    end\n        if ( chip_3  != sig_8  || auth_4  != fsm_2 ) begin\n            core_3 <= cfg_3;\n            cfg_15 = reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_5) (  chip_1  && chip_18  || data_2  || fsm_2 ) |-> auth_117 == err_2 && data_19 == fsm_8 ;endproperty \n property name; @(negedge main_clk_5) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  err_158  != data_7 ) |-> clk_5 == rst_3 && chip_9 == fsm_15 ;endproperty \n property name; @(negedge main_clk_5) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  err_158  != data_7 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_2 ) |-> core_3 == cfg_3 && cfg_15 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_5"
    },
    {
        "Code": "if (  data_6  || sig_17  && fsm_1  != reg_14 ) begin \n    auth_8 <= chip_14;\n    reg_14 <= auth_15;\n    if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n        sig_10 <= fsm_15;\n        core_9 = hw_2;\n    end\n        if ( rst_80  || clk_3 ) begin\n            data_178 = clk_9;\n            auth_10 <= cfg_9;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_8) (  data_6  || sig_17  && fsm_1  != reg_14 ) |-> auth_8 == chip_14 && reg_14 == auth_15 ;endproperty \n property name; @(posedge sys_clk_8) (  data_6  || sig_17  && fsm_1  != reg_14 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> sig_10 == fsm_15 && core_9 == hw_2 ;endproperty \n property name; @(posedge sys_clk_8) (  data_6  || sig_17  && fsm_1  != reg_14 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) &&  (  rst_80  || clk_3 ) |-> data_178 == clk_9 && auth_10 == cfg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_8"
    },
    {
        "Code": "if (  cfg_8  != cfg_12  && cfg_3 ) begin \n    hw_7 <= reg_3;\n    hw_196 <= reg_1;\n    if ( err_16  && data_16  && auth_13 ) begin\n        clk_27 <= sig_8;\n        clk_62 <= fsm_12;\n    end\n        if ( clk_1  || err_1  || chip_10 ) begin\n            cfg_7 = auth_11;\n            clk_14 <= reg_3;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_6) (  cfg_8  != cfg_12  && cfg_3 ) |-> hw_7 == reg_3 && hw_196 == reg_1 ;endproperty \n property name; @(posedge bus_clock_6) (  cfg_8  != cfg_12  && cfg_3 ) &&  (  err_16  && data_16  && auth_13 ) |-> clk_27 == sig_8 && clk_62 == fsm_12 ;endproperty \n property name; @(posedge bus_clock_6) (  cfg_8  != cfg_12  && cfg_3 ) &&  (  err_16  && data_16  && auth_13 ) &&  (  clk_1  || err_1  || chip_10 ) |-> cfg_7 == auth_11 && clk_14 == reg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "if (  reg_14 ) begin \n    data_6 <= data_4;\n    tx_112 = cfg_13;\n    if ( chip_8 ) begin\n        rst_2 = rx_18;\n        chip_10 = rst_16;\n    end\n        if ( core_1  != tx_12  && cfg_14 ) begin\n            core_12 = reg_15;\n            fsm_5 <= cfg_111;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_2) (  reg_14 ) |-> data_6 == data_4 && tx_112 == cfg_13 ;endproperty \n property name; @(negedge clk_osc_2) (  reg_14 ) &&  (  chip_8 ) |-> rst_2 == rx_18 && chip_10 == rst_16 ;endproperty \n property name; @(negedge clk_osc_2) (  reg_14 ) &&  (  chip_8 ) &&  (  core_1  != tx_12  && cfg_14 ) |-> core_12 == reg_15 && fsm_5 == cfg_111 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "if (  fsm_9  && core_4 ) begin \n    tx_19 = cfg_2;\n    clk_122 = rst_7;\n    if ( fsm_19  != chip_11  && rst_14  || cfg_19 ) begin\n        fsm_4 = reg_16;\n        cfg_18 <= clk_6;\n    end\n        if ( clk_1  || err_1  || chip_18 ) begin\n            rst_1 = rx_13;\n            sig_13 <= clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_13) (  fsm_9  && core_4 ) |-> tx_19 == cfg_2 && clk_122 == rst_7 ;endproperty \n property name; @(negedge clk_enable_13) (  fsm_9  && core_4 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) |-> fsm_4 == reg_16 && cfg_18 == clk_6 ;endproperty \n property name; @(negedge clk_enable_13) (  fsm_9  && core_4 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) &&  (  clk_1  || err_1  || chip_18 ) |-> rst_1 == rx_13 && sig_13 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "if (  sig_15 ) begin \n    clk_122 <= auth_19;\n    if ( fsm_9  && cfg_20 ) begin\n        core_9 = cfg_15;\n    end\n        if ( reg_8  != fsm_2  || cfg_11  != clk_4 ) begin\n            err_12 <= clk_16;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_10) (  sig_15 ) |-> clk_122 == auth_19 ;endproperty \n property name; @(posedge fast_clk_10) (  sig_15 ) &&  (  fsm_9  && cfg_20 ) |-> core_9 == cfg_15 ;endproperty \n property name; @(posedge fast_clk_10) (  sig_15 ) &&  (  fsm_9  && cfg_20 ) &&  (  reg_8  != fsm_2  || cfg_11  != clk_4 ) |-> err_12 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_10"
    },
    {
        "Code": "if (  reg_9 ) begin \n    rx_8 = fsm_8;\n    rst_9 = sig_4;\n    fsm_11 <= rx_10;\n    if ( rst_9  || auth_11 ) begin\n        rst_120 <= chip_7;\n        sig_7 <= rst_15;\n        cfg_76 = err_17;\n    end\n        if ( hw_13  && reg_14  || core_17 ) begin\n            rx_15 <= hw_12;\n            sig_32 = auth_4;\n            reg_18 = core_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_20) (  reg_9 ) |-> rx_8 == fsm_8 && rst_9 == sig_4 && fsm_11 == rx_10 ;endproperty \n property name; @(posedge clk_signal_20) (  reg_9 ) &&  (  rst_9  || auth_11 ) |-> rst_120 == chip_7 && sig_7 == rst_15 && cfg_76 == err_17 ;endproperty \n property name; @(posedge clk_signal_20) (  reg_9 ) &&  (  rst_9  || auth_11 ) &&  (  hw_13  && reg_14  || core_17 ) |-> rx_15 == hw_12 && sig_32 == auth_4 && reg_18 == core_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "if (  reg_1 ) begin \n    rst_6 <= sig_4;\n    if ( hw_13  && reg_14  || core_17 ) begin\n        sig_172 = fsm_10;\n    end\n        if ( err_8  && fsm_3  && core_18 ) begin\n            rst_1 <= chip_6;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_19) (  reg_1 ) |-> rst_6 == sig_4 ;endproperty \n property name; @(posedge fast_clk_19) (  reg_1 ) &&  (  hw_13  && reg_14  || core_17 ) |-> sig_172 == fsm_10 ;endproperty \n property name; @(posedge fast_clk_19) (  reg_1 ) &&  (  hw_13  && reg_14  || core_17 ) &&  (  err_8  && fsm_3  && core_18 ) |-> rst_1 == chip_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_19"
    },
    {
        "Code": "if (  auth_17  != core_11  || data_2  && auth_7 ) begin \n    chip_10 = rst_18;\n    if ( err_18  != hw_2  && cfg_11 ) begin\n        data_10 = rx_18;\n    end\n        if ( fsm_2  != tx_13 ) begin\n            data_17 = fsm_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_19) (  auth_17  != core_11  || data_2  && auth_7 ) |-> chip_10 == rst_18 ;endproperty \n property name; @(posedge clock_source_19) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  err_18  != hw_2  && cfg_11 ) |-> data_10 == rx_18 ;endproperty \n property name; @(posedge clock_source_19) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  err_18  != hw_2  && cfg_11 ) &&  (  fsm_2  != tx_13 ) |-> data_17 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "if (  auth_8  && rst_16  != err_1  || data_19 ) begin \n    data_16 = chip_1;\n    if ( rst_4  && hw_40  && rx_7 ) begin\n        hw_17 = err_5;\n    end\n        if ( rx_6 ) begin\n            clk_62 = fsm_10;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_1) (  auth_8  && rst_16  != err_1  || data_19 ) |-> data_16 == chip_1 ;endproperty \n property name; @(negedge async_clk_1) (  auth_8  && rst_16  != err_1  || data_19 ) &&  (  rst_4  && hw_40  && rx_7 ) |-> hw_17 == err_5 ;endproperty \n property name; @(negedge async_clk_1) (  auth_8  && rst_16  != err_1  || data_19 ) &&  (  rst_4  && hw_40  && rx_7 ) &&  (  rx_6 ) |-> clk_62 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "if (  cfg_4  && core_11  && data_9 ) begin \n    core_11 <= reg_2;\n    chip_2 <= tx_2;\n    if ( tx_5 ) begin\n        fsm_12 = reg_13;\n        auth_5 = rst_19;\n    end\n        if ( core_1 ) begin\n            core_6 = rst_11;\n            reg_116 <= data_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_6) (  cfg_4  && core_11  && data_9 ) |-> core_11 == reg_2 && chip_2 == tx_2 ;endproperty \n property name; @(negedge clk_in_6) (  cfg_4  && core_11  && data_9 ) &&  (  tx_5 ) |-> fsm_12 == reg_13 && auth_5 == rst_19 ;endproperty \n property name; @(negedge clk_in_6) (  cfg_4  && core_11  && data_9 ) &&  (  tx_5 ) &&  (  core_1 ) |-> core_6 == rst_11 && reg_116 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "if (  reg_4  && fsm_2  && data_2  || auth_1 ) begin \n    reg_9 = fsm_2;\n    if ( chip_3  != sig_8  || auth_4  != fsm_1 ) begin\n        rst_120 = chip_17;\n    end\n        if ( reg_16  && fsm_9  && data_3 ) begin\n            data_14 = sig_114;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_1) (  reg_4  && fsm_2  && data_2  || auth_1 ) |-> reg_9 == fsm_2 ;endproperty \n property name; @(posedge clock_source_1) (  reg_4  && fsm_2  && data_2  || auth_1 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_1 ) |-> rst_120 == chip_17 ;endproperty \n property name; @(posedge clock_source_1) (  reg_4  && fsm_2  && data_2  || auth_1 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_1 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> data_14 == sig_114 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_1"
    },
    {
        "Code": "if (  fsm_15  != core_20 ) begin \n    data_155 = clk_17;\n    if ( rst_7  != data_18  || cfg_19 ) begin\n        rx_10 <= rst_7;\n    end\n        if ( fsm_14  && data_10  || err_1  && rx_11 ) begin\n            data_17 = rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_20) (  fsm_15  != core_20 ) |-> data_155 == clk_17 ;endproperty \n property name; @(posedge clk_enable_20) (  fsm_15  != core_20 ) &&  (  rst_7  != data_18  || cfg_19 ) |-> rx_10 == rst_7 ;endproperty \n property name; @(posedge clk_enable_20) (  fsm_15  != core_20 ) &&  (  rst_7  != data_18  || cfg_19 ) &&  (  fsm_14  && data_10  || err_1  && rx_11 ) |-> data_17 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_20"
    },
    {
        "Code": "if (  auth_15 ) begin \n    cfg_1 = cfg_10;\n    if ( fsm_3  || rst_9  != core_60 ) begin\n        tx_115 <= cfg_19;\n    end\n        if ( err_110  || tx_15  || cfg_9  && err_8 ) begin\n            clk_10 <= chip_13;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_15) (  auth_15 ) |-> cfg_1 == cfg_10 ;endproperty \n property name; @(negedge clk_reset_15) (  auth_15 ) &&  (  fsm_3  || rst_9  != core_60 ) |-> tx_115 == cfg_19 ;endproperty \n property name; @(negedge clk_reset_15) (  auth_15 ) &&  (  fsm_3  || rst_9  != core_60 ) &&  (  err_110  || tx_15  || cfg_9  && err_8 ) |-> clk_10 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "if (  data_9  != chip_12  && tx_5 ) begin \n    rst_138 <= hw_8;\n    if ( rx_11 ) begin\n        fsm_5 = data_4;\n    end\n        if ( err_11  && clk_9  != rst_6 ) begin\n            data_13 <= tx_18;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_13) (  data_9  != chip_12  && tx_5 ) |-> rst_138 == hw_8 ;endproperty \n property name; @(posedge clock_ctrl_13) (  data_9  != chip_12  && tx_5 ) &&  (  rx_11 ) |-> fsm_5 == data_4 ;endproperty \n property name; @(posedge clock_ctrl_13) (  data_9  != chip_12  && tx_5 ) &&  (  rx_11 ) &&  (  err_11  && clk_9  != rst_6 ) |-> data_13 == tx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "if (  data_20  != tx_11  || rx_17  || cfg_8 ) begin \n    core_10 <= reg_9;\n    if ( tx_17  || tx_11  != sig_17  || sig_3 ) begin\n        clk_15 <= reg_9;\n    end\n        if ( hw_3 ) begin\n            err_195 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_11) (  data_20  != tx_11  || rx_17  || cfg_8 ) |-> core_10 == reg_9 ;endproperty \n property name; @(posedge clk_enable_11) (  data_20  != tx_11  || rx_17  || cfg_8 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) |-> clk_15 == reg_9 ;endproperty \n property name; @(posedge clk_enable_11) (  data_20  != tx_11  || rx_17  || cfg_8 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) &&  (  hw_3 ) |-> err_195 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_11"
    },
    {
        "Code": "if (  sig_20  && chip_9  || data_17  || rx_11 ) begin \n    chip_9 = auth_6;\n    if ( clk_12 ) begin\n        clk_15 <= tx_15;\n    end\n        if ( reg_18  != chip_9  || sig_17  && rst_2 ) begin\n            err_11 = reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_4) (  sig_20  && chip_9  || data_17  || rx_11 ) |-> chip_9 == auth_6 ;endproperty \n property name; @(negedge clk_out_4) (  sig_20  && chip_9  || data_17  || rx_11 ) &&  (  clk_12 ) |-> clk_15 == tx_15 ;endproperty \n property name; @(negedge clk_out_4) (  sig_20  && chip_9  || data_17  || rx_11 ) &&  (  clk_12 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) |-> err_11 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_4"
    },
    {
        "Code": "if (  sig_6  && rx_12  || tx_8  && data_12 ) begin \n    auth_20 = cfg_6;\n    reg_2 = core_17;\n    hw_20 = rst_19;\n    if ( auth_19 ) begin\n        hw_16 <= clk_8;\n        chip_10 <= auth_18;\n        core_16 <= sig_8;\n    end\n        if ( err_11  && tx_11  || data_8  != rst_14 ) begin\n            auth_19 = auth_12;\n            rx_18 = data_22;\n            chip_8 <= sig_3;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_10) (  sig_6  && rx_12  || tx_8  && data_12 ) |-> auth_20 == cfg_6 && reg_2 == core_17 && hw_20 == rst_19 ;endproperty \n property name; @(posedge pll_clk_10) (  sig_6  && rx_12  || tx_8  && data_12 ) &&  (  auth_19 ) |-> hw_16 == clk_8 && chip_10 == auth_18 && core_16 == sig_8 ;endproperty \n property name; @(posedge pll_clk_10) (  sig_6  && rx_12  || tx_8  && data_12 ) &&  (  auth_19 ) &&  (  err_11  && tx_11  || data_8  != rst_14 ) |-> auth_19 == auth_12 && rx_18 == data_22 && chip_8 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_10"
    },
    {
        "Code": "if (  cfg_9  || tx_5  && err_16  != rst_15 ) begin \n    auth_9 <= reg_9;\n    tx_1010 <= sig_14;\n    if ( err_17  != fsm_18  || data_10 ) begin\n        clk_12 = hw_20;\n        data_203 <= chip_3;\n    end\n        if ( hw_20  != auth_5  && sig_96 ) begin\n            rx_7 = fsm_12;\n            rst_12 <= rx_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_17) (  cfg_9  || tx_5  && err_16  != rst_15 ) |-> auth_9 == reg_9 && tx_1010 == sig_14 ;endproperty \n property name; @(negedge clk_out_17) (  cfg_9  || tx_5  && err_16  != rst_15 ) &&  (  err_17  != fsm_18  || data_10 ) |-> clk_12 == hw_20 && data_203 == chip_3 ;endproperty \n property name; @(negedge clk_out_17) (  cfg_9  || tx_5  && err_16  != rst_15 ) &&  (  err_17  != fsm_18  || data_10 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> rx_7 == fsm_12 && rst_12 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_17"
    },
    {
        "Code": "if (  auth_7  && cfg_4  != hw_19  || err_4 ) begin \n    data_8 <= rx_20;\n    tx_18 = cfg_5;\n    reg_20 = chip_3;\n    if ( rst_1  && core_11  && auth_15 ) begin\n        core_8 <= err_14;\n        clk_6 = clk_14;\n        rst_12 = rst_20;\n    end\n        if ( sig_158  && auth_154  || hw_157 ) begin\n            data_18 = sig_1;\n            rst_3 <= tx_17;\n            clk_16 = rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_12) (  auth_7  && cfg_4  != hw_19  || err_4 ) |-> data_8 == rx_20 && tx_18 == cfg_5 && reg_20 == chip_3 ;endproperty \n property name; @(negedge fast_clk_12) (  auth_7  && cfg_4  != hw_19  || err_4 ) &&  (  rst_1  && core_11  && auth_15 ) |-> core_8 == err_14 && clk_6 == clk_14 && rst_12 == rst_20 ;endproperty \n property name; @(negedge fast_clk_12) (  auth_7  && cfg_4  != hw_19  || err_4 ) &&  (  rst_1  && core_11  && auth_15 ) &&  (  sig_158  && auth_154  || hw_157 ) |-> data_18 == sig_1 && rst_3 == tx_17 && clk_16 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_12"
    },
    {
        "Code": "if (  fsm_11 ) begin \n    rst_3 <= rst_1;\n    rx_16 = chip_9;\n    if ( fsm_16 ) begin\n        tx_9 = sig_28;\n        chip_13 = rst_14;\n    end\n        if ( rst_16  || tx_12  || chip_14  || rx_1 ) begin\n            auth_11 <= tx_11;\n            data_155 <= core_1;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_2) (  fsm_11 ) |-> rst_3 == rst_1 && rx_16 == chip_9 ;endproperty \n property name; @(negedge fast_clk_2) (  fsm_11 ) &&  (  fsm_16 ) |-> tx_9 == sig_28 && chip_13 == rst_14 ;endproperty \n property name; @(negedge fast_clk_2) (  fsm_11 ) &&  (  fsm_16 ) &&  (  rst_16  || tx_12  || chip_14  || rx_1 ) |-> auth_11 == tx_11 && data_155 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_2"
    },
    {
        "Code": "if (  rst_8  && rx_15 ) begin \n    hw_1 = hw_4;\n    if ( core_14  != rx_9  && reg_13  || clk_17 ) begin\n        tx_8 <= err_1;\n    end\n        if ( hw_16  || sig_5  != core_12  || chip_6 ) begin\n            cfg_116 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_7) (  rst_8  && rx_15 ) |-> hw_1 == hw_4 ;endproperty \n property name; @(posedge core_clock_7) (  rst_8  && rx_15 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) |-> tx_8 == err_1 ;endproperty \n property name; @(posedge core_clock_7) (  rst_8  && rx_15 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) &&  (  hw_16  || sig_5  != core_12  || chip_6 ) |-> cfg_116 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_7"
    },
    {
        "Code": "if (  core_14 ) begin \n    chip_11 = data_5;\n    tx_46 = cfg_20;\n    if ( reg_14  != tx_17  || core_14  && rst_4 ) begin\n        data_203 = rst_20;\n        core_14 = cfg_9;\n    end\n        if ( rst_2  != err_16 ) begin\n            rx_3 = core_10;\n            clk_14 <= data_17;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_6) (  core_14 ) |-> chip_11 == data_5 && tx_46 == cfg_20 ;endproperty \n property name; @(negedge cpu_clock_6) (  core_14 ) &&  (  reg_14  != tx_17  || core_14  && rst_4 ) |-> data_203 == rst_20 && core_14 == cfg_9 ;endproperty \n property name; @(negedge cpu_clock_6) (  core_14 ) &&  (  reg_14  != tx_17  || core_14  && rst_4 ) &&  (  rst_2  != err_16 ) |-> rx_3 == core_10 && clk_14 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "if (  tx_6  || data_6  != reg_3  && fsm_1 ) begin \n    err_5 <= tx_8;\n    cfg_208 = data_14;\n    rx_12 <= reg_19;\n    if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n        data_18 <= core_4;\n        clk_4 = fsm_8;\n        tx_17 <= rx_1;\n    end\n        if ( data_100  || tx_11  || tx_1 ) begin\n            fsm_26 <= reg_8;\n            sig_2 = sig_20;\n            core_6 = rx_11;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_20) (  tx_6  || data_6  != reg_3  && fsm_1 ) |-> err_5 == tx_8 && cfg_208 == data_14 && rx_12 == reg_19 ;endproperty \n property name; @(posedge bus_clock_20) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> data_18 == core_4 && clk_4 == fsm_8 && tx_17 == rx_1 ;endproperty \n property name; @(posedge bus_clock_20) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) &&  (  data_100  || tx_11  || tx_1 ) |-> fsm_26 == reg_8 && sig_2 == sig_20 && core_6 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_20"
    },
    {
        "Code": "if (  rst_9 ) begin \n    auth_20 = fsm_2;\n    clk_13 = tx_10;\n    if ( rst_6  != clk_14  && core_10  && chip_11 ) begin\n        core_9 = hw_15;\n        cfg_2 = clk_16;\n    end\n        if ( hw_5  != clk_20 ) begin\n            err_19 <= tx_4;\n            rx_15 <= err_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_4) (  rst_9 ) |-> auth_20 == fsm_2 && clk_13 == tx_10 ;endproperty \n property name; @(posedge clk_osc_4) (  rst_9 ) &&  (  rst_6  != clk_14  && core_10  && chip_11 ) |-> core_9 == hw_15 && cfg_2 == clk_16 ;endproperty \n property name; @(posedge clk_osc_4) (  rst_9 ) &&  (  rst_6  != clk_14  && core_10  && chip_11 ) &&  (  hw_5  != clk_20 ) |-> err_19 == tx_4 && rx_15 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_4"
    },
    {
        "Code": "if (  sig_11  || chip_19  != rst_7  || sig_20 ) begin \n    tx_14 <= clk_4;\n    if ( reg_19  || tx_196 ) begin\n        fsm_19 = rx_15;\n    end\n        if ( clk_5  || data_19  && cfg_20  != auth_17 ) begin\n            cfg_183 <= reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_16) (  sig_11  || chip_19  != rst_7  || sig_20 ) |-> tx_14 == clk_4 ;endproperty \n property name; @(negedge clock_source_16) (  sig_11  || chip_19  != rst_7  || sig_20 ) &&  (  reg_19  || tx_196 ) |-> fsm_19 == rx_15 ;endproperty \n property name; @(negedge clock_source_16) (  sig_11  || chip_19  != rst_7  || sig_20 ) &&  (  reg_19  || tx_196 ) &&  (  clk_5  || data_19  && cfg_20  != auth_17 ) |-> cfg_183 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_16"
    },
    {
        "Code": "if (  err_5 ) begin \n    chip_8 = clk_1;\n    rx_5 = rst_6;\n    data_185 = cfg_2;\n    if ( err_8  && chip_19  || hw_15  != tx_11 ) begin\n        tx_5 = rst_3;\n        data_3 <= err_16;\n        err_11 = cfg_1;\n    end\n        if ( rst_10  || clk_5  && fsm_4  || rx_20 ) begin\n            data_11 = sig_14;\n            reg_12 = auth_8;\n            fsm_116 = data_8;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_20) (  err_5 ) |-> chip_8 == clk_1 && rx_5 == rst_6 && data_185 == cfg_2 ;endproperty \n property name; @(negedge core_clock_20) (  err_5 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) |-> tx_5 == rst_3 && data_3 == err_16 && err_11 == cfg_1 ;endproperty \n property name; @(negedge core_clock_20) (  err_5 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) |-> data_11 == sig_14 && reg_12 == auth_8 && fsm_116 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "if (  data_6  && err_10  != reg_13 ) begin \n    cfg_14 = tx_7;\n    clk_6 <= err_5;\n    sig_3 <= err_12;\n    if ( tx_116 ) begin\n        tx_114 = core_10;\n        sig_149 = reg_11;\n        sig_10 = cfg_1;\n    end\n        if ( core_14  != rx_9  && reg_16  || clk_2 ) begin\n            chip_9 <= hw_10;\n            core_14 <= cfg_16;\n            auth_117 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_12) (  data_6  && err_10  != reg_13 ) |-> cfg_14 == tx_7 && clk_6 == err_5 && sig_3 == err_12 ;endproperty \n property name; @(posedge clk_osc_12) (  data_6  && err_10  != reg_13 ) &&  (  tx_116 ) |-> tx_114 == core_10 && sig_149 == reg_11 && sig_10 == cfg_1 ;endproperty \n property name; @(posedge clk_osc_12) (  data_6  && err_10  != reg_13 ) &&  (  tx_116 ) &&  (  core_14  != rx_9  && reg_16  || clk_2 ) |-> chip_9 == hw_10 && core_14 == cfg_16 && auth_117 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "if (  hw_18  && rx_12  && data_4 ) begin \n    sig_116 <= reg_6;\n    rst_16 = hw_19;\n    if ( rst_2  != cfg_58  || fsm_6 ) begin\n        auth_13 <= data_10;\n        tx_19 = fsm_15;\n    end\n        if ( cfg_9  || rst_16  && reg_12 ) begin\n            hw_15 <= rx_18;\n            tx_13 <= sig_1;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_19) (  hw_18  && rx_12  && data_4 ) |-> sig_116 == reg_6 && rst_16 == hw_19 ;endproperty \n property name; @(negedge mem_clock_19) (  hw_18  && rx_12  && data_4 ) &&  (  rst_2  != cfg_58  || fsm_6 ) |-> auth_13 == data_10 && tx_19 == fsm_15 ;endproperty \n property name; @(negedge mem_clock_19) (  hw_18  && rx_12  && data_4 ) &&  (  rst_2  != cfg_58  || fsm_6 ) &&  (  cfg_9  || rst_16  && reg_12 ) |-> hw_15 == rx_18 && tx_13 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "if (  tx_16  != tx_15  && clk_17 ) begin \n    data_9 <= chip_20;\n    err_9 <= cfg_2;\n    core_10 <= fsm_12;\n    if ( reg_20  && rx_19  || rst_5  != cfg_15 ) begin\n        rst_52 = tx_20;\n        rx_4 <= sig_11;\n        chip_11 <= reg_4;\n    end\n        if ( cfg_20 ) begin\n            rst_20 <= rx_1;\n            auth_17 <= sig_15;\n            chip_6 = fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_3) (  tx_16  != tx_15  && clk_17 ) |-> data_9 == chip_20 && err_9 == cfg_2 && core_10 == fsm_12 ;endproperty \n property name; @(posedge async_clk_3) (  tx_16  != tx_15  && clk_17 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) |-> rst_52 == tx_20 && rx_4 == sig_11 && chip_11 == reg_4 ;endproperty \n property name; @(posedge async_clk_3) (  tx_16  != tx_15  && clk_17 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) &&  (  cfg_20 ) |-> rst_20 == rx_1 && auth_17 == sig_15 && chip_6 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_3"
    },
    {
        "Code": "if (  data_16  != reg_3  && fsm_15 ) begin \n    chip_1 <= tx_14;\n    rx_3 <= tx_4;\n    if ( fsm_12 ) begin\n        clk_120 = reg_19;\n        rx_114 = rst_10;\n    end\n        if ( cfg_17 ) begin\n            sig_4 <= sig_9;\n            clk_15 = rx_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_12) (  data_16  != reg_3  && fsm_15 ) |-> chip_1 == tx_14 && rx_3 == tx_4 ;endproperty \n property name; @(posedge clk_osc_12) (  data_16  != reg_3  && fsm_15 ) &&  (  fsm_12 ) |-> clk_120 == reg_19 && rx_114 == rst_10 ;endproperty \n property name; @(posedge clk_osc_12) (  data_16  != reg_3  && fsm_15 ) &&  (  fsm_12 ) &&  (  cfg_17 ) |-> sig_4 == sig_9 && clk_15 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "if (  chip_5  != auth_5  || rst_8 ) begin \n    fsm_8 = tx_20;\n    cfg_13 <= fsm_8;\n    if ( err_110  || tx_15  || cfg_9  && err_8 ) begin\n        data_178 <= core_7;\n        sig_2 <= fsm_16;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_9 ) begin\n            err_60 = reg_15;\n            fsm_11 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_4) (  chip_5  != auth_5  || rst_8 ) |-> fsm_8 == tx_20 && cfg_13 == fsm_8 ;endproperty \n property name; @(negedge clock_div_4) (  chip_5  != auth_5  || rst_8 ) &&  (  err_110  || tx_15  || cfg_9  && err_8 ) |-> data_178 == core_7 && sig_2 == fsm_16 ;endproperty \n property name; @(negedge clock_div_4) (  chip_5  != auth_5  || rst_8 ) &&  (  err_110  || tx_15  || cfg_9  && err_8 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_9 ) |-> err_60 == reg_15 && fsm_11 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_4"
    },
    {
        "Code": "if (  rx_8  && auth_19  || err_17  != fsm_14 ) begin \n    sig_15 <= core_8;\n    core_9 = auth_4;\n    if ( fsm_40  != chip_46  || fsm_20 ) begin\n        sig_16 <= reg_4;\n        clk_18 = chip_7;\n    end\n        if ( rst_94 ) begin\n            chip_1 = err_7;\n            core_7 = data_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_15) (  rx_8  && auth_19  || err_17  != fsm_14 ) |-> sig_15 == core_8 && core_9 == auth_4 ;endproperty \n property name; @(negedge clk_enable_15) (  rx_8  && auth_19  || err_17  != fsm_14 ) &&  (  fsm_40  != chip_46  || fsm_20 ) |-> sig_16 == reg_4 && clk_18 == chip_7 ;endproperty \n property name; @(negedge clk_enable_15) (  rx_8  && auth_19  || err_17  != fsm_14 ) &&  (  fsm_40  != chip_46  || fsm_20 ) &&  (  rst_94 ) |-> chip_1 == err_7 && core_7 == data_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "if (  chip_12 ) begin \n    rx_9 <= rst_13;\n    err_17 <= err_18;\n    if ( hw_120  != rx_4  && cfg_7  != core_3 ) begin\n        err_19 = tx_9;\n        cfg_116 <= err_14;\n    end\n        if ( reg_10  && core_4  != hw_6 ) begin\n            sig_4 = hw_18;\n            err_5 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_8) (  chip_12 ) |-> rx_9 == rst_13 && err_17 == err_18 ;endproperty \n property name; @(posedge cpu_clock_8) (  chip_12 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) |-> err_19 == tx_9 && cfg_116 == err_14 ;endproperty \n property name; @(posedge cpu_clock_8) (  chip_12 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) &&  (  reg_10  && core_4  != hw_6 ) |-> sig_4 == hw_18 && err_5 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_8"
    },
    {
        "Code": "if (  cfg_14 ) begin \n    core_18 <= fsm_3;\n    clk_118 = cfg_13;\n    if ( sig_4  || rst_17  || data_3  && tx_12 ) begin\n        err_2 <= sig_3;\n        tx_8 <= tx_12;\n    end\n        if ( sig_20  != auth_18 ) begin\n            err_17 = rx_9;\n            err_3 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_3) (  cfg_14 ) |-> core_18 == fsm_3 && clk_118 == cfg_13 ;endproperty \n property name; @(negedge fast_clk_3) (  cfg_14 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) |-> err_2 == sig_3 && tx_8 == tx_12 ;endproperty \n property name; @(negedge fast_clk_3) (  cfg_14 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) &&  (  sig_20  != auth_18 ) |-> err_17 == rx_9 && err_3 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_3"
    },
    {
        "Code": "if (  chip_15  && core_19  && cfg_13  || auth_8 ) begin \n    cfg_116 <= data_10;\n    if ( rst_1  != clk_11  || fsm_17  || hw_15 ) begin\n        chip_9 = chip_19;\n    end\n        if ( auth_4  != rst_18 ) begin\n            clk_6 = rst_11;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_11) (  chip_15  && core_19  && cfg_13  || auth_8 ) |-> cfg_116 == data_10 ;endproperty \n property name; @(posedge fast_clk_11) (  chip_15  && core_19  && cfg_13  || auth_8 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_15 ) |-> chip_9 == chip_19 ;endproperty \n property name; @(posedge fast_clk_11) (  chip_15  && core_19  && cfg_13  || auth_8 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_15 ) &&  (  auth_4  != rst_18 ) |-> clk_6 == rst_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "if (  data_14  || rx_10 ) begin \n    err_16 = clk_3;\n    reg_173 <= fsm_19;\n    err_20 <= auth_4;\n    if ( auth_16  && hw_9  || core_3  && reg_6 ) begin\n        rst_11 = fsm_16;\n        core_4 <= rx_13;\n        chip_20 = chip_3;\n    end\n        if ( err_17  || core_6  != rx_16  || auth_5 ) begin\n            rx_5 <= err_20;\n            fsm_17 <= clk_19;\n            fsm_116 = sig_18;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_15) (  data_14  || rx_10 ) |-> err_16 == clk_3 && reg_173 == fsm_19 && err_20 == auth_4 ;endproperty \n property name; @(posedge async_clk_15) (  data_14  || rx_10 ) &&  (  auth_16  && hw_9  || core_3  && reg_6 ) |-> rst_11 == fsm_16 && core_4 == rx_13 && chip_20 == chip_3 ;endproperty \n property name; @(posedge async_clk_15) (  data_14  || rx_10 ) &&  (  auth_16  && hw_9  || core_3  && reg_6 ) &&  (  err_17  || core_6  != rx_16  || auth_5 ) |-> rx_5 == err_20 && fsm_17 == clk_19 && fsm_116 == sig_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "if (  sig_20  && rst_18 ) begin \n    auth_14 <= err_10;\n    rst_4 = cfg_116;\n    tx_11 = auth_2;\n    if ( rx_11 ) begin\n        core_10 <= err_6;\n        auth_17 <= rst_5;\n        fsm_112 = hw_8;\n    end\n        if ( err_10  || data_6  != hw_1  || reg_15 ) begin\n            clk_3 <= reg_11;\n            rst_18 <= rst_6;\n            tx_7 <= reg_1;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_6) (  sig_20  && rst_18 ) |-> auth_14 == err_10 && rst_4 == cfg_116 && tx_11 == auth_2 ;endproperty \n property name; @(posedge mem_clock_6) (  sig_20  && rst_18 ) &&  (  rx_11 ) |-> core_10 == err_6 && auth_17 == rst_5 && fsm_112 == hw_8 ;endproperty \n property name; @(posedge mem_clock_6) (  sig_20  && rst_18 ) &&  (  rx_11 ) &&  (  err_10  || data_6  != hw_1  || reg_15 ) |-> clk_3 == reg_11 && rst_18 == rst_6 && tx_7 == reg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "if (  rst_11  || rst_17 ) begin \n    hw_8 = fsm_9;\n    tx_27 = clk_6;\n    if ( tx_18  || auth_6 ) begin\n        err_50 = err_5;\n        clk_118 <= err_4;\n    end\n        if ( data_1  != auth_19 ) begin\n            rst_6 <= reg_10;\n            sig_20 = reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_6) (  rst_11  || rst_17 ) |-> hw_8 == fsm_9 && tx_27 == clk_6 ;endproperty \n property name; @(posedge sys_clk_6) (  rst_11  || rst_17 ) &&  (  tx_18  || auth_6 ) |-> err_50 == err_5 && clk_118 == err_4 ;endproperty \n property name; @(posedge sys_clk_6) (  rst_11  || rst_17 ) &&  (  tx_18  || auth_6 ) &&  (  data_1  != auth_19 ) |-> rst_6 == reg_10 && sig_20 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "if (  rst_20  && fsm_7  && tx_4  != fsm_4 ) begin \n    rx_125 <= reg_5;\n    data_17 = tx_11;\n    rst_12 = hw_18;\n    if ( auth_18 ) begin\n        tx_8 = clk_16;\n        chip_110 = core_1;\n        fsm_8 <= cfg_4;\n    end\n        if ( core_16  != cfg_7  || hw_15  || err_11 ) begin\n            chip_17 = sig_12;\n            err_16 <= chip_13;\n            tx_115 <= sig_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_3) (  rst_20  && fsm_7  && tx_4  != fsm_4 ) |-> rx_125 == reg_5 && data_17 == tx_11 && rst_12 == hw_18 ;endproperty \n property name; @(posedge clk_in_3) (  rst_20  && fsm_7  && tx_4  != fsm_4 ) &&  (  auth_18 ) |-> tx_8 == clk_16 && chip_110 == core_1 && fsm_8 == cfg_4 ;endproperty \n property name; @(posedge clk_in_3) (  rst_20  && fsm_7  && tx_4  != fsm_4 ) &&  (  auth_18 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) |-> chip_17 == sig_12 && err_16 == chip_13 && tx_115 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_3"
    },
    {
        "Code": "if (  rx_6  && auth_1  != fsm_9 ) begin \n    data_8 <= hw_9;\n    sig_19 <= reg_16;\n    if ( auth_7 ) begin\n        cfg_76 <= rx_15;\n        clk_118 <= sig_12;\n    end\n        if ( rx_20  && fsm_3  && reg_16  != sig_15 ) begin\n            clk_11 = sig_14;\n            reg_11 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_18) (  rx_6  && auth_1  != fsm_9 ) |-> data_8 == hw_9 && sig_19 == reg_16 ;endproperty \n property name; @(posedge clk_in_18) (  rx_6  && auth_1  != fsm_9 ) &&  (  auth_7 ) |-> cfg_76 == rx_15 && clk_118 == sig_12 ;endproperty \n property name; @(posedge clk_in_18) (  rx_6  && auth_1  != fsm_9 ) &&  (  auth_7 ) &&  (  rx_20  && fsm_3  && reg_16  != sig_15 ) |-> clk_11 == sig_14 && reg_11 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "if (  data_3 ) begin \n    sig_7 = rst_14;\n    core_5 <= clk_3;\n    if ( err_16  && data_16  && auth_13 ) begin\n        tx_3 = cfg_10;\n        tx_27 = auth_120;\n    end\n        if ( core_1  || sig_6  || hw_16 ) begin\n            hw_18 <= rx_18;\n            clk_12 = err_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_17) (  data_3 ) |-> sig_7 == rst_14 && core_5 == clk_3 ;endproperty \n property name; @(negedge clock_div_17) (  data_3 ) &&  (  err_16  && data_16  && auth_13 ) |-> tx_3 == cfg_10 && tx_27 == auth_120 ;endproperty \n property name; @(negedge clock_div_17) (  data_3 ) &&  (  err_16  && data_16  && auth_13 ) &&  (  core_1  || sig_6  || hw_16 ) |-> hw_18 == rx_18 && clk_12 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_17"
    },
    {
        "Code": "if (  cfg_20  && auth_7  || data_14  || auth_1 ) begin \n    cfg_11 <= core_17;\n    err_2 = data_11;\n    if ( cfg_13  != clk_11  && chip_5  && data_11 ) begin\n        err_7 = clk_19;\n        err_1 <= fsm_4;\n    end\n        if ( cfg_17 ) begin\n            rst_3 = rx_18;\n            rst_19 = tx_20;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_10) (  cfg_20  && auth_7  || data_14  || auth_1 ) |-> cfg_11 == core_17 && err_2 == data_11 ;endproperty \n property name; @(posedge cpu_clock_10) (  cfg_20  && auth_7  || data_14  || auth_1 ) &&  (  cfg_13  != clk_11  && chip_5  && data_11 ) |-> err_7 == clk_19 && err_1 == fsm_4 ;endproperty \n property name; @(posedge cpu_clock_10) (  cfg_20  && auth_7  || data_14  || auth_1 ) &&  (  cfg_13  != clk_11  && chip_5  && data_11 ) &&  (  cfg_17 ) |-> rst_3 == rx_18 && rst_19 == tx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "if (  hw_13 ) begin \n    auth_20 = cfg_10;\n    clk_8 = data_8;\n    core_5 <= hw_5;\n    if ( clk_1  && clk_12  != rst_2  || sig_2 ) begin\n        rst_9 <= rx_13;\n        sig_32 <= data_70;\n        rst_12 = rst_5;\n    end\n        if ( core_12  || core_11  || err_20  != tx_16 ) begin\n            err_2 = core_1;\n            clk_17 <= reg_6;\n            hw_7 <= auth_18;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_20) (  hw_13 ) |-> auth_20 == cfg_10 && clk_8 == data_8 && core_5 == hw_5 ;endproperty \n property name; @(negedge async_clk_20) (  hw_13 ) &&  (  clk_1  && clk_12  != rst_2  || sig_2 ) |-> rst_9 == rx_13 && sig_32 == data_70 && rst_12 == rst_5 ;endproperty \n property name; @(negedge async_clk_20) (  hw_13 ) &&  (  clk_1  && clk_12  != rst_2  || sig_2 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) |-> err_2 == core_1 && clk_17 == reg_6 && hw_7 == auth_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_20"
    },
    {
        "Code": "if (  cfg_8  || reg_20  && rst_13 ) begin \n    fsm_15 = cfg_4;\n    hw_7 = cfg_6;\n    if ( rx_7  && cfg_17 ) begin\n        reg_173 <= cfg_111;\n        reg_116 <= err_14;\n    end\n        if ( clk_14  && tx_6  && tx_8 ) begin\n            err_6 = chip_9;\n            reg_6 = err_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_19) (  cfg_8  || reg_20  && rst_13 ) |-> fsm_15 == cfg_4 && hw_7 == cfg_6 ;endproperty \n property name; @(negedge clk_in_19) (  cfg_8  || reg_20  && rst_13 ) &&  (  rx_7  && cfg_17 ) |-> reg_173 == cfg_111 && reg_116 == err_14 ;endproperty \n property name; @(negedge clk_in_19) (  cfg_8  || reg_20  && rst_13 ) &&  (  rx_7  && cfg_17 ) &&  (  clk_14  && tx_6  && tx_8 ) |-> err_6 == chip_9 && reg_6 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "if (  rx_10  != rx_3  || err_9 ) begin \n    reg_16 <= auth_7;\n    if ( core_112  != cfg_14  || hw_15  || err_11 ) begin\n        cfg_20 <= core_9;\n    end\n        if ( sig_175  && sig_6 ) begin\n            auth_117 = sig_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_2) (  rx_10  != rx_3  || err_9 ) |-> reg_16 == auth_7 ;endproperty \n property name; @(posedge clk_enable_2) (  rx_10  != rx_3  || err_9 ) &&  (  core_112  != cfg_14  || hw_15  || err_11 ) |-> cfg_20 == core_9 ;endproperty \n property name; @(posedge clk_enable_2) (  rx_10  != rx_3  || err_9 ) &&  (  core_112  != cfg_14  || hw_15  || err_11 ) &&  (  sig_175  && sig_6 ) |-> auth_117 == sig_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "if (  auth_20  && rst_10  != fsm_20  || auth_7 ) begin \n    err_9 <= rst_8;\n    clk_14 = core_5;\n    reg_5 <= cfg_12;\n    if ( core_1  != tx_115  && cfg_14 ) begin\n        sig_149 = core_9;\n        sig_172 = err_13;\n        cfg_18 = chip_7;\n    end\n        if ( rst_1  && core_11  && auth_15 ) begin\n            rst_2 = sig_12;\n            data_120 <= auth_5;\n            core_14 = rst_180;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_19) (  auth_20  && rst_10  != fsm_20  || auth_7 ) |-> err_9 == rst_8 && clk_14 == core_5 && reg_5 == cfg_12 ;endproperty \n property name; @(posedge cpu_clock_19) (  auth_20  && rst_10  != fsm_20  || auth_7 ) &&  (  core_1  != tx_115  && cfg_14 ) |-> sig_149 == core_9 && sig_172 == err_13 && cfg_18 == chip_7 ;endproperty \n property name; @(posedge cpu_clock_19) (  auth_20  && rst_10  != fsm_20  || auth_7 ) &&  (  core_1  != tx_115  && cfg_14 ) &&  (  rst_1  && core_11  && auth_15 ) |-> rst_2 == sig_12 && data_120 == auth_5 && core_14 == rst_180 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_19"
    },
    {
        "Code": "if (  rx_10  != rst_11  || auth_14  || tx_3 ) begin \n    hw_9 <= cfg_20;\n    reg_12 <= hw_12;\n    fsm_15 <= reg_12;\n    if ( fsm_9 ) begin\n        cfg_9 <= fsm_8;\n        rx_17 = cfg_11;\n        tx_117 <= reg_7;\n    end\n        if ( hw_160  != auth_5  && sig_16 ) begin\n            auth_14 = cfg_8;\n            clk_17 = data_12;\n            fsm_6 = chip_10;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_18) (  rx_10  != rst_11  || auth_14  || tx_3 ) |-> hw_9 == cfg_20 && reg_12 == hw_12 && fsm_15 == reg_12 ;endproperty \n property name; @(negedge pll_clk_18) (  rx_10  != rst_11  || auth_14  || tx_3 ) &&  (  fsm_9 ) |-> cfg_9 == fsm_8 && rx_17 == cfg_11 && tx_117 == reg_7 ;endproperty \n property name; @(negedge pll_clk_18) (  rx_10  != rst_11  || auth_14  || tx_3 ) &&  (  fsm_9 ) &&  (  hw_160  != auth_5  && sig_16 ) |-> auth_14 == cfg_8 && clk_17 == data_12 && fsm_6 == chip_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_18"
    },
    {
        "Code": "if (  reg_16  || data_19 ) begin \n    hw_1 <= sig_19;\n    auth_5 = core_12;\n    if ( err_12 ) begin\n        fsm_6 = core_1;\n        tx_4 <= hw_10;\n    end\n        if ( data_5  && tx_3  && tx_13 ) begin\n            fsm_2 = rx_18;\n            clk_5 = auth_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_2) (  reg_16  || data_19 ) |-> hw_1 == sig_19 && auth_5 == core_12 ;endproperty \n property name; @(posedge clk_osc_2) (  reg_16  || data_19 ) &&  (  err_12 ) |-> fsm_6 == core_1 && tx_4 == hw_10 ;endproperty \n property name; @(posedge clk_osc_2) (  reg_16  || data_19 ) &&  (  err_12 ) &&  (  data_5  && tx_3  && tx_13 ) |-> fsm_2 == rx_18 && clk_5 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "if (  auth_4  && auth_19 ) begin \n    rst_154 = clk_7;\n    core_1 = rx_6;\n    if ( data_7  != tx_9  || auth_3 ) begin\n        auth_18 = reg_83;\n        err_1 = chip_17;\n    end\n        if ( hw_4  && cfg_1  || core_8  && hw_18 ) begin\n            core_4 = hw_4;\n            data_4 = chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_12) (  auth_4  && auth_19 ) |-> rst_154 == clk_7 && core_1 == rx_6 ;endproperty \n property name; @(negedge fast_clk_12) (  auth_4  && auth_19 ) &&  (  data_7  != tx_9  || auth_3 ) |-> auth_18 == reg_83 && err_1 == chip_17 ;endproperty \n property name; @(negedge fast_clk_12) (  auth_4  && auth_19 ) &&  (  data_7  != tx_9  || auth_3 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) |-> core_4 == hw_4 && data_4 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_12"
    },
    {
        "Code": "if (  sig_19  != cfg_3  || tx_7 ) begin \n    fsm_14 <= core_6;\n    rx_125 <= sig_1;\n    if ( rst_10  != data_12 ) begin\n        reg_1 <= reg_2;\n        cfg_1 = sig_14;\n    end\n        if ( auth_3  != rst_16  && fsm_16 ) begin\n            hw_19 <= hw_4;\n            reg_12 <= cfg_16;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_16) (  sig_19  != cfg_3  || tx_7 ) |-> fsm_14 == core_6 && rx_125 == sig_1 ;endproperty \n property name; @(posedge async_clk_16) (  sig_19  != cfg_3  || tx_7 ) &&  (  rst_10  != data_12 ) |-> reg_1 == reg_2 && cfg_1 == sig_14 ;endproperty \n property name; @(posedge async_clk_16) (  sig_19  != cfg_3  || tx_7 ) &&  (  rst_10  != data_12 ) &&  (  auth_3  != rst_16  && fsm_16 ) |-> hw_19 == hw_4 && reg_12 == cfg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_16"
    },
    {
        "Code": "if (  fsm_12  != hw_1  || data_20  && chip_13 ) begin \n    err_14 = auth_18;\n    err_3 <= rst_10;\n    if ( rst_10  != data_12 ) begin\n        rst_20 = err_1;\n        tx_33 <= tx_9;\n    end\n        if ( rst_17  != fsm_13  || rx_12  != chip_17 ) begin\n            rst_12 = chip_15;\n            tx_13 <= clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_5) (  fsm_12  != hw_1  || data_20  && chip_13 ) |-> err_14 == auth_18 && err_3 == rst_10 ;endproperty \n property name; @(negedge sys_clk_5) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  rst_10  != data_12 ) |-> rst_20 == err_1 && tx_33 == tx_9 ;endproperty \n property name; @(negedge sys_clk_5) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  rst_10  != data_12 ) &&  (  rst_17  != fsm_13  || rx_12  != chip_17 ) |-> rst_12 == chip_15 && tx_13 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_5"
    },
    {
        "Code": "if (  rx_15 ) begin \n    reg_16 <= cfg_10;\n    if ( auth_11 ) begin\n        auth_117 <= sig_12;\n    end\n        if ( data_1  != core_9  && data_20 ) begin\n            rst_12 = data_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_11) (  rx_15 ) |-> reg_16 == cfg_10 ;endproperty \n property name; @(posedge clk_signal_11) (  rx_15 ) &&  (  auth_11 ) |-> auth_117 == sig_12 ;endproperty \n property name; @(posedge clk_signal_11) (  rx_15 ) &&  (  auth_11 ) &&  (  data_1  != core_9  && data_20 ) |-> rst_12 == data_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "if (  auth_8 ) begin \n    rx_19 = tx_16;\n    if ( tx_7  || rst_15  && reg_8  && reg_15 ) begin\n        core_5 <= tx_4;\n    end\n        if ( fsm_3  || rst_9  != core_10 ) begin\n            auth_17 = data_16;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_11) (  auth_8 ) |-> rx_19 == tx_16 ;endproperty \n property name; @(posedge cpu_clock_11) (  auth_8 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) |-> core_5 == tx_4 ;endproperty \n property name; @(posedge cpu_clock_11) (  auth_8 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) &&  (  fsm_3  || rst_9  != core_10 ) |-> auth_17 == data_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_11"
    },
    {
        "Code": "if (  reg_19  != auth_18 ) begin \n    rst_116 = rst_12;\n    data_11 <= fsm_4;\n    if ( err_4 ) begin\n        data_10 = err_8;\n        tx_10 = rx_6;\n    end\n        if ( core_1  || sig_6  || hw_16 ) begin\n            fsm_112 = tx_19;\n            fsm_18 <= core_7;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_19) (  reg_19  != auth_18 ) |-> rst_116 == rst_12 && data_11 == fsm_4 ;endproperty \n property name; @(posedge ref_clk_19) (  reg_19  != auth_18 ) &&  (  err_4 ) |-> data_10 == err_8 && tx_10 == rx_6 ;endproperty \n property name; @(posedge ref_clk_19) (  reg_19  != auth_18 ) &&  (  err_4 ) &&  (  core_1  || sig_6  || hw_16 ) |-> fsm_112 == tx_19 && fsm_18 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "if (  clk_13  && chip_8 ) begin \n    rx_4 = chip_14;\n    tx_33 = auth_16;\n    core_14 <= rst_10;\n    if ( hw_8  || fsm_3 ) begin\n        data_18 <= auth_17;\n        auth_19 <= rst_15;\n        rx_8 = tx_116;\n    end\n        if ( data_10  || sig_10  != reg_119  || fsm_119 ) begin\n            data_185 <= fsm_5;\n            hw_9 <= rst_4;\n            auth_6 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_16) (  clk_13  && chip_8 ) |-> rx_4 == chip_14 && tx_33 == auth_16 && core_14 == rst_10 ;endproperty \n property name; @(negedge clk_reset_16) (  clk_13  && chip_8 ) &&  (  hw_8  || fsm_3 ) |-> data_18 == auth_17 && auth_19 == rst_15 && rx_8 == tx_116 ;endproperty \n property name; @(negedge clk_reset_16) (  clk_13  && chip_8 ) &&  (  hw_8  || fsm_3 ) &&  (  data_10  || sig_10  != reg_119  || fsm_119 ) |-> data_185 == fsm_5 && hw_9 == rst_4 && auth_6 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "if (  rst_16 ) begin \n    clk_14 <= sig_19;\n    rst_10 = rst_15;\n    rx_4 <= clk_9;\n    if ( sig_20  || rx_5  && rx_19 ) begin\n        fsm_14 <= cfg_8;\n        fsm_18 <= reg_4;\n        fsm_100 = rst_19;\n    end\n        if ( rst_2  != cfg_58  || fsm_6 ) begin\n            err_9 <= chip_7;\n            hw_5 <= tx_14;\n            err_7 = auth_8;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_18) (  rst_16 ) |-> clk_14 == sig_19 && rst_10 == rst_15 && rx_4 == clk_9 ;endproperty \n property name; @(negedge bus_clock_18) (  rst_16 ) &&  (  sig_20  || rx_5  && rx_19 ) |-> fsm_14 == cfg_8 && fsm_18 == reg_4 && fsm_100 == rst_19 ;endproperty \n property name; @(negedge bus_clock_18) (  rst_16 ) &&  (  sig_20  || rx_5  && rx_19 ) &&  (  rst_2  != cfg_58  || fsm_6 ) |-> err_9 == chip_7 && hw_5 == tx_14 && err_7 == auth_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "if (  data_17  || chip_7 ) begin \n    fsm_1 = err_13;\n    if ( data_7  != tx_19  || auth_3 ) begin\n        auth_20 = err_6;\n    end\n        if ( rst_7  || sig_10  && reg_20 ) begin\n            chip_12 = clk_13;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_8) (  data_17  || chip_7 ) |-> fsm_1 == err_13 ;endproperty \n property name; @(posedge cpu_clock_8) (  data_17  || chip_7 ) &&  (  data_7  != tx_19  || auth_3 ) |-> auth_20 == err_6 ;endproperty \n property name; @(posedge cpu_clock_8) (  data_17  || chip_7 ) &&  (  data_7  != tx_19  || auth_3 ) &&  (  rst_7  || sig_10  && reg_20 ) |-> chip_12 == clk_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_8"
    },
    {
        "Code": "if (  core_12 ) begin \n    core_19 <= err_1;\n    clk_6 = data_12;\n    if ( tx_9  || fsm_6  && hw_5  != reg_11 ) begin\n        reg_5 <= clk_17;\n        fsm_8 = reg_120;\n    end\n        if ( clk_3  || hw_5  || err_11  && fsm_4 ) begin\n            rst_16 = err_9;\n            auth_1 = fsm_18;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_8) (  core_12 ) |-> core_19 == err_1 && clk_6 == data_12 ;endproperty \n property name; @(negedge clock_ctrl_8) (  core_12 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_11 ) |-> reg_5 == clk_17 && fsm_8 == reg_120 ;endproperty \n property name; @(negedge clock_ctrl_8) (  core_12 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_11 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) |-> rst_16 == err_9 && auth_1 == fsm_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "if (  clk_14  || sig_6  && fsm_7  != tx_4 ) begin \n    hw_1 <= auth_3;\n    cfg_7 <= auth_16;\n    chip_2 = rst_18;\n    if ( chip_18 ) begin\n        sig_9 <= sig_14;\n        rst_6 <= rst_18;\n        tx_3 = sig_6;\n    end\n        if ( fsm_8 ) begin\n            core_1 = err_3;\n            tx_9 <= clk_17;\n            reg_2 <= fsm_19;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_10) (  clk_14  || sig_6  && fsm_7  != tx_4 ) |-> hw_1 == auth_3 && cfg_7 == auth_16 && chip_2 == rst_18 ;endproperty \n property name; @(negedge core_clock_10) (  clk_14  || sig_6  && fsm_7  != tx_4 ) &&  (  chip_18 ) |-> sig_9 == sig_14 && rst_6 == rst_18 && tx_3 == sig_6 ;endproperty \n property name; @(negedge core_clock_10) (  clk_14  || sig_6  && fsm_7  != tx_4 ) &&  (  chip_18 ) &&  (  fsm_8 ) |-> core_1 == err_3 && tx_9 == clk_17 && reg_2 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_10"
    },
    {
        "Code": "if (  err_11  && core_12  || rx_17  != data_20 ) begin \n    hw_8 <= err_7;\n    chip_17 = reg_20;\n    if ( sig_14  && cfg_19 ) begin\n        chip_13 = reg_20;\n        sig_9 <= data_12;\n    end\n        if ( rx_12  != clk_3  && chip_4  || sig_1 ) begin\n            clk_20 <= cfg_5;\n            cfg_183 <= rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_2) (  err_11  && core_12  || rx_17  != data_20 ) |-> hw_8 == err_7 && chip_17 == reg_20 ;endproperty \n property name; @(posedge mem_clock_2) (  err_11  && core_12  || rx_17  != data_20 ) &&  (  sig_14  && cfg_19 ) |-> chip_13 == reg_20 && sig_9 == data_12 ;endproperty \n property name; @(posedge mem_clock_2) (  err_11  && core_12  || rx_17  != data_20 ) &&  (  sig_14  && cfg_19 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) |-> clk_20 == cfg_5 && cfg_183 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "if (  reg_20  != err_17 ) begin \n    sig_63 <= rx_2;\n    core_3 <= chip_7;\n    if ( reg_1  || auth_7  != clk_10  && chip_20 ) begin\n        chip_96 = auth_2;\n        tx_115 <= err_14;\n    end\n        if ( fsm_9  && cfg_2 ) begin\n            rx_7 = sig_18;\n            cfg_76 <= rx_1;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_12) (  reg_20  != err_17 ) |-> sig_63 == rx_2 && core_3 == chip_7 ;endproperty \n property name; @(posedge pll_clk_12) (  reg_20  != err_17 ) &&  (  reg_1  || auth_7  != clk_10  && chip_20 ) |-> chip_96 == auth_2 && tx_115 == err_14 ;endproperty \n property name; @(posedge pll_clk_12) (  reg_20  != err_17 ) &&  (  reg_1  || auth_7  != clk_10  && chip_20 ) &&  (  fsm_9  && cfg_2 ) |-> rx_7 == sig_18 && cfg_76 == rx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_12"
    },
    {
        "Code": "if (  clk_15  != err_8  || core_13 ) begin \n    fsm_112 <= core_9;\n    if ( chip_3  || chip_12 ) begin\n        reg_173 <= hw_8;\n    end\n        if ( rst_1  && hw_10  && rx_7 ) begin\n            chip_5 <= rx_18;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_16) (  clk_15  != err_8  || core_13 ) |-> fsm_112 == core_9 ;endproperty \n property name; @(posedge mem_clock_16) (  clk_15  != err_8  || core_13 ) &&  (  chip_3  || chip_12 ) |-> reg_173 == hw_8 ;endproperty \n property name; @(posedge mem_clock_16) (  clk_15  != err_8  || core_13 ) &&  (  chip_3  || chip_12 ) &&  (  rst_1  && hw_10  && rx_7 ) |-> chip_5 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_16"
    },
    {
        "Code": "if (  err_17  != rst_9 ) begin \n    data_9 <= data_16;\n    if ( rst_15  || chip_14 ) begin\n        core_12 = auth_10;\n    end\n        if ( data_16  || err_9  || chip_5 ) begin\n            rx_13 = auth_16;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_8) (  err_17  != rst_9 ) |-> data_9 == data_16 ;endproperty \n property name; @(posedge cpu_clock_8) (  err_17  != rst_9 ) &&  (  rst_15  || chip_14 ) |-> core_12 == auth_10 ;endproperty \n property name; @(posedge cpu_clock_8) (  err_17  != rst_9 ) &&  (  rst_15  || chip_14 ) &&  (  data_16  || err_9  || chip_5 ) |-> rx_13 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_8"
    },
    {
        "Code": "if (  rst_14 ) begin \n    clk_16 <= core_10;\n    cfg_208 <= fsm_5;\n    sig_116 = err_6;\n    if ( data_1  != core_6  && data_120 ) begin\n        fsm_2 <= fsm_4;\n        reg_6 <= reg_7;\n        core_1 <= err_5;\n    end\n        if ( clk_17  || fsm_11  && clk_9  && cfg_13 ) begin\n            rx_7 = fsm_8;\n            err_7 = auth_8;\n            core_37 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_7) (  rst_14 ) |-> clk_16 == core_10 && cfg_208 == fsm_5 && sig_116 == err_6 ;endproperty \n property name; @(negedge sys_clk_7) (  rst_14 ) &&  (  data_1  != core_6  && data_120 ) |-> fsm_2 == fsm_4 && reg_6 == reg_7 && core_1 == err_5 ;endproperty \n property name; @(negedge sys_clk_7) (  rst_14 ) &&  (  data_1  != core_6  && data_120 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) |-> rx_7 == fsm_8 && err_7 == auth_8 && core_37 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "if (  reg_1 ) begin \n    hw_2 = sig_14;\n    if ( tx_15  || tx_10 ) begin\n        data_10 <= rx_6;\n    end\n        if ( rst_12  || data_14 ) begin\n            data_13 = auth_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_4) (  reg_1 ) |-> hw_2 == sig_14 ;endproperty \n property name; @(posedge clock_ctrl_4) (  reg_1 ) &&  (  tx_15  || tx_10 ) |-> data_10 == rx_6 ;endproperty \n property name; @(posedge clock_ctrl_4) (  reg_1 ) &&  (  tx_15  || tx_10 ) &&  (  rst_12  || data_14 ) |-> data_13 == auth_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "if (  rst_17  != fsm_6  && err_5 ) begin \n    fsm_17 <= chip_20;\n    tx_1 = clk_16;\n    if ( sig_9  || rx_13 ) begin\n        cfg_183 = reg_8;\n        cfg_5 = clk_14;\n    end\n        if ( data_15 ) begin\n            chip_4 = err_11;\n            clk_14 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_1) (  rst_17  != fsm_6  && err_5 ) |-> fsm_17 == chip_20 && tx_1 == clk_16 ;endproperty \n property name; @(posedge sys_clk_1) (  rst_17  != fsm_6  && err_5 ) &&  (  sig_9  || rx_13 ) |-> cfg_183 == reg_8 && cfg_5 == clk_14 ;endproperty \n property name; @(posedge sys_clk_1) (  rst_17  != fsm_6  && err_5 ) &&  (  sig_9  || rx_13 ) &&  (  data_15 ) |-> chip_4 == err_11 && clk_14 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_1"
    },
    {
        "Code": "if (  clk_1 ) begin \n    fsm_4 <= hw_15;\n    err_7 = cfg_18;\n    core_37 <= err_10;\n    if ( hw_15  || reg_1  && tx_19  || tx_9 ) begin\n        tx_13 = chip_7;\n        sig_116 = sig_8;\n        tx_6 <= data_4;\n    end\n        if ( fsm_15  || tx_5  || reg_3 ) begin\n            chip_15 = cfg_15;\n            clk_118 = err_7;\n            rx_12 = hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_20) (  clk_1 ) |-> fsm_4 == hw_15 && err_7 == cfg_18 && core_37 == err_10 ;endproperty \n property name; @(negedge main_clk_20) (  clk_1 ) &&  (  hw_15  || reg_1  && tx_19  || tx_9 ) |-> tx_13 == chip_7 && sig_116 == sig_8 && tx_6 == data_4 ;endproperty \n property name; @(negedge main_clk_20) (  clk_1 ) &&  (  hw_15  || reg_1  && tx_19  || tx_9 ) &&  (  fsm_15  || tx_5  || reg_3 ) |-> chip_15 == cfg_15 && clk_118 == err_7 && rx_12 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "if (  tx_9  != fsm_12  && data_6  || rx_8 ) begin \n    hw_196 = err_8;\n    if ( clk_1  && clk_7 ) begin\n        auth_3 = cfg_8;\n    end\n        if ( fsm_14  != auth_9 ) begin\n            tx_17 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_19) (  tx_9  != fsm_12  && data_6  || rx_8 ) |-> hw_196 == err_8 ;endproperty \n property name; @(posedge fast_clk_19) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  clk_1  && clk_7 ) |-> auth_3 == cfg_8 ;endproperty \n property name; @(posedge fast_clk_19) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  clk_1  && clk_7 ) &&  (  fsm_14  != auth_9 ) |-> tx_17 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_19"
    },
    {
        "Code": "if (  rst_5  || auth_16 ) begin \n    tx_7 = data_6;\n    sig_17 <= cfg_18;\n    if ( rx_1  || clk_10  && data_19 ) begin\n        core_15 <= rst_6;\n        cfg_5 <= core_13;\n    end\n        if ( tx_15  != core_14  && rx_12  != cfg_10 ) begin\n            chip_20 <= data_4;\n            sig_14 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_3) (  rst_5  || auth_16 ) |-> tx_7 == data_6 && sig_17 == cfg_18 ;endproperty \n property name; @(posedge clk_out_3) (  rst_5  || auth_16 ) &&  (  rx_1  || clk_10  && data_19 ) |-> core_15 == rst_6 && cfg_5 == core_13 ;endproperty \n property name; @(posedge clk_out_3) (  rst_5  || auth_16 ) &&  (  rx_1  || clk_10  && data_19 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) |-> chip_20 == data_4 && sig_14 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "if (  hw_4  || rx_1  != core_18  || sig_18 ) begin \n    clk_27 <= hw_20;\n    err_60 = rx_18;\n    if ( fsm_12 ) begin\n        tx_33 = chip_9;\n        cfg_105 <= tx_8;\n    end\n        if ( clk_4  && tx_11  && fsm_3  && clk_14 ) begin\n            cfg_12 <= data_7;\n            core_4 <= err_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_4) (  hw_4  || rx_1  != core_18  || sig_18 ) |-> clk_27 == hw_20 && err_60 == rx_18 ;endproperty \n property name; @(negedge clk_osc_4) (  hw_4  || rx_1  != core_18  || sig_18 ) &&  (  fsm_12 ) |-> tx_33 == chip_9 && cfg_105 == tx_8 ;endproperty \n property name; @(negedge clk_osc_4) (  hw_4  || rx_1  != core_18  || sig_18 ) &&  (  fsm_12 ) &&  (  clk_4  && tx_11  && fsm_3  && clk_14 ) |-> cfg_12 == data_7 && core_4 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_4"
    },
    {
        "Code": "if (  auth_16  || data_15 ) begin \n    cfg_5 <= data_15;\n    if ( sig_14  && cfg_19 ) begin\n        chip_8 = clk_19;\n    end\n        if ( clk_11  && core_5  && sig_9 ) begin\n            tx_5 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_9) (  auth_16  || data_15 ) |-> cfg_5 == data_15 ;endproperty \n property name; @(negedge clk_reset_9) (  auth_16  || data_15 ) &&  (  sig_14  && cfg_19 ) |-> chip_8 == clk_19 ;endproperty \n property name; @(negedge clk_reset_9) (  auth_16  || data_15 ) &&  (  sig_14  && cfg_19 ) &&  (  clk_11  && core_5  && sig_9 ) |-> tx_5 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_9"
    },
    {
        "Code": "if (  auth_18  && sig_7  && hw_9 ) begin \n    clk_11 <= tx_5;\n    if ( core_22 ) begin\n        fsm_42 <= err_18;\n    end\n        if ( auth_15  != core_3 ) begin\n            rx_1 <= hw_9;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_13) (  auth_18  && sig_7  && hw_9 ) |-> clk_11 == tx_5 ;endproperty \n property name; @(negedge cpu_clock_13) (  auth_18  && sig_7  && hw_9 ) &&  (  core_22 ) |-> fsm_42 == err_18 ;endproperty \n property name; @(negedge cpu_clock_13) (  auth_18  && sig_7  && hw_9 ) &&  (  core_22 ) &&  (  auth_15  != core_3 ) |-> rx_1 == hw_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_13"
    },
    {
        "Code": "if (  fsm_15  && core_2  && clk_8  || err_17 ) begin \n    tx_12 = tx_11;\n    if ( cfg_6  != reg_19 ) begin\n        tx_2 <= auth_20;\n    end\n        if ( clk_82 ) begin\n            tx_11 = clk_4;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_16) (  fsm_15  && core_2  && clk_8  || err_17 ) |-> tx_12 == tx_11 ;endproperty \n property name; @(posedge async_clk_16) (  fsm_15  && core_2  && clk_8  || err_17 ) &&  (  cfg_6  != reg_19 ) |-> tx_2 == auth_20 ;endproperty \n property name; @(posedge async_clk_16) (  fsm_15  && core_2  && clk_8  || err_17 ) &&  (  cfg_6  != reg_19 ) &&  (  clk_82 ) |-> tx_11 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_16"
    },
    {
        "Code": "if (  tx_17  && err_20  != rst_13  || data_4 ) begin \n    reg_20 = clk_16;\n    hw_196 = err_4;\n    hw_8 <= core_16;\n    if ( tx_2 ) begin\n        err_1 <= auth_19;\n        auth_2 <= data_8;\n        hw_17 = fsm_5;\n    end\n        if ( chip_12 ) begin\n            err_16 = chip_16;\n            data_15 <= clk_14;\n            cfg_3 <= clk_11;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_14) (  tx_17  && err_20  != rst_13  || data_4 ) |-> reg_20 == clk_16 && hw_196 == err_4 && hw_8 == core_16 ;endproperty \n property name; @(posedge cpu_clock_14) (  tx_17  && err_20  != rst_13  || data_4 ) &&  (  tx_2 ) |-> err_1 == auth_19 && auth_2 == data_8 && hw_17 == fsm_5 ;endproperty \n property name; @(posedge cpu_clock_14) (  tx_17  && err_20  != rst_13  || data_4 ) &&  (  tx_2 ) &&  (  chip_12 ) |-> err_16 == chip_16 && data_15 == clk_14 && cfg_3 == clk_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_14"
    },
    {
        "Code": "if (  tx_1  != sig_2  || reg_16  && clk_14 ) begin \n    err_9 <= err_8;\n    reg_18 = reg_9;\n    rx_125 = core_14;\n    if ( err_4 ) begin\n        data_14 = reg_8;\n        fsm_114 = clk_9;\n        tx_11 = hw_20;\n    end\n        if ( auth_2 ) begin\n            chip_14 <= rst_20;\n            clk_15 = data_5;\n            rst_52 = auth_18;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_4) (  tx_1  != sig_2  || reg_16  && clk_14 ) |-> err_9 == err_8 && reg_18 == reg_9 && rx_125 == core_14 ;endproperty \n property name; @(posedge bus_clock_4) (  tx_1  != sig_2  || reg_16  && clk_14 ) &&  (  err_4 ) |-> data_14 == reg_8 && fsm_114 == clk_9 && tx_11 == hw_20 ;endproperty \n property name; @(posedge bus_clock_4) (  tx_1  != sig_2  || reg_16  && clk_14 ) &&  (  err_4 ) &&  (  auth_2 ) |-> chip_14 == rst_20 && clk_15 == data_5 && rst_52 == auth_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_4"
    },
    {
        "Code": "if (  auth_1  && hw_6 ) begin \n    hw_16 <= fsm_17;\n    reg_15 <= data_9;\n    if ( tx_14  != reg_16  || tx_9 ) begin\n        auth_19 <= core_14;\n        data_178 <= rst_15;\n    end\n        if ( rst_1  || sig_4  && data_16 ) begin\n            auth_12 = auth_13;\n            err_20 <= reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_16) (  auth_1  && hw_6 ) |-> hw_16 == fsm_17 && reg_15 == data_9 ;endproperty \n property name; @(negedge clk_signal_16) (  auth_1  && hw_6 ) &&  (  tx_14  != reg_16  || tx_9 ) |-> auth_19 == core_14 && data_178 == rst_15 ;endproperty \n property name; @(negedge clk_signal_16) (  auth_1  && hw_6 ) &&  (  tx_14  != reg_16  || tx_9 ) &&  (  rst_1  || sig_4  && data_16 ) |-> auth_12 == auth_13 && err_20 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "if (  clk_15  && sig_7  || rx_19  && clk_17 ) begin \n    tx_8 = err_14;\n    rst_120 <= fsm_8;\n    if ( rst_14 ) begin\n        data_5 = fsm_8;\n        data_4 = reg_12;\n    end\n        if ( tx_6  != fsm_7 ) begin\n            data_178 = fsm_3;\n            chip_13 <= auth_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_18) (  clk_15  && sig_7  || rx_19  && clk_17 ) |-> tx_8 == err_14 && rst_120 == fsm_8 ;endproperty \n property name; @(negedge clk_reset_18) (  clk_15  && sig_7  || rx_19  && clk_17 ) &&  (  rst_14 ) |-> data_5 == fsm_8 && data_4 == reg_12 ;endproperty \n property name; @(negedge clk_reset_18) (  clk_15  && sig_7  || rx_19  && clk_17 ) &&  (  rst_14 ) &&  (  tx_6  != fsm_7 ) |-> data_178 == fsm_3 && chip_13 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "if (  chip_8  && rx_3  || cfg_5  || hw_5 ) begin \n    hw_10 = tx_20;\n    core_147 <= rx_9;\n    sig_15 <= err_13;\n    if ( rst_12  != chip_1 ) begin\n        core_16 = auth_12;\n        clk_120 <= fsm_18;\n        sig_17 <= rst_5;\n    end\n        if ( rx_15  && chip_15 ) begin\n            err_15 <= cfg_2;\n            rx_2 <= reg_14;\n            hw_17 <= clk_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_11) (  chip_8  && rx_3  || cfg_5  || hw_5 ) |-> hw_10 == tx_20 && core_147 == rx_9 && sig_15 == err_13 ;endproperty \n property name; @(negedge clk_osc_11) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  rst_12  != chip_1 ) |-> core_16 == auth_12 && clk_120 == fsm_18 && sig_17 == rst_5 ;endproperty \n property name; @(negedge clk_osc_11) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  rst_12  != chip_1 ) &&  (  rx_15  && chip_15 ) |-> err_15 == cfg_2 && rx_2 == reg_14 && hw_17 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_11"
    },
    {
        "Code": "if (  core_8  && clk_20 ) begin \n    rst_138 <= fsm_16;\n    if ( clk_16  && hw_190 ) begin\n        fsm_17 = core_11;\n    end\n        if ( err_2  || reg_13 ) begin\n            tx_117 <= fsm_16;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_17) (  core_8  && clk_20 ) |-> rst_138 == fsm_16 ;endproperty \n property name; @(negedge main_clk_17) (  core_8  && clk_20 ) &&  (  clk_16  && hw_190 ) |-> fsm_17 == core_11 ;endproperty \n property name; @(negedge main_clk_17) (  core_8  && clk_20 ) &&  (  clk_16  && hw_190 ) &&  (  err_2  || reg_13 ) |-> tx_117 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_17"
    },
    {
        "Code": "if (  core_19 ) begin \n    fsm_17 <= tx_2;\n    err_79 <= cfg_5;\n    err_15 = hw_12;\n    if ( clk_19  != rx_19  || err_4  || hw_9 ) begin\n        fsm_8 = cfg_9;\n        cfg_76 = sig_14;\n        rst_3 <= sig_15;\n    end\n        if ( tx_122  && reg_9 ) begin\n            sig_15 = chip_13;\n            sig_4 = tx_10;\n            hw_20 <= chip_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_1) (  core_19 ) |-> fsm_17 == tx_2 && err_79 == cfg_5 && err_15 == hw_12 ;endproperty \n property name; @(negedge clk_osc_1) (  core_19 ) &&  (  clk_19  != rx_19  || err_4  || hw_9 ) |-> fsm_8 == cfg_9 && cfg_76 == sig_14 && rst_3 == sig_15 ;endproperty \n property name; @(negedge clk_osc_1) (  core_19 ) &&  (  clk_19  != rx_19  || err_4  || hw_9 ) &&  (  tx_122  && reg_9 ) |-> sig_15 == chip_13 && sig_4 == tx_10 && hw_20 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_1"
    },
    {
        "Code": "if (  cfg_7  != sig_7  && sig_13 ) begin \n    tx_4 = reg_12;\n    if ( fsm_12  || sig_16  && fsm_13 ) begin\n        tx_9 = sig_12;\n    end\n        if ( tx_27  || tx_26  != sig_27  || sig_3 ) begin\n            hw_11 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_6) (  cfg_7  != sig_7  && sig_13 ) |-> tx_4 == reg_12 ;endproperty \n property name; @(negedge clk_reset_6) (  cfg_7  != sig_7  && sig_13 ) &&  (  fsm_12  || sig_16  && fsm_13 ) |-> tx_9 == sig_12 ;endproperty \n property name; @(negedge clk_reset_6) (  cfg_7  != sig_7  && sig_13 ) &&  (  fsm_12  || sig_16  && fsm_13 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) |-> hw_11 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_6"
    },
    {
        "Code": "if (  cfg_20  && sig_9  && tx_20  != err_17 ) begin \n    core_4 = fsm_2;\n    fsm_16 = tx_2;\n    rst_1 <= auth_9;\n    if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n        fsm_42 <= rst_15;\n        fsm_7 = auth_15;\n        auth_20 <= cfg_20;\n    end\n        if ( err_14  != clk_7 ) begin\n            chip_3 = rx_15;\n            err_17 = clk_7;\n            rx_2 = rx_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_11) (  cfg_20  && sig_9  && tx_20  != err_17 ) |-> core_4 == fsm_2 && fsm_16 == tx_2 && rst_1 == auth_9 ;endproperty \n property name; @(negedge clk_signal_11) (  cfg_20  && sig_9  && tx_20  != err_17 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> fsm_42 == rst_15 && fsm_7 == auth_15 && auth_20 == cfg_20 ;endproperty \n property name; @(negedge clk_signal_11) (  cfg_20  && sig_9  && tx_20  != err_17 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) &&  (  err_14  != clk_7 ) |-> chip_3 == rx_15 && err_17 == clk_7 && rx_2 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "if (  sig_8  || err_7  && chip_18  != rx_14 ) begin \n    cfg_3 = chip_7;\n    fsm_112 = cfg_7;\n    if ( chip_66 ) begin\n        chip_4 <= auth_12;\n        core_14 = chip_1;\n    end\n        if ( clk_3  != rx_3 ) begin\n            data_9 = rx_20;\n            data_6 = chip_11;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_15) (  sig_8  || err_7  && chip_18  != rx_14 ) |-> cfg_3 == chip_7 && fsm_112 == cfg_7 ;endproperty \n property name; @(posedge clock_div_15) (  sig_8  || err_7  && chip_18  != rx_14 ) &&  (  chip_66 ) |-> chip_4 == auth_12 && core_14 == chip_1 ;endproperty \n property name; @(posedge clock_div_15) (  sig_8  || err_7  && chip_18  != rx_14 ) &&  (  chip_66 ) &&  (  clk_3  != rx_3 ) |-> data_9 == rx_20 && data_6 == chip_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_15"
    },
    {
        "Code": "if (  data_16  != clk_9 ) begin \n    core_37 = fsm_3;\n    auth_3 <= chip_7;\n    tx_1 = err_9;\n    if ( clk_119 ) begin\n        fsm_17 = rst_7;\n        err_20 <= core_15;\n        rx_6 <= hw_2;\n    end\n        if ( hw_11  && sig_8  && clk_1  || data_20 ) begin\n            reg_173 <= reg_20;\n            sig_18 <= tx_2;\n            cfg_10 <= tx_11;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_17) (  data_16  != clk_9 ) |-> core_37 == fsm_3 && auth_3 == chip_7 && tx_1 == err_9 ;endproperty \n property name; @(negedge async_clk_17) (  data_16  != clk_9 ) &&  (  clk_119 ) |-> fsm_17 == rst_7 && err_20 == core_15 && rx_6 == hw_2 ;endproperty \n property name; @(negedge async_clk_17) (  data_16  != clk_9 ) &&  (  clk_119 ) &&  (  hw_11  && sig_8  && clk_1  || data_20 ) |-> reg_173 == reg_20 && sig_18 == tx_2 && cfg_10 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_17"
    },
    {
        "Code": "if (  chip_12  != fsm_11  && tx_2  != core_8 ) begin \n    core_17 = clk_2;\n    cfg_10 <= data_22;\n    if ( rst_19 ) begin\n        chip_9 <= rst_16;\n        cfg_18 = chip_4;\n    end\n        if ( cfg_13  != clk_18  && chip_5  && data_18 ) begin\n            rx_20 <= rx_3;\n            rst_3 <= sig_15;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_20) (  chip_12  != fsm_11  && tx_2  != core_8 ) |-> core_17 == clk_2 && cfg_10 == data_22 ;endproperty \n property name; @(negedge mem_clock_20) (  chip_12  != fsm_11  && tx_2  != core_8 ) &&  (  rst_19 ) |-> chip_9 == rst_16 && cfg_18 == chip_4 ;endproperty \n property name; @(negedge mem_clock_20) (  chip_12  != fsm_11  && tx_2  != core_8 ) &&  (  rst_19 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) |-> rx_20 == rx_3 && rst_3 == sig_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_20"
    },
    {
        "Code": "if (  reg_20  && rx_13  || rx_11 ) begin \n    tx_3 = tx_19;\n    clk_118 <= err_5;\n    if ( hw_11  != cfg_14  || chip_10  && sig_8 ) begin\n        chip_15 = auth_9;\n        rst_3 = fsm_8;\n    end\n        if ( rst_19  && err_1  && tx_5  || hw_5 ) begin\n            cfg_12 = tx_6;\n            sig_15 <= data_8;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_4) (  reg_20  && rx_13  || rx_11 ) |-> tx_3 == tx_19 && clk_118 == err_5 ;endproperty \n property name; @(negedge clock_source_4) (  reg_20  && rx_13  || rx_11 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) |-> chip_15 == auth_9 && rst_3 == fsm_8 ;endproperty \n property name; @(negedge clock_source_4) (  reg_20  && rx_13  || rx_11 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) |-> cfg_12 == tx_6 && sig_15 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "if (  chip_7  && rx_16 ) begin \n    clk_10 <= chip_1;\n    if ( rst_2 ) begin\n        fsm_115 <= clk_2;\n    end\n        if ( rst_20 ) begin\n            rx_11 = hw_19;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_20) (  chip_7  && rx_16 ) |-> clk_10 == chip_1 ;endproperty \n property name; @(posedge main_clk_20) (  chip_7  && rx_16 ) &&  (  rst_2 ) |-> fsm_115 == clk_2 ;endproperty \n property name; @(posedge main_clk_20) (  chip_7  && rx_16 ) &&  (  rst_2 ) &&  (  rst_20 ) |-> rx_11 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "if (  rst_19 ) begin \n    core_15 <= chip_4;\n    if ( sig_18 ) begin\n        clk_19 = data_18;\n    end\n        if ( reg_15 ) begin\n            reg_6 = fsm_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_14) (  rst_19 ) |-> core_15 == chip_4 ;endproperty \n property name; @(negedge clk_osc_14) (  rst_19 ) &&  (  sig_18 ) |-> clk_19 == data_18 ;endproperty \n property name; @(negedge clk_osc_14) (  rst_19 ) &&  (  sig_18 ) &&  (  reg_15 ) |-> reg_6 == fsm_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_14"
    },
    {
        "Code": "if (  err_18  != reg_1  && rst_3 ) begin \n    data_116 <= rst_14;\n    chip_3 <= cfg_5;\n    if ( rst_10  || rx_13  != fsm_10 ) begin\n        auth_11 = data_4;\n        clk_12 <= cfg_2;\n    end\n        if ( fsm_14 ) begin\n            rst_16 <= auth_12;\n            auth_20 <= core_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_8) (  err_18  != reg_1  && rst_3 ) |-> data_116 == rst_14 && chip_3 == cfg_5 ;endproperty \n property name; @(posedge clock_div_8) (  err_18  != reg_1  && rst_3 ) &&  (  rst_10  || rx_13  != fsm_10 ) |-> auth_11 == data_4 && clk_12 == cfg_2 ;endproperty \n property name; @(posedge clock_div_8) (  err_18  != reg_1  && rst_3 ) &&  (  rst_10  || rx_13  != fsm_10 ) &&  (  fsm_14 ) |-> rst_16 == auth_12 && auth_20 == core_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "if (  clk_17 ) begin \n    tx_5 <= rx_12;\n    if ( tx_1  || auth_3  != rst_8  && data_9 ) begin\n        chip_15 = data_14;\n    end\n        if ( rst_10  != data_5 ) begin\n            chip_6 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_10) (  clk_17 ) |-> tx_5 == rx_12 ;endproperty \n property name; @(negedge clk_signal_10) (  clk_17 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) |-> chip_15 == data_14 ;endproperty \n property name; @(negedge clk_signal_10) (  clk_17 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) &&  (  rst_10  != data_5 ) |-> chip_6 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_10"
    },
    {
        "Code": "if (  chip_12  != chip_3 ) begin \n    rx_11 <= err_7;\n    if ( hw_4 ) begin\n        cfg_1 <= reg_14;\n    end\n        if ( rx_18 ) begin\n            auth_12 <= data_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_13) (  chip_12  != chip_3 ) |-> rx_11 == err_7 ;endproperty \n property name; @(negedge clock_source_13) (  chip_12  != chip_3 ) &&  (  hw_4 ) |-> cfg_1 == reg_14 ;endproperty \n property name; @(negedge clock_source_13) (  chip_12  != chip_3 ) &&  (  hw_4 ) &&  (  rx_18 ) |-> auth_12 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "if (  rst_7 ) begin \n    clk_5 = rst_3;\n    rx_3 <= core_13;\n    if ( rx_5  != auth_4  && rst_11 ) begin\n        fsm_115 <= clk_19;\n        chip_19 = tx_4;\n    end\n        if ( chip_1  != core_10 ) begin\n            cfg_2 = tx_5;\n            reg_20 = cfg_9;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_15) (  rst_7 ) |-> clk_5 == rst_3 && rx_3 == core_13 ;endproperty \n property name; @(negedge sys_clk_15) (  rst_7 ) &&  (  rx_5  != auth_4  && rst_11 ) |-> fsm_115 == clk_19 && chip_19 == tx_4 ;endproperty \n property name; @(negedge sys_clk_15) (  rst_7 ) &&  (  rx_5  != auth_4  && rst_11 ) &&  (  chip_1  != core_10 ) |-> cfg_2 == tx_5 && reg_20 == cfg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_15"
    },
    {
        "Code": "if (  reg_15  != data_2  && rx_13 ) begin \n    sig_28 <= chip_19;\n    sig_5 = sig_4;\n    hw_19 = clk_2;\n    if ( core_16  != data_16 ) begin\n        cfg_14 <= clk_17;\n        clk_4 = cfg_2;\n        fsm_6 <= chip_7;\n    end\n        if ( fsm_16  != data_9 ) begin\n            clk_18 = data_4;\n            fsm_12 <= rst_10;\n            clk_16 <= tx_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_12) (  reg_15  != data_2  && rx_13 ) |-> sig_28 == chip_19 && sig_5 == sig_4 && hw_19 == clk_2 ;endproperty \n property name; @(posedge clock_source_12) (  reg_15  != data_2  && rx_13 ) &&  (  core_16  != data_16 ) |-> cfg_14 == clk_17 && clk_4 == cfg_2 && fsm_6 == chip_7 ;endproperty \n property name; @(posedge clock_source_12) (  reg_15  != data_2  && rx_13 ) &&  (  core_16  != data_16 ) &&  (  fsm_16  != data_9 ) |-> clk_18 == data_4 && fsm_12 == rst_10 && clk_16 == tx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_12"
    },
    {
        "Code": "if (  cfg_14  || core_10  || data_2 ) begin \n    fsm_20 <= auth_12;\n    if ( reg_7  != clk_4  || hw_16 ) begin\n        auth_8 <= hw_10;\n    end\n        if ( rx_108 ) begin\n            rst_5 <= tx_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_1) (  cfg_14  || core_10  || data_2 ) |-> fsm_20 == auth_12 ;endproperty \n property name; @(negedge clock_ctrl_1) (  cfg_14  || core_10  || data_2 ) &&  (  reg_7  != clk_4  || hw_16 ) |-> auth_8 == hw_10 ;endproperty \n property name; @(negedge clock_ctrl_1) (  cfg_14  || core_10  || data_2 ) &&  (  reg_7  != clk_4  || hw_16 ) &&  (  rx_108 ) |-> rst_5 == tx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_1"
    },
    {
        "Code": "if (  hw_10  != fsm_19  || sig_7  || reg_19 ) begin \n    tx_114 <= clk_16;\n    core_1 <= rx_18;\n    if ( core_1  != tx_12  && cfg_14 ) begin\n        data_116 = data_10;\n        sig_172 <= clk_2;\n    end\n        if ( hw_55  && sig_8  && clk_5  || data_20 ) begin\n            data_1 = tx_14;\n            tx_6 <= hw_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_10) (  hw_10  != fsm_19  || sig_7  || reg_19 ) |-> tx_114 == clk_16 && core_1 == rx_18 ;endproperty \n property name; @(posedge clk_out_10) (  hw_10  != fsm_19  || sig_7  || reg_19 ) &&  (  core_1  != tx_12  && cfg_14 ) |-> data_116 == data_10 && sig_172 == clk_2 ;endproperty \n property name; @(posedge clk_out_10) (  hw_10  != fsm_19  || sig_7  || reg_19 ) &&  (  core_1  != tx_12  && cfg_14 ) &&  (  hw_55  && sig_8  && clk_5  || data_20 ) |-> data_1 == tx_14 && tx_6 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_10"
    },
    {
        "Code": "if (  core_13  != hw_19  || hw_11  || fsm_20 ) begin \n    tx_3 <= tx_5;\n    rst_14 <= clk_16;\n    tx_27 = core_19;\n    if ( data_19  != err_19 ) begin\n        auth_117 = rst_19;\n        err_195 = core_1;\n        hw_79 <= clk_3;\n    end\n        if ( core_1  || cfg_15 ) begin\n            core_118 <= data_4;\n            auth_19 <= rx_9;\n            chip_11 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_4) (  core_13  != hw_19  || hw_11  || fsm_20 ) |-> tx_3 == tx_5 && rst_14 == clk_16 && tx_27 == core_19 ;endproperty \n property name; @(negedge sys_clk_4) (  core_13  != hw_19  || hw_11  || fsm_20 ) &&  (  data_19  != err_19 ) |-> auth_117 == rst_19 && err_195 == core_1 && hw_79 == clk_3 ;endproperty \n property name; @(negedge sys_clk_4) (  core_13  != hw_19  || hw_11  || fsm_20 ) &&  (  data_19  != err_19 ) &&  (  core_1  || cfg_15 ) |-> core_118 == data_4 && auth_19 == rx_9 && chip_11 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "if (  rx_9  && fsm_6 ) begin \n    clk_3 = sig_19;\n    reg_116 <= sig_14;\n    if ( err_12  && chip_7  && rst_18  && hw_16 ) begin\n        clk_13 <= sig_3;\n        rx_1 = cfg_2;\n    end\n        if ( clk_3  != clk_8  && rx_12 ) begin\n            core_17 <= core_4;\n            err_3 = rst_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_17) (  rx_9  && fsm_6 ) |-> clk_3 == sig_19 && reg_116 == sig_14 ;endproperty \n property name; @(negedge clk_out_17) (  rx_9  && fsm_6 ) &&  (  err_12  && chip_7  && rst_18  && hw_16 ) |-> clk_13 == sig_3 && rx_1 == cfg_2 ;endproperty \n property name; @(negedge clk_out_17) (  rx_9  && fsm_6 ) &&  (  err_12  && chip_7  && rst_18  && hw_16 ) &&  (  clk_3  != clk_8  && rx_12 ) |-> core_17 == core_4 && err_3 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_17"
    },
    {
        "Code": "if (  sig_1  != reg_3 ) begin \n    tx_16 = core_6;\n    sig_10 <= err_7;\n    tx_27 = err_11;\n    if ( fsm_5  && chip_15  != clk_7  && cfg_3 ) begin\n        cfg_183 <= clk_3;\n        clk_16 = auth_2;\n        tx_18 = reg_14;\n    end\n        if ( rst_4  && reg_10 ) begin\n            clk_15 = data_10;\n            hw_38 <= hw_10;\n            data_116 <= err_1;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_16) (  sig_1  != reg_3 ) |-> tx_16 == core_6 && sig_10 == err_7 && tx_27 == err_11 ;endproperty \n property name; @(posedge main_clk_16) (  sig_1  != reg_3 ) &&  (  fsm_5  && chip_15  != clk_7  && cfg_3 ) |-> cfg_183 == clk_3 && clk_16 == auth_2 && tx_18 == reg_14 ;endproperty \n property name; @(posedge main_clk_16) (  sig_1  != reg_3 ) &&  (  fsm_5  && chip_15  != clk_7  && cfg_3 ) &&  (  rst_4  && reg_10 ) |-> clk_15 == data_10 && hw_38 == hw_10 && data_116 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_16"
    },
    {
        "Code": "if (  rx_7 ) begin \n    sig_32 <= rst_1;\n    core_3 <= chip_14;\n    reg_7 = sig_18;\n    if ( clk_3  != err_14  || tx_6  != fsm_8 ) begin\n        tx_4 = cfg_16;\n        err_1 <= tx_3;\n        rst_2 <= cfg_1;\n    end\n        if ( sig_20  != auth_16 ) begin\n            cfg_11 <= rst_10;\n            auth_19 <= cfg_11;\n            clk_7 <= core_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_4) (  rx_7 ) |-> sig_32 == rst_1 && core_3 == chip_14 && reg_7 == sig_18 ;endproperty \n property name; @(posedge clk_out_4) (  rx_7 ) &&  (  clk_3  != err_14  || tx_6  != fsm_8 ) |-> tx_4 == cfg_16 && err_1 == tx_3 && rst_2 == cfg_1 ;endproperty \n property name; @(posedge clk_out_4) (  rx_7 ) &&  (  clk_3  != err_14  || tx_6  != fsm_8 ) &&  (  sig_20  != auth_16 ) |-> cfg_11 == rst_10 && auth_19 == cfg_11 && clk_7 == core_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "if (  hw_9  || reg_5  != cfg_2 ) begin \n    auth_8 = clk_6;\n    hw_19 <= reg_9;\n    tx_114 <= err_1;\n    if ( cfg_8  || clk_112  || fsm_16  || fsm_5 ) begin\n        hw_11 = hw_8;\n        cfg_76 = cfg_5;\n        rx_114 = cfg_13;\n    end\n        if ( tx_13  != cfg_5  && chip_17  && fsm_4 ) begin\n            chip_96 <= rx_14;\n            rst_116 = rst_6;\n            rst_18 = data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_4) (  hw_9  || reg_5  != cfg_2 ) |-> auth_8 == clk_6 && hw_19 == reg_9 && tx_114 == err_1 ;endproperty \n property name; @(posedge clock_ctrl_4) (  hw_9  || reg_5  != cfg_2 ) &&  (  cfg_8  || clk_112  || fsm_16  || fsm_5 ) |-> hw_11 == hw_8 && cfg_76 == cfg_5 && rx_114 == cfg_13 ;endproperty \n property name; @(posedge clock_ctrl_4) (  hw_9  || reg_5  != cfg_2 ) &&  (  cfg_8  || clk_112  || fsm_16  || fsm_5 ) &&  (  tx_13  != cfg_5  && chip_17  && fsm_4 ) |-> chip_96 == rx_14 && rst_116 == rst_6 && rst_18 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "if (  tx_16  && data_4  || rst_6  && clk_2 ) begin \n    hw_38 <= clk_15;\n    clk_5 <= hw_19;\n    rst_6 <= sig_8;\n    if ( core_15  || err_10  || fsm_10  || rst_18 ) begin\n        tx_114 = chip_17;\n        tx_117 <= tx_11;\n        fsm_7 <= clk_3;\n    end\n        if ( rst_7  != hw_7  || sig_14  && clk_2 ) begin\n            cfg_5 <= chip_4;\n            sig_2 <= err_8;\n            core_16 = err_8;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_6) (  tx_16  && data_4  || rst_6  && clk_2 ) |-> hw_38 == clk_15 && clk_5 == hw_19 && rst_6 == sig_8 ;endproperty \n property name; @(negedge ref_clk_6) (  tx_16  && data_4  || rst_6  && clk_2 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) |-> tx_114 == chip_17 && tx_117 == tx_11 && fsm_7 == clk_3 ;endproperty \n property name; @(negedge ref_clk_6) (  tx_16  && data_4  || rst_6  && clk_2 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) |-> cfg_5 == chip_4 && sig_2 == err_8 && core_16 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "if (  err_3  && fsm_11  || rx_19  != clk_14 ) begin \n    cfg_11 = hw_10;\n    rx_1 = rst_6;\n    if ( core_15  || err_10  || fsm_10  || rst_18 ) begin\n        sig_172 = hw_14;\n        core_2 <= cfg_4;\n    end\n        if ( hw_13 ) begin\n            data_16 <= chip_9;\n            tx_19 = rx_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_1) (  err_3  && fsm_11  || rx_19  != clk_14 ) |-> cfg_11 == hw_10 && rx_1 == rst_6 ;endproperty \n property name; @(posedge sys_clk_1) (  err_3  && fsm_11  || rx_19  != clk_14 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) |-> sig_172 == hw_14 && core_2 == cfg_4 ;endproperty \n property name; @(posedge sys_clk_1) (  err_3  && fsm_11  || rx_19  != clk_14 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) &&  (  hw_13 ) |-> data_16 == chip_9 && tx_19 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_1"
    },
    {
        "Code": "if (  chip_18  || rx_4  || chip_4 ) begin \n    chip_10 <= err_4;\n    rst_7 <= chip_9;\n    auth_117 <= rst_12;\n    if ( data_9  != clk_20  || rst_16  != core_18 ) begin\n        rst_6 <= auth_10;\n        core_20 <= reg_11;\n        rst_5 <= rst_14;\n    end\n        if ( tx_4  || rst_15  && reg_8  && reg_15 ) begin\n            auth_204 = cfg_6;\n            rx_16 <= rx_15;\n            hw_1 <= err_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_1) (  chip_18  || rx_4  || chip_4 ) |-> chip_10 == err_4 && rst_7 == chip_9 && auth_117 == rst_12 ;endproperty \n property name; @(negedge clock_source_1) (  chip_18  || rx_4  || chip_4 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) |-> rst_6 == auth_10 && core_20 == reg_11 && rst_5 == rst_14 ;endproperty \n property name; @(negedge clock_source_1) (  chip_18  || rx_4  || chip_4 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) &&  (  tx_4  || rst_15  && reg_8  && reg_15 ) |-> auth_204 == cfg_6 && rx_16 == rx_15 && hw_1 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "if (  clk_8  && tx_8 ) begin \n    core_4 <= fsm_3;\n    hw_17 <= reg_1;\n    if ( tx_17  || tx_11  != sig_17  || sig_3 ) begin\n        reg_118 = reg_12;\n        chip_110 <= core_12;\n    end\n        if ( fsm_120 ) begin\n            hw_5 <= fsm_11;\n            auth_204 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_6) (  clk_8  && tx_8 ) |-> core_4 == fsm_3 && hw_17 == reg_1 ;endproperty \n property name; @(posedge mem_clock_6) (  clk_8  && tx_8 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) |-> reg_118 == reg_12 && chip_110 == core_12 ;endproperty \n property name; @(posedge mem_clock_6) (  clk_8  && tx_8 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) &&  (  fsm_120 ) |-> hw_5 == fsm_11 && auth_204 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "if (  sig_11  != chip_18 ) begin \n    core_8 <= clk_2;\n    hw_6 <= chip_9;\n    hw_15 <= fsm_7;\n    if ( core_1  || cfg_15 ) begin\n        hw_196 = sig_20;\n        tx_15 = chip_9;\n        fsm_100 = sig_11;\n    end\n        if ( err_8  && fsm_10  && core_18 ) begin\n            chip_96 <= data_17;\n            rst_9 = tx_5;\n            err_195 <= auth_2;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_15) (  sig_11  != chip_18 ) |-> core_8 == clk_2 && hw_6 == chip_9 && hw_15 == fsm_7 ;endproperty \n property name; @(posedge sys_clk_15) (  sig_11  != chip_18 ) &&  (  core_1  || cfg_15 ) |-> hw_196 == sig_20 && tx_15 == chip_9 && fsm_100 == sig_11 ;endproperty \n property name; @(posedge sys_clk_15) (  sig_11  != chip_18 ) &&  (  core_1  || cfg_15 ) &&  (  err_8  && fsm_10  && core_18 ) |-> chip_96 == data_17 && rst_9 == tx_5 && err_195 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_15"
    },
    {
        "Code": "if (  chip_12 ) begin \n    auth_17 <= sig_17;\n    if ( hw_9  && hw_18  || auth_1 ) begin\n        core_10 <= data_11;\n    end\n        if ( data_10  && auth_11  != rst_20 ) begin\n            reg_7 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_1) (  chip_12 ) |-> auth_17 == sig_17 ;endproperty \n property name; @(negedge bus_clock_1) (  chip_12 ) &&  (  hw_9  && hw_18  || auth_1 ) |-> core_10 == data_11 ;endproperty \n property name; @(negedge bus_clock_1) (  chip_12 ) &&  (  hw_9  && hw_18  || auth_1 ) &&  (  data_10  && auth_11  != rst_20 ) |-> reg_7 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_1"
    },
    {
        "Code": "if (  clk_10  != rx_19 ) begin \n    tx_115 = data_10;\n    tx_112 <= sig_20;\n    rst_116 <= fsm_12;\n    if ( reg_13  || auth_6  && cfg_1  && reg_8 ) begin\n        data_14 = hw_5;\n        cfg_5 = reg_6;\n        tx_33 <= cfg_2;\n    end\n        if ( err_11 ) begin\n            hw_4 = err_12;\n            sig_63 <= chip_9;\n            rst_120 <= hw_7;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_11) (  clk_10  != rx_19 ) |-> tx_115 == data_10 && tx_112 == sig_20 && rst_116 == fsm_12 ;endproperty \n property name; @(negedge bus_clock_11) (  clk_10  != rx_19 ) &&  (  reg_13  || auth_6  && cfg_1  && reg_8 ) |-> data_14 == hw_5 && cfg_5 == reg_6 && tx_33 == cfg_2 ;endproperty \n property name; @(negedge bus_clock_11) (  clk_10  != rx_19 ) &&  (  reg_13  || auth_6  && cfg_1  && reg_8 ) &&  (  err_11 ) |-> hw_4 == err_12 && sig_63 == chip_9 && rst_120 == hw_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_11"
    },
    {
        "Code": "if (  clk_2 ) begin \n    rst_6 = chip_3;\n    err_6 = tx_6;\n    if ( fsm_12  || sig_16  && fsm_13 ) begin\n        core_8 <= hw_1;\n        rx_13 = sig_28;\n    end\n        if ( clk_10 ) begin\n            err_7 <= rst_6;\n            data_17 <= tx_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_5) (  clk_2 ) |-> rst_6 == chip_3 && err_6 == tx_6 ;endproperty \n property name; @(posedge clk_osc_5) (  clk_2 ) &&  (  fsm_12  || sig_16  && fsm_13 ) |-> core_8 == hw_1 && rx_13 == sig_28 ;endproperty \n property name; @(posedge clk_osc_5) (  clk_2 ) &&  (  fsm_12  || sig_16  && fsm_13 ) &&  (  clk_10 ) |-> err_7 == rst_6 && data_17 == tx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "if (  cfg_3  && fsm_14  || fsm_2 ) begin \n    reg_5 = data_9;\n    clk_13 = sig_12;\n    hw_8 <= reg_5;\n    if ( cfg_6  != reg_10 ) begin\n        chip_7 <= cfg_13;\n        fsm_10 = auth_10;\n        sig_32 <= core_96;\n    end\n        if ( reg_18  != chip_9  || sig_11  && rst_2 ) begin\n            rx_4 <= data_6;\n            chip_20 = chip_4;\n            sig_19 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_14) (  cfg_3  && fsm_14  || fsm_2 ) |-> reg_5 == data_9 && clk_13 == sig_12 && hw_8 == reg_5 ;endproperty \n property name; @(posedge main_clk_14) (  cfg_3  && fsm_14  || fsm_2 ) &&  (  cfg_6  != reg_10 ) |-> chip_7 == cfg_13 && fsm_10 == auth_10 && sig_32 == core_96 ;endproperty \n property name; @(posedge main_clk_14) (  cfg_3  && fsm_14  || fsm_2 ) &&  (  cfg_6  != reg_10 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) |-> rx_4 == data_6 && chip_20 == chip_4 && sig_19 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "if (  fsm_11 ) begin \n    core_7 = rst_19;\n    err_20 = data_4;\n    if ( rx_7  && err_17  != tx_2  && chip_16 ) begin\n        auth_11 = reg_11;\n        rst_3 = reg_14;\n    end\n        if ( core_1 ) begin\n            auth_10 = fsm_4;\n            rx_2 = rst_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_14) (  fsm_11 ) |-> core_7 == rst_19 && err_20 == data_4 ;endproperty \n property name; @(posedge clk_out_14) (  fsm_11 ) &&  (  rx_7  && err_17  != tx_2  && chip_16 ) |-> auth_11 == reg_11 && rst_3 == reg_14 ;endproperty \n property name; @(posedge clk_out_14) (  fsm_11 ) &&  (  rx_7  && err_17  != tx_2  && chip_16 ) &&  (  core_1 ) |-> auth_10 == fsm_4 && rx_2 == rst_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "if (  core_2  != data_14  && tx_19 ) begin \n    tx_114 = rx_16;\n    if ( cfg_200  != sig_19  && data_10  || rx_8 ) begin\n        cfg_20 = rx_13;\n    end\n        if ( sig_73  != reg_74  && cfg_76  != err_8 ) begin\n            core_18 = data_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_11) (  core_2  != data_14  && tx_19 ) |-> tx_114 == rx_16 ;endproperty \n property name; @(posedge sys_clk_11) (  core_2  != data_14  && tx_19 ) &&  (  cfg_200  != sig_19  && data_10  || rx_8 ) |-> cfg_20 == rx_13 ;endproperty \n property name; @(posedge sys_clk_11) (  core_2  != data_14  && tx_19 ) &&  (  cfg_200  != sig_19  && data_10  || rx_8 ) &&  (  sig_73  != reg_74  && cfg_76  != err_8 ) |-> core_18 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_11"
    },
    {
        "Code": "if (  fsm_10  || fsm_4  || rx_14  && auth_14 ) begin \n    cfg_6 = tx_2;\n    sig_7 = hw_14;\n    core_37 <= clk_20;\n    if ( rx_10  || rx_1  != data_10 ) begin\n        clk_6 <= hw_10;\n        err_20 <= reg_20;\n        sig_32 <= rx_13;\n    end\n        if ( rx_2 ) begin\n            err_2 = hw_5;\n            fsm_100 = auth_3;\n            hw_14 = cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_18) (  fsm_10  || fsm_4  || rx_14  && auth_14 ) |-> cfg_6 == tx_2 && sig_7 == hw_14 && core_37 == clk_20 ;endproperty \n property name; @(posedge clk_enable_18) (  fsm_10  || fsm_4  || rx_14  && auth_14 ) &&  (  rx_10  || rx_1  != data_10 ) |-> clk_6 == hw_10 && err_20 == reg_20 && sig_32 == rx_13 ;endproperty \n property name; @(posedge clk_enable_18) (  fsm_10  || fsm_4  || rx_14  && auth_14 ) &&  (  rx_10  || rx_1  != data_10 ) &&  (  rx_2 ) |-> err_2 == hw_5 && fsm_100 == auth_3 && hw_14 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "if (  chip_14  != clk_6  || cfg_14 ) begin \n    fsm_11 = chip_13;\n    if ( rst_11  != reg_19 ) begin\n        data_5 = sig_6;\n    end\n        if ( fsm_1  || clk_11 ) begin\n            hw_7 <= rx_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_9) (  chip_14  != clk_6  || cfg_14 ) |-> fsm_11 == chip_13 ;endproperty \n property name; @(negedge clk_enable_9) (  chip_14  != clk_6  || cfg_14 ) &&  (  rst_11  != reg_19 ) |-> data_5 == sig_6 ;endproperty \n property name; @(negedge clk_enable_9) (  chip_14  != clk_6  || cfg_14 ) &&  (  rst_11  != reg_19 ) &&  (  fsm_1  || clk_11 ) |-> hw_7 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "if (  err_9  && err_17  != rst_6 ) begin \n    auth_6 <= chip_19;\n    if ( fsm_111  || sig_7  && fsm_13 ) begin\n        chip_1 = reg_14;\n    end\n        if ( sig_158  && auth_154  || hw_157 ) begin\n            auth_1 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_7) (  err_9  && err_17  != rst_6 ) |-> auth_6 == chip_19 ;endproperty \n property name; @(posedge async_clk_7) (  err_9  && err_17  != rst_6 ) &&  (  fsm_111  || sig_7  && fsm_13 ) |-> chip_1 == reg_14 ;endproperty \n property name; @(posedge async_clk_7) (  err_9  && err_17  != rst_6 ) &&  (  fsm_111  || sig_7  && fsm_13 ) &&  (  sig_158  && auth_154  || hw_157 ) |-> auth_1 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "if (  sig_14  || cfg_2  != data_16 ) begin \n    reg_118 = data_3;\n    hw_11 = fsm_20;\n    if ( rx_1  && chip_11 ) begin\n        chip_96 <= err_18;\n        rx_16 <= hw_20;\n    end\n        if ( rx_1  || clk_10  && data_9 ) begin\n            rst_6 = core_17;\n            fsm_5 = rst_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_9) (  sig_14  || cfg_2  != data_16 ) |-> reg_118 == data_3 && hw_11 == fsm_20 ;endproperty \n property name; @(negedge clk_enable_9) (  sig_14  || cfg_2  != data_16 ) &&  (  rx_1  && chip_11 ) |-> chip_96 == err_18 && rx_16 == hw_20 ;endproperty \n property name; @(negedge clk_enable_9) (  sig_14  || cfg_2  != data_16 ) &&  (  rx_1  && chip_11 ) &&  (  rx_1  || clk_10  && data_9 ) |-> rst_6 == core_17 && fsm_5 == rst_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "if (  chip_14  && rx_20  || sig_5  != sig_8 ) begin \n    chip_3 <= hw_13;\n    if ( rst_20  != reg_3 ) begin\n        fsm_7 = data_18;\n    end\n        if ( rx_113 ) begin\n            rst_18 <= auth_156;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_17) (  chip_14  && rx_20  || sig_5  != sig_8 ) |-> chip_3 == hw_13 ;endproperty \n property name; @(posedge mem_clock_17) (  chip_14  && rx_20  || sig_5  != sig_8 ) &&  (  rst_20  != reg_3 ) |-> fsm_7 == data_18 ;endproperty \n property name; @(posedge mem_clock_17) (  chip_14  && rx_20  || sig_5  != sig_8 ) &&  (  rst_20  != reg_3 ) &&  (  rx_113 ) |-> rst_18 == auth_156 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "if (  rx_9 ) begin \n    err_1 = chip_13;\n    if ( core_1  != data_11  || reg_16 ) begin\n        core_4 <= rst_18;\n    end\n        if ( data_1  || rst_12  != chip_12  || cfg_15 ) begin\n            fsm_19 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_15) (  rx_9 ) |-> err_1 == chip_13 ;endproperty \n property name; @(negedge clock_source_15) (  rx_9 ) &&  (  core_1  != data_11  || reg_16 ) |-> core_4 == rst_18 ;endproperty \n property name; @(negedge clock_source_15) (  rx_9 ) &&  (  core_1  != data_11  || reg_16 ) &&  (  data_1  || rst_12  != chip_12  || cfg_15 ) |-> fsm_19 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_15"
    },
    {
        "Code": "if (  auth_19  && reg_10  && sig_19 ) begin \n    rst_19 <= cfg_7;\n    if ( cfg_14  || auth_13  && rx_13 ) begin\n        reg_5 = rst_19;\n    end\n        if ( reg_4  && reg_10  || cfg_7  != hw_15 ) begin\n            tx_15 <= chip_4;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_1) (  auth_19  && reg_10  && sig_19 ) |-> rst_19 == cfg_7 ;endproperty \n property name; @(negedge cpu_clock_1) (  auth_19  && reg_10  && sig_19 ) &&  (  cfg_14  || auth_13  && rx_13 ) |-> reg_5 == rst_19 ;endproperty \n property name; @(negedge cpu_clock_1) (  auth_19  && reg_10  && sig_19 ) &&  (  cfg_14  || auth_13  && rx_13 ) &&  (  reg_4  && reg_10  || cfg_7  != hw_15 ) |-> tx_15 == chip_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "if (  core_18 ) begin \n    data_20 <= chip_17;\n    if ( chip_7  && data_2  && cfg_8  && rx_6 ) begin\n        core_18 = sig_14;\n    end\n        if ( sig_9  || tx_7  || core_10  || sig_11 ) begin\n            core_2 <= rst_5;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_18) (  core_18 ) |-> data_20 == chip_17 ;endproperty \n property name; @(negedge sys_clk_18) (  core_18 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) |-> core_18 == sig_14 ;endproperty \n property name; @(negedge sys_clk_18) (  core_18 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) &&  (  sig_9  || tx_7  || core_10  || sig_11 ) |-> core_2 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "if (  data_15  && reg_12  != sig_2  && err_16 ) begin \n    auth_20 <= core_18;\n    data_185 <= rx_3;\n    if ( auth_18  && auth_17 ) begin\n        hw_14 = hw_18;\n        tx_14 <= chip_12;\n    end\n        if ( rst_9  || auth_11 ) begin\n            err_20 <= data_18;\n            data_4 = sig_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_1) (  data_15  && reg_12  != sig_2  && err_16 ) |-> auth_20 == core_18 && data_185 == rx_3 ;endproperty \n property name; @(negedge clock_ctrl_1) (  data_15  && reg_12  != sig_2  && err_16 ) &&  (  auth_18  && auth_17 ) |-> hw_14 == hw_18 && tx_14 == chip_12 ;endproperty \n property name; @(negedge clock_ctrl_1) (  data_15  && reg_12  != sig_2  && err_16 ) &&  (  auth_18  && auth_17 ) &&  (  rst_9  || auth_11 ) |-> err_20 == data_18 && data_4 == sig_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_1"
    },
    {
        "Code": "if (  data_20  && cfg_3  != reg_17 ) begin \n    hw_5 = tx_15;\n    if ( fsm_16  != auth_12 ) begin\n        rst_6 = chip_4;\n    end\n        if ( err_12 ) begin\n            rx_13 = data_15;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_10) (  data_20  && cfg_3  != reg_17 ) |-> hw_5 == tx_15 ;endproperty \n property name; @(posedge pll_clk_10) (  data_20  && cfg_3  != reg_17 ) &&  (  fsm_16  != auth_12 ) |-> rst_6 == chip_4 ;endproperty \n property name; @(posedge pll_clk_10) (  data_20  && cfg_3  != reg_17 ) &&  (  fsm_16  != auth_12 ) &&  (  err_12 ) |-> rx_13 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_10"
    },
    {
        "Code": "if (  auth_15 ) begin \n    sig_11 <= auth_3;\n    data_120 = clk_17;\n    if ( hw_2  != hw_4  || auth_12 ) begin\n        sig_19 <= auth_6;\n        data_5 = rx_12;\n    end\n        if ( data_13  && core_13 ) begin\n            data_10 <= cfg_3;\n            clk_1 = data_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_6) (  auth_15 ) |-> sig_11 == auth_3 && data_120 == clk_17 ;endproperty \n property name; @(posedge clk_reset_6) (  auth_15 ) &&  (  hw_2  != hw_4  || auth_12 ) |-> sig_19 == auth_6 && data_5 == rx_12 ;endproperty \n property name; @(posedge clk_reset_6) (  auth_15 ) &&  (  hw_2  != hw_4  || auth_12 ) &&  (  data_13  && core_13 ) |-> data_10 == cfg_3 && clk_1 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_6"
    },
    {
        "Code": "if (  hw_19 ) begin \n    clk_19 <= err_4;\n    rst_9 = hw_20;\n    if ( err_60 ) begin\n        sig_63 = clk_19;\n        hw_17 <= rst_1;\n    end\n        if ( tx_1  || auth_1  != rst_8  && data_9 ) begin\n            data_116 = sig_12;\n            chip_7 <= auth_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) (  hw_19 ) |-> clk_19 == err_4 && rst_9 == hw_20 ;endproperty \n property name; @(negedge pll_clk_1) (  hw_19 ) &&  (  err_60 ) |-> sig_63 == clk_19 && hw_17 == rst_1 ;endproperty \n property name; @(negedge pll_clk_1) (  hw_19 ) &&  (  err_60 ) &&  (  tx_1  || auth_1  != rst_8  && data_9 ) |-> data_116 == sig_12 && chip_7 == auth_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if (  tx_17 ) begin \n    sig_28 <= err_7;\n    fsm_14 <= err_11;\n    auth_16 <= reg_4;\n    if ( err_19  != core_8  || tx_5  != err_5 ) begin\n        hw_2 = tx_7;\n        data_120 <= data_10;\n        chip_109 <= rst_15;\n    end\n        if ( rst_116  && data_3  || data_12 ) begin\n            cfg_13 <= fsm_17;\n            data_203 <= data_18;\n            chip_5 = fsm_17;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_9) (  tx_17 ) |-> sig_28 == err_7 && fsm_14 == err_11 && auth_16 == reg_4 ;endproperty \n property name; @(negedge main_clk_9) (  tx_17 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> hw_2 == tx_7 && data_120 == data_10 && chip_109 == rst_15 ;endproperty \n property name; @(negedge main_clk_9) (  tx_17 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) &&  (  rst_116  && data_3  || data_12 ) |-> cfg_13 == fsm_17 && data_203 == data_18 && chip_5 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_9"
    },
    {
        "Code": "if (  clk_12  || auth_2  != rx_8  && rst_17 ) begin \n    core_7 <= data_3;\n    reg_18 <= data_3;\n    if ( hw_9  != core_10  || cfg_6  != fsm_6 ) begin\n        auth_11 = rx_13;\n        cfg_208 = fsm_20;\n    end\n        if ( chip_11  || chip_9  && reg_8  || clk_3 ) begin\n            reg_20 <= chip_15;\n            clk_7 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_15) (  clk_12  || auth_2  != rx_8  && rst_17 ) |-> core_7 == data_3 && reg_18 == data_3 ;endproperty \n property name; @(posedge clk_reset_15) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  hw_9  != core_10  || cfg_6  != fsm_6 ) |-> auth_11 == rx_13 && cfg_208 == fsm_20 ;endproperty \n property name; @(posedge clk_reset_15) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  hw_9  != core_10  || cfg_6  != fsm_6 ) &&  (  chip_11  || chip_9  && reg_8  || clk_3 ) |-> reg_20 == chip_15 && clk_7 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_15"
    },
    {
        "Code": "if (  rx_10  != core_14 ) begin \n    reg_5 = chip_9;\n    if ( auth_14  || rst_11 ) begin\n        hw_12 = reg_11;\n    end\n        if ( err_2  && data_5  && rst_18 ) begin\n            auth_2 = sig_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_11) (  rx_10  != core_14 ) |-> reg_5 == chip_9 ;endproperty \n property name; @(negedge clock_source_11) (  rx_10  != core_14 ) &&  (  auth_14  || rst_11 ) |-> hw_12 == reg_11 ;endproperty \n property name; @(negedge clock_source_11) (  rx_10  != core_14 ) &&  (  auth_14  || rst_11 ) &&  (  err_2  && data_5  && rst_18 ) |-> auth_2 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "if (  data_8  || tx_18  != chip_14  && err_18 ) begin \n    tx_33 = clk_20;\n    if ( tx_119 ) begin\n        auth_204 = data_6;\n    end\n        if ( cfg_1  && tx_17  != fsm_5 ) begin\n            chip_15 <= hw_19;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_19) (  data_8  || tx_18  != chip_14  && err_18 ) |-> tx_33 == clk_20 ;endproperty \n property name; @(negedge bus_clock_19) (  data_8  || tx_18  != chip_14  && err_18 ) &&  (  tx_119 ) |-> auth_204 == data_6 ;endproperty \n property name; @(negedge bus_clock_19) (  data_8  || tx_18  != chip_14  && err_18 ) &&  (  tx_119 ) &&  (  cfg_1  && tx_17  != fsm_5 ) |-> chip_15 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_19"
    },
    {
        "Code": "if (  auth_18  != hw_11 ) begin \n    sig_10 <= reg_2;\n    rx_125 = sig_12;\n    hw_9 = hw_10;\n    if ( cfg_2  != reg_15  || hw_18  || fsm_16 ) begin\n        core_9 = auth_3;\n        clk_17 = cfg_13;\n        sig_18 = reg_20;\n    end\n        if ( chip_3  != chip_6  || cfg_11  && auth_18 ) begin\n            rx_18 <= hw_16;\n            err_5 <= sig_15;\n            sig_116 <= auth_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_13) (  auth_18  != hw_11 ) |-> sig_10 == reg_2 && rx_125 == sig_12 && hw_9 == hw_10 ;endproperty \n property name; @(posedge clk_reset_13) (  auth_18  != hw_11 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) |-> core_9 == auth_3 && clk_17 == cfg_13 && sig_18 == reg_20 ;endproperty \n property name; @(posedge clk_reset_13) (  auth_18  != hw_11 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) |-> rx_18 == hw_16 && err_5 == sig_15 && sig_116 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_13"
    },
    {
        "Code": "if (  tx_15  != core_17  && err_4 ) begin \n    reg_115 = clk_1;\n    chip_2 <= tx_8;\n    if ( rx_12  != core_10  || tx_7  && hw_7 ) begin\n        reg_4 <= reg_14;\n        tx_18 = rst_1;\n    end\n        if ( fsm_12  != reg_1  || clk_11  && cfg_9 ) begin\n            fsm_15 <= sig_6;\n            clk_9 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_9) (  tx_15  != core_17  && err_4 ) |-> reg_115 == clk_1 && chip_2 == tx_8 ;endproperty \n property name; @(posedge clk_out_9) (  tx_15  != core_17  && err_4 ) &&  (  rx_12  != core_10  || tx_7  && hw_7 ) |-> reg_4 == reg_14 && tx_18 == rst_1 ;endproperty \n property name; @(posedge clk_out_9) (  tx_15  != core_17  && err_4 ) &&  (  rx_12  != core_10  || tx_7  && hw_7 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) |-> fsm_15 == sig_6 && clk_9 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_9"
    },
    {
        "Code": "if (  auth_20  != core_16  && fsm_10  != tx_6 ) begin \n    core_112 <= sig_3;\n    sig_2 = tx_15;\n    rst_52 <= sig_1;\n    if ( fsm_14 ) begin\n        fsm_12 <= sig_10;\n        sig_28 = rst_14;\n        data_6 = err_18;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_9 ) begin\n            data_15 <= data_12;\n            reg_19 <= core_10;\n            fsm_8 <= data_17;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_9) (  auth_20  != core_16  && fsm_10  != tx_6 ) |-> core_112 == sig_3 && sig_2 == tx_15 && rst_52 == sig_1 ;endproperty \n property name; @(negedge main_clk_9) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  fsm_14 ) |-> fsm_12 == sig_10 && sig_28 == rst_14 && data_6 == err_18 ;endproperty \n property name; @(negedge main_clk_9) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  fsm_14 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_9 ) |-> data_15 == data_12 && reg_19 == core_10 && fsm_8 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_9"
    },
    {
        "Code": "if (  tx_18  && hw_15  && hw_16 ) begin \n    chip_17 <= auth_18;\n    if ( data_10  && auth_11  != rst_20 ) begin\n        sig_18 = cfg_8;\n    end\n        if ( core_3  || data_12 ) begin\n            fsm_17 <= auth_7;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_9) (  tx_18  && hw_15  && hw_16 ) |-> chip_17 == auth_18 ;endproperty \n property name; @(posedge fast_clk_9) (  tx_18  && hw_15  && hw_16 ) &&  (  data_10  && auth_11  != rst_20 ) |-> sig_18 == cfg_8 ;endproperty \n property name; @(posedge fast_clk_9) (  tx_18  && hw_15  && hw_16 ) &&  (  data_10  && auth_11  != rst_20 ) &&  (  core_3  || data_12 ) |-> fsm_17 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_9"
    },
    {
        "Code": "if (  rst_3  || reg_13 ) begin \n    tx_15 = core_2;\n    if ( rx_11  && data_6  != hw_1  && auth_11 ) begin\n        auth_20 <= rst_8;\n    end\n        if ( tx_16  && tx_14  && reg_12 ) begin\n            chip_9 = fsm_42;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_19) (  rst_3  || reg_13 ) |-> tx_15 == core_2 ;endproperty \n property name; @(posedge clock_div_19) (  rst_3  || reg_13 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) |-> auth_20 == rst_8 ;endproperty \n property name; @(posedge clock_div_19) (  rst_3  || reg_13 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) &&  (  tx_16  && tx_14  && reg_12 ) |-> chip_9 == fsm_42 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_19"
    },
    {
        "Code": "if (  auth_12  && rst_11 ) begin \n    hw_8 <= rst_5;\n    tx_112 <= reg_5;\n    chip_79 <= chip_13;\n    if ( err_8  && rx_14  || auth_15  && chip_19 ) begin\n        core_112 = rx_15;\n        fsm_3 <= err_11;\n        auth_9 = rx_1313;\n    end\n        if ( tx_18 ) begin\n            rst_3 <= rx_13;\n            rst_4 = rst_3;\n            sig_3 = clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_20) (  auth_12  && rst_11 ) |-> hw_8 == rst_5 && tx_112 == reg_5 && chip_79 == chip_13 ;endproperty \n property name; @(negedge bus_clock_20) (  auth_12  && rst_11 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) |-> core_112 == rx_15 && fsm_3 == err_11 && auth_9 == rx_1313 ;endproperty \n property name; @(negedge bus_clock_20) (  auth_12  && rst_11 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) &&  (  tx_18 ) |-> rst_3 == rx_13 && rst_4 == rst_3 && sig_3 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_20"
    },
    {
        "Code": "if (  fsm_15 ) begin \n    hw_6 = sig_12;\n    hw_11 = err_4;\n    tx_5 <= auth_8;\n    if ( core_16  != cfg_14  || hw_15  || err_11 ) begin\n        rst_8 <= fsm_2;\n        fsm_14 <= rx_15;\n        fsm_115 <= reg_120;\n    end\n        if ( chip_3  != sig_8  || auth_4  != fsm_1 ) begin\n            core_17 = rst_16;\n            auth_10 <= clk_8;\n            err_14 <= hw_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_10) (  fsm_15 ) |-> hw_6 == sig_12 && hw_11 == err_4 && tx_5 == auth_8 ;endproperty \n property name; @(negedge clk_osc_10) (  fsm_15 ) &&  (  core_16  != cfg_14  || hw_15  || err_11 ) |-> rst_8 == fsm_2 && fsm_14 == rx_15 && fsm_115 == reg_120 ;endproperty \n property name; @(negedge clk_osc_10) (  fsm_15 ) &&  (  core_16  != cfg_14  || hw_15  || err_11 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_1 ) |-> core_17 == rst_16 && auth_10 == clk_8 && err_14 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "if (  clk_2  && chip_12  != rx_8 ) begin \n    sig_6 = rx_15;\n    if ( err_20  || sig_1717 ) begin\n        core_12 = data_3;\n    end\n        if ( chip_7  && data_2  && cfg_8  && rx_6 ) begin\n            auth_12 <= auth_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_10) (  clk_2  && chip_12  != rx_8 ) |-> sig_6 == rx_15 ;endproperty \n property name; @(posedge clk_in_10) (  clk_2  && chip_12  != rx_8 ) &&  (  err_20  || sig_1717 ) |-> core_12 == data_3 ;endproperty \n property name; @(posedge clk_in_10) (  clk_2  && chip_12  != rx_8 ) &&  (  err_20  || sig_1717 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) |-> auth_12 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_10"
    },
    {
        "Code": "if (  rst_17  && rst_10  != fsm_2 ) begin \n    err_4 = rst_19;\n    rst_2 <= chip_15;\n    clk_6 <= chip_19;\n    if ( clk_2  && data_1  != tx_2 ) begin\n        auth_8 <= tx_11;\n        fsm_1 <= cfg_7;\n        sig_20 = rx_12;\n    end\n        if ( data_1  != core_6  && data_120 ) begin\n            tx_114 <= data_18;\n            err_6 = auth_8;\n            cfg_6 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_16) (  rst_17  && rst_10  != fsm_2 ) |-> err_4 == rst_19 && rst_2 == chip_15 && clk_6 == chip_19 ;endproperty \n property name; @(posedge bus_clock_16) (  rst_17  && rst_10  != fsm_2 ) &&  (  clk_2  && data_1  != tx_2 ) |-> auth_8 == tx_11 && fsm_1 == cfg_7 && sig_20 == rx_12 ;endproperty \n property name; @(posedge bus_clock_16) (  rst_17  && rst_10  != fsm_2 ) &&  (  clk_2  && data_1  != tx_2 ) &&  (  data_1  != core_6  && data_120 ) |-> tx_114 == data_18 && err_6 == auth_8 && cfg_6 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "if (  cfg_13  != core_8  || hw_11  && clk_10 ) begin \n    hw_79 = reg_11;\n    chip_20 <= tx_16;\n    sig_16 <= reg_4;\n    if ( err_11 ) begin\n        core_1 = fsm_17;\n        clk_17 = clk_16;\n        clk_120 = rx_14;\n    end\n        if ( cfg_7  != reg_11  || err_18 ) begin\n            cfg_2 = cfg_15;\n            hw_3 = tx_15;\n            reg_173 = core_14;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_11) (  cfg_13  != core_8  || hw_11  && clk_10 ) |-> hw_79 == reg_11 && chip_20 == tx_16 && sig_16 == reg_4 ;endproperty \n property name; @(negedge pll_clk_11) (  cfg_13  != core_8  || hw_11  && clk_10 ) &&  (  err_11 ) |-> core_1 == fsm_17 && clk_17 == clk_16 && clk_120 == rx_14 ;endproperty \n property name; @(negedge pll_clk_11) (  cfg_13  != core_8  || hw_11  && clk_10 ) &&  (  err_11 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> cfg_2 == cfg_15 && hw_3 == tx_15 && reg_173 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_11"
    },
    {
        "Code": "if (  hw_14 ) begin \n    rx_18 = data_14;\n    if ( cfg_7  != reg_196  || err_198 ) begin\n        err_195 <= tx_15;\n    end\n        if ( sig_1515  != err_3  && reg_9  != rst_152 ) begin\n            auth_120 <= sig_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_13) (  hw_14 ) |-> rx_18 == data_14 ;endproperty \n property name; @(negedge clk_in_13) (  hw_14 ) &&  (  cfg_7  != reg_196  || err_198 ) |-> err_195 == tx_15 ;endproperty \n property name; @(negedge clk_in_13) (  hw_14 ) &&  (  cfg_7  != reg_196  || err_198 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) |-> auth_120 == sig_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_13"
    },
    {
        "Code": "if (  tx_5  || clk_4 ) begin \n    err_1 <= rst_6;\n    tx_15 = auth_9;\n    if ( chip_3  != sig_8  || auth_4  != fsm_1 ) begin\n        reg_58 <= sig_3;\n        core_18 = chip_18;\n    end\n        if ( chip_4  || fsm_11  || tx_11  || cfg_11 ) begin\n            err_9 = clk_4;\n            rst_18 = clk_19;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_13) (  tx_5  || clk_4 ) |-> err_1 == rst_6 && tx_15 == auth_9 ;endproperty \n property name; @(posedge ref_clk_13) (  tx_5  || clk_4 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_1 ) |-> reg_58 == sig_3 && core_18 == chip_18 ;endproperty \n property name; @(posedge ref_clk_13) (  tx_5  || clk_4 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_1 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) |-> err_9 == clk_4 && rst_18 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "if (  hw_1  && auth_14 ) begin \n    chip_110 = reg_8;\n    auth_14 = chip_4;\n    if ( rx_6 ) begin\n        sig_4 = sig_14;\n        clk_18 <= auth_7;\n    end\n        if ( core_13 ) begin\n            rst_116 = clk_11;\n            data_178 = reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_3) (  hw_1  && auth_14 ) |-> chip_110 == reg_8 && auth_14 == chip_4 ;endproperty \n property name; @(negedge pll_clk_3) (  hw_1  && auth_14 ) &&  (  rx_6 ) |-> sig_4 == sig_14 && clk_18 == auth_7 ;endproperty \n property name; @(negedge pll_clk_3) (  hw_1  && auth_14 ) &&  (  rx_6 ) &&  (  core_13 ) |-> rst_116 == clk_11 && data_178 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "if (  core_2  && tx_6  != rst_14  && rst_4 ) begin \n    chip_20 = rst_5;\n    if ( hw_3  || reg_2  && rx_9 ) begin\n        tx_17 = hw_20;\n    end\n        if ( err_12 ) begin\n            auth_204 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_3) (  core_2  && tx_6  != rst_14  && rst_4 ) |-> chip_20 == rst_5 ;endproperty \n property name; @(posedge clk_gen_3) (  core_2  && tx_6  != rst_14  && rst_4 ) &&  (  hw_3  || reg_2  && rx_9 ) |-> tx_17 == hw_20 ;endproperty \n property name; @(posedge clk_gen_3) (  core_2  && tx_6  != rst_14  && rst_4 ) &&  (  hw_3  || reg_2  && rx_9 ) &&  (  err_12 ) |-> auth_204 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_3"
    },
    {
        "Code": "if (  chip_14  || clk_16 ) begin \n    cfg_13 = err_12;\n    clk_8 = chip_6;\n    data_9 <= err_7;\n    if ( data_15  && rx_6  && hw_6 ) begin\n        data_16 = rst_8;\n        fsm_9 = err_13;\n        auth_16 <= auth_15;\n    end\n        if ( tx_4  && core_10 ) begin\n            chip_10 <= cfg_11;\n            chip_18 <= clk_14;\n            rx_15 = tx_2;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_15) (  chip_14  || clk_16 ) |-> cfg_13 == err_12 && clk_8 == chip_6 && data_9 == err_7 ;endproperty \n property name; @(negedge ref_clk_15) (  chip_14  || clk_16 ) &&  (  data_15  && rx_6  && hw_6 ) |-> data_16 == rst_8 && fsm_9 == err_13 && auth_16 == auth_15 ;endproperty \n property name; @(negedge ref_clk_15) (  chip_14  || clk_16 ) &&  (  data_15  && rx_6  && hw_6 ) &&  (  tx_4  && core_10 ) |-> chip_10 == cfg_11 && chip_18 == clk_14 && rx_15 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_15"
    },
    {
        "Code": "if (  fsm_3 ) begin \n    reg_15 <= rst_15;\n    cfg_13 <= hw_18;\n    hw_17 = core_1;\n    if ( hw_1  || tx_17  && rx_20 ) begin\n        data_19 = rst_15;\n        err_7 <= sig_12;\n        cfg_15 <= clk_14;\n    end\n        if ( reg_2  != hw_1 ) begin\n            auth_17 = chip_17;\n            fsm_42 <= clk_9;\n            chip_14 = core_13;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_12) (  fsm_3 ) |-> reg_15 == rst_15 && cfg_13 == hw_18 && hw_17 == core_1 ;endproperty \n property name; @(posedge fast_clk_12) (  fsm_3 ) &&  (  hw_1  || tx_17  && rx_20 ) |-> data_19 == rst_15 && err_7 == sig_12 && cfg_15 == clk_14 ;endproperty \n property name; @(posedge fast_clk_12) (  fsm_3 ) &&  (  hw_1  || tx_17  && rx_20 ) &&  (  reg_2  != hw_1 ) |-> auth_17 == chip_17 && fsm_42 == clk_9 && chip_14 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "if (  rx_16  || chip_20  || cfg_15 ) begin \n    rst_14 <= core_17;\n    if ( rst_87  || tx_87  && chip_2 ) begin\n        cfg_9 <= rst_19;\n    end\n        if ( clk_1  && clk_7 ) begin\n            rx_114 <= rst_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_12) (  rx_16  || chip_20  || cfg_15 ) |-> rst_14 == core_17 ;endproperty \n property name; @(negedge clk_out_12) (  rx_16  || chip_20  || cfg_15 ) &&  (  rst_87  || tx_87  && chip_2 ) |-> cfg_9 == rst_19 ;endproperty \n property name; @(negedge clk_out_12) (  rx_16  || chip_20  || cfg_15 ) &&  (  rst_87  || tx_87  && chip_2 ) &&  (  clk_1  && clk_7 ) |-> rx_114 == rst_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_12"
    },
    {
        "Code": "if (  err_20  || err_16 ) begin \n    chip_10 <= auth_12;\n    clk_9 = cfg_19;\n    core_75 <= rst_5;\n    if ( chip_4  || fsm_11  || tx_11  || cfg_11 ) begin\n        chip_18 = clk_14;\n        err_19 <= sig_12;\n        core_13 <= data_6;\n    end\n        if ( hw_9  && hw_18  || auth_1 ) begin\n            clk_43 <= reg_20;\n            fsm_10 <= reg_8;\n            reg_6 <= reg_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_20) (  err_20  || err_16 ) |-> chip_10 == auth_12 && clk_9 == cfg_19 && core_75 == rst_5 ;endproperty \n property name; @(posedge clk_out_20) (  err_20  || err_16 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) |-> chip_18 == clk_14 && err_19 == sig_12 && core_13 == data_6 ;endproperty \n property name; @(posedge clk_out_20) (  err_20  || err_16 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) &&  (  hw_9  && hw_18  || auth_1 ) |-> clk_43 == reg_20 && fsm_10 == reg_8 && reg_6 == reg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_20"
    },
    {
        "Code": "if (  reg_13 ) begin \n    tx_6 <= chip_13;\n    data_6 = err_5;\n    if ( fsm_14  || rx_1  != core_9 ) begin\n        fsm_100 = rst_6;\n        reg_16 <= err_9;\n    end\n        if ( tx_15  != hw_17  || auth_120  && hw_14 ) begin\n            core_5 <= hw_8;\n            tx_14 <= fsm_8;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_14) (  reg_13 ) |-> tx_6 == chip_13 && data_6 == err_5 ;endproperty \n property name; @(posedge bus_clock_14) (  reg_13 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> fsm_100 == rst_6 && reg_16 == err_9 ;endproperty \n property name; @(posedge bus_clock_14) (  reg_13 ) &&  (  fsm_14  || rx_1  != core_9 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) |-> core_5 == hw_8 && tx_14 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_14"
    },
    {
        "Code": "if (  rst_10  != chip_1  && fsm_10  != cfg_4 ) begin \n    reg_1 <= tx_7;\n    core_37 <= data_19;\n    auth_117 <= auth_2;\n    if ( data_16  || err_9  || chip_5 ) begin\n        core_118 <= core_143;\n        err_60 = err_10;\n        clk_6 = rst_19;\n    end\n        if ( cfg_16  != cfg_15 ) begin\n            reg_115 <= hw_4;\n            rst_9 <= clk_3;\n            hw_196 <= err_17;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_16) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) |-> reg_1 == tx_7 && core_37 == data_19 && auth_117 == auth_2 ;endproperty \n property name; @(posedge ref_clk_16) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  data_16  || err_9  || chip_5 ) |-> core_118 == core_143 && err_60 == err_10 && clk_6 == rst_19 ;endproperty \n property name; @(posedge ref_clk_16) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  data_16  || err_9  || chip_5 ) &&  (  cfg_16  != cfg_15 ) |-> reg_115 == hw_4 && rst_9 == clk_3 && hw_196 == err_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "if (  err_6 ) begin \n    hw_2 = cfg_19;\n    if ( chip_111  && rst_15 ) begin\n        chip_15 = fsm_7;\n    end\n        if ( core_1  || cfg_15 ) begin\n            data_14 = rst_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_5) (  err_6 ) |-> hw_2 == cfg_19 ;endproperty \n property name; @(posedge clk_gen_5) (  err_6 ) &&  (  chip_111  && rst_15 ) |-> chip_15 == fsm_7 ;endproperty \n property name; @(posedge clk_gen_5) (  err_6 ) &&  (  chip_111  && rst_15 ) &&  (  core_1  || cfg_15 ) |-> data_14 == rst_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_5"
    },
    {
        "Code": "if (  clk_14 ) begin \n    reg_19 <= chip_6;\n    fsm_10 = data_12;\n    if ( rst_10  && tx_10  || cfg_12 ) begin\n        chip_9 = auth_7;\n        auth_114 <= tx_6;\n    end\n        if ( clk_14  != rx_14  || err_4  || hw_9 ) begin\n            reg_1 <= data_9;\n            data_11 = sig_2;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_8) (  clk_14 ) |-> reg_19 == chip_6 && fsm_10 == data_12 ;endproperty \n property name; @(negedge bus_clock_8) (  clk_14 ) &&  (  rst_10  && tx_10  || cfg_12 ) |-> chip_9 == auth_7 && auth_114 == tx_6 ;endproperty \n property name; @(negedge bus_clock_8) (  clk_14 ) &&  (  rst_10  && tx_10  || cfg_12 ) &&  (  clk_14  != rx_14  || err_4  || hw_9 ) |-> reg_1 == data_9 && data_11 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_8"
    },
    {
        "Code": "if (  cfg_19  != rst_4  || reg_6 ) begin \n    tx_3 <= auth_3;\n    auth_20 <= rst_14;\n    if ( chip_15 ) begin\n        clk_6 = rx_13;\n        reg_58 = rx_10;\n    end\n        if ( err_18  != data_7 ) begin\n            err_2 = sig_3;\n            rst_7 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_4) (  cfg_19  != rst_4  || reg_6 ) |-> tx_3 == auth_3 && auth_20 == rst_14 ;endproperty \n property name; @(negedge clk_gen_4) (  cfg_19  != rst_4  || reg_6 ) &&  (  chip_15 ) |-> clk_6 == rx_13 && reg_58 == rx_10 ;endproperty \n property name; @(negedge clk_gen_4) (  cfg_19  != rst_4  || reg_6 ) &&  (  chip_15 ) &&  (  err_18  != data_7 ) |-> err_2 == sig_3 && rst_7 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "if (  data_17  || cfg_11 ) begin \n    fsm_20 = rx_3;\n    data_1 <= reg_4;\n    if ( hw_11  != core_11 ) begin\n        chip_6 <= clk_8;\n        auth_114 = clk_4;\n    end\n        if ( fsm_5  && chip_15  != clk_7  && cfg_3 ) begin\n            tx_15 = reg_6;\n            hw_14 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_20) (  data_17  || cfg_11 ) |-> fsm_20 == rx_3 && data_1 == reg_4 ;endproperty \n property name; @(posedge bus_clock_20) (  data_17  || cfg_11 ) &&  (  hw_11  != core_11 ) |-> chip_6 == clk_8 && auth_114 == clk_4 ;endproperty \n property name; @(posedge bus_clock_20) (  data_17  || cfg_11 ) &&  (  hw_11  != core_11 ) &&  (  fsm_5  && chip_15  != clk_7  && cfg_3 ) |-> tx_15 == reg_6 && hw_14 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_20"
    },
    {
        "Code": "if (  hw_19  != auth_8 ) begin \n    auth_1 <= core_5;\n    chip_109 = sig_14;\n    rst_19 = sig_17;\n    if ( core_5  != data_16 ) begin\n        data_4 = tx_4;\n        core_37 = auth_8;\n        hw_18 <= cfg_1;\n    end\n        if ( tx_2  || chip_20  && clk_48  || auth_42 ) begin\n            fsm_12 = rst_19;\n            cfg_1 = reg_4;\n            data_6 <= sig_110;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_9) (  hw_19  != auth_8 ) |-> auth_1 == core_5 && chip_109 == sig_14 && rst_19 == sig_17 ;endproperty \n property name; @(posedge clk_gen_9) (  hw_19  != auth_8 ) &&  (  core_5  != data_16 ) |-> data_4 == tx_4 && core_37 == auth_8 && hw_18 == cfg_1 ;endproperty \n property name; @(posedge clk_gen_9) (  hw_19  != auth_8 ) &&  (  core_5  != data_16 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) |-> fsm_12 == rst_19 && cfg_1 == reg_4 && data_6 == sig_110 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_9"
    },
    {
        "Code": "if (  data_18 ) begin \n    err_3 = tx_7;\n    hw_7 = hw_4;\n    core_112 = auth_50;\n    if ( err_7 ) begin\n        sig_10 = auth_6;\n        tx_114 = tx_15;\n        err_14 <= fsm_2;\n    end\n        if ( sig_9  || tx_7  || core_10  || sig_11 ) begin\n            core_16 = chip_12;\n            sig_15 <= data_6;\n            fsm_112 <= tx_15;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_13) (  data_18 ) |-> err_3 == tx_7 && hw_7 == hw_4 && core_112 == auth_50 ;endproperty \n property name; @(negedge sys_clk_13) (  data_18 ) &&  (  err_7 ) |-> sig_10 == auth_6 && tx_114 == tx_15 && err_14 == fsm_2 ;endproperty \n property name; @(negedge sys_clk_13) (  data_18 ) &&  (  err_7 ) &&  (  sig_9  || tx_7  || core_10  || sig_11 ) |-> core_16 == chip_12 && sig_15 == data_6 && fsm_112 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_13"
    },
    {
        "Code": "if (  rx_8  != rx_19 ) begin \n    hw_4 <= reg_13;\n    reg_116 <= auth_18;\n    fsm_100 = rx_13;\n    if ( rx_1  || clk_10  && data_19 ) begin\n        auth_6 = err_11;\n        err_9 = clk_19;\n        err_11 <= core_19;\n    end\n        if ( clk_18  != auth_14  || rx_8  && core_9 ) begin\n            tx_17 <= clk_3;\n            fsm_26 <= data_19;\n            cfg_16 = tx_14;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_3) (  rx_8  != rx_19 ) |-> hw_4 == reg_13 && reg_116 == auth_18 && fsm_100 == rx_13 ;endproperty \n property name; @(posedge fast_clk_3) (  rx_8  != rx_19 ) &&  (  rx_1  || clk_10  && data_19 ) |-> auth_6 == err_11 && err_9 == clk_19 && err_11 == core_19 ;endproperty \n property name; @(posedge fast_clk_3) (  rx_8  != rx_19 ) &&  (  rx_1  || clk_10  && data_19 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) |-> tx_17 == clk_3 && fsm_26 == data_19 && cfg_16 == tx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_3"
    },
    {
        "Code": "if (  tx_3 ) begin \n    sig_1 <= clk_14;\n    tx_27 = hw_15;\n    rx_18 <= rst_6;\n    if ( chip_3  && core_14  != hw_7  && clk_3 ) begin\n        clk_18 <= err_10;\n        sig_17 = cfg_4;\n        core_75 <= data_18;\n    end\n        if ( reg_8  || core_13 ) begin\n            fsm_116 <= reg_17;\n            chip_13 = data_17;\n            chip_18 = cfg_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_12) (  tx_3 ) |-> sig_1 == clk_14 && tx_27 == hw_15 && rx_18 == rst_6 ;endproperty \n property name; @(negedge clk_signal_12) (  tx_3 ) &&  (  chip_3  && core_14  != hw_7  && clk_3 ) |-> clk_18 == err_10 && sig_17 == cfg_4 && core_75 == data_18 ;endproperty \n property name; @(negedge clk_signal_12) (  tx_3 ) &&  (  chip_3  && core_14  != hw_7  && clk_3 ) &&  (  reg_8  || core_13 ) |-> fsm_116 == reg_17 && chip_13 == data_17 && chip_18 == cfg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "if (  fsm_9 ) begin \n    chip_7 = err_15;\n    fsm_12 <= fsm_7;\n    if ( err_6  || clk_17 ) begin\n        fsm_100 = tx_9;\n        fsm_114 <= clk_1;\n    end\n        if ( rst_20  != fsm_16  && fsm_13  != cfg_5 ) begin\n            clk_5 <= fsm_10;\n            auth_14 = core_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_2) (  fsm_9 ) |-> chip_7 == err_15 && fsm_12 == fsm_7 ;endproperty \n property name; @(posedge clk_signal_2) (  fsm_9 ) &&  (  err_6  || clk_17 ) |-> fsm_100 == tx_9 && fsm_114 == clk_1 ;endproperty \n property name; @(posedge clk_signal_2) (  fsm_9 ) &&  (  err_6  || clk_17 ) &&  (  rst_20  != fsm_16  && fsm_13  != cfg_5 ) |-> clk_5 == fsm_10 && auth_14 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "if (  cfg_17  && auth_16  != cfg_9 ) begin \n    data_116 <= sig_17;\n    chip_18 <= rst_19;\n    if ( clk_7  != auth_12  || cfg_13 ) begin\n        data_9 = hw_1;\n        fsm_15 = reg_15;\n    end\n        if ( core_14  && cfg_9  != chip_15 ) begin\n            reg_14 <= rst_174;\n            rx_7 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_1) (  cfg_17  && auth_16  != cfg_9 ) |-> data_116 == sig_17 && chip_18 == rst_19 ;endproperty \n property name; @(posedge fast_clk_1) (  cfg_17  && auth_16  != cfg_9 ) &&  (  clk_7  != auth_12  || cfg_13 ) |-> data_9 == hw_1 && fsm_15 == reg_15 ;endproperty \n property name; @(posedge fast_clk_1) (  cfg_17  && auth_16  != cfg_9 ) &&  (  clk_7  != auth_12  || cfg_13 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> reg_14 == rst_174 && rx_7 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_1"
    },
    {
        "Code": "if (  reg_2  && fsm_6 ) begin \n    reg_36 <= reg_10;\n    if ( tx_17  && hw_9  != core_18 ) begin\n        cfg_2 = auth_5;\n    end\n        if ( data_10  || core_2 ) begin\n            fsm_18 <= rx_15;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_14) (  reg_2  && fsm_6 ) |-> reg_36 == reg_10 ;endproperty \n property name; @(negedge core_clock_14) (  reg_2  && fsm_6 ) &&  (  tx_17  && hw_9  != core_18 ) |-> cfg_2 == auth_5 ;endproperty \n property name; @(negedge core_clock_14) (  reg_2  && fsm_6 ) &&  (  tx_17  && hw_9  != core_18 ) &&  (  data_10  || core_2 ) |-> fsm_18 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "if (  data_8  != clk_18 ) begin \n    err_11 <= reg_7;\n    if ( err_20 ) begin\n        rx_20 = clk_7;\n    end\n        if ( reg_2  != hw_1 ) begin\n            reg_116 <= rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_5) (  data_8  != clk_18 ) |-> err_11 == reg_7 ;endproperty \n property name; @(posedge cpu_clock_5) (  data_8  != clk_18 ) &&  (  err_20 ) |-> rx_20 == clk_7 ;endproperty \n property name; @(posedge cpu_clock_5) (  data_8  != clk_18 ) &&  (  err_20 ) &&  (  reg_2  != hw_1 ) |-> reg_116 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_5"
    },
    {
        "Code": "if (  rst_8  || rx_5  || chip_19 ) begin \n    err_2 = tx_4;\n    err_6 <= auth_12;\n    clk_122 = rst_4;\n    if ( chip_66 ) begin\n        tx_18 <= fsm_4;\n        hw_79 = auth_5;\n        fsm_2 = reg_15;\n    end\n        if ( chip_15 ) begin\n            hw_20 <= sig_14;\n            tx_10 <= sig_6;\n            clk_13 = auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_15) (  rst_8  || rx_5  || chip_19 ) |-> err_2 == tx_4 && err_6 == auth_12 && clk_122 == rst_4 ;endproperty \n property name; @(posedge fast_clk_15) (  rst_8  || rx_5  || chip_19 ) &&  (  chip_66 ) |-> tx_18 == fsm_4 && hw_79 == auth_5 && fsm_2 == reg_15 ;endproperty \n property name; @(posedge fast_clk_15) (  rst_8  || rx_5  || chip_19 ) &&  (  chip_66 ) &&  (  chip_15 ) |-> hw_20 == sig_14 && tx_10 == sig_6 && clk_13 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_15"
    },
    {
        "Code": "if (  data_6  && chip_15  != auth_3 ) begin \n    clk_1 <= sig_8;\n    chip_7 <= data_6;\n    if ( err_10 ) begin\n        rst_3 = core_7;\n        auth_5 <= cfg_9;\n    end\n        if ( rx_18  && core_15  && rst_7 ) begin\n            err_9 = data_4;\n            clk_3 = err_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_4) (  data_6  && chip_15  != auth_3 ) |-> clk_1 == sig_8 && chip_7 == data_6 ;endproperty \n property name; @(negedge clock_source_4) (  data_6  && chip_15  != auth_3 ) &&  (  err_10 ) |-> rst_3 == core_7 && auth_5 == cfg_9 ;endproperty \n property name; @(negedge clock_source_4) (  data_6  && chip_15  != auth_3 ) &&  (  err_10 ) &&  (  rx_18  && core_15  && rst_7 ) |-> err_9 == data_4 && clk_3 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "if (  hw_3  || core_3  && core_2 ) begin \n    rst_11 = auth_15;\n    if ( err_5  || reg_16 ) begin\n        fsm_42 = err_2;\n    end\n        if ( sig_1  && rst_2  || rst_9  && cfg_11 ) begin\n            err_17 = reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_7) (  hw_3  || core_3  && core_2 ) |-> rst_11 == auth_15 ;endproperty \n property name; @(negedge core_clock_7) (  hw_3  || core_3  && core_2 ) &&  (  err_5  || reg_16 ) |-> fsm_42 == err_2 ;endproperty \n property name; @(negedge core_clock_7) (  hw_3  || core_3  && core_2 ) &&  (  err_5  || reg_16 ) &&  (  sig_1  && rst_2  || rst_9  && cfg_11 ) |-> err_17 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "if (  tx_14  != rst_7  || rx_15  || cfg_4 ) begin \n    tx_33 <= rst_6;\n    if ( clk_11 ) begin\n        fsm_8 = hw_4;\n    end\n        if ( reg_10  && core_4  != hw_6 ) begin\n            reg_10 = cfg_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_19) (  tx_14  != rst_7  || rx_15  || cfg_4 ) |-> tx_33 == rst_6 ;endproperty \n property name; @(posedge clk_gen_19) (  tx_14  != rst_7  || rx_15  || cfg_4 ) &&  (  clk_11 ) |-> fsm_8 == hw_4 ;endproperty \n property name; @(posedge clk_gen_19) (  tx_14  != rst_7  || rx_15  || cfg_4 ) &&  (  clk_11 ) &&  (  reg_10  && core_4  != hw_6 ) |-> reg_10 == cfg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_19"
    },
    {
        "Code": "if (  chip_13  || auth_3  && rst_13 ) begin \n    data_155 = tx_2;\n    err_195 <= tx_2;\n    auth_11 = rx_15;\n    if ( data_11  || reg_2 ) begin\n        rx_1 = fsm_12;\n        tx_114 <= core_9;\n        rst_120 = tx_13;\n    end\n        if ( cfg_20  != sig_19  && data_10  || rx_8 ) begin\n            clk_62 = auth_9;\n            sig_1 <= hw_5;\n            data_4 <= sig_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_11) (  chip_13  || auth_3  && rst_13 ) |-> data_155 == tx_2 && err_195 == tx_2 && auth_11 == rx_15 ;endproperty \n property name; @(negedge clk_signal_11) (  chip_13  || auth_3  && rst_13 ) &&  (  data_11  || reg_2 ) |-> rx_1 == fsm_12 && tx_114 == core_9 && rst_120 == tx_13 ;endproperty \n property name; @(negedge clk_signal_11) (  chip_13  || auth_3  && rst_13 ) &&  (  data_11  || reg_2 ) &&  (  cfg_20  != sig_19  && data_10  || rx_8 ) |-> clk_62 == auth_9 && sig_1 == hw_5 && data_4 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "if (  chip_19 ) begin \n    reg_8 <= auth_9;\n    reg_173 = rx_15;\n    reg_9 = chip_15;\n    if ( rx_7  && err_17  != tx_2  && chip_16 ) begin\n        clk_5 <= fsm_2;\n        fsm_114 = rst_19;\n        auth_18 <= sig_6;\n    end\n        if ( chip_12  || data_5 ) begin\n            fsm_10 <= tx_9;\n            clk_7 <= chip_9;\n            rx_18 <= fsm_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_2) (  chip_19 ) |-> reg_8 == auth_9 && reg_173 == rx_15 && reg_9 == chip_15 ;endproperty \n property name; @(negedge clk_osc_2) (  chip_19 ) &&  (  rx_7  && err_17  != tx_2  && chip_16 ) |-> clk_5 == fsm_2 && fsm_114 == rst_19 && auth_18 == sig_6 ;endproperty \n property name; @(negedge clk_osc_2) (  chip_19 ) &&  (  rx_7  && err_17  != tx_2  && chip_16 ) &&  (  chip_12  || data_5 ) |-> fsm_10 == tx_9 && clk_7 == chip_9 && rx_18 == fsm_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "if (  cfg_9  != rx_13  && chip_7 ) begin \n    fsm_116 <= err_5;\n    if ( fsm_19  && core_6  != data_1  && sig_11 ) begin\n        reg_2 <= hw_5;\n    end\n        if ( hw_2  || rx_7  || core_15  != core_9 ) begin\n            core_37 <= tx_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_16) (  cfg_9  != rx_13  && chip_7 ) |-> fsm_116 == err_5 ;endproperty \n property name; @(negedge clk_signal_16) (  cfg_9  != rx_13  && chip_7 ) &&  (  fsm_19  && core_6  != data_1  && sig_11 ) |-> reg_2 == hw_5 ;endproperty \n property name; @(negedge clk_signal_16) (  cfg_9  != rx_13  && chip_7 ) &&  (  fsm_19  && core_6  != data_1  && sig_11 ) &&  (  hw_2  || rx_7  || core_15  != core_9 ) |-> core_37 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "if (  fsm_18  || rx_20  || data_6  || rx_15 ) begin \n    chip_18 <= err_14;\n    if ( hw_11  && sig_8  && clk_1  || data_20 ) begin\n        rst_10 = rst_14;\n    end\n        if ( rst_19  != rx_6 ) begin\n            rst_5 <= chip_1;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_3) (  fsm_18  || rx_20  || data_6  || rx_15 ) |-> chip_18 == err_14 ;endproperty \n property name; @(negedge cpu_clock_3) (  fsm_18  || rx_20  || data_6  || rx_15 ) &&  (  hw_11  && sig_8  && clk_1  || data_20 ) |-> rst_10 == rst_14 ;endproperty \n property name; @(negedge cpu_clock_3) (  fsm_18  || rx_20  || data_6  || rx_15 ) &&  (  hw_11  && sig_8  && clk_1  || data_20 ) &&  (  rst_19  != rx_6 ) |-> rst_5 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "if (  hw_3  || chip_4 ) begin \n    data_185 <= reg_4;\n    if ( clk_3  || rst_14  != hw_10 ) begin\n        tx_4 <= rx_1;\n    end\n        if ( data_4  || rst_15  != core_15 ) begin\n            auth_5 <= fsm_16;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_12) (  hw_3  || chip_4 ) |-> data_185 == reg_4 ;endproperty \n property name; @(negedge async_clk_12) (  hw_3  || chip_4 ) &&  (  clk_3  || rst_14  != hw_10 ) |-> tx_4 == rx_1 ;endproperty \n property name; @(negedge async_clk_12) (  hw_3  || chip_4 ) &&  (  clk_3  || rst_14  != hw_10 ) &&  (  data_4  || rst_15  != core_15 ) |-> auth_5 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "if (  rx_9  != err_19  || chip_1  && data_2 ) begin \n    sig_14 <= cfg_4;\n    auth_4 <= hw_2;\n    if ( clk_13  != auth_12  || cfg_10 ) begin\n        reg_4 = sig_4;\n        tx_117 <= rx_15;\n    end\n        if ( tx_15 ) begin\n            reg_10 <= data_11;\n            fsm_3 <= data_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_6) (  rx_9  != err_19  || chip_1  && data_2 ) |-> sig_14 == cfg_4 && auth_4 == hw_2 ;endproperty \n property name; @(posedge clk_reset_6) (  rx_9  != err_19  || chip_1  && data_2 ) &&  (  clk_13  != auth_12  || cfg_10 ) |-> reg_4 == sig_4 && tx_117 == rx_15 ;endproperty \n property name; @(posedge clk_reset_6) (  rx_9  != err_19  || chip_1  && data_2 ) &&  (  clk_13  != auth_12  || cfg_10 ) &&  (  tx_15 ) |-> reg_10 == data_11 && fsm_3 == data_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_6"
    },
    {
        "Code": "if (  reg_14 ) begin \n    core_20 = sig_12;\n    if ( reg_18  != chip_9  || sig_5  && rst_2 ) begin\n        hw_3 <= clk_3;\n    end\n        if ( tx_4  != cfg_9 ) begin\n            rst_52 = fsm_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_8) (  reg_14 ) |-> core_20 == sig_12 ;endproperty \n property name; @(negedge clk_gen_8) (  reg_14 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) |-> hw_3 == clk_3 ;endproperty \n property name; @(negedge clk_gen_8) (  reg_14 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) &&  (  tx_4  != cfg_9 ) |-> rst_52 == fsm_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_8"
    },
    {
        "Code": "if (  core_8  && cfg_15  || rst_2 ) begin \n    cfg_1 = rx_7;\n    if ( chip_15  && auth_20 ) begin\n        rst_19 = auth_9;\n    end\n        if ( rx_6 ) begin\n            cfg_7 = cfg_15;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_11) (  core_8  && cfg_15  || rst_2 ) |-> cfg_1 == rx_7 ;endproperty \n property name; @(posedge sys_clk_11) (  core_8  && cfg_15  || rst_2 ) &&  (  chip_15  && auth_20 ) |-> rst_19 == auth_9 ;endproperty \n property name; @(posedge sys_clk_11) (  core_8  && cfg_15  || rst_2 ) &&  (  chip_15  && auth_20 ) &&  (  rx_6 ) |-> cfg_7 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_11"
    },
    {
        "Code": "if (  hw_11  != clk_11  || chip_13  != chip_19 ) begin \n    auth_12 <= err_11;\n    clk_10 = err_2;\n    err_60 = hw_7;\n    if ( fsm_5  != cfg_14  || rx_16  || clk_7 ) begin\n        core_9 <= auth_12;\n        cfg_14 <= clk_14;\n        auth_8 = err_7;\n    end\n        if ( reg_10  || tx_10  || core_12  && chip_6 ) begin\n            cfg_13 = cfg_5;\n            cfg_5 = clk_6;\n            tx_7 <= err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_14) (  hw_11  != clk_11  || chip_13  != chip_19 ) |-> auth_12 == err_11 && clk_10 == err_2 && err_60 == hw_7 ;endproperty \n property name; @(posedge clk_enable_14) (  hw_11  != clk_11  || chip_13  != chip_19 ) &&  (  fsm_5  != cfg_14  || rx_16  || clk_7 ) |-> core_9 == auth_12 && cfg_14 == clk_14 && auth_8 == err_7 ;endproperty \n property name; @(posedge clk_enable_14) (  hw_11  != clk_11  || chip_13  != chip_19 ) &&  (  fsm_5  != cfg_14  || rx_16  || clk_7 ) &&  (  reg_10  || tx_10  || core_12  && chip_6 ) |-> cfg_13 == cfg_5 && cfg_5 == clk_6 && tx_7 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_14"
    },
    {
        "Code": "if (  cfg_8  || rst_2 ) begin \n    rst_138 = fsm_16;\n    if ( reg_7  != clk_4  || hw_16 ) begin\n        sig_11 = data_10;\n    end\n        if ( data_119  != err_119 ) begin\n            auth_117 = err_6;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_7) (  cfg_8  || rst_2 ) |-> rst_138 == fsm_16 ;endproperty \n property name; @(negedge pll_clk_7) (  cfg_8  || rst_2 ) &&  (  reg_7  != clk_4  || hw_16 ) |-> sig_11 == data_10 ;endproperty \n property name; @(negedge pll_clk_7) (  cfg_8  || rst_2 ) &&  (  reg_7  != clk_4  || hw_16 ) &&  (  data_119  != err_119 ) |-> auth_117 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "if (  core_4  || hw_7 ) begin \n    chip_96 = clk_9;\n    if ( clk_2  != auth_14  || rx_8  && core_9 ) begin\n        tx_18 = clk_19;\n    end\n        if ( core_1 ) begin\n            auth_117 <= sig_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_5) (  core_4  || hw_7 ) |-> chip_96 == clk_9 ;endproperty \n property name; @(posedge clk_signal_5) (  core_4  || hw_7 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) |-> tx_18 == clk_19 ;endproperty \n property name; @(posedge clk_signal_5) (  core_4  || hw_7 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) &&  (  core_1 ) |-> auth_117 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "if (  cfg_1 ) begin \n    cfg_10 <= sig_6;\n    auth_19 = clk_12;\n    cfg_11 = rx_19;\n    if ( auth_14  || rst_11 ) begin\n        tx_46 <= err_4;\n        sig_11 = err_2;\n        fsm_115 <= core_1;\n    end\n        if ( reg_12  != clk_9  && clk_15  || chip_12 ) begin\n            chip_3 = cfg_1;\n            clk_122 = hw_9;\n            err_19 <= tx_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  cfg_1 ) |-> cfg_10 == sig_6 && auth_19 == clk_12 && cfg_11 == rx_19 ;endproperty \n property name; @(posedge clock_ctrl_8) (  cfg_1 ) &&  (  auth_14  || rst_11 ) |-> tx_46 == err_4 && sig_11 == err_2 && fsm_115 == core_1 ;endproperty \n property name; @(posedge clock_ctrl_8) (  cfg_1 ) &&  (  auth_14  || rst_11 ) &&  (  reg_12  != clk_9  && clk_15  || chip_12 ) |-> chip_3 == cfg_1 && clk_122 == hw_9 && err_19 == tx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  cfg_20 ) begin \n    data_17 = cfg_19;\n    reg_58 <= data_18;\n    if ( rst_6  && reg_9 ) begin\n        fsm_4 = clk_11;\n        reg_7 <= chip_6;\n    end\n        if ( err_13  || tx_111  || cfg_9  && err_8 ) begin\n            auth_117 = core_1;\n            fsm_16 = core_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_2) (  cfg_20 ) |-> data_17 == cfg_19 && reg_58 == data_18 ;endproperty \n property name; @(posedge clk_in_2) (  cfg_20 ) &&  (  rst_6  && reg_9 ) |-> fsm_4 == clk_11 && reg_7 == chip_6 ;endproperty \n property name; @(posedge clk_in_2) (  cfg_20 ) &&  (  rst_6  && reg_9 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) |-> auth_117 == core_1 && fsm_16 == core_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "if (  sig_12  || fsm_7  && core_1  != tx_11 ) begin \n    tx_114 = core_15;\n    core_17 = sig_110;\n    clk_43 = tx_2;\n    if ( rx_119 ) begin\n        cfg_6 = err_4;\n        auth_117 <= core_6;\n        reg_5 <= hw_4;\n    end\n        if ( err_17  || core_6  != rx_16  || auth_5 ) begin\n            data_116 = reg_14;\n            err_11 <= fsm_12;\n            tx_17 <= rx_12;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_4) (  sig_12  || fsm_7  && core_1  != tx_11 ) |-> tx_114 == core_15 && core_17 == sig_110 && clk_43 == tx_2 ;endproperty \n property name; @(posedge sys_clk_4) (  sig_12  || fsm_7  && core_1  != tx_11 ) &&  (  rx_119 ) |-> cfg_6 == err_4 && auth_117 == core_6 && reg_5 == hw_4 ;endproperty \n property name; @(posedge sys_clk_4) (  sig_12  || fsm_7  && core_1  != tx_11 ) &&  (  rx_119 ) &&  (  err_17  || core_6  != rx_16  || auth_5 ) |-> data_116 == reg_14 && err_11 == fsm_12 && tx_17 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "if (  rx_13  != rst_9 ) begin \n    data_6 = cfg_13;\n    if ( auth_80  || core_80  != fsm_13  && reg_11 ) begin\n        reg_11 <= sig_3;\n    end\n        if ( rst_4  || tx_13  || cfg_4 ) begin\n            tx_115 <= clk_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_5) (  rx_13  != rst_9 ) |-> data_6 == cfg_13 ;endproperty \n property name; @(negedge clk_signal_5) (  rx_13  != rst_9 ) &&  (  auth_80  || core_80  != fsm_13  && reg_11 ) |-> reg_11 == sig_3 ;endproperty \n property name; @(negedge clk_signal_5) (  rx_13  != rst_9 ) &&  (  auth_80  || core_80  != fsm_13  && reg_11 ) &&  (  rst_4  || tx_13  || cfg_4 ) |-> tx_115 == clk_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_5"
    },
    {
        "Code": "if (  rx_1 ) begin \n    sig_28 <= fsm_8;\n    chip_110 <= err_8;\n    core_19 = sig_12;\n    if ( core_13  != rst_5  || core_2 ) begin\n        core_118 <= cfg_10;\n        tx_117 <= core_6;\n        chip_8 = chip_12;\n    end\n        if ( clk_11 ) begin\n            err_1 <= reg_15;\n            core_13 = hw_59;\n            rx_6 = rx_14;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_9) (  rx_1 ) |-> sig_28 == fsm_8 && chip_110 == err_8 && core_19 == sig_12 ;endproperty \n property name; @(negedge async_clk_9) (  rx_1 ) &&  (  core_13  != rst_5  || core_2 ) |-> core_118 == cfg_10 && tx_117 == core_6 && chip_8 == chip_12 ;endproperty \n property name; @(negedge async_clk_9) (  rx_1 ) &&  (  core_13  != rst_5  || core_2 ) &&  (  clk_11 ) |-> err_1 == reg_15 && core_13 == hw_59 && rx_6 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_9"
    },
    {
        "Code": "if (  core_8  || fsm_8  && rst_7 ) begin \n    sig_12 <= reg_5;\n    if ( data_14 ) begin\n        cfg_208 = sig_8;\n    end\n        if ( cfg_6  != reg_19 ) begin\n            fsm_10 = fsm_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_13) (  core_8  || fsm_8  && rst_7 ) |-> sig_12 == reg_5 ;endproperty \n property name; @(posedge clk_enable_13) (  core_8  || fsm_8  && rst_7 ) &&  (  data_14 ) |-> cfg_208 == sig_8 ;endproperty \n property name; @(posedge clk_enable_13) (  core_8  || fsm_8  && rst_7 ) &&  (  data_14 ) &&  (  cfg_6  != reg_19 ) |-> fsm_10 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "if (  rx_15  || auth_4  && fsm_14  && rx_2 ) begin \n    tx_115 <= reg_12;\n    sig_11 <= data_6;\n    if ( core_13 ) begin\n        cfg_4 = clk_20;\n        data_5 <= rst_4;\n    end\n        if ( sig_15 ) begin\n            cfg_105 <= reg_11;\n            core_9 = tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  rx_15  || auth_4  && fsm_14  && rx_2 ) |-> tx_115 == reg_12 && sig_11 == data_6 ;endproperty \n property name; @(posedge async_clk_10) (  rx_15  || auth_4  && fsm_14  && rx_2 ) &&  (  core_13 ) |-> cfg_4 == clk_20 && data_5 == rst_4 ;endproperty \n property name; @(posedge async_clk_10) (  rx_15  || auth_4  && fsm_14  && rx_2 ) &&  (  core_13 ) &&  (  sig_15 ) |-> cfg_105 == reg_11 && core_9 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  chip_2 ) begin \n    fsm_15 <= sig_2;\n    if ( chip_7  && data_2  && cfg_8  && rx_6 ) begin\n        reg_13 <= rst_18;\n    end\n        if ( fsm_2  != tx_17 ) begin\n            core_20 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_14) (  chip_2 ) |-> fsm_15 == sig_2 ;endproperty \n property name; @(negedge core_clock_14) (  chip_2 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) |-> reg_13 == rst_18 ;endproperty \n property name; @(negedge core_clock_14) (  chip_2 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) &&  (  fsm_2  != tx_17 ) |-> core_20 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "if (  tx_17  && sig_6  != cfg_17  || rst_12 ) begin \n    chip_12 <= err_13;\n    core_1 = err_11;\n    cfg_208 = rst_19;\n    if ( fsm_14  && data_10  || err_1  && rx_11 ) begin\n        hw_12 <= err_5;\n        chip_17 <= rst_6;\n        chip_14 <= clk_1;\n    end\n        if ( rst_4 ) begin\n            clk_13 <= hw_2;\n            rst_9 <= data_11;\n            chip_109 = chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_17) (  tx_17  && sig_6  != cfg_17  || rst_12 ) |-> chip_12 == err_13 && core_1 == err_11 && cfg_208 == rst_19 ;endproperty \n property name; @(negedge fast_clk_17) (  tx_17  && sig_6  != cfg_17  || rst_12 ) &&  (  fsm_14  && data_10  || err_1  && rx_11 ) |-> hw_12 == err_5 && chip_17 == rst_6 && chip_14 == clk_1 ;endproperty \n property name; @(negedge fast_clk_17) (  tx_17  && sig_6  != cfg_17  || rst_12 ) &&  (  fsm_14  && data_10  || err_1  && rx_11 ) &&  (  rst_4 ) |-> clk_13 == hw_2 && rst_9 == data_11 && chip_109 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_17"
    },
    {
        "Code": "if (  clk_2 ) begin \n    hw_6 = rst_8;\n    hw_12 = data_3;\n    reg_6 <= rx_19;\n    if ( reg_13  || auth_19 ) begin\n        rx_12 <= auth_12;\n        auth_9 = cfg_19;\n        chip_109 = fsm_16;\n    end\n        if ( data_4 ) begin\n            hw_13 <= clk_1;\n            rx_7 <= rx_20;\n            chip_5 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_6) (  clk_2 ) |-> hw_6 == rst_8 && hw_12 == data_3 && reg_6 == rx_19 ;endproperty \n property name; @(negedge bus_clock_6) (  clk_2 ) &&  (  reg_13  || auth_19 ) |-> rx_12 == auth_12 && auth_9 == cfg_19 && chip_109 == fsm_16 ;endproperty \n property name; @(negedge bus_clock_6) (  clk_2 ) &&  (  reg_13  || auth_19 ) &&  (  data_4 ) |-> hw_13 == clk_1 && rx_7 == rx_20 && chip_5 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_6"
    },
    {
        "Code": "if (  rst_17  && core_16 ) begin \n    fsm_20 = sig_5;\n    if ( hw_7  != hw_20 ) begin\n        err_3 = clk_18;\n    end\n        if ( tx_9  && fsm_14  && rx_14  && sig_20 ) begin\n            data_178 = chip_13;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_13) (  rst_17  && core_16 ) |-> fsm_20 == sig_5 ;endproperty \n property name; @(posedge clock_div_13) (  rst_17  && core_16 ) &&  (  hw_7  != hw_20 ) |-> err_3 == clk_18 ;endproperty \n property name; @(posedge clock_div_13) (  rst_17  && core_16 ) &&  (  hw_7  != hw_20 ) &&  (  tx_9  && fsm_14  && rx_14  && sig_20 ) |-> data_178 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_13"
    },
    {
        "Code": "if (  auth_8  != fsm_17 ) begin \n    cfg_17 = err_17;\n    if ( clk_19  != rx_19  || err_4  || hw_9 ) begin\n        rst_9 <= clk_14;\n    end\n        if ( err_8  || rst_20  || clk_15 ) begin\n            chip_12 = rst_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_7) (  auth_8  != fsm_17 ) |-> cfg_17 == err_17 ;endproperty \n property name; @(negedge clk_out_7) (  auth_8  != fsm_17 ) &&  (  clk_19  != rx_19  || err_4  || hw_9 ) |-> rst_9 == clk_14 ;endproperty \n property name; @(negedge clk_out_7) (  auth_8  != fsm_17 ) &&  (  clk_19  != rx_19  || err_4  || hw_9 ) &&  (  err_8  || rst_20  || clk_15 ) |-> chip_12 == rst_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_7"
    },
    {
        "Code": "if (  rx_13  && sig_10  != cfg_16 ) begin \n    cfg_116 <= reg_15;\n    if ( core_12  || core_11  || err_20  != tx_16 ) begin\n        tx_18 = fsm_16;\n    end\n        if ( hw_8  || fsm_3 ) begin\n            err_11 = err_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_20) (  rx_13  && sig_10  != cfg_16 ) |-> cfg_116 == reg_15 ;endproperty \n property name; @(negedge clk_enable_20) (  rx_13  && sig_10  != cfg_16 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) |-> tx_18 == fsm_16 ;endproperty \n property name; @(negedge clk_enable_20) (  rx_13  && sig_10  != cfg_16 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) &&  (  hw_8  || fsm_3 ) |-> err_11 == err_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_20"
    },
    {
        "Code": "if (  core_10  && rst_14  && rx_9 ) begin \n    cfg_5 = cfg_13;\n    if ( reg_7  != err_13 ) begin\n        fsm_112 <= reg_14;\n    end\n        if ( cfg_8  || clk_112  || fsm_16  || fsm_5 ) begin\n            rx_9 = auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_8) (  core_10  && rst_14  && rx_9 ) |-> cfg_5 == cfg_13 ;endproperty \n property name; @(posedge clk_gen_8) (  core_10  && rst_14  && rx_9 ) &&  (  reg_7  != err_13 ) |-> fsm_112 == reg_14 ;endproperty \n property name; @(posedge clk_gen_8) (  core_10  && rst_14  && rx_9 ) &&  (  reg_7  != err_13 ) &&  (  cfg_8  || clk_112  || fsm_16  || fsm_5 ) |-> rx_9 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_8"
    },
    {
        "Code": "if (  fsm_19  || err_11  || reg_4  != sig_7 ) begin \n    reg_116 <= fsm_4;\n    if ( cfg_10  != rx_8  && data_1  && tx_16 ) begin\n        sig_17 <= auth_6;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            cfg_7 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_7) (  fsm_19  || err_11  || reg_4  != sig_7 ) |-> reg_116 == fsm_4 ;endproperty \n property name; @(negedge ref_clk_7) (  fsm_19  || err_11  || reg_4  != sig_7 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) |-> sig_17 == auth_6 ;endproperty \n property name; @(negedge ref_clk_7) (  fsm_19  || err_11  || reg_4  != sig_7 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> cfg_7 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "if (  hw_4  != reg_20  || cfg_20 ) begin \n    err_16 = reg_16;\n    auth_3 = sig_20;\n    if ( reg_18  || core_1  || data_17  != chip_10 ) begin\n        hw_8 = reg_12;\n        cfg_4 <= core_12;\n    end\n        if ( clk_5  != chip_36  || clk_32 ) begin\n            err_3 <= clk_16;\n            core_3 <= tx_15;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_15) (  hw_4  != reg_20  || cfg_20 ) |-> err_16 == reg_16 && auth_3 == sig_20 ;endproperty \n property name; @(negedge bus_clock_15) (  hw_4  != reg_20  || cfg_20 ) &&  (  reg_18  || core_1  || data_17  != chip_10 ) |-> hw_8 == reg_12 && cfg_4 == core_12 ;endproperty \n property name; @(negedge bus_clock_15) (  hw_4  != reg_20  || cfg_20 ) &&  (  reg_18  || core_1  || data_17  != chip_10 ) &&  (  clk_5  != chip_36  || clk_32 ) |-> err_3 == clk_16 && core_3 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "if (  core_18  != auth_9 ) begin \n    data_178 <= data_18;\n    data_10 = fsm_6;\n    if ( sig_18  && auth_14  || hw_17 ) begin\n        sig_15 = cfg_14;\n        rx_16 = rx_10;\n    end\n        if ( sig_15  && sig_15 ) begin\n            clk_3 <= chip_4;\n            reg_8 = data_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_14) (  core_18  != auth_9 ) |-> data_178 == data_18 && data_10 == fsm_6 ;endproperty \n property name; @(posedge sys_clk_14) (  core_18  != auth_9 ) &&  (  sig_18  && auth_14  || hw_17 ) |-> sig_15 == cfg_14 && rx_16 == rx_10 ;endproperty \n property name; @(posedge sys_clk_14) (  core_18  != auth_9 ) &&  (  sig_18  && auth_14  || hw_17 ) &&  (  sig_15  && sig_15 ) |-> clk_3 == chip_4 && reg_8 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_14"
    },
    {
        "Code": "if (  data_3  != hw_16  || fsm_2  && core_13 ) begin \n    cfg_2 = cfg_10;\n    fsm_12 <= reg_14;\n    auth_11 <= hw_1;\n    if ( tx_15  && reg_13 ) begin\n        fsm_19 = err_12;\n        clk_6 = rx_14;\n        chip_6 <= err_14;\n    end\n        if ( chip_15  && auth_16  || tx_5  || rst_16 ) begin\n            fsm_4 <= sig_2;\n            sig_8 <= cfg_12;\n            reg_1 <= reg_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_13) (  data_3  != hw_16  || fsm_2  && core_13 ) |-> cfg_2 == cfg_10 && fsm_12 == reg_14 && auth_11 == hw_1 ;endproperty \n property name; @(posedge clock_ctrl_13) (  data_3  != hw_16  || fsm_2  && core_13 ) &&  (  tx_15  && reg_13 ) |-> fsm_19 == err_12 && clk_6 == rx_14 && chip_6 == err_14 ;endproperty \n property name; @(posedge clock_ctrl_13) (  data_3  != hw_16  || fsm_2  && core_13 ) &&  (  tx_15  && reg_13 ) &&  (  chip_15  && auth_16  || tx_5  || rst_16 ) |-> fsm_4 == sig_2 && sig_8 == cfg_12 && reg_1 == reg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "if (  clk_20  && reg_15  != reg_8 ) begin \n    data_9 = data_85;\n    if ( hw_20  || cfg_8 ) begin\n        hw_7 = auth_8;\n    end\n        if ( rst_10  || clk_5  && fsm_17  || rx_20 ) begin\n            cfg_20 <= err_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_7) (  clk_20  && reg_15  != reg_8 ) |-> data_9 == data_85 ;endproperty \n property name; @(negedge clk_reset_7) (  clk_20  && reg_15  != reg_8 ) &&  (  hw_20  || cfg_8 ) |-> hw_7 == auth_8 ;endproperty \n property name; @(negedge clk_reset_7) (  clk_20  && reg_15  != reg_8 ) &&  (  hw_20  || cfg_8 ) &&  (  rst_10  || clk_5  && fsm_17  || rx_20 ) |-> cfg_20 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_7"
    },
    {
        "Code": "if (  data_14  && tx_10  && chip_15 ) begin \n    err_6 <= cfg_2;\n    reg_8 = data_14;\n    reg_14 = chip_17;\n    if ( chip_3  != err_113  || hw_10  || chip_8 ) begin\n        rx_12 <= clk_16;\n        fsm_12 <= reg_4;\n        hw_19 <= tx_8;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            err_15 = sig_12;\n            fsm_14 <= fsm_18;\n            clk_6 <= core_1;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_17) (  data_14  && tx_10  && chip_15 ) |-> err_6 == cfg_2 && reg_8 == data_14 && reg_14 == chip_17 ;endproperty \n property name; @(negedge fast_clk_17) (  data_14  && tx_10  && chip_15 ) &&  (  chip_3  != err_113  || hw_10  || chip_8 ) |-> rx_12 == clk_16 && fsm_12 == reg_4 && hw_19 == tx_8 ;endproperty \n property name; @(negedge fast_clk_17) (  data_14  && tx_10  && chip_15 ) &&  (  chip_3  != err_113  || hw_10  || chip_8 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> err_15 == sig_12 && fsm_14 == fsm_18 && clk_6 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_17"
    },
    {
        "Code": "if (  !rst_n ) begin \n    rst_16 = core_13;\n    clk_1 = cfg_18;\n    if ( reg_13  != auth_16  && data_4 ) begin\n        err_19 <= rst_6;\n        core_20 = reg_12;\n    end\n        if ( err_20  && sig_12  && data_4  != rst_12 ) begin\n            rx_8 = tx_13;\n            err_1 = auth_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_8) (  !rst_n ) |-> rst_16 == core_13 && clk_1 == cfg_18 ;endproperty \n property name; @(negedge clk_reset_8) (  !rst_n ) &&  (  reg_13  != auth_16  && data_4 ) |-> err_19 == rst_6 && core_20 == reg_12 ;endproperty \n property name; @(negedge clk_reset_8) (  !rst_n ) &&  (  reg_13  != auth_16  && data_4 ) &&  (  err_20  && sig_12  && data_4  != rst_12 ) |-> rx_8 == tx_13 && err_1 == auth_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_8"
    },
    {
        "Code": "if (  core_2  && fsm_3 ) begin \n    auth_20 = fsm_6;\n    if ( tx_18  || cfg_19  && clk_5  || chip_19 ) begin\n        err_7 <= rx_20;\n    end\n        if ( chip_15  != data_11 ) begin\n            reg_6 <= auth_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_2) (  core_2  && fsm_3 ) |-> auth_20 == fsm_6 ;endproperty \n property name; @(negedge clk_in_2) (  core_2  && fsm_3 ) &&  (  tx_18  || cfg_19  && clk_5  || chip_19 ) |-> err_7 == rx_20 ;endproperty \n property name; @(negedge clk_in_2) (  core_2  && fsm_3 ) &&  (  tx_18  || cfg_19  && clk_5  || chip_19 ) &&  (  chip_15  != data_11 ) |-> reg_6 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "if (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) begin \n    reg_7 <= rst_19;\n    tx_1010 <= data_8;\n    if ( clk_2 ) begin\n        err_15 <= chip_17;\n        rst_11 <= data_12;\n    end\n        if ( data_15 ) begin\n            reg_2 <= auth_12;\n            err_1 = rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_14) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) |-> reg_7 == rst_19 && tx_1010 == data_8 ;endproperty \n property name; @(negedge fast_clk_14) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  clk_2 ) |-> err_15 == chip_17 && rst_11 == data_12 ;endproperty \n property name; @(negedge fast_clk_14) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  clk_2 ) &&  (  data_15 ) |-> reg_2 == auth_12 && err_1 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "if (  clk_5 ) begin \n    data_9 <= clk_15;\n    hw_18 = hw_10;\n    if ( err_8  || rst_20  || clk_45 ) begin\n        tx_115 = core_11;\n        reg_18 = clk_13;\n    end\n        if ( clk_20  && rst_6  && rst_3 ) begin\n            hw_8 <= err_11;\n            cfg_116 <= reg_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_14) (  clk_5 ) |-> data_9 == clk_15 && hw_18 == hw_10 ;endproperty \n property name; @(negedge clock_ctrl_14) (  clk_5 ) &&  (  err_8  || rst_20  || clk_45 ) |-> tx_115 == core_11 && reg_18 == clk_13 ;endproperty \n property name; @(negedge clock_ctrl_14) (  clk_5 ) &&  (  err_8  || rst_20  || clk_45 ) &&  (  clk_20  && rst_6  && rst_3 ) |-> hw_8 == err_11 && cfg_116 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "if (  chip_3  || reg_13  || clk_13  != rst_15 ) begin \n    tx_46 = reg_4;\n    clk_43 = err_5;\n    data_203 <= rx_18;\n    if ( chip_11  || chip_15  && reg_4  && rx_7 ) begin\n        reg_18 = tx_9;\n        auth_114 <= auth_8;\n        rx_1 = data_2;\n    end\n        if ( data_10  || sig_10  != reg_15  || fsm_15 ) begin\n            data_10 = reg_1;\n            fsm_8 <= clk_13;\n            cfg_208 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_15) (  chip_3  || reg_13  || clk_13  != rst_15 ) |-> tx_46 == reg_4 && clk_43 == err_5 && data_203 == rx_18 ;endproperty \n property name; @(negedge clk_in_15) (  chip_3  || reg_13  || clk_13  != rst_15 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) |-> reg_18 == tx_9 && auth_114 == auth_8 && rx_1 == data_2 ;endproperty \n property name; @(negedge clk_in_15) (  chip_3  || reg_13  || clk_13  != rst_15 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) |-> data_10 == reg_1 && fsm_8 == clk_13 && cfg_208 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_15"
    },
    {
        "Code": "if (  data_14 ) begin \n    cfg_15 <= reg_8;\n    fsm_14 = tx_6;\n    auth_20 <= chip_4;\n    if ( hw_13  && reg_14  || core_17 ) begin\n        chip_11 <= chip_1;\n        fsm_26 = cfg_9;\n        core_3 <= cfg_20;\n    end\n        if ( fsm_118 ) begin\n            sig_2 = reg_12;\n            clk_10 = hw_6;\n            cfg_4 <= fsm_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_17) (  data_14 ) |-> cfg_15 == reg_8 && fsm_14 == tx_6 && auth_20 == chip_4 ;endproperty \n property name; @(posedge clk_out_17) (  data_14 ) &&  (  hw_13  && reg_14  || core_17 ) |-> chip_11 == chip_1 && fsm_26 == cfg_9 && core_3 == cfg_20 ;endproperty \n property name; @(posedge clk_out_17) (  data_14 ) &&  (  hw_13  && reg_14  || core_17 ) &&  (  fsm_118 ) |-> sig_2 == reg_12 && clk_10 == hw_6 && cfg_4 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_17"
    },
    {
        "Code": "if (  rx_16 ) begin \n    reg_11 <= reg_9;\n    cfg_208 = reg_16;\n    if ( auth_3  != rst_16  && fsm_16 ) begin\n        chip_1 = rx_14;\n        sig_3 = cfg_19;\n    end\n        if ( rx_12  != core_15  || tx_7  && hw_7 ) begin\n            fsm_114 <= tx_7;\n            hw_18 <= fsm_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_18) (  rx_16 ) |-> reg_11 == reg_9 && cfg_208 == reg_16 ;endproperty \n property name; @(negedge clk_signal_18) (  rx_16 ) &&  (  auth_3  != rst_16  && fsm_16 ) |-> chip_1 == rx_14 && sig_3 == cfg_19 ;endproperty \n property name; @(negedge clk_signal_18) (  rx_16 ) &&  (  auth_3  != rst_16  && fsm_16 ) &&  (  rx_12  != core_15  || tx_7  && hw_7 ) |-> fsm_114 == tx_7 && hw_18 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_18"
    },
    {
        "Code": "if (  tx_12 ) begin \n    hw_2 <= rx_4;\n    reg_118 <= cfg_15;\n    rx_11 = rst_14;\n    if ( auth_6  || rst_1  && auth_9  && hw_8 ) begin\n        core_112 = data_12;\n        chip_6 <= chip_9;\n        rst_138 = err_11;\n    end\n        if ( rst_5  || sig_1  && tx_6 ) begin\n            sig_20 = hw_1;\n            rst_4 <= clk_9;\n            hw_15 <= sig_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_15) (  tx_12 ) |-> hw_2 == rx_4 && reg_118 == cfg_15 && rx_11 == rst_14 ;endproperty \n property name; @(negedge clk_gen_15) (  tx_12 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) |-> core_112 == data_12 && chip_6 == chip_9 && rst_138 == err_11 ;endproperty \n property name; @(negedge clk_gen_15) (  tx_12 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) &&  (  rst_5  || sig_1  && tx_6 ) |-> sig_20 == hw_1 && rst_4 == clk_9 && hw_15 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "if (  clk_19  || tx_9  || tx_19 ) begin \n    tx_2 = reg_12;\n    core_75 <= rx_10;\n    tx_112 = cfg_10;\n    if ( reg_16  && fsm_9  && data_3 ) begin\n        auth_13 = clk_12;\n        sig_172 = fsm_110;\n        chip_16 = core_13;\n    end\n        if ( chip_7  && data_2  && cfg_15  && rx_6 ) begin\n            fsm_2 = data_5;\n            hw_10 = rst_5;\n            chip_20 = rst_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_3) (  clk_19  || tx_9  || tx_19 ) |-> tx_2 == reg_12 && core_75 == rx_10 && tx_112 == cfg_10 ;endproperty \n property name; @(posedge clk_signal_3) (  clk_19  || tx_9  || tx_19 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> auth_13 == clk_12 && sig_172 == fsm_110 && chip_16 == core_13 ;endproperty \n property name; @(posedge clk_signal_3) (  clk_19  || tx_9  || tx_19 ) &&  (  reg_16  && fsm_9  && data_3 ) &&  (  chip_7  && data_2  && cfg_15  && rx_6 ) |-> fsm_2 == data_5 && hw_10 == rst_5 && chip_20 == rst_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_3"
    },
    {
        "Code": "if (  err_16  && chip_6 ) begin \n    tx_8 = tx_15;\n    if ( rx_9  || cfg_8 ) begin\n        clk_118 <= err_4;\n    end\n        if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n            chip_11 <= fsm_9;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_18) (  err_16  && chip_6 ) |-> tx_8 == tx_15 ;endproperty \n property name; @(negedge bus_clock_18) (  err_16  && chip_6 ) &&  (  rx_9  || cfg_8 ) |-> clk_118 == err_4 ;endproperty \n property name; @(negedge bus_clock_18) (  err_16  && chip_6 ) &&  (  rx_9  || cfg_8 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> chip_11 == fsm_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "if (  chip_10  != err_9 ) begin \n    chip_9 <= auth_16;\n    cfg_11 = auth_3;\n    data_2 <= tx_8;\n    if ( err_13  && cfg_20  != hw_1  && chip_4 ) begin\n        hw_10 <= reg_15;\n        reg_58 <= fsm_117;\n        rst_12 <= rx_3;\n    end\n        if ( tx_4  != cfg_17 ) begin\n            auth_114 = err_13;\n            chip_16 <= sig_6;\n            clk_1 <= core_12;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_1) (  chip_10  != err_9 ) |-> chip_9 == auth_16 && cfg_11 == auth_3 && data_2 == tx_8 ;endproperty \n property name; @(posedge async_clk_1) (  chip_10  != err_9 ) &&  (  err_13  && cfg_20  != hw_1  && chip_4 ) |-> hw_10 == reg_15 && reg_58 == fsm_117 && rst_12 == rx_3 ;endproperty \n property name; @(posedge async_clk_1) (  chip_10  != err_9 ) &&  (  err_13  && cfg_20  != hw_1  && chip_4 ) &&  (  tx_4  != cfg_17 ) |-> auth_114 == err_13 && chip_16 == sig_6 && clk_1 == core_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "if (  reg_3  && chip_9  && clk_7  || data_10 ) begin \n    fsm_16 = err_12;\n    if ( data_12  || core_19 ) begin\n        clk_14 = clk_8;\n    end\n        if ( err_13  || tx_15  || cfg_9  && err_8 ) begin\n            hw_16 <= fsm_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_5) (  reg_3  && chip_9  && clk_7  || data_10 ) |-> fsm_16 == err_12 ;endproperty \n property name; @(negedge clk_out_5) (  reg_3  && chip_9  && clk_7  || data_10 ) &&  (  data_12  || core_19 ) |-> clk_14 == clk_8 ;endproperty \n property name; @(negedge clk_out_5) (  reg_3  && chip_9  && clk_7  || data_10 ) &&  (  data_12  || core_19 ) &&  (  err_13  || tx_15  || cfg_9  && err_8 ) |-> hw_16 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_5"
    },
    {
        "Code": "if (  hw_11 ) begin \n    fsm_19 = hw_1;\n    data_116 <= auth_3;\n    cfg_12 = rx_15;\n    if ( tx_5  != chip_19  && err_16 ) begin\n        rx_10 <= cfg_20;\n        fsm_116 <= clk_3;\n        chip_19 = rx_1;\n    end\n        if ( fsm_8  != reg_3  || chip_4  && clk_13 ) begin\n            cfg_5 <= sig_6;\n            hw_196 <= tx_1;\n            tx_16 <= tx_5;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_12) (  hw_11 ) |-> fsm_19 == hw_1 && data_116 == auth_3 && cfg_12 == rx_15 ;endproperty \n property name; @(negedge ref_clk_12) (  hw_11 ) &&  (  tx_5  != chip_19  && err_16 ) |-> rx_10 == cfg_20 && fsm_116 == clk_3 && chip_19 == rx_1 ;endproperty \n property name; @(negedge ref_clk_12) (  hw_11 ) &&  (  tx_5  != chip_19  && err_16 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) |-> cfg_5 == sig_6 && hw_196 == tx_1 && tx_16 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "if (  fsm_7  && auth_19  || tx_17  || err_5 ) begin \n    rx_11 <= reg_12;\n    if ( core_14  && cfg_9  != chip_15 ) begin\n        auth_120 = cfg_3;\n    end\n        if ( reg_13  != auth_12  && data_4 ) begin\n            auth_6 = tx_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_10) (  fsm_7  && auth_19  || tx_17  || err_5 ) |-> rx_11 == reg_12 ;endproperty \n property name; @(posedge clk_osc_10) (  fsm_7  && auth_19  || tx_17  || err_5 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> auth_120 == cfg_3 ;endproperty \n property name; @(posedge clk_osc_10) (  fsm_7  && auth_19  || tx_17  || err_5 ) &&  (  core_14  && cfg_9  != chip_15 ) &&  (  reg_13  != auth_12  && data_4 ) |-> auth_6 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_10"
    },
    {
        "Code": "if (  rx_16 ) begin \n    err_1 <= cfg_20;\n    sig_63 = reg_192;\n    clk_118 <= fsm_3;\n    if ( chip_5  && data_17  || rst_18 ) begin\n        chip_110 = core_17;\n        rx_10 <= err_2;\n        fsm_9 = rst_7;\n    end\n        if ( core_5  != rx_16  || clk_12  || core_6 ) begin\n            clk_27 = core_1;\n            tx_3 <= core_9;\n            fsm_17 <= clk_17;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_20) (  rx_16 ) |-> err_1 == cfg_20 && sig_63 == reg_192 && clk_118 == fsm_3 ;endproperty \n property name; @(negedge fast_clk_20) (  rx_16 ) &&  (  chip_5  && data_17  || rst_18 ) |-> chip_110 == core_17 && rx_10 == err_2 && fsm_9 == rst_7 ;endproperty \n property name; @(negedge fast_clk_20) (  rx_16 ) &&  (  chip_5  && data_17  || rst_18 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) |-> clk_27 == core_1 && tx_3 == core_9 && fsm_17 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "if (  clk_7  != err_7  && hw_8 ) begin \n    rst_7 <= sig_10;\n    rx_5 = tx_16;\n    rx_20 <= chip_7;\n    if ( sig_20  != auth_18 ) begin\n        hw_4 <= rst_20;\n        rst_16 <= sig_16;\n        data_16 = clk_8;\n    end\n        if ( rx_6  || fsm_9 ) begin\n            rst_6 = reg_11;\n            chip_2 = sig_2;\n            auth_5 <= rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_9) (  clk_7  != err_7  && hw_8 ) |-> rst_7 == sig_10 && rx_5 == tx_16 && rx_20 == chip_7 ;endproperty \n property name; @(posedge clk_osc_9) (  clk_7  != err_7  && hw_8 ) &&  (  sig_20  != auth_18 ) |-> hw_4 == rst_20 && rst_16 == sig_16 && data_16 == clk_8 ;endproperty \n property name; @(posedge clk_osc_9) (  clk_7  != err_7  && hw_8 ) &&  (  sig_20  != auth_18 ) &&  (  rx_6  || fsm_9 ) |-> rst_6 == reg_11 && chip_2 == sig_2 && auth_5 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "if (  clk_19  && cfg_19  || cfg_3 ) begin \n    rst_2 = cfg_4;\n    if ( rst_17  != fsm_13  || rx_19  != chip_17 ) begin\n        fsm_8 = rst_4;\n    end\n        if ( rx_8  || tx_4  && core_1  || cfg_10 ) begin\n            core_10 = auth_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_15) (  clk_19  && cfg_19  || cfg_3 ) |-> rst_2 == cfg_4 ;endproperty \n property name; @(negedge clock_ctrl_15) (  clk_19  && cfg_19  || cfg_3 ) &&  (  rst_17  != fsm_13  || rx_19  != chip_17 ) |-> fsm_8 == rst_4 ;endproperty \n property name; @(negedge clock_ctrl_15) (  clk_19  && cfg_19  || cfg_3 ) &&  (  rst_17  != fsm_13  || rx_19  != chip_17 ) &&  (  rx_8  || tx_4  && core_1  || cfg_10 ) |-> core_10 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_15"
    },
    {
        "Code": "if (  hw_10  && sig_16  || cfg_7 ) begin \n    tx_2 = clk_19;\n    if ( chip_152  || data_5 ) begin\n        auth_114 = data_11;\n    end\n        if ( cfg_12  || sig_6  || rst_6 ) begin\n            auth_17 <= fsm_11;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_13) (  hw_10  && sig_16  || cfg_7 ) |-> tx_2 == clk_19 ;endproperty \n property name; @(posedge ref_clk_13) (  hw_10  && sig_16  || cfg_7 ) &&  (  chip_152  || data_5 ) |-> auth_114 == data_11 ;endproperty \n property name; @(posedge ref_clk_13) (  hw_10  && sig_16  || cfg_7 ) &&  (  chip_152  || data_5 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> auth_17 == fsm_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "if (  clk_12  && core_5 ) begin \n    reg_118 <= err_17;\n    if ( tx_2  && fsm_12 ) begin\n        reg_116 = core_1;\n    end\n        if ( core_12 ) begin\n            clk_9 = auth_20;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_19) (  clk_12  && core_5 ) |-> reg_118 == err_17 ;endproperty \n property name; @(negedge async_clk_19) (  clk_12  && core_5 ) &&  (  tx_2  && fsm_12 ) |-> reg_116 == core_1 ;endproperty \n property name; @(negedge async_clk_19) (  clk_12  && core_5 ) &&  (  tx_2  && fsm_12 ) &&  (  core_12 ) |-> clk_9 == auth_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_19"
    },
    {
        "Code": "if (  !rst_n ) begin \n    sig_10 = cfg_5;\n    reg_6 = data_14;\n    if ( rst_16  || core_11  || err_20 ) begin\n        sig_6 <= hw_15;\n        data_4 = auth_17;\n    end\n        if ( fsm_19  && core_6  != data_20  && sig_11 ) begin\n            rx_8 = err_10;\n            sig_11 = tx_5;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_5) (  !rst_n ) |-> sig_10 == cfg_5 && reg_6 == data_14 ;endproperty \n property name; @(posedge clock_div_5) (  !rst_n ) &&  (  rst_16  || core_11  || err_20 ) |-> sig_6 == hw_15 && data_4 == auth_17 ;endproperty \n property name; @(posedge clock_div_5) (  !rst_n ) &&  (  rst_16  || core_11  || err_20 ) &&  (  fsm_19  && core_6  != data_20  && sig_11 ) |-> rx_8 == err_10 && sig_11 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_5"
    },
    {
        "Code": "if (  rx_15  != chip_8  && hw_4 ) begin \n    chip_96 <= rst_3;\n    reg_19 <= rx_6;\n    if ( rst_10  != data_8  || sig_20  != rst_9 ) begin\n        reg_18 <= err_20;\n        chip_9 <= clk_8;\n    end\n        if ( clk_16  && hw_20 ) begin\n            sig_18 <= hw_13;\n            rx_10 <= err_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_12) (  rx_15  != chip_8  && hw_4 ) |-> chip_96 == rst_3 && reg_19 == rx_6 ;endproperty \n property name; @(negedge clk_signal_12) (  rx_15  != chip_8  && hw_4 ) &&  (  rst_10  != data_8  || sig_20  != rst_9 ) |-> reg_18 == err_20 && chip_9 == clk_8 ;endproperty \n property name; @(negedge clk_signal_12) (  rx_15  != chip_8  && hw_4 ) &&  (  rst_10  != data_8  || sig_20  != rst_9 ) &&  (  clk_16  && hw_20 ) |-> sig_18 == hw_13 && rx_10 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "if (  sig_5  && auth_1 ) begin \n    cfg_9 <= chip_17;\n    data_14 = auth_10;\n    data_185 <= cfg_13;\n    if ( cfg_5  || sig_10  != core_9  || rst_9 ) begin\n        rst_120 <= chip_4;\n        cfg_208 = rx_15;\n        data_2 <= chip_1;\n    end\n        if ( reg_190  && hw_190 ) begin\n            chip_15 <= data_12;\n            chip_109 <= sig_6;\n            core_13 <= tx_1;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_3) (  sig_5  && auth_1 ) |-> cfg_9 == chip_17 && data_14 == auth_10 && data_185 == cfg_13 ;endproperty \n property name; @(negedge cpu_clock_3) (  sig_5  && auth_1 ) &&  (  cfg_5  || sig_10  != core_9  || rst_9 ) |-> rst_120 == chip_4 && cfg_208 == rx_15 && data_2 == chip_1 ;endproperty \n property name; @(negedge cpu_clock_3) (  sig_5  && auth_1 ) &&  (  cfg_5  || sig_10  != core_9  || rst_9 ) &&  (  reg_190  && hw_190 ) |-> chip_15 == data_12 && chip_109 == sig_6 && core_13 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "if (  fsm_2 ) begin \n    tx_10 <= core_13;\n    hw_20 = rst_133;\n    if ( core_13 ) begin\n        rst_18 = cfg_15;\n        core_4 = hw_10;\n    end\n        if ( hw_9  || cfg_17 ) begin\n            chip_2 = chip_99;\n            rx_5 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_14) (  fsm_2 ) |-> tx_10 == core_13 && hw_20 == rst_133 ;endproperty \n property name; @(posedge pll_clk_14) (  fsm_2 ) &&  (  core_13 ) |-> rst_18 == cfg_15 && core_4 == hw_10 ;endproperty \n property name; @(posedge pll_clk_14) (  fsm_2 ) &&  (  core_13 ) &&  (  hw_9  || cfg_17 ) |-> chip_2 == chip_99 && rx_5 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_14"
    },
    {
        "Code": "if (  core_6 ) begin \n    rst_15 <= sig_11;\n    if ( core_6 ) begin\n        rst_120 = chip_16;\n    end\n        if ( fsm_2  != tx_13 ) begin\n            tx_46 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_18) (  core_6 ) |-> rst_15 == sig_11 ;endproperty \n property name; @(posedge clk_out_18) (  core_6 ) &&  (  core_6 ) |-> rst_120 == chip_16 ;endproperty \n property name; @(posedge clk_out_18) (  core_6 ) &&  (  core_6 ) &&  (  fsm_2  != tx_13 ) |-> tx_46 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_18"
    },
    {
        "Code": "if (  auth_6 ) begin \n    data_203 <= err_18;\n    reg_10 <= fsm_107;\n    if ( sig_16  != fsm_18  && rst_19 ) begin\n        clk_5 = tx_20;\n        hw_16 = cfg_18;\n    end\n        if ( rst_129  != data_6 ) begin\n            hw_79 <= cfg_9;\n            err_2 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_4) (  auth_6 ) |-> data_203 == err_18 && reg_10 == fsm_107 ;endproperty \n property name; @(negedge clk_enable_4) (  auth_6 ) &&  (  sig_16  != fsm_18  && rst_19 ) |-> clk_5 == tx_20 && hw_16 == cfg_18 ;endproperty \n property name; @(negedge clk_enable_4) (  auth_6 ) &&  (  sig_16  != fsm_18  && rst_19 ) &&  (  rst_129  != data_6 ) |-> hw_79 == cfg_9 && err_2 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "if (  chip_4  && cfg_14  && fsm_18  != chip_20 ) begin \n    data_4 = err_13;\n    rst_9 <= core_6;\n    if ( cfg_10  != rx_8  && data_1  && tx_12 ) begin\n        rx_5 = fsm_12;\n        data_17 <= rst_14;\n    end\n        if ( fsm_3 ) begin\n            chip_110 <= cfg_15;\n            rx_3 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_18) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) |-> data_4 == err_13 && rst_9 == core_6 ;endproperty \n property name; @(negedge clk_out_18) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  cfg_10  != rx_8  && data_1  && tx_12 ) |-> rx_5 == fsm_12 && data_17 == rst_14 ;endproperty \n property name; @(negedge clk_out_18) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  cfg_10  != rx_8  && data_1  && tx_12 ) &&  (  fsm_3 ) |-> chip_110 == cfg_15 && rx_3 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_18"
    },
    {
        "Code": "if (  err_7  != rx_19  || sig_5  || sig_15 ) begin \n    rst_14 = rx_13;\n    if ( data_3  && reg_7  != hw_5 ) begin\n        clk_4 <= sig_8;\n    end\n        if ( rst_2  != err_16 ) begin\n            cfg_19 <= err_16;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_9) (  err_7  != rx_19  || sig_5  || sig_15 ) |-> rst_14 == rx_13 ;endproperty \n property name; @(posedge sys_clk_9) (  err_7  != rx_19  || sig_5  || sig_15 ) &&  (  data_3  && reg_7  != hw_5 ) |-> clk_4 == sig_8 ;endproperty \n property name; @(posedge sys_clk_9) (  err_7  != rx_19  || sig_5  || sig_15 ) &&  (  data_3  && reg_7  != hw_5 ) &&  (  rst_2  != err_16 ) |-> cfg_19 == err_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_9"
    },
    {
        "Code": "if (  data_3  != fsm_8  && rx_10 ) begin \n    err_11 <= reg_5;\n    fsm_14 <= fsm_3;\n    if ( hw_1  || fsm_20  || clk_18 ) begin\n        cfg_105 <= data_15;\n        data_9 = fsm_8;\n    end\n        if ( hw_7  || cfg_8  || cfg_16  && tx_12 ) begin\n            data_2 = rst_20;\n            reg_36 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_17) (  data_3  != fsm_8  && rx_10 ) |-> err_11 == reg_5 && fsm_14 == fsm_3 ;endproperty \n property name; @(negedge clock_source_17) (  data_3  != fsm_8  && rx_10 ) &&  (  hw_1  || fsm_20  || clk_18 ) |-> cfg_105 == data_15 && data_9 == fsm_8 ;endproperty \n property name; @(negedge clock_source_17) (  data_3  != fsm_8  && rx_10 ) &&  (  hw_1  || fsm_20  || clk_18 ) &&  (  hw_7  || cfg_8  || cfg_16  && tx_12 ) |-> data_2 == rst_20 && reg_36 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_17"
    },
    {
        "Code": "if (  rx_1  && chip_7 ) begin \n    reg_11 <= rx_2;\n    chip_10 = hw_8;\n    fsm_10 <= chip_12;\n    if ( err_20  || sig_1717 ) begin\n        clk_4 <= rx_17;\n        err_1 = clk_11;\n        cfg_17 <= clk_11;\n    end\n        if ( clk_16  && sig_12  != hw_15 ) begin\n            rst_12 <= hw_59;\n            clk_118 <= hw_10;\n            tx_13 = core_10;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_4) (  rx_1  && chip_7 ) |-> reg_11 == rx_2 && chip_10 == hw_8 && fsm_10 == chip_12 ;endproperty \n property name; @(posedge mem_clock_4) (  rx_1  && chip_7 ) &&  (  err_20  || sig_1717 ) |-> clk_4 == rx_17 && err_1 == clk_11 && cfg_17 == clk_11 ;endproperty \n property name; @(posedge mem_clock_4) (  rx_1  && chip_7 ) &&  (  err_20  || sig_1717 ) &&  (  clk_16  && sig_12  != hw_15 ) |-> rst_12 == hw_59 && clk_118 == hw_10 && tx_13 == core_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "if (  chip_20 ) begin \n    hw_12 = fsm_8;\n    if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n        cfg_16 <= reg_14;\n    end\n        if ( rst_10  != data_8  || sig_30  != rst_9 ) begin\n            sig_8 = auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_8) (  chip_20 ) |-> hw_12 == fsm_8 ;endproperty \n property name; @(negedge clk_osc_8) (  chip_20 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> cfg_16 == reg_14 ;endproperty \n property name; @(negedge clk_osc_8) (  chip_20 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) &&  (  rst_10  != data_8  || sig_30  != rst_9 ) |-> sig_8 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_8"
    },
    {
        "Code": "if (  auth_13 ) begin \n    err_50 <= hw_15;\n    if ( fsm_12  || rx_6 ) begin\n        cfg_18 = clk_3;\n    end\n        if ( sig_3  != fsm_20  && tx_11  && data_15 ) begin\n            sig_116 = tx_2;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_20) (  auth_13 ) |-> err_50 == hw_15 ;endproperty \n property name; @(posedge core_clock_20) (  auth_13 ) &&  (  fsm_12  || rx_6 ) |-> cfg_18 == clk_3 ;endproperty \n property name; @(posedge core_clock_20) (  auth_13 ) &&  (  fsm_12  || rx_6 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) |-> sig_116 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "if (  sig_8  && rx_9 ) begin \n    cfg_116 = hw_15;\n    fsm_19 = core_16;\n    if ( data_9  != clk_20  || rst_16  != core_18 ) begin\n        cfg_17 <= rst_34;\n        rx_114 <= hw_19;\n    end\n        if ( rx_8  || tx_4  && core_1  || cfg_10 ) begin\n            sig_14 = rst_4;\n            tx_33 <= data_8;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_19) (  sig_8  && rx_9 ) |-> cfg_116 == hw_15 && fsm_19 == core_16 ;endproperty \n property name; @(negedge cpu_clock_19) (  sig_8  && rx_9 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) |-> cfg_17 == rst_34 && rx_114 == hw_19 ;endproperty \n property name; @(negedge cpu_clock_19) (  sig_8  && rx_9 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) &&  (  rx_8  || tx_4  && core_1  || cfg_10 ) |-> sig_14 == rst_4 && tx_33 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_19"
    },
    {
        "Code": "if (  rx_18 ) begin \n    sig_20 <= rx_10;\n    clk_5 = tx_9;\n    reg_2 = reg_8;\n    if ( fsm_14  || rx_1  != core_9 ) begin\n        clk_27 = data_8;\n        data_19 = reg_1;\n        sig_1 = data_5;\n    end\n        if ( clk_4 ) begin\n            auth_204 = hw_9;\n            auth_18 = auth_70;\n            rx_2 = tx_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_13) (  rx_18 ) |-> sig_20 == rx_10 && clk_5 == tx_9 && reg_2 == reg_8 ;endproperty \n property name; @(negedge clk_reset_13) (  rx_18 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> clk_27 == data_8 && data_19 == reg_1 && sig_1 == data_5 ;endproperty \n property name; @(negedge clk_reset_13) (  rx_18 ) &&  (  fsm_14  || rx_1  != core_9 ) &&  (  clk_4 ) |-> auth_204 == hw_9 && auth_18 == auth_70 && rx_2 == tx_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "if (  rst_12 ) begin \n    clk_118 <= fsm_5;\n    rst_10 = tx_7;\n    if ( clk_3  != err_104  || tx_6  != fsm_8 ) begin\n        core_5 <= sig_2;\n        fsm_42 <= core_6;\n    end\n        if ( err_3  != rx_10 ) begin\n            sig_172 = tx_2;\n            auth_4 = rst_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_1) (  rst_12 ) |-> clk_118 == fsm_5 && rst_10 == tx_7 ;endproperty \n property name; @(posedge clk_gen_1) (  rst_12 ) &&  (  clk_3  != err_104  || tx_6  != fsm_8 ) |-> core_5 == sig_2 && fsm_42 == core_6 ;endproperty \n property name; @(posedge clk_gen_1) (  rst_12 ) &&  (  clk_3  != err_104  || tx_6  != fsm_8 ) &&  (  err_3  != rx_10 ) |-> sig_172 == tx_2 && auth_4 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_1"
    },
    {
        "Code": "if (  core_9  || data_17  != cfg_3 ) begin \n    clk_13 <= err_10;\n    rx_20 = tx_5;\n    if ( err_4  && clk_13 ) begin\n        cfg_18 = core_9;\n        core_6 <= reg_4;\n    end\n        if ( tx_10  != rx_3  || hw_14 ) begin\n            chip_10 = hw_8;\n            reg_8 <= err_18;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_1) (  core_9  || data_17  != cfg_3 ) |-> clk_13 == err_10 && rx_20 == tx_5 ;endproperty \n property name; @(posedge pll_clk_1) (  core_9  || data_17  != cfg_3 ) &&  (  err_4  && clk_13 ) |-> cfg_18 == core_9 && core_6 == reg_4 ;endproperty \n property name; @(posedge pll_clk_1) (  core_9  || data_17  != cfg_3 ) &&  (  err_4  && clk_13 ) &&  (  tx_10  != rx_3  || hw_14 ) |-> chip_10 == hw_8 && reg_8 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_1"
    },
    {
        "Code": "if (  core_2 ) begin \n    reg_36 <= core_12;\n    if ( reg_8  || core_13 ) begin\n        core_4 = err_13;\n    end\n        if ( reg_57 ) begin\n            cfg_52 <= chip_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_14) (  core_2 ) |-> reg_36 == core_12 ;endproperty \n property name; @(posedge clk_out_14) (  core_2 ) &&  (  reg_8  || core_13 ) |-> core_4 == err_13 ;endproperty \n property name; @(posedge clk_out_14) (  core_2 ) &&  (  reg_8  || core_13 ) &&  (  reg_57 ) |-> cfg_52 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "if (  chip_1  != sig_2  || tx_11  || rx_17 ) begin \n    err_9 = rx_15;\n    sig_6 <= tx_14;\n    clk_120 = tx_16;\n    if ( clk_1 ) begin\n        core_16 <= core_7;\n        auth_6 <= rx_15;\n        clk_3 <= auth_9;\n    end\n        if ( hw_6  && core_10  != hw_8  && rst_10 ) begin\n            core_11 <= chip_14;\n            rst_5 = reg_19;\n            cfg_7 <= tx_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_13) (  chip_1  != sig_2  || tx_11  || rx_17 ) |-> err_9 == rx_15 && sig_6 == tx_14 && clk_120 == tx_16 ;endproperty \n property name; @(negedge clk_gen_13) (  chip_1  != sig_2  || tx_11  || rx_17 ) &&  (  clk_1 ) |-> core_16 == core_7 && auth_6 == rx_15 && clk_3 == auth_9 ;endproperty \n property name; @(negedge clk_gen_13) (  chip_1  != sig_2  || tx_11  || rx_17 ) &&  (  clk_1 ) &&  (  hw_6  && core_10  != hw_8  && rst_10 ) |-> core_11 == chip_14 && rst_5 == reg_19 && cfg_7 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "if (  err_12 ) begin \n    tx_117 = hw_19;\n    rst_120 = reg_4;\n    rst_18 = reg_12;\n    if ( fsm_20  != core_5  || err_18 ) begin\n        tx_4 <= data_12;\n        err_11 = err_11;\n        chip_14 <= rx_15;\n    end\n        if ( cfg_16  != cfg_15 ) begin\n            err_79 <= rst_7;\n            sig_19 = fsm_15;\n            hw_11 = sig_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_17) (  err_12 ) |-> tx_117 == hw_19 && rst_120 == reg_4 && rst_18 == reg_12 ;endproperty \n property name; @(negedge clk_in_17) (  err_12 ) &&  (  fsm_20  != core_5  || err_18 ) |-> tx_4 == data_12 && err_11 == err_11 && chip_14 == rx_15 ;endproperty \n property name; @(negedge clk_in_17) (  err_12 ) &&  (  fsm_20  != core_5  || err_18 ) &&  (  cfg_16  != cfg_15 ) |-> err_79 == rst_7 && sig_19 == fsm_15 && hw_11 == sig_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_17"
    },
    {
        "Code": "if (  data_9  != hw_11  || fsm_1  || sig_11 ) begin \n    clk_7 <= core_5;\n    if ( reg_2  != hw_1 ) begin\n        rx_3 <= data_11;\n    end\n        if ( data_8  && cfg_6  && clk_13 ) begin\n            fsm_114 = rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_17) (  data_9  != hw_11  || fsm_1  || sig_11 ) |-> clk_7 == core_5 ;endproperty \n property name; @(posedge clk_reset_17) (  data_9  != hw_11  || fsm_1  || sig_11 ) &&  (  reg_2  != hw_1 ) |-> rx_3 == data_11 ;endproperty \n property name; @(posedge clk_reset_17) (  data_9  != hw_11  || fsm_1  || sig_11 ) &&  (  reg_2  != hw_1 ) &&  (  data_8  && cfg_6  && clk_13 ) |-> fsm_114 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "if (  data_6 ) begin \n    fsm_17 = auth_3;\n    auth_8 = tx_2;\n    chip_9 <= core_7;\n    if ( chip_7  && data_2  && cfg_8  && rx_6 ) begin\n        rx_130 <= data_16;\n        clk_4 = rst_10;\n        hw_7 = rx_13;\n    end\n        if ( sig_12  || fsm_13  || auth_10 ) begin\n            rx_10 <= sig_11;\n            auth_4 <= reg_6;\n            cfg_9 = data_15;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_9) (  data_6 ) |-> fsm_17 == auth_3 && auth_8 == tx_2 && chip_9 == core_7 ;endproperty \n property name; @(posedge clock_source_9) (  data_6 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) |-> rx_130 == data_16 && clk_4 == rst_10 && hw_7 == rx_13 ;endproperty \n property name; @(posedge clock_source_9) (  data_6 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) &&  (  sig_12  || fsm_13  || auth_10 ) |-> rx_10 == sig_11 && auth_4 == reg_6 && cfg_9 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_9"
    },
    {
        "Code": "if (  rx_17  != fsm_18  || auth_17 ) begin \n    sig_3 <= reg_15;\n    data_14 = tx_6;\n    err_60 <= err_11;\n    if ( reg_3  != err_26  || rx_9 ) begin\n        err_14 = err_17;\n        reg_1 = chip_18;\n        hw_16 <= auth_15;\n    end\n        if ( err_158  != data_7 ) begin\n            core_9 <= fsm_7;\n            err_50 = clk_15;\n            err_6 = hw_4;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_17) (  rx_17  != fsm_18  || auth_17 ) |-> sig_3 == reg_15 && data_14 == tx_6 && err_60 == err_11 ;endproperty \n property name; @(posedge fast_clk_17) (  rx_17  != fsm_18  || auth_17 ) &&  (  reg_3  != err_26  || rx_9 ) |-> err_14 == err_17 && reg_1 == chip_18 && hw_16 == auth_15 ;endproperty \n property name; @(posedge fast_clk_17) (  rx_17  != fsm_18  || auth_17 ) &&  (  reg_3  != err_26  || rx_9 ) &&  (  err_158  != data_7 ) |-> core_9 == fsm_7 && err_50 == clk_15 && err_6 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_17"
    },
    {
        "Code": "if (  rx_4 ) begin \n    tx_13 <= tx_9;\n    core_9 <= data_6;\n    if ( clk_7 ) begin\n        auth_19 = rx_13;\n        tx_6 = tx_5;\n    end\n        if ( hw_14  && rst_5  && clk_115 ) begin\n            data_15 = tx_19;\n            clk_11 = rx_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_4) (  rx_4 ) |-> tx_13 == tx_9 && core_9 == data_6 ;endproperty \n property name; @(posedge clk_signal_4) (  rx_4 ) &&  (  clk_7 ) |-> auth_19 == rx_13 && tx_6 == tx_5 ;endproperty \n property name; @(posedge clk_signal_4) (  rx_4 ) &&  (  clk_7 ) &&  (  hw_14  && rst_5  && clk_115 ) |-> data_15 == tx_19 && clk_11 == rx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_4"
    },
    {
        "Code": "if (  core_11  && hw_12  && hw_9 ) begin \n    auth_20 = err_11;\n    sig_18 <= clk_14;\n    data_185 = tx_14;\n    if ( fsm_2  && hw_9  && err_56 ) begin\n        cfg_1 <= rst_8;\n        cfg_19 = rx_15;\n        core_9 = rst_19;\n    end\n        if ( clk_3  || rst_113  != hw_10 ) begin\n            auth_16 = sig_15;\n            auth_11 = rst_14;\n            fsm_14 = hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_10) (  core_11  && hw_12  && hw_9 ) |-> auth_20 == err_11 && sig_18 == clk_14 && data_185 == tx_14 ;endproperty \n property name; @(negedge async_clk_10) (  core_11  && hw_12  && hw_9 ) &&  (  fsm_2  && hw_9  && err_56 ) |-> cfg_1 == rst_8 && cfg_19 == rx_15 && core_9 == rst_19 ;endproperty \n property name; @(negedge async_clk_10) (  core_11  && hw_12  && hw_9 ) &&  (  fsm_2  && hw_9  && err_56 ) &&  (  clk_3  || rst_113  != hw_10 ) |-> auth_16 == sig_15 && auth_11 == rst_14 && fsm_14 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_10"
    },
    {
        "Code": "if (  auth_14  != data_17  && sig_14  || clk_12 ) begin \n    err_18 <= fsm_2;\n    clk_11 = rx_13;\n    if ( rx_7  != clk_6  || clk_1  || hw_2 ) begin\n        data_5 = rst_15;\n        hw_8 <= reg_20;\n    end\n        if ( chip_17  != core_9  || sig_3  || core_17 ) begin\n            cfg_183 <= err_10;\n            fsm_16 = chip_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_15) (  auth_14  != data_17  && sig_14  || clk_12 ) |-> err_18 == fsm_2 && clk_11 == rx_13 ;endproperty \n property name; @(negedge clk_osc_15) (  auth_14  != data_17  && sig_14  || clk_12 ) &&  (  rx_7  != clk_6  || clk_1  || hw_2 ) |-> data_5 == rst_15 && hw_8 == reg_20 ;endproperty \n property name; @(negedge clk_osc_15) (  auth_14  != data_17  && sig_14  || clk_12 ) &&  (  rx_7  != clk_6  || clk_1  || hw_2 ) &&  (  chip_17  != core_9  || sig_3  || core_17 ) |-> cfg_183 == err_10 && fsm_16 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "if (  clk_11  || cfg_10 ) begin \n    sig_32 = rx_14;\n    tx_3 <= core_4;\n    rst_1 = rx_18;\n    if ( rst_4  || rst_19 ) begin\n        chip_9 <= core_16;\n        core_75 = clk_11;\n        fsm_116 <= err_13;\n    end\n        if ( fsm_116  != data_9 ) begin\n            clk_43 = sig_6;\n            core_6 <= cfg_19;\n            cfg_4 = data_8;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_9) (  clk_11  || cfg_10 ) |-> sig_32 == rx_14 && tx_3 == core_4 && rst_1 == rx_18 ;endproperty \n property name; @(posedge ref_clk_9) (  clk_11  || cfg_10 ) &&  (  rst_4  || rst_19 ) |-> chip_9 == core_16 && core_75 == clk_11 && fsm_116 == err_13 ;endproperty \n property name; @(posedge ref_clk_9) (  clk_11  || cfg_10 ) &&  (  rst_4  || rst_19 ) &&  (  fsm_116  != data_9 ) |-> clk_43 == sig_6 && core_6 == cfg_19 && cfg_4 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_9"
    },
    {
        "Code": "if (  rst_16  && fsm_14  && auth_9 ) begin \n    err_6 <= hw_9;\n    if ( data_6 ) begin\n        cfg_3 <= tx_15;\n    end\n        if ( tx_15  || tx_10 ) begin\n            reg_36 = data_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  rst_16  && fsm_14  && auth_9 ) |-> err_6 == hw_9 ;endproperty \n property name; @(posedge clock_ctrl_8) (  rst_16  && fsm_14  && auth_9 ) &&  (  data_6 ) |-> cfg_3 == tx_15 ;endproperty \n property name; @(posedge clock_ctrl_8) (  rst_16  && fsm_14  && auth_9 ) &&  (  data_6 ) &&  (  tx_15  || tx_10 ) |-> reg_36 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  sig_10  && fsm_16  && fsm_2 ) begin \n    chip_11 = sig_9;\n    core_37 <= sig_9;\n    if ( fsm_16  != auth_12 ) begin\n        rst_1 <= clk_5;\n        tx_19 <= tx_7;\n    end\n        if ( tx_13  != reg_16  || tx_9 ) begin\n            chip_6 <= cfg_13;\n            sig_4 <= clk_4;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_6) (  sig_10  && fsm_16  && fsm_2 ) |-> chip_11 == sig_9 && core_37 == sig_9 ;endproperty \n property name; @(negedge cpu_clock_6) (  sig_10  && fsm_16  && fsm_2 ) &&  (  fsm_16  != auth_12 ) |-> rst_1 == clk_5 && tx_19 == tx_7 ;endproperty \n property name; @(negedge cpu_clock_6) (  sig_10  && fsm_16  && fsm_2 ) &&  (  fsm_16  != auth_12 ) &&  (  tx_13  != reg_16  || tx_9 ) |-> chip_6 == cfg_13 && sig_4 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "if (  reg_14  || reg_11  || tx_16  && chip_16 ) begin \n    rx_13 = tx_4;\n    if ( cfg_20  != sig_5  && tx_5 ) begin\n        reg_14 = tx_6;\n    end\n        if ( reg_3  != err_26  || rx_9 ) begin\n            sig_9 <= cfg_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_10) (  reg_14  || reg_11  || tx_16  && chip_16 ) |-> rx_13 == tx_4 ;endproperty \n property name; @(negedge clk_osc_10) (  reg_14  || reg_11  || tx_16  && chip_16 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> reg_14 == tx_6 ;endproperty \n property name; @(negedge clk_osc_10) (  reg_14  || reg_11  || tx_16  && chip_16 ) &&  (  cfg_20  != sig_5  && tx_5 ) &&  (  reg_3  != err_26  || rx_9 ) |-> sig_9 == cfg_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "if (  chip_7  != data_11 ) begin \n    hw_196 <= cfg_16;\n    if ( tx_2  || chip_20  && clk_48  || auth_42 ) begin\n        core_2 = sig_12;\n    end\n        if ( cfg_2  != reg_15  || hw_18  || fsm_17 ) begin\n            err_4 = rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_18) (  chip_7  != data_11 ) |-> hw_196 == cfg_16 ;endproperty \n property name; @(posedge pll_clk_18) (  chip_7  != data_11 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) |-> core_2 == sig_12 ;endproperty \n property name; @(posedge pll_clk_18) (  chip_7  != data_11 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_17 ) |-> err_4 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_18"
    },
    {
        "Code": "if (  chip_5  != err_14  || sig_18  && auth_13 ) begin \n    reg_15 = chip_7;\n    clk_20 = tx_7;\n    if ( clk_11  != core_12 ) begin\n        auth_19 = rst_14;\n        core_1 <= reg_12;\n    end\n        if ( rst_10  || clk_3 ) begin\n            err_2 = rx_14;\n            hw_11 <= rst_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_9) (  chip_5  != err_14  || sig_18  && auth_13 ) |-> reg_15 == chip_7 && clk_20 == tx_7 ;endproperty \n property name; @(posedge clk_gen_9) (  chip_5  != err_14  || sig_18  && auth_13 ) &&  (  clk_11  != core_12 ) |-> auth_19 == rst_14 && core_1 == reg_12 ;endproperty \n property name; @(posedge clk_gen_9) (  chip_5  != err_14  || sig_18  && auth_13 ) &&  (  clk_11  != core_12 ) &&  (  rst_10  || clk_3 ) |-> err_2 == rx_14 && hw_11 == rst_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_9"
    },
    {
        "Code": "if (  cfg_16  || reg_19 ) begin \n    reg_12 = data_17;\n    core_15 <= sig_12;\n    reg_11 <= rst_10;\n    if ( auth_20  || core_20  != fsm_13  && reg_11 ) begin\n        rx_6 <= hw_20;\n        rst_2 = fsm_107;\n        err_3 = rst_14;\n    end\n        if ( fsm_5  && chip_85  != clk_7  && cfg_3 ) begin\n            err_11 <= err_2;\n            cfg_13 <= data_3;\n            data_9 = auth_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_7) (  cfg_16  || reg_19 ) |-> reg_12 == data_17 && core_15 == sig_12 && reg_11 == rst_10 ;endproperty \n property name; @(posedge clk_signal_7) (  cfg_16  || reg_19 ) &&  (  auth_20  || core_20  != fsm_13  && reg_11 ) |-> rx_6 == hw_20 && rst_2 == fsm_107 && err_3 == rst_14 ;endproperty \n property name; @(posedge clk_signal_7) (  cfg_16  || reg_19 ) &&  (  auth_20  || core_20  != fsm_13  && reg_11 ) &&  (  fsm_5  && chip_85  != clk_7  && cfg_3 ) |-> err_11 == err_2 && cfg_13 == data_3 && data_9 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "if (  data_6  || auth_18  && fsm_2 ) begin \n    tx_15 <= hw_20;\n    if ( err_20  && sig_12  && data_4  != rst_12 ) begin\n        err_17 = rx_15;\n    end\n        if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n            clk_3 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_15) (  data_6  || auth_18  && fsm_2 ) |-> tx_15 == hw_20 ;endproperty \n property name; @(posedge core_clock_15) (  data_6  || auth_18  && fsm_2 ) &&  (  err_20  && sig_12  && data_4  != rst_12 ) |-> err_17 == rx_15 ;endproperty \n property name; @(posedge core_clock_15) (  data_6  || auth_18  && fsm_2 ) &&  (  err_20  && sig_12  && data_4  != rst_12 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> clk_3 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "if (  auth_7  || cfg_7  != rst_2 ) begin \n    auth_5 = rst_8;\n    if ( reg_19  || tx_196 ) begin\n        clk_11 <= auth_20;\n    end\n        if ( data_16  && sig_8  != err_10  || data_3 ) begin\n            data_15 <= clk_13;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_13) (  auth_7  || cfg_7  != rst_2 ) |-> auth_5 == rst_8 ;endproperty \n property name; @(posedge clock_ctrl_13) (  auth_7  || cfg_7  != rst_2 ) &&  (  reg_19  || tx_196 ) |-> clk_11 == auth_20 ;endproperty \n property name; @(posedge clock_ctrl_13) (  auth_7  || cfg_7  != rst_2 ) &&  (  reg_19  || tx_196 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) |-> data_15 == clk_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "if (  tx_10  != tx_7 ) begin \n    sig_7 <= core_7;\n    clk_5 = cfg_18;\n    if ( data_4 ) begin\n        chip_109 <= cfg_12;\n        hw_19 = tx_7;\n    end\n        if ( rx_12  != rst_8  && fsm_18 ) begin\n            cfg_18 = tx_15;\n            clk_43 <= fsm_110;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_14) (  tx_10  != tx_7 ) |-> sig_7 == core_7 && clk_5 == cfg_18 ;endproperty \n property name; @(negedge clock_source_14) (  tx_10  != tx_7 ) &&  (  data_4 ) |-> chip_109 == cfg_12 && hw_19 == tx_7 ;endproperty \n property name; @(negedge clock_source_14) (  tx_10  != tx_7 ) &&  (  data_4 ) &&  (  rx_12  != rst_8  && fsm_18 ) |-> cfg_18 == tx_15 && clk_43 == fsm_110 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_14"
    },
    {
        "Code": "if (  sig_7  || sig_17  || data_10  && fsm_12 ) begin \n    auth_120 <= chip_7;\n    fsm_16 = rx_15;\n    err_11 <= data_7;\n    if ( reg_13  || cfg_17 ) begin\n        clk_13 <= tx_6;\n        data_17 = reg_12;\n        reg_12 = reg_4;\n    end\n        if ( reg_7  != cfg_18  && rst_9  && chip_7 ) begin\n            cfg_1 <= clk_13;\n            tx_5 <= chip_1;\n            sig_11 = hw_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_10) (  sig_7  || sig_17  || data_10  && fsm_12 ) |-> auth_120 == chip_7 && fsm_16 == rx_15 && err_11 == data_7 ;endproperty \n property name; @(negedge clk_in_10) (  sig_7  || sig_17  || data_10  && fsm_12 ) &&  (  reg_13  || cfg_17 ) |-> clk_13 == tx_6 && data_17 == reg_12 && reg_12 == reg_4 ;endproperty \n property name; @(negedge clk_in_10) (  sig_7  || sig_17  || data_10  && fsm_12 ) &&  (  reg_13  || cfg_17 ) &&  (  reg_7  != cfg_18  && rst_9  && chip_7 ) |-> cfg_1 == clk_13 && tx_5 == chip_1 && sig_11 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_10"
    },
    {
        "Code": "if (  hw_7  || err_15 ) begin \n    rst_10 = auth_50;\n    reg_12 = sig_5;\n    if ( reg_8  || tx_13 ) begin\n        cfg_13 = sig_20;\n        sig_19 = clk_15;\n    end\n        if ( sig_14  || rst_15  || data_3  && tx_12 ) begin\n            rx_3 = clk_17;\n            data_6 = fsm_20;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_12) (  hw_7  || err_15 ) |-> rst_10 == auth_50 && reg_12 == sig_5 ;endproperty \n property name; @(posedge bus_clock_12) (  hw_7  || err_15 ) &&  (  reg_8  || tx_13 ) |-> cfg_13 == sig_20 && sig_19 == clk_15 ;endproperty \n property name; @(posedge bus_clock_12) (  hw_7  || err_15 ) &&  (  reg_8  || tx_13 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) |-> rx_3 == clk_17 && data_6 == fsm_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_12"
    },
    {
        "Code": "if (  rx_6  != cfg_12 ) begin \n    rst_19 = sig_1;\n    sig_19 <= reg_8;\n    if ( auth_13  && err_5  && clk_6 ) begin\n        clk_19 <= reg_1;\n        sig_4 = tx_5;\n    end\n        if ( err_20  && err_20 ) begin\n            reg_173 <= cfg_7;\n            core_5 <= core_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_3) (  rx_6  != cfg_12 ) |-> rst_19 == sig_1 && sig_19 == reg_8 ;endproperty \n property name; @(posedge clk_enable_3) (  rx_6  != cfg_12 ) &&  (  auth_13  && err_5  && clk_6 ) |-> clk_19 == reg_1 && sig_4 == tx_5 ;endproperty \n property name; @(posedge clk_enable_3) (  rx_6  != cfg_12 ) &&  (  auth_13  && err_5  && clk_6 ) &&  (  err_20  && err_20 ) |-> reg_173 == cfg_7 && core_5 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "if (  chip_16 ) begin \n    tx_10 = chip_12;\n    if ( rst_19  != rx_1 ) begin\n        auth_2 = err_8;\n    end\n        if ( err_19  != core_1  || tx_5  != err_5 ) begin\n            clk_20 = auth_11;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_8) (  chip_16 ) |-> tx_10 == chip_12 ;endproperty \n property name; @(posedge bus_clock_8) (  chip_16 ) &&  (  rst_19  != rx_1 ) |-> auth_2 == err_8 ;endproperty \n property name; @(posedge bus_clock_8) (  chip_16 ) &&  (  rst_19  != rx_1 ) &&  (  err_19  != core_1  || tx_5  != err_5 ) |-> clk_20 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "if (  core_14 ) begin \n    cfg_12 <= rx_18;\n    err_17 <= err_9;\n    if ( fsm_20  != core_5  || err_18 ) begin\n        core_4 = err_14;\n        tx_16 <= sig_12;\n    end\n        if ( tx_7  || fsm_15  || err_19 ) begin\n            sig_8 = clk_7;\n            reg_6 = tx_6;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_1) (  core_14 ) |-> cfg_12 == rx_18 && err_17 == err_9 ;endproperty \n property name; @(negedge mem_clock_1) (  core_14 ) &&  (  fsm_20  != core_5  || err_18 ) |-> core_4 == err_14 && tx_16 == sig_12 ;endproperty \n property name; @(negedge mem_clock_1) (  core_14 ) &&  (  fsm_20  != core_5  || err_18 ) &&  (  tx_7  || fsm_15  || err_19 ) |-> sig_8 == clk_7 && reg_6 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_1"
    },
    {
        "Code": "if (  err_17  != clk_7  && data_16 ) begin \n    rst_12 <= data_12;\n    if ( err_11  && tx_11  || data_8  != rst_14 ) begin\n        fsm_3 <= reg_14;\n    end\n        if ( rst_10  || clk_14  && fsm_4  || rx_20 ) begin\n            core_8 <= cfg_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_8) (  err_17  != clk_7  && data_16 ) |-> rst_12 == data_12 ;endproperty \n property name; @(negedge async_clk_8) (  err_17  != clk_7  && data_16 ) &&  (  err_11  && tx_11  || data_8  != rst_14 ) |-> fsm_3 == reg_14 ;endproperty \n property name; @(negedge async_clk_8) (  err_17  != clk_7  && data_16 ) &&  (  err_11  && tx_11  || data_8  != rst_14 ) &&  (  rst_10  || clk_14  && fsm_4  || rx_20 ) |-> core_8 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "if (  cfg_5  != sig_1 ) begin \n    err_9 <= chip_17;\n    auth_204 = rst_16;\n    reg_36 = err_11;\n    if ( reg_13  != auth_16  && data_4 ) begin\n        tx_17 = core_14;\n        cfg_183 <= chip_188;\n        auth_17 <= chip_10;\n    end\n        if ( err_5  != chip_6  || rx_8 ) begin\n            clk_62 = auth_20;\n            hw_11 <= clk_9;\n            clk_17 = cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_12) (  cfg_5  != sig_1 ) |-> err_9 == chip_17 && auth_204 == rst_16 && reg_36 == err_11 ;endproperty \n property name; @(posedge clk_in_12) (  cfg_5  != sig_1 ) &&  (  reg_13  != auth_16  && data_4 ) |-> tx_17 == core_14 && cfg_183 == chip_188 && auth_17 == chip_10 ;endproperty \n property name; @(posedge clk_in_12) (  cfg_5  != sig_1 ) &&  (  reg_13  != auth_16  && data_4 ) &&  (  err_5  != chip_6  || rx_8 ) |-> clk_62 == auth_20 && hw_11 == clk_9 && clk_17 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "if (  err_4  || rst_1  != tx_5  && rst_18 ) begin \n    auth_8 <= fsm_8;\n    if ( rst_1  && hw_10  && rx_7 ) begin\n        fsm_16 = rst_19;\n    end\n        if ( hw_19  && rx_16  != err_14  || err_12 ) begin\n            sig_7 <= reg_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_1) (  err_4  || rst_1  != tx_5  && rst_18 ) |-> auth_8 == fsm_8 ;endproperty \n property name; @(posedge clk_enable_1) (  err_4  || rst_1  != tx_5  && rst_18 ) &&  (  rst_1  && hw_10  && rx_7 ) |-> fsm_16 == rst_19 ;endproperty \n property name; @(posedge clk_enable_1) (  err_4  || rst_1  != tx_5  && rst_18 ) &&  (  rst_1  && hw_10  && rx_7 ) &&  (  hw_19  && rx_16  != err_14  || err_12 ) |-> sig_7 == reg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_1"
    },
    {
        "Code": "if (  sig_15  || rst_12  || reg_19  != cfg_17 ) begin \n    chip_110 <= tx_6;\n    hw_19 = fsm_2;\n    if ( clk_16  && sig_12  != hw_15 ) begin\n        cfg_19 = rx_15;\n        reg_19 <= rx_2;\n    end\n        if ( sig_15  != rx_2  || reg_17  != data_11 ) begin\n            reg_5 <= chip_20;\n            tx_1010 <= data_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_18) (  sig_15  || rst_12  || reg_19  != cfg_17 ) |-> chip_110 == tx_6 && hw_19 == fsm_2 ;endproperty \n property name; @(negedge clk_reset_18) (  sig_15  || rst_12  || reg_19  != cfg_17 ) &&  (  clk_16  && sig_12  != hw_15 ) |-> cfg_19 == rx_15 && reg_19 == rx_2 ;endproperty \n property name; @(negedge clk_reset_18) (  sig_15  || rst_12  || reg_19  != cfg_17 ) &&  (  clk_16  && sig_12  != hw_15 ) &&  (  sig_15  != rx_2  || reg_17  != data_11 ) |-> reg_5 == chip_20 && tx_1010 == data_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "if (  cfg_1 ) begin \n    tx_3 = sig_11;\n    reg_115 <= fsm_2;\n    if ( clk_18  != auth_14  || rx_8  && core_9 ) begin\n        auth_4 <= cfg_8;\n        tx_5 <= reg_20;\n    end\n        if ( data_8  != auth_1  || fsm_6  && err_11 ) begin\n            clk_20 = clk_7;\n            core_14 <= data_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_16) (  cfg_1 ) |-> tx_3 == sig_11 && reg_115 == fsm_2 ;endproperty \n property name; @(negedge clk_osc_16) (  cfg_1 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) |-> auth_4 == cfg_8 && tx_5 == reg_20 ;endproperty \n property name; @(negedge clk_osc_16) (  cfg_1 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) &&  (  data_8  != auth_1  || fsm_6  && err_11 ) |-> clk_20 == clk_7 && core_14 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "if (  hw_11 ) begin \n    cfg_18 = clk_3;\n    if ( data_3  || clk_12 ) begin\n        rx_19 = hw_15;\n    end\n        if ( clk_3  || hw_5  || err_11  && fsm_4 ) begin\n            tx_3 = sig_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_11) (  hw_11 ) |-> cfg_18 == clk_3 ;endproperty \n property name; @(posedge clk_reset_11) (  hw_11 ) &&  (  data_3  || clk_12 ) |-> rx_19 == hw_15 ;endproperty \n property name; @(posedge clk_reset_11) (  hw_11 ) &&  (  data_3  || clk_12 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) |-> tx_3 == sig_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_11"
    },
    {
        "Code": "if (  chip_11  != rx_4  && auth_20  && fsm_10 ) begin \n    rst_120 <= reg_4;\n    if ( fsm_5  && chip_15  != clk_7  && cfg_3 ) begin\n        fsm_17 = rst_5;\n    end\n        if ( fsm_16  && hw_4  != err_12 ) begin\n            err_6 = sig_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_12) (  chip_11  != rx_4  && auth_20  && fsm_10 ) |-> rst_120 == reg_4 ;endproperty \n property name; @(negedge clk_out_12) (  chip_11  != rx_4  && auth_20  && fsm_10 ) &&  (  fsm_5  && chip_15  != clk_7  && cfg_3 ) |-> fsm_17 == rst_5 ;endproperty \n property name; @(negedge clk_out_12) (  chip_11  != rx_4  && auth_20  && fsm_10 ) &&  (  fsm_5  && chip_15  != clk_7  && cfg_3 ) &&  (  fsm_16  && hw_4  != err_12 ) |-> err_6 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_12"
    },
    {
        "Code": "if (  cfg_17  && err_9 ) begin \n    fsm_6 <= chip_14;\n    if ( chip_7  && data_2  && cfg_8  && rx_6 ) begin\n        sig_2 = chip_1;\n    end\n        if ( sig_3  != data_13  && rx_20  && rx_4 ) begin\n            reg_20 = chip_13;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_19) (  cfg_17  && err_9 ) |-> fsm_6 == chip_14 ;endproperty \n property name; @(negedge clk_in_19) (  cfg_17  && err_9 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) |-> sig_2 == chip_1 ;endproperty \n property name; @(negedge clk_in_19) (  cfg_17  && err_9 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) &&  (  sig_3  != data_13  && rx_20  && rx_4 ) |-> reg_20 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "if (  clk_19  != clk_14  && tx_18  || hw_20 ) begin \n    rx_114 = data_15;\n    if ( core_19 ) begin\n        data_185 <= rx_13;\n    end\n        if ( chip_18 ) begin\n            err_1 = tx_2;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_12) (  clk_19  != clk_14  && tx_18  || hw_20 ) |-> rx_114 == data_15 ;endproperty \n property name; @(negedge cpu_clock_12) (  clk_19  != clk_14  && tx_18  || hw_20 ) &&  (  core_19 ) |-> data_185 == rx_13 ;endproperty \n property name; @(negedge cpu_clock_12) (  clk_19  != clk_14  && tx_18  || hw_20 ) &&  (  core_19 ) &&  (  chip_18 ) |-> err_1 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_12"
    },
    {
        "Code": "if (  clk_12 ) begin \n    rx_4 <= err_16;\n    reg_10 <= sig_19;\n    cfg_10 = auth_15;\n    if ( rx_7  && cfg_17 ) begin\n        reg_6 = err_4;\n        fsm_14 = clk_9;\n        reg_12 <= hw_14;\n    end\n        if ( cfg_10  != rx_8  && data_1  && tx_12 ) begin\n            clk_17 <= cfg_4;\n            rst_9 = sig_14;\n            core_75 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_17) (  clk_12 ) |-> rx_4 == err_16 && reg_10 == sig_19 && cfg_10 == auth_15 ;endproperty \n property name; @(posedge clk_reset_17) (  clk_12 ) &&  (  rx_7  && cfg_17 ) |-> reg_6 == err_4 && fsm_14 == clk_9 && reg_12 == hw_14 ;endproperty \n property name; @(posedge clk_reset_17) (  clk_12 ) &&  (  rx_7  && cfg_17 ) &&  (  cfg_10  != rx_8  && data_1  && tx_12 ) |-> clk_17 == cfg_4 && rst_9 == sig_14 && core_75 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "if (  auth_17  != reg_1  || hw_2  != core_8 ) begin \n    core_4 <= clk_14;\n    if ( hw_12  && cfg_18 ) begin\n        chip_13 = chip_15;\n    end\n        if ( rx_1  != chip_9  && hw_19 ) begin\n            err_15 = core_13;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_17) (  auth_17  != reg_1  || hw_2  != core_8 ) |-> core_4 == clk_14 ;endproperty \n property name; @(posedge ref_clk_17) (  auth_17  != reg_1  || hw_2  != core_8 ) &&  (  hw_12  && cfg_18 ) |-> chip_13 == chip_15 ;endproperty \n property name; @(posedge ref_clk_17) (  auth_17  != reg_1  || hw_2  != core_8 ) &&  (  hw_12  && cfg_18 ) &&  (  rx_1  != chip_9  && hw_19 ) |-> err_15 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_17"
    },
    {
        "Code": "if (  tx_16  != reg_16 ) begin \n    fsm_9 = cfg_12;\n    fsm_15 = cfg_15;\n    if ( chip_17 ) begin\n        clk_120 <= reg_8;\n        rx_11 <= err_17;\n    end\n        if ( auth_18  && auth_17 ) begin\n            err_14 = fsm_19;\n            err_6 = hw_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_7) (  tx_16  != reg_16 ) |-> fsm_9 == cfg_12 && fsm_15 == cfg_15 ;endproperty \n property name; @(negedge clk_out_7) (  tx_16  != reg_16 ) &&  (  chip_17 ) |-> clk_120 == reg_8 && rx_11 == err_17 ;endproperty \n property name; @(negedge clk_out_7) (  tx_16  != reg_16 ) &&  (  chip_17 ) &&  (  auth_18  && auth_17 ) |-> err_14 == fsm_19 && err_6 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_7"
    },
    {
        "Code": "if (  rx_8  && fsm_3  || hw_2  && rst_7 ) begin \n    core_75 <= rst_10;\n    clk_118 = clk_16;\n    tx_2 = cfg_15;\n    if ( sig_15  && sig_15 ) begin\n        core_37 <= chip_7;\n        data_17 <= reg_4;\n        core_1 <= data_3;\n    end\n        if ( clk_1  || err_1  || chip_10 ) begin\n            tx_16 <= err_17;\n            rst_14 = err_18;\n            hw_17 <= data_12;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_17) (  rx_8  && fsm_3  || hw_2  && rst_7 ) |-> core_75 == rst_10 && clk_118 == clk_16 && tx_2 == cfg_15 ;endproperty \n property name; @(negedge fast_clk_17) (  rx_8  && fsm_3  || hw_2  && rst_7 ) &&  (  sig_15  && sig_15 ) |-> core_37 == chip_7 && data_17 == reg_4 && core_1 == data_3 ;endproperty \n property name; @(negedge fast_clk_17) (  rx_8  && fsm_3  || hw_2  && rst_7 ) &&  (  sig_15  && sig_15 ) &&  (  clk_1  || err_1  || chip_10 ) |-> tx_16 == err_17 && rst_14 == err_18 && hw_17 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_17"
    },
    {
        "Code": "if (  data_3  != err_16  && rst_1 ) begin \n    sig_172 <= tx_18;\n    sig_1 = rst_20;\n    tx_19 <= clk_2;\n    if ( cfg_6  != reg_10 ) begin\n        fsm_17 <= auth_7;\n        data_4 = core_113;\n        core_3 = fsm_5;\n    end\n        if ( rst_10  && auth_13  && sig_18  || fsm_3 ) begin\n            cfg_4 = rst_6;\n            rst_138 = err_12;\n            hw_38 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_20) (  data_3  != err_16  && rst_1 ) |-> sig_172 == tx_18 && sig_1 == rst_20 && tx_19 == clk_2 ;endproperty \n property name; @(posedge cpu_clock_20) (  data_3  != err_16  && rst_1 ) &&  (  cfg_6  != reg_10 ) |-> fsm_17 == auth_7 && data_4 == core_113 && core_3 == fsm_5 ;endproperty \n property name; @(posedge cpu_clock_20) (  data_3  != err_16  && rst_1 ) &&  (  cfg_6  != reg_10 ) &&  (  rst_10  && auth_13  && sig_18  || fsm_3 ) |-> cfg_4 == rst_6 && rst_138 == err_12 && hw_38 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_20"
    },
    {
        "Code": "if (  cfg_19  != data_7  || rst_20 ) begin \n    chip_11 = sig_12;\n    rst_5 = core_9;\n    if ( rst_2 ) begin\n        core_7 = auth_12;\n        rst_16 <= core_19;\n    end\n        if ( rst_10  || clk_3 ) begin\n            data_203 <= sig_2;\n            rst_9 = cfg_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_9) (  cfg_19  != data_7  || rst_20 ) |-> chip_11 == sig_12 && rst_5 == core_9 ;endproperty \n property name; @(posedge clk_osc_9) (  cfg_19  != data_7  || rst_20 ) &&  (  rst_2 ) |-> core_7 == auth_12 && rst_16 == core_19 ;endproperty \n property name; @(posedge clk_osc_9) (  cfg_19  != data_7  || rst_20 ) &&  (  rst_2 ) &&  (  rst_10  || clk_3 ) |-> data_203 == sig_2 && rst_9 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "if (  core_9 ) begin \n    core_5 = hw_14;\n    err_79 <= chip_12;\n    core_7 = sig_19;\n    if ( hw_12  && hw_7  && sig_4 ) begin\n        tx_15 = clk_1;\n        cfg_3 = tx_18;\n        tx_115 <= rst_6;\n    end\n        if ( core_15  != data_11  || reg_16 ) begin\n            err_15 <= err_10;\n            rx_11 = chip_3;\n            fsm_6 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_11) (  core_9 ) |-> core_5 == hw_14 && err_79 == chip_12 && core_7 == sig_19 ;endproperty \n property name; @(negedge async_clk_11) (  core_9 ) &&  (  hw_12  && hw_7  && sig_4 ) |-> tx_15 == clk_1 && cfg_3 == tx_18 && tx_115 == rst_6 ;endproperty \n property name; @(negedge async_clk_11) (  core_9 ) &&  (  hw_12  && hw_7  && sig_4 ) &&  (  core_15  != data_11  || reg_16 ) |-> err_15 == err_10 && rx_11 == chip_3 && fsm_6 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "if (  hw_3  != cfg_14 ) begin \n    reg_116 = rx_18;\n    clk_3 = data_6;\n    clk_17 <= sig_8;\n    if ( rx_12  != rst_8  && fsm_18 ) begin\n        chip_4 = rst_10;\n        data_10 = clk_14;\n        auth_18 = reg_11;\n    end\n        if ( cfg_20  != fsm_8 ) begin\n            auth_5 = core_7;\n            reg_115 = clk_1;\n            clk_6 <= core_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_5) (  hw_3  != cfg_14 ) |-> reg_116 == rx_18 && clk_3 == data_6 && clk_17 == sig_8 ;endproperty \n property name; @(posedge clk_enable_5) (  hw_3  != cfg_14 ) &&  (  rx_12  != rst_8  && fsm_18 ) |-> chip_4 == rst_10 && data_10 == clk_14 && auth_18 == reg_11 ;endproperty \n property name; @(posedge clk_enable_5) (  hw_3  != cfg_14 ) &&  (  rx_12  != rst_8  && fsm_18 ) &&  (  cfg_20  != fsm_8 ) |-> auth_5 == core_7 && reg_115 == clk_1 && clk_6 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "if (  core_15  || rst_13 ) begin \n    rst_19 = err_17;\n    fsm_3 <= hw_12;\n    if ( auth_19  != fsm_20  || core_10  || chip_19 ) begin\n        rx_8 = reg_9;\n        auth_120 = cfg_4;\n    end\n        if ( rst_14  != chip_1 ) begin\n            chip_110 <= cfg_7;\n            chip_17 <= tx_9;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_13) (  core_15  || rst_13 ) |-> rst_19 == err_17 && fsm_3 == hw_12 ;endproperty \n property name; @(negedge async_clk_13) (  core_15  || rst_13 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) |-> rx_8 == reg_9 && auth_120 == cfg_4 ;endproperty \n property name; @(negedge async_clk_13) (  core_15  || rst_13 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) &&  (  rst_14  != chip_1 ) |-> chip_110 == cfg_7 && chip_17 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "if (  clk_16  != err_11  && cfg_17 ) begin \n    tx_13 <= err_1;\n    if ( rst_6  != data_11  || core_2 ) begin\n        err_1 <= sig_6;\n    end\n        if ( rst_4  && reg_10 ) begin\n            auth_16 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_14) (  clk_16  != err_11  && cfg_17 ) |-> tx_13 == err_1 ;endproperty \n property name; @(negedge core_clock_14) (  clk_16  != err_11  && cfg_17 ) &&  (  rst_6  != data_11  || core_2 ) |-> err_1 == sig_6 ;endproperty \n property name; @(negedge core_clock_14) (  clk_16  != err_11  && cfg_17 ) &&  (  rst_6  != data_11  || core_2 ) &&  (  rst_4  && reg_10 ) |-> auth_16 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "if (  sig_9  != err_2  || chip_13 ) begin \n    data_13 = tx_16;\n    cfg_4 = rst_6;\n    if ( reg_19  || auth_19 ) begin\n        chip_12 <= tx_8;\n        cfg_16 = core_11;\n    end\n        if ( err_2  && data_5  && rst_18 ) begin\n            reg_20 <= clk_7;\n            cfg_19 <= rx_1;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_4) (  sig_9  != err_2  || chip_13 ) |-> data_13 == tx_16 && cfg_4 == rst_6 ;endproperty \n property name; @(negedge pll_clk_4) (  sig_9  != err_2  || chip_13 ) &&  (  reg_19  || auth_19 ) |-> chip_12 == tx_8 && cfg_16 == core_11 ;endproperty \n property name; @(negedge pll_clk_4) (  sig_9  != err_2  || chip_13 ) &&  (  reg_19  || auth_19 ) &&  (  err_2  && data_5  && rst_18 ) |-> reg_20 == clk_7 && cfg_19 == rx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_4"
    },
    {
        "Code": "if (  clk_9  || hw_2  != rst_13 ) begin \n    data_16 = chip_3;\n    if ( data_9  || hw_15  || reg_13  && core_5 ) begin\n        chip_15 = data_7;\n    end\n        if ( core_167  && hw_5  && tx_168  != sig_3 ) begin\n            tx_17 = core_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_2) (  clk_9  || hw_2  != rst_13 ) |-> data_16 == chip_3 ;endproperty \n property name; @(negedge clk_osc_2) (  clk_9  || hw_2  != rst_13 ) &&  (  data_9  || hw_15  || reg_13  && core_5 ) |-> chip_15 == data_7 ;endproperty \n property name; @(negedge clk_osc_2) (  clk_9  || hw_2  != rst_13 ) &&  (  data_9  || hw_15  || reg_13  && core_5 ) &&  (  core_167  && hw_5  && tx_168  != sig_3 ) |-> tx_17 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "if (  data_12  || auth_8  != hw_12  || chip_10 ) begin \n    hw_4 <= auth_17;\n    data_11 = err_17;\n    if ( chip_120  && clk_5  != hw_16 ) begin\n        chip_17 = chip_3;\n        fsm_11 <= err_5;\n    end\n        if ( cfg_53  != clk_55  && chip_5  && data_55 ) begin\n            core_5 <= auth_2;\n            sig_149 <= err_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_14) (  data_12  || auth_8  != hw_12  || chip_10 ) |-> hw_4 == auth_17 && data_11 == err_17 ;endproperty \n property name; @(posedge clk_reset_14) (  data_12  || auth_8  != hw_12  || chip_10 ) &&  (  chip_120  && clk_5  != hw_16 ) |-> chip_17 == chip_3 && fsm_11 == err_5 ;endproperty \n property name; @(posedge clk_reset_14) (  data_12  || auth_8  != hw_12  || chip_10 ) &&  (  chip_120  && clk_5  != hw_16 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) |-> core_5 == auth_2 && sig_149 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "if (  hw_6  != reg_12  && reg_7 ) begin \n    clk_15 <= fsm_8;\n    sig_116 = reg_4;\n    sig_20 <= sig_12;\n    if ( rst_19 ) begin\n        clk_27 <= data_11;\n        cfg_20 <= data_15;\n        data_11 = clk_3;\n    end\n        if ( hw_13  && hw_7  && sig_4 ) begin\n            hw_20 <= clk_5;\n            rx_9 <= cfg_13;\n            tx_46 = auth_2;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_9) (  hw_6  != reg_12  && reg_7 ) |-> clk_15 == fsm_8 && sig_116 == reg_4 && sig_20 == sig_12 ;endproperty \n property name; @(posedge mem_clock_9) (  hw_6  != reg_12  && reg_7 ) &&  (  rst_19 ) |-> clk_27 == data_11 && cfg_20 == data_15 && data_11 == clk_3 ;endproperty \n property name; @(posedge mem_clock_9) (  hw_6  != reg_12  && reg_7 ) &&  (  rst_19 ) &&  (  hw_13  && hw_7  && sig_4 ) |-> hw_20 == clk_5 && rx_9 == cfg_13 && tx_46 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "if (  fsm_5 ) begin \n    hw_19 = err_11;\n    rx_130 <= data_15;\n    if ( hw_13  || data_113  && core_9 ) begin\n        data_14 = rst_19;\n        reg_36 <= auth_2;\n    end\n        if ( tx_7  || fsm_15  || err_19 ) begin\n            data_13 <= auth_20;\n            rst_16 <= core_11;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_19) (  fsm_5 ) |-> hw_19 == err_11 && rx_130 == data_15 ;endproperty \n property name; @(posedge mem_clock_19) (  fsm_5 ) &&  (  hw_13  || data_113  && core_9 ) |-> data_14 == rst_19 && reg_36 == auth_2 ;endproperty \n property name; @(posedge mem_clock_19) (  fsm_5 ) &&  (  hw_13  || data_113  && core_9 ) &&  (  tx_7  || fsm_15  || err_19 ) |-> data_13 == auth_20 && rst_16 == core_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_19"
    },
    {
        "Code": "if (  rx_2  || fsm_18 ) begin \n    sig_116 <= cfg_15;\n    if ( chip_11  || chip_7  && reg_8  || clk_10 ) begin\n        reg_10 = sig_5;\n    end\n        if ( core_14 ) begin\n            core_6 <= data_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_14) (  rx_2  || fsm_18 ) |-> sig_116 == cfg_15 ;endproperty \n property name; @(posedge clk_enable_14) (  rx_2  || fsm_18 ) &&  (  chip_11  || chip_7  && reg_8  || clk_10 ) |-> reg_10 == sig_5 ;endproperty \n property name; @(posedge clk_enable_14) (  rx_2  || fsm_18 ) &&  (  chip_11  || chip_7  && reg_8  || clk_10 ) &&  (  core_14 ) |-> core_6 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_14"
    },
    {
        "Code": "if (  auth_14  || clk_1 ) begin \n    data_3 <= rx_4;\n    if ( fsm_15  || tx_5  || reg_3 ) begin\n        reg_5 = chip_15;\n    end\n        if ( core_6  != data_20  || auth_13 ) begin\n            data_203 <= data_11;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_17) (  auth_14  || clk_1 ) |-> data_3 == rx_4 ;endproperty \n property name; @(posedge ref_clk_17) (  auth_14  || clk_1 ) &&  (  fsm_15  || tx_5  || reg_3 ) |-> reg_5 == chip_15 ;endproperty \n property name; @(posedge ref_clk_17) (  auth_14  || clk_1 ) &&  (  fsm_15  || tx_5  || reg_3 ) &&  (  core_6  != data_20  || auth_13 ) |-> data_203 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_17"
    },
    {
        "Code": "if (  rx_10  && chip_4  != sig_11  || fsm_9 ) begin \n    rx_1 <= data_11;\n    if ( rst_10  != data_8  || sig_30  != rst_9 ) begin\n        fsm_100 <= hw_18;\n    end\n        if ( hw_11  != cfg_14  || chip_10  && sig_8 ) begin\n            clk_120 = sig_11;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_20) (  rx_10  && chip_4  != sig_11  || fsm_9 ) |-> rx_1 == data_11 ;endproperty \n property name; @(negedge pll_clk_20) (  rx_10  && chip_4  != sig_11  || fsm_9 ) &&  (  rst_10  != data_8  || sig_30  != rst_9 ) |-> fsm_100 == hw_18 ;endproperty \n property name; @(negedge pll_clk_20) (  rx_10  && chip_4  != sig_11  || fsm_9 ) &&  (  rst_10  != data_8  || sig_30  != rst_9 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) |-> clk_120 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "if (  rst_17  != tx_10  || sig_6 ) begin \n    core_4 <= auth_9;\n    fsm_100 <= fsm_15;\n    core_75 <= rst_15;\n    if ( core_5  != cfg_78 ) begin\n        rst_15 = data_19;\n        fsm_16 <= cfg_13;\n        core_5 <= sig_2;\n    end\n        if ( fsm_20  != core_5  || err_18 ) begin\n            data_9 = tx_20;\n            rx_5 <= chip_6;\n            rst_14 <= tx_4;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_20) (  rst_17  != tx_10  || sig_6 ) |-> core_4 == auth_9 && fsm_100 == fsm_15 && core_75 == rst_15 ;endproperty \n property name; @(posedge ref_clk_20) (  rst_17  != tx_10  || sig_6 ) &&  (  core_5  != cfg_78 ) |-> rst_15 == data_19 && fsm_16 == cfg_13 && core_5 == sig_2 ;endproperty \n property name; @(posedge ref_clk_20) (  rst_17  != tx_10  || sig_6 ) &&  (  core_5  != cfg_78 ) &&  (  fsm_20  != core_5  || err_18 ) |-> data_9 == tx_20 && rx_5 == chip_6 && rst_14 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "if (  chip_5  != core_14  && chip_18 ) begin \n    data_6 = cfg_19;\n    chip_6 = chip_115;\n    if ( chip_2  != auth_10  && auth_17 ) begin\n        reg_8 <= err_190;\n        hw_16 = rst_20;\n    end\n        if ( err_7  || hw_16 ) begin\n            tx_11 <= rst_7;\n            sig_5 <= auth_17;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_13) (  chip_5  != core_14  && chip_18 ) |-> data_6 == cfg_19 && chip_6 == chip_115 ;endproperty \n property name; @(negedge ref_clk_13) (  chip_5  != core_14  && chip_18 ) &&  (  chip_2  != auth_10  && auth_17 ) |-> reg_8 == err_190 && hw_16 == rst_20 ;endproperty \n property name; @(negedge ref_clk_13) (  chip_5  != core_14  && chip_18 ) &&  (  chip_2  != auth_10  && auth_17 ) &&  (  err_7  || hw_16 ) |-> tx_11 == rst_7 && sig_5 == auth_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_13"
    },
    {
        "Code": "if (  auth_3  && auth_4 ) begin \n    err_9 = chip_15;\n    data_9 = sig_14;\n    if ( chip_17  && data_11  || auth_5  != core_10 ) begin\n        core_147 <= err_13;\n        fsm_5 = chip_9;\n    end\n        if ( reg_19  || auth_8 ) begin\n            tx_5 <= rst_5;\n            core_75 <= core_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_13) (  auth_3  && auth_4 ) |-> err_9 == chip_15 && data_9 == sig_14 ;endproperty \n property name; @(negedge pll_clk_13) (  auth_3  && auth_4 ) &&  (  chip_17  && data_11  || auth_5  != core_10 ) |-> core_147 == err_13 && fsm_5 == chip_9 ;endproperty \n property name; @(negedge pll_clk_13) (  auth_3  && auth_4 ) &&  (  chip_17  && data_11  || auth_5  != core_10 ) &&  (  reg_19  || auth_8 ) |-> tx_5 == rst_5 && core_75 == core_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "if (  auth_18  && err_5  && core_3  || clk_20 ) begin \n    fsm_15 <= cfg_8;\n    rx_8 <= hw_15;\n    rst_14 = clk_3;\n    if ( err_6  || clk_17 ) begin\n        data_16 <= fsm_18;\n        reg_36 <= tx_8;\n        cfg_20 <= reg_2;\n    end\n        if ( rx_1  || clk_10  && data_19 ) begin\n            chip_16 <= fsm_8;\n            hw_12 <= fsm_10;\n            hw_13 = tx_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_5) (  auth_18  && err_5  && core_3  || clk_20 ) |-> fsm_15 == cfg_8 && rx_8 == hw_15 && rst_14 == clk_3 ;endproperty \n property name; @(posedge clk_in_5) (  auth_18  && err_5  && core_3  || clk_20 ) &&  (  err_6  || clk_17 ) |-> data_16 == fsm_18 && reg_36 == tx_8 && cfg_20 == reg_2 ;endproperty \n property name; @(posedge clk_in_5) (  auth_18  && err_5  && core_3  || clk_20 ) &&  (  err_6  || clk_17 ) &&  (  rx_1  || clk_10  && data_19 ) |-> chip_16 == fsm_8 && hw_12 == fsm_10 && hw_13 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "if (  cfg_14  != fsm_9  || chip_1 ) begin \n    err_60 = clk_5;\n    hw_19 = auth_6;\n    tx_117 = sig_19;\n    if ( hw_7 ) begin\n        data_116 = tx_1;\n        reg_2 <= clk_16;\n        rst_6 <= err_12;\n    end\n        if ( auth_12  && cfg_3  && reg_6  != hw_10 ) begin\n            sig_63 = err_9;\n            chip_1 = fsm_19;\n            clk_19 <= tx_1;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_18) (  cfg_14  != fsm_9  || chip_1 ) |-> err_60 == clk_5 && hw_19 == auth_6 && tx_117 == sig_19 ;endproperty \n property name; @(posedge ref_clk_18) (  cfg_14  != fsm_9  || chip_1 ) &&  (  hw_7 ) |-> data_116 == tx_1 && reg_2 == clk_16 && rst_6 == err_12 ;endproperty \n property name; @(posedge ref_clk_18) (  cfg_14  != fsm_9  || chip_1 ) &&  (  hw_7 ) &&  (  auth_12  && cfg_3  && reg_6  != hw_10 ) |-> sig_63 == err_9 && chip_1 == fsm_19 && clk_19 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_18"
    },
    {
        "Code": "if (  reg_20  || hw_16 ) begin \n    rst_9 <= hw_18;\n    reg_8 <= hw_6;\n    sig_149 = err_17;\n    if ( clk_3  || rst_113  != hw_10 ) begin\n        reg_7 <= data_5;\n        core_17 = rst_13;\n        chip_4 <= sig_12;\n    end\n        if ( core_115  || tx_16  || auth_7 ) begin\n            auth_117 <= reg_9;\n            sig_32 = hw_10;\n            clk_1 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_7) (  reg_20  || hw_16 ) |-> rst_9 == hw_18 && reg_8 == hw_6 && sig_149 == err_17 ;endproperty \n property name; @(negedge clk_osc_7) (  reg_20  || hw_16 ) &&  (  clk_3  || rst_113  != hw_10 ) |-> reg_7 == data_5 && core_17 == rst_13 && chip_4 == sig_12 ;endproperty \n property name; @(negedge clk_osc_7) (  reg_20  || hw_16 ) &&  (  clk_3  || rst_113  != hw_10 ) &&  (  core_115  || tx_16  || auth_7 ) |-> auth_117 == reg_9 && sig_32 == hw_10 && clk_1 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "if (  core_17 ) begin \n    rx_125 = data_4;\n    rst_116 = fsm_20;\n    if ( clk_20 ) begin\n        chip_109 = reg_7;\n        reg_14 <= tx_6;\n    end\n        if ( fsm_16  && hw_9 ) begin\n            hw_38 <= sig_20;\n            tx_27 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_16) (  core_17 ) |-> rx_125 == data_4 && rst_116 == fsm_20 ;endproperty \n property name; @(negedge sys_clk_16) (  core_17 ) &&  (  clk_20 ) |-> chip_109 == reg_7 && reg_14 == tx_6 ;endproperty \n property name; @(negedge sys_clk_16) (  core_17 ) &&  (  clk_20 ) &&  (  fsm_16  && hw_9 ) |-> hw_38 == sig_20 && tx_27 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_16"
    },
    {
        "Code": "if (  reg_13  && sig_17 ) begin \n    err_6 = err_12;\n    if ( reg_13  || auth_19 ) begin\n        rst_14 <= chip_99;\n    end\n        if ( rst_3  != clk_33  || fsm_37  || hw_32 ) begin\n            core_16 = reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_20) (  reg_13  && sig_17 ) |-> err_6 == err_12 ;endproperty \n property name; @(negedge bus_clock_20) (  reg_13  && sig_17 ) &&  (  reg_13  || auth_19 ) |-> rst_14 == chip_99 ;endproperty \n property name; @(negedge bus_clock_20) (  reg_13  && sig_17 ) &&  (  reg_13  || auth_19 ) &&  (  rst_3  != clk_33  || fsm_37  || hw_32 ) |-> core_16 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_20"
    },
    {
        "Code": "if (  cfg_16  || chip_20  || clk_10 ) begin \n    reg_5 <= hw_1;\n    chip_19 <= sig_6;\n    if ( fsm_120 ) begin\n        hw_15 = reg_10;\n        rst_18 = core_7;\n    end\n        if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n            reg_4 = rst_20;\n            chip_6 = reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_7) (  cfg_16  || chip_20  || clk_10 ) |-> reg_5 == hw_1 && chip_19 == sig_6 ;endproperty \n property name; @(posedge clk_in_7) (  cfg_16  || chip_20  || clk_10 ) &&  (  fsm_120 ) |-> hw_15 == reg_10 && rst_18 == core_7 ;endproperty \n property name; @(posedge clk_in_7) (  cfg_16  || chip_20  || clk_10 ) &&  (  fsm_120 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> reg_4 == rst_20 && chip_6 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "if (  rst_18  && reg_16 ) begin \n    core_118 = hw_20;\n    core_6 <= auth_19;\n    cfg_116 = rx_6;\n    if ( fsm_5  || fsm_1 ) begin\n        rst_15 <= rst_8;\n        core_112 <= clk_7;\n        reg_14 <= auth_11;\n    end\n        if ( core_1  != data_11  || reg_16 ) begin\n            chip_15 = rst_19;\n            cfg_9 <= chip_12;\n            clk_13 = rst_16;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_10) (  rst_18  && reg_16 ) |-> core_118 == hw_20 && core_6 == auth_19 && cfg_116 == rx_6 ;endproperty \n property name; @(posedge ref_clk_10) (  rst_18  && reg_16 ) &&  (  fsm_5  || fsm_1 ) |-> rst_15 == rst_8 && core_112 == clk_7 && reg_14 == auth_11 ;endproperty \n property name; @(posedge ref_clk_10) (  rst_18  && reg_16 ) &&  (  fsm_5  || fsm_1 ) &&  (  core_1  != data_11  || reg_16 ) |-> chip_15 == rst_19 && cfg_9 == chip_12 && clk_13 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "if (  auth_1  != auth_6 ) begin \n    fsm_5 <= auth_7;\n    if ( hw_1  || tx_17  && rx_90 ) begin\n        sig_15 = fsm_2;\n    end\n        if ( hw_15  || fsm_8 ) begin\n            core_10 <= hw_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_7) (  auth_1  != auth_6 ) |-> fsm_5 == auth_7 ;endproperty \n property name; @(posedge clk_in_7) (  auth_1  != auth_6 ) &&  (  hw_1  || tx_17  && rx_90 ) |-> sig_15 == fsm_2 ;endproperty \n property name; @(posedge clk_in_7) (  auth_1  != auth_6 ) &&  (  hw_1  || tx_17  && rx_90 ) &&  (  hw_15  || fsm_8 ) |-> core_10 == hw_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "if (  tx_8  || core_9  != reg_2  || chip_16 ) begin \n    auth_16 <= data_6;\n    data_1 = hw_5;\n    rx_9 = rx_10;\n    if ( rst_19  && err_1  && tx_5  || hw_5 ) begin\n        auth_3 = sig_11;\n        auth_1 <= hw_1;\n        auth_13 <= cfg_11;\n    end\n        if ( hw_18  != fsm_15  || reg_20  && chip_8 ) begin\n            chip_16 <= auth_2;\n            rx_5 <= cfg_5;\n            hw_14 <= tx_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_20) (  tx_8  || core_9  != reg_2  || chip_16 ) |-> auth_16 == data_6 && data_1 == hw_5 && rx_9 == rx_10 ;endproperty \n property name; @(posedge clk_gen_20) (  tx_8  || core_9  != reg_2  || chip_16 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) |-> auth_3 == sig_11 && auth_1 == hw_1 && auth_13 == cfg_11 ;endproperty \n property name; @(posedge clk_gen_20) (  tx_8  || core_9  != reg_2  || chip_16 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) &&  (  hw_18  != fsm_15  || reg_20  && chip_8 ) |-> chip_16 == auth_2 && rx_5 == cfg_5 && hw_14 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "if (  auth_18  && auth_2 ) begin \n    sig_15 = data_8;\n    rx_125 = tx_15;\n    fsm_8 <= core_6;\n    if ( hw_8  || fsm_3 ) begin\n        hw_18 <= chip_15;\n        reg_9 = rst_4;\n        auth_3 = reg_18;\n    end\n        if ( reg_7  != fsm_4  || sig_20  != err_2 ) begin\n            fsm_42 <= reg_12;\n            cfg_76 <= err_12;\n            cfg_15 = data_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_15) (  auth_18  && auth_2 ) |-> sig_15 == data_8 && rx_125 == tx_15 && fsm_8 == core_6 ;endproperty \n property name; @(negedge clk_out_15) (  auth_18  && auth_2 ) &&  (  hw_8  || fsm_3 ) |-> hw_18 == chip_15 && reg_9 == rst_4 && auth_3 == reg_18 ;endproperty \n property name; @(negedge clk_out_15) (  auth_18  && auth_2 ) &&  (  hw_8  || fsm_3 ) &&  (  reg_7  != fsm_4  || sig_20  != err_2 ) |-> fsm_42 == reg_12 && cfg_76 == err_12 && cfg_15 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "if (  data_16  && reg_14  || reg_16  != rx_18 ) begin \n    tx_12 = rst_1;\n    if ( tx_18  || auth_6 ) begin\n        hw_79 <= rst_12;\n    end\n        if ( cfg_12  || sig_6  || rst_6 ) begin\n            fsm_12 <= auth_5;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_4) (  data_16  && reg_14  || reg_16  != rx_18 ) |-> tx_12 == rst_1 ;endproperty \n property name; @(negedge main_clk_4) (  data_16  && reg_14  || reg_16  != rx_18 ) &&  (  tx_18  || auth_6 ) |-> hw_79 == rst_12 ;endproperty \n property name; @(negedge main_clk_4) (  data_16  && reg_14  || reg_16  != rx_18 ) &&  (  tx_18  || auth_6 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> fsm_12 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "if (  rx_3  || fsm_13  != rst_3 ) begin \n    cfg_18 = tx_9;\n    sig_7 <= hw_10;\n    if ( core_9 ) begin\n        rx_2 <= hw_8;\n        auth_8 <= core_17;\n    end\n        if ( auth_3 ) begin\n            reg_9 = rst_4;\n            fsm_20 = reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_20) (  rx_3  || fsm_13  != rst_3 ) |-> cfg_18 == tx_9 && sig_7 == hw_10 ;endproperty \n property name; @(posedge async_clk_20) (  rx_3  || fsm_13  != rst_3 ) &&  (  core_9 ) |-> rx_2 == hw_8 && auth_8 == core_17 ;endproperty \n property name; @(posedge async_clk_20) (  rx_3  || fsm_13  != rst_3 ) &&  (  core_9 ) &&  (  auth_3 ) |-> reg_9 == rst_4 && fsm_20 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "if (  !core_7 ) begin \n    clk_18 <= rst_19;\n    reg_17 <= auth_5;\n    if ( rst_3  != core_13  || tx_10 ) begin\n        chip_15 = rx_12;\n        reg_58 <= tx_12;\n    end\n        if ( err_5  || reg_16 ) begin\n            cfg_18 = rx_10;\n            chip_9 = hw_19;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_11) (  !core_7 ) |-> clk_18 == rst_19 && reg_17 == auth_5 ;endproperty \n property name; @(posedge pll_clk_11) (  !core_7 ) &&  (  rst_3  != core_13  || tx_10 ) |-> chip_15 == rx_12 && reg_58 == tx_12 ;endproperty \n property name; @(posedge pll_clk_11) (  !core_7 ) &&  (  rst_3  != core_13  || tx_10 ) &&  (  err_5  || reg_16 ) |-> cfg_18 == rx_10 && chip_9 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_11"
    },
    {
        "Code": "if (  rx_16  != rx_12  || data_5  || fsm_12 ) begin \n    rx_125 = data_11;\n    if ( data_7  != tx_19  || auth_3 ) begin\n        cfg_12 <= reg_19;\n    end\n        if ( rx_18 ) begin\n            err_6 = sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_2) (  rx_16  != rx_12  || data_5  || fsm_12 ) |-> rx_125 == data_11 ;endproperty \n property name; @(posedge clk_signal_2) (  rx_16  != rx_12  || data_5  || fsm_12 ) &&  (  data_7  != tx_19  || auth_3 ) |-> cfg_12 == reg_19 ;endproperty \n property name; @(posedge clk_signal_2) (  rx_16  != rx_12  || data_5  || fsm_12 ) &&  (  data_7  != tx_19  || auth_3 ) &&  (  rx_18 ) |-> err_6 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "if (  core_19  != core_14  || core_3 ) begin \n    tx_4 <= rx_17;\n    core_14 = err_13;\n    reg_7 <= sig_14;\n    if ( tx_16  != rx_40 ) begin\n        reg_13 <= err_15;\n        core_15 <= err_6;\n        chip_14 <= data_8;\n    end\n        if ( clk_119 ) begin\n            auth_11 <= reg_7;\n            data_185 <= core_1;\n            auth_2 = auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_15) (  core_19  != core_14  || core_3 ) |-> tx_4 == rx_17 && core_14 == err_13 && reg_7 == sig_14 ;endproperty \n property name; @(negedge core_clock_15) (  core_19  != core_14  || core_3 ) &&  (  tx_16  != rx_40 ) |-> reg_13 == err_15 && core_15 == err_6 && chip_14 == data_8 ;endproperty \n property name; @(negedge core_clock_15) (  core_19  != core_14  || core_3 ) &&  (  tx_16  != rx_40 ) &&  (  clk_119 ) |-> auth_11 == reg_7 && data_185 == core_1 && auth_2 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "if (  sig_4  != core_16 ) begin \n    err_15 = rst_14;\n    err_12 <= err_4;\n    if ( hw_6  && core_10  != hw_8  && rst_10 ) begin\n        auth_204 <= sig_12;\n        data_203 <= tx_8;\n    end\n        if ( tx_4  != cfg_17 ) begin\n            reg_8 <= chip_7;\n            reg_15 = hw_5;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_9) (  sig_4  != core_16 ) |-> err_15 == rst_14 && err_12 == err_4 ;endproperty \n property name; @(negedge bus_clock_9) (  sig_4  != core_16 ) &&  (  hw_6  && core_10  != hw_8  && rst_10 ) |-> auth_204 == sig_12 && data_203 == tx_8 ;endproperty \n property name; @(negedge bus_clock_9) (  sig_4  != core_16 ) &&  (  hw_6  && core_10  != hw_8  && rst_10 ) &&  (  tx_4  != cfg_17 ) |-> reg_8 == chip_7 && reg_15 == hw_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_9"
    },
    {
        "Code": "if (  reg_14  != chip_12  && core_18 ) begin \n    hw_6 = core_10;\n    sig_8 <= clk_7;\n    tx_13 = auth_9;\n    if ( err_15  || hw_11  != cfg_12  && tx_7 ) begin\n        sig_15 <= core_4;\n        data_178 <= tx_8;\n        data_1 = err_9;\n    end\n        if ( tx_5 ) begin\n            clk_1 <= fsm_5;\n            hw_79 <= hw_8;\n            core_11 <= chip_4;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_7) (  reg_14  != chip_12  && core_18 ) |-> hw_6 == core_10 && sig_8 == clk_7 && tx_13 == auth_9 ;endproperty \n property name; @(negedge bus_clock_7) (  reg_14  != chip_12  && core_18 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) |-> sig_15 == core_4 && data_178 == tx_8 && data_1 == err_9 ;endproperty \n property name; @(negedge bus_clock_7) (  reg_14  != chip_12  && core_18 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) &&  (  tx_5 ) |-> clk_1 == fsm_5 && hw_79 == hw_8 && core_11 == chip_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "if (  cfg_11  || err_11  || core_4 ) begin \n    auth_2 = err_1;\n    chip_13 = err_14;\n    auth_117 <= fsm_5;\n    if ( core_17  && hw_5  && tx_18  != sig_1 ) begin\n        rst_12 = reg_12;\n        reg_7 <= fsm_10;\n        clk_5 <= data_6;\n    end\n        if ( rx_20  && fsm_12  && reg_16  != sig_15 ) begin\n            auth_11 <= hw_8;\n            hw_16 = rst_6;\n            clk_43 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_3) (  cfg_11  || err_11  || core_4 ) |-> auth_2 == err_1 && chip_13 == err_14 && auth_117 == fsm_5 ;endproperty \n property name; @(negedge clock_ctrl_3) (  cfg_11  || err_11  || core_4 ) &&  (  core_17  && hw_5  && tx_18  != sig_1 ) |-> rst_12 == reg_12 && reg_7 == fsm_10 && clk_5 == data_6 ;endproperty \n property name; @(negedge clock_ctrl_3) (  cfg_11  || err_11  || core_4 ) &&  (  core_17  && hw_5  && tx_18  != sig_1 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) |-> auth_11 == hw_8 && hw_16 == rst_6 && clk_43 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_3"
    },
    {
        "Code": "if (  rx_12  != cfg_18  || clk_2 ) begin \n    clk_11 = rst_12;\n    fsm_3 <= data_4;\n    rst_14 <= err_8;\n    if ( err_2  && clk_10  != tx_20  && auth_15 ) begin\n        cfg_18 <= rst_13;\n        data_10 = fsm_15;\n        tx_5 = sig_16;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n            auth_14 = sig_2;\n            rst_19 <= clk_2;\n            rx_5 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_15) (  rx_12  != cfg_18  || clk_2 ) |-> clk_11 == rst_12 && fsm_3 == data_4 && rst_14 == err_8 ;endproperty \n property name; @(posedge core_clock_15) (  rx_12  != cfg_18  || clk_2 ) &&  (  err_2  && clk_10  != tx_20  && auth_15 ) |-> cfg_18 == rst_13 && data_10 == fsm_15 && tx_5 == sig_16 ;endproperty \n property name; @(posedge core_clock_15) (  rx_12  != cfg_18  || clk_2 ) &&  (  err_2  && clk_10  != tx_20  && auth_15 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> auth_14 == sig_2 && rst_19 == clk_2 && rx_5 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "if (  rst_14  || reg_6  || reg_11 ) begin \n    data_1 <= cfg_17;\n    if ( hw_112  || fsm_8 ) begin\n        sig_4 <= chip_1;\n    end\n        if ( rst_18  != core_9  && data_17 ) begin\n            core_19 <= rst_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_9) (  rst_14  || reg_6  || reg_11 ) |-> data_1 == cfg_17 ;endproperty \n property name; @(negedge clk_gen_9) (  rst_14  || reg_6  || reg_11 ) &&  (  hw_112  || fsm_8 ) |-> sig_4 == chip_1 ;endproperty \n property name; @(negedge clk_gen_9) (  rst_14  || reg_6  || reg_11 ) &&  (  hw_112  || fsm_8 ) &&  (  rst_18  != core_9  && data_17 ) |-> core_19 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "if (  !auth_4 ) begin \n    clk_27 = rst_5;\n    core_6 = tx_6;\n    if ( core_3 ) begin\n        clk_12 = chip_9;\n        auth_20 = rst_14;\n    end\n        if ( err_2 ) begin\n            rx_2 <= auth_9;\n            cfg_15 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_2) (  !auth_4 ) |-> clk_27 == rst_5 && core_6 == tx_6 ;endproperty \n property name; @(negedge clk_gen_2) (  !auth_4 ) &&  (  core_3 ) |-> clk_12 == chip_9 && auth_20 == rst_14 ;endproperty \n property name; @(negedge clk_gen_2) (  !auth_4 ) &&  (  core_3 ) &&  (  err_2 ) |-> rx_2 == auth_9 && cfg_15 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "if (  tx_17  && chip_14  || rst_7  || fsm_8 ) begin \n    reg_116 = fsm_8;\n    rst_20 = sig_14;\n    clk_14 = core_7;\n    if ( sig_1  && data_4  && rx_3 ) begin\n        core_2 <= cfg_7;\n        data_13 <= rst_11;\n        err_7 <= cfg_5;\n    end\n        if ( sig_5 ) begin\n            tx_117 <= reg_83;\n            cfg_6 = chip_3;\n            sig_4 <= err_4;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_17) (  tx_17  && chip_14  || rst_7  || fsm_8 ) |-> reg_116 == fsm_8 && rst_20 == sig_14 && clk_14 == core_7 ;endproperty \n property name; @(negedge bus_clock_17) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  sig_1  && data_4  && rx_3 ) |-> core_2 == cfg_7 && data_13 == rst_11 && err_7 == cfg_5 ;endproperty \n property name; @(negedge bus_clock_17) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  sig_1  && data_4  && rx_3 ) &&  (  sig_5 ) |-> tx_117 == reg_83 && cfg_6 == chip_3 && sig_4 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "if (  auth_11  || auth_17 ) begin \n    reg_10 <= cfg_12;\n    sig_1 = hw_15;\n    if ( tx_4  != cfg_17 ) begin\n        chip_17 = rst_4;\n        rst_16 = rst_3;\n    end\n        if ( err_16  && fsm_5  != cfg_8  && chip_160 ) begin\n            sig_8 = cfg_1;\n            chip_96 = reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_11) (  auth_11  || auth_17 ) |-> reg_10 == cfg_12 && sig_1 == hw_15 ;endproperty \n property name; @(posedge main_clk_11) (  auth_11  || auth_17 ) &&  (  tx_4  != cfg_17 ) |-> chip_17 == rst_4 && rst_16 == rst_3 ;endproperty \n property name; @(posedge main_clk_11) (  auth_11  || auth_17 ) &&  (  tx_4  != cfg_17 ) &&  (  err_16  && fsm_5  != cfg_8  && chip_160 ) |-> sig_8 == cfg_1 && chip_96 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_11"
    },
    {
        "Code": "if (  auth_7  && rst_17 ) begin \n    reg_115 = core_6;\n    data_4 <= rst_12;\n    rst_4 = tx_7;\n    if ( data_11  && tx_17  != clk_19 ) begin\n        auth_2 <= auth_1010;\n        auth_19 = err_5;\n        auth_18 = reg_16;\n    end\n        if ( chip_3  || chip_17 ) begin\n            err_1 = data_17;\n            fsm_42 <= cfg_19;\n            chip_7 = reg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_4) (  auth_7  && rst_17 ) |-> reg_115 == core_6 && data_4 == rst_12 && rst_4 == tx_7 ;endproperty \n property name; @(posedge clk_gen_4) (  auth_7  && rst_17 ) &&  (  data_11  && tx_17  != clk_19 ) |-> auth_2 == auth_1010 && auth_19 == err_5 && auth_18 == reg_16 ;endproperty \n property name; @(posedge clk_gen_4) (  auth_7  && rst_17 ) &&  (  data_11  && tx_17  != clk_19 ) &&  (  chip_3  || chip_17 ) |-> err_1 == data_17 && fsm_42 == cfg_19 && chip_7 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_4"
    },
    {
        "Code": "if (  sig_9  != reg_20  && fsm_7  || cfg_2 ) begin \n    rst_8 = sig_11;\n    hw_17 = chip_119;\n    cfg_116 <= fsm_2;\n    if ( sig_14  || rst_17  || data_18  && tx_12 ) begin\n        err_15 = chip_17;\n        rx_19 <= tx_2;\n        cfg_183 = clk_4;\n    end\n        if ( fsm_16  && hw_9 ) begin\n            sig_11 <= reg_9;\n            rst_12 = sig_6;\n            core_11 = tx_5;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_9) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) |-> rst_8 == sig_11 && hw_17 == chip_119 && cfg_116 == fsm_2 ;endproperty \n property name; @(negedge mem_clock_9) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) |-> err_15 == chip_17 && rx_19 == tx_2 && cfg_183 == clk_4 ;endproperty \n property name; @(negedge mem_clock_9) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) &&  (  fsm_16  && hw_9 ) |-> sig_11 == reg_9 && rst_12 == sig_6 && core_11 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "if (  fsm_15  != auth_17  && rx_4 ) begin \n    core_8 <= rx_13;\n    rx_2 <= err_13;\n    if ( fsm_3  || rst_9  != core_10 ) begin\n        rx_9 = err_1;\n        reg_8 = rst_19;\n    end\n        if ( reg_18  != chip_9  || sig_5  && rst_2 ) begin\n            rx_20 = chip_1;\n            reg_18 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_10) (  fsm_15  != auth_17  && rx_4 ) |-> core_8 == rx_13 && rx_2 == err_13 ;endproperty \n property name; @(posedge sys_clk_10) (  fsm_15  != auth_17  && rx_4 ) &&  (  fsm_3  || rst_9  != core_10 ) |-> rx_9 == err_1 && reg_8 == rst_19 ;endproperty \n property name; @(posedge sys_clk_10) (  fsm_15  != auth_17  && rx_4 ) &&  (  fsm_3  || rst_9  != core_10 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) |-> rx_20 == chip_1 && reg_18 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_10"
    },
    {
        "Code": "if (  data_10  && auth_7  != fsm_7 ) begin \n    sig_8 <= core_16;\n    if ( rx_18  || tx_4  && core_1  || cfg_10 ) begin\n        core_17 <= chip_3;\n    end\n        if ( tx_19  && sig_13  != fsm_2 ) begin\n            auth_8 <= hw_4;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_15) (  data_10  && auth_7  != fsm_7 ) |-> sig_8 == core_16 ;endproperty \n property name; @(posedge async_clk_15) (  data_10  && auth_7  != fsm_7 ) &&  (  rx_18  || tx_4  && core_1  || cfg_10 ) |-> core_17 == chip_3 ;endproperty \n property name; @(posedge async_clk_15) (  data_10  && auth_7  != fsm_7 ) &&  (  rx_18  || tx_4  && core_1  || cfg_10 ) &&  (  tx_19  && sig_13  != fsm_2 ) |-> auth_8 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    reg_4 = chip_4;\n    if ( err_2  && data_5  && rst_18 ) begin\n        auth_6 = reg_4;\n    end\n        if ( tx_9  != core_5  || reg_20 ) begin\n            chip_15 = fsm_5;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_18) (  !tx_1 ) |-> reg_4 == chip_4 ;endproperty \n property name; @(posedge fast_clk_18) (  !tx_1 ) &&  (  err_2  && data_5  && rst_18 ) |-> auth_6 == reg_4 ;endproperty \n property name; @(posedge fast_clk_18) (  !tx_1 ) &&  (  err_2  && data_5  && rst_18 ) &&  (  tx_9  != core_5  || reg_20 ) |-> chip_15 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_18"
    },
    {
        "Code": "if (  tx_11 ) begin \n    rst_154 <= rst_4;\n    cfg_18 <= core_14;\n    hw_6 <= chip_1;\n    if ( clk_12 ) begin\n        auth_3 <= data_3;\n        core_9 <= cfg_19;\n        cfg_116 = tx_13;\n    end\n        if ( cfg_12  && rx_10  || hw_12  || fsm_14 ) begin\n            rx_6 <= rst_8;\n            sig_1 <= err_5;\n            cfg_7 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_1) (  tx_11 ) |-> rst_154 == rst_4 && cfg_18 == core_14 && hw_6 == chip_1 ;endproperty \n property name; @(posedge clk_enable_1) (  tx_11 ) &&  (  clk_12 ) |-> auth_3 == data_3 && core_9 == cfg_19 && cfg_116 == tx_13 ;endproperty \n property name; @(posedge clk_enable_1) (  tx_11 ) &&  (  clk_12 ) &&  (  cfg_12  && rx_10  || hw_12  || fsm_14 ) |-> rx_6 == rst_8 && sig_1 == err_5 && cfg_7 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_1"
    },
    {
        "Code": "if (  fsm_12  || auth_17 ) begin \n    hw_12 <= tx_16;\n    auth_18 <= rst_10;\n    if ( rx_14 ) begin\n        clk_4 = fsm_2;\n        rst_11 = data_3;\n    end\n        if ( rst_1  != clk_11  || fsm_17  || hw_12 ) begin\n            fsm_12 = sig_1;\n            clk_12 <= chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_10) (  fsm_12  || auth_17 ) |-> hw_12 == tx_16 && auth_18 == rst_10 ;endproperty \n property name; @(posedge clk_signal_10) (  fsm_12  || auth_17 ) &&  (  rx_14 ) |-> clk_4 == fsm_2 && rst_11 == data_3 ;endproperty \n property name; @(posedge clk_signal_10) (  fsm_12  || auth_17 ) &&  (  rx_14 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_12 ) |-> fsm_12 == sig_1 && clk_12 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_10"
    },
    {
        "Code": "if (  fsm_11  && fsm_6  != rst_17 ) begin \n    tx_16 <= sig_14;\n    if ( sig_5 ) begin\n        tx_4 = cfg_6;\n    end\n        if ( fsm_40  != chip_46  || fsm_20 ) begin\n            fsm_115 <= data_4;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_6) (  fsm_11  && fsm_6  != rst_17 ) |-> tx_16 == sig_14 ;endproperty \n property name; @(negedge core_clock_6) (  fsm_11  && fsm_6  != rst_17 ) &&  (  sig_5 ) |-> tx_4 == cfg_6 ;endproperty \n property name; @(negedge core_clock_6) (  fsm_11  && fsm_6  != rst_17 ) &&  (  sig_5 ) &&  (  fsm_40  != chip_46  || fsm_20 ) |-> fsm_115 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "if (  data_1  && hw_2  || cfg_3  || sig_5 ) begin \n    core_9 = sig_5;\n    if ( core_14  || data_18  != clk_5  || hw_14 ) begin\n        err_50 = reg_19;\n    end\n        if ( rx_1  || clk_10  && data_19 ) begin\n            tx_12 = clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_5) (  data_1  && hw_2  || cfg_3  || sig_5 ) |-> core_9 == sig_5 ;endproperty \n property name; @(posedge main_clk_5) (  data_1  && hw_2  || cfg_3  || sig_5 ) &&  (  core_14  || data_18  != clk_5  || hw_14 ) |-> err_50 == reg_19 ;endproperty \n property name; @(posedge main_clk_5) (  data_1  && hw_2  || cfg_3  || sig_5 ) &&  (  core_14  || data_18  != clk_5  || hw_14 ) &&  (  rx_1  || clk_10  && data_19 ) |-> tx_12 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_5"
    },
    {
        "Code": "if (  chip_18  && data_19 ) begin \n    chip_14 <= cfg_111;\n    clk_122 <= reg_12;\n    if ( data_11  && tx_17  != clk_19 ) begin\n        rx_12 = tx_8;\n        data_178 = cfg_18;\n    end\n        if ( tx_27  || tx_26  != sig_27  || sig_3 ) begin\n            err_79 = reg_16;\n            tx_5 = rx_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_10) (  chip_18  && data_19 ) |-> chip_14 == cfg_111 && clk_122 == reg_12 ;endproperty \n property name; @(posedge sys_clk_10) (  chip_18  && data_19 ) &&  (  data_11  && tx_17  != clk_19 ) |-> rx_12 == tx_8 && data_178 == cfg_18 ;endproperty \n property name; @(posedge sys_clk_10) (  chip_18  && data_19 ) &&  (  data_11  && tx_17  != clk_19 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) |-> err_79 == reg_16 && tx_5 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_10"
    },
    {
        "Code": "if (  rst_5  || err_5 ) begin \n    tx_2 <= core_1;\n    rx_4 <= chip_14;\n    if ( sig_14  || rst_17  || data_18  && tx_12 ) begin\n        rst_1 <= data_12;\n        clk_10 = hw_10;\n    end\n        if ( sig_1  && rst_2  || rst_9  && cfg_11 ) begin\n            err_9 = reg_4;\n            tx_15 <= reg_2;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_5) (  rst_5  || err_5 ) |-> tx_2 == core_1 && rx_4 == chip_14 ;endproperty \n property name; @(negedge pll_clk_5) (  rst_5  || err_5 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) |-> rst_1 == data_12 && clk_10 == hw_10 ;endproperty \n property name; @(negedge pll_clk_5) (  rst_5  || err_5 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) &&  (  sig_1  && rst_2  || rst_9  && cfg_11 ) |-> err_9 == reg_4 && tx_15 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_5"
    },
    {
        "Code": "if (  fsm_20  || auth_7  && chip_12  != fsm_18 ) begin \n    tx_8 <= reg_4;\n    if ( tx_1  || auth_3  != rst_8  && data_9 ) begin\n        reg_17 = err_11;\n    end\n        if ( auth_9  || data_20  && err_10  != core_19 ) begin\n            core_2 = sig_3;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_3) (  fsm_20  || auth_7  && chip_12  != fsm_18 ) |-> tx_8 == reg_4 ;endproperty \n property name; @(posedge fast_clk_3) (  fsm_20  || auth_7  && chip_12  != fsm_18 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) |-> reg_17 == err_11 ;endproperty \n property name; @(posedge fast_clk_3) (  fsm_20  || auth_7  && chip_12  != fsm_18 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) &&  (  auth_9  || data_20  && err_10  != core_19 ) |-> core_2 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_3"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    clk_1 <= rst_4;\n    fsm_12 = fsm_2;\n    core_1 <= rx_1;\n    if ( chip_5  != tx_4  && err_19  != tx_17 ) begin\n        tx_7 = cfg_20;\n        auth_19 = clk_5;\n        hw_16 = hw_9;\n    end\n        if ( cfg_10  != reg_18  || chip_18 ) begin\n            hw_38 <= hw_18;\n            rx_8 <= data_19;\n            sig_28 <= cfg_20;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_13) (  !tx_1 ) |-> clk_1 == rst_4 && fsm_12 == fsm_2 && core_1 == rx_1 ;endproperty \n property name; @(posedge bus_clock_13) (  !tx_1 ) &&  (  chip_5  != tx_4  && err_19  != tx_17 ) |-> tx_7 == cfg_20 && auth_19 == clk_5 && hw_16 == hw_9 ;endproperty \n property name; @(posedge bus_clock_13) (  !tx_1 ) &&  (  chip_5  != tx_4  && err_19  != tx_17 ) &&  (  cfg_10  != reg_18  || chip_18 ) |-> hw_38 == hw_18 && rx_8 == data_19 && sig_28 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_13"
    },
    {
        "Code": "if (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) begin \n    auth_117 <= fsm_16;\n    core_17 <= rx_3;\n    if ( rst_150  || rx_153  != fsm_150 ) begin\n        auth_3 <= fsm_3;\n        rst_120 = rx_17;\n    end\n        if ( rst_20  != reg_3 ) begin\n            sig_116 = reg_7;\n            cfg_20 <= rst_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_13) (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) |-> auth_117 == fsm_16 && core_17 == rx_3 ;endproperty \n property name; @(posedge clk_enable_13) (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) &&  (  rst_150  || rx_153  != fsm_150 ) |-> auth_3 == fsm_3 && rst_120 == rx_17 ;endproperty \n property name; @(posedge clk_enable_13) (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) &&  (  rst_150  || rx_153  != fsm_150 ) &&  (  rst_20  != reg_3 ) |-> sig_116 == reg_7 && cfg_20 == rst_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "if (  rx_14 ) begin \n    rst_8 = core_2;\n    hw_79 = core_7;\n    chip_13 = hw_13;\n    if ( err_112 ) begin\n        sig_172 = sig_6;\n        err_79 <= err_2;\n        fsm_18 <= tx_6;\n    end\n        if ( fsm_8  != reg_3  || chip_4  && clk_11 ) begin\n            reg_173 = err_3;\n            rx_17 <= reg_14;\n            rx_11 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  rx_14 ) |-> rst_8 == core_2 && hw_79 == core_7 && chip_13 == hw_13 ;endproperty \n property name; @(posedge clock_ctrl_8) (  rx_14 ) &&  (  err_112 ) |-> sig_172 == sig_6 && err_79 == err_2 && fsm_18 == tx_6 ;endproperty \n property name; @(posedge clock_ctrl_8) (  rx_14 ) &&  (  err_112 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) |-> reg_173 == err_3 && rx_17 == reg_14 && rx_11 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  fsm_11 ) begin \n    chip_3 <= core_19;\n    core_17 = data_18;\n    hw_2 <= core_14;\n    if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n        err_12 <= auth_4;\n        auth_5 <= reg_11;\n        core_112 <= sig_12;\n    end\n        if ( sig_18 ) begin\n            core_11 <= data_10;\n            fsm_16 = rx_15;\n            err_17 = fsm_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_5) (  fsm_11 ) |-> chip_3 == core_19 && core_17 == data_18 && hw_2 == core_14 ;endproperty \n property name; @(posedge clock_div_5) (  fsm_11 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> err_12 == auth_4 && auth_5 == reg_11 && core_112 == sig_12 ;endproperty \n property name; @(posedge clock_div_5) (  fsm_11 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) &&  (  sig_18 ) |-> core_11 == data_10 && fsm_16 == rx_15 && err_17 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_5"
    },
    {
        "Code": "if (  !tx_4 ) begin \n    cfg_18 <= chip_9;\n    cfg_105 <= err_10;\n    if ( rst_4  || clk_12 ) begin\n        tx_7 = clk_2;\n        data_10 <= rst_6;\n    end\n        if ( rx_1  != cfg_19  || err_20  || sig_13 ) begin\n            data_203 = chip_9;\n            err_4 <= auth_7;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_9) (  !tx_4 ) |-> cfg_18 == chip_9 && cfg_105 == err_10 ;endproperty \n property name; @(negedge clock_div_9) (  !tx_4 ) &&  (  rst_4  || clk_12 ) |-> tx_7 == clk_2 && data_10 == rst_6 ;endproperty \n property name; @(negedge clock_div_9) (  !tx_4 ) &&  (  rst_4  || clk_12 ) &&  (  rx_1  != cfg_19  || err_20  || sig_13 ) |-> data_203 == chip_9 && err_4 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "if (  !rst_16 ) begin \n    hw_17 = sig_17;\n    if ( rx_12  != data_16 ) begin\n        err_79 <= rx_9;\n    end\n        if ( fsm_19 ) begin\n            core_2 = hw_60;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_9) (  !rst_16 ) |-> hw_17 == sig_17 ;endproperty \n property name; @(posedge clk_out_9) (  !rst_16 ) &&  (  rx_12  != data_16 ) |-> err_79 == rx_9 ;endproperty \n property name; @(posedge clk_out_9) (  !rst_16 ) &&  (  rx_12  != data_16 ) &&  (  fsm_19 ) |-> core_2 == hw_60 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_9"
    },
    {
        "Code": "if (  sig_14  || cfg_6 ) begin \n    tx_114 = hw_7;\n    if ( core_3  || data_12 ) begin\n        rst_2 <= sig_2;\n    end\n        if ( tx_13  && rst_1  != fsm_7 ) begin\n            sig_32 <= fsm_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_13) (  sig_14  || cfg_6 ) |-> tx_114 == hw_7 ;endproperty \n property name; @(negedge clk_reset_13) (  sig_14  || cfg_6 ) &&  (  core_3  || data_12 ) |-> rst_2 == sig_2 ;endproperty \n property name; @(negedge clk_reset_13) (  sig_14  || cfg_6 ) &&  (  core_3  || data_12 ) &&  (  tx_13  && rst_1  != fsm_7 ) |-> sig_32 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "if (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) begin \n    tx_12 <= core_12;\n    if ( rst_10  || clk_13  && fsm_4  || rx_20 ) begin\n        sig_149 = rst_15;\n    end\n        if ( clk_2  && data_1  != tx_2 ) begin\n            data_11 = tx_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_9) (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) |-> tx_12 == core_12 ;endproperty \n property name; @(negedge clk_in_9) (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) &&  (  rst_10  || clk_13  && fsm_4  || rx_20 ) |-> sig_149 == rst_15 ;endproperty \n property name; @(negedge clk_in_9) (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) &&  (  rst_10  || clk_13  && fsm_4  || rx_20 ) &&  (  clk_2  && data_1  != tx_2 ) |-> data_11 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "if (  auth_16  || tx_20  != reg_18  || sig_8 ) begin \n    cfg_14 = core_7;\n    reg_20 <= err_15;\n    core_75 = rx_6;\n    if ( hw_5  || reg_5  || auth_17 ) begin\n        reg_5 <= data_6;\n        reg_4 <= chip_3;\n        cfg_105 = sig_6;\n    end\n        if ( hw_1  || tx_17  && rx_90 ) begin\n            clk_10 <= rst_11;\n            auth_20 = core_83;\n            rx_4 <= hw_12;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_13) (  auth_16  || tx_20  != reg_18  || sig_8 ) |-> cfg_14 == core_7 && reg_20 == err_15 && core_75 == rx_6 ;endproperty \n property name; @(negedge async_clk_13) (  auth_16  || tx_20  != reg_18  || sig_8 ) &&  (  hw_5  || reg_5  || auth_17 ) |-> reg_5 == data_6 && reg_4 == chip_3 && cfg_105 == sig_6 ;endproperty \n property name; @(negedge async_clk_13) (  auth_16  || tx_20  != reg_18  || sig_8 ) &&  (  hw_5  || reg_5  || auth_17 ) &&  (  hw_1  || tx_17  && rx_90 ) |-> clk_10 == rst_11 && auth_20 == core_83 && rx_4 == hw_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "if (  !core_2 ) begin \n    chip_109 = sig_6;\n    reg_8 = reg_12;\n    if ( rx_12  != rst_8  && fsm_18 ) begin\n        reg_116 <= rx_18;\n        core_1 = chip_3;\n    end\n        if ( hw_13  && reg_14  || core_17 ) begin\n            sig_149 = rst_20;\n            sig_9 <= hw_8;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_8) (  !core_2 ) |-> chip_109 == sig_6 && reg_8 == reg_12 ;endproperty \n property name; @(posedge async_clk_8) (  !core_2 ) &&  (  rx_12  != rst_8  && fsm_18 ) |-> reg_116 == rx_18 && core_1 == chip_3 ;endproperty \n property name; @(posedge async_clk_8) (  !core_2 ) &&  (  rx_12  != rst_8  && fsm_18 ) &&  (  hw_13  && reg_14  || core_17 ) |-> sig_149 == rst_20 && sig_9 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "if (  sig_16  != core_17 ) begin \n    rx_2 <= data_3;\n    if ( hw_13  && err_16 ) begin\n        reg_10 <= auth_2;\n    end\n        if ( hw_55  && sig_8  && clk_5  || data_20 ) begin\n            hw_6 = chip_14;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_6) (  sig_16  != core_17 ) |-> rx_2 == data_3 ;endproperty \n property name; @(posedge cpu_clock_6) (  sig_16  != core_17 ) &&  (  hw_13  && err_16 ) |-> reg_10 == auth_2 ;endproperty \n property name; @(posedge cpu_clock_6) (  sig_16  != core_17 ) &&  (  hw_13  && err_16 ) &&  (  hw_55  && sig_8  && clk_5  || data_20 ) |-> hw_6 == chip_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "if (  !rx_1 ) begin \n    cfg_76 <= reg_4;\n    err_11 = hw_4;\n    rst_6 = hw_13;\n    if ( tx_20  && err_7 ) begin\n        reg_173 = cfg_12;\n        auth_2 <= rst_12;\n        reg_18 <= reg_19;\n    end\n        if ( cfg_12  || sig_6  || rst_6 ) begin\n            tx_8 <= reg_9;\n            rx_5 <= core_9;\n            sig_14 <= tx_5;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_5) (  !rx_1 ) |-> cfg_76 == reg_4 && err_11 == hw_4 && rst_6 == hw_13 ;endproperty \n property name; @(negedge fast_clk_5) (  !rx_1 ) &&  (  tx_20  && err_7 ) |-> reg_173 == cfg_12 && auth_2 == rst_12 && reg_18 == reg_19 ;endproperty \n property name; @(negedge fast_clk_5) (  !rx_1 ) &&  (  tx_20  && err_7 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> tx_8 == reg_9 && rx_5 == core_9 && sig_14 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "if (  err_3  || fsm_8 ) begin \n    sig_12 = hw_4;\n    if ( clk_3 ) begin\n        tx_4 = rx_6;\n    end\n        if ( fsm_8 ) begin\n            hw_38 = sig_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_7) (  err_3  || fsm_8 ) |-> sig_12 == hw_4 ;endproperty \n property name; @(negedge clk_reset_7) (  err_3  || fsm_8 ) &&  (  clk_3 ) |-> tx_4 == rx_6 ;endproperty \n property name; @(negedge clk_reset_7) (  err_3  || fsm_8 ) &&  (  clk_3 ) &&  (  fsm_8 ) |-> hw_38 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_7"
    },
    {
        "Code": "if (  hw_4  && sig_7  != reg_4 ) begin \n    sig_12 <= err_14;\n    if ( fsm_20  && sig_20  || err_20 ) begin\n        fsm_7 = core_143;\n    end\n        if ( tx_6  != fsm_7 ) begin\n            hw_3 <= chip_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_11) (  hw_4  && sig_7  != reg_4 ) |-> sig_12 == err_14 ;endproperty \n property name; @(negedge clock_source_11) (  hw_4  && sig_7  != reg_4 ) &&  (  fsm_20  && sig_20  || err_20 ) |-> fsm_7 == core_143 ;endproperty \n property name; @(negedge clock_source_11) (  hw_4  && sig_7  != reg_4 ) &&  (  fsm_20  && sig_20  || err_20 ) &&  (  tx_6  != fsm_7 ) |-> hw_3 == chip_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "if (  tx_18  && err_14  || fsm_20 ) begin \n    reg_7 <= fsm_2;\n    auth_4 = sig_12;\n    tx_5 = data_16;\n    if ( rst_5  || sig_1  && tx_6 ) begin\n        rx_15 <= data_11;\n        clk_118 = tx_18;\n        err_9 <= sig_1;\n    end\n        if ( sig_18  && clk_6  != sig_11 ) begin\n            auth_1 <= cfg_9;\n            data_19 <= tx_12;\n            clk_17 = tx_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_18) (  tx_18  && err_14  || fsm_20 ) |-> reg_7 == fsm_2 && auth_4 == sig_12 && tx_5 == data_16 ;endproperty \n property name; @(negedge clk_gen_18) (  tx_18  && err_14  || fsm_20 ) &&  (  rst_5  || sig_1  && tx_6 ) |-> rx_15 == data_11 && clk_118 == tx_18 && err_9 == sig_1 ;endproperty \n property name; @(negedge clk_gen_18) (  tx_18  && err_14  || fsm_20 ) &&  (  rst_5  || sig_1  && tx_6 ) &&  (  sig_18  && clk_6  != sig_11 ) |-> auth_1 == cfg_9 && data_19 == tx_12 && clk_17 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_18"
    },
    {
        "Code": "if (  hw_4  != core_1  || err_16 ) begin \n    core_7 = auth_17;\n    if ( rst_7  != hw_7  || sig_14  && clk_2 ) begin\n        cfg_1 <= core_16;\n    end\n        if ( data_3  && err_2  && hw_8 ) begin\n            core_37 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_11) (  hw_4  != core_1  || err_16 ) |-> core_7 == auth_17 ;endproperty \n property name; @(posedge clk_gen_11) (  hw_4  != core_1  || err_16 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) |-> cfg_1 == core_16 ;endproperty \n property name; @(posedge clk_gen_11) (  hw_4  != core_1  || err_16 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) &&  (  data_3  && err_2  && hw_8 ) |-> core_37 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_11"
    },
    {
        "Code": "if (  core_9 ) begin \n    data_14 <= cfg_20;\n    hw_1 = cfg_11;\n    cfg_20 <= sig_20;\n    if ( auth_6  || rst_1  && auth_9  && hw_8 ) begin\n        err_18 = cfg_8;\n        rst_116 <= rst_3;\n        chip_8 = sig_6;\n    end\n        if ( fsm_19  != rx_10 ) begin\n            err_17 = sig_14;\n            rx_15 <= chip_19;\n            tx_3 <= reg_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_15) (  core_9 ) |-> data_14 == cfg_20 && hw_1 == cfg_11 && cfg_20 == sig_20 ;endproperty \n property name; @(negedge clk_enable_15) (  core_9 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) |-> err_18 == cfg_8 && rst_116 == rst_3 && chip_8 == sig_6 ;endproperty \n property name; @(negedge clk_enable_15) (  core_9 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) &&  (  fsm_19  != rx_10 ) |-> err_17 == sig_14 && rx_15 == chip_19 && tx_3 == reg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "if (  core_8  != chip_15 ) begin \n    rst_6 = tx_20;\n    if ( err_4  || sig_18  && fsm_3 ) begin\n        reg_173 <= tx_14;\n    end\n        if ( hw_1  || fsm_17  || clk_18 ) begin\n            core_11 = sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_16) (  core_8  != chip_15 ) |-> rst_6 == tx_20 ;endproperty \n property name; @(posedge clk_enable_16) (  core_8  != chip_15 ) &&  (  err_4  || sig_18  && fsm_3 ) |-> reg_173 == tx_14 ;endproperty \n property name; @(posedge clk_enable_16) (  core_8  != chip_15 ) &&  (  err_4  || sig_18  && fsm_3 ) &&  (  hw_1  || fsm_17  || clk_18 ) |-> core_11 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "if (  data_7  || err_3  != reg_5  || auth_18 ) begin \n    sig_8 <= reg_5;\n    if ( hw_2  != hw_4  || auth_12 ) begin\n        sig_116 = core_19;\n    end\n        if ( sig_14  || rst_15  || data_3  && tx_12 ) begin\n            cfg_14 = err_18;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_17) (  data_7  || err_3  != reg_5  || auth_18 ) |-> sig_8 == reg_5 ;endproperty \n property name; @(negedge ref_clk_17) (  data_7  || err_3  != reg_5  || auth_18 ) &&  (  hw_2  != hw_4  || auth_12 ) |-> sig_116 == core_19 ;endproperty \n property name; @(negedge ref_clk_17) (  data_7  || err_3  != reg_5  || auth_18 ) &&  (  hw_2  != hw_4  || auth_12 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) |-> cfg_14 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_17"
    },
    {
        "Code": "if ( !tx_6 ) begin \n    fsm_15 <= sig_11;\n    if ( rx_113 ) begin\n        core_147 = rst_20;\n    end\n        if ( cfg_10  && sig_4  && cfg_17  || sig_8 ) begin\n            sig_28 <= clk_4;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_10) ( !tx_6 ) |-> fsm_15 == sig_11 ;endproperty \n property name; @(negedge mem_clock_10) ( !tx_6 ) &&  (  rx_113 ) |-> core_147 == rst_20 ;endproperty \n property name; @(negedge mem_clock_10) ( !tx_6 ) &&  (  rx_113 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) |-> sig_28 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "if (  sig_2  || tx_6  || chip_12 ) begin \n    cfg_15 = tx_19;\n    sig_14 = cfg_13;\n    chip_7 <= clk_5;\n    if ( chip_7  && rx_7 ) begin\n        rx_6 = clk_2;\n        core_5 = err_14;\n        reg_2 = hw_7;\n    end\n        if ( cfg_17 ) begin\n            core_12 <= sig_2;\n            reg_20 = chip_18;\n            core_147 <= err_19;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_2) (  sig_2  || tx_6  || chip_12 ) |-> cfg_15 == tx_19 && sig_14 == cfg_13 && chip_7 == clk_5 ;endproperty \n property name; @(posedge cpu_clock_2) (  sig_2  || tx_6  || chip_12 ) &&  (  chip_7  && rx_7 ) |-> rx_6 == clk_2 && core_5 == err_14 && reg_2 == hw_7 ;endproperty \n property name; @(posedge cpu_clock_2) (  sig_2  || tx_6  || chip_12 ) &&  (  chip_7  && rx_7 ) &&  (  cfg_17 ) |-> core_12 == sig_2 && reg_20 == chip_18 && core_147 == err_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_2"
    },
    {
        "Code": "if (  !rst_12 ) begin \n    hw_17 = err_6;\n    reg_13 = auth_2;\n    if ( cfg_10  && sig_4  && cfg_17  || sig_8 ) begin\n        sig_116 <= rst_6;\n        data_16 <= auth_6;\n    end\n        if ( auth_3 ) begin\n            err_60 = fsm_3;\n            clk_15 = reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_3) (  !rst_12 ) |-> hw_17 == err_6 && reg_13 == auth_2 ;endproperty \n property name; @(posedge clk_out_3) (  !rst_12 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) |-> sig_116 == rst_6 && data_16 == auth_6 ;endproperty \n property name; @(posedge clk_out_3) (  !rst_12 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) &&  (  auth_3 ) |-> err_60 == fsm_3 && clk_15 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_3"
    },
    {
        "Code": "if (  tx_14  || chip_12  && chip_10  && rx_4 ) begin \n    tx_114 = err_4;\n    core_112 <= clk_14;\n    if ( chip_74  != core_70 ) begin\n        core_16 <= err_19;\n        reg_20 = rx_12;\n    end\n        if ( rx_20  != err_8  && reg_5  != fsm_13 ) begin\n            rx_2 = hw_5;\n            rst_116 = core_15;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_6) (  tx_14  || chip_12  && chip_10  && rx_4 ) |-> tx_114 == err_4 && core_112 == clk_14 ;endproperty \n property name; @(posedge mem_clock_6) (  tx_14  || chip_12  && chip_10  && rx_4 ) &&  (  chip_74  != core_70 ) |-> core_16 == err_19 && reg_20 == rx_12 ;endproperty \n property name; @(posedge mem_clock_6) (  tx_14  || chip_12  && chip_10  && rx_4 ) &&  (  chip_74  != core_70 ) &&  (  rx_20  != err_8  && reg_5  != fsm_13 ) |-> rx_2 == hw_5 && rst_116 == core_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "if (  reg_16 ) begin \n    chip_96 <= rx_9;\n    clk_122 <= sig_15;\n    tx_14 = clk_17;\n    if ( chip_5  && data_17  || rst_11 ) begin\n        cfg_76 <= rst_6;\n        reg_4 = tx_17;\n        rx_7 <= reg_4;\n    end\n        if ( chip_152  || data_5 ) begin\n            rx_114 = clk_7;\n            chip_2 <= cfg_9;\n            clk_120 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_13) (  reg_16 ) |-> chip_96 == rx_9 && clk_122 == sig_15 && tx_14 == clk_17 ;endproperty \n property name; @(posedge clock_source_13) (  reg_16 ) &&  (  chip_5  && data_17  || rst_11 ) |-> cfg_76 == rst_6 && reg_4 == tx_17 && rx_7 == reg_4 ;endproperty \n property name; @(posedge clock_source_13) (  reg_16 ) &&  (  chip_5  && data_17  || rst_11 ) &&  (  chip_152  || data_5 ) |-> rx_114 == clk_7 && chip_2 == cfg_9 && clk_120 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "if (  data_3  && sig_14 ) begin \n    clk_122 <= sig_14;\n    if ( tx_7  || rst_15  && reg_8  && reg_15 ) begin\n        err_5 <= tx_14;\n    end\n        if ( sig_11  && rst_2  || rst_9  && cfg_4 ) begin\n            tx_2 <= core_20;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_11) (  data_3  && sig_14 ) |-> clk_122 == sig_14 ;endproperty \n property name; @(posedge fast_clk_11) (  data_3  && sig_14 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) |-> err_5 == tx_14 ;endproperty \n property name; @(posedge fast_clk_11) (  data_3  && sig_14 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) &&  (  sig_11  && rst_2  || rst_9  && cfg_4 ) |-> tx_2 == core_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "if (  core_5  || cfg_9  && rst_9  || auth_18 ) begin \n    tx_13 = rst_12;\n    chip_96 = cfg_3;\n    if ( fsm_2  && hw_9  && err_56 ) begin\n        chip_8 = data_3;\n        clk_19 = err_14;\n    end\n        if ( rx_1  != chip_9  && hw_70 ) begin\n            hw_11 <= tx_18;\n            clk_3 = data_1;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_3) (  core_5  || cfg_9  && rst_9  || auth_18 ) |-> tx_13 == rst_12 && chip_96 == cfg_3 ;endproperty \n property name; @(posedge main_clk_3) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  fsm_2  && hw_9  && err_56 ) |-> chip_8 == data_3 && clk_19 == err_14 ;endproperty \n property name; @(posedge main_clk_3) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  fsm_2  && hw_9  && err_56 ) &&  (  rx_1  != chip_9  && hw_70 ) |-> hw_11 == tx_18 && clk_3 == data_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_3"
    },
    {
        "Code": "if (  cfg_6  && reg_10  && sig_11 ) begin \n    auth_6 = rst_11;\n    fsm_115 <= err_5;\n    sig_6 = core_13;\n    if ( hw_6  && core_10  != hw_8  && rst_10 ) begin\n        reg_9 = sig_3;\n        auth_8 = sig_9;\n        data_203 <= data_4;\n    end\n        if ( rst_119  && chip_11 ) begin\n            reg_19 <= err_13;\n            auth_18 <= rst_12;\n            data_8 = chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_2) (  cfg_6  && reg_10  && sig_11 ) |-> auth_6 == rst_11 && fsm_115 == err_5 && sig_6 == core_13 ;endproperty \n property name; @(posedge bus_clock_2) (  cfg_6  && reg_10  && sig_11 ) &&  (  hw_6  && core_10  != hw_8  && rst_10 ) |-> reg_9 == sig_3 && auth_8 == sig_9 && data_203 == data_4 ;endproperty \n property name; @(posedge bus_clock_2) (  cfg_6  && reg_10  && sig_11 ) &&  (  hw_6  && core_10  != hw_8  && rst_10 ) &&  (  rst_119  && chip_11 ) |-> reg_19 == err_13 && auth_18 == rst_12 && data_8 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_2"
    },
    {
        "Code": "if (  !core_8 ) begin \n    reg_20 <= rst_6;\n    data_2 = cfg_116;\n    if ( cfg_20  != sig_5  && tx_5 ) begin\n        sig_9 <= auth_9;\n        clk_13 = hw_10;\n    end\n        if ( chip_15  && auth_20 ) begin\n            cfg_7 <= hw_4;\n            clk_27 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_12) (  !core_8 ) |-> reg_20 == rst_6 && data_2 == cfg_116 ;endproperty \n property name; @(posedge mem_clock_12) (  !core_8 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> sig_9 == auth_9 && clk_13 == hw_10 ;endproperty \n property name; @(posedge mem_clock_12) (  !core_8 ) &&  (  cfg_20  != sig_5  && tx_5 ) &&  (  chip_15  && auth_20 ) |-> cfg_7 == hw_4 && clk_27 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_12"
    },
    {
        "Code": "if (  cfg_9  && hw_13 ) begin \n    data_15 = err_8;\n    sig_172 <= core_96;\n    fsm_12 <= sig_12;\n    if ( sig_1  || chip_5 ) begin\n        fsm_13 = data_11;\n        auth_1 <= chip_1;\n        sig_116 = chip_14;\n    end\n        if ( rst_3  != core_13  || tx_10 ) begin\n            core_6 = sig_5;\n            cfg_208 = tx_11;\n            chip_1 = clk_9;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_16) (  cfg_9  && hw_13 ) |-> data_15 == err_8 && sig_172 == core_96 && fsm_12 == sig_12 ;endproperty \n property name; @(posedge sys_clk_16) (  cfg_9  && hw_13 ) &&  (  sig_1  || chip_5 ) |-> fsm_13 == data_11 && auth_1 == chip_1 && sig_116 == chip_14 ;endproperty \n property name; @(posedge sys_clk_16) (  cfg_9  && hw_13 ) &&  (  sig_1  || chip_5 ) &&  (  rst_3  != core_13  || tx_10 ) |-> core_6 == sig_5 && cfg_208 == tx_11 && chip_1 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_16"
    },
    {
        "Code": "if (  fsm_10  || rx_7  && clk_7 ) begin \n    core_16 = data_10;\n    auth_4 = auth_12;\n    if ( reg_9  != tx_2  && sig_19 ) begin\n        sig_11 = rx_1;\n        clk_1 = core_7;\n    end\n        if ( hw_7  || cfg_8  || cfg_16  && tx_12 ) begin\n            cfg_12 <= chip_17;\n            err_15 = err_18;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_19) (  fsm_10  || rx_7  && clk_7 ) |-> core_16 == data_10 && auth_4 == auth_12 ;endproperty \n property name; @(posedge pll_clk_19) (  fsm_10  || rx_7  && clk_7 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> sig_11 == rx_1 && clk_1 == core_7 ;endproperty \n property name; @(posedge pll_clk_19) (  fsm_10  || rx_7  && clk_7 ) &&  (  reg_9  != tx_2  && sig_19 ) &&  (  hw_7  || cfg_8  || cfg_16  && tx_12 ) |-> cfg_12 == chip_17 && err_15 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_19"
    },
    {
        "Code": "if (  sig_14  && clk_17  && chip_5  || core_5 ) begin \n    reg_6 = auth_17;\n    hw_15 = auth_120;\n    if ( err_20  && err_1 ) begin\n        err_50 = auth_7;\n        auth_5 = err_1;\n    end\n        if ( reg_18  || core_1  || data_17  != chip_10 ) begin\n            rx_125 <= fsm_3;\n            rst_116 = fsm_10;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_19) (  sig_14  && clk_17  && chip_5  || core_5 ) |-> reg_6 == auth_17 && hw_15 == auth_120 ;endproperty \n property name; @(negedge async_clk_19) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  err_20  && err_1 ) |-> err_50 == auth_7 && auth_5 == err_1 ;endproperty \n property name; @(negedge async_clk_19) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  err_20  && err_1 ) &&  (  reg_18  || core_1  || data_17  != chip_10 ) |-> rx_125 == fsm_3 && rst_116 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_19"
    },
    {
        "Code": "if (  tx_1  || rx_12  != chip_11 ) begin \n    hw_6 = hw_8;\n    rx_114 = err_111;\n    if ( rst_12  && err_13  != chip_7  && hw_7 ) begin\n        cfg_14 = rst_19;\n        reg_2 = core_13;\n    end\n        if ( hw_9  != core_10  || cfg_6  != fsm_6 ) begin\n            auth_16 = err_18;\n            sig_19 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_15) (  tx_1  || rx_12  != chip_11 ) |-> hw_6 == hw_8 && rx_114 == err_111 ;endproperty \n property name; @(negedge pll_clk_15) (  tx_1  || rx_12  != chip_11 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) |-> cfg_14 == rst_19 && reg_2 == core_13 ;endproperty \n property name; @(negedge pll_clk_15) (  tx_1  || rx_12  != chip_11 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) &&  (  hw_9  != core_10  || cfg_6  != fsm_6 ) |-> auth_16 == err_18 && sig_19 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_15"
    },
    {
        "Code": "if (  !tx_4 ) begin \n    fsm_15 = cfg_13;\n    err_19 <= core_7;\n    sig_19 <= core_8;\n    if ( rx_7  != cfg_19  || err_20  || sig_13 ) begin\n        reg_16 <= clk_15;\n        chip_7 <= auth_6;\n        err_11 = cfg_1;\n    end\n        if ( fsm_18  != reg_11 ) begin\n            auth_2 <= chip_9;\n            tx_33 = cfg_6;\n            sig_8 = fsm_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_3) (  !tx_4 ) |-> fsm_15 == cfg_13 && err_19 == core_7 && sig_19 == core_8 ;endproperty \n property name; @(posedge clock_source_3) (  !tx_4 ) &&  (  rx_7  != cfg_19  || err_20  || sig_13 ) |-> reg_16 == clk_15 && chip_7 == auth_6 && err_11 == cfg_1 ;endproperty \n property name; @(posedge clock_source_3) (  !tx_4 ) &&  (  rx_7  != cfg_19  || err_20  || sig_13 ) &&  (  fsm_18  != reg_11 ) |-> auth_2 == chip_9 && tx_33 == cfg_6 && sig_8 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "if (  reg_20  != cfg_16  || auth_17 ) begin \n    reg_5 = reg_6;\n    cfg_11 = chip_17;\n    clk_43 = rx_20;\n    if ( reg_18  != chip_9  || sig_5  && rst_2 ) begin\n        fsm_10 = fsm_3;\n        fsm_42 = tx_15;\n        rx_8 <= reg_5;\n    end\n        if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n            sig_6 = sig_15;\n            clk_118 = data_7;\n            rx_9 = data_4;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_1) (  reg_20  != cfg_16  || auth_17 ) |-> reg_5 == reg_6 && cfg_11 == chip_17 && clk_43 == rx_20 ;endproperty \n property name; @(posedge mem_clock_1) (  reg_20  != cfg_16  || auth_17 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) |-> fsm_10 == fsm_3 && fsm_42 == tx_15 && rx_8 == reg_5 ;endproperty \n property name; @(posedge mem_clock_1) (  reg_20  != cfg_16  || auth_17 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> sig_6 == sig_15 && clk_118 == data_7 && rx_9 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "if (  data_20  != chip_2 ) begin \n    data_116 <= hw_10;\n    auth_11 = data_3;\n    if ( chip_3  != sig_19  || auth_4  != fsm_1 ) begin\n        data_203 <= cfg_10;\n        rst_120 <= fsm_8;\n    end\n        if ( rst_99 ) begin\n            reg_8 = err_20;\n            core_18 = chip_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_5) (  data_20  != chip_2 ) |-> data_116 == hw_10 && auth_11 == data_3 ;endproperty \n property name; @(negedge clock_div_5) (  data_20  != chip_2 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) |-> data_203 == cfg_10 && rst_120 == fsm_8 ;endproperty \n property name; @(negedge clock_div_5) (  data_20  != chip_2 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) &&  (  rst_99 ) |-> reg_8 == err_20 && core_18 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_5"
    },
    {
        "Code": "if (  cfg_16  != fsm_11 ) begin \n    chip_4 = hw_10;\n    if ( auth_19  != fsm_20  || core_10  || chip_19 ) begin\n        chip_16 <= clk_14;\n    end\n        if ( core_43 ) begin\n            core_6 = hw_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_11) (  cfg_16  != fsm_11 ) |-> chip_4 == hw_10 ;endproperty \n property name; @(posedge clk_osc_11) (  cfg_16  != fsm_11 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) |-> chip_16 == clk_14 ;endproperty \n property name; @(posedge clk_osc_11) (  cfg_16  != fsm_11 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) &&  (  core_43 ) |-> core_6 == hw_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_11"
    },
    {
        "Code": "if (  err_14  && rst_1  != fsm_2  || rx_8 ) begin \n    rst_4 <= sig_11;\n    data_18 <= fsm_19;\n    rst_14 <= reg_1;\n    if ( tx_20  || cfg_3  && rx_8  != err_8 ) begin\n        auth_14 <= reg_5;\n        cfg_10 = cfg_19;\n        data_14 <= reg_7;\n    end\n        if ( core_16  != cfg_14  || hw_15  || err_11 ) begin\n            auth_10 = sig_2;\n            sig_7 = cfg_17;\n            data_5 = fsm_4;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_8) (  err_14  && rst_1  != fsm_2  || rx_8 ) |-> rst_4 == sig_11 && data_18 == fsm_19 && rst_14 == reg_1 ;endproperty \n property name; @(posedge ref_clk_8) (  err_14  && rst_1  != fsm_2  || rx_8 ) &&  (  tx_20  || cfg_3  && rx_8  != err_8 ) |-> auth_14 == reg_5 && cfg_10 == cfg_19 && data_14 == reg_7 ;endproperty \n property name; @(posedge ref_clk_8) (  err_14  && rst_1  != fsm_2  || rx_8 ) &&  (  tx_20  || cfg_3  && rx_8  != err_8 ) &&  (  core_16  != cfg_14  || hw_15  || err_11 ) |-> auth_10 == sig_2 && sig_7 == cfg_17 && data_5 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_8"
    },
    {
        "Code": "if (  fsm_11  != clk_6 ) begin \n    err_12 <= hw_4;\n    sig_7 <= clk_2;\n    clk_17 <= err_118;\n    if ( rst_16  || rx_12 ) begin\n        err_16 = fsm_12;\n        hw_17 = tx_12;\n        reg_36 <= core_12;\n    end\n        if ( clk_18  != auth_14  || rx_8  && core_9 ) begin\n            tx_2 <= sig_12;\n            err_9 = sig_12;\n            err_18 = err_2;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_9) (  fsm_11  != clk_6 ) |-> err_12 == hw_4 && sig_7 == clk_2 && clk_17 == err_118 ;endproperty \n property name; @(negedge core_clock_9) (  fsm_11  != clk_6 ) &&  (  rst_16  || rx_12 ) |-> err_16 == fsm_12 && hw_17 == tx_12 && reg_36 == core_12 ;endproperty \n property name; @(negedge core_clock_9) (  fsm_11  != clk_6 ) &&  (  rst_16  || rx_12 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) |-> tx_2 == sig_12 && err_9 == sig_12 && err_18 == err_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "if (  chip_10 ) begin \n    reg_18 = err_3;\n    tx_46 <= cfg_2;\n    if ( auth_2  != err_10  && data_1  && sig_12 ) begin\n        auth_20 = tx_2;\n        auth_12 <= chip_15;\n    end\n        if ( rst_110  != data_6 ) begin\n            fsm_114 <= fsm_8;\n            reg_14 = tx_2;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_2) (  chip_10 ) |-> reg_18 == err_3 && tx_46 == cfg_2 ;endproperty \n property name; @(posedge ref_clk_2) (  chip_10 ) &&  (  auth_2  != err_10  && data_1  && sig_12 ) |-> auth_20 == tx_2 && auth_12 == chip_15 ;endproperty \n property name; @(posedge ref_clk_2) (  chip_10 ) &&  (  auth_2  != err_10  && data_1  && sig_12 ) &&  (  rst_110  != data_6 ) |-> fsm_114 == fsm_8 && reg_14 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_2"
    },
    {
        "Code": "if (  sig_5  && auth_7  && auth_9 ) begin \n    reg_12 = fsm_5;\n    auth_13 <= rst_6;\n    rx_4 <= tx_5;\n    if ( hw_15  || fsm_8 ) begin\n        clk_18 = chip_6;\n        sig_19 = chip_15;\n        reg_58 <= core_6;\n    end\n        if ( clk_17  || fsm_11  && clk_9  && cfg_13 ) begin\n            tx_13 <= auth_20;\n            err_7 <= hw_10;\n            chip_12 <= tx_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_3) (  sig_5  && auth_7  && auth_9 ) |-> reg_12 == fsm_5 && auth_13 == rst_6 && rx_4 == tx_5 ;endproperty \n property name; @(posedge clk_in_3) (  sig_5  && auth_7  && auth_9 ) &&  (  hw_15  || fsm_8 ) |-> clk_18 == chip_6 && sig_19 == chip_15 && reg_58 == core_6 ;endproperty \n property name; @(posedge clk_in_3) (  sig_5  && auth_7  && auth_9 ) &&  (  hw_15  || fsm_8 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) |-> tx_13 == auth_20 && err_7 == hw_10 && chip_12 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_3"
    },
    {
        "Code": "if (  fsm_5  || cfg_13 ) begin \n    tx_5 <= tx_5;\n    if ( hw_120  != rx_4  && cfg_7  != core_3 ) begin\n        auth_8 <= chip_12;\n    end\n        if ( chip_14  && rst_15 ) begin\n            data_15 <= chip_10;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_18) (  fsm_5  || cfg_13 ) |-> tx_5 == tx_5 ;endproperty \n property name; @(negedge core_clock_18) (  fsm_5  || cfg_13 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) |-> auth_8 == chip_12 ;endproperty \n property name; @(negedge core_clock_18) (  fsm_5  || cfg_13 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) &&  (  chip_14  && rst_15 ) |-> data_15 == chip_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "if (  rx_18  || clk_20 ) begin \n    err_16 = rx_6;\n    chip_13 <= reg_15;\n    cfg_14 <= core_13;\n    if ( tx_13  && rst_1  != fsm_7 ) begin\n        hw_18 <= chip_18;\n        sig_1 <= reg_12;\n        chip_16 <= hw_13;\n    end\n        if ( tx_4  && core_10 ) begin\n            err_6 <= sig_12;\n            chip_11 = rst_5;\n            chip_7 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_20) (  rx_18  || clk_20 ) |-> err_16 == rx_6 && chip_13 == reg_15 && cfg_14 == core_13 ;endproperty \n property name; @(negedge cpu_clock_20) (  rx_18  || clk_20 ) &&  (  tx_13  && rst_1  != fsm_7 ) |-> hw_18 == chip_18 && sig_1 == reg_12 && chip_16 == hw_13 ;endproperty \n property name; @(negedge cpu_clock_20) (  rx_18  || clk_20 ) &&  (  tx_13  && rst_1  != fsm_7 ) &&  (  tx_4  && core_10 ) |-> err_6 == sig_12 && chip_11 == rst_5 && chip_7 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_20"
    },
    {
        "Code": "if (  reg_8  != rst_4  || auth_11 ) begin \n    chip_17 <= clk_19;\n    reg_10 = tx_18;\n    tx_7 <= core_19;\n    if ( reg_10  || auth_7  != clk_100  && chip_20 ) begin\n        chip_1 <= err_1;\n        hw_15 = hw_10;\n        data_120 = data_18;\n    end\n        if ( rx_7  && cfg_17 ) begin\n            clk_15 <= data_12;\n            tx_1 <= data_85;\n            err_1 <= core_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_4) (  reg_8  != rst_4  || auth_11 ) |-> chip_17 == clk_19 && reg_10 == tx_18 && tx_7 == core_19 ;endproperty \n property name; @(negedge clk_in_4) (  reg_8  != rst_4  || auth_11 ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) |-> chip_1 == err_1 && hw_15 == hw_10 && data_120 == data_18 ;endproperty \n property name; @(negedge clk_in_4) (  reg_8  != rst_4  || auth_11 ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) &&  (  rx_7  && cfg_17 ) |-> clk_15 == data_12 && tx_1 == data_85 && err_1 == core_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "if (  sig_7  || err_14  && clk_3 ) begin \n    fsm_20 = reg_12;\n    cfg_10 = chip_9;\n    if ( hw_18  != fsm_15  || reg_20  && chip_8 ) begin\n        chip_96 <= sig_11;\n        rst_14 = rx_5;\n    end\n        if ( cfg_9  || rst_12 ) begin\n            data_5 = fsm_15;\n            core_37 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_15) (  sig_7  || err_14  && clk_3 ) |-> fsm_20 == reg_12 && cfg_10 == chip_9 ;endproperty \n property name; @(negedge clk_out_15) (  sig_7  || err_14  && clk_3 ) &&  (  hw_18  != fsm_15  || reg_20  && chip_8 ) |-> chip_96 == sig_11 && rst_14 == rx_5 ;endproperty \n property name; @(negedge clk_out_15) (  sig_7  || err_14  && clk_3 ) &&  (  hw_18  != fsm_15  || reg_20  && chip_8 ) &&  (  cfg_9  || rst_12 ) |-> data_5 == fsm_15 && core_37 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "if (  !rx_8 ) begin \n    err_19 = hw_2;\n    sig_172 <= data_3;\n    if ( rst_10  != data_2  || sig_20  != rst_9 ) begin\n        auth_1 <= hw_2;\n        auth_17 <= rx_13;\n    end\n        if ( auth_18  && tx_16  && rst_10  && err_17 ) begin\n            rx_9 = clk_16;\n            tx_2 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_12) (  !rx_8 ) |-> err_19 == hw_2 && sig_172 == data_3 ;endproperty \n property name; @(negedge bus_clock_12) (  !rx_8 ) &&  (  rst_10  != data_2  || sig_20  != rst_9 ) |-> auth_1 == hw_2 && auth_17 == rx_13 ;endproperty \n property name; @(negedge bus_clock_12) (  !rx_8 ) &&  (  rst_10  != data_2  || sig_20  != rst_9 ) &&  (  auth_18  && tx_16  && rst_10  && err_17 ) |-> rx_9 == clk_16 && tx_2 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_12"
    },
    {
        "Code": "if (  cfg_4  != rx_12  || cfg_17  || auth_10 ) begin \n    err_12 <= reg_6;\n    if ( rst_6  || chip_14  || hw_10  && clk_9 ) begin\n        rx_2 <= auth_8;\n    end\n        if ( auth_1  && tx_16  && rst_10  && err_17 ) begin\n            hw_7 <= rx_12;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_10) (  cfg_4  != rx_12  || cfg_17  || auth_10 ) |-> err_12 == reg_6 ;endproperty \n property name; @(negedge core_clock_10) (  cfg_4  != rx_12  || cfg_17  || auth_10 ) &&  (  rst_6  || chip_14  || hw_10  && clk_9 ) |-> rx_2 == auth_8 ;endproperty \n property name; @(negedge core_clock_10) (  cfg_4  != rx_12  || cfg_17  || auth_10 ) &&  (  rst_6  || chip_14  || hw_10  && clk_9 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) |-> hw_7 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_10"
    },
    {
        "Code": "if (  data_13  && hw_1 ) begin \n    core_4 = data_15;\n    if ( hw_13  && reg_14  || core_17 ) begin\n        chip_18 <= tx_15;\n    end\n        if ( sig_15 ) begin\n            rst_19 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_5) (  data_13  && hw_1 ) |-> core_4 == data_15 ;endproperty \n property name; @(posedge core_clock_5) (  data_13  && hw_1 ) &&  (  hw_13  && reg_14  || core_17 ) |-> chip_18 == tx_15 ;endproperty \n property name; @(posedge core_clock_5) (  data_13  && hw_1 ) &&  (  hw_13  && reg_14  || core_17 ) &&  (  sig_15 ) |-> rst_19 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_5"
    },
    {
        "Code": "if (  clk_9  || core_3  || hw_19 ) begin \n    core_8 = tx_13;\n    err_19 = data_18;\n    fsm_12 = reg_2;\n    if ( rst_9 ) begin\n        sig_12 = reg_4;\n        fsm_16 = rx_18;\n        fsm_20 = fsm_11;\n    end\n        if ( reg_120  != tx_17  || core_13  && rst_3 ) begin\n            core_75 <= sig_17;\n            chip_1 <= tx_18;\n            fsm_11 <= data_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_18) (  clk_9  || core_3  || hw_19 ) |-> core_8 == tx_13 && err_19 == data_18 && fsm_12 == reg_2 ;endproperty \n property name; @(negedge clk_osc_18) (  clk_9  || core_3  || hw_19 ) &&  (  rst_9 ) |-> sig_12 == reg_4 && fsm_16 == rx_18 && fsm_20 == fsm_11 ;endproperty \n property name; @(negedge clk_osc_18) (  clk_9  || core_3  || hw_19 ) &&  (  rst_9 ) &&  (  reg_120  != tx_17  || core_13  && rst_3 ) |-> core_75 == sig_17 && chip_1 == tx_18 && fsm_11 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_18"
    },
    {
        "Code": "if (  !hw_12 ) begin \n    clk_120 <= cfg_17;\n    err_14 <= sig_20;\n    if ( rst_17  && tx_19  != fsm_19  && hw_6 ) begin\n        sig_2 <= data_19;\n        tx_11 = hw_19;\n    end\n        if ( core_16  != cfg_14  || hw_15  || err_11 ) begin\n            reg_14 = cfg_10;\n            core_10 <= fsm_15;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_10) (  !hw_12 ) |-> clk_120 == cfg_17 && err_14 == sig_20 ;endproperty \n property name; @(posedge sys_clk_10) (  !hw_12 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) |-> sig_2 == data_19 && tx_11 == hw_19 ;endproperty \n property name; @(posedge sys_clk_10) (  !hw_12 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) &&  (  core_16  != cfg_14  || hw_15  || err_11 ) |-> reg_14 == cfg_10 && core_10 == fsm_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_10"
    },
    {
        "Code": "if (  auth_1 ) begin \n    fsm_6 = err_8;\n    tx_13 <= core_12;\n    cfg_18 = hw_6;\n    if ( rx_20  && reg_8  != rx_9 ) begin\n        sig_4 <= auth_17;\n        rx_12 = tx_1;\n        auth_1 <= chip_207;\n    end\n        if ( fsm_18  != reg_15 ) begin\n            chip_17 <= cfg_1;\n            core_16 <= cfg_20;\n            core_15 = fsm_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_6) (  auth_1 ) |-> fsm_6 == err_8 && tx_13 == core_12 && cfg_18 == hw_6 ;endproperty \n property name; @(negedge clk_reset_6) (  auth_1 ) &&  (  rx_20  && reg_8  != rx_9 ) |-> sig_4 == auth_17 && rx_12 == tx_1 && auth_1 == chip_207 ;endproperty \n property name; @(negedge clk_reset_6) (  auth_1 ) &&  (  rx_20  && reg_8  != rx_9 ) &&  (  fsm_18  != reg_15 ) |-> chip_17 == cfg_1 && core_16 == cfg_20 && core_15 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_6"
    },
    {
        "Code": "if (  tx_5  != rst_2 ) begin \n    clk_3 <= data_15;\n    if ( chip_7  != err_11  || rst_18  != core_1 ) begin\n        cfg_15 <= sig_14;\n    end\n        if ( reg_120  != tx_17  || core_13  && rst_3 ) begin\n            hw_8 = tx_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_13) (  tx_5  != rst_2 ) |-> clk_3 == data_15 ;endproperty \n property name; @(negedge clock_div_13) (  tx_5  != rst_2 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) |-> cfg_15 == sig_14 ;endproperty \n property name; @(negedge clock_div_13) (  tx_5  != rst_2 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) &&  (  reg_120  != tx_17  || core_13  && rst_3 ) |-> hw_8 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "if (  fsm_13  != rst_14  || core_3  && core_17 ) begin \n    rst_15 <= tx_15;\n    reg_115 <= data_18;\n    if ( cfg_53  != clk_55  && chip_5  && data_55 ) begin\n        auth_16 <= data_8;\n        hw_7 <= rst_174;\n    end\n        if ( sig_73  != reg_74  && cfg_76  != err_8 ) begin\n            tx_11 <= reg_6;\n            rx_3 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_4) (  fsm_13  != rst_14  || core_3  && core_17 ) |-> rst_15 == tx_15 && reg_115 == data_18 ;endproperty \n property name; @(negedge clock_source_4) (  fsm_13  != rst_14  || core_3  && core_17 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) |-> auth_16 == data_8 && hw_7 == rst_174 ;endproperty \n property name; @(negedge clock_source_4) (  fsm_13  != rst_14  || core_3  && core_17 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) &&  (  sig_73  != reg_74  && cfg_76  != err_8 ) |-> tx_11 == reg_6 && rx_3 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "if (  tx_17 ) begin \n    cfg_76 <= tx_20;\n    tx_6 = cfg_16;\n    reg_10 <= sig_15;\n    if ( hw_1 ) begin\n        hw_1 = fsm_12;\n        rx_19 <= data_3;\n        core_7 <= tx_18;\n    end\n        if ( reg_4  && hw_7  != core_3 ) begin\n            sig_14 <= fsm_18;\n            rst_12 <= cfg_7;\n            core_12 <= chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_1) (  tx_17 ) |-> cfg_76 == tx_20 && tx_6 == cfg_16 && reg_10 == sig_15 ;endproperty \n property name; @(negedge clk_gen_1) (  tx_17 ) &&  (  hw_1 ) |-> hw_1 == fsm_12 && rx_19 == data_3 && core_7 == tx_18 ;endproperty \n property name; @(negedge clk_gen_1) (  tx_17 ) &&  (  hw_1 ) &&  (  reg_4  && hw_7  != core_3 ) |-> sig_14 == fsm_18 && rst_12 == cfg_7 && core_12 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "if (  cfg_1  || hw_12 ) begin \n    sig_15 = err_13;\n    if ( data_10  || sig_10  != reg_15  || fsm_15 ) begin\n        auth_117 <= auth_5;\n    end\n        if ( rst_94 ) begin\n            sig_4 = reg_6;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_13) (  cfg_1  || hw_12 ) |-> sig_15 == err_13 ;endproperty \n property name; @(negedge ref_clk_13) (  cfg_1  || hw_12 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) |-> auth_117 == auth_5 ;endproperty \n property name; @(negedge ref_clk_13) (  cfg_1  || hw_12 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) &&  (  rst_94 ) |-> sig_4 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_13"
    },
    {
        "Code": "if (  !sig_4 ) begin \n    tx_2 <= hw_8;\n    if ( tx_163  != fsm_163  || core_4 ) begin\n        clk_7 = hw_13;\n    end\n        if ( rx_10  != tx_13 ) begin\n            tx_14 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_9) (  !sig_4 ) |-> tx_2 == hw_8 ;endproperty \n property name; @(posedge clk_enable_9) (  !sig_4 ) &&  (  tx_163  != fsm_163  || core_4 ) |-> clk_7 == hw_13 ;endproperty \n property name; @(posedge clk_enable_9) (  !sig_4 ) &&  (  tx_163  != fsm_163  || core_4 ) &&  (  rx_10  != tx_13 ) |-> tx_14 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "if (  clk_17  != sig_20  && cfg_10 ) begin \n    sig_14 = rst_9;\n    err_11 <= chip_1;\n    chip_16 <= tx_14;\n    if ( rx_16 ) begin\n        clk_27 <= err_4;\n        core_13 = chip_6;\n        data_178 = hw_8;\n    end\n        if ( clk_13  || data_19  && cfg_20  != auth_17 ) begin\n            data_11 <= fsm_3;\n            fsm_6 = rx_10;\n            auth_12 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_9) (  clk_17  != sig_20  && cfg_10 ) |-> sig_14 == rst_9 && err_11 == chip_1 && chip_16 == tx_14 ;endproperty \n property name; @(posedge clock_ctrl_9) (  clk_17  != sig_20  && cfg_10 ) &&  (  rx_16 ) |-> clk_27 == err_4 && core_13 == chip_6 && data_178 == hw_8 ;endproperty \n property name; @(posedge clock_ctrl_9) (  clk_17  != sig_20  && cfg_10 ) &&  (  rx_16 ) &&  (  clk_13  || data_19  && cfg_20  != auth_17 ) |-> data_11 == fsm_3 && fsm_6 == rx_10 && auth_12 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_9"
    },
    {
        "Code": "if (  chip_8  != sig_7  && err_2  != hw_6 ) begin \n    core_2 = chip_195;\n    clk_120 = data_17;\n    if ( cfg_9  || rst_12 ) begin\n        cfg_13 <= chip_12;\n        chip_110 = reg_11;\n    end\n        if ( data_20 ) begin\n            hw_6 <= rx_19;\n            auth_16 = rx_12;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_2) (  chip_8  != sig_7  && err_2  != hw_6 ) |-> core_2 == chip_195 && clk_120 == data_17 ;endproperty \n property name; @(posedge bus_clock_2) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  cfg_9  || rst_12 ) |-> cfg_13 == chip_12 && chip_110 == reg_11 ;endproperty \n property name; @(posedge bus_clock_2) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  cfg_9  || rst_12 ) &&  (  data_20 ) |-> hw_6 == rx_19 && auth_16 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_2"
    },
    {
        "Code": "if (  fsm_15  && reg_7  && reg_14 ) begin \n    reg_6 = cfg_2;\n    core_1 <= fsm_19;\n    if ( clk_11  != cfg_12 ) begin\n        chip_96 <= core_15;\n        chip_110 = reg_10;\n    end\n        if ( reg_8  || tx_13 ) begin\n            rx_9 <= cfg_9;\n            rst_2 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_5) (  fsm_15  && reg_7  && reg_14 ) |-> reg_6 == cfg_2 && core_1 == fsm_19 ;endproperty \n property name; @(negedge async_clk_5) (  fsm_15  && reg_7  && reg_14 ) &&  (  clk_11  != cfg_12 ) |-> chip_96 == core_15 && chip_110 == reg_10 ;endproperty \n property name; @(negedge async_clk_5) (  fsm_15  && reg_7  && reg_14 ) &&  (  clk_11  != cfg_12 ) &&  (  reg_8  || tx_13 ) |-> rx_9 == cfg_9 && rst_2 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_5"
    },
    {
        "Code": "if (  hw_8  && rx_2  || hw_11  || rst_18 ) begin \n    tx_27 = sig_14;\n    rx_18 <= core_17;\n    fsm_114 <= err_190;\n    if ( rx_8  || data_7  != reg_17  || rst_8 ) begin\n        tx_18 <= reg_4;\n        fsm_10 <= rst_15;\n        err_60 <= rx_1;\n    end\n        if ( err_12  && chip_7  && rst_18  && hw_16 ) begin\n            tx_1 <= chip_7;\n            core_10 = sig_12;\n            clk_1 = sig_11;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_12) (  hw_8  && rx_2  || hw_11  || rst_18 ) |-> tx_27 == sig_14 && rx_18 == core_17 && fsm_114 == err_190 ;endproperty \n property name; @(posedge core_clock_12) (  hw_8  && rx_2  || hw_11  || rst_18 ) &&  (  rx_8  || data_7  != reg_17  || rst_8 ) |-> tx_18 == reg_4 && fsm_10 == rst_15 && err_60 == rx_1 ;endproperty \n property name; @(posedge core_clock_12) (  hw_8  && rx_2  || hw_11  || rst_18 ) &&  (  rx_8  || data_7  != reg_17  || rst_8 ) &&  (  err_12  && chip_7  && rst_18  && hw_16 ) |-> tx_1 == chip_7 && core_10 == sig_12 && clk_1 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "if (  err_6  != fsm_4  && core_5  || sig_2 ) begin \n    clk_17 = tx_5;\n    rst_10 <= tx_3;\n    if ( tx_14  || tx_10 ) begin\n        data_155 <= err_5;\n        auth_16 = core_16;\n    end\n        if ( err_19  && rst_6  && hw_8 ) begin\n            cfg_16 <= cfg_10;\n            fsm_42 = tx_12;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_13) (  err_6  != fsm_4  && core_5  || sig_2 ) |-> clk_17 == tx_5 && rst_10 == tx_3 ;endproperty \n property name; @(posedge cpu_clock_13) (  err_6  != fsm_4  && core_5  || sig_2 ) &&  (  tx_14  || tx_10 ) |-> data_155 == err_5 && auth_16 == core_16 ;endproperty \n property name; @(posedge cpu_clock_13) (  err_6  != fsm_4  && core_5  || sig_2 ) &&  (  tx_14  || tx_10 ) &&  (  err_19  && rst_6  && hw_8 ) |-> cfg_16 == cfg_10 && fsm_42 == tx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "if (  tx_12  || reg_1 ) begin \n    chip_17 = tx_2;\n    data_19 = rst_17;\n    err_16 <= sig_12;\n    if ( err_11  && fsm_2  || rst_7 ) begin\n        sig_11 <= auth_3;\n        tx_12 <= hw_13;\n        core_4 = clk_12;\n    end\n        if ( reg_8  || core_18 ) begin\n            rx_5 <= rst_6;\n            chip_110 <= sig_3;\n            cfg_18 = core_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_19) (  tx_12  || reg_1 ) |-> chip_17 == tx_2 && data_19 == rst_17 && err_16 == sig_12 ;endproperty \n property name; @(negedge clk_out_19) (  tx_12  || reg_1 ) &&  (  err_11  && fsm_2  || rst_7 ) |-> sig_11 == auth_3 && tx_12 == hw_13 && core_4 == clk_12 ;endproperty \n property name; @(negedge clk_out_19) (  tx_12  || reg_1 ) &&  (  err_11  && fsm_2  || rst_7 ) &&  (  reg_8  || core_18 ) |-> rx_5 == rst_6 && chip_110 == sig_3 && cfg_18 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_19"
    },
    {
        "Code": "if (  rx_2  != data_14  && clk_17 ) begin \n    fsm_20 = core_10;\n    tx_9 <= reg_3;\n    tx_8 = err_3;\n    if ( chip_11  || chip_7  && reg_8  || clk_10 ) begin\n        data_15 = err_7;\n        cfg_14 = auth_12;\n        reg_36 <= rst_14;\n    end\n        if ( tx_13  != fsm_13  || core_4 ) begin\n            sig_28 = auth_6;\n            data_185 = auth_2;\n            core_19 <= data_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_4) (  rx_2  != data_14  && clk_17 ) |-> fsm_20 == core_10 && tx_9 == reg_3 && tx_8 == err_3 ;endproperty \n property name; @(negedge clock_source_4) (  rx_2  != data_14  && clk_17 ) &&  (  chip_11  || chip_7  && reg_8  || clk_10 ) |-> data_15 == err_7 && cfg_14 == auth_12 && reg_36 == rst_14 ;endproperty \n property name; @(negedge clock_source_4) (  rx_2  != data_14  && clk_17 ) &&  (  chip_11  || chip_7  && reg_8  || clk_10 ) &&  (  tx_13  != fsm_13  || core_4 ) |-> sig_28 == auth_6 && data_185 == auth_2 && core_19 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "if (  !fsm_6 ) begin \n    data_3 <= tx_15;\n    if ( reg_10  || tx_10  || core_116  && chip_6 ) begin\n        auth_19 = data_7;\n    end\n        if ( err_2  != data_17 ) begin\n            sig_32 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_5) (  !fsm_6 ) |-> data_3 == tx_15 ;endproperty \n property name; @(posedge cpu_clock_5) (  !fsm_6 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) |-> auth_19 == data_7 ;endproperty \n property name; @(posedge cpu_clock_5) (  !fsm_6 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) &&  (  err_2  != data_17 ) |-> sig_32 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_5"
    },
    {
        "Code": "if (  tx_7  || rst_10 ) begin \n    rst_3 = clk_19;\n    hw_7 = hw_14;\n    hw_3 <= reg_20;\n    if ( tx_111  || cfg_19  && clk_5  || chip_19 ) begin\n        auth_3 = cfg_8;\n        core_15 <= fsm_11;\n        tx_4 = sig_5;\n    end\n        if ( hw_1  || fsm_20  || clk_18 ) begin\n            sig_12 = data_15;\n            cfg_20 <= data_2;\n            rx_17 <= reg_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_8) (  tx_7  || rst_10 ) |-> rst_3 == clk_19 && hw_7 == hw_14 && hw_3 == reg_20 ;endproperty \n property name; @(negedge clk_gen_8) (  tx_7  || rst_10 ) &&  (  tx_111  || cfg_19  && clk_5  || chip_19 ) |-> auth_3 == cfg_8 && core_15 == fsm_11 && tx_4 == sig_5 ;endproperty \n property name; @(negedge clk_gen_8) (  tx_7  || rst_10 ) &&  (  tx_111  || cfg_19  && clk_5  || chip_19 ) &&  (  hw_1  || fsm_20  || clk_18 ) |-> sig_12 == data_15 && cfg_20 == data_2 && rx_17 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_8"
    },
    {
        "Code": "if (  chip_13  || reg_5  != tx_10  && rst_20 ) begin \n    fsm_26 <= sig_12;\n    hw_4 <= sig_16;\n    if ( cfg_12 ) begin\n        hw_15 = hw_4;\n        rst_15 = fsm_11;\n    end\n        if ( rst_2  != cfg_18  || fsm_6 ) begin\n            data_10 <= hw_20;\n            rx_130 = core_4;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_14) (  chip_13  || reg_5  != tx_10  && rst_20 ) |-> fsm_26 == sig_12 && hw_4 == sig_16 ;endproperty \n property name; @(posedge core_clock_14) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  cfg_12 ) |-> hw_15 == hw_4 && rst_15 == fsm_11 ;endproperty \n property name; @(posedge core_clock_14) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  cfg_12 ) &&  (  rst_2  != cfg_18  || fsm_6 ) |-> data_10 == hw_20 && rx_130 == core_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_14"
    },
    {
        "Code": "if (  cfg_3  || rst_7  || rst_17  != auth_5 ) begin \n    tx_10 = tx_12;\n    sig_12 = err_8;\n    if ( err_12  && chip_7  && rst_18  && hw_16 ) begin\n        cfg_183 = cfg_1;\n        hw_38 = reg_2;\n    end\n        if ( cfg_53  != clk_55  && chip_5  && data_55 ) begin\n            fsm_42 = reg_6;\n            hw_5 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_4) (  cfg_3  || rst_7  || rst_17  != auth_5 ) |-> tx_10 == tx_12 && sig_12 == err_8 ;endproperty \n property name; @(posedge pll_clk_4) (  cfg_3  || rst_7  || rst_17  != auth_5 ) &&  (  err_12  && chip_7  && rst_18  && hw_16 ) |-> cfg_183 == cfg_1 && hw_38 == reg_2 ;endproperty \n property name; @(posedge pll_clk_4) (  cfg_3  || rst_7  || rst_17  != auth_5 ) &&  (  err_12  && chip_7  && rst_18  && hw_16 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) |-> fsm_42 == reg_6 && hw_5 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_4"
    },
    {
        "Code": "if (  cfg_5  || cfg_16 ) begin \n    rx_20 = rst_5;\n    data_10 = err_17;\n    tx_117 = hw_10;\n    if ( tx_16  != rx_20 ) begin\n        err_18 = tx_6;\n        sig_18 = core_1;\n        fsm_26 = reg_9;\n    end\n        if ( reg_19  && rst_15  != rx_20 ) begin\n            rx_125 <= chip_6;\n            fsm_6 = auth_8;\n            cfg_208 = err_10;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_9) (  cfg_5  || cfg_16 ) |-> rx_20 == rst_5 && data_10 == err_17 && tx_117 == hw_10 ;endproperty \n property name; @(posedge mem_clock_9) (  cfg_5  || cfg_16 ) &&  (  tx_16  != rx_20 ) |-> err_18 == tx_6 && sig_18 == core_1 && fsm_26 == reg_9 ;endproperty \n property name; @(posedge mem_clock_9) (  cfg_5  || cfg_16 ) &&  (  tx_16  != rx_20 ) &&  (  reg_19  && rst_15  != rx_20 ) |-> rx_125 == chip_6 && fsm_6 == auth_8 && cfg_208 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "if (  hw_5  && rx_14  && rst_12  || fsm_20 ) begin \n    clk_4 <= rst_133;\n    rx_15 <= reg_1;\n    if ( clk_9 ) begin\n        core_37 = rst_11;\n        chip_109 = chip_15;\n    end\n        if ( err_12  && chip_7  && rst_18  && hw_16 ) begin\n            core_13 <= tx_1;\n            clk_43 = reg_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_3) (  hw_5  && rx_14  && rst_12  || fsm_20 ) |-> clk_4 == rst_133 && rx_15 == reg_1 ;endproperty \n property name; @(negedge clk_osc_3) (  hw_5  && rx_14  && rst_12  || fsm_20 ) &&  (  clk_9 ) |-> core_37 == rst_11 && chip_109 == chip_15 ;endproperty \n property name; @(negedge clk_osc_3) (  hw_5  && rx_14  && rst_12  || fsm_20 ) &&  (  clk_9 ) &&  (  err_12  && chip_7  && rst_18  && hw_16 ) |-> core_13 == tx_1 && clk_43 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_3"
    },
    {
        "Code": "if (  reg_6  && core_11  != sig_8 ) begin \n    rst_3 = cfg_15;\n    if ( err_2  && clk_16  && clk_7 ) begin\n        err_12 <= fsm_8;\n    end\n        if ( auth_4  != clk_14  && reg_3  || tx_3 ) begin\n            reg_16 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_20) (  reg_6  && core_11  != sig_8 ) |-> rst_3 == cfg_15 ;endproperty \n property name; @(negedge sys_clk_20) (  reg_6  && core_11  != sig_8 ) &&  (  err_2  && clk_16  && clk_7 ) |-> err_12 == fsm_8 ;endproperty \n property name; @(negedge sys_clk_20) (  reg_6  && core_11  != sig_8 ) &&  (  err_2  && clk_16  && clk_7 ) &&  (  auth_4  != clk_14  && reg_3  || tx_3 ) |-> reg_16 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_20"
    },
    {
        "Code": "if (  !sig_13 ) begin \n    cfg_13 = fsm_5;\n    fsm_8 = err_6;\n    reg_20 <= rst_3;\n    if ( auth_1  || auth_17 ) begin\n        rx_11 <= auth_16;\n        rx_13 <= rst_19;\n        err_18 <= sig_12;\n    end\n        if ( err_2  && data_5  && rst_18 ) begin\n            rst_1 = chip_9;\n            auth_17 <= auth_12;\n            tx_17 = cfg_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_19) (  !sig_13 ) |-> cfg_13 == fsm_5 && fsm_8 == err_6 && reg_20 == rst_3 ;endproperty \n property name; @(negedge clk_signal_19) (  !sig_13 ) &&  (  auth_1  || auth_17 ) |-> rx_11 == auth_16 && rx_13 == rst_19 && err_18 == sig_12 ;endproperty \n property name; @(negedge clk_signal_19) (  !sig_13 ) &&  (  auth_1  || auth_17 ) &&  (  err_2  && data_5  && rst_18 ) |-> rst_1 == chip_9 && auth_17 == auth_12 && tx_17 == cfg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "if (  reg_14  != tx_17 ) begin \n    cfg_7 <= core_2;\n    if ( rx_7  != cfg_17  || err_20  || sig_13 ) begin\n        clk_1 <= sig_18;\n    end\n        if ( hw_13  && hw_3  && sig_4 ) begin\n            err_79 = fsm_17;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_7) (  reg_14  != tx_17 ) |-> cfg_7 == core_2 ;endproperty \n property name; @(posedge fast_clk_7) (  reg_14  != tx_17 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) |-> clk_1 == sig_18 ;endproperty \n property name; @(posedge fast_clk_7) (  reg_14  != tx_17 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) &&  (  hw_13  && hw_3  && sig_4 ) |-> err_79 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_7"
    },
    {
        "Code": "if (  auth_1  && tx_1 ) begin \n    err_18 = chip_13;\n    if ( chip_4  || fsm_11  || tx_111  || cfg_11 ) begin\n        chip_1 <= rst_16;\n    end\n        if ( tx_163  != fsm_163  || core_4 ) begin\n            err_12 = reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_15) (  auth_1  && tx_1 ) |-> err_18 == chip_13 ;endproperty \n property name; @(posedge clk_out_15) (  auth_1  && tx_1 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) |-> chip_1 == rst_16 ;endproperty \n property name; @(posedge clk_out_15) (  auth_1  && tx_1 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) &&  (  tx_163  != fsm_163  || core_4 ) |-> err_12 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_15"
    },
    {
        "Code": "if (  fsm_5  || hw_9  || reg_5 ) begin \n    cfg_76 = sig_14;\n    clk_118 = data_17;\n    if ( sig_9  || tx_7  || core_10  || sig_11 ) begin\n        cfg_183 = rst_5;\n        clk_13 <= core_6;\n    end\n        if ( err_184  && cfg_183  != core_9 ) begin\n            fsm_17 = auth_12;\n            rx_16 <= err_12;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  fsm_5  || hw_9  || reg_5 ) |-> cfg_76 == sig_14 && clk_118 == data_17 ;endproperty \n property name; @(posedge async_clk_10) (  fsm_5  || hw_9  || reg_5 ) &&  (  sig_9  || tx_7  || core_10  || sig_11 ) |-> cfg_183 == rst_5 && clk_13 == core_6 ;endproperty \n property name; @(posedge async_clk_10) (  fsm_5  || hw_9  || reg_5 ) &&  (  sig_9  || tx_7  || core_10  || sig_11 ) &&  (  err_184  && cfg_183  != core_9 ) |-> fsm_17 == auth_12 && rx_16 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  auth_16  != auth_17  || data_5  && rst_19 ) begin \n    clk_7 = rx_18;\n    err_4 <= chip_1;\n    fsm_4 <= reg_8;\n    if ( err_12  && err_1 ) begin\n        fsm_9 <= data_3;\n        rx_10 <= cfg_13;\n        data_14 <= data_4;\n    end\n        if ( sig_16  != fsm_18  && rst_19 ) begin\n            clk_20 = hw_68;\n            auth_10 <= core_17;\n            reg_20 <= err_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_2) (  auth_16  != auth_17  || data_5  && rst_19 ) |-> clk_7 == rx_18 && err_4 == chip_1 && fsm_4 == reg_8 ;endproperty \n property name; @(negedge clock_div_2) (  auth_16  != auth_17  || data_5  && rst_19 ) &&  (  err_12  && err_1 ) |-> fsm_9 == data_3 && rx_10 == cfg_13 && data_14 == data_4 ;endproperty \n property name; @(negedge clock_div_2) (  auth_16  != auth_17  || data_5  && rst_19 ) &&  (  err_12  && err_1 ) &&  (  sig_16  != fsm_18  && rst_19 ) |-> clk_20 == hw_68 && auth_10 == core_17 && reg_20 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_2"
    },
    {
        "Code": "if (  reg_8  != tx_13  || rx_7  || rx_2 ) begin \n    chip_109 <= rx_15;\n    tx_27 = auth_11;\n    if ( rst_11  || tx_9  || reg_9 ) begin\n        chip_79 = reg_2;\n        cfg_20 = data_3;\n    end\n        if ( rst_10  != data_8  || sig_30  != rst_9 ) begin\n            hw_11 <= cfg_18;\n            hw_5 <= fsm_3;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_12) (  reg_8  != tx_13  || rx_7  || rx_2 ) |-> chip_109 == rx_15 && tx_27 == auth_11 ;endproperty \n property name; @(posedge async_clk_12) (  reg_8  != tx_13  || rx_7  || rx_2 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> chip_79 == reg_2 && cfg_20 == data_3 ;endproperty \n property name; @(posedge async_clk_12) (  reg_8  != tx_13  || rx_7  || rx_2 ) &&  (  rst_11  || tx_9  || reg_9 ) &&  (  rst_10  != data_8  || sig_30  != rst_9 ) |-> hw_11 == cfg_18 && hw_5 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "if ( !err_7 ) begin \n    hw_17 = tx_16;\n    if ( data_1  != auth_14 ) begin\n        tx_3 <= core_11;\n    end\n        if ( data_1  != core_9  && data_20 ) begin\n            sig_32 <= data_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_17) ( !err_7 ) |-> hw_17 == tx_16 ;endproperty \n property name; @(negedge clk_reset_17) ( !err_7 ) &&  (  data_1  != auth_14 ) |-> tx_3 == core_11 ;endproperty \n property name; @(negedge clk_reset_17) ( !err_7 ) &&  (  data_1  != auth_14 ) &&  (  data_1  != core_9  && data_20 ) |-> sig_32 == data_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_17"
    },
    {
        "Code": "if (  data_14 ) begin \n    data_17 = cfg_20;\n    sig_17 = hw_18;\n    if ( tx_14  || reg_16  || rst_16  || core_11 ) begin\n        cfg_9 <= sig_4;\n        rst_19 = cfg_4;\n    end\n        if ( clk_119  && sig_12  != hw_15 ) begin\n            core_5 <= rst_6;\n            cfg_11 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_14) (  data_14 ) |-> data_17 == cfg_20 && sig_17 == hw_18 ;endproperty \n property name; @(posedge bus_clock_14) (  data_14 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) |-> cfg_9 == sig_4 && rst_19 == cfg_4 ;endproperty \n property name; @(posedge bus_clock_14) (  data_14 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) &&  (  clk_119  && sig_12  != hw_15 ) |-> core_5 == rst_6 && cfg_11 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_14"
    },
    {
        "Code": "if (  data_16 ) begin \n    err_79 <= rst_6;\n    tx_2 = sig_20;\n    data_6 <= rst_1;\n    if ( fsm_18  != reg_11 ) begin\n        clk_3 <= cfg_2;\n        rst_4 <= chip_16;\n        hw_7 <= chip_7;\n    end\n        if ( rx_2 ) begin\n            reg_115 <= clk_3;\n            hw_1 <= hw_2;\n            fsm_14 <= hw_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_8) (  data_16 ) |-> err_79 == rst_6 && tx_2 == sig_20 && data_6 == rst_1 ;endproperty \n property name; @(negedge clk_reset_8) (  data_16 ) &&  (  fsm_18  != reg_11 ) |-> clk_3 == cfg_2 && rst_4 == chip_16 && hw_7 == chip_7 ;endproperty \n property name; @(negedge clk_reset_8) (  data_16 ) &&  (  fsm_18  != reg_11 ) &&  (  rx_2 ) |-> reg_115 == clk_3 && hw_1 == hw_2 && fsm_14 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_8"
    },
    {
        "Code": "if (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) begin \n    rst_7 = rst_14;\n    if ( hw_5  || reg_5  || auth_17 ) begin\n        rst_15 <= clk_4;\n    end\n        if ( rst_129  != data_6 ) begin\n            auth_11 = data_11;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_20) (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) |-> rst_7 == rst_14 ;endproperty \n property name; @(posedge clock_source_20) (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) &&  (  hw_5  || reg_5  || auth_17 ) |-> rst_15 == clk_4 ;endproperty \n property name; @(posedge clock_source_20) (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) &&  (  hw_5  || reg_5  || auth_17 ) &&  (  rst_129  != data_6 ) |-> auth_11 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_20"
    },
    {
        "Code": "if (  rx_19  || sig_4  && chip_17 ) begin \n    tx_3 = clk_115;\n    rst_10 = err_10;\n    chip_96 = core_7;\n    if ( auth_3  != rst_7  && fsm_16 ) begin\n        core_13 <= reg_15;\n        data_120 = chip_4;\n        tx_16 <= fsm_8;\n    end\n        if ( rst_4  || tx_18  || cfg_4 ) begin\n            rst_18 <= auth_16;\n            core_17 <= core_6;\n            cfg_10 = rx_17;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_11) (  rx_19  || sig_4  && chip_17 ) |-> tx_3 == clk_115 && rst_10 == err_10 && chip_96 == core_7 ;endproperty \n property name; @(negedge clock_ctrl_11) (  rx_19  || sig_4  && chip_17 ) &&  (  auth_3  != rst_7  && fsm_16 ) |-> core_13 == reg_15 && data_120 == chip_4 && tx_16 == fsm_8 ;endproperty \n property name; @(negedge clock_ctrl_11) (  rx_19  || sig_4  && chip_17 ) &&  (  auth_3  != rst_7  && fsm_16 ) &&  (  rst_4  || tx_18  || cfg_4 ) |-> rst_18 == auth_16 && core_17 == core_6 && cfg_10 == rx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "if (  cfg_11  != fsm_3  && err_15  != clk_16 ) begin \n    rst_10 <= sig_5;\n    clk_3 <= err_4;\n    if ( reg_10  || tx_10  || core_116  && chip_6 ) begin\n        clk_10 = auth_17;\n        clk_12 = auth_3;\n    end\n        if ( chip_11  || chip_9  && reg_8  || clk_3 ) begin\n            data_8 <= reg_9;\n            rx_13 = reg_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_9) (  cfg_11  != fsm_3  && err_15  != clk_16 ) |-> rst_10 == sig_5 && clk_3 == err_4 ;endproperty \n property name; @(posedge clock_source_9) (  cfg_11  != fsm_3  && err_15  != clk_16 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) |-> clk_10 == auth_17 && clk_12 == auth_3 ;endproperty \n property name; @(posedge clock_source_9) (  cfg_11  != fsm_3  && err_15  != clk_16 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) &&  (  chip_11  || chip_9  && reg_8  || clk_3 ) |-> data_8 == reg_9 && rx_13 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_9"
    },
    {
        "Code": "if (  core_5  || sig_3 ) begin \n    cfg_183 <= core_7;\n    reg_18 <= reg_1;\n    if ( clk_5  != chip_16  || clk_12 ) begin\n        data_120 = tx_15;\n        hw_5 = rst_1;\n    end\n        if ( sig_14  && cfg_19 ) begin\n            sig_20 <= cfg_17;\n            err_14 = cfg_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_14) (  core_5  || sig_3 ) |-> cfg_183 == core_7 && reg_18 == reg_1 ;endproperty \n property name; @(negedge clk_signal_14) (  core_5  || sig_3 ) &&  (  clk_5  != chip_16  || clk_12 ) |-> data_120 == tx_15 && hw_5 == rst_1 ;endproperty \n property name; @(negedge clk_signal_14) (  core_5  || sig_3 ) &&  (  clk_5  != chip_16  || clk_12 ) &&  (  sig_14  && cfg_19 ) |-> sig_20 == cfg_17 && err_14 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_14"
    },
    {
        "Code": "if (  data_17  && sig_20  != tx_14 ) begin \n    clk_118 = auth_13;\n    reg_2 <= clk_3;\n    auth_19 = err_20;\n    if ( rst_1  != clk_9  || fsm_17  || hw_12 ) begin\n        reg_14 = data_18;\n        err_60 = fsm_18;\n        data_116 = chip_13;\n    end\n        if ( tx_15  && reg_13 ) begin\n            cfg_14 = reg_14;\n            clk_6 <= clk_16;\n            tx_114 = data_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_12) (  data_17  && sig_20  != tx_14 ) |-> clk_118 == auth_13 && reg_2 == clk_3 && auth_19 == err_20 ;endproperty \n property name; @(negedge clk_gen_12) (  data_17  && sig_20  != tx_14 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) |-> reg_14 == data_18 && err_60 == fsm_18 && data_116 == chip_13 ;endproperty \n property name; @(negedge clk_gen_12) (  data_17  && sig_20  != tx_14 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) &&  (  tx_15  && reg_13 ) |-> cfg_14 == reg_14 && clk_6 == clk_16 && tx_114 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "if (  data_14 ) begin \n    auth_117 = reg_9;\n    if ( data_19 ) begin\n        sig_1 = reg_2;\n    end\n        if ( chip_6 ) begin\n            tx_6 = err_20;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_18) (  data_14 ) |-> auth_117 == reg_9 ;endproperty \n property name; @(negedge sys_clk_18) (  data_14 ) &&  (  data_19 ) |-> sig_1 == reg_2 ;endproperty \n property name; @(negedge sys_clk_18) (  data_14 ) &&  (  data_19 ) &&  (  chip_6 ) |-> tx_6 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "if (  sig_9  && tx_17  || tx_7 ) begin \n    cfg_208 = data_12;\n    sig_10 <= err_10;\n    if ( tx_14  || reg_16  || rst_16  || core_11 ) begin\n        err_12 <= cfg_5;\n        data_4 = core_6;\n    end\n        if ( hw_13  && chip_17 ) begin\n            hw_13 = clk_1;\n            chip_10 <= cfg_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_10) (  sig_9  && tx_17  || tx_7 ) |-> cfg_208 == data_12 && sig_10 == err_10 ;endproperty \n property name; @(posedge clk_enable_10) (  sig_9  && tx_17  || tx_7 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) |-> err_12 == cfg_5 && data_4 == core_6 ;endproperty \n property name; @(posedge clk_enable_10) (  sig_9  && tx_17  || tx_7 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) &&  (  hw_13  && chip_17 ) |-> hw_13 == clk_1 && chip_10 == cfg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_10"
    },
    {
        "Code": "if (  fsm_2  || rst_12  && sig_2 ) begin \n    auth_18 = hw_7;\n    core_11 <= fsm_16;\n    rx_5 = core_7;\n    if ( hw_20  != auth_5  && sig_96 ) begin\n        fsm_42 <= chip_17;\n        cfg_14 <= cfg_1;\n        rst_52 <= cfg_18;\n    end\n        if ( data_120  && auth_1212  != rst_20 ) begin\n            chip_17 = cfg_5;\n            sig_15 = hw_2;\n            err_14 = hw_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_5) (  fsm_2  || rst_12  && sig_2 ) |-> auth_18 == hw_7 && core_11 == fsm_16 && rx_5 == core_7 ;endproperty \n property name; @(posedge clk_reset_5) (  fsm_2  || rst_12  && sig_2 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> fsm_42 == chip_17 && cfg_14 == cfg_1 && rst_52 == cfg_18 ;endproperty \n property name; @(posedge clk_reset_5) (  fsm_2  || rst_12  && sig_2 ) &&  (  hw_20  != auth_5  && sig_96 ) &&  (  data_120  && auth_1212  != rst_20 ) |-> chip_17 == cfg_5 && sig_15 == hw_2 && err_14 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "if (  clk_18 ) begin \n    core_11 <= reg_19;\n    sig_149 = chip_13;\n    sig_172 <= cfg_6;\n    if ( tx_7  || rst_15  && reg_8  && reg_15 ) begin\n        cfg_10 = chip_12;\n        core_19 <= rx_3;\n        tx_16 = cfg_19;\n    end\n        if ( err_20  && err_1 ) begin\n            tx_2 = rx_18;\n            tx_7 <= data_14;\n            reg_4 = tx_5;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_13) (  clk_18 ) |-> core_11 == reg_19 && sig_149 == chip_13 && sig_172 == cfg_6 ;endproperty \n property name; @(negedge pll_clk_13) (  clk_18 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) |-> cfg_10 == chip_12 && core_19 == rx_3 && tx_16 == cfg_19 ;endproperty \n property name; @(negedge pll_clk_13) (  clk_18 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) &&  (  err_20  && err_1 ) |-> tx_2 == rx_18 && tx_7 == data_14 && reg_4 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "if (  rx_14  != rx_17  && chip_12  != sig_4 ) begin \n    core_2 = fsm_3;\n    core_20 <= clk_11;\n    reg_11 <= rst_34;\n    if ( auth_19  != fsm_1  || core_10  || chip_19 ) begin\n        tx_2 = chip_14;\n        rst_7 = auth_2;\n        tx_16 = reg_15;\n    end\n        if ( rst_19  && data_3  || data_12 ) begin\n            rx_9 <= chip_15;\n            clk_62 <= fsm_2;\n            chip_12 = cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_8) (  rx_14  != rx_17  && chip_12  != sig_4 ) |-> core_2 == fsm_3 && core_20 == clk_11 && reg_11 == rst_34 ;endproperty \n property name; @(posedge clk_gen_8) (  rx_14  != rx_17  && chip_12  != sig_4 ) &&  (  auth_19  != fsm_1  || core_10  || chip_19 ) |-> tx_2 == chip_14 && rst_7 == auth_2 && tx_16 == reg_15 ;endproperty \n property name; @(posedge clk_gen_8) (  rx_14  != rx_17  && chip_12  != sig_4 ) &&  (  auth_19  != fsm_1  || core_10  || chip_19 ) &&  (  rst_19  && data_3  || data_12 ) |-> rx_9 == chip_15 && clk_62 == fsm_2 && chip_12 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_8"
    },
    {
        "Code": "if (  tx_3  || clk_15  && sig_15 ) begin \n    data_185 = data_15;\n    if ( err_14  && cfg_13  != core_9 ) begin\n        err_20 = err_4;\n    end\n        if ( rst_7  || sig_10  && reg_20 ) begin\n            clk_17 = rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_6) (  tx_3  || clk_15  && sig_15 ) |-> data_185 == data_15 ;endproperty \n property name; @(negedge core_clock_6) (  tx_3  || clk_15  && sig_15 ) &&  (  err_14  && cfg_13  != core_9 ) |-> err_20 == err_4 ;endproperty \n property name; @(negedge core_clock_6) (  tx_3  || clk_15  && sig_15 ) &&  (  err_14  && cfg_13  != core_9 ) &&  (  rst_7  || sig_10  && reg_20 ) |-> clk_17 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "if (  rx_3  != auth_17 ) begin \n    rx_4 <= rx_18;\n    tx_11 <= hw_14;\n    if ( err_110  || tx_15  || cfg_9  && err_8 ) begin\n        hw_196 <= reg_4;\n        err_15 = err_11;\n    end\n        if ( tx_5 ) begin\n            core_1 = rst_11;\n            auth_14 = tx_13;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_16) (  rx_3  != auth_17 ) |-> rx_4 == rx_18 && tx_11 == hw_14 ;endproperty \n property name; @(negedge cpu_clock_16) (  rx_3  != auth_17 ) &&  (  err_110  || tx_15  || cfg_9  && err_8 ) |-> hw_196 == reg_4 && err_15 == err_11 ;endproperty \n property name; @(negedge cpu_clock_16) (  rx_3  != auth_17 ) &&  (  err_110  || tx_15  || cfg_9  && err_8 ) &&  (  tx_5 ) |-> core_1 == rst_11 && auth_14 == tx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "if (  auth_2  && clk_18  || auth_18 ) begin \n    auth_8 <= fsm_8;\n    if ( data_12  || core_19 ) begin\n        chip_96 = core_7;\n    end\n        if ( data_98 ) begin\n            auth_11 = hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_14) (  auth_2  && clk_18  || auth_18 ) |-> auth_8 == fsm_8 ;endproperty \n property name; @(negedge clk_osc_14) (  auth_2  && clk_18  || auth_18 ) &&  (  data_12  || core_19 ) |-> chip_96 == core_7 ;endproperty \n property name; @(negedge clk_osc_14) (  auth_2  && clk_18  || auth_18 ) &&  (  data_12  || core_19 ) &&  (  data_98 ) |-> auth_11 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_14"
    },
    {
        "Code": "if (  cfg_6  && cfg_12  != core_5 ) begin \n    rx_5 <= cfg_3;\n    if ( clk_3  || rst_14  != hw_10 ) begin\n        sig_172 = tx_6;\n    end\n        if ( chip_8 ) begin\n            rx_130 = rst_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_17) (  cfg_6  && cfg_12  != core_5 ) |-> rx_5 == cfg_3 ;endproperty \n property name; @(negedge clock_source_17) (  cfg_6  && cfg_12  != core_5 ) &&  (  clk_3  || rst_14  != hw_10 ) |-> sig_172 == tx_6 ;endproperty \n property name; @(negedge clock_source_17) (  cfg_6  && cfg_12  != core_5 ) &&  (  clk_3  || rst_14  != hw_10 ) &&  (  chip_8 ) |-> rx_130 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_17"
    },
    {
        "Code": "if (  rst_6  && rst_11  != auth_20 ) begin \n    tx_19 <= err_18;\n    if ( rst_14 ) begin\n        sig_19 = err_4;\n    end\n        if ( rst_11  || tx_9  || reg_9 ) begin\n            hw_9 = err_2;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_12) (  rst_6  && rst_11  != auth_20 ) |-> tx_19 == err_18 ;endproperty \n property name; @(negedge pll_clk_12) (  rst_6  && rst_11  != auth_20 ) &&  (  rst_14 ) |-> sig_19 == err_4 ;endproperty \n property name; @(negedge pll_clk_12) (  rst_6  && rst_11  != auth_20 ) &&  (  rst_14 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> hw_9 == err_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "if (  !cfg_18 ) begin \n    fsm_19 <= hw_6;\n    if ( data_7  != tx_19  || auth_3 ) begin\n        chip_1 = core_7;\n    end\n        if ( chip_1 ) begin\n            rx_9 <= hw_5;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_4) (  !cfg_18 ) |-> fsm_19 == hw_6 ;endproperty \n property name; @(posedge main_clk_4) (  !cfg_18 ) &&  (  data_7  != tx_19  || auth_3 ) |-> chip_1 == core_7 ;endproperty \n property name; @(posedge main_clk_4) (  !cfg_18 ) &&  (  data_7  != tx_19  || auth_3 ) &&  (  chip_1 ) |-> rx_9 == hw_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_4"
    },
    {
        "Code": "if (  rx_4  != err_2 ) begin \n    fsm_2 <= cfg_2;\n    if ( chip_1  || auth_15  != fsm_8 ) begin\n        reg_13 = reg_14;\n    end\n        if ( rst_116  && data_3  || data_12 ) begin\n            core_15 = err_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_11) (  rx_4  != err_2 ) |-> fsm_2 == cfg_2 ;endproperty \n property name; @(posedge clk_enable_11) (  rx_4  != err_2 ) &&  (  chip_1  || auth_15  != fsm_8 ) |-> reg_13 == reg_14 ;endproperty \n property name; @(posedge clk_enable_11) (  rx_4  != err_2 ) &&  (  chip_1  || auth_15  != fsm_8 ) &&  (  rst_116  && data_3  || data_12 ) |-> core_15 == err_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_11"
    },
    {
        "Code": "if (  err_5  != core_7  || sig_11 ) begin \n    err_2 = data_4;\n    reg_2 = fsm_6;\n    cfg_76 <= rx_1;\n    if ( hw_13  && err_16 ) begin\n        sig_13 <= tx_20;\n        rx_20 <= rst_8;\n        auth_17 = fsm_17;\n    end\n        if ( rx_20  && fsm_3  && reg_16  != sig_15 ) begin\n            tx_10 = clk_8;\n            cfg_16 = err_16;\n            core_11 = reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_7) (  err_5  != core_7  || sig_11 ) |-> err_2 == data_4 && reg_2 == fsm_6 && cfg_76 == rx_1 ;endproperty \n property name; @(posedge core_clock_7) (  err_5  != core_7  || sig_11 ) &&  (  hw_13  && err_16 ) |-> sig_13 == tx_20 && rx_20 == rst_8 && auth_17 == fsm_17 ;endproperty \n property name; @(posedge core_clock_7) (  err_5  != core_7  || sig_11 ) &&  (  hw_13  && err_16 ) &&  (  rx_20  && fsm_3  && reg_16  != sig_15 ) |-> tx_10 == clk_8 && cfg_16 == err_16 && core_11 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_7"
    },
    {
        "Code": "if (  chip_17  || err_2 ) begin \n    sig_13 <= cfg_8;\n    if ( auth_14  && rst_19  || tx_3  != sig_6 ) begin\n        data_1 = tx_4;\n    end\n        if ( rst_12  || data_14 ) begin\n            reg_36 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_13) (  chip_17  || err_2 ) |-> sig_13 == cfg_8 ;endproperty \n property name; @(negedge fast_clk_13) (  chip_17  || err_2 ) &&  (  auth_14  && rst_19  || tx_3  != sig_6 ) |-> data_1 == tx_4 ;endproperty \n property name; @(negedge fast_clk_13) (  chip_17  || err_2 ) &&  (  auth_14  && rst_19  || tx_3  != sig_6 ) &&  (  rst_12  || data_14 ) |-> reg_36 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_13"
    },
    {
        "Code": "if (  !reg_8 ) begin \n    auth_20 <= cfg_10;\n    data_9 <= clk_2;\n    err_1 <= tx_200;\n    if ( rx_20  && fsm_12  && reg_16  != sig_15 ) begin\n        sig_19 <= core_2;\n        hw_2 = data_8;\n        fsm_17 <= sig_2;\n    end\n        if ( err_8  && fsm_3  && core_18 ) begin\n            data_120 <= rx_17;\n            data_5 = cfg_11;\n            data_19 <= data_17;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_17) (  !reg_8 ) |-> auth_20 == cfg_10 && data_9 == clk_2 && err_1 == tx_200 ;endproperty \n property name; @(posedge fast_clk_17) (  !reg_8 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) |-> sig_19 == core_2 && hw_2 == data_8 && fsm_17 == sig_2 ;endproperty \n property name; @(posedge fast_clk_17) (  !reg_8 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) &&  (  err_8  && fsm_3  && core_18 ) |-> data_120 == rx_17 && data_5 == cfg_11 && data_19 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_17"
    },
    {
        "Code": "if (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) begin \n    hw_9 = hw_1;\n    core_5 = err_11;\n    if ( rx_10  != tx_13 ) begin\n        reg_16 <= auth_4;\n        data_13 = tx_2;\n    end\n        if ( rst_129  != data_6 ) begin\n            sig_172 <= rst_19;\n            err_15 = rx_17;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_10) (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) |-> hw_9 == hw_1 && core_5 == err_11 ;endproperty \n property name; @(posedge pll_clk_10) (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) &&  (  rx_10  != tx_13 ) |-> reg_16 == auth_4 && data_13 == tx_2 ;endproperty \n property name; @(posedge pll_clk_10) (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) &&  (  rx_10  != tx_13 ) &&  (  rst_129  != data_6 ) |-> sig_172 == rst_19 && err_15 == rx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_10"
    },
    {
        "Code": "if (  rx_11  && data_10  || sig_10 ) begin \n    tx_14 = auth_8;\n    if ( hw_7  && hw_18  || auth_15 ) begin\n        fsm_8 = data_8;\n    end\n        if ( data_8  && cfg_6  && clk_13 ) begin\n            clk_12 <= cfg_15;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_19) (  rx_11  && data_10  || sig_10 ) |-> tx_14 == auth_8 ;endproperty \n property name; @(negedge cpu_clock_19) (  rx_11  && data_10  || sig_10 ) &&  (  hw_7  && hw_18  || auth_15 ) |-> fsm_8 == data_8 ;endproperty \n property name; @(negedge cpu_clock_19) (  rx_11  && data_10  || sig_10 ) &&  (  hw_7  && hw_18  || auth_15 ) &&  (  data_8  && cfg_6  && clk_13 ) |-> clk_12 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_19"
    },
    {
        "Code": "if (  clk_15  != reg_13  || data_3 ) begin \n    tx_6 <= auth_2;\n    cfg_116 <= err_18;\n    if ( sig_85 ) begin\n        sig_5 <= fsm_7;\n        reg_16 = chip_3;\n    end\n        if ( rx_5  && auth_3  || cfg_1 ) begin\n            hw_8 <= core_9;\n            clk_3 <= rx_5;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_11) (  clk_15  != reg_13  || data_3 ) |-> tx_6 == auth_2 && cfg_116 == err_18 ;endproperty \n property name; @(negedge pll_clk_11) (  clk_15  != reg_13  || data_3 ) &&  (  sig_85 ) |-> sig_5 == fsm_7 && reg_16 == chip_3 ;endproperty \n property name; @(negedge pll_clk_11) (  clk_15  != reg_13  || data_3 ) &&  (  sig_85 ) &&  (  rx_5  && auth_3  || cfg_1 ) |-> hw_8 == core_9 && clk_3 == rx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_11"
    },
    {
        "Code": "if (  chip_10  && sig_14  != sig_12 ) begin \n    tx_1 = tx_3;\n    err_50 <= clk_14;\n    rst_7 = chip_17;\n    if ( fsm_3  || rst_9  != core_10 ) begin\n        cfg_183 <= err_14;\n        rx_8 <= core_1;\n        clk_12 = core_4;\n    end\n        if ( core_12 ) begin\n            rx_1 = reg_5;\n            tx_14 = chip_10;\n            rx_12 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_1) (  chip_10  && sig_14  != sig_12 ) |-> tx_1 == tx_3 && err_50 == clk_14 && rst_7 == chip_17 ;endproperty \n property name; @(negedge main_clk_1) (  chip_10  && sig_14  != sig_12 ) &&  (  fsm_3  || rst_9  != core_10 ) |-> cfg_183 == err_14 && rx_8 == core_1 && clk_12 == core_4 ;endproperty \n property name; @(negedge main_clk_1) (  chip_10  && sig_14  != sig_12 ) &&  (  fsm_3  || rst_9  != core_10 ) &&  (  core_12 ) |-> rx_1 == reg_5 && tx_14 == chip_10 && rx_12 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_1"
    },
    {
        "Code": "if (  hw_8 ) begin \n    err_6 <= rx_5;\n    data_2 = rx_115;\n    if ( sig_1515  != err_3  && reg_9  != rst_152 ) begin\n        fsm_16 = hw_5;\n        data_16 <= reg_20;\n    end\n        if ( auth_10 ) begin\n            tx_10 <= sig_14;\n            rst_14 = tx_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_2) (  hw_8 ) |-> err_6 == rx_5 && data_2 == rx_115 ;endproperty \n property name; @(negedge clk_reset_2) (  hw_8 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) |-> fsm_16 == hw_5 && data_16 == reg_20 ;endproperty \n property name; @(negedge clk_reset_2) (  hw_8 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) &&  (  auth_10 ) |-> tx_10 == sig_14 && rst_14 == tx_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_2"
    },
    {
        "Code": "if (  rst_8 ) begin \n    err_5 <= reg_8;\n    data_16 = auth_2;\n    data_15 = hw_9;\n    if ( chip_5 ) begin\n        reg_10 = rst_19;\n        reg_19 <= data_6;\n        rx_7 <= auth_13;\n    end\n        if ( err_7  || hw_16 ) begin\n            tx_19 = reg_8;\n            hw_9 = sig_16;\n            fsm_4 = clk_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_11) (  rst_8 ) |-> err_5 == reg_8 && data_16 == auth_2 && data_15 == hw_9 ;endproperty \n property name; @(negedge clk_signal_11) (  rst_8 ) &&  (  chip_5 ) |-> reg_10 == rst_19 && reg_19 == data_6 && rx_7 == auth_13 ;endproperty \n property name; @(negedge clk_signal_11) (  rst_8 ) &&  (  chip_5 ) &&  (  err_7  || hw_16 ) |-> tx_19 == reg_8 && hw_9 == sig_16 && fsm_4 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "if (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) begin \n    clk_13 = tx_16;\n    fsm_11 <= hw_9;\n    if ( rx_6  || fsm_9 ) begin\n        reg_18 <= sig_1;\n        sig_7 = core_2;\n    end\n        if ( hw_1 ) begin\n            core_16 <= err_18;\n            tx_1 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_6) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) |-> clk_13 == tx_16 && fsm_11 == hw_9 ;endproperty \n property name; @(negedge ref_clk_6) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) &&  (  rx_6  || fsm_9 ) |-> reg_18 == sig_1 && sig_7 == core_2 ;endproperty \n property name; @(negedge ref_clk_6) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) &&  (  rx_6  || fsm_9 ) &&  (  hw_1 ) |-> core_16 == err_18 && tx_1 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "if ( !rst_8 ) begin \n    cfg_3 = rx_3;\n    sig_1 <= fsm_8;\n    core_10 <= fsm_8;\n    if ( reg_19  || auth_8 ) begin\n        auth_12 = auth_19;\n        hw_13 <= clk_17;\n        data_16 = clk_17;\n    end\n        if ( hw_20  != auth_5  && sig_96 ) begin\n            hw_18 <= data_12;\n            sig_63 <= chip_7;\n            clk_14 = rst_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) ( !rst_8 ) |-> cfg_3 == rx_3 && sig_1 == fsm_8 && core_10 == fsm_8 ;endproperty \n property name; @(negedge pll_clk_1) ( !rst_8 ) &&  (  reg_19  || auth_8 ) |-> auth_12 == auth_19 && hw_13 == clk_17 && data_16 == clk_17 ;endproperty \n property name; @(negedge pll_clk_1) ( !rst_8 ) &&  (  reg_19  || auth_8 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> hw_18 == data_12 && sig_63 == chip_7 && clk_14 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if ( !rst_11 ) begin \n    core_112 <= hw_6;\n    clk_20 <= data_16;\n    if ( fsm_4  && data_10  || err_1  && rx_11 ) begin\n        hw_17 <= reg_9;\n        auth_11 = auth_12;\n    end\n        if ( cfg_17 ) begin\n            chip_79 <= tx_11;\n            clk_11 = core_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_15) ( !rst_11 ) |-> core_112 == hw_6 && clk_20 == data_16 ;endproperty \n property name; @(negedge clk_gen_15) ( !rst_11 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) |-> hw_17 == reg_9 && auth_11 == auth_12 ;endproperty \n property name; @(negedge clk_gen_15) ( !rst_11 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) &&  (  cfg_17 ) |-> chip_79 == tx_11 && clk_11 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "if (  core_8  && rst_16  && err_3 ) begin \n    cfg_11 <= cfg_4;\n    cfg_7 <= fsm_10;\n    auth_120 <= reg_3;\n    if ( hw_11 ) begin\n        chip_18 = rx_9;\n        rx_18 <= auth_12;\n        hw_18 = cfg_19;\n    end\n        if ( err_5  || reg_16 ) begin\n            reg_15 = rst_8;\n            auth_17 <= reg_2;\n            data_10 <= cfg_9;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_7) (  core_8  && rst_16  && err_3 ) |-> cfg_11 == cfg_4 && cfg_7 == fsm_10 && auth_120 == reg_3 ;endproperty \n property name; @(negedge bus_clock_7) (  core_8  && rst_16  && err_3 ) &&  (  hw_11 ) |-> chip_18 == rx_9 && rx_18 == auth_12 && hw_18 == cfg_19 ;endproperty \n property name; @(negedge bus_clock_7) (  core_8  && rst_16  && err_3 ) &&  (  hw_11 ) &&  (  err_5  || reg_16 ) |-> reg_15 == rst_8 && auth_17 == reg_2 && data_10 == cfg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "if (  hw_18  && auth_20  || cfg_8 ) begin \n    auth_10 <= data_4;\n    cfg_14 = chip_7;\n    err_195 = auth_6;\n    if ( data_9 ) begin\n        chip_110 <= fsm_12;\n        cfg_17 <= core_10;\n        core_11 <= chip_9;\n    end\n        if ( reg_7  != clk_15  || hw_16 ) begin\n            reg_9 <= cfg_15;\n            hw_38 = clk_2;\n            tx_18 <= rst_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_9) (  hw_18  && auth_20  || cfg_8 ) |-> auth_10 == data_4 && cfg_14 == chip_7 && err_195 == auth_6 ;endproperty \n property name; @(posedge clk_in_9) (  hw_18  && auth_20  || cfg_8 ) &&  (  data_9 ) |-> chip_110 == fsm_12 && cfg_17 == core_10 && core_11 == chip_9 ;endproperty \n property name; @(posedge clk_in_9) (  hw_18  && auth_20  || cfg_8 ) &&  (  data_9 ) &&  (  reg_7  != clk_15  || hw_16 ) |-> reg_9 == cfg_15 && hw_38 == clk_2 && tx_18 == rst_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_9"
    },
    {
        "Code": "if (  rst_14  != sig_13  && data_16 ) begin \n    clk_120 <= sig_14;\n    auth_17 <= clk_15;\n    fsm_13 <= data_4;\n    if ( reg_12  != clk_9  && clk_15  || chip_12 ) begin\n        clk_11 <= core_10;\n        cfg_12 = data_12;\n        rx_3 <= reg_14;\n    end\n        if ( auth_13  || clk_6  && data_8  && sig_12 ) begin\n            clk_27 <= chip_4;\n            fsm_6 <= clk_19;\n            tx_6 = auth_8;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_9) (  rst_14  != sig_13  && data_16 ) |-> clk_120 == sig_14 && auth_17 == clk_15 && fsm_13 == data_4 ;endproperty \n property name; @(posedge sys_clk_9) (  rst_14  != sig_13  && data_16 ) &&  (  reg_12  != clk_9  && clk_15  || chip_12 ) |-> clk_11 == core_10 && cfg_12 == data_12 && rx_3 == reg_14 ;endproperty \n property name; @(posedge sys_clk_9) (  rst_14  != sig_13  && data_16 ) &&  (  reg_12  != clk_9  && clk_15  || chip_12 ) &&  (  auth_13  || clk_6  && data_8  && sig_12 ) |-> clk_27 == chip_4 && fsm_6 == clk_19 && tx_6 == auth_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_9"
    },
    {
        "Code": "if (  data_16 ) begin \n    tx_13 <= rx_7;\n    if ( err_2  && clk_16  && clk_7 ) begin\n        auth_9 <= chip_17;\n    end\n        if ( sig_16 ) begin\n            cfg_14 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_13) (  data_16 ) |-> tx_13 == rx_7 ;endproperty \n property name; @(posedge clk_gen_13) (  data_16 ) &&  (  err_2  && clk_16  && clk_7 ) |-> auth_9 == chip_17 ;endproperty \n property name; @(posedge clk_gen_13) (  data_16 ) &&  (  err_2  && clk_16  && clk_7 ) &&  (  sig_16 ) |-> cfg_14 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_13"
    },
    {
        "Code": "if (  tx_15  && clk_19  || tx_3 ) begin \n    clk_20 = chip_20;\n    core_75 <= reg_15;\n    if ( chip_7  && data_2  && cfg_8  && rx_6 ) begin\n        reg_12 <= reg_19;\n        fsm_114 = rst_6;\n    end\n        if ( err_11  && clk_9  != rst_111 ) begin\n            data_2 = fsm_3;\n            tx_11 <= tx_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_15) (  tx_15  && clk_19  || tx_3 ) |-> clk_20 == chip_20 && core_75 == reg_15 ;endproperty \n property name; @(negedge clk_out_15) (  tx_15  && clk_19  || tx_3 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) |-> reg_12 == reg_19 && fsm_114 == rst_6 ;endproperty \n property name; @(negedge clk_out_15) (  tx_15  && clk_19  || tx_3 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) &&  (  err_11  && clk_9  != rst_111 ) |-> data_2 == fsm_3 && tx_11 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "if (  rx_10  != clk_5  && sig_5  && fsm_2 ) begin \n    err_7 = err_2;\n    hw_4 = clk_12;\n    clk_18 = chip_3;\n    if ( clk_15  && fsm_12  && rst_5 ) begin\n        chip_9 = fsm_17;\n        hw_79 <= sig_16;\n        err_1 = sig_18;\n    end\n        if ( reg_12  != clk_9  && clk_15  || chip_12 ) begin\n            rx_125 <= err_7;\n            rst_18 = sig_16;\n            chip_3 = sig_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_15) (  rx_10  != clk_5  && sig_5  && fsm_2 ) |-> err_7 == err_2 && hw_4 == clk_12 && clk_18 == chip_3 ;endproperty \n property name; @(posedge clk_in_15) (  rx_10  != clk_5  && sig_5  && fsm_2 ) &&  (  clk_15  && fsm_12  && rst_5 ) |-> chip_9 == fsm_17 && hw_79 == sig_16 && err_1 == sig_18 ;endproperty \n property name; @(posedge clk_in_15) (  rx_10  != clk_5  && sig_5  && fsm_2 ) &&  (  clk_15  && fsm_12  && rst_5 ) &&  (  reg_12  != clk_9  && clk_15  || chip_12 ) |-> rx_125 == err_7 && rst_18 == sig_16 && chip_3 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "if (  hw_16  || fsm_7 ) begin \n    core_112 <= rx_17;\n    hw_8 = rx_18;\n    if ( tx_2  || chip_20  && clk_18  || auth_8 ) begin\n        err_3 <= auth_3;\n        rst_14 = rx_13;\n    end\n        if ( auth_8  || sig_19  && rst_13 ) begin\n            err_17 <= err_18;\n            tx_117 <= chip_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_16) (  hw_16  || fsm_7 ) |-> core_112 == rx_17 && hw_8 == rx_18 ;endproperty \n property name; @(negedge clock_ctrl_16) (  hw_16  || fsm_7 ) &&  (  tx_2  || chip_20  && clk_18  || auth_8 ) |-> err_3 == auth_3 && rst_14 == rx_13 ;endproperty \n property name; @(negedge clock_ctrl_16) (  hw_16  || fsm_7 ) &&  (  tx_2  || chip_20  && clk_18  || auth_8 ) &&  (  auth_8  || sig_19  && rst_13 ) |-> err_17 == err_18 && tx_117 == chip_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_16"
    },
    {
        "Code": "if (  core_17  && reg_8  != err_18  && fsm_3 ) begin \n    rst_4 = fsm_12;\n    if ( rx_13 ) begin\n        sig_9 = fsm_1;\n    end\n        if ( core_63  || tx_66  || auth_7 ) begin\n            fsm_9 = err_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_1) (  core_17  && reg_8  != err_18  && fsm_3 ) |-> rst_4 == fsm_12 ;endproperty \n property name; @(posedge clk_in_1) (  core_17  && reg_8  != err_18  && fsm_3 ) &&  (  rx_13 ) |-> sig_9 == fsm_1 ;endproperty \n property name; @(posedge clk_in_1) (  core_17  && reg_8  != err_18  && fsm_3 ) &&  (  rx_13 ) &&  (  core_63  || tx_66  || auth_7 ) |-> fsm_9 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "if (  fsm_15  != chip_4 ) begin \n    rst_2 <= auth_12;\n    if ( tx_13  && rst_1  != fsm_7 ) begin\n        cfg_9 <= clk_10;\n    end\n        if ( rst_11  || tx_9  || reg_9 ) begin\n            rst_10 = rx_11;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_10) (  fsm_15  != chip_4 ) |-> rst_2 == auth_12 ;endproperty \n property name; @(negedge core_clock_10) (  fsm_15  != chip_4 ) &&  (  tx_13  && rst_1  != fsm_7 ) |-> cfg_9 == clk_10 ;endproperty \n property name; @(negedge core_clock_10) (  fsm_15  != chip_4 ) &&  (  tx_13  && rst_1  != fsm_7 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> rst_10 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_10"
    },
    {
        "Code": "if (  hw_15 ) begin \n    auth_17 = tx_2;\n    if ( data_8  && cfg_9  && clk_13 ) begin\n        rst_52 = hw_8;\n    end\n        if ( rst_11  != reg_19 ) begin\n            core_17 = hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_9) (  hw_15 ) |-> auth_17 == tx_2 ;endproperty \n property name; @(posedge clk_enable_9) (  hw_15 ) &&  (  data_8  && cfg_9  && clk_13 ) |-> rst_52 == hw_8 ;endproperty \n property name; @(posedge clk_enable_9) (  hw_15 ) &&  (  data_8  && cfg_9  && clk_13 ) &&  (  rst_11  != reg_19 ) |-> core_17 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "if (  reg_3  && tx_15  || data_5  && fsm_12 ) begin \n    rx_15 <= reg_12;\n    if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n        tx_16 = sig_6;\n    end\n        if ( core_1  != tx_12  && cfg_14 ) begin\n            rx_13 <= cfg_7;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_11) (  reg_3  && tx_15  || data_5  && fsm_12 ) |-> rx_15 == reg_12 ;endproperty \n property name; @(posedge clock_ctrl_11) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> tx_16 == sig_6 ;endproperty \n property name; @(posedge clock_ctrl_11) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) &&  (  core_1  != tx_12  && cfg_14 ) |-> rx_13 == cfg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "if (  clk_12  != core_20 ) begin \n    tx_9 = rx_10;\n    if ( chip_14  != core_10 ) begin\n        clk_6 <= reg_18;\n    end\n        if ( chip_20  && cfg_9  && clk_15 ) begin\n            reg_13 = fsm_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_4) (  clk_12  != core_20 ) |-> tx_9 == rx_10 ;endproperty \n property name; @(negedge clk_signal_4) (  clk_12  != core_20 ) &&  (  chip_14  != core_10 ) |-> clk_6 == reg_18 ;endproperty \n property name; @(negedge clk_signal_4) (  clk_12  != core_20 ) &&  (  chip_14  != core_10 ) &&  (  chip_20  && cfg_9  && clk_15 ) |-> reg_13 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_4"
    },
    {
        "Code": "if (  !reg_9 ) begin \n    clk_8 <= err_4;\n    if ( sig_85 ) begin\n        clk_120 = rst_12;\n    end\n        if ( hw_1  || fsm_17  || clk_11 ) begin\n            sig_15 = rst_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_6) (  !reg_9 ) |-> clk_8 == err_4 ;endproperty \n property name; @(negedge clk_out_6) (  !reg_9 ) &&  (  sig_85 ) |-> clk_120 == rst_12 ;endproperty \n property name; @(negedge clk_out_6) (  !reg_9 ) &&  (  sig_85 ) &&  (  hw_1  || fsm_17  || clk_11 ) |-> sig_15 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "if (  fsm_1  || tx_18  != auth_12  || reg_8 ) begin \n    sig_2 = reg_1;\n    reg_4 = data_4;\n    auth_2 = data_3;\n    if ( core_3  != data_8  && reg_15 ) begin\n        auth_1 = chip_7;\n        hw_15 = cfg_13;\n        sig_9 <= sig_12;\n    end\n        if ( core_14  || data_18  != clk_5  || hw_14 ) begin\n            auth_9 = data_1;\n            rst_19 <= core_14;\n            reg_12 <= hw_1;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_12) (  fsm_1  || tx_18  != auth_12  || reg_8 ) |-> sig_2 == reg_1 && reg_4 == data_4 && auth_2 == data_3 ;endproperty \n property name; @(negedge ref_clk_12) (  fsm_1  || tx_18  != auth_12  || reg_8 ) &&  (  core_3  != data_8  && reg_15 ) |-> auth_1 == chip_7 && hw_15 == cfg_13 && sig_9 == sig_12 ;endproperty \n property name; @(negedge ref_clk_12) (  fsm_1  || tx_18  != auth_12  || reg_8 ) &&  (  core_3  != data_8  && reg_15 ) &&  (  core_14  || data_18  != clk_5  || hw_14 ) |-> auth_9 == data_1 && rst_19 == core_14 && reg_12 == hw_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "if (  chip_9  || chip_6  != sig_10  && rx_1 ) begin \n    sig_32 <= clk_2;\n    if ( sig_1  || chip_5 ) begin\n        reg_1 = auth_6;\n    end\n        if ( fsm_20  && sig_20  || err_20 ) begin\n            cfg_18 = cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_15) (  chip_9  || chip_6  != sig_10  && rx_1 ) |-> sig_32 == clk_2 ;endproperty \n property name; @(posedge cpu_clock_15) (  chip_9  || chip_6  != sig_10  && rx_1 ) &&  (  sig_1  || chip_5 ) |-> reg_1 == auth_6 ;endproperty \n property name; @(posedge cpu_clock_15) (  chip_9  || chip_6  != sig_10  && rx_1 ) &&  (  sig_1  || chip_5 ) &&  (  fsm_20  && sig_20  || err_20 ) |-> cfg_18 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "if (  rx_9  && reg_6  && sig_17 ) begin \n    tx_7 <= clk_16;\n    if ( err_8  && fsm_10  && core_18 ) begin\n        rst_1 = clk_3;\n    end\n        if ( sig_19  && err_19  && tx_3 ) begin\n            fsm_8 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_8) (  rx_9  && reg_6  && sig_17 ) |-> tx_7 == clk_16 ;endproperty \n property name; @(posedge bus_clock_8) (  rx_9  && reg_6  && sig_17 ) &&  (  err_8  && fsm_10  && core_18 ) |-> rst_1 == clk_3 ;endproperty \n property name; @(posedge bus_clock_8) (  rx_9  && reg_6  && sig_17 ) &&  (  err_8  && fsm_10  && core_18 ) &&  (  sig_19  && err_19  && tx_3 ) |-> fsm_8 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "if ( !rx_12 ) begin \n    data_9 <= clk_19;\n    if ( clk_3  || rst_113  != hw_10 ) begin\n        clk_8 = hw_9;\n    end\n        if ( core_22 ) begin\n            chip_79 <= rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_13) ( !rx_12 ) |-> data_9 == clk_19 ;endproperty \n property name; @(negedge ref_clk_13) ( !rx_12 ) &&  (  clk_3  || rst_113  != hw_10 ) |-> clk_8 == hw_9 ;endproperty \n property name; @(negedge ref_clk_13) ( !rx_12 ) &&  (  clk_3  || rst_113  != hw_10 ) &&  (  core_22 ) |-> chip_79 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_13"
    },
    {
        "Code": "if (  err_10  && hw_6 ) begin \n    reg_2 <= sig_11;\n    if ( tx_119 ) begin\n        auth_13 = rx_15;\n    end\n        if ( chip_111  && rst_15 ) begin\n            hw_196 <= cfg_7;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_7) (  err_10  && hw_6 ) |-> reg_2 == sig_11 ;endproperty \n property name; @(posedge sys_clk_7) (  err_10  && hw_6 ) &&  (  tx_119 ) |-> auth_13 == rx_15 ;endproperty \n property name; @(posedge sys_clk_7) (  err_10  && hw_6 ) &&  (  tx_119 ) &&  (  chip_111  && rst_15 ) |-> hw_196 == cfg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "if (  rst_9  != fsm_10  || auth_2  != rst_13 ) begin \n    hw_9 = tx_19;\n    hw_10 <= reg_6;\n    if ( reg_10  || tx_10  || core_12  && chip_6 ) begin\n        reg_20 = hw_2;\n        fsm_1 <= clk_115;\n    end\n        if ( tx_115  != reg_14  || clk_15  != sig_5 ) begin\n            cfg_2 = cfg_3;\n            rx_13 <= clk_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_19) (  rst_9  != fsm_10  || auth_2  != rst_13 ) |-> hw_9 == tx_19 && hw_10 == reg_6 ;endproperty \n property name; @(posedge clock_ctrl_19) (  rst_9  != fsm_10  || auth_2  != rst_13 ) &&  (  reg_10  || tx_10  || core_12  && chip_6 ) |-> reg_20 == hw_2 && fsm_1 == clk_115 ;endproperty \n property name; @(posedge clock_ctrl_19) (  rst_9  != fsm_10  || auth_2  != rst_13 ) &&  (  reg_10  || tx_10  || core_12  && chip_6 ) &&  (  tx_115  != reg_14  || clk_15  != sig_5 ) |-> cfg_2 == cfg_3 && rx_13 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "if (  cfg_10 ) begin \n    rx_12 = err_11;\n    chip_96 = auth_18;\n    data_13 <= clk_17;\n    if ( reg_7 ) begin\n        hw_38 = hw_9;\n        cfg_13 <= chip_10;\n        tx_15 <= reg_12;\n    end\n        if ( hw_13  && chip_17 ) begin\n            hw_6 = fsm_15;\n            sig_19 = reg_4;\n            data_120 <= err_16;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_5) (  cfg_10 ) |-> rx_12 == err_11 && chip_96 == auth_18 && data_13 == clk_17 ;endproperty \n property name; @(negedge mem_clock_5) (  cfg_10 ) &&  (  reg_7 ) |-> hw_38 == hw_9 && cfg_13 == chip_10 && tx_15 == reg_12 ;endproperty \n property name; @(negedge mem_clock_5) (  cfg_10 ) &&  (  reg_7 ) &&  (  hw_13  && chip_17 ) |-> hw_6 == fsm_15 && sig_19 == reg_4 && data_120 == err_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_5"
    },
    {
        "Code": "if (  err_9  && core_17 ) begin \n    tx_112 = data_85;\n    hw_8 <= hw_6;\n    if ( rx_6  || fsm_9 ) begin\n        auth_120 <= data_8;\n        reg_7 = data_4;\n    end\n        if ( sig_3  != data_2  && rx_20  && rx_4 ) begin\n            rx_4 = tx_8;\n            hw_9 = rx_17;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_16) (  err_9  && core_17 ) |-> tx_112 == data_85 && hw_8 == hw_6 ;endproperty \n property name; @(posedge core_clock_16) (  err_9  && core_17 ) &&  (  rx_6  || fsm_9 ) |-> auth_120 == data_8 && reg_7 == data_4 ;endproperty \n property name; @(posedge core_clock_16) (  err_9  && core_17 ) &&  (  rx_6  || fsm_9 ) &&  (  sig_3  != data_2  && rx_20  && rx_4 ) |-> rx_4 == tx_8 && hw_9 == rx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "if (  fsm_20 ) begin \n    fsm_18 = clk_7;\n    rx_10 = rx_13;\n    err_16 <= rst_12;\n    if ( core_140  || sig_140  != data_15 ) begin\n        rst_1 = rx_15;\n        cfg_183 <= chip_7;\n        fsm_5 <= cfg_16;\n    end\n        if ( chip_2  != auth_10  && auth_16 ) begin\n            hw_3 = err_5;\n            hw_11 = reg_3;\n            chip_12 = chip_14;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_18) (  fsm_20 ) |-> fsm_18 == clk_7 && rx_10 == rx_13 && err_16 == rst_12 ;endproperty \n property name; @(posedge core_clock_18) (  fsm_20 ) &&  (  core_140  || sig_140  != data_15 ) |-> rst_1 == rx_15 && cfg_183 == chip_7 && fsm_5 == cfg_16 ;endproperty \n property name; @(posedge core_clock_18) (  fsm_20 ) &&  (  core_140  || sig_140  != data_15 ) &&  (  chip_2  != auth_10  && auth_16 ) |-> hw_3 == err_5 && hw_11 == reg_3 && chip_12 == chip_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "if (  clk_20 ) begin \n    cfg_11 <= reg_13;\n    if ( reg_10  || tx_10  || core_12  && chip_6 ) begin\n        data_116 = auth_13;\n    end\n        if ( auth_3 ) begin\n            chip_96 <= hw_4;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_6) (  clk_20 ) |-> cfg_11 == reg_13 ;endproperty \n property name; @(negedge ref_clk_6) (  clk_20 ) &&  (  reg_10  || tx_10  || core_12  && chip_6 ) |-> data_116 == auth_13 ;endproperty \n property name; @(negedge ref_clk_6) (  clk_20 ) &&  (  reg_10  || tx_10  || core_12  && chip_6 ) &&  (  auth_3 ) |-> chip_96 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "if (  cfg_17  || data_4 ) begin \n    rx_8 = err_11;\n    core_7 = fsm_17;\n    clk_120 <= auth_8;\n    if ( rx_1  != chip_9  && hw_70 ) begin\n        data_3 = data_4;\n        hw_1 <= err_15;\n        core_1 = err_9;\n    end\n        if ( hw_2  || rx_7  || core_15  != core_9 ) begin\n            hw_17 <= tx_2;\n            reg_15 <= chip_6;\n            fsm_3 <= rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_20) (  cfg_17  || data_4 ) |-> rx_8 == err_11 && core_7 == fsm_17 && clk_120 == auth_8 ;endproperty \n property name; @(posedge clock_ctrl_20) (  cfg_17  || data_4 ) &&  (  rx_1  != chip_9  && hw_70 ) |-> data_3 == data_4 && hw_1 == err_15 && core_1 == err_9 ;endproperty \n property name; @(posedge clock_ctrl_20) (  cfg_17  || data_4 ) &&  (  rx_1  != chip_9  && hw_70 ) &&  (  hw_2  || rx_7  || core_15  != core_9 ) |-> hw_17 == tx_2 && reg_15 == chip_6 && fsm_3 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_20"
    },
    {
        "Code": "if (  cfg_4  && rst_5  != hw_14  || cfg_16 ) begin \n    tx_9 <= hw_15;\n    tx_7 <= auth_20;\n    reg_115 = hw_1;\n    if ( fsm_7  != reg_17  || err_13 ) begin\n        tx_15 <= auth_13;\n        hw_10 <= clk_9;\n        clk_17 = hw_9;\n    end\n        if ( tx_2  && fsm_52 ) begin\n            err_20 = clk_2;\n            tx_3 <= rx_18;\n            chip_5 = fsm_16;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_15) (  cfg_4  && rst_5  != hw_14  || cfg_16 ) |-> tx_9 == hw_15 && tx_7 == auth_20 && reg_115 == hw_1 ;endproperty \n property name; @(negedge bus_clock_15) (  cfg_4  && rst_5  != hw_14  || cfg_16 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> tx_15 == auth_13 && hw_10 == clk_9 && clk_17 == hw_9 ;endproperty \n property name; @(negedge bus_clock_15) (  cfg_4  && rst_5  != hw_14  || cfg_16 ) &&  (  fsm_7  != reg_17  || err_13 ) &&  (  tx_2  && fsm_52 ) |-> err_20 == clk_2 && tx_3 == rx_18 && chip_5 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "if (  chip_17 ) begin \n    chip_2 = tx_3;\n    if ( clk_7  && hw_5 ) begin\n        fsm_14 <= cfg_13;\n    end\n        if ( core_8  && err_8  || rst_14 ) begin\n            cfg_208 <= tx_200;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_18) (  chip_17 ) |-> chip_2 == tx_3 ;endproperty \n property name; @(negedge sys_clk_18) (  chip_17 ) &&  (  clk_7  && hw_5 ) |-> fsm_14 == cfg_13 ;endproperty \n property name; @(negedge sys_clk_18) (  chip_17 ) &&  (  clk_7  && hw_5 ) &&  (  core_8  && err_8  || rst_14 ) |-> cfg_208 == tx_200 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "if (  fsm_8  != data_7 ) begin \n    chip_16 <= cfg_5;\n    core_2 <= chip_13;\n    if ( fsm_20  != tx_5  || auth_11 ) begin\n        fsm_5 <= core_5;\n        tx_1010 = auth_2;\n    end\n        if ( err_7  != chip_12  && auth_14  != rst_11 ) begin\n            rst_5 <= rx_20;\n            chip_96 = clk_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_19) (  fsm_8  != data_7 ) |-> chip_16 == cfg_5 && core_2 == chip_13 ;endproperty \n property name; @(posedge clk_osc_19) (  fsm_8  != data_7 ) &&  (  fsm_20  != tx_5  || auth_11 ) |-> fsm_5 == core_5 && tx_1010 == auth_2 ;endproperty \n property name; @(posedge clk_osc_19) (  fsm_8  != data_7 ) &&  (  fsm_20  != tx_5  || auth_11 ) &&  (  err_7  != chip_12  && auth_14  != rst_11 ) |-> rst_5 == rx_20 && chip_96 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "if (  hw_16  != sig_19  && fsm_6  != rst_18 ) begin \n    reg_15 <= reg_2;\n    data_5 = core_19;\n    sig_32 = chip_14;\n    if ( cfg_10  || hw_13 ) begin\n        core_19 <= rx_3;\n        sig_149 = core_1;\n        rx_15 <= err_6;\n    end\n        if ( rst_16  || core_11  || err_2 ) begin\n            rst_12 <= chip_15;\n            sig_16 = data_17;\n            err_16 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_19) (  hw_16  != sig_19  && fsm_6  != rst_18 ) |-> reg_15 == reg_2 && data_5 == core_19 && sig_32 == chip_14 ;endproperty \n property name; @(negedge clk_enable_19) (  hw_16  != sig_19  && fsm_6  != rst_18 ) &&  (  cfg_10  || hw_13 ) |-> core_19 == rx_3 && sig_149 == core_1 && rx_15 == err_6 ;endproperty \n property name; @(negedge clk_enable_19) (  hw_16  != sig_19  && fsm_6  != rst_18 ) &&  (  cfg_10  || hw_13 ) &&  (  rst_16  || core_11  || err_2 ) |-> rst_12 == chip_15 && sig_16 == data_17 && err_16 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "if (  sig_12  != reg_18  && cfg_18  && clk_6 ) begin \n    clk_13 <= auth_7;\n    if ( chip_5  && data_17  || rst_18 ) begin\n        reg_17 = reg_16;\n    end\n        if ( fsm_6  || rx_11  && err_7 ) begin\n            err_6 = err_10;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_13) (  sig_12  != reg_18  && cfg_18  && clk_6 ) |-> clk_13 == auth_7 ;endproperty \n property name; @(posedge sys_clk_13) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  chip_5  && data_17  || rst_18 ) |-> reg_17 == reg_16 ;endproperty \n property name; @(posedge sys_clk_13) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  chip_5  && data_17  || rst_18 ) &&  (  fsm_6  || rx_11  && err_7 ) |-> err_6 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_13"
    },
    {
        "Code": "if (  reg_4 ) begin \n    sig_10 = rx_9;\n    fsm_19 <= reg_7;\n    if ( auth_6  || fsm_2  != reg_13  && tx_6 ) begin\n        chip_13 = auth_5;\n        core_4 <= reg_8;\n    end\n        if ( cfg_13 ) begin\n            core_147 = err_14;\n            err_3 = clk_16;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_2) (  reg_4 ) |-> sig_10 == rx_9 && fsm_19 == reg_7 ;endproperty \n property name; @(posedge core_clock_2) (  reg_4 ) &&  (  auth_6  || fsm_2  != reg_13  && tx_6 ) |-> chip_13 == auth_5 && core_4 == reg_8 ;endproperty \n property name; @(posedge core_clock_2) (  reg_4 ) &&  (  auth_6  || fsm_2  != reg_13  && tx_6 ) &&  (  cfg_13 ) |-> core_147 == err_14 && err_3 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_2"
    },
    {
        "Code": "if (  auth_5  && rst_14  != reg_10  || sig_18 ) begin \n    core_118 = rst_4;\n    rst_15 <= sig_3;\n    if ( sig_17  != fsm_1  && core_16  != auth_10 ) begin\n        sig_9 = reg_18;\n        chip_16 <= tx_200;\n    end\n        if ( rst_10  != data_12 ) begin\n            core_19 = sig_4;\n            core_17 <= core_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_1) (  auth_5  && rst_14  != reg_10  || sig_18 ) |-> core_118 == rst_4 && rst_15 == sig_3 ;endproperty \n property name; @(posedge clk_out_1) (  auth_5  && rst_14  != reg_10  || sig_18 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) |-> sig_9 == reg_18 && chip_16 == tx_200 ;endproperty \n property name; @(posedge clk_out_1) (  auth_5  && rst_14  != reg_10  || sig_18 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) &&  (  rst_10  != data_12 ) |-> core_19 == sig_4 && core_17 == core_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "if (  cfg_7  != hw_14 ) begin \n    chip_1 <= err_10;\n    if ( err_11  && fsm_2  || rst_7 ) begin\n        chip_2 <= chip_17;\n    end\n        if ( auth_14  && rst_19  || tx_3  != sig_6 ) begin\n            err_195 <= rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_16) (  cfg_7  != hw_14 ) |-> chip_1 == err_10 ;endproperty \n property name; @(posedge clock_ctrl_16) (  cfg_7  != hw_14 ) &&  (  err_11  && fsm_2  || rst_7 ) |-> chip_2 == chip_17 ;endproperty \n property name; @(posedge clock_ctrl_16) (  cfg_7  != hw_14 ) &&  (  err_11  && fsm_2  || rst_7 ) &&  (  auth_14  && rst_19  || tx_3  != sig_6 ) |-> err_195 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "if (  fsm_2  && cfg_10 ) begin \n    err_50 = data_8;\n    fsm_17 = hw_10;\n    data_203 <= core_10;\n    if ( sig_19  && err_19  && tx_3 ) begin\n        fsm_26 <= fsm_19;\n        tx_4 = clk_14;\n        cfg_105 <= clk_7;\n    end\n        if ( chip_66 ) begin\n            rst_8 = sig_11;\n            data_19 <= sig_6;\n            hw_3 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_5) (  fsm_2  && cfg_10 ) |-> err_50 == data_8 && fsm_17 == hw_10 && data_203 == core_10 ;endproperty \n property name; @(negedge clock_ctrl_5) (  fsm_2  && cfg_10 ) &&  (  sig_19  && err_19  && tx_3 ) |-> fsm_26 == fsm_19 && tx_4 == clk_14 && cfg_105 == clk_7 ;endproperty \n property name; @(negedge clock_ctrl_5) (  fsm_2  && cfg_10 ) &&  (  sig_19  && err_19  && tx_3 ) &&  (  chip_66 ) |-> rst_8 == sig_11 && data_19 == sig_6 && hw_3 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_5"
    },
    {
        "Code": "if (  reg_1  && cfg_19 ) begin \n    chip_20 <= err_1;\n    if ( data_10 ) begin\n        auth_2 = rst_20;\n    end\n        if ( err_13  || tx_111  || cfg_9  && err_8 ) begin\n            rx_6 = sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_5) (  reg_1  && cfg_19 ) |-> chip_20 == err_1 ;endproperty \n property name; @(posedge clk_osc_5) (  reg_1  && cfg_19 ) &&  (  data_10 ) |-> auth_2 == rst_20 ;endproperty \n property name; @(posedge clk_osc_5) (  reg_1  && cfg_19 ) &&  (  data_10 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) |-> rx_6 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "if (  data_11  != cfg_15 ) begin \n    cfg_20 = data_17;\n    fsm_13 <= hw_19;\n    err_15 <= rx_14;\n    if ( sig_18  && auth_14  || hw_17 ) begin\n        cfg_11 = auth_4;\n        chip_15 <= chip_1;\n        fsm_3 = reg_6;\n    end\n        if ( err_20  || sig_1717 ) begin\n            sig_4 = hw_59;\n            err_7 <= auth_19;\n            reg_9 = chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_13) (  data_11  != cfg_15 ) |-> cfg_20 == data_17 && fsm_13 == hw_19 && err_15 == rx_14 ;endproperty \n property name; @(negedge clk_osc_13) (  data_11  != cfg_15 ) &&  (  sig_18  && auth_14  || hw_17 ) |-> cfg_11 == auth_4 && chip_15 == chip_1 && fsm_3 == reg_6 ;endproperty \n property name; @(negedge clk_osc_13) (  data_11  != cfg_15 ) &&  (  sig_18  && auth_14  || hw_17 ) &&  (  err_20  || sig_1717 ) |-> sig_4 == hw_59 && err_7 == auth_19 && reg_9 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_13"
    },
    {
        "Code": "if (  cfg_10 ) begin \n    hw_1 <= cfg_15;\n    rx_4 <= data_15;\n    if ( cfg_1  != data_9  || rst_9 ) begin\n        sig_19 <= tx_19;\n        sig_18 = auth_11;\n    end\n        if ( fsm_18 ) begin\n            data_17 <= fsm_8;\n            data_203 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_8) (  cfg_10 ) |-> hw_1 == cfg_15 && rx_4 == data_15 ;endproperty \n property name; @(negedge clk_osc_8) (  cfg_10 ) &&  (  cfg_1  != data_9  || rst_9 ) |-> sig_19 == tx_19 && sig_18 == auth_11 ;endproperty \n property name; @(negedge clk_osc_8) (  cfg_10 ) &&  (  cfg_1  != data_9  || rst_9 ) &&  (  fsm_18 ) |-> data_17 == fsm_8 && data_203 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_8"
    },
    {
        "Code": "if (  tx_2  != core_10 ) begin \n    data_155 <= tx_8;\n    data_14 <= hw_18;\n    tx_17 <= data_18;\n    if ( fsm_8  || clk_17  || err_6 ) begin\n        data_4 <= chip_17;\n        core_15 = fsm_4;\n        clk_9 <= sig_10;\n    end\n        if ( tx_16  || reg_16  || rst_16  || core_11 ) begin\n            err_79 <= rx_15;\n            fsm_6 <= tx_1;\n            rx_2 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_11) (  tx_2  != core_10 ) |-> data_155 == tx_8 && data_14 == hw_18 && tx_17 == data_18 ;endproperty \n property name; @(posedge fast_clk_11) (  tx_2  != core_10 ) &&  (  fsm_8  || clk_17  || err_6 ) |-> data_4 == chip_17 && core_15 == fsm_4 && clk_9 == sig_10 ;endproperty \n property name; @(posedge fast_clk_11) (  tx_2  != core_10 ) &&  (  fsm_8  || clk_17  || err_6 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) |-> err_79 == rx_15 && fsm_6 == tx_1 && rx_2 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "if (  sig_13  && reg_1  != fsm_18  || auth_14 ) begin \n    hw_2 <= tx_11;\n    tx_9 <= data_11;\n    if ( cfg_9  || rst_12 ) begin\n        rx_19 = rst_1;\n        chip_109 = tx_1;\n    end\n        if ( rst_11  || tx_9  || reg_9 ) begin\n            sig_9 = core_13;\n            tx_115 = core_15;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_14) (  sig_13  && reg_1  != fsm_18  || auth_14 ) |-> hw_2 == tx_11 && tx_9 == data_11 ;endproperty \n property name; @(negedge mem_clock_14) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  cfg_9  || rst_12 ) |-> rx_19 == rst_1 && chip_109 == tx_1 ;endproperty \n property name; @(negedge mem_clock_14) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  cfg_9  || rst_12 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> sig_9 == core_13 && tx_115 == core_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_14"
    },
    {
        "Code": "if (  sig_1 ) begin \n    rx_9 <= reg_12;\n    core_5 <= hw_8;\n    if ( cfg_6  != reg_19 ) begin\n        clk_10 <= tx_8;\n        err_60 = chip_7;\n    end\n        if ( core_14  != rx_9  && reg_16  || clk_2 ) begin\n            hw_6 <= clk_14;\n            reg_6 = data_3;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_12) (  sig_1 ) |-> rx_9 == reg_12 && core_5 == hw_8 ;endproperty \n property name; @(negedge async_clk_12) (  sig_1 ) &&  (  cfg_6  != reg_19 ) |-> clk_10 == tx_8 && err_60 == chip_7 ;endproperty \n property name; @(negedge async_clk_12) (  sig_1 ) &&  (  cfg_6  != reg_19 ) &&  (  core_14  != rx_9  && reg_16  || clk_2 ) |-> hw_6 == clk_14 && reg_6 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "if (  hw_2  != rx_13  || hw_13 ) begin \n    core_13 = reg_11;\n    if ( cfg_16 ) begin\n        auth_3 = rx_115;\n    end\n        if ( clk_3 ) begin\n            sig_15 = tx_9;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_5) (  hw_2  != rx_13  || hw_13 ) |-> core_13 == reg_11 ;endproperty \n property name; @(posedge cpu_clock_5) (  hw_2  != rx_13  || hw_13 ) &&  (  cfg_16 ) |-> auth_3 == rx_115 ;endproperty \n property name; @(posedge cpu_clock_5) (  hw_2  != rx_13  || hw_13 ) &&  (  cfg_16 ) &&  (  clk_3 ) |-> sig_15 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_5"
    },
    {
        "Code": "if (  auth_8  || chip_2  != cfg_4 ) begin \n    tx_19 = reg_132;\n    data_4 <= chip_12;\n    if ( sig_4 ) begin\n        rx_13 = data_11;\n        sig_172 <= tx_18;\n    end\n        if ( rst_10  != data_8  || sig_20  != rst_9 ) begin\n            core_18 = cfg_7;\n            chip_109 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_10) (  auth_8  || chip_2  != cfg_4 ) |-> tx_19 == reg_132 && data_4 == chip_12 ;endproperty \n property name; @(posedge clk_gen_10) (  auth_8  || chip_2  != cfg_4 ) &&  (  sig_4 ) |-> rx_13 == data_11 && sig_172 == tx_18 ;endproperty \n property name; @(posedge clk_gen_10) (  auth_8  || chip_2  != cfg_4 ) &&  (  sig_4 ) &&  (  rst_10  != data_8  || sig_20  != rst_9 ) |-> core_18 == cfg_7 && chip_109 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "if (  auth_5  && sig_19  || auth_16 ) begin \n    auth_16 <= auth_9;\n    hw_5 <= rx_15;\n    sig_10 <= data_18;\n    if ( data_15 ) begin\n        chip_2 = rx_13;\n        chip_17 = hw_9;\n        auth_6 <= chip_17;\n    end\n        if ( reg_18  != chip_9  || sig_17  && rst_2 ) begin\n            err_18 = sig_15;\n            err_17 = err_4;\n            cfg_3 = reg_8;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_6) (  auth_5  && sig_19  || auth_16 ) |-> auth_16 == auth_9 && hw_5 == rx_15 && sig_10 == data_18 ;endproperty \n property name; @(negedge async_clk_6) (  auth_5  && sig_19  || auth_16 ) &&  (  data_15 ) |-> chip_2 == rx_13 && chip_17 == hw_9 && auth_6 == chip_17 ;endproperty \n property name; @(negedge async_clk_6) (  auth_5  && sig_19  || auth_16 ) &&  (  data_15 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) |-> err_18 == sig_15 && err_17 == err_4 && cfg_3 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "if (  rx_1  && fsm_2  != cfg_5  && reg_15 ) begin \n    tx_8 <= reg_2;\n    err_3 = cfg_5;\n    rx_11 <= sig_6;\n    if ( sig_5 ) begin\n        cfg_183 <= fsm_12;\n        rx_16 = tx_16;\n        sig_8 = chip_8;\n    end\n        if ( rx_5  && auth_2  || cfg_1 ) begin\n            clk_11 = data_12;\n            rx_4 <= chip_13;\n            rx_3 <= chip_2;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_17) (  rx_1  && fsm_2  != cfg_5  && reg_15 ) |-> tx_8 == reg_2 && err_3 == cfg_5 && rx_11 == sig_6 ;endproperty \n property name; @(posedge cpu_clock_17) (  rx_1  && fsm_2  != cfg_5  && reg_15 ) &&  (  sig_5 ) |-> cfg_183 == fsm_12 && rx_16 == tx_16 && sig_8 == chip_8 ;endproperty \n property name; @(posedge cpu_clock_17) (  rx_1  && fsm_2  != cfg_5  && reg_15 ) &&  (  sig_5 ) &&  (  rx_5  && auth_2  || cfg_1 ) |-> clk_11 == data_12 && rx_4 == chip_13 && rx_3 == chip_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_17"
    },
    {
        "Code": "if (  cfg_14  != auth_16 ) begin \n    clk_16 <= core_15;\n    auth_5 = clk_3;\n    if ( rx_14  || auth_10  || data_12  && rst_5 ) begin\n        rst_11 <= data_4;\n        reg_173 <= clk_7;\n    end\n        if ( sig_20  || rx_5  && rx_19 ) begin\n            rst_8 = rst_16;\n            auth_117 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_14) (  cfg_14  != auth_16 ) |-> clk_16 == core_15 && auth_5 == clk_3 ;endproperty \n property name; @(posedge fast_clk_14) (  cfg_14  != auth_16 ) &&  (  rx_14  || auth_10  || data_12  && rst_5 ) |-> rst_11 == data_4 && reg_173 == clk_7 ;endproperty \n property name; @(posedge fast_clk_14) (  cfg_14  != auth_16 ) &&  (  rx_14  || auth_10  || data_12  && rst_5 ) &&  (  sig_20  || rx_5  && rx_19 ) |-> rst_8 == rst_16 && auth_117 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_14"
    },
    {
        "Code": "if (  chip_5  && hw_14  && err_17 ) begin \n    core_12 = cfg_15;\n    core_112 <= rx_18;\n    if ( chip_8  && core_19  != hw_7  && clk_8 ) begin\n        auth_4 = cfg_1;\n        fsm_18 <= hw_5;\n    end\n        if ( data_3  || fsm_13  != err_3  || rx_17 ) begin\n            cfg_52 = err_20;\n            rx_9 <= core_10;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_13) (  chip_5  && hw_14  && err_17 ) |-> core_12 == cfg_15 && core_112 == rx_18 ;endproperty \n property name; @(posedge cpu_clock_13) (  chip_5  && hw_14  && err_17 ) &&  (  chip_8  && core_19  != hw_7  && clk_8 ) |-> auth_4 == cfg_1 && fsm_18 == hw_5 ;endproperty \n property name; @(posedge cpu_clock_13) (  chip_5  && hw_14  && err_17 ) &&  (  chip_8  && core_19  != hw_7  && clk_8 ) &&  (  data_3  || fsm_13  != err_3  || rx_17 ) |-> cfg_52 == err_20 && rx_9 == core_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "if (  data_12  || rx_14 ) begin \n    rx_5 = err_20;\n    auth_19 = sig_12;\n    if ( data_10 ) begin\n        clk_17 <= err_18;\n        rx_2 = err_20;\n    end\n        if ( fsm_3  || clk_13  || err_6 ) begin\n            reg_12 = err_1;\n            fsm_17 <= data_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_11) (  data_12  || rx_14 ) |-> rx_5 == err_20 && auth_19 == sig_12 ;endproperty \n property name; @(posedge clk_signal_11) (  data_12  || rx_14 ) &&  (  data_10 ) |-> clk_17 == err_18 && rx_2 == err_20 ;endproperty \n property name; @(posedge clk_signal_11) (  data_12  || rx_14 ) &&  (  data_10 ) &&  (  fsm_3  || clk_13  || err_6 ) |-> reg_12 == err_1 && fsm_17 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "if (  cfg_1  || reg_5  || core_16 ) begin \n    fsm_114 = cfg_8;\n    if ( fsm_8  != reg_3  || chip_4  && clk_13 ) begin\n        rx_7 = tx_1;\n    end\n        if ( clk_1  != auth_14 ) begin\n            reg_18 = chip_19;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_19) (  cfg_1  || reg_5  || core_16 ) |-> fsm_114 == cfg_8 ;endproperty \n property name; @(negedge fast_clk_19) (  cfg_1  || reg_5  || core_16 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) |-> rx_7 == tx_1 ;endproperty \n property name; @(negedge fast_clk_19) (  cfg_1  || reg_5  || core_16 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) &&  (  clk_1  != auth_14 ) |-> reg_18 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_19"
    },
    {
        "Code": "if (  rx_6  || rx_1  || hw_7 ) begin \n    sig_172 <= reg_3;\n    rst_10 = chip_18;\n    if ( clk_3  != err_14  || tx_6  != fsm_8 ) begin\n        sig_15 = tx_6;\n        fsm_114 = auth_3;\n    end\n        if ( auth_8  || sig_19  && rst_13 ) begin\n            core_16 <= err_5;\n            chip_79 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_3) (  rx_6  || rx_1  || hw_7 ) |-> sig_172 == reg_3 && rst_10 == chip_18 ;endproperty \n property name; @(negedge clk_gen_3) (  rx_6  || rx_1  || hw_7 ) &&  (  clk_3  != err_14  || tx_6  != fsm_8 ) |-> sig_15 == tx_6 && fsm_114 == auth_3 ;endproperty \n property name; @(negedge clk_gen_3) (  rx_6  || rx_1  || hw_7 ) &&  (  clk_3  != err_14  || tx_6  != fsm_8 ) &&  (  auth_8  || sig_19  && rst_13 ) |-> core_16 == err_5 && chip_79 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "if (  rst_13  && core_4  && sig_17  != hw_5 ) begin \n    tx_18 = rst_7;\n    core_14 = clk_1;\n    if ( tx_17  != cfg_5  && chip_17  && fsm_4 ) begin\n        clk_120 = auth_16;\n        core_147 = rst_14;\n    end\n        if ( sig_1515  != err_3  && reg_9  != rst_152 ) begin\n            rx_8 = data_10;\n            clk_8 = rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_8) (  rst_13  && core_4  && sig_17  != hw_5 ) |-> tx_18 == rst_7 && core_14 == clk_1 ;endproperty \n property name; @(posedge core_clock_8) (  rst_13  && core_4  && sig_17  != hw_5 ) &&  (  tx_17  != cfg_5  && chip_17  && fsm_4 ) |-> clk_120 == auth_16 && core_147 == rst_14 ;endproperty \n property name; @(posedge core_clock_8) (  rst_13  && core_4  && sig_17  != hw_5 ) &&  (  tx_17  != cfg_5  && chip_17  && fsm_4 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) |-> rx_8 == data_10 && clk_8 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_8"
    },
    {
        "Code": "if (  cfg_15  || core_6 ) begin \n    chip_109 <= fsm_2;\n    fsm_2 <= rst_6;\n    clk_9 = fsm_19;\n    if ( hw_20  || cfg_8 ) begin\n        fsm_10 <= rst_12;\n        err_6 <= reg_19;\n        chip_10 <= rst_1;\n    end\n        if ( rst_7  != hw_7  || sig_14  && clk_2 ) begin\n            sig_13 <= reg_7;\n            core_1 <= auth_12;\n            rx_18 = data_38;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_12) (  cfg_15  || core_6 ) |-> chip_109 == fsm_2 && fsm_2 == rst_6 && clk_9 == fsm_19 ;endproperty \n property name; @(posedge clk_reset_12) (  cfg_15  || core_6 ) &&  (  hw_20  || cfg_8 ) |-> fsm_10 == rst_12 && err_6 == reg_19 && chip_10 == rst_1 ;endproperty \n property name; @(posedge clk_reset_12) (  cfg_15  || core_6 ) &&  (  hw_20  || cfg_8 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) |-> sig_13 == reg_7 && core_1 == auth_12 && rx_18 == data_38 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_12"
    },
    {
        "Code": "if (  tx_9  && auth_8 ) begin \n    err_19 = sig_12;\n    core_14 <= clk_16;\n    if ( auth_5  != rst_18 ) begin\n        reg_14 = sig_12;\n        cfg_15 = hw_9;\n    end\n        if ( reg_16  && fsm_9  && data_3 ) begin\n            fsm_1 = tx_9;\n            sig_116 = rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_13) (  tx_9  && auth_8 ) |-> err_19 == sig_12 && core_14 == clk_16 ;endproperty \n property name; @(posedge clock_source_13) (  tx_9  && auth_8 ) &&  (  auth_5  != rst_18 ) |-> reg_14 == sig_12 && cfg_15 == hw_9 ;endproperty \n property name; @(posedge clock_source_13) (  tx_9  && auth_8 ) &&  (  auth_5  != rst_18 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> fsm_1 == tx_9 && sig_116 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "if (  err_1  || reg_7  && fsm_4  != hw_12 ) begin \n    reg_16 <= hw_6;\n    auth_8 = err_10;\n    chip_17 = cfg_1;\n    if ( fsm_18  != reg_11 ) begin\n        cfg_10 = fsm_1;\n        cfg_15 = chip_19;\n        clk_17 = rx_20;\n    end\n        if ( data_118 ) begin\n            rx_125 = clk_10;\n            data_185 <= reg_12;\n            rst_116 = sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_4) (  err_1  || reg_7  && fsm_4  != hw_12 ) |-> reg_16 == hw_6 && auth_8 == err_10 && chip_17 == cfg_1 ;endproperty \n property name; @(posedge ref_clk_4) (  err_1  || reg_7  && fsm_4  != hw_12 ) &&  (  fsm_18  != reg_11 ) |-> cfg_10 == fsm_1 && cfg_15 == chip_19 && clk_17 == rx_20 ;endproperty \n property name; @(posedge ref_clk_4) (  err_1  || reg_7  && fsm_4  != hw_12 ) &&  (  fsm_18  != reg_11 ) &&  (  data_118 ) |-> rx_125 == clk_10 && data_185 == reg_12 && rst_116 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "if (  rst_18  != data_8 ) begin \n    core_18 = reg_15;\n    if ( sig_1  && rst_2  || rst_9  && cfg_11 ) begin\n        core_8 = err_2;\n    end\n        if ( tx_17  && hw_2  != core_18 ) begin\n            sig_116 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_8) (  rst_18  != data_8 ) |-> core_18 == reg_15 ;endproperty \n property name; @(posedge clk_in_8) (  rst_18  != data_8 ) &&  (  sig_1  && rst_2  || rst_9  && cfg_11 ) |-> core_8 == err_2 ;endproperty \n property name; @(posedge clk_in_8) (  rst_18  != data_8 ) &&  (  sig_1  && rst_2  || rst_9  && cfg_11 ) &&  (  tx_17  && hw_2  != core_18 ) |-> sig_116 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_8"
    },
    {
        "Code": "if (  core_1  || auth_2  || core_8  && auth_7 ) begin \n    hw_3 <= tx_16;\n    fsm_6 <= err_18;\n    rst_7 <= chip_18;\n    if ( rx_6  || fsm_9 ) begin\n        clk_19 <= data_11;\n        clk_9 <= sig_18;\n        chip_11 <= rx_3;\n    end\n        if ( sig_18 ) begin\n            cfg_20 <= hw_20;\n            cfg_7 <= rx_15;\n            data_116 = data_12;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_2) (  core_1  || auth_2  || core_8  && auth_7 ) |-> hw_3 == tx_16 && fsm_6 == err_18 && rst_7 == chip_18 ;endproperty \n property name; @(posedge mem_clock_2) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  rx_6  || fsm_9 ) |-> clk_19 == data_11 && clk_9 == sig_18 && chip_11 == rx_3 ;endproperty \n property name; @(posedge mem_clock_2) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  rx_6  || fsm_9 ) &&  (  sig_18 ) |-> cfg_20 == hw_20 && cfg_7 == rx_15 && data_116 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "if (  rst_14  && data_5  && rst_5 ) begin \n    reg_4 <= err_10;\n    clk_1 = rst_14;\n    reg_36 = rx_12;\n    if ( data_2  != data_9  || fsm_19  && tx_10 ) begin\n        hw_13 <= chip_19;\n        auth_10 = rx_15;\n        reg_20 <= rst_18;\n    end\n        if ( chip_2  || chip_17 ) begin\n            fsm_17 <= data_19;\n            auth_3 = core_19;\n            sig_28 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_7) (  rst_14  && data_5  && rst_5 ) |-> reg_4 == err_10 && clk_1 == rst_14 && reg_36 == rx_12 ;endproperty \n property name; @(posedge clk_in_7) (  rst_14  && data_5  && rst_5 ) &&  (  data_2  != data_9  || fsm_19  && tx_10 ) |-> hw_13 == chip_19 && auth_10 == rx_15 && reg_20 == rst_18 ;endproperty \n property name; @(posedge clk_in_7) (  rst_14  && data_5  && rst_5 ) &&  (  data_2  != data_9  || fsm_19  && tx_10 ) &&  (  chip_2  || chip_17 ) |-> fsm_17 == data_19 && auth_3 == core_19 && sig_28 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "if (  fsm_9  != err_10  && clk_9 ) begin \n    cfg_208 = data_6;\n    err_15 = reg_5;\n    fsm_114 <= chip_15;\n    if ( cfg_7  != reg_11  || err_18 ) begin\n        data_14 <= chip_14;\n        core_1 = auth_20;\n        reg_16 = core_13;\n    end\n        if ( data_19  != err_19 ) begin\n            fsm_5 = hw_17;\n            core_2 = rx_18;\n            fsm_2 <= err_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_10) (  fsm_9  != err_10  && clk_9 ) |-> cfg_208 == data_6 && err_15 == reg_5 && fsm_114 == chip_15 ;endproperty \n property name; @(negedge clk_out_10) (  fsm_9  != err_10  && clk_9 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> data_14 == chip_14 && core_1 == auth_20 && reg_16 == core_13 ;endproperty \n property name; @(negedge clk_out_10) (  fsm_9  != err_10  && clk_9 ) &&  (  cfg_7  != reg_11  || err_18 ) &&  (  data_19  != err_19 ) |-> fsm_5 == hw_17 && core_2 == rx_18 && fsm_2 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_10"
    },
    {
        "Code": "if (  fsm_10 ) begin \n    reg_11 = cfg_12;\n    chip_8 <= rx_20;\n    if ( err_2  && data_5  && rst_18 ) begin\n        auth_204 = hw_18;\n        sig_15 <= fsm_12;\n    end\n        if ( rst_10  != data_5 ) begin\n            core_2 <= sig_1;\n            sig_18 = rst_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_8) (  fsm_10 ) |-> reg_11 == cfg_12 && chip_8 == rx_20 ;endproperty \n property name; @(negedge clk_reset_8) (  fsm_10 ) &&  (  err_2  && data_5  && rst_18 ) |-> auth_204 == hw_18 && sig_15 == fsm_12 ;endproperty \n property name; @(negedge clk_reset_8) (  fsm_10 ) &&  (  err_2  && data_5  && rst_18 ) &&  (  rst_10  != data_5 ) |-> core_2 == sig_1 && sig_18 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_8"
    },
    {
        "Code": "if (  err_4  != data_2  && hw_13  || data_16 ) begin \n    err_12 = cfg_13;\n    cfg_11 = tx_6;\n    if ( rst_18 ) begin\n        clk_12 <= chip_17;\n        fsm_10 <= auth_5;\n    end\n        if ( rst_10  != data_8  || sig_30  != rst_9 ) begin\n            cfg_13 <= rx_17;\n            err_1 = data_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_2) (  err_4  != data_2  && hw_13  || data_16 ) |-> err_12 == cfg_13 && cfg_11 == tx_6 ;endproperty \n property name; @(negedge clk_gen_2) (  err_4  != data_2  && hw_13  || data_16 ) &&  (  rst_18 ) |-> clk_12 == chip_17 && fsm_10 == auth_5 ;endproperty \n property name; @(negedge clk_gen_2) (  err_4  != data_2  && hw_13  || data_16 ) &&  (  rst_18 ) &&  (  rst_10  != data_8  || sig_30  != rst_9 ) |-> cfg_13 == rx_17 && err_1 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "if (  tx_11  || rx_19  && auth_5 ) begin \n    clk_17 = sig_4;\n    if ( rst_1  || sig_11  && data_20 ) begin\n        rx_130 = auth_18;\n    end\n        if ( fsm_17 ) begin\n            tx_19 <= rst_133;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_14) (  tx_11  || rx_19  && auth_5 ) |-> clk_17 == sig_4 ;endproperty \n property name; @(negedge main_clk_14) (  tx_11  || rx_19  && auth_5 ) &&  (  rst_1  || sig_11  && data_20 ) |-> rx_130 == auth_18 ;endproperty \n property name; @(negedge main_clk_14) (  tx_11  || rx_19  && auth_5 ) &&  (  rst_1  || sig_11  && data_20 ) &&  (  fsm_17 ) |-> tx_19 == rst_133 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_14"
    },
    {
        "Code": "if (  sig_18  && rst_13  != tx_4 ) begin \n    clk_62 = data_19;\n    rst_5 <= data_4;\n    if ( rst_11  || tx_9  || reg_9 ) begin\n        err_2 = rx_10;\n        fsm_2 <= rx_13;\n    end\n        if ( rx_9  || cfg_19 ) begin\n            auth_1 = clk_3;\n            reg_14 <= hw_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_4) (  sig_18  && rst_13  != tx_4 ) |-> clk_62 == data_19 && rst_5 == data_4 ;endproperty \n property name; @(negedge clk_in_4) (  sig_18  && rst_13  != tx_4 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> err_2 == rx_10 && fsm_2 == rx_13 ;endproperty \n property name; @(negedge clk_in_4) (  sig_18  && rst_13  != tx_4 ) &&  (  rst_11  || tx_9  || reg_9 ) &&  (  rx_9  || cfg_19 ) |-> auth_1 == clk_3 && reg_14 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "if (  rx_1  && fsm_12  != cfg_5  && reg_15 ) begin \n    hw_7 <= rst_16;\n    if ( chip_18  != tx_4  && err_19  != tx_17 ) begin\n        fsm_2 <= err_4;\n    end\n        if ( fsm_5  || fsm_1 ) begin\n            rst_11 <= err_20;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_6) (  rx_1  && fsm_12  != cfg_5  && reg_15 ) |-> hw_7 == rst_16 ;endproperty \n property name; @(posedge core_clock_6) (  rx_1  && fsm_12  != cfg_5  && reg_15 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) |-> fsm_2 == err_4 ;endproperty \n property name; @(posedge core_clock_6) (  rx_1  && fsm_12  != cfg_5  && reg_15 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) &&  (  fsm_5  || fsm_1 ) |-> rst_11 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "if (  clk_18  != core_5 ) begin \n    reg_19 = core_20;\n    if ( fsm_17  || data_14  != core_13  && fsm_12 ) begin\n        hw_38 = rx_15;\n    end\n        if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n            err_15 <= err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_9) (  clk_18  != core_5 ) |-> reg_19 == core_20 ;endproperty \n property name; @(posedge clock_ctrl_9) (  clk_18  != core_5 ) &&  (  fsm_17  || data_14  != core_13  && fsm_12 ) |-> hw_38 == rx_15 ;endproperty \n property name; @(posedge clock_ctrl_9) (  clk_18  != core_5 ) &&  (  fsm_17  || data_14  != core_13  && fsm_12 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> err_15 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_9"
    },
    {
        "Code": "if (  clk_12 ) begin \n    auth_8 <= err_17;\n    rst_20 = err_11;\n    rx_5 = rst_8;\n    if ( core_12 ) begin\n        rst_116 = rst_17;\n        rx_12 <= rx_3;\n        rx_125 <= data_15;\n    end\n        if ( auth_3  != rst_7  && fsm_16 ) begin\n            cfg_1 = fsm_6;\n            reg_1 = rst_6;\n            chip_96 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_8) (  clk_12 ) |-> auth_8 == err_17 && rst_20 == err_11 && rx_5 == rst_8 ;endproperty \n property name; @(negedge clk_out_8) (  clk_12 ) &&  (  core_12 ) |-> rst_116 == rst_17 && rx_12 == rx_3 && rx_125 == data_15 ;endproperty \n property name; @(negedge clk_out_8) (  clk_12 ) &&  (  core_12 ) &&  (  auth_3  != rst_7  && fsm_16 ) |-> cfg_1 == fsm_6 && reg_1 == rst_6 && chip_96 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_8"
    },
    {
        "Code": "if (  auth_14  && fsm_3  && sig_10 ) begin \n    rx_20 = reg_4;\n    tx_27 = reg_10;\n    reg_7 = tx_2;\n    if ( auth_19  != fsm_20  || core_10  || chip_19 ) begin\n        sig_20 = reg_12;\n        data_18 = core_17;\n        data_16 <= data_4;\n    end\n        if ( core_112  != cfg_14  || hw_15  || err_11 ) begin\n            clk_4 <= sig_2;\n            rx_125 <= sig_20;\n            reg_18 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_7) (  auth_14  && fsm_3  && sig_10 ) |-> rx_20 == reg_4 && tx_27 == reg_10 && reg_7 == tx_2 ;endproperty \n property name; @(negedge async_clk_7) (  auth_14  && fsm_3  && sig_10 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) |-> sig_20 == reg_12 && data_18 == core_17 && data_16 == data_4 ;endproperty \n property name; @(negedge async_clk_7) (  auth_14  && fsm_3  && sig_10 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) &&  (  core_112  != cfg_14  || hw_15  || err_11 ) |-> clk_4 == sig_2 && rx_125 == sig_20 && reg_18 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "if (  chip_13  || auth_3  && rst_13 ) begin \n    clk_62 <= hw_12;\n    sig_10 = chip_6;\n    if ( data_4  != clk_20  || rst_16  != core_18 ) begin\n        hw_19 = clk_2;\n        fsm_14 <= err_16;\n    end\n        if ( rx_12  != clk_3  && chip_4  || sig_1 ) begin\n            fsm_115 <= rx_18;\n            tx_1 = clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_14) (  chip_13  || auth_3  && rst_13 ) |-> clk_62 == hw_12 && sig_10 == chip_6 ;endproperty \n property name; @(negedge core_clock_14) (  chip_13  || auth_3  && rst_13 ) &&  (  data_4  != clk_20  || rst_16  != core_18 ) |-> hw_19 == clk_2 && fsm_14 == err_16 ;endproperty \n property name; @(negedge core_clock_14) (  chip_13  || auth_3  && rst_13 ) &&  (  data_4  != clk_20  || rst_16  != core_18 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) |-> fsm_115 == rx_18 && tx_1 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "if (  cfg_8  || rst_2 ) begin \n    tx_114 <= chip_3;\n    if ( core_3  != data_8  && reg_15 ) begin\n        fsm_3 = rst_6;\n    end\n        if ( rx_2 ) begin\n            fsm_112 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_15) (  cfg_8  || rst_2 ) |-> tx_114 == chip_3 ;endproperty \n property name; @(negedge clk_enable_15) (  cfg_8  || rst_2 ) &&  (  core_3  != data_8  && reg_15 ) |-> fsm_3 == rst_6 ;endproperty \n property name; @(negedge clk_enable_15) (  cfg_8  || rst_2 ) &&  (  core_3  != data_8  && reg_15 ) &&  (  rx_2 ) |-> fsm_112 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "if (  rx_18  || sig_3  && sig_12 ) begin \n    data_116 <= err_16;\n    if ( tx_6  != fsm_7 ) begin\n        sig_20 <= cfg_59;\n    end\n        if ( chip_5 ) begin\n            rx_2 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_6) (  rx_18  || sig_3  && sig_12 ) |-> data_116 == err_16 ;endproperty \n property name; @(posedge clk_signal_6) (  rx_18  || sig_3  && sig_12 ) &&  (  tx_6  != fsm_7 ) |-> sig_20 == cfg_59 ;endproperty \n property name; @(posedge clk_signal_6) (  rx_18  || sig_3  && sig_12 ) &&  (  tx_6  != fsm_7 ) &&  (  chip_5 ) |-> rx_2 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_6"
    },
    {
        "Code": "if (  reg_13  && sig_17 ) begin \n    sig_14 = rst_3;\n    sig_4 <= data_10;\n    if ( tx_1  || auth_3  != rst_8  && data_9 ) begin\n        auth_12 <= data_18;\n        reg_8 = tx_1;\n    end\n        if ( reg_1  || auth_7  != clk_10  && chip_70 ) begin\n            auth_204 <= sig_12;\n            reg_1 = cfg_18;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_19) (  reg_13  && sig_17 ) |-> sig_14 == rst_3 && sig_4 == data_10 ;endproperty \n property name; @(posedge async_clk_19) (  reg_13  && sig_17 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) |-> auth_12 == data_18 && reg_8 == tx_1 ;endproperty \n property name; @(posedge async_clk_19) (  reg_13  && sig_17 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) &&  (  reg_1  || auth_7  != clk_10  && chip_70 ) |-> auth_204 == sig_12 && reg_1 == cfg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_19"
    },
    {
        "Code": "if (  core_12  && hw_12  != cfg_16 ) begin \n    rst_8 = hw_17;\n    core_13 <= data_6;\n    data_11 <= hw_9;\n    if ( core_1  || sig_8  || hw_16 ) begin\n        reg_11 = reg_15;\n        rst_4 = core_2;\n        auth_10 = err_11;\n    end\n        if ( auth_15 ) begin\n            reg_36 = cfg_20;\n            tx_14 <= tx_5;\n            fsm_14 = auth_11;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_20) (  core_12  && hw_12  != cfg_16 ) |-> rst_8 == hw_17 && core_13 == data_6 && data_11 == hw_9 ;endproperty \n property name; @(negedge fast_clk_20) (  core_12  && hw_12  != cfg_16 ) &&  (  core_1  || sig_8  || hw_16 ) |-> reg_11 == reg_15 && rst_4 == core_2 && auth_10 == err_11 ;endproperty \n property name; @(negedge fast_clk_20) (  core_12  && hw_12  != cfg_16 ) &&  (  core_1  || sig_8  || hw_16 ) &&  (  auth_15 ) |-> reg_36 == cfg_20 && tx_14 == tx_5 && fsm_14 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "if (  auth_1  != auth_6 ) begin \n    fsm_20 = tx_15;\n    if ( rst_19  && err_1  && tx_5  || hw_5 ) begin\n        fsm_10 = cfg_15;\n    end\n        if ( chip_13  || clk_11  || core_6  && data_3 ) begin\n            data_19 <= cfg_13;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_4) (  auth_1  != auth_6 ) |-> fsm_20 == tx_15 ;endproperty \n property name; @(posedge core_clock_4) (  auth_1  != auth_6 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) |-> fsm_10 == cfg_15 ;endproperty \n property name; @(posedge core_clock_4) (  auth_1  != auth_6 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) |-> data_19 == cfg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "if (  tx_18  || chip_8  != sig_16 ) begin \n    rst_6 = err_15;\n    if ( err_20  && sig_13 ) begin\n        clk_62 <= clk_2;\n    end\n        if ( auth_2  != err_16  && data_1  && sig_12 ) begin\n            rst_9 = auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_12) (  tx_18  || chip_8  != sig_16 ) |-> rst_6 == err_15 ;endproperty \n property name; @(negedge sys_clk_12) (  tx_18  || chip_8  != sig_16 ) &&  (  err_20  && sig_13 ) |-> clk_62 == clk_2 ;endproperty \n property name; @(negedge sys_clk_12) (  tx_18  || chip_8  != sig_16 ) &&  (  err_20  && sig_13 ) &&  (  auth_2  != err_16  && data_1  && sig_12 ) |-> rst_9 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_12"
    },
    {
        "Code": "if (  fsm_13  || cfg_7  || err_6 ) begin \n    rst_16 <= cfg_6;\n    clk_43 = reg_4;\n    if ( fsm_118 ) begin\n        clk_1 = err_2;\n        tx_1 = auth_12;\n    end\n        if ( chip_16 ) begin\n            sig_28 = sig_16;\n            clk_16 <= rst_18;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_16) (  fsm_13  || cfg_7  || err_6 ) |-> rst_16 == cfg_6 && clk_43 == reg_4 ;endproperty \n property name; @(posedge sys_clk_16) (  fsm_13  || cfg_7  || err_6 ) &&  (  fsm_118 ) |-> clk_1 == err_2 && tx_1 == auth_12 ;endproperty \n property name; @(posedge sys_clk_16) (  fsm_13  || cfg_7  || err_6 ) &&  (  fsm_118 ) &&  (  chip_16 ) |-> sig_28 == sig_16 && clk_16 == rst_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_16"
    },
    {
        "Code": "if (  reg_4 ) begin \n    tx_2 = sig_12;\n    data_15 <= chip_14;\n    if ( err_11  && tx_11  || data_8  != rst_10 ) begin\n        cfg_11 <= clk_14;\n        err_19 <= sig_10;\n    end\n        if ( data_16  || err_9  || chip_5 ) begin\n            clk_20 = tx_19;\n            reg_18 = rst_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_11) (  reg_4 ) |-> tx_2 == sig_12 && data_15 == chip_14 ;endproperty \n property name; @(negedge clock_source_11) (  reg_4 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) |-> cfg_11 == clk_14 && err_19 == sig_10 ;endproperty \n property name; @(negedge clock_source_11) (  reg_4 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) &&  (  data_16  || err_9  || chip_5 ) |-> clk_20 == tx_19 && reg_18 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "if (  fsm_10 ) begin \n    auth_1 = reg_6;\n    if ( tx_1  || tx_10 ) begin\n        auth_16 = err_9;\n    end\n        if ( tx_7  || core_20 ) begin\n            reg_5 <= auth_11;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_12) (  fsm_10 ) |-> auth_1 == reg_6 ;endproperty \n property name; @(posedge core_clock_12) (  fsm_10 ) &&  (  tx_1  || tx_10 ) |-> auth_16 == err_9 ;endproperty \n property name; @(posedge core_clock_12) (  fsm_10 ) &&  (  tx_1  || tx_10 ) &&  (  tx_7  || core_20 ) |-> reg_5 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "if (  sig_1  || rx_9  && hw_20 ) begin \n    data_19 <= core_10;\n    if ( reg_19  || tx_196 ) begin\n        fsm_112 <= tx_15;\n    end\n        if ( rst_11  != reg_19 ) begin\n            sig_63 = reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_11) (  sig_1  || rx_9  && hw_20 ) |-> data_19 == core_10 ;endproperty \n property name; @(posedge bus_clock_11) (  sig_1  || rx_9  && hw_20 ) &&  (  reg_19  || tx_196 ) |-> fsm_112 == tx_15 ;endproperty \n property name; @(posedge bus_clock_11) (  sig_1  || rx_9  && hw_20 ) &&  (  reg_19  || tx_196 ) &&  (  rst_11  != reg_19 ) |-> sig_63 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "if (  chip_17  && chip_11  || tx_8 ) begin \n    chip_7 <= rx_9;\n    if ( fsm_148  && rx_9  != sig_143  && sig_6 ) begin\n        sig_7 = tx_17;\n    end\n        if ( err_18 ) begin\n            chip_4 = err_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_18) (  chip_17  && chip_11  || tx_8 ) |-> chip_7 == rx_9 ;endproperty \n property name; @(negedge clock_div_18) (  chip_17  && chip_11  || tx_8 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) |-> sig_7 == tx_17 ;endproperty \n property name; @(negedge clock_div_18) (  chip_17  && chip_11  || tx_8 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) &&  (  err_18 ) |-> chip_4 == err_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_18"
    },
    {
        "Code": "if ( !rst_11 ) begin \n    tx_8 = sig_11;\n    reg_4 = hw_6;\n    reg_13 = reg_6;\n    if ( rst_2 ) begin\n        err_4 <= reg_2;\n        clk_27 <= core_7;\n        reg_118 <= cfg_19;\n    end\n        if ( tx_7  || rst_15  && reg_8  && reg_15 ) begin\n            fsm_100 = cfg_4;\n            core_2 = chip_19;\n            clk_120 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_16) ( !rst_11 ) |-> tx_8 == sig_11 && reg_4 == hw_6 && reg_13 == reg_6 ;endproperty \n property name; @(posedge clk_enable_16) ( !rst_11 ) &&  (  rst_2 ) |-> err_4 == reg_2 && clk_27 == core_7 && reg_118 == cfg_19 ;endproperty \n property name; @(posedge clk_enable_16) ( !rst_11 ) &&  (  rst_2 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) |-> fsm_100 == cfg_4 && core_2 == chip_19 && clk_120 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "if (  core_7  != err_111 ) begin \n    err_20 = fsm_8;\n    tx_117 <= core_4;\n    core_75 = cfg_9;\n    if ( hw_6  || data_186  && core_9 ) begin\n        fsm_42 = rx_18;\n        auth_20 = chip_15;\n        chip_10 <= core_9;\n    end\n        if ( clk_15  != rst_7  && err_12  != sig_1 ) begin\n            clk_4 <= tx_20;\n            data_155 <= sig_19;\n            chip_20 <= reg_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_19) (  core_7  != err_111 ) |-> err_20 == fsm_8 && tx_117 == core_4 && core_75 == cfg_9 ;endproperty \n property name; @(negedge clk_signal_19) (  core_7  != err_111 ) &&  (  hw_6  || data_186  && core_9 ) |-> fsm_42 == rx_18 && auth_20 == chip_15 && chip_10 == core_9 ;endproperty \n property name; @(negedge clk_signal_19) (  core_7  != err_111 ) &&  (  hw_6  || data_186  && core_9 ) &&  (  clk_15  != rst_7  && err_12  != sig_1 ) |-> clk_4 == tx_20 && data_155 == sig_19 && chip_20 == reg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "if (  chip_17  || err_2 ) begin \n    core_12 = hw_15;\n    cfg_14 = sig_19;\n    if ( tx_10  != rx_3  || hw_14 ) begin\n        reg_6 <= tx_12;\n        chip_110 = err_5;\n    end\n        if ( clk_14  != rx_14  || err_4  || hw_9 ) begin\n            auth_10 <= fsm_17;\n            cfg_5 <= rx_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_4) (  chip_17  || err_2 ) |-> core_12 == hw_15 && cfg_14 == sig_19 ;endproperty \n property name; @(negedge clk_reset_4) (  chip_17  || err_2 ) &&  (  tx_10  != rx_3  || hw_14 ) |-> reg_6 == tx_12 && chip_110 == err_5 ;endproperty \n property name; @(negedge clk_reset_4) (  chip_17  || err_2 ) &&  (  tx_10  != rx_3  || hw_14 ) &&  (  clk_14  != rx_14  || err_4  || hw_9 ) |-> auth_10 == fsm_17 && cfg_5 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_4"
    },
    {
        "Code": "if (  err_9  && err_11  != rst_6 ) begin \n    reg_115 <= fsm_19;\n    fsm_115 = cfg_11;\n    if ( rx_1  || clk_10  && data_19 ) begin\n        data_11 = reg_15;\n        core_5 <= err_17;\n    end\n        if ( rst_18  != rst_7  && clk_3  || reg_14 ) begin\n            data_18 <= auth_8;\n            sig_6 <= cfg_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_20) (  err_9  && err_11  != rst_6 ) |-> reg_115 == fsm_19 && fsm_115 == cfg_11 ;endproperty \n property name; @(negedge clk_signal_20) (  err_9  && err_11  != rst_6 ) &&  (  rx_1  || clk_10  && data_19 ) |-> data_11 == reg_15 && core_5 == err_17 ;endproperty \n property name; @(negedge clk_signal_20) (  err_9  && err_11  != rst_6 ) &&  (  rx_1  || clk_10  && data_19 ) &&  (  rst_18  != rst_7  && clk_3  || reg_14 ) |-> data_18 == auth_8 && sig_6 == cfg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "if (  chip_8  != sig_7  && err_2  != hw_6 ) begin \n    reg_7 <= rst_1;\n    if ( clk_8 ) begin\n        data_2 <= sig_14;\n    end\n        if ( core_12  || rx_7  != chip_16  && rx_19 ) begin\n            data_178 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_20) (  chip_8  != sig_7  && err_2  != hw_6 ) |-> reg_7 == rst_1 ;endproperty \n property name; @(negedge ref_clk_20) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  clk_8 ) |-> data_2 == sig_14 ;endproperty \n property name; @(negedge ref_clk_20) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  clk_8 ) &&  (  core_12  || rx_7  != chip_16  && rx_19 ) |-> data_178 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_20"
    },
    {
        "Code": "if (  rst_12 ) begin \n    rst_154 = err_118;\n    rst_9 <= clk_14;\n    rst_3 = cfg_12;\n    if ( clk_13  != auth_12  || cfg_10 ) begin\n        err_9 <= tx_18;\n        rx_20 <= auth_6;\n        core_15 <= reg_4;\n    end\n        if ( err_19  != core_8  || tx_5  != err_5 ) begin\n            tx_19 = clk_7;\n            data_185 <= hw_1;\n            auth_14 = rx_2;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_11) (  rst_12 ) |-> rst_154 == err_118 && rst_9 == clk_14 && rst_3 == cfg_12 ;endproperty \n property name; @(posedge async_clk_11) (  rst_12 ) &&  (  clk_13  != auth_12  || cfg_10 ) |-> err_9 == tx_18 && rx_20 == auth_6 && core_15 == reg_4 ;endproperty \n property name; @(posedge async_clk_11) (  rst_12 ) &&  (  clk_13  != auth_12  || cfg_10 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> tx_19 == clk_7 && data_185 == hw_1 && auth_14 == rx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "if (  clk_12  && core_2 ) begin \n    hw_12 = data_98;\n    auth_11 = sig_12;\n    fsm_100 <= cfg_2;\n    if ( tx_12  != reg_16  || tx_9 ) begin\n        err_20 <= rst_14;\n        fsm_15 = rx_9;\n        clk_43 <= fsm_8;\n    end\n        if ( hw_9  && hw_98  || auth_95 ) begin\n            hw_15 = chip_16;\n            rst_10 = data_15;\n            reg_18 = core_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_18) (  clk_12  && core_2 ) |-> hw_12 == data_98 && auth_11 == sig_12 && fsm_100 == cfg_2 ;endproperty \n property name; @(posedge clk_gen_18) (  clk_12  && core_2 ) &&  (  tx_12  != reg_16  || tx_9 ) |-> err_20 == rst_14 && fsm_15 == rx_9 && clk_43 == fsm_8 ;endproperty \n property name; @(posedge clk_gen_18) (  clk_12  && core_2 ) &&  (  tx_12  != reg_16  || tx_9 ) &&  (  hw_9  && hw_98  || auth_95 ) |-> hw_15 == chip_16 && rst_10 == data_15 && reg_18 == core_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "if (  rst_5  != clk_11  && rx_13 ) begin \n    rst_2 = core_5;\n    clk_43 <= reg_20;\n    core_37 <= data_3;\n    if ( rst_6  && reg_9 ) begin\n        tx_114 <= cfg_10;\n        core_19 = sig_20;\n        fsm_8 = core_17;\n    end\n        if ( rx_9  || cfg_8 ) begin\n            auth_5 = rst_13;\n            tx_17 = core_16;\n            auth_204 = chip_10;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_15) (  rst_5  != clk_11  && rx_13 ) |-> rst_2 == core_5 && clk_43 == reg_20 && core_37 == data_3 ;endproperty \n property name; @(negedge mem_clock_15) (  rst_5  != clk_11  && rx_13 ) &&  (  rst_6  && reg_9 ) |-> tx_114 == cfg_10 && core_19 == sig_20 && fsm_8 == core_17 ;endproperty \n property name; @(negedge mem_clock_15) (  rst_5  != clk_11  && rx_13 ) &&  (  rst_6  && reg_9 ) &&  (  rx_9  || cfg_8 ) |-> auth_5 == rst_13 && tx_17 == core_16 && auth_204 == chip_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "if (  tx_9  != fsm_12  && data_6  || rx_8 ) begin \n    reg_10 = fsm_16;\n    rx_130 = reg_120;\n    if ( tx_15  && reg_13 ) begin\n        rx_18 <= cfg_11;\n        chip_18 = fsm_3;\n    end\n        if ( rst_17  != fsm_13  || rx_19  != chip_17 ) begin\n            err_7 <= cfg_13;\n            rx_1 = sig_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_13) (  tx_9  != fsm_12  && data_6  || rx_8 ) |-> reg_10 == fsm_16 && rx_130 == reg_120 ;endproperty \n property name; @(negedge clk_in_13) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  tx_15  && reg_13 ) |-> rx_18 == cfg_11 && chip_18 == fsm_3 ;endproperty \n property name; @(negedge clk_in_13) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  tx_15  && reg_13 ) &&  (  rst_17  != fsm_13  || rx_19  != chip_17 ) |-> err_7 == cfg_13 && rx_1 == sig_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_13"
    },
    {
        "Code": "if (  data_12  || reg_18  && err_12  && chip_17 ) begin \n    cfg_19 <= chip_9;\n    if ( hw_7  || cfg_8  || cfg_16  && tx_12 ) begin\n        hw_14 <= cfg_19;\n    end\n        if ( sig_16 ) begin\n            auth_16 = rx_12;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_4) (  data_12  || reg_18  && err_12  && chip_17 ) |-> cfg_19 == chip_9 ;endproperty \n property name; @(negedge main_clk_4) (  data_12  || reg_18  && err_12  && chip_17 ) &&  (  hw_7  || cfg_8  || cfg_16  && tx_12 ) |-> hw_14 == cfg_19 ;endproperty \n property name; @(negedge main_clk_4) (  data_12  || reg_18  && err_12  && chip_17 ) &&  (  hw_7  || cfg_8  || cfg_16  && tx_12 ) &&  (  sig_16 ) |-> auth_16 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "if (  !sig_8 ) begin \n    cfg_12 <= chip_9;\n    if ( fsm_17  || data_13  && sig_5  != rx_17 ) begin\n        rst_4 <= reg_20;\n    end\n        if ( fsm_2  && hw_9  && err_16 ) begin\n            data_155 <= fsm_19;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_1) (  !sig_8 ) |-> cfg_12 == chip_9 ;endproperty \n property name; @(negedge clock_div_1) (  !sig_8 ) &&  (  fsm_17  || data_13  && sig_5  != rx_17 ) |-> rst_4 == reg_20 ;endproperty \n property name; @(negedge clock_div_1) (  !sig_8 ) &&  (  fsm_17  || data_13  && sig_5  != rx_17 ) &&  (  fsm_2  && hw_9  && err_16 ) |-> data_155 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_1"
    },
    {
        "Code": "if (  auth_2  || reg_4  || rx_14  || cfg_18 ) begin \n    rst_2 <= data_18;\n    err_50 <= rst_18;\n    fsm_19 = core_19;\n    if ( data_13  && err_15 ) begin\n        clk_8 = err_10;\n        data_203 = clk_8;\n        rst_9 = err_1;\n    end\n        if ( reg_13  != auth_12  && data_4 ) begin\n            sig_1 <= sig_8;\n            chip_8 = clk_5;\n            fsm_5 <= hw_13;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_14) (  auth_2  || reg_4  || rx_14  || cfg_18 ) |-> rst_2 == data_18 && err_50 == rst_18 && fsm_19 == core_19 ;endproperty \n property name; @(negedge clk_enable_14) (  auth_2  || reg_4  || rx_14  || cfg_18 ) &&  (  data_13  && err_15 ) |-> clk_8 == err_10 && data_203 == clk_8 && rst_9 == err_1 ;endproperty \n property name; @(negedge clk_enable_14) (  auth_2  || reg_4  || rx_14  || cfg_18 ) &&  (  data_13  && err_15 ) &&  (  reg_13  != auth_12  && data_4 ) |-> sig_1 == sig_8 && chip_8 == clk_5 && fsm_5 == hw_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_14"
    },
    {
        "Code": "if (  rx_16  || chip_20  || cfg_15 ) begin \n    rst_12 = sig_12;\n    if ( reg_19  || tx_196 ) begin\n        clk_11 = core_11;\n    end\n        if ( reg_15  || chip_5  != rst_4  && core_6 ) begin\n            chip_12 <= tx_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_6) (  rx_16  || chip_20  || cfg_15 ) |-> rst_12 == sig_12 ;endproperty \n property name; @(negedge clock_source_6) (  rx_16  || chip_20  || cfg_15 ) &&  (  reg_19  || tx_196 ) |-> clk_11 == core_11 ;endproperty \n property name; @(negedge clock_source_6) (  rx_16  || chip_20  || cfg_15 ) &&  (  reg_19  || tx_196 ) &&  (  reg_15  || chip_5  != rst_4  && core_6 ) |-> chip_12 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_6"
    },
    {
        "Code": "if (  chip_12 ) begin \n    hw_1 = err_13;\n    if ( auth_1  && tx_16  && rst_10  && err_17 ) begin\n        tx_117 <= chip_12;\n    end\n        if ( clk_7  != auth_12  || cfg_10 ) begin\n            fsm_12 <= tx_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_5) (  chip_12 ) |-> hw_1 == err_13 ;endproperty \n property name; @(posedge clk_enable_5) (  chip_12 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) |-> tx_117 == chip_12 ;endproperty \n property name; @(posedge clk_enable_5) (  chip_12 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) &&  (  clk_7  != auth_12  || cfg_10 ) |-> fsm_12 == tx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "if (  auth_11  != chip_7  || cfg_5 ) begin \n    rst_4 <= tx_9;\n    cfg_9 <= core_17;\n    hw_5 <= cfg_5;\n    if ( rst_10  != data_5 ) begin\n        clk_17 = rx_6;\n        data_5 <= sig_8;\n        chip_79 <= sig_6;\n    end\n        if ( hw_120  != rx_4  && cfg_7  != core_3 ) begin\n            data_116 = rst_19;\n            core_1 <= clk_3;\n            tx_117 = hw_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_20) (  auth_11  != chip_7  || cfg_5 ) |-> rst_4 == tx_9 && cfg_9 == core_17 && hw_5 == cfg_5 ;endproperty \n property name; @(negedge clock_ctrl_20) (  auth_11  != chip_7  || cfg_5 ) &&  (  rst_10  != data_5 ) |-> clk_17 == rx_6 && data_5 == sig_8 && chip_79 == sig_6 ;endproperty \n property name; @(negedge clock_ctrl_20) (  auth_11  != chip_7  || cfg_5 ) &&  (  rst_10  != data_5 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) |-> data_116 == rst_19 && core_1 == clk_3 && tx_117 == hw_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_20"
    },
    {
        "Code": "if (  err_16  && chip_6 ) begin \n    err_5 <= clk_1;\n    fsm_9 <= hw_6;\n    if ( tx_7  || core_20 ) begin\n        tx_46 = tx_18;\n        chip_16 <= rx_9;\n    end\n        if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n            rst_11 <= reg_6;\n            clk_43 <= rx_18;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_3) (  err_16  && chip_6 ) |-> err_5 == clk_1 && fsm_9 == hw_6 ;endproperty \n property name; @(posedge bus_clock_3) (  err_16  && chip_6 ) &&  (  tx_7  || core_20 ) |-> tx_46 == tx_18 && chip_16 == rx_9 ;endproperty \n property name; @(posedge bus_clock_3) (  err_16  && chip_6 ) &&  (  tx_7  || core_20 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> rst_11 == reg_6 && clk_43 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_3"
    },
    {
        "Code": "if (  fsm_10  != reg_4  && rst_12 ) begin \n    rx_19 = rst_5;\n    tx_1 = sig_14;\n    clk_7 <= hw_4;\n    if ( err_15  || hw_17  != cfg_12  && tx_7 ) begin\n        reg_7 <= err_12;\n        tx_12 <= fsm_3;\n        core_112 = cfg_6;\n    end\n        if ( rst_20  || clk_5  && fsm_4  || rx_20 ) begin\n            sig_172 <= rst_15;\n            fsm_115 <= cfg_7;\n            rx_10 <= data_18;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_6) (  fsm_10  != reg_4  && rst_12 ) |-> rx_19 == rst_5 && tx_1 == sig_14 && clk_7 == hw_4 ;endproperty \n property name; @(posedge fast_clk_6) (  fsm_10  != reg_4  && rst_12 ) &&  (  err_15  || hw_17  != cfg_12  && tx_7 ) |-> reg_7 == err_12 && tx_12 == fsm_3 && core_112 == cfg_6 ;endproperty \n property name; @(posedge fast_clk_6) (  fsm_10  != reg_4  && rst_12 ) &&  (  err_15  || hw_17  != cfg_12  && tx_7 ) &&  (  rst_20  || clk_5  && fsm_4  || rx_20 ) |-> sig_172 == rst_15 && fsm_115 == cfg_7 && rx_10 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "if (  tx_2  != err_12  && hw_2 ) begin \n    sig_7 <= sig_6;\n    reg_1 <= fsm_15;\n    core_15 <= rst_15;\n    if ( chip_15 ) begin\n        data_8 <= reg_6;\n        reg_5 <= rst_19;\n        clk_120 = chip_15;\n    end\n        if ( chip_5  != tx_4  && err_19  != tx_17 ) begin\n            tx_33 <= rx_3;\n            data_4 = reg_14;\n            cfg_18 <= fsm_16;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_20) (  tx_2  != err_12  && hw_2 ) |-> sig_7 == sig_6 && reg_1 == fsm_15 && core_15 == rst_15 ;endproperty \n property name; @(posedge clock_ctrl_20) (  tx_2  != err_12  && hw_2 ) &&  (  chip_15 ) |-> data_8 == reg_6 && reg_5 == rst_19 && clk_120 == chip_15 ;endproperty \n property name; @(posedge clock_ctrl_20) (  tx_2  != err_12  && hw_2 ) &&  (  chip_15 ) &&  (  chip_5  != tx_4  && err_19  != tx_17 ) |-> tx_33 == rx_3 && data_4 == reg_14 && cfg_18 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_20"
    },
    {
        "Code": "if (  cfg_1 ) begin \n    hw_8 <= core_16;\n    data_120 <= fsm_17;\n    rx_114 <= rst_5;\n    if ( tx_1  != rst_19  && rst_10  != reg_10 ) begin\n        rx_6 <= clk_14;\n        rx_17 = auth_11;\n        tx_11 = tx_2;\n    end\n        if ( rst_6  && fsm_5 ) begin\n            chip_9 <= auth_9;\n            auth_5 = data_19;\n            tx_9 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_14) (  cfg_1 ) |-> hw_8 == core_16 && data_120 == fsm_17 && rx_114 == rst_5 ;endproperty \n property name; @(posedge clock_div_14) (  cfg_1 ) &&  (  tx_1  != rst_19  && rst_10  != reg_10 ) |-> rx_6 == clk_14 && rx_17 == auth_11 && tx_11 == tx_2 ;endproperty \n property name; @(posedge clock_div_14) (  cfg_1 ) &&  (  tx_1  != rst_19  && rst_10  != reg_10 ) &&  (  rst_6  && fsm_5 ) |-> chip_9 == auth_9 && auth_5 == data_19 && tx_9 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "if (  sig_8  && rx_9 ) begin \n    chip_3 = rx_9;\n    if ( err_8  && fsm_14  && core_18 ) begin\n        err_1 = cfg_103;\n    end\n        if ( clk_7  != auth_12  || cfg_13 ) begin\n            clk_12 = err_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_12) (  sig_8  && rx_9 ) |-> chip_3 == rx_9 ;endproperty \n property name; @(posedge clk_enable_12) (  sig_8  && rx_9 ) &&  (  err_8  && fsm_14  && core_18 ) |-> err_1 == cfg_103 ;endproperty \n property name; @(posedge clk_enable_12) (  sig_8  && rx_9 ) &&  (  err_8  && fsm_14  && core_18 ) &&  (  clk_7  != auth_12  || cfg_13 ) |-> clk_12 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_12"
    },
    {
        "Code": "if (  chip_5  != auth_5  || rst_8 ) begin \n    tx_4 = sig_20;\n    tx_3 <= rx_9;\n    hw_6 <= clk_1;\n    if ( err_12 ) begin\n        cfg_16 = fsm_8;\n        clk_4 <= clk_8;\n        clk_17 <= rx_15;\n    end\n        if ( data_16  && sig_8  != err_10  || data_3 ) begin\n            data_13 <= data_11;\n            hw_5 = data_3;\n            tx_15 = data_8;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_12) (  chip_5  != auth_5  || rst_8 ) |-> tx_4 == sig_20 && tx_3 == rx_9 && hw_6 == clk_1 ;endproperty \n property name; @(posedge sys_clk_12) (  chip_5  != auth_5  || rst_8 ) &&  (  err_12 ) |-> cfg_16 == fsm_8 && clk_4 == clk_8 && clk_17 == rx_15 ;endproperty \n property name; @(posedge sys_clk_12) (  chip_5  != auth_5  || rst_8 ) &&  (  err_12 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) |-> data_13 == data_11 && hw_5 == data_3 && tx_15 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_12"
    },
    {
        "Code": "if (  sig_7  || rst_13  || sig_17  || hw_17 ) begin \n    auth_13 <= sig_16;\n    if ( hw_12  && cfg_18 ) begin\n        rst_5 = clk_9;\n    end\n        if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n            rx_125 = reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_1) (  sig_7  || rst_13  || sig_17  || hw_17 ) |-> auth_13 == sig_16 ;endproperty \n property name; @(posedge clk_enable_1) (  sig_7  || rst_13  || sig_17  || hw_17 ) &&  (  hw_12  && cfg_18 ) |-> rst_5 == clk_9 ;endproperty \n property name; @(posedge clk_enable_1) (  sig_7  || rst_13  || sig_17  || hw_17 ) &&  (  hw_12  && cfg_18 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> rx_125 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_1"
    },
    {
        "Code": "if (  rst_20  != auth_4  && data_2  || err_113 ) begin \n    err_7 <= auth_3;\n    hw_20 = cfg_17;\n    fsm_9 <= core_19;\n    if ( data_14  && chip_15 ) begin\n        sig_172 <= cfg_15;\n        auth_114 = data_1;\n        core_12 <= rst_14;\n    end\n        if ( fsm_14  != auth_9 ) begin\n            hw_18 <= rx_3;\n            hw_2 = chip_99;\n            hw_14 = cfg_18;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_9) (  rst_20  != auth_4  && data_2  || err_113 ) |-> err_7 == auth_3 && hw_20 == cfg_17 && fsm_9 == core_19 ;endproperty \n property name; @(negedge mem_clock_9) (  rst_20  != auth_4  && data_2  || err_113 ) &&  (  data_14  && chip_15 ) |-> sig_172 == cfg_15 && auth_114 == data_1 && core_12 == rst_14 ;endproperty \n property name; @(negedge mem_clock_9) (  rst_20  != auth_4  && data_2  || err_113 ) &&  (  data_14  && chip_15 ) &&  (  fsm_14  != auth_9 ) |-> hw_18 == rx_3 && hw_2 == chip_99 && hw_14 == cfg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "if (  cfg_4  != core_15  || rst_13  || rst_20 ) begin \n    fsm_114 = chip_19;\n    if ( rx_5  && auth_3  || cfg_1 ) begin\n        fsm_15 <= rx_14;\n    end\n        if ( chip_1 ) begin\n            rx_11 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_16) (  cfg_4  != core_15  || rst_13  || rst_20 ) |-> fsm_114 == chip_19 ;endproperty \n property name; @(negedge main_clk_16) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  rx_5  && auth_3  || cfg_1 ) |-> fsm_15 == rx_14 ;endproperty \n property name; @(negedge main_clk_16) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  rx_5  && auth_3  || cfg_1 ) &&  (  chip_1 ) |-> rx_11 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "if (  rx_3  || hw_2  != tx_15 ) begin \n    sig_32 = fsm_10;\n    chip_1 = rst_4;\n    if ( core_16  != cfg_7  || hw_15  || err_11 ) begin\n        tx_112 <= rx_3;\n        err_12 <= data_4;\n    end\n        if ( reg_7 ) begin\n            rst_19 <= core_13;\n            auth_10 = rx_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_5) (  rx_3  || hw_2  != tx_15 ) |-> sig_32 == fsm_10 && chip_1 == rst_4 ;endproperty \n property name; @(negedge clk_signal_5) (  rx_3  || hw_2  != tx_15 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) |-> tx_112 == rx_3 && err_12 == data_4 ;endproperty \n property name; @(negedge clk_signal_5) (  rx_3  || hw_2  != tx_15 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) &&  (  reg_7 ) |-> rst_19 == core_13 && auth_10 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_5"
    },
    {
        "Code": "if (  auth_1  && hw_6 ) begin \n    chip_110 <= rx_14;\n    reg_36 = cfg_5;\n    data_20 = sig_3;\n    if ( chip_5  && data_17  || rst_18 ) begin\n        rst_7 = err_11;\n        clk_11 = tx_8;\n        cfg_76 <= err_8;\n    end\n        if ( rst_10  || clk_14  && fsm_4  || rx_20 ) begin\n            tx_1 <= err_18;\n            rst_52 = rx_15;\n            cfg_19 <= rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_17) (  auth_1  && hw_6 ) |-> chip_110 == rx_14 && reg_36 == cfg_5 && data_20 == sig_3 ;endproperty \n property name; @(negedge clk_signal_17) (  auth_1  && hw_6 ) &&  (  chip_5  && data_17  || rst_18 ) |-> rst_7 == err_11 && clk_11 == tx_8 && cfg_76 == err_8 ;endproperty \n property name; @(negedge clk_signal_17) (  auth_1  && hw_6 ) &&  (  chip_5  && data_17  || rst_18 ) &&  (  rst_10  || clk_14  && fsm_4  || rx_20 ) |-> tx_1 == err_18 && rst_52 == rx_15 && cfg_19 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_17"
    },
    {
        "Code": "if (  chip_5  != err_14  || sig_18  && auth_116 ) begin \n    tx_18 = hw_10;\n    err_195 <= rst_4;\n    if ( err_8  && fsm_134  && core_138 ) begin\n        hw_14 = data_16;\n        reg_4 <= cfg_10;\n    end\n        if ( data_18 ) begin\n            fsm_13 = cfg_4;\n            tx_7 = tx_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_14) (  chip_5  != err_14  || sig_18  && auth_116 ) |-> tx_18 == hw_10 && err_195 == rst_4 ;endproperty \n property name; @(posedge clk_osc_14) (  chip_5  != err_14  || sig_18  && auth_116 ) &&  (  err_8  && fsm_134  && core_138 ) |-> hw_14 == data_16 && reg_4 == cfg_10 ;endproperty \n property name; @(posedge clk_osc_14) (  chip_5  != err_14  || sig_18  && auth_116 ) &&  (  err_8  && fsm_134  && core_138 ) &&  (  data_18 ) |-> fsm_13 == cfg_4 && tx_7 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "if (  fsm_3 ) begin \n    core_118 = sig_16;\n    rx_9 = rx_15;\n    if ( clk_17  || fsm_11  && clk_9  && cfg_13 ) begin\n        auth_5 <= clk_14;\n        rst_12 <= hw_8;\n    end\n        if ( chip_9  != auth_3 ) begin\n            core_17 <= tx_9;\n            sig_32 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_2) (  fsm_3 ) |-> core_118 == sig_16 && rx_9 == rx_15 ;endproperty \n property name; @(negedge sys_clk_2) (  fsm_3 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) |-> auth_5 == clk_14 && rst_12 == hw_8 ;endproperty \n property name; @(negedge sys_clk_2) (  fsm_3 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) &&  (  chip_9  != auth_3 ) |-> core_17 == tx_9 && sig_32 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "if (  chip_10  && cfg_14  || rx_9  || reg_11 ) begin \n    tx_7 = err_18;\n    sig_11 <= err_14;\n    if ( sig_14  || rst_17  || data_3  && tx_12 ) begin\n        data_178 <= clk_17;\n        rst_138 <= hw_7;\n    end\n        if ( data_9  || hw_15  || reg_13  && core_5 ) begin\n            auth_16 = fsm_10;\n            fsm_13 = core_12;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_5) (  chip_10  && cfg_14  || rx_9  || reg_11 ) |-> tx_7 == err_18 && sig_11 == err_14 ;endproperty \n property name; @(posedge fast_clk_5) (  chip_10  && cfg_14  || rx_9  || reg_11 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) |-> data_178 == clk_17 && rst_138 == hw_7 ;endproperty \n property name; @(posedge fast_clk_5) (  chip_10  && cfg_14  || rx_9  || reg_11 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) &&  (  data_9  || hw_15  || reg_13  && core_5 ) |-> auth_16 == fsm_10 && fsm_13 == core_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "if (  rx_1 ) begin \n    clk_16 = chip_12;\n    data_10 <= reg_18;\n    if ( chip_17  != core_9  || sig_12  || core_17 ) begin\n        core_118 <= rst_18;\n        tx_5 <= core_10;\n    end\n        if ( rst_10  != data_5 ) begin\n            hw_4 <= data_17;\n            cfg_183 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_4) (  rx_1 ) |-> clk_16 == chip_12 && data_10 == reg_18 ;endproperty \n property name; @(negedge clock_div_4) (  rx_1 ) &&  (  chip_17  != core_9  || sig_12  || core_17 ) |-> core_118 == rst_18 && tx_5 == core_10 ;endproperty \n property name; @(negedge clock_div_4) (  rx_1 ) &&  (  chip_17  != core_9  || sig_12  || core_17 ) &&  (  rst_10  != data_5 ) |-> hw_4 == data_17 && cfg_183 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_4"
    },
    {
        "Code": "if (  core_13 ) begin \n    core_15 <= data_10;\n    hw_16 = tx_9;\n    if ( sig_11 ) begin\n        auth_4 <= hw_12;\n        auth_19 = fsm_16;\n    end\n        if ( rst_10  && tx_10  || cfg_12 ) begin\n            hw_14 = sig_5;\n            fsm_3 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_4) (  core_13 ) |-> core_15 == data_10 && hw_16 == tx_9 ;endproperty \n property name; @(negedge fast_clk_4) (  core_13 ) &&  (  sig_11 ) |-> auth_4 == hw_12 && auth_19 == fsm_16 ;endproperty \n property name; @(negedge fast_clk_4) (  core_13 ) &&  (  sig_11 ) &&  (  rst_10  && tx_10  || cfg_12 ) |-> hw_14 == sig_5 && fsm_3 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_4"
    },
    {
        "Code": "if (  rst_20  != auth_17  && data_2  || err_18 ) begin \n    core_4 = sig_6;\n    if ( hw_7  != hw_14  && auth_2  || cfg_20 ) begin\n        rst_4 <= cfg_10;\n    end\n        if ( chip_11  || chip_7  && reg_8  || clk_10 ) begin\n            auth_1 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_4) (  rst_20  != auth_17  && data_2  || err_18 ) |-> core_4 == sig_6 ;endproperty \n property name; @(negedge mem_clock_4) (  rst_20  != auth_17  && data_2  || err_18 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) |-> rst_4 == cfg_10 ;endproperty \n property name; @(negedge mem_clock_4) (  rst_20  != auth_17  && data_2  || err_18 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) &&  (  chip_11  || chip_7  && reg_8  || clk_10 ) |-> auth_1 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "if (  data_3  != fsm_8  && rx_10 ) begin \n    auth_16 <= chip_10;\n    data_1 <= sig_19;\n    if ( reg_2 ) begin\n        fsm_26 <= err_14;\n        hw_15 = clk_3;\n    end\n        if ( clk_11 ) begin\n            rx_15 = clk_3;\n            core_8 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  data_3  != fsm_8  && rx_10 ) |-> auth_16 == chip_10 && data_1 == sig_19 ;endproperty \n property name; @(negedge async_clk_16) (  data_3  != fsm_8  && rx_10 ) &&  (  reg_2 ) |-> fsm_26 == err_14 && hw_15 == clk_3 ;endproperty \n property name; @(negedge async_clk_16) (  data_3  != fsm_8  && rx_10 ) &&  (  reg_2 ) &&  (  clk_11 ) |-> rx_15 == clk_3 && core_8 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  sig_1  && cfg_14  || chip_13 ) begin \n    cfg_15 <= rx_10;\n    rx_15 <= chip_9;\n    fsm_13 = reg_4;\n    if ( err_209  && rst_6  && hw_8 ) begin\n        hw_7 = hw_10;\n        tx_13 <= chip_20;\n        core_1 <= chip_17;\n    end\n        if ( rst_3  != core_13  || tx_10 ) begin\n            clk_19 = rx_11;\n            fsm_19 = tx_14;\n            hw_8 <= cfg_59;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_14) (  sig_1  && cfg_14  || chip_13 ) |-> cfg_15 == rx_10 && rx_15 == chip_9 && fsm_13 == reg_4 ;endproperty \n property name; @(posedge core_clock_14) (  sig_1  && cfg_14  || chip_13 ) &&  (  err_209  && rst_6  && hw_8 ) |-> hw_7 == hw_10 && tx_13 == chip_20 && core_1 == chip_17 ;endproperty \n property name; @(posedge core_clock_14) (  sig_1  && cfg_14  || chip_13 ) &&  (  err_209  && rst_6  && hw_8 ) &&  (  rst_3  != core_13  || tx_10 ) |-> clk_19 == rx_11 && fsm_19 == tx_14 && hw_8 == cfg_59 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_14"
    },
    {
        "Code": "if (  clk_14  != rx_19  || clk_8 ) begin \n    core_18 <= auth_16;\n    hw_12 = cfg_19;\n    if ( tx_118  != reg_14  || clk_15  != sig_5 ) begin\n        cfg_52 = fsm_7;\n        auth_9 <= sig_14;\n    end\n        if ( clk_5  != chip_16  || clk_12 ) begin\n            fsm_114 = err_2;\n            auth_8 = rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_2) (  clk_14  != rx_19  || clk_8 ) |-> core_18 == auth_16 && hw_12 == cfg_19 ;endproperty \n property name; @(posedge mem_clock_2) (  clk_14  != rx_19  || clk_8 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) |-> cfg_52 == fsm_7 && auth_9 == sig_14 ;endproperty \n property name; @(posedge mem_clock_2) (  clk_14  != rx_19  || clk_8 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) &&  (  clk_5  != chip_16  || clk_12 ) |-> fsm_114 == err_2 && auth_8 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "if (  hw_5  && auth_54 ) begin \n    reg_10 <= tx_10;\n    if ( err_10  || chip_15  && err_18  || cfg_4 ) begin\n        clk_5 <= chip_15;\n    end\n        if ( tx_6  != clk_2 ) begin\n            cfg_20 <= auth_6;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_2) (  hw_5  && auth_54 ) |-> reg_10 == tx_10 ;endproperty \n property name; @(negedge core_clock_2) (  hw_5  && auth_54 ) &&  (  err_10  || chip_15  && err_18  || cfg_4 ) |-> clk_5 == chip_15 ;endproperty \n property name; @(negedge core_clock_2) (  hw_5  && auth_54 ) &&  (  err_10  || chip_15  && err_18  || cfg_4 ) &&  (  tx_6  != clk_2 ) |-> cfg_20 == auth_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_2"
    },
    {
        "Code": "if (  cfg_16  != fsm_11 ) begin \n    fsm_15 <= clk_14;\n    rx_18 = sig_8;\n    core_15 <= auth_6;\n    if ( rst_4 ) begin\n        clk_6 <= chip_207;\n        sig_16 = reg_9;\n        data_2 <= cfg_19;\n    end\n        if ( rx_11  || chip_1 ) begin\n            reg_15 <= cfg_15;\n            core_112 = cfg_4;\n            core_9 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_20) (  cfg_16  != fsm_11 ) |-> fsm_15 == clk_14 && rx_18 == sig_8 && core_15 == auth_6 ;endproperty \n property name; @(negedge clk_reset_20) (  cfg_16  != fsm_11 ) &&  (  rst_4 ) |-> clk_6 == chip_207 && sig_16 == reg_9 && data_2 == cfg_19 ;endproperty \n property name; @(negedge clk_reset_20) (  cfg_16  != fsm_11 ) &&  (  rst_4 ) &&  (  rx_11  || chip_1 ) |-> reg_15 == cfg_15 && core_112 == cfg_4 && core_9 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_20"
    },
    {
        "Code": "if (  hw_11  != clk_11  || chip_16  != chip_19 ) begin \n    data_14 = clk_4;\n    sig_14 <= core_17;\n    clk_62 <= core_120;\n    if ( cfg_53  != clk_55  && chip_5  && data_55 ) begin\n        sig_13 = reg_20;\n        auth_8 = rx_14;\n        cfg_15 <= sig_17;\n    end\n        if ( rx_19  && data_13 ) begin\n            reg_8 = chip_7;\n            rx_16 <= core_2;\n            auth_6 <= auth_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_11) (  hw_11  != clk_11  || chip_16  != chip_19 ) |-> data_14 == clk_4 && sig_14 == core_17 && clk_62 == core_120 ;endproperty \n property name; @(negedge clock_source_11) (  hw_11  != clk_11  || chip_16  != chip_19 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) |-> sig_13 == reg_20 && auth_8 == rx_14 && cfg_15 == sig_17 ;endproperty \n property name; @(negedge clock_source_11) (  hw_11  != clk_11  || chip_16  != chip_19 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) &&  (  rx_19  && data_13 ) |-> reg_8 == chip_7 && rx_16 == core_2 && auth_6 == auth_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "if (  tx_19  || hw_4  && core_3  && fsm_20 ) begin \n    err_1 = chip_12;\n    if ( hw_1  || tx_17  && rx_20 ) begin\n        chip_16 = rst_14;\n    end\n        if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n            auth_9 = hw_123;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_13) (  tx_19  || hw_4  && core_3  && fsm_20 ) |-> err_1 == chip_12 ;endproperty \n property name; @(posedge sys_clk_13) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  hw_1  || tx_17  && rx_20 ) |-> chip_16 == rst_14 ;endproperty \n property name; @(posedge sys_clk_13) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  hw_1  || tx_17  && rx_20 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> auth_9 == hw_123 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_13"
    },
    {
        "Code": "if (  cfg_15  || core_6 ) begin \n    rx_5 <= auth_16;\n    cfg_116 <= hw_5;\n    if ( cfg_2  != reg_15  || hw_18  || fsm_17 ) begin\n        chip_9 = err_4;\n        rst_8 = sig_11;\n    end\n        if ( cfg_13  != clk_18  && chip_5  && data_18 ) begin\n            auth_8 <= rx_1;\n            core_12 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_6) (  cfg_15  || core_6 ) |-> rx_5 == auth_16 && cfg_116 == hw_5 ;endproperty \n property name; @(posedge clk_out_6) (  cfg_15  || core_6 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_17 ) |-> chip_9 == err_4 && rst_8 == sig_11 ;endproperty \n property name; @(posedge clk_out_6) (  cfg_15  || core_6 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_17 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) |-> auth_8 == rx_1 && core_12 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_6"
    },
    {
        "Code": "if (  reg_123  != core_126  && err_120 ) begin \n    core_8 = reg_5;\n    reg_20 = rx_18;\n    if ( auth_18  && tx_16  && rst_10  && err_17 ) begin\n        err_19 = cfg_3;\n        chip_5 <= rx_19;\n    end\n        if ( clk_3  || hw_5  || err_11  && fsm_4 ) begin\n            cfg_10 = reg_9;\n            core_112 <= rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_2) (  reg_123  != core_126  && err_120 ) |-> core_8 == reg_5 && reg_20 == rx_18 ;endproperty \n property name; @(posedge clk_enable_2) (  reg_123  != core_126  && err_120 ) &&  (  auth_18  && tx_16  && rst_10  && err_17 ) |-> err_19 == cfg_3 && chip_5 == rx_19 ;endproperty \n property name; @(posedge clk_enable_2) (  reg_123  != core_126  && err_120 ) &&  (  auth_18  && tx_16  && rst_10  && err_17 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) |-> cfg_10 == reg_9 && core_112 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "if (  data_13  && hw_1 ) begin \n    reg_2 = err_7;\n    cfg_7 = err_2;\n    rx_17 <= reg_2;\n    if ( fsm_111  || sig_7  && fsm_13 ) begin\n        chip_16 = fsm_16;\n        cfg_1 <= hw_7;\n        chip_12 = rx_14;\n    end\n        if ( reg_7  != err_17 ) begin\n            data_8 = reg_4;\n            cfg_12 = rst_133;\n            clk_7 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_5) (  data_13  && hw_1 ) |-> reg_2 == err_7 && cfg_7 == err_2 && rx_17 == reg_2 ;endproperty \n property name; @(posedge clk_reset_5) (  data_13  && hw_1 ) &&  (  fsm_111  || sig_7  && fsm_13 ) |-> chip_16 == fsm_16 && cfg_1 == hw_7 && chip_12 == rx_14 ;endproperty \n property name; @(posedge clk_reset_5) (  data_13  && hw_1 ) &&  (  fsm_111  || sig_7  && fsm_13 ) &&  (  reg_7  != err_17 ) |-> data_8 == reg_4 && cfg_12 == rst_133 && clk_7 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "if (  data_10  && auth_7  != fsm_7 ) begin \n    err_6 <= tx_20;\n    err_2 <= rx_1;\n    data_185 = rx_4;\n    if ( auth_6  || rst_1  && auth_9  && hw_8 ) begin\n        clk_5 = chip_19;\n        data_17 <= rst_8;\n        auth_8 <= data_4;\n    end\n        if ( fsm_17 ) begin\n            reg_19 = rst_6;\n            rx_7 <= err_13;\n            cfg_13 = rx_14;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_17) (  data_10  && auth_7  != fsm_7 ) |-> err_6 == tx_20 && err_2 == rx_1 && data_185 == rx_4 ;endproperty \n property name; @(posedge fast_clk_17) (  data_10  && auth_7  != fsm_7 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) |-> clk_5 == chip_19 && data_17 == rst_8 && auth_8 == data_4 ;endproperty \n property name; @(posedge fast_clk_17) (  data_10  && auth_7  != fsm_7 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) &&  (  fsm_17 ) |-> reg_19 == rst_6 && rx_7 == err_13 && cfg_13 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_17"
    },
    {
        "Code": "if (  clk_4  != data_15  && fsm_9 ) begin \n    fsm_2 <= rst_4;\n    clk_8 = cfg_2;\n    if ( rx_1  != chip_9  && hw_70 ) begin\n        auth_5 <= auth_12;\n        data_3 = auth_5;\n    end\n        if ( rx_16 ) begin\n            fsm_14 = tx_2;\n            chip_3 <= hw_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_9) (  clk_4  != data_15  && fsm_9 ) |-> fsm_2 == rst_4 && clk_8 == cfg_2 ;endproperty \n property name; @(negedge async_clk_9) (  clk_4  != data_15  && fsm_9 ) &&  (  rx_1  != chip_9  && hw_70 ) |-> auth_5 == auth_12 && data_3 == auth_5 ;endproperty \n property name; @(negedge async_clk_9) (  clk_4  != data_15  && fsm_9 ) &&  (  rx_1  != chip_9  && hw_70 ) &&  (  rx_16 ) |-> fsm_14 == tx_2 && chip_3 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_9"
    },
    {
        "Code": "if (  sig_7  || err_14  && clk_3 ) begin \n    auth_120 <= hw_20;\n    if ( err_115  != auth_6 ) begin\n        auth_3 = sig_12;\n    end\n        if ( fsm_19  != rx_10 ) begin\n            rst_14 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_2) (  sig_7  || err_14  && clk_3 ) |-> auth_120 == hw_20 ;endproperty \n property name; @(posedge bus_clock_2) (  sig_7  || err_14  && clk_3 ) &&  (  err_115  != auth_6 ) |-> auth_3 == sig_12 ;endproperty \n property name; @(posedge bus_clock_2) (  sig_7  || err_14  && clk_3 ) &&  (  err_115  != auth_6 ) &&  (  fsm_19  != rx_10 ) |-> rst_14 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_2"
    },
    {
        "Code": "if (  auth_1  && tx_1 ) begin \n    auth_14 <= rx_15;\n    sig_4 <= clk_16;\n    if ( auth_208 ) begin\n        chip_6 <= chip_15;\n        core_20 <= data_70;\n    end\n        if ( hw_20  || cfg_8 ) begin\n            clk_17 <= cfg_12;\n            auth_4 = clk_115;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_16) (  auth_1  && tx_1 ) |-> auth_14 == rx_15 && sig_4 == clk_16 ;endproperty \n property name; @(posedge clock_div_16) (  auth_1  && tx_1 ) &&  (  auth_208 ) |-> chip_6 == chip_15 && core_20 == data_70 ;endproperty \n property name; @(posedge clock_div_16) (  auth_1  && tx_1 ) &&  (  auth_208 ) &&  (  hw_20  || cfg_8 ) |-> clk_17 == cfg_12 && auth_4 == clk_115 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "if (  clk_20  && reg_15  != reg_8 ) begin \n    cfg_13 = fsm_12;\n    fsm_20 <= reg_2;\n    if ( rst_17  != fsm_13  || rx_110  != chip_17 ) begin\n        data_6 <= cfg_1;\n        chip_20 <= chip_1;\n    end\n        if ( hw_1  || tx_17  && rx_20 ) begin\n            rx_15 <= err_8;\n            fsm_13 = reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_3) (  clk_20  && reg_15  != reg_8 ) |-> cfg_13 == fsm_12 && fsm_20 == reg_2 ;endproperty \n property name; @(negedge mem_clock_3) (  clk_20  && reg_15  != reg_8 ) &&  (  rst_17  != fsm_13  || rx_110  != chip_17 ) |-> data_6 == cfg_1 && chip_20 == chip_1 ;endproperty \n property name; @(negedge mem_clock_3) (  clk_20  && reg_15  != reg_8 ) &&  (  rst_17  != fsm_13  || rx_110  != chip_17 ) &&  (  hw_1  || tx_17  && rx_20 ) |-> rx_15 == err_8 && fsm_13 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_3"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    err_15 <= hw_2;\n    sig_18 <= rst_10;\n    if ( cfg_10  && sig_4  && cfg_17  || sig_8 ) begin\n        fsm_2 = fsm_7;\n        rst_4 <= auth_4;\n    end\n        if ( fsm_19  && core_6  != data_20  && sig_11 ) begin\n            clk_9 <= err_2;\n            cfg_10 <= hw_19;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_6) (  !tx_1 ) |-> err_15 == hw_2 && sig_18 == rst_10 ;endproperty \n property name; @(posedge mem_clock_6) (  !tx_1 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) |-> fsm_2 == fsm_7 && rst_4 == auth_4 ;endproperty \n property name; @(posedge mem_clock_6) (  !tx_1 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) &&  (  fsm_19  && core_6  != data_20  && sig_11 ) |-> clk_9 == err_2 && cfg_10 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "if (  clk_12  || auth_2  != rx_8  && rst_17 ) begin \n    clk_6 = chip_10;\n    rx_11 <= chip_12;\n    tx_46 = clk_20;\n    if ( fsm_10  != chip_16  || fsm_20 ) begin\n        rst_3 <= data_4;\n        sig_172 <= hw_68;\n        auth_11 = rx_15;\n    end\n        if ( clk_7  && hw_5 ) begin\n            hw_8 <= hw_11;\n            data_13 <= rx_12;\n            fsm_116 = auth_7;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_4) (  clk_12  || auth_2  != rx_8  && rst_17 ) |-> clk_6 == chip_10 && rx_11 == chip_12 && tx_46 == clk_20 ;endproperty \n property name; @(posedge clock_source_4) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  fsm_10  != chip_16  || fsm_20 ) |-> rst_3 == data_4 && sig_172 == hw_68 && auth_11 == rx_15 ;endproperty \n property name; @(posedge clock_source_4) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  fsm_10  != chip_16  || fsm_20 ) &&  (  clk_7  && hw_5 ) |-> hw_8 == hw_11 && data_13 == rx_12 && fsm_116 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_4"
    },
    {
        "Code": "if (  auth_18  != data_17  && sig_18  || clk_12 ) begin \n    tx_1 = rx_11;\n    sig_8 = core_19;\n    if ( clk_82 ) begin\n        chip_11 <= reg_11;\n        hw_5 = auth_11;\n    end\n        if ( err_18  != data_7 ) begin\n            fsm_10 = core_1;\n            core_8 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_7) (  auth_18  != data_17  && sig_18  || clk_12 ) |-> tx_1 == rx_11 && sig_8 == core_19 ;endproperty \n property name; @(negedge clk_osc_7) (  auth_18  != data_17  && sig_18  || clk_12 ) &&  (  clk_82 ) |-> chip_11 == reg_11 && hw_5 == auth_11 ;endproperty \n property name; @(negedge clk_osc_7) (  auth_18  != data_17  && sig_18  || clk_12 ) &&  (  clk_82 ) &&  (  err_18  != data_7 ) |-> fsm_10 == core_1 && core_8 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "if (  cfg_1  || hw_116 ) begin \n    core_9 <= rst_8;\n    if ( tx_5 ) begin\n        core_147 <= rst_4;\n    end\n        if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n            reg_14 = clk_17;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_4) (  cfg_1  || hw_116 ) |-> core_9 == rst_8 ;endproperty \n property name; @(negedge clock_ctrl_4) (  cfg_1  || hw_116 ) &&  (  tx_5 ) |-> core_147 == rst_4 ;endproperty \n property name; @(negedge clock_ctrl_4) (  cfg_1  || hw_116 ) &&  (  tx_5 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> reg_14 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_4"
    },
    {
        "Code": "if (  data_11 ) begin \n    reg_9 <= cfg_2;\n    err_60 = fsm_3;\n    if ( core_8  && err_8  || rst_14 ) begin\n        tx_1 <= data_135;\n        clk_9 = clk_2;\n    end\n        if ( rx_19  || cfg_2 ) begin\n            sig_32 <= chip_3;\n            rst_116 = clk_10;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_11) (  data_11 ) |-> reg_9 == cfg_2 && err_60 == fsm_3 ;endproperty \n property name; @(posedge mem_clock_11) (  data_11 ) &&  (  core_8  && err_8  || rst_14 ) |-> tx_1 == data_135 && clk_9 == clk_2 ;endproperty \n property name; @(posedge mem_clock_11) (  data_11 ) &&  (  core_8  && err_8  || rst_14 ) &&  (  rx_19  || cfg_2 ) |-> sig_32 == chip_3 && rst_116 == clk_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_11"
    },
    {
        "Code": "if (  err_77  != fsm_77 ) begin \n    core_12 <= data_85;\n    if ( hw_10 ) begin\n        fsm_4 = clk_3;\n    end\n        if ( err_2  || reg_13 ) begin\n            rx_9 = data_11;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_13) (  err_77  != fsm_77 ) |-> core_12 == data_85 ;endproperty \n property name; @(negedge mem_clock_13) (  err_77  != fsm_77 ) &&  (  hw_10 ) |-> fsm_4 == clk_3 ;endproperty \n property name; @(negedge mem_clock_13) (  err_77  != fsm_77 ) &&  (  hw_10 ) &&  (  err_2  || reg_13 ) |-> rx_9 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "if (  hw_8 ) begin \n    hw_4 <= sig_6;\n    clk_120 = rx_5;\n    rx_3 = hw_2;\n    if ( chip_12  != cfg_12  && tx_14  || fsm_19 ) begin\n        err_20 <= core_10;\n        reg_10 = err_4;\n        clk_18 <= err_2;\n    end\n        if ( auth_20  || core_20  != fsm_13  && reg_11 ) begin\n            reg_58 = cfg_1;\n            cfg_183 = reg_4;\n            rst_19 = hw_7;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_12) (  hw_8 ) |-> hw_4 == sig_6 && clk_120 == rx_5 && rx_3 == hw_2 ;endproperty \n property name; @(posedge cpu_clock_12) (  hw_8 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) |-> err_20 == core_10 && reg_10 == err_4 && clk_18 == err_2 ;endproperty \n property name; @(posedge cpu_clock_12) (  hw_8 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) &&  (  auth_20  || core_20  != fsm_13  && reg_11 ) |-> reg_58 == cfg_1 && cfg_183 == reg_4 && rst_19 == hw_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "if (  tx_17 ) begin \n    clk_8 = hw_10;\n    reg_12 <= sig_11;\n    if ( core_14  != rx_9  && reg_13  || clk_17 ) begin\n        rx_130 = cfg_6;\n        clk_1 = sig_3;\n    end\n        if ( cfg_202 ) begin\n            err_2 = reg_12;\n            clk_43 <= sig_1;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_7) (  tx_17 ) |-> clk_8 == hw_10 && reg_12 == sig_11 ;endproperty \n property name; @(posedge mem_clock_7) (  tx_17 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) |-> rx_130 == cfg_6 && clk_1 == sig_3 ;endproperty \n property name; @(posedge mem_clock_7) (  tx_17 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) &&  (  cfg_202 ) |-> err_2 == reg_12 && clk_43 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_7"
    },
    {
        "Code": "if (  clk_9  || core_3  || hw_19 ) begin \n    data_11 <= err_4;\n    if ( clk_13  || data_19  && cfg_20  != auth_17 ) begin\n        chip_4 <= reg_4;\n    end\n        if ( data_1  != auth_19 ) begin\n            rst_138 = err_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_2) (  clk_9  || core_3  || hw_19 ) |-> data_11 == err_4 ;endproperty \n property name; @(posedge clk_signal_2) (  clk_9  || core_3  || hw_19 ) &&  (  clk_13  || data_19  && cfg_20  != auth_17 ) |-> chip_4 == reg_4 ;endproperty \n property name; @(posedge clk_signal_2) (  clk_9  || core_3  || hw_19 ) &&  (  clk_13  || data_19  && cfg_20  != auth_17 ) &&  (  data_1  != auth_19 ) |-> rst_138 == err_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "if (  hw_14 ) begin \n    fsm_15 = tx_6;\n    data_10 = sig_14;\n    if ( rst_15  || chip_14 ) begin\n        chip_8 = err_13;\n        sig_13 = sig_12;\n    end\n        if ( rx_8  || tx_4  && core_1  || cfg_10 ) begin\n            core_1 <= rx_7;\n            chip_5 <= data_12;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_4) (  hw_14 ) |-> fsm_15 == tx_6 && data_10 == sig_14 ;endproperty \n property name; @(posedge pll_clk_4) (  hw_14 ) &&  (  rst_15  || chip_14 ) |-> chip_8 == err_13 && sig_13 == sig_12 ;endproperty \n property name; @(posedge pll_clk_4) (  hw_14 ) &&  (  rst_15  || chip_14 ) &&  (  rx_8  || tx_4  && core_1  || cfg_10 ) |-> core_1 == rx_7 && chip_5 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_4"
    },
    {
        "Code": "if (  core_17 ) begin \n    hw_1 = reg_14;\n    err_195 = hw_8;\n    tx_3 = sig_2;\n    if ( core_14  && cfg_9  != chip_15 ) begin\n        sig_11 <= rst_3;\n        clk_6 <= err_4;\n        cfg_17 = err_10;\n    end\n        if ( sig_19  && err_19  && tx_3 ) begin\n            hw_17 = rst_9;\n            sig_9 <= auth_16;\n            auth_114 <= tx_1;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_9) (  core_17 ) |-> hw_1 == reg_14 && err_195 == hw_8 && tx_3 == sig_2 ;endproperty \n property name; @(posedge clock_source_9) (  core_17 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> sig_11 == rst_3 && clk_6 == err_4 && cfg_17 == err_10 ;endproperty \n property name; @(posedge clock_source_9) (  core_17 ) &&  (  core_14  && cfg_9  != chip_15 ) &&  (  sig_19  && err_19  && tx_3 ) |-> hw_17 == rst_9 && sig_9 == auth_16 && auth_114 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_9"
    },
    {
        "Code": "if (  fsm_12  || auth_17 ) begin \n    rx_18 = reg_7;\n    reg_10 <= fsm_17;\n    if ( auth_6  || rst_1  && auth_9  && hw_8 ) begin\n        core_3 = cfg_9;\n        rst_4 = cfg_14;\n    end\n        if ( reg_18  != chip_9  || sig_17  && rst_2 ) begin\n            clk_7 <= fsm_11;\n            sig_19 = clk_2;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_13) (  fsm_12  || auth_17 ) |-> rx_18 == reg_7 && reg_10 == fsm_17 ;endproperty \n property name; @(negedge mem_clock_13) (  fsm_12  || auth_17 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) |-> core_3 == cfg_9 && rst_4 == cfg_14 ;endproperty \n property name; @(negedge mem_clock_13) (  fsm_12  || auth_17 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) |-> clk_7 == fsm_11 && sig_19 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "if (  sig_15  || rst_12  || reg_19  != cfg_6 ) begin \n    sig_11 = chip_4;\n    sig_116 <= clk_3;\n    if ( rx_7  != clk_6  || clk_1  || hw_2 ) begin\n        cfg_116 = rst_6;\n        clk_13 = reg_14;\n    end\n        if ( err_19  || fsm_13  != sig_6  || rst_5 ) begin\n            tx_12 <= chip_9;\n            chip_19 = rst_5;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_7) (  sig_15  || rst_12  || reg_19  != cfg_6 ) |-> sig_11 == chip_4 && sig_116 == clk_3 ;endproperty \n property name; @(posedge pll_clk_7) (  sig_15  || rst_12  || reg_19  != cfg_6 ) &&  (  rx_7  != clk_6  || clk_1  || hw_2 ) |-> cfg_116 == rst_6 && clk_13 == reg_14 ;endproperty \n property name; @(posedge pll_clk_7) (  sig_15  || rst_12  || reg_19  != cfg_6 ) &&  (  rx_7  != clk_6  || clk_1  || hw_2 ) &&  (  err_19  || fsm_13  != sig_6  || rst_5 ) |-> tx_12 == chip_9 && chip_19 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_7"
    },
    {
        "Code": "if (  sig_11  || chip_19  != rst_7  || sig_20 ) begin \n    sig_172 = reg_12;\n    if ( rx_129  || hw_7  && err_124  != tx_8 ) begin\n        rx_114 = fsm_16;\n    end\n        if ( hw_18  != fsm_15  || reg_40  && chip_8 ) begin\n            tx_46 <= rst_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_13) (  sig_11  || chip_19  != rst_7  || sig_20 ) |-> sig_172 == reg_12 ;endproperty \n property name; @(posedge clk_signal_13) (  sig_11  || chip_19  != rst_7  || sig_20 ) &&  (  rx_129  || hw_7  && err_124  != tx_8 ) |-> rx_114 == fsm_16 ;endproperty \n property name; @(posedge clk_signal_13) (  sig_11  || chip_19  != rst_7  || sig_20 ) &&  (  rx_129  || hw_7  && err_124  != tx_8 ) &&  (  hw_18  != fsm_15  || reg_40  && chip_8 ) |-> tx_46 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "if (  hw_6  != sig_9 ) begin \n    sig_2 <= clk_1;\n    sig_9 <= chip_20;\n    if ( err_15  || hw_11  != cfg_12  && tx_7 ) begin\n        sig_17 = chip_19;\n        auth_16 <= err_20;\n    end\n        if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n            core_12 <= rx_4;\n            fsm_15 = rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_5) (  hw_6  != sig_9 ) |-> sig_2 == clk_1 && sig_9 == chip_20 ;endproperty \n property name; @(posedge clk_in_5) (  hw_6  != sig_9 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) |-> sig_17 == chip_19 && auth_16 == err_20 ;endproperty \n property name; @(posedge clk_in_5) (  hw_6  != sig_9 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> core_12 == rx_4 && fsm_15 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "if (  cfg_4  != core_15  || rst_13  || rst_20 ) begin \n    tx_4 <= hw_2;\n    data_9 <= tx_3;\n    clk_118 = chip_12;\n    if ( err_12  && err_1 ) begin\n        clk_27 <= hw_10;\n        fsm_100 <= cfg_13;\n        chip_1 <= rst_12;\n    end\n        if ( data_4  || rst_13  != core_13 ) begin\n            rx_7 <= clk_19;\n            core_10 = auth_16;\n            rx_1 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_12) (  cfg_4  != core_15  || rst_13  || rst_20 ) |-> tx_4 == hw_2 && data_9 == tx_3 && clk_118 == chip_12 ;endproperty \n property name; @(posedge clk_reset_12) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  err_12  && err_1 ) |-> clk_27 == hw_10 && fsm_100 == cfg_13 && chip_1 == rst_12 ;endproperty \n property name; @(posedge clk_reset_12) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  err_12  && err_1 ) &&  (  data_4  || rst_13  != core_13 ) |-> rx_7 == clk_19 && core_10 == auth_16 && rx_1 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_12"
    },
    {
        "Code": "if (  chip_19 ) begin \n    sig_1 = auth_3;\n    chip_10 <= reg_6;\n    if ( rx_20  && fsm_12  && reg_16  != sig_15 ) begin\n        chip_109 <= sig_1;\n        fsm_19 = data_17;\n    end\n        if ( clk_18 ) begin\n            sig_2 <= rx_14;\n            core_3 = sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_7) (  chip_19 ) |-> sig_1 == auth_3 && chip_10 == reg_6 ;endproperty \n property name; @(negedge sys_clk_7) (  chip_19 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) |-> chip_109 == sig_1 && fsm_19 == data_17 ;endproperty \n property name; @(negedge sys_clk_7) (  chip_19 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) &&  (  clk_18 ) |-> sig_2 == rx_14 && core_3 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "if (  chip_14  || clk_16 ) begin \n    data_1 <= cfg_20;\n    clk_11 <= reg_5;\n    if ( fsm_6 ) begin\n        rst_15 = cfg_2;\n        tx_1010 <= auth_2;\n    end\n        if ( clk_13  != auth_12  || cfg_10 ) begin\n            chip_16 <= hw_19;\n            chip_3 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_18) (  chip_14  || clk_16 ) |-> data_1 == cfg_20 && clk_11 == reg_5 ;endproperty \n property name; @(posedge fast_clk_18) (  chip_14  || clk_16 ) &&  (  fsm_6 ) |-> rst_15 == cfg_2 && tx_1010 == auth_2 ;endproperty \n property name; @(posedge fast_clk_18) (  chip_14  || clk_16 ) &&  (  fsm_6 ) &&  (  clk_13  != auth_12  || cfg_10 ) |-> chip_16 == hw_19 && chip_3 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_18"
    },
    {
        "Code": "if (  core_11  && hw_12  && hw_9 ) begin \n    rst_6 = cfg_5;\n    if ( clk_6  || data_11 ) begin\n        rx_1 = fsm_17;\n    end\n        if ( core_12  || rx_7  != chip_16  && rx_3 ) begin\n            core_6 = clk_172;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  core_11  && hw_12  && hw_9 ) |-> rst_6 == cfg_5 ;endproperty \n property name; @(posedge clock_ctrl_8) (  core_11  && hw_12  && hw_9 ) &&  (  clk_6  || data_11 ) |-> rx_1 == fsm_17 ;endproperty \n property name; @(posedge clock_ctrl_8) (  core_11  && hw_12  && hw_9 ) &&  (  clk_6  || data_11 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) |-> core_6 == clk_172 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  cfg_19  != data_7  || rst_4 ) begin \n    core_20 <= reg_14;\n    auth_4 <= auth_15;\n    if ( clk_15  != rst_7  && err_12  != sig_1 ) begin\n        sig_17 = rx_3;\n        rst_19 <= rx_19;\n    end\n        if ( err_19  != core_8  || tx_5  != err_5 ) begin\n            rx_1 = err_10;\n            cfg_19 <= err_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_13) (  cfg_19  != data_7  || rst_4 ) |-> core_20 == reg_14 && auth_4 == auth_15 ;endproperty \n property name; @(posedge clk_enable_13) (  cfg_19  != data_7  || rst_4 ) &&  (  clk_15  != rst_7  && err_12  != sig_1 ) |-> sig_17 == rx_3 && rst_19 == rx_19 ;endproperty \n property name; @(posedge clk_enable_13) (  cfg_19  != data_7  || rst_4 ) &&  (  clk_15  != rst_7  && err_12  != sig_1 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> rx_1 == err_10 && cfg_19 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "if (  fsm_9  && rx_12 ) begin \n    auth_8 = core_19;\n    auth_20 = hw_20;\n    fsm_9 <= hw_10;\n    if ( cfg_8  || clk_14  || fsm_16  || fsm_5 ) begin\n        core_118 = reg_6;\n        rst_10 = rx_10;\n        rx_12 <= auth_4;\n    end\n        if ( tx_14  || reg_16  || rst_16  || core_11 ) begin\n            fsm_114 <= core_2;\n            tx_2 <= cfg_10;\n            err_19 = sig_9;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_10) (  fsm_9  && rx_12 ) |-> auth_8 == core_19 && auth_20 == hw_20 && fsm_9 == hw_10 ;endproperty \n property name; @(posedge main_clk_10) (  fsm_9  && rx_12 ) &&  (  cfg_8  || clk_14  || fsm_16  || fsm_5 ) |-> core_118 == reg_6 && rst_10 == rx_10 && rx_12 == auth_4 ;endproperty \n property name; @(posedge main_clk_10) (  fsm_9  && rx_12 ) &&  (  cfg_8  || clk_14  || fsm_16  || fsm_5 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) |-> fsm_114 == core_2 && tx_2 == cfg_10 && err_19 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_10"
    },
    {
        "Code": "if (  rx_7  != err_7  || data_7 ) begin \n    err_50 = hw_5;\n    data_5 <= chip_17;\n    core_37 = err_16;\n    if ( err_6  || clk_17 ) begin\n        reg_16 <= rx_18;\n        sig_11 <= reg_12;\n        rx_4 = data_4;\n    end\n        if ( rst_10  || clk_5  && fsm_17  || rx_20 ) begin\n            reg_8 <= rst_8;\n            hw_2 <= clk_17;\n            tx_11 <= rx_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_13) (  rx_7  != err_7  || data_7 ) |-> err_50 == hw_5 && data_5 == chip_17 && core_37 == err_16 ;endproperty \n property name; @(negedge clk_reset_13) (  rx_7  != err_7  || data_7 ) &&  (  err_6  || clk_17 ) |-> reg_16 == rx_18 && sig_11 == reg_12 && rx_4 == data_4 ;endproperty \n property name; @(negedge clk_reset_13) (  rx_7  != err_7  || data_7 ) &&  (  err_6  || clk_17 ) &&  (  rst_10  || clk_5  && fsm_17  || rx_20 ) |-> reg_8 == rst_8 && hw_2 == clk_17 && tx_11 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "if (  hw_15  != data_18  && tx_7 ) begin \n    tx_2 <= rx_15;\n    sig_18 = cfg_18;\n    if ( rst_19  != rx_1 ) begin\n        err_4 <= reg_11;\n        tx_3 = data_3;\n    end\n        if ( rst_11 ) begin\n            clk_122 = tx_15;\n            reg_36 <= rx_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_19) (  hw_15  != data_18  && tx_7 ) |-> tx_2 == rx_15 && sig_18 == cfg_18 ;endproperty \n property name; @(posedge clock_source_19) (  hw_15  != data_18  && tx_7 ) &&  (  rst_19  != rx_1 ) |-> err_4 == reg_11 && tx_3 == data_3 ;endproperty \n property name; @(posedge clock_source_19) (  hw_15  != data_18  && tx_7 ) &&  (  rst_19  != rx_1 ) &&  (  rst_11 ) |-> clk_122 == tx_15 && reg_36 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "if (  reg_4  != tx_4 ) begin \n    err_20 = reg_1;\n    if ( tx_13  != reg_16  || tx_9 ) begin\n        cfg_5 <= rst_3;\n    end\n        if ( sig_175  && sig_6 ) begin\n            hw_38 <= auth_16;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_12) (  reg_4  != tx_4 ) |-> err_20 == reg_1 ;endproperty \n property name; @(posedge async_clk_12) (  reg_4  != tx_4 ) &&  (  tx_13  != reg_16  || tx_9 ) |-> cfg_5 == rst_3 ;endproperty \n property name; @(posedge async_clk_12) (  reg_4  != tx_4 ) &&  (  tx_13  != reg_16  || tx_9 ) &&  (  sig_175  && sig_6 ) |-> hw_38 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "if (  chip_17  && chip_11  || tx_8 ) begin \n    rx_15 = err_1;\n    sig_4 <= data_14;\n    if ( auth_6  || data_20  && err_10  != core_16 ) begin\n        chip_15 <= cfg_13;\n        core_17 = cfg_16;\n    end\n        if ( core_13  != rst_5  || core_2 ) begin\n            err_50 <= tx_6;\n            sig_16 <= core_14;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_1) (  chip_17  && chip_11  || tx_8 ) |-> rx_15 == err_1 && sig_4 == data_14 ;endproperty \n property name; @(posedge ref_clk_1) (  chip_17  && chip_11  || tx_8 ) &&  (  auth_6  || data_20  && err_10  != core_16 ) |-> chip_15 == cfg_13 && core_17 == cfg_16 ;endproperty \n property name; @(posedge ref_clk_1) (  chip_17  && chip_11  || tx_8 ) &&  (  auth_6  || data_20  && err_10  != core_16 ) &&  (  core_13  != rst_5  || core_2 ) |-> err_50 == tx_6 && sig_16 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "if (  sig_19 ) begin \n    tx_33 = hw_10;\n    fsm_9 = sig_12;\n    core_20 <= auth_12;\n    if ( err_19  != core_8  || tx_5  != err_5 ) begin\n        err_17 = chip_14;\n        rx_7 = reg_4;\n        tx_8 = tx_4;\n    end\n        if ( auth_18 ) begin\n            cfg_208 = chip_15;\n            err_9 = reg_1;\n            chip_96 = err_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_14) (  sig_19 ) |-> tx_33 == hw_10 && fsm_9 == sig_12 && core_20 == auth_12 ;endproperty \n property name; @(negedge clk_reset_14) (  sig_19 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> err_17 == chip_14 && rx_7 == reg_4 && tx_8 == tx_4 ;endproperty \n property name; @(negedge clk_reset_14) (  sig_19 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) &&  (  auth_18 ) |-> cfg_208 == chip_15 && err_9 == reg_1 && chip_96 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "if (  chip_13  || auth_3  && rst_13 ) begin \n    err_79 = data_85;\n    chip_96 = fsm_12;\n    err_17 = rx_14;\n    if ( rst_18  != rst_7  && clk_3  || reg_14 ) begin\n        tx_6 <= cfg_1;\n        cfg_20 <= err_4;\n        chip_109 <= cfg_20;\n    end\n        if ( sig_4 ) begin\n            fsm_116 <= fsm_16;\n            auth_8 = tx_12;\n            cfg_13 = tx_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_8) (  chip_13  || auth_3  && rst_13 ) |-> err_79 == data_85 && chip_96 == fsm_12 && err_17 == rx_14 ;endproperty \n property name; @(posedge clk_out_8) (  chip_13  || auth_3  && rst_13 ) &&  (  rst_18  != rst_7  && clk_3  || reg_14 ) |-> tx_6 == cfg_1 && cfg_20 == err_4 && chip_109 == cfg_20 ;endproperty \n property name; @(posedge clk_out_8) (  chip_13  || auth_3  && rst_13 ) &&  (  rst_18  != rst_7  && clk_3  || reg_14 ) &&  (  sig_4 ) |-> fsm_116 == fsm_16 && auth_8 == tx_12 && cfg_13 == tx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "if (  auth_20  != core_16  && fsm_10  != tx_6 ) begin \n    chip_13 <= rx_16;\n    if ( fsm_116  != data_9 ) begin\n        data_5 = rst_16;\n    end\n        if ( reg_13  || cfg_17 ) begin\n            rx_7 <= data_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_5) (  auth_20  != core_16  && fsm_10  != tx_6 ) |-> chip_13 == rx_16 ;endproperty \n property name; @(negedge clk_in_5) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  fsm_116  != data_9 ) |-> data_5 == rst_16 ;endproperty \n property name; @(negedge clk_in_5) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  fsm_116  != data_9 ) &&  (  reg_13  || cfg_17 ) |-> rx_7 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_5"
    },
    {
        "Code": "if (  reg_9  != fsm_13  || rx_14  && sig_10 ) begin \n    core_18 <= err_6;\n    if ( tx_1  != chip_19  && err_16 ) begin\n        chip_15 <= reg_4;\n    end\n        if ( clk_1  || err_1  || chip_18 ) begin\n            rst_154 = rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_2) (  reg_9  != fsm_13  || rx_14  && sig_10 ) |-> core_18 == err_6 ;endproperty \n property name; @(posedge mem_clock_2) (  reg_9  != fsm_13  || rx_14  && sig_10 ) &&  (  tx_1  != chip_19  && err_16 ) |-> chip_15 == reg_4 ;endproperty \n property name; @(posedge mem_clock_2) (  reg_9  != fsm_13  || rx_14  && sig_10 ) &&  (  tx_1  != chip_19  && err_16 ) &&  (  clk_1  || err_1  || chip_18 ) |-> rst_154 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "if (  data_7  || chip_7  && tx_2  != auth_5 ) begin \n    err_5 = err_6;\n    fsm_116 <= cfg_15;\n    if ( data_4  || rst_15  != core_15 ) begin\n        core_11 = sig_6;\n        fsm_19 <= sig_2;\n    end\n        if ( sig_3  != data_2  && rx_20  && rx_4 ) begin\n            core_12 <= fsm_8;\n            fsm_7 <= cfg_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_15) (  data_7  || chip_7  && tx_2  != auth_5 ) |-> err_5 == err_6 && fsm_116 == cfg_15 ;endproperty \n property name; @(posedge clk_out_15) (  data_7  || chip_7  && tx_2  != auth_5 ) &&  (  data_4  || rst_15  != core_15 ) |-> core_11 == sig_6 && fsm_19 == sig_2 ;endproperty \n property name; @(posedge clk_out_15) (  data_7  || chip_7  && tx_2  != auth_5 ) &&  (  data_4  || rst_15  != core_15 ) &&  (  sig_3  != data_2  && rx_20  && rx_4 ) |-> core_12 == fsm_8 && fsm_7 == cfg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_15"
    },
    {
        "Code": "if (  auth_5  && sig_19  || auth_16 ) begin \n    err_19 = cfg_209;\n    cfg_17 <= reg_3;\n    tx_33 <= sig_16;\n    if ( rx_3 ) begin\n        cfg_16 = err_8;\n        tx_2 = chip_1;\n        rx_16 <= core_7;\n    end\n        if ( clk_8  && rst_16  && clk_12 ) begin\n            auth_17 = auth_10;\n            rx_19 = auth_12;\n            clk_12 = err_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_18) (  auth_5  && sig_19  || auth_16 ) |-> err_19 == cfg_209 && cfg_17 == reg_3 && tx_33 == sig_16 ;endproperty \n property name; @(negedge clk_out_18) (  auth_5  && sig_19  || auth_16 ) &&  (  rx_3 ) |-> cfg_16 == err_8 && tx_2 == chip_1 && rx_16 == core_7 ;endproperty \n property name; @(negedge clk_out_18) (  auth_5  && sig_19  || auth_16 ) &&  (  rx_3 ) &&  (  clk_8  && rst_16  && clk_12 ) |-> auth_17 == auth_10 && rx_19 == auth_12 && clk_12 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_18"
    },
    {
        "Code": "if (  core_8  != chip_15 ) begin \n    chip_10 <= clk_7;\n    core_112 = chip_3;\n    if ( data_112 ) begin\n        core_7 = fsm_19;\n        hw_8 = core_14;\n    end\n        if ( chip_13  || clk_11  || core_6  && data_3 ) begin\n            tx_16 = data_4;\n            data_9 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_11) (  core_8  != chip_15 ) |-> chip_10 == clk_7 && core_112 == chip_3 ;endproperty \n property name; @(posedge sys_clk_11) (  core_8  != chip_15 ) &&  (  data_112 ) |-> core_7 == fsm_19 && hw_8 == core_14 ;endproperty \n property name; @(posedge sys_clk_11) (  core_8  != chip_15 ) &&  (  data_112 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) |-> tx_16 == data_4 && data_9 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_11"
    },
    {
        "Code": "if (  rst_16  && fsm_18 ) begin \n    reg_12 <= clk_12;\n    clk_15 <= auth_8;\n    err_79 <= sig_6;\n    if ( cfg_1  && tx_17  != fsm_5 ) begin\n        sig_28 = sig_14;\n        cfg_4 = fsm_2;\n        rst_19 = hw_10;\n    end\n        if ( rst_80  || clk_3 ) begin\n            auth_1 = reg_6;\n            reg_173 <= cfg_8;\n            rx_3 <= chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_10) (  rst_16  && fsm_18 ) |-> reg_12 == clk_12 && clk_15 == auth_8 && err_79 == sig_6 ;endproperty \n property name; @(negedge clk_in_10) (  rst_16  && fsm_18 ) &&  (  cfg_1  && tx_17  != fsm_5 ) |-> sig_28 == sig_14 && cfg_4 == fsm_2 && rst_19 == hw_10 ;endproperty \n property name; @(negedge clk_in_10) (  rst_16  && fsm_18 ) &&  (  cfg_1  && tx_17  != fsm_5 ) &&  (  rst_80  || clk_3 ) |-> auth_1 == reg_6 && reg_173 == cfg_8 && rx_3 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_10"
    },
    {
        "Code": "if (  tx_5  || clk_4 ) begin \n    fsm_2 = fsm_2;\n    data_13 <= cfg_11;\n    if ( data_7  != tx_9  || auth_3 ) begin\n        rx_2 <= reg_20;\n        clk_14 <= sig_9;\n    end\n        if ( data_1  != core_9  && data_20 ) begin\n            fsm_42 = fsm_3;\n            data_19 = data_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_3) (  tx_5  || clk_4 ) |-> fsm_2 == fsm_2 && data_13 == cfg_11 ;endproperty \n property name; @(negedge clk_signal_3) (  tx_5  || clk_4 ) &&  (  data_7  != tx_9  || auth_3 ) |-> rx_2 == reg_20 && clk_14 == sig_9 ;endproperty \n property name; @(negedge clk_signal_3) (  tx_5  || clk_4 ) &&  (  data_7  != tx_9  || auth_3 ) &&  (  data_1  != core_9  && data_20 ) |-> fsm_42 == fsm_3 && data_19 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_3"
    },
    {
        "Code": "if (  sig_19  != cfg_3  || tx_7 ) begin \n    hw_2 = reg_14;\n    fsm_11 = core_12;\n    hw_196 = chip_12;\n    if ( data_3  || fsm_33  != err_3  || rx_37 ) begin\n        reg_10 <= rst_14;\n        clk_43 = cfg_2;\n        hw_13 <= fsm_8;\n    end\n        if ( tx_2  || chip_20  && clk_48  || auth_42 ) begin\n            chip_6 <= rx_13;\n            tx_117 = auth_10;\n            auth_17 = fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_13) (  sig_19  != cfg_3  || tx_7 ) |-> hw_2 == reg_14 && fsm_11 == core_12 && hw_196 == chip_12 ;endproperty \n property name; @(negedge fast_clk_13) (  sig_19  != cfg_3  || tx_7 ) &&  (  data_3  || fsm_33  != err_3  || rx_37 ) |-> reg_10 == rst_14 && clk_43 == cfg_2 && hw_13 == fsm_8 ;endproperty \n property name; @(negedge fast_clk_13) (  sig_19  != cfg_3  || tx_7 ) &&  (  data_3  || fsm_33  != err_3  || rx_37 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) |-> chip_6 == rx_13 && tx_117 == auth_10 && auth_17 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_13"
    },
    {
        "Code": "if (  core_18 ) begin \n    err_6 = err_5;\n    rst_1 = clk_1;\n    if ( clk_7  && tx_1616  && fsm_3  && clk_164 ) begin\n        err_9 = rst_3;\n        fsm_7 <= hw_20;\n    end\n        if ( cfg_7  != reg_11  || err_18 ) begin\n            hw_13 = cfg_6;\n            data_5 <= fsm_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_13) (  core_18 ) |-> err_6 == err_5 && rst_1 == clk_1 ;endproperty \n property name; @(posedge clk_out_13) (  core_18 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) |-> err_9 == rst_3 && fsm_7 == hw_20 ;endproperty \n property name; @(posedge clk_out_13) (  core_18 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> hw_13 == cfg_6 && data_5 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_13"
    },
    {
        "Code": "if (  reg_10 ) begin \n    fsm_15 <= err_12;\n    if ( data_9  != clk_20  || rst_16  != core_18 ) begin\n        reg_36 = rx_20;\n    end\n        if ( fsm_19  && chip_30  && core_8  != clk_9 ) begin\n            rx_9 <= reg_3;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_8) (  reg_10 ) |-> fsm_15 == err_12 ;endproperty \n property name; @(posedge mem_clock_8) (  reg_10 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) |-> reg_36 == rx_20 ;endproperty \n property name; @(posedge mem_clock_8) (  reg_10 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) &&  (  fsm_19  && chip_30  && core_8  != clk_9 ) |-> rx_9 == reg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "if (  data_16  != reg_3  && fsm_15 ) begin \n    cfg_18 <= chip_9;\n    core_9 = chip_10;\n    if ( core_13  && cfg_4 ) begin\n        tx_117 = err_20;\n        fsm_42 = fsm_19;\n    end\n        if ( err_19  || fsm_115  != sig_6  || rst_5 ) begin\n            err_11 = hw_12;\n            tx_14 = hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_17) (  data_16  != reg_3  && fsm_15 ) |-> cfg_18 == chip_9 && core_9 == chip_10 ;endproperty \n property name; @(posedge clock_ctrl_17) (  data_16  != reg_3  && fsm_15 ) &&  (  core_13  && cfg_4 ) |-> tx_117 == err_20 && fsm_42 == fsm_19 ;endproperty \n property name; @(posedge clock_ctrl_17) (  data_16  != reg_3  && fsm_15 ) &&  (  core_13  && cfg_4 ) &&  (  err_19  || fsm_115  != sig_6  || rst_5 ) |-> err_11 == hw_12 && tx_14 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "if (  cfg_1  || hw_12 ) begin \n    hw_20 = cfg_18;\n    auth_13 <= rx_16;\n    if ( hw_6  || data_16  && core_9 ) begin\n        chip_14 <= clk_9;\n        reg_4 = reg_6;\n    end\n        if ( fsm_3  || clk_13  || err_6 ) begin\n            clk_9 = fsm_8;\n            auth_117 = clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_16) (  cfg_1  || hw_12 ) |-> hw_20 == cfg_18 && auth_13 == rx_16 ;endproperty \n property name; @(negedge clock_div_16) (  cfg_1  || hw_12 ) &&  (  hw_6  || data_16  && core_9 ) |-> chip_14 == clk_9 && reg_4 == reg_6 ;endproperty \n property name; @(negedge clock_div_16) (  cfg_1  || hw_12 ) &&  (  hw_6  || data_16  && core_9 ) &&  (  fsm_3  || clk_13  || err_6 ) |-> clk_9 == fsm_8 && auth_117 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_16"
    },
    {
        "Code": "if (  err_15 ) begin \n    auth_8 <= clk_6;\n    chip_15 = cfg_20;\n    if ( rx_6 ) begin\n        hw_38 = clk_4;\n        err_7 = auth_17;\n    end\n        if ( fsm_20  && auth_18  || chip_5 ) begin\n            cfg_1 = core_2;\n            auth_204 = cfg_11;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_3) (  err_15 ) |-> auth_8 == clk_6 && chip_15 == cfg_20 ;endproperty \n property name; @(posedge pll_clk_3) (  err_15 ) &&  (  rx_6 ) |-> hw_38 == clk_4 && err_7 == auth_17 ;endproperty \n property name; @(posedge pll_clk_3) (  err_15 ) &&  (  rx_6 ) &&  (  fsm_20  && auth_18  || chip_5 ) |-> cfg_1 == core_2 && auth_204 == cfg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_3"
    },
    {
        "Code": "if (  cfg_4  && reg_10  && sig_11 ) begin \n    hw_8 <= tx_7;\n    if ( rx_6  || fsm_9 ) begin\n        data_19 <= chip_2;\n    end\n        if ( data_6  != chip_6 ) begin\n            fsm_3 <= core_1;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_2) (  cfg_4  && reg_10  && sig_11 ) |-> hw_8 == tx_7 ;endproperty \n property name; @(posedge cpu_clock_2) (  cfg_4  && reg_10  && sig_11 ) &&  (  rx_6  || fsm_9 ) |-> data_19 == chip_2 ;endproperty \n property name; @(posedge cpu_clock_2) (  cfg_4  && reg_10  && sig_11 ) &&  (  rx_6  || fsm_9 ) &&  (  data_6  != chip_6 ) |-> fsm_3 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_2"
    },
    {
        "Code": "if (  !rst_n ) begin \n    clk_3 <= rst_114;\n    core_19 <= chip_15;\n    if ( hw_18  != fsm_15  || reg_20  && chip_8 ) begin\n        core_75 <= err_11;\n        fsm_20 = cfg_20;\n    end\n        if ( chip_5 ) begin\n            reg_16 = cfg_176;\n            auth_9 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_5) (  !rst_n ) |-> clk_3 == rst_114 && core_19 == chip_15 ;endproperty \n property name; @(posedge clock_div_5) (  !rst_n ) &&  (  hw_18  != fsm_15  || reg_20  && chip_8 ) |-> core_75 == err_11 && fsm_20 == cfg_20 ;endproperty \n property name; @(posedge clock_div_5) (  !rst_n ) &&  (  hw_18  != fsm_15  || reg_20  && chip_8 ) &&  (  chip_5 ) |-> reg_16 == cfg_176 && auth_9 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_5"
    },
    {
        "Code": "if (  reg_3  && tx_15  || data_5  && fsm_12 ) begin \n    cfg_5 = hw_7;\n    if ( auth_3  != rst_7  && fsm_18 ) begin\n        hw_14 = fsm_9;\n    end\n        if ( hw_7  != hw_20 ) begin\n            chip_96 = cfg_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_20) (  reg_3  && tx_15  || data_5  && fsm_12 ) |-> cfg_5 == hw_7 ;endproperty \n property name; @(negedge clk_gen_20) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  auth_3  != rst_7  && fsm_18 ) |-> hw_14 == fsm_9 ;endproperty \n property name; @(negedge clk_gen_20) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  auth_3  != rst_7  && fsm_18 ) &&  (  hw_7  != hw_20 ) |-> chip_96 == cfg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_20"
    },
    {
        "Code": "if (  core_8  && fsm_3 ) begin \n    err_7 <= core_1;\n    rst_5 = auth_2;\n    if ( fsm_5 ) begin\n        err_5 = fsm_3;\n        tx_2 = clk_9;\n    end\n        if ( core_3 ) begin\n            auth_18 <= clk_3;\n            rst_11 <= cfg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_13) (  core_8  && fsm_3 ) |-> err_7 == core_1 && rst_5 == auth_2 ;endproperty \n property name; @(posedge clock_div_13) (  core_8  && fsm_3 ) &&  (  fsm_5 ) |-> err_5 == fsm_3 && tx_2 == clk_9 ;endproperty \n property name; @(posedge clock_div_13) (  core_8  && fsm_3 ) &&  (  fsm_5 ) &&  (  core_3 ) |-> auth_18 == clk_3 && rst_11 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_13"
    },
    {
        "Code": "if (  core_19 ) begin \n    fsm_2 <= cfg_13;\n    auth_12 = clk_8;\n    rst_12 <= rx_12;\n    if ( data_120  && auth_1212  != rst_20 ) begin\n        rst_10 = auth_12;\n        sig_16 <= clk_3;\n        sig_13 = chip_20;\n    end\n        if ( err_5  != auth_13 ) begin\n            rx_5 <= tx_18;\n            rst_14 <= rst_5;\n            cfg_19 <= err_18;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_12) (  core_19 ) |-> fsm_2 == cfg_13 && auth_12 == clk_8 && rst_12 == rx_12 ;endproperty \n property name; @(negedge main_clk_12) (  core_19 ) &&  (  data_120  && auth_1212  != rst_20 ) |-> rst_10 == auth_12 && sig_16 == clk_3 && sig_13 == chip_20 ;endproperty \n property name; @(negedge main_clk_12) (  core_19 ) &&  (  data_120  && auth_1212  != rst_20 ) &&  (  err_5  != auth_13 ) |-> rx_5 == tx_18 && rst_14 == rst_5 && cfg_19 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "if (  rst_18  != data_8 ) begin \n    reg_173 <= chip_19;\n    cfg_2 = rst_12;\n    if ( cfg_10  != rx_8  && data_1  && tx_16 ) begin\n        auth_114 = rx_3;\n        rx_1 <= tx_7;\n    end\n        if ( err_11  && clk_9  != rst_6 ) begin\n            auth_120 <= clk_16;\n            fsm_11 = fsm_15;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_1) (  rst_18  != data_8 ) |-> reg_173 == chip_19 && cfg_2 == rst_12 ;endproperty \n property name; @(negedge main_clk_1) (  rst_18  != data_8 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) |-> auth_114 == rx_3 && rx_1 == tx_7 ;endproperty \n property name; @(negedge main_clk_1) (  rst_18  != data_8 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) &&  (  err_11  && clk_9  != rst_6 ) |-> auth_120 == clk_16 && fsm_11 == fsm_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_1"
    },
    {
        "Code": "if (  hw_12  || core_13 ) begin \n    fsm_7 <= data_11;\n    data_203 = cfg_5;\n    cfg_5 <= core_1;\n    if ( data_18 ) begin\n        fsm_18 <= chip_3;\n        rx_5 = reg_12;\n        rst_2 = cfg_111;\n    end\n        if ( err_112 ) begin\n            tx_6 <= chip_10;\n            sig_17 <= rx_15;\n            sig_20 = fsm_10;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  hw_12  || core_13 ) |-> fsm_7 == data_11 && data_203 == cfg_5 && cfg_5 == core_1 ;endproperty \n property name; @(posedge async_clk_10) (  hw_12  || core_13 ) &&  (  data_18 ) |-> fsm_18 == chip_3 && rx_5 == reg_12 && rst_2 == cfg_111 ;endproperty \n property name; @(posedge async_clk_10) (  hw_12  || core_13 ) &&  (  data_18 ) &&  (  err_112 ) |-> tx_6 == chip_10 && sig_17 == rx_15 && sig_20 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  rst_10  != chip_1  && fsm_10  != cfg_4 ) begin \n    clk_10 = rst_14;\n    core_1 <= reg_6;\n    fsm_14 <= rst_15;\n    if ( reg_1  || auth_7  != clk_10  && chip_20 ) begin\n        clk_12 <= reg_8;\n        fsm_12 <= reg_16;\n        chip_15 = clk_4;\n    end\n        if ( tx_10  != rx_3  || hw_16 ) begin\n            rx_7 = data_17;\n            err_9 <= sig_20;\n            sig_2 <= hw_4;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_11) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) |-> clk_10 == rst_14 && core_1 == reg_6 && fsm_14 == rst_15 ;endproperty \n property name; @(negedge cpu_clock_11) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  reg_1  || auth_7  != clk_10  && chip_20 ) |-> clk_12 == reg_8 && fsm_12 == reg_16 && chip_15 == clk_4 ;endproperty \n property name; @(negedge cpu_clock_11) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  reg_1  || auth_7  != clk_10  && chip_20 ) &&  (  tx_10  != rx_3  || hw_16 ) |-> rx_7 == data_17 && err_9 == sig_20 && sig_2 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_11"
    },
    {
        "Code": "if (  err_15  || rst_12  && core_14  && fsm_4 ) begin \n    rst_52 = reg_18;\n    err_11 <= auth_5;\n    data_17 <= fsm_8;\n    if ( rx_5  != auth_4  && rst_11 ) begin\n        data_1 <= rst_5;\n        fsm_12 <= fsm_12;\n        clk_7 = tx_2;\n    end\n        if ( err_4  || rst_8  || rst_13 ) begin\n            chip_4 <= cfg_1;\n            rx_8 = core_14;\n            clk_118 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_19) (  err_15  || rst_12  && core_14  && fsm_4 ) |-> rst_52 == reg_18 && err_11 == auth_5 && data_17 == fsm_8 ;endproperty \n property name; @(negedge clk_gen_19) (  err_15  || rst_12  && core_14  && fsm_4 ) &&  (  rx_5  != auth_4  && rst_11 ) |-> data_1 == rst_5 && fsm_12 == fsm_12 && clk_7 == tx_2 ;endproperty \n property name; @(negedge clk_gen_19) (  err_15  || rst_12  && core_14  && fsm_4 ) &&  (  rx_5  != auth_4  && rst_11 ) &&  (  err_4  || rst_8  || rst_13 ) |-> chip_4 == cfg_1 && rx_8 == core_14 && clk_118 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_19"
    },
    {
        "Code": "if (  reg_15  != data_2  && rx_19 ) begin \n    err_1 <= clk_2;\n    sig_10 = reg_2;\n    if ( fsm_8  || clk_17  || err_6 ) begin\n        fsm_11 = err_1;\n        cfg_7 <= rst_3;\n    end\n        if ( tx_15  != hw_17  || auth_120  && hw_14 ) begin\n            tx_33 <= rx_17;\n            sig_2 <= cfg_20;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_13) (  reg_15  != data_2  && rx_19 ) |-> err_1 == clk_2 && sig_10 == reg_2 ;endproperty \n property name; @(negedge core_clock_13) (  reg_15  != data_2  && rx_19 ) &&  (  fsm_8  || clk_17  || err_6 ) |-> fsm_11 == err_1 && cfg_7 == rst_3 ;endproperty \n property name; @(negedge core_clock_13) (  reg_15  != data_2  && rx_19 ) &&  (  fsm_8  || clk_17  || err_6 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) |-> tx_33 == rx_17 && sig_2 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "if (  auth_20  != core_16  && fsm_10  != tx_6 ) begin \n    hw_7 <= chip_1;\n    sig_20 <= hw_5;\n    tx_10 = data_5;\n    if ( cfg_7  || cfg_7 ) begin\n        clk_3 <= chip_1;\n        core_17 <= sig_12;\n        rx_13 = tx_11;\n    end\n        if ( tx_2  || chip_20  && clk_18  || auth_5 ) begin\n            cfg_16 <= chip_17;\n            sig_2 = auth_13;\n            rst_7 = core_6;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_5) (  auth_20  != core_16  && fsm_10  != tx_6 ) |-> hw_7 == chip_1 && sig_20 == hw_5 && tx_10 == data_5 ;endproperty \n property name; @(negedge fast_clk_5) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  cfg_7  || cfg_7 ) |-> clk_3 == chip_1 && core_17 == sig_12 && rx_13 == tx_11 ;endproperty \n property name; @(negedge fast_clk_5) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  cfg_7  || cfg_7 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) |-> cfg_16 == chip_17 && sig_2 == auth_13 && rst_7 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "if (  cfg_15  != err_19  || core_13  && data_14 ) begin \n    cfg_105 = clk_4;\n    data_3 = err_2;\n    if ( chip_2  || chip_17 ) begin\n        reg_116 <= core_19;\n        err_12 <= rst_3;\n    end\n        if ( rx_13  != data_16 ) begin\n            err_60 = rx_10;\n            auth_17 = err_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_3) (  cfg_15  != err_19  || core_13  && data_14 ) |-> cfg_105 == clk_4 && data_3 == err_2 ;endproperty \n property name; @(posedge clk_osc_3) (  cfg_15  != err_19  || core_13  && data_14 ) &&  (  chip_2  || chip_17 ) |-> reg_116 == core_19 && err_12 == rst_3 ;endproperty \n property name; @(posedge clk_osc_3) (  cfg_15  != err_19  || core_13  && data_14 ) &&  (  chip_2  || chip_17 ) &&  (  rx_13  != data_16 ) |-> err_60 == rx_10 && auth_17 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "if (  tx_7  || auth_7 ) begin \n    fsm_10 <= chip_3;\n    fsm_2 = clk_19;\n    hw_6 <= fsm_19;\n    if ( fsm_8  || clk_17  || err_6 ) begin\n        clk_14 <= hw_15;\n        chip_109 <= core_7;\n        hw_2 = cfg_18;\n    end\n        if ( err_113  != hw_2  && cfg_11 ) begin\n            hw_15 <= data_8;\n            fsm_7 <= core_16;\n            fsm_16 <= chip_20;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_17) (  tx_7  || auth_7 ) |-> fsm_10 == chip_3 && fsm_2 == clk_19 && hw_6 == fsm_19 ;endproperty \n property name; @(posedge sys_clk_17) (  tx_7  || auth_7 ) &&  (  fsm_8  || clk_17  || err_6 ) |-> clk_14 == hw_15 && chip_109 == core_7 && hw_2 == cfg_18 ;endproperty \n property name; @(posedge sys_clk_17) (  tx_7  || auth_7 ) &&  (  fsm_8  || clk_17  || err_6 ) &&  (  err_113  != hw_2  && cfg_11 ) |-> hw_15 == data_8 && fsm_7 == core_16 && fsm_16 == chip_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_17"
    },
    {
        "Code": "if (  auth_8  && rst_186  != err_18  || data_189 ) begin \n    hw_17 = hw_4;\n    if ( clk_1  && clk_7 ) begin\n        tx_6 <= clk_8;\n    end\n        if ( data_1  != core_6  && data_120 ) begin\n            data_14 = err_5;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_1) (  auth_8  && rst_186  != err_18  || data_189 ) |-> hw_17 == hw_4 ;endproperty \n property name; @(posedge mem_clock_1) (  auth_8  && rst_186  != err_18  || data_189 ) &&  (  clk_1  && clk_7 ) |-> tx_6 == clk_8 ;endproperty \n property name; @(posedge mem_clock_1) (  auth_8  && rst_186  != err_18  || data_189 ) &&  (  clk_1  && clk_7 ) &&  (  data_1  != core_6  && data_120 ) |-> data_14 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "if (  rx_7 ) begin \n    clk_7 = hw_5;\n    sig_4 <= chip_11;\n    if ( auth_4 ) begin\n        chip_2 = cfg_13;\n        rst_3 <= clk_165;\n    end\n        if ( hw_11  != core_11 ) begin\n            rx_8 <= data_8;\n            reg_12 = hw_6;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_3) (  rx_7 ) |-> clk_7 == hw_5 && sig_4 == chip_11 ;endproperty \n property name; @(negedge cpu_clock_3) (  rx_7 ) &&  (  auth_4 ) |-> chip_2 == cfg_13 && rst_3 == clk_165 ;endproperty \n property name; @(negedge cpu_clock_3) (  rx_7 ) &&  (  auth_4 ) &&  (  hw_11  != core_11 ) |-> rx_8 == data_8 && reg_12 == hw_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "if (  rst_11  != chip_15 ) begin \n    sig_116 <= clk_19;\n    if ( rx_1  || clk_10  && data_9 ) begin\n        cfg_76 <= rst_6;\n    end\n        if ( err_13 ) begin\n            reg_16 <= chip_20;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_12) (  rst_11  != chip_15 ) |-> sig_116 == clk_19 ;endproperty \n property name; @(posedge clock_div_12) (  rst_11  != chip_15 ) &&  (  rx_1  || clk_10  && data_9 ) |-> cfg_76 == rst_6 ;endproperty \n property name; @(posedge clock_div_12) (  rst_11  != chip_15 ) &&  (  rx_1  || clk_10  && data_9 ) &&  (  err_13 ) |-> reg_16 == chip_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "if (  clk_14  != rx_19  || clk_8 ) begin \n    rst_3 <= rx_18;\n    sig_11 = err_20;\n    core_5 <= cfg_9;\n    if ( reg_20 ) begin\n        auth_19 = chip_17;\n        fsm_115 = reg_12;\n        hw_14 <= err_1;\n    end\n        if ( tx_15  != core_14  && rx_12  != cfg_10 ) begin\n            hw_8 <= reg_5;\n            auth_13 = clk_14;\n            rst_19 = sig_16;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_11) (  clk_14  != rx_19  || clk_8 ) |-> rst_3 == rx_18 && sig_11 == err_20 && core_5 == cfg_9 ;endproperty \n property name; @(negedge async_clk_11) (  clk_14  != rx_19  || clk_8 ) &&  (  reg_20 ) |-> auth_19 == chip_17 && fsm_115 == reg_12 && hw_14 == err_1 ;endproperty \n property name; @(negedge async_clk_11) (  clk_14  != rx_19  || clk_8 ) &&  (  reg_20 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) |-> hw_8 == reg_5 && auth_13 == clk_14 && rst_19 == sig_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "if (  core_8  && data_16  != rx_1  && sig_1 ) begin \n    tx_6 = hw_6;\n    data_185 = cfg_15;\n    if ( err_2  || reg_13 ) begin\n        rx_18 <= err_18;\n        sig_15 = auth_16;\n    end\n        if ( core_13  || tx_11  || auth_7 ) begin\n            data_3 = data_6;\n            rx_130 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_12) (  core_8  && data_16  != rx_1  && sig_1 ) |-> tx_6 == hw_6 && data_185 == cfg_15 ;endproperty \n property name; @(negedge main_clk_12) (  core_8  && data_16  != rx_1  && sig_1 ) &&  (  err_2  || reg_13 ) |-> rx_18 == err_18 && sig_15 == auth_16 ;endproperty \n property name; @(negedge main_clk_12) (  core_8  && data_16  != rx_1  && sig_1 ) &&  (  err_2  || reg_13 ) &&  (  core_13  || tx_11  || auth_7 ) |-> data_3 == data_6 && rx_130 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "if (  reg_10  && rst_11  || clk_20  != auth_16 ) begin \n    fsm_9 <= err_14;\n    if ( sig_11 ) begin\n        err_195 <= core_7;\n    end\n        if ( err_14  && err_3 ) begin\n            sig_16 <= rx_4;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_17) (  reg_10  && rst_11  || clk_20  != auth_16 ) |-> fsm_9 == err_14 ;endproperty \n property name; @(posedge bus_clock_17) (  reg_10  && rst_11  || clk_20  != auth_16 ) &&  (  sig_11 ) |-> err_195 == core_7 ;endproperty \n property name; @(posedge bus_clock_17) (  reg_10  && rst_11  || clk_20  != auth_16 ) &&  (  sig_11 ) &&  (  err_14  && err_3 ) |-> sig_16 == rx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_17"
    },
    {
        "Code": "if (  data_3  && sig_14 ) begin \n    tx_9 = rst_10;\n    hw_14 <= reg_6;\n    if ( clk_16  && sig_12  != hw_15 ) begin\n        hw_15 = err_13;\n        rx_1 = core_14;\n    end\n        if ( err_12  && err_1 ) begin\n            sig_14 = chip_8;\n            tx_17 = rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_10) (  data_3  && sig_14 ) |-> tx_9 == rst_10 && hw_14 == reg_6 ;endproperty \n property name; @(posedge cpu_clock_10) (  data_3  && sig_14 ) &&  (  clk_16  && sig_12  != hw_15 ) |-> hw_15 == err_13 && rx_1 == core_14 ;endproperty \n property name; @(posedge cpu_clock_10) (  data_3  && sig_14 ) &&  (  clk_16  && sig_12  != hw_15 ) &&  (  err_12  && err_1 ) |-> sig_14 == chip_8 && tx_17 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "if (  tx_5  || clk_4 ) begin \n    fsm_116 <= auth_7;\n    chip_109 <= chip_7;\n    if ( clk_7  != auth_12  || cfg_10 ) begin\n        sig_1 <= err_1;\n        sig_3 <= hw_15;\n    end\n        if ( rst_50 ) begin\n            fsm_18 <= data_10;\n            hw_8 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_10) (  tx_5  || clk_4 ) |-> fsm_116 == auth_7 && chip_109 == chip_7 ;endproperty \n property name; @(posedge clk_osc_10) (  tx_5  || clk_4 ) &&  (  clk_7  != auth_12  || cfg_10 ) |-> sig_1 == err_1 && sig_3 == hw_15 ;endproperty \n property name; @(posedge clk_osc_10) (  tx_5  || clk_4 ) &&  (  clk_7  != auth_12  || cfg_10 ) &&  (  rst_50 ) |-> fsm_18 == data_10 && hw_8 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_10"
    },
    {
        "Code": "if (  rx_75  || auth_4  && fsm_74  && rx_2 ) begin \n    cfg_10 = clk_2;\n    if ( data_19 ) begin\n        hw_8 = reg_11;\n    end\n        if ( rst_99 ) begin\n            data_18 = clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_2) (  rx_75  || auth_4  && fsm_74  && rx_2 ) |-> cfg_10 == clk_2 ;endproperty \n property name; @(negedge clk_gen_2) (  rx_75  || auth_4  && fsm_74  && rx_2 ) &&  (  data_19 ) |-> hw_8 == reg_11 ;endproperty \n property name; @(negedge clk_gen_2) (  rx_75  || auth_4  && fsm_74  && rx_2 ) &&  (  data_19 ) &&  (  rst_99 ) |-> data_18 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "if (  clk_18  != core_5 ) begin \n    err_14 = rst_6;\n    rst_14 <= data_8;\n    if ( rx_119 ) begin\n        auth_3 <= core_17;\n        err_15 <= cfg_12;\n    end\n        if ( reg_17  || auth_8 ) begin\n            tx_16 <= sig_12;\n            rst_7 <= auth_2;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_13) (  clk_18  != core_5 ) |-> err_14 == rst_6 && rst_14 == data_8 ;endproperty \n property name; @(negedge ref_clk_13) (  clk_18  != core_5 ) &&  (  rx_119 ) |-> auth_3 == core_17 && err_15 == cfg_12 ;endproperty \n property name; @(negedge ref_clk_13) (  clk_18  != core_5 ) &&  (  rx_119 ) &&  (  reg_17  || auth_8 ) |-> tx_16 == sig_12 && rst_7 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_13"
    },
    {
        "Code": "if (  chip_5  && hw_14  && err_17 ) begin \n    reg_9 <= sig_12;\n    tx_12 <= tx_17;\n    if ( sig_3  && sig_3 ) begin\n        clk_27 <= reg_6;\n        reg_118 <= cfg_16;\n    end\n        if ( clk_1  != auth_14 ) begin\n            err_4 = err_12;\n            tx_27 = rx_20;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_19) (  chip_5  && hw_14  && err_17 ) |-> reg_9 == sig_12 && tx_12 == tx_17 ;endproperty \n property name; @(negedge async_clk_19) (  chip_5  && hw_14  && err_17 ) &&  (  sig_3  && sig_3 ) |-> clk_27 == reg_6 && reg_118 == cfg_16 ;endproperty \n property name; @(negedge async_clk_19) (  chip_5  && hw_14  && err_17 ) &&  (  sig_3  && sig_3 ) &&  (  clk_1  != auth_14 ) |-> err_4 == err_12 && tx_27 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_19"
    },
    {
        "Code": "if (  data_16 ) begin \n    err_60 <= auth_2;\n    if ( err_2  != data_17 ) begin\n        core_19 <= hw_5;\n    end\n        if ( cfg_9  && hw_3  != rx_13 ) begin\n            core_147 = sig_12;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_20) (  data_16 ) |-> err_60 == auth_2 ;endproperty \n property name; @(negedge core_clock_20) (  data_16 ) &&  (  err_2  != data_17 ) |-> core_19 == hw_5 ;endproperty \n property name; @(negedge core_clock_20) (  data_16 ) &&  (  err_2  != data_17 ) &&  (  cfg_9  && hw_3  != rx_13 ) |-> core_147 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "if (  err_1 ) begin \n    tx_1010 = cfg_7;\n    fsm_42 = data_10;\n    cfg_52 <= clk_3;\n    if ( tx_15  != hw_17  || auth_120  && hw_14 ) begin\n        sig_116 = rx_14;\n        fsm_16 <= reg_19;\n        cfg_12 = hw_20;\n    end\n        if ( core_5  != data_16 ) begin\n            sig_28 <= reg_20;\n            err_9 <= fsm_9;\n            chip_5 = tx_2;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_19) (  err_1 ) |-> tx_1010 == cfg_7 && fsm_42 == data_10 && cfg_52 == clk_3 ;endproperty \n property name; @(negedge clock_source_19) (  err_1 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) |-> sig_116 == rx_14 && fsm_16 == reg_19 && cfg_12 == hw_20 ;endproperty \n property name; @(negedge clock_source_19) (  err_1 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) &&  (  core_5  != data_16 ) |-> sig_28 == reg_20 && err_9 == fsm_9 && chip_5 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "if (  chip_13  != fsm_9  && hw_14 ) begin \n    fsm_14 = sig_12;\n    if ( cfg_1  != rst_2 ) begin\n        rst_3 = core_13;\n    end\n        if ( rst_17  || tx_17  && chip_19 ) begin\n            chip_79 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_6) (  chip_13  != fsm_9  && hw_14 ) |-> fsm_14 == sig_12 ;endproperty \n property name; @(posedge pll_clk_6) (  chip_13  != fsm_9  && hw_14 ) &&  (  cfg_1  != rst_2 ) |-> rst_3 == core_13 ;endproperty \n property name; @(posedge pll_clk_6) (  chip_13  != fsm_9  && hw_14 ) &&  (  cfg_1  != rst_2 ) &&  (  rst_17  || tx_17  && chip_19 ) |-> chip_79 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "if (  fsm_15  != auth_17  && rx_4 ) begin \n    cfg_11 = auth_16;\n    reg_9 = fsm_19;\n    if ( data_3  || clk_12 ) begin\n        sig_4 = tx_8;\n        reg_115 <= cfg_18;\n    end\n        if ( core_14  || data_18  != clk_5  || hw_14 ) begin\n            sig_63 <= tx_7;\n            err_195 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_16) (  fsm_15  != auth_17  && rx_4 ) |-> cfg_11 == auth_16 && reg_9 == fsm_19 ;endproperty \n property name; @(posedge clock_ctrl_16) (  fsm_15  != auth_17  && rx_4 ) &&  (  data_3  || clk_12 ) |-> sig_4 == tx_8 && reg_115 == cfg_18 ;endproperty \n property name; @(posedge clock_ctrl_16) (  fsm_15  != auth_17  && rx_4 ) &&  (  data_3  || clk_12 ) &&  (  core_14  || data_18  != clk_5  || hw_14 ) |-> sig_63 == tx_7 && err_195 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "if (  err_17  != rst_9 ) begin \n    hw_6 = chip_18;\n    chip_4 <= cfg_15;\n    if ( reg_3 ) begin\n        reg_173 <= sig_6;\n        tx_117 <= fsm_4;\n    end\n        if ( data_19  != err_19 ) begin\n            core_14 = cfg_10;\n            auth_5 <= err_13;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_19) (  err_17  != rst_9 ) |-> hw_6 == chip_18 && chip_4 == cfg_15 ;endproperty \n property name; @(negedge clk_in_19) (  err_17  != rst_9 ) &&  (  reg_3 ) |-> reg_173 == sig_6 && tx_117 == fsm_4 ;endproperty \n property name; @(negedge clk_in_19) (  err_17  != rst_9 ) &&  (  reg_3 ) &&  (  data_19  != err_19 ) |-> core_14 == cfg_10 && auth_5 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "if (  !tx_4 ) begin \n    data_4 <= data_3;\n    core_2 <= chip_15;\n    cfg_5 <= fsm_2;\n    if ( auth_2  != err_16  && data_1  && sig_12 ) begin\n        sig_20 = chip_12;\n        cfg_18 = clk_16;\n        tx_11 = sig_6;\n    end\n        if ( reg_20  && fsm_4 ) begin\n            cfg_7 = tx_8;\n            sig_2 <= rx_4;\n            err_20 <= auth_2;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_11) (  !tx_4 ) |-> data_4 == data_3 && core_2 == chip_15 && cfg_5 == fsm_2 ;endproperty \n property name; @(negedge mem_clock_11) (  !tx_4 ) &&  (  auth_2  != err_16  && data_1  && sig_12 ) |-> sig_20 == chip_12 && cfg_18 == clk_16 && tx_11 == sig_6 ;endproperty \n property name; @(negedge mem_clock_11) (  !tx_4 ) &&  (  auth_2  != err_16  && data_1  && sig_12 ) &&  (  reg_20  && fsm_4 ) |-> cfg_7 == tx_8 && sig_2 == rx_4 && err_20 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_11"
    },
    {
        "Code": "if (  data_14 ) begin \n    reg_14 = chip_12;\n    data_14 <= core_10;\n    rst_154 <= chip_14;\n    if ( clk_7  && hw_5 ) begin\n        clk_7 = core_2;\n        fsm_20 = rx_9;\n        rx_20 = err_8;\n    end\n        if ( cfg_9  && hw_3  != rx_13 ) begin\n            reg_6 <= cfg_7;\n            tx_115 = fsm_8;\n            sig_149 <= tx_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_18) (  data_14 ) |-> reg_14 == chip_12 && data_14 == core_10 && rst_154 == chip_14 ;endproperty \n property name; @(negedge clk_osc_18) (  data_14 ) &&  (  clk_7  && hw_5 ) |-> clk_7 == core_2 && fsm_20 == rx_9 && rx_20 == err_8 ;endproperty \n property name; @(negedge clk_osc_18) (  data_14 ) &&  (  clk_7  && hw_5 ) &&  (  cfg_9  && hw_3  != rx_13 ) |-> reg_6 == cfg_7 && tx_115 == fsm_8 && sig_149 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_18"
    },
    {
        "Code": "if (  !cfg_17 ) begin \n    core_18 = cfg_5;\n    reg_14 = sig_17;\n    fsm_18 = chip_115;\n    if ( core_20 ) begin\n        auth_12 = reg_12;\n        hw_10 = tx_12;\n        fsm_17 <= auth_8;\n    end\n        if ( rx_8  || tx_4  && core_1  || cfg_10 ) begin\n            core_3 = tx_20;\n            reg_13 = reg_5;\n            fsm_114 <= auth_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_12) (  !cfg_17 ) |-> core_18 == cfg_5 && reg_14 == sig_17 && fsm_18 == chip_115 ;endproperty \n property name; @(posedge clk_out_12) (  !cfg_17 ) &&  (  core_20 ) |-> auth_12 == reg_12 && hw_10 == tx_12 && fsm_17 == auth_8 ;endproperty \n property name; @(posedge clk_out_12) (  !cfg_17 ) &&  (  core_20 ) &&  (  rx_8  || tx_4  && core_1  || cfg_10 ) |-> core_3 == tx_20 && reg_13 == reg_5 && fsm_114 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "if (  auth_7  && cfg_4  != hw_19  || err_4 ) begin \n    chip_1 <= err_6;\n    err_20 = tx_1;\n    tx_15 = fsm_7;\n    if ( rst_1  != clk_11  || fsm_17  || hw_12 ) begin\n        core_7 = sig_18;\n        hw_2 <= sig_19;\n        rx_2 <= reg_19;\n    end\n        if ( err_6  != core_1  || core_2  && tx_3 ) begin\n            hw_8 <= err_13;\n            clk_7 = data_3;\n            rx_12 = reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_13) (  auth_7  && cfg_4  != hw_19  || err_4 ) |-> chip_1 == err_6 && err_20 == tx_1 && tx_15 == fsm_7 ;endproperty \n property name; @(posedge cpu_clock_13) (  auth_7  && cfg_4  != hw_19  || err_4 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_12 ) |-> core_7 == sig_18 && hw_2 == sig_19 && rx_2 == reg_19 ;endproperty \n property name; @(posedge cpu_clock_13) (  auth_7  && cfg_4  != hw_19  || err_4 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_12 ) &&  (  err_6  != core_1  || core_2  && tx_3 ) |-> hw_8 == err_13 && clk_7 == data_3 && rx_12 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "if (  rst_5  || auth_16 ) begin \n    rst_5 = tx_1;\n    fsm_112 <= core_11;\n    err_14 = err_1;\n    if ( core_19 ) begin\n        auth_14 = data_3;\n        auth_117 = data_11;\n        sig_16 = auth_7;\n    end\n        if ( auth_13  || clk_6  && data_8  && sig_12 ) begin\n            cfg_12 = auth_7;\n            reg_6 <= rx_13;\n            fsm_5 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_8) (  rst_5  || auth_16 ) |-> rst_5 == tx_1 && fsm_112 == core_11 && err_14 == err_1 ;endproperty \n property name; @(negedge fast_clk_8) (  rst_5  || auth_16 ) &&  (  core_19 ) |-> auth_14 == data_3 && auth_117 == data_11 && sig_16 == auth_7 ;endproperty \n property name; @(negedge fast_clk_8) (  rst_5  || auth_16 ) &&  (  core_19 ) &&  (  auth_13  || clk_6  && data_8  && sig_12 ) |-> cfg_12 == auth_7 && reg_6 == rx_13 && fsm_5 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "if (  rx_18 ) begin \n    cfg_13 <= cfg_15;\n    if ( fsm_19  != chip_11  && rst_14  || cfg_19 ) begin\n        data_19 = sig_2;\n    end\n        if ( err_11  && clk_9  != rst_111 ) begin\n            rx_125 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_8) (  rx_18 ) |-> cfg_13 == cfg_15 ;endproperty \n property name; @(negedge mem_clock_8) (  rx_18 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) |-> data_19 == sig_2 ;endproperty \n property name; @(negedge mem_clock_8) (  rx_18 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) &&  (  err_11  && clk_9  != rst_111 ) |-> rx_125 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_8"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    core_75 <= rx_13;\n    cfg_15 = tx_2;\n    if ( fsm_9  && cfg_2 ) begin\n        rx_3 = cfg_16;\n        sig_15 <= data_4;\n    end\n        if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n            sig_2 = reg_4;\n            reg_12 <= data_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_14) (  !tx_1 ) |-> core_75 == rx_13 && cfg_15 == tx_2 ;endproperty \n property name; @(negedge clk_signal_14) (  !tx_1 ) &&  (  fsm_9  && cfg_2 ) |-> rx_3 == cfg_16 && sig_15 == data_4 ;endproperty \n property name; @(negedge clk_signal_14) (  !tx_1 ) &&  (  fsm_9  && cfg_2 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> sig_2 == reg_4 && reg_12 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_14"
    },
    {
        "Code": "if (  core_4  || hw_7 ) begin \n    cfg_11 <= cfg_20;\n    rst_154 = cfg_11;\n    if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n        reg_5 <= hw_4;\n        auth_1 <= cfg_20;\n    end\n        if ( hw_15  || rx_7  || core_15  != core_9 ) begin\n            tx_14 = clk_19;\n            cfg_208 = hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_19) (  core_4  || hw_7 ) |-> cfg_11 == cfg_20 && rst_154 == cfg_11 ;endproperty \n property name; @(posedge clk_out_19) (  core_4  || hw_7 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> reg_5 == hw_4 && auth_1 == cfg_20 ;endproperty \n property name; @(posedge clk_out_19) (  core_4  || hw_7 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) &&  (  hw_15  || rx_7  || core_15  != core_9 ) |-> tx_14 == clk_19 && cfg_208 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_19"
    },
    {
        "Code": "if (  err_14  && rst_1  != fsm_2  || rx_8 ) begin \n    hw_4 = sig_12;\n    fsm_8 = clk_9;\n    if ( cfg_10  && sig_4  && cfg_17  || sig_8 ) begin\n        data_11 = auth_17;\n        fsm_10 = rx_10;\n    end\n        if ( auth_13  && err_5  && clk_6 ) begin\n            fsm_3 <= hw_12;\n            sig_17 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_8) (  err_14  && rst_1  != fsm_2  || rx_8 ) |-> hw_4 == sig_12 && fsm_8 == clk_9 ;endproperty \n property name; @(posedge clk_reset_8) (  err_14  && rst_1  != fsm_2  || rx_8 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) |-> data_11 == auth_17 && fsm_10 == rx_10 ;endproperty \n property name; @(posedge clk_reset_8) (  err_14  && rst_1  != fsm_2  || rx_8 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) &&  (  auth_13  && err_5  && clk_6 ) |-> fsm_3 == hw_12 && sig_17 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "if (  data_6  && chip_15  != auth_3 ) begin \n    hw_38 <= tx_2;\n    if ( fsm_14  || rx_1  != core_19 ) begin\n        fsm_9 <= hw_3;\n    end\n        if ( tx_1  != chip_19  && err_16 ) begin\n            chip_7 = tx_4;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_11) (  data_6  && chip_15  != auth_3 ) |-> hw_38 == tx_2 ;endproperty \n property name; @(posedge mem_clock_11) (  data_6  && chip_15  != auth_3 ) &&  (  fsm_14  || rx_1  != core_19 ) |-> fsm_9 == hw_3 ;endproperty \n property name; @(posedge mem_clock_11) (  data_6  && chip_15  != auth_3 ) &&  (  fsm_14  || rx_1  != core_19 ) &&  (  tx_1  != chip_19  && err_16 ) |-> chip_7 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_11"
    },
    {
        "Code": "if (  !core_2 ) begin \n    data_9 <= reg_16;\n    reg_9 = rst_1;\n    auth_10 <= hw_18;\n    if ( hw_11  != cfg_14  || chip_10  && sig_8 ) begin\n        rx_5 = auth_12;\n        sig_32 <= rst_114;\n        clk_11 = data_3;\n    end\n        if ( fsm_14  || rst_12 ) begin\n            chip_12 <= hw_10;\n            chip_16 <= clk_1;\n            fsm_7 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_4) (  !core_2 ) |-> data_9 == reg_16 && reg_9 == rst_1 && auth_10 == hw_18 ;endproperty \n property name; @(posedge cpu_clock_4) (  !core_2 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) |-> rx_5 == auth_12 && sig_32 == rst_114 && clk_11 == data_3 ;endproperty \n property name; @(posedge cpu_clock_4) (  !core_2 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) &&  (  fsm_14  || rst_12 ) |-> chip_12 == hw_10 && chip_16 == clk_1 && fsm_7 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "if (  rst_19 ) begin \n    sig_28 = rx_18;\n    sig_11 <= auth_12;\n    core_8 = sig_20;\n    if ( sig_14  && cfg_19 ) begin\n        sig_14 = reg_2;\n        data_8 <= clk_2;\n        reg_14 = reg_4;\n    end\n        if ( rst_16  || core_11  || err_20 ) begin\n            data_3 <= clk_16;\n            fsm_114 = core_4;\n            tx_4 = auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_2) (  rst_19 ) |-> sig_28 == rx_18 && sig_11 == auth_12 && core_8 == sig_20 ;endproperty \n property name; @(posedge clk_in_2) (  rst_19 ) &&  (  sig_14  && cfg_19 ) |-> sig_14 == reg_2 && data_8 == clk_2 && reg_14 == reg_4 ;endproperty \n property name; @(posedge clk_in_2) (  rst_19 ) &&  (  sig_14  && cfg_19 ) &&  (  rst_16  || core_11  || err_20 ) |-> data_3 == clk_16 && fsm_114 == core_4 && tx_4 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "if (  chip_16 ) begin \n    hw_12 = data_4;\n    hw_17 = hw_7;\n    chip_9 <= core_1;\n    if ( clk_8  && rst_15  && clk_12 ) begin\n        chip_16 <= sig_2;\n        reg_14 = cfg_11;\n        fsm_114 = hw_20;\n    end\n        if ( tx_17  || tx_11  != sig_17  || sig_3 ) begin\n            chip_17 <= core_7;\n            reg_18 = chip_9;\n            data_116 = clk_20;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_3) (  chip_16 ) |-> hw_12 == data_4 && hw_17 == hw_7 && chip_9 == core_1 ;endproperty \n property name; @(negedge clock_div_3) (  chip_16 ) &&  (  clk_8  && rst_15  && clk_12 ) |-> chip_16 == sig_2 && reg_14 == cfg_11 && fsm_114 == hw_20 ;endproperty \n property name; @(negedge clock_div_3) (  chip_16 ) &&  (  clk_8  && rst_15  && clk_12 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) |-> chip_17 == core_7 && reg_18 == chip_9 && data_116 == clk_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "if (  reg_1 ) begin \n    cfg_15 <= fsm_19;\n    chip_18 <= err_7;\n    if ( tx_18 ) begin\n        rst_14 = auth_17;\n        auth_5 <= cfg_2;\n    end\n        if ( cfg_9  && hw_3  != rx_83 ) begin\n            sig_10 <= cfg_2;\n            hw_9 = reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_18) (  reg_1 ) |-> cfg_15 == fsm_19 && chip_18 == err_7 ;endproperty \n property name; @(negedge cpu_clock_18) (  reg_1 ) &&  (  tx_18 ) |-> rst_14 == auth_17 && auth_5 == cfg_2 ;endproperty \n property name; @(negedge cpu_clock_18) (  reg_1 ) &&  (  tx_18 ) &&  (  cfg_9  && hw_3  != rx_83 ) |-> sig_10 == cfg_2 && hw_9 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "if (  data_17  || cfg_11 ) begin \n    sig_9 = tx_38;\n    fsm_114 = reg_2;\n    fsm_112 = reg_6;\n    if ( auth_6 ) begin\n        sig_18 <= cfg_5;\n        rx_9 <= err_15;\n        hw_8 = err_7;\n    end\n        if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n            rst_5 = err_2;\n            tx_4 <= rst_6;\n            sig_12 <= err_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_6) (  data_17  || cfg_11 ) |-> sig_9 == tx_38 && fsm_114 == reg_2 && fsm_112 == reg_6 ;endproperty \n property name; @(posedge clock_source_6) (  data_17  || cfg_11 ) &&  (  auth_6 ) |-> sig_18 == cfg_5 && rx_9 == err_15 && hw_8 == err_7 ;endproperty \n property name; @(posedge clock_source_6) (  data_17  || cfg_11 ) &&  (  auth_6 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> rst_5 == err_2 && tx_4 == rst_6 && sig_12 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_6"
    },
    {
        "Code": "if (  reg_20  || hw_16 ) begin \n    err_16 <= chip_4;\n    cfg_105 <= rst_16;\n    fsm_100 = chip_19;\n    if ( sig_11  != err_3  && reg_9  != rst_12 ) begin\n        hw_38 = data_12;\n        hw_16 = fsm_2;\n        sig_2 <= sig_16;\n    end\n        if ( data_16  && sig_8  != err_10  || data_3 ) begin\n            reg_58 <= sig_19;\n            sig_17 <= reg_9;\n            hw_19 <= rx_20;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_6) (  reg_20  || hw_16 ) |-> err_16 == chip_4 && cfg_105 == rst_16 && fsm_100 == chip_19 ;endproperty \n property name; @(posedge bus_clock_6) (  reg_20  || hw_16 ) &&  (  sig_11  != err_3  && reg_9  != rst_12 ) |-> hw_38 == data_12 && hw_16 == fsm_2 && sig_2 == sig_16 ;endproperty \n property name; @(posedge bus_clock_6) (  reg_20  || hw_16 ) &&  (  sig_11  != err_3  && reg_9  != rst_12 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) |-> reg_58 == sig_19 && sig_17 == reg_9 && hw_19 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "if (  rx_11  && data_10  || sig_10 ) begin \n    hw_17 <= rst_12;\n    hw_13 <= fsm_42;\n    if ( chip_2  || chip_17 ) begin\n        core_3 = reg_20;\n        fsm_19 = data_8;\n    end\n        if ( cfg_9  && hw_3  != rx_83 ) begin\n            hw_5 <= fsm_17;\n            tx_6 <= fsm_2;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_2) (  rx_11  && data_10  || sig_10 ) |-> hw_17 == rst_12 && hw_13 == fsm_42 ;endproperty \n property name; @(negedge async_clk_2) (  rx_11  && data_10  || sig_10 ) &&  (  chip_2  || chip_17 ) |-> core_3 == reg_20 && fsm_19 == data_8 ;endproperty \n property name; @(negedge async_clk_2) (  rx_11  && data_10  || sig_10 ) &&  (  chip_2  || chip_17 ) &&  (  cfg_9  && hw_3  != rx_83 ) |-> hw_5 == fsm_17 && tx_6 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_2"
    },
    {
        "Code": "if (  tx_10  && rx_114  != core_14  || sig_14 ) begin \n    fsm_14 <= rx_5;\n    if ( rst_11  || auth_6  || sig_8  || reg_18 ) begin\n        rx_125 <= data_3;\n    end\n        if ( core_6 ) begin\n            hw_14 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_8) (  tx_10  && rx_114  != core_14  || sig_14 ) |-> fsm_14 == rx_5 ;endproperty \n property name; @(posedge clk_signal_8) (  tx_10  && rx_114  != core_14  || sig_14 ) &&  (  rst_11  || auth_6  || sig_8  || reg_18 ) |-> rx_125 == data_3 ;endproperty \n property name; @(posedge clk_signal_8) (  tx_10  && rx_114  != core_14  || sig_14 ) &&  (  rst_11  || auth_6  || sig_8  || reg_18 ) &&  (  core_6 ) |-> hw_14 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_8"
    },
    {
        "Code": "if (  reg_8  != tx_7  || rx_7  || rx_2 ) begin \n    rst_52 <= sig_2;\n    cfg_116 <= clk_20;\n    if ( data_11  || reg_2 ) begin\n        tx_16 <= auth_7;\n        rst_18 <= sig_3;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_9 ) begin\n            sig_5 = reg_6;\n            clk_15 = data_3;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_10) (  reg_8  != tx_7  || rx_7  || rx_2 ) |-> rst_52 == sig_2 && cfg_116 == clk_20 ;endproperty \n property name; @(posedge bus_clock_10) (  reg_8  != tx_7  || rx_7  || rx_2 ) &&  (  data_11  || reg_2 ) |-> tx_16 == auth_7 && rst_18 == sig_3 ;endproperty \n property name; @(posedge bus_clock_10) (  reg_8  != tx_7  || rx_7  || rx_2 ) &&  (  data_11  || reg_2 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_9 ) |-> sig_5 == reg_6 && clk_15 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "if (  tx_17  && err_14  != rst_13  || data_4 ) begin \n    hw_11 <= auth_2;\n    hw_8 <= sig_2;\n    if ( clk_5  || data_19  && cfg_20  != auth_17 ) begin\n        fsm_12 = rx_15;\n        chip_12 = hw_5;\n    end\n        if ( data_16  || err_20  != rx_4 ) begin\n            chip_4 <= reg_19;\n            fsm_42 = sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_20) (  tx_17  && err_14  != rst_13  || data_4 ) |-> hw_11 == auth_2 && hw_8 == sig_2 ;endproperty \n property name; @(posedge clk_enable_20) (  tx_17  && err_14  != rst_13  || data_4 ) &&  (  clk_5  || data_19  && cfg_20  != auth_17 ) |-> fsm_12 == rx_15 && chip_12 == hw_5 ;endproperty \n property name; @(posedge clk_enable_20) (  tx_17  && err_14  != rst_13  || data_4 ) &&  (  clk_5  || data_19  && cfg_20  != auth_17 ) &&  (  data_16  || err_20  != rx_4 ) |-> chip_4 == reg_19 && fsm_42 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_20"
    },
    {
        "Code": "if (  data_15  && chip_15  != auth_3 ) begin \n    core_4 = err_20;\n    err_20 = rx_3;\n    core_11 <= err_8;\n    if ( auth_16 ) begin\n        rst_4 = reg_6;\n        cfg_183 <= tx_10;\n        core_18 = data_10;\n    end\n        if ( hw_5  || reg_5  || auth_17 ) begin\n            tx_27 = err_8;\n            tx_33 <= auth_8;\n            cfg_52 = chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_9) (  data_15  && chip_15  != auth_3 ) |-> core_4 == err_20 && err_20 == rx_3 && core_11 == err_8 ;endproperty \n property name; @(negedge clk_enable_9) (  data_15  && chip_15  != auth_3 ) &&  (  auth_16 ) |-> rst_4 == reg_6 && cfg_183 == tx_10 && core_18 == data_10 ;endproperty \n property name; @(negedge clk_enable_9) (  data_15  && chip_15  != auth_3 ) &&  (  auth_16 ) &&  (  hw_5  || reg_5  || auth_17 ) |-> tx_27 == err_8 && tx_33 == auth_8 && cfg_52 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "if (  tx_16  && data_4  || rst_6  && clk_2 ) begin \n    chip_14 <= data_9;\n    rst_12 <= core_10;\n    rx_9 = chip_12;\n    if ( cfg_1  != rst_14 ) begin\n        chip_11 <= core_17;\n        err_5 = fsm_8;\n        hw_1 <= fsm_6;\n    end\n        if ( rst_1  && hw_10  && rx_7 ) begin\n            sig_5 = rst_16;\n            fsm_14 <= reg_2;\n            reg_173 <= chip_13;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_4) (  tx_16  && data_4  || rst_6  && clk_2 ) |-> chip_14 == data_9 && rst_12 == core_10 && rx_9 == chip_12 ;endproperty \n property name; @(posedge main_clk_4) (  tx_16  && data_4  || rst_6  && clk_2 ) &&  (  cfg_1  != rst_14 ) |-> chip_11 == core_17 && err_5 == fsm_8 && hw_1 == fsm_6 ;endproperty \n property name; @(posedge main_clk_4) (  tx_16  && data_4  || rst_6  && clk_2 ) &&  (  cfg_1  != rst_14 ) &&  (  rst_1  && hw_10  && rx_7 ) |-> sig_5 == rst_16 && fsm_14 == reg_2 && reg_173 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_4"
    },
    {
        "Code": "if (  core_2  && fsm_3 ) begin \n    rx_125 <= cfg_13;\n    if ( rst_1  || sig_11  && data_16 ) begin\n        tx_10 <= clk_14;\n    end\n        if ( rx_7  != cfg_19  || err_20  || sig_13 ) begin\n            sig_4 = reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_15) (  core_2  && fsm_3 ) |-> rx_125 == cfg_13 ;endproperty \n property name; @(posedge bus_clock_15) (  core_2  && fsm_3 ) &&  (  rst_1  || sig_11  && data_16 ) |-> tx_10 == clk_14 ;endproperty \n property name; @(posedge bus_clock_15) (  core_2  && fsm_3 ) &&  (  rst_1  || sig_11  && data_16 ) &&  (  rx_7  != cfg_19  || err_20  || sig_13 ) |-> sig_4 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_15"
    },
    {
        "Code": "if (  clk_6  != reg_5  && tx_7 ) begin \n    err_9 <= cfg_5;\n    if ( hw_3  || reg_2  != clk_6 ) begin\n        clk_1 <= reg_12;\n    end\n        if ( clk_3  || hw_5  || err_11  && fsm_4 ) begin\n            hw_7 = hw_60;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_17) (  clk_6  != reg_5  && tx_7 ) |-> err_9 == cfg_5 ;endproperty \n property name; @(negedge clk_osc_17) (  clk_6  != reg_5  && tx_7 ) &&  (  hw_3  || reg_2  != clk_6 ) |-> clk_1 == reg_12 ;endproperty \n property name; @(negedge clk_osc_17) (  clk_6  != reg_5  && tx_7 ) &&  (  hw_3  || reg_2  != clk_6 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) |-> hw_7 == hw_60 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "if (  core_18 ) begin \n    rst_138 = rst_8;\n    tx_4 = core_1;\n    if ( fsm_10  || clk_2 ) begin\n        data_155 <= err_6;\n        data_20 <= err_10;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_9 ) begin\n            err_20 = clk_14;\n            chip_17 = data_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_13) (  core_18 ) |-> rst_138 == rst_8 && tx_4 == core_1 ;endproperty \n property name; @(negedge clk_signal_13) (  core_18 ) &&  (  fsm_10  || clk_2 ) |-> data_155 == err_6 && data_20 == err_10 ;endproperty \n property name; @(negedge clk_signal_13) (  core_18 ) &&  (  fsm_10  || clk_2 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_9 ) |-> err_20 == clk_14 && chip_17 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_13"
    },
    {
        "Code": "if (  sig_9  && chip_4  && hw_18 ) begin \n    core_14 <= rst_5;\n    hw_18 <= cfg_1;\n    fsm_112 = rst_12;\n    if ( clk_5  || data_19  && cfg_20  != auth_17 ) begin\n        rx_13 = data_11;\n        rst_138 <= data_4;\n        err_3 <= hw_1;\n    end\n        if ( rx_4  && clk_4  != cfg_6 ) begin\n            rst_20 <= err_11;\n            chip_6 = hw_15;\n            err_14 = cfg_19;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_8) (  sig_9  && chip_4  && hw_18 ) |-> core_14 == rst_5 && hw_18 == cfg_1 && fsm_112 == rst_12 ;endproperty \n property name; @(posedge mem_clock_8) (  sig_9  && chip_4  && hw_18 ) &&  (  clk_5  || data_19  && cfg_20  != auth_17 ) |-> rx_13 == data_11 && rst_138 == data_4 && err_3 == hw_1 ;endproperty \n property name; @(posedge mem_clock_8) (  sig_9  && chip_4  && hw_18 ) &&  (  clk_5  || data_19  && cfg_20  != auth_17 ) &&  (  rx_4  && clk_4  != cfg_6 ) |-> rst_20 == err_11 && chip_6 == hw_15 && err_14 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "if (  tx_1  != sig_2  || reg_110  && clk_14 ) begin \n    core_2 = err_20;\n    rx_20 <= auth_5;\n    auth_4 = auth_15;\n    if ( reg_5  != rx_5 ) begin\n        clk_17 = tx_38;\n        reg_20 <= fsm_20;\n        data_8 <= data_18;\n    end\n        if ( hw_15 ) begin\n            auth_18 <= chip_17;\n            data_1 <= reg_10;\n            chip_1 = clk_11;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_18) (  tx_1  != sig_2  || reg_110  && clk_14 ) |-> core_2 == err_20 && rx_20 == auth_5 && auth_4 == auth_15 ;endproperty \n property name; @(negedge bus_clock_18) (  tx_1  != sig_2  || reg_110  && clk_14 ) &&  (  reg_5  != rx_5 ) |-> clk_17 == tx_38 && reg_20 == fsm_20 && data_8 == data_18 ;endproperty \n property name; @(negedge bus_clock_18) (  tx_1  != sig_2  || reg_110  && clk_14 ) &&  (  reg_5  != rx_5 ) &&  (  hw_15 ) |-> auth_18 == chip_17 && data_1 == reg_10 && chip_1 == clk_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "if (  chip_11  != rx_4  && auth_20  && fsm_10 ) begin \n    rst_18 = rst_5;\n    fsm_100 = core_2;\n    sig_63 = rx_14;\n    if ( clk_4  != fsm_40  && fsm_8 ) begin\n        sig_15 = reg_12;\n        tx_15 = fsm_7;\n        fsm_20 = err_5;\n    end\n        if ( reg_7  != cfg_18  && rst_9  && chip_7 ) begin\n            core_19 <= cfg_2;\n            data_11 <= cfg_10;\n            cfg_208 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_9) (  chip_11  != rx_4  && auth_20  && fsm_10 ) |-> rst_18 == rst_5 && fsm_100 == core_2 && sig_63 == rx_14 ;endproperty \n property name; @(posedge async_clk_9) (  chip_11  != rx_4  && auth_20  && fsm_10 ) &&  (  clk_4  != fsm_40  && fsm_8 ) |-> sig_15 == reg_12 && tx_15 == fsm_7 && fsm_20 == err_5 ;endproperty \n property name; @(posedge async_clk_9) (  chip_11  != rx_4  && auth_20  && fsm_10 ) &&  (  clk_4  != fsm_40  && fsm_8 ) &&  (  reg_7  != cfg_18  && rst_9  && chip_7 ) |-> core_19 == cfg_2 && data_11 == cfg_10 && cfg_208 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_9"
    },
    {
        "Code": "if (  rst_18  && reg_16 ) begin \n    sig_8 = tx_11;\n    chip_1 <= auth_2;\n    if ( reg_8  || core_13 ) begin\n        clk_17 = cfg_11;\n        chip_6 <= data_3;\n    end\n        if ( chip_74  != core_70 ) begin\n            cfg_5 <= auth_6;\n            tx_7 = data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_13) (  rst_18  && reg_16 ) |-> sig_8 == tx_11 && chip_1 == auth_2 ;endproperty \n property name; @(posedge clk_out_13) (  rst_18  && reg_16 ) &&  (  reg_8  || core_13 ) |-> clk_17 == cfg_11 && chip_6 == data_3 ;endproperty \n property name; @(posedge clk_out_13) (  rst_18  && reg_16 ) &&  (  reg_8  || core_13 ) &&  (  chip_74  != core_70 ) |-> cfg_5 == auth_6 && tx_7 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_13"
    },
    {
        "Code": "if (  rx_111  != fsm_18  || auth_111 ) begin \n    core_13 = reg_9;\n    if ( sig_7  && auth_14  || hw_17 ) begin\n        core_3 = cfg_10;\n    end\n        if ( tx_120  || reg_16  || rst_16  || core_11 ) begin\n            rx_20 = rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_13) (  rx_111  != fsm_18  || auth_111 ) |-> core_13 == reg_9 ;endproperty \n property name; @(posedge clock_source_13) (  rx_111  != fsm_18  || auth_111 ) &&  (  sig_7  && auth_14  || hw_17 ) |-> core_3 == cfg_10 ;endproperty \n property name; @(posedge clock_source_13) (  rx_111  != fsm_18  || auth_111 ) &&  (  sig_7  && auth_14  || hw_17 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) |-> rx_20 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "if (  chip_1  && chip_18  || data_2  || fsm_2 ) begin \n    tx_6 = rst_19;\n    rst_16 = rst_18;\n    if ( rst_17  != fsm_13  || rx_12  != chip_17 ) begin\n        cfg_52 <= hw_6;\n        clk_6 <= chip_11;\n    end\n        if ( rst_10  || clk_5  && fsm_4  || rx_20 ) begin\n            fsm_13 <= data_10;\n            chip_6 = rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_19) (  chip_1  && chip_18  || data_2  || fsm_2 ) |-> tx_6 == rst_19 && rst_16 == rst_18 ;endproperty \n property name; @(posedge main_clk_19) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  rst_17  != fsm_13  || rx_12  != chip_17 ) |-> cfg_52 == hw_6 && clk_6 == chip_11 ;endproperty \n property name; @(posedge main_clk_19) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  rst_17  != fsm_13  || rx_12  != chip_17 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) |-> fsm_13 == data_10 && chip_6 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_19"
    },
    {
        "Code": "if (  core_83  != hw_89  || hw_88  || fsm_20 ) begin \n    rx_17 = rst_14;\n    cfg_15 = fsm_8;\n    sig_1 = err_5;\n    if ( tx_15 ) begin\n        err_18 = fsm_2;\n        rx_4 <= sig_6;\n        data_5 = data_7;\n    end\n        if ( hw_12  && hw_7  && sig_4 ) begin\n            cfg_208 <= core_10;\n            sig_10 <= tx_9;\n            chip_109 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_10) (  core_83  != hw_89  || hw_88  || fsm_20 ) |-> rx_17 == rst_14 && cfg_15 == fsm_8 && sig_1 == err_5 ;endproperty \n property name; @(negedge async_clk_10) (  core_83  != hw_89  || hw_88  || fsm_20 ) &&  (  tx_15 ) |-> err_18 == fsm_2 && rx_4 == sig_6 && data_5 == data_7 ;endproperty \n property name; @(negedge async_clk_10) (  core_83  != hw_89  || hw_88  || fsm_20 ) &&  (  tx_15 ) &&  (  hw_12  && hw_7  && sig_4 ) |-> cfg_208 == core_10 && sig_10 == tx_9 && chip_109 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_10"
    },
    {
        "Code": "if (  !core_2 ) begin \n    err_5 <= reg_11;\n    data_15 = chip_3;\n    hw_5 = chip_19;\n    if ( rst_99 ) begin\n        core_4 = fsm_8;\n        data_6 = err_6;\n        core_118 <= data_6;\n    end\n        if ( err_2  || reg_16 ) begin\n            auth_14 = auth_18;\n            clk_16 = auth_18;\n            chip_13 <= data_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_5) (  !core_2 ) |-> err_5 == reg_11 && data_15 == chip_3 && hw_5 == chip_19 ;endproperty \n property name; @(negedge clk_osc_5) (  !core_2 ) &&  (  rst_99 ) |-> core_4 == fsm_8 && data_6 == err_6 && core_118 == data_6 ;endproperty \n property name; @(negedge clk_osc_5) (  !core_2 ) &&  (  rst_99 ) &&  (  err_2  || reg_16 ) |-> auth_14 == auth_18 && clk_16 == auth_18 && chip_13 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_5"
    },
    {
        "Code": "if (  auth_15 ) begin \n    fsm_3 = clk_8;\n    data_15 <= clk_17;\n    rst_16 <= clk_9;\n    if ( fsm_19  && chip_30  && core_8  != clk_9 ) begin\n        fsm_112 <= cfg_6;\n        sig_5 = reg_4;\n        cfg_7 <= hw_2;\n    end\n        if ( clk_1  && clk_12  != rst_2  || sig_2 ) begin\n            rst_12 <= tx_9;\n            tx_117 = clk_16;\n            rx_7 <= cfg_2;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_3) (  auth_15 ) |-> fsm_3 == clk_8 && data_15 == clk_17 && rst_16 == clk_9 ;endproperty \n property name; @(negedge pll_clk_3) (  auth_15 ) &&  (  fsm_19  && chip_30  && core_8  != clk_9 ) |-> fsm_112 == cfg_6 && sig_5 == reg_4 && cfg_7 == hw_2 ;endproperty \n property name; @(negedge pll_clk_3) (  auth_15 ) &&  (  fsm_19  && chip_30  && core_8  != clk_9 ) &&  (  clk_1  && clk_12  != rst_2  || sig_2 ) |-> rst_12 == tx_9 && tx_117 == clk_16 && rx_7 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "if (  rst_17  && rst_10  != fsm_16 ) begin \n    reg_115 <= rst_8;\n    fsm_5 = err_5;\n    cfg_11 = rst_19;\n    if ( chip_11  || chip_1  && reg_4  && rx_7 ) begin\n        cfg_2 = cfg_15;\n        cfg_52 <= chip_20;\n        err_50 = err_4;\n    end\n        if ( err_14  != clk_7 ) begin\n            reg_13 <= rst_19;\n            rst_20 = chip_19;\n            err_18 <= hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_16) (  rst_17  && rst_10  != fsm_16 ) |-> reg_115 == rst_8 && fsm_5 == err_5 && cfg_11 == rst_19 ;endproperty \n property name; @(posedge clk_signal_16) (  rst_17  && rst_10  != fsm_16 ) &&  (  chip_11  || chip_1  && reg_4  && rx_7 ) |-> cfg_2 == cfg_15 && cfg_52 == chip_20 && err_50 == err_4 ;endproperty \n property name; @(posedge clk_signal_16) (  rst_17  && rst_10  != fsm_16 ) &&  (  chip_11  || chip_1  && reg_4  && rx_7 ) &&  (  err_14  != clk_7 ) |-> reg_13 == rst_19 && rst_20 == chip_19 && err_18 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_16"
    },
    {
        "Code": "if (  fsm_20  != core_17  || rst_16  && core_18 ) begin \n    err_16 = core_2;\n    cfg_4 <= rx_20;\n    if ( rx_7 ) begin\n        rst_12 <= rst_12;\n        data_13 = auth_12;\n    end\n        if ( chip_3  || chip_17 ) begin\n            clk_15 = core_19;\n            reg_9 = core_2;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_7) (  fsm_20  != core_17  || rst_16  && core_18 ) |-> err_16 == core_2 && cfg_4 == rx_20 ;endproperty \n property name; @(posedge sys_clk_7) (  fsm_20  != core_17  || rst_16  && core_18 ) &&  (  rx_7 ) |-> rst_12 == rst_12 && data_13 == auth_12 ;endproperty \n property name; @(posedge sys_clk_7) (  fsm_20  != core_17  || rst_16  && core_18 ) &&  (  rx_7 ) &&  (  chip_3  || chip_17 ) |-> clk_15 == core_19 && reg_9 == core_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_7"
    },
    {
        "Code": "if (  clk_15  != reg_13  || data_3 ) begin \n    clk_17 <= cfg_6;\n    if ( hw_9  && hw_18  || auth_118 ) begin\n        fsm_10 = rx_7;\n    end\n        if ( data_8  && cfg_9  && clk_13 ) begin\n            sig_11 = rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_17) (  clk_15  != reg_13  || data_3 ) |-> clk_17 == cfg_6 ;endproperty \n property name; @(negedge clk_osc_17) (  clk_15  != reg_13  || data_3 ) &&  (  hw_9  && hw_18  || auth_118 ) |-> fsm_10 == rx_7 ;endproperty \n property name; @(negedge clk_osc_17) (  clk_15  != reg_13  || data_3 ) &&  (  hw_9  && hw_18  || auth_118 ) &&  (  data_8  && cfg_9  && clk_13 ) |-> sig_11 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "if (  err_16  && chip_6 ) begin \n    core_118 = core_2;\n    sig_3 = err_10;\n    if ( rx_1  || clk_10  && data_19 ) begin\n        cfg_5 <= cfg_11;\n        auth_11 = chip_1;\n    end\n        if ( cfg_12  && rx_10  || hw_12  || fsm_14 ) begin\n            reg_6 <= clk_1;\n            tx_3 <= rx_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_14) (  err_16  && chip_6 ) |-> core_118 == core_2 && sig_3 == err_10 ;endproperty \n property name; @(posedge clock_ctrl_14) (  err_16  && chip_6 ) &&  (  rx_1  || clk_10  && data_19 ) |-> cfg_5 == cfg_11 && auth_11 == chip_1 ;endproperty \n property name; @(posedge clock_ctrl_14) (  err_16  && chip_6 ) &&  (  rx_1  || clk_10  && data_19 ) &&  (  cfg_12  && rx_10  || hw_12  || fsm_14 ) |-> reg_6 == clk_1 && tx_3 == rx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "if (  tx_14  || chip_19  && chip_10  && rx_4 ) begin \n    fsm_9 <= reg_4;\n    core_75 = sig_9;\n    if ( fsm_14 ) begin\n        fsm_7 <= sig_19;\n        clk_62 <= fsm_6;\n    end\n        if ( fsm_12  || sig_16  && fsm_13 ) begin\n            chip_79 <= sig_1;\n            rst_16 <= cfg_17;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_13) (  tx_14  || chip_19  && chip_10  && rx_4 ) |-> fsm_9 == reg_4 && core_75 == sig_9 ;endproperty \n property name; @(negedge bus_clock_13) (  tx_14  || chip_19  && chip_10  && rx_4 ) &&  (  fsm_14 ) |-> fsm_7 == sig_19 && clk_62 == fsm_6 ;endproperty \n property name; @(negedge bus_clock_13) (  tx_14  || chip_19  && chip_10  && rx_4 ) &&  (  fsm_14 ) &&  (  fsm_12  || sig_16  && fsm_13 ) |-> chip_79 == sig_1 && rst_16 == cfg_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "if (  reg_1  != tx_7 ) begin \n    rst_14 = auth_18;\n    if ( fsm_17  || data_13  && sig_5  != rx_17 ) begin\n        auth_13 <= auth_4;\n    end\n        if ( data_3  || clk_12 ) begin\n            core_1 = core_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_13) (  reg_1  != tx_7 ) |-> rst_14 == auth_18 ;endproperty \n property name; @(negedge clock_source_13) (  reg_1  != tx_7 ) &&  (  fsm_17  || data_13  && sig_5  != rx_17 ) |-> auth_13 == auth_4 ;endproperty \n property name; @(negedge clock_source_13) (  reg_1  != tx_7 ) &&  (  fsm_17  || data_13  && sig_5  != rx_17 ) &&  (  data_3  || clk_12 ) |-> core_1 == core_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "if (  err_10  && core_20 ) begin \n    fsm_26 <= tx_5;\n    if ( auth_12  && cfg_3  && reg_6  != hw_10 ) begin\n        cfg_52 = auth_2;\n    end\n        if ( core_13  || tx_11  || auth_7 ) begin\n            sig_6 = cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_4) (  err_10  && core_20 ) |-> fsm_26 == tx_5 ;endproperty \n property name; @(negedge sys_clk_4) (  err_10  && core_20 ) &&  (  auth_12  && cfg_3  && reg_6  != hw_10 ) |-> cfg_52 == auth_2 ;endproperty \n property name; @(negedge sys_clk_4) (  err_10  && core_20 ) &&  (  auth_12  && cfg_3  && reg_6  != hw_10 ) &&  (  core_13  || tx_11  || auth_7 ) |-> sig_6 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "if (  data_7  || reg_11 ) begin \n    hw_19 <= tx_8;\n    data_1 = core_4;\n    sig_8 <= sig_12;\n    if ( chip_3  != chip_6  || cfg_11  && auth_18 ) begin\n        core_4 = sig_11;\n        reg_36 <= cfg_15;\n        reg_118 <= clk_10;\n    end\n        if ( rst_16  || tx_12  || chip_14  || rx_1 ) begin\n            err_6 = sig_5;\n            fsm_17 <= data_4;\n            chip_7 = hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_14) (  data_7  || reg_11 ) |-> hw_19 == tx_8 && data_1 == core_4 && sig_8 == sig_12 ;endproperty \n property name; @(posedge main_clk_14) (  data_7  || reg_11 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) |-> core_4 == sig_11 && reg_36 == cfg_15 && reg_118 == clk_10 ;endproperty \n property name; @(posedge main_clk_14) (  data_7  || reg_11 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) &&  (  rst_16  || tx_12  || chip_14  || rx_1 ) |-> err_6 == sig_5 && fsm_17 == data_4 && chip_7 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "if (  chip_19 ) begin \n    chip_109 = tx_16;\n    if ( data_118 ) begin\n        rst_16 <= hw_14;\n    end\n        if ( clk_3  || hw_5  || err_11  && fsm_4 ) begin\n            rx_8 <= cfg_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_2) (  chip_19 ) |-> chip_109 == tx_16 ;endproperty \n property name; @(negedge clk_signal_2) (  chip_19 ) &&  (  data_118 ) |-> rst_16 == hw_14 ;endproperty \n property name; @(negedge clk_signal_2) (  chip_19 ) &&  (  data_118 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) |-> rx_8 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "if (  rx_15 ) begin \n    clk_11 = rx_18;\n    reg_118 = reg_5;\n    tx_5 = cfg_4;\n    if ( tx_114  || reg_116  || rst_116  || core_1111 ) begin\n        chip_4 <= fsm_16;\n        rst_10 <= rst_19;\n        core_16 <= rst_16;\n    end\n        if ( sig_14  || rst_17  || data_18  && tx_12 ) begin\n            clk_9 <= clk_2;\n            clk_17 <= cfg_16;\n            fsm_10 <= sig_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_3) (  rx_15 ) |-> clk_11 == rx_18 && reg_118 == reg_5 && tx_5 == cfg_4 ;endproperty \n property name; @(negedge clock_div_3) (  rx_15 ) &&  (  tx_114  || reg_116  || rst_116  || core_1111 ) |-> chip_4 == fsm_16 && rst_10 == rst_19 && core_16 == rst_16 ;endproperty \n property name; @(negedge clock_div_3) (  rx_15 ) &&  (  tx_114  || reg_116  || rst_116  || core_1111 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) |-> clk_9 == clk_2 && clk_17 == cfg_16 && fsm_10 == sig_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "if (  cfg_8  || reg_20  && rst_13 ) begin \n    hw_196 = err_13;\n    if ( clk_4  && fsm_12  && rst_5 ) begin\n        fsm_14 = auth_12;\n    end\n        if ( sig_9  != chip_4  || rx_5  != chip_5 ) begin\n            reg_118 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_3) (  cfg_8  || reg_20  && rst_13 ) |-> hw_196 == err_13 ;endproperty \n property name; @(negedge core_clock_3) (  cfg_8  || reg_20  && rst_13 ) &&  (  clk_4  && fsm_12  && rst_5 ) |-> fsm_14 == auth_12 ;endproperty \n property name; @(negedge core_clock_3) (  cfg_8  || reg_20  && rst_13 ) &&  (  clk_4  && fsm_12  && rst_5 ) &&  (  sig_9  != chip_4  || rx_5  != chip_5 ) |-> reg_118 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "if (  !reg_20 ) begin \n    reg_13 = rx_11;\n    if ( chip_7  || chip_3  && auth_12 ) begin\n        chip_13 = clk_9;\n    end\n        if ( err_11  && clk_9  != rst_6 ) begin\n            clk_5 = rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_16) (  !reg_20 ) |-> reg_13 == rx_11 ;endproperty \n property name; @(negedge clk_reset_16) (  !reg_20 ) &&  (  chip_7  || chip_3  && auth_12 ) |-> chip_13 == clk_9 ;endproperty \n property name; @(negedge clk_reset_16) (  !reg_20 ) &&  (  chip_7  || chip_3  && auth_12 ) &&  (  err_11  && clk_9  != rst_6 ) |-> clk_5 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "if ( !tx_6 ) begin \n    core_13 <= chip_12;\n    if ( rx_7  != cfg_17  || err_20  || sig_13 ) begin\n        rst_3 = clk_14;\n    end\n        if ( tx_19 ) begin\n            err_18 = hw_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_4) ( !tx_6 ) |-> core_13 == chip_12 ;endproperty \n property name; @(negedge clk_enable_4) ( !tx_6 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) |-> rst_3 == clk_14 ;endproperty \n property name; @(negedge clk_enable_4) ( !tx_6 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) &&  (  tx_19 ) |-> err_18 == hw_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "if (  chip_8  != sig_7  && err_2  != hw_6 ) begin \n    hw_79 <= cfg_9;\n    chip_4 <= hw_4;\n    err_50 = clk_2;\n    if ( auth_3  != rst_16  && fsm_16 ) begin\n        cfg_6 = err_15;\n        err_2 = data_10;\n        tx_114 = rst_19;\n    end\n        if ( err_2  && clk_50  != tx_20  && auth_55 ) begin\n            reg_36 = data_17;\n            hw_13 = err_13;\n            auth_2 <= rst_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_18) (  chip_8  != sig_7  && err_2  != hw_6 ) |-> hw_79 == cfg_9 && chip_4 == hw_4 && err_50 == clk_2 ;endproperty \n property name; @(posedge clk_reset_18) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  auth_3  != rst_16  && fsm_16 ) |-> cfg_6 == err_15 && err_2 == data_10 && tx_114 == rst_19 ;endproperty \n property name; @(posedge clk_reset_18) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  auth_3  != rst_16  && fsm_16 ) &&  (  err_2  && clk_50  != tx_20  && auth_55 ) |-> reg_36 == data_17 && hw_13 == err_13 && auth_2 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_18"
    },
    {
        "Code": "if (  rst_18  != rx_7 ) begin \n    rst_14 <= data_3;\n    if ( cfg_20  != fsm_8 ) begin\n        err_17 <= chip_20;\n    end\n        if ( chip_17  != core_9  || sig_3  || core_17 ) begin\n            tx_117 = err_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_20) (  rst_18  != rx_7 ) |-> rst_14 == data_3 ;endproperty \n property name; @(negedge clk_signal_20) (  rst_18  != rx_7 ) &&  (  cfg_20  != fsm_8 ) |-> err_17 == chip_20 ;endproperty \n property name; @(negedge clk_signal_20) (  rst_18  != rx_7 ) &&  (  cfg_20  != fsm_8 ) &&  (  chip_17  != core_9  || sig_3  || core_17 ) |-> tx_117 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "if (  clk_17  || hw_5 ) begin \n    reg_5 = hw_5;\n    if ( hw_1  || fsm_17  || clk_18 ) begin\n        core_37 <= err_15;\n    end\n        if ( auth_6  || fsm_2  != reg_13  && tx_6 ) begin\n            chip_5 <= data_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_11) (  clk_17  || hw_5 ) |-> reg_5 == hw_5 ;endproperty \n property name; @(posedge clock_source_11) (  clk_17  || hw_5 ) &&  (  hw_1  || fsm_17  || clk_18 ) |-> core_37 == err_15 ;endproperty \n property name; @(posedge clock_source_11) (  clk_17  || hw_5 ) &&  (  hw_1  || fsm_17  || clk_18 ) &&  (  auth_6  || fsm_2  != reg_13  && tx_6 ) |-> chip_5 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_11"
    },
    {
        "Code": "if (  rst_18  != data_8 ) begin \n    core_18 <= reg_4;\n    core_15 = hw_15;\n    if ( cfg_2  != reg_15  || hw_4  || fsm_17 ) begin\n        sig_8 = rst_15;\n        sig_116 = data_3;\n    end\n        if ( cfg_12 ) begin\n            err_79 = sig_11;\n            reg_14 <= sig_20;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_12) (  rst_18  != data_8 ) |-> core_18 == reg_4 && core_15 == hw_15 ;endproperty \n property name; @(negedge ref_clk_12) (  rst_18  != data_8 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) |-> sig_8 == rst_15 && sig_116 == data_3 ;endproperty \n property name; @(negedge ref_clk_12) (  rst_18  != data_8 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) &&  (  cfg_12 ) |-> err_79 == sig_11 && reg_14 == sig_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "if (  rst_17  && core_16 ) begin \n    clk_20 = fsm_17;\n    if ( chip_17  != core_9  || sig_3  || core_17 ) begin\n        chip_7 = reg_12;\n    end\n        if ( tx_13  != cfg_5  && chip_17  && fsm_4 ) begin\n            clk_27 <= sig_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_15) (  rst_17  && core_16 ) |-> clk_20 == fsm_17 ;endproperty \n property name; @(posedge clk_osc_15) (  rst_17  && core_16 ) &&  (  chip_17  != core_9  || sig_3  || core_17 ) |-> chip_7 == reg_12 ;endproperty \n property name; @(posedge clk_osc_15) (  rst_17  && core_16 ) &&  (  chip_17  != core_9  || sig_3  || core_17 ) &&  (  tx_13  != cfg_5  && chip_17  && fsm_4 ) |-> clk_27 == sig_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "if (  auth_1 ) begin \n    fsm_19 = data_5;\n    if ( core_5  != rx_16  || clk_17  || core_6 ) begin\n        err_2 = err_4;\n    end\n        if ( fsm_118  && core_6  != data_20  && sig_11 ) begin\n            tx_8 <= clk_12;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_8) (  auth_1 ) |-> fsm_19 == data_5 ;endproperty \n property name; @(negedge ref_clk_8) (  auth_1 ) &&  (  core_5  != rx_16  || clk_17  || core_6 ) |-> err_2 == err_4 ;endproperty \n property name; @(negedge ref_clk_8) (  auth_1 ) &&  (  core_5  != rx_16  || clk_17  || core_6 ) &&  (  fsm_118  && core_6  != data_20  && sig_11 ) |-> tx_8 == clk_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_8"
    },
    {
        "Code": "if (  hw_8 ) begin \n    reg_4 <= core_13;\n    clk_27 = hw_4;\n    if ( cfg_13 ) begin\n        fsm_8 <= sig_20;\n        tx_115 <= fsm_2;\n    end\n        if ( chip_4  || fsm_11  || tx_11  || cfg_11 ) begin\n            fsm_15 = rx_11;\n            chip_10 = auth_13;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_14) (  hw_8 ) |-> reg_4 == core_13 && clk_27 == hw_4 ;endproperty \n property name; @(negedge clk_out_14) (  hw_8 ) &&  (  cfg_13 ) |-> fsm_8 == sig_20 && tx_115 == fsm_2 ;endproperty \n property name; @(negedge clk_out_14) (  hw_8 ) &&  (  cfg_13 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) |-> fsm_15 == rx_11 && chip_10 == auth_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "if (  !tx_2 ) begin \n    chip_2 = clk_5;\n    err_9 <= data_18;\n    if ( chip_12 ) begin\n        cfg_3 = core_16;\n        core_13 = sig_12;\n    end\n        if ( rst_6  && fsm_5 ) begin\n            rst_120 = sig_9;\n            tx_9 <= data_22;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_5) (  !tx_2 ) |-> chip_2 == clk_5 && err_9 == data_18 ;endproperty \n property name; @(posedge ref_clk_5) (  !tx_2 ) &&  (  chip_12 ) |-> cfg_3 == core_16 && core_13 == sig_12 ;endproperty \n property name; @(posedge ref_clk_5) (  !tx_2 ) &&  (  chip_12 ) &&  (  rst_6  && fsm_5 ) |-> rst_120 == sig_9 && tx_9 == data_22 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_5"
    },
    {
        "Code": "if (  cfg_3 ) begin \n    chip_15 <= clk_15;\n    data_155 = tx_6;\n    if ( hw_10 ) begin\n        core_5 = cfg_10;\n        fsm_15 = reg_1;\n    end\n        if ( rst_4  != rst_9  && chip_4 ) begin\n            rst_15 = cfg_13;\n            err_50 = auth_20;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_20) (  cfg_3 ) |-> chip_15 == clk_15 && data_155 == tx_6 ;endproperty \n property name; @(posedge pll_clk_20) (  cfg_3 ) &&  (  hw_10 ) |-> core_5 == cfg_10 && fsm_15 == reg_1 ;endproperty \n property name; @(posedge pll_clk_20) (  cfg_3 ) &&  (  hw_10 ) &&  (  rst_4  != rst_9  && chip_4 ) |-> rst_15 == cfg_13 && err_50 == auth_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_20"
    },
    {
        "Code": "if (  cfg_7  != hw_14 ) begin \n    reg_118 = fsm_7;\n    reg_1 <= auth_18;\n    hw_4 <= reg_4;\n    if ( err_4  || sig_18  && fsm_3 ) begin\n        reg_18 <= reg_14;\n        err_5 = rst_15;\n        clk_120 = cfg_5;\n    end\n        if ( hw_6  || data_16  && core_9 ) begin\n            tx_17 = clk_16;\n            hw_11 = chip_17;\n            auth_117 <= hw_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_4) (  cfg_7  != hw_14 ) |-> reg_118 == fsm_7 && reg_1 == auth_18 && hw_4 == reg_4 ;endproperty \n property name; @(posedge clock_div_4) (  cfg_7  != hw_14 ) &&  (  err_4  || sig_18  && fsm_3 ) |-> reg_18 == reg_14 && err_5 == rst_15 && clk_120 == cfg_5 ;endproperty \n property name; @(posedge clock_div_4) (  cfg_7  != hw_14 ) &&  (  err_4  || sig_18  && fsm_3 ) &&  (  hw_6  || data_16  && core_9 ) |-> tx_17 == clk_16 && hw_11 == chip_17 && auth_117 == hw_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "if (  hw_12 ) begin \n    rst_138 = cfg_18;\n    chip_19 = core_2;\n    if ( cfg_2  != reg_15  || hw_4  || fsm_17 ) begin\n        core_15 = rx_15;\n        rx_130 <= chip_15;\n    end\n        if ( rst_50  != fsm_16  && fsm_13  != cfg_5 ) begin\n            clk_13 <= clk_10;\n            err_4 <= data_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_1) (  hw_12 ) |-> rst_138 == cfg_18 && chip_19 == core_2 ;endproperty \n property name; @(posedge clk_out_1) (  hw_12 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) |-> core_15 == rx_15 && rx_130 == chip_15 ;endproperty \n property name; @(posedge clk_out_1) (  hw_12 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) &&  (  rst_50  != fsm_16  && fsm_13  != cfg_5 ) |-> clk_13 == clk_10 && err_4 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "if (  fsm_12  != hw_1  || data_20  && chip_13 ) begin \n    tx_112 = reg_6;\n    if ( err_4  && clk_13 ) begin\n        clk_118 = reg_20;\n    end\n        if ( tx_18  || cfg_19  && clk_5  || chip_19 ) begin\n            data_8 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_5) (  fsm_12  != hw_1  || data_20  && chip_13 ) |-> tx_112 == reg_6 ;endproperty \n property name; @(posedge async_clk_5) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  err_4  && clk_13 ) |-> clk_118 == reg_20 ;endproperty \n property name; @(posedge async_clk_5) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  err_4  && clk_13 ) &&  (  tx_18  || cfg_19  && clk_5  || chip_19 ) |-> data_8 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_5"
    },
    {
        "Code": "if (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) begin \n    rx_20 = rst_6;\n    if ( tx_1  || auth_3  != rst_8  && data_11 ) begin\n        tx_9 = clk_7;\n    end\n        if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n            sig_9 <= fsm_16;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_9) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) |-> rx_20 == rst_6 ;endproperty \n property name; @(posedge main_clk_9) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  tx_1  || auth_3  != rst_8  && data_11 ) |-> tx_9 == clk_7 ;endproperty \n property name; @(posedge main_clk_9) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  tx_1  || auth_3  != rst_8  && data_11 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> sig_9 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "if (  auth_7  && chip_197  && fsm_192 ) begin \n    rx_3 = cfg_5;\n    if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n        rst_11 = rx_17;\n    end\n        if ( clk_3  && err_5  && auth_13 ) begin\n            auth_11 <= hw_68;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_4) (  auth_7  && chip_197  && fsm_192 ) |-> rx_3 == cfg_5 ;endproperty \n property name; @(posedge core_clock_4) (  auth_7  && chip_197  && fsm_192 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> rst_11 == rx_17 ;endproperty \n property name; @(posedge core_clock_4) (  auth_7  && chip_197  && fsm_192 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) &&  (  clk_3  && err_5  && auth_13 ) |-> auth_11 == hw_68 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "if (  !core_7 ) begin \n    data_6 <= fsm_3;\n    if ( core_16 ) begin\n        chip_12 <= data_3;\n    end\n        if ( tx_9  || fsm_6  && hw_5  != reg_11 ) begin\n            hw_1 = rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_3) (  !core_7 ) |-> data_6 == fsm_3 ;endproperty \n property name; @(negedge fast_clk_3) (  !core_7 ) &&  (  core_16 ) |-> chip_12 == data_3 ;endproperty \n property name; @(negedge fast_clk_3) (  !core_7 ) &&  (  core_16 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_11 ) |-> hw_1 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_3"
    },
    {
        "Code": "if (  cfg_14  || core_10  || data_2 ) begin \n    clk_18 = err_5;\n    sig_11 <= reg_20;\n    tx_14 = auth_16;\n    if ( rst_4  || rst_19 ) begin\n        hw_6 = sig_6;\n        sig_32 <= hw_8;\n        chip_13 <= sig_10;\n    end\n        if ( rx_12  != clk_3  && chip_4  || sig_1 ) begin\n            core_118 <= auth_7;\n            cfg_17 = err_1;\n            tx_1010 = sig_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_15) (  cfg_14  || core_10  || data_2 ) |-> clk_18 == err_5 && sig_11 == reg_20 && tx_14 == auth_16 ;endproperty \n property name; @(negedge clk_out_15) (  cfg_14  || core_10  || data_2 ) &&  (  rst_4  || rst_19 ) |-> hw_6 == sig_6 && sig_32 == hw_8 && chip_13 == sig_10 ;endproperty \n property name; @(negedge clk_out_15) (  cfg_14  || core_10  || data_2 ) &&  (  rst_4  || rst_19 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) |-> core_118 == auth_7 && cfg_17 == err_1 && tx_1010 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "if (  rx_115 ) begin \n    fsm_9 = sig_16;\n    if ( sig_14  && cfg_19 ) begin\n        sig_9 <= tx_4;\n    end\n        if ( core_20 ) begin\n            tx_17 <= fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_7) (  rx_115 ) |-> fsm_9 == sig_16 ;endproperty \n property name; @(posedge async_clk_7) (  rx_115 ) &&  (  sig_14  && cfg_19 ) |-> sig_9 == tx_4 ;endproperty \n property name; @(posedge async_clk_7) (  rx_115 ) &&  (  sig_14  && cfg_19 ) &&  (  core_20 ) |-> tx_17 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "if (  sig_15 ) begin \n    sig_32 <= cfg_6;\n    if ( tx_11  || rx_6  != core_1  && cfg_9 ) begin\n        reg_58 = err_5;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_15 ) begin\n            hw_13 <= cfg_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_18) (  sig_15 ) |-> sig_32 == cfg_6 ;endproperty \n property name; @(negedge clk_signal_18) (  sig_15 ) &&  (  tx_11  || rx_6  != core_1  && cfg_9 ) |-> reg_58 == err_5 ;endproperty \n property name; @(negedge clk_signal_18) (  sig_15 ) &&  (  tx_11  || rx_6  != core_1  && cfg_9 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) |-> hw_13 == cfg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_18"
    },
    {
        "Code": "if (  rst_5  || err_5 ) begin \n    rx_12 <= clk_16;\n    auth_4 = rx_20;\n    if ( fsm_10  != chip_16  || fsm_20 ) begin\n        auth_114 <= core_13;\n        reg_17 <= rx_16;\n    end\n        if ( auth_10 ) begin\n            cfg_3 <= data_4;\n            chip_20 <= auth_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_2) (  rst_5  || err_5 ) |-> rx_12 == clk_16 && auth_4 == rx_20 ;endproperty \n property name; @(negedge clk_osc_2) (  rst_5  || err_5 ) &&  (  fsm_10  != chip_16  || fsm_20 ) |-> auth_114 == core_13 && reg_17 == rx_16 ;endproperty \n property name; @(negedge clk_osc_2) (  rst_5  || err_5 ) &&  (  fsm_10  != chip_16  || fsm_20 ) &&  (  auth_10 ) |-> cfg_3 == data_4 && chip_20 == auth_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "if (  reg_9  != fsm_93  || rx_94  && sig_90 ) begin \n    sig_17 = reg_2;\n    if ( core_12  || rx_7  != chip_16  && rx_19 ) begin\n        fsm_6 <= reg_12;\n    end\n        if ( rst_87  || tx_87  && chip_2 ) begin\n            core_11 = chip_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_14) (  reg_9  != fsm_93  || rx_94  && sig_90 ) |-> sig_17 == reg_2 ;endproperty \n property name; @(posedge clk_in_14) (  reg_9  != fsm_93  || rx_94  && sig_90 ) &&  (  core_12  || rx_7  != chip_16  && rx_19 ) |-> fsm_6 == reg_12 ;endproperty \n property name; @(posedge clk_in_14) (  reg_9  != fsm_93  || rx_94  && sig_90 ) &&  (  core_12  || rx_7  != chip_16  && rx_19 ) &&  (  rst_87  || tx_87  && chip_2 ) |-> core_11 == chip_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_14"
    },
    {
        "Code": "if ( !tx_6 ) begin \n    core_14 <= rx_2;\n    fsm_2 <= cfg_2;\n    if ( tx_120  || reg_16  || rst_16  || core_11 ) begin\n        rx_1 <= rst_4;\n        fsm_17 <= rst_18;\n    end\n        if ( tx_18 ) begin\n            sig_14 <= data_6;\n            hw_3 = data_4;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_19) ( !tx_6 ) |-> core_14 == rx_2 && fsm_2 == cfg_2 ;endproperty \n property name; @(negedge ref_clk_19) ( !tx_6 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) |-> rx_1 == rst_4 && fsm_17 == rst_18 ;endproperty \n property name; @(negedge ref_clk_19) ( !tx_6 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) &&  (  tx_18 ) |-> sig_14 == data_6 && hw_3 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_19"
    },
    {
        "Code": "if (  data_6  && err_16  != reg_13 ) begin \n    data_120 = err_3;\n    clk_16 <= chip_17;\n    core_2 = hw_15;\n    if ( sig_2 ) begin\n        rst_15 = clk_16;\n        hw_38 <= clk_8;\n        fsm_5 = rx_7;\n    end\n        if ( tx_13  != reg_16  || tx_9 ) begin\n            err_19 <= chip_19;\n            hw_2 = cfg_18;\n            hw_79 <= sig_20;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_5) (  data_6  && err_16  != reg_13 ) |-> data_120 == err_3 && clk_16 == chip_17 && core_2 == hw_15 ;endproperty \n property name; @(posedge sys_clk_5) (  data_6  && err_16  != reg_13 ) &&  (  sig_2 ) |-> rst_15 == clk_16 && hw_38 == clk_8 && fsm_5 == rx_7 ;endproperty \n property name; @(posedge sys_clk_5) (  data_6  && err_16  != reg_13 ) &&  (  sig_2 ) &&  (  tx_13  != reg_16  || tx_9 ) |-> err_19 == chip_19 && hw_2 == cfg_18 && hw_79 == sig_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "if (  rx_7 ) begin \n    auth_13 <= reg_1;\n    if ( auth_1  && tx_16  && rst_10  && err_17 ) begin\n        rst_20 = clk_2;\n    end\n        if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n            data_13 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_9) (  rx_7 ) |-> auth_13 == reg_1 ;endproperty \n property name; @(negedge clock_source_9) (  rx_7 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) |-> rst_20 == clk_2 ;endproperty \n property name; @(negedge clock_source_9) (  rx_7 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> data_13 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "if (  cfg_7  != hw_14 ) begin \n    tx_27 = data_3;\n    rx_13 = chip_19;\n    hw_12 = err_1;\n    if ( fsm_20  && auth_18  || chip_5 ) begin\n        data_1 = tx_20;\n        sig_63 <= data_11;\n        chip_10 = err_4;\n    end\n        if ( err_8  && rx_14  || auth_15  && chip_19 ) begin\n            clk_16 = reg_11;\n            chip_17 <= sig_16;\n            cfg_52 = tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_16) (  cfg_7  != hw_14 ) |-> tx_27 == data_3 && rx_13 == chip_19 && hw_12 == err_1 ;endproperty \n property name; @(posedge clk_gen_16) (  cfg_7  != hw_14 ) &&  (  fsm_20  && auth_18  || chip_5 ) |-> data_1 == tx_20 && sig_63 == data_11 && chip_10 == err_4 ;endproperty \n property name; @(posedge clk_gen_16) (  cfg_7  != hw_14 ) &&  (  fsm_20  && auth_18  || chip_5 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) |-> clk_16 == reg_11 && chip_17 == sig_16 && cfg_52 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "if (  rx_14 ) begin \n    cfg_3 = cfg_9;\n    if ( err_12 ) begin\n        rst_4 <= sig_5;\n    end\n        if ( fsm_5  != cfg_14  || rx_16  || clk_7 ) begin\n            clk_62 = cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_13) (  rx_14 ) |-> cfg_3 == cfg_9 ;endproperty \n property name; @(negedge clk_gen_13) (  rx_14 ) &&  (  err_12 ) |-> rst_4 == sig_5 ;endproperty \n property name; @(negedge clk_gen_13) (  rx_14 ) &&  (  err_12 ) &&  (  fsm_5  != cfg_14  || rx_16  || clk_7 ) |-> clk_62 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "if (  rst_18 ) begin \n    tx_114 <= clk_14;\n    if ( chip_12  != cfg_12  && tx_14  || fsm_19 ) begin\n        data_155 <= rst_6;\n    end\n        if ( reg_16  && fsm_9  && data_3 ) begin\n            clk_7 <= data_17;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_11) (  rst_18 ) |-> tx_114 == clk_14 ;endproperty \n property name; @(posedge main_clk_11) (  rst_18 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) |-> data_155 == rst_6 ;endproperty \n property name; @(posedge main_clk_11) (  rst_18 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> clk_7 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_11"
    },
    {
        "Code": "if (  auth_18  && sig_7  && hw_9 ) begin \n    data_16 <= clk_8;\n    if ( rst_7  != data_18  || cfg_19 ) begin\n        clk_7 <= clk_3;\n    end\n        if ( tx_7  || rst_15  && reg_8  && reg_15 ) begin\n            cfg_2 = reg_5;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_19) (  auth_18  && sig_7  && hw_9 ) |-> data_16 == clk_8 ;endproperty \n property name; @(posedge cpu_clock_19) (  auth_18  && sig_7  && hw_9 ) &&  (  rst_7  != data_18  || cfg_19 ) |-> clk_7 == clk_3 ;endproperty \n property name; @(posedge cpu_clock_19) (  auth_18  && sig_7  && hw_9 ) &&  (  rst_7  != data_18  || cfg_19 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) |-> cfg_2 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_19"
    },
    {
        "Code": "if (  chip_13  || err_20  != auth_4  || clk_13 ) begin \n    clk_20 <= fsm_12;\n    if ( sig_3  != data_13  && rx_20  && rx_4 ) begin\n        hw_79 <= core_14;\n    end\n        if ( err_208  != data_7 ) begin\n            fsm_17 = fsm_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_12) (  chip_13  || err_20  != auth_4  || clk_13 ) |-> clk_20 == fsm_12 ;endproperty \n property name; @(negedge clk_in_12) (  chip_13  || err_20  != auth_4  || clk_13 ) &&  (  sig_3  != data_13  && rx_20  && rx_4 ) |-> hw_79 == core_14 ;endproperty \n property name; @(negedge clk_in_12) (  chip_13  || err_20  != auth_4  || clk_13 ) &&  (  sig_3  != data_13  && rx_20  && rx_4 ) &&  (  err_208  != data_7 ) |-> fsm_17 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_12"
    },
    {
        "Code": "if (  tx_17  && chip_14  || rst_7  || fsm_8 ) begin \n    hw_12 <= core_7;\n    if ( reg_9  != tx_2  && sig_19 ) begin\n        sig_17 = hw_2;\n    end\n        if ( fsm_4  && data_10  || err_1  && rx_11 ) begin\n            fsm_17 <= err_5;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_16) (  tx_17  && chip_14  || rst_7  || fsm_8 ) |-> hw_12 == core_7 ;endproperty \n property name; @(posedge clock_div_16) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> sig_17 == hw_2 ;endproperty \n property name; @(posedge clock_div_16) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  reg_9  != tx_2  && sig_19 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) |-> fsm_17 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "if (  rx_19 ) begin \n    auth_14 = sig_20;\n    rst_52 = rst_4;\n    auth_9 <= clk_7;\n    if ( hw_18  && core_18  || tx_6 ) begin\n        rst_18 <= rst_5;\n        core_147 <= reg_12;\n        rx_16 <= sig_19;\n    end\n        if ( data_2  != data_9  || fsm_19  && tx_10 ) begin\n            clk_17 <= reg_6;\n            hw_196 = data_14;\n            tx_1010 <= clk_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_19) (  rx_19 ) |-> auth_14 == sig_20 && rst_52 == rst_4 && auth_9 == clk_7 ;endproperty \n property name; @(posedge clock_div_19) (  rx_19 ) &&  (  hw_18  && core_18  || tx_6 ) |-> rst_18 == rst_5 && core_147 == reg_12 && rx_16 == sig_19 ;endproperty \n property name; @(posedge clock_div_19) (  rx_19 ) &&  (  hw_18  && core_18  || tx_6 ) &&  (  data_2  != data_9  || fsm_19  && tx_10 ) |-> clk_17 == reg_6 && hw_196 == data_14 && tx_1010 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_19"
    },
    {
        "Code": "if (  cfg_8  || rst_2 ) begin \n    cfg_52 <= clk_14;\n    hw_15 = core_2;\n    if ( rst_1  && hw_10  && rx_7 ) begin\n        err_195 <= reg_9;\n        core_18 <= rst_14;\n    end\n        if ( reg_7  != err_13 ) begin\n            fsm_18 <= sig_6;\n            rx_5 <= tx_2;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_7) (  cfg_8  || rst_2 ) |-> cfg_52 == clk_14 && hw_15 == core_2 ;endproperty \n property name; @(negedge bus_clock_7) (  cfg_8  || rst_2 ) &&  (  rst_1  && hw_10  && rx_7 ) |-> err_195 == reg_9 && core_18 == rst_14 ;endproperty \n property name; @(negedge bus_clock_7) (  cfg_8  || rst_2 ) &&  (  rst_1  && hw_10  && rx_7 ) &&  (  reg_7  != err_13 ) |-> fsm_18 == sig_6 && rx_5 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "if (  err_15 ) begin \n    core_6 = data_8;\n    auth_4 <= cfg_2;\n    reg_20 = rst_16;\n    if ( chip_17  != core_9  || sig_12  || core_17 ) begin\n        cfg_13 = rx_13;\n        reg_9 = auth_2;\n        fsm_11 <= fsm_16;\n    end\n        if ( chip_12 ) begin\n            hw_15 = hw_14;\n            tx_115 <= data_9;\n            hw_20 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_13) (  err_15 ) |-> core_6 == data_8 && auth_4 == cfg_2 && reg_20 == rst_16 ;endproperty \n property name; @(negedge ref_clk_13) (  err_15 ) &&  (  chip_17  != core_9  || sig_12  || core_17 ) |-> cfg_13 == rx_13 && reg_9 == auth_2 && fsm_11 == fsm_16 ;endproperty \n property name; @(negedge ref_clk_13) (  err_15 ) &&  (  chip_17  != core_9  || sig_12  || core_17 ) &&  (  chip_12 ) |-> hw_15 == hw_14 && tx_115 == data_9 && hw_20 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_13"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    reg_9 <= chip_17;\n    if ( data_11  && tx_17  != clk_19 ) begin\n        core_112 <= core_1;\n    end\n        if ( rx_12  != clk_3  && chip_4  || sig_1 ) begin\n            clk_11 <= rx_17;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_12) (  !tx_1 ) |-> reg_9 == chip_17 ;endproperty \n property name; @(negedge async_clk_12) (  !tx_1 ) &&  (  data_11  && tx_17  != clk_19 ) |-> core_112 == core_1 ;endproperty \n property name; @(negedge async_clk_12) (  !tx_1 ) &&  (  data_11  && tx_17  != clk_19 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) |-> clk_11 == rx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "if (  rx_13  != rst_9 ) begin \n    data_15 <= core_10;\n    clk_9 = fsm_11;\n    core_17 = data_18;\n    if ( data_118 ) begin\n        auth_117 <= clk_14;\n        err_11 = chip_10;\n        data_19 = tx_11;\n    end\n        if ( auth_13  || clk_6  && data_8  && sig_12 ) begin\n            hw_13 = rx_19;\n            auth_6 = clk_3;\n            reg_11 <= data_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_14) (  rx_13  != rst_9 ) |-> data_15 == core_10 && clk_9 == fsm_11 && core_17 == data_18 ;endproperty \n property name; @(posedge clk_in_14) (  rx_13  != rst_9 ) &&  (  data_118 ) |-> auth_117 == clk_14 && err_11 == chip_10 && data_19 == tx_11 ;endproperty \n property name; @(posedge clk_in_14) (  rx_13  != rst_9 ) &&  (  data_118 ) &&  (  auth_13  || clk_6  && data_8  && sig_12 ) |-> hw_13 == rx_19 && auth_6 == clk_3 && reg_11 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_14"
    },
    {
        "Code": "if (  core_8  || fsm_8  && rst_7 ) begin \n    hw_11 = reg_16;\n    if ( core_16  != cfg_7  || hw_15  || err_11 ) begin\n        rst_19 = rst_10;\n    end\n        if ( clk_10 ) begin\n            fsm_10 <= rst_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_7) (  core_8  || fsm_8  && rst_7 ) |-> hw_11 == reg_16 ;endproperty \n property name; @(posedge clk_gen_7) (  core_8  || fsm_8  && rst_7 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) |-> rst_19 == rst_10 ;endproperty \n property name; @(posedge clk_gen_7) (  core_8  || fsm_8  && rst_7 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) &&  (  clk_10 ) |-> fsm_10 == rst_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_7"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_3 ) begin \n    reg_115 = chip_12;\n    chip_17 = reg_9;\n    reg_11 <= err_7;\n    if ( err_2  != sig_11  && sig_9 ) begin\n        rst_16 <= fsm_17;\n        reg_58 = hw_2;\n        fsm_100 <= reg_12;\n    end\n        if ( clk_8  && rst_16  && clk_12 ) begin\n            chip_9 <= err_11;\n            rx_125 <= sig_11;\n            rx_114 <= reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_3) (  hw_8  || reg_8  && chip_3 ) |-> reg_115 == chip_12 && chip_17 == reg_9 && reg_11 == err_7 ;endproperty \n property name; @(posedge clk_reset_3) (  hw_8  || reg_8  && chip_3 ) &&  (  err_2  != sig_11  && sig_9 ) |-> rst_16 == fsm_17 && reg_58 == hw_2 && fsm_100 == reg_12 ;endproperty \n property name; @(posedge clk_reset_3) (  hw_8  || reg_8  && chip_3 ) &&  (  err_2  != sig_11  && sig_9 ) &&  (  clk_8  && rst_16  && clk_12 ) |-> chip_9 == err_11 && rx_125 == sig_11 && rx_114 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "if (  rst_16 ) begin \n    data_6 = clk_2;\n    clk_15 = clk_2;\n    sig_14 <= chip_7;\n    if ( tx_15  != hw_17  || auth_120  && hw_14 ) begin\n        reg_11 = data_15;\n        reg_18 <= reg_7;\n        hw_38 = rx_12;\n    end\n        if ( reg_20  && fsm_4 ) begin\n            sig_11 = sig_8;\n            tx_8 = cfg_6;\n            data_4 <= err_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_19) (  rst_16 ) |-> data_6 == clk_2 && clk_15 == clk_2 && sig_14 == chip_7 ;endproperty \n property name; @(posedge clk_gen_19) (  rst_16 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) |-> reg_11 == data_15 && reg_18 == reg_7 && hw_38 == rx_12 ;endproperty \n property name; @(posedge clk_gen_19) (  rst_16 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) &&  (  reg_20  && fsm_4 ) |-> sig_11 == sig_8 && tx_8 == cfg_6 && data_4 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_19"
    },
    {
        "Code": "if (  err_4  != fsm_19  && rst_8  && err_5 ) begin \n    rst_9 = rx_17;\n    if ( rst_7  != data_18  || cfg_19 ) begin\n        tx_11 = tx_12;\n    end\n        if ( rst_6  || chip_14  || hw_8  && clk_9 ) begin\n            rst_16 = rst_15;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_11) (  err_4  != fsm_19  && rst_8  && err_5 ) |-> rst_9 == rx_17 ;endproperty \n property name; @(posedge fast_clk_11) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  rst_7  != data_18  || cfg_19 ) |-> tx_11 == tx_12 ;endproperty \n property name; @(posedge fast_clk_11) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  rst_7  != data_18  || cfg_19 ) &&  (  rst_6  || chip_14  || hw_8  && clk_9 ) |-> rst_16 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "if (  !core_18 ) begin \n    core_5 <= data_2;\n    chip_17 = sig_14;\n    sig_2 <= cfg_6;\n    if ( tx_116 ) begin\n        cfg_15 <= cfg_7;\n        data_185 <= clk_16;\n        chip_15 = tx_9;\n    end\n        if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n            tx_115 = core_2;\n            reg_118 = data_18;\n            reg_20 = hw_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_5) (  !core_18 ) |-> core_5 == data_2 && chip_17 == sig_14 && sig_2 == cfg_6 ;endproperty \n property name; @(posedge clk_out_5) (  !core_18 ) &&  (  tx_116 ) |-> cfg_15 == cfg_7 && data_185 == clk_16 && chip_15 == tx_9 ;endproperty \n property name; @(posedge clk_out_5) (  !core_18 ) &&  (  tx_116 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> tx_115 == core_2 && reg_118 == data_18 && reg_20 == hw_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "if (  data_34 ) begin \n    sig_15 = data_11;\n    if ( rx_7  && hw_6  && auth_17  && sig_6 ) begin\n        fsm_100 <= auth_12;\n    end\n        if ( sig_1212 ) begin\n            core_8 = cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_7) (  data_34 ) |-> sig_15 == data_11 ;endproperty \n property name; @(posedge clk_in_7) (  data_34 ) &&  (  rx_7  && hw_6  && auth_17  && sig_6 ) |-> fsm_100 == auth_12 ;endproperty \n property name; @(posedge clk_in_7) (  data_34 ) &&  (  rx_7  && hw_6  && auth_17  && sig_6 ) &&  (  sig_1212 ) |-> core_8 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "if (  cfg_9  != rx_13  && chip_7 ) begin \n    reg_58 = auth_9;\n    if ( hw_20  != auth_5  && sig_16 ) begin\n        rx_20 <= hw_7;\n    end\n        if ( fsm_18  != cfg_12  && rst_14 ) begin\n            core_75 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_15) (  cfg_9  != rx_13  && chip_7 ) |-> reg_58 == auth_9 ;endproperty \n property name; @(posedge clock_div_15) (  cfg_9  != rx_13  && chip_7 ) &&  (  hw_20  != auth_5  && sig_16 ) |-> rx_20 == hw_7 ;endproperty \n property name; @(posedge clock_div_15) (  cfg_9  != rx_13  && chip_7 ) &&  (  hw_20  != auth_5  && sig_16 ) &&  (  fsm_18  != cfg_12  && rst_14 ) |-> core_75 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_15"
    },
    {
        "Code": "if (  fsm_10  != reg_4  && rst_12 ) begin \n    rst_52 <= sig_6;\n    if ( chip_9  != auth_3 ) begin\n        err_12 = fsm_5;\n    end\n        if ( sig_17  != fsm_1  && core_113  != auth_10 ) begin\n            chip_6 <= hw_8;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_3) (  fsm_10  != reg_4  && rst_12 ) |-> rst_52 == sig_6 ;endproperty \n property name; @(negedge core_clock_3) (  fsm_10  != reg_4  && rst_12 ) &&  (  chip_9  != auth_3 ) |-> err_12 == fsm_5 ;endproperty \n property name; @(negedge core_clock_3) (  fsm_10  != reg_4  && rst_12 ) &&  (  chip_9  != auth_3 ) &&  (  sig_17  != fsm_1  && core_113  != auth_10 ) |-> chip_6 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "if (  auth_8  && rst_16  != err_1  || data_19 ) begin \n    chip_20 = rst_7;\n    sig_14 <= rst_1;\n    err_79 <= tx_7;\n    if ( hw_10 ) begin\n        data_3 <= tx_9;\n        reg_8 = auth_12;\n        auth_114 <= rx_20;\n    end\n        if ( fsm_20  != tx_5  || auth_11 ) begin\n            tx_7 <= fsm_16;\n            sig_116 = cfg_18;\n            data_1 = clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_2) (  auth_8  && rst_16  != err_1  || data_19 ) |-> chip_20 == rst_7 && sig_14 == rst_1 && err_79 == tx_7 ;endproperty \n property name; @(negedge clk_gen_2) (  auth_8  && rst_16  != err_1  || data_19 ) &&  (  hw_10 ) |-> data_3 == tx_9 && reg_8 == auth_12 && auth_114 == rx_20 ;endproperty \n property name; @(negedge clk_gen_2) (  auth_8  && rst_16  != err_1  || data_19 ) &&  (  hw_10 ) &&  (  fsm_20  != tx_5  || auth_11 ) |-> tx_7 == fsm_16 && sig_116 == cfg_18 && data_1 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "if (  fsm_13  || cfg_7  || err_6 ) begin \n    cfg_1 = err_2;\n    if ( chip_11  && cfg_5 ) begin\n        fsm_11 = rst_12;\n    end\n        if ( sig_9  != chip_4  || rx_5  != chip_5 ) begin\n            reg_8 = err_8;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_7) (  fsm_13  || cfg_7  || err_6 ) |-> cfg_1 == err_2 ;endproperty \n property name; @(negedge pll_clk_7) (  fsm_13  || cfg_7  || err_6 ) &&  (  chip_11  && cfg_5 ) |-> fsm_11 == rst_12 ;endproperty \n property name; @(negedge pll_clk_7) (  fsm_13  || cfg_7  || err_6 ) &&  (  chip_11  && cfg_5 ) &&  (  sig_9  != chip_4  || rx_5  != chip_5 ) |-> reg_8 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "if (  rx_16  != cfg_18  || auth_1 ) begin \n    rst_12 = rx_19;\n    tx_15 <= data_18;\n    clk_16 = chip_3;\n    if ( fsm_20  || tx_9 ) begin\n        fsm_1 <= data_16;\n        reg_8 <= clk_17;\n        rx_17 = hw_60;\n    end\n        if ( tx_15  || tx_10 ) begin\n            data_6 <= cfg_7;\n            sig_3 <= tx_3;\n            cfg_4 = rx_17;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_2) (  rx_16  != cfg_18  || auth_1 ) |-> rst_12 == rx_19 && tx_15 == data_18 && clk_16 == chip_3 ;endproperty \n property name; @(negedge main_clk_2) (  rx_16  != cfg_18  || auth_1 ) &&  (  fsm_20  || tx_9 ) |-> fsm_1 == data_16 && reg_8 == clk_17 && rx_17 == hw_60 ;endproperty \n property name; @(negedge main_clk_2) (  rx_16  != cfg_18  || auth_1 ) &&  (  fsm_20  || tx_9 ) &&  (  tx_15  || tx_10 ) |-> data_6 == cfg_7 && sig_3 == tx_3 && cfg_4 == rx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_2"
    },
    {
        "Code": "if (  reg_10 ) begin \n    auth_8 = rst_11;\n    if ( data_11  || reg_2 ) begin\n        sig_18 <= auth_2;\n    end\n        if ( rx_7  != cfg_17  || err_20  || sig_13 ) begin\n            data_2 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_7) (  reg_10 ) |-> auth_8 == rst_11 ;endproperty \n property name; @(posedge clock_div_7) (  reg_10 ) &&  (  data_11  || reg_2 ) |-> sig_18 == auth_2 ;endproperty \n property name; @(posedge clock_div_7) (  reg_10 ) &&  (  data_11  || reg_2 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) |-> data_2 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "if (  cfg_3  || rst_7  || rst_17  != auth_5 ) begin \n    fsm_5 = fsm_17;\n    tx_27 <= clk_14;\n    if ( rx_7  && cfg_17 ) begin\n        reg_10 = fsm_20;\n        data_9 = err_20;\n    end\n        if ( rst_10  != chip_19  && rx_7  && rx_1 ) begin\n            tx_14 <= sig_14;\n            rst_7 <= hw_8;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  cfg_3  || rst_7  || rst_17  != auth_5 ) |-> fsm_5 == fsm_17 && tx_27 == clk_14 ;endproperty \n property name; @(posedge async_clk_10) (  cfg_3  || rst_7  || rst_17  != auth_5 ) &&  (  rx_7  && cfg_17 ) |-> reg_10 == fsm_20 && data_9 == err_20 ;endproperty \n property name; @(posedge async_clk_10) (  cfg_3  || rst_7  || rst_17  != auth_5 ) &&  (  rx_7  && cfg_17 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) |-> tx_14 == sig_14 && rst_7 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  rx_8  != rx_19 ) begin \n    rx_7 = hw_3;\n    if ( clk_1  || err_1  || chip_6 ) begin\n        chip_5 <= reg_5;\n    end\n        if ( fsm_18  != reg_11 ) begin\n            reg_18 <= auth_20;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_19) (  rx_8  != rx_19 ) |-> rx_7 == hw_3 ;endproperty \n property name; @(posedge main_clk_19) (  rx_8  != rx_19 ) &&  (  clk_1  || err_1  || chip_6 ) |-> chip_5 == reg_5 ;endproperty \n property name; @(posedge main_clk_19) (  rx_8  != rx_19 ) &&  (  clk_1  || err_1  || chip_6 ) &&  (  fsm_18  != reg_11 ) |-> reg_18 == auth_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_19"
    },
    {
        "Code": "if (  auth_13  != core_1  && err_12 ) begin \n    fsm_20 <= chip_3;\n    fsm_15 <= fsm_6;\n    if ( cfg_7  != rst_3 ) begin\n        tx_11 <= auth_10;\n        data_185 = rx_13;\n    end\n        if ( cfg_17 ) begin\n            err_79 = clk_13;\n            core_16 <= err_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_1) (  auth_13  != core_1  && err_12 ) |-> fsm_20 == chip_3 && fsm_15 == fsm_6 ;endproperty \n property name; @(posedge clk_out_1) (  auth_13  != core_1  && err_12 ) &&  (  cfg_7  != rst_3 ) |-> tx_11 == auth_10 && data_185 == rx_13 ;endproperty \n property name; @(posedge clk_out_1) (  auth_13  != core_1  && err_12 ) &&  (  cfg_7  != rst_3 ) &&  (  cfg_17 ) |-> err_79 == clk_13 && core_16 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "if (  chip_5  != core_4  && chip_18 ) begin \n    core_9 <= core_11;\n    auth_13 <= err_9;\n    if ( sig_20  != auth_16 ) begin\n        rst_3 = cfg_15;\n        fsm_26 = reg_5;\n    end\n        if ( reg_16 ) begin\n            cfg_18 <= chip_7;\n            err_79 = tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_16) (  chip_5  != core_4  && chip_18 ) |-> core_9 == core_11 && auth_13 == err_9 ;endproperty \n property name; @(posedge clock_ctrl_16) (  chip_5  != core_4  && chip_18 ) &&  (  sig_20  != auth_16 ) |-> rst_3 == cfg_15 && fsm_26 == reg_5 ;endproperty \n property name; @(posedge clock_ctrl_16) (  chip_5  != core_4  && chip_18 ) &&  (  sig_20  != auth_16 ) &&  (  reg_16 ) |-> cfg_18 == chip_7 && err_79 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "if (  core_5  || sig_3 ) begin \n    fsm_26 <= sig_6;\n    if ( clk_6  || data_11 ) begin\n        chip_110 <= rx_18;\n    end\n        if ( sig_14 ) begin\n            core_4 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_19) (  core_5  || sig_3 ) |-> fsm_26 == sig_6 ;endproperty \n property name; @(posedge clock_ctrl_19) (  core_5  || sig_3 ) &&  (  clk_6  || data_11 ) |-> chip_110 == rx_18 ;endproperty \n property name; @(posedge clock_ctrl_19) (  core_5  || sig_3 ) &&  (  clk_6  || data_11 ) &&  (  sig_14 ) |-> core_4 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "if (  hw_10  && sig_16  || cfg_7 ) begin \n    sig_10 = reg_14;\n    if ( hw_13  || data_113  && core_9 ) begin\n        rst_1 <= auth_20;\n    end\n        if ( err_9  || hw_2 ) begin\n            rst_10 = rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_4) (  hw_10  && sig_16  || cfg_7 ) |-> sig_10 == reg_14 ;endproperty \n property name; @(negedge clk_in_4) (  hw_10  && sig_16  || cfg_7 ) &&  (  hw_13  || data_113  && core_9 ) |-> rst_1 == auth_20 ;endproperty \n property name; @(negedge clk_in_4) (  hw_10  && sig_16  || cfg_7 ) &&  (  hw_13  || data_113  && core_9 ) &&  (  err_9  || hw_2 ) |-> rst_10 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "if (  cfg_11  != clk_11  || sig_1  != err_3 ) begin \n    core_20 = reg_5;\n    rst_12 = fsm_26;\n    fsm_115 <= sig_2;\n    if ( rst_17  || tx_17  && chip_2 ) begin\n        rst_5 = rx_13;\n        rst_138 <= data_16;\n        rx_16 = err_2;\n    end\n        if ( fsm_10  || clk_2 ) begin\n            data_19 <= hw_8;\n            chip_12 <= auth_16;\n            chip_14 = reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_12) (  cfg_11  != clk_11  || sig_1  != err_3 ) |-> core_20 == reg_5 && rst_12 == fsm_26 && fsm_115 == sig_2 ;endproperty \n property name; @(negedge clk_gen_12) (  cfg_11  != clk_11  || sig_1  != err_3 ) &&  (  rst_17  || tx_17  && chip_2 ) |-> rst_5 == rx_13 && rst_138 == data_16 && rx_16 == err_2 ;endproperty \n property name; @(negedge clk_gen_12) (  cfg_11  != clk_11  || sig_1  != err_3 ) &&  (  rst_17  || tx_17  && chip_2 ) &&  (  fsm_10  || clk_2 ) |-> data_19 == hw_8 && chip_12 == auth_16 && chip_14 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "if (  auth_7  && chip_17  && fsm_12 ) begin \n    chip_5 = auth_16;\n    data_19 = err_17;\n    chip_11 = tx_10;\n    if ( core_12  || rx_7  != chip_16  && rx_3 ) begin\n        data_10 <= rx_1;\n        rst_138 = cfg_16;\n        rst_10 <= auth_8;\n    end\n        if ( rst_4 ) begin\n            rx_7 <= chip_15;\n            chip_8 <= chip_18;\n            reg_1 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_7) (  auth_7  && chip_17  && fsm_12 ) |-> chip_5 == auth_16 && data_19 == err_17 && chip_11 == tx_10 ;endproperty \n property name; @(negedge sys_clk_7) (  auth_7  && chip_17  && fsm_12 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) |-> data_10 == rx_1 && rst_138 == cfg_16 && rst_10 == auth_8 ;endproperty \n property name; @(negedge sys_clk_7) (  auth_7  && chip_17  && fsm_12 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) &&  (  rst_4 ) |-> rx_7 == chip_15 && chip_8 == chip_18 && reg_1 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "if (  auth_8  || chip_2  != cfg_4 ) begin \n    sig_6 = rx_18;\n    if ( auth_6 ) begin\n        tx_18 <= auth_5;\n    end\n        if ( rst_7  || sig_10  && reg_5 ) begin\n            rst_116 <= tx_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_18) (  auth_8  || chip_2  != cfg_4 ) |-> sig_6 == rx_18 ;endproperty \n property name; @(negedge clk_reset_18) (  auth_8  || chip_2  != cfg_4 ) &&  (  auth_6 ) |-> tx_18 == auth_5 ;endproperty \n property name; @(negedge clk_reset_18) (  auth_8  || chip_2  != cfg_4 ) &&  (  auth_6 ) &&  (  rst_7  || sig_10  && reg_5 ) |-> rst_116 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "if (  chip_4  && cfg_14  && fsm_18  != chip_20 ) begin \n    cfg_16 <= chip_1;\n    data_116 = clk_10;\n    if ( chip_1 ) begin\n        rx_20 = rx_15;\n        rst_138 = tx_4;\n    end\n        if ( data_10 ) begin\n            data_178 = auth_120;\n            chip_9 <= fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_6) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) |-> cfg_16 == chip_1 && data_116 == clk_10 ;endproperty \n property name; @(negedge clk_gen_6) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  chip_1 ) |-> rx_20 == rx_15 && rst_138 == tx_4 ;endproperty \n property name; @(negedge clk_gen_6) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  chip_1 ) &&  (  data_10 ) |-> data_178 == auth_120 && chip_9 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "if (  auth_7  && core_18  && auth_14 ) begin \n    hw_5 = chip_6;\n    cfg_2 = rx_16;\n    if ( err_13 ) begin\n        rst_1 <= cfg_13;\n        cfg_7 <= chip_19;\n    end\n        if ( data_7  || core_6 ) begin\n            core_112 = data_8;\n            hw_19 <= rst_174;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_17) (  auth_7  && core_18  && auth_14 ) |-> hw_5 == chip_6 && cfg_2 == rx_16 ;endproperty \n property name; @(posedge sys_clk_17) (  auth_7  && core_18  && auth_14 ) &&  (  err_13 ) |-> rst_1 == cfg_13 && cfg_7 == chip_19 ;endproperty \n property name; @(posedge sys_clk_17) (  auth_7  && core_18  && auth_14 ) &&  (  err_13 ) &&  (  data_7  || core_6 ) |-> core_112 == data_8 && hw_19 == rst_174 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_17"
    },
    {
        "Code": "if (  sig_8  || err_7  && chip_18  != rx_14 ) begin \n    reg_118 = cfg_18;\n    rst_1 <= sig_11;\n    auth_114 = data_11;\n    if ( rst_3  != core_13  || tx_5 ) begin\n        data_4 = clk_20;\n        err_60 <= hw_7;\n        core_8 = chip_10;\n    end\n        if ( reg_13  || cfg_17 ) begin\n            chip_110 <= core_7;\n            auth_120 <= sig_2;\n            tx_2 = chip_13;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_13) (  sig_8  || err_7  && chip_18  != rx_14 ) |-> reg_118 == cfg_18 && rst_1 == sig_11 && auth_114 == data_11 ;endproperty \n property name; @(posedge core_clock_13) (  sig_8  || err_7  && chip_18  != rx_14 ) &&  (  rst_3  != core_13  || tx_5 ) |-> data_4 == clk_20 && err_60 == hw_7 && core_8 == chip_10 ;endproperty \n property name; @(posedge core_clock_13) (  sig_8  || err_7  && chip_18  != rx_14 ) &&  (  rst_3  != core_13  || tx_5 ) &&  (  reg_13  || cfg_17 ) |-> chip_110 == core_7 && auth_120 == sig_2 && tx_2 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "if (  data_145  && reg_142  != sig_2  && err_146 ) begin \n    core_5 = chip_20;\n    tx_11 <= fsm_7;\n    if ( data_11  && tx_17  != clk_19 ) begin\n        chip_13 <= tx_6;\n        fsm_8 <= tx_16;\n    end\n        if ( rx_19  || cfg_2 ) begin\n            core_75 = err_4;\n            cfg_11 = rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_10) (  data_145  && reg_142  != sig_2  && err_146 ) |-> core_5 == chip_20 && tx_11 == fsm_7 ;endproperty \n property name; @(posedge sys_clk_10) (  data_145  && reg_142  != sig_2  && err_146 ) &&  (  data_11  && tx_17  != clk_19 ) |-> chip_13 == tx_6 && fsm_8 == tx_16 ;endproperty \n property name; @(posedge sys_clk_10) (  data_145  && reg_142  != sig_2  && err_146 ) &&  (  data_11  && tx_17  != clk_19 ) &&  (  rx_19  || cfg_2 ) |-> core_75 == err_4 && cfg_11 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_10"
    },
    {
        "Code": "if (  hw_8  || rst_12  != rst_2  || data_11 ) begin \n    data_18 = rx_7;\n    cfg_116 <= hw_5;\n    clk_11 <= clk_19;\n    if ( clk_11  && core_5  && sig_9 ) begin\n        fsm_100 = auth_18;\n        tx_18 = core_13;\n        clk_1 <= rst_19;\n    end\n        if ( sig_15 ) begin\n            fsm_15 = data_135;\n            chip_11 = core_7;\n            data_120 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_18) (  hw_8  || rst_12  != rst_2  || data_11 ) |-> data_18 == rx_7 && cfg_116 == hw_5 && clk_11 == clk_19 ;endproperty \n property name; @(posedge async_clk_18) (  hw_8  || rst_12  != rst_2  || data_11 ) &&  (  clk_11  && core_5  && sig_9 ) |-> fsm_100 == auth_18 && tx_18 == core_13 && clk_1 == rst_19 ;endproperty \n property name; @(posedge async_clk_18) (  hw_8  || rst_12  != rst_2  || data_11 ) &&  (  clk_11  && core_5  && sig_9 ) &&  (  sig_15 ) |-> fsm_15 == data_135 && chip_11 == core_7 && data_120 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "if (  cfg_3 ) begin \n    clk_120 <= clk_14;\n    if ( chip_74  != core_70 ) begin\n        auth_20 <= hw_10;\n    end\n        if ( fsm_4  && data_10  || err_1  && rx_11 ) begin\n            fsm_1 <= reg_7;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_4) (  cfg_3 ) |-> clk_120 == clk_14 ;endproperty \n property name; @(negedge fast_clk_4) (  cfg_3 ) &&  (  chip_74  != core_70 ) |-> auth_20 == hw_10 ;endproperty \n property name; @(negedge fast_clk_4) (  cfg_3 ) &&  (  chip_74  != core_70 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) |-> fsm_1 == reg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_4"
    },
    {
        "Code": "if (  core_2  && fsm_3 ) begin \n    chip_17 = hw_59;\n    if ( clk_20  && rst_6  && rst_3 ) begin\n        rx_8 <= err_4;\n    end\n        if ( rx_17 ) begin\n            rx_16 <= hw_14;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_6) (  core_2  && fsm_3 ) |-> chip_17 == hw_59 ;endproperty \n property name; @(posedge pll_clk_6) (  core_2  && fsm_3 ) &&  (  clk_20  && rst_6  && rst_3 ) |-> rx_8 == err_4 ;endproperty \n property name; @(posedge pll_clk_6) (  core_2  && fsm_3 ) &&  (  clk_20  && rst_6  && rst_3 ) &&  (  rx_17 ) |-> rx_16 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "if (  fsm_12 ) begin \n    chip_16 = fsm_6;\n    rx_1 = auth_3;\n    if ( tx_122  && reg_9 ) begin\n        sig_8 <= tx_14;\n        tx_16 <= data_4;\n    end\n        if ( clk_3  && err_19  && auth_13 ) begin\n            tx_19 <= sig_12;\n            hw_4 <= fsm_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_1) (  fsm_12 ) |-> chip_16 == fsm_6 && rx_1 == auth_3 ;endproperty \n property name; @(posedge clk_gen_1) (  fsm_12 ) &&  (  tx_122  && reg_9 ) |-> sig_8 == tx_14 && tx_16 == data_4 ;endproperty \n property name; @(posedge clk_gen_1) (  fsm_12 ) &&  (  tx_122  && reg_9 ) &&  (  clk_3  && err_19  && auth_13 ) |-> tx_19 == sig_12 && hw_4 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_1"
    },
    {
        "Code": "if (  rx_18  != data_14  && clk_17 ) begin \n    auth_4 = rx_18;\n    tx_4 = chip_9;\n    if ( data_11  || reg_2 ) begin\n        rst_52 = fsm_8;\n        chip_14 <= rst_16;\n    end\n        if ( clk_7  && tx_11  && fsm_3  && clk_14 ) begin\n            fsm_8 <= clk_12;\n            rx_16 = fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_16) (  rx_18  != data_14  && clk_17 ) |-> auth_4 == rx_18 && tx_4 == chip_9 ;endproperty \n property name; @(negedge bus_clock_16) (  rx_18  != data_14  && clk_17 ) &&  (  data_11  || reg_2 ) |-> rst_52 == fsm_8 && chip_14 == rst_16 ;endproperty \n property name; @(negedge bus_clock_16) (  rx_18  != data_14  && clk_17 ) &&  (  data_11  || reg_2 ) &&  (  clk_7  && tx_11  && fsm_3  && clk_14 ) |-> fsm_8 == clk_12 && rx_16 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_16"
    },
    {
        "Code": "if (  chip_12  != fsm_11  && tx_2  != core_8 ) begin \n    rx_10 <= err_124;\n    rst_6 = rx_14;\n    clk_4 = tx_4;\n    if ( reg_190  && hw_190 ) begin\n        clk_120 = auth_18;\n        core_20 <= data_4;\n        tx_117 <= err_2;\n    end\n        if ( fsm_2  != tx_13 ) begin\n            tx_19 = err_7;\n            auth_9 <= reg_8;\n            hw_10 <= cfg_9;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_13) (  chip_12  != fsm_11  && tx_2  != core_8 ) |-> rx_10 == err_124 && rst_6 == rx_14 && clk_4 == tx_4 ;endproperty \n property name; @(negedge core_clock_13) (  chip_12  != fsm_11  && tx_2  != core_8 ) &&  (  reg_190  && hw_190 ) |-> clk_120 == auth_18 && core_20 == data_4 && tx_117 == err_2 ;endproperty \n property name; @(negedge core_clock_13) (  chip_12  != fsm_11  && tx_2  != core_8 ) &&  (  reg_190  && hw_190 ) &&  (  fsm_2  != tx_13 ) |-> tx_19 == err_7 && auth_9 == reg_8 && hw_10 == cfg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_13"
    },
    {
        "Code": "if (  hw_8  || rst_12  != rst_2  || data_11 ) begin \n    hw_38 = hw_15;\n    tx_5 = reg_8;\n    clk_8 = rst_15;\n    if ( clk_1  || err_1  || chip_18 ) begin\n        clk_13 = core_7;\n        rst_154 <= err_6;\n        fsm_19 <= clk_3;\n    end\n        if ( core_15  || err_10  || fsm_10  || rst_18 ) begin\n            core_8 <= reg_18;\n            cfg_208 = reg_16;\n            data_14 = hw_8;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_6) (  hw_8  || rst_12  != rst_2  || data_11 ) |-> hw_38 == hw_15 && tx_5 == reg_8 && clk_8 == rst_15 ;endproperty \n property name; @(negedge async_clk_6) (  hw_8  || rst_12  != rst_2  || data_11 ) &&  (  clk_1  || err_1  || chip_18 ) |-> clk_13 == core_7 && rst_154 == err_6 && fsm_19 == clk_3 ;endproperty \n property name; @(negedge async_clk_6) (  hw_8  || rst_12  != rst_2  || data_11 ) &&  (  clk_1  || err_1  || chip_18 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) |-> core_8 == reg_18 && cfg_208 == reg_16 && data_14 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "if (  rx_16  != chip_8  && hw_4 ) begin \n    rst_52 = rst_5;\n    if ( rx_5  && auth_3  || cfg_1 ) begin\n        core_16 = chip_17;\n    end\n        if ( hw_1  || fsm_20  || clk_18 ) begin\n            core_10 = cfg_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_16) (  rx_16  != chip_8  && hw_4 ) |-> rst_52 == rst_5 ;endproperty \n property name; @(negedge clk_osc_16) (  rx_16  != chip_8  && hw_4 ) &&  (  rx_5  && auth_3  || cfg_1 ) |-> core_16 == chip_17 ;endproperty \n property name; @(negedge clk_osc_16) (  rx_16  != chip_8  && hw_4 ) &&  (  rx_5  && auth_3  || cfg_1 ) &&  (  hw_1  || fsm_20  || clk_18 ) |-> core_10 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "if (  data_17  || cfg_11 ) begin \n    sig_149 = chip_15;\n    hw_13 = clk_11;\n    if ( rst_7  || sig_10  && reg_5 ) begin\n        reg_8 = reg_20;\n        chip_96 <= data_3;\n    end\n        if ( chip_1313 ) begin\n            err_6 = err_7;\n            err_12 = cfg_16;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_19) (  data_17  || cfg_11 ) |-> sig_149 == chip_15 && hw_13 == clk_11 ;endproperty \n property name; @(negedge main_clk_19) (  data_17  || cfg_11 ) &&  (  rst_7  || sig_10  && reg_5 ) |-> reg_8 == reg_20 && chip_96 == data_3 ;endproperty \n property name; @(negedge main_clk_19) (  data_17  || cfg_11 ) &&  (  rst_7  || sig_10  && reg_5 ) &&  (  chip_1313 ) |-> err_6 == err_7 && err_12 == cfg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "if (  clk_19  && sig_4  || chip_9  != data_16 ) begin \n    data_2 = sig_5;\n    if ( fsm_40  != chip_46  || fsm_20 ) begin\n        data_11 <= reg_12;\n    end\n        if ( fsm_20  && auth_18  || chip_5 ) begin\n            reg_11 <= reg_120;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_13) (  clk_19  && sig_4  || chip_9  != data_16 ) |-> data_2 == sig_5 ;endproperty \n property name; @(posedge main_clk_13) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  fsm_40  != chip_46  || fsm_20 ) |-> data_11 == reg_12 ;endproperty \n property name; @(posedge main_clk_13) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  fsm_40  != chip_46  || fsm_20 ) &&  (  fsm_20  && auth_18  || chip_5 ) |-> reg_11 == reg_120 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_13"
    },
    {
        "Code": "if (  rx_18 ) begin \n    core_75 = hw_1;\n    clk_20 = clk_17;\n    if ( reg_3  && clk_5  && cfg_16  && auth_19 ) begin\n        rx_5 = sig_16;\n        chip_10 <= data_15;\n    end\n        if ( sig_158  && auth_154  || hw_157 ) begin\n            reg_10 <= rx_13;\n            clk_1 = data_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_13) (  rx_18 ) |-> core_75 == hw_1 && clk_20 == clk_17 ;endproperty \n property name; @(posedge clk_gen_13) (  rx_18 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) |-> rx_5 == sig_16 && chip_10 == data_15 ;endproperty \n property name; @(posedge clk_gen_13) (  rx_18 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) &&  (  sig_158  && auth_154  || hw_157 ) |-> reg_10 == rx_13 && clk_1 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_13"
    },
    {
        "Code": "if (  chip_20  || reg_120  || clk_120  != rst_15 ) begin \n    core_1 <= err_18;\n    rx_7 <= sig_8;\n    if ( reg_20  && fsm_4 ) begin\n        sig_19 <= auth_4;\n        sig_12 = cfg_2;\n    end\n        if ( tx_10  && data_18  || core_11 ) begin\n            reg_20 <= fsm_7;\n            cfg_20 = err_124;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_3) (  chip_20  || reg_120  || clk_120  != rst_15 ) |-> core_1 == err_18 && rx_7 == sig_8 ;endproperty \n property name; @(negedge mem_clock_3) (  chip_20  || reg_120  || clk_120  != rst_15 ) &&  (  reg_20  && fsm_4 ) |-> sig_19 == auth_4 && sig_12 == cfg_2 ;endproperty \n property name; @(negedge mem_clock_3) (  chip_20  || reg_120  || clk_120  != rst_15 ) &&  (  reg_20  && fsm_4 ) &&  (  tx_10  && data_18  || core_11 ) |-> reg_20 == fsm_7 && cfg_20 == err_124 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_3"
    },
    {
        "Code": "if (  clk_12  || auth_2  != rx_8  && rst_17 ) begin \n    cfg_9 <= chip_19;\n    tx_2 = reg_8;\n    core_9 = fsm_4;\n    if ( err_6  || clk_17 ) begin\n        auth_117 <= rst_9;\n        data_8 = cfg_4;\n        fsm_6 = data_6;\n    end\n        if ( err_15  || hw_11  != cfg_12  && tx_7 ) begin\n            fsm_15 <= chip_3;\n            tx_17 <= hw_18;\n            core_17 <= hw_123;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_11) (  clk_12  || auth_2  != rx_8  && rst_17 ) |-> cfg_9 == chip_19 && tx_2 == reg_8 && core_9 == fsm_4 ;endproperty \n property name; @(negedge clk_gen_11) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  err_6  || clk_17 ) |-> auth_117 == rst_9 && data_8 == cfg_4 && fsm_6 == data_6 ;endproperty \n property name; @(negedge clk_gen_11) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  err_6  || clk_17 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) |-> fsm_15 == chip_3 && tx_17 == hw_18 && core_17 == hw_123 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_3 ) begin \n    chip_109 <= hw_2;\n    hw_13 = reg_2;\n    rx_9 <= auth_19;\n    if ( sig_11 ) begin\n        reg_173 = rst_3;\n        data_17 <= err_10;\n        auth_13 <= tx_1;\n    end\n        if ( rst_20  != reg_3 ) begin\n            sig_17 = cfg_6;\n            auth_4 = tx_12;\n            hw_15 = cfg_3;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_9) (  hw_8  || reg_8  && chip_3 ) |-> chip_109 == hw_2 && hw_13 == reg_2 && rx_9 == auth_19 ;endproperty \n property name; @(negedge cpu_clock_9) (  hw_8  || reg_8  && chip_3 ) &&  (  sig_11 ) |-> reg_173 == rst_3 && data_17 == err_10 && auth_13 == tx_1 ;endproperty \n property name; @(negedge cpu_clock_9) (  hw_8  || reg_8  && chip_3 ) &&  (  sig_11 ) &&  (  rst_20  != reg_3 ) |-> sig_17 == cfg_6 && auth_4 == tx_12 && hw_15 == cfg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_9"
    },
    {
        "Code": "if (  hw_6 ) begin \n    chip_110 <= rst_18;\n    if ( rx_1  || clk_10  && data_9 ) begin\n        data_185 <= err_6;\n    end\n        if ( core_1 ) begin\n            cfg_3 <= err_18;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_17) (  hw_6 ) |-> chip_110 == rst_18 ;endproperty \n property name; @(negedge mem_clock_17) (  hw_6 ) &&  (  rx_1  || clk_10  && data_9 ) |-> data_185 == err_6 ;endproperty \n property name; @(negedge mem_clock_17) (  hw_6 ) &&  (  rx_1  || clk_10  && data_9 ) &&  (  core_1 ) |-> cfg_3 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "if (  cfg_9  || tx_2  && err_16  != rst_12 ) begin \n    chip_109 = tx_18;\n    if ( clk_11  != cfg_12 ) begin\n        tx_112 <= fsm_2;\n    end\n        if ( reg_3 ) begin\n            rst_2 <= hw_14;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_16) (  cfg_9  || tx_2  && err_16  != rst_12 ) |-> chip_109 == tx_18 ;endproperty \n property name; @(posedge ref_clk_16) (  cfg_9  || tx_2  && err_16  != rst_12 ) &&  (  clk_11  != cfg_12 ) |-> tx_112 == fsm_2 ;endproperty \n property name; @(posedge ref_clk_16) (  cfg_9  || tx_2  && err_16  != rst_12 ) &&  (  clk_11  != cfg_12 ) &&  (  reg_3 ) |-> rst_2 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "if (  rx_14 ) begin \n    auth_6 <= auth_12;\n    data_5 <= auth_5;\n    if ( rst_17  || tx_17  && chip_2 ) begin\n        cfg_3 <= err_15;\n        err_9 <= reg_7;\n    end\n        if ( core_1  || cfg_15 ) begin\n            sig_18 = err_6;\n            clk_19 = auth_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_10) (  rx_14 ) |-> auth_6 == auth_12 && data_5 == auth_5 ;endproperty \n property name; @(negedge clk_osc_10) (  rx_14 ) &&  (  rst_17  || tx_17  && chip_2 ) |-> cfg_3 == err_15 && err_9 == reg_7 ;endproperty \n property name; @(negedge clk_osc_10) (  rx_14 ) &&  (  rst_17  || tx_17  && chip_2 ) &&  (  core_1  || cfg_15 ) |-> sig_18 == err_6 && clk_19 == auth_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "if (  fsm_15  != core_20 ) begin \n    core_147 <= reg_9;\n    tx_9 = auth_7;\n    cfg_13 <= rst_5;\n    if ( auth_6  || fsm_2  != reg_13  && tx_6 ) begin\n        rst_9 = reg_15;\n        fsm_5 = chip_15;\n        data_6 <= err_5;\n    end\n        if ( data_1  != core_9  && data_20 ) begin\n            core_13 <= auth_9;\n            clk_13 = fsm_9;\n            core_75 <= hw_2;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_15) (  fsm_15  != core_20 ) |-> core_147 == reg_9 && tx_9 == auth_7 && cfg_13 == rst_5 ;endproperty \n property name; @(posedge main_clk_15) (  fsm_15  != core_20 ) &&  (  auth_6  || fsm_2  != reg_13  && tx_6 ) |-> rst_9 == reg_15 && fsm_5 == chip_15 && data_6 == err_5 ;endproperty \n property name; @(posedge main_clk_15) (  fsm_15  != core_20 ) &&  (  auth_6  || fsm_2  != reg_13  && tx_6 ) &&  (  data_1  != core_9  && data_20 ) |-> core_13 == auth_9 && clk_13 == fsm_9 && core_75 == hw_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "if (  hw_13 ) begin \n    err_4 = reg_6;\n    if ( rx_7  != clk_9  || clk_1  || hw_2 ) begin\n        rx_17 = fsm_5;\n    end\n        if ( sig_9  || rx_13 ) begin\n            sig_1 = clk_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_13) (  hw_13 ) |-> err_4 == reg_6 ;endproperty \n property name; @(negedge clk_gen_13) (  hw_13 ) &&  (  rx_7  != clk_9  || clk_1  || hw_2 ) |-> rx_17 == fsm_5 ;endproperty \n property name; @(negedge clk_gen_13) (  hw_13 ) &&  (  rx_7  != clk_9  || clk_1  || hw_2 ) &&  (  sig_9  || rx_13 ) |-> sig_1 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "if (  auth_16  || tx_9  != reg_18  || sig_8 ) begin \n    auth_1 <= core_2;\n    if ( chip_5 ) begin\n        reg_7 <= cfg_19;\n    end\n        if ( rst_17  != fsm_13  || rx_12  != chip_17 ) begin\n            fsm_18 <= tx_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_17) (  auth_16  || tx_9  != reg_18  || sig_8 ) |-> auth_1 == core_2 ;endproperty \n property name; @(negedge clk_enable_17) (  auth_16  || tx_9  != reg_18  || sig_8 ) &&  (  chip_5 ) |-> reg_7 == cfg_19 ;endproperty \n property name; @(negedge clk_enable_17) (  auth_16  || tx_9  != reg_18  || sig_8 ) &&  (  chip_5 ) &&  (  rst_17  != fsm_13  || rx_12  != chip_17 ) |-> fsm_18 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_17"
    },
    {
        "Code": "if (  sig_9  && tx_2  || auth_12  != rst_5 ) begin \n    rst_6 <= sig_2;\n    data_155 <= rst_5;\n    err_2 <= tx_20;\n    if ( tx_6  != fsm_7 ) begin\n        tx_16 <= sig_19;\n        reg_1 = rst_14;\n        clk_27 <= sig_18;\n    end\n        if ( cfg_10  != rx_8  && data_1  && tx_16 ) begin\n            sig_8 = auth_18;\n            err_15 <= rx_3;\n            clk_15 <= hw_19;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_6) (  sig_9  && tx_2  || auth_12  != rst_5 ) |-> rst_6 == sig_2 && data_155 == rst_5 && err_2 == tx_20 ;endproperty \n property name; @(posedge sys_clk_6) (  sig_9  && tx_2  || auth_12  != rst_5 ) &&  (  tx_6  != fsm_7 ) |-> tx_16 == sig_19 && reg_1 == rst_14 && clk_27 == sig_18 ;endproperty \n property name; @(posedge sys_clk_6) (  sig_9  && tx_2  || auth_12  != rst_5 ) &&  (  tx_6  != fsm_7 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) |-> sig_8 == auth_18 && err_15 == rx_3 && clk_15 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "if (  core_6 ) begin \n    err_1 <= rx_115;\n    if ( hw_15  || fsm_8 ) begin\n        rst_120 <= sig_3;\n    end\n        if ( err_18  != data_7 ) begin\n            sig_6 <= core_7;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_5) (  core_6 ) |-> err_1 == rx_115 ;endproperty \n property name; @(posedge cpu_clock_5) (  core_6 ) &&  (  hw_15  || fsm_8 ) |-> rst_120 == sig_3 ;endproperty \n property name; @(posedge cpu_clock_5) (  core_6 ) &&  (  hw_15  || fsm_8 ) &&  (  err_18  != data_7 ) |-> sig_6 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_5"
    },
    {
        "Code": "if (  reg_2  && fsm_6 ) begin \n    chip_16 = hw_15;\n    if ( clk_15 ) begin\n        chip_20 <= rst_7;\n    end\n        if ( reg_172 ) begin\n            tx_6 = err_1;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_4) (  reg_2  && fsm_6 ) |-> chip_16 == hw_15 ;endproperty \n property name; @(negedge sys_clk_4) (  reg_2  && fsm_6 ) &&  (  clk_15 ) |-> chip_20 == rst_7 ;endproperty \n property name; @(negedge sys_clk_4) (  reg_2  && fsm_6 ) &&  (  clk_15 ) &&  (  reg_172 ) |-> tx_6 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "if (  fsm_20 ) begin \n    err_79 = fsm_17;\n    if ( auth_14  || rst_11 ) begin\n        sig_9 = chip_17;\n    end\n        if ( chip_14  && rst_15 ) begin\n            clk_12 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_4) (  fsm_20 ) |-> err_79 == fsm_17 ;endproperty \n property name; @(negedge ref_clk_4) (  fsm_20 ) &&  (  auth_14  || rst_11 ) |-> sig_9 == chip_17 ;endproperty \n property name; @(negedge ref_clk_4) (  fsm_20 ) &&  (  auth_14  || rst_11 ) &&  (  chip_14  && rst_15 ) |-> clk_12 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_4"
    },
    {
        "Code": "if (  err_10  && core_20 ) begin \n    reg_20 <= fsm_8;\n    clk_17 <= clk_16;\n    chip_109 <= auth_19;\n    if ( cfg_53  != clk_55  && chip_5  && data_55 ) begin\n        sig_7 <= core_1;\n        data_4 = chip_14;\n        hw_196 <= hw_7;\n    end\n        if ( hw_2  && hw_4 ) begin\n            fsm_18 <= fsm_4;\n            sig_5 <= hw_10;\n            core_14 <= core_6;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_6) (  err_10  && core_20 ) |-> reg_20 == fsm_8 && clk_17 == clk_16 && chip_109 == auth_19 ;endproperty \n property name; @(posedge mem_clock_6) (  err_10  && core_20 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) |-> sig_7 == core_1 && data_4 == chip_14 && hw_196 == hw_7 ;endproperty \n property name; @(posedge mem_clock_6) (  err_10  && core_20 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) &&  (  hw_2  && hw_4 ) |-> fsm_18 == fsm_4 && sig_5 == hw_10 && core_14 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "if (  data_14  && tx_10  && chip_15 ) begin \n    rx_8 = reg_3;\n    rx_20 = core_17;\n    cfg_105 = auth_15;\n    if ( clk_3  != rx_3 ) begin\n        rst_116 <= rx_5;\n        rst_6 = sig_11;\n        rst_2 = reg_13;\n    end\n        if ( rst_129  != data_6 ) begin\n            auth_120 <= err_20;\n            clk_7 = err_13;\n            fsm_1 = rx_18;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_5) (  data_14  && tx_10  && chip_15 ) |-> rx_8 == reg_3 && rx_20 == core_17 && cfg_105 == auth_15 ;endproperty \n property name; @(negedge mem_clock_5) (  data_14  && tx_10  && chip_15 ) &&  (  clk_3  != rx_3 ) |-> rst_116 == rx_5 && rst_6 == sig_11 && rst_2 == reg_13 ;endproperty \n property name; @(negedge mem_clock_5) (  data_14  && tx_10  && chip_15 ) &&  (  clk_3  != rx_3 ) &&  (  rst_129  != data_6 ) |-> auth_120 == err_20 && clk_7 == err_13 && fsm_1 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_5"
    },
    {
        "Code": "if (  sig_12  != reg_18  && cfg_18  && clk_6 ) begin \n    clk_16 = core_11;\n    tx_114 = err_5;\n    err_2 = err_18;\n    if ( reg_13  != auth_12  && data_4 ) begin\n        err_16 <= cfg_2;\n        err_14 = chip_7;\n        hw_38 <= chip_17;\n    end\n        if ( hw_7  && hw_18  || auth_15 ) begin\n            chip_109 = err_15;\n            err_17 = core_2;\n            rst_3 = core_119;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_8) (  sig_12  != reg_18  && cfg_18  && clk_6 ) |-> clk_16 == core_11 && tx_114 == err_5 && err_2 == err_18 ;endproperty \n property name; @(posedge clk_signal_8) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  reg_13  != auth_12  && data_4 ) |-> err_16 == cfg_2 && err_14 == chip_7 && hw_38 == chip_17 ;endproperty \n property name; @(posedge clk_signal_8) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  reg_13  != auth_12  && data_4 ) &&  (  hw_7  && hw_18  || auth_15 ) |-> chip_109 == err_15 && err_17 == core_2 && rst_3 == core_119 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_8"
    },
    {
        "Code": "if (  chip_20 ) begin \n    sig_6 <= err_5;\n    auth_13 <= chip_9;\n    rx_16 <= err_5;\n    if ( sig_5 ) begin\n        auth_2 <= auth_70;\n        reg_19 <= rst_4;\n        hw_6 <= fsm_10;\n    end\n        if ( data_9 ) begin\n            auth_4 = reg_5;\n            auth_204 = rst_14;\n            tx_27 = fsm_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_20) (  chip_20 ) |-> sig_6 == err_5 && auth_13 == chip_9 && rx_16 == err_5 ;endproperty \n property name; @(negedge clk_out_20) (  chip_20 ) &&  (  sig_5 ) |-> auth_2 == auth_70 && reg_19 == rst_4 && hw_6 == fsm_10 ;endproperty \n property name; @(negedge clk_out_20) (  chip_20 ) &&  (  sig_5 ) &&  (  data_9 ) |-> auth_4 == reg_5 && auth_204 == rst_14 && tx_27 == fsm_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "if (  chip_10  && cfg_15  || rx_9  || reg_11 ) begin \n    auth_9 = fsm_6;\n    rx_114 = auth_20;\n    if ( reg_12  != clk_9  && clk_15  || chip_12 ) begin\n        core_3 <= chip_18;\n        sig_8 <= data_8;\n    end\n        if ( hw_16  || sig_5  != core_12  || chip_6 ) begin\n            chip_4 <= fsm_16;\n            reg_17 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_7) (  chip_10  && cfg_15  || rx_9  || reg_11 ) |-> auth_9 == fsm_6 && rx_114 == auth_20 ;endproperty \n property name; @(negedge async_clk_7) (  chip_10  && cfg_15  || rx_9  || reg_11 ) &&  (  reg_12  != clk_9  && clk_15  || chip_12 ) |-> core_3 == chip_18 && sig_8 == data_8 ;endproperty \n property name; @(negedge async_clk_7) (  chip_10  && cfg_15  || rx_9  || reg_11 ) &&  (  reg_12  != clk_9  && clk_15  || chip_12 ) &&  (  hw_16  || sig_5  != core_12  || chip_6 ) |-> chip_4 == fsm_16 && reg_17 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "if (  rst_16  && fsm_14  && auth_9 ) begin \n    fsm_4 = tx_2;\n    rst_6 <= clk_8;\n    clk_13 = core_17;\n    if ( chip_11  || chip_15  && reg_4  && rx_7 ) begin\n        tx_17 <= reg_9;\n        auth_12 = clk_15;\n        auth_204 = core_9;\n    end\n        if ( fsm_12  || sig_16  && fsm_13 ) begin\n            tx_4 = fsm_18;\n            rst_18 = cfg_10;\n            chip_109 = reg_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_18) (  rst_16  && fsm_14  && auth_9 ) |-> fsm_4 == tx_2 && rst_6 == clk_8 && clk_13 == core_17 ;endproperty \n property name; @(negedge clock_div_18) (  rst_16  && fsm_14  && auth_9 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) |-> tx_17 == reg_9 && auth_12 == clk_15 && auth_204 == core_9 ;endproperty \n property name; @(negedge clock_div_18) (  rst_16  && fsm_14  && auth_9 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) &&  (  fsm_12  || sig_16  && fsm_13 ) |-> tx_4 == fsm_18 && rst_18 == cfg_10 && chip_109 == reg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_18"
    },
    {
        "Code": "if (  rx_4  != err_2 ) begin \n    sig_6 = chip_15;\n    if ( auth_5  && tx_16  && rst_10  && err_17 ) begin\n        core_4 = rx_18;\n    end\n        if ( err_20  && sig_12  && data_4  != rst_12 ) begin\n            data_116 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_14) (  rx_4  != err_2 ) |-> sig_6 == chip_15 ;endproperty \n property name; @(negedge async_clk_14) (  rx_4  != err_2 ) &&  (  auth_5  && tx_16  && rst_10  && err_17 ) |-> core_4 == rx_18 ;endproperty \n property name; @(negedge async_clk_14) (  rx_4  != err_2 ) &&  (  auth_5  && tx_16  && rst_10  && err_17 ) &&  (  err_20  && sig_12  && data_4  != rst_12 ) |-> data_116 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "if (  hw_18  && auth_20  || cfg_8 ) begin \n    err_16 <= reg_9;\n    tx_18 = chip_6;\n    sig_16 = rst_6;\n    if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n        core_4 <= sig_6;\n        reg_16 <= clk_12;\n        core_16 = err_18;\n    end\n        if ( fsm_62  && clk_20 ) begin\n            cfg_116 <= chip_15;\n            sig_116 = reg_3;\n            chip_20 <= err_9;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_1) (  hw_18  && auth_20  || cfg_8 ) |-> err_16 == reg_9 && tx_18 == chip_6 && sig_16 == rst_6 ;endproperty \n property name; @(negedge bus_clock_1) (  hw_18  && auth_20  || cfg_8 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> core_4 == sig_6 && reg_16 == clk_12 && core_16 == err_18 ;endproperty \n property name; @(negedge bus_clock_1) (  hw_18  && auth_20  || cfg_8 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) &&  (  fsm_62  && clk_20 ) |-> cfg_116 == chip_15 && sig_116 == reg_3 && chip_20 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_1"
    },
    {
        "Code": "if (  reg_20  && auth_10 ) begin \n    clk_11 <= reg_4;\n    chip_16 = sig_3;\n    fsm_17 = auth_7;\n    if ( rst_80  || clk_3 ) begin\n        hw_1 = core_20;\n        sig_4 = core_6;\n        err_60 <= hw_20;\n    end\n        if ( clk_8  && rst_15  && clk_12 ) begin\n            data_15 <= reg_11;\n            fsm_8 <= chip_3;\n            reg_8 = auth_19;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_8) (  reg_20  && auth_10 ) |-> clk_11 == reg_4 && chip_16 == sig_3 && fsm_17 == auth_7 ;endproperty \n property name; @(posedge core_clock_8) (  reg_20  && auth_10 ) &&  (  rst_80  || clk_3 ) |-> hw_1 == core_20 && sig_4 == core_6 && err_60 == hw_20 ;endproperty \n property name; @(posedge core_clock_8) (  reg_20  && auth_10 ) &&  (  rst_80  || clk_3 ) &&  (  clk_8  && rst_15  && clk_12 ) |-> data_15 == reg_11 && fsm_8 == chip_3 && reg_8 == auth_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_8"
    },
    {
        "Code": "if (  tx_17 ) begin \n    core_118 = auth_18;\n    tx_17 = rx_18;\n    if ( rx_11  || chip_1 ) begin\n        chip_3 <= auth_7;\n        fsm_7 = clk_16;\n    end\n        if ( fsm_9 ) begin\n            sig_15 = tx_19;\n            fsm_6 = data_15;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_18) (  tx_17 ) |-> core_118 == auth_18 && tx_17 == rx_18 ;endproperty \n property name; @(posedge main_clk_18) (  tx_17 ) &&  (  rx_11  || chip_1 ) |-> chip_3 == auth_7 && fsm_7 == clk_16 ;endproperty \n property name; @(posedge main_clk_18) (  tx_17 ) &&  (  rx_11  || chip_1 ) &&  (  fsm_9 ) |-> sig_15 == tx_19 && fsm_6 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_18"
    },
    {
        "Code": "if (  rst_17  != tx_10  || sig_6 ) begin \n    err_50 = auth_115;\n    if ( fsm_3  || clk_13  || err_6 ) begin\n        fsm_13 <= auth_3;\n    end\n        if ( core_12  || core_11  || err_20  != tx_16 ) begin\n            cfg_208 <= data_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_7) (  rst_17  != tx_10  || sig_6 ) |-> err_50 == auth_115 ;endproperty \n property name; @(posedge clock_div_7) (  rst_17  != tx_10  || sig_6 ) &&  (  fsm_3  || clk_13  || err_6 ) |-> fsm_13 == auth_3 ;endproperty \n property name; @(posedge clock_div_7) (  rst_17  != tx_10  || sig_6 ) &&  (  fsm_3  || clk_13  || err_6 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) |-> cfg_208 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "if (  cfg_13  || hw_6  || data_16  && fsm_10 ) begin \n    reg_18 = data_17;\n    sig_11 = reg_12;\n    auth_20 = rst_14;\n    if ( chip_18 ) begin\n        reg_6 = chip_6;\n        sig_13 <= core_1;\n        tx_15 = clk_13;\n    end\n        if ( cfg_4  || core_1  && rx_20 ) begin\n            core_1 <= reg_4;\n            sig_3 <= hw_15;\n            data_11 <= reg_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_13) (  cfg_13  || hw_6  || data_16  && fsm_10 ) |-> reg_18 == data_17 && sig_11 == reg_12 && auth_20 == rst_14 ;endproperty \n property name; @(negedge clk_gen_13) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  chip_18 ) |-> reg_6 == chip_6 && sig_13 == core_1 && tx_15 == clk_13 ;endproperty \n property name; @(negedge clk_gen_13) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  chip_18 ) &&  (  cfg_4  || core_1  && rx_20 ) |-> core_1 == reg_4 && sig_3 == hw_15 && data_11 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "if (  sig_9  && chip_4  && hw_18 ) begin \n    reg_15 <= rx_14;\n    tx_6 = cfg_8;\n    tx_5 <= sig_20;\n    if ( err_8  && chip_19  || hw_15  != tx_11 ) begin\n        rx_10 = reg_5;\n        reg_10 = reg_11;\n        data_4 = err_18;\n    end\n        if ( auth_1  && clk_12  != chip_2  || reg_11 ) begin\n            reg_36 <= data_10;\n            tx_117 = cfg_13;\n            auth_3 <= chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_12) (  sig_9  && chip_4  && hw_18 ) |-> reg_15 == rx_14 && tx_6 == cfg_8 && tx_5 == sig_20 ;endproperty \n property name; @(posedge mem_clock_12) (  sig_9  && chip_4  && hw_18 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) |-> rx_10 == reg_5 && reg_10 == reg_11 && data_4 == err_18 ;endproperty \n property name; @(posedge mem_clock_12) (  sig_9  && chip_4  && hw_18 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) &&  (  auth_1  && clk_12  != chip_2  || reg_11 ) |-> reg_36 == data_10 && tx_117 == cfg_13 && auth_3 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_12"
    },
    {
        "Code": "if (  !tx_4 ) begin \n    hw_20 <= sig_16;\n    hw_4 <= fsm_7;\n    if ( reg_7  != err_13 ) begin\n        rx_18 <= clk_9;\n        reg_116 = err_5;\n    end\n        if ( reg_16 ) begin\n            fsm_12 = data_17;\n            rst_116 = err_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_13) (  !tx_4 ) |-> hw_20 == sig_16 && hw_4 == fsm_7 ;endproperty \n property name; @(negedge clk_signal_13) (  !tx_4 ) &&  (  reg_7  != err_13 ) |-> rx_18 == clk_9 && reg_116 == err_5 ;endproperty \n property name; @(negedge clk_signal_13) (  !tx_4 ) &&  (  reg_7  != err_13 ) &&  (  reg_16 ) |-> fsm_12 == data_17 && rst_116 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_13"
    },
    {
        "Code": "if (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) begin \n    reg_116 <= sig_18;\n    hw_13 = data_10;\n    hw_10 <= chip_17;\n    if ( chip_1  != core_10 ) begin\n        rx_114 = err_4;\n        cfg_183 = hw_13;\n        reg_115 <= core_16;\n    end\n        if ( data_4 ) begin\n            reg_12 <= tx_5;\n            cfg_116 <= clk_15;\n            hw_15 = auth_10;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_4) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) |-> reg_116 == sig_18 && hw_13 == data_10 && hw_10 == chip_17 ;endproperty \n property name; @(negedge mem_clock_4) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) &&  (  chip_1  != core_10 ) |-> rx_114 == err_4 && cfg_183 == hw_13 && reg_115 == core_16 ;endproperty \n property name; @(negedge mem_clock_4) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) &&  (  chip_1  != core_10 ) &&  (  data_4 ) |-> reg_12 == tx_5 && cfg_116 == clk_15 && hw_15 == auth_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "if (  tx_17 ) begin \n    fsm_114 <= reg_16;\n    rst_52 = hw_59;\n    rst_116 = sig_8;\n    if ( fsm_12 ) begin\n        data_14 = auth_13;\n        data_10 <= reg_1;\n        hw_4 <= tx_8;\n    end\n        if ( err_11  && clk_9  != rst_111 ) begin\n            tx_3 = chip_13;\n            auth_4 <= cfg_20;\n            fsm_42 = clk_9;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_4) (  tx_17 ) |-> fsm_114 == reg_16 && rst_52 == hw_59 && rst_116 == sig_8 ;endproperty \n property name; @(posedge main_clk_4) (  tx_17 ) &&  (  fsm_12 ) |-> data_14 == auth_13 && data_10 == reg_1 && hw_4 == tx_8 ;endproperty \n property name; @(posedge main_clk_4) (  tx_17 ) &&  (  fsm_12 ) &&  (  err_11  && clk_9  != rst_111 ) |-> tx_3 == chip_13 && auth_4 == cfg_20 && fsm_42 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_4"
    },
    {
        "Code": "if (  chip_4  && cfg_14  && fsm_18  != chip_16 ) begin \n    clk_118 = auth_20;\n    hw_10 = fsm_3;\n    if ( fsm_110  || rx_1  != core_9 ) begin\n        cfg_18 <= hw_18;\n        tx_112 = rst_133;\n    end\n        if ( rst_7  || sig_10  && reg_20 ) begin\n            tx_7 <= core_9;\n            clk_11 = fsm_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_12) (  chip_4  && cfg_14  && fsm_18  != chip_16 ) |-> clk_118 == auth_20 && hw_10 == fsm_3 ;endproperty \n property name; @(negedge clk_reset_12) (  chip_4  && cfg_14  && fsm_18  != chip_16 ) &&  (  fsm_110  || rx_1  != core_9 ) |-> cfg_18 == hw_18 && tx_112 == rst_133 ;endproperty \n property name; @(negedge clk_reset_12) (  chip_4  && cfg_14  && fsm_18  != chip_16 ) &&  (  fsm_110  || rx_1  != core_9 ) &&  (  rst_7  || sig_10  && reg_20 ) |-> tx_7 == core_9 && clk_11 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_12"
    },
    {
        "Code": "if (  data_6  && hw_18  && fsm_16  != core_3 ) begin \n    tx_2 <= sig_1;\n    if ( rst_11  || auth_6  || sig_8  || reg_18 ) begin\n        sig_12 <= err_15;\n    end\n        if ( rx_1  != chip_9  && hw_20 ) begin\n            clk_122 <= err_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_4) (  data_6  && hw_18  && fsm_16  != core_3 ) |-> tx_2 == sig_1 ;endproperty \n property name; @(posedge clk_osc_4) (  data_6  && hw_18  && fsm_16  != core_3 ) &&  (  rst_11  || auth_6  || sig_8  || reg_18 ) |-> sig_12 == err_15 ;endproperty \n property name; @(posedge clk_osc_4) (  data_6  && hw_18  && fsm_16  != core_3 ) &&  (  rst_11  || auth_6  || sig_8  || reg_18 ) &&  (  rx_1  != chip_9  && hw_20 ) |-> clk_122 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_4"
    },
    {
        "Code": "if (  core_2  && fsm_3 ) begin \n    data_3 <= rst_12;\n    if ( core_1  != data_11  || reg_16 ) begin\n        chip_110 <= reg_11;\n    end\n        if ( hw_5  != clk_20 ) begin\n            data_1 <= core_19;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_14) (  core_2  && fsm_3 ) |-> data_3 == rst_12 ;endproperty \n property name; @(posedge bus_clock_14) (  core_2  && fsm_3 ) &&  (  core_1  != data_11  || reg_16 ) |-> chip_110 == reg_11 ;endproperty \n property name; @(posedge bus_clock_14) (  core_2  && fsm_3 ) &&  (  core_1  != data_11  || reg_16 ) &&  (  hw_5  != clk_20 ) |-> data_1 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_14"
    },
    {
        "Code": "if (  core_8  && cfg_15  || rst_2 ) begin \n    core_11 <= reg_4;\n    fsm_18 <= rst_11;\n    if ( rst_6  && reg_9 ) begin\n        core_37 = cfg_15;\n        auth_16 = clk_19;\n    end\n        if ( hw_15  || rx_7  || core_15  != core_9 ) begin\n            auth_3 = err_2;\n            fsm_11 <= rx_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_6) (  core_8  && cfg_15  || rst_2 ) |-> core_11 == reg_4 && fsm_18 == rst_11 ;endproperty \n property name; @(negedge clock_div_6) (  core_8  && cfg_15  || rst_2 ) &&  (  rst_6  && reg_9 ) |-> core_37 == cfg_15 && auth_16 == clk_19 ;endproperty \n property name; @(negedge clock_div_6) (  core_8  && cfg_15  || rst_2 ) &&  (  rst_6  && reg_9 ) &&  (  hw_15  || rx_7  || core_15  != core_9 ) |-> auth_3 == err_2 && fsm_11 == rx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_6"
    },
    {
        "Code": "if (  chip_2 ) begin \n    fsm_9 <= clk_8;\n    fsm_14 <= sig_17;\n    fsm_17 <= rst_5;\n    if ( hw_11  != core_11 ) begin\n        rx_19 <= err_15;\n        fsm_7 <= chip_13;\n        core_147 = err_6;\n    end\n        if ( data_1  != auth_19 ) begin\n            clk_122 = rst_14;\n            hw_196 <= tx_1;\n            rx_3 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_19) (  chip_2 ) |-> fsm_9 == clk_8 && fsm_14 == sig_17 && fsm_17 == rst_5 ;endproperty \n property name; @(negedge main_clk_19) (  chip_2 ) &&  (  hw_11  != core_11 ) |-> rx_19 == err_15 && fsm_7 == chip_13 && core_147 == err_6 ;endproperty \n property name; @(negedge main_clk_19) (  chip_2 ) &&  (  hw_11  != core_11 ) &&  (  data_1  != auth_19 ) |-> clk_122 == rst_14 && hw_196 == tx_1 && rx_3 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "if (  err_11  != fsm_17 ) begin \n    auth_1 = reg_12;\n    auth_4 <= rx_14;\n    rx_8 <= err_6;\n    if ( chip_7  != err_11  || rst_18  != core_1 ) begin\n        hw_15 <= tx_19;\n        reg_17 <= core_10;\n        rst_18 = cfg_13;\n    end\n        if ( clk_3  || rst_113  != hw_10 ) begin\n            err_79 <= tx_2;\n            auth_5 <= sig_11;\n            fsm_26 <= sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_20) (  err_11  != fsm_17 ) |-> auth_1 == reg_12 && auth_4 == rx_14 && rx_8 == err_6 ;endproperty \n property name; @(posedge clock_ctrl_20) (  err_11  != fsm_17 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) |-> hw_15 == tx_19 && reg_17 == core_10 && rst_18 == cfg_13 ;endproperty \n property name; @(posedge clock_ctrl_20) (  err_11  != fsm_17 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) &&  (  clk_3  || rst_113  != hw_10 ) |-> err_79 == tx_2 && auth_5 == sig_11 && fsm_26 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_20"
    },
    {
        "Code": "if (  data_6  != clk_3  || data_10 ) begin \n    err_60 <= data_5;\n    reg_9 = tx_6;\n    auth_11 <= core_17;\n    if ( chip_4  || fsm_11  || tx_111  || cfg_11 ) begin\n        fsm_114 <= sig_3;\n        rst_18 <= tx_8;\n        core_75 <= err_10;\n    end\n        if ( rst_124  != tx_6  || rst_120  != err_126 ) begin\n            sig_28 <= cfg_4;\n            core_10 <= err_13;\n            auth_9 = rx_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_10) (  data_6  != clk_3  || data_10 ) |-> err_60 == data_5 && reg_9 == tx_6 && auth_11 == core_17 ;endproperty \n property name; @(posedge clock_source_10) (  data_6  != clk_3  || data_10 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) |-> fsm_114 == sig_3 && rst_18 == tx_8 && core_75 == err_10 ;endproperty \n property name; @(posedge clock_source_10) (  data_6  != clk_3  || data_10 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) &&  (  rst_124  != tx_6  || rst_120  != err_126 ) |-> sig_28 == cfg_4 && core_10 == err_13 && auth_9 == rx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_10"
    },
    {
        "Code": "if (  tx_1  != sig_2  || reg_6  && clk_14 ) begin \n    err_4 <= reg_16;\n    core_75 = err_17;\n    if ( hw_3 ) begin\n        sig_5 = fsm_19;\n        fsm_20 = rst_19;\n    end\n        if ( err_11  && clk_9  != rst_6 ) begin\n            chip_79 <= err_15;\n            tx_12 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_3) (  tx_1  != sig_2  || reg_6  && clk_14 ) |-> err_4 == reg_16 && core_75 == err_17 ;endproperty \n property name; @(negedge clock_div_3) (  tx_1  != sig_2  || reg_6  && clk_14 ) &&  (  hw_3 ) |-> sig_5 == fsm_19 && fsm_20 == rst_19 ;endproperty \n property name; @(negedge clock_div_3) (  tx_1  != sig_2  || reg_6  && clk_14 ) &&  (  hw_3 ) &&  (  err_11  && clk_9  != rst_6 ) |-> chip_79 == err_15 && tx_12 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "if (  cfg_115  != data_7  || rst_20 ) begin \n    cfg_105 <= tx_4;\n    if ( sig_18  && clk_6  != sig_11 ) begin\n        core_12 = data_11;\n    end\n        if ( sig_5 ) begin\n            chip_110 = core_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_19) (  cfg_115  != data_7  || rst_20 ) |-> cfg_105 == tx_4 ;endproperty \n property name; @(posedge clk_reset_19) (  cfg_115  != data_7  || rst_20 ) &&  (  sig_18  && clk_6  != sig_11 ) |-> core_12 == data_11 ;endproperty \n property name; @(posedge clk_reset_19) (  cfg_115  != data_7  || rst_20 ) &&  (  sig_18  && clk_6  != sig_11 ) &&  (  sig_5 ) |-> chip_110 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_19"
    },
    {
        "Code": "if (  core_13 ) begin \n    cfg_11 = reg_20;\n    sig_20 = hw_7;\n    core_1 <= hw_20;\n    if ( fsm_8  != reg_3  || chip_4  && clk_11 ) begin\n        hw_17 = cfg_6;\n        reg_58 <= reg_9;\n        tx_15 <= data_12;\n    end\n        if ( err_13  || tx_15  || cfg_9  && err_8 ) begin\n            fsm_16 = err_10;\n            cfg_183 <= auth_16;\n            hw_38 <= err_18;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_9) (  core_13 ) |-> cfg_11 == reg_20 && sig_20 == hw_7 && core_1 == hw_20 ;endproperty \n property name; @(posedge bus_clock_9) (  core_13 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) |-> hw_17 == cfg_6 && reg_58 == reg_9 && tx_15 == data_12 ;endproperty \n property name; @(posedge bus_clock_9) (  core_13 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) &&  (  err_13  || tx_15  || cfg_9  && err_8 ) |-> fsm_16 == err_10 && cfg_183 == auth_16 && hw_38 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "if (  chip_126 ) begin \n    rx_11 <= hw_4;\n    cfg_116 <= core_16;\n    if ( reg_17 ) begin\n        err_12 = auth_15;\n        auth_10 <= clk_1;\n    end\n        if ( reg_19  || auth_8 ) begin\n            chip_8 <= tx_6;\n            cfg_3 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_2) (  chip_126 ) |-> rx_11 == hw_4 && cfg_116 == core_16 ;endproperty \n property name; @(posedge clk_gen_2) (  chip_126 ) &&  (  reg_17 ) |-> err_12 == auth_15 && auth_10 == clk_1 ;endproperty \n property name; @(posedge clk_gen_2) (  chip_126 ) &&  (  reg_17 ) &&  (  reg_19  || auth_8 ) |-> chip_8 == tx_6 && cfg_3 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_2"
    },
    {
        "Code": "if (  cfg_18  != chip_9  || fsm_12  || cfg_15 ) begin \n    fsm_14 <= cfg_19;\n    clk_62 <= hw_14;\n    if ( cfg_9  && hw_3  != rx_83 ) begin\n        rst_116 = rst_6;\n        sig_9 = core_2;\n    end\n        if ( core_15  != data_11  || reg_16 ) begin\n            auth_17 = rst_1;\n            tx_117 <= tx_11;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_20) (  cfg_18  != chip_9  || fsm_12  || cfg_15 ) |-> fsm_14 == cfg_19 && clk_62 == hw_14 ;endproperty \n property name; @(posedge bus_clock_20) (  cfg_18  != chip_9  || fsm_12  || cfg_15 ) &&  (  cfg_9  && hw_3  != rx_83 ) |-> rst_116 == rst_6 && sig_9 == core_2 ;endproperty \n property name; @(posedge bus_clock_20) (  cfg_18  != chip_9  || fsm_12  || cfg_15 ) &&  (  cfg_9  && hw_3  != rx_83 ) &&  (  core_15  != data_11  || reg_16 ) |-> auth_17 == rst_1 && tx_117 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_20"
    },
    {
        "Code": "if (  rst_12  != rx_7 ) begin \n    chip_1 = cfg_2;\n    fsm_112 = reg_12;\n    sig_28 <= err_7;\n    if ( chip_11  || chip_9  && reg_8  || clk_3 ) begin\n        chip_19 <= auth_7;\n        rst_18 <= chip_19;\n        err_14 <= sig_2;\n    end\n        if ( core_3 ) begin\n            core_8 = rx_10;\n            data_8 <= fsm_160;\n            data_20 <= cfg_2;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_1) (  rst_12  != rx_7 ) |-> chip_1 == cfg_2 && fsm_112 == reg_12 && sig_28 == err_7 ;endproperty \n property name; @(posedge cpu_clock_1) (  rst_12  != rx_7 ) &&  (  chip_11  || chip_9  && reg_8  || clk_3 ) |-> chip_19 == auth_7 && rst_18 == chip_19 && err_14 == sig_2 ;endproperty \n property name; @(posedge cpu_clock_1) (  rst_12  != rx_7 ) &&  (  chip_11  || chip_9  && reg_8  || clk_3 ) &&  (  core_3 ) |-> core_8 == rx_10 && data_8 == fsm_160 && data_20 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "if (  sig_20  && rst_18 ) begin \n    rx_15 <= rst_12;\n    if ( chip_1  || sig_12  != rst_5  && cfg_5 ) begin\n        chip_7 = hw_5;\n    end\n        if ( hw_15  || reg_1  && tx_19  || tx_9 ) begin\n            core_18 = err_4;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_7) (  sig_20  && rst_18 ) |-> rx_15 == rst_12 ;endproperty \n property name; @(negedge mem_clock_7) (  sig_20  && rst_18 ) &&  (  chip_1  || sig_12  != rst_5  && cfg_5 ) |-> chip_7 == hw_5 ;endproperty \n property name; @(negedge mem_clock_7) (  sig_20  && rst_18 ) &&  (  chip_1  || sig_12  != rst_5  && cfg_5 ) &&  (  hw_15  || reg_1  && tx_19  || tx_9 ) |-> core_18 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_7"
    },
    {
        "Code": "if (  auth_12  || rx_7  != tx_4 ) begin \n    chip_13 = data_8;\n    core_3 = reg_2;\n    if ( tx_118  != reg_14  || clk_15  != sig_5 ) begin\n        rx_125 <= err_18;\n        rx_20 <= err_8;\n    end\n        if ( data_14  && err_15 ) begin\n            err_50 <= rx_11;\n            auth_14 = fsm_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_14) (  auth_12  || rx_7  != tx_4 ) |-> chip_13 == data_8 && core_3 == reg_2 ;endproperty \n property name; @(posedge clk_signal_14) (  auth_12  || rx_7  != tx_4 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) |-> rx_125 == err_18 && rx_20 == err_8 ;endproperty \n property name; @(posedge clk_signal_14) (  auth_12  || rx_7  != tx_4 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) &&  (  data_14  && err_15 ) |-> err_50 == rx_11 && auth_14 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_14"
    },
    {
        "Code": "if (  !core_2 ) begin \n    reg_19 <= cfg_8;\n    fsm_19 <= fsm_16;\n    if ( data_19  != err_19 ) begin\n        tx_3 <= fsm_3;\n        chip_16 = hw_10;\n    end\n        if ( tx_17  || tx_11  != sig_17  || sig_3 ) begin\n            core_10 <= sig_15;\n            fsm_5 <= err_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_9) (  !core_2 ) |-> reg_19 == cfg_8 && fsm_19 == fsm_16 ;endproperty \n property name; @(negedge clock_ctrl_9) (  !core_2 ) &&  (  data_19  != err_19 ) |-> tx_3 == fsm_3 && chip_16 == hw_10 ;endproperty \n property name; @(negedge clock_ctrl_9) (  !core_2 ) &&  (  data_19  != err_19 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) |-> core_10 == sig_15 && fsm_5 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "if (  hw_19 ) begin \n    core_7 <= tx_5;\n    rst_20 = sig_6;\n    if ( rst_17  || tx_17  && chip_2 ) begin\n        fsm_7 <= err_6;\n        fsm_10 <= err_15;\n    end\n        if ( hw_9  && hw_18  || auth_118 ) begin\n            sig_63 <= core_13;\n            tx_1010 <= data_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_7) (  hw_19 ) |-> core_7 == tx_5 && rst_20 == sig_6 ;endproperty \n property name; @(posedge clock_ctrl_7) (  hw_19 ) &&  (  rst_17  || tx_17  && chip_2 ) |-> fsm_7 == err_6 && fsm_10 == err_15 ;endproperty \n property name; @(posedge clock_ctrl_7) (  hw_19 ) &&  (  rst_17  || tx_17  && chip_2 ) &&  (  hw_9  && hw_18  || auth_118 ) |-> sig_63 == core_13 && tx_1010 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_7"
    },
    {
        "Code": "if (  auth_114  != data_117  && sig_114  || clk_112 ) begin \n    fsm_4 <= cfg_9;\n    if ( reg_5 ) begin\n        cfg_2 <= chip_15;\n    end\n        if ( clk_8  && clk_7 ) begin\n            tx_1010 <= sig_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_2) (  auth_114  != data_117  && sig_114  || clk_112 ) |-> fsm_4 == cfg_9 ;endproperty \n property name; @(posedge clk_enable_2) (  auth_114  != data_117  && sig_114  || clk_112 ) &&  (  reg_5 ) |-> cfg_2 == chip_15 ;endproperty \n property name; @(posedge clk_enable_2) (  auth_114  != data_117  && sig_114  || clk_112 ) &&  (  reg_5 ) &&  (  clk_8  && clk_7 ) |-> tx_1010 == sig_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "if (  core_2  != rst_39  || tx_33 ) begin \n    err_14 = fsm_10;\n    if ( chip_3  != err_12  || hw_10  || chip_8 ) begin\n        chip_9 <= fsm_5;\n    end\n        if ( rst_2  != cfg_18  || fsm_6 ) begin\n            chip_4 <= sig_1;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  core_2  != rst_39  || tx_33 ) |-> err_14 == fsm_10 ;endproperty \n property name; @(posedge clock_ctrl_8) (  core_2  != rst_39  || tx_33 ) &&  (  chip_3  != err_12  || hw_10  || chip_8 ) |-> chip_9 == fsm_5 ;endproperty \n property name; @(posedge clock_ctrl_8) (  core_2  != rst_39  || tx_33 ) &&  (  chip_3  != err_12  || hw_10  || chip_8 ) &&  (  rst_2  != cfg_18  || fsm_6 ) |-> chip_4 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  hw_8 ) begin \n    rst_10 = err_12;\n    data_3 = err_14;\n    if ( tx_2 ) begin\n        chip_12 = rst_3;\n        fsm_18 <= rst_15;\n    end\n        if ( auth_15  != core_3 ) begin\n            fsm_12 <= clk_14;\n            data_203 = sig_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_7) (  hw_8 ) |-> rst_10 == err_12 && data_3 == err_14 ;endproperty \n property name; @(posedge clk_in_7) (  hw_8 ) &&  (  tx_2 ) |-> chip_12 == rst_3 && fsm_18 == rst_15 ;endproperty \n property name; @(posedge clk_in_7) (  hw_8 ) &&  (  tx_2 ) &&  (  auth_15  != core_3 ) |-> fsm_12 == clk_14 && data_203 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "if (  rst_18  != data_8 ) begin \n    cfg_7 = rx_13;\n    if ( core_14  && cfg_9  != chip_15 ) begin\n        sig_12 = fsm_8;\n    end\n        if ( tx_12  && reg_9 ) begin\n            rst_11 = cfg_13;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  rst_18  != data_8 ) |-> cfg_7 == rx_13 ;endproperty \n property name; @(negedge async_clk_16) (  rst_18  != data_8 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> sig_12 == fsm_8 ;endproperty \n property name; @(negedge async_clk_16) (  rst_18  != data_8 ) &&  (  core_14  && cfg_9  != chip_15 ) &&  (  tx_12  && reg_9 ) |-> rst_11 == cfg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  cfg_13  || hw_6  || data_16  && fsm_10 ) begin \n    rx_1 <= clk_4;\n    cfg_19 = hw_15;\n    if ( hw_4  && cfg_1  || core_8  && hw_18 ) begin\n        reg_7 = fsm_19;\n        clk_62 <= hw_8;\n    end\n        if ( rx_13 ) begin\n            hw_11 <= hw_25;\n            fsm_116 <= cfg_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_3) (  cfg_13  || hw_6  || data_16  && fsm_10 ) |-> rx_1 == clk_4 && cfg_19 == hw_15 ;endproperty \n property name; @(negedge clk_osc_3) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) |-> reg_7 == fsm_19 && clk_62 == hw_8 ;endproperty \n property name; @(negedge clk_osc_3) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) &&  (  rx_13 ) |-> hw_11 == hw_25 && fsm_116 == cfg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_3"
    },
    {
        "Code": "if (  reg_4  != tx_4 ) begin \n    rst_4 <= data_4;\n    if ( reg_8  || tx_13 ) begin\n        chip_11 = reg_11;\n    end\n        if ( hw_15  || fsm_8 ) begin\n            cfg_12 <= chip_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_19) (  reg_4  != tx_4 ) |-> rst_4 == data_4 ;endproperty \n property name; @(negedge clock_source_19) (  reg_4  != tx_4 ) &&  (  reg_8  || tx_13 ) |-> chip_11 == reg_11 ;endproperty \n property name; @(negedge clock_source_19) (  reg_4  != tx_4 ) &&  (  reg_8  || tx_13 ) &&  (  hw_15  || fsm_8 ) |-> cfg_12 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "if (  chip_10  && cfg_14  || rx_9  || reg_11 ) begin \n    err_60 = sig_18;\n    err_19 = sig_8;\n    if ( err_18 ) begin\n        sig_13 = err_4;\n        core_18 <= tx_20;\n    end\n        if ( rst_6  || chip_14  || hw_8  && clk_9 ) begin\n            sig_1 <= sig_12;\n            reg_118 = core_5;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_11) (  chip_10  && cfg_14  || rx_9  || reg_11 ) |-> err_60 == sig_18 && err_19 == sig_8 ;endproperty \n property name; @(negedge core_clock_11) (  chip_10  && cfg_14  || rx_9  || reg_11 ) &&  (  err_18 ) |-> sig_13 == err_4 && core_18 == tx_20 ;endproperty \n property name; @(negedge core_clock_11) (  chip_10  && cfg_14  || rx_9  || reg_11 ) &&  (  err_18 ) &&  (  rst_6  || chip_14  || hw_8  && clk_9 ) |-> sig_1 == sig_12 && reg_118 == core_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_11"
    },
    {
        "Code": "if (  hw_12  != sig_9 ) begin \n    err_3 = rx_3;\n    rx_1 <= cfg_15;\n    if ( fsm_3  || clk_13  || err_6 ) begin\n        auth_13 = fsm_11;\n        rx_5 <= data_3;\n    end\n        if ( rst_80  || clk_3 ) begin\n            data_3 = data_17;\n            chip_96 = data_1;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_12) (  hw_12  != sig_9 ) |-> err_3 == rx_3 && rx_1 == cfg_15 ;endproperty \n property name; @(posedge cpu_clock_12) (  hw_12  != sig_9 ) &&  (  fsm_3  || clk_13  || err_6 ) |-> auth_13 == fsm_11 && rx_5 == data_3 ;endproperty \n property name; @(posedge cpu_clock_12) (  hw_12  != sig_9 ) &&  (  fsm_3  || clk_13  || err_6 ) &&  (  rst_80  || clk_3 ) |-> data_3 == data_17 && chip_96 == data_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "if (  rx_2  != data_14  && clk_17 ) begin \n    rx_114 <= cfg_4;\n    if ( sig_175  && sig_6 ) begin\n        tx_114 <= sig_5;\n    end\n        if ( data_5  && tx_3  && tx_13 ) begin\n            fsm_115 = err_2;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_13) (  rx_2  != data_14  && clk_17 ) |-> rx_114 == cfg_4 ;endproperty \n property name; @(posedge bus_clock_13) (  rx_2  != data_14  && clk_17 ) &&  (  sig_175  && sig_6 ) |-> tx_114 == sig_5 ;endproperty \n property name; @(posedge bus_clock_13) (  rx_2  != data_14  && clk_17 ) &&  (  sig_175  && sig_6 ) &&  (  data_5  && tx_3  && tx_13 ) |-> fsm_115 == err_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_13"
    },
    {
        "Code": "if (  rx_5 ) begin \n    auth_16 <= core_1;\n    rx_19 = fsm_15;\n    clk_5 <= reg_8;\n    if ( err_20  || sig_1717 ) begin\n        sig_12 <= err_5;\n        data_15 = rst_6;\n        data_178 <= cfg_18;\n    end\n        if ( sig_4  || rst_17  || data_3  && tx_12 ) begin\n            tx_112 <= rx_20;\n            clk_6 = sig_12;\n            data_17 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_11) (  rx_5 ) |-> auth_16 == core_1 && rx_19 == fsm_15 && clk_5 == reg_8 ;endproperty \n property name; @(negedge clk_in_11) (  rx_5 ) &&  (  err_20  || sig_1717 ) |-> sig_12 == err_5 && data_15 == rst_6 && data_178 == cfg_18 ;endproperty \n property name; @(negedge clk_in_11) (  rx_5 ) &&  (  err_20  || sig_1717 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) |-> tx_112 == rx_20 && clk_6 == sig_12 && data_17 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_11"
    },
    {
        "Code": "if (  chip_13  || reg_5  != tx_10  && rst_20 ) begin \n    reg_12 <= rst_19;\n    err_6 <= rst_19;\n    rx_125 <= chip_207;\n    if ( cfg_4  || rx_18  && cfg_10 ) begin\n        clk_17 = auth_11;\n        reg_15 = core_20;\n        cfg_7 <= rx_3;\n    end\n        if ( chip_2  != auth_10  && auth_17 ) begin\n            chip_14 <= data_12;\n            err_9 = tx_2;\n            fsm_112 <= err_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_17) (  chip_13  || reg_5  != tx_10  && rst_20 ) |-> reg_12 == rst_19 && err_6 == rst_19 && rx_125 == chip_207 ;endproperty \n property name; @(posedge clk_osc_17) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  cfg_4  || rx_18  && cfg_10 ) |-> clk_17 == auth_11 && reg_15 == core_20 && cfg_7 == rx_3 ;endproperty \n property name; @(posedge clk_osc_17) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  cfg_4  || rx_18  && cfg_10 ) &&  (  chip_2  != auth_10  && auth_17 ) |-> chip_14 == data_12 && err_9 == tx_2 && fsm_112 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "if (  rx_8  && auth_1  || err_17  != fsm_14 ) begin \n    chip_14 = hw_8;\n    if ( err_7  || cfg_19  || sig_10 ) begin\n        sig_1 = err_11;\n    end\n        if ( hw_7  != sig_13  || core_13 ) begin\n            chip_16 = sig_12;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_12) (  rx_8  && auth_1  || err_17  != fsm_14 ) |-> chip_14 == hw_8 ;endproperty \n property name; @(negedge mem_clock_12) (  rx_8  && auth_1  || err_17  != fsm_14 ) &&  (  err_7  || cfg_19  || sig_10 ) |-> sig_1 == err_11 ;endproperty \n property name; @(negedge mem_clock_12) (  rx_8  && auth_1  || err_17  != fsm_14 ) &&  (  err_7  || cfg_19  || sig_10 ) &&  (  hw_7  != sig_13  || core_13 ) |-> chip_16 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_12"
    },
    {
        "Code": "if (  clk_16 ) begin \n    fsm_3 = reg_11;\n    auth_5 = data_8;\n    rst_154 <= clk_16;\n    if ( rst_19  != rx_6 ) begin\n        chip_8 = reg_11;\n        fsm_42 = data_3;\n        rx_5 = tx_6;\n    end\n        if ( tx_5 ) begin\n            tx_4 = cfg_11;\n            auth_16 <= core_90;\n            data_185 <= fsm_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_14) (  clk_16 ) |-> fsm_3 == reg_11 && auth_5 == data_8 && rst_154 == clk_16 ;endproperty \n property name; @(negedge clock_ctrl_14) (  clk_16 ) &&  (  rst_19  != rx_6 ) |-> chip_8 == reg_11 && fsm_42 == data_3 && rx_5 == tx_6 ;endproperty \n property name; @(negedge clock_ctrl_14) (  clk_16 ) &&  (  rst_19  != rx_6 ) &&  (  tx_5 ) |-> tx_4 == cfg_11 && auth_16 == core_90 && data_185 == fsm_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "if (  rst_13  != auth_12 ) begin \n    chip_2 <= core_10;\n    if ( chip_16  && data_11  || auth_5  != core_10 ) begin\n        err_50 <= reg_17;\n    end\n        if ( err_20  || sig_1717 ) begin\n            rst_16 = sig_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_13) (  rst_13  != auth_12 ) |-> chip_2 == core_10 ;endproperty \n property name; @(negedge clk_out_13) (  rst_13  != auth_12 ) &&  (  chip_16  && data_11  || auth_5  != core_10 ) |-> err_50 == reg_17 ;endproperty \n property name; @(negedge clk_out_13) (  rst_13  != auth_12 ) &&  (  chip_16  && data_11  || auth_5  != core_10 ) &&  (  err_20  || sig_1717 ) |-> rst_16 == sig_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_13"
    },
    {
        "Code": "if (  tx_12 ) begin \n    auth_204 = sig_4;\n    clk_17 <= fsm_20;\n    if ( core_6 ) begin\n        tx_117 <= clk_20;\n        hw_13 = fsm_19;\n    end\n        if ( auth_13  && err_5  && clk_6 ) begin\n            core_6 <= clk_12;\n            clk_118 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_3) (  tx_12 ) |-> auth_204 == sig_4 && clk_17 == fsm_20 ;endproperty \n property name; @(negedge cpu_clock_3) (  tx_12 ) &&  (  core_6 ) |-> tx_117 == clk_20 && hw_13 == fsm_19 ;endproperty \n property name; @(negedge cpu_clock_3) (  tx_12 ) &&  (  core_6 ) &&  (  auth_13  && err_5  && clk_6 ) |-> core_6 == clk_12 && clk_118 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "if (  auth_10 ) begin \n    core_8 <= fsm_7;\n    clk_15 <= err_10;\n    if ( rst_20  != fsm_114  && fsm_13  != cfg_5 ) begin\n        hw_3 = cfg_10;\n        clk_62 <= clk_3;\n    end\n        if ( rx_1  != cfg_19  || err_20  || sig_13 ) begin\n            chip_15 <= cfg_8;\n            fsm_12 = fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_5) (  auth_10 ) |-> core_8 == fsm_7 && clk_15 == err_10 ;endproperty \n property name; @(negedge bus_clock_5) (  auth_10 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) |-> hw_3 == cfg_10 && clk_62 == clk_3 ;endproperty \n property name; @(negedge bus_clock_5) (  auth_10 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) &&  (  rx_1  != cfg_19  || err_20  || sig_13 ) |-> chip_15 == cfg_8 && fsm_12 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_5"
    },
    {
        "Code": "if (  cfg_1  || reg_5  || core_16 ) begin \n    sig_13 <= clk_19;\n    if ( reg_8  || tx_9 ) begin\n        auth_204 = chip_9;\n    end\n        if ( cfg_17 ) begin\n            tx_46 = clk_20;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_10) (  cfg_1  || reg_5  || core_16 ) |-> sig_13 == clk_19 ;endproperty \n property name; @(negedge bus_clock_10) (  cfg_1  || reg_5  || core_16 ) &&  (  reg_8  || tx_9 ) |-> auth_204 == chip_9 ;endproperty \n property name; @(negedge bus_clock_10) (  cfg_1  || reg_5  || core_16 ) &&  (  reg_8  || tx_9 ) &&  (  cfg_17 ) |-> tx_46 == clk_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "if (  data_18 ) begin \n    core_16 = chip_13;\n    clk_7 <= sig_2;\n    if ( err_2  != data_12  && rst_12 ) begin\n        chip_2 = reg_14;\n        fsm_116 = core_2;\n    end\n        if ( reg_7  != fsm_4  || sig_20  != err_2 ) begin\n            hw_9 <= core_17;\n            fsm_100 = cfg_9;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_12) (  data_18 ) |-> core_16 == chip_13 && clk_7 == sig_2 ;endproperty \n property name; @(negedge pll_clk_12) (  data_18 ) &&  (  err_2  != data_12  && rst_12 ) |-> chip_2 == reg_14 && fsm_116 == core_2 ;endproperty \n property name; @(negedge pll_clk_12) (  data_18 ) &&  (  err_2  != data_12  && rst_12 ) &&  (  reg_7  != fsm_4  || sig_20  != err_2 ) |-> hw_9 == core_17 && fsm_100 == cfg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "if (  clk_18  && reg_11 ) begin \n    core_147 = err_18;\n    if ( tx_17  || tx_11  != sig_17  || sig_3 ) begin\n        cfg_11 = clk_14;\n    end\n        if ( hw_11  && sig_8  && clk_1  || data_20 ) begin\n            core_37 = tx_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_14) (  clk_18  && reg_11 ) |-> core_147 == err_18 ;endproperty \n property name; @(negedge clk_signal_14) (  clk_18  && reg_11 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) |-> cfg_11 == clk_14 ;endproperty \n property name; @(negedge clk_signal_14) (  clk_18  && reg_11 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) &&  (  hw_11  && sig_8  && clk_1  || data_20 ) |-> core_37 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_14"
    },
    {
        "Code": "if (  data_8  != clk_18 ) begin \n    hw_4 <= auth_11;\n    err_5 = clk_4;\n    if ( rx_6  || cfg_2 ) begin\n        data_1 <= cfg_5;\n        core_3 <= hw_1;\n    end\n        if ( reg_7  != err_17 ) begin\n            data_17 = tx_11;\n            rst_116 <= err_190;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_8) (  data_8  != clk_18 ) |-> hw_4 == auth_11 && err_5 == clk_4 ;endproperty \n property name; @(negedge fast_clk_8) (  data_8  != clk_18 ) &&  (  rx_6  || cfg_2 ) |-> data_1 == cfg_5 && core_3 == hw_1 ;endproperty \n property name; @(negedge fast_clk_8) (  data_8  != clk_18 ) &&  (  rx_6  || cfg_2 ) &&  (  reg_7  != err_17 ) |-> data_17 == tx_11 && rst_116 == err_190 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "if (  cfg_2  && data_20  || clk_11  || data_10 ) begin \n    data_11 = rx_3;\n    sig_10 <= clk_20;\n    if ( clk_4  && tx_11  && fsm_3  && clk_14 ) begin\n        cfg_52 = clk_1;\n        auth_17 = cfg_13;\n    end\n        if ( rst_16  || core_11  || err_2 ) begin\n            fsm_2 = err_14;\n            rx_9 = tx_17;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_11) (  cfg_2  && data_20  || clk_11  || data_10 ) |-> data_11 == rx_3 && sig_10 == clk_20 ;endproperty \n property name; @(negedge async_clk_11) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  clk_4  && tx_11  && fsm_3  && clk_14 ) |-> cfg_52 == clk_1 && auth_17 == cfg_13 ;endproperty \n property name; @(negedge async_clk_11) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  clk_4  && tx_11  && fsm_3  && clk_14 ) &&  (  rst_16  || core_11  || err_2 ) |-> fsm_2 == err_14 && rx_9 == tx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "if (  tx_2  != err_12  && hw_2 ) begin \n    fsm_11 <= clk_7;\n    clk_13 <= auth_12;\n    if ( clk_2 ) begin\n        sig_19 <= tx_5;\n        reg_58 = rst_174;\n    end\n        if ( chip_4  || fsm_11  || tx_111  || cfg_11 ) begin\n            err_195 <= chip_12;\n            chip_96 <= data_17;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_10) (  tx_2  != err_12  && hw_2 ) |-> fsm_11 == clk_7 && clk_13 == auth_12 ;endproperty \n property name; @(posedge clock_source_10) (  tx_2  != err_12  && hw_2 ) &&  (  clk_2 ) |-> sig_19 == tx_5 && reg_58 == rst_174 ;endproperty \n property name; @(posedge clock_source_10) (  tx_2  != err_12  && hw_2 ) &&  (  clk_2 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) |-> err_195 == chip_12 && chip_96 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_10"
    },
    {
        "Code": "if (  hw_8  != rst_19  || data_11  && clk_7 ) begin \n    chip_7 = fsm_17;\n    rst_5 <= clk_8;\n    rst_138 = clk_16;\n    if ( sig_20  != auth_18 ) begin\n        sig_63 = cfg_4;\n        cfg_5 = hw_6;\n        rx_12 <= cfg_4;\n    end\n        if ( clk_8  && rst_15  && clk_12 ) begin\n            tx_15 = data_8;\n            reg_118 = clk_11;\n            reg_19 = chip_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_6) (  hw_8  != rst_19  || data_11  && clk_7 ) |-> chip_7 == fsm_17 && rst_5 == clk_8 && rst_138 == clk_16 ;endproperty \n property name; @(negedge clk_gen_6) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  sig_20  != auth_18 ) |-> sig_63 == cfg_4 && cfg_5 == hw_6 && rx_12 == cfg_4 ;endproperty \n property name; @(negedge clk_gen_6) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  sig_20  != auth_18 ) &&  (  clk_8  && rst_15  && clk_12 ) |-> tx_15 == data_8 && reg_118 == clk_11 && reg_19 == chip_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "if (  cfg_14  != err_14 ) begin \n    rst_4 <= clk_14;\n    rst_120 = sig_6;\n    if ( cfg_4  || rx_114  && cfg_10 ) begin\n        sig_6 <= hw_20;\n        rx_2 <= core_10;\n    end\n        if ( core_14  && cfg_9  != chip_15 ) begin\n            fsm_116 = auth_19;\n            chip_110 <= hw_16;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_2) (  cfg_14  != err_14 ) |-> rst_4 == clk_14 && rst_120 == sig_6 ;endproperty \n property name; @(posedge pll_clk_2) (  cfg_14  != err_14 ) &&  (  cfg_4  || rx_114  && cfg_10 ) |-> sig_6 == hw_20 && rx_2 == core_10 ;endproperty \n property name; @(posedge pll_clk_2) (  cfg_14  != err_14 ) &&  (  cfg_4  || rx_114  && cfg_10 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> fsm_116 == auth_19 && chip_110 == hw_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "if (  reg_1  != tx_7 ) begin \n    auth_114 = chip_15;\n    fsm_11 <= rst_10;\n    data_16 = sig_20;\n    if ( rst_14  != chip_1 ) begin\n        reg_15 <= cfg_20;\n        auth_1 <= tx_12;\n        clk_10 <= err_10;\n    end\n        if ( data_3  || fsm_33  != err_3  || rx_37 ) begin\n            reg_13 = cfg_19;\n            err_19 <= data_3;\n            auth_19 = clk_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_4) (  reg_1  != tx_7 ) |-> auth_114 == chip_15 && fsm_11 == rst_10 && data_16 == sig_20 ;endproperty \n property name; @(posedge clk_osc_4) (  reg_1  != tx_7 ) &&  (  rst_14  != chip_1 ) |-> reg_15 == cfg_20 && auth_1 == tx_12 && clk_10 == err_10 ;endproperty \n property name; @(posedge clk_osc_4) (  reg_1  != tx_7 ) &&  (  rst_14  != chip_1 ) &&  (  data_3  || fsm_33  != err_3  || rx_37 ) |-> reg_13 == cfg_19 && err_19 == data_3 && auth_19 == clk_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_4"
    },
    {
        "Code": "if (  core_15  || rst_13 ) begin \n    core_7 <= auth_12;\n    rst_5 <= auth_3;\n    if ( tx_16  || auth_5 ) begin\n        auth_204 <= fsm_110;\n        rx_17 <= core_8;\n    end\n        if ( tx_12  && reg_9 ) begin\n            core_15 <= rst_15;\n            clk_5 = core_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_7) (  core_15  || rst_13 ) |-> core_7 == auth_12 && rst_5 == auth_3 ;endproperty \n property name; @(posedge clk_in_7) (  core_15  || rst_13 ) &&  (  tx_16  || auth_5 ) |-> auth_204 == fsm_110 && rx_17 == core_8 ;endproperty \n property name; @(posedge clk_in_7) (  core_15  || rst_13 ) &&  (  tx_16  || auth_5 ) &&  (  tx_12  && reg_9 ) |-> core_15 == rst_15 && clk_5 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "if (  reg_4  != tx_4 ) begin \n    core_147 <= chip_17;\n    data_8 = tx_16;\n    chip_7 <= reg_12;\n    if ( chip_3  != sig_19  || auth_4  != fsm_1 ) begin\n        rst_1 = core_10;\n        rx_3 = sig_4;\n        chip_13 <= sig_6;\n    end\n        if ( chip_15  && auth_20 ) begin\n            rx_1 = clk_16;\n            data_4 <= reg_12;\n            clk_5 <= err_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_6) (  reg_4  != tx_4 ) |-> core_147 == chip_17 && data_8 == tx_16 && chip_7 == reg_12 ;endproperty \n property name; @(negedge clk_signal_6) (  reg_4  != tx_4 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) |-> rst_1 == core_10 && rx_3 == sig_4 && chip_13 == sig_6 ;endproperty \n property name; @(negedge clk_signal_6) (  reg_4  != tx_4 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) &&  (  chip_15  && auth_20 ) |-> rx_1 == clk_16 && data_4 == reg_12 && clk_5 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_6"
    },
    {
        "Code": "if (  err_95 ) begin \n    rx_3 = err_8;\n    chip_2 <= rst_12;\n    chip_6 <= chip_14;\n    if ( chip_7  || chip_3  && auth_12 ) begin\n        sig_63 <= reg_8;\n        data_11 = core_19;\n        cfg_105 <= chip_7;\n    end\n        if ( rst_10  != data_8  || sig_20  != rst_9 ) begin\n            hw_38 <= rst_4;\n            rst_14 <= fsm_20;\n            reg_14 = reg_16;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  err_95 ) |-> rx_3 == err_8 && chip_2 == rst_12 && chip_6 == chip_14 ;endproperty \n property name; @(posedge clock_ctrl_8) (  err_95 ) &&  (  chip_7  || chip_3  && auth_12 ) |-> sig_63 == reg_8 && data_11 == core_19 && cfg_105 == chip_7 ;endproperty \n property name; @(posedge clock_ctrl_8) (  err_95 ) &&  (  chip_7  || chip_3  && auth_12 ) &&  (  rst_10  != data_8  || sig_20  != rst_9 ) |-> hw_38 == rst_4 && rst_14 == fsm_20 && reg_14 == reg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  tx_8  || auth_8 ) begin \n    cfg_9 = fsm_5;\n    clk_14 = tx_7;\n    if ( chip_8 ) begin\n        hw_17 <= rst_7;\n        tx_12 <= rst_20;\n    end\n        if ( rst_19 ) begin\n            reg_36 <= reg_4;\n            cfg_15 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_15) (  tx_8  || auth_8 ) |-> cfg_9 == fsm_5 && clk_14 == tx_7 ;endproperty \n property name; @(posedge fast_clk_15) (  tx_8  || auth_8 ) &&  (  chip_8 ) |-> hw_17 == rst_7 && tx_12 == rst_20 ;endproperty \n property name; @(posedge fast_clk_15) (  tx_8  || auth_8 ) &&  (  chip_8 ) &&  (  rst_19 ) |-> reg_36 == reg_4 && cfg_15 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_15"
    },
    {
        "Code": "if (  chip_14  || clk_16 ) begin \n    rst_15 = fsm_117;\n    rst_154 <= err_20;\n    if ( clk_8  && clk_7 ) begin\n        fsm_17 = chip_6;\n        err_3 = fsm_17;\n    end\n        if ( sig_20  != auth_18 ) begin\n            fsm_1 = reg_6;\n            auth_2 = hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_11) (  chip_14  || clk_16 ) |-> rst_15 == fsm_117 && rst_154 == err_20 ;endproperty \n property name; @(negedge clk_reset_11) (  chip_14  || clk_16 ) &&  (  clk_8  && clk_7 ) |-> fsm_17 == chip_6 && err_3 == fsm_17 ;endproperty \n property name; @(negedge clk_reset_11) (  chip_14  || clk_16 ) &&  (  clk_8  && clk_7 ) &&  (  sig_20  != auth_18 ) |-> fsm_1 == reg_6 && auth_2 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_11"
    },
    {
        "Code": "if (  chip_13  || err_20  != auth_4  || clk_13 ) begin \n    rx_11 <= fsm_2;\n    if ( rst_1  || sig_11  && data_20 ) begin\n        rst_6 <= err_14;\n    end\n        if ( err_19  || fsm_13  != sig_6  || rst_5 ) begin\n            rx_15 <= chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_6) (  chip_13  || err_20  != auth_4  || clk_13 ) |-> rx_11 == fsm_2 ;endproperty \n property name; @(negedge clk_reset_6) (  chip_13  || err_20  != auth_4  || clk_13 ) &&  (  rst_1  || sig_11  && data_20 ) |-> rst_6 == err_14 ;endproperty \n property name; @(negedge clk_reset_6) (  chip_13  || err_20  != auth_4  || clk_13 ) &&  (  rst_1  || sig_11  && data_20 ) &&  (  err_19  || fsm_13  != sig_6  || rst_5 ) |-> rx_15 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_6"
    },
    {
        "Code": "if (  cfg_13  != rst_4  || reg_6 ) begin \n    cfg_4 = tx_8;\n    auth_13 = reg_5;\n    if ( err_6  || clk_17 ) begin\n        auth_6 <= core_7;\n        err_7 = rx_15;\n    end\n        if ( sig_2 ) begin\n            hw_20 <= rx_6;\n            data_8 <= chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_8) (  cfg_13  != rst_4  || reg_6 ) |-> cfg_4 == tx_8 && auth_13 == reg_5 ;endproperty \n property name; @(negedge cpu_clock_8) (  cfg_13  != rst_4  || reg_6 ) &&  (  err_6  || clk_17 ) |-> auth_6 == core_7 && err_7 == rx_15 ;endproperty \n property name; @(negedge cpu_clock_8) (  cfg_13  != rst_4  || reg_6 ) &&  (  err_6  || clk_17 ) &&  (  sig_2 ) |-> hw_20 == rx_6 && data_8 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_8"
    },
    {
        "Code": "if (  rst_16  && fsm_18 ) begin \n    rst_3 = data_11;\n    data_17 <= chip_12;\n    if ( auth_14 ) begin\n        sig_13 <= hw_15;\n        fsm_10 = clk_2;\n    end\n        if ( rx_1  && chip_11 ) begin\n            err_79 <= fsm_15;\n            tx_114 = sig_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_12) (  rst_16  && fsm_18 ) |-> rst_3 == data_11 && data_17 == chip_12 ;endproperty \n property name; @(posedge clk_osc_12) (  rst_16  && fsm_18 ) &&  (  auth_14 ) |-> sig_13 == hw_15 && fsm_10 == clk_2 ;endproperty \n property name; @(posedge clk_osc_12) (  rst_16  && fsm_18 ) &&  (  auth_14 ) &&  (  rx_1  && chip_11 ) |-> err_79 == fsm_15 && tx_114 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "if (  core_5  || sig_3 ) begin \n    tx_16 <= chip_17;\n    clk_10 = auth_17;\n    sig_172 = cfg_116;\n    if ( cfg_6  != reg_10 ) begin\n        fsm_12 <= err_20;\n        data_17 = cfg_1;\n        auth_19 <= cfg_6;\n    end\n        if ( fsm_7  != reg_17  || err_13 ) begin\n            tx_115 <= err_15;\n            auth_10 <= rst_19;\n            rx_125 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_20) (  core_5  || sig_3 ) |-> tx_16 == chip_17 && clk_10 == auth_17 && sig_172 == cfg_116 ;endproperty \n property name; @(negedge clk_osc_20) (  core_5  || sig_3 ) &&  (  cfg_6  != reg_10 ) |-> fsm_12 == err_20 && data_17 == cfg_1 && auth_19 == cfg_6 ;endproperty \n property name; @(negedge clk_osc_20) (  core_5  || sig_3 ) &&  (  cfg_6  != reg_10 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> tx_115 == err_15 && auth_10 == rst_19 && rx_125 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "if (  err_15 ) begin \n    tx_9 <= reg_19;\n    auth_11 <= rst_6;\n    if ( rst_2  != cfg_58  || fsm_6 ) begin\n        rst_7 <= err_4;\n        cfg_116 <= chip_6;\n    end\n        if ( data_1  != auth_19 ) begin\n            rst_5 <= hw_18;\n            core_1 = reg_11;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_20) (  err_15 ) |-> tx_9 == reg_19 && auth_11 == rst_6 ;endproperty \n property name; @(negedge mem_clock_20) (  err_15 ) &&  (  rst_2  != cfg_58  || fsm_6 ) |-> rst_7 == err_4 && cfg_116 == chip_6 ;endproperty \n property name; @(negedge mem_clock_20) (  err_15 ) &&  (  rst_2  != cfg_58  || fsm_6 ) &&  (  data_1  != auth_19 ) |-> rst_5 == hw_18 && core_1 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_20"
    },
    {
        "Code": "if (  err_17  != cfg_6 ) begin \n    hw_16 <= tx_1;\n    if ( fsm_8  || clk_13  || err_6 ) begin\n        fsm_42 <= err_11;\n    end\n        if ( rst_4  && reg_15 ) begin\n            cfg_10 = rx_13;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_8) (  err_17  != cfg_6 ) |-> hw_16 == tx_1 ;endproperty \n property name; @(negedge cpu_clock_8) (  err_17  != cfg_6 ) &&  (  fsm_8  || clk_13  || err_6 ) |-> fsm_42 == err_11 ;endproperty \n property name; @(negedge cpu_clock_8) (  err_17  != cfg_6 ) &&  (  fsm_8  || clk_13  || err_6 ) &&  (  rst_4  && reg_15 ) |-> cfg_10 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_8"
    },
    {
        "Code": "if (  data_19  != tx_12 ) begin \n    cfg_20 <= rst_19;\n    clk_122 <= rst_5;\n    err_12 = hw_18;\n    if ( rx_7  != clk_9  || clk_1  || hw_2 ) begin\n        reg_15 <= data_3;\n        data_1 = clk_5;\n        cfg_10 = chip_12;\n    end\n        if ( rx_10  || rx_1  != data_10 ) begin\n            hw_9 = chip_11;\n            core_10 <= reg_1;\n            tx_46 = clk_17;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_8) (  data_19  != tx_12 ) |-> cfg_20 == rst_19 && clk_122 == rst_5 && err_12 == hw_18 ;endproperty \n property name; @(posedge cpu_clock_8) (  data_19  != tx_12 ) &&  (  rx_7  != clk_9  || clk_1  || hw_2 ) |-> reg_15 == data_3 && data_1 == clk_5 && cfg_10 == chip_12 ;endproperty \n property name; @(posedge cpu_clock_8) (  data_19  != tx_12 ) &&  (  rx_7  != clk_9  || clk_1  || hw_2 ) &&  (  rx_10  || rx_1  != data_10 ) |-> hw_9 == chip_11 && core_10 == reg_1 && tx_46 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_8"
    },
    {
        "Code": "if (  data_164 ) begin \n    clk_3 = clk_17;\n    auth_17 <= data_12;\n    if ( clk_1  != auth_14 ) begin\n        reg_20 = tx_20;\n        rx_17 = hw_10;\n    end\n        if ( auth_19  != fsm_1  || core_10  || chip_19 ) begin\n            auth_10 = reg_4;\n            data_13 <= err_13;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_4) (  data_164 ) |-> clk_3 == clk_17 && auth_17 == data_12 ;endproperty \n property name; @(posedge fast_clk_4) (  data_164 ) &&  (  clk_1  != auth_14 ) |-> reg_20 == tx_20 && rx_17 == hw_10 ;endproperty \n property name; @(posedge fast_clk_4) (  data_164 ) &&  (  clk_1  != auth_14 ) &&  (  auth_19  != fsm_1  || core_10  || chip_19 ) |-> auth_10 == reg_4 && data_13 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_4"
    },
    {
        "Code": "if (  rst_16 ) begin \n    core_19 = err_14;\n    fsm_9 = cfg_16;\n    if ( rx_7  && err_17  != tx_2  && chip_16 ) begin\n        fsm_19 = auth_16;\n        clk_1 <= cfg_12;\n    end\n        if ( auth_16 ) begin\n            chip_19 <= err_14;\n            sig_17 <= sig_19;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_13) (  rst_16 ) |-> core_19 == err_14 && fsm_9 == cfg_16 ;endproperty \n property name; @(negedge async_clk_13) (  rst_16 ) &&  (  rx_7  && err_17  != tx_2  && chip_16 ) |-> fsm_19 == auth_16 && clk_1 == cfg_12 ;endproperty \n property name; @(negedge async_clk_13) (  rst_16 ) &&  (  rx_7  && err_17  != tx_2  && chip_16 ) &&  (  auth_16 ) |-> chip_19 == err_14 && sig_17 == sig_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "if (  sig_19  != cfg_3  || tx_7 ) begin \n    auth_6 = auth_11;\n    cfg_13 <= reg_8;\n    err_195 <= tx_12;\n    if ( reg_8  || core_13 ) begin\n        core_8 = err_8;\n        hw_17 = clk_10;\n        cfg_183 <= hw_8;\n    end\n        if ( cfg_2  != reg_15  || hw_18  || fsm_16 ) begin\n            core_11 = clk_19;\n            cfg_20 <= auth_12;\n            cfg_76 <= err_12;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_17) (  sig_19  != cfg_3  || tx_7 ) |-> auth_6 == auth_11 && cfg_13 == reg_8 && err_195 == tx_12 ;endproperty \n property name; @(posedge main_clk_17) (  sig_19  != cfg_3  || tx_7 ) &&  (  reg_8  || core_13 ) |-> core_8 == err_8 && hw_17 == clk_10 && cfg_183 == hw_8 ;endproperty \n property name; @(posedge main_clk_17) (  sig_19  != cfg_3  || tx_7 ) &&  (  reg_8  || core_13 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) |-> core_11 == clk_19 && cfg_20 == auth_12 && cfg_76 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_17"
    },
    {
        "Code": "if (  rst_16  && fsm_14  && auth_9 ) begin \n    fsm_12 <= tx_12;\n    reg_4 <= auth_8;\n    if ( chip_22  && clk_5  != hw_26 ) begin\n        reg_12 <= rst_6;\n        rx_2 <= data_18;\n    end\n        if ( fsm_116  != data_9 ) begin\n            rx_11 <= auth_16;\n            fsm_14 = clk_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_10) (  rst_16  && fsm_14  && auth_9 ) |-> fsm_12 == tx_12 && reg_4 == auth_8 ;endproperty \n property name; @(posedge clk_gen_10) (  rst_16  && fsm_14  && auth_9 ) &&  (  chip_22  && clk_5  != hw_26 ) |-> reg_12 == rst_6 && rx_2 == data_18 ;endproperty \n property name; @(posedge clk_gen_10) (  rst_16  && fsm_14  && auth_9 ) &&  (  chip_22  && clk_5  != hw_26 ) &&  (  fsm_116  != data_9 ) |-> rx_11 == auth_16 && fsm_14 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "if (  auth_11  && rx_8 ) begin \n    fsm_100 = sig_9;\n    auth_114 = core_13;\n    if ( rx_13  != data_16 ) begin\n        hw_5 <= rst_14;\n        sig_3 <= fsm_8;\n    end\n        if ( sig_4  != rst_19  || cfg_8  != rx_20 ) begin\n            hw_18 = reg_8;\n            err_6 <= reg_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_13) (  auth_11  && rx_8 ) |-> fsm_100 == sig_9 && auth_114 == core_13 ;endproperty \n property name; @(posedge clk_out_13) (  auth_11  && rx_8 ) &&  (  rx_13  != data_16 ) |-> hw_5 == rst_14 && sig_3 == fsm_8 ;endproperty \n property name; @(posedge clk_out_13) (  auth_11  && rx_8 ) &&  (  rx_13  != data_16 ) &&  (  sig_4  != rst_19  || cfg_8  != rx_20 ) |-> hw_18 == reg_8 && err_6 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_13"
    },
    {
        "Code": "if (  fsm_82  || auth_87 ) begin \n    chip_11 = cfg_2;\n    if ( clk_5  != chip_36  || clk_32 ) begin\n        tx_2 <= err_6;\n    end\n        if ( err_11  && fsm_2  || rst_7 ) begin\n            rx_20 <= core_2;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_13) (  fsm_82  || auth_87 ) |-> chip_11 == cfg_2 ;endproperty \n property name; @(negedge ref_clk_13) (  fsm_82  || auth_87 ) &&  (  clk_5  != chip_36  || clk_32 ) |-> tx_2 == err_6 ;endproperty \n property name; @(negedge ref_clk_13) (  fsm_82  || auth_87 ) &&  (  clk_5  != chip_36  || clk_32 ) &&  (  err_11  && fsm_2  || rst_7 ) |-> rx_20 == core_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_13"
    },
    {
        "Code": "if (  cfg_1  && rst_20 ) begin \n    data_9 = core_1;\n    if ( clk_15  && fsm_13  && rst_5 ) begin\n        auth_18 = data_6;\n    end\n        if ( rst_2  != err_96 ) begin\n            chip_11 = clk_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_17) (  cfg_1  && rst_20 ) |-> data_9 == core_1 ;endproperty \n property name; @(negedge clk_signal_17) (  cfg_1  && rst_20 ) &&  (  clk_15  && fsm_13  && rst_5 ) |-> auth_18 == data_6 ;endproperty \n property name; @(negedge clk_signal_17) (  cfg_1  && rst_20 ) &&  (  clk_15  && fsm_13  && rst_5 ) &&  (  rst_2  != err_96 ) |-> chip_11 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_17"
    },
    {
        "Code": "if (  !cfg_17 ) begin \n    rst_138 <= chip_15;\n    reg_1 = sig_5;\n    if ( sig_14  || rst_17  || data_18  && tx_12 ) begin\n        auth_16 = rst_9;\n        data_5 <= cfg_19;\n    end\n        if ( rst_14 ) begin\n            rx_114 <= clk_14;\n            fsm_3 = fsm_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_1) (  !cfg_17 ) |-> rst_138 == chip_15 && reg_1 == sig_5 ;endproperty \n property name; @(posedge clock_ctrl_1) (  !cfg_17 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) |-> auth_16 == rst_9 && data_5 == cfg_19 ;endproperty \n property name; @(posedge clock_ctrl_1) (  !cfg_17 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) &&  (  rst_14 ) |-> rx_114 == clk_14 && fsm_3 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "if (  auth_20  != core_16  && fsm_10  != tx_6 ) begin \n    hw_196 <= reg_16;\n    if ( data_3  || clk_12 ) begin\n        core_20 = reg_4;\n    end\n        if ( tx_15  != core_14  && rx_12  != cfg_10 ) begin\n            cfg_105 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_7) (  auth_20  != core_16  && fsm_10  != tx_6 ) |-> hw_196 == reg_16 ;endproperty \n property name; @(negedge clk_enable_7) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  data_3  || clk_12 ) |-> core_20 == reg_4 ;endproperty \n property name; @(negedge clk_enable_7) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  data_3  || clk_12 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) |-> cfg_105 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    rx_1 = hw_3;\n    hw_17 <= rx_11;\n    if ( rst_16  && chip_11 ) begin\n        cfg_14 <= fsm_4;\n        data_14 = fsm_15;\n    end\n        if ( tx_18 ) begin\n            auth_1 = hw_10;\n            rst_2 = err_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_6) (  cfg_9 ) |-> rx_1 == hw_3 && hw_17 == rx_11 ;endproperty \n property name; @(negedge clock_ctrl_6) (  cfg_9 ) &&  (  rst_16  && chip_11 ) |-> cfg_14 == fsm_4 && data_14 == fsm_15 ;endproperty \n property name; @(negedge clock_ctrl_6) (  cfg_9 ) &&  (  rst_16  && chip_11 ) &&  (  tx_18 ) |-> auth_1 == hw_10 && rst_2 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_6"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    chip_9 <= tx_3;\n    fsm_7 = data_19;\n    if ( sig_14  || rst_15  || data_3  && tx_12 ) begin\n        rst_9 <= reg_12;\n        chip_15 <= auth_16;\n    end\n        if ( data_1  != auth_14 ) begin\n            chip_7 = rst_14;\n            hw_7 = chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_3) (  cfg_9 ) |-> chip_9 == tx_3 && fsm_7 == data_19 ;endproperty \n property name; @(negedge clock_div_3) (  cfg_9 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) |-> rst_9 == reg_12 && chip_15 == auth_16 ;endproperty \n property name; @(negedge clock_div_3) (  cfg_9 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) &&  (  data_1  != auth_14 ) |-> chip_7 == rst_14 && hw_7 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "if (  cfg_8  || rst_2 ) begin \n    reg_19 <= hw_15;\n    hw_9 = core_9;\n    clk_43 = rx_3;\n    if ( rst_18  && err_13  != chip_7  && hw_7 ) begin\n        clk_118 <= core_16;\n        reg_2 <= chip_17;\n        core_75 <= tx_11;\n    end\n        if ( fsm_8  != reg_3  || chip_4  && clk_13 ) begin\n            data_203 = rst_4;\n            rx_12 <= chip_17;\n            err_6 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_3) (  cfg_8  || rst_2 ) |-> reg_19 == hw_15 && hw_9 == core_9 && clk_43 == rx_3 ;endproperty \n property name; @(negedge clock_div_3) (  cfg_8  || rst_2 ) &&  (  rst_18  && err_13  != chip_7  && hw_7 ) |-> clk_118 == core_16 && reg_2 == chip_17 && core_75 == tx_11 ;endproperty \n property name; @(negedge clock_div_3) (  cfg_8  || rst_2 ) &&  (  rst_18  && err_13  != chip_7  && hw_7 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) |-> data_203 == rst_4 && rx_12 == chip_17 && err_6 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "if (  auth_20  != core_16  && fsm_10  != tx_6 ) begin \n    fsm_18 = err_14;\n    rst_116 <= clk_3;\n    if ( reg_7  != clk_15  || hw_16 ) begin\n        reg_2 = cfg_18;\n        reg_173 = sig_14;\n    end\n        if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n            tx_4 = rst_19;\n            chip_20 <= chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_15) (  auth_20  != core_16  && fsm_10  != tx_6 ) |-> fsm_18 == err_14 && rst_116 == clk_3 ;endproperty \n property name; @(negedge async_clk_15) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  reg_7  != clk_15  || hw_16 ) |-> reg_2 == cfg_18 && reg_173 == sig_14 ;endproperty \n property name; @(negedge async_clk_15) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  reg_7  != clk_15  || hw_16 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> tx_4 == rst_19 && chip_20 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_15"
    },
    {
        "Code": "if (  rx_10  || err_18  || err_7  != err_19 ) begin \n    core_10 <= tx_18;\n    if ( fsm_3 ) begin\n        auth_3 <= rx_14;\n    end\n        if ( clk_9 ) begin\n            tx_2 = err_4;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_18) (  rx_10  || err_18  || err_7  != err_19 ) |-> core_10 == tx_18 ;endproperty \n property name; @(posedge ref_clk_18) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  fsm_3 ) |-> auth_3 == rx_14 ;endproperty \n property name; @(posedge ref_clk_18) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  fsm_3 ) &&  (  clk_9 ) |-> tx_2 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_18"
    },
    {
        "Code": "if (  !tx_15 ) begin \n    reg_12 = core_13;\n    if ( err_20 ) begin\n        core_112 = auth_17;\n    end\n        if ( rst_10  && tx_10  || cfg_12 ) begin\n            core_8 <= reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_19) (  !tx_15 ) |-> reg_12 == core_13 ;endproperty \n property name; @(posedge clock_source_19) (  !tx_15 ) &&  (  err_20 ) |-> core_112 == auth_17 ;endproperty \n property name; @(posedge clock_source_19) (  !tx_15 ) &&  (  err_20 ) &&  (  rst_10  && tx_10  || cfg_12 ) |-> core_8 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "if (  sig_6  && rx_12  || tx_8  && data_12 ) begin \n    rx_15 = reg_4;\n    clk_15 <= core_14;\n    err_5 = tx_4;\n    if ( tx_2  || chip_20  && clk_18  || auth_5 ) begin\n        data_15 = core_11;\n        core_118 = rst_6;\n        hw_11 <= rx_115;\n    end\n        if ( chip_1313 ) begin\n            sig_3 <= tx_2;\n            tx_2 = err_13;\n            fsm_14 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_8) (  sig_6  && rx_12  || tx_8  && data_12 ) |-> rx_15 == reg_4 && clk_15 == core_14 && err_5 == tx_4 ;endproperty \n property name; @(negedge clk_out_8) (  sig_6  && rx_12  || tx_8  && data_12 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) |-> data_15 == core_11 && core_118 == rst_6 && hw_11 == rx_115 ;endproperty \n property name; @(negedge clk_out_8) (  sig_6  && rx_12  || tx_8  && data_12 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) &&  (  chip_1313 ) |-> sig_3 == tx_2 && tx_2 == err_13 && fsm_14 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_8"
    },
    {
        "Code": "if (  rst_9 ) begin \n    auth_9 <= sig_9;\n    rst_9 = core_7;\n    if ( reg_9  != tx_2  && sig_19 ) begin\n        clk_27 <= hw_5;\n        cfg_4 <= chip_17;\n    end\n        if ( clk_3  && err_19  && auth_13 ) begin\n            cfg_183 = sig_12;\n            cfg_10 = rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_3) (  rst_9 ) |-> auth_9 == sig_9 && rst_9 == core_7 ;endproperty \n property name; @(posedge mem_clock_3) (  rst_9 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> clk_27 == hw_5 && cfg_4 == chip_17 ;endproperty \n property name; @(posedge mem_clock_3) (  rst_9 ) &&  (  reg_9  != tx_2  && sig_19 ) &&  (  clk_3  && err_19  && auth_13 ) |-> cfg_183 == sig_12 && cfg_10 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_3"
    },
    {
        "Code": "if (  cfg_3  && fsm_14  || fsm_2 ) begin \n    rst_2 <= reg_9;\n    cfg_1 <= sig_12;\n    chip_110 = auth_4;\n    if ( err_2  != data_12  && rst_12 ) begin\n        chip_1 = data_17;\n        rx_13 = err_1;\n        core_112 = tx_15;\n    end\n        if ( auth_20  || core_20  != fsm_111  && reg_11 ) begin\n            auth_120 <= rx_10;\n            clk_27 = cfg_6;\n            rx_1 = err_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_7) (  cfg_3  && fsm_14  || fsm_2 ) |-> rst_2 == reg_9 && cfg_1 == sig_12 && chip_110 == auth_4 ;endproperty \n property name; @(posedge clk_in_7) (  cfg_3  && fsm_14  || fsm_2 ) &&  (  err_2  != data_12  && rst_12 ) |-> chip_1 == data_17 && rx_13 == err_1 && core_112 == tx_15 ;endproperty \n property name; @(posedge clk_in_7) (  cfg_3  && fsm_14  || fsm_2 ) &&  (  err_2  != data_12  && rst_12 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) |-> auth_120 == rx_10 && clk_27 == cfg_6 && rx_1 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "if (  err_4  || rst_1  != tx_5  && rst_18 ) begin \n    auth_19 <= cfg_16;\n    sig_5 = hw_20;\n    chip_5 <= auth_2;\n    if ( sig_17  != fsm_1  && core_16  != auth_10 ) begin\n        core_17 = cfg_16;\n        err_19 <= rst_8;\n        core_112 <= err_11;\n    end\n        if ( cfg_20  != sig_19  && data_10  || rx_11 ) begin\n            rx_114 <= sig_10;\n            rx_5 = rst_16;\n            reg_19 = rx_20;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_5) (  err_4  || rst_1  != tx_5  && rst_18 ) |-> auth_19 == cfg_16 && sig_5 == hw_20 && chip_5 == auth_2 ;endproperty \n property name; @(posedge clock_div_5) (  err_4  || rst_1  != tx_5  && rst_18 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) |-> core_17 == cfg_16 && err_19 == rst_8 && core_112 == err_11 ;endproperty \n property name; @(posedge clock_div_5) (  err_4  || rst_1  != tx_5  && rst_18 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) &&  (  cfg_20  != sig_19  && data_10  || rx_11 ) |-> rx_114 == sig_10 && rx_5 == rst_16 && reg_19 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_5"
    },
    {
        "Code": "if (  fsm_14  || tx_17  || err_10  || rx_16 ) begin \n    sig_7 = rx_10;\n    if ( clk_1  != auth_14 ) begin\n        chip_96 = tx_6;\n    end\n        if ( data_10  || sig_10  != reg_15  || fsm_15 ) begin\n            sig_32 = err_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_20) (  fsm_14  || tx_17  || err_10  || rx_16 ) |-> sig_7 == rx_10 ;endproperty \n property name; @(negedge clk_signal_20) (  fsm_14  || tx_17  || err_10  || rx_16 ) &&  (  clk_1  != auth_14 ) |-> chip_96 == tx_6 ;endproperty \n property name; @(negedge clk_signal_20) (  fsm_14  || tx_17  || err_10  || rx_16 ) &&  (  clk_1  != auth_14 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) |-> sig_32 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "if (  auth_4  && auth_19 ) begin \n    rst_120 = rst_1;\n    err_6 <= core_6;\n    fsm_11 <= cfg_15;\n    if ( rx_12  != clk_3  && chip_4  || sig_1 ) begin\n        data_9 = rx_2;\n        fsm_8 <= err_14;\n        sig_16 <= hw_6;\n    end\n        if ( core_10 ) begin\n            tx_5 <= reg_4;\n            core_75 <= rst_13;\n            tx_11 = clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_12) (  auth_4  && auth_19 ) |-> rst_120 == rst_1 && err_6 == core_6 && fsm_11 == cfg_15 ;endproperty \n property name; @(negedge bus_clock_12) (  auth_4  && auth_19 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) |-> data_9 == rx_2 && fsm_8 == err_14 && sig_16 == hw_6 ;endproperty \n property name; @(negedge bus_clock_12) (  auth_4  && auth_19 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) &&  (  core_10 ) |-> tx_5 == reg_4 && core_75 == rst_13 && tx_11 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_12"
    },
    {
        "Code": "if (  cfg_16  || chip_20  || clk_10 ) begin \n    hw_7 = core_20;\n    if ( err_184  && cfg_183  != core_9 ) begin\n        data_203 <= reg_16;\n    end\n        if ( fsm_19  != rx_10 ) begin\n            core_10 <= chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_6) (  cfg_16  || chip_20  || clk_10 ) |-> hw_7 == core_20 ;endproperty \n property name; @(posedge clk_enable_6) (  cfg_16  || chip_20  || clk_10 ) &&  (  err_184  && cfg_183  != core_9 ) |-> data_203 == reg_16 ;endproperty \n property name; @(posedge clk_enable_6) (  cfg_16  || chip_20  || clk_10 ) &&  (  err_184  && cfg_183  != core_9 ) &&  (  fsm_19  != rx_10 ) |-> core_10 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_6"
    },
    {
        "Code": "if (  sig_9  != reg_20  && fsm_7  || cfg_2 ) begin \n    core_75 = reg_6;\n    if ( chip_18 ) begin\n        auth_4 <= err_9;\n    end\n        if ( tx_19 ) begin\n            fsm_19 = rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_17) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) |-> core_75 == reg_6 ;endproperty \n property name; @(posedge clock_div_17) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  chip_18 ) |-> auth_4 == err_9 ;endproperty \n property name; @(posedge clock_div_17) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  chip_18 ) &&  (  tx_19 ) |-> fsm_19 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "if (  reg_3  && tx_15  || data_5  && fsm_12 ) begin \n    chip_11 <= auth_20;\n    auth_3 <= auth_2;\n    cfg_76 = auth_17;\n    if ( rx_1 ) begin\n        sig_116 = data_8;\n        err_60 = fsm_117;\n        cfg_17 <= rst_6;\n    end\n        if ( err_6  != core_1  || core_2  && tx_3 ) begin\n            sig_19 <= sig_8;\n            reg_18 = auth_20;\n            clk_62 <= reg_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_10) (  reg_3  && tx_15  || data_5  && fsm_12 ) |-> chip_11 == auth_20 && auth_3 == auth_2 && cfg_76 == auth_17 ;endproperty \n property name; @(negedge clk_out_10) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  rx_1 ) |-> sig_116 == data_8 && err_60 == fsm_117 && cfg_17 == rst_6 ;endproperty \n property name; @(negedge clk_out_10) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  rx_1 ) &&  (  err_6  != core_1  || core_2  && tx_3 ) |-> sig_19 == sig_8 && reg_18 == auth_20 && clk_62 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_10"
    },
    {
        "Code": "if (  rx_14  != tx_16  && fsm_13  || cfg_15 ) begin \n    core_118 = data_18;\n    if ( chip_17 ) begin\n        core_6 = rx_13;\n    end\n        if ( err_9 ) begin\n            err_9 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_4) (  rx_14  != tx_16  && fsm_13  || cfg_15 ) |-> core_118 == data_18 ;endproperty \n property name; @(negedge clock_ctrl_4) (  rx_14  != tx_16  && fsm_13  || cfg_15 ) &&  (  chip_17 ) |-> core_6 == rx_13 ;endproperty \n property name; @(negedge clock_ctrl_4) (  rx_14  != tx_16  && fsm_13  || cfg_15 ) &&  (  chip_17 ) &&  (  err_9 ) |-> err_9 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_4"
    },
    {
        "Code": "if (  data_14 ) begin \n    auth_19 <= err_13;\n    core_12 = sig_2;\n    hw_18 <= rx_17;\n    if ( rx_5  && auth_3  || cfg_1 ) begin\n        rx_114 <= rst_19;\n        sig_12 <= rst_14;\n        tx_17 = fsm_19;\n    end\n        if ( rst_7  != auth_11  || reg_2  != auth_20 ) begin\n            tx_19 <= err_18;\n            rst_52 <= hw_5;\n            core_13 = chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_11) (  data_14 ) |-> auth_19 == err_13 && core_12 == sig_2 && hw_18 == rx_17 ;endproperty \n property name; @(negedge clk_reset_11) (  data_14 ) &&  (  rx_5  && auth_3  || cfg_1 ) |-> rx_114 == rst_19 && sig_12 == rst_14 && tx_17 == fsm_19 ;endproperty \n property name; @(negedge clk_reset_11) (  data_14 ) &&  (  rx_5  && auth_3  || cfg_1 ) &&  (  rst_7  != auth_11  || reg_2  != auth_20 ) |-> tx_19 == err_18 && rst_52 == hw_5 && core_13 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_11"
    },
    {
        "Code": "if (  auth_11  && data_10  && err_6 ) begin \n    rx_19 = hw_19;\n    if ( core_1  != tx_115  && cfg_14 ) begin\n        sig_12 <= tx_20;\n    end\n        if ( rst_18  && err_13  != chip_7  && hw_7 ) begin\n            data_3 = fsm_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_13) (  auth_11  && data_10  && err_6 ) |-> rx_19 == hw_19 ;endproperty \n property name; @(negedge clk_osc_13) (  auth_11  && data_10  && err_6 ) &&  (  core_1  != tx_115  && cfg_14 ) |-> sig_12 == tx_20 ;endproperty \n property name; @(negedge clk_osc_13) (  auth_11  && data_10  && err_6 ) &&  (  core_1  != tx_115  && cfg_14 ) &&  (  rst_18  && err_13  != chip_7  && hw_7 ) |-> data_3 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_13"
    },
    {
        "Code": "if (  fsm_5  || hw_9  || reg_5 ) begin \n    cfg_7 <= tx_8;\n    if ( rx_1  != cfg_19  || err_20  || sig_13 ) begin\n        data_11 <= core_119;\n    end\n        if ( tx_14  || reg_16  || rst_16  || core_11 ) begin\n            reg_118 = chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_14) (  fsm_5  || hw_9  || reg_5 ) |-> cfg_7 == tx_8 ;endproperty \n property name; @(negedge ref_clk_14) (  fsm_5  || hw_9  || reg_5 ) &&  (  rx_1  != cfg_19  || err_20  || sig_13 ) |-> data_11 == core_119 ;endproperty \n property name; @(negedge ref_clk_14) (  fsm_5  || hw_9  || reg_5 ) &&  (  rx_1  != cfg_19  || err_20  || sig_13 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) |-> reg_118 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_14"
    },
    {
        "Code": "if (  rx_8  || hw_2  != tx_15 ) begin \n    fsm_3 = rx_18;\n    if ( tx_4  != cfg_9 ) begin\n        rst_2 = chip_6;\n    end\n        if ( data_12  || core_19 ) begin\n            tx_2 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_15) (  rx_8  || hw_2  != tx_15 ) |-> fsm_3 == rx_18 ;endproperty \n property name; @(posedge main_clk_15) (  rx_8  || hw_2  != tx_15 ) &&  (  tx_4  != cfg_9 ) |-> rst_2 == chip_6 ;endproperty \n property name; @(posedge main_clk_15) (  rx_8  || hw_2  != tx_15 ) &&  (  tx_4  != cfg_9 ) &&  (  data_12  || core_19 ) |-> tx_2 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "if (  cfg_20 ) begin \n    fsm_116 = core_1;\n    rx_9 <= cfg_2;\n    if ( err_6  != core_1  || core_2  && tx_3 ) begin\n        tx_6 = cfg_8;\n        clk_4 = clk_16;\n    end\n        if ( hw_16  || sig_5  != core_12  || chip_6 ) begin\n            core_13 = reg_5;\n            tx_117 <= tx_12;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_10) (  cfg_20 ) |-> fsm_116 == core_1 && rx_9 == cfg_2 ;endproperty \n property name; @(posedge mem_clock_10) (  cfg_20 ) &&  (  err_6  != core_1  || core_2  && tx_3 ) |-> tx_6 == cfg_8 && clk_4 == clk_16 ;endproperty \n property name; @(posedge mem_clock_10) (  cfg_20 ) &&  (  err_6  != core_1  || core_2  && tx_3 ) &&  (  hw_16  || sig_5  != core_12  || chip_6 ) |-> core_13 == reg_5 && tx_117 == tx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "if (  !reg_9 ) begin \n    tx_16 = rst_13;\n    if ( rst_6  && fsm_5 ) begin\n        hw_13 = rx_20;\n    end\n        if ( clk_11  != cfg_14 ) begin\n            chip_10 = err_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_20) (  !reg_9 ) |-> tx_16 == rst_13 ;endproperty \n property name; @(negedge clk_in_20) (  !reg_9 ) &&  (  rst_6  && fsm_5 ) |-> hw_13 == rx_20 ;endproperty \n property name; @(negedge clk_in_20) (  !reg_9 ) &&  (  rst_6  && fsm_5 ) &&  (  clk_11  != cfg_14 ) |-> chip_10 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_20"
    },
    {
        "Code": "if (  hw_3  != cfg_14 ) begin \n    cfg_4 <= reg_14;\n    rx_7 <= data_18;\n    if ( cfg_2  != reg_15  || hw_4  || fsm_17 ) begin\n        chip_4 = tx_6;\n        chip_8 <= sig_9;\n    end\n        if ( err_5  != auth_13 ) begin\n            cfg_13 <= rst_18;\n            sig_18 <= cfg_20;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_16) (  hw_3  != cfg_14 ) |-> cfg_4 == reg_14 && rx_7 == data_18 ;endproperty \n property name; @(posedge main_clk_16) (  hw_3  != cfg_14 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) |-> chip_4 == tx_6 && chip_8 == sig_9 ;endproperty \n property name; @(posedge main_clk_16) (  hw_3  != cfg_14 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) &&  (  err_5  != auth_13 ) |-> cfg_13 == rst_18 && sig_18 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_16"
    },
    {
        "Code": "if (  core_12  && reg_8  != err_18  && fsm_3 ) begin \n    sig_116 <= auth_17;\n    if ( hw_12  && hw_7  && sig_4 ) begin\n        tx_7 <= clk_19;\n    end\n        if ( fsm_13 ) begin\n            fsm_15 <= err_5;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_12) (  core_12  && reg_8  != err_18  && fsm_3 ) |-> sig_116 == auth_17 ;endproperty \n property name; @(posedge clock_ctrl_12) (  core_12  && reg_8  != err_18  && fsm_3 ) &&  (  hw_12  && hw_7  && sig_4 ) |-> tx_7 == clk_19 ;endproperty \n property name; @(posedge clock_ctrl_12) (  core_12  && reg_8  != err_18  && fsm_3 ) &&  (  hw_12  && hw_7  && sig_4 ) &&  (  fsm_13 ) |-> fsm_15 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_12"
    },
    {
        "Code": "if (  reg_7  != rst_16 ) begin \n    reg_6 = core_14;\n    if ( hw_5  || reg_5  || auth_17 ) begin\n        tx_6 <= sig_6;\n    end\n        if ( rst_4  != rst_9  && chip_4 ) begin\n            rx_11 <= cfg_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_11) (  reg_7  != rst_16 ) |-> reg_6 == core_14 ;endproperty \n property name; @(negedge clk_gen_11) (  reg_7  != rst_16 ) &&  (  hw_5  || reg_5  || auth_17 ) |-> tx_6 == sig_6 ;endproperty \n property name; @(negedge clk_gen_11) (  reg_7  != rst_16 ) &&  (  hw_5  || reg_5  || auth_17 ) &&  (  rst_4  != rst_9  && chip_4 ) |-> rx_11 == cfg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "if (  clk_19  && cfg_19  || cfg_3 ) begin \n    rst_19 = clk_15;\n    data_13 = reg_3;\n    data_6 = tx_16;\n    if ( tx_15  != hw_17  || auth_120  && hw_14 ) begin\n        clk_8 <= chip_1;\n        core_19 <= core_7;\n        sig_2 = err_12;\n    end\n        if ( hw_18  != fsm_15  || reg_40  && chip_8 ) begin\n            chip_110 = clk_7;\n            err_195 = rx_13;\n            reg_13 <= reg_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_8) (  clk_19  && cfg_19  || cfg_3 ) |-> rst_19 == clk_15 && data_13 == reg_3 && data_6 == tx_16 ;endproperty \n property name; @(negedge clock_source_8) (  clk_19  && cfg_19  || cfg_3 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) |-> clk_8 == chip_1 && core_19 == core_7 && sig_2 == err_12 ;endproperty \n property name; @(negedge clock_source_8) (  clk_19  && cfg_19  || cfg_3 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) &&  (  hw_18  != fsm_15  || reg_40  && chip_8 ) |-> chip_110 == clk_7 && err_195 == rx_13 && reg_13 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_8"
    },
    {
        "Code": "if (  rx_15  != chip_8  && hw_4 ) begin \n    fsm_12 <= auth_5;\n    if ( fsm_16  != data_9 ) begin\n        rx_13 <= reg_4;\n    end\n        if ( hw_19  && rx_16  != err_14  || err_12 ) begin\n            clk_1 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_16) (  rx_15  != chip_8  && hw_4 ) |-> fsm_12 == auth_5 ;endproperty \n property name; @(posedge bus_clock_16) (  rx_15  != chip_8  && hw_4 ) &&  (  fsm_16  != data_9 ) |-> rx_13 == reg_4 ;endproperty \n property name; @(posedge bus_clock_16) (  rx_15  != chip_8  && hw_4 ) &&  (  fsm_16  != data_9 ) &&  (  hw_19  && rx_16  != err_14  || err_12 ) |-> clk_1 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "if (  reg_19  != auth_18 ) begin \n    auth_5 = clk_10;\n    if ( tx_15  || tx_10 ) begin\n        tx_112 <= core_7;\n    end\n        if ( hw_12  && cfg_18 ) begin\n            rst_9 = sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_10) (  reg_19  != auth_18 ) |-> auth_5 == clk_10 ;endproperty \n property name; @(posedge fast_clk_10) (  reg_19  != auth_18 ) &&  (  tx_15  || tx_10 ) |-> tx_112 == core_7 ;endproperty \n property name; @(posedge fast_clk_10) (  reg_19  != auth_18 ) &&  (  tx_15  || tx_10 ) &&  (  hw_12  && cfg_18 ) |-> rst_9 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_10"
    },
    {
        "Code": "if (  core_18  != auth_9 ) begin \n    chip_79 <= fsm_8;\n    if ( core_11 ) begin\n        fsm_12 = hw_5;\n    end\n        if ( err_8  && tx_4  || cfg_20 ) begin\n            tx_33 = chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_5) (  core_18  != auth_9 ) |-> chip_79 == fsm_8 ;endproperty \n property name; @(negedge pll_clk_5) (  core_18  != auth_9 ) &&  (  core_11 ) |-> fsm_12 == hw_5 ;endproperty \n property name; @(negedge pll_clk_5) (  core_18  != auth_9 ) &&  (  core_11 ) &&  (  err_8  && tx_4  || cfg_20 ) |-> tx_33 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_5"
    },
    {
        "Code": "if (  fsm_6  && rx_7  && auth_11  || cfg_13 ) begin \n    data_3 = data_9;\n    err_50 = chip_9;\n    core_20 <= rx_19;\n    if ( auth_208 ) begin\n        core_5 <= data_4;\n        tx_46 <= reg_8;\n        fsm_4 <= err_10;\n    end\n        if ( auth_15  != core_3 ) begin\n            fsm_13 = core_12;\n            reg_11 <= sig_19;\n            cfg_14 <= auth_13;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_6) (  fsm_6  && rx_7  && auth_11  || cfg_13 ) |-> data_3 == data_9 && err_50 == chip_9 && core_20 == rx_19 ;endproperty \n property name; @(posedge clock_div_6) (  fsm_6  && rx_7  && auth_11  || cfg_13 ) &&  (  auth_208 ) |-> core_5 == data_4 && tx_46 == reg_8 && fsm_4 == err_10 ;endproperty \n property name; @(posedge clock_div_6) (  fsm_6  && rx_7  && auth_11  || cfg_13 ) &&  (  auth_208 ) &&  (  auth_15  != core_3 ) |-> fsm_13 == core_12 && reg_11 == sig_19 && cfg_14 == auth_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "if (  data_3  != fsm_8  && rx_10 ) begin \n    tx_9 <= chip_9;\n    auth_9 <= sig_12;\n    if ( rst_10  != data_12 ) begin\n        rst_9 <= auth_7;\n        clk_4 = cfg_20;\n    end\n        if ( sig_158  && auth_154  || hw_157 ) begin\n            clk_9 = clk_16;\n            rst_6 = chip_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_3) (  data_3  != fsm_8  && rx_10 ) |-> tx_9 == chip_9 && auth_9 == sig_12 ;endproperty \n property name; @(negedge clk_signal_3) (  data_3  != fsm_8  && rx_10 ) &&  (  rst_10  != data_12 ) |-> rst_9 == auth_7 && clk_4 == cfg_20 ;endproperty \n property name; @(negedge clk_signal_3) (  data_3  != fsm_8  && rx_10 ) &&  (  rst_10  != data_12 ) &&  (  sig_158  && auth_154  || hw_157 ) |-> clk_9 == clk_16 && rst_6 == chip_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_3"
    },
    {
        "Code": "if (  core_14  != data_18  || sig_17 ) begin \n    core_4 = cfg_2;\n    if ( rst_8  && tx_19 ) begin\n        rx_1 <= hw_2;\n    end\n        if ( rx_1  || clk_10  && data_9 ) begin\n            hw_15 <= data_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_19) (  core_14  != data_18  || sig_17 ) |-> core_4 == cfg_2 ;endproperty \n property name; @(negedge clk_signal_19) (  core_14  != data_18  || sig_17 ) &&  (  rst_8  && tx_19 ) |-> rx_1 == hw_2 ;endproperty \n property name; @(negedge clk_signal_19) (  core_14  != data_18  || sig_17 ) &&  (  rst_8  && tx_19 ) &&  (  rx_1  || clk_10  && data_9 ) |-> hw_15 == data_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "if (  !core_8 ) begin \n    reg_10 <= chip_15;\n    clk_11 <= auth_11;\n    if ( cfg_20  != sig_5  && tx_5 ) begin\n        tx_117 <= sig_12;\n        hw_4 = chip_18;\n    end\n        if ( tx_122  && reg_9 ) begin\n            fsm_6 = reg_4;\n            rst_9 = chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_15) (  !core_8 ) |-> reg_10 == chip_15 && clk_11 == auth_11 ;endproperty \n property name; @(negedge mem_clock_15) (  !core_8 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> tx_117 == sig_12 && hw_4 == chip_18 ;endproperty \n property name; @(negedge mem_clock_15) (  !core_8 ) &&  (  cfg_20  != sig_5  && tx_5 ) &&  (  tx_122  && reg_9 ) |-> fsm_6 == reg_4 && rst_9 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "if (  hw_20  || auth_16  || core_5  || clk_16 ) begin \n    tx_7 = rst_10;\n    if ( data_1  != core_6  && data_120 ) begin\n        clk_1 = fsm_4;\n    end\n        if ( auth_11  || sig_20 ) begin\n            reg_18 = clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_19) (  hw_20  || auth_16  || core_5  || clk_16 ) |-> tx_7 == rst_10 ;endproperty \n property name; @(negedge clk_gen_19) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  data_1  != core_6  && data_120 ) |-> clk_1 == fsm_4 ;endproperty \n property name; @(negedge clk_gen_19) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  data_1  != core_6  && data_120 ) &&  (  auth_11  || sig_20 ) |-> reg_18 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_19"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    fsm_17 <= clk_15;\n    chip_14 <= err_10;\n    if ( data_5  && tx_3  && tx_13 ) begin\n        sig_20 <= sig_5;\n        fsm_8 <= hw_7;\n    end\n        if ( err_7  != chip_12  && auth_14  != rst_11 ) begin\n            core_19 <= rst_15;\n            fsm_14 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_13) (  !tx_1 ) |-> fsm_17 == clk_15 && chip_14 == err_10 ;endproperty \n property name; @(negedge clk_osc_13) (  !tx_1 ) &&  (  data_5  && tx_3  && tx_13 ) |-> sig_20 == sig_5 && fsm_8 == hw_7 ;endproperty \n property name; @(negedge clk_osc_13) (  !tx_1 ) &&  (  data_5  && tx_3  && tx_13 ) &&  (  err_7  != chip_12  && auth_14  != rst_11 ) |-> core_19 == rst_15 && fsm_14 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_13"
    },
    {
        "Code": "if (  rx_9  && rst_7  != data_8  && rst_8 ) begin \n    clk_15 = data_16;\n    if ( data_6 ) begin\n        auth_12 <= rx_3;\n    end\n        if ( err_11  && fsm_2  || rst_7 ) begin\n            cfg_3 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  rx_9  && rst_7  != data_8  && rst_8 ) |-> clk_15 == data_16 ;endproperty \n property name; @(negedge main_clk_3) (  rx_9  && rst_7  != data_8  && rst_8 ) &&  (  data_6 ) |-> auth_12 == rx_3 ;endproperty \n property name; @(negedge main_clk_3) (  rx_9  && rst_7  != data_8  && rst_8 ) &&  (  data_6 ) &&  (  err_11  && fsm_2  || rst_7 ) |-> cfg_3 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if ( !rst_11 ) begin \n    rst_5 = err_13;\n    if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n        hw_13 = clk_8;\n    end\n        if ( rst_12  != chip_1 ) begin\n            sig_14 <= fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_7) ( !rst_11 ) |-> rst_5 == err_13 ;endproperty \n property name; @(negedge fast_clk_7) ( !rst_11 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> hw_13 == clk_8 ;endproperty \n property name; @(negedge fast_clk_7) ( !rst_11 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) &&  (  rst_12  != chip_1 ) |-> sig_14 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "if (  err_9  && err_17  != rst_6 ) begin \n    core_7 = data_5;\n    rx_9 = core_10;\n    if ( sig_18  && clk_6  != sig_11 ) begin\n        sig_8 <= err_13;\n        hw_18 <= reg_5;\n    end\n        if ( cfg_2  != reg_15  || hw_18  || fsm_16 ) begin\n            core_10 = hw_10;\n            tx_2 = tx_9;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_9) (  err_9  && err_17  != rst_6 ) |-> core_7 == data_5 && rx_9 == core_10 ;endproperty \n property name; @(posedge bus_clock_9) (  err_9  && err_17  != rst_6 ) &&  (  sig_18  && clk_6  != sig_11 ) |-> sig_8 == err_13 && hw_18 == reg_5 ;endproperty \n property name; @(posedge bus_clock_9) (  err_9  && err_17  != rst_6 ) &&  (  sig_18  && clk_6  != sig_11 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) |-> core_10 == hw_10 && tx_2 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "if (  rx_10  || err_18  || err_7  != err_19 ) begin \n    fsm_10 = rx_3;\n    hw_6 <= cfg_5;\n    cfg_116 = reg_12;\n    if ( tx_13  != fsm_13  || core_4 ) begin\n        rst_2 = auth_9;\n        hw_5 = hw_6;\n        err_12 <= hw_1;\n    end\n        if ( reg_4  && reg_10  || cfg_7  != hw_15 ) begin\n            tx_7 <= cfg_9;\n            chip_19 <= data_18;\n            rx_8 <= err_4;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_17) (  rx_10  || err_18  || err_7  != err_19 ) |-> fsm_10 == rx_3 && hw_6 == cfg_5 && cfg_116 == reg_12 ;endproperty \n property name; @(negedge async_clk_17) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  tx_13  != fsm_13  || core_4 ) |-> rst_2 == auth_9 && hw_5 == hw_6 && err_12 == hw_1 ;endproperty \n property name; @(negedge async_clk_17) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  tx_13  != fsm_13  || core_4 ) &&  (  reg_4  && reg_10  || cfg_7  != hw_15 ) |-> tx_7 == cfg_9 && chip_19 == data_18 && rx_8 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_17"
    },
    {
        "Code": "if (  rst_16 ) begin \n    data_120 <= hw_10;\n    if ( reg_9  || tx_9  || core_12  && chip_6 ) begin\n        reg_8 <= err_2;\n    end\n        if ( data_7  != tx_9  || auth_3 ) begin\n            auth_12 = rx_1;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_17) (  rst_16 ) |-> data_120 == hw_10 ;endproperty \n property name; @(posedge cpu_clock_17) (  rst_16 ) &&  (  reg_9  || tx_9  || core_12  && chip_6 ) |-> reg_8 == err_2 ;endproperty \n property name; @(posedge cpu_clock_17) (  rst_16 ) &&  (  reg_9  || tx_9  || core_12  && chip_6 ) &&  (  data_7  != tx_9  || auth_3 ) |-> auth_12 == rx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_17"
    },
    {
        "Code": "if (  !rst_ni ) begin \n    auth_6 = clk_3;\n    fsm_1 = tx_5;\n    rx_1 = rx_15;\n    if ( data_6 ) begin\n        tx_3 = rx_13;\n        fsm_18 = err_11;\n        err_195 <= rst_12;\n    end\n        if ( auth_7 ) begin\n            reg_11 = rx_16;\n            tx_115 <= auth_12;\n            tx_7 <= core_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_1) (  !rst_ni ) |-> auth_6 == clk_3 && fsm_1 == tx_5 && rx_1 == rx_15 ;endproperty \n property name; @(negedge clk_gen_1) (  !rst_ni ) &&  (  data_6 ) |-> tx_3 == rx_13 && fsm_18 == err_11 && err_195 == rst_12 ;endproperty \n property name; @(negedge clk_gen_1) (  !rst_ni ) &&  (  data_6 ) &&  (  auth_7 ) |-> reg_11 == rx_16 && tx_115 == auth_12 && tx_7 == core_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "if ( !rst_ni ) begin \n    auth_11 <= hw_4;\n    if ( data_16  || err_20  != rx_4 ) begin\n        cfg_15 <= core_14;\n    end\n        if ( rx_14 ) begin\n            sig_172 <= sig_20;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_19) ( !rst_ni ) |-> auth_11 == hw_4 ;endproperty \n property name; @(negedge mem_clock_19) ( !rst_ni ) &&  (  data_16  || err_20  != rx_4 ) |-> cfg_15 == core_14 ;endproperty \n property name; @(negedge mem_clock_19) ( !rst_ni ) &&  (  data_16  || err_20  != rx_4 ) &&  (  rx_14 ) |-> sig_172 == sig_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "if ( !rst_ni ) begin \n    reg_7 <= rst_16;\n    tx_8 <= rx_20;\n    if ( reg_10  || auth_7  != clk_100  && chip_20 ) begin\n        hw_6 <= err_17;\n        rx_7 = data_4;\n    end\n        if ( fsm_12  && clk_20 ) begin\n            core_4 <= chip_15;\n            auth_6 <= err_17;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) ( !rst_ni ) |-> reg_7 == rst_16 && tx_8 == rx_20 ;endproperty \n property name; @(negedge pll_clk_1) ( !rst_ni ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) |-> hw_6 == err_17 && rx_7 == data_4 ;endproperty \n property name; @(negedge pll_clk_1) ( !rst_ni ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) &&  (  fsm_12  && clk_20 ) |-> core_4 == chip_15 && auth_6 == err_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if (  chip_10 ) begin \n    err_60 <= cfg_6;\n    tx_12 <= rx_4;\n    rx_1 = fsm_10;\n    if ( chip_12  && auth_15  || tx_2  || rst_15 ) begin\n        data_20 = err_2;\n        err_4 = err_13;\n        tx_14 <= rx_20;\n    end\n        if ( sig_17  != fsm_1  && core_16  != auth_10 ) begin\n            core_2 = rx_18;\n            tx_16 = reg_9;\n            sig_19 <= rx_5;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_2) (  chip_10 ) |-> err_60 == cfg_6 && tx_12 == rx_4 && rx_1 == fsm_10 ;endproperty \n property name; @(negedge sys_clk_2) (  chip_10 ) &&  (  chip_12  && auth_15  || tx_2  || rst_15 ) |-> data_20 == err_2 && err_4 == err_13 && tx_14 == rx_20 ;endproperty \n property name; @(negedge sys_clk_2) (  chip_10 ) &&  (  chip_12  && auth_15  || tx_2  || rst_15 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) |-> core_2 == rx_18 && tx_16 == reg_9 && sig_19 == rx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "if (  clk_11  != err_11  && hw_8 ) begin \n    cfg_18 <= chip_19;\n    rst_10 = chip_3;\n    core_9 = cfg_1;\n    if ( auth_2  || cfg_2  && core_20 ) begin\n        cfg_208 <= rx_14;\n        tx_10 = fsm_5;\n        hw_1 = auth_18;\n    end\n        if ( rst_50  != fsm_16  && fsm_13  != cfg_5 ) begin\n            reg_19 = cfg_2;\n            core_2 = cfg_20;\n            chip_9 = sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_11) (  clk_11  != err_11  && hw_8 ) |-> cfg_18 == chip_19 && rst_10 == chip_3 && core_9 == cfg_1 ;endproperty \n property name; @(posedge clock_div_11) (  clk_11  != err_11  && hw_8 ) &&  (  auth_2  || cfg_2  && core_20 ) |-> cfg_208 == rx_14 && tx_10 == fsm_5 && hw_1 == auth_18 ;endproperty \n property name; @(posedge clock_div_11) (  clk_11  != err_11  && hw_8 ) &&  (  auth_2  || cfg_2  && core_20 ) &&  (  rst_50  != fsm_16  && fsm_13  != cfg_5 ) |-> reg_19 == cfg_2 && core_2 == cfg_20 && chip_9 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_11"
    },
    {
        "Code": "if (  core_9  || data_5  != cfg_3 ) begin \n    chip_79 <= hw_2;\n    data_120 <= rst_1;\n    auth_12 <= sig_16;\n    if ( chip_2  != auth_10  && auth_16 ) begin\n        core_118 = auth_6;\n        rst_12 = sig_19;\n        sig_7 <= core_8;\n    end\n        if ( auth_5  && tx_16  && rst_10  && err_17 ) begin\n            sig_2 = hw_8;\n            chip_14 <= core_16;\n            hw_6 = sig_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_14) (  core_9  || data_5  != cfg_3 ) |-> chip_79 == hw_2 && data_120 == rst_1 && auth_12 == sig_16 ;endproperty \n property name; @(negedge clk_in_14) (  core_9  || data_5  != cfg_3 ) &&  (  chip_2  != auth_10  && auth_16 ) |-> core_118 == auth_6 && rst_12 == sig_19 && sig_7 == core_8 ;endproperty \n property name; @(negedge clk_in_14) (  core_9  || data_5  != cfg_3 ) &&  (  chip_2  != auth_10  && auth_16 ) &&  (  auth_5  && tx_16  && rst_10  && err_17 ) |-> sig_2 == hw_8 && chip_14 == core_16 && hw_6 == sig_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_14"
    },
    {
        "Code": "if (  tx_18  && hw_15  && hw_16 ) begin \n    tx_112 = reg_11;\n    if ( tx_2  || chip_20  && clk_48  || auth_42 ) begin\n        chip_96 = rx_6;\n    end\n        if ( fsm_14  && data_10  || err_1  && rx_11 ) begin\n            reg_115 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_9) (  tx_18  && hw_15  && hw_16 ) |-> tx_112 == reg_11 ;endproperty \n property name; @(negedge clock_ctrl_9) (  tx_18  && hw_15  && hw_16 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) |-> chip_96 == rx_6 ;endproperty \n property name; @(negedge clock_ctrl_9) (  tx_18  && hw_15  && hw_16 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) &&  (  fsm_14  && data_10  || err_1  && rx_11 ) |-> reg_115 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "if (  err_6 ) begin \n    err_11 = rx_18;\n    chip_14 <= chip_4;\n    cfg_10 = sig_20;\n    if ( tx_17  && hw_2  != core_18 ) begin\n        fsm_15 <= auth_16;\n        clk_13 <= rst_18;\n        cfg_6 = reg_20;\n    end\n        if ( err_20 ) begin\n            auth_18 = core_19;\n            rst_15 <= fsm_2;\n            hw_9 <= sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_10) (  err_6 ) |-> err_11 == rx_18 && chip_14 == chip_4 && cfg_10 == sig_20 ;endproperty \n property name; @(posedge clock_source_10) (  err_6 ) &&  (  tx_17  && hw_2  != core_18 ) |-> fsm_15 == auth_16 && clk_13 == rst_18 && cfg_6 == reg_20 ;endproperty \n property name; @(posedge clock_source_10) (  err_6 ) &&  (  tx_17  && hw_2  != core_18 ) &&  (  err_20 ) |-> auth_18 == core_19 && rst_15 == fsm_2 && hw_9 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_10"
    },
    {
        "Code": "if (  cfg_5  != auth_6  || core_11  && fsm_10 ) begin \n    fsm_8 <= chip_7;\n    reg_6 = core_6;\n    rst_16 <= fsm_5;\n    if ( err_8  && rx_14  || auth_15  && chip_19 ) begin\n        core_11 <= err_11;\n        tx_8 = rx_16;\n        core_18 = chip_17;\n    end\n        if ( data_9  != clk_20  || rst_16  != core_18 ) begin\n            tx_17 <= sig_1;\n            cfg_4 <= data_18;\n            sig_6 = reg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_5) (  cfg_5  != auth_6  || core_11  && fsm_10 ) |-> fsm_8 == chip_7 && reg_6 == core_6 && rst_16 == fsm_5 ;endproperty \n property name; @(negedge clock_ctrl_5) (  cfg_5  != auth_6  || core_11  && fsm_10 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) |-> core_11 == err_11 && tx_8 == rx_16 && core_18 == chip_17 ;endproperty \n property name; @(negedge clock_ctrl_5) (  cfg_5  != auth_6  || core_11  && fsm_10 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) |-> tx_17 == sig_1 && cfg_4 == data_18 && sig_6 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_5"
    },
    {
        "Code": "if (  !cfg_5 ) begin \n    reg_2 = tx_9;\n    sig_20 <= cfg_5;\n    data_17 = sig_6;\n    if ( chip_11  || chip_9  && reg_8  || clk_10 ) begin\n        chip_16 <= sig_1;\n        hw_4 <= tx_116;\n        reg_4 = data_18;\n    end\n        if ( rst_6 ) begin\n            tx_9 = data_15;\n            fsm_42 = hw_10;\n            sig_149 <= core_13;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_2) (  !cfg_5 ) |-> reg_2 == tx_9 && sig_20 == cfg_5 && data_17 == sig_6 ;endproperty \n property name; @(negedge fast_clk_2) (  !cfg_5 ) &&  (  chip_11  || chip_9  && reg_8  || clk_10 ) |-> chip_16 == sig_1 && hw_4 == tx_116 && reg_4 == data_18 ;endproperty \n property name; @(negedge fast_clk_2) (  !cfg_5 ) &&  (  chip_11  || chip_9  && reg_8  || clk_10 ) &&  (  rst_6 ) |-> tx_9 == data_15 && fsm_42 == hw_10 && sig_149 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_2"
    },
    {
        "Code": "if (  rx_5  != err_2  && err_18 ) begin \n    cfg_7 <= reg_4;\n    if ( rst_17  != fsm_13  || rx_19  != chip_17 ) begin\n        chip_13 <= auth_5;\n    end\n        if ( data_3  && reg_7  != hw_5 ) begin\n            err_12 <= data_11;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_3) (  rx_5  != err_2  && err_18 ) |-> cfg_7 == reg_4 ;endproperty \n property name; @(posedge sys_clk_3) (  rx_5  != err_2  && err_18 ) &&  (  rst_17  != fsm_13  || rx_19  != chip_17 ) |-> chip_13 == auth_5 ;endproperty \n property name; @(posedge sys_clk_3) (  rx_5  != err_2  && err_18 ) &&  (  rst_17  != fsm_13  || rx_19  != chip_17 ) &&  (  data_3  && reg_7  != hw_5 ) |-> err_12 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "if (  clk_19  != clk_14  && tx_18  || hw_20 ) begin \n    rx_125 <= reg_8;\n    tx_2 <= hw_3;\n    if ( core_14  && cfg_9  != chip_15 ) begin\n        core_7 = tx_16;\n        chip_110 = data_7;\n    end\n        if ( tx_14  || tx_10 ) begin\n            core_19 <= sig_6;\n            tx_33 <= core_19;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_9) (  clk_19  != clk_14  && tx_18  || hw_20 ) |-> rx_125 == reg_8 && tx_2 == hw_3 ;endproperty \n property name; @(negedge pll_clk_9) (  clk_19  != clk_14  && tx_18  || hw_20 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> core_7 == tx_16 && chip_110 == data_7 ;endproperty \n property name; @(negedge pll_clk_9) (  clk_19  != clk_14  && tx_18  || hw_20 ) &&  (  core_14  && cfg_9  != chip_15 ) &&  (  tx_14  || tx_10 ) |-> core_19 == sig_6 && tx_33 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_9"
    },
    {
        "Code": "if (  cfg_2  && data_20  || clk_11  || data_10 ) begin \n    clk_118 <= reg_5;\n    data_14 = cfg_2;\n    if ( core_1  != tx_115  && cfg_14 ) begin\n        reg_58 = rx_115;\n        tx_13 <= sig_17;\n    end\n        if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n            reg_115 <= clk_12;\n            core_18 = data_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_6) (  cfg_2  && data_20  || clk_11  || data_10 ) |-> clk_118 == reg_5 && data_14 == cfg_2 ;endproperty \n property name; @(negedge clock_div_6) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  core_1  != tx_115  && cfg_14 ) |-> reg_58 == rx_115 && tx_13 == sig_17 ;endproperty \n property name; @(negedge clock_div_6) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  core_1  != tx_115  && cfg_14 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> reg_115 == clk_12 && core_18 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_6"
    },
    {
        "Code": "if (  data_16  != reg_3  && fsm_15 ) begin \n    sig_4 = core_7;\n    if ( err_6  || tx_15  || cfg_9  && err_8 ) begin\n        clk_8 <= rst_14;\n    end\n        if ( data_10  || sig_10  != reg_15  || fsm_15 ) begin\n            sig_14 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_13) (  data_16  != reg_3  && fsm_15 ) |-> sig_4 == core_7 ;endproperty \n property name; @(negedge cpu_clock_13) (  data_16  != reg_3  && fsm_15 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) |-> clk_8 == rst_14 ;endproperty \n property name; @(negedge cpu_clock_13) (  data_16  != reg_3  && fsm_15 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) |-> sig_14 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_13"
    },
    {
        "Code": "if (  clk_15  != err_8  || core_13 ) begin \n    hw_12 <= err_10;\n    if ( err_7  || cfg_19  || sig_10 ) begin\n        core_118 = data_6;\n    end\n        if ( reg_10  || tx_10  || core_116  && chip_6 ) begin\n            data_10 <= fsm_5;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_13) (  clk_15  != err_8  || core_13 ) |-> hw_12 == err_10 ;endproperty \n property name; @(posedge cpu_clock_13) (  clk_15  != err_8  || core_13 ) &&  (  err_7  || cfg_19  || sig_10 ) |-> core_118 == data_6 ;endproperty \n property name; @(posedge cpu_clock_13) (  clk_15  != err_8  || core_13 ) &&  (  err_7  || cfg_19  || sig_10 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) |-> data_10 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "if (  reg_4  && fsm_2  && data_2  || auth_1 ) begin \n    hw_2 = hw_6;\n    if ( core_14  != rx_9  && reg_13  || clk_17 ) begin\n        reg_18 = sig_20;\n    end\n        if ( chip_1  || auth_15  != fsm_8 ) begin\n            rx_2 <= data_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_9) (  reg_4  && fsm_2  && data_2  || auth_1 ) |-> hw_2 == hw_6 ;endproperty \n property name; @(posedge clk_enable_9) (  reg_4  && fsm_2  && data_2  || auth_1 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) |-> reg_18 == sig_20 ;endproperty \n property name; @(posedge clk_enable_9) (  reg_4  && fsm_2  && data_2  || auth_1 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) &&  (  chip_1  || auth_15  != fsm_8 ) |-> rx_2 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "if (  data_7  != tx_11  || rx_17  || cfg_8 ) begin \n    sig_13 <= auth_12;\n    auth_10 <= auth_12;\n    tx_33 <= err_1;\n    if ( hw_9  && hw_18  || auth_1 ) begin\n        tx_11 <= auth_16;\n        chip_20 = auth_17;\n        sig_12 <= sig_14;\n    end\n        if ( data_98 ) begin\n            rst_2 <= err_13;\n            tx_2 = tx_6;\n            rst_6 = auth_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_7) (  data_7  != tx_11  || rx_17  || cfg_8 ) |-> sig_13 == auth_12 && auth_10 == auth_12 && tx_33 == err_1 ;endproperty \n property name; @(negedge clk_signal_7) (  data_7  != tx_11  || rx_17  || cfg_8 ) &&  (  hw_9  && hw_18  || auth_1 ) |-> tx_11 == auth_16 && chip_20 == auth_17 && sig_12 == sig_14 ;endproperty \n property name; @(negedge clk_signal_7) (  data_7  != tx_11  || rx_17  || cfg_8 ) &&  (  hw_9  && hw_18  || auth_1 ) &&  (  data_98 ) |-> rst_2 == err_13 && tx_2 == tx_6 && rst_6 == auth_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_7"
    },
    {
        "Code": "if (  chip_117 ) begin \n    data_10 <= fsm_11;\n    if ( clk_5  != chip_36  || clk_32 ) begin\n        hw_9 = clk_15;\n    end\n        if ( tx_14  || reg_16  || rst_16  || core_11 ) begin\n            core_2 = cfg_1;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_14) (  chip_117 ) |-> data_10 == fsm_11 ;endproperty \n property name; @(negedge async_clk_14) (  chip_117 ) &&  (  clk_5  != chip_36  || clk_32 ) |-> hw_9 == clk_15 ;endproperty \n property name; @(negedge async_clk_14) (  chip_117 ) &&  (  clk_5  != chip_36  || clk_32 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) |-> core_2 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "if (  hw_10  != fsm_19  || sig_7  || reg_19 ) begin \n    fsm_17 <= hw_1;\n    if ( auth_4  != rst_18 ) begin\n        data_15 = sig_8;\n    end\n        if ( clk_1  != auth_14 ) begin\n            reg_1 <= fsm_3;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_7) (  hw_10  != fsm_19  || sig_7  || reg_19 ) |-> fsm_17 == hw_1 ;endproperty \n property name; @(negedge core_clock_7) (  hw_10  != fsm_19  || sig_7  || reg_19 ) &&  (  auth_4  != rst_18 ) |-> data_15 == sig_8 ;endproperty \n property name; @(negedge core_clock_7) (  hw_10  != fsm_19  || sig_7  || reg_19 ) &&  (  auth_4  != rst_18 ) &&  (  clk_1  != auth_14 ) |-> reg_1 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "if (  clk_17 ) begin \n    auth_114 = cfg_2;\n    cfg_12 <= err_11;\n    reg_18 <= rst_19;\n    if ( reg_16 ) begin\n        sig_149 = err_2;\n        cfg_183 <= reg_9;\n        rst_11 = cfg_15;\n    end\n        if ( auth_16 ) begin\n            rst_8 <= fsm_160;\n            tx_13 <= chip_19;\n            hw_17 <= fsm_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_20) (  clk_17 ) |-> auth_114 == cfg_2 && cfg_12 == err_11 && reg_18 == rst_19 ;endproperty \n property name; @(negedge clk_enable_20) (  clk_17 ) &&  (  reg_16 ) |-> sig_149 == err_2 && cfg_183 == reg_9 && rst_11 == cfg_15 ;endproperty \n property name; @(negedge clk_enable_20) (  clk_17 ) &&  (  reg_16 ) &&  (  auth_16 ) |-> rst_8 == fsm_160 && tx_13 == chip_19 && hw_17 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_20"
    },
    {
        "Code": "if (  err_5 ) begin \n    auth_11 = rst_12;\n    rst_5 <= rx_10;\n    reg_6 = fsm_17;\n    if ( auth_11  || sig_20 ) begin\n        chip_12 = reg_2;\n        clk_19 = data_135;\n        rx_3 = reg_12;\n    end\n        if ( rst_15  || chip_14 ) begin\n            reg_16 <= data_5;\n            cfg_17 <= rx_5;\n            sig_4 = err_4;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_13) (  err_5 ) |-> auth_11 == rst_12 && rst_5 == rx_10 && reg_6 == fsm_17 ;endproperty \n property name; @(posedge async_clk_13) (  err_5 ) &&  (  auth_11  || sig_20 ) |-> chip_12 == reg_2 && clk_19 == data_135 && rx_3 == reg_12 ;endproperty \n property name; @(posedge async_clk_13) (  err_5 ) &&  (  auth_11  || sig_20 ) &&  (  rst_15  || chip_14 ) |-> reg_16 == data_5 && cfg_17 == rx_5 && sig_4 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_13"
    },
    {
        "Code": "if (  auth_8  && rst_16  != err_1  || data_19 ) begin \n    data_10 <= cfg_8;\n    err_50 <= sig_14;\n    chip_109 = clk_3;\n    if ( rx_1  || clk_10  && data_19 ) begin\n        rx_11 = data_8;\n        auth_117 <= clk_19;\n        tx_114 <= cfg_4;\n    end\n        if ( chip_5  && data_17  || rst_11 ) begin\n            cfg_10 <= tx_15;\n            sig_20 <= sig_6;\n            sig_8 = sig_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_13) (  auth_8  && rst_16  != err_1  || data_19 ) |-> data_10 == cfg_8 && err_50 == sig_14 && chip_109 == clk_3 ;endproperty \n property name; @(negedge clk_reset_13) (  auth_8  && rst_16  != err_1  || data_19 ) &&  (  rx_1  || clk_10  && data_19 ) |-> rx_11 == data_8 && auth_117 == clk_19 && tx_114 == cfg_4 ;endproperty \n property name; @(negedge clk_reset_13) (  auth_8  && rst_16  != err_1  || data_19 ) &&  (  rx_1  || clk_10  && data_19 ) &&  (  chip_5  && data_17  || rst_11 ) |-> cfg_10 == tx_15 && sig_20 == sig_6 && sig_8 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "if (  cfg_16  || reg_12 ) begin \n    fsm_14 <= clk_14;\n    core_37 = fsm_4;\n    fsm_7 = rx_1313;\n    if ( rst_80  || clk_3 ) begin\n        clk_8 = data_22;\n        core_5 <= err_6;\n        cfg_52 = sig_11;\n    end\n        if ( tx_16  || reg_16  || rst_16  || core_11 ) begin\n            rx_17 <= sig_1;\n            cfg_2 = rx_10;\n            rst_4 = reg_5;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_16) (  cfg_16  || reg_12 ) |-> fsm_14 == clk_14 && core_37 == fsm_4 && fsm_7 == rx_1313 ;endproperty \n property name; @(negedge pll_clk_16) (  cfg_16  || reg_12 ) &&  (  rst_80  || clk_3 ) |-> clk_8 == data_22 && core_5 == err_6 && cfg_52 == sig_11 ;endproperty \n property name; @(negedge pll_clk_16) (  cfg_16  || reg_12 ) &&  (  rst_80  || clk_3 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) |-> rx_17 == sig_1 && cfg_2 == rx_10 && rst_4 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_16"
    },
    {
        "Code": "if (  clk_117  != rx_19  || clk_8 ) begin \n    rx_19 <= tx_38;\n    cfg_4 = sig_6;\n    hw_14 <= sig_10;\n    if ( rst_8  && tx_19 ) begin\n        err_14 <= sig_12;\n        auth_17 = auth_17;\n        tx_2 = rx_13;\n    end\n        if ( data_9  != core_6  && data_20 ) begin\n            core_2 = cfg_20;\n            sig_15 <= fsm_12;\n            hw_79 = core_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_19) (  clk_117  != rx_19  || clk_8 ) |-> rx_19 == tx_38 && cfg_4 == sig_6 && hw_14 == sig_10 ;endproperty \n property name; @(negedge clock_source_19) (  clk_117  != rx_19  || clk_8 ) &&  (  rst_8  && tx_19 ) |-> err_14 == sig_12 && auth_17 == auth_17 && tx_2 == rx_13 ;endproperty \n property name; @(negedge clock_source_19) (  clk_117  != rx_19  || clk_8 ) &&  (  rst_8  && tx_19 ) &&  (  data_9  != core_6  && data_20 ) |-> core_2 == cfg_20 && sig_15 == fsm_12 && hw_79 == core_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "if (  cfg_9  && hw_13 ) begin \n    data_17 = err_11;\n    auth_204 <= rx_4;\n    if ( err_7  || cfg_179  || sig_170 ) begin\n        auth_10 = reg_2;\n        core_2 <= tx_2;\n    end\n        if ( data_11  || reg_2 ) begin\n            core_75 <= cfg_2;\n            sig_15 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_1) (  cfg_9  && hw_13 ) |-> data_17 == err_11 && auth_204 == rx_4 ;endproperty \n property name; @(negedge clk_reset_1) (  cfg_9  && hw_13 ) &&  (  err_7  || cfg_179  || sig_170 ) |-> auth_10 == reg_2 && core_2 == tx_2 ;endproperty \n property name; @(negedge clk_reset_1) (  cfg_9  && hw_13 ) &&  (  err_7  || cfg_179  || sig_170 ) &&  (  data_11  || reg_2 ) |-> core_75 == cfg_2 && sig_15 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_1"
    },
    {
        "Code": "if (  fsm_16 ) begin \n    hw_15 = reg_6;\n    if ( reg_118  || chip_18  != rst_3  && core_6 ) begin\n        auth_120 <= clk_7;\n    end\n        if ( core_15  || err_10  || fsm_10  || rst_18 ) begin\n            tx_112 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_3) (  fsm_16 ) |-> hw_15 == reg_6 ;endproperty \n property name; @(negedge clock_div_3) (  fsm_16 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) |-> auth_120 == clk_7 ;endproperty \n property name; @(negedge clock_div_3) (  fsm_16 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) |-> tx_112 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "if (  clk_19  || tx_9  || tx_19 ) begin \n    cfg_2 <= reg_7;\n    chip_11 <= sig_6;\n    sig_172 = auth_9;\n    if ( data_10  || core_2 ) begin\n        cfg_3 = hw_10;\n        rx_114 = data_3;\n        rx_12 = chip_18;\n    end\n        if ( chip_14  != core_16 ) begin\n            chip_18 = hw_8;\n            core_2 = rst_14;\n            tx_12 <= auth_10;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_12) (  clk_19  || tx_9  || tx_19 ) |-> cfg_2 == reg_7 && chip_11 == sig_6 && sig_172 == auth_9 ;endproperty \n property name; @(posedge mem_clock_12) (  clk_19  || tx_9  || tx_19 ) &&  (  data_10  || core_2 ) |-> cfg_3 == hw_10 && rx_114 == data_3 && rx_12 == chip_18 ;endproperty \n property name; @(posedge mem_clock_12) (  clk_19  || tx_9  || tx_19 ) &&  (  data_10  || core_2 ) &&  (  chip_14  != core_16 ) |-> chip_18 == hw_8 && core_2 == rst_14 && tx_12 == auth_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_12"
    },
    {
        "Code": "if (  err_11  != fsm_17 ) begin \n    rx_17 = err_20;\n    if ( chip_17  != core_9  || sig_3  || core_17 ) begin\n        reg_118 = sig_2;\n    end\n        if ( sig_1  || chip_5 ) begin\n            reg_10 <= reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_15) (  err_11  != fsm_17 ) |-> rx_17 == err_20 ;endproperty \n property name; @(posedge clock_source_15) (  err_11  != fsm_17 ) &&  (  chip_17  != core_9  || sig_3  || core_17 ) |-> reg_118 == sig_2 ;endproperty \n property name; @(posedge clock_source_15) (  err_11  != fsm_17 ) &&  (  chip_17  != core_9  || sig_3  || core_17 ) &&  (  sig_1  || chip_5 ) |-> reg_10 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_15"
    },
    {
        "Code": "if (  core_4  || hw_7 ) begin \n    sig_14 = auth_18;\n    hw_13 <= rst_4;\n    tx_18 = err_1;\n    if ( tx_9  && fsm_14  && rx_14  && sig_20 ) begin\n        core_18 <= auth_8;\n        data_178 = rx_12;\n        rx_11 = fsm_8;\n    end\n        if ( tx_5  != chip_19  && err_16 ) begin\n            clk_27 <= hw_4;\n            hw_16 <= hw_10;\n            fsm_12 = sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_8) (  core_4  || hw_7 ) |-> sig_14 == auth_18 && hw_13 == rst_4 && tx_18 == err_1 ;endproperty \n property name; @(posedge clk_reset_8) (  core_4  || hw_7 ) &&  (  tx_9  && fsm_14  && rx_14  && sig_20 ) |-> core_18 == auth_8 && data_178 == rx_12 && rx_11 == fsm_8 ;endproperty \n property name; @(posedge clk_reset_8) (  core_4  || hw_7 ) &&  (  tx_9  && fsm_14  && rx_14  && sig_20 ) &&  (  tx_5  != chip_19  && err_16 ) |-> clk_27 == hw_4 && hw_16 == hw_10 && fsm_12 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "if (  reg_11 ) begin \n    rst_116 = data_17;\n    rx_13 <= tx_3;\n    sig_172 = clk_17;\n    if ( data_9 ) begin\n        core_10 <= hw_7;\n        tx_9 = sig_12;\n        sig_20 <= chip_12;\n    end\n        if ( err_8  || rst_20  || clk_45 ) begin\n            core_6 = cfg_2;\n            fsm_3 <= cfg_13;\n            tx_17 = cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_14) (  reg_11 ) |-> rst_116 == data_17 && rx_13 == tx_3 && sig_172 == clk_17 ;endproperty \n property name; @(negedge clock_div_14) (  reg_11 ) &&  (  data_9 ) |-> core_10 == hw_7 && tx_9 == sig_12 && sig_20 == chip_12 ;endproperty \n property name; @(negedge clock_div_14) (  reg_11 ) &&  (  data_9 ) &&  (  err_8  || rst_20  || clk_45 ) |-> core_6 == cfg_2 && fsm_3 == cfg_13 && tx_17 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_14"
    },
    {
        "Code": "if (  hw_8  && rx_2  || hw_11  || rst_18 ) begin \n    clk_9 <= auth_20;\n    core_3 <= cfg_13;\n    if ( data_3  && chip_19  && hw_7 ) begin\n        fsm_13 = hw_15;\n        rx_17 = rst_19;\n    end\n        if ( hw_20  != auth_5  && sig_16 ) begin\n            core_2 <= tx_15;\n            auth_17 = tx_15;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_1) (  hw_8  && rx_2  || hw_11  || rst_18 ) |-> clk_9 == auth_20 && core_3 == cfg_13 ;endproperty \n property name; @(posedge cpu_clock_1) (  hw_8  && rx_2  || hw_11  || rst_18 ) &&  (  data_3  && chip_19  && hw_7 ) |-> fsm_13 == hw_15 && rx_17 == rst_19 ;endproperty \n property name; @(posedge cpu_clock_1) (  hw_8  && rx_2  || hw_11  || rst_18 ) &&  (  data_3  && chip_19  && hw_7 ) &&  (  hw_20  != auth_5  && sig_16 ) |-> core_2 == tx_15 && auth_17 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "if (  !core_7 ) begin \n    hw_6 = reg_15;\n    core_16 <= err_10;\n    tx_15 <= clk_14;\n    if ( fsm_19  && core_6  != data_6  && sig_11 ) begin\n        clk_14 <= auth_8;\n        clk_15 = reg_4;\n        clk_19 <= data_11;\n    end\n        if ( cfg_13  != clk_18  && chip_5  && data_18 ) begin\n            fsm_18 = auth_16;\n            clk_120 = auth_18;\n            fsm_112 = cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_2) (  !core_7 ) |-> hw_6 == reg_15 && core_16 == err_10 && tx_15 == clk_14 ;endproperty \n property name; @(negedge clock_source_2) (  !core_7 ) &&  (  fsm_19  && core_6  != data_6  && sig_11 ) |-> clk_14 == auth_8 && clk_15 == reg_4 && clk_19 == data_11 ;endproperty \n property name; @(negedge clock_source_2) (  !core_7 ) &&  (  fsm_19  && core_6  != data_6  && sig_11 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) |-> fsm_18 == auth_16 && clk_120 == auth_18 && fsm_112 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_2"
    },
    {
        "Code": "if (  data_6  || sig_17  && fsm_1  != reg_14 ) begin \n    rst_8 = cfg_19;\n    if ( err_15  != hw_3  && sig_18 ) begin\n        rx_16 = tx_11;\n    end\n        if ( rst_17  && tx_19  != fsm_19  && hw_6 ) begin\n            rst_3 = hw_13;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_16) (  data_6  || sig_17  && fsm_1  != reg_14 ) |-> rst_8 == cfg_19 ;endproperty \n property name; @(posedge core_clock_16) (  data_6  || sig_17  && fsm_1  != reg_14 ) &&  (  err_15  != hw_3  && sig_18 ) |-> rx_16 == tx_11 ;endproperty \n property name; @(posedge core_clock_16) (  data_6  || sig_17  && fsm_1  != reg_14 ) &&  (  err_15  != hw_3  && sig_18 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) |-> rst_3 == hw_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "if (  cfg_13  || hw_6  || data_16  && fsm_14 ) begin \n    sig_32 <= cfg_5;\n    core_3 = rx_12;\n    fsm_10 = sig_2;\n    if ( clk_2  != auth_14  || rx_8  && core_9 ) begin\n        chip_110 = tx_8;\n        data_155 <= hw_2;\n        auth_12 <= reg_132;\n    end\n        if ( auth_14  && rst_19  || tx_3  != sig_6 ) begin\n            err_4 = chip_19;\n            cfg_2 <= chip_3;\n            rx_12 = clk_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_2) (  cfg_13  || hw_6  || data_16  && fsm_14 ) |-> sig_32 == cfg_5 && core_3 == rx_12 && fsm_10 == sig_2 ;endproperty \n property name; @(negedge clock_source_2) (  cfg_13  || hw_6  || data_16  && fsm_14 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) |-> chip_110 == tx_8 && data_155 == hw_2 && auth_12 == reg_132 ;endproperty \n property name; @(negedge clock_source_2) (  cfg_13  || hw_6  || data_16  && fsm_14 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) &&  (  auth_14  && rst_19  || tx_3  != sig_6 ) |-> err_4 == chip_19 && cfg_2 == chip_3 && rx_12 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_2"
    },
    {
        "Code": "if (  clk_14  || sig_6  && fsm_7  != tx_4 ) begin \n    cfg_4 = rx_6;\n    if ( tx_17  || tx_11  != sig_17  || sig_3 ) begin\n        hw_15 = err_14;\n    end\n        if ( auth_3  != rst_7  && fsm_18 ) begin\n            clk_43 = sig_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_19) (  clk_14  || sig_6  && fsm_7  != tx_4 ) |-> cfg_4 == rx_6 ;endproperty \n property name; @(negedge clock_div_19) (  clk_14  || sig_6  && fsm_7  != tx_4 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) |-> hw_15 == err_14 ;endproperty \n property name; @(negedge clock_div_19) (  clk_14  || sig_6  && fsm_7  != tx_4 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) &&  (  auth_3  != rst_7  && fsm_18 ) |-> clk_43 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_19"
    },
    {
        "Code": "if (  err_10  != chip_7  && tx_17 ) begin \n    rst_10 <= tx_20;\n    if ( err_2  && clk_50  != tx_20  && auth_55 ) begin\n        hw_13 = err_15;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n            reg_12 = fsm_4;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_20) (  err_10  != chip_7  && tx_17 ) |-> rst_10 == tx_20 ;endproperty \n property name; @(posedge bus_clock_20) (  err_10  != chip_7  && tx_17 ) &&  (  err_2  && clk_50  != tx_20  && auth_55 ) |-> hw_13 == err_15 ;endproperty \n property name; @(posedge bus_clock_20) (  err_10  != chip_7  && tx_17 ) &&  (  err_2  && clk_50  != tx_20  && auth_55 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> reg_12 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_20"
    },
    {
        "Code": "if (  chip_7  != data_11 ) begin \n    err_1 = auth_10;\n    clk_9 <= clk_16;\n    if ( hw_4 ) begin\n        err_195 = rst_14;\n        auth_18 = hw_14;\n    end\n        if ( tx_5 ) begin\n            reg_17 <= auth_18;\n            rst_15 <= tx_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_5) (  chip_7  != data_11 ) |-> err_1 == auth_10 && clk_9 == clk_16 ;endproperty \n property name; @(negedge clock_div_5) (  chip_7  != data_11 ) &&  (  hw_4 ) |-> err_195 == rst_14 && auth_18 == hw_14 ;endproperty \n property name; @(negedge clock_div_5) (  chip_7  != data_11 ) &&  (  hw_4 ) &&  (  tx_5 ) |-> reg_17 == auth_18 && rst_15 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_5"
    },
    {
        "Code": "if (  hw_11  != reg_16 ) begin \n    err_3 <= auth_3;\n    clk_18 <= hw_9;\n    if ( data_3  || clk_12 ) begin\n        cfg_16 = sig_10;\n        hw_2 = chip_1;\n    end\n        if ( reg_2  != hw_1 ) begin\n            auth_14 = data_3;\n            data_4 <= cfg_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_1) (  hw_11  != reg_16 ) |-> err_3 == auth_3 && clk_18 == hw_9 ;endproperty \n property name; @(posedge clk_in_1) (  hw_11  != reg_16 ) &&  (  data_3  || clk_12 ) |-> cfg_16 == sig_10 && hw_2 == chip_1 ;endproperty \n property name; @(posedge clk_in_1) (  hw_11  != reg_16 ) &&  (  data_3  || clk_12 ) &&  (  reg_2  != hw_1 ) |-> auth_14 == data_3 && data_4 == cfg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "if (  chip_110 ) begin \n    cfg_7 <= reg_4;\n    if ( data_9  || hw_15  || reg_13  && core_5 ) begin\n        clk_3 <= tx_5;\n    end\n        if ( core_1  || sig_8  || hw_16 ) begin\n            rst_1 <= hw_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_2) (  chip_110 ) |-> cfg_7 == reg_4 ;endproperty \n property name; @(posedge clk_enable_2) (  chip_110 ) &&  (  data_9  || hw_15  || reg_13  && core_5 ) |-> clk_3 == tx_5 ;endproperty \n property name; @(posedge clk_enable_2) (  chip_110 ) &&  (  data_9  || hw_15  || reg_13  && core_5 ) &&  (  core_1  || sig_8  || hw_16 ) |-> rst_1 == hw_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "if (  rst_16  && fsm_18 ) begin \n    reg_1 = chip_12;\n    if ( fsm_3  || clk_13  || err_6 ) begin\n        data_2 <= fsm_5;\n    end\n        if ( clk_4  != fsm_10  && fsm_8 ) begin\n            auth_14 = clk_16;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_12) (  rst_16  && fsm_18 ) |-> reg_1 == chip_12 ;endproperty \n property name; @(posedge fast_clk_12) (  rst_16  && fsm_18 ) &&  (  fsm_3  || clk_13  || err_6 ) |-> data_2 == fsm_5 ;endproperty \n property name; @(posedge fast_clk_12) (  rst_16  && fsm_18 ) &&  (  fsm_3  || clk_13  || err_6 ) &&  (  clk_4  != fsm_10  && fsm_8 ) |-> auth_14 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "if (  rst_154 ) begin \n    rst_116 = clk_3;\n    cfg_105 <= auth_20;\n    if ( hw_5 ) begin\n        rst_2 <= reg_12;\n        clk_20 = chip_1;\n    end\n        if ( hw_3  || reg_2  != clk_6 ) begin\n            chip_96 = err_4;\n            cfg_1 <= cfg_2;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_16) (  rst_154 ) |-> rst_116 == clk_3 && cfg_105 == auth_20 ;endproperty \n property name; @(negedge clock_div_16) (  rst_154 ) &&  (  hw_5 ) |-> rst_2 == reg_12 && clk_20 == chip_1 ;endproperty \n property name; @(negedge clock_div_16) (  rst_154 ) &&  (  hw_5 ) &&  (  hw_3  || reg_2  != clk_6 ) |-> chip_96 == err_4 && cfg_1 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_16"
    },
    {
        "Code": "if (  core_9 ) begin \n    err_14 = fsm_16;\n    if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n        sig_5 = rst_13;\n    end\n        if ( chip_1 ) begin\n            hw_13 = auth_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_18) (  core_9 ) |-> err_14 == fsm_16 ;endproperty \n property name; @(negedge clock_div_18) (  core_9 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> sig_5 == rst_13 ;endproperty \n property name; @(negedge clock_div_18) (  core_9 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) &&  (  chip_1 ) |-> hw_13 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_18"
    },
    {
        "Code": "if (  rst_13  != auth_12 ) begin \n    data_14 = err_4;\n    if ( err_8  && tx_4  || cfg_20 ) begin\n        chip_18 <= auth_2;\n    end\n        if ( err_18  != data_7 ) begin\n            cfg_9 = cfg_2;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_14) (  rst_13  != auth_12 ) |-> data_14 == err_4 ;endproperty \n property name; @(negedge sys_clk_14) (  rst_13  != auth_12 ) &&  (  err_8  && tx_4  || cfg_20 ) |-> chip_18 == auth_2 ;endproperty \n property name; @(negedge sys_clk_14) (  rst_13  != auth_12 ) &&  (  err_8  && tx_4  || cfg_20 ) &&  (  err_18  != data_7 ) |-> cfg_9 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_14"
    },
    {
        "Code": "if (  clk_11  || cfg_10 ) begin \n    tx_5 <= data_10;\n    clk_19 <= cfg_7;\n    cfg_52 <= hw_6;\n    if ( clk_15  && fsm_12  && rst_5 ) begin\n        err_5 = rx_4;\n        chip_20 = data_4;\n        data_11 = reg_4;\n    end\n        if ( reg_8  || core_18 ) begin\n            tx_6 <= cfg_15;\n            cfg_9 = err_18;\n            data_5 = hw_19;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_10) (  clk_11  || cfg_10 ) |-> tx_5 == data_10 && clk_19 == cfg_7 && cfg_52 == hw_6 ;endproperty \n property name; @(posedge mem_clock_10) (  clk_11  || cfg_10 ) &&  (  clk_15  && fsm_12  && rst_5 ) |-> err_5 == rx_4 && chip_20 == data_4 && data_11 == reg_4 ;endproperty \n property name; @(posedge mem_clock_10) (  clk_11  || cfg_10 ) &&  (  clk_15  && fsm_12  && rst_5 ) &&  (  reg_8  || core_18 ) |-> tx_6 == cfg_15 && cfg_9 == err_18 && data_5 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "if (  sig_19 ) begin \n    reg_18 = data_8;\n    core_10 <= data_4;\n    if ( fsm_19  && core_6  != data_20  && sig_11 ) begin\n        rst_9 = tx_20;\n        data_13 = core_1;\n    end\n        if ( sig_20  || rx_5  && rx_19 ) begin\n            rst_1 = fsm_6;\n            rx_7 <= rst_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_1) (  sig_19 ) |-> reg_18 == data_8 && core_10 == data_4 ;endproperty \n property name; @(negedge clock_source_1) (  sig_19 ) &&  (  fsm_19  && core_6  != data_20  && sig_11 ) |-> rst_9 == tx_20 && data_13 == core_1 ;endproperty \n property name; @(negedge clock_source_1) (  sig_19 ) &&  (  fsm_19  && core_6  != data_20  && sig_11 ) &&  (  sig_20  || rx_5  && rx_19 ) |-> rst_1 == fsm_6 && rx_7 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "if (  clk_10  != rx_19 ) begin \n    tx_12 <= sig_111;\n    if ( auth_9  || data_20  && err_10  != core_19 ) begin\n        sig_11 = sig_19;\n    end\n        if ( rx_119 ) begin\n            data_1 = tx_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_3) (  clk_10  != rx_19 ) |-> tx_12 == sig_111 ;endproperty \n property name; @(negedge clk_out_3) (  clk_10  != rx_19 ) &&  (  auth_9  || data_20  && err_10  != core_19 ) |-> sig_11 == sig_19 ;endproperty \n property name; @(negedge clk_out_3) (  clk_10  != rx_19 ) &&  (  auth_9  || data_20  && err_10  != core_19 ) &&  (  rx_119 ) |-> data_1 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_3"
    },
    {
        "Code": "if (  core_1  || auth_2  || core_8  && auth_7 ) begin \n    cfg_3 <= rst_7;\n    core_6 <= rst_10;\n    if ( cfg_6  != reg_19 ) begin\n        reg_36 <= err_15;\n        clk_12 = rx_9;\n    end\n        if ( err_2  != data_17 ) begin\n            hw_20 = clk_12;\n            tx_5 <= reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_20) (  core_1  || auth_2  || core_8  && auth_7 ) |-> cfg_3 == rst_7 && core_6 == rst_10 ;endproperty \n property name; @(negedge pll_clk_20) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  cfg_6  != reg_19 ) |-> reg_36 == err_15 && clk_12 == rx_9 ;endproperty \n property name; @(negedge pll_clk_20) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  cfg_6  != reg_19 ) &&  (  err_2  != data_17 ) |-> hw_20 == clk_12 && tx_5 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "if (  hw_1  && auth_15 ) begin \n    fsm_114 <= core_20;\n    hw_20 = rx_3;\n    chip_79 = core_7;\n    if ( clk_7  && hw_5 ) begin\n        reg_4 <= err_15;\n        reg_10 <= rx_3;\n        rx_5 <= chip_15;\n    end\n        if ( reg_18  != chip_9  || sig_11  && rst_2 ) begin\n            hw_11 = hw_59;\n            auth_12 <= reg_9;\n            data_20 = auth_9;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_3) (  hw_1  && auth_15 ) |-> fsm_114 == core_20 && hw_20 == rx_3 && chip_79 == core_7 ;endproperty \n property name; @(posedge core_clock_3) (  hw_1  && auth_15 ) &&  (  clk_7  && hw_5 ) |-> reg_4 == err_15 && reg_10 == rx_3 && rx_5 == chip_15 ;endproperty \n property name; @(posedge core_clock_3) (  hw_1  && auth_15 ) &&  (  clk_7  && hw_5 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) |-> hw_11 == hw_59 && auth_12 == reg_9 && data_20 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "if (  data_12  || rx_14 ) begin \n    hw_79 <= cfg_15;\n    rst_9 <= sig_3;\n    auth_114 <= hw_11;\n    if ( rx_5  != auth_4  && rst_11 ) begin\n        fsm_114 = data_12;\n        clk_62 = rst_12;\n        reg_20 <= rx_12;\n    end\n        if ( fsm_12  != reg_1  || clk_11  && cfg_9 ) begin\n            clk_16 <= data_6;\n            rx_9 <= hw_15;\n            fsm_100 = data_15;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_6) (  data_12  || rx_14 ) |-> hw_79 == cfg_15 && rst_9 == sig_3 && auth_114 == hw_11 ;endproperty \n property name; @(negedge pll_clk_6) (  data_12  || rx_14 ) &&  (  rx_5  != auth_4  && rst_11 ) |-> fsm_114 == data_12 && clk_62 == rst_12 && reg_20 == rx_12 ;endproperty \n property name; @(negedge pll_clk_6) (  data_12  || rx_14 ) &&  (  rx_5  != auth_4  && rst_11 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) |-> clk_16 == data_6 && rx_9 == hw_15 && fsm_100 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_6"
    },
    {
        "Code": "if (  err_15  || rst_12  && core_14  && fsm_4 ) begin \n    rst_154 = tx_20;\n    err_14 <= tx_3;\n    rst_52 = core_1;\n    if ( reg_18  != chip_9  || sig_11  && rst_2 ) begin\n        chip_11 = hw_10;\n        fsm_1 <= reg_15;\n        tx_13 <= rst_19;\n    end\n        if ( sig_17  != fsm_1  && core_16  != auth_10 ) begin\n            auth_204 = reg_12;\n            chip_1 = err_7;\n            auth_9 = data_11;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_16) (  err_15  || rst_12  && core_14  && fsm_4 ) |-> rst_154 == tx_20 && err_14 == tx_3 && rst_52 == core_1 ;endproperty \n property name; @(posedge core_clock_16) (  err_15  || rst_12  && core_14  && fsm_4 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) |-> chip_11 == hw_10 && fsm_1 == reg_15 && tx_13 == rst_19 ;endproperty \n property name; @(posedge core_clock_16) (  err_15  || rst_12  && core_14  && fsm_4 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) |-> auth_204 == reg_12 && chip_1 == err_7 && auth_9 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_16"
    },
    {
        "Code": "if (  fsm_20  || auth_7  && chip_12  != fsm_18 ) begin \n    rx_16 = err_1;\n    if ( tx_4  != cfg_17 ) begin\n        chip_13 = tx_18;\n    end\n        if ( tx_119 ) begin\n            fsm_10 <= data_5;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_11) (  fsm_20  || auth_7  && chip_12  != fsm_18 ) |-> rx_16 == err_1 ;endproperty \n property name; @(posedge ref_clk_11) (  fsm_20  || auth_7  && chip_12  != fsm_18 ) &&  (  tx_4  != cfg_17 ) |-> chip_13 == tx_18 ;endproperty \n property name; @(posedge ref_clk_11) (  fsm_20  || auth_7  && chip_12  != fsm_18 ) &&  (  tx_4  != cfg_17 ) &&  (  tx_119 ) |-> fsm_10 == data_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_11"
    },
    {
        "Code": "if (  rx_6  || rx_1  || hw_7 ) begin \n    rst_7 <= core_7;\n    cfg_19 = core_13;\n    if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n        hw_15 = tx_12;\n        chip_4 = fsm_8;\n    end\n        if ( tx_1  != reg_16 ) begin\n            core_18 = rx_18;\n            cfg_1 <= chip_6;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_10) (  rx_6  || rx_1  || hw_7 ) |-> rst_7 == core_7 && cfg_19 == core_13 ;endproperty \n property name; @(negedge fast_clk_10) (  rx_6  || rx_1  || hw_7 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> hw_15 == tx_12 && chip_4 == fsm_8 ;endproperty \n property name; @(negedge fast_clk_10) (  rx_6  || rx_1  || hw_7 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) &&  (  tx_1  != reg_16 ) |-> core_18 == rx_18 && cfg_1 == chip_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_10"
    },
    {
        "Code": "if (  hw_15 ) begin \n    rst_19 = hw_19;\n    tx_1 = sig_8;\n    if ( hw_1  || fsm_17  || clk_18 ) begin\n        err_1 <= auth_12;\n        core_19 <= rx_11;\n    end\n        if ( sig_3  && sig_3 ) begin\n            hw_7 = fsm_19;\n            err_2 = cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_6) (  hw_15 ) |-> rst_19 == hw_19 && tx_1 == sig_8 ;endproperty \n property name; @(negedge cpu_clock_6) (  hw_15 ) &&  (  hw_1  || fsm_17  || clk_18 ) |-> err_1 == auth_12 && core_19 == rx_11 ;endproperty \n property name; @(negedge cpu_clock_6) (  hw_15 ) &&  (  hw_1  || fsm_17  || clk_18 ) &&  (  sig_3  && sig_3 ) |-> hw_7 == fsm_19 && err_2 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "if (  rst_10  != chip_1  && fsm_10  != cfg_4 ) begin \n    err_1 = reg_11;\n    chip_20 <= data_4;\n    reg_118 <= fsm_15;\n    if ( clk_119  && sig_12  != hw_15 ) begin\n        core_3 <= fsm_8;\n        chip_18 = cfg_10;\n        sig_16 <= fsm_9;\n    end\n        if ( reg_13  || auth_6  && cfg_1  && reg_8 ) begin\n            err_19 <= err_15;\n            clk_1 <= tx_14;\n            cfg_7 = rst_18;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_17) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) |-> err_1 == reg_11 && chip_20 == data_4 && reg_118 == fsm_15 ;endproperty \n property name; @(posedge ref_clk_17) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  clk_119  && sig_12  != hw_15 ) |-> core_3 == fsm_8 && chip_18 == cfg_10 && sig_16 == fsm_9 ;endproperty \n property name; @(posedge ref_clk_17) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  clk_119  && sig_12  != hw_15 ) &&  (  reg_13  || auth_6  && cfg_1  && reg_8 ) |-> err_19 == err_15 && clk_1 == tx_14 && cfg_7 == rst_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_17"
    },
    {
        "Code": "if (  fsm_14  || tx_17  || err_13  || rx_16 ) begin \n    err_2 = data_8;\n    cfg_11 = err_15;\n    if ( data_18 ) begin\n        err_14 = core_10;\n        auth_117 <= clk_16;\n    end\n        if ( rx_129  || hw_7  && err_124  != tx_8 ) begin\n            rst_2 = auth_8;\n            reg_9 = hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_5) (  fsm_14  || tx_17  || err_13  || rx_16 ) |-> err_2 == data_8 && cfg_11 == err_15 ;endproperty \n property name; @(negedge clk_in_5) (  fsm_14  || tx_17  || err_13  || rx_16 ) &&  (  data_18 ) |-> err_14 == core_10 && auth_117 == clk_16 ;endproperty \n property name; @(negedge clk_in_5) (  fsm_14  || tx_17  || err_13  || rx_16 ) &&  (  data_18 ) &&  (  rx_129  || hw_7  && err_124  != tx_8 ) |-> rst_2 == auth_8 && reg_9 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_5"
    },
    {
        "Code": "if (  rx_9 ) begin \n    rst_1 = auth_10;\n    if ( tx_17  && hw_9  != core_18 ) begin\n        rst_20 <= data_15;\n    end\n        if ( sig_4 ) begin\n            hw_12 = sig_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_1) (  rx_9 ) |-> rst_1 == auth_10 ;endproperty \n property name; @(negedge async_clk_1) (  rx_9 ) &&  (  tx_17  && hw_9  != core_18 ) |-> rst_20 == data_15 ;endproperty \n property name; @(negedge async_clk_1) (  rx_9 ) &&  (  tx_17  && hw_9  != core_18 ) &&  (  sig_4 ) |-> hw_12 == sig_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "if (  auth_16  != auth_17  || data_5  && rst_19 ) begin \n    cfg_183 = core_6;\n    core_5 <= rx_7;\n    if ( rst_99 ) begin\n        sig_1 <= err_10;\n        chip_2 = rst_12;\n    end\n        if ( reg_4  && hw_7  != core_3 ) begin\n            fsm_13 = clk_13;\n            tx_17 <= data_5;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_19) (  auth_16  != auth_17  || data_5  && rst_19 ) |-> cfg_183 == core_6 && core_5 == rx_7 ;endproperty \n property name; @(negedge ref_clk_19) (  auth_16  != auth_17  || data_5  && rst_19 ) &&  (  rst_99 ) |-> sig_1 == err_10 && chip_2 == rst_12 ;endproperty \n property name; @(negedge ref_clk_19) (  auth_16  != auth_17  || data_5  && rst_19 ) &&  (  rst_99 ) &&  (  reg_4  && hw_7  != core_3 ) |-> fsm_13 == clk_13 && tx_17 == data_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_19"
    },
    {
        "Code": "if (  cfg_10 ) begin \n    core_112 = sig_20;\n    rst_9 <= cfg_8;\n    if ( rst_19 ) begin\n        core_6 <= hw_11;\n        hw_1 = cfg_20;\n    end\n        if ( clk_15  != tx_7  && clk_7 ) begin\n            err_79 <= tx_19;\n            err_14 <= fsm_42;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_1) (  cfg_10 ) |-> core_112 == sig_20 && rst_9 == cfg_8 ;endproperty \n property name; @(negedge cpu_clock_1) (  cfg_10 ) &&  (  rst_19 ) |-> core_6 == hw_11 && hw_1 == cfg_20 ;endproperty \n property name; @(negedge cpu_clock_1) (  cfg_10 ) &&  (  rst_19 ) &&  (  clk_15  != tx_7  && clk_7 ) |-> err_79 == tx_19 && err_14 == fsm_42 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "if (  core_5  || sig_3 ) begin \n    cfg_7 <= cfg_20;\n    rx_18 <= sig_9;\n    if ( fsm_7  != reg_17  || err_13 ) begin\n        tx_10 <= reg_12;\n        tx_33 = core_12;\n    end\n        if ( rst_14 ) begin\n            sig_149 = hw_19;\n            reg_6 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_8) (  core_5  || sig_3 ) |-> cfg_7 == cfg_20 && rx_18 == sig_9 ;endproperty \n property name; @(negedge fast_clk_8) (  core_5  || sig_3 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> tx_10 == reg_12 && tx_33 == core_12 ;endproperty \n property name; @(negedge fast_clk_8) (  core_5  || sig_3 ) &&  (  fsm_7  != reg_17  || err_13 ) &&  (  rst_14 ) |-> sig_149 == hw_19 && reg_6 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "if (  rst_18  && reg_16 ) begin \n    fsm_4 = sig_12;\n    if ( tx_17  != cfg_5  && chip_17  && fsm_4 ) begin\n        rst_116 = fsm_16;\n    end\n        if ( data_6 ) begin\n            err_16 <= rx_18;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_13) (  rst_18  && reg_16 ) |-> fsm_4 == sig_12 ;endproperty \n property name; @(posedge fast_clk_13) (  rst_18  && reg_16 ) &&  (  tx_17  != cfg_5  && chip_17  && fsm_4 ) |-> rst_116 == fsm_16 ;endproperty \n property name; @(posedge fast_clk_13) (  rst_18  && reg_16 ) &&  (  tx_17  != cfg_5  && chip_17  && fsm_4 ) &&  (  data_6 ) |-> err_16 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_13"
    },
    {
        "Code": "if (  tx_9  && auth_8 ) begin \n    rx_9 <= chip_115;\n    cfg_105 = err_4;\n    if ( tx_1  != reg_16 ) begin\n        chip_6 <= core_18;\n        sig_11 <= auth_6;\n    end\n        if ( clk_2  && data_1  != tx_2 ) begin\n            clk_122 = cfg_19;\n            hw_19 = reg_11;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_19) (  tx_9  && auth_8 ) |-> rx_9 == chip_115 && cfg_105 == err_4 ;endproperty \n property name; @(negedge bus_clock_19) (  tx_9  && auth_8 ) &&  (  tx_1  != reg_16 ) |-> chip_6 == core_18 && sig_11 == auth_6 ;endproperty \n property name; @(negedge bus_clock_19) (  tx_9  && auth_8 ) &&  (  tx_1  != reg_16 ) &&  (  clk_2  && data_1  != tx_2 ) |-> clk_122 == cfg_19 && hw_19 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_19"
    },
    {
        "Code": "if (  sig_13  && reg_1  != fsm_18  || auth_14 ) begin \n    tx_114 <= auth_17;\n    sig_11 <= fsm_2;\n    if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n        auth_120 = cfg_18;\n        err_12 = core_17;\n    end\n        if ( err_2  && clk_16  && clk_7 ) begin\n            hw_15 <= clk_14;\n            clk_3 <= rx_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_13) (  sig_13  && reg_1  != fsm_18  || auth_14 ) |-> tx_114 == auth_17 && sig_11 == fsm_2 ;endproperty \n property name; @(negedge clk_out_13) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> auth_120 == cfg_18 && err_12 == core_17 ;endproperty \n property name; @(negedge clk_out_13) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) &&  (  err_2  && clk_16  && clk_7 ) |-> hw_15 == clk_14 && clk_3 == rx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_13"
    },
    {
        "Code": "if (  err_13  || clk_15  && rx_6  && err_1 ) begin \n    auth_16 <= core_17;\n    if ( core_63  || tx_66  || auth_7 ) begin\n        auth_10 = clk_14;\n    end\n        if ( tx_2  && fsm_52 ) begin\n            reg_10 = reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_4) (  err_13  || clk_15  && rx_6  && err_1 ) |-> auth_16 == core_17 ;endproperty \n property name; @(negedge clk_osc_4) (  err_13  || clk_15  && rx_6  && err_1 ) &&  (  core_63  || tx_66  || auth_7 ) |-> auth_10 == clk_14 ;endproperty \n property name; @(negedge clk_osc_4) (  err_13  || clk_15  && rx_6  && err_1 ) &&  (  core_63  || tx_66  || auth_7 ) &&  (  tx_2  && fsm_52 ) |-> reg_10 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_4"
    },
    {
        "Code": "if (  rst_15  || fsm_18  || reg_11  != tx_17 ) begin \n    tx_9 <= auth_12;\n    hw_16 = hw_7;\n    fsm_116 <= rx_15;\n    if ( sig_2 ) begin\n        cfg_183 <= fsm_9;\n        rx_18 <= reg_16;\n        fsm_15 = rx_18;\n    end\n        if ( tx_1  != chip_19  && err_16 ) begin\n            auth_120 = fsm_2;\n            tx_114 <= hw_8;\n            cfg_15 <= rx_6;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_3) (  rst_15  || fsm_18  || reg_11  != tx_17 ) |-> tx_9 == auth_12 && hw_16 == hw_7 && fsm_116 == rx_15 ;endproperty \n property name; @(posedge bus_clock_3) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  sig_2 ) |-> cfg_183 == fsm_9 && rx_18 == reg_16 && fsm_15 == rx_18 ;endproperty \n property name; @(posedge bus_clock_3) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  sig_2 ) &&  (  tx_1  != chip_19  && err_16 ) |-> auth_120 == fsm_2 && tx_114 == hw_8 && cfg_15 == rx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_3"
    },
    {
        "Code": "if (  tx_2  != err_12  && hw_2 ) begin \n    chip_1 <= data_7;\n    if ( tx_2  && fsm_52 ) begin\n        err_20 <= chip_20;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n            clk_118 = clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_1) (  tx_2  != err_12  && hw_2 ) |-> chip_1 == data_7 ;endproperty \n property name; @(negedge clk_in_1) (  tx_2  != err_12  && hw_2 ) &&  (  tx_2  && fsm_52 ) |-> err_20 == chip_20 ;endproperty \n property name; @(negedge clk_in_1) (  tx_2  != err_12  && hw_2 ) &&  (  tx_2  && fsm_52 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> clk_118 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "if (  rst_9 ) begin \n    data_4 = cfg_1;\n    tx_15 <= hw_3;\n    hw_20 <= rst_8;\n    if ( rst_19 ) begin\n        rx_125 <= sig_5;\n        clk_16 <= err_5;\n        core_7 <= rst_5;\n    end\n        if ( reg_8  && auth_7 ) begin\n            hw_4 = err_13;\n            tx_117 = clk_20;\n            tx_2 = chip_20;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_6) (  rst_9 ) |-> data_4 == cfg_1 && tx_15 == hw_3 && hw_20 == rst_8 ;endproperty \n property name; @(posedge sys_clk_6) (  rst_9 ) &&  (  rst_19 ) |-> rx_125 == sig_5 && clk_16 == err_5 && core_7 == rst_5 ;endproperty \n property name; @(posedge sys_clk_6) (  rst_9 ) &&  (  rst_19 ) &&  (  reg_8  && auth_7 ) |-> hw_4 == err_13 && tx_117 == clk_20 && tx_2 == chip_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "if (  cfg_5  != sig_1 ) begin \n    rx_20 = core_1;\n    if ( auth_15 ) begin\n        sig_16 <= hw_18;\n    end\n        if ( hw_20  || cfg_8 ) begin\n            auth_5 <= rst_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_1) (  cfg_5  != sig_1 ) |-> rx_20 == core_1 ;endproperty \n property name; @(negedge clk_in_1) (  cfg_5  != sig_1 ) &&  (  auth_15 ) |-> sig_16 == hw_18 ;endproperty \n property name; @(negedge clk_in_1) (  cfg_5  != sig_1 ) &&  (  auth_15 ) &&  (  hw_20  || cfg_8 ) |-> auth_5 == rst_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "if (  reg_14  || reg_11  || tx_16  && chip_16 ) begin \n    core_16 <= rst_10;\n    hw_13 = sig_14;\n    if ( rst_11  != reg_19 ) begin\n        rx_6 <= auth_20;\n        data_13 <= err_5;\n    end\n        if ( fsm_20  && auth_18  || chip_5 ) begin\n            core_20 <= tx_20;\n            rst_11 = sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_18) (  reg_14  || reg_11  || tx_16  && chip_16 ) |-> core_16 == rst_10 && hw_13 == sig_14 ;endproperty \n property name; @(posedge sys_clk_18) (  reg_14  || reg_11  || tx_16  && chip_16 ) &&  (  rst_11  != reg_19 ) |-> rx_6 == auth_20 && data_13 == err_5 ;endproperty \n property name; @(posedge sys_clk_18) (  reg_14  || reg_11  || tx_16  && chip_16 ) &&  (  rst_11  != reg_19 ) &&  (  fsm_20  && auth_18  || chip_5 ) |-> core_20 == tx_20 && rst_11 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "if (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) begin \n    clk_20 <= sig_4;\n    if ( reg_118  || chip_18  != rst_3  && core_6 ) begin\n        reg_118 = err_7;\n    end\n        if ( data_16  || err_20  != rx_4 ) begin\n            hw_6 = core_143;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_14) (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) |-> clk_20 == sig_4 ;endproperty \n property name; @(posedge core_clock_14) (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) |-> reg_118 == err_7 ;endproperty \n property name; @(posedge core_clock_14) (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) &&  (  data_16  || err_20  != rx_4 ) |-> hw_6 == core_143 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_14"
    },
    {
        "Code": "if (  core_13  != hw_19  || hw_11  || fsm_20 ) begin \n    data_116 <= err_18;\n    if ( err_4  || sig_78  && fsm_3 ) begin\n        data_5 <= err_2;\n    end\n        if ( data_15  && rx_6  && hw_6 ) begin\n            rst_8 = reg_12;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_20) (  core_13  != hw_19  || hw_11  || fsm_20 ) |-> data_116 == err_18 ;endproperty \n property name; @(negedge core_clock_20) (  core_13  != hw_19  || hw_11  || fsm_20 ) &&  (  err_4  || sig_78  && fsm_3 ) |-> data_5 == err_2 ;endproperty \n property name; @(negedge core_clock_20) (  core_13  != hw_19  || hw_11  || fsm_20 ) &&  (  err_4  || sig_78  && fsm_3 ) &&  (  data_15  && rx_6  && hw_6 ) |-> rst_8 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "if (  err_10  && hw_6 ) begin \n    auth_117 <= rst_14;\n    core_2 <= reg_7;\n    err_14 = reg_14;\n    if ( rx_7  && cfg_17 ) begin\n        tx_19 <= sig_3;\n        reg_7 <= sig_2;\n        err_79 <= clk_14;\n    end\n        if ( hw_20  != auth_5  && sig_96 ) begin\n            err_7 = reg_5;\n            clk_118 = sig_2;\n            fsm_1 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_3) (  err_10  && hw_6 ) |-> auth_117 == rst_14 && core_2 == reg_7 && err_14 == reg_14 ;endproperty \n property name; @(negedge fast_clk_3) (  err_10  && hw_6 ) &&  (  rx_7  && cfg_17 ) |-> tx_19 == sig_3 && reg_7 == sig_2 && err_79 == clk_14 ;endproperty \n property name; @(negedge fast_clk_3) (  err_10  && hw_6 ) &&  (  rx_7  && cfg_17 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> err_7 == reg_5 && clk_118 == sig_2 && fsm_1 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_3"
    },
    {
        "Code": "if (  auth_1  != auth_6 ) begin \n    rx_9 <= tx_12;\n    hw_196 = reg_19;\n    core_19 <= tx_20;\n    if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n        auth_6 <= err_9;\n        core_14 = data_3;\n        fsm_19 <= cfg_9;\n    end\n        if ( tx_4  != cfg_17 ) begin\n            rx_7 <= fsm_3;\n            rst_1 = rx_13;\n            cfg_1 = clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_9) (  auth_1  != auth_6 ) |-> rx_9 == tx_12 && hw_196 == reg_19 && core_19 == tx_20 ;endproperty \n property name; @(posedge pll_clk_9) (  auth_1  != auth_6 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> auth_6 == err_9 && core_14 == data_3 && fsm_19 == cfg_9 ;endproperty \n property name; @(posedge pll_clk_9) (  auth_1  != auth_6 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) &&  (  tx_4  != cfg_17 ) |-> rx_7 == fsm_3 && rst_1 == rx_13 && cfg_1 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "if (  cfg_20 ) begin \n    data_203 <= rst_34;\n    cfg_183 = rst_15;\n    rst_1 <= tx_14;\n    if ( clk_3  != err_104  || tx_6  != fsm_8 ) begin\n        rst_6 <= data_12;\n        auth_5 = clk_4;\n        fsm_9 <= chip_9;\n    end\n        if ( reg_2  != hw_1 ) begin\n            fsm_114 <= cfg_12;\n            rst_12 <= chip_10;\n            rx_9 = auth_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_10) (  cfg_20 ) |-> data_203 == rst_34 && cfg_183 == rst_15 && rst_1 == tx_14 ;endproperty \n property name; @(negedge clk_signal_10) (  cfg_20 ) &&  (  clk_3  != err_104  || tx_6  != fsm_8 ) |-> rst_6 == data_12 && auth_5 == clk_4 && fsm_9 == chip_9 ;endproperty \n property name; @(negedge clk_signal_10) (  cfg_20 ) &&  (  clk_3  != err_104  || tx_6  != fsm_8 ) &&  (  reg_2  != hw_1 ) |-> fsm_114 == cfg_12 && rst_12 == chip_10 && rx_9 == auth_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_10"
    },
    {
        "Code": "if (  sig_15 ) begin \n    clk_12 <= rx_3;\n    if ( rx_9  || cfg_19 ) begin\n        sig_1 = tx_20;\n    end\n        if ( tx_13  != reg_16  || tx_9 ) begin\n            data_20 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_20) (  sig_15 ) |-> clk_12 == rx_3 ;endproperty \n property name; @(posedge clk_gen_20) (  sig_15 ) &&  (  rx_9  || cfg_19 ) |-> sig_1 == tx_20 ;endproperty \n property name; @(posedge clk_gen_20) (  sig_15 ) &&  (  rx_9  || cfg_19 ) &&  (  tx_13  != reg_16  || tx_9 ) |-> data_20 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "if (  tx_15  || cfg_17  && core_15  && tx_16 ) begin \n    cfg_9 <= data_4;\n    if ( chip_8  && core_19  != hw_7  && clk_8 ) begin\n        rx_17 <= tx_2;\n    end\n        if ( chip_17  != tx_120 ) begin\n            fsm_2 <= cfg_18;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_6) (  tx_15  || cfg_17  && core_15  && tx_16 ) |-> cfg_9 == data_4 ;endproperty \n property name; @(posedge bus_clock_6) (  tx_15  || cfg_17  && core_15  && tx_16 ) &&  (  chip_8  && core_19  != hw_7  && clk_8 ) |-> rx_17 == tx_2 ;endproperty \n property name; @(posedge bus_clock_6) (  tx_15  || cfg_17  && core_15  && tx_16 ) &&  (  chip_8  && core_19  != hw_7  && clk_8 ) &&  (  chip_17  != tx_120 ) |-> fsm_2 == cfg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "if (  chip_8  != sig_7  && err_2  != hw_6 ) begin \n    reg_11 = hw_4;\n    if ( cfg_12  || sig_6  || rst_6 ) begin\n        sig_1 = data_3;\n    end\n        if ( sig_16  != fsm_18  && rst_19 ) begin\n            cfg_18 = hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_11) (  chip_8  != sig_7  && err_2  != hw_6 ) |-> reg_11 == hw_4 ;endproperty \n property name; @(negedge async_clk_11) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> sig_1 == data_3 ;endproperty \n property name; @(negedge async_clk_11) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  cfg_12  || sig_6  || rst_6 ) &&  (  sig_16  != fsm_18  && rst_19 ) |-> cfg_18 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "if (  sig_1  != reg_3 ) begin \n    cfg_15 = cfg_1;\n    if ( hw_15  || reg_1  && tx_19  || tx_9 ) begin\n        chip_4 = hw_15;\n    end\n        if ( cfg_13  != clk_18  && chip_5  && data_18 ) begin\n            fsm_11 = clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_13) (  sig_1  != reg_3 ) |-> cfg_15 == cfg_1 ;endproperty \n property name; @(negedge clk_gen_13) (  sig_1  != reg_3 ) &&  (  hw_15  || reg_1  && tx_19  || tx_9 ) |-> chip_4 == hw_15 ;endproperty \n property name; @(negedge clk_gen_13) (  sig_1  != reg_3 ) &&  (  hw_15  || reg_1  && tx_19  || tx_9 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) |-> fsm_11 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "if (  core_14  || chip_16  != tx_20 ) begin \n    sig_116 <= cfg_11;\n    tx_18 <= auth_12;\n    core_9 = data_85;\n    if ( err_19  || fsm_115  != sig_6  || rst_5 ) begin\n        core_20 <= data_12;\n        cfg_1 <= fsm_42;\n        chip_79 <= sig_8;\n    end\n        if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n            rst_5 = reg_14;\n            clk_3 = core_10;\n            rx_9 = err_20;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_11) (  core_14  || chip_16  != tx_20 ) |-> sig_116 == cfg_11 && tx_18 == auth_12 && core_9 == data_85 ;endproperty \n property name; @(posedge fast_clk_11) (  core_14  || chip_16  != tx_20 ) &&  (  err_19  || fsm_115  != sig_6  || rst_5 ) |-> core_20 == data_12 && cfg_1 == fsm_42 && chip_79 == sig_8 ;endproperty \n property name; @(posedge fast_clk_11) (  core_14  || chip_16  != tx_20 ) &&  (  err_19  || fsm_115  != sig_6  || rst_5 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> rst_5 == reg_14 && clk_3 == core_10 && rx_9 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "if (  core_2  != data_14  && tx_19 ) begin \n    err_3 <= clk_8;\n    if ( reg_19  || auth_19 ) begin\n        core_1 = auth_3;\n    end\n        if ( hw_7  != hw_20 ) begin\n            core_15 <= rst_18;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_5) (  core_2  != data_14  && tx_19 ) |-> err_3 == clk_8 ;endproperty \n property name; @(negedge core_clock_5) (  core_2  != data_14  && tx_19 ) &&  (  reg_19  || auth_19 ) |-> core_1 == auth_3 ;endproperty \n property name; @(negedge core_clock_5) (  core_2  != data_14  && tx_19 ) &&  (  reg_19  || auth_19 ) &&  (  hw_7  != hw_20 ) |-> core_15 == rst_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "if (  hw_16  != sig_117  && fsm_6  != rst_18 ) begin \n    auth_16 = chip_15;\n    cfg_4 = data_8;\n    chip_11 <= clk_14;\n    if ( rx_20  && reg_8  != rx_9 ) begin\n        rst_10 <= rx_3;\n        clk_17 = core_1;\n        fsm_100 <= cfg_13;\n    end\n        if ( reg_4  && reg_10  || cfg_7  != hw_15 ) begin\n            chip_3 <= cfg_20;\n            fsm_11 <= data_6;\n            data_10 = reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_20) (  hw_16  != sig_117  && fsm_6  != rst_18 ) |-> auth_16 == chip_15 && cfg_4 == data_8 && chip_11 == clk_14 ;endproperty \n property name; @(posedge main_clk_20) (  hw_16  != sig_117  && fsm_6  != rst_18 ) &&  (  rx_20  && reg_8  != rx_9 ) |-> rst_10 == rx_3 && clk_17 == core_1 && fsm_100 == cfg_13 ;endproperty \n property name; @(posedge main_clk_20) (  hw_16  != sig_117  && fsm_6  != rst_18 ) &&  (  rx_20  && reg_8  != rx_9 ) &&  (  reg_4  && reg_10  || cfg_7  != hw_15 ) |-> chip_3 == cfg_20 && fsm_11 == data_6 && data_10 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "if (  sig_8  && rx_9 ) begin \n    reg_11 <= sig_6;\n    err_17 <= reg_19;\n    data_11 = clk_9;\n    if ( err_16  != rst_160 ) begin\n        sig_3 = sig_8;\n        reg_9 = fsm_12;\n        sig_63 = cfg_2;\n    end\n        if ( reg_2  != hw_1 ) begin\n            err_2 <= cfg_5;\n            hw_11 <= sig_3;\n            cfg_52 <= reg_7;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_16) (  sig_8  && rx_9 ) |-> reg_11 == sig_6 && err_17 == reg_19 && data_11 == clk_9 ;endproperty \n property name; @(negedge main_clk_16) (  sig_8  && rx_9 ) &&  (  err_16  != rst_160 ) |-> sig_3 == sig_8 && reg_9 == fsm_12 && sig_63 == cfg_2 ;endproperty \n property name; @(negedge main_clk_16) (  sig_8  && rx_9 ) &&  (  err_16  != rst_160 ) &&  (  reg_2  != hw_1 ) |-> err_2 == cfg_5 && hw_11 == sig_3 && cfg_52 == reg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "if (  err_117  && rst_1  != fsm_2  || rx_8 ) begin \n    fsm_112 <= fsm_12;\n    cfg_183 = err_14;\n    auth_6 <= rst_14;\n    if ( rx_12  != rst_8  && fsm_18 ) begin\n        tx_27 = tx_3;\n        err_4 <= fsm_12;\n        sig_172 = hw_9;\n    end\n        if ( hw_18  != fsm_15  || reg_40  && chip_8 ) begin\n            err_1 = fsm_12;\n            hw_17 = clk_10;\n            cfg_10 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_16) (  err_117  && rst_1  != fsm_2  || rx_8 ) |-> fsm_112 == fsm_12 && cfg_183 == err_14 && auth_6 == rst_14 ;endproperty \n property name; @(negedge clock_ctrl_16) (  err_117  && rst_1  != fsm_2  || rx_8 ) &&  (  rx_12  != rst_8  && fsm_18 ) |-> tx_27 == tx_3 && err_4 == fsm_12 && sig_172 == hw_9 ;endproperty \n property name; @(negedge clock_ctrl_16) (  err_117  && rst_1  != fsm_2  || rx_8 ) &&  (  rx_12  != rst_8  && fsm_18 ) &&  (  hw_18  != fsm_15  || reg_40  && chip_8 ) |-> err_1 == fsm_12 && hw_17 == clk_10 && cfg_10 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_16"
    },
    {
        "Code": "if (  fsm_15  && reg_14  && reg_14 ) begin \n    tx_10 <= sig_10;\n    rx_13 <= fsm_8;\n    data_120 = cfg_2;\n    if ( chip_8  && core_14  != hw_7  && clk_8 ) begin\n        clk_43 <= rx_14;\n        cfg_13 <= cfg_12;\n        data_1 = core_7;\n    end\n        if ( rx_1  && chip_11 ) begin\n            hw_1 <= rx_16;\n            cfg_17 = data_6;\n            core_8 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_20) (  fsm_15  && reg_14  && reg_14 ) |-> tx_10 == sig_10 && rx_13 == fsm_8 && data_120 == cfg_2 ;endproperty \n property name; @(negedge clk_signal_20) (  fsm_15  && reg_14  && reg_14 ) &&  (  chip_8  && core_14  != hw_7  && clk_8 ) |-> clk_43 == rx_14 && cfg_13 == cfg_12 && data_1 == core_7 ;endproperty \n property name; @(negedge clk_signal_20) (  fsm_15  && reg_14  && reg_14 ) &&  (  chip_8  && core_14  != hw_7  && clk_8 ) &&  (  rx_1  && chip_11 ) |-> hw_1 == rx_16 && cfg_17 == data_6 && core_8 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "if (  core_19 ) begin \n    err_195 <= err_190;\n    data_10 <= fsm_10;\n    err_79 = data_17;\n    if ( clk_11  != core_118 ) begin\n        sig_7 = rst_6;\n        reg_10 <= hw_11;\n        chip_16 <= rst_34;\n    end\n        if ( data_5  && tx_3  && tx_13 ) begin\n            err_5 <= chip_19;\n            rst_116 <= cfg_15;\n            tx_1010 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_7) (  core_19 ) |-> err_195 == err_190 && data_10 == fsm_10 && err_79 == data_17 ;endproperty \n property name; @(negedge bus_clock_7) (  core_19 ) &&  (  clk_11  != core_118 ) |-> sig_7 == rst_6 && reg_10 == hw_11 && chip_16 == rst_34 ;endproperty \n property name; @(negedge bus_clock_7) (  core_19 ) &&  (  clk_11  != core_118 ) &&  (  data_5  && tx_3  && tx_13 ) |-> err_5 == chip_19 && rst_116 == cfg_15 && tx_1010 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "if (  auth_1  && tx_1 ) begin \n    sig_10 <= clk_20;\n    if ( clk_1  || err_1  || chip_18 ) begin\n        err_20 <= rst_15;\n    end\n        if ( tx_4  != cfg_9 ) begin\n            rst_12 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_11) (  auth_1  && tx_1 ) |-> sig_10 == clk_20 ;endproperty \n property name; @(negedge ref_clk_11) (  auth_1  && tx_1 ) &&  (  clk_1  || err_1  || chip_18 ) |-> err_20 == rst_15 ;endproperty \n property name; @(negedge ref_clk_11) (  auth_1  && tx_1 ) &&  (  clk_1  || err_1  || chip_18 ) &&  (  tx_4  != cfg_9 ) |-> rst_12 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_11"
    },
    {
        "Code": "if (  cfg_1 ) begin \n    sig_116 <= core_7;\n    if ( chip_7  && rx_7 ) begin\n        clk_62 = cfg_5;\n    end\n        if ( rst_16  || core_11  || err_2 ) begin\n            data_120 <= sig_1;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_8) (  cfg_1 ) |-> sig_116 == core_7 ;endproperty \n property name; @(posedge cpu_clock_8) (  cfg_1 ) &&  (  chip_7  && rx_7 ) |-> clk_62 == cfg_5 ;endproperty \n property name; @(posedge cpu_clock_8) (  cfg_1 ) &&  (  chip_7  && rx_7 ) &&  (  rst_16  || core_11  || err_2 ) |-> data_120 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_8"
    },
    {
        "Code": "if (  err_6  != fsm_4  && core_5  || sig_2 ) begin \n    fsm_13 = data_10;\n    rx_12 = rx_14;\n    if ( data_1  != core_6  && data_20 ) begin\n        data_16 = chip_1;\n        cfg_76 = data_16;\n    end\n        if ( err_209  && rst_6  && hw_8 ) begin\n            rx_15 <= hw_11;\n            chip_79 <= core_1;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_20) (  err_6  != fsm_4  && core_5  || sig_2 ) |-> fsm_13 == data_10 && rx_12 == rx_14 ;endproperty \n property name; @(posedge fast_clk_20) (  err_6  != fsm_4  && core_5  || sig_2 ) &&  (  data_1  != core_6  && data_20 ) |-> data_16 == chip_1 && cfg_76 == data_16 ;endproperty \n property name; @(posedge fast_clk_20) (  err_6  != fsm_4  && core_5  || sig_2 ) &&  (  data_1  != core_6  && data_20 ) &&  (  err_209  && rst_6  && hw_8 ) |-> rx_15 == hw_11 && chip_79 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_20"
    },
    {
        "Code": "if (  chip_14  != clk_6  || cfg_14 ) begin \n    rst_2 = sig_6;\n    chip_10 = data_7;\n    err_79 = reg_4;\n    if ( auth_3  != rst_7  && fsm_18 ) begin\n        rst_14 <= rx_18;\n        data_178 = hw_1;\n        cfg_20 = rst_5;\n    end\n        if ( sig_1  || chip_5 ) begin\n            auth_1 <= rx_13;\n            data_19 <= tx_19;\n            fsm_4 = rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_14) (  chip_14  != clk_6  || cfg_14 ) |-> rst_2 == sig_6 && chip_10 == data_7 && err_79 == reg_4 ;endproperty \n property name; @(negedge clk_out_14) (  chip_14  != clk_6  || cfg_14 ) &&  (  auth_3  != rst_7  && fsm_18 ) |-> rst_14 == rx_18 && data_178 == hw_1 && cfg_20 == rst_5 ;endproperty \n property name; @(negedge clk_out_14) (  chip_14  != clk_6  || cfg_14 ) &&  (  auth_3  != rst_7  && fsm_18 ) &&  (  sig_1  || chip_5 ) |-> auth_1 == rx_13 && data_19 == tx_19 && fsm_4 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "if (  hw_6  || rst_13 ) begin \n    tx_1010 = tx_7;\n    if ( rx_1  != chip_9  && hw_20 ) begin\n        rst_154 = fsm_3;\n    end\n        if ( clk_3  != clk_8  && rx_12 ) begin\n            clk_17 <= clk_19;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_8) (  hw_6  || rst_13 ) |-> tx_1010 == tx_7 ;endproperty \n property name; @(negedge ref_clk_8) (  hw_6  || rst_13 ) &&  (  rx_1  != chip_9  && hw_20 ) |-> rst_154 == fsm_3 ;endproperty \n property name; @(negedge ref_clk_8) (  hw_6  || rst_13 ) &&  (  rx_1  != chip_9  && hw_20 ) &&  (  clk_3  != clk_8  && rx_12 ) |-> clk_17 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_8"
    },
    {
        "Code": "if (  clk_2  && chip_12  != rx_8 ) begin \n    fsm_12 <= hw_10;\n    if ( cfg_16 ) begin\n        fsm_13 = cfg_1;\n    end\n        if ( auth_5  && tx_16  && rst_10  && err_17 ) begin\n            hw_12 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_3) (  clk_2  && chip_12  != rx_8 ) |-> fsm_12 == hw_10 ;endproperty \n property name; @(posedge sys_clk_3) (  clk_2  && chip_12  != rx_8 ) &&  (  cfg_16 ) |-> fsm_13 == cfg_1 ;endproperty \n property name; @(posedge sys_clk_3) (  clk_2  && chip_12  != rx_8 ) &&  (  cfg_16 ) &&  (  auth_5  && tx_16  && rst_10  && err_17 ) |-> hw_12 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "if (  data_3 ) begin \n    cfg_1 = data_3;\n    cfg_5 = rst_1;\n    if ( reg_118  || chip_18  != rst_3  && core_6 ) begin\n        data_155 = chip_17;\n        cfg_20 = clk_2;\n    end\n        if ( reg_20  && fsm_4 ) begin\n            clk_118 = cfg_10;\n            sig_9 <= hw_11;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_16) (  data_3 ) |-> cfg_1 == data_3 && cfg_5 == rst_1 ;endproperty \n property name; @(negedge ref_clk_16) (  data_3 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) |-> data_155 == chip_17 && cfg_20 == clk_2 ;endproperty \n property name; @(negedge ref_clk_16) (  data_3 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) &&  (  reg_20  && fsm_4 ) |-> clk_118 == cfg_10 && sig_9 == hw_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "if (  core_2  != data_19  && tx_19 ) begin \n    data_11 = core_1;\n    tx_1 = err_6;\n    cfg_105 = reg_15;\n    if ( tx_122  && reg_9 ) begin\n        hw_16 = err_13;\n        sig_9 = err_11;\n        fsm_4 <= err_2;\n    end\n        if ( tx_17  || tx_16  != sig_17  || sig_3 ) begin\n            tx_8 <= sig_6;\n            rst_4 = clk_7;\n            cfg_11 = core_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_17) (  core_2  != data_19  && tx_19 ) |-> data_11 == core_1 && tx_1 == err_6 && cfg_105 == reg_15 ;endproperty \n property name; @(negedge clk_osc_17) (  core_2  != data_19  && tx_19 ) &&  (  tx_122  && reg_9 ) |-> hw_16 == err_13 && sig_9 == err_11 && fsm_4 == err_2 ;endproperty \n property name; @(negedge clk_osc_17) (  core_2  != data_19  && tx_19 ) &&  (  tx_122  && reg_9 ) &&  (  tx_17  || tx_16  != sig_17  || sig_3 ) |-> tx_8 == sig_6 && rst_4 == clk_7 && cfg_11 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "if (  err_17  != cfg_6 ) begin \n    data_120 <= rx_1;\n    chip_96 <= chip_12;\n    err_4 <= rst_11;\n    if ( rst_8  && tx_17 ) begin\n        auth_12 <= reg_10;\n        tx_17 <= data_18;\n        hw_16 = core_13;\n    end\n        if ( reg_4  && reg_4  || cfg_7  != hw_15 ) begin\n            fsm_8 <= core_7;\n            data_16 = core_1;\n            fsm_20 <= err_1;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_1) (  err_17  != cfg_6 ) |-> data_120 == rx_1 && chip_96 == chip_12 && err_4 == rst_11 ;endproperty \n property name; @(posedge ref_clk_1) (  err_17  != cfg_6 ) &&  (  rst_8  && tx_17 ) |-> auth_12 == reg_10 && tx_17 == data_18 && hw_16 == core_13 ;endproperty \n property name; @(posedge ref_clk_1) (  err_17  != cfg_6 ) &&  (  rst_8  && tx_17 ) &&  (  reg_4  && reg_4  || cfg_7  != hw_15 ) |-> fsm_8 == core_7 && data_16 == core_1 && fsm_20 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "if (  chip_16  && err_10  || fsm_11 ) begin \n    sig_116 <= rx_13;\n    if ( rst_9  || auth_11 ) begin\n        rx_130 <= chip_10;\n    end\n        if ( rx_8  || data_7  != reg_17  || rst_8 ) begin\n            err_3 <= clk_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_12) (  chip_16  && err_10  || fsm_11 ) |-> sig_116 == rx_13 ;endproperty \n property name; @(posedge clk_signal_12) (  chip_16  && err_10  || fsm_11 ) &&  (  rst_9  || auth_11 ) |-> rx_130 == chip_10 ;endproperty \n property name; @(posedge clk_signal_12) (  chip_16  && err_10  || fsm_11 ) &&  (  rst_9  || auth_11 ) &&  (  rx_8  || data_7  != reg_17  || rst_8 ) |-> err_3 == clk_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "if (  clk_13  && chip_8 ) begin \n    reg_116 = hw_12;\n    rst_18 <= data_8;\n    data_18 = core_1;\n    if ( tx_12  && hw_1  && cfg_10  != sig_4 ) begin\n        tx_9 = sig_18;\n        sig_6 <= hw_15;\n        err_12 <= fsm_8;\n    end\n        if ( rst_19  != rx_6 ) begin\n            cfg_3 <= cfg_4;\n            rx_10 <= rx_3;\n            rst_154 = reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_17) (  clk_13  && chip_8 ) |-> reg_116 == hw_12 && rst_18 == data_8 && data_18 == core_1 ;endproperty \n property name; @(negedge bus_clock_17) (  clk_13  && chip_8 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) |-> tx_9 == sig_18 && sig_6 == hw_15 && err_12 == fsm_8 ;endproperty \n property name; @(negedge bus_clock_17) (  clk_13  && chip_8 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) &&  (  rst_19  != rx_6 ) |-> cfg_3 == cfg_4 && rx_10 == rx_3 && rst_154 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "if (  hw_15  != cfg_13  || tx_17  || cfg_4 ) begin \n    fsm_15 = reg_4;\n    err_7 <= cfg_2;\n    if ( rst_20 ) begin\n        rx_7 <= fsm_12;\n        fsm_17 = auth_9;\n    end\n        if ( rx_6 ) begin\n            tx_3 = err_7;\n            err_2 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_3) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) |-> fsm_15 == reg_4 && err_7 == cfg_2 ;endproperty \n property name; @(posedge clk_osc_3) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  rst_20 ) |-> rx_7 == fsm_12 && fsm_17 == auth_9 ;endproperty \n property name; @(posedge clk_osc_3) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  rst_20 ) &&  (  rx_6 ) |-> tx_3 == err_7 && err_2 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "if (  auth_2  && clk_18  || auth_18 ) begin \n    sig_172 = auth_16;\n    if ( err_112 ) begin\n        reg_14 = clk_3;\n    end\n        if ( hw_5  || reg_5  || auth_17 ) begin\n            clk_43 = rx_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_5) (  auth_2  && clk_18  || auth_18 ) |-> sig_172 == auth_16 ;endproperty \n property name; @(posedge clk_enable_5) (  auth_2  && clk_18  || auth_18 ) &&  (  err_112 ) |-> reg_14 == clk_3 ;endproperty \n property name; @(posedge clk_enable_5) (  auth_2  && clk_18  || auth_18 ) &&  (  err_112 ) &&  (  hw_5  || reg_5  || auth_17 ) |-> clk_43 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "if (  err_3  || fsm_8 ) begin \n    reg_118 = reg_7;\n    rst_11 <= fsm_12;\n    if ( rx_1  || clk_10  && data_9 ) begin\n        fsm_14 = tx_6;\n        chip_11 <= fsm_4;\n    end\n        if ( err_19  || fsm_115  != sig_6  || rst_5 ) begin\n            sig_28 <= core_1;\n            rst_4 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_7) (  err_3  || fsm_8 ) |-> reg_118 == reg_7 && rst_11 == fsm_12 ;endproperty \n property name; @(negedge core_clock_7) (  err_3  || fsm_8 ) &&  (  rx_1  || clk_10  && data_9 ) |-> fsm_14 == tx_6 && chip_11 == fsm_4 ;endproperty \n property name; @(negedge core_clock_7) (  err_3  || fsm_8 ) &&  (  rx_1  || clk_10  && data_9 ) &&  (  err_19  || fsm_115  != sig_6  || rst_5 ) |-> sig_28 == core_1 && rst_4 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "if (  hw_8  && rx_2  || hw_11  || rst_18 ) begin \n    chip_1 = hw_8;\n    clk_17 = rst_15;\n    if ( chip_15  && auth_20 ) begin\n        chip_109 = tx_15;\n        err_4 = reg_14;\n    end\n        if ( reg_18  != chip_9  || sig_5  && rst_2 ) begin\n            tx_11 <= cfg_18;\n            err_50 = fsm_18;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_20) (  hw_8  && rx_2  || hw_11  || rst_18 ) |-> chip_1 == hw_8 && clk_17 == rst_15 ;endproperty \n property name; @(posedge async_clk_20) (  hw_8  && rx_2  || hw_11  || rst_18 ) &&  (  chip_15  && auth_20 ) |-> chip_109 == tx_15 && err_4 == reg_14 ;endproperty \n property name; @(posedge async_clk_20) (  hw_8  && rx_2  || hw_11  || rst_18 ) &&  (  chip_15  && auth_20 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) |-> tx_11 == cfg_18 && err_50 == fsm_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "if (  clk_5 ) begin \n    tx_46 = tx_9;\n    core_20 <= data_15;\n    if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n        fsm_116 <= rx_10;\n        hw_2 = clk_12;\n    end\n        if ( rst_7  || sig_10  && reg_5 ) begin\n            core_5 <= sig_16;\n            rx_130 = auth_16;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_13) (  clk_5 ) |-> tx_46 == tx_9 && core_20 == data_15 ;endproperty \n property name; @(negedge async_clk_13) (  clk_5 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> fsm_116 == rx_10 && hw_2 == clk_12 ;endproperty \n property name; @(negedge async_clk_13) (  clk_5 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) &&  (  rst_7  || sig_10  && reg_5 ) |-> core_5 == sig_16 && rx_130 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "if (  reg_15  != data_2  && rx_13 ) begin \n    core_2 <= rst_12;\n    if ( hw_5  != clk_20 ) begin\n        hw_19 <= chip_19;\n    end\n        if ( reg_18  != chip_9  || sig_11  && rst_2 ) begin\n            core_9 <= err_1;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_13) (  reg_15  != data_2  && rx_13 ) |-> core_2 == rst_12 ;endproperty \n property name; @(negedge fast_clk_13) (  reg_15  != data_2  && rx_13 ) &&  (  hw_5  != clk_20 ) |-> hw_19 == chip_19 ;endproperty \n property name; @(negedge fast_clk_13) (  reg_15  != data_2  && rx_13 ) &&  (  hw_5  != clk_20 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) |-> core_9 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_13"
    },
    {
        "Code": "if (  err_193  || clk_195  && rx_6  && err_19 ) begin \n    cfg_19 <= rx_15;\n    if ( rst_150  || rx_153  != fsm_150 ) begin\n        auth_1 = err_18;\n    end\n        if ( err_5  != chip_6  || rx_8 ) begin\n            data_10 <= err_9;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_5) (  err_193  || clk_195  && rx_6  && err_19 ) |-> cfg_19 == rx_15 ;endproperty \n property name; @(negedge bus_clock_5) (  err_193  || clk_195  && rx_6  && err_19 ) &&  (  rst_150  || rx_153  != fsm_150 ) |-> auth_1 == err_18 ;endproperty \n property name; @(negedge bus_clock_5) (  err_193  || clk_195  && rx_6  && err_19 ) &&  (  rst_150  || rx_153  != fsm_150 ) &&  (  err_5  != chip_6  || rx_8 ) |-> data_10 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_5"
    },
    {
        "Code": "if (  auth_5  || hw_2  != auth_3 ) begin \n    err_3 = rst_14;\n    if ( fsm_16  && tx_5  != sig_11 ) begin\n        hw_7 <= chip_1;\n    end\n        if ( auth_11  || sig_20 ) begin\n            cfg_183 = clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_9) (  auth_5  || hw_2  != auth_3 ) |-> err_3 == rst_14 ;endproperty \n property name; @(negedge clk_out_9) (  auth_5  || hw_2  != auth_3 ) &&  (  fsm_16  && tx_5  != sig_11 ) |-> hw_7 == chip_1 ;endproperty \n property name; @(negedge clk_out_9) (  auth_5  || hw_2  != auth_3 ) &&  (  fsm_16  && tx_5  != sig_11 ) &&  (  auth_11  || sig_20 ) |-> cfg_183 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_9"
    },
    {
        "Code": "if (  fsm_17 ) begin \n    core_118 = core_1;\n    clk_4 <= err_2;\n    fsm_116 = auth_6;\n    if ( rst_4  && reg_10 ) begin\n        chip_79 <= sig_15;\n        chip_11 = rx_12;\n        rx_7 <= core_7;\n    end\n        if ( cfg_20  != sig_19  && data_10  || rx_11 ) begin\n            sig_149 = core_7;\n            tx_14 <= sig_20;\n            auth_3 = clk_172;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_7) (  fsm_17 ) |-> core_118 == core_1 && clk_4 == err_2 && fsm_116 == auth_6 ;endproperty \n property name; @(negedge sys_clk_7) (  fsm_17 ) &&  (  rst_4  && reg_10 ) |-> chip_79 == sig_15 && chip_11 == rx_12 && rx_7 == core_7 ;endproperty \n property name; @(negedge sys_clk_7) (  fsm_17 ) &&  (  rst_4  && reg_10 ) &&  (  cfg_20  != sig_19  && data_10  || rx_11 ) |-> sig_149 == core_7 && tx_14 == sig_20 && auth_3 == clk_172 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "if (  core_19 ) begin \n    fsm_12 <= err_20;\n    clk_16 = rst_19;\n    if ( rst_150  || rx_153  != fsm_150 ) begin\n        core_7 = hw_20;\n        reg_12 <= tx_7;\n    end\n        if ( tx_1  != chip_19  && err_16 ) begin\n            cfg_4 <= tx_7;\n            chip_10 = sig_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_2) (  core_19 ) |-> fsm_12 == err_20 && clk_16 == rst_19 ;endproperty \n property name; @(negedge clk_reset_2) (  core_19 ) &&  (  rst_150  || rx_153  != fsm_150 ) |-> core_7 == hw_20 && reg_12 == tx_7 ;endproperty \n property name; @(negedge clk_reset_2) (  core_19 ) &&  (  rst_150  || rx_153  != fsm_150 ) &&  (  tx_1  != chip_19  && err_16 ) |-> cfg_4 == tx_7 && chip_10 == sig_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_2"
    },
    {
        "Code": "if (  rst_193  != auth_192 ) begin \n    auth_4 <= data_8;\n    cfg_7 = err_2;\n    sig_8 = sig_6;\n    if ( sig_18 ) begin\n        data_16 = cfg_176;\n        err_19 = tx_2;\n        tx_1 <= err_14;\n    end\n        if ( tx_4  != cfg_9 ) begin\n            cfg_16 <= core_12;\n            cfg_11 <= clk_19;\n            sig_16 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_14) (  rst_193  != auth_192 ) |-> auth_4 == data_8 && cfg_7 == err_2 && sig_8 == sig_6 ;endproperty \n property name; @(negedge fast_clk_14) (  rst_193  != auth_192 ) &&  (  sig_18 ) |-> data_16 == cfg_176 && err_19 == tx_2 && tx_1 == err_14 ;endproperty \n property name; @(negedge fast_clk_14) (  rst_193  != auth_192 ) &&  (  sig_18 ) &&  (  tx_4  != cfg_9 ) |-> cfg_16 == core_12 && cfg_11 == clk_19 && sig_16 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "if (  data_17  || cfg_11 ) begin \n    core_118 = err_10;\n    data_16 = fsm_8;\n    if ( cfg_20  != sig_5  && tx_5 ) begin\n        chip_19 <= hw_19;\n        auth_120 = chip_20;\n    end\n        if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n            rx_19 <= cfg_2;\n            data_18 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_8) (  data_17  || cfg_11 ) |-> core_118 == err_10 && data_16 == fsm_8 ;endproperty \n property name; @(posedge ref_clk_8) (  data_17  || cfg_11 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> chip_19 == hw_19 && auth_120 == chip_20 ;endproperty \n property name; @(posedge ref_clk_8) (  data_17  || cfg_11 ) &&  (  cfg_20  != sig_5  && tx_5 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> rx_19 == cfg_2 && data_18 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_8"
    },
    {
        "Code": "if (  err_17  != rst_3 ) begin \n    reg_173 = clk_3;\n    fsm_112 = tx_6;\n    tx_6 <= data_15;\n    if ( chip_3  != err_113  || hw_10  || chip_8 ) begin\n        hw_19 <= clk_1;\n        rst_10 <= rst_10;\n        reg_14 = data_5;\n    end\n        if ( core_13 ) begin\n            err_15 <= sig_6;\n            rx_2 <= reg_3;\n            auth_19 = reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_17) (  err_17  != rst_3 ) |-> reg_173 == clk_3 && fsm_112 == tx_6 && tx_6 == data_15 ;endproperty \n property name; @(posedge clk_in_17) (  err_17  != rst_3 ) &&  (  chip_3  != err_113  || hw_10  || chip_8 ) |-> hw_19 == clk_1 && rst_10 == rst_10 && reg_14 == data_5 ;endproperty \n property name; @(posedge clk_in_17) (  err_17  != rst_3 ) &&  (  chip_3  != err_113  || hw_10  || chip_8 ) &&  (  core_13 ) |-> err_15 == sig_6 && rx_2 == reg_3 && auth_19 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_17"
    },
    {
        "Code": "if ( !err_7 ) begin \n    rst_52 <= sig_5;\n    tx_6 <= core_4;\n    if ( sig_1212 ) begin\n        fsm_16 <= clk_8;\n        err_14 = sig_12;\n    end\n        if ( hw_20  != auth_5  && sig_96 ) begin\n            reg_17 = data_8;\n            rst_19 <= reg_2;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_1) ( !err_7 ) |-> rst_52 == sig_5 && tx_6 == core_4 ;endproperty \n property name; @(posedge core_clock_1) ( !err_7 ) &&  (  sig_1212 ) |-> fsm_16 == clk_8 && err_14 == sig_12 ;endproperty \n property name; @(posedge core_clock_1) ( !err_7 ) &&  (  sig_1212 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> reg_17 == data_8 && rst_19 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_1"
    },
    {
        "Code": "if (  data_14 ) begin \n    chip_110 = err_13;\n    auth_5 = chip_9;\n    chip_11 <= err_18;\n    if ( rx_1  || clk_10  && data_19 ) begin\n        rst_120 <= cfg_1;\n        auth_3 <= tx_19;\n        fsm_18 <= clk_17;\n    end\n        if ( rst_10  || clk_5  && fsm_17  || rx_20 ) begin\n            reg_4 <= clk_14;\n            tx_5 <= err_6;\n            cfg_9 <= reg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_10) (  data_14 ) |-> chip_110 == err_13 && auth_5 == chip_9 && chip_11 == err_18 ;endproperty \n property name; @(negedge clk_out_10) (  data_14 ) &&  (  rx_1  || clk_10  && data_19 ) |-> rst_120 == cfg_1 && auth_3 == tx_19 && fsm_18 == clk_17 ;endproperty \n property name; @(negedge clk_out_10) (  data_14 ) &&  (  rx_1  || clk_10  && data_19 ) &&  (  rst_10  || clk_5  && fsm_17  || rx_20 ) |-> reg_4 == clk_14 && tx_5 == err_6 && cfg_9 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_10"
    },
    {
        "Code": "if (  err_12  || cfg_11 ) begin \n    chip_109 <= rx_10;\n    chip_19 = auth_8;\n    tx_4 <= core_14;\n    if ( clk_7  && hw_5 ) begin\n        clk_10 = data_19;\n        chip_12 <= rst_3;\n        cfg_9 = reg_14;\n    end\n        if ( hw_13  || data_113  && core_9 ) begin\n            err_50 = sig_6;\n            fsm_42 = reg_7;\n            clk_19 = hw_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_11) (  err_12  || cfg_11 ) |-> chip_109 == rx_10 && chip_19 == auth_8 && tx_4 == core_14 ;endproperty \n property name; @(posedge clock_ctrl_11) (  err_12  || cfg_11 ) &&  (  clk_7  && hw_5 ) |-> clk_10 == data_19 && chip_12 == rst_3 && cfg_9 == reg_14 ;endproperty \n property name; @(posedge clock_ctrl_11) (  err_12  || cfg_11 ) &&  (  clk_7  && hw_5 ) &&  (  hw_13  || data_113  && core_9 ) |-> err_50 == sig_6 && fsm_42 == reg_7 && clk_19 == hw_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "if (  rx_7  != err_7  || data_7 ) begin \n    reg_36 = clk_2;\n    cfg_4 = core_12;\n    hw_7 = clk_1;\n    if ( data_19  != err_19 ) begin\n        tx_112 = data_18;\n        reg_118 = data_17;\n        hw_8 = fsm_5;\n    end\n        if ( err_8  && fsm_3  && core_18 ) begin\n            rx_3 <= core_13;\n            chip_9 <= hw_6;\n            rx_9 <= clk_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_20) (  rx_7  != err_7  || data_7 ) |-> reg_36 == clk_2 && cfg_4 == core_12 && hw_7 == clk_1 ;endproperty \n property name; @(negedge clock_div_20) (  rx_7  != err_7  || data_7 ) &&  (  data_19  != err_19 ) |-> tx_112 == data_18 && reg_118 == data_17 && hw_8 == fsm_5 ;endproperty \n property name; @(negedge clock_div_20) (  rx_7  != err_7  || data_7 ) &&  (  data_19  != err_19 ) &&  (  err_8  && fsm_3  && core_18 ) |-> rx_3 == core_13 && chip_9 == hw_6 && rx_9 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_20"
    },
    {
        "Code": "if (  data_6  != clk_3  || data_10 ) begin \n    reg_18 <= tx_15;\n    auth_2 <= hw_15;\n    if ( fsm_8 ) begin\n        auth_3 = sig_12;\n        reg_12 = cfg_1;\n    end\n        if ( tx_10  != rx_3  || hw_14 ) begin\n            data_15 <= tx_4;\n            auth_17 = rx_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_6) (  data_6  != clk_3  || data_10 ) |-> reg_18 == tx_15 && auth_2 == hw_15 ;endproperty \n property name; @(negedge clk_enable_6) (  data_6  != clk_3  || data_10 ) &&  (  fsm_8 ) |-> auth_3 == sig_12 && reg_12 == cfg_1 ;endproperty \n property name; @(negedge clk_enable_6) (  data_6  != clk_3  || data_10 ) &&  (  fsm_8 ) &&  (  tx_10  != rx_3  || hw_14 ) |-> data_15 == tx_4 && auth_17 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_6"
    },
    {
        "Code": "if (  rx_10  && chip_4  != sig_11  || fsm_9 ) begin \n    tx_13 <= chip_9;\n    if ( clk_19  != chip_5  || reg_16  && sig_13 ) begin\n        data_120 = auth_10;\n    end\n        if ( tx_16  || reg_16  || rst_16  || core_11 ) begin\n            rx_17 = cfg_20;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_8) (  rx_10  && chip_4  != sig_11  || fsm_9 ) |-> tx_13 == chip_9 ;endproperty \n property name; @(negedge bus_clock_8) (  rx_10  && chip_4  != sig_11  || fsm_9 ) &&  (  clk_19  != chip_5  || reg_16  && sig_13 ) |-> data_120 == auth_10 ;endproperty \n property name; @(negedge bus_clock_8) (  rx_10  && chip_4  != sig_11  || fsm_9 ) &&  (  clk_19  != chip_5  || reg_16  && sig_13 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) |-> rx_17 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_8"
    },
    {
        "Code": "if (  core_2  && tx_6  != rst_14  && rst_4 ) begin \n    fsm_18 <= clk_172;\n    if ( rx_5  && auth_2  || cfg_1 ) begin\n        fsm_112 <= clk_19;\n    end\n        if ( hw_2  != hw_4  || auth_18 ) begin\n            reg_18 = rst_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_11) (  core_2  && tx_6  != rst_14  && rst_4 ) |-> fsm_18 == clk_172 ;endproperty \n property name; @(posedge clk_reset_11) (  core_2  && tx_6  != rst_14  && rst_4 ) &&  (  rx_5  && auth_2  || cfg_1 ) |-> fsm_112 == clk_19 ;endproperty \n property name; @(posedge clk_reset_11) (  core_2  && tx_6  != rst_14  && rst_4 ) &&  (  rx_5  && auth_2  || cfg_1 ) &&  (  hw_2  != hw_4  || auth_18 ) |-> reg_18 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_11"
    },
    {
        "Code": "if (  clk_15  != err_8  || core_13 ) begin \n    rx_12 = err_13;\n    if ( chip_4  || fsm_11  || tx_11  || cfg_11 ) begin\n        cfg_14 = cfg_15;\n    end\n        if ( hw_117  && rx_7  != err_14  || err_12 ) begin\n            fsm_7 = data_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_18) (  clk_15  != err_8  || core_13 ) |-> rx_12 == err_13 ;endproperty \n property name; @(negedge clk_out_18) (  clk_15  != err_8  || core_13 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) |-> cfg_14 == cfg_15 ;endproperty \n property name; @(negedge clk_out_18) (  clk_15  != err_8  || core_13 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) &&  (  hw_117  && rx_7  != err_14  || err_12 ) |-> fsm_7 == data_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_18"
    },
    {
        "Code": "if (  data_5  != err_3 ) begin \n    err_11 <= err_13;\n    reg_18 = sig_6;\n    if ( err_11  && clk_9  != rst_6 ) begin\n        reg_1 = fsm_26;\n        clk_11 = chip_4;\n    end\n        if ( rst_94 ) begin\n            rst_120 = err_2;\n            cfg_116 = reg_18;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_6) (  data_5  != err_3 ) |-> err_11 == err_13 && reg_18 == sig_6 ;endproperty \n property name; @(posedge fast_clk_6) (  data_5  != err_3 ) &&  (  err_11  && clk_9  != rst_6 ) |-> reg_1 == fsm_26 && clk_11 == chip_4 ;endproperty \n property name; @(posedge fast_clk_6) (  data_5  != err_3 ) &&  (  err_11  && clk_9  != rst_6 ) &&  (  rst_94 ) |-> rst_120 == err_2 && cfg_116 == reg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "if (  cfg_15  != err_9  || core_13  && data_14 ) begin \n    fsm_1 = data_15;\n    rst_14 = err_5;\n    if ( chip_4  || fsm_11  || tx_19  || cfg_11 ) begin\n        cfg_9 = sig_6;\n        fsm_100 = reg_14;\n    end\n        if ( rst_10  || clk_13  && fsm_4  || rx_20 ) begin\n            data_14 <= err_2;\n            err_15 <= core_5;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_11) (  cfg_15  != err_9  || core_13  && data_14 ) |-> fsm_1 == data_15 && rst_14 == err_5 ;endproperty \n property name; @(posedge ref_clk_11) (  cfg_15  != err_9  || core_13  && data_14 ) &&  (  chip_4  || fsm_11  || tx_19  || cfg_11 ) |-> cfg_9 == sig_6 && fsm_100 == reg_14 ;endproperty \n property name; @(posedge ref_clk_11) (  cfg_15  != err_9  || core_13  && data_14 ) &&  (  chip_4  || fsm_11  || tx_19  || cfg_11 ) &&  (  rst_10  || clk_13  && fsm_4  || rx_20 ) |-> data_14 == err_2 && err_15 == core_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_11"
    },
    {
        "Code": "if (  fsm_9 ) begin \n    core_11 <= tx_9;\n    sig_3 = rst_10;\n    if ( err_16  != rst_160 ) begin\n        hw_15 <= sig_18;\n        reg_6 = reg_16;\n    end\n        if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n            data_178 = tx_19;\n            err_20 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_8) (  fsm_9 ) |-> core_11 == tx_9 && sig_3 == rst_10 ;endproperty \n property name; @(negedge clk_gen_8) (  fsm_9 ) &&  (  err_16  != rst_160 ) |-> hw_15 == sig_18 && reg_6 == reg_16 ;endproperty \n property name; @(negedge clk_gen_8) (  fsm_9 ) &&  (  err_16  != rst_160 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> data_178 == tx_19 && err_20 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_8"
    },
    {
        "Code": "if (  err_2 ) begin \n    data_6 = chip_12;\n    if ( sig_175  && sig_6 ) begin\n        reg_9 <= cfg_5;\n    end\n        if ( reg_19  || tx_196 ) begin\n            sig_7 = rx_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_16) (  err_2 ) |-> data_6 == chip_12 ;endproperty \n property name; @(posedge clk_out_16) (  err_2 ) &&  (  sig_175  && sig_6 ) |-> reg_9 == cfg_5 ;endproperty \n property name; @(posedge clk_out_16) (  err_2 ) &&  (  sig_175  && sig_6 ) &&  (  reg_19  || tx_196 ) |-> sig_7 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_16"
    },
    {
        "Code": "if (  reg_9 ) begin \n    err_4 = clk_14;\n    auth_18 <= data_18;\n    if ( hw_1  || tx_17  && rx_20 ) begin\n        auth_8 <= fsm_3;\n        reg_58 = err_8;\n    end\n        if ( rst_4  && reg_15 ) begin\n            chip_2 <= cfg_4;\n            reg_7 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_17) (  reg_9 ) |-> err_4 == clk_14 && auth_18 == data_18 ;endproperty \n property name; @(posedge clk_reset_17) (  reg_9 ) &&  (  hw_1  || tx_17  && rx_20 ) |-> auth_8 == fsm_3 && reg_58 == err_8 ;endproperty \n property name; @(posedge clk_reset_17) (  reg_9 ) &&  (  hw_1  || tx_17  && rx_20 ) &&  (  rst_4  && reg_15 ) |-> chip_2 == cfg_4 && reg_7 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "if (  chip_1  && chip_18  || data_2  || fsm_2 ) begin \n    rx_5 <= tx_19;\n    if ( chip_12  != cfg_12  && tx_14  || fsm_19 ) begin\n        hw_8 = tx_20;\n    end\n        if ( clk_18  != auth_14  || rx_8  && core_9 ) begin\n            fsm_6 = rst_11;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_6) (  chip_1  && chip_18  || data_2  || fsm_2 ) |-> rx_5 == tx_19 ;endproperty \n property name; @(negedge fast_clk_6) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) |-> hw_8 == tx_20 ;endproperty \n property name; @(negedge fast_clk_6) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) |-> fsm_6 == rst_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_6"
    },
    {
        "Code": "if (  !rx_19 ) begin \n    err_11 = rst_34;\n    chip_13 = tx_12;\n    if ( sig_17  != fsm_1  && core_16  != auth_10 ) begin\n        cfg_116 = err_9;\n        err_15 = tx_6;\n    end\n        if ( core_8  && err_8  || rst_14 ) begin\n            fsm_116 = rx_18;\n            cfg_16 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_11) (  !rx_19 ) |-> err_11 == rst_34 && chip_13 == tx_12 ;endproperty \n property name; @(posedge cpu_clock_11) (  !rx_19 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) |-> cfg_116 == err_9 && err_15 == tx_6 ;endproperty \n property name; @(posedge cpu_clock_11) (  !rx_19 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) &&  (  core_8  && err_8  || rst_14 ) |-> fsm_116 == rx_18 && cfg_16 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_11"
    },
    {
        "Code": "if (  sig_8  || err_7  && chip_18  != rx_14 ) begin \n    reg_118 <= cfg_8;\n    if ( sig_2020 ) begin\n        tx_12 <= err_20;\n    end\n        if ( chip_3  != sig_8  || auth_4  != fsm_2 ) begin\n            clk_20 = data_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_3) (  sig_8  || err_7  && chip_18  != rx_14 ) |-> reg_118 == cfg_8 ;endproperty \n property name; @(posedge clk_osc_3) (  sig_8  || err_7  && chip_18  != rx_14 ) &&  (  sig_2020 ) |-> tx_12 == err_20 ;endproperty \n property name; @(posedge clk_osc_3) (  sig_8  || err_7  && chip_18  != rx_14 ) &&  (  sig_2020 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_2 ) |-> clk_20 == data_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "if (  rst_11  || rst_17 ) begin \n    core_10 <= chip_7;\n    cfg_17 = chip_4;\n    fsm_12 <= data_4;\n    if ( sig_3  && sig_3 ) begin\n        auth_6 <= tx_18;\n        fsm_20 <= rst_4;\n        auth_3 = tx_12;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            data_17 = tx_15;\n            auth_4 = chip_3;\n            tx_17 = chip_7;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_10) (  rst_11  || rst_17 ) |-> core_10 == chip_7 && cfg_17 == chip_4 && fsm_12 == data_4 ;endproperty \n property name; @(posedge bus_clock_10) (  rst_11  || rst_17 ) &&  (  sig_3  && sig_3 ) |-> auth_6 == tx_18 && fsm_20 == rst_4 && auth_3 == tx_12 ;endproperty \n property name; @(posedge bus_clock_10) (  rst_11  || rst_17 ) &&  (  sig_3  && sig_3 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> data_17 == tx_15 && auth_4 == chip_3 && tx_17 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "if (  hw_4  != reg_20  || cfg_20 ) begin \n    clk_27 = auth_17;\n    if ( rst_20  != fsm_16  && fsm_13  != cfg_5 ) begin\n        chip_19 <= sig_12;\n    end\n        if ( chip_17  != core_9  || sig_12  || core_17 ) begin\n            reg_1 = hw_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_12) (  hw_4  != reg_20  || cfg_20 ) |-> clk_27 == auth_17 ;endproperty \n property name; @(posedge clk_gen_12) (  hw_4  != reg_20  || cfg_20 ) &&  (  rst_20  != fsm_16  && fsm_13  != cfg_5 ) |-> chip_19 == sig_12 ;endproperty \n property name; @(posedge clk_gen_12) (  hw_4  != reg_20  || cfg_20 ) &&  (  rst_20  != fsm_16  && fsm_13  != cfg_5 ) &&  (  chip_17  != core_9  || sig_12  || core_17 ) |-> reg_1 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_12"
    },
    {
        "Code": "if (  reg_20  != cfg_16  || auth_17 ) begin \n    tx_19 <= core_14;\n    rst_9 = clk_5;\n    rx_16 = cfg_19;\n    if ( data_118 ) begin\n        reg_4 <= fsm_12;\n        chip_96 = chip_9;\n        cfg_11 <= reg_8;\n    end\n        if ( data_19  && err_15 ) begin\n            core_10 = reg_4;\n            auth_12 = err_7;\n            hw_17 = rst_4;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_10) (  reg_20  != cfg_16  || auth_17 ) |-> tx_19 == core_14 && rst_9 == clk_5 && rx_16 == cfg_19 ;endproperty \n property name; @(negedge sys_clk_10) (  reg_20  != cfg_16  || auth_17 ) &&  (  data_118 ) |-> reg_4 == fsm_12 && chip_96 == chip_9 && cfg_11 == reg_8 ;endproperty \n property name; @(negedge sys_clk_10) (  reg_20  != cfg_16  || auth_17 ) &&  (  data_118 ) &&  (  data_19  && err_15 ) |-> core_10 == reg_4 && auth_12 == err_7 && hw_17 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_10"
    },
    {
        "Code": "if (  tx_3  || rst_13  && data_18  || cfg_14 ) begin \n    cfg_20 = err_6;\n    if ( err_5  || reg_16 ) begin\n        clk_9 <= chip_19;\n    end\n        if ( sig_8  || tx_11 ) begin\n            rst_8 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_11) (  tx_3  || rst_13  && data_18  || cfg_14 ) |-> cfg_20 == err_6 ;endproperty \n property name; @(posedge clk_reset_11) (  tx_3  || rst_13  && data_18  || cfg_14 ) &&  (  err_5  || reg_16 ) |-> clk_9 == chip_19 ;endproperty \n property name; @(posedge clk_reset_11) (  tx_3  || rst_13  && data_18  || cfg_14 ) &&  (  err_5  || reg_16 ) &&  (  sig_8  || tx_11 ) |-> rst_8 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_11"
    },
    {
        "Code": "if (  tx_5  != rst_2 ) begin \n    sig_1 = data_3;\n    auth_16 <= chip_1;\n    if ( rst_19  || chip_14 ) begin\n        chip_12 <= reg_15;\n        err_6 = cfg_5;\n    end\n        if ( rst_16  || tx_12  || chip_14  || rx_1 ) begin\n            tx_18 <= clk_14;\n            data_15 = clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_18) (  tx_5  != rst_2 ) |-> sig_1 == data_3 && auth_16 == chip_1 ;endproperty \n property name; @(negedge pll_clk_18) (  tx_5  != rst_2 ) &&  (  rst_19  || chip_14 ) |-> chip_12 == reg_15 && err_6 == cfg_5 ;endproperty \n property name; @(negedge pll_clk_18) (  tx_5  != rst_2 ) &&  (  rst_19  || chip_14 ) &&  (  rst_16  || tx_12  || chip_14  || rx_1 ) |-> tx_18 == clk_14 && data_15 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_18"
    },
    {
        "Code": "if (  core_2 ) begin \n    hw_196 = auth_11;\n    if ( chip_7  && rx_7 ) begin\n        core_118 = reg_4;\n    end\n        if ( chip_1  != core_10 ) begin\n            core_13 <= chip_1;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_11) (  core_2 ) |-> hw_196 == auth_11 ;endproperty \n property name; @(negedge pll_clk_11) (  core_2 ) &&  (  chip_7  && rx_7 ) |-> core_118 == reg_4 ;endproperty \n property name; @(negedge pll_clk_11) (  core_2 ) &&  (  chip_7  && rx_7 ) &&  (  chip_1  != core_10 ) |-> core_13 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_11"
    },
    {
        "Code": "if (  auth_3  != cfg_3  || sig_3  != reg_3 ) begin \n    tx_4 = auth_12;\n    if ( core_13  || tx_16  || auth_7 ) begin\n        clk_120 = rst_5;\n    end\n        if ( err_4 ) begin\n            hw_79 = sig_28;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_5) (  auth_3  != cfg_3  || sig_3  != reg_3 ) |-> tx_4 == auth_12 ;endproperty \n property name; @(negedge bus_clock_5) (  auth_3  != cfg_3  || sig_3  != reg_3 ) &&  (  core_13  || tx_16  || auth_7 ) |-> clk_120 == rst_5 ;endproperty \n property name; @(negedge bus_clock_5) (  auth_3  != cfg_3  || sig_3  != reg_3 ) &&  (  core_13  || tx_16  || auth_7 ) &&  (  err_4 ) |-> hw_79 == sig_28 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_5"
    },
    {
        "Code": "if (  reg_8  != rst_4  || auth_11 ) begin \n    tx_33 = reg_16;\n    hw_79 = tx_2;\n    if ( clk_3  && err_19  && auth_13 ) begin\n        tx_2 <= core_119;\n        clk_19 <= cfg_7;\n    end\n        if ( core_3  || data_4 ) begin\n            fsm_1 = sig_6;\n            clk_11 = cfg_203;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_6) (  reg_8  != rst_4  || auth_11 ) |-> tx_33 == reg_16 && hw_79 == tx_2 ;endproperty \n property name; @(posedge bus_clock_6) (  reg_8  != rst_4  || auth_11 ) &&  (  clk_3  && err_19  && auth_13 ) |-> tx_2 == core_119 && clk_19 == cfg_7 ;endproperty \n property name; @(posedge bus_clock_6) (  reg_8  != rst_4  || auth_11 ) &&  (  clk_3  && err_19  && auth_13 ) &&  (  core_3  || data_4 ) |-> fsm_1 == sig_6 && clk_11 == cfg_203 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "if (  hw_4  != core_1  || err_16 ) begin \n    tx_9 = core_13;\n    core_112 = rx_15;\n    if ( tx_1  != reg_16 ) begin\n        sig_13 <= err_11;\n        data_6 <= core_19;\n    end\n        if ( cfg_16  != cfg_15 ) begin\n            err_7 = reg_4;\n            data_10 = tx_2;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_2) (  hw_4  != core_1  || err_16 ) |-> tx_9 == core_13 && core_112 == rx_15 ;endproperty \n property name; @(negedge ref_clk_2) (  hw_4  != core_1  || err_16 ) &&  (  tx_1  != reg_16 ) |-> sig_13 == err_11 && data_6 == core_19 ;endproperty \n property name; @(negedge ref_clk_2) (  hw_4  != core_1  || err_16 ) &&  (  tx_1  != reg_16 ) &&  (  cfg_16  != cfg_15 ) |-> err_7 == reg_4 && data_10 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_2"
    },
    {
        "Code": "if (  err_14  && rst_1  != fsm_2  || rx_8 ) begin \n    fsm_13 <= cfg_6;\n    if ( tx_18  || cfg_19  && clk_5  || chip_19 ) begin\n        rx_5 = rx_3;\n    end\n        if ( rx_10  || rx_1  != data_10 ) begin\n            tx_117 <= err_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_18) (  err_14  && rst_1  != fsm_2  || rx_8 ) |-> fsm_13 == cfg_6 ;endproperty \n property name; @(negedge clk_out_18) (  err_14  && rst_1  != fsm_2  || rx_8 ) &&  (  tx_18  || cfg_19  && clk_5  || chip_19 ) |-> rx_5 == rx_3 ;endproperty \n property name; @(negedge clk_out_18) (  err_14  && rst_1  != fsm_2  || rx_8 ) &&  (  tx_18  || cfg_19  && clk_5  || chip_19 ) &&  (  rx_10  || rx_1  != data_10 ) |-> tx_117 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_18"
    },
    {
        "Code": "if (  fsm_9  && rx_12 ) begin \n    cfg_4 <= rst_17;\n    hw_17 = err_13;\n    if ( cfg_14  || sig_6  || rst_6 ) begin\n        rx_3 = clk_14;\n        cfg_105 <= data_3;\n    end\n        if ( clk_16  && hw_190 ) begin\n            reg_173 <= auth_11;\n            reg_12 = cfg_12;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_19) (  fsm_9  && rx_12 ) |-> cfg_4 == rst_17 && hw_17 == err_13 ;endproperty \n property name; @(negedge ref_clk_19) (  fsm_9  && rx_12 ) &&  (  cfg_14  || sig_6  || rst_6 ) |-> rx_3 == clk_14 && cfg_105 == data_3 ;endproperty \n property name; @(negedge ref_clk_19) (  fsm_9  && rx_12 ) &&  (  cfg_14  || sig_6  || rst_6 ) &&  (  clk_16  && hw_190 ) |-> reg_173 == auth_11 && reg_12 == cfg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_19"
    },
    {
        "Code": "if (  clk_15  || tx_4 ) begin \n    chip_12 <= data_15;\n    core_7 <= chip_17;\n    err_50 = rx_19;\n    if ( tx_118  != reg_14  || clk_15  != sig_5 ) begin\n        core_37 = rst_12;\n        auth_117 <= reg_9;\n        cfg_7 <= err_6;\n    end\n        if ( hw_9  || cfg_17 ) begin\n            chip_109 = err_10;\n            data_155 <= core_20;\n            rx_130 = reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_12) (  clk_15  || tx_4 ) |-> chip_12 == data_15 && core_7 == chip_17 && err_50 == rx_19 ;endproperty \n property name; @(posedge cpu_clock_12) (  clk_15  || tx_4 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) |-> core_37 == rst_12 && auth_117 == reg_9 && cfg_7 == err_6 ;endproperty \n property name; @(posedge cpu_clock_12) (  clk_15  || tx_4 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) &&  (  hw_9  || cfg_17 ) |-> chip_109 == err_10 && data_155 == core_20 && rx_130 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "if (  core_18 ) begin \n    cfg_76 = data_8;\n    chip_3 <= sig_14;\n    core_10 <= data_8;\n    if ( reg_6 ) begin\n        rst_16 <= clk_4;\n        core_4 = rst_11;\n        sig_18 = err_2;\n    end\n        if ( data_8  && cfg_6  && clk_13 ) begin\n            clk_1 <= fsm_12;\n            data_1 <= rst_5;\n            rx_130 = chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_17) (  core_18 ) |-> cfg_76 == data_8 && chip_3 == sig_14 && core_10 == data_8 ;endproperty \n property name; @(negedge mem_clock_17) (  core_18 ) &&  (  reg_6 ) |-> rst_16 == clk_4 && core_4 == rst_11 && sig_18 == err_2 ;endproperty \n property name; @(negedge mem_clock_17) (  core_18 ) &&  (  reg_6 ) &&  (  data_8  && cfg_6  && clk_13 ) |-> clk_1 == fsm_12 && data_1 == rst_5 && rx_130 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "if (  sig_6  && err_19 ) begin \n    chip_8 <= tx_11;\n    sig_19 = chip_9;\n    hw_9 <= auth_9;\n    if ( cfg_1  != rst_2 ) begin\n        rst_11 = reg_7;\n        chip_11 = rst_9;\n        err_6 <= fsm_19;\n    end\n        if ( rst_17  != fsm_13  || rx_12  != chip_17 ) begin\n            reg_11 <= tx_12;\n            clk_6 = fsm_3;\n            clk_7 = data_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_19) (  sig_6  && err_19 ) |-> chip_8 == tx_11 && sig_19 == chip_9 && hw_9 == auth_9 ;endproperty \n property name; @(posedge clk_gen_19) (  sig_6  && err_19 ) &&  (  cfg_1  != rst_2 ) |-> rst_11 == reg_7 && chip_11 == rst_9 && err_6 == fsm_19 ;endproperty \n property name; @(posedge clk_gen_19) (  sig_6  && err_19 ) &&  (  cfg_1  != rst_2 ) &&  (  rst_17  != fsm_13  || rx_12  != chip_17 ) |-> reg_11 == tx_12 && clk_6 == fsm_3 && clk_7 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_19"
    },
    {
        "Code": "if (  data_7  && fsm_7 ) begin \n    core_8 = clk_19;\n    core_17 <= hw_16;\n    chip_15 <= reg_14;\n    if ( rst_10  || clk_5  && fsm_4  || rx_20 ) begin\n        rx_9 = err_18;\n        sig_18 <= core_6;\n        rst_12 = clk_3;\n    end\n        if ( tx_14  || tx_10 ) begin\n            reg_2 = err_11;\n            auth_2 = clk_12;\n            rx_3 = reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_7) (  data_7  && fsm_7 ) |-> core_8 == clk_19 && core_17 == hw_16 && chip_15 == reg_14 ;endproperty \n property name; @(posedge clock_source_7) (  data_7  && fsm_7 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) |-> rx_9 == err_18 && sig_18 == core_6 && rst_12 == clk_3 ;endproperty \n property name; @(posedge clock_source_7) (  data_7  && fsm_7 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) &&  (  tx_14  || tx_10 ) |-> reg_2 == err_11 && auth_2 == clk_12 && rx_3 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_7"
    },
    {
        "Code": "if (  rx_3  || hw_2  != tx_2 ) begin \n    cfg_16 <= auth_7;\n    tx_18 <= tx_15;\n    clk_43 <= reg_4;\n    if ( rst_10  || clk_14  && fsm_4  || rx_20 ) begin\n        cfg_2 = reg_8;\n        rx_17 = clk_14;\n        rx_10 <= data_12;\n    end\n        if ( rst_3  != core_13  || tx_5 ) begin\n            cfg_10 <= hw_10;\n            core_3 <= hw_12;\n            reg_36 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_14) (  rx_3  || hw_2  != tx_2 ) |-> cfg_16 == auth_7 && tx_18 == tx_15 && clk_43 == reg_4 ;endproperty \n property name; @(posedge pll_clk_14) (  rx_3  || hw_2  != tx_2 ) &&  (  rst_10  || clk_14  && fsm_4  || rx_20 ) |-> cfg_2 == reg_8 && rx_17 == clk_14 && rx_10 == data_12 ;endproperty \n property name; @(posedge pll_clk_14) (  rx_3  || hw_2  != tx_2 ) &&  (  rst_10  || clk_14  && fsm_4  || rx_20 ) &&  (  rst_3  != core_13  || tx_5 ) |-> cfg_10 == hw_10 && core_3 == hw_12 && reg_36 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_14"
    },
    {
        "Code": "if (  hw_11  != reg_16 ) begin \n    err_6 <= fsm_12;\n    auth_10 = core_1;\n    if ( fsm_12 ) begin\n        fsm_3 = err_8;\n        hw_2 = err_11;\n    end\n        if ( rst_12  && err_13  != chip_7  && hw_7 ) begin\n            cfg_1 = rst_3;\n            rx_3 <= sig_4;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_2) (  hw_11  != reg_16 ) |-> err_6 == fsm_12 && auth_10 == core_1 ;endproperty \n property name; @(posedge pll_clk_2) (  hw_11  != reg_16 ) &&  (  fsm_12 ) |-> fsm_3 == err_8 && hw_2 == err_11 ;endproperty \n property name; @(posedge pll_clk_2) (  hw_11  != reg_16 ) &&  (  fsm_12 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) |-> cfg_1 == rst_3 && rx_3 == sig_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "if (  !tx_15 ) begin \n    rst_2 <= data_16;\n    if ( core_14  != rx_9  && reg_16  || clk_17 ) begin\n        rx_11 = sig_12;\n    end\n        if ( core_5  != rx_16  || clk_12  || core_6 ) begin\n            err_6 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_11) (  !tx_15 ) |-> rst_2 == data_16 ;endproperty \n property name; @(posedge pll_clk_11) (  !tx_15 ) &&  (  core_14  != rx_9  && reg_16  || clk_17 ) |-> rx_11 == sig_12 ;endproperty \n property name; @(posedge pll_clk_11) (  !tx_15 ) &&  (  core_14  != rx_9  && reg_16  || clk_17 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) |-> err_6 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_11"
    },
    {
        "Code": "if (  rx_6  || rx_1  || hw_7 ) begin \n    fsm_11 <= fsm_12;\n    chip_110 = rx_18;\n    if ( err_2  && clk_50  != tx_20  && auth_55 ) begin\n        auth_120 = rx_3;\n        reg_13 <= cfg_5;\n    end\n        if ( auth_15  != core_3 ) begin\n            tx_33 = err_10;\n            chip_109 = clk_8;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_7) (  rx_6  || rx_1  || hw_7 ) |-> fsm_11 == fsm_12 && chip_110 == rx_18 ;endproperty \n property name; @(negedge cpu_clock_7) (  rx_6  || rx_1  || hw_7 ) &&  (  err_2  && clk_50  != tx_20  && auth_55 ) |-> auth_120 == rx_3 && reg_13 == cfg_5 ;endproperty \n property name; @(negedge cpu_clock_7) (  rx_6  || rx_1  || hw_7 ) &&  (  err_2  && clk_50  != tx_20  && auth_55 ) &&  (  auth_15  != core_3 ) |-> tx_33 == err_10 && chip_109 == clk_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_7"
    },
    {
        "Code": "if (  clk_118  || data_115  && tx_116 ) begin \n    err_1 = hw_2;\n    if ( sig_16  || reg_7 ) begin\n        rx_6 = clk_12;\n    end\n        if ( reg_7  != fsm_4  || sig_20  != err_2 ) begin\n            clk_43 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_10) (  clk_118  || data_115  && tx_116 ) |-> err_1 == hw_2 ;endproperty \n property name; @(posedge clock_source_10) (  clk_118  || data_115  && tx_116 ) &&  (  sig_16  || reg_7 ) |-> rx_6 == clk_12 ;endproperty \n property name; @(posedge clock_source_10) (  clk_118  || data_115  && tx_116 ) &&  (  sig_16  || reg_7 ) &&  (  reg_7  != fsm_4  || sig_20  != err_2 ) |-> clk_43 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_10"
    },
    {
        "Code": "if (  cfg_14  != fsm_9  || chip_1 ) begin \n    cfg_183 = fsm_42;\n    if ( rst_10  != data_5 ) begin\n        tx_14 = rst_18;\n    end\n        if ( sig_15  && sig_6 ) begin\n            sig_6 = data_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_5) (  cfg_14  != fsm_9  || chip_1 ) |-> cfg_183 == fsm_42 ;endproperty \n property name; @(negedge clk_in_5) (  cfg_14  != fsm_9  || chip_1 ) &&  (  rst_10  != data_5 ) |-> tx_14 == rst_18 ;endproperty \n property name; @(negedge clk_in_5) (  cfg_14  != fsm_9  || chip_1 ) &&  (  rst_10  != data_5 ) &&  (  sig_15  && sig_6 ) |-> sig_6 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_5"
    },
    {
        "Code": "if (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) begin \n    tx_117 = rx_15;\n    rst_3 = core_1;\n    reg_6 <= chip_9;\n    if ( err_8  && fsm_14  && core_18 ) begin\n        core_6 <= err_1;\n        data_15 <= err_6;\n        reg_11 = rst_14;\n    end\n        if ( hw_18  && core_18  || tx_6 ) begin\n            rx_130 = hw_8;\n            reg_10 <= fsm_7;\n            rx_16 = fsm_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_4) (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) |-> tx_117 == rx_15 && rst_3 == core_1 && reg_6 == chip_9 ;endproperty \n property name; @(posedge clk_gen_4) (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) &&  (  err_8  && fsm_14  && core_18 ) |-> core_6 == err_1 && data_15 == err_6 && reg_11 == rst_14 ;endproperty \n property name; @(posedge clk_gen_4) (  cfg_10  != cfg_14  && fsm_5  && reg_19 ) &&  (  err_8  && fsm_14  && core_18 ) &&  (  hw_18  && core_18  || tx_6 ) |-> rx_130 == hw_8 && reg_10 == fsm_7 && rx_16 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_4"
    },
    {
        "Code": "if (  data_16  && reg_115  || reg_16  != rx_18 ) begin \n    err_18 = err_14;\n    if ( tx_18  || cfg_19  && clk_5  || chip_19 ) begin\n        core_10 <= rst_9;\n    end\n        if ( fsm_6  || rx_11  && err_7 ) begin\n            hw_5 = reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_16) (  data_16  && reg_115  || reg_16  != rx_18 ) |-> err_18 == err_14 ;endproperty \n property name; @(posedge async_clk_16) (  data_16  && reg_115  || reg_16  != rx_18 ) &&  (  tx_18  || cfg_19  && clk_5  || chip_19 ) |-> core_10 == rst_9 ;endproperty \n property name; @(posedge async_clk_16) (  data_16  && reg_115  || reg_16  != rx_18 ) &&  (  tx_18  || cfg_19  && clk_5  || chip_19 ) &&  (  fsm_6  || rx_11  && err_7 ) |-> hw_5 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_16"
    },
    {
        "Code": "if (  sig_9  != reg_20  && fsm_7  || cfg_2 ) begin \n    chip_11 <= data_12;\n    core_16 = cfg_13;\n    if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n        rx_18 = chip_4;\n        reg_116 <= err_1;\n    end\n        if ( chip_7  != err_11  || rst_18  != core_1 ) begin\n            rst_19 <= rx_17;\n            rst_18 = fsm_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_2) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) |-> chip_11 == data_12 && core_16 == cfg_13 ;endproperty \n property name; @(posedge clk_reset_2) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> rx_18 == chip_4 && reg_116 == err_1 ;endproperty \n property name; @(posedge clk_reset_2) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) |-> rst_19 == rx_17 && rst_18 == fsm_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "if (  rx_8  && auth_6  || err_17  != fsm_14 ) begin \n    auth_12 = auth_2;\n    if ( core_22 ) begin\n        reg_5 <= chip_4;\n    end\n        if ( rx_1  || clk_10  && data_19 ) begin\n            data_14 <= data_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_1) (  rx_8  && auth_6  || err_17  != fsm_14 ) |-> auth_12 == auth_2 ;endproperty \n property name; @(negedge clk_in_1) (  rx_8  && auth_6  || err_17  != fsm_14 ) &&  (  core_22 ) |-> reg_5 == chip_4 ;endproperty \n property name; @(negedge clk_in_1) (  rx_8  && auth_6  || err_17  != fsm_14 ) &&  (  core_22 ) &&  (  rx_1  || clk_10  && data_19 ) |-> data_14 == data_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "if (  rst_18 ) begin \n    core_14 <= err_13;\n    if ( err_20  && err_20 ) begin\n        hw_15 = fsm_12;\n    end\n        if ( data_17 ) begin\n            hw_16 = reg_10;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_3) (  rst_18 ) |-> core_14 == err_13 ;endproperty \n property name; @(negedge sys_clk_3) (  rst_18 ) &&  (  err_20  && err_20 ) |-> hw_15 == fsm_12 ;endproperty \n property name; @(negedge sys_clk_3) (  rst_18 ) &&  (  err_20  && err_20 ) &&  (  data_17 ) |-> hw_16 == reg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_3"
    },
    {
        "Code": "if (  cfg_6  && reg_10  && sig_11 ) begin \n    err_12 <= auth_9;\n    auth_10 <= reg_4;\n    tx_11 = reg_15;\n    if ( data_10  || core_2 ) begin\n        clk_9 = tx_18;\n        clk_16 <= rst_16;\n        err_15 = cfg_11;\n    end\n        if ( rx_4  != data_4 ) begin\n            fsm_13 = hw_20;\n            tx_14 <= clk_16;\n            reg_4 <= err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_19) (  cfg_6  && reg_10  && sig_11 ) |-> err_12 == auth_9 && auth_10 == reg_4 && tx_11 == reg_15 ;endproperty \n property name; @(posedge clk_osc_19) (  cfg_6  && reg_10  && sig_11 ) &&  (  data_10  || core_2 ) |-> clk_9 == tx_18 && clk_16 == rst_16 && err_15 == cfg_11 ;endproperty \n property name; @(posedge clk_osc_19) (  cfg_6  && reg_10  && sig_11 ) &&  (  data_10  || core_2 ) &&  (  rx_4  != data_4 ) |-> fsm_13 == hw_20 && tx_14 == clk_16 && reg_4 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "if (  chip_20 ) begin \n    err_50 <= cfg_13;\n    hw_7 <= tx_19;\n    sig_17 <= reg_12;\n    if ( data_3  || clk_92 ) begin\n        reg_18 = sig_18;\n        rst_138 = rx_3;\n        sig_14 = clk_7;\n    end\n        if ( fsm_3  != auth_19  || tx_16  && auth_15 ) begin\n            rx_7 = err_7;\n            sig_3 = clk_3;\n            cfg_183 <= tx_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_4) (  chip_20 ) |-> err_50 == cfg_13 && hw_7 == tx_19 && sig_17 == reg_12 ;endproperty \n property name; @(posedge clock_ctrl_4) (  chip_20 ) &&  (  data_3  || clk_92 ) |-> reg_18 == sig_18 && rst_138 == rx_3 && sig_14 == clk_7 ;endproperty \n property name; @(posedge clock_ctrl_4) (  chip_20 ) &&  (  data_3  || clk_92 ) &&  (  fsm_3  != auth_19  || tx_16  && auth_15 ) |-> rx_7 == err_7 && sig_3 == clk_3 && cfg_183 == tx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "if (  chip_5  != err_14  || sig_18  && auth_13 ) begin \n    clk_118 <= auth_5;\n    if ( fsm_19  && core_6  != data_20  && sig_11 ) begin\n        rst_14 <= rx_13;\n    end\n        if ( rst_4  && reg_10 ) begin\n            cfg_7 <= reg_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_13) (  chip_5  != err_14  || sig_18  && auth_13 ) |-> clk_118 == auth_5 ;endproperty \n property name; @(posedge clock_div_13) (  chip_5  != err_14  || sig_18  && auth_13 ) &&  (  fsm_19  && core_6  != data_20  && sig_11 ) |-> rst_14 == rx_13 ;endproperty \n property name; @(posedge clock_div_13) (  chip_5  != err_14  || sig_18  && auth_13 ) &&  (  fsm_19  && core_6  != data_20  && sig_11 ) &&  (  rst_4  && reg_10 ) |-> cfg_7 == reg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_13"
    },
    {
        "Code": "if (  sig_13  && reg_1  != fsm_18  || auth_14 ) begin \n    fsm_6 = core_20;\n    if ( clk_12  || fsm_11  && clk_9  && cfg_13 ) begin\n        tx_17 <= err_11;\n    end\n        if ( chip_17 ) begin\n            sig_5 = rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_12) (  sig_13  && reg_1  != fsm_18  || auth_14 ) |-> fsm_6 == core_20 ;endproperty \n property name; @(posedge clk_signal_12) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) |-> tx_17 == err_11 ;endproperty \n property name; @(posedge clk_signal_12) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) &&  (  chip_17 ) |-> sig_5 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "if (  rst_16 ) begin \n    rst_11 <= clk_6;\n    cfg_4 = cfg_10;\n    rx_12 = hw_20;\n    if ( sig_15 ) begin\n        rx_15 <= cfg_138;\n        chip_8 <= chip_1;\n        data_17 <= err_13;\n    end\n        if ( tx_10  && data_18  || core_11 ) begin\n            reg_11 <= cfg_19;\n            data_4 <= err_5;\n            core_112 = reg_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_19) (  rst_16 ) |-> rst_11 == clk_6 && cfg_4 == cfg_10 && rx_12 == hw_20 ;endproperty \n property name; @(negedge clk_osc_19) (  rst_16 ) &&  (  sig_15 ) |-> rx_15 == cfg_138 && chip_8 == chip_1 && data_17 == err_13 ;endproperty \n property name; @(negedge clk_osc_19) (  rst_16 ) &&  (  sig_15 ) &&  (  tx_10  && data_18  || core_11 ) |-> reg_11 == cfg_19 && data_4 == err_5 && core_112 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "if (  data_3  != hw_16  || fsm_2  && core_13 ) begin \n    err_7 <= rx_10;\n    core_7 = core_10;\n    if ( sig_2  != chip_6 ) begin\n        err_14 = rx_1313;\n        clk_7 = fsm_8;\n    end\n        if ( auth_6  != cfg_1 ) begin\n            hw_12 <= err_10;\n            tx_2 = data_15;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_18) (  data_3  != hw_16  || fsm_2  && core_13 ) |-> err_7 == rx_10 && core_7 == core_10 ;endproperty \n property name; @(posedge clock_ctrl_18) (  data_3  != hw_16  || fsm_2  && core_13 ) &&  (  sig_2  != chip_6 ) |-> err_14 == rx_1313 && clk_7 == fsm_8 ;endproperty \n property name; @(posedge clock_ctrl_18) (  data_3  != hw_16  || fsm_2  && core_13 ) &&  (  sig_2  != chip_6 ) &&  (  auth_6  != cfg_1 ) |-> hw_12 == err_10 && tx_2 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    rst_18 <= data_4;\n    rx_12 = cfg_7;\n    hw_196 <= err_20;\n    if ( err_20 ) begin\n        fsm_13 <= rx_15;\n        tx_8 = data_18;\n        tx_4 <= clk_6;\n    end\n        if ( rst_19  || chip_14 ) begin\n            clk_120 = err_8;\n            rx_1 <= fsm_16;\n            hw_14 <= fsm_8;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_8) (  cfg_9 ) |-> rst_18 == data_4 && rx_12 == cfg_7 && hw_196 == err_20 ;endproperty \n property name; @(posedge bus_clock_8) (  cfg_9 ) &&  (  err_20 ) |-> fsm_13 == rx_15 && tx_8 == data_18 && tx_4 == clk_6 ;endproperty \n property name; @(posedge bus_clock_8) (  cfg_9 ) &&  (  err_20 ) &&  (  rst_19  || chip_14 ) |-> clk_120 == err_8 && rx_1 == fsm_16 && hw_14 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "if (  chip_11  != data_3  && auth_13 ) begin \n    clk_6 <= auth_9;\n    fsm_42 = fsm_12;\n    clk_8 <= auth_12;\n    if ( rst_20  != fsm_114  && fsm_13  != cfg_5 ) begin\n        rst_120 = core_15;\n        core_112 <= err_13;\n        core_6 = err_20;\n    end\n        if ( core_5  != data_16 ) begin\n            reg_9 = tx_17;\n            auth_10 <= tx_20;\n            tx_16 = clk_4;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_15) (  chip_11  != data_3  && auth_13 ) |-> clk_6 == auth_9 && fsm_42 == fsm_12 && clk_8 == auth_12 ;endproperty \n property name; @(negedge main_clk_15) (  chip_11  != data_3  && auth_13 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) |-> rst_120 == core_15 && core_112 == err_13 && core_6 == err_20 ;endproperty \n property name; @(negedge main_clk_15) (  chip_11  != data_3  && auth_13 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) &&  (  core_5  != data_16 ) |-> reg_9 == tx_17 && auth_10 == tx_20 && tx_16 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_15"
    },
    {
        "Code": "if (  reg_20  != err_17 ) begin \n    rst_16 <= rst_6;\n    if ( data_3  || fsm_13  != err_3  || rx_17 ) begin\n        sig_172 <= reg_6;\n    end\n        if ( rx_19  || cfg_2 ) begin\n            reg_173 = data_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_4) (  reg_20  != err_17 ) |-> rst_16 == rst_6 ;endproperty \n property name; @(posedge clk_signal_4) (  reg_20  != err_17 ) &&  (  data_3  || fsm_13  != err_3  || rx_17 ) |-> sig_172 == reg_6 ;endproperty \n property name; @(posedge clk_signal_4) (  reg_20  != err_17 ) &&  (  data_3  || fsm_13  != err_3  || rx_17 ) &&  (  rx_19  || cfg_2 ) |-> reg_173 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_4"
    },
    {
        "Code": "if (  chip_20 ) begin \n    sig_9 = clk_2;\n    tx_17 = cfg_19;\n    if ( fsm_2  != tx_17 ) begin\n        reg_14 <= data_10;\n        reg_7 = cfg_2;\n    end\n        if ( err_15  || hw_17  != cfg_12  && tx_7 ) begin\n            auth_19 = fsm_20;\n            clk_6 = hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_11) (  chip_20 ) |-> sig_9 == clk_2 && tx_17 == cfg_19 ;endproperty \n property name; @(negedge clock_source_11) (  chip_20 ) &&  (  fsm_2  != tx_17 ) |-> reg_14 == data_10 && reg_7 == cfg_2 ;endproperty \n property name; @(negedge clock_source_11) (  chip_20 ) &&  (  fsm_2  != tx_17 ) &&  (  err_15  || hw_17  != cfg_12  && tx_7 ) |-> auth_19 == fsm_20 && clk_6 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "if (  rx_18  || clk_20 ) begin \n    sig_32 <= data_12;\n    if ( reg_9  || tx_9  || core_12  && chip_6 ) begin\n        chip_10 <= rst_174;\n    end\n        if ( data_3  && reg_7  != hw_5 ) begin\n            core_11 = reg_12;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_6) (  rx_18  || clk_20 ) |-> sig_32 == data_12 ;endproperty \n property name; @(negedge mem_clock_6) (  rx_18  || clk_20 ) &&  (  reg_9  || tx_9  || core_12  && chip_6 ) |-> chip_10 == rst_174 ;endproperty \n property name; @(negedge mem_clock_6) (  rx_18  || clk_20 ) &&  (  reg_9  || tx_9  || core_12  && chip_6 ) &&  (  data_3  && reg_7  != hw_5 ) |-> core_11 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_6"
    },
    {
        "Code": "if (  hw_16  || fsm_7 ) begin \n    reg_20 <= fsm_4;\n    data_8 = reg_9;\n    if ( cfg_10  != rx_8  && data_1  && tx_16 ) begin\n        rst_18 <= reg_4;\n        chip_9 = rx_12;\n    end\n        if ( err_15  != hw_3  && sig_18 ) begin\n            sig_1 <= err_10;\n            fsm_11 = sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_19) (  hw_16  || fsm_7 ) |-> reg_20 == fsm_4 && data_8 == reg_9 ;endproperty \n property name; @(posedge clock_source_19) (  hw_16  || fsm_7 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) |-> rst_18 == reg_4 && chip_9 == rx_12 ;endproperty \n property name; @(posedge clock_source_19) (  hw_16  || fsm_7 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) &&  (  err_15  != hw_3  && sig_18 ) |-> sig_1 == err_10 && fsm_11 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "if (  chip_4  && cfg_14  && fsm_18  != chip_20 ) begin \n    auth_9 = sig_12;\n    chip_7 = data_14;\n    cfg_13 <= core_20;\n    if ( data_10  && auth_11  != rst_20 ) begin\n        tx_14 <= clk_15;\n        cfg_15 = auth_18;\n        sig_9 = err_13;\n    end\n        if ( chip_3  || chip_12 ) begin\n            err_7 = fsm_1;\n            sig_2 = cfg_5;\n            fsm_13 = clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_4) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) |-> auth_9 == sig_12 && chip_7 == data_14 && cfg_13 == core_20 ;endproperty \n property name; @(negedge fast_clk_4) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  data_10  && auth_11  != rst_20 ) |-> tx_14 == clk_15 && cfg_15 == auth_18 && sig_9 == err_13 ;endproperty \n property name; @(negedge fast_clk_4) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  data_10  && auth_11  != rst_20 ) &&  (  chip_3  || chip_12 ) |-> err_7 == fsm_1 && sig_2 == cfg_5 && fsm_13 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_4"
    },
    {
        "Code": "if (  sig_5  && auth_1 ) begin \n    chip_1 = data_12;\n    data_18 <= core_19;\n    if ( rst_20  != reg_3 ) begin\n        sig_172 = rx_14;\n        fsm_16 <= chip_7;\n    end\n        if ( auth_80  || core_80  != fsm_13  && reg_11 ) begin\n            tx_117 <= data_135;\n            sig_11 <= core_12;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_9) (  sig_5  && auth_1 ) |-> chip_1 == data_12 && data_18 == core_19 ;endproperty \n property name; @(negedge core_clock_9) (  sig_5  && auth_1 ) &&  (  rst_20  != reg_3 ) |-> sig_172 == rx_14 && fsm_16 == chip_7 ;endproperty \n property name; @(negedge core_clock_9) (  sig_5  && auth_1 ) &&  (  rst_20  != reg_3 ) &&  (  auth_80  || core_80  != fsm_13  && reg_11 ) |-> tx_117 == data_135 && sig_11 == core_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "if (  rx_15  || auth_4  && fsm_14  && rx_2 ) begin \n    auth_10 <= tx_1;\n    tx_114 <= clk_15;\n    chip_5 <= clk_4;\n    if ( reg_16  && fsm_9  && data_3 ) begin\n        auth_11 <= hw_8;\n        core_20 <= cfg_4;\n        reg_16 <= rst_19;\n    end\n        if ( tx_16  || auth_5 ) begin\n            cfg_16 <= rst_1;\n            hw_14 = err_11;\n            err_60 <= clk_2;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_4) (  rx_15  || auth_4  && fsm_14  && rx_2 ) |-> auth_10 == tx_1 && tx_114 == clk_15 && chip_5 == clk_4 ;endproperty \n property name; @(negedge clock_div_4) (  rx_15  || auth_4  && fsm_14  && rx_2 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> auth_11 == hw_8 && core_20 == cfg_4 && reg_16 == rst_19 ;endproperty \n property name; @(negedge clock_div_4) (  rx_15  || auth_4  && fsm_14  && rx_2 ) &&  (  reg_16  && fsm_9  && data_3 ) &&  (  tx_16  || auth_5 ) |-> cfg_16 == rst_1 && hw_14 == err_11 && err_60 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_4"
    },
    {
        "Code": "if (  chip_18  || sig_16  || reg_7 ) begin \n    clk_18 = err_17;\n    tx_112 <= cfg_16;\n    if ( core_43 ) begin\n        tx_4 = rst_4;\n        core_1 <= rst_6;\n    end\n        if ( rst_110  != data_6 ) begin\n            data_5 <= reg_11;\n            tx_7 = core_9;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_17) (  chip_18  || sig_16  || reg_7 ) |-> clk_18 == err_17 && tx_112 == cfg_16 ;endproperty \n property name; @(posedge main_clk_17) (  chip_18  || sig_16  || reg_7 ) &&  (  core_43 ) |-> tx_4 == rst_4 && core_1 == rst_6 ;endproperty \n property name; @(posedge main_clk_17) (  chip_18  || sig_16  || reg_7 ) &&  (  core_43 ) &&  (  rst_110  != data_6 ) |-> data_5 == reg_11 && tx_7 == core_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_17"
    },
    {
        "Code": "if (  hw_4  || chip_2 ) begin \n    hw_8 <= reg_9;\n    if ( rst_1  != clk_9  || fsm_17  || hw_12 ) begin\n        tx_10 <= data_14;\n    end\n        if ( fsm_18  && rx_9  != sig_13  && sig_6 ) begin\n            reg_115 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_9) (  hw_4  || chip_2 ) |-> hw_8 == reg_9 ;endproperty \n property name; @(negedge clock_div_9) (  hw_4  || chip_2 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) |-> tx_10 == data_14 ;endproperty \n property name; @(negedge clock_div_9) (  hw_4  || chip_2 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) &&  (  fsm_18  && rx_9  != sig_13  && sig_6 ) |-> reg_115 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "if (  err_10  && core_20 ) begin \n    auth_18 = cfg_8;\n    core_75 <= err_1;\n    auth_12 = err_2;\n    if ( tx_5 ) begin\n        clk_9 = err_18;\n        rst_11 = data_8;\n        sig_63 <= data_14;\n    end\n        if ( err_8  && rx_14  || auth_15  && chip_19 ) begin\n            cfg_2 <= chip_13;\n            rx_17 = cfg_15;\n            tx_3 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_1) (  err_10  && core_20 ) |-> auth_18 == cfg_8 && core_75 == err_1 && auth_12 == err_2 ;endproperty \n property name; @(posedge clk_enable_1) (  err_10  && core_20 ) &&  (  tx_5 ) |-> clk_9 == err_18 && rst_11 == data_8 && sig_63 == data_14 ;endproperty \n property name; @(posedge clk_enable_1) (  err_10  && core_20 ) &&  (  tx_5 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) |-> cfg_2 == chip_13 && rx_17 == cfg_15 && tx_3 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_1"
    },
    {
        "Code": "if (  tx_11  || rx_19  && auth_3 ) begin \n    fsm_14 = sig_14;\n    auth_9 <= rx_7;\n    clk_13 <= auth_6;\n    if ( clk_15 ) begin\n        data_20 = clk_7;\n        clk_8 <= fsm_9;\n        cfg_18 = cfg_6;\n    end\n        if ( cfg_8  || rx_1  || clk_13  && sig_5 ) begin\n            clk_14 = rx_15;\n            cfg_1 = sig_12;\n            clk_5 = err_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_10) (  tx_11  || rx_19  && auth_3 ) |-> fsm_14 == sig_14 && auth_9 == rx_7 && clk_13 == auth_6 ;endproperty \n property name; @(negedge clock_div_10) (  tx_11  || rx_19  && auth_3 ) &&  (  clk_15 ) |-> data_20 == clk_7 && clk_8 == fsm_9 && cfg_18 == cfg_6 ;endproperty \n property name; @(negedge clock_div_10) (  tx_11  || rx_19  && auth_3 ) &&  (  clk_15 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_5 ) |-> clk_14 == rx_15 && cfg_1 == sig_12 && clk_5 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_10"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    sig_116 <= data_11;\n    clk_122 = chip_17;\n    rst_8 <= fsm_3;\n    if ( core_1  || sig_6  || hw_16 ) begin\n        core_18 <= core_10;\n        fsm_1 <= data_18;\n        data_185 = core_11;\n    end\n        if ( tx_17  && core_20  != err_15  || chip_15 ) begin\n            rst_3 <= cfg_13;\n            rx_16 = sig_11;\n            fsm_15 = clk_1;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_4) (  !tx_1 ) |-> sig_116 == data_11 && clk_122 == chip_17 && rst_8 == fsm_3 ;endproperty \n property name; @(posedge fast_clk_4) (  !tx_1 ) &&  (  core_1  || sig_6  || hw_16 ) |-> core_18 == core_10 && fsm_1 == data_18 && data_185 == core_11 ;endproperty \n property name; @(posedge fast_clk_4) (  !tx_1 ) &&  (  core_1  || sig_6  || hw_16 ) &&  (  tx_17  && core_20  != err_15  || chip_15 ) |-> rst_3 == cfg_13 && rx_16 == sig_11 && fsm_15 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_4"
    },
    {
        "Code": "if (  rst_13  != auth_12 ) begin \n    fsm_6 = rst_5;\n    cfg_4 = chip_17;\n    if ( fsm_3  != auth_19  || tx_16  && auth_15 ) begin\n        reg_4 = core_18;\n        rst_5 <= clk_16;\n    end\n        if ( tx_9 ) begin\n            tx_33 <= sig_11;\n            rx_7 <= cfg_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_14) (  rst_13  != auth_12 ) |-> fsm_6 == rst_5 && cfg_4 == chip_17 ;endproperty \n property name; @(posedge clk_osc_14) (  rst_13  != auth_12 ) &&  (  fsm_3  != auth_19  || tx_16  && auth_15 ) |-> reg_4 == core_18 && rst_5 == clk_16 ;endproperty \n property name; @(posedge clk_osc_14) (  rst_13  != auth_12 ) &&  (  fsm_3  != auth_19  || tx_16  && auth_15 ) &&  (  tx_9 ) |-> tx_33 == sig_11 && rx_7 == cfg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_14"
    },
    {
        "Code": "if (  hw_8 ) begin \n    rx_4 = rst_11;\n    if ( clk_12  || fsm_11  && clk_9  && cfg_13 ) begin\n        hw_5 <= chip_19;\n    end\n        if ( hw_11  != cfg_14  || chip_10  && sig_8 ) begin\n            core_3 <= fsm_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_17) (  hw_8 ) |-> rx_4 == rst_11 ;endproperty \n property name; @(negedge clk_osc_17) (  hw_8 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) |-> hw_5 == chip_19 ;endproperty \n property name; @(negedge clk_osc_17) (  hw_8 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) |-> core_3 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "if (  err_17  != clk_7  && data_16 ) begin \n    chip_96 = tx_7;\n    sig_12 = chip_19;\n    err_7 = data_8;\n    if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n        reg_13 <= cfg_6;\n        data_20 = reg_9;\n        sig_116 <= data_15;\n    end\n        if ( clk_16  && sig_12  != hw_6 ) begin\n            chip_10 = fsm_8;\n            core_19 = tx_2;\n            err_3 = reg_5;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_2) (  err_17  != clk_7  && data_16 ) |-> chip_96 == tx_7 && sig_12 == chip_19 && err_7 == data_8 ;endproperty \n property name; @(negedge cpu_clock_2) (  err_17  != clk_7  && data_16 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> reg_13 == cfg_6 && data_20 == reg_9 && sig_116 == data_15 ;endproperty \n property name; @(negedge cpu_clock_2) (  err_17  != clk_7  && data_16 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) &&  (  clk_16  && sig_12  != hw_6 ) |-> chip_10 == fsm_8 && core_19 == tx_2 && err_3 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_2"
    },
    {
        "Code": "if (  chip_16 ) begin \n    fsm_7 <= hw_4;\n    sig_63 = hw_15;\n    hw_18 <= tx_16;\n    if ( rst_17  != fsm_13  || rx_19  != chip_17 ) begin\n        clk_43 = reg_16;\n        hw_7 <= tx_5;\n        hw_15 <= data_18;\n    end\n        if ( tx_2  && fsm_52 ) begin\n            clk_4 <= core_2;\n            hw_13 <= reg_5;\n            err_6 = chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_14) (  chip_16 ) |-> fsm_7 == hw_4 && sig_63 == hw_15 && hw_18 == tx_16 ;endproperty \n property name; @(posedge clk_in_14) (  chip_16 ) &&  (  rst_17  != fsm_13  || rx_19  != chip_17 ) |-> clk_43 == reg_16 && hw_7 == tx_5 && hw_15 == data_18 ;endproperty \n property name; @(posedge clk_in_14) (  chip_16 ) &&  (  rst_17  != fsm_13  || rx_19  != chip_17 ) &&  (  tx_2  && fsm_52 ) |-> clk_4 == core_2 && hw_13 == reg_5 && err_6 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_14"
    },
    {
        "Code": "if (  clk_12  || auth_2  != rx_8  && rst_17 ) begin \n    fsm_19 <= rx_20;\n    data_178 = tx_10;\n    if ( err_8  && fsm_14  && core_18 ) begin\n        clk_118 = sig_12;\n        tx_115 = reg_17;\n    end\n        if ( core_16  != data_16 ) begin\n            err_12 = core_1;\n            data_11 <= hw_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_5) (  clk_12  || auth_2  != rx_8  && rst_17 ) |-> fsm_19 == rx_20 && data_178 == tx_10 ;endproperty \n property name; @(posedge clk_out_5) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  err_8  && fsm_14  && core_18 ) |-> clk_118 == sig_12 && tx_115 == reg_17 ;endproperty \n property name; @(posedge clk_out_5) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  err_8  && fsm_14  && core_18 ) &&  (  core_16  != data_16 ) |-> err_12 == core_1 && data_11 == hw_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "if (  sig_8  && reg_13 ) begin \n    data_203 <= tx_15;\n    err_17 <= chip_1;\n    sig_16 <= rst_5;\n    if ( chip_7  && data_2  && cfg_8  && rx_6 ) begin\n        rx_12 <= rst_5;\n        tx_7 <= sig_8;\n        hw_1 <= rst_1;\n    end\n        if ( rst_2  != err_46 ) begin\n            clk_14 <= hw_1;\n            core_16 <= cfg_16;\n            tx_114 = rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_17) (  sig_8  && reg_13 ) |-> data_203 == tx_15 && err_17 == chip_1 && sig_16 == rst_5 ;endproperty \n property name; @(negedge core_clock_17) (  sig_8  && reg_13 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) |-> rx_12 == rst_5 && tx_7 == sig_8 && hw_1 == rst_1 ;endproperty \n property name; @(negedge core_clock_17) (  sig_8  && reg_13 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) &&  (  rst_2  != err_46 ) |-> clk_14 == hw_1 && core_16 == cfg_16 && tx_114 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "if (  tx_5  != rst_2 ) begin \n    tx_1 <= rx_15;\n    clk_17 <= sig_2;\n    cfg_17 <= auth_16;\n    if ( cfg_13  != clk_18  && chip_5  && data_18 ) begin\n        hw_196 = err_15;\n        chip_12 = err_6;\n        core_13 <= chip_4;\n    end\n        if ( hw_6  || data_186  && core_9 ) begin\n            rst_7 = sig_12;\n            tx_18 = data_19;\n            rst_120 = auth_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_12) (  tx_5  != rst_2 ) |-> tx_1 == rx_15 && clk_17 == sig_2 && cfg_17 == auth_16 ;endproperty \n property name; @(posedge clk_osc_12) (  tx_5  != rst_2 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) |-> hw_196 == err_15 && chip_12 == err_6 && core_13 == chip_4 ;endproperty \n property name; @(posedge clk_osc_12) (  tx_5  != rst_2 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) &&  (  hw_6  || data_186  && core_9 ) |-> rst_7 == sig_12 && tx_18 == data_19 && rst_120 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "if (  auth_12  && rst_11 ) begin \n    clk_43 <= clk_19;\n    data_19 = reg_1;\n    data_5 = data_135;\n    if ( err_18  != hw_2  && cfg_11 ) begin\n        fsm_11 = hw_16;\n        core_75 = cfg_13;\n        chip_109 = err_20;\n    end\n        if ( cfg_2  != reg_15  || hw_18  || fsm_17 ) begin\n            sig_15 = rst_4;\n            data_14 <= clk_16;\n            hw_196 <= fsm_26;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_9) (  auth_12  && rst_11 ) |-> clk_43 == clk_19 && data_19 == reg_1 && data_5 == data_135 ;endproperty \n property name; @(negedge clk_gen_9) (  auth_12  && rst_11 ) &&  (  err_18  != hw_2  && cfg_11 ) |-> fsm_11 == hw_16 && core_75 == cfg_13 && chip_109 == err_20 ;endproperty \n property name; @(negedge clk_gen_9) (  auth_12  && rst_11 ) &&  (  err_18  != hw_2  && cfg_11 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_17 ) |-> sig_15 == rst_4 && data_14 == clk_16 && hw_196 == fsm_26 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "if (  fsm_11  != clk_6 ) begin \n    fsm_12 <= chip_12;\n    if ( hw_12  && hw_7  && sig_4 ) begin\n        fsm_4 <= err_18;\n    end\n        if ( chip_15  && auth_20 ) begin\n            clk_5 = chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_1) (  fsm_11  != clk_6 ) |-> fsm_12 == chip_12 ;endproperty \n property name; @(posedge clk_out_1) (  fsm_11  != clk_6 ) &&  (  hw_12  && hw_7  && sig_4 ) |-> fsm_4 == err_18 ;endproperty \n property name; @(posedge clk_out_1) (  fsm_11  != clk_6 ) &&  (  hw_12  && hw_7  && sig_4 ) &&  (  chip_15  && auth_20 ) |-> clk_5 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_1"
    },
    {
        "Code": "if (  auth_7  && chip_17  && fsm_12 ) begin \n    sig_116 = chip_7;\n    if ( hw_5 ) begin\n        core_75 = cfg_5;\n    end\n        if ( err_110  || tx_15  || cfg_9  && err_8 ) begin\n            cfg_13 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_17) (  auth_7  && chip_17  && fsm_12 ) |-> sig_116 == chip_7 ;endproperty \n property name; @(posedge mem_clock_17) (  auth_7  && chip_17  && fsm_12 ) &&  (  hw_5 ) |-> core_75 == cfg_5 ;endproperty \n property name; @(posedge mem_clock_17) (  auth_7  && chip_17  && fsm_12 ) &&  (  hw_5 ) &&  (  err_110  || tx_15  || cfg_9  && err_8 ) |-> cfg_13 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "if (  rst_1  != hw_8 ) begin \n    hw_7 <= rst_19;\n    reg_10 <= cfg_19;\n    clk_10 <= sig_12;\n    if ( data_14  && chip_15 ) begin\n        rst_15 <= tx_5;\n        core_5 = data_70;\n        rx_10 = hw_12;\n    end\n        if ( sig_18  && clk_6  != sig_11 ) begin\n            tx_12 = rst_15;\n            fsm_100 = fsm_6;\n            fsm_42 <= clk_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_2) (  rst_1  != hw_8 ) |-> hw_7 == rst_19 && reg_10 == cfg_19 && clk_10 == sig_12 ;endproperty \n property name; @(posedge clk_out_2) (  rst_1  != hw_8 ) &&  (  data_14  && chip_15 ) |-> rst_15 == tx_5 && core_5 == data_70 && rx_10 == hw_12 ;endproperty \n property name; @(posedge clk_out_2) (  rst_1  != hw_8 ) &&  (  data_14  && chip_15 ) &&  (  sig_18  && clk_6  != sig_11 ) |-> tx_12 == rst_15 && fsm_100 == fsm_6 && fsm_42 == clk_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_2"
    },
    {
        "Code": "if (  rst_20  != auth_4  && data_2  || err_18 ) begin \n    sig_12 = cfg_19;\n    auth_17 = cfg_10;\n    if ( rx_11 ) begin\n        reg_118 = err_10;\n        fsm_112 <= data_9;\n    end\n        if ( err_2  || reg_13 ) begin\n            hw_1 <= rst_11;\n            chip_12 = core_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_17) (  rst_20  != auth_4  && data_2  || err_18 ) |-> sig_12 == cfg_19 && auth_17 == cfg_10 ;endproperty \n property name; @(negedge clk_osc_17) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  rx_11 ) |-> reg_118 == err_10 && fsm_112 == data_9 ;endproperty \n property name; @(negedge clk_osc_17) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  rx_11 ) &&  (  err_2  || reg_13 ) |-> hw_1 == rst_11 && chip_12 == core_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "if (  core_13 ) begin \n    cfg_7 <= fsm_9;\n    err_6 = data_14;\n    sig_4 = clk_3;\n    if ( err_5  != chip_6  || rx_8 ) begin\n        err_1 <= hw_4;\n        core_17 = core_10;\n        auth_3 <= data_10;\n    end\n        if ( data_13 ) begin\n            fsm_20 <= clk_7;\n            rst_10 = reg_15;\n            err_15 = sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_3) (  core_13 ) |-> cfg_7 == fsm_9 && err_6 == data_14 && sig_4 == clk_3 ;endproperty \n property name; @(negedge clk_osc_3) (  core_13 ) &&  (  err_5  != chip_6  || rx_8 ) |-> err_1 == hw_4 && core_17 == core_10 && auth_3 == data_10 ;endproperty \n property name; @(negedge clk_osc_3) (  core_13 ) &&  (  err_5  != chip_6  || rx_8 ) &&  (  data_13 ) |-> fsm_20 == clk_7 && rst_10 == reg_15 && err_15 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_3"
    },
    {
        "Code": "if (  rx_1 ) begin \n    data_9 <= core_2;\n    cfg_76 <= cfg_19;\n    if ( sig_18 ) begin\n        tx_114 = chip_1;\n        cfg_16 = sig_114;\n    end\n        if ( reg_13  || cfg_17 ) begin\n            core_8 = sig_12;\n            data_11 = err_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_13) (  rx_1 ) |-> data_9 == core_2 && cfg_76 == cfg_19 ;endproperty \n property name; @(posedge clk_reset_13) (  rx_1 ) &&  (  sig_18 ) |-> tx_114 == chip_1 && cfg_16 == sig_114 ;endproperty \n property name; @(posedge clk_reset_13) (  rx_1 ) &&  (  sig_18 ) &&  (  reg_13  || cfg_17 ) |-> core_8 == sig_12 && data_11 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_13"
    },
    {
        "Code": "if (  !hw_12 ) begin \n    cfg_18 = data_3;\n    core_16 = err_13;\n    core_147 = core_9;\n    if ( auth_11 ) begin\n        tx_11 = reg_4;\n        fsm_19 <= chip_12;\n        auth_20 <= core_1;\n    end\n        if ( err_19  != core_8  || tx_5  != err_5 ) begin\n            data_178 <= rx_15;\n            core_17 <= sig_7;\n            hw_20 <= data_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_8) (  !hw_12 ) |-> cfg_18 == data_3 && core_16 == err_13 && core_147 == core_9 ;endproperty \n property name; @(posedge clk_out_8) (  !hw_12 ) &&  (  auth_11 ) |-> tx_11 == reg_4 && fsm_19 == chip_12 && auth_20 == core_1 ;endproperty \n property name; @(posedge clk_out_8) (  !hw_12 ) &&  (  auth_11 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> data_178 == rx_15 && core_17 == sig_7 && hw_20 == data_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "if (  chip_14  || hw_12  && fsm_17  && err_6 ) begin \n    cfg_20 = rx_19;\n    auth_12 = sig_12;\n    if ( sig_6 ) begin\n        tx_8 = core_10;\n        reg_116 <= err_13;\n    end\n        if ( chip_12  && clk_5  != hw_16 ) begin\n            sig_63 = chip_15;\n            clk_17 <= core_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_1) (  chip_14  || hw_12  && fsm_17  && err_6 ) |-> cfg_20 == rx_19 && auth_12 == sig_12 ;endproperty \n property name; @(negedge clk_out_1) (  chip_14  || hw_12  && fsm_17  && err_6 ) &&  (  sig_6 ) |-> tx_8 == core_10 && reg_116 == err_13 ;endproperty \n property name; @(negedge clk_out_1) (  chip_14  || hw_12  && fsm_17  && err_6 ) &&  (  sig_6 ) &&  (  chip_12  && clk_5  != hw_16 ) |-> sig_63 == chip_15 && clk_17 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_1"
    },
    {
        "Code": "if (  rx_1 ) begin \n    rx_16 <= data_6;\n    rx_15 <= rx_3;\n    cfg_5 <= rst_4;\n    if ( core_2 ) begin\n        reg_11 = core_1;\n        data_178 <= sig_18;\n        clk_8 <= data_4;\n    end\n        if ( err_13 ) begin\n            hw_196 = tx_18;\n            tx_10 <= tx_3;\n            data_1 = sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_2) (  rx_1 ) |-> rx_16 == data_6 && rx_15 == rx_3 && cfg_5 == rst_4 ;endproperty \n property name; @(posedge clk_enable_2) (  rx_1 ) &&  (  core_2 ) |-> reg_11 == core_1 && data_178 == sig_18 && clk_8 == data_4 ;endproperty \n property name; @(posedge clk_enable_2) (  rx_1 ) &&  (  core_2 ) &&  (  err_13 ) |-> hw_196 == tx_18 && tx_10 == tx_3 && data_1 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "if (  tx_18  && hw_15  && hw_16 ) begin \n    tx_2 <= reg_20;\n    chip_11 = auth_8;\n    if ( fsm_16  && hw_4  != err_12 ) begin\n        rx_114 <= auth_115;\n        rx_8 = auth_3;\n    end\n        if ( hw_160  != auth_5  && sig_16 ) begin\n            cfg_19 <= chip_207;\n            rst_3 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_18) (  tx_18  && hw_15  && hw_16 ) |-> tx_2 == reg_20 && chip_11 == auth_8 ;endproperty \n property name; @(posedge bus_clock_18) (  tx_18  && hw_15  && hw_16 ) &&  (  fsm_16  && hw_4  != err_12 ) |-> rx_114 == auth_115 && rx_8 == auth_3 ;endproperty \n property name; @(posedge bus_clock_18) (  tx_18  && hw_15  && hw_16 ) &&  (  fsm_16  && hw_4  != err_12 ) &&  (  hw_160  != auth_5  && sig_16 ) |-> cfg_19 == chip_207 && rst_3 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_18"
    },
    {
        "Code": "if (  sig_16  && tx_13  || err_13 ) begin \n    fsm_2 = rst_18;\n    data_18 = rx_12;\n    sig_5 <= reg_4;\n    if ( cfg_4  || rx_18  && cfg_10 ) begin\n        rx_130 = rst_14;\n        err_6 <= sig_20;\n        data_9 = core_6;\n    end\n        if ( chip_1  || sig_15  != sig_2  && data_19 ) begin\n            chip_16 = tx_6;\n            reg_10 <= chip_15;\n            chip_110 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_13) (  sig_16  && tx_13  || err_13 ) |-> fsm_2 == rst_18 && data_18 == rx_12 && sig_5 == reg_4 ;endproperty \n property name; @(negedge clk_reset_13) (  sig_16  && tx_13  || err_13 ) &&  (  cfg_4  || rx_18  && cfg_10 ) |-> rx_130 == rst_14 && err_6 == sig_20 && data_9 == core_6 ;endproperty \n property name; @(negedge clk_reset_13) (  sig_16  && tx_13  || err_13 ) &&  (  cfg_4  || rx_18  && cfg_10 ) &&  (  chip_1  || sig_15  != sig_2  && data_19 ) |-> chip_16 == tx_6 && reg_10 == chip_15 && chip_110 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "if (  !sig_8 ) begin \n    fsm_112 = fsm_19;\n    clk_13 = err_19;\n    if ( tx_1  != core_18 ) begin\n        core_7 <= rst_1;\n        err_19 <= cfg_5;\n    end\n        if ( hw_3  || reg_2  && rx_9 ) begin\n            chip_4 = clk_9;\n            chip_9 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_1) (  !sig_8 ) |-> fsm_112 == fsm_19 && clk_13 == err_19 ;endproperty \n property name; @(posedge mem_clock_1) (  !sig_8 ) &&  (  tx_1  != core_18 ) |-> core_7 == rst_1 && err_19 == cfg_5 ;endproperty \n property name; @(posedge mem_clock_1) (  !sig_8 ) &&  (  tx_1  != core_18 ) &&  (  hw_3  || reg_2  && rx_9 ) |-> chip_4 == clk_9 && chip_9 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "if (  sig_7  || rst_13  || sig_17  || hw_17 ) begin \n    fsm_13 <= clk_3;\n    hw_196 <= hw_19;\n    chip_20 = err_11;\n    if ( rx_12  != data_16 ) begin\n        cfg_52 <= err_2;\n        fsm_14 <= data_4;\n        sig_149 = err_11;\n    end\n        if ( hw_55  && sig_8  && clk_5  || data_20 ) begin\n            auth_8 = chip_12;\n            data_20 = reg_12;\n            rx_19 = rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_1) (  sig_7  || rst_13  || sig_17  || hw_17 ) |-> fsm_13 == clk_3 && hw_196 == hw_19 && chip_20 == err_11 ;endproperty \n property name; @(posedge ref_clk_1) (  sig_7  || rst_13  || sig_17  || hw_17 ) &&  (  rx_12  != data_16 ) |-> cfg_52 == err_2 && fsm_14 == data_4 && sig_149 == err_11 ;endproperty \n property name; @(posedge ref_clk_1) (  sig_7  || rst_13  || sig_17  || hw_17 ) &&  (  rx_12  != data_16 ) &&  (  hw_55  && sig_8  && clk_5  || data_20 ) |-> auth_8 == chip_12 && data_20 == reg_12 && rx_19 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "if (  fsm_2  || rst_12  && sig_2 ) begin \n    sig_8 = reg_12;\n    if ( clk_8  && rst_16  && clk_12 ) begin\n        fsm_42 <= core_19;\n    end\n        if ( rx_1 ) begin\n            rst_12 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_5) (  fsm_2  || rst_12  && sig_2 ) |-> sig_8 == reg_12 ;endproperty \n property name; @(posedge async_clk_5) (  fsm_2  || rst_12  && sig_2 ) &&  (  clk_8  && rst_16  && clk_12 ) |-> fsm_42 == core_19 ;endproperty \n property name; @(posedge async_clk_5) (  fsm_2  || rst_12  && sig_2 ) &&  (  clk_8  && rst_16  && clk_12 ) &&  (  rx_1 ) |-> rst_12 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_5"
    },
    {
        "Code": "if (  fsm_20  != core_17  || rst_16  && core_11 ) begin \n    tx_18 = fsm_17;\n    fsm_3 <= hw_14;\n    hw_79 <= hw_9;\n    if ( chip_5  != tx_4  && err_19  != tx_17 ) begin\n        auth_204 = auth_8;\n        rx_12 <= auth_5;\n        cfg_19 = rst_19;\n    end\n        if ( fsm_7  != reg_15  || err_13 ) begin\n            fsm_4 = reg_4;\n            chip_17 = err_4;\n            sig_15 = chip_6;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_2) (  fsm_20  != core_17  || rst_16  && core_11 ) |-> tx_18 == fsm_17 && fsm_3 == hw_14 && hw_79 == hw_9 ;endproperty \n property name; @(posedge main_clk_2) (  fsm_20  != core_17  || rst_16  && core_11 ) &&  (  chip_5  != tx_4  && err_19  != tx_17 ) |-> auth_204 == auth_8 && rx_12 == auth_5 && cfg_19 == rst_19 ;endproperty \n property name; @(posedge main_clk_2) (  fsm_20  != core_17  || rst_16  && core_11 ) &&  (  chip_5  != tx_4  && err_19  != tx_17 ) &&  (  fsm_7  != reg_15  || err_13 ) |-> fsm_4 == reg_4 && chip_17 == err_4 && sig_15 == chip_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_2"
    },
    {
        "Code": "if (  chip_14  || hw_12  && fsm_17  && err_8 ) begin \n    fsm_10 <= clk_19;\n    err_5 <= auth_11;\n    if ( reg_7 ) begin\n        data_120 <= clk_17;\n        hw_38 <= tx_19;\n    end\n        if ( tx_17  || tx_16  != sig_17  || sig_3 ) begin\n            tx_27 = clk_19;\n            tx_17 <= hw_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_2) (  chip_14  || hw_12  && fsm_17  && err_8 ) |-> fsm_10 == clk_19 && err_5 == auth_11 ;endproperty \n property name; @(posedge clock_ctrl_2) (  chip_14  || hw_12  && fsm_17  && err_8 ) &&  (  reg_7 ) |-> data_120 == clk_17 && hw_38 == tx_19 ;endproperty \n property name; @(posedge clock_ctrl_2) (  chip_14  || hw_12  && fsm_17  && err_8 ) &&  (  reg_7 ) &&  (  tx_17  || tx_16  != sig_17  || sig_3 ) |-> tx_27 == clk_19 && tx_17 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "if (  err_4  != cfg_6 ) begin \n    sig_28 <= err_6;\n    if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n        clk_17 = sig_10;\n    end\n        if ( err_4  && clk_13 ) begin\n            core_75 = hw_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_13) (  err_4  != cfg_6 ) |-> sig_28 == err_6 ;endproperty \n property name; @(negedge clk_enable_13) (  err_4  != cfg_6 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> clk_17 == sig_10 ;endproperty \n property name; @(negedge clk_enable_13) (  err_4  != cfg_6 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) &&  (  err_4  && clk_13 ) |-> core_75 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "if (  sig_2  || tx_6  || chip_10 ) begin \n    rx_20 = sig_14;\n    auth_12 = reg_5;\n    data_10 <= chip_7;\n    if ( fsm_8  != reg_3  || chip_4  && clk_13 ) begin\n        core_3 <= clk_16;\n        chip_4 = clk_165;\n        core_6 <= reg_20;\n    end\n        if ( reg_15  || chip_5  != rst_3  && core_6 ) begin\n            hw_8 = reg_16;\n            data_11 = sig_6;\n            fsm_13 <= rst_12;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_12) (  sig_2  || tx_6  || chip_10 ) |-> rx_20 == sig_14 && auth_12 == reg_5 && data_10 == chip_7 ;endproperty \n property name; @(negedge mem_clock_12) (  sig_2  || tx_6  || chip_10 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) |-> core_3 == clk_16 && chip_4 == clk_165 && core_6 == reg_20 ;endproperty \n property name; @(negedge mem_clock_12) (  sig_2  || tx_6  || chip_10 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) &&  (  reg_15  || chip_5  != rst_3  && core_6 ) |-> hw_8 == reg_16 && data_11 == sig_6 && fsm_13 == rst_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_12"
    },
    {
        "Code": "if (  data_11  != cfg_15 ) begin \n    rst_138 <= chip_4;\n    if ( rst_10  && auth_13  && sig_18  || fsm_3 ) begin\n        chip_3 = cfg_4;\n    end\n        if ( reg_4  && reg_4  || cfg_7  != hw_15 ) begin\n            chip_12 = rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_16) (  data_11  != cfg_15 ) |-> rst_138 == chip_4 ;endproperty \n property name; @(posedge fast_clk_16) (  data_11  != cfg_15 ) &&  (  rst_10  && auth_13  && sig_18  || fsm_3 ) |-> chip_3 == cfg_4 ;endproperty \n property name; @(posedge fast_clk_16) (  data_11  != cfg_15 ) &&  (  rst_10  && auth_13  && sig_18  || fsm_3 ) &&  (  reg_4  && reg_4  || cfg_7  != hw_15 ) |-> chip_12 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_16"
    },
    {
        "Code": "if (  rx_13  && sig_10  != cfg_19 ) begin \n    fsm_5 <= cfg_8;\n    clk_4 <= rx_3;\n    if ( rx_1  != chip_9  && hw_19 ) begin\n        chip_79 <= err_6;\n        chip_2 <= reg_15;\n    end\n        if ( hw_7  != sig_13  || core_13 ) begin\n            cfg_12 = chip_17;\n            tx_33 <= fsm_17;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) (  rx_13  && sig_10  != cfg_19 ) |-> fsm_5 == cfg_8 && clk_4 == rx_3 ;endproperty \n property name; @(negedge pll_clk_1) (  rx_13  && sig_10  != cfg_19 ) &&  (  rx_1  != chip_9  && hw_19 ) |-> chip_79 == err_6 && chip_2 == reg_15 ;endproperty \n property name; @(negedge pll_clk_1) (  rx_13  && sig_10  != cfg_19 ) &&  (  rx_1  != chip_9  && hw_19 ) &&  (  hw_7  != sig_13  || core_13 ) |-> cfg_12 == chip_17 && tx_33 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if (  core_8  && clk_190 ) begin \n    sig_149 <= err_10;\n    if ( rst_4  || rst_19 ) begin\n        cfg_3 = core_6;\n    end\n        if ( err_18  != auth_6 ) begin\n            reg_8 <= cfg_15;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_2) (  core_8  && clk_190 ) |-> sig_149 == err_10 ;endproperty \n property name; @(posedge pll_clk_2) (  core_8  && clk_190 ) &&  (  rst_4  || rst_19 ) |-> cfg_3 == core_6 ;endproperty \n property name; @(posedge pll_clk_2) (  core_8  && clk_190 ) &&  (  rst_4  || rst_19 ) &&  (  err_18  != auth_6 ) |-> reg_8 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "if (  cfg_15  || core_6 ) begin \n    cfg_15 = rst_12;\n    clk_17 = reg_9;\n    err_20 <= auth_6;\n    if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n        sig_8 = reg_13;\n        err_60 <= tx_13;\n        clk_11 <= data_15;\n    end\n        if ( rst_1  || sig_11  && data_20 ) begin\n            sig_18 = err_11;\n            rst_116 <= data_15;\n            tx_3 <= data_4;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_18) (  cfg_15  || core_6 ) |-> cfg_15 == rst_12 && clk_17 == reg_9 && err_20 == auth_6 ;endproperty \n property name; @(negedge bus_clock_18) (  cfg_15  || core_6 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> sig_8 == reg_13 && err_60 == tx_13 && clk_11 == data_15 ;endproperty \n property name; @(negedge bus_clock_18) (  cfg_15  || core_6 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) &&  (  rst_1  || sig_11  && data_20 ) |-> sig_18 == err_11 && rst_116 == data_15 && tx_3 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "if (  sig_9  != tx_7 ) begin \n    cfg_20 = hw_7;\n    clk_5 <= rx_13;\n    clk_120 = cfg_1;\n    if ( clk_4  != fsm_10  && fsm_8 ) begin\n        hw_2 = core_16;\n        cfg_13 = hw_14;\n        cfg_5 <= sig_18;\n    end\n        if ( hw_160  != auth_5  && sig_16 ) begin\n            data_203 = cfg_16;\n            reg_4 <= auth_6;\n            err_16 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_19) (  sig_9  != tx_7 ) |-> cfg_20 == hw_7 && clk_5 == rx_13 && clk_120 == cfg_1 ;endproperty \n property name; @(negedge mem_clock_19) (  sig_9  != tx_7 ) &&  (  clk_4  != fsm_10  && fsm_8 ) |-> hw_2 == core_16 && cfg_13 == hw_14 && cfg_5 == sig_18 ;endproperty \n property name; @(negedge mem_clock_19) (  sig_9  != tx_7 ) &&  (  clk_4  != fsm_10  && fsm_8 ) &&  (  hw_160  != auth_5  && sig_16 ) |-> data_203 == cfg_16 && reg_4 == auth_6 && err_16 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "if (  tx_6  || data_6  != reg_3  && fsm_1 ) begin \n    chip_4 <= rx_3;\n    fsm_42 <= core_1;\n    if ( sig_18  && auth_14  || hw_17 ) begin\n        sig_32 = clk_19;\n        chip_3 <= hw_15;\n    end\n        if ( chip_11  || chip_1  && reg_4  && rx_7 ) begin\n            chip_14 = tx_13;\n            reg_116 = sig_1;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_19) (  tx_6  || data_6  != reg_3  && fsm_1 ) |-> chip_4 == rx_3 && fsm_42 == core_1 ;endproperty \n property name; @(posedge core_clock_19) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  sig_18  && auth_14  || hw_17 ) |-> sig_32 == clk_19 && chip_3 == hw_15 ;endproperty \n property name; @(posedge core_clock_19) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  sig_18  && auth_14  || hw_17 ) &&  (  chip_11  || chip_1  && reg_4  && rx_7 ) |-> chip_14 == tx_13 && reg_116 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "if (  tx_9  != fsm_12  && data_6  || rx_8 ) begin \n    chip_11 <= sig_8;\n    core_2 = hw_8;\n    rx_11 <= rst_4;\n    if ( data_14  && err_15 ) begin\n        chip_7 <= auth_12;\n        core_12 = hw_4;\n        rst_12 = clk_9;\n    end\n        if ( reg_17  || auth_19  && cfg_1  && reg_8 ) begin\n            rst_138 = fsm_20;\n            hw_79 <= reg_9;\n            rx_15 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_9) (  tx_9  != fsm_12  && data_6  || rx_8 ) |-> chip_11 == sig_8 && core_2 == hw_8 && rx_11 == rst_4 ;endproperty \n property name; @(posedge bus_clock_9) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  data_14  && err_15 ) |-> chip_7 == auth_12 && core_12 == hw_4 && rst_12 == clk_9 ;endproperty \n property name; @(posedge bus_clock_9) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  data_14  && err_15 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) |-> rst_138 == fsm_20 && hw_79 == reg_9 && rx_15 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "if (  chip_6  != fsm_6  && rx_18  != core_7 ) begin \n    auth_17 = err_7;\n    sig_32 = chip_18;\n    err_15 = sig_10;\n    if ( fsm_16  && hw_4  != err_114 ) begin\n        hw_1 <= hw_20;\n        rx_3 = err_10;\n        tx_12 <= cfg_13;\n    end\n        if ( rst_12  || tx_12  && chip_2 ) begin\n            cfg_6 = cfg_13;\n            clk_118 <= hw_7;\n            core_9 <= core_4;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_2) (  chip_6  != fsm_6  && rx_18  != core_7 ) |-> auth_17 == err_7 && sig_32 == chip_18 && err_15 == sig_10 ;endproperty \n property name; @(negedge async_clk_2) (  chip_6  != fsm_6  && rx_18  != core_7 ) &&  (  fsm_16  && hw_4  != err_114 ) |-> hw_1 == hw_20 && rx_3 == err_10 && tx_12 == cfg_13 ;endproperty \n property name; @(negedge async_clk_2) (  chip_6  != fsm_6  && rx_18  != core_7 ) &&  (  fsm_16  && hw_4  != err_114 ) &&  (  rst_12  || tx_12  && chip_2 ) |-> cfg_6 == cfg_13 && clk_118 == hw_7 && core_9 == core_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_2"
    },
    {
        "Code": "if (  tx_10  && rx_15  != core_14  || sig_5 ) begin \n    rx_130 <= core_2;\n    hw_196 <= auth_12;\n    if ( tx_9 ) begin\n        data_5 <= chip_14;\n        hw_11 = reg_17;\n    end\n        if ( core_12  || rx_7  != chip_16  && rx_3 ) begin\n            fsm_100 = tx_1;\n            auth_114 = data_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_11) (  tx_10  && rx_15  != core_14  || sig_5 ) |-> rx_130 == core_2 && hw_196 == auth_12 ;endproperty \n property name; @(posedge clk_enable_11) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  tx_9 ) |-> data_5 == chip_14 && hw_11 == reg_17 ;endproperty \n property name; @(posedge clk_enable_11) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  tx_9 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) |-> fsm_100 == tx_1 && auth_114 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_11"
    },
    {
        "Code": "if (  data_14 ) begin \n    err_7 <= reg_83;\n    if ( auth_13  || clk_6  && data_15  && sig_12 ) begin\n        tx_6 <= data_3;\n    end\n        if ( tx_12  && reg_9 ) begin\n            tx_27 <= rx_19;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_4) (  data_14 ) |-> err_7 == reg_83 ;endproperty \n property name; @(posedge cpu_clock_4) (  data_14 ) &&  (  auth_13  || clk_6  && data_15  && sig_12 ) |-> tx_6 == data_3 ;endproperty \n property name; @(posedge cpu_clock_4) (  data_14 ) &&  (  auth_13  || clk_6  && data_15  && sig_12 ) &&  (  tx_12  && reg_9 ) |-> tx_27 == rx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "if (  clk_6  && clk_12  && rx_12 ) begin \n    data_6 <= data_15;\n    auth_8 = rst_14;\n    hw_20 = chip_7;\n    if ( err_112 ) begin\n        rst_138 = chip_4;\n        tx_15 = fsm_5;\n        rst_10 = data_10;\n    end\n        if ( fsm_12  != reg_1  || clk_11  && cfg_15 ) begin\n            auth_204 = hw_10;\n            auth_6 <= chip_3;\n            rst_3 = reg_8;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_5) (  clk_6  && clk_12  && rx_12 ) |-> data_6 == data_15 && auth_8 == rst_14 && hw_20 == chip_7 ;endproperty \n property name; @(posedge bus_clock_5) (  clk_6  && clk_12  && rx_12 ) &&  (  err_112 ) |-> rst_138 == chip_4 && tx_15 == fsm_5 && rst_10 == data_10 ;endproperty \n property name; @(posedge bus_clock_5) (  clk_6  && clk_12  && rx_12 ) &&  (  err_112 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_15 ) |-> auth_204 == hw_10 && auth_6 == chip_3 && rst_3 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "if (  rx_11  && data_10  || sig_10 ) begin \n    hw_18 = core_2;\n    auth_17 = cfg_10;\n    data_1 = reg_7;\n    if ( sig_73  != reg_74  && cfg_76  != err_8 ) begin\n        cfg_116 = sig_8;\n        data_11 = cfg_18;\n        chip_1 <= err_6;\n    end\n        if ( rx_10  || rx_1  != data_10 ) begin\n            sig_3 = reg_8;\n            auth_8 <= clk_14;\n            data_203 = err_13;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_9) (  rx_11  && data_10  || sig_10 ) |-> hw_18 == core_2 && auth_17 == cfg_10 && data_1 == reg_7 ;endproperty \n property name; @(posedge ref_clk_9) (  rx_11  && data_10  || sig_10 ) &&  (  sig_73  != reg_74  && cfg_76  != err_8 ) |-> cfg_116 == sig_8 && data_11 == cfg_18 && chip_1 == err_6 ;endproperty \n property name; @(posedge ref_clk_9) (  rx_11  && data_10  || sig_10 ) &&  (  sig_73  != reg_74  && cfg_76  != err_8 ) &&  (  rx_10  || rx_1  != data_10 ) |-> sig_3 == reg_8 && auth_8 == clk_14 && data_203 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_9"
    },
    {
        "Code": "if (  rx_14  != tx_16  && fsm_10  || cfg_11 ) begin \n    chip_13 <= cfg_7;\n    fsm_18 <= rx_3;\n    core_10 = err_8;\n    if ( cfg_10  && sig_4  && cfg_17  || sig_8 ) begin\n        err_12 <= chip_7;\n        err_60 <= err_8;\n        clk_13 = tx_6;\n    end\n        if ( fsm_18  != reg_15 ) begin\n            sig_116 = data_3;\n            rst_20 <= chip_13;\n            clk_4 = sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_8) (  rx_14  != tx_16  && fsm_10  || cfg_11 ) |-> chip_13 == cfg_7 && fsm_18 == rx_3 && core_10 == err_8 ;endproperty \n property name; @(negedge clk_signal_8) (  rx_14  != tx_16  && fsm_10  || cfg_11 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) |-> err_12 == chip_7 && err_60 == err_8 && clk_13 == tx_6 ;endproperty \n property name; @(negedge clk_signal_8) (  rx_14  != tx_16  && fsm_10  || cfg_11 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) &&  (  fsm_18  != reg_15 ) |-> sig_116 == data_3 && rst_20 == chip_13 && clk_4 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "if (  rx_20  != sig_4  && chip_19  && chip_15 ) begin \n    fsm_8 <= auth_7;\n    hw_1 <= auth_12;\n    data_185 = hw_19;\n    if ( data_1  != core_6  && data_20 ) begin\n        chip_109 <= err_13;\n        rst_52 <= data_18;\n        clk_4 <= core_6;\n    end\n        if ( reg_2 ) begin\n            reg_36 = chip_19;\n            auth_9 <= cfg_8;\n            hw_4 <= fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_1) (  rx_20  != sig_4  && chip_19  && chip_15 ) |-> fsm_8 == auth_7 && hw_1 == auth_12 && data_185 == hw_19 ;endproperty \n property name; @(posedge ref_clk_1) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  data_1  != core_6  && data_20 ) |-> chip_109 == err_13 && rst_52 == data_18 && clk_4 == core_6 ;endproperty \n property name; @(posedge ref_clk_1) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  data_1  != core_6  && data_20 ) &&  (  reg_2 ) |-> reg_36 == chip_19 && auth_9 == cfg_8 && hw_4 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "if (  clk_9  || core_3  || hw_19 ) begin \n    chip_11 = hw_10;\n    if ( fsm_12  != reg_1  || clk_11  && cfg_9 ) begin\n        clk_1 <= chip_3;\n    end\n        if ( hw_9  && hw_18  || auth_118 ) begin\n            rx_6 <= chip_1;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_17) (  clk_9  || core_3  || hw_19 ) |-> chip_11 == hw_10 ;endproperty \n property name; @(posedge core_clock_17) (  clk_9  || core_3  || hw_19 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) |-> clk_1 == chip_3 ;endproperty \n property name; @(posedge core_clock_17) (  clk_9  || core_3  || hw_19 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) &&  (  hw_9  && hw_18  || auth_118 ) |-> rx_6 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_17"
    },
    {
        "Code": "if (  sig_8  && reg_4 ) begin \n    core_147 <= auth_3;\n    rst_154 = data_1;\n    if ( fsm_12  || tx_8  != clk_118  && core_2 ) begin\n        core_1 = rx_11;\n        rst_10 = fsm_16;\n    end\n        if ( data_1  != auth_14 ) begin\n            hw_1 = hw_15;\n            hw_79 <= hw_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_2) (  sig_8  && reg_4 ) |-> core_147 == auth_3 && rst_154 == data_1 ;endproperty \n property name; @(negedge clock_source_2) (  sig_8  && reg_4 ) &&  (  fsm_12  || tx_8  != clk_118  && core_2 ) |-> core_1 == rx_11 && rst_10 == fsm_16 ;endproperty \n property name; @(negedge clock_source_2) (  sig_8  && reg_4 ) &&  (  fsm_12  || tx_8  != clk_118  && core_2 ) &&  (  data_1  != auth_14 ) |-> hw_1 == hw_15 && hw_79 == hw_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_2"
    },
    {
        "Code": "if (  data_18 ) begin \n    hw_20 = err_10;\n    if ( err_2  != rst_20 ) begin\n        sig_13 = reg_4;\n    end\n        if ( core_63  || tx_66  || auth_7 ) begin\n            err_7 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_11) (  data_18 ) |-> hw_20 == err_10 ;endproperty \n property name; @(negedge clk_gen_11) (  data_18 ) &&  (  err_2  != rst_20 ) |-> sig_13 == reg_4 ;endproperty \n property name; @(negedge clk_gen_11) (  data_18 ) &&  (  err_2  != rst_20 ) &&  (  core_63  || tx_66  || auth_7 ) |-> err_7 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "if (  tx_17  && chip_14  || rst_7  || fsm_8 ) begin \n    fsm_16 <= tx_1;\n    if ( sig_15  != rx_2  || reg_17  != data_11 ) begin\n        err_17 = reg_9;\n    end\n        if ( chip_6 ) begin\n            fsm_8 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_3) (  tx_17  && chip_14  || rst_7  || fsm_8 ) |-> fsm_16 == tx_1 ;endproperty \n property name; @(posedge mem_clock_3) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  sig_15  != rx_2  || reg_17  != data_11 ) |-> err_17 == reg_9 ;endproperty \n property name; @(posedge mem_clock_3) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  sig_15  != rx_2  || reg_17  != data_11 ) &&  (  chip_6 ) |-> fsm_8 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_3"
    },
    {
        "Code": "if (  reg_11 ) begin \n    fsm_114 <= reg_12;\n    if ( fsm_18  != cfg_12  && rst_14 ) begin\n        tx_12 = reg_17;\n    end\n        if ( rst_16  && chip_11 ) begin\n            reg_36 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_4) (  reg_11 ) |-> fsm_114 == reg_12 ;endproperty \n property name; @(negedge sys_clk_4) (  reg_11 ) &&  (  fsm_18  != cfg_12  && rst_14 ) |-> tx_12 == reg_17 ;endproperty \n property name; @(negedge sys_clk_4) (  reg_11 ) &&  (  fsm_18  != cfg_12  && rst_14 ) &&  (  rst_16  && chip_11 ) |-> reg_36 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "if (  data_20  != tx_4 ) begin \n    cfg_105 <= auth_9;\n    reg_14 <= reg_4;\n    if ( reg_3  && clk_5  && cfg_16  && auth_19 ) begin\n        clk_8 = sig_6;\n        fsm_4 <= fsm_8;\n    end\n        if ( data_16  || err_20  != rx_4 ) begin\n            err_18 <= data_8;\n            rst_4 <= rst_16;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_18) (  data_20  != tx_4 ) |-> cfg_105 == auth_9 && reg_14 == reg_4 ;endproperty \n property name; @(negedge async_clk_18) (  data_20  != tx_4 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) |-> clk_8 == sig_6 && fsm_4 == fsm_8 ;endproperty \n property name; @(negedge async_clk_18) (  data_20  != tx_4 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) &&  (  data_16  || err_20  != rx_4 ) |-> err_18 == data_8 && rst_4 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_18"
    },
    {
        "Code": "if (  clk_15  != reg_13  || data_3 ) begin \n    chip_8 = chip_13;\n    reg_18 <= sig_12;\n    rst_4 <= hw_18;\n    if ( hw_13  && err_16 ) begin\n        auth_8 <= chip_3;\n        data_2 = sig_18;\n        auth_117 = chip_6;\n    end\n        if ( err_5  != auth_13 ) begin\n            hw_38 = fsm_18;\n            sig_13 <= reg_7;\n            reg_2 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_4) (  clk_15  != reg_13  || data_3 ) |-> chip_8 == chip_13 && reg_18 == sig_12 && rst_4 == hw_18 ;endproperty \n property name; @(posedge bus_clock_4) (  clk_15  != reg_13  || data_3 ) &&  (  hw_13  && err_16 ) |-> auth_8 == chip_3 && data_2 == sig_18 && auth_117 == chip_6 ;endproperty \n property name; @(posedge bus_clock_4) (  clk_15  != reg_13  || data_3 ) &&  (  hw_13  && err_16 ) &&  (  err_5  != auth_13 ) |-> hw_38 == fsm_18 && sig_13 == reg_7 && reg_2 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_4"
    },
    {
        "Code": "if (  !rx_1 ) begin \n    rx_130 = clk_6;\n    cfg_3 <= data_8;\n    if ( clk_2  && data_1  != tx_2 ) begin\n        rx_16 = tx_2;\n        clk_3 = hw_15;\n    end\n        if ( rst_16  || tx_12  || chip_14  || rx_1 ) begin\n            hw_38 = sig_6;\n            tx_114 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_8) (  !rx_1 ) |-> rx_130 == clk_6 && cfg_3 == data_8 ;endproperty \n property name; @(negedge main_clk_8) (  !rx_1 ) &&  (  clk_2  && data_1  != tx_2 ) |-> rx_16 == tx_2 && clk_3 == hw_15 ;endproperty \n property name; @(negedge main_clk_8) (  !rx_1 ) &&  (  clk_2  && data_1  != tx_2 ) &&  (  rst_16  || tx_12  || chip_14  || rx_1 ) |-> hw_38 == sig_6 && tx_114 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_8"
    },
    {
        "Code": "if ( !tx_6 ) begin \n    err_16 <= rx_14;\n    sig_4 <= cfg_13;\n    hw_5 = chip_19;\n    if ( rst_19  && data_3  || data_12 ) begin\n        clk_120 <= reg_5;\n        data_18 <= auth_3;\n        core_75 = chip_9;\n    end\n        if ( rst_8  || err_12  || data_6  || core_12 ) begin\n            chip_6 <= sig_1;\n            core_12 = core_14;\n            tx_17 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_12) ( !tx_6 ) |-> err_16 == rx_14 && sig_4 == cfg_13 && hw_5 == chip_19 ;endproperty \n property name; @(posedge clk_osc_12) ( !tx_6 ) &&  (  rst_19  && data_3  || data_12 ) |-> clk_120 == reg_5 && data_18 == auth_3 && core_75 == chip_9 ;endproperty \n property name; @(posedge clk_osc_12) ( !tx_6 ) &&  (  rst_19  && data_3  || data_12 ) &&  (  rst_8  || err_12  || data_6  || core_12 ) |-> chip_6 == sig_1 && core_12 == core_14 && tx_17 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "if (  rst_9  != fsm_10  || auth_2  != rst_13 ) begin \n    rx_13 = rx_10;\n    auth_6 = chip_115;\n    reg_4 <= cfg_11;\n    if ( core_115  || tx_16  || auth_7 ) begin\n        hw_38 <= auth_15;\n        fsm_1 = tx_7;\n        clk_9 = sig_18;\n    end\n        if ( clk_1  || err_1  || chip_18 ) begin\n            err_195 <= err_9;\n            auth_10 = reg_4;\n            sig_149 <= data_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_17) (  rst_9  != fsm_10  || auth_2  != rst_13 ) |-> rx_13 == rx_10 && auth_6 == chip_115 && reg_4 == cfg_11 ;endproperty \n property name; @(posedge clk_reset_17) (  rst_9  != fsm_10  || auth_2  != rst_13 ) &&  (  core_115  || tx_16  || auth_7 ) |-> hw_38 == auth_15 && fsm_1 == tx_7 && clk_9 == sig_18 ;endproperty \n property name; @(posedge clk_reset_17) (  rst_9  != fsm_10  || auth_2  != rst_13 ) &&  (  core_115  || tx_16  || auth_7 ) &&  (  clk_1  || err_1  || chip_18 ) |-> err_195 == err_9 && auth_10 == reg_4 && sig_149 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "if (  cfg_17  && cfg_15  && auth_10 ) begin \n    reg_20 = cfg_12;\n    if ( cfg_7  != reg_16  || err_18 ) begin\n        chip_2 = cfg_2;\n    end\n        if ( core_9 ) begin\n            rst_12 = tx_12;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_9) (  cfg_17  && cfg_15  && auth_10 ) |-> reg_20 == cfg_12 ;endproperty \n property name; @(negedge cpu_clock_9) (  cfg_17  && cfg_15  && auth_10 ) &&  (  cfg_7  != reg_16  || err_18 ) |-> chip_2 == cfg_2 ;endproperty \n property name; @(negedge cpu_clock_9) (  cfg_17  && cfg_15  && auth_10 ) &&  (  cfg_7  != reg_16  || err_18 ) &&  (  core_9 ) |-> rst_12 == tx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_9"
    },
    {
        "Code": "if (  cfg_17  && cfg_15  && auth_10 ) begin \n    rst_6 = tx_11;\n    if ( clk_15 ) begin\n        data_13 <= reg_7;\n    end\n        if ( hw_4 ) begin\n            core_15 <= core_16;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_1) (  cfg_17  && cfg_15  && auth_10 ) |-> rst_6 == tx_11 ;endproperty \n property name; @(negedge fast_clk_1) (  cfg_17  && cfg_15  && auth_10 ) &&  (  clk_15 ) |-> data_13 == reg_7 ;endproperty \n property name; @(negedge fast_clk_1) (  cfg_17  && cfg_15  && auth_10 ) &&  (  clk_15 ) &&  (  hw_4 ) |-> core_15 == core_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_1"
    },
    {
        "Code": "if (  auth_14  != data_17  && sig_14  || clk_12 ) begin \n    err_15 = cfg_17;\n    if ( core_115  || tx_16  || auth_7 ) begin\n        err_5 <= chip_19;\n    end\n        if ( rst_9  || auth_11 ) begin\n            fsm_19 <= reg_20;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_11) (  auth_14  != data_17  && sig_14  || clk_12 ) |-> err_15 == cfg_17 ;endproperty \n property name; @(posedge clock_ctrl_11) (  auth_14  != data_17  && sig_14  || clk_12 ) &&  (  core_115  || tx_16  || auth_7 ) |-> err_5 == chip_19 ;endproperty \n property name; @(posedge clock_ctrl_11) (  auth_14  != data_17  && sig_14  || clk_12 ) &&  (  core_115  || tx_16  || auth_7 ) &&  (  rst_9  || auth_11 ) |-> fsm_19 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "if (  hw_4  || rx_13  != core_138  || sig_138 ) begin \n    core_10 = rx_3;\n    sig_3 = rst_19;\n    if ( reg_6 ) begin\n        chip_17 = chip_9;\n        core_8 = data_18;\n    end\n        if ( fsm_14 ) begin\n            reg_19 <= cfg_15;\n            clk_3 <= reg_19;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_1) (  hw_4  || rx_13  != core_138  || sig_138 ) |-> core_10 == rx_3 && sig_3 == rst_19 ;endproperty \n property name; @(negedge fast_clk_1) (  hw_4  || rx_13  != core_138  || sig_138 ) &&  (  reg_6 ) |-> chip_17 == chip_9 && core_8 == data_18 ;endproperty \n property name; @(negedge fast_clk_1) (  hw_4  || rx_13  != core_138  || sig_138 ) &&  (  reg_6 ) &&  (  fsm_14 ) |-> reg_19 == cfg_15 && clk_3 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_1"
    },
    {
        "Code": "if (  chip_13  || reg_5  != tx_10  && rst_20 ) begin \n    chip_79 <= clk_13;\n    rst_10 <= data_8;\n    auth_6 <= err_20;\n    if ( sig_17  != fsm_1  && core_113  != auth_10 ) begin\n        auth_117 <= fsm_7;\n        tx_17 = clk_19;\n        hw_11 = sig_17;\n    end\n        if ( fsm_62  && clk_20 ) begin\n            clk_4 <= data_18;\n            sig_17 <= auth_2;\n            reg_18 = rst_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_1) (  chip_13  || reg_5  != tx_10  && rst_20 ) |-> chip_79 == clk_13 && rst_10 == data_8 && auth_6 == err_20 ;endproperty \n property name; @(posedge clk_gen_1) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  sig_17  != fsm_1  && core_113  != auth_10 ) |-> auth_117 == fsm_7 && tx_17 == clk_19 && hw_11 == sig_17 ;endproperty \n property name; @(posedge clk_gen_1) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  sig_17  != fsm_1  && core_113  != auth_10 ) &&  (  fsm_62  && clk_20 ) |-> clk_4 == data_18 && sig_17 == auth_2 && reg_18 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_1"
    },
    {
        "Code": "if (  sig_10  && fsm_16  && fsm_10 ) begin \n    tx_7 <= reg_9;\n    clk_5 <= reg_9;\n    rx_8 <= reg_9;\n    if ( cfg_1  != data_9  || rst_9 ) begin\n        rst_1 = clk_2;\n        sig_9 <= auth_9;\n        reg_7 <= hw_15;\n    end\n        if ( core_13  != rst_5  || core_2 ) begin\n            fsm_6 <= rst_1;\n            rst_9 = data_14;\n            err_79 <= reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_20) (  sig_10  && fsm_16  && fsm_10 ) |-> tx_7 == reg_9 && clk_5 == reg_9 && rx_8 == reg_9 ;endproperty \n property name; @(posedge clk_signal_20) (  sig_10  && fsm_16  && fsm_10 ) &&  (  cfg_1  != data_9  || rst_9 ) |-> rst_1 == clk_2 && sig_9 == auth_9 && reg_7 == hw_15 ;endproperty \n property name; @(posedge clk_signal_20) (  sig_10  && fsm_16  && fsm_10 ) &&  (  cfg_1  != data_9  || rst_9 ) &&  (  core_13  != rst_5  || core_2 ) |-> fsm_6 == rst_1 && rst_9 == data_14 && err_79 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "if (  fsm_12  || auth_17 ) begin \n    data_18 = cfg_18;\n    rx_10 = clk_3;\n    if ( sig_12  && sig_3 ) begin\n        core_5 = reg_12;\n        cfg_19 <= core_19;\n    end\n        if ( rx_17 ) begin\n            rx_7 = hw_18;\n            fsm_15 <= core_14;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_1) (  fsm_12  || auth_17 ) |-> data_18 == cfg_18 && rx_10 == clk_3 ;endproperty \n property name; @(posedge mem_clock_1) (  fsm_12  || auth_17 ) &&  (  sig_12  && sig_3 ) |-> core_5 == reg_12 && cfg_19 == core_19 ;endproperty \n property name; @(posedge mem_clock_1) (  fsm_12  || auth_17 ) &&  (  sig_12  && sig_3 ) &&  (  rx_17 ) |-> rx_7 == hw_18 && fsm_15 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "if (  err_1  || reg_7  && fsm_4  != hw_12 ) begin \n    sig_8 <= hw_10;\n    if ( reg_4  && reg_4  || cfg_7  != hw_15 ) begin\n        tx_46 = err_10;\n    end\n        if ( clk_14  != rx_14  || err_4  || hw_9 ) begin\n            tx_5 = clk_17;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_6) (  err_1  || reg_7  && fsm_4  != hw_12 ) |-> sig_8 == hw_10 ;endproperty \n property name; @(negedge core_clock_6) (  err_1  || reg_7  && fsm_4  != hw_12 ) &&  (  reg_4  && reg_4  || cfg_7  != hw_15 ) |-> tx_46 == err_10 ;endproperty \n property name; @(negedge core_clock_6) (  err_1  || reg_7  && fsm_4  != hw_12 ) &&  (  reg_4  && reg_4  || cfg_7  != hw_15 ) &&  (  clk_14  != rx_14  || err_4  || hw_9 ) |-> tx_5 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "if (  reg_3  && tx_15  || data_5  && fsm_12 ) begin \n    reg_18 = clk_14;\n    if ( rx_12  != clk_3  && chip_4  || sig_1 ) begin\n        sig_7 = sig_14;\n    end\n        if ( cfg_1  != rst_2 ) begin\n            auth_204 <= err_7;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_18) (  reg_3  && tx_15  || data_5  && fsm_12 ) |-> reg_18 == clk_14 ;endproperty \n property name; @(negedge core_clock_18) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) |-> sig_7 == sig_14 ;endproperty \n property name; @(negedge core_clock_18) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) &&  (  cfg_1  != rst_2 ) |-> auth_204 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "if (  reg_1 ) begin \n    err_2 = hw_1;\n    auth_114 = tx_11;\n    cfg_14 <= err_1;\n    if ( sig_15  && sig_15 ) begin\n        core_6 <= reg_16;\n        hw_18 <= core_7;\n        auth_16 <= err_20;\n    end\n        if ( core_1  != tx_115  && cfg_14 ) begin\n            core_18 = data_18;\n            err_6 = hw_6;\n            data_14 = data_8;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_20) (  reg_1 ) |-> err_2 == hw_1 && auth_114 == tx_11 && cfg_14 == err_1 ;endproperty \n property name; @(negedge core_clock_20) (  reg_1 ) &&  (  sig_15  && sig_15 ) |-> core_6 == reg_16 && hw_18 == core_7 && auth_16 == err_20 ;endproperty \n property name; @(negedge core_clock_20) (  reg_1 ) &&  (  sig_15  && sig_15 ) &&  (  core_1  != tx_115  && cfg_14 ) |-> core_18 == data_18 && err_6 == hw_6 && data_14 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "if (  sig_4  != core_16 ) begin \n    reg_10 = data_7;\n    tx_16 <= core_6;\n    if ( chip_11  || chip_15  && reg_4  && rx_7 ) begin\n        auth_5 <= cfg_16;\n        hw_17 <= chip_7;\n    end\n        if ( data_4  || rst_15  != core_15 ) begin\n            cfg_9 <= reg_6;\n            rst_19 = fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_15) (  sig_4  != core_16 ) |-> reg_10 == data_7 && tx_16 == core_6 ;endproperty \n property name; @(negedge ref_clk_15) (  sig_4  != core_16 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) |-> auth_5 == cfg_16 && hw_17 == chip_7 ;endproperty \n property name; @(negedge ref_clk_15) (  sig_4  != core_16 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) &&  (  data_4  || rst_15  != core_15 ) |-> cfg_9 == reg_6 && rst_19 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_15"
    },
    {
        "Code": "if (  tx_14  || err_11  || data_20  && chip_18 ) begin \n    err_79 <= hw_15;\n    if ( chip_17  && data_11  || auth_5  != core_10 ) begin\n        clk_13 <= data_8;\n    end\n        if ( sig_15  && sig_15 ) begin\n            core_18 = tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_11) (  tx_14  || err_11  || data_20  && chip_18 ) |-> err_79 == hw_15 ;endproperty \n property name; @(posedge mem_clock_11) (  tx_14  || err_11  || data_20  && chip_18 ) &&  (  chip_17  && data_11  || auth_5  != core_10 ) |-> clk_13 == data_8 ;endproperty \n property name; @(posedge mem_clock_11) (  tx_14  || err_11  || data_20  && chip_18 ) &&  (  chip_17  && data_11  || auth_5  != core_10 ) &&  (  sig_15  && sig_15 ) |-> core_18 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_11"
    },
    {
        "Code": "if (  rx_7 ) begin \n    sig_2 = rx_6;\n    auth_14 = chip_7;\n    if ( err_7  || hw_16 ) begin\n        reg_173 = reg_10;\n        data_14 <= data_18;\n    end\n        if ( rst_12  != chip_1 ) begin\n            fsm_11 = rst_11;\n            tx_13 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_7) (  rx_7 ) |-> sig_2 == rx_6 && auth_14 == chip_7 ;endproperty \n property name; @(posedge async_clk_7) (  rx_7 ) &&  (  err_7  || hw_16 ) |-> reg_173 == reg_10 && data_14 == data_18 ;endproperty \n property name; @(posedge async_clk_7) (  rx_7 ) &&  (  err_7  || hw_16 ) &&  (  rst_12  != chip_1 ) |-> fsm_11 == rst_11 && tx_13 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "if (  data_170  && cfg_3  != reg_17 ) begin \n    rx_5 = chip_1;\n    tx_4 = rst_6;\n    if ( core_14 ) begin\n        sig_13 = reg_14;\n        err_50 <= fsm_12;\n    end\n        if ( tx_10  || cfg_16  || fsm_1 ) begin\n            err_12 = data_4;\n            core_12 = err_4;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_19) (  data_170  && cfg_3  != reg_17 ) |-> rx_5 == chip_1 && tx_4 == rst_6 ;endproperty \n property name; @(negedge core_clock_19) (  data_170  && cfg_3  != reg_17 ) &&  (  core_14 ) |-> sig_13 == reg_14 && err_50 == fsm_12 ;endproperty \n property name; @(negedge core_clock_19) (  data_170  && cfg_3  != reg_17 ) &&  (  core_14 ) &&  (  tx_10  || cfg_16  || fsm_1 ) |-> err_12 == data_4 && core_12 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_19"
    },
    {
        "Code": "if (  rx_6  || rx_1  || hw_7 ) begin \n    reg_9 <= hw_10;\n    if ( err_5  != auth_13 ) begin\n        core_11 = reg_1;\n    end\n        if ( data_7  != tx_9  || auth_3 ) begin\n            rst_14 = cfg_13;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_11) (  rx_6  || rx_1  || hw_7 ) |-> reg_9 == hw_10 ;endproperty \n property name; @(negedge ref_clk_11) (  rx_6  || rx_1  || hw_7 ) &&  (  err_5  != auth_13 ) |-> core_11 == reg_1 ;endproperty \n property name; @(negedge ref_clk_11) (  rx_6  || rx_1  || hw_7 ) &&  (  err_5  != auth_13 ) &&  (  data_7  != tx_9  || auth_3 ) |-> rst_14 == cfg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_11"
    },
    {
        "Code": "if (  fsm_12  != hw_1  || data_20  && chip_13 ) begin \n    clk_13 = rst_8;\n    if ( tx_6  != fsm_7 ) begin\n        fsm_16 = clk_2;\n    end\n        if ( rst_10  && auth_13  && sig_18  || fsm_3 ) begin\n            tx_1010 = err_2;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_17) (  fsm_12  != hw_1  || data_20  && chip_13 ) |-> clk_13 == rst_8 ;endproperty \n property name; @(posedge ref_clk_17) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  tx_6  != fsm_7 ) |-> fsm_16 == clk_2 ;endproperty \n property name; @(posedge ref_clk_17) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  tx_6  != fsm_7 ) &&  (  rst_10  && auth_13  && sig_18  || fsm_3 ) |-> tx_1010 == err_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_17"
    },
    {
        "Code": "if (  auth_2  != chip_18  && err_9  && fsm_2 ) begin \n    chip_109 = tx_19;\n    core_4 = rst_10;\n    if ( hw_6  || data_186  && core_9 ) begin\n        cfg_17 = fsm_2;\n        rx_5 <= hw_15;\n    end\n        if ( clk_1  || err_1  || chip_6 ) begin\n            sig_63 <= hw_14;\n            chip_9 = rx_8;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_18) (  auth_2  != chip_18  && err_9  && fsm_2 ) |-> chip_109 == tx_19 && core_4 == rst_10 ;endproperty \n property name; @(negedge mem_clock_18) (  auth_2  != chip_18  && err_9  && fsm_2 ) &&  (  hw_6  || data_186  && core_9 ) |-> cfg_17 == fsm_2 && rx_5 == hw_15 ;endproperty \n property name; @(negedge mem_clock_18) (  auth_2  != chip_18  && err_9  && fsm_2 ) &&  (  hw_6  || data_186  && core_9 ) &&  (  clk_1  || err_1  || chip_6 ) |-> sig_63 == hw_14 && chip_9 == rx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "if (  clk_19  && sig_4  || chip_9  != data_16 ) begin \n    data_11 = reg_6;\n    if ( data_1  != auth_14 ) begin\n        err_60 <= cfg_6;\n    end\n        if ( rx_6 ) begin\n            rx_125 = err_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_15) (  clk_19  && sig_4  || chip_9  != data_16 ) |-> data_11 == reg_6 ;endproperty \n property name; @(negedge clk_osc_15) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  data_1  != auth_14 ) |-> err_60 == cfg_6 ;endproperty \n property name; @(negedge clk_osc_15) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  data_1  != auth_14 ) &&  (  rx_6 ) |-> rx_125 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "if (  data_11  || tx_10  || cfg_16 ) begin \n    cfg_16 = tx_10;\n    if ( rst_2 ) begin\n        tx_27 = core_19;\n    end\n        if ( fsm_12  || tx_8  != clk_118  && core_2 ) begin\n            fsm_7 = clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_4) (  data_11  || tx_10  || cfg_16 ) |-> cfg_16 == tx_10 ;endproperty \n property name; @(posedge clk_out_4) (  data_11  || tx_10  || cfg_16 ) &&  (  rst_2 ) |-> tx_27 == core_19 ;endproperty \n property name; @(posedge clk_out_4) (  data_11  || tx_10  || cfg_16 ) &&  (  rst_2 ) &&  (  fsm_12  || tx_8  != clk_118  && core_2 ) |-> fsm_7 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "if (  hw_9  || sig_20  || rst_4  != tx_18 ) begin \n    sig_2 <= hw_18;\n    if ( err_17  != fsm_18  || data_10 ) begin\n        data_16 <= clk_2;\n    end\n        if ( sig_14 ) begin\n            core_4 = core_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_11) (  hw_9  || sig_20  || rst_4  != tx_18 ) |-> sig_2 == hw_18 ;endproperty \n property name; @(posedge clk_out_11) (  hw_9  || sig_20  || rst_4  != tx_18 ) &&  (  err_17  != fsm_18  || data_10 ) |-> data_16 == clk_2 ;endproperty \n property name; @(posedge clk_out_11) (  hw_9  || sig_20  || rst_4  != tx_18 ) &&  (  err_17  != fsm_18  || data_10 ) &&  (  sig_14 ) |-> core_4 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_11"
    },
    {
        "Code": "if (  data_9  != chip_12  && tx_5 ) begin \n    hw_12 = auth_16;\n    sig_28 = rx_14;\n    if ( rst_16  || core_11  || err_2 ) begin\n        fsm_116 = err_12;\n        data_120 <= core_6;\n    end\n        if ( rx_17 ) begin\n            clk_12 <= clk_16;\n            reg_14 <= sig_114;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_12) (  data_9  != chip_12  && tx_5 ) |-> hw_12 == auth_16 && sig_28 == rx_14 ;endproperty \n property name; @(posedge sys_clk_12) (  data_9  != chip_12  && tx_5 ) &&  (  rst_16  || core_11  || err_2 ) |-> fsm_116 == err_12 && data_120 == core_6 ;endproperty \n property name; @(posedge sys_clk_12) (  data_9  != chip_12  && tx_5 ) &&  (  rst_16  || core_11  || err_2 ) &&  (  rx_17 ) |-> clk_12 == clk_16 && reg_14 == sig_114 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_12"
    },
    {
        "Code": "if (  fsm_12  != rst_14  || core_3  && core_17 ) begin \n    reg_8 = reg_16;\n    clk_6 <= cfg_6;\n    if ( cfg_1  != rst_14 ) begin\n        cfg_15 = clk_2;\n        chip_14 = fsm_12;\n    end\n        if ( reg_5  != rx_5 ) begin\n            data_2 = clk_1;\n            chip_7 <= core_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_2) (  fsm_12  != rst_14  || core_3  && core_17 ) |-> reg_8 == reg_16 && clk_6 == cfg_6 ;endproperty \n property name; @(negedge clk_out_2) (  fsm_12  != rst_14  || core_3  && core_17 ) &&  (  cfg_1  != rst_14 ) |-> cfg_15 == clk_2 && chip_14 == fsm_12 ;endproperty \n property name; @(negedge clk_out_2) (  fsm_12  != rst_14  || core_3  && core_17 ) &&  (  cfg_1  != rst_14 ) &&  (  reg_5  != rx_5 ) |-> data_2 == clk_1 && chip_7 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "if (  sig_19 ) begin \n    tx_117 <= sig_6;\n    auth_11 = sig_12;\n    cfg_12 = clk_2;\n    if ( clk_2  != auth_14  || rx_8  && core_9 ) begin\n        auth_3 = tx_5;\n        hw_2 <= core_7;\n        fsm_3 <= rst_4;\n    end\n        if ( data_10  || core_2 ) begin\n            core_147 <= clk_4;\n            sig_14 <= rst_15;\n            tx_4 = reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_2) (  sig_19 ) |-> tx_117 == sig_6 && auth_11 == sig_12 && cfg_12 == clk_2 ;endproperty \n property name; @(posedge clk_enable_2) (  sig_19 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) |-> auth_3 == tx_5 && hw_2 == core_7 && fsm_3 == rst_4 ;endproperty \n property name; @(posedge clk_enable_2) (  sig_19 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) &&  (  data_10  || core_2 ) |-> core_147 == clk_4 && sig_14 == rst_15 && tx_4 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "if (  chip_14  || clk_16 ) begin \n    rx_20 <= rx_9;\n    hw_11 = core_1;\n    if ( tx_12  != reg_14  || clk_13  != sig_3 ) begin\n        rst_52 = rst_1;\n        rx_114 <= reg_1;\n    end\n        if ( err_208  != data_7 ) begin\n            reg_118 <= rx_17;\n            fsm_18 <= auth_20;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_18) (  chip_14  || clk_16 ) |-> rx_20 == rx_9 && hw_11 == core_1 ;endproperty \n property name; @(negedge core_clock_18) (  chip_14  || clk_16 ) &&  (  tx_12  != reg_14  || clk_13  != sig_3 ) |-> rst_52 == rst_1 && rx_114 == reg_1 ;endproperty \n property name; @(negedge core_clock_18) (  chip_14  || clk_16 ) &&  (  tx_12  != reg_14  || clk_13  != sig_3 ) &&  (  err_208  != data_7 ) |-> reg_118 == rx_17 && fsm_18 == auth_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "if (  err_10  && core_150 ) begin \n    tx_4 <= err_18;\n    hw_196 = rx_3;\n    if ( tx_12  != reg_14  || clk_4  != sig_5 ) begin\n        fsm_4 = sig_12;\n        rx_5 = core_6;\n    end\n        if ( fsm_18  != reg_11 ) begin\n            clk_15 <= clk_17;\n            tx_9 = auth_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_16) (  err_10  && core_150 ) |-> tx_4 == err_18 && hw_196 == rx_3 ;endproperty \n property name; @(posedge clock_source_16) (  err_10  && core_150 ) &&  (  tx_12  != reg_14  || clk_4  != sig_5 ) |-> fsm_4 == sig_12 && rx_5 == core_6 ;endproperty \n property name; @(posedge clock_source_16) (  err_10  && core_150 ) &&  (  tx_12  != reg_14  || clk_4  != sig_5 ) &&  (  fsm_18  != reg_11 ) |-> clk_15 == clk_17 && tx_9 == auth_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_16"
    },
    {
        "Code": "if (  rst_18  != data_8 ) begin \n    tx_1 <= data_18;\n    chip_109 = rx_15;\n    core_9 = reg_9;\n    if ( auth_11  || sig_18 ) begin\n        data_18 <= rst_10;\n        clk_15 = reg_14;\n        auth_18 <= clk_12;\n    end\n        if ( chip_20  && cfg_9  && clk_13 ) begin\n            hw_7 <= auth_2;\n            rx_2 <= data_12;\n            cfg_6 = rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_17) (  rst_18  != data_8 ) |-> tx_1 == data_18 && chip_109 == rx_15 && core_9 == reg_9 ;endproperty \n property name; @(posedge async_clk_17) (  rst_18  != data_8 ) &&  (  auth_11  || sig_18 ) |-> data_18 == rst_10 && clk_15 == reg_14 && auth_18 == clk_12 ;endproperty \n property name; @(posedge async_clk_17) (  rst_18  != data_8 ) &&  (  auth_11  || sig_18 ) &&  (  chip_20  && cfg_9  && clk_13 ) |-> hw_7 == auth_2 && rx_2 == data_12 && cfg_6 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_17"
    },
    {
        "Code": "if (  rst_6  && rst_11  != auth_20 ) begin \n    core_15 = core_7;\n    chip_96 <= hw_1;\n    data_17 = core_16;\n    if ( tx_7  || core_20 ) begin\n        tx_17 = cfg_10;\n        clk_13 = chip_9;\n        core_8 <= rst_10;\n    end\n        if ( clk_20  || rst_7 ) begin\n            hw_5 = rx_11;\n            tx_112 <= hw_7;\n            fsm_19 = clk_165;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_6) (  rst_6  && rst_11  != auth_20 ) |-> core_15 == core_7 && chip_96 == hw_1 && data_17 == core_16 ;endproperty \n property name; @(posedge core_clock_6) (  rst_6  && rst_11  != auth_20 ) &&  (  tx_7  || core_20 ) |-> tx_17 == cfg_10 && clk_13 == chip_9 && core_8 == rst_10 ;endproperty \n property name; @(posedge core_clock_6) (  rst_6  && rst_11  != auth_20 ) &&  (  tx_7  || core_20 ) &&  (  clk_20  || rst_7 ) |-> hw_5 == rx_11 && tx_112 == hw_7 && fsm_19 == clk_165 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "if (  hw_4  && sig_7  != reg_4 ) begin \n    rst_8 = tx_18;\n    cfg_5 <= fsm_6;\n    if ( tx_16  && tx_14  && reg_12 ) begin\n        sig_149 <= chip_12;\n        cfg_1 <= hw_10;\n    end\n        if ( clk_2  != auth_14  || rx_8  && core_9 ) begin\n            fsm_14 = auth_12;\n            cfg_20 <= err_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_6) (  hw_4  && sig_7  != reg_4 ) |-> rst_8 == tx_18 && cfg_5 == fsm_6 ;endproperty \n property name; @(negedge clk_in_6) (  hw_4  && sig_7  != reg_4 ) &&  (  tx_16  && tx_14  && reg_12 ) |-> sig_149 == chip_12 && cfg_1 == hw_10 ;endproperty \n property name; @(negedge clk_in_6) (  hw_4  && sig_7  != reg_4 ) &&  (  tx_16  && tx_14  && reg_12 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) |-> fsm_14 == auth_12 && cfg_20 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "if (  rx_13  && sig_10  != cfg_16 ) begin \n    err_3 <= reg_4;\n    auth_2 <= reg_15;\n    if ( clk_9 ) begin\n        chip_79 <= hw_13;\n        sig_19 = data_3;\n    end\n        if ( rst_20  != fsm_16  && fsm_13  != cfg_5 ) begin\n            auth_19 = auth_5;\n            fsm_14 = sig_9;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_2) (  rx_13  && sig_10  != cfg_16 ) |-> err_3 == reg_4 && auth_2 == reg_15 ;endproperty \n property name; @(negedge main_clk_2) (  rx_13  && sig_10  != cfg_16 ) &&  (  clk_9 ) |-> chip_79 == hw_13 && sig_19 == data_3 ;endproperty \n property name; @(negedge main_clk_2) (  rx_13  && sig_10  != cfg_16 ) &&  (  clk_9 ) &&  (  rst_20  != fsm_16  && fsm_13  != cfg_5 ) |-> auth_19 == auth_5 && fsm_14 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_2"
    },
    {
        "Code": "if (  cfg_14  != auth_16 ) begin \n    auth_11 = reg_8;\n    if ( rst_20  != reg_3 ) begin\n        core_3 = err_14;\n    end\n        if ( clk_20 ) begin\n            sig_5 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_13) (  cfg_14  != auth_16 ) |-> auth_11 == reg_8 ;endproperty \n property name; @(negedge clk_out_13) (  cfg_14  != auth_16 ) &&  (  rst_20  != reg_3 ) |-> core_3 == err_14 ;endproperty \n property name; @(negedge clk_out_13) (  cfg_14  != auth_16 ) &&  (  rst_20  != reg_3 ) &&  (  clk_20 ) |-> sig_5 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_13"
    },
    {
        "Code": "if (  chip_10 ) begin \n    rst_5 = fsm_12;\n    err_5 <= fsm_5;\n    fsm_1 = data_9;\n    if ( clk_9 ) begin\n        err_15 = auth_8;\n        clk_17 <= auth_50;\n        clk_6 = tx_4;\n    end\n        if ( fsm_5  != cfg_14  || rx_16  || clk_7 ) begin\n            fsm_112 = sig_1;\n            err_3 <= fsm_26;\n            sig_172 = cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_7) (  chip_10 ) |-> rst_5 == fsm_12 && err_5 == fsm_5 && fsm_1 == data_9 ;endproperty \n property name; @(negedge clk_osc_7) (  chip_10 ) &&  (  clk_9 ) |-> err_15 == auth_8 && clk_17 == auth_50 && clk_6 == tx_4 ;endproperty \n property name; @(negedge clk_osc_7) (  chip_10 ) &&  (  clk_9 ) &&  (  fsm_5  != cfg_14  || rx_16  || clk_7 ) |-> fsm_112 == sig_1 && err_3 == fsm_26 && sig_172 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "if (  sig_8  && reg_4 ) begin \n    cfg_7 <= fsm_12;\n    tx_16 <= err_6;\n    if ( cfg_7 ) begin\n        err_2 <= chip_19;\n        hw_8 <= data_11;\n    end\n        if ( rst_15  || chip_14 ) begin\n            err_14 = tx_15;\n            tx_10 = chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_9) (  sig_8  && reg_4 ) |-> cfg_7 == fsm_12 && tx_16 == err_6 ;endproperty \n property name; @(negedge clk_in_9) (  sig_8  && reg_4 ) &&  (  cfg_7 ) |-> err_2 == chip_19 && hw_8 == data_11 ;endproperty \n property name; @(negedge clk_in_9) (  sig_8  && reg_4 ) &&  (  cfg_7 ) &&  (  rst_15  || chip_14 ) |-> err_14 == tx_15 && tx_10 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "if (  !rst_16 ) begin \n    tx_17 = cfg_13;\n    rst_1 = fsm_2;\n    auth_18 <= auth_16;\n    if ( fsm_18  != cfg_12  && rst_14 ) begin\n        cfg_10 = err_2;\n        cfg_6 <= core_17;\n        chip_96 = hw_5;\n    end\n        if ( err_17  || core_6  != rx_16  || auth_5 ) begin\n            core_12 <= data_10;\n            hw_5 <= chip_7;\n            chip_79 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_5) (  !rst_16 ) |-> tx_17 == cfg_13 && rst_1 == fsm_2 && auth_18 == auth_16 ;endproperty \n property name; @(negedge fast_clk_5) (  !rst_16 ) &&  (  fsm_18  != cfg_12  && rst_14 ) |-> cfg_10 == err_2 && cfg_6 == core_17 && chip_96 == hw_5 ;endproperty \n property name; @(negedge fast_clk_5) (  !rst_16 ) &&  (  fsm_18  != cfg_12  && rst_14 ) &&  (  err_17  || core_6  != rx_16  || auth_5 ) |-> core_12 == data_10 && hw_5 == chip_7 && chip_79 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "if (  data_20  != chip_2 ) begin \n    hw_20 <= sig_110;\n    hw_16 = sig_19;\n    chip_79 <= hw_19;\n    if ( cfg_13  != clk_18  && chip_5  && data_18 ) begin\n        sig_12 = core_7;\n        rst_11 = rst_16;\n        tx_114 <= tx_16;\n    end\n        if ( chip_14  && rst_15 ) begin\n            fsm_10 = tx_20;\n            rst_9 <= tx_3;\n            chip_17 <= reg_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_19) (  data_20  != chip_2 ) |-> hw_20 == sig_110 && hw_16 == sig_19 && chip_79 == hw_19 ;endproperty \n property name; @(negedge clk_osc_19) (  data_20  != chip_2 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) |-> sig_12 == core_7 && rst_11 == rst_16 && tx_114 == tx_16 ;endproperty \n property name; @(negedge clk_osc_19) (  data_20  != chip_2 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) &&  (  chip_14  && rst_15 ) |-> fsm_10 == tx_20 && rst_9 == tx_3 && chip_17 == reg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "if (  clk_10  != cfg_8  && core_19  || rx_20 ) begin \n    cfg_5 <= tx_2;\n    if ( data_4 ) begin\n        chip_9 <= err_14;\n    end\n        if ( clk_3  || rst_113  != hw_10 ) begin\n            tx_4 = rx_18;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_12) (  clk_10  != cfg_8  && core_19  || rx_20 ) |-> cfg_5 == tx_2 ;endproperty \n property name; @(negedge fast_clk_12) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  data_4 ) |-> chip_9 == err_14 ;endproperty \n property name; @(negedge fast_clk_12) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  data_4 ) &&  (  clk_3  || rst_113  != hw_10 ) |-> tx_4 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_12"
    },
    {
        "Code": "if (  data_7  || chip_7  && tx_2  != auth_5 ) begin \n    reg_5 = clk_3;\n    if ( auth_14 ) begin\n        cfg_5 = core_1;\n    end\n        if ( chip_15  != cfg_15  && tx_14  || fsm_19 ) begin\n            rst_14 = clk_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_2) (  data_7  || chip_7  && tx_2  != auth_5 ) |-> reg_5 == clk_3 ;endproperty \n property name; @(negedge clk_in_2) (  data_7  || chip_7  && tx_2  != auth_5 ) &&  (  auth_14 ) |-> cfg_5 == core_1 ;endproperty \n property name; @(negedge clk_in_2) (  data_7  || chip_7  && tx_2  != auth_5 ) &&  (  auth_14 ) &&  (  chip_15  != cfg_15  && tx_14  || fsm_19 ) |-> rst_14 == clk_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "if (  rx_9  && fsm_15 ) begin \n    hw_15 <= hw_19;\n    tx_17 = tx_6;\n    auth_11 = rx_15;\n    if ( fsm_9  != clk_3 ) begin\n        core_14 = cfg_20;\n        cfg_11 = hw_15;\n        reg_6 <= rx_1;\n    end\n        if ( rst_10  != chip_19  && rx_7  && rx_1 ) begin\n            auth_120 = rx_13;\n            tx_12 <= core_10;\n            rx_12 <= sig_11;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_2) (  rx_9  && fsm_15 ) |-> hw_15 == hw_19 && tx_17 == tx_6 && auth_11 == rx_15 ;endproperty \n property name; @(posedge clock_ctrl_2) (  rx_9  && fsm_15 ) &&  (  fsm_9  != clk_3 ) |-> core_14 == cfg_20 && cfg_11 == hw_15 && reg_6 == rx_1 ;endproperty \n property name; @(posedge clock_ctrl_2) (  rx_9  && fsm_15 ) &&  (  fsm_9  != clk_3 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) |-> auth_120 == rx_13 && tx_12 == core_10 && rx_12 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "if (  fsm_5  || cfg_13 ) begin \n    core_37 = rx_13;\n    rst_116 <= data_18;\n    core_4 <= err_18;\n    if ( fsm_9  && cfg_2 ) begin\n        clk_13 = reg_8;\n        core_16 = auth_120;\n        err_18 = err_11;\n    end\n        if ( err_7  != core_1  || core_2  && tx_3 ) begin\n            auth_3 <= chip_1;\n            sig_116 = clk_10;\n            data_8 = tx_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_15) (  fsm_5  || cfg_13 ) |-> core_37 == rx_13 && rst_116 == data_18 && core_4 == err_18 ;endproperty \n property name; @(negedge pll_clk_15) (  fsm_5  || cfg_13 ) &&  (  fsm_9  && cfg_2 ) |-> clk_13 == reg_8 && core_16 == auth_120 && err_18 == err_11 ;endproperty \n property name; @(negedge pll_clk_15) (  fsm_5  || cfg_13 ) &&  (  fsm_9  && cfg_2 ) &&  (  err_7  != core_1  || core_2  && tx_3 ) |-> auth_3 == chip_1 && sig_116 == clk_10 && data_8 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_15"
    },
    {
        "Code": "if (  auth_4  != hw_14  && err_4  && chip_17 ) begin \n    reg_1 = data_1;\n    data_13 = tx_14;\n    if ( rx_10 ) begin\n        hw_16 = rst_7;\n        clk_120 <= fsm_19;\n    end\n        if ( tx_17  && hw_9  != core_18 ) begin\n            tx_10 = reg_4;\n            core_16 = err_111;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_20) (  auth_4  != hw_14  && err_4  && chip_17 ) |-> reg_1 == data_1 && data_13 == tx_14 ;endproperty \n property name; @(posedge clk_signal_20) (  auth_4  != hw_14  && err_4  && chip_17 ) &&  (  rx_10 ) |-> hw_16 == rst_7 && clk_120 == fsm_19 ;endproperty \n property name; @(posedge clk_signal_20) (  auth_4  != hw_14  && err_4  && chip_17 ) &&  (  rx_10 ) &&  (  tx_17  && hw_9  != core_18 ) |-> tx_10 == reg_4 && core_16 == err_111 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "if (  tx_14  != rst_7  || rx_17  || cfg_4 ) begin \n    reg_36 = rst_10;\n    cfg_105 = tx_12;\n    rst_7 <= sig_3;\n    if ( rst_8  && tx_17 ) begin\n        data_8 <= core_7;\n        auth_204 = chip_12;\n        core_75 <= data_4;\n    end\n        if ( reg_10  && core_4  != hw_6 ) begin\n            chip_1 = cfg_19;\n            chip_18 = err_2;\n            hw_7 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_19) (  tx_14  != rst_7  || rx_17  || cfg_4 ) |-> reg_36 == rst_10 && cfg_105 == tx_12 && rst_7 == sig_3 ;endproperty \n property name; @(negedge clk_enable_19) (  tx_14  != rst_7  || rx_17  || cfg_4 ) &&  (  rst_8  && tx_17 ) |-> data_8 == core_7 && auth_204 == chip_12 && core_75 == data_4 ;endproperty \n property name; @(negedge clk_enable_19) (  tx_14  != rst_7  || rx_17  || cfg_4 ) &&  (  rst_8  && tx_17 ) &&  (  reg_10  && core_4  != hw_6 ) |-> chip_1 == cfg_19 && chip_18 == err_2 && hw_7 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "if (  core_8  || fsm_8  && rst_7 ) begin \n    core_12 = sig_16;\n    if ( reg_3  && clk_5  && cfg_16  && auth_19 ) begin\n        hw_2 <= hw_14;\n    end\n        if ( fsm_5  != cfg_14  || rx_16  || clk_7 ) begin\n            tx_8 <= rx_5;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_2) (  core_8  || fsm_8  && rst_7 ) |-> core_12 == sig_16 ;endproperty \n property name; @(posedge clock_div_2) (  core_8  || fsm_8  && rst_7 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) |-> hw_2 == hw_14 ;endproperty \n property name; @(posedge clock_div_2) (  core_8  || fsm_8  && rst_7 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) &&  (  fsm_5  != cfg_14  || rx_16  || clk_7 ) |-> tx_8 == rx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_2"
    },
    {
        "Code": "if (  data_14  || rx_10 ) begin \n    clk_62 <= chip_7;\n    hw_9 <= clk_5;\n    tx_117 <= fsm_3;\n    if ( tx_17  || tx_11  != sig_17  || sig_3 ) begin\n        core_37 <= tx_7;\n        tx_16 <= core_17;\n        cfg_6 = sig_16;\n    end\n        if ( clk_3  != err_104  || tx_6  != fsm_8 ) begin\n            fsm_114 <= rst_1;\n            hw_20 <= err_16;\n            fsm_17 = auth_5;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_10) (  data_14  || rx_10 ) |-> clk_62 == chip_7 && hw_9 == clk_5 && tx_117 == fsm_3 ;endproperty \n property name; @(negedge core_clock_10) (  data_14  || rx_10 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) |-> core_37 == tx_7 && tx_16 == core_17 && cfg_6 == sig_16 ;endproperty \n property name; @(negedge core_clock_10) (  data_14  || rx_10 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) &&  (  clk_3  != err_104  || tx_6  != fsm_8 ) |-> fsm_114 == rst_1 && hw_20 == err_16 && fsm_17 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_10"
    },
    {
        "Code": "if (  tx_3 ) begin \n    fsm_17 <= tx_17;\n    reg_10 = auth_12;\n    if ( cfg_17 ) begin\n        err_17 = data_18;\n        data_155 <= err_13;\n    end\n        if ( err_4  && err_3 ) begin\n            core_112 <= core_1;\n            chip_79 = cfg_15;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_17) (  tx_3 ) |-> fsm_17 == tx_17 && reg_10 == auth_12 ;endproperty \n property name; @(negedge bus_clock_17) (  tx_3 ) &&  (  cfg_17 ) |-> err_17 == data_18 && data_155 == err_13 ;endproperty \n property name; @(negedge bus_clock_17) (  tx_3 ) &&  (  cfg_17 ) &&  (  err_4  && err_3 ) |-> core_112 == core_1 && chip_79 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "if (  auth_18  && sig_7  && hw_9 ) begin \n    err_3 <= data_70;\n    if ( hw_12 ) begin\n        tx_2 <= reg_4;\n    end\n        if ( fsm_8  || clk_17  || err_6 ) begin\n            rst_14 = auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_8) (  auth_18  && sig_7  && hw_9 ) |-> err_3 == data_70 ;endproperty \n property name; @(negedge async_clk_8) (  auth_18  && sig_7  && hw_9 ) &&  (  hw_12 ) |-> tx_2 == reg_4 ;endproperty \n property name; @(negedge async_clk_8) (  auth_18  && sig_7  && hw_9 ) &&  (  hw_12 ) &&  (  fsm_8  || clk_17  || err_6 ) |-> rst_14 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "if (  core_9 ) begin \n    rst_5 <= auth_8;\n    if ( clk_5  != chip_36  || clk_32 ) begin\n        rst_116 = fsm_17;\n    end\n        if ( chip_111  && rst_15 ) begin\n            reg_118 = auth_5;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_15) (  core_9 ) |-> rst_5 == auth_8 ;endproperty \n property name; @(posedge cpu_clock_15) (  core_9 ) &&  (  clk_5  != chip_36  || clk_32 ) |-> rst_116 == fsm_17 ;endproperty \n property name; @(posedge cpu_clock_15) (  core_9 ) &&  (  clk_5  != chip_36  || clk_32 ) &&  (  chip_111  && rst_15 ) |-> reg_118 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_15"
    },
    {
        "Code": "if (  data_2  || reg_6  || hw_8  && core_11 ) begin \n    fsm_1 = cfg_5;\n    auth_8 = reg_12;\n    if ( rst_1  != clk_11  || fsm_17  || hw_12 ) begin\n        sig_12 = fsm_17;\n        core_18 <= clk_14;\n    end\n        if ( clk_13  || data_19  && cfg_20  != auth_14 ) begin\n            err_50 <= core_6;\n            data_2 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_3) (  data_2  || reg_6  || hw_8  && core_11 ) |-> fsm_1 == cfg_5 && auth_8 == reg_12 ;endproperty \n property name; @(negedge fast_clk_3) (  data_2  || reg_6  || hw_8  && core_11 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_12 ) |-> sig_12 == fsm_17 && core_18 == clk_14 ;endproperty \n property name; @(negedge fast_clk_3) (  data_2  || reg_6  || hw_8  && core_11 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_12 ) &&  (  clk_13  || data_19  && cfg_20  != auth_14 ) |-> err_50 == core_6 && data_2 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_3"
    },
    {
        "Code": "if (  !fsm_6 ) begin \n    chip_10 <= core_10;\n    chip_13 <= hw_7;\n    if ( tx_16  || reg_16  || rst_16  || core_11 ) begin\n        core_16 <= chip_14;\n        core_20 <= cfg_10;\n    end\n        if ( tx_18  || auth_6 ) begin\n            chip_3 <= auth_12;\n            clk_17 = err_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_8) (  !fsm_6 ) |-> chip_10 == core_10 && chip_13 == hw_7 ;endproperty \n property name; @(posedge clk_in_8) (  !fsm_6 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) |-> core_16 == chip_14 && core_20 == cfg_10 ;endproperty \n property name; @(posedge clk_in_8) (  !fsm_6 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) &&  (  tx_18  || auth_6 ) |-> chip_3 == auth_12 && clk_17 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_8"
    },
    {
        "Code": "if (  chip_5  && hw_14  && err_17 ) begin \n    fsm_4 <= rst_12;\n    auth_18 <= hw_2;\n    sig_18 <= err_15;\n    if ( core_16 ) begin\n        data_8 <= auth_7;\n        err_6 <= core_7;\n        chip_12 <= core_7;\n    end\n        if ( data_11  || reg_2 ) begin\n            data_1 = tx_12;\n            sig_11 = chip_14;\n            sig_63 = err_17;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_15) (  chip_5  && hw_14  && err_17 ) |-> fsm_4 == rst_12 && auth_18 == hw_2 && sig_18 == err_15 ;endproperty \n property name; @(negedge async_clk_15) (  chip_5  && hw_14  && err_17 ) &&  (  core_16 ) |-> data_8 == auth_7 && err_6 == core_7 && chip_12 == core_7 ;endproperty \n property name; @(negedge async_clk_15) (  chip_5  && hw_14  && err_17 ) &&  (  core_16 ) &&  (  data_11  || reg_2 ) |-> data_1 == tx_12 && sig_11 == chip_14 && sig_63 == err_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_15"
    },
    {
        "Code": "if (  rst_17  != fsm_6  && err_5 ) begin \n    tx_115 = reg_11;\n    if ( rx_12  != data_16 ) begin\n        reg_13 = cfg_9;\n    end\n        if ( rx_18 ) begin\n            cfg_18 = data_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_18) (  rst_17  != fsm_6  && err_5 ) |-> tx_115 == reg_11 ;endproperty \n property name; @(negedge clk_in_18) (  rst_17  != fsm_6  && err_5 ) &&  (  rx_12  != data_16 ) |-> reg_13 == cfg_9 ;endproperty \n property name; @(negedge clk_in_18) (  rst_17  != fsm_6  && err_5 ) &&  (  rx_12  != data_16 ) &&  (  rx_18 ) |-> cfg_18 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_18"
    },
    {
        "Code": "if (  sig_8  && reg_2  && auth_12 ) begin \n    hw_6 = err_18;\n    sig_6 <= rx_13;\n    if ( rst_5  || sig_1  && tx_8 ) begin\n        reg_16 = core_6;\n        fsm_11 <= hw_2;\n    end\n        if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n            reg_18 = tx_12;\n            rst_20 = sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_8) (  sig_8  && reg_2  && auth_12 ) |-> hw_6 == err_18 && sig_6 == rx_13 ;endproperty \n property name; @(posedge clk_enable_8) (  sig_8  && reg_2  && auth_12 ) &&  (  rst_5  || sig_1  && tx_8 ) |-> reg_16 == core_6 && fsm_11 == hw_2 ;endproperty \n property name; @(posedge clk_enable_8) (  sig_8  && reg_2  && auth_12 ) &&  (  rst_5  || sig_1  && tx_8 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> reg_18 == tx_12 && rst_20 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_8"
    },
    {
        "Code": "if (  auth_4  && auth_4 ) begin \n    cfg_2 = clk_8;\n    rx_11 <= fsm_4;\n    hw_16 <= cfg_2;\n    if ( rst_4  || tx_13  || cfg_4 ) begin\n        core_17 = data_6;\n        hw_2 <= auth_16;\n        cfg_6 = err_18;\n    end\n        if ( fsm_16  != data_9 ) begin\n            cfg_16 = chip_20;\n            chip_14 <= clk_4;\n            cfg_10 <= fsm_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_9) (  auth_4  && auth_4 ) |-> cfg_2 == clk_8 && rx_11 == fsm_4 && hw_16 == cfg_2 ;endproperty \n property name; @(posedge clk_enable_9) (  auth_4  && auth_4 ) &&  (  rst_4  || tx_13  || cfg_4 ) |-> core_17 == data_6 && hw_2 == auth_16 && cfg_6 == err_18 ;endproperty \n property name; @(posedge clk_enable_9) (  auth_4  && auth_4 ) &&  (  rst_4  || tx_13  || cfg_4 ) &&  (  fsm_16  != data_9 ) |-> cfg_16 == chip_20 && chip_14 == clk_4 && cfg_10 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "if (  reg_8  != rst_4  || auth_11 ) begin \n    auth_4 = data_17;\n    if ( rst_2  != err_16 ) begin\n        clk_3 <= reg_8;\n    end\n        if ( clk_3  && err_19  && auth_13 ) begin\n            rst_19 <= clk_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_16) (  reg_8  != rst_4  || auth_11 ) |-> auth_4 == data_17 ;endproperty \n property name; @(posedge clk_reset_16) (  reg_8  != rst_4  || auth_11 ) &&  (  rst_2  != err_16 ) |-> clk_3 == reg_8 ;endproperty \n property name; @(posedge clk_reset_16) (  reg_8  != rst_4  || auth_11 ) &&  (  rst_2  != err_16 ) &&  (  clk_3  && err_19  && auth_13 ) |-> rst_19 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_16"
    },
    {
        "Code": "if (  tx_5  != rst_2 ) begin \n    hw_19 <= data_3;\n    tx_114 <= rst_19;\n    if ( clk_10 ) begin\n        reg_6 <= rst_133;\n        data_203 = auth_16;\n    end\n        if ( clk_6 ) begin\n            data_16 <= reg_2;\n            tx_33 <= sig_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_10) (  tx_5  != rst_2 ) |-> hw_19 == data_3 && tx_114 == rst_19 ;endproperty \n property name; @(negedge clk_gen_10) (  tx_5  != rst_2 ) &&  (  clk_10 ) |-> reg_6 == rst_133 && data_203 == auth_16 ;endproperty \n property name; @(negedge clk_gen_10) (  tx_5  != rst_2 ) &&  (  clk_10 ) &&  (  clk_6 ) |-> data_16 == reg_2 && tx_33 == sig_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_10"
    },
    {
        "Code": "if (  err_9  && core_17 ) begin \n    hw_18 = rst_19;\n    data_16 = reg_14;\n    if ( err_15  || hw_17  != cfg_12  && tx_7 ) begin\n        err_1 = hw_8;\n        data_8 = chip_18;\n    end\n        if ( clk_3  != clk_8  && rx_12 ) begin\n            sig_2 <= core_2;\n            rx_4 <= hw_19;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_6) (  err_9  && core_17 ) |-> hw_18 == rst_19 && data_16 == reg_14 ;endproperty \n property name; @(negedge mem_clock_6) (  err_9  && core_17 ) &&  (  err_15  || hw_17  != cfg_12  && tx_7 ) |-> err_1 == hw_8 && data_8 == chip_18 ;endproperty \n property name; @(negedge mem_clock_6) (  err_9  && core_17 ) &&  (  err_15  || hw_17  != cfg_12  && tx_7 ) &&  (  clk_3  != clk_8  && rx_12 ) |-> sig_2 == core_2 && rx_4 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_6"
    },
    {
        "Code": "if (  core_6 ) begin \n    clk_8 <= auth_12;\n    if ( reg_16  || fsm_14 ) begin\n        clk_12 <= core_1;\n    end\n        if ( core_16  != cfg_14  || hw_15  || err_11 ) begin\n            rst_1 = rx_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_16) (  core_6 ) |-> clk_8 == auth_12 ;endproperty \n property name; @(posedge clk_signal_16) (  core_6 ) &&  (  reg_16  || fsm_14 ) |-> clk_12 == core_1 ;endproperty \n property name; @(posedge clk_signal_16) (  core_6 ) &&  (  reg_16  || fsm_14 ) &&  (  core_16  != cfg_14  || hw_15  || err_11 ) |-> rst_1 == rx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_16"
    },
    {
        "Code": "if (  rst_1  != hw_8 ) begin \n    rx_16 = chip_17;\n    if ( rst_99 ) begin\n        reg_17 = rst_18;\n    end\n        if ( rst_3  != core_13  || tx_5 ) begin\n            chip_79 = rst_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_14) (  rst_1  != hw_8 ) |-> rx_16 == chip_17 ;endproperty \n property name; @(negedge clk_out_14) (  rst_1  != hw_8 ) &&  (  rst_99 ) |-> reg_17 == rst_18 ;endproperty \n property name; @(negedge clk_out_14) (  rst_1  != hw_8 ) &&  (  rst_99 ) &&  (  rst_3  != core_13  || tx_5 ) |-> chip_79 == rst_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "if (  tx_6  != sig_2  || reg_66  && clk_64 ) begin \n    data_14 <= cfg_20;\n    rst_154 = clk_8;\n    if ( clk_5  != chip_36  || clk_32 ) begin\n        data_10 = data_8;\n        reg_6 <= chip_10;\n    end\n        if ( rx_5 ) begin\n            data_120 = hw_10;\n            data_5 <= reg_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_5) (  tx_6  != sig_2  || reg_66  && clk_64 ) |-> data_14 == cfg_20 && rst_154 == clk_8 ;endproperty \n property name; @(posedge clk_osc_5) (  tx_6  != sig_2  || reg_66  && clk_64 ) &&  (  clk_5  != chip_36  || clk_32 ) |-> data_10 == data_8 && reg_6 == chip_10 ;endproperty \n property name; @(posedge clk_osc_5) (  tx_6  != sig_2  || reg_66  && clk_64 ) &&  (  clk_5  != chip_36  || clk_32 ) &&  (  rx_5 ) |-> data_120 == hw_10 && data_5 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "if (  err_2  && rx_18  && clk_6 ) begin \n    rx_12 = hw_11;\n    err_50 = rx_19;\n    if ( tx_7  || rst_15  && reg_8  && reg_15 ) begin\n        cfg_208 = auth_3;\n        tx_1010 <= core_2;\n    end\n        if ( rst_19  && err_1  && tx_5  || hw_5 ) begin\n            tx_27 = reg_12;\n            tx_5 <= chip_20;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_18) (  err_2  && rx_18  && clk_6 ) |-> rx_12 == hw_11 && err_50 == rx_19 ;endproperty \n property name; @(posedge mem_clock_18) (  err_2  && rx_18  && clk_6 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) |-> cfg_208 == auth_3 && tx_1010 == core_2 ;endproperty \n property name; @(posedge mem_clock_18) (  err_2  && rx_18  && clk_6 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) |-> tx_27 == reg_12 && tx_5 == chip_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_18"
    },
    {
        "Code": "if (  data_8  || tx_18  != chip_14  && err_18 ) begin \n    sig_13 = hw_15;\n    fsm_17 = auth_6;\n    if ( clk_8 ) begin\n        fsm_4 = cfg_5;\n        tx_7 = data_14;\n    end\n        if ( clk_1  && clk_7 ) begin\n            fsm_18 = cfg_10;\n            clk_62 <= clk_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_5) (  data_8  || tx_18  != chip_14  && err_18 ) |-> sig_13 == hw_15 && fsm_17 == auth_6 ;endproperty \n property name; @(posedge clk_enable_5) (  data_8  || tx_18  != chip_14  && err_18 ) &&  (  clk_8 ) |-> fsm_4 == cfg_5 && tx_7 == data_14 ;endproperty \n property name; @(posedge clk_enable_5) (  data_8  || tx_18  != chip_14  && err_18 ) &&  (  clk_8 ) &&  (  clk_1  && clk_7 ) |-> fsm_18 == cfg_10 && clk_62 == clk_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "if (  auth_15 ) begin \n    reg_6 = core_8;\n    sig_18 = auth_8;\n    rx_9 = data_6;\n    if ( chip_17  != core_9  || sig_12  || core_17 ) begin\n        hw_7 <= reg_1;\n        auth_13 <= clk_17;\n        reg_19 = data_6;\n    end\n        if ( data_10  || sig_10  != reg_119  || fsm_119 ) begin\n            hw_8 <= rx_15;\n            clk_27 = err_124;\n            data_203 = auth_7;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_18) (  auth_15 ) |-> reg_6 == core_8 && sig_18 == auth_8 && rx_9 == data_6 ;endproperty \n property name; @(negedge clock_div_18) (  auth_15 ) &&  (  chip_17  != core_9  || sig_12  || core_17 ) |-> hw_7 == reg_1 && auth_13 == clk_17 && reg_19 == data_6 ;endproperty \n property name; @(negedge clock_div_18) (  auth_15 ) &&  (  chip_17  != core_9  || sig_12  || core_17 ) &&  (  data_10  || sig_10  != reg_119  || fsm_119 ) |-> hw_8 == rx_15 && clk_27 == err_124 && data_203 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_18"
    },
    {
        "Code": "if (  core_9  || data_19  != cfg_3 ) begin \n    rst_12 = core_4;\n    if ( err_115  != auth_6 ) begin\n        cfg_2 <= reg_15;\n    end\n        if ( rst_9  || auth_11 ) begin\n            tx_15 <= err_11;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_17) (  core_9  || data_19  != cfg_3 ) |-> rst_12 == core_4 ;endproperty \n property name; @(negedge bus_clock_17) (  core_9  || data_19  != cfg_3 ) &&  (  err_115  != auth_6 ) |-> cfg_2 == reg_15 ;endproperty \n property name; @(negedge bus_clock_17) (  core_9  || data_19  != cfg_3 ) &&  (  err_115  != auth_6 ) &&  (  rst_9  || auth_11 ) |-> tx_15 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "if (  rst_18  != rx_7 ) begin \n    core_8 = clk_7;\n    fsm_10 = core_12;\n    cfg_208 <= core_7;\n    if ( rst_50 ) begin\n        err_2 = auth_15;\n        cfg_18 = sig_111;\n        sig_10 <= rst_20;\n    end\n        if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n            err_60 <= hw_10;\n            reg_4 <= clk_4;\n            tx_3 = cfg_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_12) (  rst_18  != rx_7 ) |-> core_8 == clk_7 && fsm_10 == core_12 && cfg_208 == core_7 ;endproperty \n property name; @(posedge clk_in_12) (  rst_18  != rx_7 ) &&  (  rst_50 ) |-> err_2 == auth_15 && cfg_18 == sig_111 && sig_10 == rst_20 ;endproperty \n property name; @(posedge clk_in_12) (  rst_18  != rx_7 ) &&  (  rst_50 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> err_60 == hw_10 && reg_4 == clk_4 && tx_3 == cfg_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "if (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) begin \n    rst_16 <= data_8;\n    auth_6 = chip_19;\n    if ( core_140  || sig_140  != data_15 ) begin\n        auth_5 <= chip_9;\n        cfg_7 = cfg_10;\n    end\n        if ( data_8  && cfg_6  && clk_13 ) begin\n            cfg_76 = err_10;\n            cfg_10 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_3) (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) |-> rst_16 == data_8 && auth_6 == chip_19 ;endproperty \n property name; @(negedge clock_source_3) (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) &&  (  core_140  || sig_140  != data_15 ) |-> auth_5 == chip_9 && cfg_7 == cfg_10 ;endproperty \n property name; @(negedge clock_source_3) (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) &&  (  core_140  || sig_140  != data_15 ) &&  (  data_8  && cfg_6  && clk_13 ) |-> cfg_76 == err_10 && cfg_10 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "if (  auth_4  != hw_14  && err_4  && chip_11 ) begin \n    reg_11 <= data_8;\n    hw_196 = hw_1;\n    if ( sig_16  || reg_7 ) begin\n        data_155 <= hw_14;\n        data_10 <= tx_20;\n    end\n        if ( rst_10  && auth_13  && sig_18  || fsm_3 ) begin\n            auth_5 <= reg_4;\n            tx_18 = tx_20;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_16) (  auth_4  != hw_14  && err_4  && chip_11 ) |-> reg_11 == data_8 && hw_196 == hw_1 ;endproperty \n property name; @(negedge cpu_clock_16) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  sig_16  || reg_7 ) |-> data_155 == hw_14 && data_10 == tx_20 ;endproperty \n property name; @(negedge cpu_clock_16) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  sig_16  || reg_7 ) &&  (  rst_10  && auth_13  && sig_18  || fsm_3 ) |-> auth_5 == reg_4 && tx_18 == tx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_16"
    },
    {
        "Code": "if (  fsm_9  && core_4 ) begin \n    rx_17 = rx_13;\n    if ( auth_12 ) begin\n        core_10 <= fsm_8;\n    end\n        if ( tx_12  != reg_16  || tx_9 ) begin\n            rx_19 <= err_4;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_10) (  fsm_9  && core_4 ) |-> rx_17 == rx_13 ;endproperty \n property name; @(posedge ref_clk_10) (  fsm_9  && core_4 ) &&  (  auth_12 ) |-> core_10 == fsm_8 ;endproperty \n property name; @(posedge ref_clk_10) (  fsm_9  && core_4 ) &&  (  auth_12 ) &&  (  tx_12  != reg_16  || tx_9 ) |-> rx_19 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "if (  rx_118  != cfg_18  || clk_18 ) begin \n    rx_17 <= clk_14;\n    clk_6 <= fsm_17;\n    if ( clk_1  != auth_14 ) begin\n        data_20 = tx_1;\n        chip_19 = core_4;\n    end\n        if ( hw_13  && reg_14  || core_17 ) begin\n            reg_2 <= clk_10;\n            err_19 = rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_5) (  rx_118  != cfg_18  || clk_18 ) |-> rx_17 == clk_14 && clk_6 == fsm_17 ;endproperty \n property name; @(posedge clk_in_5) (  rx_118  != cfg_18  || clk_18 ) &&  (  clk_1  != auth_14 ) |-> data_20 == tx_1 && chip_19 == core_4 ;endproperty \n property name; @(posedge clk_in_5) (  rx_118  != cfg_18  || clk_18 ) &&  (  clk_1  != auth_14 ) &&  (  hw_13  && reg_14  || core_17 ) |-> reg_2 == clk_10 && err_19 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "if (  rx_20  != sig_13  && chip_19  && chip_15 ) begin \n    fsm_116 = sig_6;\n    err_4 <= tx_8;\n    sig_149 = core_1;\n    if ( auth_12  && cfg_16  && reg_6  != hw_10 ) begin\n        data_16 <= cfg_15;\n        err_19 = chip_4;\n        fsm_112 = auth_5;\n    end\n        if ( err_14  && err_3 ) begin\n            hw_196 = clk_9;\n            sig_2 <= core_1;\n            hw_5 <= auth_4;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_20) (  rx_20  != sig_13  && chip_19  && chip_15 ) |-> fsm_116 == sig_6 && err_4 == tx_8 && sig_149 == core_1 ;endproperty \n property name; @(posedge main_clk_20) (  rx_20  != sig_13  && chip_19  && chip_15 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) |-> data_16 == cfg_15 && err_19 == chip_4 && fsm_112 == auth_5 ;endproperty \n property name; @(posedge main_clk_20) (  rx_20  != sig_13  && chip_19  && chip_15 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) &&  (  err_14  && err_3 ) |-> hw_196 == clk_9 && sig_2 == core_1 && hw_5 == auth_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "if (  rx_4  != err_2 ) begin \n    fsm_1 <= reg_4;\n    if ( auth_12  && cfg_16  && reg_6  != hw_10 ) begin\n        core_15 = err_3;\n    end\n        if ( data_18 ) begin\n            fsm_10 = err_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_19) (  rx_4  != err_2 ) |-> fsm_1 == reg_4 ;endproperty \n property name; @(negedge clock_ctrl_19) (  rx_4  != err_2 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) |-> core_15 == err_3 ;endproperty \n property name; @(negedge clock_ctrl_19) (  rx_4  != err_2 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) &&  (  data_18 ) |-> fsm_10 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "if (  cfg_4  != core_15  || rst_114  || rst_20 ) begin \n    clk_122 <= err_5;\n    reg_20 = fsm_10;\n    core_14 = hw_18;\n    if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n        rx_6 = auth_156;\n        chip_17 <= data_18;\n        fsm_7 <= rst_8;\n    end\n        if ( auth_11  && fsm_14  || rx_12 ) begin\n            rst_2 <= clk_16;\n            fsm_16 <= sig_5;\n            core_6 = hw_1;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_5) (  cfg_4  != core_15  || rst_114  || rst_20 ) |-> clk_122 == err_5 && reg_20 == fsm_10 && core_14 == hw_18 ;endproperty \n property name; @(posedge fast_clk_5) (  cfg_4  != core_15  || rst_114  || rst_20 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> rx_6 == auth_156 && chip_17 == data_18 && fsm_7 == rst_8 ;endproperty \n property name; @(posedge fast_clk_5) (  cfg_4  != core_15  || rst_114  || rst_20 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) &&  (  auth_11  && fsm_14  || rx_12 ) |-> rst_2 == clk_16 && fsm_16 == sig_5 && core_6 == hw_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "if (  chip_111  && rx_20  || sig_5  != sig_8 ) begin \n    tx_5 = rx_11;\n    if ( rst_19  && data_3  || data_12 ) begin\n        auth_6 <= core_7;\n    end\n        if ( auth_4  != rst_18 ) begin\n            fsm_116 = tx_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_16) (  chip_111  && rx_20  || sig_5  != sig_8 ) |-> tx_5 == rx_11 ;endproperty \n property name; @(negedge clk_out_16) (  chip_111  && rx_20  || sig_5  != sig_8 ) &&  (  rst_19  && data_3  || data_12 ) |-> auth_6 == core_7 ;endproperty \n property name; @(negedge clk_out_16) (  chip_111  && rx_20  || sig_5  != sig_8 ) &&  (  rst_19  && data_3  || data_12 ) &&  (  auth_4  != rst_18 ) |-> fsm_116 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_16"
    },
    {
        "Code": "if (  chip_3 ) begin \n    reg_36 = err_4;\n    core_20 <= fsm_14;\n    if ( fsm_19  && core_6  != data_6  && sig_11 ) begin\n        auth_204 <= reg_20;\n        rst_19 = cfg_11;\n    end\n        if ( core_1  != data_11  || reg_16 ) begin\n            rst_6 <= auth_5;\n            data_8 = sig_8;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  chip_3 ) |-> reg_36 == err_4 && core_20 == fsm_14 ;endproperty \n property name; @(negedge main_clk_3) (  chip_3 ) &&  (  fsm_19  && core_6  != data_6  && sig_11 ) |-> auth_204 == reg_20 && rst_19 == cfg_11 ;endproperty \n property name; @(negedge main_clk_3) (  chip_3 ) &&  (  fsm_19  && core_6  != data_6  && sig_11 ) &&  (  core_1  != data_11  || reg_16 ) |-> rst_6 == auth_5 && data_8 == sig_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if (  hw_8  != rst_19  || data_11  && clk_7 ) begin \n    reg_36 = err_4;\n    if ( hw_13 ) begin\n        rst_138 <= tx_6;\n    end\n        if ( sig_20  != auth_16 ) begin\n            chip_13 <= rst_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_7) (  hw_8  != rst_19  || data_11  && clk_7 ) |-> reg_36 == err_4 ;endproperty \n property name; @(posedge clk_signal_7) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  hw_13 ) |-> rst_138 == tx_6 ;endproperty \n property name; @(posedge clk_signal_7) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  hw_13 ) &&  (  sig_20  != auth_16 ) |-> chip_13 == rst_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "if (  cfg_13  || data_4 ) begin \n    rst_18 <= reg_7;\n    chip_79 = clk_3;\n    if ( hw_8  != fsm_8 ) begin\n        err_79 = core_7;\n        data_5 <= fsm_4;\n    end\n        if ( hw_1  || fsm_17  || clk_11 ) begin\n            err_14 <= err_13;\n            auth_8 = clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_16) (  cfg_13  || data_4 ) |-> rst_18 == reg_7 && chip_79 == clk_3 ;endproperty \n property name; @(posedge clk_in_16) (  cfg_13  || data_4 ) &&  (  hw_8  != fsm_8 ) |-> err_79 == core_7 && data_5 == fsm_4 ;endproperty \n property name; @(posedge clk_in_16) (  cfg_13  || data_4 ) &&  (  hw_8  != fsm_8 ) &&  (  hw_1  || fsm_17  || clk_11 ) |-> err_14 == err_13 && auth_8 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_16"
    },
    {
        "Code": "if (  reg_20  != cfg_16  || auth_116 ) begin \n    rx_12 = chip_11;\n    if ( chip_17  != tx_120 ) begin\n        hw_1 = core_7;\n    end\n        if ( rst_2  != err_16 ) begin\n            rx_17 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_16) (  reg_20  != cfg_16  || auth_116 ) |-> rx_12 == chip_11 ;endproperty \n property name; @(posedge async_clk_16) (  reg_20  != cfg_16  || auth_116 ) &&  (  chip_17  != tx_120 ) |-> hw_1 == core_7 ;endproperty \n property name; @(posedge async_clk_16) (  reg_20  != cfg_16  || auth_116 ) &&  (  chip_17  != tx_120 ) &&  (  rst_2  != err_16 ) |-> rx_17 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_16"
    },
    {
        "Code": "if (  rst_4  != clk_19  && hw_11 ) begin \n    err_79 <= err_10;\n    rx_8 <= rx_15;\n    err_12 <= reg_4;\n    if ( tx_17  && hw_2  != core_18 ) begin\n        reg_11 = core_1;\n        fsm_4 <= cfg_13;\n        core_4 <= auth_13;\n    end\n        if ( chip_3  != sig_19  || auth_4  != fsm_1 ) begin\n            cfg_2 = cfg_9;\n            core_20 <= auth_8;\n            err_9 <= auth_10;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_9) (  rst_4  != clk_19  && hw_11 ) |-> err_79 == err_10 && rx_8 == rx_15 && err_12 == reg_4 ;endproperty \n property name; @(negedge sys_clk_9) (  rst_4  != clk_19  && hw_11 ) &&  (  tx_17  && hw_2  != core_18 ) |-> reg_11 == core_1 && fsm_4 == cfg_13 && core_4 == auth_13 ;endproperty \n property name; @(negedge sys_clk_9) (  rst_4  != clk_19  && hw_11 ) &&  (  tx_17  && hw_2  != core_18 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) |-> cfg_2 == cfg_9 && core_20 == auth_8 && err_9 == auth_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_9"
    },
    {
        "Code": "if (  err_16  && chip_6 ) begin \n    data_203 = cfg_7;\n    if ( err_4  || sig_18  && fsm_3 ) begin\n        core_11 <= rx_15;\n    end\n        if ( cfg_9  || rst_12 ) begin\n            core_118 <= rst_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_8) (  err_16  && chip_6 ) |-> data_203 == cfg_7 ;endproperty \n property name; @(posedge clk_enable_8) (  err_16  && chip_6 ) &&  (  err_4  || sig_18  && fsm_3 ) |-> core_11 == rx_15 ;endproperty \n property name; @(posedge clk_enable_8) (  err_16  && chip_6 ) &&  (  err_4  || sig_18  && fsm_3 ) &&  (  cfg_9  || rst_12 ) |-> core_118 == rst_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_8"
    },
    {
        "Code": "if (  cfg_3  && fsm_14  || fsm_2 ) begin \n    core_10 = data_10;\n    sig_5 = fsm_3;\n    if ( hw_20  || cfg_8 ) begin\n        reg_11 <= clk_19;\n        tx_12 = sig_14;\n    end\n        if ( clk_17  || tx_9 ) begin\n            chip_110 <= cfg_13;\n            tx_112 = reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_20) (  cfg_3  && fsm_14  || fsm_2 ) |-> core_10 == data_10 && sig_5 == fsm_3 ;endproperty \n property name; @(posedge pll_clk_20) (  cfg_3  && fsm_14  || fsm_2 ) &&  (  hw_20  || cfg_8 ) |-> reg_11 == clk_19 && tx_12 == sig_14 ;endproperty \n property name; @(posedge pll_clk_20) (  cfg_3  && fsm_14  || fsm_2 ) &&  (  hw_20  || cfg_8 ) &&  (  clk_17  || tx_9 ) |-> chip_110 == cfg_13 && tx_112 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_20"
    },
    {
        "Code": "if (  sig_6  && rx_12  || tx_8  && data_12 ) begin \n    hw_8 = data_18;\n    if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n        fsm_4 = cfg_10;\n    end\n        if ( chip_17 ) begin\n            cfg_20 = rx_6;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_12) (  sig_6  && rx_12  || tx_8  && data_12 ) |-> hw_8 == data_18 ;endproperty \n property name; @(negedge async_clk_12) (  sig_6  && rx_12  || tx_8  && data_12 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> fsm_4 == cfg_10 ;endproperty \n property name; @(negedge async_clk_12) (  sig_6  && rx_12  || tx_8  && data_12 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) &&  (  chip_17 ) |-> cfg_20 == rx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "if (  fsm_9  && rst_4  != sig_2  || clk_5 ) begin \n    auth_6 <= err_4;\n    data_10 = hw_12;\n    tx_18 = err_17;\n    if ( chip_12  && auth_16  || tx_2  || rst_16 ) begin\n        sig_28 = data_15;\n        auth_18 <= clk_4;\n        clk_8 = sig_1;\n    end\n        if ( cfg_202 ) begin\n            rst_16 = clk_1;\n            clk_118 <= tx_7;\n            core_3 <= err_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_14) (  fsm_9  && rst_4  != sig_2  || clk_5 ) |-> auth_6 == err_4 && data_10 == hw_12 && tx_18 == err_17 ;endproperty \n property name; @(negedge clock_source_14) (  fsm_9  && rst_4  != sig_2  || clk_5 ) &&  (  chip_12  && auth_16  || tx_2  || rst_16 ) |-> sig_28 == data_15 && auth_18 == clk_4 && clk_8 == sig_1 ;endproperty \n property name; @(negedge clock_source_14) (  fsm_9  && rst_4  != sig_2  || clk_5 ) &&  (  chip_12  && auth_16  || tx_2  || rst_16 ) &&  (  cfg_202 ) |-> rst_16 == clk_1 && clk_118 == tx_7 && core_3 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_14"
    },
    {
        "Code": "if ( !rx_12 ) begin \n    reg_9 <= rx_17;\n    if ( rst_6  && fsm_5 ) begin\n        auth_1 = cfg_1;\n    end\n        if ( tx_15  || tx_10 ) begin\n            hw_10 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_16) ( !rx_12 ) |-> reg_9 == rx_17 ;endproperty \n property name; @(negedge sys_clk_16) ( !rx_12 ) &&  (  rst_6  && fsm_5 ) |-> auth_1 == cfg_1 ;endproperty \n property name; @(negedge sys_clk_16) ( !rx_12 ) &&  (  rst_6  && fsm_5 ) &&  (  tx_15  || tx_10 ) |-> hw_10 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_16"
    },
    {
        "Code": "if (  data_12  || rx_14 ) begin \n    rx_7 = clk_2;\n    if ( clk_4  != fsm_40  && fsm_8 ) begin\n        rst_11 = data_18;\n    end\n        if ( cfg_10 ) begin\n            tx_8 <= err_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_13) (  data_12  || rx_14 ) |-> rx_7 == clk_2 ;endproperty \n property name; @(negedge clk_reset_13) (  data_12  || rx_14 ) &&  (  clk_4  != fsm_40  && fsm_8 ) |-> rst_11 == data_18 ;endproperty \n property name; @(negedge clk_reset_13) (  data_12  || rx_14 ) &&  (  clk_4  != fsm_40  && fsm_8 ) &&  (  cfg_10 ) |-> tx_8 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_13"
    },
    {
        "Code": "if (  chip_11  != rx_4  && auth_20  && fsm_10 ) begin \n    fsm_5 <= err_17;\n    sig_28 <= chip_9;\n    if ( tx_15 ) begin\n        hw_79 <= auth_2;\n        data_17 <= fsm_8;\n    end\n        if ( cfg_6  != reg_19 ) begin\n            core_13 = cfg_16;\n            tx_114 <= core_4;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_6) (  chip_11  != rx_4  && auth_20  && fsm_10 ) |-> fsm_5 == err_17 && sig_28 == chip_9 ;endproperty \n property name; @(negedge mem_clock_6) (  chip_11  != rx_4  && auth_20  && fsm_10 ) &&  (  tx_15 ) |-> hw_79 == auth_2 && data_17 == fsm_8 ;endproperty \n property name; @(negedge mem_clock_6) (  chip_11  != rx_4  && auth_20  && fsm_10 ) &&  (  tx_15 ) &&  (  cfg_6  != reg_19 ) |-> core_13 == cfg_16 && tx_114 == core_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_6"
    },
    {
        "Code": "if (  core_18 ) begin \n    hw_6 = sig_14;\n    err_6 = core_19;\n    sig_12 = cfg_10;\n    if ( clk_8 ) begin\n        fsm_8 = core_1;\n        sig_11 = auth_16;\n        chip_110 = tx_14;\n    end\n        if ( fsm_16  != data_9 ) begin\n            chip_17 = rst_17;\n            hw_10 = rx_15;\n            cfg_12 = auth_7;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_9) (  core_18 ) |-> hw_6 == sig_14 && err_6 == core_19 && sig_12 == cfg_10 ;endproperty \n property name; @(posedge bus_clock_9) (  core_18 ) &&  (  clk_8 ) |-> fsm_8 == core_1 && sig_11 == auth_16 && chip_110 == tx_14 ;endproperty \n property name; @(posedge bus_clock_9) (  core_18 ) &&  (  clk_8 ) &&  (  fsm_16  != data_9 ) |-> chip_17 == rst_17 && hw_10 == rx_15 && cfg_12 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "if (  rst_13  && core_4  && sig_17  != hw_5 ) begin \n    cfg_20 = reg_14;\n    auth_117 <= rst_3;\n    if ( hw_13  && reg_14  || core_17 ) begin\n        cfg_116 = rst_1;\n        rst_4 = hw_1;\n    end\n        if ( data_10  && auth_11  != rst_20 ) begin\n            fsm_116 = reg_4;\n            reg_116 = reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_8) (  rst_13  && core_4  && sig_17  != hw_5 ) |-> cfg_20 == reg_14 && auth_117 == rst_3 ;endproperty \n property name; @(negedge clk_enable_8) (  rst_13  && core_4  && sig_17  != hw_5 ) &&  (  hw_13  && reg_14  || core_17 ) |-> cfg_116 == rst_1 && rst_4 == hw_1 ;endproperty \n property name; @(negedge clk_enable_8) (  rst_13  && core_4  && sig_17  != hw_5 ) &&  (  hw_13  && reg_14  || core_17 ) &&  (  data_10  && auth_11  != rst_20 ) |-> fsm_116 == reg_4 && reg_116 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_8"
    },
    {
        "Code": "if (  auth_17  != reg_1  || hw_2  != core_8 ) begin \n    auth_5 = rst_13;\n    rx_9 <= fsm_12;\n    data_116 <= tx_10;\n    if ( sig_2020 ) begin\n        rx_7 <= data_6;\n        rst_6 = data_3;\n        core_5 = err_7;\n    end\n        if ( core_115  || tx_16  || auth_7 ) begin\n            core_147 = cfg_4;\n            rst_15 = auth_15;\n            clk_62 <= sig_3;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_12) (  auth_17  != reg_1  || hw_2  != core_8 ) |-> auth_5 == rst_13 && rx_9 == fsm_12 && data_116 == tx_10 ;endproperty \n property name; @(negedge fast_clk_12) (  auth_17  != reg_1  || hw_2  != core_8 ) &&  (  sig_2020 ) |-> rx_7 == data_6 && rst_6 == data_3 && core_5 == err_7 ;endproperty \n property name; @(negedge fast_clk_12) (  auth_17  != reg_1  || hw_2  != core_8 ) &&  (  sig_2020 ) &&  (  core_115  || tx_16  || auth_7 ) |-> core_147 == cfg_4 && rst_15 == auth_15 && clk_62 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_12"
    },
    {
        "Code": "if (  clk_9  || hw_2  != rst_13 ) begin \n    cfg_12 = chip_3;\n    if ( err_19  != core_8  || tx_5  != err_5 ) begin\n        sig_18 <= cfg_11;\n    end\n        if ( chip_16 ) begin\n            rst_15 = reg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_19) (  clk_9  || hw_2  != rst_13 ) |-> cfg_12 == chip_3 ;endproperty \n property name; @(posedge clk_osc_19) (  clk_9  || hw_2  != rst_13 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> sig_18 == cfg_11 ;endproperty \n property name; @(posedge clk_osc_19) (  clk_9  || hw_2  != rst_13 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) &&  (  chip_16 ) |-> rst_15 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "if (  fsm_20  != core_137  || rst_136  && core_138 ) begin \n    sig_8 = fsm_7;\n    if ( auth_14  && rst_19  || tx_3  != sig_6 ) begin\n        reg_4 <= reg_17;\n    end\n        if ( hw_14  && rst_5  && clk_115 ) begin\n            tx_11 <= reg_20;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_14) (  fsm_20  != core_137  || rst_136  && core_138 ) |-> sig_8 == fsm_7 ;endproperty \n property name; @(posedge clock_div_14) (  fsm_20  != core_137  || rst_136  && core_138 ) &&  (  auth_14  && rst_19  || tx_3  != sig_6 ) |-> reg_4 == reg_17 ;endproperty \n property name; @(posedge clock_div_14) (  fsm_20  != core_137  || rst_136  && core_138 ) &&  (  auth_14  && rst_19  || tx_3  != sig_6 ) &&  (  hw_14  && rst_5  && clk_115 ) |-> tx_11 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "if (  tx_10  != tx_7 ) begin \n    reg_9 = cfg_16;\n    if ( hw_12  && cfg_18 ) begin\n        err_19 = data_19;\n    end\n        if ( clk_2 ) begin\n            core_6 <= auth_16;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_10) (  tx_10  != tx_7 ) |-> reg_9 == cfg_16 ;endproperty \n property name; @(posedge clock_ctrl_10) (  tx_10  != tx_7 ) &&  (  hw_12  && cfg_18 ) |-> err_19 == data_19 ;endproperty \n property name; @(posedge clock_ctrl_10) (  tx_10  != tx_7 ) &&  (  hw_12  && cfg_18 ) &&  (  clk_2 ) |-> core_6 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_10"
    },
    {
        "Code": "if (  !tx_2 ) begin \n    fsm_112 <= auth_10;\n    core_20 <= clk_3;\n    if ( auth_19  || tx_14  != core_10  && fsm_18 ) begin\n        data_8 = fsm_10;\n        sig_7 = rst_16;\n    end\n        if ( sig_2  != chip_6 ) begin\n            hw_1 <= rx_10;\n            auth_204 = rx_18;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_19) (  !tx_2 ) |-> fsm_112 == auth_10 && core_20 == clk_3 ;endproperty \n property name; @(posedge pll_clk_19) (  !tx_2 ) &&  (  auth_19  || tx_14  != core_10  && fsm_18 ) |-> data_8 == fsm_10 && sig_7 == rst_16 ;endproperty \n property name; @(posedge pll_clk_19) (  !tx_2 ) &&  (  auth_19  || tx_14  != core_10  && fsm_18 ) &&  (  sig_2  != chip_6 ) |-> hw_1 == rx_10 && auth_204 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_19"
    },
    {
        "Code": "if (  auth_6  || data_12  && rst_20  && cfg_20 ) begin \n    cfg_15 <= chip_18;\n    rx_18 <= reg_14;\n    rx_1 = rst_14;\n    if ( hw_7  && hw_18  || auth_15 ) begin\n        core_118 = chip_20;\n        auth_2 <= reg_5;\n        rst_52 = auth_7;\n    end\n        if ( sig_7  && auth_14  || hw_17 ) begin\n            err_19 <= tx_11;\n            data_5 = fsm_16;\n            fsm_4 <= err_1;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_17) (  auth_6  || data_12  && rst_20  && cfg_20 ) |-> cfg_15 == chip_18 && rx_18 == reg_14 && rx_1 == rst_14 ;endproperty \n property name; @(posedge pll_clk_17) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  hw_7  && hw_18  || auth_15 ) |-> core_118 == chip_20 && auth_2 == reg_5 && rst_52 == auth_7 ;endproperty \n property name; @(posedge pll_clk_17) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  hw_7  && hw_18  || auth_15 ) &&  (  sig_7  && auth_14  || hw_17 ) |-> err_19 == tx_11 && data_5 == fsm_16 && fsm_4 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "if (  clk_99  && rx_94  || reg_4  && tx_97 ) begin \n    err_19 = hw_14;\n    tx_114 <= chip_15;\n    reg_18 = core_16;\n    if ( err_13  || tx_15  || cfg_9  && err_17 ) begin\n        hw_19 = hw_10;\n        rx_19 <= reg_4;\n        reg_19 = chip_9;\n    end\n        if ( tx_16  || reg_16  || rst_16  || core_11 ) begin\n            reg_116 = data_3;\n            data_17 <= auth_19;\n            cfg_3 <= data_10;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_7) (  clk_99  && rx_94  || reg_4  && tx_97 ) |-> err_19 == hw_14 && tx_114 == chip_15 && reg_18 == core_16 ;endproperty \n property name; @(posedge async_clk_7) (  clk_99  && rx_94  || reg_4  && tx_97 ) &&  (  err_13  || tx_15  || cfg_9  && err_17 ) |-> hw_19 == hw_10 && rx_19 == reg_4 && reg_19 == chip_9 ;endproperty \n property name; @(posedge async_clk_7) (  clk_99  && rx_94  || reg_4  && tx_97 ) &&  (  err_13  || tx_15  || cfg_9  && err_17 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) |-> reg_116 == data_3 && data_17 == auth_19 && cfg_3 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "if (  cfg_17  && cfg_15  && auth_10 ) begin \n    rst_16 = auth_12;\n    clk_118 = reg_83;\n    auth_10 <= core_1;\n    if ( rst_6  || chip_14  || hw_10  && clk_9 ) begin\n        auth_14 <= fsm_1;\n        clk_43 <= sig_14;\n        reg_19 = auth_13;\n    end\n        if ( rx_1  || clk_10  && data_9 ) begin\n            cfg_3 = auth_8;\n            reg_16 <= tx_8;\n            tx_114 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_2) (  cfg_17  && cfg_15  && auth_10 ) |-> rst_16 == auth_12 && clk_118 == reg_83 && auth_10 == core_1 ;endproperty \n property name; @(negedge sys_clk_2) (  cfg_17  && cfg_15  && auth_10 ) &&  (  rst_6  || chip_14  || hw_10  && clk_9 ) |-> auth_14 == fsm_1 && clk_43 == sig_14 && reg_19 == auth_13 ;endproperty \n property name; @(negedge sys_clk_2) (  cfg_17  && cfg_15  && auth_10 ) &&  (  rst_6  || chip_14  || hw_10  && clk_9 ) &&  (  rx_1  || clk_10  && data_9 ) |-> cfg_3 == auth_8 && reg_16 == tx_8 && tx_114 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "if (  cfg_2  && hw_13 ) begin \n    cfg_1 <= auth_15;\n    if ( chip_3  || chip_12 ) begin\n        chip_110 <= rx_14;\n    end\n        if ( rx_1  || clk_10  && data_19 ) begin\n            reg_6 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_14) (  cfg_2  && hw_13 ) |-> cfg_1 == auth_15 ;endproperty \n property name; @(negedge clock_ctrl_14) (  cfg_2  && hw_13 ) &&  (  chip_3  || chip_12 ) |-> chip_110 == rx_14 ;endproperty \n property name; @(negedge clock_ctrl_14) (  cfg_2  && hw_13 ) &&  (  chip_3  || chip_12 ) &&  (  rx_1  || clk_10  && data_19 ) |-> reg_6 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "if (  cfg_3  && fsm_14  || fsm_2 ) begin \n    clk_62 <= clk_3;\n    clk_20 <= auth_2;\n    if ( core_14  || data_18  != clk_5  || hw_14 ) begin\n        sig_2 = tx_5;\n        data_17 = data_4;\n    end\n        if ( fsm_16 ) begin\n            fsm_13 = cfg_5;\n            hw_5 <= fsm_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_1) (  cfg_3  && fsm_14  || fsm_2 ) |-> clk_62 == clk_3 && clk_20 == auth_2 ;endproperty \n property name; @(posedge clock_ctrl_1) (  cfg_3  && fsm_14  || fsm_2 ) &&  (  core_14  || data_18  != clk_5  || hw_14 ) |-> sig_2 == tx_5 && data_17 == data_4 ;endproperty \n property name; @(posedge clock_ctrl_1) (  cfg_3  && fsm_14  || fsm_2 ) &&  (  core_14  || data_18  != clk_5  || hw_14 ) &&  (  fsm_16 ) |-> fsm_13 == cfg_5 && hw_5 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "if (  auth_7  && chip_17  && fsm_12 ) begin \n    chip_7 <= sig_12;\n    cfg_15 = cfg_18;\n    hw_4 <= sig_3;\n    if ( hw_4  && cfg_1  || core_8  && hw_18 ) begin\n        core_3 <= rx_3;\n        hw_6 = chip_18;\n        rx_15 = clk_2;\n    end\n        if ( core_10 ) begin\n            clk_17 = fsm_2;\n            auth_13 = err_7;\n            auth_19 <= data_85;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_15) (  auth_7  && chip_17  && fsm_12 ) |-> chip_7 == sig_12 && cfg_15 == cfg_18 && hw_4 == sig_3 ;endproperty \n property name; @(posedge clk_in_15) (  auth_7  && chip_17  && fsm_12 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) |-> core_3 == rx_3 && hw_6 == chip_18 && rx_15 == clk_2 ;endproperty \n property name; @(posedge clk_in_15) (  auth_7  && chip_17  && fsm_12 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) &&  (  core_10 ) |-> clk_17 == fsm_2 && auth_13 == err_7 && auth_19 == data_85 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "if (  cfg_4  != core_15  || rst_13  || rst_20 ) begin \n    fsm_13 = data_11;\n    core_112 <= clk_16;\n    if ( cfg_20  != sig_19  && data_10  || rx_8 ) begin\n        hw_1 <= chip_19;\n        rx_5 <= chip_7;\n    end\n        if ( rst_1  != clk_9  || fsm_17  || hw_12 ) begin\n            core_19 = fsm_4;\n            data_20 = chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_11) (  cfg_4  != core_15  || rst_13  || rst_20 ) |-> fsm_13 == data_11 && core_112 == clk_16 ;endproperty \n property name; @(posedge fast_clk_11) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  cfg_20  != sig_19  && data_10  || rx_8 ) |-> hw_1 == chip_19 && rx_5 == chip_7 ;endproperty \n property name; @(posedge fast_clk_11) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  cfg_20  != sig_19  && data_10  || rx_8 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) |-> core_19 == fsm_4 && data_20 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "if (  chip_4  || sig_4  || sig_48  || sig_43 ) begin \n    sig_15 <= fsm_16;\n    if ( rx_11  || sig_4 ) begin\n        sig_6 = core_15;\n    end\n        if ( rst_4  && reg_15 ) begin\n            core_10 <= core_12;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_11) (  chip_4  || sig_4  || sig_48  || sig_43 ) |-> sig_15 == fsm_16 ;endproperty \n property name; @(posedge mem_clock_11) (  chip_4  || sig_4  || sig_48  || sig_43 ) &&  (  rx_11  || sig_4 ) |-> sig_6 == core_15 ;endproperty \n property name; @(posedge mem_clock_11) (  chip_4  || sig_4  || sig_48  || sig_43 ) &&  (  rx_11  || sig_4 ) &&  (  rst_4  && reg_15 ) |-> core_10 == core_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_11"
    },
    {
        "Code": "if (  rst_6  && rst_11  != auth_20 ) begin \n    hw_6 <= tx_4;\n    if ( fsm_18 ) begin\n        rx_13 = hw_10;\n    end\n        if ( tx_15  != core_14  && rx_12  != cfg_10 ) begin\n            cfg_12 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_12) (  rst_6  && rst_11  != auth_20 ) |-> hw_6 == tx_4 ;endproperty \n property name; @(posedge cpu_clock_12) (  rst_6  && rst_11  != auth_20 ) &&  (  fsm_18 ) |-> rx_13 == hw_10 ;endproperty \n property name; @(posedge cpu_clock_12) (  rst_6  && rst_11  != auth_20 ) &&  (  fsm_18 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) |-> cfg_12 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "if (  sig_19 ) begin \n    chip_6 = auth_8;\n    if ( sig_73  != reg_74  && cfg_76  != err_8 ) begin\n        reg_118 = err_1;\n    end\n        if ( sig_15  && sig_15 ) begin\n            chip_3 = chip_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_14) (  sig_19 ) |-> chip_6 == auth_8 ;endproperty \n property name; @(negedge clk_gen_14) (  sig_19 ) &&  (  sig_73  != reg_74  && cfg_76  != err_8 ) |-> reg_118 == err_1 ;endproperty \n property name; @(negedge clk_gen_14) (  sig_19 ) &&  (  sig_73  != reg_74  && cfg_76  != err_8 ) &&  (  sig_15  && sig_15 ) |-> chip_3 == chip_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_14"
    },
    {
        "Code": "if (  cfg_11  != fsm_3  && err_15  != clk_16 ) begin \n    tx_2 = hw_15;\n    err_6 = fsm_2;\n    core_6 <= fsm_18;\n    if ( err_3 ) begin\n        tx_5 <= auth_16;\n        clk_27 <= reg_16;\n        core_3 <= err_17;\n    end\n        if ( tx_12  && reg_9 ) begin\n            data_116 <= reg_6;\n            sig_28 <= rst_14;\n            core_9 <= data_1;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_4) (  cfg_11  != fsm_3  && err_15  != clk_16 ) |-> tx_2 == hw_15 && err_6 == fsm_2 && core_6 == fsm_18 ;endproperty \n property name; @(posedge clock_ctrl_4) (  cfg_11  != fsm_3  && err_15  != clk_16 ) &&  (  err_3 ) |-> tx_5 == auth_16 && clk_27 == reg_16 && core_3 == err_17 ;endproperty \n property name; @(posedge clock_ctrl_4) (  cfg_11  != fsm_3  && err_15  != clk_16 ) &&  (  err_3 ) &&  (  tx_12  && reg_9 ) |-> data_116 == reg_6 && sig_28 == rst_14 && core_9 == data_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "if (  data_9  != err_16  || cfg_12 ) begin \n    tx_14 <= tx_8;\n    chip_1 <= cfg_19;\n    if ( core_13 ) begin\n        rx_20 <= auth_2;\n        rx_7 <= tx_3;\n    end\n        if ( tx_4  != cfg_9 ) begin\n            chip_11 <= sig_2;\n            cfg_18 <= clk_19;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_18) (  data_9  != err_16  || cfg_12 ) |-> tx_14 == tx_8 && chip_1 == cfg_19 ;endproperty \n property name; @(posedge sys_clk_18) (  data_9  != err_16  || cfg_12 ) &&  (  core_13 ) |-> rx_20 == auth_2 && rx_7 == tx_3 ;endproperty \n property name; @(posedge sys_clk_18) (  data_9  != err_16  || cfg_12 ) &&  (  core_13 ) &&  (  tx_4  != cfg_9 ) |-> chip_11 == sig_2 && cfg_18 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "if (  err_12 ) begin \n    cfg_5 <= clk_16;\n    if ( data_16  || err_20  != rx_4 ) begin\n        cfg_13 <= data_11;\n    end\n        if ( chip_15  != cfg_15  && tx_14  || fsm_119 ) begin\n            clk_62 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  err_12 ) |-> cfg_5 == clk_16 ;endproperty \n property name; @(posedge clock_ctrl_8) (  err_12 ) &&  (  data_16  || err_20  != rx_4 ) |-> cfg_13 == data_11 ;endproperty \n property name; @(posedge clock_ctrl_8) (  err_12 ) &&  (  data_16  || err_20  != rx_4 ) &&  (  chip_15  != cfg_15  && tx_14  || fsm_119 ) |-> clk_62 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  auth_19  && reg_10  && sig_19 ) begin \n    clk_14 <= rst_19;\n    data_9 <= chip_15;\n    if ( err_5  || reg_16 ) begin\n        clk_27 <= reg_12;\n        clk_43 <= chip_188;\n    end\n        if ( core_13  || tx_11  || auth_7 ) begin\n            tx_13 <= err_12;\n            core_8 <= sig_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_7) (  auth_19  && reg_10  && sig_19 ) |-> clk_14 == rst_19 && data_9 == chip_15 ;endproperty \n property name; @(negedge clk_signal_7) (  auth_19  && reg_10  && sig_19 ) &&  (  err_5  || reg_16 ) |-> clk_27 == reg_12 && clk_43 == chip_188 ;endproperty \n property name; @(negedge clk_signal_7) (  auth_19  && reg_10  && sig_19 ) &&  (  err_5  || reg_16 ) &&  (  core_13  || tx_11  || auth_7 ) |-> tx_13 == err_12 && core_8 == sig_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_7"
    },
    {
        "Code": "if (  cfg_16  || reg_19 ) begin \n    sig_6 = auth_7;\n    fsm_112 = data_17;\n    if ( rst_19  != rx_1 ) begin\n        rx_19 <= cfg_6;\n        err_3 = hw_19;\n    end\n        if ( core_3  != data_8  && reg_15 ) begin\n            rx_125 = err_6;\n            chip_1 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_5) (  cfg_16  || reg_19 ) |-> sig_6 == auth_7 && fsm_112 == data_17 ;endproperty \n property name; @(negedge sys_clk_5) (  cfg_16  || reg_19 ) &&  (  rst_19  != rx_1 ) |-> rx_19 == cfg_6 && err_3 == hw_19 ;endproperty \n property name; @(negedge sys_clk_5) (  cfg_16  || reg_19 ) &&  (  rst_19  != rx_1 ) &&  (  core_3  != data_8  && reg_15 ) |-> rx_125 == err_6 && chip_1 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_5"
    },
    {
        "Code": "if (  chip_1  || sig_4  || sig_18  || sig_13 ) begin \n    hw_7 <= err_5;\n    if ( rst_19  || chip_14 ) begin\n        cfg_16 <= tx_14;\n    end\n        if ( rx_12  != data_16 ) begin\n            fsm_6 = cfg_59;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_3) (  chip_1  || sig_4  || sig_18  || sig_13 ) |-> hw_7 == err_5 ;endproperty \n property name; @(negedge clk_gen_3) (  chip_1  || sig_4  || sig_18  || sig_13 ) &&  (  rst_19  || chip_14 ) |-> cfg_16 == tx_14 ;endproperty \n property name; @(negedge clk_gen_3) (  chip_1  || sig_4  || sig_18  || sig_13 ) &&  (  rst_19  || chip_14 ) &&  (  rx_12  != data_16 ) |-> fsm_6 == cfg_59 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "if (  fsm_7  && rx_3  != chip_8 ) begin \n    sig_63 <= tx_17;\n    if ( hw_2  || rx_7  || core_15  != core_9 ) begin\n        data_4 <= rst_15;\n    end\n        if ( chip_1  || sig_12  != rst_5  && cfg_5 ) begin\n            rst_15 <= err_3;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_1) (  fsm_7  && rx_3  != chip_8 ) |-> sig_63 == tx_17 ;endproperty \n property name; @(posedge core_clock_1) (  fsm_7  && rx_3  != chip_8 ) &&  (  hw_2  || rx_7  || core_15  != core_9 ) |-> data_4 == rst_15 ;endproperty \n property name; @(posedge core_clock_1) (  fsm_7  && rx_3  != chip_8 ) &&  (  hw_2  || rx_7  || core_15  != core_9 ) &&  (  chip_1  || sig_12  != rst_5  && cfg_5 ) |-> rst_15 == err_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_1"
    },
    {
        "Code": "if (  err_11  && core_12  || rx_17  != data_20 ) begin \n    rx_13 = chip_15;\n    hw_13 <= clk_3;\n    if ( hw_3  || reg_2  && rx_9 ) begin\n        tx_15 = err_4;\n        auth_10 = chip_10;\n    end\n        if ( auth_13  || clk_6  && data_8  && sig_12 ) begin\n            rx_12 <= reg_8;\n            data_15 = auth_7;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_19) (  err_11  && core_12  || rx_17  != data_20 ) |-> rx_13 == chip_15 && hw_13 == clk_3 ;endproperty \n property name; @(negedge sys_clk_19) (  err_11  && core_12  || rx_17  != data_20 ) &&  (  hw_3  || reg_2  && rx_9 ) |-> tx_15 == err_4 && auth_10 == chip_10 ;endproperty \n property name; @(negedge sys_clk_19) (  err_11  && core_12  || rx_17  != data_20 ) &&  (  hw_3  || reg_2  && rx_9 ) &&  (  auth_13  || clk_6  && data_8  && sig_12 ) |-> rx_12 == reg_8 && data_15 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "if (  !reg_9 ) begin \n    hw_12 = cfg_6;\n    core_118 = tx_11;\n    if ( clk_8  && rst_15  && clk_12 ) begin\n        rst_7 <= auth_4;\n        hw_18 <= clk_3;\n    end\n        if ( sig_11  != err_3  && reg_9  != rst_12 ) begin\n            reg_9 = sig_2;\n            reg_14 = sig_9;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_16) (  !reg_9 ) |-> hw_12 == cfg_6 && core_118 == tx_11 ;endproperty \n property name; @(negedge main_clk_16) (  !reg_9 ) &&  (  clk_8  && rst_15  && clk_12 ) |-> rst_7 == auth_4 && hw_18 == clk_3 ;endproperty \n property name; @(negedge main_clk_16) (  !reg_9 ) &&  (  clk_8  && rst_15  && clk_12 ) &&  (  sig_11  != err_3  && reg_9  != rst_12 ) |-> reg_9 == sig_2 && reg_14 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "if (  chip_10  && cfg_14  || rx_9  || reg_17 ) begin \n    chip_10 = fsm_7;\n    reg_115 = err_8;\n    reg_11 <= reg_5;\n    if ( rst_11  || tx_9  || reg_9 ) begin\n        rst_18 <= rst_12;\n        fsm_115 = cfg_4;\n        data_155 <= rst_10;\n    end\n        if ( reg_3  && clk_5  && cfg_16  && auth_19 ) begin\n            cfg_7 = cfg_6;\n            tx_27 = rst_6;\n            clk_8 <= err_4;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_1) (  chip_10  && cfg_14  || rx_9  || reg_17 ) |-> chip_10 == fsm_7 && reg_115 == err_8 && reg_11 == reg_5 ;endproperty \n property name; @(negedge async_clk_1) (  chip_10  && cfg_14  || rx_9  || reg_17 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> rst_18 == rst_12 && fsm_115 == cfg_4 && data_155 == rst_10 ;endproperty \n property name; @(negedge async_clk_1) (  chip_10  && cfg_14  || rx_9  || reg_17 ) &&  (  rst_11  || tx_9  || reg_9 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) |-> cfg_7 == cfg_6 && tx_27 == rst_6 && clk_8 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "if (  chip_8  && rx_3  || cfg_5  || hw_5 ) begin \n    sig_3 = core_9;\n    auth_1 = hw_14;\n    if ( fsm_20 ) begin\n        core_9 = reg_18;\n        hw_8 <= clk_14;\n    end\n        if ( fsm_12 ) begin\n            data_3 = core_14;\n            rx_13 = reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_6) (  chip_8  && rx_3  || cfg_5  || hw_5 ) |-> sig_3 == core_9 && auth_1 == hw_14 ;endproperty \n property name; @(posedge cpu_clock_6) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  fsm_20 ) |-> core_9 == reg_18 && hw_8 == clk_14 ;endproperty \n property name; @(posedge cpu_clock_6) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  fsm_20 ) &&  (  fsm_12 ) |-> data_3 == core_14 && rx_13 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "if ( !rx_12 ) begin \n    core_17 = err_124;\n    clk_43 <= cfg_2;\n    if ( rx_166 ) begin\n        sig_28 <= cfg_20;\n        reg_18 = auth_3;\n    end\n        if ( fsm_2  && hw_9  && err_56 ) begin\n            auth_18 <= reg_2;\n            fsm_2 = rx_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_1) ( !rx_12 ) |-> core_17 == err_124 && clk_43 == cfg_2 ;endproperty \n property name; @(negedge clk_osc_1) ( !rx_12 ) &&  (  rx_166 ) |-> sig_28 == cfg_20 && reg_18 == auth_3 ;endproperty \n property name; @(negedge clk_osc_1) ( !rx_12 ) &&  (  rx_166 ) &&  (  fsm_2  && hw_9  && err_56 ) |-> auth_18 == reg_2 && fsm_2 == rx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_1"
    },
    {
        "Code": "if (  tx_12  || reg_1 ) begin \n    tx_46 <= clk_12;\n    if ( sig_5  != rst_20  || err_13 ) begin\n        data_17 <= sig_14;\n    end\n        if ( tx_4  || rst_15  && reg_8  && reg_15 ) begin\n            auth_6 = err_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_4) (  tx_12  || reg_1 ) |-> tx_46 == clk_12 ;endproperty \n property name; @(posedge clk_osc_4) (  tx_12  || reg_1 ) &&  (  sig_5  != rst_20  || err_13 ) |-> data_17 == sig_14 ;endproperty \n property name; @(posedge clk_osc_4) (  tx_12  || reg_1 ) &&  (  sig_5  != rst_20  || err_13 ) &&  (  tx_4  || rst_15  && reg_8  && reg_15 ) |-> auth_6 == err_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_4"
    },
    {
        "Code": "if (  auth_1 ) begin \n    reg_11 = hw_14;\n    core_13 = cfg_13;\n    if ( fsm_12  || tx_8  != clk_15  && core_2 ) begin\n        clk_15 = chip_9;\n        auth_120 <= rst_4;\n    end\n        if ( cfg_5  || sig_10  != core_9  || rst_9 ) begin\n            err_79 = reg_11;\n            clk_12 = auth_16;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_13) (  auth_1 ) |-> reg_11 == hw_14 && core_13 == cfg_13 ;endproperty \n property name; @(posedge fast_clk_13) (  auth_1 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) |-> clk_15 == chip_9 && auth_120 == rst_4 ;endproperty \n property name; @(posedge fast_clk_13) (  auth_1 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) &&  (  cfg_5  || sig_10  != core_9  || rst_9 ) |-> err_79 == reg_11 && clk_12 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_13"
    },
    {
        "Code": "if (  fsm_1  || tx_18  != auth_12  || reg_8 ) begin \n    clk_122 <= data_3;\n    reg_118 = err_15;\n    if ( chip_5  != tx_4  && err_19  != tx_17 ) begin\n        sig_18 <= cfg_13;\n        rx_10 <= hw_8;\n    end\n        if ( chip_74  != core_70 ) begin\n            fsm_18 = err_18;\n            err_18 = clk_1;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_5) (  fsm_1  || tx_18  != auth_12  || reg_8 ) |-> clk_122 == data_3 && reg_118 == err_15 ;endproperty \n property name; @(negedge bus_clock_5) (  fsm_1  || tx_18  != auth_12  || reg_8 ) &&  (  chip_5  != tx_4  && err_19  != tx_17 ) |-> sig_18 == cfg_13 && rx_10 == hw_8 ;endproperty \n property name; @(negedge bus_clock_5) (  fsm_1  || tx_18  != auth_12  || reg_8 ) &&  (  chip_5  != tx_4  && err_19  != tx_17 ) &&  (  chip_74  != core_70 ) |-> fsm_18 == err_18 && err_18 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_5"
    },
    {
        "Code": "if (  fsm_11 ) begin \n    hw_1 <= core_15;\n    hw_196 <= hw_1;\n    reg_9 = hw_2;\n    if ( hw_2  && hw_4 ) begin\n        cfg_17 = cfg_9;\n        sig_10 <= auth_7;\n        clk_12 = rst_15;\n    end\n        if ( hw_20 ) begin\n            cfg_3 = hw_10;\n            data_20 <= err_2;\n            chip_96 = fsm_19;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_1) (  fsm_11 ) |-> hw_1 == core_15 && hw_196 == hw_1 && reg_9 == hw_2 ;endproperty \n property name; @(posedge pll_clk_1) (  fsm_11 ) &&  (  hw_2  && hw_4 ) |-> cfg_17 == cfg_9 && sig_10 == auth_7 && clk_12 == rst_15 ;endproperty \n property name; @(posedge pll_clk_1) (  fsm_11 ) &&  (  hw_2  && hw_4 ) &&  (  hw_20 ) |-> cfg_3 == hw_10 && data_20 == err_2 && chip_96 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_1"
    },
    {
        "Code": "if (  rx_4  != err_2 ) begin \n    chip_19 <= fsm_5;\n    auth_1 = clk_14;\n    if ( rx_6  || cfg_2 ) begin\n        chip_8 = reg_7;\n        rst_7 = reg_20;\n    end\n        if ( rst_4  || rst_19 ) begin\n            rx_4 = cfg_20;\n            sig_19 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_18) (  rx_4  != err_2 ) |-> chip_19 == fsm_5 && auth_1 == clk_14 ;endproperty \n property name; @(negedge clk_reset_18) (  rx_4  != err_2 ) &&  (  rx_6  || cfg_2 ) |-> chip_8 == reg_7 && rst_7 == reg_20 ;endproperty \n property name; @(negedge clk_reset_18) (  rx_4  != err_2 ) &&  (  rx_6  || cfg_2 ) &&  (  rst_4  || rst_19 ) |-> rx_4 == cfg_20 && sig_19 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "if (  sig_6 ) begin \n    hw_15 <= rst_4;\n    if ( hw_12  != cfg_16 ) begin\n        clk_5 = tx_9;\n    end\n        if ( clk_16  && sig_12  != hw_6 ) begin\n            tx_19 <= data_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_7) (  sig_6 ) |-> hw_15 == rst_4 ;endproperty \n property name; @(negedge clock_div_7) (  sig_6 ) &&  (  hw_12  != cfg_16 ) |-> clk_5 == tx_9 ;endproperty \n property name; @(negedge clock_div_7) (  sig_6 ) &&  (  hw_12  != cfg_16 ) &&  (  clk_16  && sig_12  != hw_6 ) |-> tx_19 == data_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_7"
    },
    {
        "Code": "if (  reg_14  != rx_2 ) begin \n    clk_15 <= clk_11;\n    sig_2 <= rx_11;\n    tx_33 = fsm_7;\n    if ( tx_17  && hw_9  != core_18 ) begin\n        rst_120 = tx_14;\n        rst_116 <= rx_11;\n        sig_15 <= reg_3;\n    end\n        if ( fsm_20  || tx_9 ) begin\n            fsm_116 = cfg_2;\n            sig_32 <= fsm_8;\n            err_6 <= clk_1;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_8) (  reg_14  != rx_2 ) |-> clk_15 == clk_11 && sig_2 == rx_11 && tx_33 == fsm_7 ;endproperty \n property name; @(posedge main_clk_8) (  reg_14  != rx_2 ) &&  (  tx_17  && hw_9  != core_18 ) |-> rst_120 == tx_14 && rst_116 == rx_11 && sig_15 == reg_3 ;endproperty \n property name; @(posedge main_clk_8) (  reg_14  != rx_2 ) &&  (  tx_17  && hw_9  != core_18 ) &&  (  fsm_20  || tx_9 ) |-> fsm_116 == cfg_2 && sig_32 == fsm_8 && err_6 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "if (  sig_13  && reg_1  != fsm_18  || auth_14 ) begin \n    auth_16 = auth_20;\n    if ( err_2  != data_12  && rst_12 ) begin\n        reg_116 <= sig_4;\n    end\n        if ( rst_10  || clk_5  && fsm_4  || rx_20 ) begin\n            reg_58 <= tx_11;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_18) (  sig_13  && reg_1  != fsm_18  || auth_14 ) |-> auth_16 == auth_20 ;endproperty \n property name; @(posedge cpu_clock_18) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  err_2  != data_12  && rst_12 ) |-> reg_116 == sig_4 ;endproperty \n property name; @(posedge cpu_clock_18) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  err_2  != data_12  && rst_12 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) |-> reg_58 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_18"
    },
    {
        "Code": "if (  core_14 ) begin \n    cfg_15 = fsm_18;\n    if ( rst_4  || rst_19 ) begin\n        core_15 <= rst_12;\n    end\n        if ( core_22 ) begin\n            chip_9 <= err_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_7) (  core_14 ) |-> cfg_15 == fsm_18 ;endproperty \n property name; @(negedge clk_gen_7) (  core_14 ) &&  (  rst_4  || rst_19 ) |-> core_15 == rst_12 ;endproperty \n property name; @(negedge clk_gen_7) (  core_14 ) &&  (  rst_4  || rst_19 ) &&  (  core_22 ) |-> chip_9 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "if (  sig_13 ) begin \n    hw_15 = rx_3;\n    fsm_100 <= chip_1;\n    rst_12 = tx_4;\n    if ( hw_7  != sig_13  || core_13 ) begin\n        data_15 <= err_3;\n        auth_14 <= auth_9;\n        rx_20 = data_9;\n    end\n        if ( tx_17  && hw_9  != core_18 ) begin\n            auth_4 <= sig_6;\n            data_120 <= err_111;\n            chip_109 <= sig_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_6) (  sig_13 ) |-> hw_15 == rx_3 && fsm_100 == chip_1 && rst_12 == tx_4 ;endproperty \n property name; @(negedge clk_osc_6) (  sig_13 ) &&  (  hw_7  != sig_13  || core_13 ) |-> data_15 == err_3 && auth_14 == auth_9 && rx_20 == data_9 ;endproperty \n property name; @(negedge clk_osc_6) (  sig_13 ) &&  (  hw_7  != sig_13  || core_13 ) &&  (  tx_17  && hw_9  != core_18 ) |-> auth_4 == sig_6 && data_120 == err_111 && chip_109 == sig_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_6"
    },
    {
        "Code": "if (  clk_20  || tx_15  && core_20  || tx_2 ) begin \n    rst_2 = reg_4;\n    data_17 = reg_11;\n    if ( fsm_18  != reg_15 ) begin\n        rst_5 <= sig_6;\n        rst_8 = reg_11;\n    end\n        if ( hw_1 ) begin\n            rst_19 = rx_18;\n            data_16 <= data_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_15) (  clk_20  || tx_15  && core_20  || tx_2 ) |-> rst_2 == reg_4 && data_17 == reg_11 ;endproperty \n property name; @(negedge clk_osc_15) (  clk_20  || tx_15  && core_20  || tx_2 ) &&  (  fsm_18  != reg_15 ) |-> rst_5 == sig_6 && rst_8 == reg_11 ;endproperty \n property name; @(negedge clk_osc_15) (  clk_20  || tx_15  && core_20  || tx_2 ) &&  (  fsm_18  != reg_15 ) &&  (  hw_1 ) |-> rst_19 == rx_18 && data_16 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "if (  rx_20  != sig_4  && chip_19  && chip_18 ) begin \n    fsm_6 = data_9;\n    reg_4 <= core_10;\n    core_17 = reg_4;\n    if ( err_184  && cfg_183  != core_9 ) begin\n        hw_17 <= rst_3;\n        reg_15 = cfg_6;\n        tx_1010 <= tx_11;\n    end\n        if ( hw_9  && hw_18  || auth_1 ) begin\n            fsm_15 <= core_20;\n            sig_116 <= hw_18;\n            core_118 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_14) (  rx_20  != sig_4  && chip_19  && chip_18 ) |-> fsm_6 == data_9 && reg_4 == core_10 && core_17 == reg_4 ;endproperty \n property name; @(posedge clock_ctrl_14) (  rx_20  != sig_4  && chip_19  && chip_18 ) &&  (  err_184  && cfg_183  != core_9 ) |-> hw_17 == rst_3 && reg_15 == cfg_6 && tx_1010 == tx_11 ;endproperty \n property name; @(posedge clock_ctrl_14) (  rx_20  != sig_4  && chip_19  && chip_18 ) &&  (  err_184  && cfg_183  != core_9 ) &&  (  hw_9  && hw_18  || auth_1 ) |-> fsm_15 == core_20 && sig_116 == hw_18 && core_118 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "if (  data_3  != fsm_8  && rx_10 ) begin \n    reg_13 = data_17;\n    err_14 = rst_5;\n    hw_19 = data_12;\n    if ( hw_20  != auth_5  && sig_96 ) begin\n        core_112 = auth_3;\n        chip_13 <= cfg_6;\n        reg_10 = rx_20;\n    end\n        if ( rst_15  || chip_14 ) begin\n            clk_122 = clk_19;\n            cfg_20 <= cfg_4;\n            core_37 = rx_3;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_15) (  data_3  != fsm_8  && rx_10 ) |-> reg_13 == data_17 && err_14 == rst_5 && hw_19 == data_12 ;endproperty \n property name; @(posedge async_clk_15) (  data_3  != fsm_8  && rx_10 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> core_112 == auth_3 && chip_13 == cfg_6 && reg_10 == rx_20 ;endproperty \n property name; @(posedge async_clk_15) (  data_3  != fsm_8  && rx_10 ) &&  (  hw_20  != auth_5  && sig_96 ) &&  (  rst_15  || chip_14 ) |-> clk_122 == clk_19 && cfg_20 == cfg_4 && core_37 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "if (  rst_3  || reg_13 ) begin \n    tx_27 <= tx_11;\n    clk_11 = reg_14;\n    if ( rst_17  && tx_19  != fsm_19  && hw_6 ) begin\n        data_116 <= auth_20;\n        rst_6 <= data_7;\n    end\n        if ( clk_7  && tx_11  && fsm_3  && clk_14 ) begin\n            core_147 = err_11;\n            sig_116 = reg_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_8) (  rst_3  || reg_13 ) |-> tx_27 == tx_11 && clk_11 == reg_14 ;endproperty \n property name; @(posedge clk_reset_8) (  rst_3  || reg_13 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) |-> data_116 == auth_20 && rst_6 == data_7 ;endproperty \n property name; @(posedge clk_reset_8) (  rst_3  || reg_13 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) &&  (  clk_7  && tx_11  && fsm_3  && clk_14 ) |-> core_147 == err_11 && sig_116 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "if (  sig_6 ) begin \n    err_6 <= auth_8;\n    sig_19 = reg_7;\n    clk_10 <= cfg_1;\n    if ( rst_150  || rx_153  != fsm_150 ) begin\n        tx_5 <= sig_25;\n        chip_96 = sig_16;\n        hw_19 <= err_1;\n    end\n        if ( data_7  != tx_9  || auth_3 ) begin\n            sig_16 = rst_1;\n            chip_6 <= reg_4;\n            hw_17 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_7) (  sig_6 ) |-> err_6 == auth_8 && sig_19 == reg_7 && clk_10 == cfg_1 ;endproperty \n property name; @(posedge async_clk_7) (  sig_6 ) &&  (  rst_150  || rx_153  != fsm_150 ) |-> tx_5 == sig_25 && chip_96 == sig_16 && hw_19 == err_1 ;endproperty \n property name; @(posedge async_clk_7) (  sig_6 ) &&  (  rst_150  || rx_153  != fsm_150 ) &&  (  data_7  != tx_9  || auth_3 ) |-> sig_16 == rst_1 && chip_6 == reg_4 && hw_17 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "if (  core_18 ) begin \n    clk_122 = fsm_2;\n    tx_10 <= clk_20;\n    reg_17 = clk_1;\n    if ( chip_6 ) begin\n        auth_9 = reg_4;\n        tx_2 <= hw_8;\n        sig_20 = reg_1;\n    end\n        if ( fsm_18 ) begin\n            rst_138 = chip_13;\n            chip_1 = chip_1;\n            rst_5 = err_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_14) (  core_18 ) |-> clk_122 == fsm_2 && tx_10 == clk_20 && reg_17 == clk_1 ;endproperty \n property name; @(negedge clk_reset_14) (  core_18 ) &&  (  chip_6 ) |-> auth_9 == reg_4 && tx_2 == hw_8 && sig_20 == reg_1 ;endproperty \n property name; @(negedge clk_reset_14) (  core_18 ) &&  (  chip_6 ) &&  (  fsm_18 ) |-> rst_138 == chip_13 && chip_1 == chip_1 && rst_5 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "if (  data_16 ) begin \n    reg_173 <= err_6;\n    err_3 = err_190;\n    if ( clk_7 ) begin\n        auth_12 = data_8;\n        err_1 <= chip_19;\n    end\n        if ( tx_8  && err_7 ) begin\n            rst_15 = rst_4;\n            sig_3 = chip_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_13) (  data_16 ) |-> reg_173 == err_6 && err_3 == err_190 ;endproperty \n property name; @(posedge clk_enable_13) (  data_16 ) &&  (  clk_7 ) |-> auth_12 == data_8 && err_1 == chip_19 ;endproperty \n property name; @(posedge clk_enable_13) (  data_16 ) &&  (  clk_7 ) &&  (  tx_8  && err_7 ) |-> rst_15 == rst_4 && sig_3 == chip_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "if (  data_6  || sig_17  && fsm_1  != reg_14 ) begin \n    rx_16 = fsm_11;\n    clk_62 <= clk_11;\n    chip_96 = sig_8;\n    if ( chip_4  || fsm_11  || tx_19  || cfg_11 ) begin\n        chip_17 = chip_14;\n        fsm_116 = rx_17;\n        cfg_10 <= sig_25;\n    end\n        if ( auth_13  && err_5  && clk_6 ) begin\n            chip_19 = err_9;\n            data_5 <= hw_10;\n            fsm_112 <= data_8;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_18) (  data_6  || sig_17  && fsm_1  != reg_14 ) |-> rx_16 == fsm_11 && clk_62 == clk_11 && chip_96 == sig_8 ;endproperty \n property name; @(posedge fast_clk_18) (  data_6  || sig_17  && fsm_1  != reg_14 ) &&  (  chip_4  || fsm_11  || tx_19  || cfg_11 ) |-> chip_17 == chip_14 && fsm_116 == rx_17 && cfg_10 == sig_25 ;endproperty \n property name; @(posedge fast_clk_18) (  data_6  || sig_17  && fsm_1  != reg_14 ) &&  (  chip_4  || fsm_11  || tx_19  || cfg_11 ) &&  (  auth_13  && err_5  && clk_6 ) |-> chip_19 == err_9 && data_5 == hw_10 && fsm_112 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_18"
    },
    {
        "Code": "if (  auth_155  != err_6 ) begin \n    rx_10 = rst_20;\n    if ( tx_118  != reg_14  || clk_15  != sig_5 ) begin\n        reg_6 = cfg_3;\n    end\n        if ( tx_4  || rst_15  && reg_8  && reg_15 ) begin\n            fsm_1 <= rst_20;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_7) (  auth_155  != err_6 ) |-> rx_10 == rst_20 ;endproperty \n property name; @(negedge pll_clk_7) (  auth_155  != err_6 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) |-> reg_6 == cfg_3 ;endproperty \n property name; @(negedge pll_clk_7) (  auth_155  != err_6 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) &&  (  tx_4  || rst_15  && reg_8  && reg_15 ) |-> fsm_1 == rst_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "if (  cfg_13  || hw_6  || data_16  && fsm_10 ) begin \n    rx_9 = data_16;\n    if ( rx_7  != cfg_17  || err_20  || sig_13 ) begin\n        tx_13 <= tx_6;\n    end\n        if ( core_112  != cfg_14  || hw_15  || err_11 ) begin\n            rx_15 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_5) (  cfg_13  || hw_6  || data_16  && fsm_10 ) |-> rx_9 == data_16 ;endproperty \n property name; @(posedge fast_clk_5) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) |-> tx_13 == tx_6 ;endproperty \n property name; @(posedge fast_clk_5) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) &&  (  core_112  != cfg_14  || hw_15  || err_11 ) |-> rx_15 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "if (  reg_9 ) begin \n    data_1 <= clk_3;\n    clk_15 = reg_2;\n    auth_13 <= hw_6;\n    if ( auth_11  && fsm_14  || rx_12 ) begin\n        cfg_4 <= tx_14;\n        rst_7 <= chip_3;\n        tx_112 = fsm_2;\n    end\n        if ( fsm_14  || rst_12 ) begin\n            rst_6 = reg_7;\n            chip_96 = auth_16;\n            tx_19 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_5) (  reg_9 ) |-> data_1 == clk_3 && clk_15 == reg_2 && auth_13 == hw_6 ;endproperty \n property name; @(posedge clk_signal_5) (  reg_9 ) &&  (  auth_11  && fsm_14  || rx_12 ) |-> cfg_4 == tx_14 && rst_7 == chip_3 && tx_112 == fsm_2 ;endproperty \n property name; @(posedge clk_signal_5) (  reg_9 ) &&  (  auth_11  && fsm_14  || rx_12 ) &&  (  fsm_14  || rst_12 ) |-> rst_6 == reg_7 && chip_96 == auth_16 && tx_19 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "if (  sig_14  || cfg_6 ) begin \n    data_11 = fsm_7;\n    if ( cfg_19  && sig_4  && cfg_17  || sig_8 ) begin\n        rx_7 = cfg_1;\n    end\n        if ( tx_7  || core_20 ) begin\n            err_17 = chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_10) (  sig_14  || cfg_6 ) |-> data_11 == fsm_7 ;endproperty \n property name; @(negedge clock_div_10) (  sig_14  || cfg_6 ) &&  (  cfg_19  && sig_4  && cfg_17  || sig_8 ) |-> rx_7 == cfg_1 ;endproperty \n property name; @(negedge clock_div_10) (  sig_14  || cfg_6 ) &&  (  cfg_19  && sig_4  && cfg_17  || sig_8 ) &&  (  tx_7  || core_20 ) |-> err_17 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_10"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_3 ) begin \n    err_20 = fsm_8;\n    sig_16 <= reg_2;\n    core_14 <= err_6;\n    if ( rx_7  != cfg_17  || err_20  || sig_13 ) begin\n        data_178 <= reg_4;\n        core_17 = core_10;\n        data_16 = cfg_19;\n    end\n        if ( data_3  && reg_7  != hw_5 ) begin\n            chip_9 <= fsm_20;\n            hw_7 <= clk_9;\n            chip_2 <= err_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_8) (  hw_8  || reg_8  && chip_3 ) |-> err_20 == fsm_8 && sig_16 == reg_2 && core_14 == err_6 ;endproperty \n property name; @(negedge clk_gen_8) (  hw_8  || reg_8  && chip_3 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) |-> data_178 == reg_4 && core_17 == core_10 && data_16 == cfg_19 ;endproperty \n property name; @(negedge clk_gen_8) (  hw_8  || reg_8  && chip_3 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) &&  (  data_3  && reg_7  != hw_5 ) |-> chip_9 == fsm_20 && hw_7 == clk_9 && chip_2 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_8"
    },
    {
        "Code": "if (  auth_4  != hw_14  && err_4  && chip_11 ) begin \n    core_15 = clk_12;\n    if ( sig_3  != data_2  && rx_20  && rx_4 ) begin\n        reg_7 <= err_15;\n    end\n        if ( rst_4  && reg_15 ) begin\n            cfg_76 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_5) (  auth_4  != hw_14  && err_4  && chip_11 ) |-> core_15 == clk_12 ;endproperty \n property name; @(posedge pll_clk_5) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  sig_3  != data_2  && rx_20  && rx_4 ) |-> reg_7 == err_15 ;endproperty \n property name; @(posedge pll_clk_5) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  sig_3  != data_2  && rx_20  && rx_4 ) &&  (  rst_4  && reg_15 ) |-> cfg_76 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_5"
    },
    {
        "Code": "if (  chip_12 ) begin \n    data_116 = sig_12;\n    err_4 = fsm_20;\n    reg_12 = chip_1;\n    if ( tx_4  != cfg_9 ) begin\n        fsm_116 <= sig_1;\n        auth_11 = reg_4;\n        hw_10 <= sig_19;\n    end\n        if ( rx_11  && data_6  != hw_1  && auth_11 ) begin\n            data_203 = err_20;\n            fsm_15 <= data_18;\n            auth_117 <= auth_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_20) (  chip_12 ) |-> data_116 == sig_12 && err_4 == fsm_20 && reg_12 == chip_1 ;endproperty \n property name; @(negedge clk_in_20) (  chip_12 ) &&  (  tx_4  != cfg_9 ) |-> fsm_116 == sig_1 && auth_11 == reg_4 && hw_10 == sig_19 ;endproperty \n property name; @(negedge clk_in_20) (  chip_12 ) &&  (  tx_4  != cfg_9 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) |-> data_203 == err_20 && fsm_15 == data_18 && auth_117 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_20"
    },
    {
        "Code": "if (  rx_198 ) begin \n    data_16 = rst_15;\n    core_118 = err_6;\n    rst_120 = auth_18;\n    if ( auth_6  != cfg_1 ) begin\n        fsm_17 = rst_14;\n        data_155 = sig_18;\n        clk_10 <= tx_5;\n    end\n        if ( rst_2  != cfg_18  || fsm_6 ) begin\n            data_19 <= sig_5;\n            core_8 = clk_2;\n            reg_19 = err_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_5) (  rx_198 ) |-> data_16 == rst_15 && core_118 == err_6 && rst_120 == auth_18 ;endproperty \n property name; @(posedge clk_reset_5) (  rx_198 ) &&  (  auth_6  != cfg_1 ) |-> fsm_17 == rst_14 && data_155 == sig_18 && clk_10 == tx_5 ;endproperty \n property name; @(posedge clk_reset_5) (  rx_198 ) &&  (  auth_6  != cfg_1 ) &&  (  rst_2  != cfg_18  || fsm_6 ) |-> data_19 == sig_5 && core_8 == clk_2 && reg_19 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "if (  chip_1  != clk_6  && clk_7 ) begin \n    rst_15 = rst_4;\n    cfg_105 = hw_15;\n    data_8 <= hw_8;\n    if ( rx_129  || hw_7  && err_124  != tx_8 ) begin\n        tx_16 <= sig_12;\n        core_20 = core_7;\n        data_2 <= rx_1;\n    end\n        if ( hw_15 ) begin\n            reg_9 <= cfg_16;\n            core_18 = reg_16;\n            sig_14 <= reg_20;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_6) (  chip_1  != clk_6  && clk_7 ) |-> rst_15 == rst_4 && cfg_105 == hw_15 && data_8 == hw_8 ;endproperty \n property name; @(negedge cpu_clock_6) (  chip_1  != clk_6  && clk_7 ) &&  (  rx_129  || hw_7  && err_124  != tx_8 ) |-> tx_16 == sig_12 && core_20 == core_7 && data_2 == rx_1 ;endproperty \n property name; @(negedge cpu_clock_6) (  chip_1  != clk_6  && clk_7 ) &&  (  rx_129  || hw_7  && err_124  != tx_8 ) &&  (  hw_15 ) |-> reg_9 == cfg_16 && core_18 == reg_16 && sig_14 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "if (  chip_1  && chip_18  || data_2  || fsm_2 ) begin \n    rx_11 <= fsm_18;\n    cfg_4 = tx_7;\n    rx_10 = core_6;\n    if ( err_12  && chip_7  && rst_18  && hw_16 ) begin\n        tx_9 <= fsm_20;\n        data_2 <= err_10;\n        fsm_17 = rx_17;\n    end\n        if ( rst_2  != cfg_58  || fsm_6 ) begin\n            rst_20 <= rst_15;\n            hw_79 <= reg_5;\n            sig_20 = rst_1;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_8) (  chip_1  && chip_18  || data_2  || fsm_2 ) |-> rx_11 == fsm_18 && cfg_4 == tx_7 && rx_10 == core_6 ;endproperty \n property name; @(posedge sys_clk_8) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  err_12  && chip_7  && rst_18  && hw_16 ) |-> tx_9 == fsm_20 && data_2 == err_10 && fsm_17 == rx_17 ;endproperty \n property name; @(posedge sys_clk_8) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  err_12  && chip_7  && rst_18  && hw_16 ) &&  (  rst_2  != cfg_58  || fsm_6 ) |-> rst_20 == rst_15 && hw_79 == reg_5 && sig_20 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_8"
    },
    {
        "Code": "if (  sig_1  != reg_3 ) begin \n    rst_120 = rst_3;\n    sig_6 <= rst_20;\n    if ( rst_3  != core_13  || tx_5 ) begin\n        auth_19 <= fsm_8;\n        err_5 = cfg_10;\n    end\n        if ( tx_16  != rx_40 ) begin\n            rst_5 <= fsm_15;\n            core_4 = tx_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_8) (  sig_1  != reg_3 ) |-> rst_120 == rst_3 && sig_6 == rst_20 ;endproperty \n property name; @(posedge clk_osc_8) (  sig_1  != reg_3 ) &&  (  rst_3  != core_13  || tx_5 ) |-> auth_19 == fsm_8 && err_5 == cfg_10 ;endproperty \n property name; @(posedge clk_osc_8) (  sig_1  != reg_3 ) &&  (  rst_3  != core_13  || tx_5 ) &&  (  tx_16  != rx_40 ) |-> rst_5 == fsm_15 && core_4 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "if (  sig_9  != err_2  || chip_13 ) begin \n    auth_11 <= reg_16;\n    core_7 = cfg_6;\n    if ( rx_10  || rx_1  != data_10 ) begin\n        rx_3 = reg_15;\n        rx_12 = chip_11;\n    end\n        if ( hw_12 ) begin\n            fsm_26 <= hw_1;\n            cfg_13 = rst_8;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  sig_9  != err_2  || chip_13 ) |-> auth_11 == reg_16 && core_7 == cfg_6 ;endproperty \n property name; @(negedge main_clk_3) (  sig_9  != err_2  || chip_13 ) &&  (  rx_10  || rx_1  != data_10 ) |-> rx_3 == reg_15 && rx_12 == chip_11 ;endproperty \n property name; @(negedge main_clk_3) (  sig_9  != err_2  || chip_13 ) &&  (  rx_10  || rx_1  != data_10 ) &&  (  hw_12 ) |-> fsm_26 == hw_1 && cfg_13 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if (  rst_17  && core_16 ) begin \n    auth_117 = auth_9;\n    tx_3 <= sig_16;\n    if ( chip_11 ) begin\n        sig_18 = fsm_3;\n        fsm_2 = data_8;\n    end\n        if ( rx_18 ) begin\n            cfg_13 = data_17;\n            chip_110 = fsm_17;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_5) (  rst_17  && core_16 ) |-> auth_117 == auth_9 && tx_3 == sig_16 ;endproperty \n property name; @(negedge pll_clk_5) (  rst_17  && core_16 ) &&  (  chip_11 ) |-> sig_18 == fsm_3 && fsm_2 == data_8 ;endproperty \n property name; @(negedge pll_clk_5) (  rst_17  && core_16 ) &&  (  chip_11 ) &&  (  rx_18 ) |-> cfg_13 == data_17 && chip_110 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_5"
    },
    {
        "Code": "if (  fsm_15  && core_3  && clk_8  || err_17 ) begin \n    sig_19 <= cfg_15;\n    if ( data_20  || tx_11  || tx_1 ) begin\n        err_15 = reg_20;\n    end\n        if ( auth_3  != rst_7  && fsm_18 ) begin\n            data_11 = auth_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_17) (  fsm_15  && core_3  && clk_8  || err_17 ) |-> sig_19 == cfg_15 ;endproperty \n property name; @(posedge clk_reset_17) (  fsm_15  && core_3  && clk_8  || err_17 ) &&  (  data_20  || tx_11  || tx_1 ) |-> err_15 == reg_20 ;endproperty \n property name; @(posedge clk_reset_17) (  fsm_15  && core_3  && clk_8  || err_17 ) &&  (  data_20  || tx_11  || tx_1 ) &&  (  auth_3  != rst_7  && fsm_18 ) |-> data_11 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "if (  hw_15 ) begin \n    tx_11 <= rx_5;\n    if ( chip_1313 ) begin\n        tx_33 = auth_16;\n    end\n        if ( rst_99 ) begin\n            rx_18 = err_20;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_13) (  hw_15 ) |-> tx_11 == rx_5 ;endproperty \n property name; @(posedge clock_ctrl_13) (  hw_15 ) &&  (  chip_1313 ) |-> tx_33 == auth_16 ;endproperty \n property name; @(posedge clock_ctrl_13) (  hw_15 ) &&  (  chip_1313 ) &&  (  rst_99 ) |-> rx_18 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_13"
    },
    {
        "Code": "if (  tx_17  && sig_6  != cfg_17  || rst_12 ) begin \n    hw_13 = tx_20;\n    if ( sig_2020 ) begin\n        sig_2 <= rx_4;\n    end\n        if ( err_20  && err_20 ) begin\n            rst_10 = auth_7;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_13) (  tx_17  && sig_6  != cfg_17  || rst_12 ) |-> hw_13 == tx_20 ;endproperty \n property name; @(negedge mem_clock_13) (  tx_17  && sig_6  != cfg_17  || rst_12 ) &&  (  sig_2020 ) |-> sig_2 == rx_4 ;endproperty \n property name; @(negedge mem_clock_13) (  tx_17  && sig_6  != cfg_17  || rst_12 ) &&  (  sig_2020 ) &&  (  err_20  && err_20 ) |-> rst_10 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "if (  err_3 ) begin \n    fsm_42 <= tx_5;\n    fsm_4 = chip_4;\n    data_1 <= chip_17;\n    if ( chip_11  || chip_15  && reg_4  && rx_7 ) begin\n        rst_16 = rst_4;\n        core_147 <= tx_9;\n        reg_13 <= clk_9;\n    end\n        if ( tx_10  != rx_3  || hw_114 ) begin\n            hw_9 = data_18;\n            rst_120 <= clk_4;\n            clk_1 = clk_15;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_13) (  err_3 ) |-> fsm_42 == tx_5 && fsm_4 == chip_4 && data_1 == chip_17 ;endproperty \n property name; @(posedge clock_div_13) (  err_3 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) |-> rst_16 == rst_4 && core_147 == tx_9 && reg_13 == clk_9 ;endproperty \n property name; @(posedge clock_div_13) (  err_3 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) &&  (  tx_10  != rx_3  || hw_114 ) |-> hw_9 == data_18 && rst_120 == clk_4 && clk_1 == clk_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_13"
    },
    {
        "Code": "if (  tx_5  != rst_2 ) begin \n    clk_1 = cfg_16;\n    if ( cfg_14  || sig_6  || rst_6 ) begin\n        data_2 <= reg_6;\n    end\n        if ( clk_9 ) begin\n            reg_118 <= sig_17;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_18) (  tx_5  != rst_2 ) |-> clk_1 == cfg_16 ;endproperty \n property name; @(negedge mem_clock_18) (  tx_5  != rst_2 ) &&  (  cfg_14  || sig_6  || rst_6 ) |-> data_2 == reg_6 ;endproperty \n property name; @(negedge mem_clock_18) (  tx_5  != rst_2 ) &&  (  cfg_14  || sig_6  || rst_6 ) &&  (  clk_9 ) |-> reg_118 == sig_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "if (  rst_17  && core_16 ) begin \n    data_3 <= auth_12;\n    auth_9 = auth_20;\n    if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n        tx_9 = rst_14;\n        hw_13 = chip_20;\n    end\n        if ( cfg_14  || auth_13  && rx_13 ) begin\n            data_15 <= rx_3;\n            hw_4 = reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_7) (  rst_17  && core_16 ) |-> data_3 == auth_12 && auth_9 == auth_20 ;endproperty \n property name; @(negedge ref_clk_7) (  rst_17  && core_16 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> tx_9 == rst_14 && hw_13 == chip_20 ;endproperty \n property name; @(negedge ref_clk_7) (  rst_17  && core_16 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) &&  (  cfg_14  || auth_13  && rx_13 ) |-> data_15 == rx_3 && hw_4 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "if (  data_20  != chip_2 ) begin \n    data_6 <= chip_3;\n    if ( auth_6  != cfg_1 ) begin\n        rx_11 = fsm_8;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_15 ) begin\n            clk_17 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_15) (  data_20  != chip_2 ) |-> data_6 == chip_3 ;endproperty \n property name; @(negedge clk_signal_15) (  data_20  != chip_2 ) &&  (  auth_6  != cfg_1 ) |-> rx_11 == fsm_8 ;endproperty \n property name; @(negedge clk_signal_15) (  data_20  != chip_2 ) &&  (  auth_6  != cfg_1 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) |-> clk_17 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_15"
    },
    {
        "Code": "if (  err_15 ) begin \n    rst_18 <= chip_4;\n    rx_11 <= err_13;\n    err_7 = data_15;\n    if ( fsm_16  != auth_12 ) begin\n        tx_9 <= cfg_5;\n        data_203 = chip_17;\n        auth_204 <= rx_14;\n    end\n        if ( hw_13  && hw_3  && sig_4 ) begin\n            cfg_208 = reg_4;\n            data_11 = err_13;\n            auth_2 = rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_2) (  err_15 ) |-> rst_18 == chip_4 && rx_11 == err_13 && err_7 == data_15 ;endproperty \n property name; @(posedge fast_clk_2) (  err_15 ) &&  (  fsm_16  != auth_12 ) |-> tx_9 == cfg_5 && data_203 == chip_17 && auth_204 == rx_14 ;endproperty \n property name; @(posedge fast_clk_2) (  err_15 ) &&  (  fsm_16  != auth_12 ) &&  (  hw_13  && hw_3  && sig_4 ) |-> cfg_208 == reg_4 && data_11 == err_13 && auth_2 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "if (  err_10  && core_20 ) begin \n    clk_62 <= cfg_13;\n    auth_6 = clk_2;\n    if ( err_11  && tx_11  || data_8  != rst_10 ) begin\n        sig_18 <= auth_3;\n        rst_18 <= sig_7;\n    end\n        if ( core_3 ) begin\n            auth_1 <= clk_14;\n            core_75 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_10) (  err_10  && core_20 ) |-> clk_62 == cfg_13 && auth_6 == clk_2 ;endproperty \n property name; @(negedge clk_osc_10) (  err_10  && core_20 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) |-> sig_18 == auth_3 && rst_18 == sig_7 ;endproperty \n property name; @(negedge clk_osc_10) (  err_10  && core_20 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) &&  (  core_3 ) |-> auth_1 == clk_14 && core_75 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_10"
    },
    {
        "Code": "if (  hw_11 ) begin \n    clk_122 <= fsm_6;\n    rx_13 <= reg_5;\n    sig_17 <= rst_10;\n    if ( reg_13  != auth_16  && data_4 ) begin\n        rx_18 = err_11;\n        data_8 = core_7;\n        auth_2 = sig_3;\n    end\n        if ( chip_16  && data_11  || auth_5  != core_10 ) begin\n            hw_17 <= clk_4;\n            clk_9 <= auth_7;\n            fsm_7 <= core_20;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_15) (  hw_11 ) |-> clk_122 == fsm_6 && rx_13 == reg_5 && sig_17 == rst_10 ;endproperty \n property name; @(negedge ref_clk_15) (  hw_11 ) &&  (  reg_13  != auth_16  && data_4 ) |-> rx_18 == err_11 && data_8 == core_7 && auth_2 == sig_3 ;endproperty \n property name; @(negedge ref_clk_15) (  hw_11 ) &&  (  reg_13  != auth_16  && data_4 ) &&  (  chip_16  && data_11  || auth_5  != core_10 ) |-> hw_17 == clk_4 && clk_9 == auth_7 && fsm_7 == core_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_15"
    },
    {
        "Code": "if (  data_20  != chip_2 ) begin \n    reg_118 <= reg_6;\n    if ( cfg_13  != clk_11  && chip_5  && data_11 ) begin\n        sig_13 <= clk_19;\n    end\n        if ( rst_19  && err_1  && tx_5  || hw_5 ) begin\n            rx_12 = sig_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_8) (  data_20  != chip_2 ) |-> reg_118 == reg_6 ;endproperty \n property name; @(negedge clk_reset_8) (  data_20  != chip_2 ) &&  (  cfg_13  != clk_11  && chip_5  && data_11 ) |-> sig_13 == clk_19 ;endproperty \n property name; @(negedge clk_reset_8) (  data_20  != chip_2 ) &&  (  cfg_13  != clk_11  && chip_5  && data_11 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) |-> rx_12 == sig_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_8"
    },
    {
        "Code": "if (  chip_10  && sig_14  != sig_12 ) begin \n    rx_7 <= reg_6;\n    fsm_18 = core_1;\n    if ( chip_15  && auth_20 ) begin\n        cfg_1 = data_5;\n        hw_10 <= sig_8;\n    end\n        if ( sig_12  || fsm_13  || auth_10 ) begin\n            hw_8 <= sig_2;\n            reg_17 <= data_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_13) (  chip_10  && sig_14  != sig_12 ) |-> rx_7 == reg_6 && fsm_18 == core_1 ;endproperty \n property name; @(negedge clock_ctrl_13) (  chip_10  && sig_14  != sig_12 ) &&  (  chip_15  && auth_20 ) |-> cfg_1 == data_5 && hw_10 == sig_8 ;endproperty \n property name; @(negedge clock_ctrl_13) (  chip_10  && sig_14  != sig_12 ) &&  (  chip_15  && auth_20 ) &&  (  sig_12  || fsm_13  || auth_10 ) |-> hw_8 == sig_2 && reg_17 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_13"
    },
    {
        "Code": "if (  cfg_14  != fsm_9  || chip_1 ) begin \n    clk_4 = auth_6;\n    clk_118 = sig_19;\n    if ( tx_10  || cfg_16  || fsm_1 ) begin\n        reg_13 <= hw_15;\n        core_147 <= err_13;\n    end\n        if ( hw_13 ) begin\n            reg_118 <= clk_9;\n            err_79 = reg_3;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_2) (  cfg_14  != fsm_9  || chip_1 ) |-> clk_4 == auth_6 && clk_118 == sig_19 ;endproperty \n property name; @(negedge sys_clk_2) (  cfg_14  != fsm_9  || chip_1 ) &&  (  tx_10  || cfg_16  || fsm_1 ) |-> reg_13 == hw_15 && core_147 == err_13 ;endproperty \n property name; @(negedge sys_clk_2) (  cfg_14  != fsm_9  || chip_1 ) &&  (  tx_10  || cfg_16  || fsm_1 ) &&  (  hw_13 ) |-> reg_118 == clk_9 && err_79 == reg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "if ( !err_7 ) begin \n    tx_117 <= rst_5;\n    if ( clk_12  || fsm_11  && clk_9  && cfg_13 ) begin\n        hw_9 <= rst_7;\n    end\n        if ( rst_17  != fsm_13  || rx_19  != chip_17 ) begin\n            reg_5 <= hw_7;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_19) ( !err_7 ) |-> tx_117 == rst_5 ;endproperty \n property name; @(negedge pll_clk_19) ( !err_7 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) |-> hw_9 == rst_7 ;endproperty \n property name; @(negedge pll_clk_19) ( !err_7 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) &&  (  rst_17  != fsm_13  || rx_19  != chip_17 ) |-> reg_5 == hw_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_19"
    },
    {
        "Code": "if (  auth_2  != cfg_2  || sig_2  != reg_3 ) begin \n    sig_4 <= chip_6;\n    core_17 = core_6;\n    if ( rx_2 ) begin\n        cfg_7 = hw_19;\n        rst_16 = rx_3;\n    end\n        if ( clk_3  || rst_14  != hw_10 ) begin\n            chip_96 <= core_7;\n            core_75 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_4) (  auth_2  != cfg_2  || sig_2  != reg_3 ) |-> sig_4 == chip_6 && core_17 == core_6 ;endproperty \n property name; @(negedge bus_clock_4) (  auth_2  != cfg_2  || sig_2  != reg_3 ) &&  (  rx_2 ) |-> cfg_7 == hw_19 && rst_16 == rx_3 ;endproperty \n property name; @(negedge bus_clock_4) (  auth_2  != cfg_2  || sig_2  != reg_3 ) &&  (  rx_2 ) &&  (  clk_3  || rst_14  != hw_10 ) |-> chip_96 == core_7 && core_75 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_4"
    },
    {
        "Code": "if (  rx_13  && sig_10  != cfg_16 ) begin \n    data_20 <= chip_16;\n    tx_7 = clk_14;\n    clk_122 = data_4;\n    if ( cfg_20  != sig_19  && data_10  || rx_8 ) begin\n        fsm_114 <= hw_11;\n        rx_2 <= chip_115;\n        tx_8 <= clk_12;\n    end\n        if ( rst_18  != core_9  && data_17 ) begin\n            rx_6 <= auth_10;\n            hw_19 = data_17;\n            data_6 = tx_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_15) (  rx_13  && sig_10  != cfg_16 ) |-> data_20 == chip_16 && tx_7 == clk_14 && clk_122 == data_4 ;endproperty \n property name; @(negedge clk_enable_15) (  rx_13  && sig_10  != cfg_16 ) &&  (  cfg_20  != sig_19  && data_10  || rx_8 ) |-> fsm_114 == hw_11 && rx_2 == chip_115 && tx_8 == clk_12 ;endproperty \n property name; @(negedge clk_enable_15) (  rx_13  && sig_10  != cfg_16 ) &&  (  cfg_20  != sig_19  && data_10  || rx_8 ) &&  (  rst_18  != core_9  && data_17 ) |-> rx_6 == auth_10 && hw_19 == data_17 && data_6 == tx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "if (  cfg_18  != cfg_14  && fsm_5  && reg_19 ) begin \n    clk_4 = fsm_19;\n    if ( chip_7  != err_11  || rst_18  != core_1 ) begin\n        reg_2 <= rx_14;\n    end\n        if ( hw_1  || fsm_20  || clk_18 ) begin\n            data_4 <= hw_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_13) (  cfg_18  != cfg_14  && fsm_5  && reg_19 ) |-> clk_4 == fsm_19 ;endproperty \n property name; @(posedge clk_in_13) (  cfg_18  != cfg_14  && fsm_5  && reg_19 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) |-> reg_2 == rx_14 ;endproperty \n property name; @(posedge clk_in_13) (  cfg_18  != cfg_14  && fsm_5  && reg_19 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) &&  (  hw_1  || fsm_20  || clk_18 ) |-> data_4 == hw_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "if (  clk_5 ) begin \n    core_20 <= sig_11;\n    auth_1 <= rst_16;\n    if ( clk_17  || fsm_11  && clk_9  && cfg_13 ) begin\n        rst_14 = err_11;\n        chip_96 <= reg_6;\n    end\n        if ( err_8  && fsm_14  && core_18 ) begin\n            rst_19 <= sig_17;\n            fsm_14 = chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_11) (  clk_5 ) |-> core_20 == sig_11 && auth_1 == rst_16 ;endproperty \n property name; @(negedge clk_osc_11) (  clk_5 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) |-> rst_14 == err_11 && chip_96 == reg_6 ;endproperty \n property name; @(negedge clk_osc_11) (  clk_5 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) &&  (  err_8  && fsm_14  && core_18 ) |-> rst_19 == sig_17 && fsm_14 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_11"
    },
    {
        "Code": "if (  fsm_6  && rx_7  && auth_11  || cfg_13 ) begin \n    chip_16 = chip_7;\n    if ( tx_1  || auth_1  != rst_8  && data_9 ) begin\n        fsm_115 = auth_2;\n    end\n        if ( fsm_12  || tx_8  != clk_15  && core_2 ) begin\n            chip_1 <= cfg_11;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_18) (  fsm_6  && rx_7  && auth_11  || cfg_13 ) |-> chip_16 == chip_7 ;endproperty \n property name; @(posedge cpu_clock_18) (  fsm_6  && rx_7  && auth_11  || cfg_13 ) &&  (  tx_1  || auth_1  != rst_8  && data_9 ) |-> fsm_115 == auth_2 ;endproperty \n property name; @(posedge cpu_clock_18) (  fsm_6  && rx_7  && auth_11  || cfg_13 ) &&  (  tx_1  || auth_1  != rst_8  && data_9 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) |-> chip_1 == cfg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_18"
    },
    {
        "Code": "if (  hw_11 ) begin \n    cfg_2 <= core_13;\n    if ( clk_20  && rst_6  && rst_3 ) begin\n        tx_3 <= sig_2;\n    end\n        if ( rx_3 ) begin\n            err_18 <= rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_6) (  hw_11 ) |-> cfg_2 == core_13 ;endproperty \n property name; @(negedge async_clk_6) (  hw_11 ) &&  (  clk_20  && rst_6  && rst_3 ) |-> tx_3 == sig_2 ;endproperty \n property name; @(negedge async_clk_6) (  hw_11 ) &&  (  clk_20  && rst_6  && rst_3 ) &&  (  rx_3 ) |-> err_18 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "if (  auth_12  && sig_7  && hw_9 ) begin \n    data_155 <= rx_12;\n    data_6 <= chip_19;\n    if ( rx_2  || reg_11 ) begin\n        rst_9 = rx_17;\n        auth_1 <= rst_5;\n    end\n        if ( reg_19  || tx_196 ) begin\n            auth_14 = rx_3;\n            core_75 = reg_7;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_3) (  auth_12  && sig_7  && hw_9 ) |-> data_155 == rx_12 && data_6 == chip_19 ;endproperty \n property name; @(negedge async_clk_3) (  auth_12  && sig_7  && hw_9 ) &&  (  rx_2  || reg_11 ) |-> rst_9 == rx_17 && auth_1 == rst_5 ;endproperty \n property name; @(negedge async_clk_3) (  auth_12  && sig_7  && hw_9 ) &&  (  rx_2  || reg_11 ) &&  (  reg_19  || tx_196 ) |-> auth_14 == rx_3 && core_75 == reg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "if (  data_11 ) begin \n    fsm_12 = chip_12;\n    auth_14 <= clk_12;\n    rst_4 <= fsm_2;\n    if ( sig_14  || rst_17  || data_3  && tx_12 ) begin\n        core_12 <= chip_20;\n        fsm_2 = sig_6;\n        auth_6 = rx_14;\n    end\n        if ( tx_5  != chip_19  && err_16 ) begin\n            tx_4 = core_19;\n            hw_14 = sig_19;\n            hw_1 = chip_1;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_5) (  data_11 ) |-> fsm_12 == chip_12 && auth_14 == clk_12 && rst_4 == fsm_2 ;endproperty \n property name; @(negedge core_clock_5) (  data_11 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) |-> core_12 == chip_20 && fsm_2 == sig_6 && auth_6 == rx_14 ;endproperty \n property name; @(negedge core_clock_5) (  data_11 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) &&  (  tx_5  != chip_19  && err_16 ) |-> tx_4 == core_19 && hw_14 == sig_19 && hw_1 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "if (  clk_2 ) begin \n    reg_18 <= clk_19;\n    auth_4 <= rx_3;\n    tx_112 <= rx_20;\n    if ( fsm_14 ) begin\n        fsm_4 <= cfg_6;\n        core_16 <= tx_15;\n        tx_10 <= err_2;\n    end\n        if ( data_9  || chip_3  || core_13  || err_15 ) begin\n            rx_114 = err_2;\n            core_112 <= hw_15;\n            auth_117 = core_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_10) (  clk_2 ) |-> reg_18 == clk_19 && auth_4 == rx_3 && tx_112 == rx_20 ;endproperty \n property name; @(negedge clock_ctrl_10) (  clk_2 ) &&  (  fsm_14 ) |-> fsm_4 == cfg_6 && core_16 == tx_15 && tx_10 == err_2 ;endproperty \n property name; @(negedge clock_ctrl_10) (  clk_2 ) &&  (  fsm_14 ) &&  (  data_9  || chip_3  || core_13  || err_15 ) |-> rx_114 == err_2 && core_112 == hw_15 && auth_117 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    },
    {
        "Code": "if (  auth_8  && rst_16  != err_1  || data_12 ) begin \n    clk_4 = reg_5;\n    core_16 <= tx_15;\n    if ( rx_4  != data_4 ) begin\n        clk_15 <= chip_14;\n        auth_17 <= chip_4;\n    end\n        if ( err_12  && err_1 ) begin\n            chip_7 = data_12;\n            hw_17 = clk_2;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_3) (  auth_8  && rst_16  != err_1  || data_12 ) |-> clk_4 == reg_5 && core_16 == tx_15 ;endproperty \n property name; @(negedge fast_clk_3) (  auth_8  && rst_16  != err_1  || data_12 ) &&  (  rx_4  != data_4 ) |-> clk_15 == chip_14 && auth_17 == chip_4 ;endproperty \n property name; @(negedge fast_clk_3) (  auth_8  && rst_16  != err_1  || data_12 ) &&  (  rx_4  != data_4 ) &&  (  err_12  && err_1 ) |-> chip_7 == data_12 && hw_17 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_3"
    },
    {
        "Code": "if (  data_12  || reg_111  && err_12  && chip_17 ) begin \n    tx_33 = tx_12;\n    if ( sig_2  != chip_6 ) begin\n        fsm_15 <= err_6;\n    end\n        if ( clk_16  && hw_190 ) begin\n            hw_15 = cfg_2;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  data_12  || reg_111  && err_12  && chip_17 ) |-> tx_33 == tx_12 ;endproperty \n property name; @(negedge async_clk_16) (  data_12  || reg_111  && err_12  && chip_17 ) &&  (  sig_2  != chip_6 ) |-> fsm_15 == err_6 ;endproperty \n property name; @(negedge async_clk_16) (  data_12  || reg_111  && err_12  && chip_17 ) &&  (  sig_2  != chip_6 ) &&  (  clk_16  && hw_190 ) |-> hw_15 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  hw_8  || rst_12  != rst_2  || data_18 ) begin \n    err_19 = err_18;\n    if ( clk_20  || rst_7 ) begin\n        rx_9 = auth_3;\n    end\n        if ( core_20  && sig_5  != chip_1 ) begin\n            tx_15 <= rx_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_9) (  hw_8  || rst_12  != rst_2  || data_18 ) |-> err_19 == err_18 ;endproperty \n property name; @(negedge clk_signal_9) (  hw_8  || rst_12  != rst_2  || data_18 ) &&  (  clk_20  || rst_7 ) |-> rx_9 == auth_3 ;endproperty \n property name; @(negedge clk_signal_9) (  hw_8  || rst_12  != rst_2  || data_18 ) &&  (  clk_20  || rst_7 ) &&  (  core_20  && sig_5  != chip_1 ) |-> tx_15 == rx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_9"
    },
    {
        "Code": "if (  chip_1  != sig_2  || tx_11  || rx_17 ) begin \n    rx_3 <= hw_10;\n    if ( err_20  || auth_16  != fsm_4 ) begin\n        core_15 <= sig_12;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_15 ) begin\n            core_6 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_6) (  chip_1  != sig_2  || tx_11  || rx_17 ) |-> rx_3 == hw_10 ;endproperty \n property name; @(posedge clk_in_6) (  chip_1  != sig_2  || tx_11  || rx_17 ) &&  (  err_20  || auth_16  != fsm_4 ) |-> core_15 == sig_12 ;endproperty \n property name; @(posedge clk_in_6) (  chip_1  != sig_2  || tx_11  || rx_17 ) &&  (  err_20  || auth_16  != fsm_4 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) |-> core_6 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "if (  fsm_19  || err_11  || reg_4  != sig_7 ) begin \n    rx_130 <= hw_12;\n    if ( sig_14 ) begin\n        cfg_105 = err_20;\n    end\n        if ( rst_7  != data_18  || cfg_11 ) begin\n            err_17 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_18) (  fsm_19  || err_11  || reg_4  != sig_7 ) |-> rx_130 == hw_12 ;endproperty \n property name; @(negedge fast_clk_18) (  fsm_19  || err_11  || reg_4  != sig_7 ) &&  (  sig_14 ) |-> cfg_105 == err_20 ;endproperty \n property name; @(negedge fast_clk_18) (  fsm_19  || err_11  || reg_4  != sig_7 ) &&  (  sig_14 ) &&  (  rst_7  != data_18  || cfg_11 ) |-> err_17 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_18"
    },
    {
        "Code": "if (  chip_11  != fsm_14  && tx_20 ) begin \n    reg_118 <= rx_19;\n    hw_11 = chip_2;\n    if ( core_140  || sig_140  != data_15 ) begin\n        cfg_20 <= sig_8;\n        auth_12 = err_2;\n    end\n        if ( reg_15  || chip_5  != rst_3  && core_6 ) begin\n            cfg_1 = auth_15;\n            hw_14 <= clk_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_6) (  chip_11  != fsm_14  && tx_20 ) |-> reg_118 == rx_19 && hw_11 == chip_2 ;endproperty \n property name; @(posedge clk_gen_6) (  chip_11  != fsm_14  && tx_20 ) &&  (  core_140  || sig_140  != data_15 ) |-> cfg_20 == sig_8 && auth_12 == err_2 ;endproperty \n property name; @(posedge clk_gen_6) (  chip_11  != fsm_14  && tx_20 ) &&  (  core_140  || sig_140  != data_15 ) &&  (  reg_15  || chip_5  != rst_3  && core_6 ) |-> cfg_1 == auth_15 && hw_14 == clk_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_6"
    },
    {
        "Code": "if (  fsm_2  || rst_102  && sig_2 ) begin \n    rst_14 = reg_8;\n    rst_12 <= rx_10;\n    if ( reg_1 ) begin\n        tx_14 = auth_18;\n        chip_4 <= tx_6;\n    end\n        if ( rx_1  != chip_9  && hw_20 ) begin\n            clk_120 = data_8;\n            clk_19 = tx_2;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_5) (  fsm_2  || rst_102  && sig_2 ) |-> rst_14 == reg_8 && rst_12 == rx_10 ;endproperty \n property name; @(negedge mem_clock_5) (  fsm_2  || rst_102  && sig_2 ) &&  (  reg_1 ) |-> tx_14 == auth_18 && chip_4 == tx_6 ;endproperty \n property name; @(negedge mem_clock_5) (  fsm_2  || rst_102  && sig_2 ) &&  (  reg_1 ) &&  (  rx_1  != chip_9  && hw_20 ) |-> clk_120 == data_8 && clk_19 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_5"
    },
    {
        "Code": "if (  data_9  != err_10  || cfg_12 ) begin \n    clk_8 <= clk_3;\n    hw_3 <= auth_20;\n    if ( hw_7  != hw_20 ) begin\n        core_5 = chip_17;\n        clk_11 <= auth_12;\n    end\n        if ( core_1  || sig_6  || hw_16 ) begin\n            fsm_3 <= rst_15;\n            fsm_11 = tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_14) (  data_9  != err_10  || cfg_12 ) |-> clk_8 == clk_3 && hw_3 == auth_20 ;endproperty \n property name; @(posedge clk_out_14) (  data_9  != err_10  || cfg_12 ) &&  (  hw_7  != hw_20 ) |-> core_5 == chip_17 && clk_11 == auth_12 ;endproperty \n property name; @(posedge clk_out_14) (  data_9  != err_10  || cfg_12 ) &&  (  hw_7  != hw_20 ) &&  (  core_1  || sig_6  || hw_16 ) |-> fsm_3 == rst_15 && fsm_11 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "if (  cfg_2  && hw_13 ) begin \n    sig_12 = hw_2;\n    cfg_76 = err_10;\n    if ( core_5  != rx_16  || clk_17  || core_6 ) begin\n        rx_2 = reg_2;\n        sig_19 = core_6;\n    end\n        if ( hw_19  != rx_4  && cfg_7  != core_3 ) begin\n            clk_43 = clk_9;\n            tx_27 = clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_20) (  cfg_2  && hw_13 ) |-> sig_12 == hw_2 && cfg_76 == err_10 ;endproperty \n property name; @(posedge clock_source_20) (  cfg_2  && hw_13 ) &&  (  core_5  != rx_16  || clk_17  || core_6 ) |-> rx_2 == reg_2 && sig_19 == core_6 ;endproperty \n property name; @(posedge clock_source_20) (  cfg_2  && hw_13 ) &&  (  core_5  != rx_16  || clk_17  || core_6 ) &&  (  hw_19  != rx_4  && cfg_7  != core_3 ) |-> clk_43 == clk_9 && tx_27 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_20"
    },
    {
        "Code": "if (  clk_17  != sig_20  && cfg_10 ) begin \n    rst_19 = chip_17;\n    auth_204 = sig_6;\n    if ( cfg_9  && hw_3  != rx_83 ) begin\n        data_16 <= fsm_2;\n        reg_4 <= fsm_2;\n    end\n        if ( core_5  != rx_16  || clk_17  || core_6 ) begin\n            auth_1 <= err_14;\n            clk_1 = err_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_17) (  clk_17  != sig_20  && cfg_10 ) |-> rst_19 == chip_17 && auth_204 == sig_6 ;endproperty \n property name; @(negedge clk_reset_17) (  clk_17  != sig_20  && cfg_10 ) &&  (  cfg_9  && hw_3  != rx_83 ) |-> data_16 == fsm_2 && reg_4 == fsm_2 ;endproperty \n property name; @(negedge clk_reset_17) (  clk_17  != sig_20  && cfg_10 ) &&  (  cfg_9  && hw_3  != rx_83 ) &&  (  core_5  != rx_16  || clk_17  || core_6 ) |-> auth_1 == err_14 && clk_1 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_17"
    },
    {
        "Code": "if (  sig_8  && reg_4 ) begin \n    chip_5 = err_14;\n    if ( hw_11  && sig_8  && clk_1  || data_20 ) begin\n        data_178 <= cfg_15;\n    end\n        if ( err_4 ) begin\n            err_3 = tx_11;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_2) (  sig_8  && reg_4 ) |-> chip_5 == err_14 ;endproperty \n property name; @(posedge mem_clock_2) (  sig_8  && reg_4 ) &&  (  hw_11  && sig_8  && clk_1  || data_20 ) |-> data_178 == cfg_15 ;endproperty \n property name; @(posedge mem_clock_2) (  sig_8  && reg_4 ) &&  (  hw_11  && sig_8  && clk_1  || data_20 ) &&  (  err_4 ) |-> err_3 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "if (  clk_19  && sig_4  || chip_9  != data_16 ) begin \n    err_2 = cfg_8;\n    if ( rst_4  && reg_10 ) begin\n        rst_16 = err_124;\n    end\n        if ( chip_9  != auth_3 ) begin\n            rst_52 = hw_18;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_9) (  clk_19  && sig_4  || chip_9  != data_16 ) |-> err_2 == cfg_8 ;endproperty \n property name; @(posedge mem_clock_9) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  rst_4  && reg_10 ) |-> rst_16 == err_124 ;endproperty \n property name; @(posedge mem_clock_9) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  rst_4  && reg_10 ) &&  (  chip_9  != auth_3 ) |-> rst_52 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "if (  chip_12  != chip_5 ) begin \n    fsm_15 <= err_4;\n    chip_18 = clk_19;\n    cfg_16 = data_1;\n    if ( cfg_1 ) begin\n        chip_4 = reg_7;\n        data_10 <= data_12;\n        cfg_19 <= core_1;\n    end\n        if ( rst_7  != auth_11  || reg_2  != auth_20 ) begin\n            chip_3 <= fsm_4;\n            clk_4 <= chip_8;\n            hw_16 <= data_10;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_16) (  chip_12  != chip_5 ) |-> fsm_15 == err_4 && chip_18 == clk_19 && cfg_16 == data_1 ;endproperty \n property name; @(negedge bus_clock_16) (  chip_12  != chip_5 ) &&  (  cfg_1 ) |-> chip_4 == reg_7 && data_10 == data_12 && cfg_19 == core_1 ;endproperty \n property name; @(negedge bus_clock_16) (  chip_12  != chip_5 ) &&  (  cfg_1 ) &&  (  rst_7  != auth_11  || reg_2  != auth_20 ) |-> chip_3 == fsm_4 && clk_4 == chip_8 && hw_16 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_16"
    },
    {
        "Code": "if (  core_7  != err_16 ) begin \n    fsm_115 <= reg_6;\n    reg_58 = auth_18;\n    if ( sig_2 ) begin\n        data_19 <= chip_10;\n        sig_13 = err_6;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            rst_52 = reg_7;\n            rx_2 <= rx_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_17) (  core_7  != err_16 ) |-> fsm_115 == reg_6 && reg_58 == auth_18 ;endproperty \n property name; @(posedge clock_div_17) (  core_7  != err_16 ) &&  (  sig_2 ) |-> data_19 == chip_10 && sig_13 == err_6 ;endproperty \n property name; @(posedge clock_div_17) (  core_7  != err_16 ) &&  (  sig_2 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> rst_52 == reg_7 && rx_2 == rx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "if (  rst_16 ) begin \n    rst_116 = fsm_2;\n    tx_15 <= hw_20;\n    if ( sig_18  || auth_9  || cfg_17  || auth_3 ) begin\n        chip_16 <= fsm_5;\n        core_3 = rx_18;\n    end\n        if ( reg_10  && core_4  != hw_6 ) begin\n            rst_3 = clk_3;\n            cfg_105 <= core_6;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_20) (  rst_16 ) |-> rst_116 == fsm_2 && tx_15 == hw_20 ;endproperty \n property name; @(posedge pll_clk_20) (  rst_16 ) &&  (  sig_18  || auth_9  || cfg_17  || auth_3 ) |-> chip_16 == fsm_5 && core_3 == rx_18 ;endproperty \n property name; @(posedge pll_clk_20) (  rst_16 ) &&  (  sig_18  || auth_9  || cfg_17  || auth_3 ) &&  (  reg_10  && core_4  != hw_6 ) |-> rst_3 == clk_3 && cfg_105 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_20"
    },
    {
        "Code": "if (  err_17  != clk_7  && data_16 ) begin \n    tx_46 <= chip_12;\n    hw_79 <= reg_2;\n    tx_15 = clk_11;\n    if ( rx_7  != clk_9  || clk_1  || hw_2 ) begin\n        rx_5 = cfg_209;\n        chip_20 <= data_6;\n        hw_1 = tx_6;\n    end\n        if ( sig_1  || chip_5 ) begin\n            err_7 <= sig_14;\n            auth_117 <= chip_11;\n            err_1 <= rst_12;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_8) (  err_17  != clk_7  && data_16 ) |-> tx_46 == chip_12 && hw_79 == reg_2 && tx_15 == clk_11 ;endproperty \n property name; @(posedge pll_clk_8) (  err_17  != clk_7  && data_16 ) &&  (  rx_7  != clk_9  || clk_1  || hw_2 ) |-> rx_5 == cfg_209 && chip_20 == data_6 && hw_1 == tx_6 ;endproperty \n property name; @(posedge pll_clk_8) (  err_17  != clk_7  && data_16 ) &&  (  rx_7  != clk_9  || clk_1  || hw_2 ) &&  (  sig_1  || chip_5 ) |-> err_7 == sig_14 && auth_117 == chip_11 && err_1 == rst_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "if (  rst_18 ) begin \n    rx_18 = core_14;\n    cfg_10 <= err_11;\n    fsm_26 = hw_1;\n    if ( tx_18  || auth_6 ) begin\n        tx_112 <= data_10;\n        chip_3 <= rx_7;\n        clk_20 <= clk_19;\n    end\n        if ( rx_19  || cfg_2 ) begin\n            rst_5 <= core_6;\n            cfg_116 = rx_3;\n            clk_12 = hw_25;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_3) (  rst_18 ) |-> rx_18 == core_14 && cfg_10 == err_11 && fsm_26 == hw_1 ;endproperty \n property name; @(posedge clock_ctrl_3) (  rst_18 ) &&  (  tx_18  || auth_6 ) |-> tx_112 == data_10 && chip_3 == rx_7 && clk_20 == clk_19 ;endproperty \n property name; @(posedge clock_ctrl_3) (  rst_18 ) &&  (  tx_18  || auth_6 ) &&  (  rx_19  || cfg_2 ) |-> rst_5 == core_6 && cfg_116 == rx_3 && clk_12 == hw_25 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_3"
    },
    {
        "Code": "if (  !tx_15 ) begin \n    rx_4 = cfg_20;\n    data_120 = chip_14;\n    rx_8 = rst_12;\n    if ( chip_5  && data_17  || rst_11 ) begin\n        data_155 <= hw_1;\n        fsm_11 <= hw_14;\n        sig_16 <= clk_7;\n    end\n        if ( chip_4  || fsm_11  || tx_111  || cfg_11 ) begin\n            err_19 = clk_7;\n            auth_2 <= data_9;\n            rx_9 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_18) (  !tx_15 ) |-> rx_4 == cfg_20 && data_120 == chip_14 && rx_8 == rst_12 ;endproperty \n property name; @(posedge core_clock_18) (  !tx_15 ) &&  (  chip_5  && data_17  || rst_11 ) |-> data_155 == hw_1 && fsm_11 == hw_14 && sig_16 == clk_7 ;endproperty \n property name; @(posedge core_clock_18) (  !tx_15 ) &&  (  chip_5  && data_17  || rst_11 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) |-> err_19 == clk_7 && auth_2 == data_9 && rx_9 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "if (  rx_19  || sig_4  && chip_17 ) begin \n    auth_5 = hw_15;\n    rx_6 <= core_12;\n    if ( fsm_6  || rx_11  && err_7 ) begin\n        fsm_6 = auth_70;\n        rst_2 = sig_14;\n    end\n        if ( rst_1  && core_11  && auth_15 ) begin\n            cfg_9 <= sig_17;\n            rx_2 <= auth_17;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_1) (  rx_19  || sig_4  && chip_17 ) |-> auth_5 == hw_15 && rx_6 == core_12 ;endproperty \n property name; @(posedge clock_source_1) (  rx_19  || sig_4  && chip_17 ) &&  (  fsm_6  || rx_11  && err_7 ) |-> fsm_6 == auth_70 && rst_2 == sig_14 ;endproperty \n property name; @(posedge clock_source_1) (  rx_19  || sig_4  && chip_17 ) &&  (  fsm_6  || rx_11  && err_7 ) &&  (  rst_1  && core_11  && auth_15 ) |-> cfg_9 == sig_17 && rx_2 == auth_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_1"
    },
    {
        "Code": "if (  reg_140 ) begin \n    fsm_15 <= err_10;\n    if ( chip_2  || chip_17 ) begin\n        core_16 <= reg_9;\n    end\n        if ( chip_11  || chip_9  && reg_8  || clk_3 ) begin\n            err_1 <= hw_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_19) (  reg_140 ) |-> fsm_15 == err_10 ;endproperty \n property name; @(negedge clk_in_19) (  reg_140 ) &&  (  chip_2  || chip_17 ) |-> core_16 == reg_9 ;endproperty \n property name; @(negedge clk_in_19) (  reg_140 ) &&  (  chip_2  || chip_17 ) &&  (  chip_11  || chip_9  && reg_8  || clk_3 ) |-> err_1 == hw_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "if (  err_10  && hw_6 ) begin \n    tx_19 <= tx_20;\n    rst_3 <= tx_11;\n    if ( rst_6  != clk_14  && core_10  && chip_11 ) begin\n        data_116 <= tx_9;\n        core_15 = reg_11;\n    end\n        if ( err_5  || reg_12  != chip_20  && sig_8 ) begin\n            clk_18 = fsm_2;\n            clk_14 <= auth_3;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_6) (  err_10  && hw_6 ) |-> tx_19 == tx_20 && rst_3 == tx_11 ;endproperty \n property name; @(posedge fast_clk_6) (  err_10  && hw_6 ) &&  (  rst_6  != clk_14  && core_10  && chip_11 ) |-> data_116 == tx_9 && core_15 == reg_11 ;endproperty \n property name; @(posedge fast_clk_6) (  err_10  && hw_6 ) &&  (  rst_6  != clk_14  && core_10  && chip_11 ) &&  (  err_5  || reg_12  != chip_20  && sig_8 ) |-> clk_18 == fsm_2 && clk_14 == auth_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "if (  tx_17  && chip_14  || rst_7  || fsm_7 ) begin \n    chip_19 = reg_9;\n    reg_20 <= rst_14;\n    core_147 <= tx_19;\n    if ( core_1  != tx_115  && cfg_14 ) begin\n        fsm_6 = reg_15;\n        fsm_8 <= reg_12;\n        chip_2 <= cfg_8;\n    end\n        if ( fsm_17  || data_14  != core_13  && fsm_12 ) begin\n            hw_16 = hw_8;\n            reg_2 = rst_19;\n            rst_3 = auth_18;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_1) (  tx_17  && chip_14  || rst_7  || fsm_7 ) |-> chip_19 == reg_9 && reg_20 == rst_14 && core_147 == tx_19 ;endproperty \n property name; @(posedge main_clk_1) (  tx_17  && chip_14  || rst_7  || fsm_7 ) &&  (  core_1  != tx_115  && cfg_14 ) |-> fsm_6 == reg_15 && fsm_8 == reg_12 && chip_2 == cfg_8 ;endproperty \n property name; @(posedge main_clk_1) (  tx_17  && chip_14  || rst_7  || fsm_7 ) &&  (  core_1  != tx_115  && cfg_14 ) &&  (  fsm_17  || data_14  != core_13  && fsm_12 ) |-> hw_16 == hw_8 && reg_2 == rst_19 && rst_3 == auth_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_1"
    },
    {
        "Code": "if (  cfg_19  != data_7  || rst_8 ) begin \n    rx_1 = chip_9;\n    clk_10 = sig_12;\n    if ( sig_9  || tx_7  || core_10  || sig_11 ) begin\n        err_3 = reg_8;\n        reg_18 = chip_15;\n    end\n        if ( err_8  && tx_4  || cfg_20 ) begin\n            clk_7 = chip_15;\n            cfg_9 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_15) (  cfg_19  != data_7  || rst_8 ) |-> rx_1 == chip_9 && clk_10 == sig_12 ;endproperty \n property name; @(negedge clk_gen_15) (  cfg_19  != data_7  || rst_8 ) &&  (  sig_9  || tx_7  || core_10  || sig_11 ) |-> err_3 == reg_8 && reg_18 == chip_15 ;endproperty \n property name; @(negedge clk_gen_15) (  cfg_19  != data_7  || rst_8 ) &&  (  sig_9  || tx_7  || core_10  || sig_11 ) &&  (  err_8  && tx_4  || cfg_20 ) |-> clk_7 == chip_15 && cfg_9 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "if (  err_4  != fsm_19  && rst_8  && err_5 ) begin \n    fsm_6 <= clk_16;\n    reg_12 <= rx_10;\n    chip_4 <= sig_2;\n    if ( core_15  != data_11  || reg_16 ) begin\n        reg_5 = core_1;\n        auth_10 <= rst_15;\n        auth_117 = rx_16;\n    end\n        if ( hw_2  != hw_4  || auth_18 ) begin\n            tx_9 = fsm_16;\n            core_7 <= hw_12;\n            tx_6 = data_15;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_2) (  err_4  != fsm_19  && rst_8  && err_5 ) |-> fsm_6 == clk_16 && reg_12 == rx_10 && chip_4 == sig_2 ;endproperty \n property name; @(posedge core_clock_2) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  core_15  != data_11  || reg_16 ) |-> reg_5 == core_1 && auth_10 == rst_15 && auth_117 == rx_16 ;endproperty \n property name; @(posedge core_clock_2) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  core_15  != data_11  || reg_16 ) &&  (  hw_2  != hw_4  || auth_18 ) |-> tx_9 == fsm_16 && core_7 == hw_12 && tx_6 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_2"
    },
    {
        "Code": "if ( !rst_11 ) begin \n    chip_7 <= rst_16;\n    hw_4 <= reg_6;\n    data_203 <= clk_4;\n    if ( clk_1  || err_1  || chip_18 ) begin\n        fsm_16 = rst_19;\n        fsm_26 <= rx_6;\n        rx_114 <= sig_12;\n    end\n        if ( fsm_16  && tx_5  != sig_11 ) begin\n            sig_16 = cfg_10;\n            rst_20 = auth_115;\n            core_11 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_12) ( !rst_11 ) |-> chip_7 == rst_16 && hw_4 == reg_6 && data_203 == clk_4 ;endproperty \n property name; @(posedge bus_clock_12) ( !rst_11 ) &&  (  clk_1  || err_1  || chip_18 ) |-> fsm_16 == rst_19 && fsm_26 == rx_6 && rx_114 == sig_12 ;endproperty \n property name; @(posedge bus_clock_12) ( !rst_11 ) &&  (  clk_1  || err_1  || chip_18 ) &&  (  fsm_16  && tx_5  != sig_11 ) |-> sig_16 == cfg_10 && rst_20 == auth_115 && core_11 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_12"
    },
    {
        "Code": "if (  chip_8  != sig_7  && err_2  != hw_6 ) begin \n    rx_3 <= core_13;\n    data_15 = rst_19;\n    auth_13 <= clk_14;\n    if ( core_120  && cfg_4 ) begin\n        fsm_17 = chip_3;\n        clk_17 <= rst_10;\n        fsm_26 = rst_8;\n    end\n        if ( data_1  || rst_12  != chip_19  || cfg_15 ) begin\n            rx_2 = fsm_3;\n            rx_10 = rx_10;\n            reg_16 = reg_17;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_9) (  chip_8  != sig_7  && err_2  != hw_6 ) |-> rx_3 == core_13 && data_15 == rst_19 && auth_13 == clk_14 ;endproperty \n property name; @(negedge ref_clk_9) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  core_120  && cfg_4 ) |-> fsm_17 == chip_3 && clk_17 == rst_10 && fsm_26 == rst_8 ;endproperty \n property name; @(negedge ref_clk_9) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  core_120  && cfg_4 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) |-> rx_2 == fsm_3 && rx_10 == rx_10 && reg_16 == reg_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "if (  cfg_133  || hw_6  || data_136  && fsm_130 ) begin \n    sig_116 = hw_1;\n    fsm_19 = tx_1;\n    if ( rst_8  || rx_13  != fsm_8 ) begin\n        core_16 = sig_11;\n        sig_4 <= rst_5;\n    end\n        if ( err_4 ) begin\n            tx_9 <= tx_14;\n            core_17 = sig_18;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_5) (  cfg_133  || hw_6  || data_136  && fsm_130 ) |-> sig_116 == hw_1 && fsm_19 == tx_1 ;endproperty \n property name; @(negedge async_clk_5) (  cfg_133  || hw_6  || data_136  && fsm_130 ) &&  (  rst_8  || rx_13  != fsm_8 ) |-> core_16 == sig_11 && sig_4 == rst_5 ;endproperty \n property name; @(negedge async_clk_5) (  cfg_133  || hw_6  || data_136  && fsm_130 ) &&  (  rst_8  || rx_13  != fsm_8 ) &&  (  err_4 ) |-> tx_9 == tx_14 && core_17 == sig_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_5"
    },
    {
        "Code": "if (  auth_6  && chip_3  || hw_18 ) begin \n    reg_1 <= reg_4;\n    sig_149 <= rst_6;\n    reg_173 <= err_20;\n    if ( hw_1  || tx_17  && rx_20 ) begin\n        auth_16 <= fsm_12;\n        sig_2 <= reg_2;\n        clk_18 = err_17;\n    end\n        if ( rst_10  || clk_5  && fsm_4  || rx_20 ) begin\n            tx_5 <= core_19;\n            core_1 <= cfg_15;\n            core_75 <= chip_17;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_12) (  auth_6  && chip_3  || hw_18 ) |-> reg_1 == reg_4 && sig_149 == rst_6 && reg_173 == err_20 ;endproperty \n property name; @(posedge core_clock_12) (  auth_6  && chip_3  || hw_18 ) &&  (  hw_1  || tx_17  && rx_20 ) |-> auth_16 == fsm_12 && sig_2 == reg_2 && clk_18 == err_17 ;endproperty \n property name; @(posedge core_clock_12) (  auth_6  && chip_3  || hw_18 ) &&  (  hw_1  || tx_17  && rx_20 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) |-> tx_5 == core_19 && core_1 == cfg_15 && core_75 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "if (  core_13 ) begin \n    rst_154 <= rx_14;\n    cfg_15 <= clk_14;\n    if ( reg_12 ) begin\n        chip_7 <= core_17;\n        fsm_16 <= hw_4;\n    end\n        if ( clk_18  != auth_14  || rx_8  && core_9 ) begin\n            fsm_6 = core_4;\n            data_185 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_9) (  core_13 ) |-> rst_154 == rx_14 && cfg_15 == clk_14 ;endproperty \n property name; @(negedge clk_gen_9) (  core_13 ) &&  (  reg_12 ) |-> chip_7 == core_17 && fsm_16 == hw_4 ;endproperty \n property name; @(negedge clk_gen_9) (  core_13 ) &&  (  reg_12 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) |-> fsm_6 == core_4 && data_185 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "if (  clk_14  || clk_10 ) begin \n    rst_11 = sig_19;\n    if ( tx_114  || reg_116  || rst_116  || core_1111 ) begin\n        sig_12 <= core_9;\n    end\n        if ( rst_4 ) begin\n            tx_10 = reg_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_19) (  clk_14  || clk_10 ) |-> rst_11 == sig_19 ;endproperty \n property name; @(negedge clk_in_19) (  clk_14  || clk_10 ) &&  (  tx_114  || reg_116  || rst_116  || core_1111 ) |-> sig_12 == core_9 ;endproperty \n property name; @(negedge clk_in_19) (  clk_14  || clk_10 ) &&  (  tx_114  || reg_116  || rst_116  || core_1111 ) &&  (  rst_4 ) |-> tx_10 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_16 ) begin \n    auth_120 = cfg_1;\n    if ( chip_3  && core_14  != hw_7  && clk_3 ) begin\n        rst_6 = rst_7;\n    end\n        if ( hw_1 ) begin\n            chip_9 = rst_15;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_18) (  hw_8  || reg_8  && chip_16 ) |-> auth_120 == cfg_1 ;endproperty \n property name; @(negedge mem_clock_18) (  hw_8  || reg_8  && chip_16 ) &&  (  chip_3  && core_14  != hw_7  && clk_3 ) |-> rst_6 == rst_7 ;endproperty \n property name; @(negedge mem_clock_18) (  hw_8  || reg_8  && chip_16 ) &&  (  chip_3  && core_14  != hw_7  && clk_3 ) &&  (  hw_1 ) |-> chip_9 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "if (  auth_6 ) begin \n    cfg_4 <= clk_16;\n    data_8 = rx_14;\n    if ( core_6  != data_20  || auth_13 ) begin\n        fsm_26 <= cfg_15;\n        tx_117 <= tx_9;\n    end\n        if ( cfg_4  || rx_114  && cfg_10 ) begin\n            tx_17 <= tx_6;\n            data_11 = data_18;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_5) (  auth_6 ) |-> cfg_4 == clk_16 && data_8 == rx_14 ;endproperty \n property name; @(negedge fast_clk_5) (  auth_6 ) &&  (  core_6  != data_20  || auth_13 ) |-> fsm_26 == cfg_15 && tx_117 == tx_9 ;endproperty \n property name; @(negedge fast_clk_5) (  auth_6 ) &&  (  core_6  != data_20  || auth_13 ) &&  (  cfg_4  || rx_114  && cfg_10 ) |-> tx_17 == tx_6 && data_11 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "if (  rx_18 ) begin \n    fsm_18 <= chip_19;\n    core_20 <= sig_12;\n    rx_10 <= hw_4;\n    if ( reg_119  != auth_16  && data_4 ) begin\n        core_6 <= data_15;\n        err_18 = clk_16;\n        core_75 = chip_10;\n    end\n        if ( reg_3  != err_26  || rx_9 ) begin\n            chip_19 <= hw_1;\n            data_4 = hw_15;\n            reg_8 = core_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_4) (  rx_18 ) |-> fsm_18 == chip_19 && core_20 == sig_12 && rx_10 == hw_4 ;endproperty \n property name; @(negedge clock_ctrl_4) (  rx_18 ) &&  (  reg_119  != auth_16  && data_4 ) |-> core_6 == data_15 && err_18 == clk_16 && core_75 == chip_10 ;endproperty \n property name; @(negedge clock_ctrl_4) (  rx_18 ) &&  (  reg_119  != auth_16  && data_4 ) &&  (  reg_3  != err_26  || rx_9 ) |-> chip_19 == hw_1 && data_4 == hw_15 && reg_8 == core_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_4"
    },
    {
        "Code": "if (  tx_14  || chip_12  && chip_10  && rx_4 ) begin \n    hw_9 <= sig_20;\n    data_178 = tx_20;\n    cfg_14 <= clk_6;\n    if ( tx_16  != rx_40 ) begin\n        data_18 <= fsm_12;\n        sig_63 = hw_20;\n        cfg_2 <= chip_17;\n    end\n        if ( rst_19  || chip_14 ) begin\n            rx_10 = core_6;\n            hw_18 = hw_1;\n            tx_16 = chip_1;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_20) (  tx_14  || chip_12  && chip_10  && rx_4 ) |-> hw_9 == sig_20 && data_178 == tx_20 && cfg_14 == clk_6 ;endproperty \n property name; @(posedge async_clk_20) (  tx_14  || chip_12  && chip_10  && rx_4 ) &&  (  tx_16  != rx_40 ) |-> data_18 == fsm_12 && sig_63 == hw_20 && cfg_2 == chip_17 ;endproperty \n property name; @(posedge async_clk_20) (  tx_14  || chip_12  && chip_10  && rx_4 ) &&  (  tx_16  != rx_40 ) &&  (  rst_19  || chip_14 ) |-> rx_10 == core_6 && hw_18 == hw_1 && tx_16 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "if (  chip_9  || chip_6  != sig_10  && rx_1 ) begin \n    data_10 <= cfg_8;\n    if ( cfg_2  != reg_15  || hw_18  || fsm_17 ) begin\n        chip_9 = hw_10;\n    end\n        if ( auth_18  && auth_17 ) begin\n            err_20 = auth_2;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_9) (  chip_9  || chip_6  != sig_10  && rx_1 ) |-> data_10 == cfg_8 ;endproperty \n property name; @(posedge cpu_clock_9) (  chip_9  || chip_6  != sig_10  && rx_1 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_17 ) |-> chip_9 == hw_10 ;endproperty \n property name; @(posedge cpu_clock_9) (  chip_9  || chip_6  != sig_10  && rx_1 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_17 ) &&  (  auth_18  && auth_17 ) |-> err_20 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_9"
    },
    {
        "Code": "if (  cfg_5  != fsm_3  && err_15  != clk_16 ) begin \n    core_15 = chip_9;\n    chip_9 <= fsm_117;\n    data_20 = cfg_10;\n    if ( tx_5  != chip_19  && err_16 ) begin\n        reg_8 <= fsm_3;\n        clk_1 <= clk_2;\n        tx_11 = fsm_6;\n    end\n        if ( chip_8  && core_14  != hw_7  && clk_8 ) begin\n            clk_18 = data_10;\n            reg_118 = hw_1;\n            clk_20 <= clk_12;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_14) (  cfg_5  != fsm_3  && err_15  != clk_16 ) |-> core_15 == chip_9 && chip_9 == fsm_117 && data_20 == cfg_10 ;endproperty \n property name; @(negedge fast_clk_14) (  cfg_5  != fsm_3  && err_15  != clk_16 ) &&  (  tx_5  != chip_19  && err_16 ) |-> reg_8 == fsm_3 && clk_1 == clk_2 && tx_11 == fsm_6 ;endproperty \n property name; @(negedge fast_clk_14) (  cfg_5  != fsm_3  && err_15  != clk_16 ) &&  (  tx_5  != chip_19  && err_16 ) &&  (  chip_8  && core_14  != hw_7  && clk_8 ) |-> clk_18 == data_10 && reg_118 == hw_1 && clk_20 == clk_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "if (  core_13 ) begin \n    hw_15 = auth_2;\n    hw_16 <= cfg_13;\n    cfg_105 <= cfg_176;\n    if ( cfg_20  || cfg_1  != rx_4 ) begin\n        tx_115 = core_10;\n        reg_173 <= sig_6;\n        auth_9 = rx_13;\n    end\n        if ( hw_7  != hw_20 ) begin\n            sig_8 <= chip_10;\n            tx_11 = clk_1;\n            cfg_52 = rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_6) (  core_13 ) |-> hw_15 == auth_2 && hw_16 == cfg_13 && cfg_105 == cfg_176 ;endproperty \n property name; @(negedge clock_div_6) (  core_13 ) &&  (  cfg_20  || cfg_1  != rx_4 ) |-> tx_115 == core_10 && reg_173 == sig_6 && auth_9 == rx_13 ;endproperty \n property name; @(negedge clock_div_6) (  core_13 ) &&  (  cfg_20  || cfg_1  != rx_4 ) &&  (  hw_7  != hw_20 ) |-> sig_8 == chip_10 && tx_11 == clk_1 && cfg_52 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_6"
    },
    {
        "Code": "if (  clk_10  != cfg_8  && core_19  || rx_20 ) begin \n    sig_12 = reg_17;\n    if ( chip_14  != core_10 ) begin\n        reg_12 <= data_4;\n    end\n        if ( tx_10  != rx_3  || hw_14 ) begin\n            data_203 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_14) (  clk_10  != cfg_8  && core_19  || rx_20 ) |-> sig_12 == reg_17 ;endproperty \n property name; @(posedge clk_signal_14) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  chip_14  != core_10 ) |-> reg_12 == data_4 ;endproperty \n property name; @(posedge clk_signal_14) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  chip_14  != core_10 ) &&  (  tx_10  != rx_3  || hw_14 ) |-> data_203 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_14"
    },
    {
        "Code": "if (  rst_14  != sig_13  && data_16 ) begin \n    cfg_10 <= chip_15;\n    if ( err_11  && clk_17  != rst_13 ) begin\n        chip_1 = clk_16;\n    end\n        if ( chip_12  && clk_5  != hw_16 ) begin\n            sig_13 <= chip_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_13) (  rst_14  != sig_13  && data_16 ) |-> cfg_10 == chip_15 ;endproperty \n property name; @(posedge clk_signal_13) (  rst_14  != sig_13  && data_16 ) &&  (  err_11  && clk_17  != rst_13 ) |-> chip_1 == clk_16 ;endproperty \n property name; @(posedge clk_signal_13) (  rst_14  != sig_13  && data_16 ) &&  (  err_11  && clk_17  != rst_13 ) &&  (  chip_12  && clk_5  != hw_16 ) |-> sig_13 == chip_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "if (  data_19  != tx_12 ) begin \n    err_60 = sig_5;\n    data_203 <= sig_1;\n    if ( hw_19  != rx_4  && cfg_7  != core_3 ) begin\n        clk_9 = fsm_8;\n        err_17 = hw_15;\n    end\n        if ( rx_20  && fsm_3  && reg_16  != sig_15 ) begin\n            fsm_4 <= core_6;\n            fsm_10 = err_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_11) (  data_19  != tx_12 ) |-> err_60 == sig_5 && data_203 == sig_1 ;endproperty \n property name; @(posedge clk_out_11) (  data_19  != tx_12 ) &&  (  hw_19  != rx_4  && cfg_7  != core_3 ) |-> clk_9 == fsm_8 && err_17 == hw_15 ;endproperty \n property name; @(posedge clk_out_11) (  data_19  != tx_12 ) &&  (  hw_19  != rx_4  && cfg_7  != core_3 ) &&  (  rx_20  && fsm_3  && reg_16  != sig_15 ) |-> fsm_4 == core_6 && fsm_10 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_11"
    },
    {
        "Code": "if (  rst_14  != sig_13  && data_16 ) begin \n    fsm_10 = err_12;\n    if ( reg_119  != auth_16  && data_4 ) begin\n        auth_1 <= reg_15;\n    end\n        if ( err_140  && sig_13 ) begin\n            rx_6 <= reg_19;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_9) (  rst_14  != sig_13  && data_16 ) |-> fsm_10 == err_12 ;endproperty \n property name; @(posedge main_clk_9) (  rst_14  != sig_13  && data_16 ) &&  (  reg_119  != auth_16  && data_4 ) |-> auth_1 == reg_15 ;endproperty \n property name; @(posedge main_clk_9) (  rst_14  != sig_13  && data_16 ) &&  (  reg_119  != auth_16  && data_4 ) &&  (  err_140  && sig_13 ) |-> rx_6 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "if (  !core_18 ) begin \n    data_18 = reg_5;\n    rx_6 <= chip_119;\n    if ( err_5  != auth_13 ) begin\n        sig_8 = tx_20;\n        cfg_18 <= hw_18;\n    end\n        if ( reg_118  || chip_18  != rst_3  && core_6 ) begin\n            chip_5 <= hw_10;\n            cfg_76 = hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_8) (  !core_18 ) |-> data_18 == reg_5 && rx_6 == chip_119 ;endproperty \n property name; @(posedge mem_clock_8) (  !core_18 ) &&  (  err_5  != auth_13 ) |-> sig_8 == tx_20 && cfg_18 == hw_18 ;endproperty \n property name; @(posedge mem_clock_8) (  !core_18 ) &&  (  err_5  != auth_13 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) |-> chip_5 == hw_10 && cfg_76 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "if (  hw_20  || auth_18  || core_5  || clk_18 ) begin \n    err_9 = reg_11;\n    if ( chip_4  || fsm_11  || tx_11  || cfg_11 ) begin\n        data_116 <= err_1;\n    end\n        if ( err_18  != auth_6 ) begin\n            tx_7 = rx_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_15) (  hw_20  || auth_18  || core_5  || clk_18 ) |-> err_9 == reg_11 ;endproperty \n property name; @(posedge clk_osc_15) (  hw_20  || auth_18  || core_5  || clk_18 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) |-> data_116 == err_1 ;endproperty \n property name; @(posedge clk_osc_15) (  hw_20  || auth_18  || core_5  || clk_18 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) &&  (  err_18  != auth_6 ) |-> tx_7 == rx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "if (  auth_3  && auth_4 ) begin \n    fsm_3 = data_8;\n    if ( cfg_70 ) begin\n        sig_14 <= tx_8;\n    end\n        if ( cfg_8  || clk_14  || fsm_16  || fsm_5 ) begin\n            hw_4 = auth_3;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_10) (  auth_3  && auth_4 ) |-> fsm_3 == data_8 ;endproperty \n property name; @(negedge main_clk_10) (  auth_3  && auth_4 ) &&  (  cfg_70 ) |-> sig_14 == tx_8 ;endproperty \n property name; @(negedge main_clk_10) (  auth_3  && auth_4 ) &&  (  cfg_70 ) &&  (  cfg_8  || clk_14  || fsm_16  || fsm_5 ) |-> hw_4 == auth_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_10"
    },
    {
        "Code": "if (  fsm_5  || cfg_13 ) begin \n    data_120 <= clk_11;\n    if ( auth_20  || core_20  != fsm_13  && reg_11 ) begin\n        core_118 <= cfg_10;\n    end\n        if ( tx_1  != chip_19  && err_16 ) begin\n            hw_19 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_3) (  fsm_5  || cfg_13 ) |-> data_120 == clk_11 ;endproperty \n property name; @(negedge clk_reset_3) (  fsm_5  || cfg_13 ) &&  (  auth_20  || core_20  != fsm_13  && reg_11 ) |-> core_118 == cfg_10 ;endproperty \n property name; @(negedge clk_reset_3) (  fsm_5  || cfg_13 ) &&  (  auth_20  || core_20  != fsm_13  && reg_11 ) &&  (  tx_1  != chip_19  && err_16 ) |-> hw_19 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_3"
    },
    {
        "Code": "if (  err_6  || fsm_64  && core_20 ) begin \n    fsm_17 <= rx_13;\n    chip_16 <= core_2;\n    if ( rst_2 ) begin\n        hw_18 <= auth_7;\n        reg_2 <= sig_11;\n    end\n        if ( fsm_2  != tx_13 ) begin\n            reg_11 <= rx_19;\n            clk_10 <= chip_18;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_6) (  err_6  || fsm_64  && core_20 ) |-> fsm_17 == rx_13 && chip_16 == core_2 ;endproperty \n property name; @(posedge clock_div_6) (  err_6  || fsm_64  && core_20 ) &&  (  rst_2 ) |-> hw_18 == auth_7 && reg_2 == sig_11 ;endproperty \n property name; @(posedge clock_div_6) (  err_6  || fsm_64  && core_20 ) &&  (  rst_2 ) &&  (  fsm_2  != tx_13 ) |-> reg_11 == rx_19 && clk_10 == chip_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "if (  chip_4  && cfg_14  && fsm_18  != chip_20 ) begin \n    clk_27 = rst_3;\n    sig_149 <= auth_15;\n    auth_5 = reg_9;\n    if ( rst_1  != clk_9  || fsm_17  || hw_12 ) begin\n        sig_20 <= fsm_2;\n        err_5 = fsm_2;\n        rst_19 <= data_12;\n    end\n        if ( rst_6  != clk_14  && core_10  && chip_11 ) begin\n            clk_13 = rx_13;\n            core_13 <= reg_7;\n            hw_3 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_10) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) |-> clk_27 == rst_3 && sig_149 == auth_15 && auth_5 == reg_9 ;endproperty \n property name; @(negedge clk_signal_10) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) |-> sig_20 == fsm_2 && err_5 == fsm_2 && rst_19 == data_12 ;endproperty \n property name; @(negedge clk_signal_10) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) &&  (  rst_6  != clk_14  && core_10  && chip_11 ) |-> clk_13 == rx_13 && core_13 == reg_7 && hw_3 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_10"
    },
    {
        "Code": "if (  clk_2 ) begin \n    cfg_18 = sig_15;\n    if ( clk_9 ) begin\n        tx_117 <= clk_14;\n    end\n        if ( chip_16  && data_11  || auth_5  != core_10 ) begin\n            tx_114 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_18) (  clk_2 ) |-> cfg_18 == sig_15 ;endproperty \n property name; @(posedge clock_source_18) (  clk_2 ) &&  (  clk_9 ) |-> tx_117 == clk_14 ;endproperty \n property name; @(posedge clock_source_18) (  clk_2 ) &&  (  clk_9 ) &&  (  chip_16  && data_11  || auth_5  != core_10 ) |-> tx_114 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_18"
    },
    {
        "Code": "if (  tx_15  != core_17  && err_4 ) begin \n    tx_14 <= rx_3;\n    rst_12 <= data_11;\n    hw_14 <= err_18;\n    if ( fsm_17  || data_14  != core_13  && fsm_12 ) begin\n        core_14 <= auth_15;\n        cfg_2 <= cfg_6;\n        sig_10 = hw_2;\n    end\n        if ( reg_19  && rst_14  != rx_20 ) begin\n            rst_1 <= err_11;\n            clk_19 = data_3;\n            core_147 <= rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_10) (  tx_15  != core_17  && err_4 ) |-> tx_14 == rx_3 && rst_12 == data_11 && hw_14 == err_18 ;endproperty \n property name; @(negedge clk_signal_10) (  tx_15  != core_17  && err_4 ) &&  (  fsm_17  || data_14  != core_13  && fsm_12 ) |-> core_14 == auth_15 && cfg_2 == cfg_6 && sig_10 == hw_2 ;endproperty \n property name; @(negedge clk_signal_10) (  tx_15  != core_17  && err_4 ) &&  (  fsm_17  || data_14  != core_13  && fsm_12 ) &&  (  reg_19  && rst_14  != rx_20 ) |-> rst_1 == err_11 && clk_19 == data_3 && core_147 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_10"
    },
    {
        "Code": "if (  fsm_5  || hw_9  || reg_5 ) begin \n    cfg_16 <= hw_68;\n    fsm_13 = data_17;\n    fsm_16 <= data_135;\n    if ( core_14  != rx_9  && reg_16  || clk_2 ) begin\n        fsm_6 <= reg_8;\n        err_18 = fsm_12;\n        chip_17 = chip_14;\n    end\n        if ( chip_11  != sig_14 ) begin\n            chip_2 <= rx_11;\n            rx_6 <= reg_19;\n            core_20 <= rx_5;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_13) (  fsm_5  || hw_9  || reg_5 ) |-> cfg_16 == hw_68 && fsm_13 == data_17 && fsm_16 == data_135 ;endproperty \n property name; @(posedge async_clk_13) (  fsm_5  || hw_9  || reg_5 ) &&  (  core_14  != rx_9  && reg_16  || clk_2 ) |-> fsm_6 == reg_8 && err_18 == fsm_12 && chip_17 == chip_14 ;endproperty \n property name; @(posedge async_clk_13) (  fsm_5  || hw_9  || reg_5 ) &&  (  core_14  != rx_9  && reg_16  || clk_2 ) &&  (  chip_11  != sig_14 ) |-> chip_2 == rx_11 && rx_6 == reg_19 && core_20 == rx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_13"
    },
    {
        "Code": "if (  cfg_8  != tx_18  || err_2  || data_8 ) begin \n    sig_3 <= rst_1;\n    if ( hw_13  && hw_7  && sig_4 ) begin\n        reg_1 <= fsm_15;\n    end\n        if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n            rx_114 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_15) (  cfg_8  != tx_18  || err_2  || data_8 ) |-> sig_3 == rst_1 ;endproperty \n property name; @(posedge clk_in_15) (  cfg_8  != tx_18  || err_2  || data_8 ) &&  (  hw_13  && hw_7  && sig_4 ) |-> reg_1 == fsm_15 ;endproperty \n property name; @(posedge clk_in_15) (  cfg_8  != tx_18  || err_2  || data_8 ) &&  (  hw_13  && hw_7  && sig_4 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> rx_114 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_15"
    },
    {
        "Code": "if (  fsm_12  != hw_1  || data_20  && chip_13 ) begin \n    fsm_5 = reg_4;\n    core_5 <= rst_19;\n    if ( err_8  && fsm_3  && core_18 ) begin\n        auth_13 = err_111;\n        sig_17 = rst_6;\n    end\n        if ( data_1  != core_6  && data_120 ) begin\n            err_12 = hw_12;\n            cfg_4 <= rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_11) (  fsm_12  != hw_1  || data_20  && chip_13 ) |-> fsm_5 == reg_4 && core_5 == rst_19 ;endproperty \n property name; @(negedge mem_clock_11) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  err_8  && fsm_3  && core_18 ) |-> auth_13 == err_111 && sig_17 == rst_6 ;endproperty \n property name; @(negedge mem_clock_11) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  err_8  && fsm_3  && core_18 ) &&  (  data_1  != core_6  && data_120 ) |-> err_12 == hw_12 && cfg_4 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_11"
    },
    {
        "Code": "if (  rx_18  || sig_3  && sig_12 ) begin \n    sig_18 <= rst_14;\n    if ( clk_15  != tx_7  && clk_7 ) begin\n        rst_20 = chip_15;\n    end\n        if ( rst_19  != rx_1 ) begin\n            core_1 <= rst_12;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_20) (  rx_18  || sig_3  && sig_12 ) |-> sig_18 == rst_14 ;endproperty \n property name; @(posedge ref_clk_20) (  rx_18  || sig_3  && sig_12 ) &&  (  clk_15  != tx_7  && clk_7 ) |-> rst_20 == chip_15 ;endproperty \n property name; @(posedge ref_clk_20) (  rx_18  || sig_3  && sig_12 ) &&  (  clk_15  != tx_7  && clk_7 ) &&  (  rst_19  != rx_1 ) |-> core_1 == rst_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "if (  core_137 ) begin \n    clk_13 <= tx_5;\n    if ( rx_18  || tx_4  && core_1  || cfg_10 ) begin\n        rx_8 = chip_7;\n    end\n        if ( sig_11 ) begin\n            rx_18 = sig_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_20) (  core_137 ) |-> clk_13 == tx_5 ;endproperty \n property name; @(posedge clk_in_20) (  core_137 ) &&  (  rx_18  || tx_4  && core_1  || cfg_10 ) |-> rx_8 == chip_7 ;endproperty \n property name; @(posedge clk_in_20) (  core_137 ) &&  (  rx_18  || tx_4  && core_1  || cfg_10 ) &&  (  sig_11 ) |-> rx_18 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_20"
    },
    {
        "Code": "if (  hw_13 ) begin \n    hw_19 <= rst_3;\n    data_8 <= rx_13;\n    err_11 <= tx_4;\n    if ( auth_5  && tx_16  && rst_10  && err_17 ) begin\n        cfg_3 = clk_1;\n        rst_1 <= err_5;\n        tx_12 <= err_17;\n    end\n        if ( rx_20  && reg_8  != rx_9 ) begin\n            err_7 = fsm_2;\n            core_75 <= tx_19;\n            clk_1 = err_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_19) (  hw_13 ) |-> hw_19 == rst_3 && data_8 == rx_13 && err_11 == tx_4 ;endproperty \n property name; @(posedge clock_div_19) (  hw_13 ) &&  (  auth_5  && tx_16  && rst_10  && err_17 ) |-> cfg_3 == clk_1 && rst_1 == err_5 && tx_12 == err_17 ;endproperty \n property name; @(posedge clock_div_19) (  hw_13 ) &&  (  auth_5  && tx_16  && rst_10  && err_17 ) &&  (  rx_20  && reg_8  != rx_9 ) |-> err_7 == fsm_2 && core_75 == tx_19 && clk_1 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_19"
    },
    {
        "Code": "if (  clk_4  != data_15  && fsm_9 ) begin \n    chip_79 = sig_4;\n    if ( tx_15  != core_14  && rx_12  != cfg_10 ) begin\n        auth_6 = reg_19;\n    end\n        if ( data_10  || sig_10  != reg_15  || fsm_15 ) begin\n            chip_96 = chip_13;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  clk_4  != data_15  && fsm_9 ) |-> chip_79 == sig_4 ;endproperty \n property name; @(negedge main_clk_3) (  clk_4  != data_15  && fsm_9 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) |-> auth_6 == reg_19 ;endproperty \n property name; @(negedge main_clk_3) (  clk_4  != data_15  && fsm_9 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) |-> chip_96 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if (  hw_9  || reg_5  != cfg_2 ) begin \n    core_75 = fsm_19;\n    chip_11 <= rx_3;\n    sig_6 = cfg_15;\n    if ( chip_15 ) begin\n        sig_14 = sig_20;\n        fsm_13 <= cfg_15;\n        sig_15 <= rst_6;\n    end\n        if ( rst_20  != fsm_114  && fsm_13  != cfg_5 ) begin\n            hw_79 = sig_1;\n            hw_4 <= chip_15;\n            hw_5 <= rx_3;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_1) (  hw_9  || reg_5  != cfg_2 ) |-> core_75 == fsm_19 && chip_11 == rx_3 && sig_6 == cfg_15 ;endproperty \n property name; @(posedge cpu_clock_1) (  hw_9  || reg_5  != cfg_2 ) &&  (  chip_15 ) |-> sig_14 == sig_20 && fsm_13 == cfg_15 && sig_15 == rst_6 ;endproperty \n property name; @(posedge cpu_clock_1) (  hw_9  || reg_5  != cfg_2 ) &&  (  chip_15 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) |-> hw_79 == sig_1 && hw_4 == chip_15 && hw_5 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_1"
    },
    {
        "Code": "if (  cfg_11  != fsm_3  && err_15  != clk_16 ) begin \n    clk_11 <= clk_9;\n    fsm_116 = clk_1;\n    tx_17 = err_12;\n    if ( clk_14  != rx_14  || err_4  || hw_9 ) begin\n        cfg_183 = chip_6;\n        data_19 = chip_115;\n        hw_3 <= tx_9;\n    end\n        if ( data_5  != rx_9 ) begin\n            rx_19 = data_6;\n            hw_16 <= core_15;\n            sig_10 = cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_2) (  cfg_11  != fsm_3  && err_15  != clk_16 ) |-> clk_11 == clk_9 && fsm_116 == clk_1 && tx_17 == err_12 ;endproperty \n property name; @(posedge async_clk_2) (  cfg_11  != fsm_3  && err_15  != clk_16 ) &&  (  clk_14  != rx_14  || err_4  || hw_9 ) |-> cfg_183 == chip_6 && data_19 == chip_115 && hw_3 == tx_9 ;endproperty \n property name; @(posedge async_clk_2) (  cfg_11  != fsm_3  && err_15  != clk_16 ) &&  (  clk_14  != rx_14  || err_4  || hw_9 ) &&  (  data_5  != rx_9 ) |-> rx_19 == data_6 && hw_16 == core_15 && sig_10 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_2"
    },
    {
        "Code": "if (  chip_10  && sig_14  != sig_12 ) begin \n    reg_6 <= reg_12;\n    hw_38 <= rst_19;\n    reg_2 = err_13;\n    if ( clk_119 ) begin\n        cfg_3 = data_3;\n        core_12 <= sig_114;\n        err_16 <= data_4;\n    end\n        if ( clk_3  && err_19  && auth_13 ) begin\n            data_9 <= rst_16;\n            fsm_19 <= sig_15;\n            rx_114 = clk_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_19) (  chip_10  && sig_14  != sig_12 ) |-> reg_6 == reg_12 && hw_38 == rst_19 && reg_2 == err_13 ;endproperty \n property name; @(negedge clk_reset_19) (  chip_10  && sig_14  != sig_12 ) &&  (  clk_119 ) |-> cfg_3 == data_3 && core_12 == sig_114 && err_16 == data_4 ;endproperty \n property name; @(negedge clk_reset_19) (  chip_10  && sig_14  != sig_12 ) &&  (  clk_119 ) &&  (  clk_3  && err_19  && auth_13 ) |-> data_9 == rst_16 && fsm_19 == sig_15 && rx_114 == clk_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "if (  tx_2  != err_12  && hw_2 ) begin \n    sig_5 <= hw_19;\n    reg_4 <= core_11;\n    clk_10 = reg_6;\n    if ( err_19  && data_19  && auth_13 ) begin\n        hw_17 <= rx_9;\n        sig_6 <= auth_18;\n        rst_2 <= data_18;\n    end\n        if ( reg_18  != chip_9  || sig_11  && rst_2 ) begin\n            core_16 <= cfg_6;\n            reg_16 <= reg_6;\n            clk_27 <= core_17;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_7) (  tx_2  != err_12  && hw_2 ) |-> sig_5 == hw_19 && reg_4 == core_11 && clk_10 == reg_6 ;endproperty \n property name; @(negedge clock_ctrl_7) (  tx_2  != err_12  && hw_2 ) &&  (  err_19  && data_19  && auth_13 ) |-> hw_17 == rx_9 && sig_6 == auth_18 && rst_2 == data_18 ;endproperty \n property name; @(negedge clock_ctrl_7) (  tx_2  != err_12  && hw_2 ) &&  (  err_19  && data_19  && auth_13 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) |-> core_16 == cfg_6 && reg_16 == reg_6 && clk_27 == core_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_7"
    },
    {
        "Code": "if (  auth_13  && reg_4  || err_9 ) begin \n    chip_9 <= err_1;\n    core_7 <= cfg_2;\n    auth_10 = fsm_11;\n    if ( reg_6 ) begin\n        clk_3 <= sig_14;\n        core_4 <= cfg_11;\n        chip_3 = rst_6;\n    end\n        if ( hw_14  && rst_5  && clk_115 ) begin\n            reg_19 = auth_6;\n            tx_115 <= rx_13;\n            clk_6 = err_17;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_2) (  auth_13  && reg_4  || err_9 ) |-> chip_9 == err_1 && core_7 == cfg_2 && auth_10 == fsm_11 ;endproperty \n property name; @(negedge cpu_clock_2) (  auth_13  && reg_4  || err_9 ) &&  (  reg_6 ) |-> clk_3 == sig_14 && core_4 == cfg_11 && chip_3 == rst_6 ;endproperty \n property name; @(negedge cpu_clock_2) (  auth_13  && reg_4  || err_9 ) &&  (  reg_6 ) &&  (  hw_14  && rst_5  && clk_115 ) |-> reg_19 == auth_6 && tx_115 == rx_13 && clk_6 == err_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_2"
    },
    {
        "Code": "if (  cfg_1717  != fsm_3  && err_175  != clk_176 ) begin \n    hw_17 <= rx_9;\n    if ( rx_1 ) begin\n        err_14 = fsm_2;\n    end\n        if ( chip_3  && core_14  != hw_7  && clk_3 ) begin\n            rx_19 = rx_12;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_20) (  cfg_1717  != fsm_3  && err_175  != clk_176 ) |-> hw_17 == rx_9 ;endproperty \n property name; @(negedge core_clock_20) (  cfg_1717  != fsm_3  && err_175  != clk_176 ) &&  (  rx_1 ) |-> err_14 == fsm_2 ;endproperty \n property name; @(negedge core_clock_20) (  cfg_1717  != fsm_3  && err_175  != clk_176 ) &&  (  rx_1 ) &&  (  chip_3  && core_14  != hw_7  && clk_3 ) |-> rx_19 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "if (  auth_2  && clk_18  || auth_18 ) begin \n    rx_10 = hw_1;\n    sig_15 <= sig_11;\n    if ( hw_4  && cfg_1  || core_8  && hw_18 ) begin\n        fsm_16 <= cfg_3;\n        rx_9 = core_6;\n    end\n        if ( chip_15 ) begin\n            fsm_9 = tx_6;\n            reg_2 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_11) (  auth_2  && clk_18  || auth_18 ) |-> rx_10 == hw_1 && sig_15 == sig_11 ;endproperty \n property name; @(negedge cpu_clock_11) (  auth_2  && clk_18  || auth_18 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) |-> fsm_16 == cfg_3 && rx_9 == core_6 ;endproperty \n property name; @(negedge cpu_clock_11) (  auth_2  && clk_18  || auth_18 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) &&  (  chip_15 ) |-> fsm_9 == tx_6 && reg_2 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_11"
    },
    {
        "Code": "if (  err_11  || clk_5 ) begin \n    fsm_17 = sig_6;\n    data_13 = cfg_8;\n    rst_3 <= data_6;\n    if ( chip_20  && cfg_9  && clk_15 ) begin\n        reg_20 = fsm_17;\n        sig_7 = rx_12;\n        data_11 = rx_14;\n    end\n        if ( fsm_17 ) begin\n            clk_5 = tx_14;\n            tx_10 <= clk_3;\n            clk_11 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_13) (  err_11  || clk_5 ) |-> fsm_17 == sig_6 && data_13 == cfg_8 && rst_3 == data_6 ;endproperty \n property name; @(posedge ref_clk_13) (  err_11  || clk_5 ) &&  (  chip_20  && cfg_9  && clk_15 ) |-> reg_20 == fsm_17 && sig_7 == rx_12 && data_11 == rx_14 ;endproperty \n property name; @(posedge ref_clk_13) (  err_11  || clk_5 ) &&  (  chip_20  && cfg_9  && clk_15 ) &&  (  fsm_17 ) |-> clk_5 == tx_14 && tx_10 == clk_3 && clk_11 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "if (  core_8  && cfg_15  || rst_2 ) begin \n    hw_17 = rx_13;\n    err_12 <= clk_11;\n    cfg_9 = rx_18;\n    if ( clk_3 ) begin\n        reg_20 <= hw_8;\n        core_15 <= fsm_18;\n        tx_17 = data_18;\n    end\n        if ( chip_11  || chip_1  && reg_4  && rx_7 ) begin\n            tx_6 <= cfg_4;\n            cfg_10 = sig_1;\n            clk_62 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_8) (  core_8  && cfg_15  || rst_2 ) |-> hw_17 == rx_13 && err_12 == clk_11 && cfg_9 == rx_18 ;endproperty \n property name; @(posedge main_clk_8) (  core_8  && cfg_15  || rst_2 ) &&  (  clk_3 ) |-> reg_20 == hw_8 && core_15 == fsm_18 && tx_17 == data_18 ;endproperty \n property name; @(posedge main_clk_8) (  core_8  && cfg_15  || rst_2 ) &&  (  clk_3 ) &&  (  chip_11  || chip_1  && reg_4  && rx_7 ) |-> tx_6 == cfg_4 && cfg_10 == sig_1 && clk_62 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "if (  data_9  != hw_11  || fsm_1  || sig_11 ) begin \n    rst_11 <= clk_1;\n    if ( rst_5  || sig_1  && tx_8 ) begin\n        rst_20 = data_8;\n    end\n        if ( hw_3 ) begin\n            rx_20 = data_18;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_18) (  data_9  != hw_11  || fsm_1  || sig_11 ) |-> rst_11 == clk_1 ;endproperty \n property name; @(negedge core_clock_18) (  data_9  != hw_11  || fsm_1  || sig_11 ) &&  (  rst_5  || sig_1  && tx_8 ) |-> rst_20 == data_8 ;endproperty \n property name; @(negedge core_clock_18) (  data_9  != hw_11  || fsm_1  || sig_11 ) &&  (  rst_5  || sig_1  && tx_8 ) &&  (  hw_3 ) |-> rx_20 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "if (  err_9  && core_17 ) begin \n    auth_14 = data_16;\n    auth_18 = fsm_9;\n    tx_19 = clk_15;\n    if ( hw_10 ) begin\n        chip_15 = core_7;\n        hw_16 = core_15;\n        reg_16 <= fsm_2;\n    end\n        if ( rst_50 ) begin\n            cfg_15 = data_15;\n            tx_114 <= data_4;\n            rx_3 <= reg_19;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_20) (  err_9  && core_17 ) |-> auth_14 == data_16 && auth_18 == fsm_9 && tx_19 == clk_15 ;endproperty \n property name; @(posedge fast_clk_20) (  err_9  && core_17 ) &&  (  hw_10 ) |-> chip_15 == core_7 && hw_16 == core_15 && reg_16 == fsm_2 ;endproperty \n property name; @(posedge fast_clk_20) (  err_9  && core_17 ) &&  (  hw_10 ) &&  (  rst_50 ) |-> cfg_15 == data_15 && tx_114 == data_4 && rx_3 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_20"
    },
    {
        "Code": "if (  data_13  && tx_6  && data_12  != core_13 ) begin \n    sig_20 = clk_2;\n    rx_5 = hw_19;\n    if ( cfg_70 ) begin\n        chip_14 <= err_11;\n        rx_7 = rx_17;\n    end\n        if ( reg_17  || data_8  || data_3  || fsm_6 ) begin\n            reg_58 = hw_4;\n            auth_13 = rst_16;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_18) (  data_13  && tx_6  && data_12  != core_13 ) |-> sig_20 == clk_2 && rx_5 == hw_19 ;endproperty \n property name; @(negedge cpu_clock_18) (  data_13  && tx_6  && data_12  != core_13 ) &&  (  cfg_70 ) |-> chip_14 == err_11 && rx_7 == rx_17 ;endproperty \n property name; @(negedge cpu_clock_18) (  data_13  && tx_6  && data_12  != core_13 ) &&  (  cfg_70 ) &&  (  reg_17  || data_8  || data_3  || fsm_6 ) |-> reg_58 == hw_4 && auth_13 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "if (  data_18  && hw_18  && fsm_118  != core_3 ) begin \n    err_1 = auth_2;\n    err_7 <= data_17;\n    rst_19 <= data_15;\n    if ( cfg_20  != fsm_8 ) begin\n        reg_115 = tx_13;\n        clk_11 = rst_3;\n        reg_9 <= fsm_160;\n    end\n        if ( hw_112  || fsm_8 ) begin\n            sig_1 <= hw_8;\n            hw_13 = auth_12;\n            data_20 = fsm_16;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_1) (  data_18  && hw_18  && fsm_118  != core_3 ) |-> err_1 == auth_2 && err_7 == data_17 && rst_19 == data_15 ;endproperty \n property name; @(posedge fast_clk_1) (  data_18  && hw_18  && fsm_118  != core_3 ) &&  (  cfg_20  != fsm_8 ) |-> reg_115 == tx_13 && clk_11 == rst_3 && reg_9 == fsm_160 ;endproperty \n property name; @(posedge fast_clk_1) (  data_18  && hw_18  && fsm_118  != core_3 ) &&  (  cfg_20  != fsm_8 ) &&  (  hw_112  || fsm_8 ) |-> sig_1 == hw_8 && hw_13 == auth_12 && data_20 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_1"
    },
    {
        "Code": "if (  rx_15  || auth_13  && fsm_113  && rx_2 ) begin \n    rst_18 <= rx_14;\n    reg_12 <= err_20;\n    if ( hw_19 ) begin\n        rx_8 = chip_13;\n        reg_16 <= rx_11;\n    end\n        if ( clk_3  || rst_113  != hw_10 ) begin\n            cfg_18 <= reg_12;\n            data_10 <= auth_3;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_17) (  rx_15  || auth_13  && fsm_113  && rx_2 ) |-> rst_18 == rx_14 && reg_12 == err_20 ;endproperty \n property name; @(negedge core_clock_17) (  rx_15  || auth_13  && fsm_113  && rx_2 ) &&  (  hw_19 ) |-> rx_8 == chip_13 && reg_16 == rx_11 ;endproperty \n property name; @(negedge core_clock_17) (  rx_15  || auth_13  && fsm_113  && rx_2 ) &&  (  hw_19 ) &&  (  clk_3  || rst_113  != hw_10 ) |-> cfg_18 == reg_12 && data_10 == auth_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "if (  !hw_172 ) begin \n    rx_6 = err_3;\n    fsm_6 <= hw_4;\n    core_7 = hw_4;\n    if ( rst_6  && fsm_5 ) begin\n        fsm_42 = clk_13;\n        chip_79 = rst_6;\n        tx_6 <= cfg_2;\n    end\n        if ( rx_20  && fsm_12  && reg_16  != sig_15 ) begin\n            data_203 <= sig_1;\n            auth_117 = reg_6;\n            clk_9 = clk_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_4) (  !hw_172 ) |-> rx_6 == err_3 && fsm_6 == hw_4 && core_7 == hw_4 ;endproperty \n property name; @(posedge clock_source_4) (  !hw_172 ) &&  (  rst_6  && fsm_5 ) |-> fsm_42 == clk_13 && chip_79 == rst_6 && tx_6 == cfg_2 ;endproperty \n property name; @(posedge clock_source_4) (  !hw_172 ) &&  (  rst_6  && fsm_5 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) |-> data_203 == sig_1 && auth_117 == reg_6 && clk_9 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_4"
    },
    {
        "Code": "if (  err_17  != cfg_6 ) begin \n    cfg_13 <= data_8;\n    if ( reg_2  != hw_1 ) begin\n        sig_20 = core_10;\n    end\n        if ( fsm_8  != rx_10 ) begin\n            sig_1 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_11) (  err_17  != cfg_6 ) |-> cfg_13 == data_8 ;endproperty \n property name; @(negedge fast_clk_11) (  err_17  != cfg_6 ) &&  (  reg_2  != hw_1 ) |-> sig_20 == core_10 ;endproperty \n property name; @(negedge fast_clk_11) (  err_17  != cfg_6 ) &&  (  reg_2  != hw_1 ) &&  (  fsm_8  != rx_10 ) |-> sig_1 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "if (  reg_20  != err_17 ) begin \n    data_11 = cfg_16;\n    hw_8 <= sig_12;\n    if ( tx_2  && fsm_12 ) begin\n        chip_1 = rx_18;\n        fsm_6 = data_17;\n    end\n        if ( cfg_14  || auth_13  && rx_13 ) begin\n            sig_172 <= sig_12;\n            rx_17 = reg_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_13) (  reg_20  != err_17 ) |-> data_11 == cfg_16 && hw_8 == sig_12 ;endproperty \n property name; @(negedge clk_signal_13) (  reg_20  != err_17 ) &&  (  tx_2  && fsm_12 ) |-> chip_1 == rx_18 && fsm_6 == data_17 ;endproperty \n property name; @(negedge clk_signal_13) (  reg_20  != err_17 ) &&  (  tx_2  && fsm_12 ) &&  (  cfg_14  || auth_13  && rx_13 ) |-> sig_172 == sig_12 && rx_17 == reg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_13"
    },
    {
        "Code": "if (  rst_8  || rx_5  || chip_19 ) begin \n    rst_4 = clk_17;\n    err_11 = reg_16;\n    if ( err_16  && fsm_5  != cfg_8  && chip_160 ) begin\n        reg_10 = auth_6;\n        auth_13 <= hw_14;\n    end\n        if ( tx_16  != rx_20 ) begin\n            cfg_3 = hw_8;\n            hw_17 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_13) (  rst_8  || rx_5  || chip_19 ) |-> rst_4 == clk_17 && err_11 == reg_16 ;endproperty \n property name; @(posedge clock_div_13) (  rst_8  || rx_5  || chip_19 ) &&  (  err_16  && fsm_5  != cfg_8  && chip_160 ) |-> reg_10 == auth_6 && auth_13 == hw_14 ;endproperty \n property name; @(posedge clock_div_13) (  rst_8  || rx_5  || chip_19 ) &&  (  err_16  && fsm_5  != cfg_8  && chip_160 ) &&  (  tx_16  != rx_20 ) |-> cfg_3 == hw_8 && hw_17 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_13"
    },
    {
        "Code": "if (  auth_6 ) begin \n    chip_5 = reg_2;\n    core_15 = chip_15;\n    if ( reg_172 ) begin\n        clk_17 = cfg_15;\n        hw_6 = rx_2;\n    end\n        if ( auth_16 ) begin\n            hw_9 = reg_1;\n            data_1 = tx_200;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_5) (  auth_6 ) |-> chip_5 == reg_2 && core_15 == chip_15 ;endproperty \n property name; @(negedge cpu_clock_5) (  auth_6 ) &&  (  reg_172 ) |-> clk_17 == cfg_15 && hw_6 == rx_2 ;endproperty \n property name; @(negedge cpu_clock_5) (  auth_6 ) &&  (  reg_172 ) &&  (  auth_16 ) |-> hw_9 == reg_1 && data_1 == tx_200 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_5"
    },
    {
        "Code": "if (  sig_13  && reg_1  != fsm_17  || auth_14 ) begin \n    tx_7 = auth_2;\n    fsm_15 <= cfg_9;\n    cfg_208 <= auth_15;\n    if ( rst_20  != fsm_16  && fsm_13  != cfg_5 ) begin\n        cfg_10 = tx_1;\n        auth_20 = rst_14;\n        hw_20 <= auth_12;\n    end\n        if ( rst_4 ) begin\n            sig_28 = fsm_2;\n            sig_15 <= clk_7;\n            tx_115 <= auth_13;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_18) (  sig_13  && reg_1  != fsm_17  || auth_14 ) |-> tx_7 == auth_2 && fsm_15 == cfg_9 && cfg_208 == auth_15 ;endproperty \n property name; @(negedge bus_clock_18) (  sig_13  && reg_1  != fsm_17  || auth_14 ) &&  (  rst_20  != fsm_16  && fsm_13  != cfg_5 ) |-> cfg_10 == tx_1 && auth_20 == rst_14 && hw_20 == auth_12 ;endproperty \n property name; @(negedge bus_clock_18) (  sig_13  && reg_1  != fsm_17  || auth_14 ) &&  (  rst_20  != fsm_16  && fsm_13  != cfg_5 ) &&  (  rst_4 ) |-> sig_28 == fsm_2 && sig_15 == clk_7 && tx_115 == auth_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "if (  core_2  != rst_19  || tx_13 ) begin \n    auth_4 = rx_20;\n    reg_1 = err_4;\n    cfg_6 <= fsm_3;\n    if ( reg_7  != err_13 ) begin\n        data_18 = cfg_4;\n        core_118 = clk_10;\n        core_11 <= rst_3;\n    end\n        if ( hw_19  != rx_4  && cfg_7  != core_3 ) begin\n            chip_11 = fsm_3;\n            core_6 <= err_12;\n            clk_12 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_6) (  core_2  != rst_19  || tx_13 ) |-> auth_4 == rx_20 && reg_1 == err_4 && cfg_6 == fsm_3 ;endproperty \n property name; @(posedge fast_clk_6) (  core_2  != rst_19  || tx_13 ) &&  (  reg_7  != err_13 ) |-> data_18 == cfg_4 && core_118 == clk_10 && core_11 == rst_3 ;endproperty \n property name; @(posedge fast_clk_6) (  core_2  != rst_19  || tx_13 ) &&  (  reg_7  != err_13 ) &&  (  hw_19  != rx_4  && cfg_7  != core_3 ) |-> chip_11 == fsm_3 && core_6 == err_12 && clk_12 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "if (  chip_6  != fsm_6  && rx_18  != core_7 ) begin \n    err_20 = hw_14;\n    fsm_112 = err_12;\n    rx_13 <= reg_3;\n    if ( data_100  || tx_11  || tx_1 ) begin\n        core_10 = data_15;\n        reg_19 <= data_8;\n        sig_63 <= err_19;\n    end\n        if ( rx_18  || tx_4  && core_1  || cfg_10 ) begin\n            chip_15 <= clk_6;\n            chip_19 <= reg_7;\n            cfg_3 = sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_3) (  chip_6  != fsm_6  && rx_18  != core_7 ) |-> err_20 == hw_14 && fsm_112 == err_12 && rx_13 == reg_3 ;endproperty \n property name; @(negedge clk_signal_3) (  chip_6  != fsm_6  && rx_18  != core_7 ) &&  (  data_100  || tx_11  || tx_1 ) |-> core_10 == data_15 && reg_19 == data_8 && sig_63 == err_19 ;endproperty \n property name; @(negedge clk_signal_3) (  chip_6  != fsm_6  && rx_18  != core_7 ) &&  (  data_100  || tx_11  || tx_1 ) &&  (  rx_18  || tx_4  && core_1  || cfg_10 ) |-> chip_15 == clk_6 && chip_19 == reg_7 && cfg_3 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_3"
    },
    {
        "Code": "if ( !rx_12 ) begin \n    clk_4 <= err_5;\n    cfg_6 = rst_8;\n    sig_17 = fsm_7;\n    if ( tx_16  || reg_16  || rst_16  || core_11 ) begin\n        rst_7 <= hw_10;\n        fsm_7 = err_13;\n        data_16 = hw_15;\n    end\n        if ( sig_1515  != err_3  && reg_9  != rst_152 ) begin\n            clk_1 <= cfg_18;\n            cfg_18 = core_7;\n            fsm_8 <= fsm_15;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_16) ( !rx_12 ) |-> clk_4 == err_5 && cfg_6 == rst_8 && sig_17 == fsm_7 ;endproperty \n property name; @(negedge main_clk_16) ( !rx_12 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) |-> rst_7 == hw_10 && fsm_7 == err_13 && data_16 == hw_15 ;endproperty \n property name; @(negedge main_clk_16) ( !rx_12 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) |-> clk_1 == cfg_18 && cfg_18 == core_7 && fsm_8 == fsm_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "if (  data_10  && auth_7  != fsm_7 ) begin \n    err_20 = err_111;\n    reg_14 = rx_9;\n    if ( cfg_7  || cfg_11 ) begin\n        data_185 = err_5;\n        hw_38 = fsm_6;\n    end\n        if ( err_60 ) begin\n            auth_5 <= err_10;\n            chip_20 = err_5;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_17) (  data_10  && auth_7  != fsm_7 ) |-> err_20 == err_111 && reg_14 == rx_9 ;endproperty \n property name; @(negedge fast_clk_17) (  data_10  && auth_7  != fsm_7 ) &&  (  cfg_7  || cfg_11 ) |-> data_185 == err_5 && hw_38 == fsm_6 ;endproperty \n property name; @(negedge fast_clk_17) (  data_10  && auth_7  != fsm_7 ) &&  (  cfg_7  || cfg_11 ) &&  (  err_60 ) |-> auth_5 == err_10 && chip_20 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_17"
    },
    {
        "Code": "if (  fsm_15  != core_200 ) begin \n    auth_16 <= rx_14;\n    if ( clk_10 ) begin\n        hw_12 = cfg_11;\n    end\n        if ( core_1  || sig_6  || hw_16 ) begin\n            data_116 <= err_13;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_8) (  fsm_15  != core_200 ) |-> auth_16 == rx_14 ;endproperty \n property name; @(negedge clk_in_8) (  fsm_15  != core_200 ) &&  (  clk_10 ) |-> hw_12 == cfg_11 ;endproperty \n property name; @(negedge clk_in_8) (  fsm_15  != core_200 ) &&  (  clk_10 ) &&  (  core_1  || sig_6  || hw_16 ) |-> data_116 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "if (  err_4  != data_2  && hw_13  || data_16 ) begin \n    tx_11 <= err_17;\n    if ( hw_7  != sig_13  || core_13 ) begin\n        fsm_16 <= fsm_20;\n    end\n        if ( err_11 ) begin\n            core_12 <= rst_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_13) (  err_4  != data_2  && hw_13  || data_16 ) |-> tx_11 == err_17 ;endproperty \n property name; @(negedge clk_in_13) (  err_4  != data_2  && hw_13  || data_16 ) &&  (  hw_7  != sig_13  || core_13 ) |-> fsm_16 == fsm_20 ;endproperty \n property name; @(negedge clk_in_13) (  err_4  != data_2  && hw_13  || data_16 ) &&  (  hw_7  != sig_13  || core_13 ) &&  (  err_11 ) |-> core_12 == rst_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_13"
    },
    {
        "Code": "if (  err_15  || rst_12  && core_14  && fsm_4 ) begin \n    hw_11 <= rx_13;\n    if ( reg_13  || cfg_17 ) begin\n        clk_120 = hw_1;\n    end\n        if ( auth_6  || fsm_2  != reg_13  && tx_6 ) begin\n            cfg_1 <= err_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_5) (  err_15  || rst_12  && core_14  && fsm_4 ) |-> hw_11 == rx_13 ;endproperty \n property name; @(posedge clock_ctrl_5) (  err_15  || rst_12  && core_14  && fsm_4 ) &&  (  reg_13  || cfg_17 ) |-> clk_120 == hw_1 ;endproperty \n property name; @(posedge clock_ctrl_5) (  err_15  || rst_12  && core_14  && fsm_4 ) &&  (  reg_13  || cfg_17 ) &&  (  auth_6  || fsm_2  != reg_13  && tx_6 ) |-> cfg_1 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_5"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    rx_125 = tx_4;\n    if ( fsm_4 ) begin\n        tx_14 = sig_14;\n    end\n        if ( rx_19  && data_13 ) begin\n            clk_20 <= rx_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_11) (  cfg_9 ) |-> rx_125 == tx_4 ;endproperty \n property name; @(negedge clk_enable_11) (  cfg_9 ) &&  (  fsm_4 ) |-> tx_14 == sig_14 ;endproperty \n property name; @(negedge clk_enable_11) (  cfg_9 ) &&  (  fsm_4 ) &&  (  rx_19  && data_13 ) |-> clk_20 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "if (  clk_7  != err_7  && hw_8 ) begin \n    sig_116 = reg_12;\n    data_10 <= fsm_16;\n    data_6 = sig_6;\n    if ( chip_17  != tx_120 ) begin\n        cfg_7 = hw_13;\n        tx_114 = clk_17;\n        reg_6 = err_3;\n    end\n        if ( tx_12  && reg_9 ) begin\n            cfg_14 <= fsm_8;\n            hw_196 <= hw_4;\n            hw_5 = chip_18;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_10) (  clk_7  != err_7  && hw_8 ) |-> sig_116 == reg_12 && data_10 == fsm_16 && data_6 == sig_6 ;endproperty \n property name; @(posedge clock_ctrl_10) (  clk_7  != err_7  && hw_8 ) &&  (  chip_17  != tx_120 ) |-> cfg_7 == hw_13 && tx_114 == clk_17 && reg_6 == err_3 ;endproperty \n property name; @(posedge clock_ctrl_10) (  clk_7  != err_7  && hw_8 ) &&  (  chip_17  != tx_120 ) &&  (  tx_12  && reg_9 ) |-> cfg_14 == fsm_8 && hw_196 == hw_4 && hw_5 == chip_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_10"
    },
    {
        "Code": "if (  cfg_8  || reg_15  && rst_13 ) begin \n    reg_173 = err_15;\n    fsm_15 <= cfg_16;\n    clk_6 = data_18;\n    if ( err_19  != core_8  || tx_5  != err_5 ) begin\n        fsm_42 <= sig_9;\n        tx_18 = rx_15;\n        tx_15 = clk_11;\n    end\n        if ( err_3 ) begin\n            clk_18 = hw_1;\n            hw_2 <= reg_6;\n            auth_12 = err_20;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_5) (  cfg_8  || reg_15  && rst_13 ) |-> reg_173 == err_15 && fsm_15 == cfg_16 && clk_6 == data_18 ;endproperty \n property name; @(posedge mem_clock_5) (  cfg_8  || reg_15  && rst_13 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> fsm_42 == sig_9 && tx_18 == rx_15 && tx_15 == clk_11 ;endproperty \n property name; @(posedge mem_clock_5) (  cfg_8  || reg_15  && rst_13 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) &&  (  err_3 ) |-> clk_18 == hw_1 && hw_2 == reg_6 && auth_12 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_5"
    },
    {
        "Code": "if (  auth_7  || cfg_7  != rst_2 ) begin \n    sig_5 = tx_7;\n    hw_17 = sig_18;\n    err_195 = err_11;\n    if ( core_11 ) begin\n        reg_13 <= data_16;\n        sig_2 = cfg_18;\n        sig_16 = tx_6;\n    end\n        if ( hw_19  != rx_4  && cfg_7  != core_3 ) begin\n            core_147 = core_12;\n            chip_13 <= auth_4;\n            fsm_12 = fsm_110;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_2) (  auth_7  || cfg_7  != rst_2 ) |-> sig_5 == tx_7 && hw_17 == sig_18 && err_195 == err_11 ;endproperty \n property name; @(posedge clock_source_2) (  auth_7  || cfg_7  != rst_2 ) &&  (  core_11 ) |-> reg_13 == data_16 && sig_2 == cfg_18 && sig_16 == tx_6 ;endproperty \n property name; @(posedge clock_source_2) (  auth_7  || cfg_7  != rst_2 ) &&  (  core_11 ) &&  (  hw_19  != rx_4  && cfg_7  != core_3 ) |-> core_147 == core_12 && chip_13 == auth_4 && fsm_12 == fsm_110 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "if (  rst_19  || reg_1  && auth_9  || clk_1 ) begin \n    auth_19 <= err_13;\n    if ( rst_4  || tx_13  || cfg_4 ) begin\n        tx_7 <= reg_2;\n    end\n        if ( hw_11  != core_11 ) begin\n            chip_13 = reg_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_20) (  rst_19  || reg_1  && auth_9  || clk_1 ) |-> auth_19 == err_13 ;endproperty \n property name; @(posedge clk_signal_20) (  rst_19  || reg_1  && auth_9  || clk_1 ) &&  (  rst_4  || tx_13  || cfg_4 ) |-> tx_7 == reg_2 ;endproperty \n property name; @(posedge clk_signal_20) (  rst_19  || reg_1  && auth_9  || clk_1 ) &&  (  rst_4  || tx_13  || cfg_4 ) &&  (  hw_11  != core_11 ) |-> chip_13 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "if (  chip_5 ) begin \n    data_178 = hw_20;\n    tx_10 = core_2;\n    if ( err_20  && err_20 ) begin\n        tx_33 <= reg_9;\n        reg_12 = tx_4;\n    end\n        if ( hw_12 ) begin\n            clk_118 <= auth_15;\n            sig_8 = err_18;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_6) (  chip_5 ) |-> data_178 == hw_20 && tx_10 == core_2 ;endproperty \n property name; @(negedge main_clk_6) (  chip_5 ) &&  (  err_20  && err_20 ) |-> tx_33 == reg_9 && reg_12 == tx_4 ;endproperty \n property name; @(negedge main_clk_6) (  chip_5 ) &&  (  err_20  && err_20 ) &&  (  hw_12 ) |-> clk_118 == auth_15 && sig_8 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_6"
    },
    {
        "Code": "if (  clk_17  != sig_20  && cfg_10 ) begin \n    hw_17 <= auth_7;\n    hw_2 = clk_3;\n    rx_12 <= rst_5;\n    if ( cfg_12  || sig_6  || rst_6 ) begin\n        auth_5 <= clk_17;\n        fsm_18 = data_15;\n        rst_116 = rst_8;\n    end\n        if ( chip_13  || clk_11  || core_6  && data_3 ) begin\n            core_5 = fsm_4;\n            reg_7 <= err_11;\n            hw_16 = chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_7) (  clk_17  != sig_20  && cfg_10 ) |-> hw_17 == auth_7 && hw_2 == clk_3 && rx_12 == rst_5 ;endproperty \n property name; @(posedge bus_clock_7) (  clk_17  != sig_20  && cfg_10 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> auth_5 == clk_17 && fsm_18 == data_15 && rst_116 == rst_8 ;endproperty \n property name; @(posedge bus_clock_7) (  clk_17  != sig_20  && cfg_10 ) &&  (  cfg_12  || sig_6  || rst_6 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) |-> core_5 == fsm_4 && reg_7 == err_11 && hw_16 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_7"
    },
    {
        "Code": "if (  tx_6  || data_6  != reg_3  && fsm_1 ) begin \n    data_203 = data_3;\n    data_11 = reg_6;\n    if ( rx_12  != clk_3  && chip_4  || sig_1 ) begin\n        rst_15 <= tx_5;\n        tx_46 = sig_4;\n    end\n        if ( tx_13  != fsm_13  || core_4 ) begin\n            auth_10 = auth_18;\n            data_8 <= data_19;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_20) (  tx_6  || data_6  != reg_3  && fsm_1 ) |-> data_203 == data_3 && data_11 == reg_6 ;endproperty \n property name; @(negedge cpu_clock_20) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) |-> rst_15 == tx_5 && tx_46 == sig_4 ;endproperty \n property name; @(negedge cpu_clock_20) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) &&  (  tx_13  != fsm_13  || core_4 ) |-> auth_10 == auth_18 && data_8 == data_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_20"
    },
    {
        "Code": "if (  sig_20  && rst_18 ) begin \n    data_8 <= cfg_15;\n    hw_13 = reg_12;\n    if ( err_3  != rx_10 ) begin\n        rst_5 = fsm_5;\n        rx_2 <= tx_17;\n    end\n        if ( cfg_202 ) begin\n            fsm_13 = sig_18;\n            chip_4 = chip_119;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_13) (  sig_20  && rst_18 ) |-> data_8 == cfg_15 && hw_13 == reg_12 ;endproperty \n property name; @(negedge mem_clock_13) (  sig_20  && rst_18 ) &&  (  err_3  != rx_10 ) |-> rst_5 == fsm_5 && rx_2 == tx_17 ;endproperty \n property name; @(negedge mem_clock_13) (  sig_20  && rst_18 ) &&  (  err_3  != rx_10 ) &&  (  cfg_202 ) |-> fsm_13 == sig_18 && chip_4 == chip_119 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "if (  rx_19  || sig_4  && chip_17 ) begin \n    rx_17 <= clk_14;\n    hw_5 = err_18;\n    if ( core_18 ) begin\n        rx_114 <= data_8;\n        fsm_14 = data_15;\n    end\n        if ( cfg_200  != sig_19  && data_10  || rx_8 ) begin\n            tx_14 = cfg_1;\n            cfg_5 <= data_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_12) (  rx_19  || sig_4  && chip_17 ) |-> rx_17 == clk_14 && hw_5 == err_18 ;endproperty \n property name; @(posedge clock_source_12) (  rx_19  || sig_4  && chip_17 ) &&  (  core_18 ) |-> rx_114 == data_8 && fsm_14 == data_15 ;endproperty \n property name; @(posedge clock_source_12) (  rx_19  || sig_4  && chip_17 ) &&  (  core_18 ) &&  (  cfg_200  != sig_19  && data_10  || rx_8 ) |-> tx_14 == cfg_1 && cfg_5 == data_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_12"
    },
    {
        "Code": "if (  cfg_11  != fsm_3  && err_15  != clk_16 ) begin \n    data_6 = err_18;\n    rx_5 = data_4;\n    rx_13 = cfg_8;\n    if ( chip_120  && clk_5  != hw_16 ) begin\n        clk_18 = data_85;\n        hw_4 <= sig_9;\n        auth_12 <= rst_20;\n    end\n        if ( rst_7  != auth_11  || reg_2  != auth_20 ) begin\n            fsm_8 <= cfg_10;\n            hw_2 <= rst_20;\n            cfg_116 = chip_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_13) (  cfg_11  != fsm_3  && err_15  != clk_16 ) |-> data_6 == err_18 && rx_5 == data_4 && rx_13 == cfg_8 ;endproperty \n property name; @(negedge clock_div_13) (  cfg_11  != fsm_3  && err_15  != clk_16 ) &&  (  chip_120  && clk_5  != hw_16 ) |-> clk_18 == data_85 && hw_4 == sig_9 && auth_12 == rst_20 ;endproperty \n property name; @(negedge clock_div_13) (  cfg_11  != fsm_3  && err_15  != clk_16 ) &&  (  chip_120  && clk_5  != hw_16 ) &&  (  rst_7  != auth_11  || reg_2  != auth_20 ) |-> fsm_8 == cfg_10 && hw_2 == rst_20 && cfg_116 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "if (  tx_9  != fsm_12  && data_6  || rx_8 ) begin \n    hw_14 <= reg_18;\n    if ( clk_5  != chip_16  || clk_12 ) begin\n        chip_5 <= core_6;\n    end\n        if ( clk_8  && rst_16  && clk_12 ) begin\n            auth_2 <= clk_11;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_19) (  tx_9  != fsm_12  && data_6  || rx_8 ) |-> hw_14 == reg_18 ;endproperty \n property name; @(posedge async_clk_19) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  clk_5  != chip_16  || clk_12 ) |-> chip_5 == core_6 ;endproperty \n property name; @(posedge async_clk_19) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  clk_5  != chip_16  || clk_12 ) &&  (  clk_8  && rst_16  && clk_12 ) |-> auth_2 == clk_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_19"
    },
    {
        "Code": "if (  rst_17  != fsm_6  && err_5 ) begin \n    clk_16 <= chip_7;\n    if ( tx_4  != cfg_17 ) begin\n        clk_62 <= hw_6;\n    end\n        if ( tx_13  != cfg_5  && chip_17  && fsm_4 ) begin\n            core_20 = reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_7) (  rst_17  != fsm_6  && err_5 ) |-> clk_16 == chip_7 ;endproperty \n property name; @(negedge clk_osc_7) (  rst_17  != fsm_6  && err_5 ) &&  (  tx_4  != cfg_17 ) |-> clk_62 == hw_6 ;endproperty \n property name; @(negedge clk_osc_7) (  rst_17  != fsm_6  && err_5 ) &&  (  tx_4  != cfg_17 ) &&  (  tx_13  != cfg_5  && chip_17  && fsm_4 ) |-> core_20 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "if (  tx_10  && rx_15  != core_14  || sig_5 ) begin \n    sig_4 = rst_1;\n    cfg_3 = cfg_6;\n    if ( auth_5  != rst_18 ) begin\n        sig_32 = core_1;\n        cfg_14 <= rx_11;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_12 ) begin\n            sig_8 = data_6;\n            sig_17 <= tx_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_2) (  tx_10  && rx_15  != core_14  || sig_5 ) |-> sig_4 == rst_1 && cfg_3 == cfg_6 ;endproperty \n property name; @(negedge clk_enable_2) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  auth_5  != rst_18 ) |-> sig_32 == core_1 && cfg_14 == rx_11 ;endproperty \n property name; @(negedge clk_enable_2) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  auth_5  != rst_18 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) |-> sig_8 == data_6 && sig_17 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_2"
    },
    {
        "Code": "if (  reg_20  && tx_4  != data_15  || auth_4 ) begin \n    clk_3 <= data_15;\n    err_14 = tx_5;\n    chip_96 = rx_13;\n    if ( data_1  != core_6  && data_20 ) begin\n        clk_122 = rx_13;\n        rx_1 = tx_2;\n        reg_115 = tx_12;\n    end\n        if ( err_13  || tx_111  || cfg_9  && err_8 ) begin\n            tx_12 <= reg_18;\n            chip_5 = cfg_19;\n            reg_6 = clk_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_2) (  reg_20  && tx_4  != data_15  || auth_4 ) |-> clk_3 == data_15 && err_14 == tx_5 && chip_96 == rx_13 ;endproperty \n property name; @(posedge clk_in_2) (  reg_20  && tx_4  != data_15  || auth_4 ) &&  (  data_1  != core_6  && data_20 ) |-> clk_122 == rx_13 && rx_1 == tx_2 && reg_115 == tx_12 ;endproperty \n property name; @(posedge clk_in_2) (  reg_20  && tx_4  != data_15  || auth_4 ) &&  (  data_1  != core_6  && data_20 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) |-> tx_12 == reg_18 && chip_5 == cfg_19 && reg_6 == clk_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "if (  rst_5  || auth_16 ) begin \n    core_13 <= core_17;\n    rx_114 <= fsm_6;\n    rst_52 <= err_7;\n    if ( cfg_7  != reg_16  || err_18 ) begin\n        err_7 = clk_16;\n        reg_19 = rx_2;\n        reg_4 <= err_15;\n    end\n        if ( rst_10  != data_2  || sig_20  != rst_9 ) begin\n            rx_7 = rst_18;\n            fsm_16 <= rst_10;\n            sig_18 = tx_8;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_9) (  rst_5  || auth_16 ) |-> core_13 == core_17 && rx_114 == fsm_6 && rst_52 == err_7 ;endproperty \n property name; @(negedge cpu_clock_9) (  rst_5  || auth_16 ) &&  (  cfg_7  != reg_16  || err_18 ) |-> err_7 == clk_16 && reg_19 == rx_2 && reg_4 == err_15 ;endproperty \n property name; @(negedge cpu_clock_9) (  rst_5  || auth_16 ) &&  (  cfg_7  != reg_16  || err_18 ) &&  (  rst_10  != data_2  || sig_20  != rst_9 ) |-> rx_7 == rst_18 && fsm_16 == rst_10 && sig_18 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_9"
    },
    {
        "Code": "if (  core_14  || chip_16  != tx_20 ) begin \n    data_4 = fsm_12;\n    if ( sig_18  || auth_9  || cfg_17  || auth_3 ) begin\n        core_17 = chip_12;\n    end\n        if ( rst_1  != clk_11  || fsm_17  || hw_12 ) begin\n            cfg_52 <= tx_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_5) (  core_14  || chip_16  != tx_20 ) |-> data_4 == fsm_12 ;endproperty \n property name; @(posedge clk_osc_5) (  core_14  || chip_16  != tx_20 ) &&  (  sig_18  || auth_9  || cfg_17  || auth_3 ) |-> core_17 == chip_12 ;endproperty \n property name; @(posedge clk_osc_5) (  core_14  || chip_16  != tx_20 ) &&  (  sig_18  || auth_9  || cfg_17  || auth_3 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_12 ) |-> cfg_52 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "if (  core_5  || cfg_9  && rst_9  || auth_18 ) begin \n    rx_130 = fsm_15;\n    sig_28 <= hw_10;\n    rst_20 = reg_20;\n    if ( rst_20  || clk_5  && fsm_4  || rx_20 ) begin\n        rst_12 = auth_6;\n        rx_4 <= rx_19;\n        auth_16 = reg_4;\n    end\n        if ( tx_13  != reg_16  || tx_9 ) begin\n            clk_12 <= reg_12;\n            hw_38 <= sig_2;\n            err_5 = clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_14) (  core_5  || cfg_9  && rst_9  || auth_18 ) |-> rx_130 == fsm_15 && sig_28 == hw_10 && rst_20 == reg_20 ;endproperty \n property name; @(negedge async_clk_14) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  rst_20  || clk_5  && fsm_4  || rx_20 ) |-> rst_12 == auth_6 && rx_4 == rx_19 && auth_16 == reg_4 ;endproperty \n property name; @(negedge async_clk_14) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  rst_20  || clk_5  && fsm_4  || rx_20 ) &&  (  tx_13  != reg_16  || tx_9 ) |-> clk_12 == reg_12 && hw_38 == sig_2 && err_5 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "if (  tx_9  && auth_8 ) begin \n    fsm_11 = rst_17;\n    rst_9 = core_10;\n    if ( core_15  || err_10  || fsm_10  || rst_18 ) begin\n        clk_7 <= clk_8;\n        hw_10 <= sig_12;\n    end\n        if ( fsm_18  && rx_9  != sig_13  && sig_6 ) begin\n            fsm_7 = auth_4;\n            rst_116 <= hw_16;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_14) (  tx_9  && auth_8 ) |-> fsm_11 == rst_17 && rst_9 == core_10 ;endproperty \n property name; @(negedge core_clock_14) (  tx_9  && auth_8 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) |-> clk_7 == clk_8 && hw_10 == sig_12 ;endproperty \n property name; @(negedge core_clock_14) (  tx_9  && auth_8 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) &&  (  fsm_18  && rx_9  != sig_13  && sig_6 ) |-> fsm_7 == auth_4 && rst_116 == hw_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "if (  err_9  && err_17  != rst_6 ) begin \n    core_112 <= reg_6;\n    if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n        reg_10 = rst_11;\n    end\n        if ( rst_14  != chip_1 ) begin\n            rst_6 = core_6;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_14) (  err_9  && err_17  != rst_6 ) |-> core_112 == reg_6 ;endproperty \n property name; @(negedge fast_clk_14) (  err_9  && err_17  != rst_6 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> reg_10 == rst_11 ;endproperty \n property name; @(negedge fast_clk_14) (  err_9  && err_17  != rst_6 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) &&  (  rst_14  != chip_1 ) |-> rst_6 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "if (  chip_12 ) begin \n    reg_12 = data_17;\n    reg_2 <= rx_13;\n    fsm_10 = core_7;\n    if ( tx_1  || tx_10 ) begin\n        fsm_4 = reg_4;\n        tx_15 <= tx_20;\n        core_7 = auth_4;\n    end\n        if ( rst_20  != reg_3 ) begin\n            reg_7 <= sig_3;\n            tx_1010 <= data_8;\n            rst_5 = reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_20) (  chip_12 ) |-> reg_12 == data_17 && reg_2 == rx_13 && fsm_10 == core_7 ;endproperty \n property name; @(negedge pll_clk_20) (  chip_12 ) &&  (  tx_1  || tx_10 ) |-> fsm_4 == reg_4 && tx_15 == tx_20 && core_7 == auth_4 ;endproperty \n property name; @(negedge pll_clk_20) (  chip_12 ) &&  (  tx_1  || tx_10 ) &&  (  rst_20  != reg_3 ) |-> reg_7 == sig_3 && tx_1010 == data_8 && rst_5 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "if (  rx_9  && fsm_6 ) begin \n    tx_13 = clk_19;\n    rst_138 <= rx_13;\n    if ( rx_18  && core_15  && rst_7 ) begin\n        core_14 = hw_20;\n        err_50 <= cfg_9;\n    end\n        if ( data_5  && tx_3  && tx_13 ) begin\n            core_13 = cfg_11;\n            rst_6 <= err_2;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_18) (  rx_9  && fsm_6 ) |-> tx_13 == clk_19 && rst_138 == rx_13 ;endproperty \n property name; @(negedge cpu_clock_18) (  rx_9  && fsm_6 ) &&  (  rx_18  && core_15  && rst_7 ) |-> core_14 == hw_20 && err_50 == cfg_9 ;endproperty \n property name; @(negedge cpu_clock_18) (  rx_9  && fsm_6 ) &&  (  rx_18  && core_15  && rst_7 ) &&  (  data_5  && tx_3  && tx_13 ) |-> core_13 == cfg_11 && rst_6 == err_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "if (  chip_112 ) begin \n    fsm_42 <= reg_20;\n    reg_14 = sig_6;\n    reg_4 = err_13;\n    if ( data_5  != rx_9 ) begin\n        chip_13 <= clk_19;\n        sig_9 = chip_18;\n        sig_6 = fsm_160;\n    end\n        if ( core_3  != data_8  && reg_15 ) begin\n            auth_5 <= data_15;\n            core_18 = cfg_6;\n            cfg_116 <= sig_2;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_6) (  chip_112 ) |-> fsm_42 == reg_20 && reg_14 == sig_6 && reg_4 == err_13 ;endproperty \n property name; @(negedge cpu_clock_6) (  chip_112 ) &&  (  data_5  != rx_9 ) |-> chip_13 == clk_19 && sig_9 == chip_18 && sig_6 == fsm_160 ;endproperty \n property name; @(negedge cpu_clock_6) (  chip_112 ) &&  (  data_5  != rx_9 ) &&  (  core_3  != data_8  && reg_15 ) |-> auth_5 == data_15 && core_18 == cfg_6 && cfg_116 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "if (  tx_16  != tx_19  && clk_17 ) begin \n    hw_13 = rx_17;\n    if ( err_11 ) begin\n        core_15 = rx_2;\n    end\n        if ( hw_18  != fsm_15  || reg_20  && chip_8 ) begin\n            core_19 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_5) (  tx_16  != tx_19  && clk_17 ) |-> hw_13 == rx_17 ;endproperty \n property name; @(posedge fast_clk_5) (  tx_16  != tx_19  && clk_17 ) &&  (  err_11 ) |-> core_15 == rx_2 ;endproperty \n property name; @(posedge fast_clk_5) (  tx_16  != tx_19  && clk_17 ) &&  (  err_11 ) &&  (  hw_18  != fsm_15  || reg_20  && chip_8 ) |-> core_19 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "if (  reg_3  && tx_15  || data_5  && fsm_12 ) begin \n    reg_15 = clk_1;\n    auth_117 <= auth_2;\n    if ( err_2  != data_12  && rst_12 ) begin\n        tx_27 = core_6;\n        reg_16 <= clk_3;\n    end\n        if ( fsm_4  && data_10  || err_1  && rx_11 ) begin\n            rst_10 <= fsm_8;\n            tx_1 = err_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_14) (  reg_3  && tx_15  || data_5  && fsm_12 ) |-> reg_15 == clk_1 && auth_117 == auth_2 ;endproperty \n property name; @(negedge async_clk_14) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  err_2  != data_12  && rst_12 ) |-> tx_27 == core_6 && reg_16 == clk_3 ;endproperty \n property name; @(negedge async_clk_14) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  err_2  != data_12  && rst_12 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) |-> rst_10 == fsm_8 && tx_1 == err_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "if (  hw_17  != auth_7  || data_8 ) begin \n    fsm_18 <= data_10;\n    sig_5 <= tx_19;\n    if ( core_13  && cfg_4 ) begin\n        cfg_18 = err_1;\n        data_19 <= data_16;\n    end\n        if ( auth_19  != fsm_1  || core_10  || chip_19 ) begin\n            rx_18 = reg_9;\n            tx_27 = tx_19;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_6) (  hw_17  != auth_7  || data_8 ) |-> fsm_18 == data_10 && sig_5 == tx_19 ;endproperty \n property name; @(posedge pll_clk_6) (  hw_17  != auth_7  || data_8 ) &&  (  core_13  && cfg_4 ) |-> cfg_18 == err_1 && data_19 == data_16 ;endproperty \n property name; @(posedge pll_clk_6) (  hw_17  != auth_7  || data_8 ) &&  (  core_13  && cfg_4 ) &&  (  auth_19  != fsm_1  || core_10  || chip_19 ) |-> rx_18 == reg_9 && tx_27 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_6"
    },
    {
        "Code": "if (  auth_12  && err_6  || clk_4  || clk_1 ) begin \n    rst_5 <= chip_6;\n    core_6 = rst_3;\n    if ( fsm_12  || tx_8  != clk_15  && core_2 ) begin\n        chip_79 = tx_1;\n        fsm_12 <= chip_19;\n    end\n        if ( rst_18  && err_13  != chip_7  && hw_7 ) begin\n            data_2 = cfg_2;\n            err_2 <= err_11;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_18) (  auth_12  && err_6  || clk_4  || clk_1 ) |-> rst_5 == chip_6 && core_6 == rst_3 ;endproperty \n property name; @(negedge mem_clock_18) (  auth_12  && err_6  || clk_4  || clk_1 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) |-> chip_79 == tx_1 && fsm_12 == chip_19 ;endproperty \n property name; @(negedge mem_clock_18) (  auth_12  && err_6  || clk_4  || clk_1 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) &&  (  rst_18  && err_13  != chip_7  && hw_7 ) |-> data_2 == cfg_2 && err_2 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "if (  rx_5  && err_6  && rx_1 ) begin \n    err_19 = auth_12;\n    tx_11 = sig_12;\n    chip_96 <= data_70;\n    if ( core_13  && cfg_4 ) begin\n        tx_5 <= tx_11;\n        core_1 = reg_4;\n        tx_16 = clk_2;\n    end\n        if ( rst_15  || chip_11 ) begin\n            chip_20 <= cfg_6;\n            fsm_17 = reg_9;\n            core_16 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_11) (  rx_5  && err_6  && rx_1 ) |-> err_19 == auth_12 && tx_11 == sig_12 && chip_96 == data_70 ;endproperty \n property name; @(posedge clock_ctrl_11) (  rx_5  && err_6  && rx_1 ) &&  (  core_13  && cfg_4 ) |-> tx_5 == tx_11 && core_1 == reg_4 && tx_16 == clk_2 ;endproperty \n property name; @(posedge clock_ctrl_11) (  rx_5  && err_6  && rx_1 ) &&  (  core_13  && cfg_4 ) &&  (  rst_15  || chip_11 ) |-> chip_20 == cfg_6 && fsm_17 == reg_9 && core_16 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "if (  clk_17 ) begin \n    rx_9 = err_18;\n    data_6 = hw_15;\n    clk_118 = sig_16;\n    if ( hw_7  != hw_20 ) begin\n        reg_1 = err_3;\n        core_118 <= auth_12;\n        clk_15 <= core_1;\n    end\n        if ( hw_19  != rx_4  && cfg_7  != core_3 ) begin\n            chip_14 = core_1;\n            core_5 = clk_9;\n            reg_19 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_5) (  clk_17 ) |-> rx_9 == err_18 && data_6 == hw_15 && clk_118 == sig_16 ;endproperty \n property name; @(negedge clk_enable_5) (  clk_17 ) &&  (  hw_7  != hw_20 ) |-> reg_1 == err_3 && core_118 == auth_12 && clk_15 == core_1 ;endproperty \n property name; @(negedge clk_enable_5) (  clk_17 ) &&  (  hw_7  != hw_20 ) &&  (  hw_19  != rx_4  && cfg_7  != core_3 ) |-> chip_14 == core_1 && core_5 == clk_9 && reg_19 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_5"
    },
    {
        "Code": "if (  clk_4  != data_15  && fsm_20 ) begin \n    rx_10 <= err_12;\n    core_11 <= tx_19;\n    if ( rx_2  || reg_11 ) begin\n        core_1 <= tx_19;\n        sig_16 = rx_5;\n    end\n        if ( rst_11  != reg_19 ) begin\n            fsm_20 <= err_12;\n            rst_16 = chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_5) (  clk_4  != data_15  && fsm_20 ) |-> rx_10 == err_12 && core_11 == tx_19 ;endproperty \n property name; @(negedge clk_reset_5) (  clk_4  != data_15  && fsm_20 ) &&  (  rx_2  || reg_11 ) |-> core_1 == tx_19 && sig_16 == rx_5 ;endproperty \n property name; @(negedge clk_reset_5) (  clk_4  != data_15  && fsm_20 ) &&  (  rx_2  || reg_11 ) &&  (  rst_11  != reg_19 ) |-> fsm_20 == err_12 && rst_16 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_5"
    },
    {
        "Code": "if (  reg_14 ) begin \n    cfg_20 <= cfg_17;\n    clk_18 = err_6;\n    core_9 = sig_8;\n    if ( err_20  && sig_13 ) begin\n        auth_20 <= rx_18;\n        fsm_1 = cfg_8;\n        reg_58 <= reg_120;\n    end\n        if ( chip_74  != core_70 ) begin\n            data_8 <= hw_4;\n            reg_115 <= sig_8;\n            auth_4 = clk_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_2) (  reg_14 ) |-> cfg_20 == cfg_17 && clk_18 == err_6 && core_9 == sig_8 ;endproperty \n property name; @(negedge clk_in_2) (  reg_14 ) &&  (  err_20  && sig_13 ) |-> auth_20 == rx_18 && fsm_1 == cfg_8 && reg_58 == reg_120 ;endproperty \n property name; @(negedge clk_in_2) (  reg_14 ) &&  (  err_20  && sig_13 ) &&  (  chip_74  != core_70 ) |-> data_8 == hw_4 && reg_115 == sig_8 && auth_4 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "if (  cfg_9  || tx_5  && err_16  != rst_5 ) begin \n    rst_18 <= reg_15;\n    if ( clk_4  != fsm_40  && fsm_8 ) begin\n        sig_32 = rx_19;\n    end\n        if ( tx_118  != reg_14  || clk_15  != sig_5 ) begin\n            clk_9 = auth_7;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_13) (  cfg_9  || tx_5  && err_16  != rst_5 ) |-> rst_18 == reg_15 ;endproperty \n property name; @(negedge async_clk_13) (  cfg_9  || tx_5  && err_16  != rst_5 ) &&  (  clk_4  != fsm_40  && fsm_8 ) |-> sig_32 == rx_19 ;endproperty \n property name; @(negedge async_clk_13) (  cfg_9  || tx_5  && err_16  != rst_5 ) &&  (  clk_4  != fsm_40  && fsm_8 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) |-> clk_9 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "if (  clk_6  && clk_122  && rx_122 ) begin \n    chip_12 <= rx_18;\n    cfg_116 <= core_14;\n    tx_14 <= tx_6;\n    if ( tx_27  || tx_26  != sig_27  || sig_3 ) begin\n        data_116 <= rst_14;\n        sig_14 = auth_9;\n        auth_14 = hw_2;\n    end\n        if ( fsm_16  && hw_9 ) begin\n            cfg_12 = tx_200;\n            clk_120 = chip_4;\n            rx_2 = chip_119;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_4) (  clk_6  && clk_122  && rx_122 ) |-> chip_12 == rx_18 && cfg_116 == core_14 && tx_14 == tx_6 ;endproperty \n property name; @(posedge core_clock_4) (  clk_6  && clk_122  && rx_122 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) |-> data_116 == rst_14 && sig_14 == auth_9 && auth_14 == hw_2 ;endproperty \n property name; @(posedge core_clock_4) (  clk_6  && clk_122  && rx_122 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) &&  (  fsm_16  && hw_9 ) |-> cfg_12 == tx_200 && clk_120 == chip_4 && rx_2 == chip_119 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "if (  fsm_10 ) begin \n    auth_4 <= fsm_4;\n    fsm_3 = clk_2;\n    sig_1 = data_19;\n    if ( reg_118  || chip_18  != rst_3  && core_6 ) begin\n        reg_12 <= auth_17;\n        rx_130 = data_4;\n        fsm_12 <= data_12;\n    end\n        if ( rx_7  != clk_6  || clk_1  || hw_2 ) begin\n            err_4 <= auth_8;\n            rst_16 = clk_2;\n            sig_28 = auth_8;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_16) (  fsm_10 ) |-> auth_4 == fsm_4 && fsm_3 == clk_2 && sig_1 == data_19 ;endproperty \n property name; @(posedge ref_clk_16) (  fsm_10 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) |-> reg_12 == auth_17 && rx_130 == data_4 && fsm_12 == data_12 ;endproperty \n property name; @(posedge ref_clk_16) (  fsm_10 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) &&  (  rx_7  != clk_6  || clk_1  || hw_2 ) |-> err_4 == auth_8 && rst_16 == clk_2 && sig_28 == auth_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "if (  sig_19  != cfg_3  || tx_7 ) begin \n    reg_4 = rx_3;\n    clk_11 = rx_17;\n    if ( rst_10  != data_8  || sig_30  != rst_9 ) begin\n        chip_17 = hw_2;\n        tx_3 = clk_14;\n    end\n        if ( data_13 ) begin\n            data_6 <= tx_18;\n            data_18 = fsm_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_6) (  sig_19  != cfg_3  || tx_7 ) |-> reg_4 == rx_3 && clk_11 == rx_17 ;endproperty \n property name; @(negedge clk_signal_6) (  sig_19  != cfg_3  || tx_7 ) &&  (  rst_10  != data_8  || sig_30  != rst_9 ) |-> chip_17 == hw_2 && tx_3 == clk_14 ;endproperty \n property name; @(negedge clk_signal_6) (  sig_19  != cfg_3  || tx_7 ) &&  (  rst_10  != data_8  || sig_30  != rst_9 ) &&  (  data_13 ) |-> data_6 == tx_18 && data_18 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_6"
    },
    {
        "Code": "if (  chip_8  && chip_7  != hw_6  || err_8 ) begin \n    data_20 <= auth_16;\n    err_19 = rst_1;\n    if ( reg_18  != chip_9  || sig_17  && rst_2 ) begin\n        core_4 <= clk_3;\n        hw_4 = data_70;\n    end\n        if ( auth_12 ) begin\n            core_14 <= core_9;\n            fsm_11 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_5) (  chip_8  && chip_7  != hw_6  || err_8 ) |-> data_20 == auth_16 && err_19 == rst_1 ;endproperty \n property name; @(posedge sys_clk_5) (  chip_8  && chip_7  != hw_6  || err_8 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) |-> core_4 == clk_3 && hw_4 == data_70 ;endproperty \n property name; @(posedge sys_clk_5) (  chip_8  && chip_7  != hw_6  || err_8 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) &&  (  auth_12 ) |-> core_14 == core_9 && fsm_11 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "if (  hw_10  != fsm_19  || sig_7  || reg_19 ) begin \n    clk_3 <= tx_19;\n    auth_2 = clk_19;\n    hw_5 = chip_15;\n    if ( auth_16 ) begin\n        reg_9 = data_1;\n        core_20 <= tx_17;\n        data_178 = reg_19;\n    end\n        if ( clk_3  || rst_14  != hw_10 ) begin\n            sig_10 = fsm_20;\n            sig_63 <= sig_19;\n            reg_16 = hw_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_19) (  hw_10  != fsm_19  || sig_7  || reg_19 ) |-> clk_3 == tx_19 && auth_2 == clk_19 && hw_5 == chip_15 ;endproperty \n property name; @(negedge clock_source_19) (  hw_10  != fsm_19  || sig_7  || reg_19 ) &&  (  auth_16 ) |-> reg_9 == data_1 && core_20 == tx_17 && data_178 == reg_19 ;endproperty \n property name; @(negedge clock_source_19) (  hw_10  != fsm_19  || sig_7  || reg_19 ) &&  (  auth_16 ) &&  (  clk_3  || rst_14  != hw_10 ) |-> sig_10 == fsm_20 && sig_63 == sig_19 && reg_16 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_19"
    },
    {
        "Code": "if (  auth_11  || auth_17 ) begin \n    clk_5 <= cfg_59;\n    rx_3 <= chip_16;\n    err_60 <= core_15;\n    if ( rst_87  || tx_87  && chip_2 ) begin\n        clk_15 = err_8;\n        sig_13 = cfg_11;\n        chip_110 <= rst_5;\n    end\n        if ( cfg_9  || rst_12 ) begin\n            auth_11 = reg_10;\n            clk_62 = sig_6;\n            core_7 = auth_7;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_5) (  auth_11  || auth_17 ) |-> clk_5 == cfg_59 && rx_3 == chip_16 && err_60 == core_15 ;endproperty \n property name; @(negedge async_clk_5) (  auth_11  || auth_17 ) &&  (  rst_87  || tx_87  && chip_2 ) |-> clk_15 == err_8 && sig_13 == cfg_11 && chip_110 == rst_5 ;endproperty \n property name; @(negedge async_clk_5) (  auth_11  || auth_17 ) &&  (  rst_87  || tx_87  && chip_2 ) &&  (  cfg_9  || rst_12 ) |-> auth_11 == reg_10 && clk_62 == sig_6 && core_7 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_5"
    },
    {
        "Code": "if (  sig_6  && tx_2  || auth_12  != rst_5 ) begin \n    auth_19 <= err_17;\n    if ( rst_10  || clk_5  && fsm_4  || rx_20 ) begin\n        rst_52 <= err_13;\n    end\n        if ( auth_80  || core_80  != fsm_13  && reg_11 ) begin\n            cfg_12 <= auth_10;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_9) (  sig_6  && tx_2  || auth_12  != rst_5 ) |-> auth_19 == err_17 ;endproperty \n property name; @(posedge core_clock_9) (  sig_6  && tx_2  || auth_12  != rst_5 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) |-> rst_52 == err_13 ;endproperty \n property name; @(posedge core_clock_9) (  sig_6  && tx_2  || auth_12  != rst_5 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) &&  (  auth_80  || core_80  != fsm_13  && reg_11 ) |-> cfg_12 == auth_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_9"
    },
    {
        "Code": "if (  cfg_1 ) begin \n    tx_17 = err_9;\n    if ( fsm_20  && sig_20  || err_20 ) begin\n        clk_7 = cfg_15;\n    end\n        if ( err_20  && rst_1 ) begin\n            tx_13 = sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_3) (  cfg_1 ) |-> tx_17 == err_9 ;endproperty \n property name; @(negedge clk_enable_3) (  cfg_1 ) &&  (  fsm_20  && sig_20  || err_20 ) |-> clk_7 == cfg_15 ;endproperty \n property name; @(negedge clk_enable_3) (  cfg_1 ) &&  (  fsm_20  && sig_20  || err_20 ) &&  (  err_20  && rst_1 ) |-> tx_13 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    hw_10 <= cfg_15;\n    clk_17 <= core_1;\n    if ( sig_17  != fsm_1  && core_16  != auth_10 ) begin\n        tx_7 <= core_17;\n        clk_11 = data_5;\n    end\n        if ( auth_15  != core_3 ) begin\n            sig_6 = hw_18;\n            hw_3 = chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_7) (  cfg_9 ) |-> hw_10 == cfg_15 && clk_17 == core_1 ;endproperty \n property name; @(posedge bus_clock_7) (  cfg_9 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) |-> tx_7 == core_17 && clk_11 == data_5 ;endproperty \n property name; @(posedge bus_clock_7) (  cfg_9 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) &&  (  auth_15  != core_3 ) |-> sig_6 == hw_18 && hw_3 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_7"
    },
    {
        "Code": "if (  hw_110 ) begin \n    err_9 = err_1;\n    hw_16 = tx_9;\n    clk_7 <= clk_1;\n    if ( fsm_13 ) begin\n        hw_79 = chip_17;\n        reg_15 = hw_2;\n        clk_6 <= hw_11;\n    end\n        if ( fsm_19  != chip_11  && rst_14  || cfg_19 ) begin\n            err_60 = fsm_3;\n            data_185 = rst_6;\n            auth_8 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_19) (  hw_110 ) |-> err_9 == err_1 && hw_16 == tx_9 && clk_7 == clk_1 ;endproperty \n property name; @(negedge main_clk_19) (  hw_110 ) &&  (  fsm_13 ) |-> hw_79 == chip_17 && reg_15 == hw_2 && clk_6 == hw_11 ;endproperty \n property name; @(negedge main_clk_19) (  hw_110 ) &&  (  fsm_13 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) |-> err_60 == fsm_3 && data_185 == rst_6 && auth_8 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "if (  fsm_2  || rst_12  && sig_2 ) begin \n    reg_116 <= chip_14;\n    auth_14 = clk_8;\n    if ( sig_1515  != err_3  && reg_9  != rst_152 ) begin\n        core_19 <= err_2;\n        fsm_7 = reg_4;\n    end\n        if ( rst_19  != data_6 ) begin\n            reg_10 = sig_5;\n            data_1 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_18) (  fsm_2  || rst_12  && sig_2 ) |-> reg_116 == chip_14 && auth_14 == clk_8 ;endproperty \n property name; @(posedge clk_gen_18) (  fsm_2  || rst_12  && sig_2 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) |-> core_19 == err_2 && fsm_7 == reg_4 ;endproperty \n property name; @(posedge clk_gen_18) (  fsm_2  || rst_12  && sig_2 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) &&  (  rst_19  != data_6 ) |-> reg_10 == sig_5 && data_1 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "if (  cfg_6  && auth_7  || data_14  || auth_1 ) begin \n    data_11 = rst_15;\n    fsm_8 = tx_9;\n    if ( auth_12  && cfg_16  && reg_6  != hw_10 ) begin\n        auth_10 = err_18;\n        tx_19 <= cfg_5;\n    end\n        if ( reg_5 ) begin\n            chip_17 = tx_14;\n            err_2 = cfg_5;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_8) (  cfg_6  && auth_7  || data_14  || auth_1 ) |-> data_11 == rst_15 && fsm_8 == tx_9 ;endproperty \n property name; @(negedge ref_clk_8) (  cfg_6  && auth_7  || data_14  || auth_1 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) |-> auth_10 == err_18 && tx_19 == cfg_5 ;endproperty \n property name; @(negedge ref_clk_8) (  cfg_6  && auth_7  || data_14  || auth_1 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) &&  (  reg_5 ) |-> chip_17 == tx_14 && err_2 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_8"
    },
    {
        "Code": "if (  core_8  || fsm_8  && rst_7 ) begin \n    sig_28 <= fsm_8;\n    clk_18 <= clk_16;\n    if ( err_10  || data_6  != hw_1  || reg_15 ) begin\n        hw_6 = chip_11;\n        sig_10 = rx_16;\n    end\n        if ( rx_2  || reg_11 ) begin\n            core_11 = fsm_10;\n            tx_6 = rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_3) (  core_8  || fsm_8  && rst_7 ) |-> sig_28 == fsm_8 && clk_18 == clk_16 ;endproperty \n property name; @(posedge core_clock_3) (  core_8  || fsm_8  && rst_7 ) &&  (  err_10  || data_6  != hw_1  || reg_15 ) |-> hw_6 == chip_11 && sig_10 == rx_16 ;endproperty \n property name; @(posedge core_clock_3) (  core_8  || fsm_8  && rst_7 ) &&  (  err_10  || data_6  != hw_1  || reg_15 ) &&  (  rx_2  || reg_11 ) |-> core_11 == fsm_10 && tx_6 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "if (  reg_14  != chip_12  && core_18 ) begin \n    data_11 = auth_12;\n    if ( reg_19  && rst_14  != rx_20 ) begin\n        cfg_2 = cfg_7;\n    end\n        if ( core_2 ) begin\n            sig_15 <= rx_20;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_8) (  reg_14  != chip_12  && core_18 ) |-> data_11 == auth_12 ;endproperty \n property name; @(negedge main_clk_8) (  reg_14  != chip_12  && core_18 ) &&  (  reg_19  && rst_14  != rx_20 ) |-> cfg_2 == cfg_7 ;endproperty \n property name; @(negedge main_clk_8) (  reg_14  != chip_12  && core_18 ) &&  (  reg_19  && rst_14  != rx_20 ) &&  (  core_2 ) |-> sig_15 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_8"
    },
    {
        "Code": "if (  data_11  || tx_20  || cfg_16 ) begin \n    data_6 = chip_9;\n    rx_125 <= data_6;\n    if ( data_8  != auth_18  || fsm_6  && err_11 ) begin\n        data_155 = fsm_16;\n        chip_20 = reg_7;\n    end\n        if ( data_14 ) begin\n            chip_14 <= rst_15;\n            rst_20 = auth_11;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_3) (  data_11  || tx_20  || cfg_16 ) |-> data_6 == chip_9 && rx_125 == data_6 ;endproperty \n property name; @(negedge core_clock_3) (  data_11  || tx_20  || cfg_16 ) &&  (  data_8  != auth_18  || fsm_6  && err_11 ) |-> data_155 == fsm_16 && chip_20 == reg_7 ;endproperty \n property name; @(negedge core_clock_3) (  data_11  || tx_20  || cfg_16 ) &&  (  data_8  != auth_18  || fsm_6  && err_11 ) &&  (  data_14 ) |-> chip_14 == rst_15 && rst_20 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "if (  auth_1  != chip_7  || cfg_5 ) begin \n    reg_116 <= cfg_19;\n    hw_4 <= data_16;\n    if ( tx_17  || tx_16  != sig_17  || sig_3 ) begin\n        clk_120 <= auth_20;\n        fsm_100 <= clk_10;\n    end\n        if ( rx_7  && cfg_17 ) begin\n            fsm_15 <= data_3;\n            rx_18 <= chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_14) (  auth_1  != chip_7  || cfg_5 ) |-> reg_116 == cfg_19 && hw_4 == data_16 ;endproperty \n property name; @(posedge mem_clock_14) (  auth_1  != chip_7  || cfg_5 ) &&  (  tx_17  || tx_16  != sig_17  || sig_3 ) |-> clk_120 == auth_20 && fsm_100 == clk_10 ;endproperty \n property name; @(posedge mem_clock_14) (  auth_1  != chip_7  || cfg_5 ) &&  (  tx_17  || tx_16  != sig_17  || sig_3 ) &&  (  rx_7  && cfg_17 ) |-> fsm_15 == data_3 && rx_18 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "if (  rx_14 ) begin \n    hw_38 <= cfg_14;\n    if ( hw_20  || cfg_8 ) begin\n        hw_79 <= fsm_4;\n    end\n        if ( rst_17  || tx_17  && chip_2 ) begin\n            data_203 = chip_10;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_19) (  rx_14 ) |-> hw_38 == cfg_14 ;endproperty \n property name; @(posedge cpu_clock_19) (  rx_14 ) &&  (  hw_20  || cfg_8 ) |-> hw_79 == fsm_4 ;endproperty \n property name; @(posedge cpu_clock_19) (  rx_14 ) &&  (  hw_20  || cfg_8 ) &&  (  rst_17  || tx_17  && chip_2 ) |-> data_203 == chip_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_19"
    },
    {
        "Code": "if (  core_9 ) begin \n    chip_109 = core_1;\n    cfg_13 = hw_9;\n    if ( clk_19  != rx_19  || err_4  || hw_9 ) begin\n        chip_79 = rst_14;\n        reg_116 = rx_18;\n    end\n        if ( cfg_12 ) begin\n            err_3 <= data_4;\n            fsm_13 <= tx_11;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_13) (  core_9 ) |-> chip_109 == core_1 && cfg_13 == hw_9 ;endproperty \n property name; @(negedge pll_clk_13) (  core_9 ) &&  (  clk_19  != rx_19  || err_4  || hw_9 ) |-> chip_79 == rst_14 && reg_116 == rx_18 ;endproperty \n property name; @(negedge pll_clk_13) (  core_9 ) &&  (  clk_19  != rx_19  || err_4  || hw_9 ) &&  (  cfg_12 ) |-> err_3 == data_4 && fsm_13 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "if (  chip_13  || err_20  != auth_4  || clk_13 ) begin \n    core_9 <= auth_19;\n    if ( tx_116 ) begin\n        reg_10 <= fsm_2;\n    end\n        if ( chip_12  && auth_15  || tx_2  || rst_15 ) begin\n            err_79 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_3) (  chip_13  || err_20  != auth_4  || clk_13 ) |-> core_9 == auth_19 ;endproperty \n property name; @(posedge clk_in_3) (  chip_13  || err_20  != auth_4  || clk_13 ) &&  (  tx_116 ) |-> reg_10 == fsm_2 ;endproperty \n property name; @(posedge clk_in_3) (  chip_13  || err_20  != auth_4  || clk_13 ) &&  (  tx_116 ) &&  (  chip_12  && auth_15  || tx_2  || rst_15 ) |-> err_79 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_3"
    },
    {
        "Code": "if (  hw_9  || reg_5  != cfg_2 ) begin \n    rst_19 = cfg_12;\n    core_2 <= tx_11;\n    err_6 = sig_12;\n    if ( reg_13  || auth_6  && cfg_1  && reg_8 ) begin\n        hw_15 = clk_7;\n        tx_46 <= data_12;\n        fsm_114 <= core_1;\n    end\n        if ( data_120  && auth_1212  != rst_20 ) begin\n            reg_20 = auth_17;\n            tx_19 = err_4;\n            rx_114 = hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_6) (  hw_9  || reg_5  != cfg_2 ) |-> rst_19 == cfg_12 && core_2 == tx_11 && err_6 == sig_12 ;endproperty \n property name; @(negedge clk_out_6) (  hw_9  || reg_5  != cfg_2 ) &&  (  reg_13  || auth_6  && cfg_1  && reg_8 ) |-> hw_15 == clk_7 && tx_46 == data_12 && fsm_114 == core_1 ;endproperty \n property name; @(negedge clk_out_6) (  hw_9  || reg_5  != cfg_2 ) &&  (  reg_13  || auth_6  && cfg_1  && reg_8 ) &&  (  data_120  && auth_1212  != rst_20 ) |-> reg_20 == auth_17 && tx_19 == err_4 && rx_114 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "if (  rx_11  || sig_3  && sig_12 ) begin \n    core_16 = fsm_2;\n    clk_118 <= cfg_4;\n    if ( fsm_3  || rst_9  != core_10 ) begin\n        rst_14 = clk_14;\n        sig_15 = rst_4;\n    end\n        if ( rx_1  || clk_10  && data_9 ) begin\n            clk_6 = rx_9;\n            cfg_105 <= hw_13;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_7) (  rx_11  || sig_3  && sig_12 ) |-> core_16 == fsm_2 && clk_118 == cfg_4 ;endproperty \n property name; @(negedge sys_clk_7) (  rx_11  || sig_3  && sig_12 ) &&  (  fsm_3  || rst_9  != core_10 ) |-> rst_14 == clk_14 && sig_15 == rst_4 ;endproperty \n property name; @(negedge sys_clk_7) (  rx_11  || sig_3  && sig_12 ) &&  (  fsm_3  || rst_9  != core_10 ) &&  (  rx_1  || clk_10  && data_9 ) |-> clk_6 == rx_9 && cfg_105 == hw_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_7"
    },
    {
        "Code": "if (  rst_20  != auth_4  && data_2  || err_18 ) begin \n    hw_19 = auth_10;\n    data_185 = reg_15;\n    auth_9 = core_1;\n    if ( cfg_8  || rx_1  || clk_13  && sig_5 ) begin\n        clk_14 = hw_15;\n        chip_19 <= auth_13;\n        clk_9 <= sig_11;\n    end\n        if ( auth_19  != fsm_1  || core_10  || chip_19 ) begin\n            fsm_13 <= chip_9;\n            data_2 = cfg_20;\n            clk_27 = tx_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_11) (  rst_20  != auth_4  && data_2  || err_18 ) |-> hw_19 == auth_10 && data_185 == reg_15 && auth_9 == core_1 ;endproperty \n property name; @(negedge clk_enable_11) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_5 ) |-> clk_14 == hw_15 && chip_19 == auth_13 && clk_9 == sig_11 ;endproperty \n property name; @(negedge clk_enable_11) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_5 ) &&  (  auth_19  != fsm_1  || core_10  || chip_19 ) |-> fsm_13 == chip_9 && data_2 == cfg_20 && clk_27 == tx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "if (  fsm_10  != reg_4  && rst_12 ) begin \n    reg_15 <= data_8;\n    rx_5 = err_5;\n    if ( reg_1  || tx_16 ) begin\n        tx_19 = reg_11;\n        clk_118 = tx_13;\n    end\n        if ( hw_160  != auth_5  && sig_16 ) begin\n            cfg_7 <= clk_19;\n            tx_46 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_6) (  fsm_10  != reg_4  && rst_12 ) |-> reg_15 == data_8 && rx_5 == err_5 ;endproperty \n property name; @(posedge clk_signal_6) (  fsm_10  != reg_4  && rst_12 ) &&  (  reg_1  || tx_16 ) |-> tx_19 == reg_11 && clk_118 == tx_13 ;endproperty \n property name; @(posedge clk_signal_6) (  fsm_10  != reg_4  && rst_12 ) &&  (  reg_1  || tx_16 ) &&  (  hw_160  != auth_5  && sig_16 ) |-> cfg_7 == clk_19 && tx_46 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_6"
    },
    {
        "Code": "if (  reg_3  && chip_9  && clk_7  || data_10 ) begin \n    chip_96 = rst_19;\n    if ( chip_11  != sig_14 ) begin\n        rx_12 = err_4;\n    end\n        if ( reg_8  != fsm_2  || cfg_11  != clk_4 ) begin\n            sig_11 = hw_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_20) (  reg_3  && chip_9  && clk_7  || data_10 ) |-> chip_96 == rst_19 ;endproperty \n property name; @(posedge clk_reset_20) (  reg_3  && chip_9  && clk_7  || data_10 ) &&  (  chip_11  != sig_14 ) |-> rx_12 == err_4 ;endproperty \n property name; @(posedge clk_reset_20) (  reg_3  && chip_9  && clk_7  || data_10 ) &&  (  chip_11  != sig_14 ) &&  (  reg_8  != fsm_2  || cfg_11  != clk_4 ) |-> sig_11 == hw_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "if (  fsm_10  || rx_7  && clk_7 ) begin \n    fsm_14 = clk_7;\n    fsm_42 = chip_14;\n    err_4 = auth_8;\n    if ( cfg_8  || clk_14  || fsm_16  || fsm_5 ) begin\n        rst_7 = clk_1;\n        tx_1010 <= auth_17;\n        fsm_16 <= cfg_1;\n    end\n        if ( rst_4 ) begin\n            sig_10 = data_14;\n            rx_1 <= clk_14;\n            reg_18 <= err_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_2) (  fsm_10  || rx_7  && clk_7 ) |-> fsm_14 == clk_7 && fsm_42 == chip_14 && err_4 == auth_8 ;endproperty \n property name; @(negedge clock_div_2) (  fsm_10  || rx_7  && clk_7 ) &&  (  cfg_8  || clk_14  || fsm_16  || fsm_5 ) |-> rst_7 == clk_1 && tx_1010 == auth_17 && fsm_16 == cfg_1 ;endproperty \n property name; @(negedge clock_div_2) (  fsm_10  || rx_7  && clk_7 ) &&  (  cfg_8  || clk_14  || fsm_16  || fsm_5 ) &&  (  rst_4 ) |-> sig_10 == data_14 && rx_1 == clk_14 && reg_18 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_2"
    },
    {
        "Code": "if (  tx_17  && err_20  != rst_13  || data_4 ) begin \n    chip_110 = auth_9;\n    data_14 <= reg_18;\n    if ( core_10 ) begin\n        cfg_11 = err_5;\n        hw_1 <= auth_8;\n    end\n        if ( rst_8  && tx_17 ) begin\n            cfg_17 <= hw_15;\n            core_11 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_11) (  tx_17  && err_20  != rst_13  || data_4 ) |-> chip_110 == auth_9 && data_14 == reg_18 ;endproperty \n property name; @(posedge clock_source_11) (  tx_17  && err_20  != rst_13  || data_4 ) &&  (  core_10 ) |-> cfg_11 == err_5 && hw_1 == auth_8 ;endproperty \n property name; @(posedge clock_source_11) (  tx_17  && err_20  != rst_13  || data_4 ) &&  (  core_10 ) &&  (  rst_8  && tx_17 ) |-> cfg_17 == hw_15 && core_11 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_11"
    },
    {
        "Code": "if (  chip_19 ) begin \n    auth_9 = core_6;\n    clk_7 = clk_3;\n    rst_120 <= clk_15;\n    if ( rst_11  != reg_19 ) begin\n        err_60 <= err_6;\n        rst_4 = chip_3;\n        data_20 = reg_8;\n    end\n        if ( cfg_20  != hw_14  || hw_10  && fsm_7 ) begin\n            cfg_19 <= err_6;\n            rst_3 = err_11;\n            chip_1 <= fsm_18;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_16) (  chip_19 ) |-> auth_9 == core_6 && clk_7 == clk_3 && rst_120 == clk_15 ;endproperty \n property name; @(negedge clock_div_16) (  chip_19 ) &&  (  rst_11  != reg_19 ) |-> err_60 == err_6 && rst_4 == chip_3 && data_20 == reg_8 ;endproperty \n property name; @(negedge clock_div_16) (  chip_19 ) &&  (  rst_11  != reg_19 ) &&  (  cfg_20  != hw_14  || hw_10  && fsm_7 ) |-> cfg_19 == err_6 && rst_3 == err_11 && chip_1 == fsm_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_16"
    },
    {
        "Code": "if (  clk_9  && sig_4  || chip_9  != data_16 ) begin \n    clk_14 = auth_9;\n    core_15 <= cfg_5;\n    hw_11 <= auth_3;\n    if ( tx_16  || reg_16  || rst_16  || core_11 ) begin\n        data_17 <= rst_6;\n        hw_12 <= data_1;\n        chip_15 <= sig_12;\n    end\n        if ( err_14  && cfg_13  != core_9 ) begin\n            data_185 <= hw_15;\n            chip_19 <= rst_14;\n            err_3 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_10) (  clk_9  && sig_4  || chip_9  != data_16 ) |-> clk_14 == auth_9 && core_15 == cfg_5 && hw_11 == auth_3 ;endproperty \n property name; @(posedge fast_clk_10) (  clk_9  && sig_4  || chip_9  != data_16 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) |-> data_17 == rst_6 && hw_12 == data_1 && chip_15 == sig_12 ;endproperty \n property name; @(posedge fast_clk_10) (  clk_9  && sig_4  || chip_9  != data_16 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) &&  (  err_14  && cfg_13  != core_9 ) |-> data_185 == hw_15 && chip_19 == rst_14 && err_3 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_10"
    },
    {
        "Code": "if (  !rx_19 ) begin \n    err_16 <= reg_6;\n    if ( tx_114  || reg_116  || rst_116  || core_1111 ) begin\n        hw_18 <= sig_4;\n    end\n        if ( sig_4  != rst_19  || cfg_8  != rx_20 ) begin\n            cfg_1 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_18) (  !rx_19 ) |-> err_16 == reg_6 ;endproperty \n property name; @(posedge sys_clk_18) (  !rx_19 ) &&  (  tx_114  || reg_116  || rst_116  || core_1111 ) |-> hw_18 == sig_4 ;endproperty \n property name; @(posedge sys_clk_18) (  !rx_19 ) &&  (  tx_114  || reg_116  || rst_116  || core_1111 ) &&  (  sig_4  != rst_19  || cfg_8  != rx_20 ) |-> cfg_1 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "if (  clk_15  || tx_4 ) begin \n    sig_17 <= rst_5;\n    auth_1 <= err_20;\n    reg_5 = reg_11;\n    if ( chip_14  != core_16 ) begin\n        sig_3 = rst_10;\n        chip_7 = reg_9;\n        data_155 <= auth_15;\n    end\n        if ( tx_1  || auth_1  != rst_8  && data_9 ) begin\n            clk_4 <= sig_180;\n            fsm_112 <= core_7;\n            cfg_208 = err_20;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_6) (  clk_15  || tx_4 ) |-> sig_17 == rst_5 && auth_1 == err_20 && reg_5 == reg_11 ;endproperty \n property name; @(negedge ref_clk_6) (  clk_15  || tx_4 ) &&  (  chip_14  != core_16 ) |-> sig_3 == rst_10 && chip_7 == reg_9 && data_155 == auth_15 ;endproperty \n property name; @(negedge ref_clk_6) (  clk_15  || tx_4 ) &&  (  chip_14  != core_16 ) &&  (  tx_1  || auth_1  != rst_8  && data_9 ) |-> clk_4 == sig_180 && fsm_112 == core_7 && cfg_208 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "if (  chip_16  && err_10  || fsm_11 ) begin \n    tx_9 = cfg_1;\n    reg_16 = core_12;\n    data_15 <= data_12;\n    if ( hw_3 ) begin\n        chip_17 <= data_12;\n        chip_1 <= chip_1;\n        rst_11 <= hw_8;\n    end\n        if ( data_3  && err_2  && hw_8 ) begin\n            chip_14 <= tx_4;\n            auth_204 <= reg_2;\n            cfg_7 = data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_16) (  chip_16  && err_10  || fsm_11 ) |-> tx_9 == cfg_1 && reg_16 == core_12 && data_15 == data_12 ;endproperty \n property name; @(posedge clock_ctrl_16) (  chip_16  && err_10  || fsm_11 ) &&  (  hw_3 ) |-> chip_17 == data_12 && chip_1 == chip_1 && rst_11 == hw_8 ;endproperty \n property name; @(posedge clock_ctrl_16) (  chip_16  && err_10  || fsm_11 ) &&  (  hw_3 ) &&  (  data_3  && err_2  && hw_8 ) |-> chip_14 == tx_4 && auth_204 == reg_2 && cfg_7 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "if (  core_5  || cfg_9  && rst_9  || auth_18 ) begin \n    tx_112 <= hw_12;\n    if ( rx_7 ) begin\n        cfg_16 = reg_20;\n    end\n        if ( clk_16  && sig_12  != hw_6 ) begin\n            hw_10 <= err_18;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_1) (  core_5  || cfg_9  && rst_9  || auth_18 ) |-> tx_112 == hw_12 ;endproperty \n property name; @(negedge sys_clk_1) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  rx_7 ) |-> cfg_16 == reg_20 ;endproperty \n property name; @(negedge sys_clk_1) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  rx_7 ) &&  (  clk_16  && sig_12  != hw_6 ) |-> hw_10 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_1"
    },
    {
        "Code": "if (  fsm_9 ) begin \n    data_16 <= reg_1;\n    sig_14 <= rst_7;\n    if ( core_6  != data_20  || auth_13 ) begin\n        chip_1 = auth_4;\n        sig_6 = err_1;\n    end\n        if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n            rst_154 = tx_14;\n            rst_120 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  fsm_9 ) |-> data_16 == reg_1 && sig_14 == rst_7 ;endproperty \n property name; @(negedge main_clk_3) (  fsm_9 ) &&  (  core_6  != data_20  || auth_13 ) |-> chip_1 == auth_4 && sig_6 == err_1 ;endproperty \n property name; @(negedge main_clk_3) (  fsm_9 ) &&  (  core_6  != data_20  || auth_13 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> rst_154 == tx_14 && rst_120 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if (  auth_15 ) begin \n    rst_154 = data_16;\n    clk_8 = core_20;\n    if ( clk_11  != cfg_12 ) begin\n        tx_19 = rx_5;\n        chip_79 = clk_3;\n    end\n        if ( data_3  || fsm_33  != err_3  || rx_37 ) begin\n            err_11 <= sig_19;\n            clk_14 = chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_1) (  auth_15 ) |-> rst_154 == data_16 && clk_8 == core_20 ;endproperty \n property name; @(posedge clock_ctrl_1) (  auth_15 ) &&  (  clk_11  != cfg_12 ) |-> tx_19 == rx_5 && chip_79 == clk_3 ;endproperty \n property name; @(posedge clock_ctrl_1) (  auth_15 ) &&  (  clk_11  != cfg_12 ) &&  (  data_3  || fsm_33  != err_3  || rx_37 ) |-> err_11 == sig_19 && clk_14 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "if (  auth_12  || rx_7  != tx_4 ) begin \n    rx_125 <= cfg_5;\n    fsm_8 = reg_4;\n    clk_4 <= tx_18;\n    if ( clk_7  != auth_12  || cfg_10 ) begin\n        clk_27 = reg_10;\n        reg_20 <= reg_12;\n        rst_138 <= chip_20;\n    end\n        if ( rst_10  != data_2  || sig_20  != rst_9 ) begin\n            reg_9 <= tx_5;\n            cfg_13 <= cfg_12;\n            data_155 = err_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_14) (  auth_12  || rx_7  != tx_4 ) |-> rx_125 == cfg_5 && fsm_8 == reg_4 && clk_4 == tx_18 ;endproperty \n property name; @(negedge clk_enable_14) (  auth_12  || rx_7  != tx_4 ) &&  (  clk_7  != auth_12  || cfg_10 ) |-> clk_27 == reg_10 && reg_20 == reg_12 && rst_138 == chip_20 ;endproperty \n property name; @(negedge clk_enable_14) (  auth_12  || rx_7  != tx_4 ) &&  (  clk_7  != auth_12  || cfg_10 ) &&  (  rst_10  != data_2  || sig_20  != rst_9 ) |-> reg_9 == tx_5 && cfg_13 == cfg_12 && data_155 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_14"
    },
    {
        "Code": "if (  chip_1  && chip_18  || data_2  || fsm_2 ) begin \n    reg_7 <= sig_18;\n    if ( rst_19  || chip_14 ) begin\n        rst_11 = chip_14;\n    end\n        if ( tx_2  && fsm_52 ) begin\n            fsm_13 <= data_6;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_10) (  chip_1  && chip_18  || data_2  || fsm_2 ) |-> reg_7 == sig_18 ;endproperty \n property name; @(negedge ref_clk_10) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  rst_19  || chip_14 ) |-> rst_11 == chip_14 ;endproperty \n property name; @(negedge ref_clk_10) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  rst_19  || chip_14 ) &&  (  tx_2  && fsm_52 ) |-> fsm_13 == data_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_10"
    },
    {
        "Code": "if (  chip_17  || err_2 ) begin \n    chip_2 = err_8;\n    if ( tx_10  != rx_3  || hw_114 ) begin\n        err_79 <= clk_3;\n    end\n        if ( auth_1  && clk_117  != chip_17  || reg_11 ) begin\n            core_18 = chip_19;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_8) (  chip_17  || err_2 ) |-> chip_2 == err_8 ;endproperty \n property name; @(negedge async_clk_8) (  chip_17  || err_2 ) &&  (  tx_10  != rx_3  || hw_114 ) |-> err_79 == clk_3 ;endproperty \n property name; @(negedge async_clk_8) (  chip_17  || err_2 ) &&  (  tx_10  != rx_3  || hw_114 ) &&  (  auth_1  && clk_117  != chip_17  || reg_11 ) |-> core_18 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "if (  rx_16 ) begin \n    chip_110 <= clk_20;\n    if ( err_15  || hw_17  != cfg_12  && tx_7 ) begin\n        cfg_20 = tx_18;\n    end\n        if ( chip_16 ) begin\n            cfg_3 = rst_3;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_1) (  rx_16 ) |-> chip_110 == clk_20 ;endproperty \n property name; @(posedge mem_clock_1) (  rx_16 ) &&  (  err_15  || hw_17  != cfg_12  && tx_7 ) |-> cfg_20 == tx_18 ;endproperty \n property name; @(posedge mem_clock_1) (  rx_16 ) &&  (  err_15  || hw_17  != cfg_12  && tx_7 ) &&  (  chip_16 ) |-> cfg_3 == rst_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "if (  hw_9  || sig_20  || rst_4  != tx_18 ) begin \n    clk_13 <= sig_16;\n    rst_16 <= clk_17;\n    reg_12 = sig_11;\n    if ( rx_12  != rst_8  && fsm_18 ) begin\n        fsm_115 = cfg_7;\n        cfg_16 = rx_17;\n        sig_1 = tx_1;\n    end\n        if ( rst_4  && reg_10 ) begin\n            data_178 <= data_18;\n            clk_5 <= cfg_9;\n            err_12 = err_3;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_17) (  hw_9  || sig_20  || rst_4  != tx_18 ) |-> clk_13 == sig_16 && rst_16 == clk_17 && reg_12 == sig_11 ;endproperty \n property name; @(posedge ref_clk_17) (  hw_9  || sig_20  || rst_4  != tx_18 ) &&  (  rx_12  != rst_8  && fsm_18 ) |-> fsm_115 == cfg_7 && cfg_16 == rx_17 && sig_1 == tx_1 ;endproperty \n property name; @(posedge ref_clk_17) (  hw_9  || sig_20  || rst_4  != tx_18 ) &&  (  rx_12  != rst_8  && fsm_18 ) &&  (  rst_4  && reg_10 ) |-> data_178 == data_18 && clk_5 == cfg_9 && err_12 == err_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_17"
    },
    {
        "Code": "if (  err_15 ) begin \n    tx_115 = auth_16;\n    hw_9 = hw_15;\n    cfg_208 <= data_135;\n    if ( fsm_8  || clk_17  || err_6 ) begin\n        cfg_52 = hw_18;\n        clk_14 <= err_8;\n        core_1 = chip_12;\n    end\n        if ( rx_10  || rx_1  != data_10 ) begin\n            fsm_15 <= clk_15;\n            err_12 <= rx_20;\n            tx_1010 = rst_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_8) (  err_15 ) |-> tx_115 == auth_16 && hw_9 == hw_15 && cfg_208 == data_135 ;endproperty \n property name; @(negedge clk_out_8) (  err_15 ) &&  (  fsm_8  || clk_17  || err_6 ) |-> cfg_52 == hw_18 && clk_14 == err_8 && core_1 == chip_12 ;endproperty \n property name; @(negedge clk_out_8) (  err_15 ) &&  (  fsm_8  || clk_17  || err_6 ) &&  (  rx_10  || rx_1  != data_10 ) |-> fsm_15 == clk_15 && err_12 == rx_20 && tx_1010 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_8"
    },
    {
        "Code": "if (  core_13  != hw_19  || hw_11  || fsm_20 ) begin \n    cfg_6 <= data_18;\n    if ( rst_18  != core_9  && data_17 ) begin\n        rx_11 <= fsm_19;\n    end\n        if ( hw_9  && hw_18  || auth_118 ) begin\n            fsm_5 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_12) (  core_13  != hw_19  || hw_11  || fsm_20 ) |-> cfg_6 == data_18 ;endproperty \n property name; @(posedge clk_osc_12) (  core_13  != hw_19  || hw_11  || fsm_20 ) &&  (  rst_18  != core_9  && data_17 ) |-> rx_11 == fsm_19 ;endproperty \n property name; @(posedge clk_osc_12) (  core_13  != hw_19  || hw_11  || fsm_20 ) &&  (  rst_18  != core_9  && data_17 ) &&  (  hw_9  && hw_18  || auth_118 ) |-> fsm_5 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "if (  fsm_9  && rst_4  != sig_2  || clk_5 ) begin \n    clk_17 <= tx_6;\n    sig_5 = reg_14;\n    if ( sig_115  && sig_6 ) begin\n        rx_6 = data_3;\n        cfg_18 <= cfg_111;\n    end\n        if ( rst_150  || rx_153  != fsm_150 ) begin\n            core_6 <= fsm_15;\n            data_185 = rst_16;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_5) (  fsm_9  && rst_4  != sig_2  || clk_5 ) |-> clk_17 == tx_6 && sig_5 == reg_14 ;endproperty \n property name; @(negedge clock_source_5) (  fsm_9  && rst_4  != sig_2  || clk_5 ) &&  (  sig_115  && sig_6 ) |-> rx_6 == data_3 && cfg_18 == cfg_111 ;endproperty \n property name; @(negedge clock_source_5) (  fsm_9  && rst_4  != sig_2  || clk_5 ) &&  (  sig_115  && sig_6 ) &&  (  rst_150  || rx_153  != fsm_150 ) |-> core_6 == fsm_15 && data_185 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "if (  hw_6 ) begin \n    core_112 <= data_4;\n    rst_10 <= auth_18;\n    fsm_12 <= sig_12;\n    if ( hw_8  != fsm_8 ) begin\n        hw_6 = rst_14;\n        sig_13 = fsm_5;\n        reg_173 <= rx_7;\n    end\n        if ( err_2 ) begin\n            reg_15 = data_2;\n            auth_1 <= rx_13;\n            tx_8 <= err_9;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_6) (  hw_6 ) |-> core_112 == data_4 && rst_10 == auth_18 && fsm_12 == sig_12 ;endproperty \n property name; @(negedge core_clock_6) (  hw_6 ) &&  (  hw_8  != fsm_8 ) |-> hw_6 == rst_14 && sig_13 == fsm_5 && reg_173 == rx_7 ;endproperty \n property name; @(negedge core_clock_6) (  hw_6 ) &&  (  hw_8  != fsm_8 ) &&  (  err_2 ) |-> reg_15 == data_2 && auth_1 == rx_13 && tx_8 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "if (  rst_17  && rst_10  != fsm_2 ) begin \n    reg_6 = core_15;\n    sig_16 <= tx_7;\n    if ( err_10  || data_6  != hw_1  || reg_15 ) begin\n        fsm_114 = auth_8;\n        auth_120 <= hw_17;\n    end\n        if ( clk_7 ) begin\n            auth_10 = sig_6;\n            chip_4 = chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_1) (  rst_17  && rst_10  != fsm_2 ) |-> reg_6 == core_15 && sig_16 == tx_7 ;endproperty \n property name; @(posedge fast_clk_1) (  rst_17  && rst_10  != fsm_2 ) &&  (  err_10  || data_6  != hw_1  || reg_15 ) |-> fsm_114 == auth_8 && auth_120 == hw_17 ;endproperty \n property name; @(posedge fast_clk_1) (  rst_17  && rst_10  != fsm_2 ) &&  (  err_10  || data_6  != hw_1  || reg_15 ) &&  (  clk_7 ) |-> auth_10 == sig_6 && chip_4 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_1"
    },
    {
        "Code": "if (  reg_19  != auth_7 ) begin \n    hw_20 <= core_11;\n    rx_12 = hw_2;\n    rst_2 <= err_11;\n    if ( cfg_10  != reg_18  || chip_18 ) begin\n        rx_11 = auth_16;\n        core_112 = hw_19;\n        reg_17 <= cfg_13;\n    end\n        if ( cfg_19  && sig_4  && cfg_17  || sig_8 ) begin\n            cfg_11 <= rst_19;\n            reg_4 = rx_3;\n            rst_6 <= reg_2;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_4) (  reg_19  != auth_7 ) |-> hw_20 == core_11 && rx_12 == hw_2 && rst_2 == err_11 ;endproperty \n property name; @(negedge sys_clk_4) (  reg_19  != auth_7 ) &&  (  cfg_10  != reg_18  || chip_18 ) |-> rx_11 == auth_16 && core_112 == hw_19 && reg_17 == cfg_13 ;endproperty \n property name; @(negedge sys_clk_4) (  reg_19  != auth_7 ) &&  (  cfg_10  != reg_18  || chip_18 ) &&  (  cfg_19  && sig_4  && cfg_17  || sig_8 ) |-> cfg_11 == rst_19 && reg_4 == rx_3 && rst_6 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_4"
    },
    {
        "Code": "if (  clk_9  || core_3  || hw_19 ) begin \n    rx_2 = err_2;\n    sig_15 <= clk_16;\n    chip_15 <= fsm_3;\n    if ( reg_3  != err_26  || rx_9 ) begin\n        auth_20 = sig_18;\n        data_6 <= cfg_20;\n        reg_5 = fsm_42;\n    end\n        if ( sig_11 ) begin\n            err_12 <= err_6;\n            auth_117 <= chip_9;\n            rst_12 = sig_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_9) (  clk_9  || core_3  || hw_19 ) |-> rx_2 == err_2 && sig_15 == clk_16 && chip_15 == fsm_3 ;endproperty \n property name; @(posedge clk_out_9) (  clk_9  || core_3  || hw_19 ) &&  (  reg_3  != err_26  || rx_9 ) |-> auth_20 == sig_18 && data_6 == cfg_20 && reg_5 == fsm_42 ;endproperty \n property name; @(posedge clk_out_9) (  clk_9  || core_3  || hw_19 ) &&  (  reg_3  != err_26  || rx_9 ) &&  (  sig_11 ) |-> err_12 == err_6 && auth_117 == chip_9 && rst_12 == sig_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_9"
    },
    {
        "Code": "if (  tx_17  && chip_14  || rst_7  || fsm_8 ) begin \n    reg_118 = reg_15;\n    reg_12 = reg_1;\n    if ( err_2  != rst_20 ) begin\n        fsm_42 <= core_8;\n        hw_11 <= sig_19;\n    end\n        if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n            sig_17 = data_14;\n            chip_12 = data_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_13) (  tx_17  && chip_14  || rst_7  || fsm_8 ) |-> reg_118 == reg_15 && reg_12 == reg_1 ;endproperty \n property name; @(negedge clk_osc_13) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  err_2  != rst_20 ) |-> fsm_42 == core_8 && hw_11 == sig_19 ;endproperty \n property name; @(negedge clk_osc_13) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  err_2  != rst_20 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> sig_17 == data_14 && chip_12 == data_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_13"
    },
    {
        "Code": "if (  auth_17  != core_11  || data_2  && auth_7 ) begin \n    auth_17 = reg_3;\n    if ( core_7 ) begin\n        fsm_18 = err_14;\n    end\n        if ( data_7  != tx_9  || auth_3 ) begin\n            cfg_105 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_14) (  auth_17  != core_11  || data_2  && auth_7 ) |-> auth_17 == reg_3 ;endproperty \n property name; @(negedge async_clk_14) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  core_7 ) |-> fsm_18 == err_14 ;endproperty \n property name; @(negedge async_clk_14) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  core_7 ) &&  (  data_7  != tx_9  || auth_3 ) |-> cfg_105 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "if (  fsm_10  || fsm_4  || rx_14  && auth_14 ) begin \n    hw_16 <= err_11;\n    tx_13 <= data_5;\n    if ( err_6  || tx_15  || cfg_9  && err_8 ) begin\n        data_5 = clk_14;\n        core_6 <= cfg_2;\n    end\n        if ( reg_13 ) begin\n            rst_1 = hw_9;\n            chip_6 <= hw_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_4) (  fsm_10  || fsm_4  || rx_14  && auth_14 ) |-> hw_16 == err_11 && tx_13 == data_5 ;endproperty \n property name; @(posedge clock_div_4) (  fsm_10  || fsm_4  || rx_14  && auth_14 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) |-> data_5 == clk_14 && core_6 == cfg_2 ;endproperty \n property name; @(posedge clock_div_4) (  fsm_10  || fsm_4  || rx_14  && auth_14 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) &&  (  reg_13 ) |-> rst_1 == hw_9 && chip_6 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "if (  data_3  != err_16  && rst_1 ) begin \n    rst_19 = rst_14;\n    if ( reg_7  != err_17 ) begin\n        reg_10 = data_15;\n    end\n        if ( fsm_18  != reg_11 ) begin\n            rx_16 = err_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_13) (  data_3  != err_16  && rst_1 ) |-> rst_19 == rst_14 ;endproperty \n property name; @(posedge clk_in_13) (  data_3  != err_16  && rst_1 ) &&  (  reg_7  != err_17 ) |-> reg_10 == data_15 ;endproperty \n property name; @(posedge clk_in_13) (  data_3  != err_16  && rst_1 ) &&  (  reg_7  != err_17 ) &&  (  fsm_18  != reg_11 ) |-> rx_16 == err_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "if (  clk_4  != data_15  && fsm_17 ) begin \n    reg_58 = fsm_6;\n    data_11 = sig_14;\n    hw_16 <= tx_6;\n    if ( rx_108 ) begin\n        cfg_1 = chip_10;\n        auth_117 = tx_17;\n        cfg_3 <= core_1;\n    end\n        if ( hw_14  && rst_5  && clk_115 ) begin\n            rx_9 <= tx_20;\n            chip_11 = sig_2;\n            tx_6 <= cfg_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_19) (  clk_4  != data_15  && fsm_17 ) |-> reg_58 == fsm_6 && data_11 == sig_14 && hw_16 == tx_6 ;endproperty \n property name; @(negedge clock_ctrl_19) (  clk_4  != data_15  && fsm_17 ) &&  (  rx_108 ) |-> cfg_1 == chip_10 && auth_117 == tx_17 && cfg_3 == core_1 ;endproperty \n property name; @(negedge clock_ctrl_19) (  clk_4  != data_15  && fsm_17 ) &&  (  rx_108 ) &&  (  hw_14  && rst_5  && clk_115 ) |-> rx_9 == tx_20 && chip_11 == sig_2 && tx_6 == cfg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "if (  hw_1  && auth_18 ) begin \n    reg_10 = core_9;\n    core_10 = err_4;\n    if ( hw_9  && hw_18  || auth_118 ) begin\n        cfg_10 <= rst_4;\n        hw_38 <= reg_11;\n    end\n        if ( rx_11  && data_6  != hw_1  && auth_11 ) begin\n            reg_17 <= fsm_4;\n            core_17 = sig_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_1) (  hw_1  && auth_18 ) |-> reg_10 == core_9 && core_10 == err_4 ;endproperty \n property name; @(negedge clk_signal_1) (  hw_1  && auth_18 ) &&  (  hw_9  && hw_18  || auth_118 ) |-> cfg_10 == rst_4 && hw_38 == reg_11 ;endproperty \n property name; @(negedge clk_signal_1) (  hw_1  && auth_18 ) &&  (  hw_9  && hw_18  || auth_118 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) |-> reg_17 == fsm_4 && core_17 == sig_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "if (  sig_12  != reg_18  && cfg_18  && clk_6 ) begin \n    hw_18 <= sig_17;\n    if ( auth_20  || core_20  != fsm_111  && reg_11 ) begin\n        tx_10 <= chip_19;\n    end\n        if ( rst_1  != clk_11  || fsm_17  || hw_12 ) begin\n            hw_12 <= auth_120;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_2) (  sig_12  != reg_18  && cfg_18  && clk_6 ) |-> hw_18 == sig_17 ;endproperty \n property name; @(posedge clk_reset_2) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) |-> tx_10 == chip_19 ;endproperty \n property name; @(posedge clk_reset_2) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_12 ) |-> hw_12 == auth_120 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "if (  rst_8  && rx_15 ) begin \n    fsm_11 = fsm_20;\n    if ( data_19  && err_15 ) begin\n        tx_4 <= chip_9;\n    end\n        if ( fsm_10  != chip_16  || fsm_20 ) begin\n            rx_16 <= err_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_1) (  rst_8  && rx_15 ) |-> fsm_11 == fsm_20 ;endproperty \n property name; @(negedge clk_gen_1) (  rst_8  && rx_15 ) &&  (  data_19  && err_15 ) |-> tx_4 == chip_9 ;endproperty \n property name; @(negedge clk_gen_1) (  rst_8  && rx_15 ) &&  (  data_19  && err_15 ) &&  (  fsm_10  != chip_16  || fsm_20 ) |-> rx_16 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "if (  fsm_19  || clk_15  != core_4 ) begin \n    core_19 <= fsm_19;\n    chip_20 = rst_13;\n    if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n        clk_1 <= auth_2;\n        sig_172 = clk_7;\n    end\n        if ( core_5  != rx_13  || clk_12  || core_6 ) begin\n            hw_13 <= cfg_10;\n            cfg_76 = rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_10) (  fsm_19  || clk_15  != core_4 ) |-> core_19 == fsm_19 && chip_20 == rst_13 ;endproperty \n property name; @(negedge mem_clock_10) (  fsm_19  || clk_15  != core_4 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> clk_1 == auth_2 && sig_172 == clk_7 ;endproperty \n property name; @(negedge mem_clock_10) (  fsm_19  || clk_15  != core_4 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) &&  (  core_5  != rx_13  || clk_12  || core_6 ) |-> hw_13 == cfg_10 && cfg_76 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "if (  cfg_120  != fsm_11 ) begin \n    tx_1010 = cfg_16;\n    if ( hw_3 ) begin\n        auth_3 <= err_6;\n    end\n        if ( hw_55  && sig_8  && clk_5  || data_20 ) begin\n            sig_10 = err_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_15) (  cfg_120  != fsm_11 ) |-> tx_1010 == cfg_16 ;endproperty \n property name; @(negedge clock_ctrl_15) (  cfg_120  != fsm_11 ) &&  (  hw_3 ) |-> auth_3 == err_6 ;endproperty \n property name; @(negedge clock_ctrl_15) (  cfg_120  != fsm_11 ) &&  (  hw_3 ) &&  (  hw_55  && sig_8  && clk_5  || data_20 ) |-> sig_10 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_15"
    },
    {
        "Code": "if (  rx_14  != rx_17  && chip_12  != sig_4 ) begin \n    cfg_52 <= chip_12;\n    sig_149 = reg_20;\n    if ( chip_8 ) begin\n        fsm_26 <= err_8;\n        sig_9 <= tx_11;\n    end\n        if ( core_13 ) begin\n            sig_19 <= rst_9;\n            core_6 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_8) (  rx_14  != rx_17  && chip_12  != sig_4 ) |-> cfg_52 == chip_12 && sig_149 == reg_20 ;endproperty \n property name; @(posedge mem_clock_8) (  rx_14  != rx_17  && chip_12  != sig_4 ) &&  (  chip_8 ) |-> fsm_26 == err_8 && sig_9 == tx_11 ;endproperty \n property name; @(posedge mem_clock_8) (  rx_14  != rx_17  && chip_12  != sig_4 ) &&  (  chip_8 ) &&  (  core_13 ) |-> sig_19 == rst_9 && core_6 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "if (  rx_13  != fsm_18  || auth_13 ) begin \n    data_17 = clk_1;\n    sig_3 <= tx_12;\n    reg_16 = tx_1;\n    if ( cfg_7  != reg_11  || err_18 ) begin\n        chip_6 <= chip_1;\n        fsm_116 <= auth_13;\n        rst_5 <= data_3;\n    end\n        if ( rx_8  || data_7  != reg_17  || rst_8 ) begin\n            clk_7 = core_1;\n            fsm_16 <= tx_5;\n            sig_4 <= sig_5;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_5) (  rx_13  != fsm_18  || auth_13 ) |-> data_17 == clk_1 && sig_3 == tx_12 && reg_16 == tx_1 ;endproperty \n property name; @(negedge cpu_clock_5) (  rx_13  != fsm_18  || auth_13 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> chip_6 == chip_1 && fsm_116 == auth_13 && rst_5 == data_3 ;endproperty \n property name; @(negedge cpu_clock_5) (  rx_13  != fsm_18  || auth_13 ) &&  (  cfg_7  != reg_11  || err_18 ) &&  (  rx_8  || data_7  != reg_17  || rst_8 ) |-> clk_7 == core_1 && fsm_16 == tx_5 && sig_4 == sig_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_5"
    },
    {
        "Code": "if (  rx_5  != err_2  && err_18 ) begin \n    fsm_114 <= err_15;\n    clk_14 = core_1;\n    if ( clk_16  && sig_12  != hw_6 ) begin\n        cfg_13 <= reg_12;\n        tx_9 <= chip_19;\n    end\n        if ( clk_20  || rst_7 ) begin\n            core_4 <= rst_14;\n            rx_17 <= reg_12;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_10) (  rx_5  != err_2  && err_18 ) |-> fsm_114 == err_15 && clk_14 == core_1 ;endproperty \n property name; @(negedge pll_clk_10) (  rx_5  != err_2  && err_18 ) &&  (  clk_16  && sig_12  != hw_6 ) |-> cfg_13 == reg_12 && tx_9 == chip_19 ;endproperty \n property name; @(negedge pll_clk_10) (  rx_5  != err_2  && err_18 ) &&  (  clk_16  && sig_12  != hw_6 ) &&  (  clk_20  || rst_7 ) |-> core_4 == rst_14 && rx_17 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_10"
    },
    {
        "Code": "if (  hw_14 ) begin \n    fsm_9 = data_4;\n    if ( fsm_12  != reg_1  || clk_11  && cfg_9 ) begin\n        tx_6 <= err_10;\n    end\n        if ( core_5  != rx_16  || clk_12  || core_6 ) begin\n            reg_16 = cfg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_13) (  hw_14 ) |-> fsm_9 == data_4 ;endproperty \n property name; @(posedge clk_signal_13) (  hw_14 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) |-> tx_6 == err_10 ;endproperty \n property name; @(posedge clk_signal_13) (  hw_14 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) |-> reg_16 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "if (  chip_16  && err_10  || fsm_11 ) begin \n    clk_15 <= err_18;\n    chip_17 = cfg_20;\n    clk_6 = tx_5;\n    if ( rx_1  || clk_10  && data_19 ) begin\n        clk_62 <= err_7;\n        data_9 <= cfg_7;\n        rst_12 <= sig_6;\n    end\n        if ( chip_12  && auth_15  || tx_2  || rst_15 ) begin\n            data_8 = reg_8;\n            rx_4 = rst_19;\n            core_5 <= auth_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_17) (  chip_16  && err_10  || fsm_11 ) |-> clk_15 == err_18 && chip_17 == cfg_20 && clk_6 == tx_5 ;endproperty \n property name; @(posedge clk_osc_17) (  chip_16  && err_10  || fsm_11 ) &&  (  rx_1  || clk_10  && data_19 ) |-> clk_62 == err_7 && data_9 == cfg_7 && rst_12 == sig_6 ;endproperty \n property name; @(posedge clk_osc_17) (  chip_16  && err_10  || fsm_11 ) &&  (  rx_1  || clk_10  && data_19 ) &&  (  chip_12  && auth_15  || tx_2  || rst_15 ) |-> data_8 == reg_8 && rx_4 == rst_19 && core_5 == auth_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "if (  rx_18 ) begin \n    rx_15 <= sig_6;\n    rst_8 = err_8;\n    core_8 <= tx_6;\n    if ( tx_1  != core_18 ) begin\n        rst_5 <= sig_4;\n        core_12 = rst_4;\n        chip_4 <= rst_13;\n    end\n        if ( hw_11  != core_11 ) begin\n            clk_1 = cfg_1;\n            core_2 <= rst_3;\n            sig_10 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_13) (  rx_18 ) |-> rx_15 == sig_6 && rst_8 == err_8 && core_8 == tx_6 ;endproperty \n property name; @(posedge ref_clk_13) (  rx_18 ) &&  (  tx_1  != core_18 ) |-> rst_5 == sig_4 && core_12 == rst_4 && chip_4 == rst_13 ;endproperty \n property name; @(posedge ref_clk_13) (  rx_18 ) &&  (  tx_1  != core_18 ) &&  (  hw_11  != core_11 ) |-> clk_1 == cfg_1 && core_2 == rst_3 && sig_10 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "if (  auth_15  != err_6 ) begin \n    chip_18 = hw_7;\n    if ( rx_7  != clk_9  || clk_1  || hw_2 ) begin\n        rst_6 = reg_9;\n    end\n        if ( tx_1  != rst_19  && rst_10  != reg_10 ) begin\n            reg_1 = rx_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_15) (  auth_15  != err_6 ) |-> chip_18 == hw_7 ;endproperty \n property name; @(negedge clk_enable_15) (  auth_15  != err_6 ) &&  (  rx_7  != clk_9  || clk_1  || hw_2 ) |-> rst_6 == reg_9 ;endproperty \n property name; @(negedge clk_enable_15) (  auth_15  != err_6 ) &&  (  rx_7  != clk_9  || clk_1  || hw_2 ) &&  (  tx_1  != rst_19  && rst_10  != reg_10 ) |-> reg_1 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "if (  tx_1  != sig_2  || reg_16  && clk_14 ) begin \n    fsm_42 <= rx_20;\n    data_1 <= cfg_103;\n    sig_4 <= err_7;\n    if ( data_3  || clk_92 ) begin\n        rx_20 <= tx_2;\n        data_10 <= clk_4;\n        cfg_4 <= core_9;\n    end\n        if ( core_14  && cfg_9  != chip_15 ) begin\n            fsm_4 <= auth_13;\n            fsm_114 <= tx_20;\n            data_20 = cfg_20;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_11) (  tx_1  != sig_2  || reg_16  && clk_14 ) |-> fsm_42 == rx_20 && data_1 == cfg_103 && sig_4 == err_7 ;endproperty \n property name; @(posedge cpu_clock_11) (  tx_1  != sig_2  || reg_16  && clk_14 ) &&  (  data_3  || clk_92 ) |-> rx_20 == tx_2 && data_10 == clk_4 && cfg_4 == core_9 ;endproperty \n property name; @(posedge cpu_clock_11) (  tx_1  != sig_2  || reg_16  && clk_14 ) &&  (  data_3  || clk_92 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> fsm_4 == auth_13 && fsm_114 == tx_20 && data_20 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_11"
    },
    {
        "Code": "if (  hw_12 ) begin \n    data_13 = core_19;\n    rx_13 <= fsm_17;\n    data_3 <= rst_6;\n    if ( cfg_20  != sig_5  && tx_5 ) begin\n        fsm_116 <= err_8;\n        data_10 = rst_1;\n        sig_63 <= reg_14;\n    end\n        if ( rst_17  || tx_17  && chip_2 ) begin\n            rx_15 = auth_9;\n            reg_115 = chip_7;\n            auth_17 <= hw_25;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_14) (  hw_12 ) |-> data_13 == core_19 && rx_13 == fsm_17 && data_3 == rst_6 ;endproperty \n property name; @(negedge async_clk_14) (  hw_12 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> fsm_116 == err_8 && data_10 == rst_1 && sig_63 == reg_14 ;endproperty \n property name; @(negedge async_clk_14) (  hw_12 ) &&  (  cfg_20  != sig_5  && tx_5 ) &&  (  rst_17  || tx_17  && chip_2 ) |-> rx_15 == auth_9 && reg_115 == chip_7 && auth_17 == hw_25 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_14"
    },
    {
        "Code": "if (  clk_2  && chip_12  != rx_8 ) begin \n    fsm_42 = reg_8;\n    err_195 <= err_7;\n    if ( tx_8 ) begin\n        core_2 = sig_6;\n        auth_204 = fsm_12;\n    end\n        if ( core_19 ) begin\n            err_18 = chip_4;\n            reg_14 = tx_1;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_18) (  clk_2  && chip_12  != rx_8 ) |-> fsm_42 == reg_8 && err_195 == err_7 ;endproperty \n property name; @(posedge async_clk_18) (  clk_2  && chip_12  != rx_8 ) &&  (  tx_8 ) |-> core_2 == sig_6 && auth_204 == fsm_12 ;endproperty \n property name; @(posedge async_clk_18) (  clk_2  && chip_12  != rx_8 ) &&  (  tx_8 ) &&  (  core_19 ) |-> err_18 == chip_4 && reg_14 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "if (  cfg_9  != rx_13  && chip_7 ) begin \n    reg_13 <= rx_3;\n    core_118 <= fsm_19;\n    if ( data_20  || tx_11  || tx_1 ) begin\n        rst_14 = rx_5;\n        core_37 = hw_1;\n    end\n        if ( core_5  != rx_16  || clk_12  || core_6 ) begin\n            err_19 <= clk_12;\n            hw_19 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_12) (  cfg_9  != rx_13  && chip_7 ) |-> reg_13 == rx_3 && core_118 == fsm_19 ;endproperty \n property name; @(negedge main_clk_12) (  cfg_9  != rx_13  && chip_7 ) &&  (  data_20  || tx_11  || tx_1 ) |-> rst_14 == rx_5 && core_37 == hw_1 ;endproperty \n property name; @(negedge main_clk_12) (  cfg_9  != rx_13  && chip_7 ) &&  (  data_20  || tx_11  || tx_1 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) |-> err_19 == clk_12 && hw_19 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "if (  data_14 ) begin \n    chip_11 <= rx_10;\n    chip_1 <= err_15;\n    hw_12 = err_8;\n    if ( reg_8  || tx_9 ) begin\n        sig_9 = sig_8;\n        auth_6 = sig_6;\n        core_12 = core_6;\n    end\n        if ( err_2  && data_5  && rst_18 ) begin\n            tx_112 <= clk_17;\n            data_13 <= reg_8;\n            reg_12 <= data_11;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_14) (  data_14 ) |-> chip_11 == rx_10 && chip_1 == err_15 && hw_12 == err_8 ;endproperty \n property name; @(negedge sys_clk_14) (  data_14 ) &&  (  reg_8  || tx_9 ) |-> sig_9 == sig_8 && auth_6 == sig_6 && core_12 == core_6 ;endproperty \n property name; @(negedge sys_clk_14) (  data_14 ) &&  (  reg_8  || tx_9 ) &&  (  err_2  && data_5  && rst_18 ) |-> tx_112 == clk_17 && data_13 == reg_8 && reg_12 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_14"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_3 ) begin \n    clk_19 = rst_19;\n    hw_79 = err_6;\n    if ( chip_11  && cfg_5 ) begin\n        core_75 = tx_9;\n        core_8 <= fsm_4;\n    end\n        if ( hw_2  && hw_6 ) begin\n            auth_20 = auth_12;\n            clk_14 = err_20;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_7) (  hw_8  || reg_8  && chip_3 ) |-> clk_19 == rst_19 && hw_79 == err_6 ;endproperty \n property name; @(negedge async_clk_7) (  hw_8  || reg_8  && chip_3 ) &&  (  chip_11  && cfg_5 ) |-> core_75 == tx_9 && core_8 == fsm_4 ;endproperty \n property name; @(negedge async_clk_7) (  hw_8  || reg_8  && chip_3 ) &&  (  chip_11  && cfg_5 ) &&  (  hw_2  && hw_6 ) |-> auth_20 == auth_12 && clk_14 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "if (  hw_9  && reg_20  != clk_16  || clk_8 ) begin \n    hw_11 = auth_2;\n    rx_9 = chip_99;\n    auth_3 = chip_17;\n    if ( tx_16  || auth_5 ) begin\n        reg_115 <= core_2;\n        tx_2 = rst_19;\n        err_2 <= err_2;\n    end\n        if ( cfg_1  && tx_17  != fsm_5 ) begin\n            reg_116 = auth_9;\n            rst_120 <= rst_180;\n            fsm_17 <= tx_7;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_18) (  hw_9  && reg_20  != clk_16  || clk_8 ) |-> hw_11 == auth_2 && rx_9 == chip_99 && auth_3 == chip_17 ;endproperty \n property name; @(posedge clock_ctrl_18) (  hw_9  && reg_20  != clk_16  || clk_8 ) &&  (  tx_16  || auth_5 ) |-> reg_115 == core_2 && tx_2 == rst_19 && err_2 == err_2 ;endproperty \n property name; @(posedge clock_ctrl_18) (  hw_9  && reg_20  != clk_16  || clk_8 ) &&  (  tx_16  || auth_5 ) &&  (  cfg_1  && tx_17  != fsm_5 ) |-> reg_116 == auth_9 && rst_120 == rst_180 && fsm_17 == tx_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "if (  chip_5 ) begin \n    sig_19 <= chip_3;\n    hw_7 = clk_7;\n    if ( rx_1  != chip_9  && hw_70 ) begin\n        err_60 <= rx_18;\n        auth_11 <= err_11;\n    end\n        if ( sig_17  != fsm_1  && core_113  != auth_10 ) begin\n            rx_12 <= tx_12;\n            fsm_16 = chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_5) (  chip_5 ) |-> sig_19 == chip_3 && hw_7 == clk_7 ;endproperty \n property name; @(negedge async_clk_5) (  chip_5 ) &&  (  rx_1  != chip_9  && hw_70 ) |-> err_60 == rx_18 && auth_11 == err_11 ;endproperty \n property name; @(negedge async_clk_5) (  chip_5 ) &&  (  rx_1  != chip_9  && hw_70 ) &&  (  sig_17  != fsm_1  && core_113  != auth_10 ) |-> rx_12 == tx_12 && fsm_16 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_5"
    },
    {
        "Code": "if (  !reg_20 ) begin \n    err_60 <= clk_7;\n    if ( sig_115  && sig_6 ) begin\n        clk_18 = data_18;\n    end\n        if ( core_3  || data_4 ) begin\n            chip_5 = reg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_6) (  !reg_20 ) |-> err_60 == clk_7 ;endproperty \n property name; @(posedge clk_enable_6) (  !reg_20 ) &&  (  sig_115  && sig_6 ) |-> clk_18 == data_18 ;endproperty \n property name; @(posedge clk_enable_6) (  !reg_20 ) &&  (  sig_115  && sig_6 ) &&  (  core_3  || data_4 ) |-> chip_5 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_6"
    },
    {
        "Code": "if (  sig_14  && clk_17  && chip_5  || core_5 ) begin \n    rx_18 <= err_3;\n    reg_2 <= rst_4;\n    if ( rst_16  || core_11  || err_20 ) begin\n        rst_18 = rx_9;\n        data_178 = err_18;\n    end\n        if ( fsm_19  && core_6  != data_20  && sig_11 ) begin\n            rx_130 <= clk_16;\n            sig_1 <= clk_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_10) (  sig_14  && clk_17  && chip_5  || core_5 ) |-> rx_18 == err_3 && reg_2 == rst_4 ;endproperty \n property name; @(posedge clk_out_10) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  rst_16  || core_11  || err_20 ) |-> rst_18 == rx_9 && data_178 == err_18 ;endproperty \n property name; @(posedge clk_out_10) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  rst_16  || core_11  || err_20 ) &&  (  fsm_19  && core_6  != data_20  && sig_11 ) |-> rx_130 == clk_16 && sig_1 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_10"
    },
    {
        "Code": "if (  err_1  || fsm_14  && core_20 ) begin \n    rx_7 = cfg_19;\n    if ( hw_19  != rx_4  && cfg_7  != core_3 ) begin\n        rst_10 <= reg_19;\n    end\n        if ( tx_12  && hw_1  && cfg_10  != sig_4 ) begin\n            reg_9 = clk_16;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_12) (  err_1  || fsm_14  && core_20 ) |-> rx_7 == cfg_19 ;endproperty \n property name; @(posedge async_clk_12) (  err_1  || fsm_14  && core_20 ) &&  (  hw_19  != rx_4  && cfg_7  != core_3 ) |-> rst_10 == reg_19 ;endproperty \n property name; @(posedge async_clk_12) (  err_1  || fsm_14  && core_20 ) &&  (  hw_19  != rx_4  && cfg_7  != core_3 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) |-> reg_9 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "if (  cfg_7  && err_11  && reg_2  || clk_11 ) begin \n    fsm_2 <= clk_11;\n    sig_20 <= cfg_4;\n    clk_3 <= auth_16;\n    if ( rst_10  || rx_13  != fsm_10 ) begin\n        data_15 = fsm_20;\n        rx_5 <= rst_10;\n        clk_6 <= err_1;\n    end\n        if ( tx_4  || rst_15  && reg_8  && reg_15 ) begin\n            rst_1 = sig_16;\n            cfg_19 <= sig_19;\n            sig_18 <= core_9;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_8) (  cfg_7  && err_11  && reg_2  || clk_11 ) |-> fsm_2 == clk_11 && sig_20 == cfg_4 && clk_3 == auth_16 ;endproperty \n property name; @(negedge core_clock_8) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  rst_10  || rx_13  != fsm_10 ) |-> data_15 == fsm_20 && rx_5 == rst_10 && clk_6 == err_1 ;endproperty \n property name; @(negedge core_clock_8) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  rst_10  || rx_13  != fsm_10 ) &&  (  tx_4  || rst_15  && reg_8  && reg_15 ) |-> rst_1 == sig_16 && cfg_19 == sig_19 && sig_18 == core_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "if (  cfg_7  && err_11  && reg_2  || clk_11 ) begin \n    data_5 = err_13;\n    fsm_115 <= fsm_2;\n    if ( rst_1  || sig_4  && data_16 ) begin\n        core_15 <= chip_14;\n        core_5 <= sig_14;\n    end\n        if ( rst_4  && reg_10 ) begin\n            clk_10 <= rst_8;\n            core_6 <= clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_19) (  cfg_7  && err_11  && reg_2  || clk_11 ) |-> data_5 == err_13 && fsm_115 == fsm_2 ;endproperty \n property name; @(negedge async_clk_19) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  rst_1  || sig_4  && data_16 ) |-> core_15 == chip_14 && core_5 == sig_14 ;endproperty \n property name; @(negedge async_clk_19) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  rst_1  || sig_4  && data_16 ) &&  (  rst_4  && reg_10 ) |-> clk_10 == rst_8 && core_6 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_19"
    },
    {
        "Code": "if (  clk_15  || tx_4 ) begin \n    rst_20 <= clk_3;\n    data_5 <= clk_16;\n    if ( data_3  && err_2  && hw_8 ) begin\n        cfg_183 = reg_14;\n        err_12 = data_14;\n    end\n        if ( tx_12  && hw_1  && cfg_10  != sig_4 ) begin\n            reg_10 = sig_1;\n            rst_154 = tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_18) (  clk_15  || tx_4 ) |-> rst_20 == clk_3 && data_5 == clk_16 ;endproperty \n property name; @(posedge clock_div_18) (  clk_15  || tx_4 ) &&  (  data_3  && err_2  && hw_8 ) |-> cfg_183 == reg_14 && err_12 == data_14 ;endproperty \n property name; @(posedge clock_div_18) (  clk_15  || tx_4 ) &&  (  data_3  && err_2  && hw_8 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) |-> reg_10 == sig_1 && rst_154 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "if (  err_4  != fsm_19  && rst_8  && err_5 ) begin \n    cfg_18 = cfg_15;\n    hw_79 <= data_1;\n    sig_32 = reg_132;\n    if ( chip_7  != err_11  || rst_18  != core_1 ) begin\n        reg_19 = core_13;\n        cfg_105 = tx_8;\n        tx_18 <= sig_6;\n    end\n        if ( sig_18  || auth_9  || cfg_17  || auth_3 ) begin\n            chip_17 = rst_6;\n            fsm_7 = rx_14;\n            err_14 = data_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_4) (  err_4  != fsm_19  && rst_8  && err_5 ) |-> cfg_18 == cfg_15 && hw_79 == data_1 && sig_32 == reg_132 ;endproperty \n property name; @(negedge clk_signal_4) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) |-> reg_19 == core_13 && cfg_105 == tx_8 && tx_18 == sig_6 ;endproperty \n property name; @(negedge clk_signal_4) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) &&  (  sig_18  || auth_9  || cfg_17  || auth_3 ) |-> chip_17 == rst_6 && fsm_7 == rx_14 && err_14 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_4"
    },
    {
        "Code": "if (  cfg_14  != err_14 ) begin \n    sig_20 = data_8;\n    if ( tx_5  && sig_13  || tx_13  != cfg_10 ) begin\n        reg_7 = err_20;\n    end\n        if ( rx_8  || tx_4  && core_1  || cfg_10 ) begin\n            fsm_5 = err_15;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_12) (  cfg_14  != err_14 ) |-> sig_20 == data_8 ;endproperty \n property name; @(negedge pll_clk_12) (  cfg_14  != err_14 ) &&  (  tx_5  && sig_13  || tx_13  != cfg_10 ) |-> reg_7 == err_20 ;endproperty \n property name; @(negedge pll_clk_12) (  cfg_14  != err_14 ) &&  (  tx_5  && sig_13  || tx_13  != cfg_10 ) &&  (  rx_8  || tx_4  && core_1  || cfg_10 ) |-> fsm_5 == err_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "if (  cfg_18  != clk_14 ) begin \n    reg_9 = core_7;\n    if ( rst_10  && tx_10  || cfg_12 ) begin\n        fsm_12 <= sig_9;\n    end\n        if ( clk_8  || fsm_8  || data_4 ) begin\n            rst_18 = reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_18) (  cfg_18  != clk_14 ) |-> reg_9 == core_7 ;endproperty \n property name; @(posedge clk_out_18) (  cfg_18  != clk_14 ) &&  (  rst_10  && tx_10  || cfg_12 ) |-> fsm_12 == sig_9 ;endproperty \n property name; @(posedge clk_out_18) (  cfg_18  != clk_14 ) &&  (  rst_10  && tx_10  || cfg_12 ) &&  (  clk_8  || fsm_8  || data_4 ) |-> rst_18 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_18"
    },
    {
        "Code": "if (  fsm_20  || auth_7  && chip_12  != fsm_113 ) begin \n    tx_46 <= err_6;\n    if ( cfg_7  != reg_11  || err_18 ) begin\n        fsm_9 <= chip_1;\n    end\n        if ( rst_4  && hw_40  && rx_7 ) begin\n            clk_6 = fsm_18;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_3) (  fsm_20  || auth_7  && chip_12  != fsm_113 ) |-> tx_46 == err_6 ;endproperty \n property name; @(posedge clock_div_3) (  fsm_20  || auth_7  && chip_12  != fsm_113 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> fsm_9 == chip_1 ;endproperty \n property name; @(posedge clock_div_3) (  fsm_20  || auth_7  && chip_12  != fsm_113 ) &&  (  cfg_7  != reg_11  || err_18 ) &&  (  rst_4  && hw_40  && rx_7 ) |-> clk_6 == fsm_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_3"
    },
    {
        "Code": "if (  err_2 ) begin \n    data_15 <= chip_7;\n    rst_2 <= err_12;\n    if ( clk_16  && sig_12  != hw_15 ) begin\n        core_11 = reg_5;\n        data_116 = tx_11;\n    end\n        if ( sig_85 ) begin\n            cfg_10 = reg_14;\n            hw_196 = err_16;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_7) (  err_2 ) |-> data_15 == chip_7 && rst_2 == err_12 ;endproperty \n property name; @(negedge ref_clk_7) (  err_2 ) &&  (  clk_16  && sig_12  != hw_15 ) |-> core_11 == reg_5 && data_116 == tx_11 ;endproperty \n property name; @(negedge ref_clk_7) (  err_2 ) &&  (  clk_16  && sig_12  != hw_15 ) &&  (  sig_85 ) |-> cfg_10 == reg_14 && hw_196 == err_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "if (  rst_18  && reg_16 ) begin \n    clk_12 = rx_18;\n    sig_7 = core_6;\n    rst_18 = fsm_8;\n    if ( clk_17  || tx_9 ) begin\n        fsm_13 = auth_8;\n        sig_15 = reg_16;\n        rx_6 = hw_12;\n    end\n        if ( fsm_20 ) begin\n            fsm_15 <= reg_14;\n            data_13 = rst_6;\n            data_4 = rx_11;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_9) (  rst_18  && reg_16 ) |-> clk_12 == rx_18 && sig_7 == core_6 && rst_18 == fsm_8 ;endproperty \n property name; @(posedge core_clock_9) (  rst_18  && reg_16 ) &&  (  clk_17  || tx_9 ) |-> fsm_13 == auth_8 && sig_15 == reg_16 && rx_6 == hw_12 ;endproperty \n property name; @(posedge core_clock_9) (  rst_18  && reg_16 ) &&  (  clk_17  || tx_9 ) &&  (  fsm_20 ) |-> fsm_15 == reg_14 && data_13 == rst_6 && data_4 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_9"
    },
    {
        "Code": "if (  reg_13  && sig_17 ) begin \n    sig_4 <= data_12;\n    clk_8 <= clk_7;\n    rx_7 <= err_18;\n    if ( chip_4  || fsm_11  || tx_111  || cfg_11 ) begin\n        hw_15 <= rst_19;\n        data_1 <= cfg_12;\n        err_50 <= fsm_19;\n    end\n        if ( data_100  || tx_11  || tx_1 ) begin\n            rx_9 = reg_5;\n            cfg_3 = data_10;\n            cfg_18 <= tx_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_6) (  reg_13  && sig_17 ) |-> sig_4 == data_12 && clk_8 == clk_7 && rx_7 == err_18 ;endproperty \n property name; @(negedge clk_out_6) (  reg_13  && sig_17 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) |-> hw_15 == rst_19 && data_1 == cfg_12 && err_50 == fsm_19 ;endproperty \n property name; @(negedge clk_out_6) (  reg_13  && sig_17 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) &&  (  data_100  || tx_11  || tx_1 ) |-> rx_9 == reg_5 && cfg_3 == data_10 && cfg_18 == tx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "if (  auth_13  && reg_4  || err_9 ) begin \n    tx_3 <= core_6;\n    fsm_16 = err_2;\n    hw_196 = sig_8;\n    if ( data_8  && cfg_6  && clk_13 ) begin\n        sig_17 <= reg_15;\n        core_147 <= cfg_2;\n        err_7 <= sig_6;\n    end\n        if ( reg_4  && reg_10  || cfg_7  != hw_15 ) begin\n            auth_12 = cfg_2;\n            auth_13 <= clk_1;\n            err_5 = fsm_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_12) (  auth_13  && reg_4  || err_9 ) |-> tx_3 == core_6 && fsm_16 == err_2 && hw_196 == sig_8 ;endproperty \n property name; @(negedge clk_osc_12) (  auth_13  && reg_4  || err_9 ) &&  (  data_8  && cfg_6  && clk_13 ) |-> sig_17 == reg_15 && core_147 == cfg_2 && err_7 == sig_6 ;endproperty \n property name; @(negedge clk_osc_12) (  auth_13  && reg_4  || err_9 ) &&  (  data_8  && cfg_6  && clk_13 ) &&  (  reg_4  && reg_10  || cfg_7  != hw_15 ) |-> auth_12 == cfg_2 && auth_13 == clk_1 && err_5 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_12"
    },
    {
        "Code": "if (  err_11 ) begin \n    sig_20 <= rst_14;\n    clk_17 = auth_12;\n    chip_4 = sig_14;\n    if ( reg_18  != chip_9  || sig_11  && rst_2 ) begin\n        core_10 <= chip_9;\n        hw_19 <= err_2;\n        sig_14 <= sig_12;\n    end\n        if ( fsm_16  && hw_4  != err_114 ) begin\n            data_20 <= rx_10;\n            auth_19 = reg_6;\n            rx_1 = core_13;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_8) (  err_11 ) |-> sig_20 == rst_14 && clk_17 == auth_12 && chip_4 == sig_14 ;endproperty \n property name; @(negedge sys_clk_8) (  err_11 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) |-> core_10 == chip_9 && hw_19 == err_2 && sig_14 == sig_12 ;endproperty \n property name; @(negedge sys_clk_8) (  err_11 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) &&  (  fsm_16  && hw_4  != err_114 ) |-> data_20 == rx_10 && auth_19 == reg_6 && rx_1 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "if (  clk_1  && core_5 ) begin \n    tx_19 <= core_7;\n    data_116 <= cfg_12;\n    if ( cfg_9  && hw_3  != rx_83 ) begin\n        reg_16 <= cfg_16;\n        cfg_12 = reg_6;\n    end\n        if ( hw_13 ) begin\n            reg_5 = chip_19;\n            rx_114 = reg_12;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_10) (  clk_1  && core_5 ) |-> tx_19 == core_7 && data_116 == cfg_12 ;endproperty \n property name; @(negedge mem_clock_10) (  clk_1  && core_5 ) &&  (  cfg_9  && hw_3  != rx_83 ) |-> reg_16 == cfg_16 && cfg_12 == reg_6 ;endproperty \n property name; @(negedge mem_clock_10) (  clk_1  && core_5 ) &&  (  cfg_9  && hw_3  != rx_83 ) &&  (  hw_13 ) |-> reg_5 == chip_19 && rx_114 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "if (  rx_19  || sig_4  && chip_17 ) begin \n    rx_17 <= clk_1;\n    err_12 = err_14;\n    err_2 <= data_5;\n    if ( clk_11  != core_12 ) begin\n        core_18 = rx_16;\n        auth_12 = cfg_8;\n        cfg_52 <= tx_10;\n    end\n        if ( cfg_16  != cfg_15 ) begin\n            auth_1 = sig_12;\n            data_16 <= sig_8;\n            auth_6 = fsm_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_19) (  rx_19  || sig_4  && chip_17 ) |-> rx_17 == clk_1 && err_12 == err_14 && err_2 == data_5 ;endproperty \n property name; @(posedge clk_signal_19) (  rx_19  || sig_4  && chip_17 ) &&  (  clk_11  != core_12 ) |-> core_18 == rx_16 && auth_12 == cfg_8 && cfg_52 == tx_10 ;endproperty \n property name; @(posedge clk_signal_19) (  rx_19  || sig_4  && chip_17 ) &&  (  clk_11  != core_12 ) &&  (  cfg_16  != cfg_15 ) |-> auth_1 == sig_12 && data_16 == sig_8 && auth_6 == fsm_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_19"
    },
    {
        "Code": "if (  auth_18  && err_5  && core_3  || clk_20 ) begin \n    fsm_4 = data_19;\n    cfg_52 = rst_14;\n    if ( cfg_6  != reg_19 ) begin\n        auth_19 <= auth_15;\n        cfg_14 <= auth_120;\n    end\n        if ( fsm_120 ) begin\n            rx_11 <= auth_20;\n            fsm_17 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_9) (  auth_18  && err_5  && core_3  || clk_20 ) |-> fsm_4 == data_19 && cfg_52 == rst_14 ;endproperty \n property name; @(posedge bus_clock_9) (  auth_18  && err_5  && core_3  || clk_20 ) &&  (  cfg_6  != reg_19 ) |-> auth_19 == auth_15 && cfg_14 == auth_120 ;endproperty \n property name; @(posedge bus_clock_9) (  auth_18  && err_5  && core_3  || clk_20 ) &&  (  cfg_6  != reg_19 ) &&  (  fsm_120 ) |-> rx_11 == auth_20 && fsm_17 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "if (  tx_10  != sig_2  || reg_106  && clk_104 ) begin \n    clk_12 <= err_7;\n    tx_14 <= err_10;\n    sig_13 <= fsm_3;\n    if ( rx_2 ) begin\n        clk_13 = core_19;\n        err_195 = auth_11;\n        chip_1 = tx_5;\n    end\n        if ( data_16  || err_9  || chip_5 ) begin\n            hw_7 <= reg_3;\n            chip_79 = data_6;\n            data_16 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_13) (  tx_10  != sig_2  || reg_106  && clk_104 ) |-> clk_12 == err_7 && tx_14 == err_10 && sig_13 == fsm_3 ;endproperty \n property name; @(negedge clock_div_13) (  tx_10  != sig_2  || reg_106  && clk_104 ) &&  (  rx_2 ) |-> clk_13 == core_19 && err_195 == auth_11 && chip_1 == tx_5 ;endproperty \n property name; @(negedge clock_div_13) (  tx_10  != sig_2  || reg_106  && clk_104 ) &&  (  rx_2 ) &&  (  data_16  || err_9  || chip_5 ) |-> hw_7 == reg_3 && chip_79 == data_6 && data_16 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_13"
    },
    {
        "Code": "if (  rst_18 ) begin \n    rx_13 <= hw_7;\n    if ( chip_13  || clk_11  || core_6  && data_3 ) begin\n        tx_3 <= sig_20;\n    end\n        if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n            auth_18 <= hw_14;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_7) (  rst_18 ) |-> rx_13 == hw_7 ;endproperty \n property name; @(negedge ref_clk_7) (  rst_18 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) |-> tx_3 == sig_20 ;endproperty \n property name; @(negedge ref_clk_7) (  rst_18 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> auth_18 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_7"
    },
    {
        "Code": "if (  !core_2 ) begin \n    auth_20 = sig_20;\n    if ( rst_7  != hw_7  || sig_114  && clk_2 ) begin\n        fsm_14 = reg_3;\n    end\n        if ( core_1  || sig_8  || hw_16 ) begin\n            tx_12 = chip_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_18) (  !core_2 ) |-> auth_20 == sig_20 ;endproperty \n property name; @(posedge clock_div_18) (  !core_2 ) &&  (  rst_7  != hw_7  || sig_114  && clk_2 ) |-> fsm_14 == reg_3 ;endproperty \n property name; @(posedge clock_div_18) (  !core_2 ) &&  (  rst_7  != hw_7  || sig_114  && clk_2 ) &&  (  core_1  || sig_8  || hw_16 ) |-> tx_12 == chip_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "if (  auth_5  && sig_19  || auth_16 ) begin \n    rst_7 = hw_19;\n    reg_36 = clk_12;\n    if ( hw_6  && core_10  != hw_8  && rst_10 ) begin\n        auth_12 <= reg_4;\n        clk_9 = core_20;\n    end\n        if ( core_14 ) begin\n            core_1 = data_3;\n            cfg_18 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_13) (  auth_5  && sig_19  || auth_16 ) |-> rst_7 == hw_19 && reg_36 == clk_12 ;endproperty \n property name; @(posedge clock_source_13) (  auth_5  && sig_19  || auth_16 ) &&  (  hw_6  && core_10  != hw_8  && rst_10 ) |-> auth_12 == reg_4 && clk_9 == core_20 ;endproperty \n property name; @(posedge clock_source_13) (  auth_5  && sig_19  || auth_16 ) &&  (  hw_6  && core_10  != hw_8  && rst_10 ) &&  (  core_14 ) |-> core_1 == data_3 && cfg_18 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "if (  err_9  && err_119  != rst_6 ) begin \n    rst_6 <= core_14;\n    auth_1 <= reg_5;\n    cfg_208 = auth_12;\n    if ( fsm_14  || rx_1  != core_19 ) begin\n        clk_1 = clk_7;\n        reg_36 = reg_4;\n        core_7 <= fsm_10;\n    end\n        if ( tx_10  != rx_3  || hw_16 ) begin\n            err_79 <= reg_4;\n            clk_17 <= cfg_8;\n            auth_16 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_8) (  err_9  && err_119  != rst_6 ) |-> rst_6 == core_14 && auth_1 == reg_5 && cfg_208 == auth_12 ;endproperty \n property name; @(negedge clk_enable_8) (  err_9  && err_119  != rst_6 ) &&  (  fsm_14  || rx_1  != core_19 ) |-> clk_1 == clk_7 && reg_36 == reg_4 && core_7 == fsm_10 ;endproperty \n property name; @(negedge clk_enable_8) (  err_9  && err_119  != rst_6 ) &&  (  fsm_14  || rx_1  != core_19 ) &&  (  tx_10  != rx_3  || hw_16 ) |-> err_79 == reg_4 && clk_17 == cfg_8 && auth_16 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_8"
    },
    {
        "Code": "if (  tx_14  || err_11  || data_20  && chip_18 ) begin \n    fsm_7 <= data_14;\n    chip_79 <= chip_18;\n    if ( clk_5  != chip_36  || clk_32 ) begin\n        rx_9 <= err_11;\n        reg_7 <= rst_1;\n    end\n        if ( data_9  != clk_20  || rst_16  != core_18 ) begin\n            clk_3 = rst_16;\n            rx_5 = err_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_10) (  tx_14  || err_11  || data_20  && chip_18 ) |-> fsm_7 == data_14 && chip_79 == chip_18 ;endproperty \n property name; @(negedge clk_signal_10) (  tx_14  || err_11  || data_20  && chip_18 ) &&  (  clk_5  != chip_36  || clk_32 ) |-> rx_9 == err_11 && reg_7 == rst_1 ;endproperty \n property name; @(negedge clk_signal_10) (  tx_14  || err_11  || data_20  && chip_18 ) &&  (  clk_5  != chip_36  || clk_32 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) |-> clk_3 == rst_16 && rx_5 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_10"
    },
    {
        "Code": "if (  data_8  || tx_18  != chip_14  && err_18 ) begin \n    clk_12 <= cfg_1;\n    hw_79 = chip_9;\n    if ( tx_14  || tx_10 ) begin\n        auth_20 <= sig_20;\n        sig_5 = clk_16;\n    end\n        if ( rst_20  != fsm_16  && fsm_13  != cfg_5 ) begin\n            clk_17 <= rx_1;\n            err_14 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_9) (  data_8  || tx_18  != chip_14  && err_18 ) |-> clk_12 == cfg_1 && hw_79 == chip_9 ;endproperty \n property name; @(posedge pll_clk_9) (  data_8  || tx_18  != chip_14  && err_18 ) &&  (  tx_14  || tx_10 ) |-> auth_20 == sig_20 && sig_5 == clk_16 ;endproperty \n property name; @(posedge pll_clk_9) (  data_8  || tx_18  != chip_14  && err_18 ) &&  (  tx_14  || tx_10 ) &&  (  rst_20  != fsm_16  && fsm_13  != cfg_5 ) |-> clk_17 == rx_1 && err_14 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "if (  hw_17 ) begin \n    auth_8 = fsm_16;\n    rst_52 <= sig_3;\n    if ( cfg_70 ) begin\n        data_15 = sig_12;\n        rst_120 <= data_18;\n    end\n        if ( fsm_2  && hw_9  && err_16 ) begin\n            fsm_3 <= tx_18;\n            fsm_116 = clk_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_14) (  hw_17 ) |-> auth_8 == fsm_16 && rst_52 == sig_3 ;endproperty \n property name; @(posedge clock_source_14) (  hw_17 ) &&  (  cfg_70 ) |-> data_15 == sig_12 && rst_120 == data_18 ;endproperty \n property name; @(posedge clock_source_14) (  hw_17 ) &&  (  cfg_70 ) &&  (  fsm_2  && hw_9  && err_16 ) |-> fsm_3 == tx_18 && fsm_116 == clk_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "if (  tx_19  != rst_7  || rx_15  || cfg_9 ) begin \n    clk_8 = tx_12;\n    auth_14 <= data_3;\n    core_18 = sig_16;\n    if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n        rx_6 = reg_2;\n        auth_120 = tx_20;\n        tx_12 <= sig_19;\n    end\n        if ( clk_15  && fsm_13  && rst_5 ) begin\n            data_1 = tx_12;\n            clk_13 = sig_5;\n            hw_19 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_6) (  tx_19  != rst_7  || rx_15  || cfg_9 ) |-> clk_8 == tx_12 && auth_14 == data_3 && core_18 == sig_16 ;endproperty \n property name; @(posedge bus_clock_6) (  tx_19  != rst_7  || rx_15  || cfg_9 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> rx_6 == reg_2 && auth_120 == tx_20 && tx_12 == sig_19 ;endproperty \n property name; @(posedge bus_clock_6) (  tx_19  != rst_7  || rx_15  || cfg_9 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) &&  (  clk_15  && fsm_13  && rst_5 ) |-> data_1 == tx_12 && clk_13 == sig_5 && hw_19 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "if (  core_8  && cfg_8  || rst_2 ) begin \n    auth_10 <= err_7;\n    core_14 = err_9;\n    cfg_16 <= tx_15;\n    if ( auth_12  && cfg_3  && reg_6  != hw_10 ) begin\n        fsm_15 <= auth_2;\n        rst_120 <= auth_7;\n        chip_17 <= hw_6;\n    end\n        if ( rx_1 ) begin\n            sig_149 <= fsm_3;\n            chip_19 <= auth_12;\n            hw_15 <= core_13;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_15) (  core_8  && cfg_8  || rst_2 ) |-> auth_10 == err_7 && core_14 == err_9 && cfg_16 == tx_15 ;endproperty \n property name; @(negedge bus_clock_15) (  core_8  && cfg_8  || rst_2 ) &&  (  auth_12  && cfg_3  && reg_6  != hw_10 ) |-> fsm_15 == auth_2 && rst_120 == auth_7 && chip_17 == hw_6 ;endproperty \n property name; @(negedge bus_clock_15) (  core_8  && cfg_8  || rst_2 ) &&  (  auth_12  && cfg_3  && reg_6  != hw_10 ) &&  (  rx_1 ) |-> sig_149 == fsm_3 && chip_19 == auth_12 && hw_15 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "if (  auth_17  != core_11  || data_2  && auth_7 ) begin \n    sig_12 <= err_12;\n    core_9 = core_7;\n    rx_11 = rst_12;\n    if ( rx_7  != cfg_19  || err_20  || sig_13 ) begin\n        chip_20 = err_12;\n        chip_8 <= data_70;\n        sig_4 <= chip_3;\n    end\n        if ( fsm_17 ) begin\n            clk_14 = cfg_1;\n            rst_20 = fsm_7;\n            tx_12 = fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) (  auth_17  != core_11  || data_2  && auth_7 ) |-> sig_12 == err_12 && core_9 == core_7 && rx_11 == rst_12 ;endproperty \n property name; @(negedge pll_clk_1) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  rx_7  != cfg_19  || err_20  || sig_13 ) |-> chip_20 == err_12 && chip_8 == data_70 && sig_4 == chip_3 ;endproperty \n property name; @(negedge pll_clk_1) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  rx_7  != cfg_19  || err_20  || sig_13 ) &&  (  fsm_17 ) |-> clk_14 == cfg_1 && rst_20 == fsm_7 && tx_12 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if (  chip_14  && rx_20  || sig_5  != sig_8 ) begin \n    err_2 <= hw_18;\n    auth_9 <= err_11;\n    if ( rx_7  && cfg_17 ) begin\n        auth_18 = fsm_8;\n        rst_14 = auth_12;\n    end\n        if ( tx_2 ) begin\n            reg_2 <= data_17;\n            hw_15 = fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_14) (  chip_14  && rx_20  || sig_5  != sig_8 ) |-> err_2 == hw_18 && auth_9 == err_11 ;endproperty \n property name; @(negedge clock_ctrl_14) (  chip_14  && rx_20  || sig_5  != sig_8 ) &&  (  rx_7  && cfg_17 ) |-> auth_18 == fsm_8 && rst_14 == auth_12 ;endproperty \n property name; @(negedge clock_ctrl_14) (  chip_14  && rx_20  || sig_5  != sig_8 ) &&  (  rx_7  && cfg_17 ) &&  (  tx_2 ) |-> reg_2 == data_17 && hw_15 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "if (  core_13 ) begin \n    tx_4 = reg_4;\n    if ( reg_3  != err_16  || rx_9 ) begin\n        rx_1 = sig_11;\n    end\n        if ( data_1  != auth_14 ) begin\n            tx_112 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_15) (  core_13 ) |-> tx_4 == reg_4 ;endproperty \n property name; @(negedge clk_gen_15) (  core_13 ) &&  (  reg_3  != err_16  || rx_9 ) |-> rx_1 == sig_11 ;endproperty \n property name; @(negedge clk_gen_15) (  core_13 ) &&  (  reg_3  != err_16  || rx_9 ) &&  (  data_1  != auth_14 ) |-> tx_112 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "if (  clk_1 ) begin \n    err_16 = auth_9;\n    sig_63 = fsm_160;\n    reg_19 = cfg_20;\n    if ( rx_18  && clk_19  && hw_2 ) begin\n        cfg_2 = hw_18;\n        hw_79 <= clk_12;\n        hw_10 = chip_9;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            clk_7 = sig_20;\n            clk_19 <= clk_15;\n            rx_12 <= cfg_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_19) (  clk_1 ) |-> err_16 == auth_9 && sig_63 == fsm_160 && reg_19 == cfg_20 ;endproperty \n property name; @(negedge clock_ctrl_19) (  clk_1 ) &&  (  rx_18  && clk_19  && hw_2 ) |-> cfg_2 == hw_18 && hw_79 == clk_12 && hw_10 == chip_9 ;endproperty \n property name; @(negedge clock_ctrl_19) (  clk_1 ) &&  (  rx_18  && clk_19  && hw_2 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> clk_7 == sig_20 && clk_19 == clk_15 && rx_12 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "if (  fsm_12 ) begin \n    rst_7 = err_5;\n    rst_16 <= data_3;\n    if ( chip_20  && cfg_9  && clk_15 ) begin\n        rx_20 <= tx_15;\n        cfg_11 <= reg_12;\n    end\n        if ( err_11  && fsm_2  || rst_7 ) begin\n            core_11 = reg_19;\n            sig_28 <= rx_14;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_17) (  fsm_12 ) |-> rst_7 == err_5 && rst_16 == data_3 ;endproperty \n property name; @(posedge bus_clock_17) (  fsm_12 ) &&  (  chip_20  && cfg_9  && clk_15 ) |-> rx_20 == tx_15 && cfg_11 == reg_12 ;endproperty \n property name; @(posedge bus_clock_17) (  fsm_12 ) &&  (  chip_20  && cfg_9  && clk_15 ) &&  (  err_11  && fsm_2  || rst_7 ) |-> core_11 == reg_19 && sig_28 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_17"
    },
    {
        "Code": "if (  tx_11 ) begin \n    tx_1010 <= cfg_8;\n    if ( auth_18  && tx_16  && rst_10  && err_17 ) begin\n        core_7 = data_15;\n    end\n        if ( err_8  && fsm_134  && core_138 ) begin\n            err_12 = reg_9;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_15) (  tx_11 ) |-> tx_1010 == cfg_8 ;endproperty \n property name; @(posedge fast_clk_15) (  tx_11 ) &&  (  auth_18  && tx_16  && rst_10  && err_17 ) |-> core_7 == data_15 ;endproperty \n property name; @(posedge fast_clk_15) (  tx_11 ) &&  (  auth_18  && tx_16  && rst_10  && err_17 ) &&  (  err_8  && fsm_134  && core_138 ) |-> err_12 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_15"
    },
    {
        "Code": "if (  hw_9  || reg_5  != cfg_2 ) begin \n    sig_12 = reg_5;\n    if ( fsm_148  && rx_9  != sig_143  && sig_6 ) begin\n        rx_18 <= cfg_15;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n            tx_9 = core_17;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_19) (  hw_9  || reg_5  != cfg_2 ) |-> sig_12 == reg_5 ;endproperty \n property name; @(posedge bus_clock_19) (  hw_9  || reg_5  != cfg_2 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) |-> rx_18 == cfg_15 ;endproperty \n property name; @(posedge bus_clock_19) (  hw_9  || reg_5  != cfg_2 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> tx_9 == core_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_19"
    },
    {
        "Code": "if (  !rx_19 ) begin \n    chip_5 = rx_14;\n    if ( core_3  || data_4 ) begin\n        tx_6 = tx_6;\n    end\n        if ( chip_17 ) begin\n            tx_5 = reg_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_2) (  !rx_19 ) |-> chip_5 == rx_14 ;endproperty \n property name; @(negedge clk_in_2) (  !rx_19 ) &&  (  core_3  || data_4 ) |-> tx_6 == tx_6 ;endproperty \n property name; @(negedge clk_in_2) (  !rx_19 ) &&  (  core_3  || data_4 ) &&  (  chip_17 ) |-> tx_5 == reg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "if (  reg_12 ) begin \n    core_75 = err_2;\n    hw_4 <= clk_13;\n    if ( err_19  != core_8  || tx_5  != err_5 ) begin\n        rx_15 <= hw_18;\n        fsm_4 = reg_12;\n    end\n        if ( sig_12  && sig_3 ) begin\n            data_11 = err_8;\n            hw_38 <= data_98;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_9) (  reg_12 ) |-> core_75 == err_2 && hw_4 == clk_13 ;endproperty \n property name; @(negedge main_clk_9) (  reg_12 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> rx_15 == hw_18 && fsm_4 == reg_12 ;endproperty \n property name; @(negedge main_clk_9) (  reg_12 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) &&  (  sig_12  && sig_3 ) |-> data_11 == err_8 && hw_38 == data_98 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_9"
    },
    {
        "Code": "if (  reg_16  || auth_2  && chip_12 ) begin \n    hw_7 = rx_3;\n    data_13 <= clk_4;\n    chip_8 = sig_15;\n    if ( core_5  != data_16 ) begin\n        hw_10 = err_8;\n        tx_17 = core_19;\n        reg_20 = err_9;\n    end\n        if ( reg_7  != fsm_4  || sig_20  != err_2 ) begin\n            cfg_10 = core_14;\n            data_8 = chip_17;\n            sig_7 = tx_4;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_6) (  reg_16  || auth_2  && chip_12 ) |-> hw_7 == rx_3 && data_13 == clk_4 && chip_8 == sig_15 ;endproperty \n property name; @(posedge core_clock_6) (  reg_16  || auth_2  && chip_12 ) &&  (  core_5  != data_16 ) |-> hw_10 == err_8 && tx_17 == core_19 && reg_20 == err_9 ;endproperty \n property name; @(posedge core_clock_6) (  reg_16  || auth_2  && chip_12 ) &&  (  core_5  != data_16 ) &&  (  reg_7  != fsm_4  || sig_20  != err_2 ) |-> cfg_10 == core_14 && data_8 == chip_17 && sig_7 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "if (  chip_5 ) begin \n    err_15 = clk_7;\n    reg_13 <= core_7;\n    tx_27 = reg_7;\n    if ( err_3  != rx_12 ) begin\n        clk_5 = clk_6;\n        err_4 = reg_15;\n        hw_38 <= hw_19;\n    end\n        if ( core_16  != cfg_7  || hw_15  || err_11 ) begin\n            rst_138 = sig_16;\n            data_6 = chip_13;\n            rx_1 = rx_19;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_2) (  chip_5 ) |-> err_15 == clk_7 && reg_13 == core_7 && tx_27 == reg_7 ;endproperty \n property name; @(negedge sys_clk_2) (  chip_5 ) &&  (  err_3  != rx_12 ) |-> clk_5 == clk_6 && err_4 == reg_15 && hw_38 == hw_19 ;endproperty \n property name; @(negedge sys_clk_2) (  chip_5 ) &&  (  err_3  != rx_12 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) |-> rst_138 == sig_16 && data_6 == chip_13 && rx_1 == rx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "if (  err_4  != fsm_115  && rst_8  && err_5 ) begin \n    tx_15 <= reg_1;\n    hw_13 <= clk_7;\n    core_147 <= auth_16;\n    if ( sig_14  || rst_17  || data_18  && tx_12 ) begin\n        hw_20 = err_2;\n        rx_20 <= fsm_10;\n        rst_3 = core_16;\n    end\n        if ( fsm_16  != data_9 ) begin\n            sig_19 <= tx_14;\n            cfg_17 = hw_1;\n            auth_20 = core_13;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_2) (  err_4  != fsm_115  && rst_8  && err_5 ) |-> tx_15 == reg_1 && hw_13 == clk_7 && core_147 == auth_16 ;endproperty \n property name; @(posedge clock_div_2) (  err_4  != fsm_115  && rst_8  && err_5 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) |-> hw_20 == err_2 && rx_20 == fsm_10 && rst_3 == core_16 ;endproperty \n property name; @(posedge clock_div_2) (  err_4  != fsm_115  && rst_8  && err_5 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) &&  (  fsm_16  != data_9 ) |-> sig_19 == tx_14 && cfg_17 == hw_1 && auth_20 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_2"
    },
    {
        "Code": "if (  sig_6 ) begin \n    tx_4 = rx_8;\n    if ( chip_13  || clk_11  || core_6  && data_3 ) begin\n        clk_4 = err_9;\n    end\n        if ( reg_12 ) begin\n            chip_8 = auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_1) (  sig_6 ) |-> tx_4 == rx_8 ;endproperty \n property name; @(posedge bus_clock_1) (  sig_6 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) |-> clk_4 == err_9 ;endproperty \n property name; @(posedge bus_clock_1) (  sig_6 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) &&  (  reg_12 ) |-> chip_8 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_1"
    },
    {
        "Code": "if (  fsm_12  || auth_17 ) begin \n    rst_10 <= clk_2;\n    hw_5 <= sig_14;\n    cfg_183 = cfg_8;\n    if ( fsm_12  || tx_8  != clk_15  && core_2 ) begin\n        core_11 = rst_15;\n        auth_1 = err_15;\n        chip_15 = clk_14;\n    end\n        if ( tx_12  != reg_16  || tx_9 ) begin\n            chip_2 = rx_115;\n            cfg_7 = cfg_10;\n            rst_20 <= rx_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_10) (  fsm_12  || auth_17 ) |-> rst_10 == clk_2 && hw_5 == sig_14 && cfg_183 == cfg_8 ;endproperty \n property name; @(negedge clk_gen_10) (  fsm_12  || auth_17 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) |-> core_11 == rst_15 && auth_1 == err_15 && chip_15 == clk_14 ;endproperty \n property name; @(negedge clk_gen_10) (  fsm_12  || auth_17 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) &&  (  tx_12  != reg_16  || tx_9 ) |-> chip_2 == rx_115 && cfg_7 == cfg_10 && rst_20 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_10"
    },
    {
        "Code": "if (  cfg_4  != core_15  || rst_13  || rst_20 ) begin \n    data_19 <= core_9;\n    fsm_100 <= rx_20;\n    if ( fsm_40  != chip_46  || fsm_20 ) begin\n        cfg_6 = sig_114;\n        tx_18 <= sig_6;\n    end\n        if ( sig_12  || fsm_13  || auth_10 ) begin\n            clk_13 = reg_18;\n            data_18 <= err_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_8) (  cfg_4  != core_15  || rst_13  || rst_20 ) |-> data_19 == core_9 && fsm_100 == rx_20 ;endproperty \n property name; @(posedge clk_osc_8) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  fsm_40  != chip_46  || fsm_20 ) |-> cfg_6 == sig_114 && tx_18 == sig_6 ;endproperty \n property name; @(posedge clk_osc_8) (  cfg_4  != core_15  || rst_13  || rst_20 ) &&  (  fsm_40  != chip_46  || fsm_20 ) &&  (  sig_12  || fsm_13  || auth_10 ) |-> clk_13 == reg_18 && data_18 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "if (  reg_4 ) begin \n    rst_2 <= reg_2;\n    auth_117 <= chip_7;\n    if ( clk_7  && tx_1616  && fsm_3  && clk_164 ) begin\n        reg_8 <= rst_8;\n        rx_15 <= clk_3;\n    end\n        if ( hw_7  != hw_14  && auth_2  || cfg_20 ) begin\n            rx_125 = clk_19;\n            tx_17 <= data_16;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_7) (  reg_4 ) |-> rst_2 == reg_2 && auth_117 == chip_7 ;endproperty \n property name; @(posedge core_clock_7) (  reg_4 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) |-> reg_8 == rst_8 && rx_15 == clk_3 ;endproperty \n property name; @(posedge core_clock_7) (  reg_4 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) |-> rx_125 == clk_19 && tx_17 == data_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_7"
    },
    {
        "Code": "if (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) begin \n    chip_17 = fsm_2;\n    rx_16 <= core_7;\n    clk_12 = auth_5;\n    if ( tx_120  || reg_16  || rst_16  || core_11 ) begin\n        core_16 = tx_20;\n        tx_15 = rx_15;\n        core_7 <= rst_1;\n    end\n        if ( rst_2  != err_46 ) begin\n            chip_15 <= clk_14;\n            err_50 = err_9;\n            clk_4 = reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_18) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) |-> chip_17 == fsm_2 && rx_16 == core_7 && clk_12 == auth_5 ;endproperty \n property name; @(posedge clk_signal_18) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) |-> core_16 == tx_20 && tx_15 == rx_15 && core_7 == rst_1 ;endproperty \n property name; @(posedge clk_signal_18) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) &&  (  rst_2  != err_46 ) |-> chip_15 == clk_14 && err_50 == err_9 && clk_4 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_18"
    },
    {
        "Code": "if (  rx_18 ) begin \n    data_203 <= cfg_15;\n    clk_13 <= data_4;\n    if ( cfg_14  || sig_6  || rst_6 ) begin\n        hw_10 <= core_10;\n        rx_130 = fsm_18;\n    end\n        if ( tx_1  != chip_19  && err_16 ) begin\n            auth_5 <= tx_11;\n            err_5 = cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_12) (  rx_18 ) |-> data_203 == cfg_15 && clk_13 == data_4 ;endproperty \n property name; @(negedge clk_gen_12) (  rx_18 ) &&  (  cfg_14  || sig_6  || rst_6 ) |-> hw_10 == core_10 && rx_130 == fsm_18 ;endproperty \n property name; @(negedge clk_gen_12) (  rx_18 ) &&  (  cfg_14  || sig_6  || rst_6 ) &&  (  tx_1  != chip_19  && err_16 ) |-> auth_5 == tx_11 && err_5 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "if (  cfg_5  != auth_6  || core_14  && fsm_10 ) begin \n    err_18 = rst_7;\n    if ( tx_114  || reg_116  || rst_116  || core_1111 ) begin\n        fsm_114 <= rx_14;\n    end\n        if ( clk_20 ) begin\n            rx_10 <= auth_5;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_10) (  cfg_5  != auth_6  || core_14  && fsm_10 ) |-> err_18 == rst_7 ;endproperty \n property name; @(posedge ref_clk_10) (  cfg_5  != auth_6  || core_14  && fsm_10 ) &&  (  tx_114  || reg_116  || rst_116  || core_1111 ) |-> fsm_114 == rx_14 ;endproperty \n property name; @(posedge ref_clk_10) (  cfg_5  != auth_6  || core_14  && fsm_10 ) &&  (  tx_114  || reg_116  || rst_116  || core_1111 ) &&  (  clk_20 ) |-> rx_10 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "if (  chip_5  != auth_5  || rst_8 ) begin \n    reg_8 = sig_9;\n    if ( auth_16 ) begin\n        fsm_13 = sig_11;\n    end\n        if ( fsm_2  != tx_13 ) begin\n            chip_1 = fsm_2;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_12) (  chip_5  != auth_5  || rst_8 ) |-> reg_8 == sig_9 ;endproperty \n property name; @(negedge bus_clock_12) (  chip_5  != auth_5  || rst_8 ) &&  (  auth_16 ) |-> fsm_13 == sig_11 ;endproperty \n property name; @(negedge bus_clock_12) (  chip_5  != auth_5  || rst_8 ) &&  (  auth_16 ) &&  (  fsm_2  != tx_13 ) |-> chip_1 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_12"
    },
    {
        "Code": "if (  tx_9  != fsm_12  && data_6  || rx_8 ) begin \n    auth_114 <= chip_19;\n    rx_16 <= auth_2;\n    if ( data_3  && chip_19  && hw_7 ) begin\n        reg_7 <= chip_12;\n        data_4 <= rx_20;\n    end\n        if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n            auth_5 = tx_5;\n            rst_11 = fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_3) (  tx_9  != fsm_12  && data_6  || rx_8 ) |-> auth_114 == chip_19 && rx_16 == auth_2 ;endproperty \n property name; @(negedge clk_gen_3) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  data_3  && chip_19  && hw_7 ) |-> reg_7 == chip_12 && data_4 == rx_20 ;endproperty \n property name; @(negedge clk_gen_3) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  data_3  && chip_19  && hw_7 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> auth_5 == tx_5 && rst_11 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "if (  rst_10  != chip_1  && fsm_10  != cfg_4 ) begin \n    chip_96 = auth_5;\n    auth_14 <= hw_25;\n    if ( rx_108 ) begin\n        clk_12 <= reg_8;\n        fsm_3 = chip_15;\n    end\n        if ( clk_11  && core_5  && sig_9 ) begin\n            auth_3 = chip_7;\n            chip_16 = tx_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_7) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) |-> chip_96 == auth_5 && auth_14 == hw_25 ;endproperty \n property name; @(posedge clk_signal_7) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  rx_108 ) |-> clk_12 == reg_8 && fsm_3 == chip_15 ;endproperty \n property name; @(posedge clk_signal_7) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  rx_108 ) &&  (  clk_11  && core_5  && sig_9 ) |-> auth_3 == chip_7 && chip_16 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "if (  auth_15 ) begin \n    err_60 <= sig_3;\n    auth_11 <= cfg_18;\n    clk_13 = core_7;\n    if ( core_1  != tx_115  && cfg_14 ) begin\n        auth_204 = chip_4;\n        hw_6 = data_8;\n        fsm_14 <= auth_2;\n    end\n        if ( sig_20  != auth_16 ) begin\n            data_3 = hw_7;\n            core_12 <= chip_10;\n            clk_9 <= cfg_18;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_4) (  auth_15 ) |-> err_60 == sig_3 && auth_11 == cfg_18 && clk_13 == core_7 ;endproperty \n property name; @(posedge sys_clk_4) (  auth_15 ) &&  (  core_1  != tx_115  && cfg_14 ) |-> auth_204 == chip_4 && hw_6 == data_8 && fsm_14 == auth_2 ;endproperty \n property name; @(posedge sys_clk_4) (  auth_15 ) &&  (  core_1  != tx_115  && cfg_14 ) &&  (  sig_20  != auth_16 ) |-> data_3 == hw_7 && core_12 == chip_10 && clk_9 == cfg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "if (  cfg_8  != cfg_12  && cfg_3 ) begin \n    clk_20 <= clk_4;\n    auth_14 = hw_19;\n    auth_11 = reg_19;\n    if ( sig_19  && err_19  && tx_3 ) begin\n        data_20 <= tx_11;\n        clk_17 <= fsm_3;\n        clk_62 <= reg_15;\n    end\n        if ( data_10  || core_2 ) begin\n            data_19 <= core_9;\n            fsm_20 = auth_3;\n            clk_16 <= rx_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_16) (  cfg_8  != cfg_12  && cfg_3 ) |-> clk_20 == clk_4 && auth_14 == hw_19 && auth_11 == reg_19 ;endproperty \n property name; @(posedge clk_out_16) (  cfg_8  != cfg_12  && cfg_3 ) &&  (  sig_19  && err_19  && tx_3 ) |-> data_20 == tx_11 && clk_17 == fsm_3 && clk_62 == reg_15 ;endproperty \n property name; @(posedge clk_out_16) (  cfg_8  != cfg_12  && cfg_3 ) &&  (  sig_19  && err_19  && tx_3 ) &&  (  data_10  || core_2 ) |-> data_19 == core_9 && fsm_20 == auth_3 && clk_16 == rx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_16"
    },
    {
        "Code": "if (  core_17  && reg_8  != err_18  && fsm_3 ) begin \n    cfg_76 = hw_15;\n    hw_196 = hw_10;\n    reg_6 <= data_6;\n    if ( tx_1  != reg_16 ) begin\n        auth_9 = err_1;\n        reg_18 = clk_2;\n        chip_15 <= hw_1;\n    end\n        if ( fsm_1  || clk_11 ) begin\n            fsm_100 <= reg_19;\n            tx_6 <= data_15;\n            auth_19 = reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_10) (  core_17  && reg_8  != err_18  && fsm_3 ) |-> cfg_76 == hw_15 && hw_196 == hw_10 && reg_6 == data_6 ;endproperty \n property name; @(negedge ref_clk_10) (  core_17  && reg_8  != err_18  && fsm_3 ) &&  (  tx_1  != reg_16 ) |-> auth_9 == err_1 && reg_18 == clk_2 && chip_15 == hw_1 ;endproperty \n property name; @(negedge ref_clk_10) (  core_17  && reg_8  != err_18  && fsm_3 ) &&  (  tx_1  != reg_16 ) &&  (  fsm_1  || clk_11 ) |-> fsm_100 == reg_19 && tx_6 == data_15 && auth_19 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_10"
    },
    {
        "Code": "if (  rx_2  || fsm_18 ) begin \n    clk_16 = tx_12;\n    cfg_19 = auth_2;\n    if ( core_112  != cfg_14  || hw_15  || err_11 ) begin\n        tx_14 = auth_16;\n        err_16 <= tx_15;\n    end\n        if ( fsm_20  != core_5  || err_18 ) begin\n            data_10 = err_4;\n            sig_19 = sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_18) (  rx_2  || fsm_18 ) |-> clk_16 == tx_12 && cfg_19 == auth_2 ;endproperty \n property name; @(posedge clock_div_18) (  rx_2  || fsm_18 ) &&  (  core_112  != cfg_14  || hw_15  || err_11 ) |-> tx_14 == auth_16 && err_16 == tx_15 ;endproperty \n property name; @(posedge clock_div_18) (  rx_2  || fsm_18 ) &&  (  core_112  != cfg_14  || hw_15  || err_11 ) &&  (  fsm_20  != core_5  || err_18 ) |-> data_10 == err_4 && sig_19 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_18"
    },
    {
        "Code": "if (  sig_15  || rst_12  || reg_19  != cfg_17 ) begin \n    auth_11 = rst_19;\n    rst_14 = reg_16;\n    if ( rx_7 ) begin\n        tx_8 = cfg_19;\n        tx_16 = core_2;\n    end\n        if ( cfg_7  || cfg_7 ) begin\n            clk_11 <= rst_8;\n            cfg_16 = reg_6;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_12) (  sig_15  || rst_12  || reg_19  != cfg_17 ) |-> auth_11 == rst_19 && rst_14 == reg_16 ;endproperty \n property name; @(negedge main_clk_12) (  sig_15  || rst_12  || reg_19  != cfg_17 ) &&  (  rx_7 ) |-> tx_8 == cfg_19 && tx_16 == core_2 ;endproperty \n property name; @(negedge main_clk_12) (  sig_15  || rst_12  || reg_19  != cfg_17 ) &&  (  rx_7 ) &&  (  cfg_7  || cfg_7 ) |-> clk_11 == rst_8 && cfg_16 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "if (  tx_18  || chip_8  != sig_16 ) begin \n    rx_125 <= rst_1;\n    if ( core_140  || sig_140  != data_15 ) begin\n        chip_18 <= fsm_3;\n    end\n        if ( sig_4  != rst_19  || cfg_8  != rx_20 ) begin\n            clk_62 = cfg_14;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_2) (  tx_18  || chip_8  != sig_16 ) |-> rx_125 == rst_1 ;endproperty \n property name; @(posedge pll_clk_2) (  tx_18  || chip_8  != sig_16 ) &&  (  core_140  || sig_140  != data_15 ) |-> chip_18 == fsm_3 ;endproperty \n property name; @(posedge pll_clk_2) (  tx_18  || chip_8  != sig_16 ) &&  (  core_140  || sig_140  != data_15 ) &&  (  sig_4  != rst_19  || cfg_8  != rx_20 ) |-> clk_62 == cfg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "if (  data_6  && err_10  != reg_13 ) begin \n    cfg_208 = rx_115;\n    cfg_183 = err_5;\n    reg_6 = clk_3;\n    if ( rst_12  && err_13  != chip_7  && hw_7 ) begin\n        auth_14 = clk_7;\n        sig_63 = rst_4;\n        rst_120 = reg_8;\n    end\n        if ( chip_3  != err_12  || hw_10  || chip_8 ) begin\n            fsm_19 = fsm_1;\n            tx_1 <= hw_18;\n            chip_4 = data_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_20) (  data_6  && err_10  != reg_13 ) |-> cfg_208 == rx_115 && cfg_183 == err_5 && reg_6 == clk_3 ;endproperty \n property name; @(posedge clk_out_20) (  data_6  && err_10  != reg_13 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) |-> auth_14 == clk_7 && sig_63 == rst_4 && rst_120 == reg_8 ;endproperty \n property name; @(posedge clk_out_20) (  data_6  && err_10  != reg_13 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) &&  (  chip_3  != err_12  || hw_10  || chip_8 ) |-> fsm_19 == fsm_1 && tx_1 == hw_18 && chip_4 == data_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_20"
    },
    {
        "Code": "if (  fsm_10 ) begin \n    chip_5 <= clk_2;\n    chip_6 = data_19;\n    if ( chip_3  != err_113  || hw_10  || chip_8 ) begin\n        sig_13 <= auth_12;\n        core_18 = cfg_5;\n    end\n        if ( hw_15  || rx_7  || core_15  != core_9 ) begin\n            rst_2 = core_11;\n            err_18 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_6) (  fsm_10 ) |-> chip_5 == clk_2 && chip_6 == data_19 ;endproperty \n property name; @(posedge fast_clk_6) (  fsm_10 ) &&  (  chip_3  != err_113  || hw_10  || chip_8 ) |-> sig_13 == auth_12 && core_18 == cfg_5 ;endproperty \n property name; @(posedge fast_clk_6) (  fsm_10 ) &&  (  chip_3  != err_113  || hw_10  || chip_8 ) &&  (  hw_15  || rx_7  || core_15  != core_9 ) |-> rst_2 == core_11 && err_18 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "if (  auth_6  || data_12  && rst_20  && cfg_20 ) begin \n    auth_3 = sig_1;\n    reg_36 <= core_13;\n    if ( rst_10  && tx_10  || cfg_115 ) begin\n        clk_19 = cfg_8;\n        chip_12 = sig_20;\n    end\n        if ( data_7  != tx_9  || auth_3 ) begin\n            clk_15 = hw_20;\n            fsm_6 <= data_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_1) (  auth_6  || data_12  && rst_20  && cfg_20 ) |-> auth_3 == sig_1 && reg_36 == core_13 ;endproperty \n property name; @(negedge clk_osc_1) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  rst_10  && tx_10  || cfg_115 ) |-> clk_19 == cfg_8 && chip_12 == sig_20 ;endproperty \n property name; @(negedge clk_osc_1) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  rst_10  && tx_10  || cfg_115 ) &&  (  data_7  != tx_9  || auth_3 ) |-> clk_15 == hw_20 && fsm_6 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_1"
    },
    {
        "Code": "if (  auth_18  != hw_11 ) begin \n    data_178 = chip_14;\n    hw_17 <= auth_20;\n    if ( data_19 ) begin\n        data_16 <= tx_15;\n        sig_20 = err_10;\n    end\n        if ( auth_2  != err_16  && data_1  && sig_12 ) begin\n            rx_6 = clk_14;\n            fsm_9 <= clk_19;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_19) (  auth_18  != hw_11 ) |-> data_178 == chip_14 && hw_17 == auth_20 ;endproperty \n property name; @(posedge cpu_clock_19) (  auth_18  != hw_11 ) &&  (  data_19 ) |-> data_16 == tx_15 && sig_20 == err_10 ;endproperty \n property name; @(posedge cpu_clock_19) (  auth_18  != hw_11 ) &&  (  data_19 ) &&  (  auth_2  != err_16  && data_1  && sig_12 ) |-> rx_6 == clk_14 && fsm_9 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_19"
    },
    {
        "Code": "if (  cfg_18  != clk_14 ) begin \n    err_7 <= rst_1;\n    sig_1 <= fsm_16;\n    fsm_100 <= data_8;\n    if ( tx_17  && core_20  != err_15  || chip_15 ) begin\n        rst_7 <= chip_9;\n        hw_11 = reg_16;\n        chip_13 <= err_18;\n    end\n        if ( data_13  && core_13 ) begin\n            fsm_1 <= fsm_4;\n            auth_20 = sig_6;\n            tx_2 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_2) (  cfg_18  != clk_14 ) |-> err_7 == rst_1 && sig_1 == fsm_16 && fsm_100 == data_8 ;endproperty \n property name; @(negedge ref_clk_2) (  cfg_18  != clk_14 ) &&  (  tx_17  && core_20  != err_15  || chip_15 ) |-> rst_7 == chip_9 && hw_11 == reg_16 && chip_13 == err_18 ;endproperty \n property name; @(negedge ref_clk_2) (  cfg_18  != clk_14 ) &&  (  tx_17  && core_20  != err_15  || chip_15 ) &&  (  data_13  && core_13 ) |-> fsm_1 == fsm_4 && auth_20 == sig_6 && tx_2 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_2"
    },
    {
        "Code": "if (  data_9  != err_16  || cfg_12 ) begin \n    fsm_16 = sig_18;\n    hw_6 = data_11;\n    reg_6 = core_19;\n    if ( reg_15  || chip_5  != rst_4  && core_6 ) begin\n        err_17 = data_11;\n        rx_12 <= cfg_4;\n        fsm_20 = err_4;\n    end\n        if ( fsm_17 ) begin\n            sig_6 <= fsm_42;\n            rx_18 <= core_17;\n            reg_2 = rst_5;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_10) (  data_9  != err_16  || cfg_12 ) |-> fsm_16 == sig_18 && hw_6 == data_11 && reg_6 == core_19 ;endproperty \n property name; @(posedge ref_clk_10) (  data_9  != err_16  || cfg_12 ) &&  (  reg_15  || chip_5  != rst_4  && core_6 ) |-> err_17 == data_11 && rx_12 == cfg_4 && fsm_20 == err_4 ;endproperty \n property name; @(posedge ref_clk_10) (  data_9  != err_16  || cfg_12 ) &&  (  reg_15  || chip_5  != rst_4  && core_6 ) &&  (  fsm_17 ) |-> sig_6 == fsm_42 && rx_18 == core_17 && reg_2 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_10"
    },
    {
        "Code": "if (  cfg_3  && fsm_12  || fsm_2 ) begin \n    data_20 = data_5;\n    core_9 <= tx_20;\n    reg_9 <= rst_5;\n    if ( core_1  != tx_12  && cfg_14 ) begin\n        fsm_26 <= data_4;\n        data_15 <= data_12;\n        reg_19 = clk_19;\n    end\n        if ( err_19  && rst_6  && hw_8 ) begin\n            fsm_20 <= core_19;\n            core_3 <= core_8;\n            rst_8 = err_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_20) (  cfg_3  && fsm_12  || fsm_2 ) |-> data_20 == data_5 && core_9 == tx_20 && reg_9 == rst_5 ;endproperty \n property name; @(posedge clk_signal_20) (  cfg_3  && fsm_12  || fsm_2 ) &&  (  core_1  != tx_12  && cfg_14 ) |-> fsm_26 == data_4 && data_15 == data_12 && reg_19 == clk_19 ;endproperty \n property name; @(posedge clk_signal_20) (  cfg_3  && fsm_12  || fsm_2 ) &&  (  core_1  != tx_12  && cfg_14 ) &&  (  err_19  && rst_6  && hw_8 ) |-> fsm_20 == core_19 && core_3 == core_8 && rst_8 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "if (  cfg_9  && hw_13 ) begin \n    tx_4 <= rst_8;\n    if ( tx_12  != reg_14  || clk_13  != sig_3 ) begin\n        sig_16 = rst_11;\n    end\n        if ( fsm_19  && core_6  != data_6  && sig_11 ) begin\n            cfg_13 <= rx_16;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_1) (  cfg_9  && hw_13 ) |-> tx_4 == rst_8 ;endproperty \n property name; @(posedge bus_clock_1) (  cfg_9  && hw_13 ) &&  (  tx_12  != reg_14  || clk_13  != sig_3 ) |-> sig_16 == rst_11 ;endproperty \n property name; @(posedge bus_clock_1) (  cfg_9  && hw_13 ) &&  (  tx_12  != reg_14  || clk_13  != sig_3 ) &&  (  fsm_19  && core_6  != data_6  && sig_11 ) |-> cfg_13 == rx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_1"
    },
    {
        "Code": "if (  data_14 ) begin \n    fsm_17 <= chip_9;\n    data_185 <= auth_11;\n    cfg_15 <= sig_18;\n    if ( clk_18 ) begin\n        chip_17 <= hw_15;\n        clk_6 <= cfg_18;\n        rx_130 <= chip_1;\n    end\n        if ( err_19  != core_1  || tx_5  != err_5 ) begin\n            rx_17 <= clk_19;\n            rx_3 = core_10;\n            hw_196 <= auth_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_5) (  data_14 ) |-> fsm_17 == chip_9 && data_185 == auth_11 && cfg_15 == sig_18 ;endproperty \n property name; @(negedge clock_source_5) (  data_14 ) &&  (  clk_18 ) |-> chip_17 == hw_15 && clk_6 == cfg_18 && rx_130 == chip_1 ;endproperty \n property name; @(negedge clock_source_5) (  data_14 ) &&  (  clk_18 ) &&  (  err_19  != core_1  || tx_5  != err_5 ) |-> rx_17 == clk_19 && rx_3 == core_10 && hw_196 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "if (  chip_18  && data_19 ) begin \n    clk_18 <= tx_5;\n    data_20 = core_11;\n    auth_16 <= tx_3;\n    if ( cfg_7  != reg_11  || err_18 ) begin\n        fsm_114 = tx_11;\n        clk_15 = tx_2;\n        reg_8 <= hw_8;\n    end\n        if ( rx_3  || auth_6  && reg_20 ) begin\n            core_9 <= rx_3;\n            fsm_7 <= cfg_15;\n            rst_116 = core_20;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_14) (  chip_18  && data_19 ) |-> clk_18 == tx_5 && data_20 == core_11 && auth_16 == tx_3 ;endproperty \n property name; @(negedge ref_clk_14) (  chip_18  && data_19 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> fsm_114 == tx_11 && clk_15 == tx_2 && reg_8 == hw_8 ;endproperty \n property name; @(negedge ref_clk_14) (  chip_18  && data_19 ) &&  (  cfg_7  != reg_11  || err_18 ) &&  (  rx_3  || auth_6  && reg_20 ) |-> core_9 == rx_3 && fsm_7 == cfg_15 && rst_116 == core_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_14"
    },
    {
        "Code": "if (  rst_6  && rst_11  != auth_20 ) begin \n    rx_2 <= core_15;\n    reg_17 <= clk_19;\n    if ( rx_1  || clk_10  && data_19 ) begin\n        rx_125 = reg_6;\n        chip_8 = chip_15;\n    end\n        if ( cfg_7  != reg_11  || err_18 ) begin\n            auth_14 = rx_16;\n            hw_6 <= hw_8;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_14) (  rst_6  && rst_11  != auth_20 ) |-> rx_2 == core_15 && reg_17 == clk_19 ;endproperty \n property name; @(posedge ref_clk_14) (  rst_6  && rst_11  != auth_20 ) &&  (  rx_1  || clk_10  && data_19 ) |-> rx_125 == reg_6 && chip_8 == chip_15 ;endproperty \n property name; @(posedge ref_clk_14) (  rst_6  && rst_11  != auth_20 ) &&  (  rx_1  || clk_10  && data_19 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> auth_14 == rx_16 && hw_6 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "if (  reg_9 ) begin \n    reg_15 = fsm_17;\n    if ( core_3  != data_8  && reg_15 ) begin\n        auth_16 = err_18;\n    end\n        if ( tx_9  || fsm_6  && hw_5  != reg_20 ) begin\n            auth_6 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_8) (  reg_9 ) |-> reg_15 == fsm_17 ;endproperty \n property name; @(posedge clk_gen_8) (  reg_9 ) &&  (  core_3  != data_8  && reg_15 ) |-> auth_16 == err_18 ;endproperty \n property name; @(posedge clk_gen_8) (  reg_9 ) &&  (  core_3  != data_8  && reg_15 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_20 ) |-> auth_6 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_8"
    },
    {
        "Code": "if (  rst_4  != clk_19  && hw_17 ) begin \n    cfg_116 <= chip_17;\n    hw_15 <= chip_11;\n    if ( core_3 ) begin\n        clk_13 <= core_7;\n        tx_115 = fsm_8;\n    end\n        if ( sig_11 ) begin\n            fsm_5 <= reg_20;\n            hw_9 = err_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_19) (  rst_4  != clk_19  && hw_17 ) |-> cfg_116 == chip_17 && hw_15 == chip_11 ;endproperty \n property name; @(posedge clk_enable_19) (  rst_4  != clk_19  && hw_17 ) &&  (  core_3 ) |-> clk_13 == core_7 && tx_115 == fsm_8 ;endproperty \n property name; @(posedge clk_enable_19) (  rst_4  != clk_19  && hw_17 ) &&  (  core_3 ) &&  (  sig_11 ) |-> fsm_5 == reg_20 && hw_9 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_19"
    },
    {
        "Code": "if (  core_1  || auth_2  || core_8  && auth_7 ) begin \n    fsm_115 <= fsm_15;\n    sig_149 <= err_8;\n    tx_17 <= reg_19;\n    if ( hw_120  != rx_4  && cfg_7  != core_3 ) begin\n        err_11 <= core_14;\n        clk_8 = tx_200;\n        chip_12 <= tx_16;\n    end\n        if ( chip_7  != err_11  || rst_18  != core_1 ) begin\n            cfg_6 <= rst_20;\n            clk_16 = cfg_4;\n            clk_19 <= clk_6;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_15) (  core_1  || auth_2  || core_8  && auth_7 ) |-> fsm_115 == fsm_15 && sig_149 == err_8 && tx_17 == reg_19 ;endproperty \n property name; @(posedge sys_clk_15) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) |-> err_11 == core_14 && clk_8 == tx_200 && chip_12 == tx_16 ;endproperty \n property name; @(posedge sys_clk_15) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) |-> cfg_6 == rst_20 && clk_16 == cfg_4 && clk_19 == clk_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_15"
    },
    {
        "Code": "if (  chip_16  && err_10  || fsm_11 ) begin \n    sig_13 = chip_10;\n    clk_4 = sig_12;\n    sig_3 <= sig_14;\n    if ( err_20  && err_1 ) begin\n        cfg_116 = auth_17;\n        rst_52 = fsm_160;\n        sig_17 = tx_14;\n    end\n        if ( auth_15 ) begin\n            fsm_18 <= core_12;\n            chip_18 <= tx_2;\n            rx_18 = rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_20) (  chip_16  && err_10  || fsm_11 ) |-> sig_13 == chip_10 && clk_4 == sig_12 && sig_3 == sig_14 ;endproperty \n property name; @(negedge fast_clk_20) (  chip_16  && err_10  || fsm_11 ) &&  (  err_20  && err_1 ) |-> cfg_116 == auth_17 && rst_52 == fsm_160 && sig_17 == tx_14 ;endproperty \n property name; @(negedge fast_clk_20) (  chip_16  && err_10  || fsm_11 ) &&  (  err_20  && err_1 ) &&  (  auth_15 ) |-> fsm_18 == core_12 && chip_18 == tx_2 && rx_18 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "if (  data_3 ) begin \n    cfg_11 = rst_12;\n    if ( hw_112  || fsm_8 ) begin\n        reg_6 <= rx_13;\n    end\n        if ( chip_12  && clk_5  != hw_16 ) begin\n            rst_18 = rst_34;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_8) (  data_3 ) |-> cfg_11 == rst_12 ;endproperty \n property name; @(posedge mem_clock_8) (  data_3 ) &&  (  hw_112  || fsm_8 ) |-> reg_6 == rx_13 ;endproperty \n property name; @(posedge mem_clock_8) (  data_3 ) &&  (  hw_112  || fsm_8 ) &&  (  chip_12  && clk_5  != hw_16 ) |-> rst_18 == rst_34 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_8"
    },
    {
        "Code": "if (  sig_105 ) begin \n    reg_14 <= data_18;\n    if ( hw_11  != core_11 ) begin\n        sig_12 <= fsm_14;\n    end\n        if ( hw_5  || reg_5  || auth_17 ) begin\n            core_147 <= core_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_19) (  sig_105 ) |-> reg_14 == data_18 ;endproperty \n property name; @(posedge clk_reset_19) (  sig_105 ) &&  (  hw_11  != core_11 ) |-> sig_12 == fsm_14 ;endproperty \n property name; @(posedge clk_reset_19) (  sig_105 ) &&  (  hw_11  != core_11 ) &&  (  hw_5  || reg_5  || auth_17 ) |-> core_147 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_19"
    },
    {
        "Code": "if (  hw_4  != core_1  || err_16 ) begin \n    core_112 = err_6;\n    if ( err_2  != data_17 ) begin\n        tx_12 <= err_11;\n    end\n        if ( hw_55  && sig_8  && clk_5  || data_20 ) begin\n            sig_11 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_18) (  hw_4  != core_1  || err_16 ) |-> core_112 == err_6 ;endproperty \n property name; @(negedge clk_in_18) (  hw_4  != core_1  || err_16 ) &&  (  err_2  != data_17 ) |-> tx_12 == err_11 ;endproperty \n property name; @(negedge clk_in_18) (  hw_4  != core_1  || err_16 ) &&  (  err_2  != data_17 ) &&  (  hw_55  && sig_8  && clk_5  || data_20 ) |-> sig_11 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_18"
    },
    {
        "Code": "if (  clk_16 ) begin \n    err_5 = cfg_1;\n    hw_8 = hw_14;\n    core_15 <= sig_16;\n    if ( hw_13 ) begin\n        rst_9 = sig_17;\n        hw_10 <= core_13;\n        tx_3 = hw_1;\n    end\n        if ( err_11 ) begin\n            hw_18 = rst_14;\n            clk_118 <= chip_3;\n            auth_17 <= tx_5;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_1) (  clk_16 ) |-> err_5 == cfg_1 && hw_8 == hw_14 && core_15 == sig_16 ;endproperty \n property name; @(negedge ref_clk_1) (  clk_16 ) &&  (  hw_13 ) |-> rst_9 == sig_17 && hw_10 == core_13 && tx_3 == hw_1 ;endproperty \n property name; @(negedge ref_clk_1) (  clk_16 ) &&  (  hw_13 ) &&  (  err_11 ) |-> hw_18 == rst_14 && clk_118 == chip_3 && auth_17 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "if (  core_8  || fsm_8  && rst_7 ) begin \n    rst_20 = data_18;\n    if ( chip_17  != tx_15 ) begin\n        data_3 = auth_4;\n    end\n        if ( rst_15  != chip_1 ) begin\n            chip_15 <= core_1;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_15) (  core_8  || fsm_8  && rst_7 ) |-> rst_20 == data_18 ;endproperty \n property name; @(negedge pll_clk_15) (  core_8  || fsm_8  && rst_7 ) &&  (  chip_17  != tx_15 ) |-> data_3 == auth_4 ;endproperty \n property name; @(negedge pll_clk_15) (  core_8  || fsm_8  && rst_7 ) &&  (  chip_17  != tx_15 ) &&  (  rst_15  != chip_1 ) |-> chip_15 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_15"
    },
    {
        "Code": "if (  tx_10  && rx_15  != core_14  || sig_5 ) begin \n    rst_18 = hw_10;\n    rx_7 = fsm_5;\n    if ( clk_11  != core_118 ) begin\n        data_1 <= chip_3;\n        data_14 <= reg_13;\n    end\n        if ( chip_18  != tx_4  && err_19  != tx_17 ) begin\n            rst_10 = sig_8;\n            chip_4 = fsm_19;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_8) (  tx_10  && rx_15  != core_14  || sig_5 ) |-> rst_18 == hw_10 && rx_7 == fsm_5 ;endproperty \n property name; @(posedge bus_clock_8) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  clk_11  != core_118 ) |-> data_1 == chip_3 && data_14 == reg_13 ;endproperty \n property name; @(posedge bus_clock_8) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  clk_11  != core_118 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) |-> rst_10 == sig_8 && chip_4 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_8"
    },
    {
        "Code": "if (  sig_20  && rst_18 ) begin \n    auth_120 = auth_8;\n    chip_8 = tx_14;\n    sig_17 <= clk_7;\n    if ( auth_4  != clk_14  && reg_3  || tx_3 ) begin\n        rx_16 <= data_1;\n        rst_11 <= sig_18;\n        reg_11 <= chip_3;\n    end\n        if ( hw_13  && chip_17 ) begin\n            err_3 <= data_12;\n            data_8 = cfg_1;\n            chip_10 = sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_4) (  sig_20  && rst_18 ) |-> auth_120 == auth_8 && chip_8 == tx_14 && sig_17 == clk_7 ;endproperty \n property name; @(posedge pll_clk_4) (  sig_20  && rst_18 ) &&  (  auth_4  != clk_14  && reg_3  || tx_3 ) |-> rx_16 == data_1 && rst_11 == sig_18 && reg_11 == chip_3 ;endproperty \n property name; @(posedge pll_clk_4) (  sig_20  && rst_18 ) &&  (  auth_4  != clk_14  && reg_3  || tx_3 ) &&  (  hw_13  && chip_17 ) |-> err_3 == data_12 && data_8 == cfg_1 && chip_10 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_4"
    },
    {
        "Code": "if (  err_11  && core_12  || rx_18  != data_20 ) begin \n    core_10 <= rst_3;\n    if ( cfg_7  != reg_11  || err_18 ) begin\n        tx_1 = hw_10;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_15 ) begin\n            core_4 = err_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_2) (  err_11  && core_12  || rx_18  != data_20 ) |-> core_10 == rst_3 ;endproperty \n property name; @(negedge clk_enable_2) (  err_11  && core_12  || rx_18  != data_20 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> tx_1 == hw_10 ;endproperty \n property name; @(negedge clk_enable_2) (  err_11  && core_12  || rx_18  != data_20 ) &&  (  cfg_7  != reg_11  || err_18 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) |-> core_4 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_2"
    },
    {
        "Code": "if (  tx_13  || cfg_17  && core_13  && tx_16 ) begin \n    core_20 <= auth_17;\n    if ( rst_99 ) begin\n        core_10 <= reg_19;\n    end\n        if ( hw_12  && hw_7  && sig_4 ) begin\n            fsm_116 <= hw_7;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_4) (  tx_13  || cfg_17  && core_13  && tx_16 ) |-> core_20 == auth_17 ;endproperty \n property name; @(negedge clock_ctrl_4) (  tx_13  || cfg_17  && core_13  && tx_16 ) &&  (  rst_99 ) |-> core_10 == reg_19 ;endproperty \n property name; @(negedge clock_ctrl_4) (  tx_13  || cfg_17  && core_13  && tx_16 ) &&  (  rst_99 ) &&  (  hw_12  && hw_7  && sig_4 ) |-> fsm_116 == hw_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_4"
    },
    {
        "Code": "if (  core_18  != auth_9 ) begin \n    data_13 = rx_3;\n    chip_3 = data_16;\n    if ( reg_57 ) begin\n        auth_2 = data_4;\n        auth_20 = chip_20;\n    end\n        if ( data_3  && reg_7  != hw_5 ) begin\n            rst_11 = hw_20;\n            core_20 = sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_3) (  core_18  != auth_9 ) |-> data_13 == rx_3 && chip_3 == data_16 ;endproperty \n property name; @(negedge clk_gen_3) (  core_18  != auth_9 ) &&  (  reg_57 ) |-> auth_2 == data_4 && auth_20 == chip_20 ;endproperty \n property name; @(negedge clk_gen_3) (  core_18  != auth_9 ) &&  (  reg_57 ) &&  (  data_3  && reg_7  != hw_5 ) |-> rst_11 == hw_20 && core_20 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "if (  clk_2 ) begin \n    rx_125 = sig_14;\n    hw_6 <= rst_20;\n    if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n        reg_118 = chip_17;\n        data_16 = reg_4;\n    end\n        if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n            reg_18 <= rx_7;\n            tx_1 = fsm_19;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_12) (  clk_2 ) |-> rx_125 == sig_14 && hw_6 == rst_20 ;endproperty \n property name; @(negedge sys_clk_12) (  clk_2 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> reg_118 == chip_17 && data_16 == reg_4 ;endproperty \n property name; @(negedge sys_clk_12) (  clk_2 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> reg_18 == rx_7 && tx_1 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_12"
    },
    {
        "Code": "if (  clk_20  || tx_15  && core_20  || tx_2 ) begin \n    rx_8 = fsm_16;\n    if ( core_12  || core_11  || err_20  != tx_16 ) begin\n        auth_10 = sig_12;\n    end\n        if ( rst_80  || clk_3 ) begin\n            fsm_18 = sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_20) (  clk_20  || tx_15  && core_20  || tx_2 ) |-> rx_8 == fsm_16 ;endproperty \n property name; @(posedge async_clk_20) (  clk_20  || tx_15  && core_20  || tx_2 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) |-> auth_10 == sig_12 ;endproperty \n property name; @(posedge async_clk_20) (  clk_20  || tx_15  && core_20  || tx_2 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) &&  (  rst_80  || clk_3 ) |-> fsm_18 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_20"
    },
    {
        "Code": "if (  reg_20  != err_17 ) begin \n    data_203 <= auth_19;\n    if ( clk_3  != rx_3 ) begin\n        fsm_42 <= data_3;\n    end\n        if ( cfg_12  || sig_6  || rst_6 ) begin\n            core_5 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_13) (  reg_20  != err_17 ) |-> data_203 == auth_19 ;endproperty \n property name; @(negedge ref_clk_13) (  reg_20  != err_17 ) &&  (  clk_3  != rx_3 ) |-> fsm_42 == data_3 ;endproperty \n property name; @(negedge ref_clk_13) (  reg_20  != err_17 ) &&  (  clk_3  != rx_3 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> core_5 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_13"
    },
    {
        "Code": "if (  reg_2  && auth_19  && sig_19 ) begin \n    reg_118 = rx_9;\n    reg_10 = auth_8;\n    if ( data_5  != rx_9 ) begin\n        rx_13 = core_13;\n        data_19 = cfg_13;\n    end\n        if ( rst_119  && chip_11 ) begin\n            fsm_13 = auth_17;\n            clk_27 <= err_4;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_2) (  reg_2  && auth_19  && sig_19 ) |-> reg_118 == rx_9 && reg_10 == auth_8 ;endproperty \n property name; @(negedge sys_clk_2) (  reg_2  && auth_19  && sig_19 ) &&  (  data_5  != rx_9 ) |-> rx_13 == core_13 && data_19 == cfg_13 ;endproperty \n property name; @(negedge sys_clk_2) (  reg_2  && auth_19  && sig_19 ) &&  (  data_5  != rx_9 ) &&  (  rst_119  && chip_11 ) |-> fsm_13 == auth_17 && clk_27 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "if (  cfg_16  != fsm_11 ) begin \n    clk_20 <= reg_5;\n    if ( rst_8  || err_12  || data_6  || core_12 ) begin\n        cfg_208 <= reg_20;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            clk_14 = data_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_3) (  cfg_16  != fsm_11 ) |-> clk_20 == reg_5 ;endproperty \n property name; @(posedge clk_osc_3) (  cfg_16  != fsm_11 ) &&  (  rst_8  || err_12  || data_6  || core_12 ) |-> cfg_208 == reg_20 ;endproperty \n property name; @(posedge clk_osc_3) (  cfg_16  != fsm_11 ) &&  (  rst_8  || err_12  || data_6  || core_12 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> clk_14 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "if (  rx_18  || clk_20 ) begin \n    reg_9 = fsm_19;\n    chip_15 <= auth_3;\n    core_15 = cfg_15;\n    if ( data_10  || sig_10  != reg_119  || fsm_119 ) begin\n        hw_4 <= auth_15;\n        err_7 = reg_6;\n        fsm_42 <= rx_10;\n    end\n        if ( data_100  || tx_11  || tx_1 ) begin\n            tx_12 = rst_34;\n            cfg_4 <= fsm_4;\n            rx_3 <= tx_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_7) (  rx_18  || clk_20 ) |-> reg_9 == fsm_19 && chip_15 == auth_3 && core_15 == cfg_15 ;endproperty \n property name; @(posedge clk_in_7) (  rx_18  || clk_20 ) &&  (  data_10  || sig_10  != reg_119  || fsm_119 ) |-> hw_4 == auth_15 && err_7 == reg_6 && fsm_42 == rx_10 ;endproperty \n property name; @(posedge clk_in_7) (  rx_18  || clk_20 ) &&  (  data_10  || sig_10  != reg_119  || fsm_119 ) &&  (  data_100  || tx_11  || tx_1 ) |-> tx_12 == rst_34 && cfg_4 == fsm_4 && rx_3 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_7"
    },
    {
        "Code": "if (  core_43 ) begin \n    clk_120 = hw_12;\n    cfg_15 <= tx_17;\n    if ( err_60 ) begin\n        cfg_19 = err_1;\n        hw_5 = tx_6;\n    end\n        if ( err_20  || sig_11 ) begin\n            sig_15 = core_16;\n            fsm_9 <= fsm_12;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_12) (  core_43 ) |-> clk_120 == hw_12 && cfg_15 == tx_17 ;endproperty \n property name; @(posedge core_clock_12) (  core_43 ) &&  (  err_60 ) |-> cfg_19 == err_1 && hw_5 == tx_6 ;endproperty \n property name; @(posedge core_clock_12) (  core_43 ) &&  (  err_60 ) &&  (  err_20  || sig_11 ) |-> sig_15 == core_16 && fsm_9 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_12"
    },
    {
        "Code": "if (  fsm_16  || err_16  != data_18 ) begin \n    cfg_116 = rst_12;\n    chip_8 = tx_38;\n    err_17 = core_2;\n    if ( rst_9 ) begin\n        sig_19 <= rst_4;\n        tx_19 = auth_17;\n        auth_204 <= reg_19;\n    end\n        if ( tx_13  != fsm_13  || core_4 ) begin\n            clk_120 = reg_2;\n            err_12 <= reg_16;\n            tx_5 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_9) (  fsm_16  || err_16  != data_18 ) |-> cfg_116 == rst_12 && chip_8 == tx_38 && err_17 == core_2 ;endproperty \n property name; @(posedge clk_reset_9) (  fsm_16  || err_16  != data_18 ) &&  (  rst_9 ) |-> sig_19 == rst_4 && tx_19 == auth_17 && auth_204 == reg_19 ;endproperty \n property name; @(posedge clk_reset_9) (  fsm_16  || err_16  != data_18 ) &&  (  rst_9 ) &&  (  tx_13  != fsm_13  || core_4 ) |-> clk_120 == reg_2 && err_12 == reg_16 && tx_5 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_9"
    },
    {
        "Code": "if (  hw_12  && rx_12  && data_4 ) begin \n    tx_2 = cfg_5;\n    data_116 = rx_19;\n    if ( err_20  && sig_12  && data_4  != rst_12 ) begin\n        hw_20 = chip_99;\n        err_6 <= rx_13;\n    end\n        if ( tx_14  || reg_16  || rst_16  || core_11 ) begin\n            fsm_1 = tx_2;\n            data_155 = data_4;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_17) (  hw_12  && rx_12  && data_4 ) |-> tx_2 == cfg_5 && data_116 == rx_19 ;endproperty \n property name; @(negedge bus_clock_17) (  hw_12  && rx_12  && data_4 ) &&  (  err_20  && sig_12  && data_4  != rst_12 ) |-> hw_20 == chip_99 && err_6 == rx_13 ;endproperty \n property name; @(negedge bus_clock_17) (  hw_12  && rx_12  && data_4 ) &&  (  err_20  && sig_12  && data_4  != rst_12 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) |-> fsm_1 == tx_2 && data_155 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "if (  fsm_20 ) begin \n    hw_3 = core_4;\n    if ( hw_9  && hw_18  || auth_15 ) begin\n        reg_8 = clk_16;\n    end\n        if ( auth_20  || core_20  != fsm_13  && reg_11 ) begin\n            err_19 = err_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_20) (  fsm_20 ) |-> hw_3 == core_4 ;endproperty \n property name; @(posedge clk_osc_20) (  fsm_20 ) &&  (  hw_9  && hw_18  || auth_15 ) |-> reg_8 == clk_16 ;endproperty \n property name; @(posedge clk_osc_20) (  fsm_20 ) &&  (  hw_9  && hw_18  || auth_15 ) &&  (  auth_20  || core_20  != fsm_13  && reg_11 ) |-> err_19 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_20"
    },
    {
        "Code": "if (  fsm_8  || fsm_3 ) begin \n    cfg_15 <= data_18;\n    err_5 <= core_15;\n    fsm_5 <= reg_11;\n    if ( tx_12  && reg_9 ) begin\n        tx_117 = cfg_6;\n        reg_12 = data_3;\n        rst_20 = reg_4;\n    end\n        if ( reg_12 ) begin\n            chip_9 <= hw_1;\n            reg_10 <= tx_12;\n            tx_14 = rx_13;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_8) (  fsm_8  || fsm_3 ) |-> cfg_15 == data_18 && err_5 == core_15 && fsm_5 == reg_11 ;endproperty \n property name; @(negedge main_clk_8) (  fsm_8  || fsm_3 ) &&  (  tx_12  && reg_9 ) |-> tx_117 == cfg_6 && reg_12 == data_3 && rst_20 == reg_4 ;endproperty \n property name; @(negedge main_clk_8) (  fsm_8  || fsm_3 ) &&  (  tx_12  && reg_9 ) &&  (  reg_12 ) |-> chip_9 == hw_1 && reg_10 == tx_12 && tx_14 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_8"
    },
    {
        "Code": "if (  fsm_2 ) begin \n    tx_8 = err_4;\n    cfg_52 <= fsm_8;\n    rx_1 = clk_12;\n    if ( fsm_10  != chip_16  || fsm_20 ) begin\n        reg_17 = cfg_19;\n        core_20 <= data_9;\n        clk_122 <= sig_11;\n    end\n        if ( fsm_118  && core_6  != data_20  && sig_11 ) begin\n            core_14 = tx_12;\n            chip_10 <= clk_4;\n            err_6 = rx_5;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) (  fsm_2 ) |-> tx_8 == err_4 && cfg_52 == fsm_8 && rx_1 == clk_12 ;endproperty \n property name; @(negedge pll_clk_1) (  fsm_2 ) &&  (  fsm_10  != chip_16  || fsm_20 ) |-> reg_17 == cfg_19 && core_20 == data_9 && clk_122 == sig_11 ;endproperty \n property name; @(negedge pll_clk_1) (  fsm_2 ) &&  (  fsm_10  != chip_16  || fsm_20 ) &&  (  fsm_118  && core_6  != data_20  && sig_11 ) |-> core_14 == tx_12 && chip_10 == clk_4 && err_6 == rx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if (  auth_2  != chip_3  && err_9  && fsm_2 ) begin \n    sig_12 = chip_1;\n    if ( hw_112  || fsm_8 ) begin\n        rst_1 <= data_18;\n    end\n        if ( data_13  && core_13 ) begin\n            sig_6 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_2) (  auth_2  != chip_3  && err_9  && fsm_2 ) |-> sig_12 == chip_1 ;endproperty \n property name; @(negedge fast_clk_2) (  auth_2  != chip_3  && err_9  && fsm_2 ) &&  (  hw_112  || fsm_8 ) |-> rst_1 == data_18 ;endproperty \n property name; @(negedge fast_clk_2) (  auth_2  != chip_3  && err_9  && fsm_2 ) &&  (  hw_112  || fsm_8 ) &&  (  data_13  && core_13 ) |-> sig_6 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_2"
    },
    {
        "Code": "if (  fsm_8  != data_7 ) begin \n    clk_13 = cfg_12;\n    if ( err_18  != auth_6 ) begin\n        clk_62 <= cfg_1;\n    end\n        if ( err_8  && fsm_10  && core_18 ) begin\n            tx_15 <= auth_5;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_9) (  fsm_8  != data_7 ) |-> clk_13 == cfg_12 ;endproperty \n property name; @(posedge main_clk_9) (  fsm_8  != data_7 ) &&  (  err_18  != auth_6 ) |-> clk_62 == cfg_1 ;endproperty \n property name; @(posedge main_clk_9) (  fsm_8  != data_7 ) &&  (  err_18  != auth_6 ) &&  (  err_8  && fsm_10  && core_18 ) |-> tx_15 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "if (  chip_5  != err_14  || sig_18  && auth_6 ) begin \n    rst_6 <= rx_14;\n    core_5 = reg_3;\n    chip_11 <= auth_2;\n    if ( core_63  || tx_66  || auth_7 ) begin\n        data_203 <= data_8;\n        data_120 <= fsm_16;\n        sig_10 = reg_19;\n    end\n        if ( tx_2  || chip_20  && clk_18  || auth_8 ) begin\n            tx_3 = tx_4;\n            sig_3 = chip_1;\n            data_16 = fsm_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_19) (  chip_5  != err_14  || sig_18  && auth_6 ) |-> rst_6 == rx_14 && core_5 == reg_3 && chip_11 == auth_2 ;endproperty \n property name; @(posedge clock_source_19) (  chip_5  != err_14  || sig_18  && auth_6 ) &&  (  core_63  || tx_66  || auth_7 ) |-> data_203 == data_8 && data_120 == fsm_16 && sig_10 == reg_19 ;endproperty \n property name; @(posedge clock_source_19) (  chip_5  != err_14  || sig_18  && auth_6 ) &&  (  core_63  || tx_66  || auth_7 ) &&  (  tx_2  || chip_20  && clk_18  || auth_8 ) |-> tx_3 == tx_4 && sig_3 == chip_1 && data_16 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "if (  hw_16  != sig_19  && fsm_6  != rst_18 ) begin \n    err_2 = rst_6;\n    if ( rst_10  || clk_5  && fsm_4  || rx_20 ) begin\n        clk_13 <= clk_19;\n    end\n        if ( cfg_1  != data_9  || rst_9 ) begin\n            hw_14 <= data_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_6) (  hw_16  != sig_19  && fsm_6  != rst_18 ) |-> err_2 == rst_6 ;endproperty \n property name; @(posedge clk_gen_6) (  hw_16  != sig_19  && fsm_6  != rst_18 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) |-> clk_13 == clk_19 ;endproperty \n property name; @(posedge clk_gen_6) (  hw_16  != sig_19  && fsm_6  != rst_18 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) &&  (  cfg_1  != data_9  || rst_9 ) |-> hw_14 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_6"
    },
    {
        "Code": "if (  !rx_8 ) begin \n    chip_5 <= cfg_11;\n    core_7 = err_2;\n    data_203 = rst_10;\n    if ( err_12  && err_1 ) begin\n        core_6 <= chip_15;\n        rx_17 = rx_9;\n        data_5 <= err_4;\n    end\n        if ( tx_16  || auth_5 ) begin\n            hw_18 = hw_1;\n            rx_18 <= sig_2;\n            tx_11 = chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_17) (  !rx_8 ) |-> chip_5 == cfg_11 && core_7 == err_2 && data_203 == rst_10 ;endproperty \n property name; @(negedge clk_reset_17) (  !rx_8 ) &&  (  err_12  && err_1 ) |-> core_6 == chip_15 && rx_17 == rx_9 && data_5 == err_4 ;endproperty \n property name; @(negedge clk_reset_17) (  !rx_8 ) &&  (  err_12  && err_1 ) &&  (  tx_16  || auth_5 ) |-> hw_18 == hw_1 && rx_18 == sig_2 && tx_11 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_17"
    },
    {
        "Code": "if (  err_5  != core_7  || sig_22 ) begin \n    clk_43 <= core_13;\n    data_3 <= clk_3;\n    hw_19 = err_5;\n    if ( hw_7  || cfg_8  || cfg_16  && tx_12 ) begin\n        rx_20 = cfg_20;\n        reg_118 <= chip_7;\n        reg_58 = chip_6;\n    end\n        if ( err_13  || tx_111  || cfg_9  && err_8 ) begin\n            err_16 = err_20;\n            rx_13 <= auth_4;\n            tx_117 <= rst_20;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_11) (  err_5  != core_7  || sig_22 ) |-> clk_43 == core_13 && data_3 == clk_3 && hw_19 == err_5 ;endproperty \n property name; @(negedge ref_clk_11) (  err_5  != core_7  || sig_22 ) &&  (  hw_7  || cfg_8  || cfg_16  && tx_12 ) |-> rx_20 == cfg_20 && reg_118 == chip_7 && reg_58 == chip_6 ;endproperty \n property name; @(negedge ref_clk_11) (  err_5  != core_7  || sig_22 ) &&  (  hw_7  || cfg_8  || cfg_16  && tx_12 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) |-> err_16 == err_20 && rx_13 == auth_4 && tx_117 == rst_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_11"
    },
    {
        "Code": "if (  err_17  != cfg_6 ) begin \n    rx_19 = rst_11;\n    sig_17 = auth_13;\n    if ( rx_18 ) begin\n        clk_15 = tx_16;\n        cfg_76 = hw_18;\n    end\n        if ( tx_17  && core_20  != err_15  || chip_15 ) begin\n            fsm_9 <= rst_15;\n            cfg_15 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_5) (  err_17  != cfg_6 ) |-> rx_19 == rst_11 && sig_17 == auth_13 ;endproperty \n property name; @(negedge main_clk_5) (  err_17  != cfg_6 ) &&  (  rx_18 ) |-> clk_15 == tx_16 && cfg_76 == hw_18 ;endproperty \n property name; @(negedge main_clk_5) (  err_17  != cfg_6 ) &&  (  rx_18 ) &&  (  tx_17  && core_20  != err_15  || chip_15 ) |-> fsm_9 == rst_15 && cfg_15 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_5"
    },
    {
        "Code": "if (  hw_8  || rst_12  != rst_2  || data_11 ) begin \n    fsm_8 = hw_1;\n    cfg_14 <= chip_3;\n    hw_16 <= reg_8;\n    if ( auth_2  || cfg_2  && core_20 ) begin\n        auth_3 <= data_11;\n        clk_5 = tx_17;\n        cfg_4 = reg_12;\n    end\n        if ( cfg_20  != hw_14  || hw_10  && fsm_7 ) begin\n            tx_13 <= rst_149;\n            tx_5 <= chip_7;\n            cfg_18 <= reg_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_7) (  hw_8  || rst_12  != rst_2  || data_11 ) |-> fsm_8 == hw_1 && cfg_14 == chip_3 && hw_16 == reg_8 ;endproperty \n property name; @(negedge clk_osc_7) (  hw_8  || rst_12  != rst_2  || data_11 ) &&  (  auth_2  || cfg_2  && core_20 ) |-> auth_3 == data_11 && clk_5 == tx_17 && cfg_4 == reg_12 ;endproperty \n property name; @(negedge clk_osc_7) (  hw_8  || rst_12  != rst_2  || data_11 ) &&  (  auth_2  || cfg_2  && core_20 ) &&  (  cfg_20  != hw_14  || hw_10  && fsm_7 ) |-> tx_13 == rst_149 && tx_5 == chip_7 && cfg_18 == reg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "if (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) begin \n    reg_8 <= rst_9;\n    fsm_9 <= chip_1;\n    auth_5 = hw_10;\n    if ( data_4  != clk_20  || rst_16  != core_18 ) begin\n        tx_11 = data_3;\n        rx_18 = cfg_5;\n        tx_1 = core_1;\n    end\n        if ( cfg_202 ) begin\n            clk_27 = tx_5;\n            chip_15 = tx_13;\n            tx_114 = core_9;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_2) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) |-> reg_8 == rst_9 && fsm_9 == chip_1 && auth_5 == hw_10 ;endproperty \n property name; @(posedge mem_clock_2) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  data_4  != clk_20  || rst_16  != core_18 ) |-> tx_11 == data_3 && rx_18 == cfg_5 && tx_1 == core_1 ;endproperty \n property name; @(posedge mem_clock_2) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  data_4  != clk_20  || rst_16  != core_18 ) &&  (  cfg_202 ) |-> clk_27 == tx_5 && chip_15 == tx_13 && tx_114 == core_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "if (  auth_17  != core_11  || data_2  && auth_7 ) begin \n    sig_16 <= cfg_10;\n    if ( reg_7  != clk_4  || hw_16 ) begin\n        fsm_14 <= reg_7;\n    end\n        if ( auth_12  && cfg_16  && reg_6  != hw_10 ) begin\n            data_116 = err_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_2) (  auth_17  != core_11  || data_2  && auth_7 ) |-> sig_16 == cfg_10 ;endproperty \n property name; @(negedge clk_signal_2) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  reg_7  != clk_4  || hw_16 ) |-> fsm_14 == reg_7 ;endproperty \n property name; @(negedge clk_signal_2) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  reg_7  != clk_4  || hw_16 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) |-> data_116 == err_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "if (  tx_18  && hw_15  && hw_16 ) begin \n    clk_5 = fsm_2;\n    if ( cfg_7  != reg_11  || err_18 ) begin\n        core_11 <= auth_6;\n    end\n        if ( reg_8  || core_18 ) begin\n            err_6 <= chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_20) (  tx_18  && hw_15  && hw_16 ) |-> clk_5 == fsm_2 ;endproperty \n property name; @(posedge clk_osc_20) (  tx_18  && hw_15  && hw_16 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> core_11 == auth_6 ;endproperty \n property name; @(posedge clk_osc_20) (  tx_18  && hw_15  && hw_16 ) &&  (  cfg_7  != reg_11  || err_18 ) &&  (  reg_8  || core_18 ) |-> err_6 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_20"
    },
    {
        "Code": "if (  auth_153  && reg_4  || err_9 ) begin \n    tx_9 = rst_11;\n    if ( data_16  || err_20  != rx_4 ) begin\n        reg_14 = chip_18;\n    end\n        if ( fsm_5 ) begin\n            rst_14 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_1) (  auth_153  && reg_4  || err_9 ) |-> tx_9 == rst_11 ;endproperty \n property name; @(negedge cpu_clock_1) (  auth_153  && reg_4  || err_9 ) &&  (  data_16  || err_20  != rx_4 ) |-> reg_14 == chip_18 ;endproperty \n property name; @(negedge cpu_clock_1) (  auth_153  && reg_4  || err_9 ) &&  (  data_16  || err_20  != rx_4 ) &&  (  fsm_5 ) |-> rst_14 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "if (  auth_18  && auth_2 ) begin \n    tx_46 <= sig_11;\n    err_5 = data_3;\n    if ( err_8  && fsm_134  && core_138 ) begin\n        data_2 = auth_9;\n        fsm_115 <= rx_18;\n    end\n        if ( reg_15 ) begin\n            sig_16 = sig_1;\n            reg_17 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_4) (  auth_18  && auth_2 ) |-> tx_46 == sig_11 && err_5 == data_3 ;endproperty \n property name; @(posedge clk_out_4) (  auth_18  && auth_2 ) &&  (  err_8  && fsm_134  && core_138 ) |-> data_2 == auth_9 && fsm_115 == rx_18 ;endproperty \n property name; @(posedge clk_out_4) (  auth_18  && auth_2 ) &&  (  err_8  && fsm_134  && core_138 ) &&  (  reg_15 ) |-> sig_16 == sig_1 && reg_17 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "if (  hw_66  || fsm_7 ) begin \n    reg_17 <= err_9;\n    if ( fsm_8 ) begin\n        fsm_17 <= cfg_7;\n    end\n        if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n            reg_18 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_19) (  hw_66  || fsm_7 ) |-> reg_17 == err_9 ;endproperty \n property name; @(negedge sys_clk_19) (  hw_66  || fsm_7 ) &&  (  fsm_8 ) |-> fsm_17 == cfg_7 ;endproperty \n property name; @(negedge sys_clk_19) (  hw_66  || fsm_7 ) &&  (  fsm_8 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> reg_18 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "if (  rst_13  && core_4  && sig_17  != hw_5 ) begin \n    core_118 = data_10;\n    tx_10 = err_13;\n    if ( core_12  || rx_7  != chip_16  && rx_19 ) begin\n        cfg_14 <= reg_1;\n        chip_10 = fsm_2;\n    end\n        if ( rst_19  && data_3  || data_12 ) begin\n            err_50 = clk_165;\n            reg_115 <= rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_7) (  rst_13  && core_4  && sig_17  != hw_5 ) |-> core_118 == data_10 && tx_10 == err_13 ;endproperty \n property name; @(negedge bus_clock_7) (  rst_13  && core_4  && sig_17  != hw_5 ) &&  (  core_12  || rx_7  != chip_16  && rx_19 ) |-> cfg_14 == reg_1 && chip_10 == fsm_2 ;endproperty \n property name; @(negedge bus_clock_7) (  rst_13  && core_4  && sig_17  != hw_5 ) &&  (  core_12  || rx_7  != chip_16  && rx_19 ) &&  (  rst_19  && data_3  || data_12 ) |-> err_50 == clk_165 && reg_115 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "if (  reg_1  != tx_7 ) begin \n    cfg_6 <= hw_18;\n    if ( core_17  && hw_5  && tx_18  != sig_3 ) begin\n        tx_11 <= fsm_2;\n    end\n        if ( core_2 ) begin\n            chip_18 = rx_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_14) (  reg_1  != tx_7 ) |-> cfg_6 == hw_18 ;endproperty \n property name; @(posedge clk_reset_14) (  reg_1  != tx_7 ) &&  (  core_17  && hw_5  && tx_18  != sig_3 ) |-> tx_11 == fsm_2 ;endproperty \n property name; @(posedge clk_reset_14) (  reg_1  != tx_7 ) &&  (  core_17  && hw_5  && tx_18  != sig_3 ) &&  (  core_2 ) |-> chip_18 == rx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "if (  sig_8  && hw_20  != chip_19  && rx_1 ) begin \n    tx_8 <= tx_19;\n    cfg_5 = auth_5;\n    hw_1 = err_13;\n    if ( data_5  && tx_3  && tx_13 ) begin\n        fsm_115 <= reg_4;\n        sig_7 <= chip_15;\n        rst_16 <= rx_9;\n    end\n        if ( cfg_12  && rx_10  || hw_12  || fsm_14 ) begin\n            rx_12 <= core_9;\n            clk_7 = clk_9;\n            rst_10 <= sig_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_15) (  sig_8  && hw_20  != chip_19  && rx_1 ) |-> tx_8 == tx_19 && cfg_5 == auth_5 && hw_1 == err_13 ;endproperty \n property name; @(negedge clock_ctrl_15) (  sig_8  && hw_20  != chip_19  && rx_1 ) &&  (  data_5  && tx_3  && tx_13 ) |-> fsm_115 == reg_4 && sig_7 == chip_15 && rst_16 == rx_9 ;endproperty \n property name; @(negedge clock_ctrl_15) (  sig_8  && hw_20  != chip_19  && rx_1 ) &&  (  data_5  && tx_3  && tx_13 ) &&  (  cfg_12  && rx_10  || hw_12  || fsm_14 ) |-> rx_12 == core_9 && clk_7 == clk_9 && rst_10 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_15"
    },
    {
        "Code": "if (  chip_1  != clk_6  && clk_7 ) begin \n    reg_116 <= chip_9;\n    cfg_16 <= rx_16;\n    if ( data_4  || rst_15  != core_15 ) begin\n        core_4 <= data_3;\n        err_1 = clk_19;\n    end\n        if ( auth_12  && cfg_3  && reg_6  != hw_10 ) begin\n            core_17 <= sig_5;\n            reg_5 <= fsm_19;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_19) (  chip_1  != clk_6  && clk_7 ) |-> reg_116 == chip_9 && cfg_16 == rx_16 ;endproperty \n property name; @(posedge mem_clock_19) (  chip_1  != clk_6  && clk_7 ) &&  (  data_4  || rst_15  != core_15 ) |-> core_4 == data_3 && err_1 == clk_19 ;endproperty \n property name; @(posedge mem_clock_19) (  chip_1  != clk_6  && clk_7 ) &&  (  data_4  || rst_15  != core_15 ) &&  (  auth_12  && cfg_3  && reg_6  != hw_10 ) |-> core_17 == sig_5 && reg_5 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_19"
    },
    {
        "Code": "if (  data_13  && hw_1 ) begin \n    data_6 = core_19;\n    tx_14 = cfg_16;\n    if ( reg_20 ) begin\n        reg_1 = rx_20;\n        fsm_12 = clk_12;\n    end\n        if ( rx_7  && hw_6  && auth_17  && sig_6 ) begin\n            rst_138 <= hw_7;\n            chip_14 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_8) (  data_13  && hw_1 ) |-> data_6 == core_19 && tx_14 == cfg_16 ;endproperty \n property name; @(negedge clk_signal_8) (  data_13  && hw_1 ) &&  (  reg_20 ) |-> reg_1 == rx_20 && fsm_12 == clk_12 ;endproperty \n property name; @(negedge clk_signal_8) (  data_13  && hw_1 ) &&  (  reg_20 ) &&  (  rx_7  && hw_6  && auth_17  && sig_6 ) |-> rst_138 == hw_7 && chip_14 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "if (  cfg_1  || reg_5  || core_16 ) begin \n    rst_52 = clk_20;\n    clk_62 <= fsm_8;\n    if ( data_1  || rst_13  != chip_19  || cfg_15 ) begin\n        rx_130 <= err_13;\n        reg_36 <= rx_13;\n    end\n        if ( data_13  && core_13 ) begin\n            cfg_6 = err_18;\n            rst_18 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_11) (  cfg_1  || reg_5  || core_16 ) |-> rst_52 == clk_20 && clk_62 == fsm_8 ;endproperty \n property name; @(posedge clock_div_11) (  cfg_1  || reg_5  || core_16 ) &&  (  data_1  || rst_13  != chip_19  || cfg_15 ) |-> rx_130 == err_13 && reg_36 == rx_13 ;endproperty \n property name; @(posedge clock_div_11) (  cfg_1  || reg_5  || core_16 ) &&  (  data_1  || rst_13  != chip_19  || cfg_15 ) &&  (  data_13  && core_13 ) |-> cfg_6 == err_18 && rst_18 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_11"
    },
    {
        "Code": "if (  rst_68  && clk_63 ) begin \n    clk_4 <= data_3;\n    core_16 <= auth_6;\n    if ( clk_18 ) begin\n        rst_2 = tx_20;\n        chip_110 <= err_6;\n    end\n        if ( chip_3  != sig_19  || auth_4  != fsm_1 ) begin\n            fsm_7 = tx_14;\n            fsm_116 = rx_20;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_10) (  rst_68  && clk_63 ) |-> clk_4 == data_3 && core_16 == auth_6 ;endproperty \n property name; @(negedge clock_div_10) (  rst_68  && clk_63 ) &&  (  clk_18 ) |-> rst_2 == tx_20 && chip_110 == err_6 ;endproperty \n property name; @(negedge clock_div_10) (  rst_68  && clk_63 ) &&  (  clk_18 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) |-> fsm_7 == tx_14 && fsm_116 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_10"
    },
    {
        "Code": "if (  fsm_13  || cfg_7  || err_6 ) begin \n    rx_4 <= sig_9;\n    if ( rst_12  && err_13  != chip_7  && hw_7 ) begin\n        fsm_10 <= rx_3;\n    end\n        if ( reg_19 ) begin\n            err_1 <= chip_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_5) (  fsm_13  || cfg_7  || err_6 ) |-> rx_4 == sig_9 ;endproperty \n property name; @(posedge clk_signal_5) (  fsm_13  || cfg_7  || err_6 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) |-> fsm_10 == rx_3 ;endproperty \n property name; @(posedge clk_signal_5) (  fsm_13  || cfg_7  || err_6 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) &&  (  reg_19 ) |-> err_1 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "if (  cfg_14  != err_14 ) begin \n    rst_7 <= reg_9;\n    sig_6 <= tx_7;\n    hw_13 = clk_19;\n    if ( rst_150  || rx_153  != fsm_150 ) begin\n        core_118 = rx_1;\n        rx_16 = sig_18;\n        reg_7 = sig_19;\n    end\n        if ( fsm_3  || rst_9  != core_10 ) begin\n            data_185 = fsm_4;\n            chip_4 <= cfg_13;\n            core_12 <= chip_119;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_19) (  cfg_14  != err_14 ) |-> rst_7 == reg_9 && sig_6 == tx_7 && hw_13 == clk_19 ;endproperty \n property name; @(posedge bus_clock_19) (  cfg_14  != err_14 ) &&  (  rst_150  || rx_153  != fsm_150 ) |-> core_118 == rx_1 && rx_16 == sig_18 && reg_7 == sig_19 ;endproperty \n property name; @(posedge bus_clock_19) (  cfg_14  != err_14 ) &&  (  rst_150  || rx_153  != fsm_150 ) &&  (  fsm_3  || rst_9  != core_10 ) |-> data_185 == fsm_4 && chip_4 == cfg_13 && core_12 == chip_119 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_19"
    },
    {
        "Code": "if (  fsm_19 ) begin \n    core_17 = rst_16;\n    if ( clk_13  != auth_12  || cfg_10 ) begin\n        tx_13 = chip_15;\n    end\n        if ( cfg_19  && sig_4  && cfg_17  || sig_8 ) begin\n            clk_15 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_12) (  fsm_19 ) |-> core_17 == rst_16 ;endproperty \n property name; @(negedge clk_gen_12) (  fsm_19 ) &&  (  clk_13  != auth_12  || cfg_10 ) |-> tx_13 == chip_15 ;endproperty \n property name; @(negedge clk_gen_12) (  fsm_19 ) &&  (  clk_13  != auth_12  || cfg_10 ) &&  (  cfg_19  && sig_4  && cfg_17  || sig_8 ) |-> clk_15 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "if (  rx_14  != rx_17  && chip_12  != sig_4 ) begin \n    data_10 <= err_1;\n    if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n        core_14 <= reg_12;\n    end\n        if ( rst_18  != core_9  && data_17 ) begin\n            err_12 <= auth_8;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_19) (  rx_14  != rx_17  && chip_12  != sig_4 ) |-> data_10 == err_1 ;endproperty \n property name; @(negedge cpu_clock_19) (  rx_14  != rx_17  && chip_12  != sig_4 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> core_14 == reg_12 ;endproperty \n property name; @(negedge cpu_clock_19) (  rx_14  != rx_17  && chip_12  != sig_4 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) &&  (  rst_18  != core_9  && data_17 ) |-> err_12 == auth_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_19"
    },
    {
        "Code": "if (  clk_20  != err_11  && cfg_17 ) begin \n    clk_7 <= tx_6;\n    if ( err_10  || data_6  != hw_1  || reg_15 ) begin\n        core_17 = sig_12;\n    end\n        if ( rst_18  != rst_7  && clk_3  || reg_14 ) begin\n            clk_4 = clk_8;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_10) (  clk_20  != err_11  && cfg_17 ) |-> clk_7 == tx_6 ;endproperty \n property name; @(negedge mem_clock_10) (  clk_20  != err_11  && cfg_17 ) &&  (  err_10  || data_6  != hw_1  || reg_15 ) |-> core_17 == sig_12 ;endproperty \n property name; @(negedge mem_clock_10) (  clk_20  != err_11  && cfg_17 ) &&  (  err_10  || data_6  != hw_1  || reg_15 ) &&  (  rst_18  != rst_7  && clk_3  || reg_14 ) |-> clk_4 == clk_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "if (  auth_1 ) begin \n    cfg_105 = tx_2;\n    reg_16 = rx_2;\n    if ( err_9  || hw_2 ) begin\n        tx_8 = clk_3;\n        core_18 = sig_3;\n    end\n        if ( auth_3 ) begin\n            fsm_12 <= clk_17;\n            tx_33 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_20) (  auth_1 ) |-> cfg_105 == tx_2 && reg_16 == rx_2 ;endproperty \n property name; @(negedge core_clock_20) (  auth_1 ) &&  (  err_9  || hw_2 ) |-> tx_8 == clk_3 && core_18 == sig_3 ;endproperty \n property name; @(negedge core_clock_20) (  auth_1 ) &&  (  err_9  || hw_2 ) &&  (  auth_3 ) |-> fsm_12 == clk_17 && tx_33 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_20"
    },
    {
        "Code": "if (  cfg_20  && sig_9  && tx_20  != err_116 ) begin \n    reg_36 = rst_8;\n    chip_7 <= reg_8;\n    if ( tx_18 ) begin\n        sig_172 <= cfg_14;\n        err_1 = sig_5;\n    end\n        if ( rst_2 ) begin\n            sig_8 = reg_5;\n            chip_1 <= rx_4;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_2) (  cfg_20  && sig_9  && tx_20  != err_116 ) |-> reg_36 == rst_8 && chip_7 == reg_8 ;endproperty \n property name; @(posedge fast_clk_2) (  cfg_20  && sig_9  && tx_20  != err_116 ) &&  (  tx_18 ) |-> sig_172 == cfg_14 && err_1 == sig_5 ;endproperty \n property name; @(posedge fast_clk_2) (  cfg_20  && sig_9  && tx_20  != err_116 ) &&  (  tx_18 ) &&  (  rst_2 ) |-> sig_8 == reg_5 && chip_1 == rx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "if (  cfg_4  && core_11  && data_9 ) begin \n    data_13 = cfg_20;\n    hw_5 <= reg_9;\n    if ( data_3  || clk_92 ) begin\n        auth_9 = fsm_6;\n        hw_17 <= core_6;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n            err_9 = core_9;\n            err_5 = err_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_10) (  cfg_4  && core_11  && data_9 ) |-> data_13 == cfg_20 && hw_5 == reg_9 ;endproperty \n property name; @(negedge clock_ctrl_10) (  cfg_4  && core_11  && data_9 ) &&  (  data_3  || clk_92 ) |-> auth_9 == fsm_6 && hw_17 == core_6 ;endproperty \n property name; @(negedge clock_ctrl_10) (  cfg_4  && core_11  && data_9 ) &&  (  data_3  || clk_92 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> err_9 == core_9 && err_5 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    },
    {
        "Code": "if (  fsm_11  != clk_6 ) begin \n    fsm_42 = rst_14;\n    auth_20 <= tx_7;\n    if ( rx_166 ) begin\n        tx_13 = err_2;\n        clk_62 <= rst_1;\n    end\n        if ( rx_5 ) begin\n            err_12 <= err_2;\n            rx_125 <= reg_8;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_15) (  fsm_11  != clk_6 ) |-> fsm_42 == rst_14 && auth_20 == tx_7 ;endproperty \n property name; @(posedge pll_clk_15) (  fsm_11  != clk_6 ) &&  (  rx_166 ) |-> tx_13 == err_2 && clk_62 == rst_1 ;endproperty \n property name; @(posedge pll_clk_15) (  fsm_11  != clk_6 ) &&  (  rx_166 ) &&  (  rx_5 ) |-> err_12 == err_2 && rx_125 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_15"
    },
    {
        "Code": "if (  rx_11  && data_10  || sig_10 ) begin \n    hw_14 = core_12;\n    if ( tx_12  && hw_1  && cfg_10  != sig_4 ) begin\n        auth_16 <= auth_3;\n    end\n        if ( core_120  && cfg_4 ) begin\n            chip_13 = chip_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_13) (  rx_11  && data_10  || sig_10 ) |-> hw_14 == core_12 ;endproperty \n property name; @(posedge clk_in_13) (  rx_11  && data_10  || sig_10 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) |-> auth_16 == auth_3 ;endproperty \n property name; @(posedge clk_in_13) (  rx_11  && data_10  || sig_10 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) &&  (  core_120  && cfg_4 ) |-> chip_13 == chip_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "if (  reg_16 ) begin \n    rx_9 <= hw_1;\n    clk_17 = cfg_9;\n    fsm_3 <= fsm_10;\n    if ( rst_10  && auth_13  && sig_18  || fsm_3 ) begin\n        tx_1010 = fsm_8;\n        reg_4 <= chip_19;\n        clk_6 <= core_9;\n    end\n        if ( fsm_14  != auth_9 ) begin\n            fsm_112 = auth_12;\n            rx_4 = rx_12;\n            data_120 = rst_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_19) (  reg_16 ) |-> rx_9 == hw_1 && clk_17 == cfg_9 && fsm_3 == fsm_10 ;endproperty \n property name; @(negedge clk_osc_19) (  reg_16 ) &&  (  rst_10  && auth_13  && sig_18  || fsm_3 ) |-> tx_1010 == fsm_8 && reg_4 == chip_19 && clk_6 == core_9 ;endproperty \n property name; @(negedge clk_osc_19) (  reg_16 ) &&  (  rst_10  && auth_13  && sig_18  || fsm_3 ) &&  (  fsm_14  != auth_9 ) |-> fsm_112 == auth_12 && rx_4 == rx_12 && data_120 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "if (  clk_11  || cfg_10 ) begin \n    hw_79 = cfg_1;\n    if ( cfg_8  || clk_14  || fsm_16  || fsm_5 ) begin\n        clk_62 = rx_6;\n    end\n        if ( hw_2  || rx_7  || core_15  != core_9 ) begin\n            clk_10 = sig_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_8) (  clk_11  || cfg_10 ) |-> hw_79 == cfg_1 ;endproperty \n property name; @(negedge clock_div_8) (  clk_11  || cfg_10 ) &&  (  cfg_8  || clk_14  || fsm_16  || fsm_5 ) |-> clk_62 == rx_6 ;endproperty \n property name; @(negedge clock_div_8) (  clk_11  || cfg_10 ) &&  (  cfg_8  || clk_14  || fsm_16  || fsm_5 ) &&  (  hw_2  || rx_7  || core_15  != core_9 ) |-> clk_10 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_8"
    },
    {
        "Code": "if (  auth_7  && rst_17 ) begin \n    clk_19 <= cfg_1;\n    fsm_8 <= cfg_4;\n    fsm_17 = auth_16;\n    if ( tx_122  && reg_9 ) begin\n        chip_16 = reg_15;\n        err_5 <= reg_1;\n        reg_18 = auth_2;\n    end\n        if ( fsm_14  || rst_12 ) begin\n            rst_116 = core_14;\n            err_3 <= clk_4;\n            tx_3 <= auth_7;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_17) (  auth_7  && rst_17 ) |-> clk_19 == cfg_1 && fsm_8 == cfg_4 && fsm_17 == auth_16 ;endproperty \n property name; @(negedge clock_div_17) (  auth_7  && rst_17 ) &&  (  tx_122  && reg_9 ) |-> chip_16 == reg_15 && err_5 == reg_1 && reg_18 == auth_2 ;endproperty \n property name; @(negedge clock_div_17) (  auth_7  && rst_17 ) &&  (  tx_122  && reg_9 ) &&  (  fsm_14  || rst_12 ) |-> rst_116 == core_14 && err_3 == clk_4 && tx_3 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_17"
    },
    {
        "Code": "if (  fsm_19 ) begin \n    hw_38 <= core_16;\n    reg_13 <= tx_2;\n    core_15 <= err_13;\n    if ( err_5  != auth_13 ) begin\n        reg_17 = hw_15;\n        chip_14 <= fsm_7;\n        reg_9 = rst_6;\n    end\n        if ( sig_16  != fsm_18  && rst_19 ) begin\n            rx_3 <= data_15;\n            chip_13 = cfg_8;\n            err_19 <= auth_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_19) (  fsm_19 ) |-> hw_38 == core_16 && reg_13 == tx_2 && core_15 == err_13 ;endproperty \n property name; @(negedge clk_reset_19) (  fsm_19 ) &&  (  err_5  != auth_13 ) |-> reg_17 == hw_15 && chip_14 == fsm_7 && reg_9 == rst_6 ;endproperty \n property name; @(negedge clk_reset_19) (  fsm_19 ) &&  (  err_5  != auth_13 ) &&  (  sig_16  != fsm_18  && rst_19 ) |-> rx_3 == data_15 && chip_13 == cfg_8 && err_19 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "if (  tx_5  != rst_2 ) begin \n    tx_17 = sig_6;\n    rst_10 = tx_15;\n    if ( sig_16  || reg_7 ) begin\n        cfg_14 = rx_16;\n        tx_6 = data_5;\n    end\n        if ( hw_3  || reg_2  != clk_6 ) begin\n            fsm_114 <= fsm_117;\n            sig_7 = tx_12;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_3) (  tx_5  != rst_2 ) |-> tx_17 == sig_6 && rst_10 == tx_15 ;endproperty \n property name; @(negedge pll_clk_3) (  tx_5  != rst_2 ) &&  (  sig_16  || reg_7 ) |-> cfg_14 == rx_16 && tx_6 == data_5 ;endproperty \n property name; @(negedge pll_clk_3) (  tx_5  != rst_2 ) &&  (  sig_16  || reg_7 ) &&  (  hw_3  || reg_2  != clk_6 ) |-> fsm_114 == fsm_117 && sig_7 == tx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "if (  chip_5  && hw_14  && err_17 ) begin \n    clk_13 = err_5;\n    fsm_17 <= reg_14;\n    reg_5 = rst_6;\n    if ( data_4 ) begin\n        cfg_17 <= rst_14;\n        cfg_13 <= sig_8;\n        sig_63 <= cfg_9;\n    end\n        if ( hw_15  || fsm_8 ) begin\n            core_14 = hw_14;\n            tx_1010 <= fsm_2;\n            core_118 <= core_7;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_19) (  chip_5  && hw_14  && err_17 ) |-> clk_13 == err_5 && fsm_17 == reg_14 && reg_5 == rst_6 ;endproperty \n property name; @(negedge core_clock_19) (  chip_5  && hw_14  && err_17 ) &&  (  data_4 ) |-> cfg_17 == rst_14 && cfg_13 == sig_8 && sig_63 == cfg_9 ;endproperty \n property name; @(negedge core_clock_19) (  chip_5  && hw_14  && err_17 ) &&  (  data_4 ) &&  (  hw_15  || fsm_8 ) |-> core_14 == hw_14 && tx_1010 == fsm_2 && core_118 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_19"
    },
    {
        "Code": "if (  rx_19  || sig_4  && chip_17 ) begin \n    sig_8 = reg_16;\n    hw_15 = rx_11;\n    chip_19 <= hw_2;\n    if ( data_1  || rst_12  != chip_19  || cfg_119 ) begin\n        auth_5 <= reg_8;\n        sig_1 <= reg_3;\n        core_16 <= err_2;\n    end\n        if ( rst_11 ) begin\n            sig_116 <= cfg_19;\n            tx_10 = data_11;\n            fsm_10 = hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_12) (  rx_19  || sig_4  && chip_17 ) |-> sig_8 == reg_16 && hw_15 == rx_11 && chip_19 == hw_2 ;endproperty \n property name; @(negedge clk_signal_12) (  rx_19  || sig_4  && chip_17 ) &&  (  data_1  || rst_12  != chip_19  || cfg_119 ) |-> auth_5 == reg_8 && sig_1 == reg_3 && core_16 == err_2 ;endproperty \n property name; @(negedge clk_signal_12) (  rx_19  || sig_4  && chip_17 ) &&  (  data_1  || rst_12  != chip_19  || cfg_119 ) &&  (  rst_11 ) |-> sig_116 == cfg_19 && tx_10 == data_11 && fsm_10 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "if (  err_5 ) begin \n    auth_114 <= reg_9;\n    chip_1 = reg_4;\n    if ( cfg_20  != sig_5  && tx_5 ) begin\n        reg_17 <= fsm_8;\n        cfg_1 = rst_14;\n    end\n        if ( tx_12  != reg_14  || clk_13  != sig_3 ) begin\n            auth_18 = auth_18;\n            rx_5 <= rst_15;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_7) (  err_5 ) |-> auth_114 == reg_9 && chip_1 == reg_4 ;endproperty \n property name; @(posedge core_clock_7) (  err_5 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> reg_17 == fsm_8 && cfg_1 == rst_14 ;endproperty \n property name; @(posedge core_clock_7) (  err_5 ) &&  (  cfg_20  != sig_5  && tx_5 ) &&  (  tx_12  != reg_14  || clk_13  != sig_3 ) |-> auth_18 == auth_18 && rx_5 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_7"
    },
    {
        "Code": "if (  clk_18 ) begin \n    sig_16 = reg_6;\n    data_6 <= fsm_16;\n    clk_13 <= hw_4;\n    if ( core_12  != core_119  || hw_1 ) begin\n        data_5 <= auth_6;\n        clk_122 <= cfg_7;\n        data_18 <= tx_8;\n    end\n        if ( cfg_20  != hw_14  || hw_10  && fsm_7 ) begin\n            hw_5 <= core_2;\n            hw_9 <= reg_14;\n            data_17 = cfg_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_9) (  clk_18 ) |-> sig_16 == reg_6 && data_6 == fsm_16 && clk_13 == hw_4 ;endproperty \n property name; @(negedge clock_div_9) (  clk_18 ) &&  (  core_12  != core_119  || hw_1 ) |-> data_5 == auth_6 && clk_122 == cfg_7 && data_18 == tx_8 ;endproperty \n property name; @(negedge clock_div_9) (  clk_18 ) &&  (  core_12  != core_119  || hw_1 ) &&  (  cfg_20  != hw_14  || hw_10  && fsm_7 ) |-> hw_5 == core_2 && hw_9 == reg_14 && data_17 == cfg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "if (  auth_2  || reg_4  || rx_94  || cfg_98 ) begin \n    clk_10 = sig_19;\n    clk_18 <= chip_7;\n    if ( clk_119  && sig_12  != hw_15 ) begin\n        tx_14 <= auth_20;\n        hw_2 = rx_9;\n    end\n        if ( fsm_10  || clk_2 ) begin\n            auth_20 = core_17;\n            data_16 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_11) (  auth_2  || reg_4  || rx_94  || cfg_98 ) |-> clk_10 == sig_19 && clk_18 == chip_7 ;endproperty \n property name; @(negedge clk_enable_11) (  auth_2  || reg_4  || rx_94  || cfg_98 ) &&  (  clk_119  && sig_12  != hw_15 ) |-> tx_14 == auth_20 && hw_2 == rx_9 ;endproperty \n property name; @(negedge clk_enable_11) (  auth_2  || reg_4  || rx_94  || cfg_98 ) &&  (  clk_119  && sig_12  != hw_15 ) &&  (  fsm_10  || clk_2 ) |-> auth_20 == core_17 && data_16 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "if (  hw_4 ) begin \n    rx_3 <= core_13;\n    if ( hw_7  != sig_13  || core_13 ) begin\n        clk_27 = reg_1;\n    end\n        if ( sig_4  != rst_19  || cfg_8  != rx_20 ) begin\n            reg_14 <= chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_12) (  hw_4 ) |-> rx_3 == core_13 ;endproperty \n property name; @(negedge clock_ctrl_12) (  hw_4 ) &&  (  hw_7  != sig_13  || core_13 ) |-> clk_27 == reg_1 ;endproperty \n property name; @(negedge clock_ctrl_12) (  hw_4 ) &&  (  hw_7  != sig_13  || core_13 ) &&  (  sig_4  != rst_19  || cfg_8  != rx_20 ) |-> reg_14 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_12"
    },
    {
        "Code": "if (  hw_11  != clk_11  || chip_13  != chip_19 ) begin \n    fsm_2 <= core_19;\n    if ( clk_1 ) begin\n        fsm_116 <= fsm_2;\n    end\n        if ( data_16  || err_20  != rx_4 ) begin\n            fsm_100 = clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_1) (  hw_11  != clk_11  || chip_13  != chip_19 ) |-> fsm_2 == core_19 ;endproperty \n property name; @(negedge ref_clk_1) (  hw_11  != clk_11  || chip_13  != chip_19 ) &&  (  clk_1 ) |-> fsm_116 == fsm_2 ;endproperty \n property name; @(negedge ref_clk_1) (  hw_11  != clk_11  || chip_13  != chip_19 ) &&  (  clk_1 ) &&  (  data_16  || err_20  != rx_4 ) |-> fsm_100 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "if (  reg_13  && auth_10 ) begin \n    rst_116 = rx_12;\n    sig_149 = reg_19;\n    fsm_115 = rx_6;\n    if ( tx_16  != rx_20 ) begin\n        rst_52 <= sig_6;\n        rst_20 = tx_2;\n        rx_5 = auth_15;\n    end\n        if ( err_19  != core_8  || tx_5  != err_5 ) begin\n            fsm_19 = hw_1;\n            tx_15 = core_14;\n            data_19 <= fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_4) (  reg_13  && auth_10 ) |-> rst_116 == rx_12 && sig_149 == reg_19 && fsm_115 == rx_6 ;endproperty \n property name; @(posedge sys_clk_4) (  reg_13  && auth_10 ) &&  (  tx_16  != rx_20 ) |-> rst_52 == sig_6 && rst_20 == tx_2 && rx_5 == auth_15 ;endproperty \n property name; @(posedge sys_clk_4) (  reg_13  && auth_10 ) &&  (  tx_16  != rx_20 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> fsm_19 == hw_1 && tx_15 == core_14 && data_19 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_4"
    },
    {
        "Code": "if (  data_7  && rx_5 ) begin \n    chip_96 <= data_12;\n    if ( clk_15  && fsm_13  && rst_5 ) begin\n        auth_3 <= data_4;\n    end\n        if ( tx_11  || rx_6  != core_1  && cfg_9 ) begin\n            rx_1 = tx_38;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_11) (  data_7  && rx_5 ) |-> chip_96 == data_12 ;endproperty \n property name; @(negedge clock_source_11) (  data_7  && rx_5 ) &&  (  clk_15  && fsm_13  && rst_5 ) |-> auth_3 == data_4 ;endproperty \n property name; @(negedge clock_source_11) (  data_7  && rx_5 ) &&  (  clk_15  && fsm_13  && rst_5 ) &&  (  tx_11  || rx_6  != core_1  && cfg_9 ) |-> rx_1 == tx_38 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "if (  reg_16  || data_19 ) begin \n    rx_18 <= err_4;\n    sig_17 <= clk_4;\n    if ( rx_9  || cfg_8 ) begin\n        tx_16 <= clk_2;\n        fsm_4 <= cfg_5;\n    end\n        if ( chip_15  && auth_20 ) begin\n            rst_20 = clk_19;\n            core_14 = rst_17;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_7) (  reg_16  || data_19 ) |-> rx_18 == err_4 && sig_17 == clk_4 ;endproperty \n property name; @(posedge main_clk_7) (  reg_16  || data_19 ) &&  (  rx_9  || cfg_8 ) |-> tx_16 == clk_2 && fsm_4 == cfg_5 ;endproperty \n property name; @(posedge main_clk_7) (  reg_16  || data_19 ) &&  (  rx_9  || cfg_8 ) &&  (  chip_15  && auth_20 ) |-> rst_20 == clk_19 && core_14 == rst_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_7"
    },
    {
        "Code": "if (  err_16  && chip_6 ) begin \n    tx_11 <= tx_9;\n    if ( rx_20  && reg_8  != rx_9 ) begin\n        sig_12 = tx_20;\n    end\n        if ( rst_87  || tx_87  && chip_2 ) begin\n            err_50 = rst_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_20) (  err_16  && chip_6 ) |-> tx_11 == tx_9 ;endproperty \n property name; @(negedge clock_ctrl_20) (  err_16  && chip_6 ) &&  (  rx_20  && reg_8  != rx_9 ) |-> sig_12 == tx_20 ;endproperty \n property name; @(negedge clock_ctrl_20) (  err_16  && chip_6 ) &&  (  rx_20  && reg_8  != rx_9 ) &&  (  rst_87  || tx_87  && chip_2 ) |-> err_50 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_20"
    },
    {
        "Code": "if (  hw_19 ) begin \n    tx_5 = reg_4;\n    err_19 <= data_15;\n    reg_6 = chip_7;\n    if ( rst_10  != data_12 ) begin\n        data_2 <= clk_14;\n        rst_20 <= err_10;\n        data_15 = fsm_12;\n    end\n        if ( reg_13  != auth_12  && data_4 ) begin\n            hw_20 = chip_9;\n            data_18 <= clk_2;\n            reg_15 <= err_6;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_11) (  hw_19 ) |-> tx_5 == reg_4 && err_19 == data_15 && reg_6 == chip_7 ;endproperty \n property name; @(posedge cpu_clock_11) (  hw_19 ) &&  (  rst_10  != data_12 ) |-> data_2 == clk_14 && rst_20 == err_10 && data_15 == fsm_12 ;endproperty \n property name; @(posedge cpu_clock_11) (  hw_19 ) &&  (  rst_10  != data_12 ) &&  (  reg_13  != auth_12  && data_4 ) |-> hw_20 == chip_9 && data_18 == clk_2 && reg_15 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_11"
    },
    {
        "Code": "if (  cfg_7  && err_2020  && reg_2  || clk_2020 ) begin \n    err_6 <= auth_12;\n    if ( auth_7 ) begin\n        sig_18 = err_6;\n    end\n        if ( tx_115  != reg_14  || clk_15  != sig_5 ) begin\n            rst_19 = rx_20;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_18) (  cfg_7  && err_2020  && reg_2  || clk_2020 ) |-> err_6 == auth_12 ;endproperty \n property name; @(posedge ref_clk_18) (  cfg_7  && err_2020  && reg_2  || clk_2020 ) &&  (  auth_7 ) |-> sig_18 == err_6 ;endproperty \n property name; @(posedge ref_clk_18) (  cfg_7  && err_2020  && reg_2  || clk_2020 ) &&  (  auth_7 ) &&  (  tx_115  != reg_14  || clk_15  != sig_5 ) |-> rst_19 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_18"
    },
    {
        "Code": "if (  tx_17  && chip_14  || rst_7  || fsm_8 ) begin \n    fsm_42 = rst_11;\n    rst_8 = auth_12;\n    tx_27 <= tx_18;\n    if ( data_16  && sig_8  != err_10  || data_3 ) begin\n        data_13 = rx_6;\n        err_18 <= tx_1;\n        cfg_16 = tx_200;\n    end\n        if ( tx_1  != chip_19  && err_16 ) begin\n            reg_4 = tx_15;\n            fsm_10 <= auth_6;\n            auth_13 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_20) (  tx_17  && chip_14  || rst_7  || fsm_8 ) |-> fsm_42 == rst_11 && rst_8 == auth_12 && tx_27 == tx_18 ;endproperty \n property name; @(posedge ref_clk_20) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) |-> data_13 == rx_6 && err_18 == tx_1 && cfg_16 == tx_200 ;endproperty \n property name; @(posedge ref_clk_20) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) &&  (  tx_1  != chip_19  && err_16 ) |-> reg_4 == tx_15 && fsm_10 == auth_6 && auth_13 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "if (  auth_3 ) begin \n    fsm_112 = auth_11;\n    sig_14 <= chip_19;\n    auth_204 <= core_17;\n    if ( data_12  || core_19 ) begin\n        reg_14 <= cfg_7;\n        core_4 = err_12;\n        hw_7 <= chip_14;\n    end\n        if ( err_4  || rst_8  || rst_13 ) begin\n            cfg_3 = fsm_6;\n            clk_27 = err_14;\n            hw_11 = rst_12;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_16) (  auth_3 ) |-> fsm_112 == auth_11 && sig_14 == chip_19 && auth_204 == core_17 ;endproperty \n property name; @(posedge cpu_clock_16) (  auth_3 ) &&  (  data_12  || core_19 ) |-> reg_14 == cfg_7 && core_4 == err_12 && hw_7 == chip_14 ;endproperty \n property name; @(posedge cpu_clock_16) (  auth_3 ) &&  (  data_12  || core_19 ) &&  (  err_4  || rst_8  || rst_13 ) |-> cfg_3 == fsm_6 && clk_27 == err_14 && hw_11 == rst_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "if (  clk_19  && cfg_19  || cfg_3 ) begin \n    tx_117 <= chip_16;\n    if ( core_14  != rx_9  && reg_16  || clk_2 ) begin\n        err_50 <= data_10;\n    end\n        if ( data_1  != auth_19 ) begin\n            auth_1 <= err_14;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  clk_19  && cfg_19  || cfg_3 ) |-> tx_117 == chip_16 ;endproperty \n property name; @(negedge async_clk_16) (  clk_19  && cfg_19  || cfg_3 ) &&  (  core_14  != rx_9  && reg_16  || clk_2 ) |-> err_50 == data_10 ;endproperty \n property name; @(negedge async_clk_16) (  clk_19  && cfg_19  || cfg_3 ) &&  (  core_14  != rx_9  && reg_16  || clk_2 ) &&  (  data_1  != auth_19 ) |-> auth_1 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  rx_163  && sig_160  != cfg_166 ) begin \n    chip_16 <= hw_14;\n    cfg_1 <= tx_1;\n    core_112 = err_18;\n    if ( err_19  != core_8  || tx_5  != err_5 ) begin\n        fsm_2 <= fsm_3;\n        rst_8 = fsm_16;\n        fsm_5 = cfg_116;\n    end\n        if ( rx_18  && core_15  && rst_7 ) begin\n            tx_6 <= rx_16;\n            auth_2 <= cfg_2;\n            reg_5 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_18) (  rx_163  && sig_160  != cfg_166 ) |-> chip_16 == hw_14 && cfg_1 == tx_1 && core_112 == err_18 ;endproperty \n property name; @(posedge sys_clk_18) (  rx_163  && sig_160  != cfg_166 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> fsm_2 == fsm_3 && rst_8 == fsm_16 && fsm_5 == cfg_116 ;endproperty \n property name; @(posedge sys_clk_18) (  rx_163  && sig_160  != cfg_166 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) &&  (  rx_18  && core_15  && rst_7 ) |-> tx_6 == rx_16 && auth_2 == cfg_2 && reg_5 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "if (  tx_7  || rst_10 ) begin \n    chip_3 = data_12;\n    sig_16 <= chip_10;\n    reg_17 = rx_15;\n    if ( err_2  && fsm_5  != cfg_8  && chip_20 ) begin\n        clk_17 = rst_6;\n        hw_18 = err_11;\n        cfg_11 <= tx_16;\n    end\n        if ( hw_12  && hw_7  && sig_4 ) begin\n            data_1 = auth_9;\n            rst_11 = err_1;\n            auth_19 <= err_18;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_7) (  tx_7  || rst_10 ) |-> chip_3 == data_12 && sig_16 == chip_10 && reg_17 == rx_15 ;endproperty \n property name; @(posedge clock_ctrl_7) (  tx_7  || rst_10 ) &&  (  err_2  && fsm_5  != cfg_8  && chip_20 ) |-> clk_17 == rst_6 && hw_18 == err_11 && cfg_11 == tx_16 ;endproperty \n property name; @(posedge clock_ctrl_7) (  tx_7  || rst_10 ) &&  (  err_2  && fsm_5  != cfg_8  && chip_20 ) &&  (  hw_12  && hw_7  && sig_4 ) |-> data_1 == auth_9 && rst_11 == err_1 && auth_19 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_7"
    },
    {
        "Code": "if (  clk_15  && sig_7  || rx_19  && clk_17 ) begin \n    rst_19 = auth_16;\n    clk_13 = core_13;\n    rx_114 <= cfg_5;\n    if ( rst_44  != reg_49 ) begin\n        clk_118 <= hw_10;\n        auth_20 <= err_4;\n        auth_16 = err_6;\n    end\n        if ( reg_18  || core_1  || data_3  != chip_10 ) begin\n            tx_18 <= clk_1;\n            cfg_14 = reg_12;\n            reg_13 = hw_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_20) (  clk_15  && sig_7  || rx_19  && clk_17 ) |-> rst_19 == auth_16 && clk_13 == core_13 && rx_114 == cfg_5 ;endproperty \n property name; @(posedge clk_reset_20) (  clk_15  && sig_7  || rx_19  && clk_17 ) &&  (  rst_44  != reg_49 ) |-> clk_118 == hw_10 && auth_20 == err_4 && auth_16 == err_6 ;endproperty \n property name; @(posedge clk_reset_20) (  clk_15  && sig_7  || rx_19  && clk_17 ) &&  (  rst_44  != reg_49 ) &&  (  reg_18  || core_1  || data_3  != chip_10 ) |-> tx_18 == clk_1 && cfg_14 == reg_12 && reg_13 == hw_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "if (  hw_11 ) begin \n    hw_7 = hw_3;\n    cfg_2 <= tx_6;\n    cfg_18 = rx_15;\n    if ( rst_2 ) begin\n        hw_10 = err_4;\n        clk_3 = clk_5;\n        tx_1010 = reg_15;\n    end\n        if ( err_14  && err_3 ) begin\n            reg_1 = data_9;\n            err_79 = core_83;\n            core_6 <= cfg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_7) (  hw_11 ) |-> hw_7 == hw_3 && cfg_2 == tx_6 && cfg_18 == rx_15 ;endproperty \n property name; @(posedge clk_osc_7) (  hw_11 ) &&  (  rst_2 ) |-> hw_10 == err_4 && clk_3 == clk_5 && tx_1010 == reg_15 ;endproperty \n property name; @(posedge clk_osc_7) (  hw_11 ) &&  (  rst_2 ) &&  (  err_14  && err_3 ) |-> reg_1 == data_9 && err_79 == core_83 && core_6 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_7"
    },
    {
        "Code": "if (  hw_12  || chip_17  != chip_10  || auth_20 ) begin \n    cfg_19 <= cfg_4;\n    if ( rst_6  || chip_14  || hw_8  && clk_9 ) begin\n        fsm_4 = rst_6;\n    end\n        if ( core_8 ) begin\n            auth_17 <= err_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_9) (  hw_12  || chip_17  != chip_10  || auth_20 ) |-> cfg_19 == cfg_4 ;endproperty \n property name; @(negedge clk_signal_9) (  hw_12  || chip_17  != chip_10  || auth_20 ) &&  (  rst_6  || chip_14  || hw_8  && clk_9 ) |-> fsm_4 == rst_6 ;endproperty \n property name; @(negedge clk_signal_9) (  hw_12  || chip_17  != chip_10  || auth_20 ) &&  (  rst_6  || chip_14  || hw_8  && clk_9 ) &&  (  core_8 ) |-> auth_17 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_9"
    },
    {
        "Code": "if (  chip_13  && rx_20  || sig_5  != sig_8 ) begin \n    data_17 = rx_18;\n    if ( clk_9 ) begin\n        fsm_19 <= rst_1;\n    end\n        if ( fsm_7  != reg_17  || err_13 ) begin\n            cfg_52 = core_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_20) (  chip_13  && rx_20  || sig_5  != sig_8 ) |-> data_17 == rx_18 ;endproperty \n property name; @(negedge clk_out_20) (  chip_13  && rx_20  || sig_5  != sig_8 ) &&  (  clk_9 ) |-> fsm_19 == rst_1 ;endproperty \n property name; @(negedge clk_out_20) (  chip_13  && rx_20  || sig_5  != sig_8 ) &&  (  clk_9 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> cfg_52 == core_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "if (  clk_11  || cfg_10 ) begin \n    reg_20 <= chip_17;\n    rx_5 = rst_3;\n    if ( rst_18  != rst_7  && clk_3  || reg_13 ) begin\n        fsm_14 <= hw_2;\n        fsm_1 <= core_6;\n    end\n        if ( hw_2  && hw_4 ) begin\n            sig_116 <= sig_18;\n            auth_20 <= cfg_59;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_8) (  clk_11  || cfg_10 ) |-> reg_20 == chip_17 && rx_5 == rst_3 ;endproperty \n property name; @(negedge core_clock_8) (  clk_11  || cfg_10 ) &&  (  rst_18  != rst_7  && clk_3  || reg_13 ) |-> fsm_14 == hw_2 && fsm_1 == core_6 ;endproperty \n property name; @(negedge core_clock_8) (  clk_11  || cfg_10 ) &&  (  rst_18  != rst_7  && clk_3  || reg_13 ) &&  (  hw_2  && hw_4 ) |-> sig_116 == sig_18 && auth_20 == cfg_59 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "if (  cfg_2  && data_20  || clk_11  || data_1 ) begin \n    auth_16 <= chip_10;\n    if ( auth_1  || auth_17 ) begin\n        sig_11 = rx_13;\n    end\n        if ( rst_10  || clk_14  && fsm_4  || rx_20 ) begin\n            chip_13 = sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_19) (  cfg_2  && data_20  || clk_11  || data_1 ) |-> auth_16 == chip_10 ;endproperty \n property name; @(negedge core_clock_19) (  cfg_2  && data_20  || clk_11  || data_1 ) &&  (  auth_1  || auth_17 ) |-> sig_11 == rx_13 ;endproperty \n property name; @(negedge core_clock_19) (  cfg_2  && data_20  || clk_11  || data_1 ) &&  (  auth_1  || auth_17 ) &&  (  rst_10  || clk_14  && fsm_4  || rx_20 ) |-> chip_13 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_19"
    },
    {
        "Code": "if (  chip_10 ) begin \n    tx_1010 <= sig_6;\n    core_19 <= cfg_2;\n    if ( sig_2 ) begin\n        rst_14 = auth_15;\n        rst_12 = clk_16;\n    end\n        if ( core_5  != data_16 ) begin\n            rx_20 <= rx_13;\n            data_19 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_5) (  chip_10 ) |-> tx_1010 == sig_6 && core_19 == cfg_2 ;endproperty \n property name; @(negedge async_clk_5) (  chip_10 ) &&  (  sig_2 ) |-> rst_14 == auth_15 && rst_12 == clk_16 ;endproperty \n property name; @(negedge async_clk_5) (  chip_10 ) &&  (  sig_2 ) &&  (  core_5  != data_16 ) |-> rx_20 == rx_13 && data_19 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_5"
    },
    {
        "Code": "if (  err_1 ) begin \n    err_50 <= core_12;\n    if ( data_14  && chip_15 ) begin\n        cfg_9 <= rx_18;\n    end\n        if ( sig_158  && auth_154  || hw_157 ) begin\n            tx_17 = sig_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_9) (  err_1 ) |-> err_50 == core_12 ;endproperty \n property name; @(posedge clk_in_9) (  err_1 ) &&  (  data_14  && chip_15 ) |-> cfg_9 == rx_18 ;endproperty \n property name; @(posedge clk_in_9) (  err_1 ) &&  (  data_14  && chip_15 ) &&  (  sig_158  && auth_154  || hw_157 ) |-> tx_17 == sig_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_9"
    },
    {
        "Code": "if (  sig_15  || rst_12  || reg_19  != cfg_17 ) begin \n    data_20 = fsm_16;\n    cfg_7 <= reg_7;\n    reg_10 <= clk_17;\n    if ( data_3  || clk_12 ) begin\n        fsm_17 <= rx_12;\n        fsm_19 <= cfg_15;\n        auth_5 = cfg_12;\n    end\n        if ( auth_1  && clk_117  != chip_17  || reg_11 ) begin\n            data_6 <= err_2;\n            clk_20 = data_18;\n            chip_18 = fsm_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_18) (  sig_15  || rst_12  || reg_19  != cfg_17 ) |-> data_20 == fsm_16 && cfg_7 == reg_7 && reg_10 == clk_17 ;endproperty \n property name; @(negedge clk_reset_18) (  sig_15  || rst_12  || reg_19  != cfg_17 ) &&  (  data_3  || clk_12 ) |-> fsm_17 == rx_12 && fsm_19 == cfg_15 && auth_5 == cfg_12 ;endproperty \n property name; @(negedge clk_reset_18) (  sig_15  || rst_12  || reg_19  != cfg_17 ) &&  (  data_3  || clk_12 ) &&  (  auth_1  && clk_117  != chip_17  || reg_11 ) |-> data_6 == err_2 && clk_20 == data_18 && chip_18 == fsm_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "if (  rst_8  && rx_15 ) begin \n    rx_17 = reg_2;\n    if ( data_1  || rst_12  != chip_19  || cfg_15 ) begin\n        auth_10 = cfg_209;\n    end\n        if ( clk_4  != fsm_40  && fsm_8 ) begin\n            clk_122 = core_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_11) (  rst_8  && rx_15 ) |-> rx_17 == reg_2 ;endproperty \n property name; @(posedge clk_gen_11) (  rst_8  && rx_15 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) |-> auth_10 == cfg_209 ;endproperty \n property name; @(posedge clk_gen_11) (  rst_8  && rx_15 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) &&  (  clk_4  != fsm_40  && fsm_8 ) |-> clk_122 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_11"
    },
    {
        "Code": "if (  auth_6  && data_1 ) begin \n    rx_12 <= chip_3;\n    data_155 = hw_14;\n    if ( core_12  != core_119  || hw_1 ) begin\n        data_11 = rx_18;\n        sig_28 = data_3;\n    end\n        if ( rx_3  || auth_6  && reg_20 ) begin\n            chip_18 <= fsm_17;\n            reg_18 = core_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_9) (  auth_6  && data_1 ) |-> rx_12 == chip_3 && data_155 == hw_14 ;endproperty \n property name; @(posedge clk_signal_9) (  auth_6  && data_1 ) &&  (  core_12  != core_119  || hw_1 ) |-> data_11 == rx_18 && sig_28 == data_3 ;endproperty \n property name; @(posedge clk_signal_9) (  auth_6  && data_1 ) &&  (  core_12  != core_119  || hw_1 ) &&  (  rx_3  || auth_6  && reg_20 ) |-> chip_18 == fsm_17 && reg_18 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_9"
    },
    {
        "Code": "if (  fsm_9  != err_10  && clk_9 ) begin \n    sig_17 = auth_10;\n    sig_19 = auth_115;\n    if ( chip_7  && data_2  && cfg_15  && rx_6 ) begin\n        chip_4 = err_7;\n        err_4 <= auth_18;\n    end\n        if ( hw_7  != hw_14  && auth_2  || cfg_20 ) begin\n            hw_2 = auth_16;\n            chip_3 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_9) (  fsm_9  != err_10  && clk_9 ) |-> sig_17 == auth_10 && sig_19 == auth_115 ;endproperty \n property name; @(posedge clock_div_9) (  fsm_9  != err_10  && clk_9 ) &&  (  chip_7  && data_2  && cfg_15  && rx_6 ) |-> chip_4 == err_7 && err_4 == auth_18 ;endproperty \n property name; @(posedge clock_div_9) (  fsm_9  != err_10  && clk_9 ) &&  (  chip_7  && data_2  && cfg_15  && rx_6 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) |-> hw_2 == auth_16 && chip_3 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "if (  rst_19 ) begin \n    err_12 = err_18;\n    rst_20 <= err_2;\n    if ( rst_4  && reg_15 ) begin\n        fsm_13 <= auth_4;\n        auth_114 = chip_7;\n    end\n        if ( clk_18 ) begin\n            auth_6 <= err_14;\n            sig_3 = rst_1;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_13) (  rst_19 ) |-> err_12 == err_18 && rst_20 == err_2 ;endproperty \n property name; @(negedge cpu_clock_13) (  rst_19 ) &&  (  rst_4  && reg_15 ) |-> fsm_13 == auth_4 && auth_114 == chip_7 ;endproperty \n property name; @(negedge cpu_clock_13) (  rst_19 ) &&  (  rst_4  && reg_15 ) &&  (  clk_18 ) |-> auth_6 == err_14 && sig_3 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_13"
    },
    {
        "Code": "if (  clk_168  != core_5 ) begin \n    rx_3 = cfg_4;\n    hw_16 <= err_5;\n    cfg_76 = core_16;\n    if ( cfg_4  || core_1  && rx_20 ) begin\n        data_203 <= chip_17;\n        core_118 = core_6;\n        data_155 = tx_4;\n    end\n        if ( chip_17  != tx_120 ) begin\n            hw_19 <= fsm_7;\n            fsm_1 = rst_10;\n            fsm_12 = rx_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_1) (  clk_168  != core_5 ) |-> rx_3 == cfg_4 && hw_16 == err_5 && cfg_76 == core_16 ;endproperty \n property name; @(posedge clock_div_1) (  clk_168  != core_5 ) &&  (  cfg_4  || core_1  && rx_20 ) |-> data_203 == chip_17 && core_118 == core_6 && data_155 == tx_4 ;endproperty \n property name; @(posedge clock_div_1) (  clk_168  != core_5 ) &&  (  cfg_4  || core_1  && rx_20 ) &&  (  chip_17  != tx_120 ) |-> hw_19 == fsm_7 && fsm_1 == rst_10 && fsm_12 == rx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_1"
    },
    {
        "Code": "if (  rst_12 ) begin \n    data_116 = rst_14;\n    cfg_16 = sig_8;\n    if ( reg_16  && fsm_9  && data_3 ) begin\n        data_120 <= err_5;\n        reg_20 <= sig_18;\n    end\n        if ( fsm_19 ) begin\n            rst_10 = chip_3;\n            cfg_76 <= hw_16;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_8) (  rst_12 ) |-> data_116 == rst_14 && cfg_16 == sig_8 ;endproperty \n property name; @(posedge sys_clk_8) (  rst_12 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> data_120 == err_5 && reg_20 == sig_18 ;endproperty \n property name; @(posedge sys_clk_8) (  rst_12 ) &&  (  reg_16  && fsm_9  && data_3 ) &&  (  fsm_19 ) |-> rst_10 == chip_3 && cfg_76 == hw_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_8"
    },
    {
        "Code": "if (  reg_13  && auth_10 ) begin \n    fsm_1 = hw_8;\n    if ( rst_2  != cfg_18  || fsm_6 ) begin\n        hw_14 <= auth_8;\n    end\n        if ( clk_4  != fsm_10  && fsm_8 ) begin\n            data_15 = core_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_13) (  reg_13  && auth_10 ) |-> fsm_1 == hw_8 ;endproperty \n property name; @(negedge clock_source_13) (  reg_13  && auth_10 ) &&  (  rst_2  != cfg_18  || fsm_6 ) |-> hw_14 == auth_8 ;endproperty \n property name; @(negedge clock_source_13) (  reg_13  && auth_10 ) &&  (  rst_2  != cfg_18  || fsm_6 ) &&  (  clk_4  != fsm_10  && fsm_8 ) |-> data_15 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "if (  hw_10  && sig_16  || cfg_7 ) begin \n    rx_13 = sig_6;\n    reg_14 <= cfg_17;\n    sig_8 = tx_9;\n    if ( fsm_14 ) begin\n        data_11 = err_7;\n        core_118 <= chip_3;\n        data_16 <= data_2;\n    end\n        if ( clk_1 ) begin\n            chip_4 <= data_4;\n            hw_2 = hw_19;\n            cfg_1 = auth_2;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_20) (  hw_10  && sig_16  || cfg_7 ) |-> rx_13 == sig_6 && reg_14 == cfg_17 && sig_8 == tx_9 ;endproperty \n property name; @(posedge fast_clk_20) (  hw_10  && sig_16  || cfg_7 ) &&  (  fsm_14 ) |-> data_11 == err_7 && core_118 == chip_3 && data_16 == data_2 ;endproperty \n property name; @(posedge fast_clk_20) (  hw_10  && sig_16  || cfg_7 ) &&  (  fsm_14 ) &&  (  clk_1 ) |-> chip_4 == data_4 && hw_2 == hw_19 && cfg_1 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_20"
    },
    {
        "Code": "if (  cfg_16  || chip_20  || clk_10 ) begin \n    err_14 <= core_7;\n    data_178 <= fsm_3;\n    if ( sig_11  && rst_2  || rst_9  && cfg_4 ) begin\n        reg_5 <= auth_3;\n        err_11 <= cfg_2;\n    end\n        if ( fsm_16  != auth_12 ) begin\n            reg_115 <= cfg_19;\n            core_10 = core_1;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_18) (  cfg_16  || chip_20  || clk_10 ) |-> err_14 == core_7 && data_178 == fsm_3 ;endproperty \n property name; @(negedge main_clk_18) (  cfg_16  || chip_20  || clk_10 ) &&  (  sig_11  && rst_2  || rst_9  && cfg_4 ) |-> reg_5 == auth_3 && err_11 == cfg_2 ;endproperty \n property name; @(negedge main_clk_18) (  cfg_16  || chip_20  || clk_10 ) &&  (  sig_11  && rst_2  || rst_9  && cfg_4 ) &&  (  fsm_16  != auth_12 ) |-> reg_115 == cfg_19 && core_10 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_18"
    },
    {
        "Code": "if (  reg_2  && auth_19  && sig_19 ) begin \n    clk_20 <= sig_18;\n    core_112 <= fsm_2;\n    sig_12 = auth_50;\n    if ( hw_15  || fsm_8 ) begin\n        rst_138 <= chip_17;\n        fsm_10 <= tx_11;\n        reg_2 <= data_4;\n    end\n        if ( err_16  != rst_160 ) begin\n            data_20 = cfg_8;\n            hw_10 = data_18;\n            hw_3 <= fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_16) (  reg_2  && auth_19  && sig_19 ) |-> clk_20 == sig_18 && core_112 == fsm_2 && sig_12 == auth_50 ;endproperty \n property name; @(negedge bus_clock_16) (  reg_2  && auth_19  && sig_19 ) &&  (  hw_15  || fsm_8 ) |-> rst_138 == chip_17 && fsm_10 == tx_11 && reg_2 == data_4 ;endproperty \n property name; @(negedge bus_clock_16) (  reg_2  && auth_19  && sig_19 ) &&  (  hw_15  || fsm_8 ) &&  (  err_16  != rst_160 ) |-> data_20 == cfg_8 && hw_10 == data_18 && hw_3 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_16"
    },
    {
        "Code": "if (  tx_19  || hw_4  && core_3  && fsm_20 ) begin \n    sig_3 <= tx_2;\n    rst_6 <= reg_1;\n    cfg_1 <= fsm_15;\n    if ( core_12  || rx_7  != chip_16  && rx_3 ) begin\n        err_60 = rst_9;\n        rst_116 = sig_10;\n        data_5 <= tx_14;\n    end\n        if ( err_2  && clk_16  && clk_7 ) begin\n            cfg_76 = cfg_1;\n            fsm_26 <= sig_2;\n            rx_20 <= fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_16) (  tx_19  || hw_4  && core_3  && fsm_20 ) |-> sig_3 == tx_2 && rst_6 == reg_1 && cfg_1 == fsm_15 ;endproperty \n property name; @(negedge clk_out_16) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) |-> err_60 == rst_9 && rst_116 == sig_10 && data_5 == tx_14 ;endproperty \n property name; @(negedge clk_out_16) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) &&  (  err_2  && clk_16  && clk_7 ) |-> cfg_76 == cfg_1 && fsm_26 == sig_2 && rx_20 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_16"
    },
    {
        "Code": "if (  fsm_20  != core_17  || rst_16  && core_18 ) begin \n    hw_7 <= rx_13;\n    clk_120 <= chip_12;\n    fsm_7 = data_15;\n    if ( core_22 ) begin\n        tx_11 <= data_12;\n        data_14 = sig_12;\n        err_6 <= data_14;\n    end\n        if ( fsm_12  || rx_6 ) begin\n            auth_3 = reg_20;\n            rx_4 <= hw_14;\n            data_13 <= tx_11;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_14) (  fsm_20  != core_17  || rst_16  && core_18 ) |-> hw_7 == rx_13 && clk_120 == chip_12 && fsm_7 == data_15 ;endproperty \n property name; @(negedge core_clock_14) (  fsm_20  != core_17  || rst_16  && core_18 ) &&  (  core_22 ) |-> tx_11 == data_12 && data_14 == sig_12 && err_6 == data_14 ;endproperty \n property name; @(negedge core_clock_14) (  fsm_20  != core_17  || rst_16  && core_18 ) &&  (  core_22 ) &&  (  fsm_12  || rx_6 ) |-> auth_3 == reg_20 && rx_4 == hw_14 && data_13 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "if (  data_3  != fsm_8  && rx_190 ) begin \n    clk_13 = hw_4;\n    cfg_15 = chip_1;\n    fsm_1 = clk_2;\n    if ( tx_11  || rx_6  != core_1  && cfg_9 ) begin\n        err_4 = tx_11;\n        rx_18 <= reg_15;\n        rx_4 = cfg_9;\n    end\n        if ( rx_1  != chip_9  && hw_20 ) begin\n            chip_12 <= data_3;\n            chip_15 <= rx_6;\n            clk_43 = data_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_18) (  data_3  != fsm_8  && rx_190 ) |-> clk_13 == hw_4 && cfg_15 == chip_1 && fsm_1 == clk_2 ;endproperty \n property name; @(posedge clk_signal_18) (  data_3  != fsm_8  && rx_190 ) &&  (  tx_11  || rx_6  != core_1  && cfg_9 ) |-> err_4 == tx_11 && rx_18 == reg_15 && rx_4 == cfg_9 ;endproperty \n property name; @(posedge clk_signal_18) (  data_3  != fsm_8  && rx_190 ) &&  (  tx_11  || rx_6  != core_1  && cfg_9 ) &&  (  rx_1  != chip_9  && hw_20 ) |-> chip_12 == data_3 && chip_15 == rx_6 && clk_43 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_18"
    },
    {
        "Code": "if (  chip_5 ) begin \n    auth_6 <= core_6;\n    if ( core_1  != tx_15  || tx_2 ) begin\n        reg_36 = tx_14;\n    end\n        if ( sig_6 ) begin\n            hw_19 = clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_7) (  chip_5 ) |-> auth_6 == core_6 ;endproperty \n property name; @(negedge clk_in_7) (  chip_5 ) &&  (  core_1  != tx_15  || tx_2 ) |-> reg_36 == tx_14 ;endproperty \n property name; @(negedge clk_in_7) (  chip_5 ) &&  (  core_1  != tx_15  || tx_2 ) &&  (  sig_6 ) |-> hw_19 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_7"
    },
    {
        "Code": "if (  rx_1 ) begin \n    fsm_15 <= reg_4;\n    chip_19 = rst_4;\n    if ( data_1  || rst_12  != chip_19  || cfg_15 ) begin\n        tx_4 = cfg_6;\n        auth_120 = fsm_14;\n    end\n        if ( chip_3  != chip_6  || cfg_11  && auth_18 ) begin\n            fsm_3 = rst_149;\n            core_18 = err_6;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_19) (  rx_1 ) |-> fsm_15 == reg_4 && chip_19 == rst_4 ;endproperty \n property name; @(posedge async_clk_19) (  rx_1 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) |-> tx_4 == cfg_6 && auth_120 == fsm_14 ;endproperty \n property name; @(posedge async_clk_19) (  rx_1 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) |-> fsm_3 == rst_149 && core_18 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_19"
    },
    {
        "Code": "if (  core_11 ) begin \n    auth_5 = hw_19;\n    reg_6 = hw_18;\n    cfg_12 = clk_10;\n    if ( data_12 ) begin\n        chip_13 = clk_4;\n        reg_115 <= clk_1;\n        rst_5 <= tx_16;\n    end\n        if ( chip_7  != err_11  || rst_18  != core_1 ) begin\n            tx_27 <= sig_12;\n            chip_2 <= cfg_1;\n            sig_15 = fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_1) (  core_11 ) |-> auth_5 == hw_19 && reg_6 == hw_18 && cfg_12 == clk_10 ;endproperty \n property name; @(negedge core_clock_1) (  core_11 ) &&  (  data_12 ) |-> chip_13 == clk_4 && reg_115 == clk_1 && rst_5 == tx_16 ;endproperty \n property name; @(negedge core_clock_1) (  core_11 ) &&  (  data_12 ) &&  (  chip_7  != err_11  || rst_18  != core_1 ) |-> tx_27 == sig_12 && chip_2 == cfg_1 && sig_15 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_1"
    },
    {
        "Code": "if (  chip_8  && rx_3  || cfg_5  || hw_5 ) begin \n    data_1 <= reg_5;\n    cfg_208 <= auth_11;\n    if ( clk_3  != err_14  || tx_6  != fsm_8 ) begin\n        reg_10 = chip_3;\n        reg_173 = cfg_6;\n    end\n        if ( hw_12 ) begin\n            reg_11 <= err_9;\n            cfg_20 <= sig_9;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_18) (  chip_8  && rx_3  || cfg_5  || hw_5 ) |-> data_1 == reg_5 && cfg_208 == auth_11 ;endproperty \n property name; @(posedge async_clk_18) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  clk_3  != err_14  || tx_6  != fsm_8 ) |-> reg_10 == chip_3 && reg_173 == cfg_6 ;endproperty \n property name; @(posedge async_clk_18) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  clk_3  != err_14  || tx_6  != fsm_8 ) &&  (  hw_12 ) |-> reg_11 == err_9 && cfg_20 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "if (  fsm_10  != reg_4  && rst_12 ) begin \n    fsm_4 <= core_7;\n    hw_1 = core_5;\n    if ( rx_4  != data_4 ) begin\n        chip_4 <= rx_9;\n        rst_138 = data_8;\n    end\n        if ( cfg_13  != clk_11  && chip_5  && data_11 ) begin\n            rst_9 = sig_8;\n            tx_10 <= err_11;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_11) (  fsm_10  != reg_4  && rst_12 ) |-> fsm_4 == core_7 && hw_1 == core_5 ;endproperty \n property name; @(posedge mem_clock_11) (  fsm_10  != reg_4  && rst_12 ) &&  (  rx_4  != data_4 ) |-> chip_4 == rx_9 && rst_138 == data_8 ;endproperty \n property name; @(posedge mem_clock_11) (  fsm_10  != reg_4  && rst_12 ) &&  (  rx_4  != data_4 ) &&  (  cfg_13  != clk_11  && chip_5  && data_11 ) |-> rst_9 == sig_8 && tx_10 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_11"
    },
    {
        "Code": "if (  reg_10  != clk_11 ) begin \n    fsm_19 = rx_17;\n    data_9 <= err_5;\n    core_15 = err_14;\n    if ( err_13  || tx_111  || cfg_9  && err_8 ) begin\n        auth_9 <= cfg_19;\n        err_11 <= rx_15;\n        reg_118 <= chip_17;\n    end\n        if ( auth_11  && fsm_14  || rx_12 ) begin\n            cfg_13 = reg_12;\n            rst_6 = data_15;\n            chip_17 <= sig_18;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_20) (  reg_10  != clk_11 ) |-> fsm_19 == rx_17 && data_9 == err_5 && core_15 == err_14 ;endproperty \n property name; @(negedge sys_clk_20) (  reg_10  != clk_11 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) |-> auth_9 == cfg_19 && err_11 == rx_15 && reg_118 == chip_17 ;endproperty \n property name; @(negedge sys_clk_20) (  reg_10  != clk_11 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) &&  (  auth_11  && fsm_14  || rx_12 ) |-> cfg_13 == reg_12 && rst_6 == data_15 && chip_17 == sig_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_20"
    },
    {
        "Code": "if (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) begin \n    rst_120 = fsm_7;\n    auth_12 = reg_4;\n    auth_19 = rx_2;\n    if ( reg_18  != chip_9  || sig_11  && rst_2 ) begin\n        chip_4 <= clk_14;\n        tx_12 = reg_19;\n        fsm_10 = cfg_20;\n    end\n        if ( err_19  || fsm_115  != sig_6  || rst_5 ) begin\n            sig_16 <= chip_3;\n            sig_14 = cfg_17;\n            cfg_105 <= auth_5;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_3) (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) |-> rst_120 == fsm_7 && auth_12 == reg_4 && auth_19 == rx_2 ;endproperty \n property name; @(posedge main_clk_3) (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) |-> chip_4 == clk_14 && tx_12 == reg_19 && fsm_10 == cfg_20 ;endproperty \n property name; @(posedge main_clk_3) (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) &&  (  reg_18  != chip_9  || sig_11  && rst_2 ) &&  (  err_19  || fsm_115  != sig_6  || rst_5 ) |-> sig_16 == chip_3 && sig_14 == cfg_17 && cfg_105 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_3"
    },
    {
        "Code": "if (  cfg_8  || reg_20  && rst_18 ) begin \n    err_3 <= clk_2;\n    if ( err_12 ) begin\n        tx_115 = data_10;\n    end\n        if ( rx_6  || cfg_2 ) begin\n            data_11 <= hw_9;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_11) (  cfg_8  || reg_20  && rst_18 ) |-> err_3 == clk_2 ;endproperty \n property name; @(posedge ref_clk_11) (  cfg_8  || reg_20  && rst_18 ) &&  (  err_12 ) |-> tx_115 == data_10 ;endproperty \n property name; @(posedge ref_clk_11) (  cfg_8  || reg_20  && rst_18 ) &&  (  err_12 ) &&  (  rx_6  || cfg_2 ) |-> data_11 == hw_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_11"
    },
    {
        "Code": "if (  err_11  || clk_5 ) begin \n    tx_14 <= cfg_4;\n    data_17 = chip_9;\n    if ( reg_17  || auth_19  && cfg_1  && reg_8 ) begin\n        rst_15 = chip_15;\n        cfg_13 <= err_6;\n    end\n        if ( reg_13  || auth_19 ) begin\n            rst_52 <= data_12;\n            reg_9 <= hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_4) (  err_11  || clk_5 ) |-> tx_14 == cfg_4 && data_17 == chip_9 ;endproperty \n property name; @(posedge pll_clk_4) (  err_11  || clk_5 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) |-> rst_15 == chip_15 && cfg_13 == err_6 ;endproperty \n property name; @(posedge pll_clk_4) (  err_11  || clk_5 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) &&  (  reg_13  || auth_19 ) |-> rst_52 == data_12 && reg_9 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_4"
    },
    {
        "Code": "if (  reg_20  != err_17 ) begin \n    fsm_9 = rst_15;\n    cfg_116 = clk_19;\n    if ( tx_1  || auth_3  != rst_8  && data_11 ) begin\n        clk_19 <= clk_1;\n        tx_2 <= auth_6;\n    end\n        if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n            core_16 <= rst_34;\n            cfg_183 = clk_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_2) (  reg_20  != err_17 ) |-> fsm_9 == rst_15 && cfg_116 == clk_19 ;endproperty \n property name; @(posedge clk_in_2) (  reg_20  != err_17 ) &&  (  tx_1  || auth_3  != rst_8  && data_11 ) |-> clk_19 == clk_1 && tx_2 == auth_6 ;endproperty \n property name; @(posedge clk_in_2) (  reg_20  != err_17 ) &&  (  tx_1  || auth_3  != rst_8  && data_11 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> core_16 == rst_34 && cfg_183 == clk_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "if (  chip_14  != err_6  && rx_19 ) begin \n    rx_2 = auth_12;\n    if ( hw_2  && hw_6 ) begin\n        fsm_8 = auth_3;\n    end\n        if ( err_3  != rx_10 ) begin\n            auth_9 = reg_20;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_18) (  chip_14  != err_6  && rx_19 ) |-> rx_2 == auth_12 ;endproperty \n property name; @(posedge mem_clock_18) (  chip_14  != err_6  && rx_19 ) &&  (  hw_2  && hw_6 ) |-> fsm_8 == auth_3 ;endproperty \n property name; @(posedge mem_clock_18) (  chip_14  != err_6  && rx_19 ) &&  (  hw_2  && hw_6 ) &&  (  err_3  != rx_10 ) |-> auth_9 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_18"
    },
    {
        "Code": "if (  cfg_15  != err_9  || core_13  && data_14 ) begin \n    tx_117 <= data_10;\n    fsm_20 = tx_20;\n    core_17 <= hw_10;\n    if ( chip_3  != sig_8  || auth_4  != fsm_2 ) begin\n        hw_9 <= core_83;\n        rx_20 = hw_20;\n        cfg_19 <= reg_12;\n    end\n        if ( rst_94 ) begin\n            clk_120 = chip_17;\n            reg_10 <= clk_20;\n            sig_3 = core_16;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_14) (  cfg_15  != err_9  || core_13  && data_14 ) |-> tx_117 == data_10 && fsm_20 == tx_20 && core_17 == hw_10 ;endproperty \n property name; @(negedge pll_clk_14) (  cfg_15  != err_9  || core_13  && data_14 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_2 ) |-> hw_9 == core_83 && rx_20 == hw_20 && cfg_19 == reg_12 ;endproperty \n property name; @(negedge pll_clk_14) (  cfg_15  != err_9  || core_13  && data_14 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_2 ) &&  (  rst_94 ) |-> clk_120 == chip_17 && reg_10 == clk_20 && sig_3 == core_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_14"
    },
    {
        "Code": "if (  tx_12  || reg_1 ) begin \n    auth_18 = err_18;\n    core_9 <= auth_17;\n    reg_9 <= fsm_160;\n    if ( rx_6  || fsm_9 ) begin\n        rx_8 <= tx_9;\n        sig_28 <= clk_7;\n        err_14 = data_8;\n    end\n        if ( cfg_9  && hw_3  != rx_13 ) begin\n            rst_2 = err_10;\n            data_5 <= cfg_18;\n            fsm_42 <= rst_11;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_14) (  tx_12  || reg_1 ) |-> auth_18 == err_18 && core_9 == auth_17 && reg_9 == fsm_160 ;endproperty \n property name; @(posedge clock_ctrl_14) (  tx_12  || reg_1 ) &&  (  rx_6  || fsm_9 ) |-> rx_8 == tx_9 && sig_28 == clk_7 && err_14 == data_8 ;endproperty \n property name; @(posedge clock_ctrl_14) (  tx_12  || reg_1 ) &&  (  rx_6  || fsm_9 ) &&  (  cfg_9  && hw_3  != rx_13 ) |-> rst_2 == err_10 && data_5 == cfg_18 && fsm_42 == rst_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "if (  sig_7  || err_14  && clk_3 ) begin \n    core_13 = reg_12;\n    hw_18 <= tx_9;\n    tx_46 = tx_20;\n    if ( hw_20  != auth_5  && sig_96 ) begin\n        reg_20 <= tx_9;\n        sig_12 = err_5;\n        reg_58 <= sig_18;\n    end\n        if ( err_11  != auth_14  && fsm_11  != err_13 ) begin\n            chip_7 = fsm_3;\n            rx_9 = sig_11;\n            sig_116 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_6) (  sig_7  || err_14  && clk_3 ) |-> core_13 == reg_12 && hw_18 == tx_9 && tx_46 == tx_20 ;endproperty \n property name; @(posedge clk_osc_6) (  sig_7  || err_14  && clk_3 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> reg_20 == tx_9 && sig_12 == err_5 && reg_58 == sig_18 ;endproperty \n property name; @(posedge clk_osc_6) (  sig_7  || err_14  && clk_3 ) &&  (  hw_20  != auth_5  && sig_96 ) &&  (  err_11  != auth_14  && fsm_11  != err_13 ) |-> chip_7 == fsm_3 && rx_9 == sig_11 && sig_116 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_6"
    },
    {
        "Code": "if (  tx_18  && hw_15  && hw_16 ) begin \n    cfg_116 = chip_8;\n    cfg_15 = reg_20;\n    if ( hw_2  != hw_4  || auth_18 ) begin\n        fsm_13 <= hw_15;\n        data_18 <= reg_5;\n    end\n        if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n            chip_2 <= clk_10;\n            err_20 = rst_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_13) (  tx_18  && hw_15  && hw_16 ) |-> cfg_116 == chip_8 && cfg_15 == reg_20 ;endproperty \n property name; @(posedge clk_in_13) (  tx_18  && hw_15  && hw_16 ) &&  (  hw_2  != hw_4  || auth_18 ) |-> fsm_13 == hw_15 && data_18 == reg_5 ;endproperty \n property name; @(posedge clk_in_13) (  tx_18  && hw_15  && hw_16 ) &&  (  hw_2  != hw_4  || auth_18 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> chip_2 == clk_10 && err_20 == rst_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "if (  sig_20  && chip_9  || data_17  || rx_11 ) begin \n    core_6 = tx_38;\n    if ( tx_17  && core_20  != err_15  || chip_15 ) begin\n        rst_16 = data_6;\n    end\n        if ( core_14  != rx_9  && reg_13  || clk_17 ) begin\n            tx_13 = auth_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_16) (  sig_20  && chip_9  || data_17  || rx_11 ) |-> core_6 == tx_38 ;endproperty \n property name; @(negedge clk_osc_16) (  sig_20  && chip_9  || data_17  || rx_11 ) &&  (  tx_17  && core_20  != err_15  || chip_15 ) |-> rst_16 == data_6 ;endproperty \n property name; @(negedge clk_osc_16) (  sig_20  && chip_9  || data_17  || rx_11 ) &&  (  tx_17  && core_20  != err_15  || chip_15 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) |-> tx_13 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_16"
    },
    {
        "Code": "if (  rx_1  && chip_7 ) begin \n    data_20 = tx_2;\n    cfg_16 = auth_12;\n    if ( fsm_20  && auth_18  || chip_5 ) begin\n        fsm_18 <= clk_1;\n        err_60 = auth_3;\n    end\n        if ( core_5  != rx_16  || clk_12  || core_6 ) begin\n            chip_109 <= rx_9;\n            clk_18 = sig_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_9) (  rx_1  && chip_7 ) |-> data_20 == tx_2 && cfg_16 == auth_12 ;endproperty \n property name; @(negedge clk_gen_9) (  rx_1  && chip_7 ) &&  (  fsm_20  && auth_18  || chip_5 ) |-> fsm_18 == clk_1 && err_60 == auth_3 ;endproperty \n property name; @(negedge clk_gen_9) (  rx_1  && chip_7 ) &&  (  fsm_20  && auth_18  || chip_5 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) |-> chip_109 == rx_9 && clk_18 == sig_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "if (  data_6  && err_10  != reg_13 ) begin \n    data_18 = hw_10;\n    tx_14 = core_1;\n    sig_11 <= sig_14;\n    if ( chip_18  != tx_4  && err_19  != tx_17 ) begin\n        core_147 <= clk_19;\n        rx_10 <= data_6;\n        cfg_20 = reg_9;\n    end\n        if ( cfg_10 ) begin\n            clk_12 = tx_2;\n            data_19 = reg_6;\n            core_37 = rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_17) (  data_6  && err_10  != reg_13 ) |-> data_18 == hw_10 && tx_14 == core_1 && sig_11 == sig_14 ;endproperty \n property name; @(posedge fast_clk_17) (  data_6  && err_10  != reg_13 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) |-> core_147 == clk_19 && rx_10 == data_6 && cfg_20 == reg_9 ;endproperty \n property name; @(posedge fast_clk_17) (  data_6  && err_10  != reg_13 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) &&  (  cfg_10 ) |-> clk_12 == tx_2 && data_19 == reg_6 && core_37 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_17"
    },
    {
        "Code": "if (  rx_1  && chip_7 ) begin \n    auth_5 = sig_4;\n    if ( chip_7  && data_2  && cfg_8  && rx_6 ) begin\n        clk_17 = sig_6;\n    end\n        if ( reg_20  && fsm_4 ) begin\n            chip_16 = sig_16;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_1) (  rx_1  && chip_7 ) |-> auth_5 == sig_4 ;endproperty \n property name; @(negedge bus_clock_1) (  rx_1  && chip_7 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) |-> clk_17 == sig_6 ;endproperty \n property name; @(negedge bus_clock_1) (  rx_1  && chip_7 ) &&  (  chip_7  && data_2  && cfg_8  && rx_6 ) &&  (  reg_20  && fsm_4 ) |-> chip_16 == sig_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_1"
    },
    {
        "Code": "if (  sig_5  && auth_1 ) begin \n    auth_204 = data_18;\n    core_5 <= chip_8;\n    if ( rst_1  != clk_11  || fsm_17  || hw_15 ) begin\n        rst_11 <= sig_1;\n        tx_7 <= auth_6;\n    end\n        if ( err_115  != auth_6 ) begin\n            data_16 = reg_8;\n            tx_33 <= rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_7) (  sig_5  && auth_1 ) |-> auth_204 == data_18 && core_5 == chip_8 ;endproperty \n property name; @(posedge clk_signal_7) (  sig_5  && auth_1 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_15 ) |-> rst_11 == sig_1 && tx_7 == auth_6 ;endproperty \n property name; @(posedge clk_signal_7) (  sig_5  && auth_1 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_15 ) &&  (  err_115  != auth_6 ) |-> data_16 == reg_8 && tx_33 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "if (  hw_4 ) begin \n    hw_4 <= hw_1;\n    data_3 = chip_19;\n    sig_14 = data_15;\n    if ( core_12  || core_11  || err_20  != tx_16 ) begin\n        tx_2 <= data_16;\n        clk_15 <= rx_15;\n        core_20 = chip_7;\n    end\n        if ( auth_6  || sig_19  && rst_13 ) begin\n            chip_13 = err_13;\n            core_1 <= hw_18;\n            err_14 <= sig_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_20) (  hw_4 ) |-> hw_4 == hw_1 && data_3 == chip_19 && sig_14 == data_15 ;endproperty \n property name; @(negedge clk_osc_20) (  hw_4 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) |-> tx_2 == data_16 && clk_15 == rx_15 && core_20 == chip_7 ;endproperty \n property name; @(negedge clk_osc_20) (  hw_4 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) &&  (  auth_6  || sig_19  && rst_13 ) |-> chip_13 == err_13 && core_1 == hw_18 && err_14 == sig_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "if (  reg_16  || data_19 ) begin \n    fsm_17 <= chip_7;\n    if ( clk_1  || err_1  || chip_6 ) begin\n        clk_13 <= chip_9;\n    end\n        if ( tx_7  || rst_15  && reg_8  && reg_15 ) begin\n            sig_18 <= cfg_16;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_13) (  reg_16  || data_19 ) |-> fsm_17 == chip_7 ;endproperty \n property name; @(posedge async_clk_13) (  reg_16  || data_19 ) &&  (  clk_1  || err_1  || chip_6 ) |-> clk_13 == chip_9 ;endproperty \n property name; @(posedge async_clk_13) (  reg_16  || data_19 ) &&  (  clk_1  || err_1  || chip_6 ) &&  (  tx_7  || rst_15  && reg_8  && reg_15 ) |-> sig_18 == cfg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_13"
    },
    {
        "Code": "if (  reg_4 ) begin \n    data_116 <= auth_16;\n    tx_112 <= hw_5;\n    rst_10 = tx_5;\n    if ( rx_5  && auth_2  || cfg_1 ) begin\n        clk_27 <= hw_3;\n        auth_3 = auth_12;\n        hw_6 = hw_8;\n    end\n        if ( data_5  != rx_9 ) begin\n            data_9 <= rst_15;\n            data_6 = tx_12;\n            clk_13 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_9) (  reg_4 ) |-> data_116 == auth_16 && tx_112 == hw_5 && rst_10 == tx_5 ;endproperty \n property name; @(negedge clk_enable_9) (  reg_4 ) &&  (  rx_5  && auth_2  || cfg_1 ) |-> clk_27 == hw_3 && auth_3 == auth_12 && hw_6 == hw_8 ;endproperty \n property name; @(negedge clk_enable_9) (  reg_4 ) &&  (  rx_5  && auth_2  || cfg_1 ) &&  (  data_5  != rx_9 ) |-> data_9 == rst_15 && data_6 == tx_12 && clk_13 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "if (  chip_20 ) begin \n    auth_117 = core_4;\n    if ( fsm_14 ) begin\n        core_15 = err_15;\n    end\n        if ( sig_3  != fsm_20  && tx_11  && data_15 ) begin\n            chip_9 = rx_16;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_12) (  chip_20 ) |-> auth_117 == core_4 ;endproperty \n property name; @(posedge cpu_clock_12) (  chip_20 ) &&  (  fsm_14 ) |-> core_15 == err_15 ;endproperty \n property name; @(posedge cpu_clock_12) (  chip_20 ) &&  (  fsm_14 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) |-> chip_9 == rx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_12"
    },
    {
        "Code": "if (  clk_6  != reg_5  && tx_7 ) begin \n    rx_12 = core_6;\n    auth_4 = rst_17;\n    sig_12 = cfg_3;\n    if ( cfg_7  != reg_196  || err_198 ) begin\n        tx_5 <= err_13;\n        tx_8 = chip_15;\n        hw_4 <= err_2;\n    end\n        if ( data_9  || hw_115  || reg_13  && core_15 ) begin\n            err_14 <= cfg_7;\n            chip_79 = cfg_20;\n            reg_36 <= data_135;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_14) (  clk_6  != reg_5  && tx_7 ) |-> rx_12 == core_6 && auth_4 == rst_17 && sig_12 == cfg_3 ;endproperty \n property name; @(negedge clk_reset_14) (  clk_6  != reg_5  && tx_7 ) &&  (  cfg_7  != reg_196  || err_198 ) |-> tx_5 == err_13 && tx_8 == chip_15 && hw_4 == err_2 ;endproperty \n property name; @(negedge clk_reset_14) (  clk_6  != reg_5  && tx_7 ) &&  (  cfg_7  != reg_196  || err_198 ) &&  (  data_9  || hw_115  || reg_13  && core_15 ) |-> err_14 == cfg_7 && chip_79 == cfg_20 && reg_36 == data_135 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "if (  reg_1 ) begin \n    hw_20 <= hw_8;\n    sig_4 <= chip_19;\n    chip_1 = err_7;\n    if ( fsm_18  != reg_11 ) begin\n        fsm_15 = sig_4;\n        clk_18 <= tx_1;\n        auth_19 <= reg_12;\n    end\n        if ( core_15  != data_11  || reg_16 ) begin\n            err_195 = auth_3;\n            hw_19 = err_17;\n            auth_1 = chip_20;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_3) (  reg_1 ) |-> hw_20 == hw_8 && sig_4 == chip_19 && chip_1 == err_7 ;endproperty \n property name; @(posedge mem_clock_3) (  reg_1 ) &&  (  fsm_18  != reg_11 ) |-> fsm_15 == sig_4 && clk_18 == tx_1 && auth_19 == reg_12 ;endproperty \n property name; @(posedge mem_clock_3) (  reg_1 ) &&  (  fsm_18  != reg_11 ) &&  (  core_15  != data_11  || reg_16 ) |-> err_195 == auth_3 && hw_19 == err_17 && auth_1 == chip_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_3"
    },
    {
        "Code": "if (  auth_14  || clk_1 ) begin \n    rst_1 <= sig_28;\n    rx_20 = rst_15;\n    data_1 <= tx_20;\n    if ( chip_1 ) begin\n        cfg_76 <= rx_1;\n        hw_6 = auth_5;\n        err_195 <= rst_8;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n            core_20 = rst_16;\n            tx_5 <= rx_16;\n            auth_11 = sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_17) (  auth_14  || clk_1 ) |-> rst_1 == sig_28 && rx_20 == rst_15 && data_1 == tx_20 ;endproperty \n property name; @(posedge fast_clk_17) (  auth_14  || clk_1 ) &&  (  chip_1 ) |-> cfg_76 == rx_1 && hw_6 == auth_5 && err_195 == rst_8 ;endproperty \n property name; @(posedge fast_clk_17) (  auth_14  || clk_1 ) &&  (  chip_1 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> core_20 == rst_16 && tx_5 == rx_16 && auth_11 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_17"
    },
    {
        "Code": "if (  rx_9  && fsm_6 ) begin \n    rst_4 <= rst_5;\n    hw_13 <= chip_13;\n    core_16 = clk_17;\n    if ( fsm_12 ) begin\n        core_3 = core_19;\n        reg_8 = data_16;\n        clk_12 = chip_14;\n    end\n        if ( err_5  != chip_6  || rx_8 ) begin\n            fsm_12 = rst_14;\n            auth_114 = err_124;\n            tx_112 = clk_15;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_16) (  rx_9  && fsm_6 ) |-> rst_4 == rst_5 && hw_13 == chip_13 && core_16 == clk_17 ;endproperty \n property name; @(posedge pll_clk_16) (  rx_9  && fsm_6 ) &&  (  fsm_12 ) |-> core_3 == core_19 && reg_8 == data_16 && clk_12 == chip_14 ;endproperty \n property name; @(posedge pll_clk_16) (  rx_9  && fsm_6 ) &&  (  fsm_12 ) &&  (  err_5  != chip_6  || rx_8 ) |-> fsm_12 == rst_14 && auth_114 == err_124 && tx_112 == clk_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "if (  fsm_9  != err_10  && clk_9 ) begin \n    reg_5 <= err_18;\n    data_155 <= rx_14;\n    if ( rst_110  != data_6 ) begin\n        fsm_13 = tx_16;\n        hw_1 = err_10;\n    end\n        if ( core_14  != rx_9  && reg_16  || clk_2 ) begin\n            rst_20 <= rx_18;\n            hw_16 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_15) (  fsm_9  != err_10  && clk_9 ) |-> reg_5 == err_18 && data_155 == rx_14 ;endproperty \n property name; @(negedge clk_gen_15) (  fsm_9  != err_10  && clk_9 ) &&  (  rst_110  != data_6 ) |-> fsm_13 == tx_16 && hw_1 == err_10 ;endproperty \n property name; @(negedge clk_gen_15) (  fsm_9  != err_10  && clk_9 ) &&  (  rst_110  != data_6 ) &&  (  core_14  != rx_9  && reg_16  || clk_2 ) |-> rst_20 == rx_18 && hw_16 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_15"
    },
    {
        "Code": "if (  auth_11  && rx_8 ) begin \n    auth_114 <= err_10;\n    auth_9 <= chip_18;\n    if ( err_8  && fsm_14  && core_18 ) begin\n        fsm_19 <= rx_12;\n        chip_9 = fsm_12;\n    end\n        if ( core_12 ) begin\n            rst_3 = cfg_11;\n            reg_18 = reg_19;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_12) (  auth_11  && rx_8 ) |-> auth_114 == err_10 && auth_9 == chip_18 ;endproperty \n property name; @(posedge pll_clk_12) (  auth_11  && rx_8 ) &&  (  err_8  && fsm_14  && core_18 ) |-> fsm_19 == rx_12 && chip_9 == fsm_12 ;endproperty \n property name; @(posedge pll_clk_12) (  auth_11  && rx_8 ) &&  (  err_8  && fsm_14  && core_18 ) &&  (  core_12 ) |-> rst_3 == cfg_11 && reg_18 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_12"
    },
    {
        "Code": "if (  fsm_2  && cfg_10 ) begin \n    rx_125 <= auth_12;\n    core_112 <= sig_14;\n    fsm_18 <= clk_3;\n    if ( clk_8  && clk_7 ) begin\n        hw_38 <= sig_20;\n        reg_173 <= rx_18;\n        core_2 <= rx_16;\n    end\n        if ( core_12  != core_14  || hw_1 ) begin\n            err_20 <= fsm_4;\n            rx_11 = tx_5;\n            tx_6 <= rx_10;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_6) (  fsm_2  && cfg_10 ) |-> rx_125 == auth_12 && core_112 == sig_14 && fsm_18 == clk_3 ;endproperty \n property name; @(posedge bus_clock_6) (  fsm_2  && cfg_10 ) &&  (  clk_8  && clk_7 ) |-> hw_38 == sig_20 && reg_173 == rx_18 && core_2 == rx_16 ;endproperty \n property name; @(posedge bus_clock_6) (  fsm_2  && cfg_10 ) &&  (  clk_8  && clk_7 ) &&  (  core_12  != core_14  || hw_1 ) |-> err_20 == fsm_4 && rx_11 == tx_5 && tx_6 == rx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "if (  reg_134  != rx_2 ) begin \n    reg_4 <= cfg_10;\n    reg_14 <= rst_14;\n    rx_1 = cfg_19;\n    if ( cfg_7 ) begin\n        cfg_76 = clk_2;\n        hw_6 = err_20;\n        rst_138 <= rst_14;\n    end\n        if ( tx_17  && hw_9  != core_18 ) begin\n            rx_2 = fsm_8;\n            cfg_13 <= err_18;\n            chip_2 <= data_6;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_6) (  reg_134  != rx_2 ) |-> reg_4 == cfg_10 && reg_14 == rst_14 && rx_1 == cfg_19 ;endproperty \n property name; @(negedge fast_clk_6) (  reg_134  != rx_2 ) &&  (  cfg_7 ) |-> cfg_76 == clk_2 && hw_6 == err_20 && rst_138 == rst_14 ;endproperty \n property name; @(negedge fast_clk_6) (  reg_134  != rx_2 ) &&  (  cfg_7 ) &&  (  tx_17  && hw_9  != core_18 ) |-> rx_2 == fsm_8 && cfg_13 == err_18 && chip_2 == data_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_6"
    },
    {
        "Code": "if (  cfg_13  || hw_6  || data_16  && fsm_10 ) begin \n    hw_9 = reg_9;\n    if ( auth_9  || data_20  && err_10  != core_19 ) begin\n        reg_16 <= err_14;\n    end\n        if ( rx_18  || tx_4  && core_1  || cfg_10 ) begin\n            rx_1 = clk_9;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_14) (  cfg_13  || hw_6  || data_16  && fsm_10 ) |-> hw_9 == reg_9 ;endproperty \n property name; @(posedge mem_clock_14) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  auth_9  || data_20  && err_10  != core_19 ) |-> reg_16 == err_14 ;endproperty \n property name; @(posedge mem_clock_14) (  cfg_13  || hw_6  || data_16  && fsm_10 ) &&  (  auth_9  || data_20  && err_10  != core_19 ) &&  (  rx_18  || tx_4  && core_1  || cfg_10 ) |-> rx_1 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "if (  rx_15  != chip_8  && hw_4 ) begin \n    cfg_10 = core_7;\n    clk_18 = sig_16;\n    cfg_18 <= data_15;\n    if ( err_3 ) begin\n        reg_12 <= core_9;\n        chip_15 = rx_13;\n        tx_1 <= chip_19;\n    end\n        if ( rx_7  != clk_6  || clk_1  || hw_2 ) begin\n            data_185 = cfg_6;\n            clk_4 <= auth_12;\n            sig_11 <= err_16;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_12) (  rx_15  != chip_8  && hw_4 ) |-> cfg_10 == core_7 && clk_18 == sig_16 && cfg_18 == data_15 ;endproperty \n property name; @(negedge async_clk_12) (  rx_15  != chip_8  && hw_4 ) &&  (  err_3 ) |-> reg_12 == core_9 && chip_15 == rx_13 && tx_1 == chip_19 ;endproperty \n property name; @(negedge async_clk_12) (  rx_15  != chip_8  && hw_4 ) &&  (  err_3 ) &&  (  rx_7  != clk_6  || clk_1  || hw_2 ) |-> data_185 == cfg_6 && clk_4 == auth_12 && sig_11 == err_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "if (  core_2  != hw_19  || hw_11  || fsm_20 ) begin \n    cfg_3 = rst_8;\n    if ( tx_15  && reg_13 ) begin\n        auth_12 <= rst_8;\n    end\n        if ( rx_1  != cfg_19  || err_20  || sig_13 ) begin\n            sig_6 <= rst_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_7) (  core_2  != hw_19  || hw_11  || fsm_20 ) |-> cfg_3 == rst_8 ;endproperty \n property name; @(negedge clk_out_7) (  core_2  != hw_19  || hw_11  || fsm_20 ) &&  (  tx_15  && reg_13 ) |-> auth_12 == rst_8 ;endproperty \n property name; @(negedge clk_out_7) (  core_2  != hw_19  || hw_11  || fsm_20 ) &&  (  tx_15  && reg_13 ) &&  (  rx_1  != cfg_19  || err_20  || sig_13 ) |-> sig_6 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_7"
    },
    {
        "Code": "if (  err_1 ) begin \n    hw_19 <= chip_15;\n    clk_4 <= core_10;\n    if ( data_3  && err_2  && hw_8 ) begin\n        err_195 <= rst_1;\n        auth_120 = rx_1;\n    end\n        if ( rst_2  != err_96 ) begin\n            chip_7 <= chip_17;\n            auth_10 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_13) (  err_1 ) |-> hw_19 == chip_15 && clk_4 == core_10 ;endproperty \n property name; @(negedge pll_clk_13) (  err_1 ) &&  (  data_3  && err_2  && hw_8 ) |-> err_195 == rst_1 && auth_120 == rx_1 ;endproperty \n property name; @(negedge pll_clk_13) (  err_1 ) &&  (  data_3  && err_2  && hw_8 ) &&  (  rst_2  != err_96 ) |-> chip_7 == chip_17 && auth_10 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "if (  !rx_1 ) begin \n    chip_12 <= sig_12;\n    if ( fsm_3  || rst_9  != core_60 ) begin\n        chip_13 <= reg_19;\n    end\n        if ( clk_3  || rst_14  != hw_10 ) begin\n            fsm_8 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_17) (  !rx_1 ) |-> chip_12 == sig_12 ;endproperty \n property name; @(posedge bus_clock_17) (  !rx_1 ) &&  (  fsm_3  || rst_9  != core_60 ) |-> chip_13 == reg_19 ;endproperty \n property name; @(posedge bus_clock_17) (  !rx_1 ) &&  (  fsm_3  || rst_9  != core_60 ) &&  (  clk_3  || rst_14  != hw_10 ) |-> fsm_8 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_17"
    },
    {
        "Code": "if (  core_11 ) begin \n    sig_19 <= clk_3;\n    if ( err_2  && data_5  && rst_18 ) begin\n        rx_6 = sig_20;\n    end\n        if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n            tx_16 <= data_15;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_10) (  core_11 ) |-> sig_19 == clk_3 ;endproperty \n property name; @(negedge bus_clock_10) (  core_11 ) &&  (  err_2  && data_5  && rst_18 ) |-> rx_6 == sig_20 ;endproperty \n property name; @(negedge bus_clock_10) (  core_11 ) &&  (  err_2  && data_5  && rst_18 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> tx_16 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "if (  clk_18  || data_15  && tx_16 ) begin \n    clk_43 <= rx_18;\n    if ( hw_13 ) begin\n        clk_13 <= clk_12;\n    end\n        if ( tx_1  != reg_16 ) begin\n            clk_3 = tx_4;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_18) (  clk_18  || data_15  && tx_16 ) |-> clk_43 == rx_18 ;endproperty \n property name; @(negedge sys_clk_18) (  clk_18  || data_15  && tx_16 ) &&  (  hw_13 ) |-> clk_13 == clk_12 ;endproperty \n property name; @(negedge sys_clk_18) (  clk_18  || data_15  && tx_16 ) &&  (  hw_13 ) &&  (  tx_1  != reg_16 ) |-> clk_3 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "if (  core_13 ) begin \n    fsm_11 = cfg_4;\n    chip_14 = err_12;\n    core_14 = core_119;\n    if ( chip_16 ) begin\n        cfg_105 <= core_1;\n        rst_8 = tx_20;\n        clk_14 = core_7;\n    end\n        if ( core_167  && hw_5  && tx_168  != sig_3 ) begin\n            reg_118 = rx_13;\n            clk_1 <= err_7;\n            reg_5 = clk_8;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_12) (  core_13 ) |-> fsm_11 == cfg_4 && chip_14 == err_12 && core_14 == core_119 ;endproperty \n property name; @(posedge main_clk_12) (  core_13 ) &&  (  chip_16 ) |-> cfg_105 == core_1 && rst_8 == tx_20 && clk_14 == core_7 ;endproperty \n property name; @(posedge main_clk_12) (  core_13 ) &&  (  chip_16 ) &&  (  core_167  && hw_5  && tx_168  != sig_3 ) |-> reg_118 == rx_13 && clk_1 == err_7 && reg_5 == clk_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_12"
    },
    {
        "Code": "if (  err_5 ) begin \n    core_11 = cfg_2;\n    data_185 = auth_13;\n    rst_7 = cfg_6;\n    if ( cfg_8  || rx_1  || clk_13  && sig_5 ) begin\n        clk_9 <= cfg_15;\n        sig_12 <= sig_12;\n        data_14 = reg_19;\n    end\n        if ( cfg_19  && sig_4  && cfg_17  || sig_8 ) begin\n            sig_3 <= err_6;\n            cfg_18 = chip_11;\n            tx_13 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_7) (  err_5 ) |-> core_11 == cfg_2 && data_185 == auth_13 && rst_7 == cfg_6 ;endproperty \n property name; @(negedge clock_div_7) (  err_5 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_5 ) |-> clk_9 == cfg_15 && sig_12 == sig_12 && data_14 == reg_19 ;endproperty \n property name; @(negedge clock_div_7) (  err_5 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_5 ) &&  (  cfg_19  && sig_4  && cfg_17  || sig_8 ) |-> sig_3 == err_6 && cfg_18 == chip_11 && tx_13 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_7"
    },
    {
        "Code": "if (  rx_15 ) begin \n    clk_120 = sig_20;\n    auth_120 = data_1;\n    clk_43 = chip_12;\n    if ( auth_18  && tx_16  && rst_10  && err_17 ) begin\n        clk_16 = hw_16;\n        data_203 = clk_19;\n        tx_9 <= rst_18;\n    end\n        if ( cfg_1  != rst_14 ) begin\n            cfg_4 = chip_14;\n            rst_15 <= err_7;\n            cfg_12 = core_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_4) (  rx_15 ) |-> clk_120 == sig_20 && auth_120 == data_1 && clk_43 == chip_12 ;endproperty \n property name; @(negedge clock_source_4) (  rx_15 ) &&  (  auth_18  && tx_16  && rst_10  && err_17 ) |-> clk_16 == hw_16 && data_203 == clk_19 && tx_9 == rst_18 ;endproperty \n property name; @(negedge clock_source_4) (  rx_15 ) &&  (  auth_18  && tx_16  && rst_10  && err_17 ) &&  (  cfg_1  != rst_14 ) |-> cfg_4 == chip_14 && rst_15 == err_7 && cfg_12 == core_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "if ( !rst_ni ) begin \n    data_10 <= rst_13;\n    data_17 <= core_10;\n    if ( err_11  != auth_14  && fsm_11  != err_13 ) begin\n        fsm_26 = err_11;\n        clk_62 <= cfg_4;\n    end\n        if ( tx_118  != reg_14  || clk_15  != sig_5 ) begin\n            hw_20 <= cfg_4;\n            clk_1 = err_9;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_11) ( !rst_ni ) |-> data_10 == rst_13 && data_17 == core_10 ;endproperty \n property name; @(negedge core_clock_11) ( !rst_ni ) &&  (  err_11  != auth_14  && fsm_11  != err_13 ) |-> fsm_26 == err_11 && clk_62 == cfg_4 ;endproperty \n property name; @(negedge core_clock_11) ( !rst_ni ) &&  (  err_11  != auth_14  && fsm_11  != err_13 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) |-> hw_20 == cfg_4 && clk_1 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_11"
    },
    {
        "Code": "if ( !rst_ni ) begin \n    rx_20 = rst_1;\n    cfg_105 = core_2;\n    if ( tx_4  != cfg_17 ) begin\n        auth_18 = clk_3;\n        chip_7 <= reg_14;\n    end\n        if ( core_14  != rx_9  && reg_16  || clk_2 ) begin\n            hw_7 = cfg_3;\n            cfg_10 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_9) ( !rst_ni ) |-> rx_20 == rst_1 && cfg_105 == core_2 ;endproperty \n property name; @(posedge clk_out_9) ( !rst_ni ) &&  (  tx_4  != cfg_17 ) |-> auth_18 == clk_3 && chip_7 == reg_14 ;endproperty \n property name; @(posedge clk_out_9) ( !rst_ni ) &&  (  tx_4  != cfg_17 ) &&  (  core_14  != rx_9  && reg_16  || clk_2 ) |-> hw_7 == cfg_3 && cfg_10 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_9"
    },
    {
        "Code": "if ( !rst_ni ) begin \n    fsm_11 = cfg_6;\n    if ( rx_14 ) begin\n        sig_116 = clk_1;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_2 ) begin\n            data_120 <= hw_1;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_20) ( !rst_ni ) |-> fsm_11 == cfg_6 ;endproperty \n property name; @(posedge clock_div_20) ( !rst_ni ) &&  (  rx_14 ) |-> sig_116 == clk_1 ;endproperty \n property name; @(posedge clock_div_20) ( !rst_ni ) &&  (  rx_14 ) &&  (  sig_14  || rst_17  || data_3  && tx_2 ) |-> data_120 == hw_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_20"
    },
    {
        "Code": "if (  reg_4  && fsm_11  && data_11  || auth_1 ) begin \n    rst_18 = err_4;\n    if ( chip_17  != tx_15 ) begin\n        hw_20 <= auth_11;\n    end\n        if ( tx_116 ) begin\n            sig_2 = hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_3) (  reg_4  && fsm_11  && data_11  || auth_1 ) |-> rst_18 == err_4 ;endproperty \n property name; @(negedge ref_clk_3) (  reg_4  && fsm_11  && data_11  || auth_1 ) &&  (  chip_17  != tx_15 ) |-> hw_20 == auth_11 ;endproperty \n property name; @(negedge ref_clk_3) (  reg_4  && fsm_11  && data_11  || auth_1 ) &&  (  chip_17  != tx_15 ) &&  (  tx_116 ) |-> sig_2 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_3"
    },
    {
        "Code": "if (  data_3  != err_16  && rst_1 ) begin \n    sig_19 <= rst_1;\n    chip_9 <= clk_14;\n    rst_9 = clk_9;\n    if ( err_13 ) begin\n        hw_10 <= auth_50;\n        fsm_112 = sig_9;\n        auth_11 = sig_3;\n    end\n        if ( reg_20  && hw_20 ) begin\n            tx_10 = err_17;\n            rst_20 = err_11;\n            err_20 = chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_20) (  data_3  != err_16  && rst_1 ) |-> sig_19 == rst_1 && chip_9 == clk_14 && rst_9 == clk_9 ;endproperty \n property name; @(negedge clock_ctrl_20) (  data_3  != err_16  && rst_1 ) &&  (  err_13 ) |-> hw_10 == auth_50 && fsm_112 == sig_9 && auth_11 == sig_3 ;endproperty \n property name; @(negedge clock_ctrl_20) (  data_3  != err_16  && rst_1 ) &&  (  err_13 ) &&  (  reg_20  && hw_20 ) |-> tx_10 == err_17 && rst_20 == err_11 && err_20 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_20"
    },
    {
        "Code": "if (  rx_12  != cfg_18  || clk_2 ) begin \n    auth_6 <= cfg_20;\n    if ( chip_15  != cfg_15  && tx_14  || fsm_119 ) begin\n        err_5 <= err_15;\n    end\n        if ( cfg_20  != hw_14  || hw_10  && fsm_7 ) begin\n            rst_11 = tx_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_12) (  rx_12  != cfg_18  || clk_2 ) |-> auth_6 == cfg_20 ;endproperty \n property name; @(posedge clk_enable_12) (  rx_12  != cfg_18  || clk_2 ) &&  (  chip_15  != cfg_15  && tx_14  || fsm_119 ) |-> err_5 == err_15 ;endproperty \n property name; @(posedge clk_enable_12) (  rx_12  != cfg_18  || clk_2 ) &&  (  chip_15  != cfg_15  && tx_14  || fsm_119 ) &&  (  cfg_20  != hw_14  || hw_10  && fsm_7 ) |-> rst_11 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_12"
    },
    {
        "Code": "if (  rst_14  != sig_13  && data_16 ) begin \n    fsm_20 <= sig_6;\n    rx_18 = err_11;\n    if ( cfg_12  || sig_6  || rst_6 ) begin\n        reg_5 <= hw_10;\n        data_13 <= reg_4;\n    end\n        if ( core_16  != cfg_14  || hw_15  || err_11 ) begin\n            hw_196 = data_6;\n            rst_12 <= rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_3) (  rst_14  != sig_13  && data_16 ) |-> fsm_20 == sig_6 && rx_18 == err_11 ;endproperty \n property name; @(posedge ref_clk_3) (  rst_14  != sig_13  && data_16 ) &&  (  cfg_12  || sig_6  || rst_6 ) |-> reg_5 == hw_10 && data_13 == reg_4 ;endproperty \n property name; @(posedge ref_clk_3) (  rst_14  != sig_13  && data_16 ) &&  (  cfg_12  || sig_6  || rst_6 ) &&  (  core_16  != cfg_14  || hw_15  || err_11 ) |-> hw_196 == data_6 && rst_12 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_3"
    },
    {
        "Code": "if (  clk_1 ) begin \n    sig_32 = cfg_16;\n    rx_7 = fsm_12;\n    if ( clk_11  != core_118 ) begin\n        auth_3 <= rx_15;\n        data_8 <= sig_14;\n    end\n        if ( tx_12  != reg_16  || tx_9 ) begin\n            reg_116 = sig_14;\n            core_9 <= cfg_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_4) (  clk_1 ) |-> sig_32 == cfg_16 && rx_7 == fsm_12 ;endproperty \n property name; @(posedge clk_out_4) (  clk_1 ) &&  (  clk_11  != core_118 ) |-> auth_3 == rx_15 && data_8 == sig_14 ;endproperty \n property name; @(posedge clk_out_4) (  clk_1 ) &&  (  clk_11  != core_118 ) &&  (  tx_12  != reg_16  || tx_9 ) |-> reg_116 == sig_14 && core_9 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "if (  chip_8  && rx_3  || cfg_5  || hw_5 ) begin \n    fsm_18 <= data_3;\n    if ( rx_18  && core_15  && rst_7 ) begin\n        cfg_9 = err_2;\n    end\n        if ( rst_20  != fsm_16  && fsm_110  != cfg_5 ) begin\n            chip_20 = chip_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_6) (  chip_8  && rx_3  || cfg_5  || hw_5 ) |-> fsm_18 == data_3 ;endproperty \n property name; @(negedge clk_signal_6) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  rx_18  && core_15  && rst_7 ) |-> cfg_9 == err_2 ;endproperty \n property name; @(negedge clk_signal_6) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  rx_18  && core_15  && rst_7 ) &&  (  rst_20  != fsm_16  && fsm_110  != cfg_5 ) |-> chip_20 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_6"
    },
    {
        "Code": "if (  chip_10 ) begin \n    data_2 = clk_2;\n    if ( reg_6 ) begin\n        auth_19 <= auth_2;\n    end\n        if ( data_19 ) begin\n            sig_14 = sig_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_19) (  chip_10 ) |-> data_2 == clk_2 ;endproperty \n property name; @(negedge clk_osc_19) (  chip_10 ) &&  (  reg_6 ) |-> auth_19 == auth_2 ;endproperty \n property name; @(negedge clk_osc_19) (  chip_10 ) &&  (  reg_6 ) &&  (  data_19 ) |-> sig_14 == sig_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "if (  core_19  != core_14  || core_3 ) begin \n    reg_18 = reg_10;\n    if ( rx_20  != err_8  && reg_5  != fsm_13 ) begin\n        cfg_4 = err_14;\n    end\n        if ( sig_115  && sig_6 ) begin\n            err_17 <= chip_7;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_10) (  core_19  != core_14  || core_3 ) |-> reg_18 == reg_10 ;endproperty \n property name; @(posedge main_clk_10) (  core_19  != core_14  || core_3 ) &&  (  rx_20  != err_8  && reg_5  != fsm_13 ) |-> cfg_4 == err_14 ;endproperty \n property name; @(posedge main_clk_10) (  core_19  != core_14  || core_3 ) &&  (  rx_20  != err_8  && reg_5  != fsm_13 ) &&  (  sig_115  && sig_6 ) |-> err_17 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_10"
    },
    {
        "Code": "if (  auth_6  && data_1 ) begin \n    hw_38 <= rx_15;\n    if ( rst_110  != data_6 ) begin\n        err_9 = cfg_19;\n    end\n        if ( tx_2  || chip_20  && clk_48  || auth_42 ) begin\n            rx_1 = rx_9;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_13) (  auth_6  && data_1 ) |-> hw_38 == rx_15 ;endproperty \n property name; @(negedge mem_clock_13) (  auth_6  && data_1 ) &&  (  rst_110  != data_6 ) |-> err_9 == cfg_19 ;endproperty \n property name; @(negedge mem_clock_13) (  auth_6  && data_1 ) &&  (  rst_110  != data_6 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) |-> rx_1 == rx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "if (  chip_16  && err_10  || fsm_11 ) begin \n    auth_204 <= err_5;\n    auth_11 = clk_4;\n    tx_114 <= fsm_4;\n    if ( core_12  || core_11  || err_20  != tx_16 ) begin\n        sig_63 <= cfg_10;\n        rst_10 = rst_6;\n        rx_8 = data_5;\n    end\n        if ( chip_15  && auth_20 ) begin\n            tx_5 <= core_16;\n            reg_6 <= auth_2;\n            chip_18 = clk_2;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_3) (  chip_16  && err_10  || fsm_11 ) |-> auth_204 == err_5 && auth_11 == clk_4 && tx_114 == fsm_4 ;endproperty \n property name; @(posedge cpu_clock_3) (  chip_16  && err_10  || fsm_11 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) |-> sig_63 == cfg_10 && rst_10 == rst_6 && rx_8 == data_5 ;endproperty \n property name; @(posedge cpu_clock_3) (  chip_16  && err_10  || fsm_11 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) &&  (  chip_15  && auth_20 ) |-> tx_5 == core_16 && reg_6 == auth_2 && chip_18 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_3"
    },
    {
        "Code": "if (  clk_10  != cfg_8  && core_19  || rx_20 ) begin \n    hw_38 <= cfg_6;\n    auth_10 <= data_15;\n    if ( data_13 ) begin\n        sig_5 = sig_6;\n        auth_5 = auth_12;\n    end\n        if ( fsm_14 ) begin\n            fsm_6 <= err_11;\n            sig_20 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_13) (  clk_10  != cfg_8  && core_19  || rx_20 ) |-> hw_38 == cfg_6 && auth_10 == data_15 ;endproperty \n property name; @(posedge cpu_clock_13) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  data_13 ) |-> sig_5 == sig_6 && auth_5 == auth_12 ;endproperty \n property name; @(posedge cpu_clock_13) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  data_13 ) &&  (  fsm_14 ) |-> fsm_6 == err_11 && sig_20 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "if (  hw_18  && auth_20  || cfg_8 ) begin \n    auth_8 <= rst_17;\n    clk_118 = cfg_13;\n    clk_6 <= chip_4;\n    if ( rst_6 ) begin\n        data_203 <= hw_18;\n        core_13 <= rx_115;\n        data_17 <= rst_19;\n    end\n        if ( sig_18 ) begin\n            data_155 <= sig_12;\n            cfg_10 <= clk_20;\n            fsm_42 <= hw_4;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_13) (  hw_18  && auth_20  || cfg_8 ) |-> auth_8 == rst_17 && clk_118 == cfg_13 && clk_6 == chip_4 ;endproperty \n property name; @(negedge async_clk_13) (  hw_18  && auth_20  || cfg_8 ) &&  (  rst_6 ) |-> data_203 == hw_18 && core_13 == rx_115 && data_17 == rst_19 ;endproperty \n property name; @(negedge async_clk_13) (  hw_18  && auth_20  || cfg_8 ) &&  (  rst_6 ) &&  (  sig_18 ) |-> data_155 == sig_12 && cfg_10 == clk_20 && fsm_42 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "if (  hw_15  != cfg_13  || tx_17  || cfg_4 ) begin \n    cfg_18 = data_8;\n    if ( rst_7  || sig_10  && reg_5 ) begin\n        reg_12 <= hw_9;\n    end\n        if ( hw_3  || reg_2  != clk_6 ) begin\n            reg_16 <= tx_15;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_20) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) |-> cfg_18 == data_8 ;endproperty \n property name; @(posedge mem_clock_20) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  rst_7  || sig_10  && reg_5 ) |-> reg_12 == hw_9 ;endproperty \n property name; @(posedge mem_clock_20) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  rst_7  || sig_10  && reg_5 ) &&  (  hw_3  || reg_2  != clk_6 ) |-> reg_16 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "if (  cfg_1 ) begin \n    fsm_15 = cfg_138;\n    if ( data_4  || rst_13  != core_13 ) begin\n        cfg_183 = cfg_3;\n    end\n        if ( auth_19  || tx_14  != core_10  && fsm_18 ) begin\n            tx_1010 = rx_4;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_19) (  cfg_1 ) |-> fsm_15 == cfg_138 ;endproperty \n property name; @(negedge sys_clk_19) (  cfg_1 ) &&  (  data_4  || rst_13  != core_13 ) |-> cfg_183 == cfg_3 ;endproperty \n property name; @(negedge sys_clk_19) (  cfg_1 ) &&  (  data_4  || rst_13  != core_13 ) &&  (  auth_19  || tx_14  != core_10  && fsm_18 ) |-> tx_1010 == rx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "if (  reg_7  && rx_20  && tx_16 ) begin \n    hw_17 = clk_14;\n    if ( data_119  != err_119 ) begin\n        hw_4 <= core_17;\n    end\n        if ( cfg_6  != reg_19 ) begin\n            clk_1 <= chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_5) (  reg_7  && rx_20  && tx_16 ) |-> hw_17 == clk_14 ;endproperty \n property name; @(posedge sys_clk_5) (  reg_7  && rx_20  && tx_16 ) &&  (  data_119  != err_119 ) |-> hw_4 == core_17 ;endproperty \n property name; @(posedge sys_clk_5) (  reg_7  && rx_20  && tx_16 ) &&  (  data_119  != err_119 ) &&  (  cfg_6  != reg_19 ) |-> clk_1 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "if (  core_17  && reg_8  != err_18  && fsm_3 ) begin \n    chip_15 = err_7;\n    if ( cfg_14  || auth_13  && rx_13 ) begin\n        clk_7 = data_15;\n    end\n        if ( err_8  && chip_19  || hw_15  != tx_11 ) begin\n            cfg_5 = auth_2;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_17) (  core_17  && reg_8  != err_18  && fsm_3 ) |-> chip_15 == err_7 ;endproperty \n property name; @(negedge fast_clk_17) (  core_17  && reg_8  != err_18  && fsm_3 ) &&  (  cfg_14  || auth_13  && rx_13 ) |-> clk_7 == data_15 ;endproperty \n property name; @(negedge fast_clk_17) (  core_17  && reg_8  != err_18  && fsm_3 ) &&  (  cfg_14  || auth_13  && rx_13 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) |-> cfg_5 == auth_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_17"
    },
    {
        "Code": "if (  rx_14 ) begin \n    hw_16 = core_6;\n    chip_5 <= err_14;\n    if ( chip_120  && clk_5  != hw_16 ) begin\n        chip_10 <= sig_2;\n        chip_4 <= reg_4;\n    end\n        if ( reg_7  != err_13 ) begin\n            data_17 <= reg_12;\n            hw_11 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_5) (  rx_14 ) |-> hw_16 == core_6 && chip_5 == err_14 ;endproperty \n property name; @(posedge clock_div_5) (  rx_14 ) &&  (  chip_120  && clk_5  != hw_16 ) |-> chip_10 == sig_2 && chip_4 == reg_4 ;endproperty \n property name; @(posedge clock_div_5) (  rx_14 ) &&  (  chip_120  && clk_5  != hw_16 ) &&  (  reg_7  != err_13 ) |-> data_17 == reg_12 && hw_11 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_5"
    },
    {
        "Code": "if (  chip_8  && rx_3  || cfg_5  || hw_5 ) begin \n    fsm_17 = reg_19;\n    reg_58 = err_13;\n    if ( err_15  != hw_3  && sig_18 ) begin\n        sig_6 <= clk_14;\n        reg_14 <= chip_17;\n    end\n        if ( tx_7  || core_20 ) begin\n            core_19 = data_4;\n            sig_17 = data_7;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_7) (  chip_8  && rx_3  || cfg_5  || hw_5 ) |-> fsm_17 == reg_19 && reg_58 == err_13 ;endproperty \n property name; @(negedge core_clock_7) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  err_15  != hw_3  && sig_18 ) |-> sig_6 == clk_14 && reg_14 == chip_17 ;endproperty \n property name; @(negedge core_clock_7) (  chip_8  && rx_3  || cfg_5  || hw_5 ) &&  (  err_15  != hw_3  && sig_18 ) &&  (  tx_7  || core_20 ) |-> core_19 == data_4 && sig_17 == data_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "if (  core_12  && hw_12  != cfg_16 ) begin \n    cfg_17 <= chip_10;\n    hw_14 = core_113;\n    if ( clk_1  && clk_7 ) begin\n        clk_8 = reg_120;\n        err_16 = hw_15;\n    end\n        if ( err_11 ) begin\n            rst_15 = cfg_8;\n            sig_9 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_9) (  core_12  && hw_12  != cfg_16 ) |-> cfg_17 == chip_10 && hw_14 == core_113 ;endproperty \n property name; @(negedge async_clk_9) (  core_12  && hw_12  != cfg_16 ) &&  (  clk_1  && clk_7 ) |-> clk_8 == reg_120 && err_16 == hw_15 ;endproperty \n property name; @(negedge async_clk_9) (  core_12  && hw_12  != cfg_16 ) &&  (  clk_1  && clk_7 ) &&  (  err_11 ) |-> rst_15 == cfg_8 && sig_9 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_9"
    },
    {
        "Code": "if (  tx_10  && rx_15  != core_14  || sig_5 ) begin \n    hw_14 = rst_4;\n    reg_116 <= tx_14;\n    if ( err_13  || tx_111  || cfg_9  && err_8 ) begin\n        rx_2 = tx_14;\n        sig_9 <= err_18;\n    end\n        if ( rst_2 ) begin\n            clk_3 <= chip_20;\n            core_17 <= reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_15) (  tx_10  && rx_15  != core_14  || sig_5 ) |-> hw_14 == rst_4 && reg_116 == tx_14 ;endproperty \n property name; @(posedge pll_clk_15) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) |-> rx_2 == tx_14 && sig_9 == err_18 ;endproperty \n property name; @(posedge pll_clk_15) (  tx_10  && rx_15  != core_14  || sig_5 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) &&  (  rst_2 ) |-> clk_3 == chip_20 && core_17 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_15"
    },
    {
        "Code": "if (  auth_7  && core_18  && auth_14 ) begin \n    cfg_20 = auth_9;\n    fsm_5 = core_14;\n    core_112 = clk_3;\n    if ( fsm_16  != data_9 ) begin\n        reg_16 = err_18;\n        rst_7 <= chip_195;\n        tx_112 = sig_6;\n    end\n        if ( cfg_6  != reg_10 ) begin\n            cfg_105 = auth_2;\n            clk_8 = err_1;\n            rst_9 <= chip_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_12) (  auth_7  && core_18  && auth_14 ) |-> cfg_20 == auth_9 && fsm_5 == core_14 && core_112 == clk_3 ;endproperty \n property name; @(posedge clock_div_12) (  auth_7  && core_18  && auth_14 ) &&  (  fsm_16  != data_9 ) |-> reg_16 == err_18 && rst_7 == chip_195 && tx_112 == sig_6 ;endproperty \n property name; @(posedge clock_div_12) (  auth_7  && core_18  && auth_14 ) &&  (  fsm_16  != data_9 ) &&  (  cfg_6  != reg_10 ) |-> cfg_105 == auth_2 && clk_8 == err_1 && rst_9 == chip_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "if (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) begin \n    clk_7 = sig_6;\n    fsm_13 <= rx_3;\n    if ( rst_18  != core_9  && data_17 ) begin\n        tx_2 <= auth_2;\n        auth_120 = reg_11;\n    end\n        if ( reg_7  != clk_15  || hw_16 ) begin\n            clk_122 <= auth_7;\n            reg_18 = fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_6) (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) |-> clk_7 == sig_6 && fsm_13 == rx_3 ;endproperty \n property name; @(negedge clk_osc_6) (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) &&  (  rst_18  != core_9  && data_17 ) |-> tx_2 == auth_2 && auth_120 == reg_11 ;endproperty \n property name; @(negedge clk_osc_6) (  cfg_4  != chip_17  && fsm_8  || cfg_14 ) &&  (  rst_18  != core_9  && data_17 ) &&  (  reg_7  != clk_15  || hw_16 ) |-> clk_122 == auth_7 && reg_18 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_6"
    },
    {
        "Code": "if (  reg_14  || reg_11  || tx_7  && chip_7 ) begin \n    rx_125 = data_12;\n    cfg_16 = tx_2;\n    rst_11 = auth_5;\n    if ( hw_9  && hw_18  || auth_1 ) begin\n        data_10 = fsm_20;\n        cfg_7 <= rst_3;\n        sig_9 <= cfg_10;\n    end\n        if ( sig_4  != rst_19  || cfg_8  != rx_20 ) begin\n            chip_109 = core_10;\n            auth_16 <= core_1;\n            auth_17 <= data_7;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_8) (  reg_14  || reg_11  || tx_7  && chip_7 ) |-> rx_125 == data_12 && cfg_16 == tx_2 && rst_11 == auth_5 ;endproperty \n property name; @(negedge mem_clock_8) (  reg_14  || reg_11  || tx_7  && chip_7 ) &&  (  hw_9  && hw_18  || auth_1 ) |-> data_10 == fsm_20 && cfg_7 == rst_3 && sig_9 == cfg_10 ;endproperty \n property name; @(negedge mem_clock_8) (  reg_14  || reg_11  || tx_7  && chip_7 ) &&  (  hw_9  && hw_18  || auth_1 ) &&  (  sig_4  != rst_19  || cfg_8  != rx_20 ) |-> chip_109 == core_10 && auth_16 == core_1 && auth_17 == data_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_8"
    },
    {
        "Code": "if (  sig_1  || rx_4  && hw_20 ) begin \n    err_4 <= auth_11;\n    if ( data_11  && tx_17  != clk_19 ) begin\n        cfg_208 = auth_16;\n    end\n        if ( clk_1  && clk_12  != rst_2  || sig_2 ) begin\n            cfg_105 <= core_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_7) (  sig_1  || rx_4  && hw_20 ) |-> err_4 == auth_11 ;endproperty \n property name; @(negedge clk_gen_7) (  sig_1  || rx_4  && hw_20 ) &&  (  data_11  && tx_17  != clk_19 ) |-> cfg_208 == auth_16 ;endproperty \n property name; @(negedge clk_gen_7) (  sig_1  || rx_4  && hw_20 ) &&  (  data_11  && tx_17  != clk_19 ) &&  (  clk_1  && clk_12  != rst_2  || sig_2 ) |-> cfg_105 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "if (  hw_18  && rx_12  && data_4 ) begin \n    data_1 = core_1;\n    fsm_8 = cfg_2;\n    cfg_1 = data_11;\n    if ( clk_14  && tx_6  && tx_8 ) begin\n        core_12 = err_10;\n        tx_5 <= reg_11;\n        chip_2 = reg_12;\n    end\n        if ( tx_1  != core_18 ) begin\n            sig_4 <= rx_16;\n            tx_13 = rx_13;\n            sig_10 = core_10;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_8) (  hw_18  && rx_12  && data_4 ) |-> data_1 == core_1 && fsm_8 == cfg_2 && cfg_1 == data_11 ;endproperty \n property name; @(posedge main_clk_8) (  hw_18  && rx_12  && data_4 ) &&  (  clk_14  && tx_6  && tx_8 ) |-> core_12 == err_10 && tx_5 == reg_11 && chip_2 == reg_12 ;endproperty \n property name; @(posedge main_clk_8) (  hw_18  && rx_12  && data_4 ) &&  (  clk_14  && tx_6  && tx_8 ) &&  (  tx_1  != core_18 ) |-> sig_4 == rx_16 && tx_13 == rx_13 && sig_10 == core_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "if (  reg_7  != rst_19 ) begin \n    cfg_16 <= auth_12;\n    data_10 <= core_7;\n    tx_11 <= cfg_4;\n    if ( rst_8  || rx_13  != fsm_8 ) begin\n        data_18 = core_96;\n        err_1 = hw_15;\n        core_20 = rx_10;\n    end\n        if ( err_19  && data_19  && auth_13 ) begin\n            hw_17 = data_3;\n            core_4 = rst_4;\n            hw_8 <= err_4;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_9) (  reg_7  != rst_19 ) |-> cfg_16 == auth_12 && data_10 == core_7 && tx_11 == cfg_4 ;endproperty \n property name; @(negedge main_clk_9) (  reg_7  != rst_19 ) &&  (  rst_8  || rx_13  != fsm_8 ) |-> data_18 == core_96 && err_1 == hw_15 && core_20 == rx_10 ;endproperty \n property name; @(negedge main_clk_9) (  reg_7  != rst_19 ) &&  (  rst_8  || rx_13  != fsm_8 ) &&  (  err_19  && data_19  && auth_13 ) |-> hw_17 == data_3 && core_4 == rst_4 && hw_8 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_9"
    },
    {
        "Code": "if (  reg_3  && chip_9  && clk_7  || data_10 ) begin \n    reg_12 = tx_1;\n    clk_14 = rst_4;\n    if ( tx_15  || tx_10 ) begin\n        data_18 <= reg_14;\n        auth_120 = clk_17;\n    end\n        if ( chip_13  || clk_11  || core_6  && data_3 ) begin\n            fsm_2 = sig_11;\n            data_5 <= hw_16;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_9) (  reg_3  && chip_9  && clk_7  || data_10 ) |-> reg_12 == tx_1 && clk_14 == rst_4 ;endproperty \n property name; @(negedge clock_ctrl_9) (  reg_3  && chip_9  && clk_7  || data_10 ) &&  (  tx_15  || tx_10 ) |-> data_18 == reg_14 && auth_120 == clk_17 ;endproperty \n property name; @(negedge clock_ctrl_9) (  reg_3  && chip_9  && clk_7  || data_10 ) &&  (  tx_15  || tx_10 ) &&  (  chip_13  || clk_11  || core_6  && data_3 ) |-> fsm_2 == sig_11 && data_5 == hw_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "if (  auth_7  && chip_157  && fsm_152 ) begin \n    data_120 <= hw_2;\n    tx_5 = chip_17;\n    rst_52 = sig_3;\n    if ( data_14 ) begin\n        auth_18 = core_10;\n        core_17 <= clk_3;\n        rst_154 = sig_3;\n    end\n        if ( sig_20  != auth_18 ) begin\n            rst_16 = auth_5;\n            core_3 = cfg_4;\n            fsm_6 = clk_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_19) (  auth_7  && chip_157  && fsm_152 ) |-> data_120 == hw_2 && tx_5 == chip_17 && rst_52 == sig_3 ;endproperty \n property name; @(negedge clk_enable_19) (  auth_7  && chip_157  && fsm_152 ) &&  (  data_14 ) |-> auth_18 == core_10 && core_17 == clk_3 && rst_154 == sig_3 ;endproperty \n property name; @(negedge clk_enable_19) (  auth_7  && chip_157  && fsm_152 ) &&  (  data_14 ) &&  (  sig_20  != auth_18 ) |-> rst_16 == auth_5 && core_3 == cfg_4 && fsm_6 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_19"
    },
    {
        "Code": "if (  rst_14  != sig_13  && data_16 ) begin \n    hw_1 = cfg_16;\n    tx_18 <= auth_12;\n    if ( rst_10  != chip_19  && rx_7  && rx_1 ) begin\n        hw_79 <= auth_4;\n        chip_18 <= core_17;\n    end\n        if ( fsm_16 ) begin\n            fsm_16 = auth_18;\n            clk_3 = fsm_19;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_11) (  rst_14  != sig_13  && data_16 ) |-> hw_1 == cfg_16 && tx_18 == auth_12 ;endproperty \n property name; @(negedge clock_source_11) (  rst_14  != sig_13  && data_16 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) |-> hw_79 == auth_4 && chip_18 == core_17 ;endproperty \n property name; @(negedge clock_source_11) (  rst_14  != sig_13  && data_16 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) &&  (  fsm_16 ) |-> fsm_16 == auth_18 && clk_3 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_11"
    },
    {
        "Code": "if (  tx_17  && reg_13 ) begin \n    auth_204 <= data_12;\n    if ( tx_2  || chip_20  && clk_18  || auth_5 ) begin\n        auth_11 = clk_8;\n    end\n        if ( rst_129  != data_6 ) begin\n            err_50 = tx_11;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_7) (  tx_17  && reg_13 ) |-> auth_204 == data_12 ;endproperty \n property name; @(negedge pll_clk_7) (  tx_17  && reg_13 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) |-> auth_11 == clk_8 ;endproperty \n property name; @(negedge pll_clk_7) (  tx_17  && reg_13 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) &&  (  rst_129  != data_6 ) |-> err_50 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_7"
    },
    {
        "Code": "if (  reg_7  && rx_20  && tx_16 ) begin \n    auth_1 <= reg_4;\n    if ( hw_11  != core_11 ) begin\n        core_112 = tx_11;\n    end\n        if ( err_8  && fsm_3  && core_18 ) begin\n            rst_7 = rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_20) (  reg_7  && rx_20  && tx_16 ) |-> auth_1 == reg_4 ;endproperty \n property name; @(negedge async_clk_20) (  reg_7  && rx_20  && tx_16 ) &&  (  hw_11  != core_11 ) |-> core_112 == tx_11 ;endproperty \n property name; @(negedge async_clk_20) (  reg_7  && rx_20  && tx_16 ) &&  (  hw_11  != core_11 ) &&  (  err_8  && fsm_3  && core_18 ) |-> rst_7 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_20"
    },
    {
        "Code": "if (  reg_10  != clk_11 ) begin \n    err_50 <= err_10;\n    auth_17 <= rx_10;\n    if ( auth_80  || core_80  != fsm_13  && reg_11 ) begin\n        core_20 <= data_11;\n        data_8 = chip_12;\n    end\n        if ( tx_2  && fsm_52 ) begin\n            clk_1 <= auth_15;\n            err_19 <= rx_1;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_3) (  reg_10  != clk_11 ) |-> err_50 == err_10 && auth_17 == rx_10 ;endproperty \n property name; @(negedge async_clk_3) (  reg_10  != clk_11 ) &&  (  auth_80  || core_80  != fsm_13  && reg_11 ) |-> core_20 == data_11 && data_8 == chip_12 ;endproperty \n property name; @(negedge async_clk_3) (  reg_10  != clk_11 ) &&  (  auth_80  || core_80  != fsm_13  && reg_11 ) &&  (  tx_2  && fsm_52 ) |-> clk_1 == auth_15 && err_19 == rx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "if (  sig_17  || core_2 ) begin \n    clk_19 <= rst_14;\n    chip_7 <= cfg_20;\n    if ( clk_7  && tx_1616  && fsm_3  && clk_164 ) begin\n        rx_15 = hw_7;\n        hw_16 = clk_3;\n    end\n        if ( data_20 ) begin\n            hw_14 <= reg_7;\n            sig_16 <= auth_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_18) (  sig_17  || core_2 ) |-> clk_19 == rst_14 && chip_7 == cfg_20 ;endproperty \n property name; @(posedge clk_enable_18) (  sig_17  || core_2 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) |-> rx_15 == hw_7 && hw_16 == clk_3 ;endproperty \n property name; @(posedge clk_enable_18) (  sig_17  || core_2 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) &&  (  data_20 ) |-> hw_14 == reg_7 && sig_16 == auth_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "if (  cfg_2  && hw_13 ) begin \n    auth_11 = rst_19;\n    data_4 <= err_1;\n    if ( err_11  && tx_11  || data_8  != rst_10 ) begin\n        clk_13 <= tx_1;\n        sig_63 = reg_13;\n    end\n        if ( rst_4 ) begin\n            cfg_17 = err_5;\n            err_20 <= reg_8;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_10) (  cfg_2  && hw_13 ) |-> auth_11 == rst_19 && data_4 == err_1 ;endproperty \n property name; @(posedge cpu_clock_10) (  cfg_2  && hw_13 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) |-> clk_13 == tx_1 && sig_63 == reg_13 ;endproperty \n property name; @(posedge cpu_clock_10) (  cfg_2  && hw_13 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) &&  (  rst_4 ) |-> cfg_17 == err_5 && err_20 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "if (  auth_12  || rx_7  != tx_4 ) begin \n    rst_14 = rx_17;\n    if ( auth_6  != cfg_1 ) begin\n        data_17 <= reg_1;\n    end\n        if ( fsm_12  || rx_6 ) begin\n            hw_8 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_19) (  auth_12  || rx_7  != tx_4 ) |-> rst_14 == rx_17 ;endproperty \n property name; @(negedge async_clk_19) (  auth_12  || rx_7  != tx_4 ) &&  (  auth_6  != cfg_1 ) |-> data_17 == reg_1 ;endproperty \n property name; @(negedge async_clk_19) (  auth_12  || rx_7  != tx_4 ) &&  (  auth_6  != cfg_1 ) &&  (  fsm_12  || rx_6 ) |-> hw_8 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_19"
    },
    {
        "Code": "if (  tx_17  && chip_14  || rst_7  || fsm_8 ) begin \n    tx_46 <= tx_2;\n    rst_2 <= tx_2;\n    if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n        hw_18 = rx_18;\n        reg_173 = sig_2;\n    end\n        if ( reg_15  || chip_5  != rst_4  && core_6 ) begin\n            reg_10 <= hw_6;\n            chip_110 = rx_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_16) (  tx_17  && chip_14  || rst_7  || fsm_8 ) |-> tx_46 == tx_2 && rst_2 == tx_2 ;endproperty \n property name; @(negedge clk_reset_16) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> hw_18 == rx_18 && reg_173 == sig_2 ;endproperty \n property name; @(negedge clk_reset_16) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) &&  (  reg_15  || chip_5  != rst_4  && core_6 ) |-> reg_10 == hw_6 && chip_110 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_16"
    },
    {
        "Code": "if (  err_17  != rst_9 ) begin \n    rx_16 = reg_4;\n    cfg_105 <= rst_4;\n    hw_13 <= tx_6;\n    if ( fsm_3  != auth_19  || tx_16  && auth_15 ) begin\n        clk_12 = rx_9;\n        data_13 = auth_10;\n        tx_10 <= rst_14;\n    end\n        if ( sig_15  && sig_6 ) begin\n            auth_120 = hw_18;\n            chip_20 <= hw_19;\n            data_8 <= data_11;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_14) (  err_17  != rst_9 ) |-> rx_16 == reg_4 && cfg_105 == rst_4 && hw_13 == tx_6 ;endproperty \n property name; @(posedge bus_clock_14) (  err_17  != rst_9 ) &&  (  fsm_3  != auth_19  || tx_16  && auth_15 ) |-> clk_12 == rx_9 && data_13 == auth_10 && tx_10 == rst_14 ;endproperty \n property name; @(posedge bus_clock_14) (  err_17  != rst_9 ) &&  (  fsm_3  != auth_19  || tx_16  && auth_15 ) &&  (  sig_15  && sig_6 ) |-> auth_120 == hw_18 && chip_20 == hw_19 && data_8 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_14"
    },
    {
        "Code": "if (  auth_2  || reg_4  || rx_14  || cfg_18 ) begin \n    chip_2 = fsm_3;\n    if ( rst_17  && tx_19  != fsm_19  && hw_6 ) begin\n        reg_7 <= err_14;\n    end\n        if ( err_11  && tx_11  || data_8  != rst_10 ) begin\n            auth_2 = reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  auth_2  || reg_4  || rx_14  || cfg_18 ) |-> chip_2 == fsm_3 ;endproperty \n property name; @(negedge async_clk_16) (  auth_2  || reg_4  || rx_14  || cfg_18 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) |-> reg_7 == err_14 ;endproperty \n property name; @(negedge async_clk_16) (  auth_2  || reg_4  || rx_14  || cfg_18 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) |-> auth_2 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  rst_17  && rst_10  != fsm_2 ) begin \n    clk_13 = fsm_2;\n    rst_9 <= err_6;\n    chip_12 <= err_6;\n    if ( chip_12  && auth_15  || tx_2  || rst_15 ) begin\n        reg_13 = sig_16;\n        cfg_15 = chip_4;\n        reg_36 <= chip_18;\n    end\n        if ( rx_20  && fsm_12  && reg_16  != sig_15 ) begin\n            cfg_13 <= tx_15;\n            rst_3 <= auth_2;\n            auth_11 <= err_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_5) (  rst_17  && rst_10  != fsm_2 ) |-> clk_13 == fsm_2 && rst_9 == err_6 && chip_12 == err_6 ;endproperty \n property name; @(posedge clk_out_5) (  rst_17  && rst_10  != fsm_2 ) &&  (  chip_12  && auth_15  || tx_2  || rst_15 ) |-> reg_13 == sig_16 && cfg_15 == chip_4 && reg_36 == chip_18 ;endproperty \n property name; @(posedge clk_out_5) (  rst_17  && rst_10  != fsm_2 ) &&  (  chip_12  && auth_15  || tx_2  || rst_15 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) |-> cfg_13 == tx_15 && rst_3 == auth_2 && auth_11 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "if (  core_11  != tx_1  || hw_19 ) begin \n    data_185 = err_6;\n    auth_1 <= reg_19;\n    clk_62 = fsm_12;\n    if ( rst_1  && core_11  && auth_15 ) begin\n        err_7 = cfg_6;\n        err_2 = core_1;\n        hw_3 = auth_9;\n    end\n        if ( cfg_2  != reg_15  || hw_18  || fsm_16 ) begin\n            core_11 <= rx_10;\n            cfg_7 <= rst_12;\n            cfg_76 = rx_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_16) (  core_11  != tx_1  || hw_19 ) |-> data_185 == err_6 && auth_1 == reg_19 && clk_62 == fsm_12 ;endproperty \n property name; @(negedge clk_signal_16) (  core_11  != tx_1  || hw_19 ) &&  (  rst_1  && core_11  && auth_15 ) |-> err_7 == cfg_6 && err_2 == core_1 && hw_3 == auth_9 ;endproperty \n property name; @(negedge clk_signal_16) (  core_11  != tx_1  || hw_19 ) &&  (  rst_1  && core_11  && auth_15 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) |-> core_11 == rx_10 && cfg_7 == rst_12 && cfg_76 == rx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "if (  hw_97  != auth_7  || data_8 ) begin \n    cfg_6 = data_4;\n    data_14 = tx_11;\n    if ( hw_5  || reg_5  || auth_17 ) begin\n        sig_11 <= fsm_8;\n        chip_15 <= fsm_4;\n    end\n        if ( rx_4  != data_4 ) begin\n            rst_8 <= fsm_12;\n            rst_52 <= reg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_20) (  hw_97  != auth_7  || data_8 ) |-> cfg_6 == data_4 && data_14 == tx_11 ;endproperty \n property name; @(negedge clk_out_20) (  hw_97  != auth_7  || data_8 ) &&  (  hw_5  || reg_5  || auth_17 ) |-> sig_11 == fsm_8 && chip_15 == fsm_4 ;endproperty \n property name; @(negedge clk_out_20) (  hw_97  != auth_7  || data_8 ) &&  (  hw_5  || reg_5  || auth_17 ) &&  (  rx_4  != data_4 ) |-> rst_8 == fsm_12 && rst_52 == reg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "if (  cfg_20  && sig_9  && tx_20  != err_17 ) begin \n    hw_38 = rx_20;\n    rst_1 = auth_20;\n    tx_12 <= tx_19;\n    if ( cfg_20  != fsm_8 ) begin\n        clk_14 = rx_6;\n        rst_14 <= core_15;\n        chip_1 <= hw_8;\n    end\n        if ( reg_5  != rx_5 ) begin\n            cfg_18 = reg_4;\n            auth_1 = cfg_16;\n            tx_27 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_16) (  cfg_20  && sig_9  && tx_20  != err_17 ) |-> hw_38 == rx_20 && rst_1 == auth_20 && tx_12 == tx_19 ;endproperty \n property name; @(posedge clk_out_16) (  cfg_20  && sig_9  && tx_20  != err_17 ) &&  (  cfg_20  != fsm_8 ) |-> clk_14 == rx_6 && rst_14 == core_15 && chip_1 == hw_8 ;endproperty \n property name; @(posedge clk_out_16) (  cfg_20  && sig_9  && tx_20  != err_17 ) &&  (  cfg_20  != fsm_8 ) &&  (  reg_5  != rx_5 ) |-> cfg_18 == reg_4 && auth_1 == cfg_16 && tx_27 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_16"
    },
    {
        "Code": "if (  !tx_4 ) begin \n    rst_4 = clk_2;\n    auth_2 = err_17;\n    if ( chip_120  && clk_5  != hw_16 ) begin\n        rst_3 = reg_19;\n        core_147 = err_10;\n    end\n        if ( tx_14  != reg_16  || tx_9 ) begin\n            clk_62 <= sig_2;\n            hw_15 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_16) (  !tx_4 ) |-> rst_4 == clk_2 && auth_2 == err_17 ;endproperty \n property name; @(negedge bus_clock_16) (  !tx_4 ) &&  (  chip_120  && clk_5  != hw_16 ) |-> rst_3 == reg_19 && core_147 == err_10 ;endproperty \n property name; @(negedge bus_clock_16) (  !tx_4 ) &&  (  chip_120  && clk_5  != hw_16 ) &&  (  tx_14  != reg_16  || tx_9 ) |-> clk_62 == sig_2 && hw_15 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_16"
    },
    {
        "Code": "if (  fsm_2  && cfg_10 ) begin \n    clk_16 <= rx_20;\n    if ( tx_12  != reg_14  || clk_4  != sig_5 ) begin\n        reg_16 <= sig_8;\n    end\n        if ( auth_6  || data_20  && err_10  != core_16 ) begin\n            data_178 <= data_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_2) (  fsm_2  && cfg_10 ) |-> clk_16 == rx_20 ;endproperty \n property name; @(posedge clk_enable_2) (  fsm_2  && cfg_10 ) &&  (  tx_12  != reg_14  || clk_4  != sig_5 ) |-> reg_16 == sig_8 ;endproperty \n property name; @(posedge clk_enable_2) (  fsm_2  && cfg_10 ) &&  (  tx_12  != reg_14  || clk_4  != sig_5 ) &&  (  auth_6  || data_20  && err_10  != core_16 ) |-> data_178 == data_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_2"
    },
    {
        "Code": "if (  data_18 ) begin \n    tx_2 = fsm_5;\n    reg_58 = err_4;\n    rx_12 <= data_17;\n    if ( err_14  != clk_7 ) begin\n        core_12 = reg_7;\n        auth_2 = cfg_1;\n        sig_17 = tx_4;\n    end\n        if ( reg_7  != err_13 ) begin\n            err_15 = cfg_4;\n            auth_3 <= fsm_5;\n            tx_112 <= auth_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_12) (  data_18 ) |-> tx_2 == fsm_5 && reg_58 == err_4 && rx_12 == data_17 ;endproperty \n property name; @(negedge clk_signal_12) (  data_18 ) &&  (  err_14  != clk_7 ) |-> core_12 == reg_7 && auth_2 == cfg_1 && sig_17 == tx_4 ;endproperty \n property name; @(negedge clk_signal_12) (  data_18 ) &&  (  err_14  != clk_7 ) &&  (  reg_7  != err_13 ) |-> err_15 == cfg_4 && auth_3 == fsm_5 && tx_112 == auth_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "if (  cfg_13  || hw_6  || data_16  && fsm_13 ) begin \n    rx_20 <= sig_15;\n    chip_110 <= auth_2;\n    core_2 <= rst_6;\n    if ( fsm_17  || data_14  != core_13  && fsm_12 ) begin\n        data_11 = reg_15;\n        rst_14 <= cfg_15;\n        tx_6 = reg_4;\n    end\n        if ( auth_6  || fsm_2  != reg_18  && tx_6 ) begin\n            auth_4 <= core_16;\n            rx_10 <= clk_7;\n            err_4 = hw_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_6) (  cfg_13  || hw_6  || data_16  && fsm_13 ) |-> rx_20 == sig_15 && chip_110 == auth_2 && core_2 == rst_6 ;endproperty \n property name; @(negedge clk_enable_6) (  cfg_13  || hw_6  || data_16  && fsm_13 ) &&  (  fsm_17  || data_14  != core_13  && fsm_12 ) |-> data_11 == reg_15 && rst_14 == cfg_15 && tx_6 == reg_4 ;endproperty \n property name; @(negedge clk_enable_6) (  cfg_13  || hw_6  || data_16  && fsm_13 ) &&  (  fsm_17  || data_14  != core_13  && fsm_12 ) &&  (  auth_6  || fsm_2  != reg_18  && tx_6 ) |-> auth_4 == core_16 && rx_10 == clk_7 && err_4 == hw_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_6"
    },
    {
        "Code": "if (  tx_3  || clk_105  && sig_105 ) begin \n    data_14 <= rx_13;\n    cfg_18 = sig_14;\n    tx_12 = reg_5;\n    if ( tx_7  || fsm_15  || err_19 ) begin\n        clk_27 <= data_8;\n        fsm_5 <= rst_4;\n        chip_9 <= tx_6;\n    end\n        if ( reg_17  || auth_19  && cfg_1  && reg_8 ) begin\n            data_120 <= err_4;\n            rx_15 <= sig_2;\n            rst_52 = cfg_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_5) (  tx_3  || clk_105  && sig_105 ) |-> data_14 == rx_13 && cfg_18 == sig_14 && tx_12 == reg_5 ;endproperty \n property name; @(posedge clk_enable_5) (  tx_3  || clk_105  && sig_105 ) &&  (  tx_7  || fsm_15  || err_19 ) |-> clk_27 == data_8 && fsm_5 == rst_4 && chip_9 == tx_6 ;endproperty \n property name; @(posedge clk_enable_5) (  tx_3  || clk_105  && sig_105 ) &&  (  tx_7  || fsm_15  || err_19 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) |-> data_120 == err_4 && rx_15 == sig_2 && rst_52 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_5"
    },
    {
        "Code": "if (  err_15 ) begin \n    chip_11 <= reg_19;\n    if ( rst_12  && err_13  != chip_7  && hw_7 ) begin\n        core_20 <= err_1;\n    end\n        if ( fsm_116  != data_9 ) begin\n            rx_1 = sig_1;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_4) (  err_15 ) |-> chip_11 == reg_19 ;endproperty \n property name; @(negedge mem_clock_4) (  err_15 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) |-> core_20 == err_1 ;endproperty \n property name; @(negedge mem_clock_4) (  err_15 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) &&  (  fsm_116  != data_9 ) |-> rx_1 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "if (  fsm_2 ) begin \n    clk_10 = clk_3;\n    rx_4 = data_8;\n    tx_10 <= fsm_2;\n    if ( chip_12  || data_5 ) begin\n        clk_18 <= hw_15;\n        clk_6 <= core_1;\n        fsm_15 <= clk_20;\n    end\n        if ( rst_3  != clk_33  || fsm_37  || hw_32 ) begin\n            err_18 <= chip_17;\n            clk_15 <= sig_2;\n            data_19 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_14) (  fsm_2 ) |-> clk_10 == clk_3 && rx_4 == data_8 && tx_10 == fsm_2 ;endproperty \n property name; @(posedge clk_out_14) (  fsm_2 ) &&  (  chip_12  || data_5 ) |-> clk_18 == hw_15 && clk_6 == core_1 && fsm_15 == clk_20 ;endproperty \n property name; @(posedge clk_out_14) (  fsm_2 ) &&  (  chip_12  || data_5 ) &&  (  rst_3  != clk_33  || fsm_37  || hw_32 ) |-> err_18 == chip_17 && clk_15 == sig_2 && data_19 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "if (  fsm_8  || fsm_3 ) begin \n    rx_13 = err_1;\n    auth_16 <= rx_15;\n    if ( auth_19  || tx_14  != core_10  && fsm_18 ) begin\n        tx_8 = auth_16;\n        sig_12 = data_6;\n    end\n        if ( auth_2  != err_16  && data_1  && sig_12 ) begin\n            sig_17 = err_6;\n            fsm_8 = tx_19;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_6) (  fsm_8  || fsm_3 ) |-> rx_13 == err_1 && auth_16 == rx_15 ;endproperty \n property name; @(posedge ref_clk_6) (  fsm_8  || fsm_3 ) &&  (  auth_19  || tx_14  != core_10  && fsm_18 ) |-> tx_8 == auth_16 && sig_12 == data_6 ;endproperty \n property name; @(posedge ref_clk_6) (  fsm_8  || fsm_3 ) &&  (  auth_19  || tx_14  != core_10  && fsm_18 ) &&  (  auth_2  != err_16  && data_1  && sig_12 ) |-> sig_17 == err_6 && fsm_8 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_6"
    },
    {
        "Code": "if (  data_20  != tx_11  || rx_17  || cfg_8 ) begin \n    cfg_116 = rst_8;\n    data_8 <= rst_10;\n    if ( core_17  && hw_5  && tx_18  != sig_3 ) begin\n        reg_7 = core_10;\n        core_12 = cfg_20;\n    end\n        if ( reg_16 ) begin\n            fsm_19 <= cfg_1;\n            core_19 = cfg_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_9) (  data_20  != tx_11  || rx_17  || cfg_8 ) |-> cfg_116 == rst_8 && data_8 == rst_10 ;endproperty \n property name; @(posedge clk_reset_9) (  data_20  != tx_11  || rx_17  || cfg_8 ) &&  (  core_17  && hw_5  && tx_18  != sig_3 ) |-> reg_7 == core_10 && core_12 == cfg_20 ;endproperty \n property name; @(posedge clk_reset_9) (  data_20  != tx_11  || rx_17  || cfg_8 ) &&  (  core_17  && hw_5  && tx_18  != sig_3 ) &&  (  reg_16 ) |-> fsm_19 == cfg_1 && core_19 == cfg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_9"
    },
    {
        "Code": "if (  core_8  != chip_15 ) begin \n    sig_6 = err_1;\n    if ( tx_19 ) begin\n        rst_15 = cfg_13;\n    end\n        if ( fsm_14  && data_10  || err_1  && rx_11 ) begin\n            rx_7 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_6) (  core_8  != chip_15 ) |-> sig_6 == err_1 ;endproperty \n property name; @(posedge clock_ctrl_6) (  core_8  != chip_15 ) &&  (  tx_19 ) |-> rst_15 == cfg_13 ;endproperty \n property name; @(posedge clock_ctrl_6) (  core_8  != chip_15 ) &&  (  tx_19 ) &&  (  fsm_14  && data_10  || err_1  && rx_11 ) |-> rx_7 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_6"
    },
    {
        "Code": "if (  sig_14  && clk_17  && chip_5  || core_5 ) begin \n    core_17 <= chip_14;\n    clk_43 = chip_15;\n    if ( data_12  || core_19 ) begin\n        err_60 = reg_12;\n        err_11 <= core_15;\n    end\n        if ( data_10  || sig_10  != reg_119  || fsm_119 ) begin\n            auth_117 <= err_11;\n            fsm_9 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_14) (  sig_14  && clk_17  && chip_5  || core_5 ) |-> core_17 == chip_14 && clk_43 == chip_15 ;endproperty \n property name; @(posedge cpu_clock_14) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  data_12  || core_19 ) |-> err_60 == reg_12 && err_11 == core_15 ;endproperty \n property name; @(posedge cpu_clock_14) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  data_12  || core_19 ) &&  (  data_10  || sig_10  != reg_119  || fsm_119 ) |-> auth_117 == err_11 && fsm_9 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_14"
    },
    {
        "Code": "if (  core_11  && hw_12  && hw_9 ) begin \n    fsm_114 = cfg_12;\n    if ( err_11  && clk_17  != rst_13 ) begin\n        auth_6 = cfg_12;\n    end\n        if ( data_8  && cfg_6  && clk_13 ) begin\n            rst_116 = cfg_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_11) (  core_11  && hw_12  && hw_9 ) |-> fsm_114 == cfg_12 ;endproperty \n property name; @(negedge clk_enable_11) (  core_11  && hw_12  && hw_9 ) &&  (  err_11  && clk_17  != rst_13 ) |-> auth_6 == cfg_12 ;endproperty \n property name; @(negedge clk_enable_11) (  core_11  && hw_12  && hw_9 ) &&  (  err_11  && clk_17  != rst_13 ) &&  (  data_8  && cfg_6  && clk_13 ) |-> rst_116 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "if (  hw_9  && reg_20  != clk_16  || clk_8 ) begin \n    err_9 = data_10;\n    core_147 = rst_8;\n    core_12 <= rx_9;\n    if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n        chip_14 = sig_17;\n        tx_112 = chip_18;\n        data_155 <= cfg_16;\n    end\n        if ( fsm_62  && clk_20 ) begin\n            hw_13 = hw_10;\n            data_178 <= err_6;\n            auth_14 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_18) (  hw_9  && reg_20  != clk_16  || clk_8 ) |-> err_9 == data_10 && core_147 == rst_8 && core_12 == rx_9 ;endproperty \n property name; @(posedge clk_osc_18) (  hw_9  && reg_20  != clk_16  || clk_8 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> chip_14 == sig_17 && tx_112 == chip_18 && data_155 == cfg_16 ;endproperty \n property name; @(posedge clk_osc_18) (  hw_9  && reg_20  != clk_16  || clk_8 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) &&  (  fsm_62  && clk_20 ) |-> hw_13 == hw_10 && data_178 == err_6 && auth_14 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_18"
    },
    {
        "Code": "if (  !core_18 ) begin \n    tx_3 = hw_4;\n    sig_149 <= tx_18;\n    chip_5 = err_7;\n    if ( reg_4  && hw_7  != core_3 ) begin\n        fsm_2 = fsm_19;\n        chip_11 = cfg_10;\n        fsm_8 <= sig_3;\n    end\n        if ( reg_19  && rst_15  != rx_20 ) begin\n            sig_9 <= tx_20;\n            hw_15 = data_7;\n            rst_12 <= cfg_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_10) (  !core_18 ) |-> tx_3 == hw_4 && sig_149 == tx_18 && chip_5 == err_7 ;endproperty \n property name; @(negedge clk_in_10) (  !core_18 ) &&  (  reg_4  && hw_7  != core_3 ) |-> fsm_2 == fsm_19 && chip_11 == cfg_10 && fsm_8 == sig_3 ;endproperty \n property name; @(negedge clk_in_10) (  !core_18 ) &&  (  reg_4  && hw_7  != core_3 ) &&  (  reg_19  && rst_15  != rx_20 ) |-> sig_9 == tx_20 && hw_15 == data_7 && rst_12 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_10"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    tx_14 = tx_2;\n    cfg_5 = core_7;\n    if ( clk_3  != rx_3 ) begin\n        sig_16 = reg_11;\n        data_3 = fsm_17;\n    end\n        if ( tx_20  && err_7 ) begin\n            cfg_1 <= sig_11;\n            err_18 = data_4;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_12) (  !tx_1 ) |-> tx_14 == tx_2 && cfg_5 == core_7 ;endproperty \n property name; @(posedge fast_clk_12) (  !tx_1 ) &&  (  clk_3  != rx_3 ) |-> sig_16 == reg_11 && data_3 == fsm_17 ;endproperty \n property name; @(posedge fast_clk_12) (  !tx_1 ) &&  (  clk_3  != rx_3 ) &&  (  tx_20  && err_7 ) |-> cfg_1 == sig_11 && err_18 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "if (  cfg_12  && fsm_12  && cfg_18  || rst_12 ) begin \n    core_15 <= data_4;\n    if ( err_8  || rst_20  || clk_15 ) begin\n        cfg_3 <= chip_1;\n    end\n        if ( data_1  != core_9  && data_20 ) begin\n            hw_18 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_5) (  cfg_12  && fsm_12  && cfg_18  || rst_12 ) |-> core_15 == data_4 ;endproperty \n property name; @(posedge clk_in_5) (  cfg_12  && fsm_12  && cfg_18  || rst_12 ) &&  (  err_8  || rst_20  || clk_15 ) |-> cfg_3 == chip_1 ;endproperty \n property name; @(posedge clk_in_5) (  cfg_12  && fsm_12  && cfg_18  || rst_12 ) &&  (  err_8  || rst_20  || clk_15 ) &&  (  data_1  != core_9  && data_20 ) |-> hw_18 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "if (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) begin \n    clk_19 = core_14;\n    err_11 <= rx_13;\n    if ( auth_1  && clk_12  != chip_2  || reg_11 ) begin\n        rst_5 <= clk_3;\n        cfg_1 = fsm_3;\n    end\n        if ( chip_2  != auth_10  && auth_17 ) begin\n            tx_19 <= sig_14;\n            cfg_12 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_6) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) |-> clk_19 == core_14 && err_11 == rx_13 ;endproperty \n property name; @(posedge fast_clk_6) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) &&  (  auth_1  && clk_12  != chip_2  || reg_11 ) |-> rst_5 == clk_3 && cfg_1 == fsm_3 ;endproperty \n property name; @(posedge fast_clk_6) (  cfg_19  && fsm_19  && cfg_18  || rst_19 ) &&  (  auth_1  && clk_12  != chip_2  || reg_11 ) &&  (  chip_2  != auth_10  && auth_17 ) |-> tx_19 == sig_14 && cfg_12 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "if (  chip_8  != sig_7  && err_2  != hw_6 ) begin \n    auth_204 <= cfg_20;\n    if ( rst_1  && core_11  && auth_15 ) begin\n        tx_9 = core_16;\n    end\n        if ( auth_20  || core_20  != fsm_13  && reg_11 ) begin\n            hw_18 <= fsm_20;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_15) (  chip_8  != sig_7  && err_2  != hw_6 ) |-> auth_204 == cfg_20 ;endproperty \n property name; @(negedge core_clock_15) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  rst_1  && core_11  && auth_15 ) |-> tx_9 == core_16 ;endproperty \n property name; @(negedge core_clock_15) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  rst_1  && core_11  && auth_15 ) &&  (  auth_20  || core_20  != fsm_13  && reg_11 ) |-> hw_18 == fsm_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "if (  core_7  || data_20  && rx_17  != hw_13 ) begin \n    rst_9 = hw_4;\n    if ( clk_1 ) begin\n        err_6 = sig_1;\n    end\n        if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n            data_16 = err_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_5) (  core_7  || data_20  && rx_17  != hw_13 ) |-> rst_9 == hw_4 ;endproperty \n property name; @(posedge clock_source_5) (  core_7  || data_20  && rx_17  != hw_13 ) &&  (  clk_1 ) |-> err_6 == sig_1 ;endproperty \n property name; @(posedge clock_source_5) (  core_7  || data_20  && rx_17  != hw_13 ) &&  (  clk_1 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> data_16 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_5"
    },
    {
        "Code": "if (  !sig_8 ) begin \n    cfg_76 <= fsm_17;\n    chip_13 = data_11;\n    auth_1 <= hw_2;\n    if ( rx_9  || cfg_19 ) begin\n        rst_18 = cfg_17;\n        fsm_15 <= err_14;\n        rx_8 = auth_12;\n    end\n        if ( clk_8  && rst_15  && clk_12 ) begin\n            hw_9 = rx_16;\n            hw_18 = core_16;\n            hw_11 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_2) (  !sig_8 ) |-> cfg_76 == fsm_17 && chip_13 == data_11 && auth_1 == hw_2 ;endproperty \n property name; @(negedge clk_osc_2) (  !sig_8 ) &&  (  rx_9  || cfg_19 ) |-> rst_18 == cfg_17 && fsm_15 == err_14 && rx_8 == auth_12 ;endproperty \n property name; @(negedge clk_osc_2) (  !sig_8 ) &&  (  rx_9  || cfg_19 ) &&  (  clk_8  && rst_15  && clk_12 ) |-> hw_9 == rx_16 && hw_18 == core_16 && hw_11 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "if (  sig_2  || tx_6  || chip_12 ) begin \n    rx_10 = clk_14;\n    cfg_52 <= chip_8;\n    err_12 = sig_7;\n    if ( clk_13  || data_19  && cfg_20  != auth_14 ) begin\n        auth_17 <= auth_10;\n        data_5 <= sig_5;\n        auth_20 <= clk_8;\n    end\n        if ( rst_20  != reg_3 ) begin\n            chip_6 <= hw_10;\n            fsm_2 <= rx_6;\n            auth_14 = err_7;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_18) (  sig_2  || tx_6  || chip_12 ) |-> rx_10 == clk_14 && cfg_52 == chip_8 && err_12 == sig_7 ;endproperty \n property name; @(negedge fast_clk_18) (  sig_2  || tx_6  || chip_12 ) &&  (  clk_13  || data_19  && cfg_20  != auth_14 ) |-> auth_17 == auth_10 && data_5 == sig_5 && auth_20 == clk_8 ;endproperty \n property name; @(negedge fast_clk_18) (  sig_2  || tx_6  || chip_12 ) &&  (  clk_13  || data_19  && cfg_20  != auth_14 ) &&  (  rst_20  != reg_3 ) |-> chip_6 == hw_10 && fsm_2 == rx_6 && auth_14 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_18"
    },
    {
        "Code": "if (  rst_12 ) begin \n    err_50 <= core_11;\n    auth_3 <= reg_20;\n    data_11 = reg_9;\n    if ( sig_18  && clk_6  != sig_11 ) begin\n        reg_36 <= err_13;\n        chip_6 <= cfg_14;\n        hw_14 <= rst_5;\n    end\n        if ( clk_119  && sig_12  != hw_15 ) begin\n            cfg_12 = rst_3;\n            err_19 <= clk_14;\n            reg_12 <= reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_7) (  rst_12 ) |-> err_50 == core_11 && auth_3 == reg_20 && data_11 == reg_9 ;endproperty \n property name; @(negedge clock_div_7) (  rst_12 ) &&  (  sig_18  && clk_6  != sig_11 ) |-> reg_36 == err_13 && chip_6 == cfg_14 && hw_14 == rst_5 ;endproperty \n property name; @(negedge clock_div_7) (  rst_12 ) &&  (  sig_18  && clk_6  != sig_11 ) &&  (  clk_119  && sig_12  != hw_15 ) |-> cfg_12 == rst_3 && err_19 == clk_14 && reg_12 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_7"
    },
    {
        "Code": "if (  tx_5  != rst_2 ) begin \n    hw_15 <= hw_19;\n    if ( clk_12 ) begin\n        chip_15 <= chip_4;\n    end\n        if ( hw_19  && rx_16  != err_14  || err_12 ) begin\n            reg_13 = clk_4;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_4) (  tx_5  != rst_2 ) |-> hw_15 == hw_19 ;endproperty \n property name; @(posedge mem_clock_4) (  tx_5  != rst_2 ) &&  (  clk_12 ) |-> chip_15 == chip_4 ;endproperty \n property name; @(posedge mem_clock_4) (  tx_5  != rst_2 ) &&  (  clk_12 ) &&  (  hw_19  && rx_16  != err_14  || err_12 ) |-> reg_13 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "if (  err_4  != fsm_19  && rst_8  && err_5 ) begin \n    data_14 <= core_20;\n    cfg_19 <= core_10;\n    if ( fsm_19  != sig_1  || fsm_12 ) begin\n        tx_12 <= core_4;\n        clk_18 <= reg_4;\n    end\n        if ( fsm_18  != cfg_12  && rst_14 ) begin\n            data_20 = clk_8;\n            core_15 = hw_12;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_15) (  err_4  != fsm_19  && rst_8  && err_5 ) |-> data_14 == core_20 && cfg_19 == core_10 ;endproperty \n property name; @(negedge fast_clk_15) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  fsm_19  != sig_1  || fsm_12 ) |-> tx_12 == core_4 && clk_18 == reg_4 ;endproperty \n property name; @(negedge fast_clk_15) (  err_4  != fsm_19  && rst_8  && err_5 ) &&  (  fsm_19  != sig_1  || fsm_12 ) &&  (  fsm_18  != cfg_12  && rst_14 ) |-> data_20 == clk_8 && core_15 == hw_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_15"
    },
    {
        "Code": "if (  hw_13 ) begin \n    fsm_100 = sig_14;\n    tx_27 = data_70;\n    sig_1 <= auth_16;\n    if ( rst_116  && data_3  || data_12 ) begin\n        tx_2 <= tx_6;\n        data_120 = core_11;\n        fsm_115 <= cfg_10;\n    end\n        if ( rst_2  != err_96 ) begin\n            reg_4 = auth_12;\n            core_147 <= clk_20;\n            tx_17 <= rx_9;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_8) (  hw_13 ) |-> fsm_100 == sig_14 && tx_27 == data_70 && sig_1 == auth_16 ;endproperty \n property name; @(posedge cpu_clock_8) (  hw_13 ) &&  (  rst_116  && data_3  || data_12 ) |-> tx_2 == tx_6 && data_120 == core_11 && fsm_115 == cfg_10 ;endproperty \n property name; @(posedge cpu_clock_8) (  hw_13 ) &&  (  rst_116  && data_3  || data_12 ) &&  (  rst_2  != err_96 ) |-> reg_4 == auth_12 && core_147 == clk_20 && tx_17 == rx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_8"
    },
    {
        "Code": "if (  core_11  != tx_1  || hw_19 ) begin \n    rst_18 <= err_14;\n    if ( data_3  || clk_12 ) begin\n        reg_19 <= cfg_10;\n    end\n        if ( chip_15  != cfg_15  && tx_14  || fsm_119 ) begin\n            fsm_10 = clk_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_5) (  core_11  != tx_1  || hw_19 ) |-> rst_18 == err_14 ;endproperty \n property name; @(posedge clk_gen_5) (  core_11  != tx_1  || hw_19 ) &&  (  data_3  || clk_12 ) |-> reg_19 == cfg_10 ;endproperty \n property name; @(posedge clk_gen_5) (  core_11  != tx_1  || hw_19 ) &&  (  data_3  || clk_12 ) &&  (  chip_15  != cfg_15  && tx_14  || fsm_119 ) |-> fsm_10 == clk_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_5"
    },
    {
        "Code": "if (  chip_14  && rx_20  || sig_13  != sig_8 ) begin \n    rx_5 = chip_3;\n    reg_18 = err_2;\n    data_5 <= rx_3;\n    if ( tx_2  && fsm_12 ) begin\n        sig_13 <= hw_6;\n        hw_8 = err_11;\n        rst_18 <= hw_15;\n    end\n        if ( tx_11  || rx_6  != core_1  && cfg_9 ) begin\n            cfg_1 = cfg_13;\n            fsm_10 <= cfg_4;\n            auth_9 = hw_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_2) (  chip_14  && rx_20  || sig_13  != sig_8 ) |-> rx_5 == chip_3 && reg_18 == err_2 && data_5 == rx_3 ;endproperty \n property name; @(posedge clk_osc_2) (  chip_14  && rx_20  || sig_13  != sig_8 ) &&  (  tx_2  && fsm_12 ) |-> sig_13 == hw_6 && hw_8 == err_11 && rst_18 == hw_15 ;endproperty \n property name; @(posedge clk_osc_2) (  chip_14  && rx_20  || sig_13  != sig_8 ) &&  (  tx_2  && fsm_12 ) &&  (  tx_11  || rx_6  != core_1  && cfg_9 ) |-> cfg_1 == cfg_13 && fsm_10 == cfg_4 && auth_9 == hw_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_2"
    },
    {
        "Code": "if (  chip_5  != err_184  || sig_188  && auth_183 ) begin \n    reg_13 = data_6;\n    cfg_4 = data_6;\n    rst_1 <= tx_11;\n    if ( core_13 ) begin\n        rx_20 <= rx_9;\n        fsm_13 = sig_8;\n        clk_122 = rst_14;\n    end\n        if ( auth_7 ) begin\n            hw_17 <= rst_18;\n            core_19 = sig_14;\n            err_1 <= tx_16;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_7) (  chip_5  != err_184  || sig_188  && auth_183 ) |-> reg_13 == data_6 && cfg_4 == data_6 && rst_1 == tx_11 ;endproperty \n property name; @(posedge core_clock_7) (  chip_5  != err_184  || sig_188  && auth_183 ) &&  (  core_13 ) |-> rx_20 == rx_9 && fsm_13 == sig_8 && clk_122 == rst_14 ;endproperty \n property name; @(posedge core_clock_7) (  chip_5  != err_184  || sig_188  && auth_183 ) &&  (  core_13 ) &&  (  auth_7 ) |-> hw_17 == rst_18 && core_19 == sig_14 && err_1 == tx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_7"
    },
    {
        "Code": "if (  auth_11  && data_10  && err_6 ) begin \n    fsm_9 <= err_5;\n    if ( err_2  != data_12  && rst_12 ) begin\n        data_178 = err_4;\n    end\n        if ( auth_12  && cfg_3  && reg_6  != hw_10 ) begin\n            data_120 = reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_20) (  auth_11  && data_10  && err_6 ) |-> fsm_9 == err_5 ;endproperty \n property name; @(posedge ref_clk_20) (  auth_11  && data_10  && err_6 ) &&  (  err_2  != data_12  && rst_12 ) |-> data_178 == err_4 ;endproperty \n property name; @(posedge ref_clk_20) (  auth_11  && data_10  && err_6 ) &&  (  err_2  != data_12  && rst_12 ) &&  (  auth_12  && cfg_3  && reg_6  != hw_10 ) |-> data_120 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "if (  sig_1  && cfg_14  || chip_13 ) begin \n    tx_3 <= reg_20;\n    if ( sig_3  != fsm_20  && tx_11  && data_15 ) begin\n        hw_13 = hw_8;\n    end\n        if ( reg_20 ) begin\n            sig_13 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_15) (  sig_1  && cfg_14  || chip_13 ) |-> tx_3 == reg_20 ;endproperty \n property name; @(posedge bus_clock_15) (  sig_1  && cfg_14  || chip_13 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) |-> hw_13 == hw_8 ;endproperty \n property name; @(posedge bus_clock_15) (  sig_1  && cfg_14  || chip_13 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) &&  (  reg_20 ) |-> sig_13 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_15"
    },
    {
        "Code": "if (  reg_14  != tx_17 ) begin \n    rx_6 <= clk_3;\n    rst_120 = core_1;\n    data_19 <= core_1;\n    if ( clk_17  || fsm_11  && clk_9  && cfg_13 ) begin\n        sig_116 = clk_2;\n        tx_11 = reg_4;\n        rst_20 = rst_14;\n    end\n        if ( core_6 ) begin\n            tx_19 <= auth_19;\n            data_155 = clk_16;\n            core_37 = tx_16;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_8) (  reg_14  != tx_17 ) |-> rx_6 == clk_3 && rst_120 == core_1 && data_19 == core_1 ;endproperty \n property name; @(negedge core_clock_8) (  reg_14  != tx_17 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) |-> sig_116 == clk_2 && tx_11 == reg_4 && rst_20 == rst_14 ;endproperty \n property name; @(negedge core_clock_8) (  reg_14  != tx_17 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) &&  (  core_6 ) |-> tx_19 == auth_19 && data_155 == clk_16 && core_37 == tx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "if (  auth_3  && auth_4 ) begin \n    hw_2 = clk_1;\n    tx_33 <= chip_6;\n    fsm_17 <= fsm_15;\n    if ( err_20  && rst_1 ) begin\n        data_6 = sig_12;\n        hw_20 = auth_12;\n        rx_16 <= sig_3;\n    end\n        if ( sig_12  || fsm_13  || auth_10 ) begin\n            chip_6 = reg_6;\n            core_10 <= clk_13;\n            hw_15 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_11) (  auth_3  && auth_4 ) |-> hw_2 == clk_1 && tx_33 == chip_6 && fsm_17 == fsm_15 ;endproperty \n property name; @(negedge clk_gen_11) (  auth_3  && auth_4 ) &&  (  err_20  && rst_1 ) |-> data_6 == sig_12 && hw_20 == auth_12 && rx_16 == sig_3 ;endproperty \n property name; @(negedge clk_gen_11) (  auth_3  && auth_4 ) &&  (  err_20  && rst_1 ) &&  (  sig_12  || fsm_13  || auth_10 ) |-> chip_6 == reg_6 && core_10 == clk_13 && hw_15 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "if (  clk_14  || clk_10 ) begin \n    err_50 <= reg_12;\n    tx_12 = err_11;\n    chip_13 = err_19;\n    if ( rx_11  && data_6  != hw_1  && auth_11 ) begin\n        clk_27 <= chip_17;\n        chip_5 <= data_19;\n        auth_3 = sig_12;\n    end\n        if ( auth_6  || data_20  && err_10  != core_16 ) begin\n            data_9 <= rx_4;\n            data_1 = cfg_8;\n            data_15 <= chip_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_8) (  clk_14  || clk_10 ) |-> err_50 == reg_12 && tx_12 == err_11 && chip_13 == err_19 ;endproperty \n property name; @(posedge clk_out_8) (  clk_14  || clk_10 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) |-> clk_27 == chip_17 && chip_5 == data_19 && auth_3 == sig_12 ;endproperty \n property name; @(posedge clk_out_8) (  clk_14  || clk_10 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) &&  (  auth_6  || data_20  && err_10  != core_16 ) |-> data_9 == rx_4 && data_1 == cfg_8 && data_15 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "if (  sig_17  != chip_18 ) begin \n    err_14 = err_2;\n    if ( err_112 ) begin\n        rx_7 = clk_20;\n    end\n        if ( chip_15  && auth_16  || tx_5  || rst_16 ) begin\n            chip_1 = rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_7) (  sig_17  != chip_18 ) |-> err_14 == err_2 ;endproperty \n property name; @(posedge async_clk_7) (  sig_17  != chip_18 ) &&  (  err_112 ) |-> rx_7 == clk_20 ;endproperty \n property name; @(posedge async_clk_7) (  sig_17  != chip_18 ) &&  (  err_112 ) &&  (  chip_15  && auth_16  || tx_5  || rst_16 ) |-> chip_1 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_7"
    },
    {
        "Code": "if (  cfg_5  != sig_1 ) begin \n    rx_13 <= data_4;\n    rx_1 <= reg_83;\n    data_17 = cfg_11;\n    if ( err_16  != rst_160 ) begin\n        chip_17 = clk_16;\n        cfg_116 <= err_9;\n        cfg_208 <= chip_7;\n    end\n        if ( reg_20  && fsm_4 ) begin\n            fsm_114 = rst_16;\n            chip_13 = data_15;\n            rx_16 <= rx_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_18) (  cfg_5  != sig_1 ) |-> rx_13 == data_4 && rx_1 == reg_83 && data_17 == cfg_11 ;endproperty \n property name; @(negedge clock_ctrl_18) (  cfg_5  != sig_1 ) &&  (  err_16  != rst_160 ) |-> chip_17 == clk_16 && cfg_116 == err_9 && cfg_208 == chip_7 ;endproperty \n property name; @(negedge clock_ctrl_18) (  cfg_5  != sig_1 ) &&  (  err_16  != rst_160 ) &&  (  reg_20  && fsm_4 ) |-> fsm_114 == rst_16 && chip_13 == data_15 && rx_16 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_18"
    },
    {
        "Code": "if (  !reg_8 ) begin \n    rx_10 = chip_17;\n    if ( reg_8  || tx_13 ) begin\n        auth_114 <= sig_12;\n    end\n        if ( chip_2  != auth_10  && auth_16 ) begin\n            cfg_52 = cfg_2;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_19) (  !reg_8 ) |-> rx_10 == chip_17 ;endproperty \n property name; @(posedge bus_clock_19) (  !reg_8 ) &&  (  reg_8  || tx_13 ) |-> auth_114 == sig_12 ;endproperty \n property name; @(posedge bus_clock_19) (  !reg_8 ) &&  (  reg_8  || tx_13 ) &&  (  chip_2  != auth_10  && auth_16 ) |-> cfg_52 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_19"
    },
    {
        "Code": "if (  sig_5  && auth_1 ) begin \n    reg_173 <= chip_9;\n    auth_12 = data_2;\n    rst_154 = rx_3;\n    if ( rst_1  != clk_11  || fsm_17  || hw_15 ) begin\n        fsm_11 <= hw_1;\n        clk_62 = reg_8;\n        reg_58 = rst_19;\n    end\n        if ( tx_6  != fsm_7 ) begin\n            core_6 <= tx_20;\n            rst_19 <= data_18;\n            hw_15 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_14) (  sig_5  && auth_1 ) |-> reg_173 == chip_9 && auth_12 == data_2 && rst_154 == rx_3 ;endproperty \n property name; @(posedge clk_out_14) (  sig_5  && auth_1 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_15 ) |-> fsm_11 == hw_1 && clk_62 == reg_8 && reg_58 == rst_19 ;endproperty \n property name; @(posedge clk_out_14) (  sig_5  && auth_1 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_15 ) &&  (  tx_6  != fsm_7 ) |-> core_6 == tx_20 && rst_19 == data_18 && hw_15 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "if (  clk_12 ) begin \n    rst_19 <= hw_12;\n    rst_20 = clk_4;\n    if ( tx_27  || tx_26  != sig_27  || sig_3 ) begin\n        reg_13 <= reg_4;\n        data_6 = rx_115;\n    end\n        if ( cfg_7  != rst_3 ) begin\n            chip_5 = sig_6;\n            core_19 = auth_7;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_19) (  clk_12 ) |-> rst_19 == hw_12 && rst_20 == clk_4 ;endproperty \n property name; @(posedge core_clock_19) (  clk_12 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) |-> reg_13 == reg_4 && data_6 == rx_115 ;endproperty \n property name; @(posedge core_clock_19) (  clk_12 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) &&  (  cfg_7  != rst_3 ) |-> chip_5 == sig_6 && core_19 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_19"
    },
    {
        "Code": "if (  cfg_9  != clk_9  || sig_1  != err_3 ) begin \n    data_178 = rst_15;\n    clk_18 <= fsm_3;\n    core_1 <= fsm_12;\n    if ( cfg_13 ) begin\n        core_75 = clk_14;\n        hw_4 <= tx_116;\n        reg_13 <= rst_19;\n    end\n        if ( clk_11  != core_12 ) begin\n            chip_16 <= rx_10;\n            sig_16 <= rx_9;\n            data_203 = tx_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_13) (  cfg_9  != clk_9  || sig_1  != err_3 ) |-> data_178 == rst_15 && clk_18 == fsm_3 && core_1 == fsm_12 ;endproperty \n property name; @(negedge clk_in_13) (  cfg_9  != clk_9  || sig_1  != err_3 ) &&  (  cfg_13 ) |-> core_75 == clk_14 && hw_4 == tx_116 && reg_13 == rst_19 ;endproperty \n property name; @(negedge clk_in_13) (  cfg_9  != clk_9  || sig_1  != err_3 ) &&  (  cfg_13 ) &&  (  clk_11  != core_12 ) |-> chip_16 == rx_10 && sig_16 == rx_9 && data_203 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_13"
    },
    {
        "Code": "if (  rx_18 ) begin \n    fsm_42 <= core_6;\n    if ( rx_11  || sig_4 ) begin\n        err_60 <= hw_8;\n    end\n        if ( core_13  || tx_11  || auth_7 ) begin\n            rst_8 = cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_5) (  rx_18 ) |-> fsm_42 == core_6 ;endproperty \n property name; @(posedge sys_clk_5) (  rx_18 ) &&  (  rx_11  || sig_4 ) |-> err_60 == hw_8 ;endproperty \n property name; @(posedge sys_clk_5) (  rx_18 ) &&  (  rx_11  || sig_4 ) &&  (  core_13  || tx_11  || auth_7 ) |-> rst_8 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "if (  core_2  && fsm_3 ) begin \n    cfg_105 <= data_4;\n    clk_4 <= err_10;\n    if ( auth_6  || sig_19  && rst_13 ) begin\n        cfg_3 = clk_2;\n        fsm_14 <= hw_13;\n    end\n        if ( cfg_12  && rx_10  || hw_12  || fsm_14 ) begin\n            fsm_15 = rx_11;\n            cfg_2 <= core_16;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_15) (  core_2  && fsm_3 ) |-> cfg_105 == data_4 && clk_4 == err_10 ;endproperty \n property name; @(posedge core_clock_15) (  core_2  && fsm_3 ) &&  (  auth_6  || sig_19  && rst_13 ) |-> cfg_3 == clk_2 && fsm_14 == hw_13 ;endproperty \n property name; @(posedge core_clock_15) (  core_2  && fsm_3 ) &&  (  auth_6  || sig_19  && rst_13 ) &&  (  cfg_12  && rx_10  || hw_12  || fsm_14 ) |-> fsm_15 == rx_11 && cfg_2 == core_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_15"
    },
    {
        "Code": "if (  rx_11  && data_10  || sig_10 ) begin \n    rx_20 <= rx_3;\n    tx_27 <= tx_2;\n    if ( cfg_4  || rx_18  && cfg_10 ) begin\n        data_6 = auth_20;\n        core_9 = tx_16;\n    end\n        if ( sig_7  && auth_14  || hw_17 ) begin\n            rx_10 <= rx_3;\n            core_3 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_13) (  rx_11  && data_10  || sig_10 ) |-> rx_20 == rx_3 && tx_27 == tx_2 ;endproperty \n property name; @(negedge clk_osc_13) (  rx_11  && data_10  || sig_10 ) &&  (  cfg_4  || rx_18  && cfg_10 ) |-> data_6 == auth_20 && core_9 == tx_16 ;endproperty \n property name; @(negedge clk_osc_13) (  rx_11  && data_10  || sig_10 ) &&  (  cfg_4  || rx_18  && cfg_10 ) &&  (  sig_7  && auth_14  || hw_17 ) |-> rx_10 == rx_3 && core_3 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_13"
    },
    {
        "Code": "if (  sig_9  != reg_20  && fsm_7  || cfg_2 ) begin \n    fsm_12 = clk_8;\n    sig_116 = rst_12;\n    if ( clk_1  || err_1  || chip_6 ) begin\n        tx_9 <= clk_4;\n        rst_116 <= tx_4;\n    end\n        if ( err_16  != rst_160 ) begin\n            cfg_20 <= auth_7;\n            core_5 <= err_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_3) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) |-> fsm_12 == clk_8 && sig_116 == rst_12 ;endproperty \n property name; @(negedge pll_clk_3) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  clk_1  || err_1  || chip_6 ) |-> tx_9 == clk_4 && rst_116 == tx_4 ;endproperty \n property name; @(negedge pll_clk_3) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  clk_1  || err_1  || chip_6 ) &&  (  err_16  != rst_160 ) |-> cfg_20 == auth_7 && core_5 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "if (  rx_15  || auth_4  && fsm_17  && rx_2 ) begin \n    tx_12 <= rx_15;\n    cfg_183 <= sig_11;\n    fsm_14 = chip_13;\n    if ( hw_6  || data_16  && core_9 ) begin\n        fsm_4 <= tx_2;\n        chip_20 <= core_10;\n        fsm_18 <= auth_12;\n    end\n        if ( auth_15 ) begin\n            auth_20 <= rst_11;\n            auth_11 = cfg_10;\n            data_20 <= auth_6;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_11) (  rx_15  || auth_4  && fsm_17  && rx_2 ) |-> tx_12 == rx_15 && cfg_183 == sig_11 && fsm_14 == chip_13 ;endproperty \n property name; @(negedge async_clk_11) (  rx_15  || auth_4  && fsm_17  && rx_2 ) &&  (  hw_6  || data_16  && core_9 ) |-> fsm_4 == tx_2 && chip_20 == core_10 && fsm_18 == auth_12 ;endproperty \n property name; @(negedge async_clk_11) (  rx_15  || auth_4  && fsm_17  && rx_2 ) &&  (  hw_6  || data_16  && core_9 ) &&  (  auth_15 ) |-> auth_20 == rst_11 && auth_11 == cfg_10 && data_20 == auth_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "if (  hw_19  != auth_8 ) begin \n    cfg_105 <= rx_3;\n    fsm_11 = clk_10;\n    if ( chip_11  || chip_15  && reg_4  && rx_7 ) begin\n        fsm_116 = clk_8;\n        auth_20 = hw_16;\n    end\n        if ( data_11  || reg_2 ) begin\n            cfg_16 = auth_12;\n            auth_18 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  hw_19  != auth_8 ) |-> cfg_105 == rx_3 && fsm_11 == clk_10 ;endproperty \n property name; @(negedge async_clk_16) (  hw_19  != auth_8 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) |-> fsm_116 == clk_8 && auth_20 == hw_16 ;endproperty \n property name; @(negedge async_clk_16) (  hw_19  != auth_8 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) &&  (  data_11  || reg_2 ) |-> cfg_16 == auth_12 && auth_18 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  core_6 ) begin \n    err_4 <= reg_7;\n    fsm_112 = err_2;\n    if ( fsm_7  != reg_17  || err_13 ) begin\n        sig_4 = fsm_14;\n        fsm_5 = sig_16;\n    end\n        if ( err_2  && clk_50  != tx_20  && auth_55 ) begin\n            data_18 <= err_17;\n            clk_6 = rst_17;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_11) (  core_6 ) |-> err_4 == reg_7 && fsm_112 == err_2 ;endproperty \n property name; @(posedge clock_source_11) (  core_6 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> sig_4 == fsm_14 && fsm_5 == sig_16 ;endproperty \n property name; @(posedge clock_source_11) (  core_6 ) &&  (  fsm_7  != reg_17  || err_13 ) &&  (  err_2  && clk_50  != tx_20  && auth_55 ) |-> data_18 == err_17 && clk_6 == rst_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_11"
    },
    {
        "Code": "if (  hw_19  != auth_8 ) begin \n    data_203 = cfg_10;\n    reg_11 <= fsm_9;\n    if ( cfg_8  || clk_14  || fsm_16  || fsm_5 ) begin\n        chip_10 <= core_1;\n        chip_8 = data_8;\n    end\n        if ( err_4  || sig_18  && fsm_3 ) begin\n            chip_4 = reg_16;\n            sig_7 = fsm_19;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_7) (  hw_19  != auth_8 ) |-> data_203 == cfg_10 && reg_11 == fsm_9 ;endproperty \n property name; @(negedge cpu_clock_7) (  hw_19  != auth_8 ) &&  (  cfg_8  || clk_14  || fsm_16  || fsm_5 ) |-> chip_10 == core_1 && chip_8 == data_8 ;endproperty \n property name; @(negedge cpu_clock_7) (  hw_19  != auth_8 ) &&  (  cfg_8  || clk_14  || fsm_16  || fsm_5 ) &&  (  err_4  || sig_18  && fsm_3 ) |-> chip_4 == reg_16 && sig_7 == fsm_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_7"
    },
    {
        "Code": "if (  core_14 ) begin \n    chip_19 = cfg_20;\n    if ( hw_2  && hw_6 ) begin\n        clk_10 = rx_14;\n    end\n        if ( err_50  || chip_55  && err_58  || cfg_4 ) begin\n            hw_7 <= hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_5) (  core_14 ) |-> chip_19 == cfg_20 ;endproperty \n property name; @(posedge clock_ctrl_5) (  core_14 ) &&  (  hw_2  && hw_6 ) |-> clk_10 == rx_14 ;endproperty \n property name; @(posedge clock_ctrl_5) (  core_14 ) &&  (  hw_2  && hw_6 ) &&  (  err_50  || chip_55  && err_58  || cfg_4 ) |-> hw_7 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_5"
    },
    {
        "Code": "if (  core_2  && tx_6  != rst_14  && rst_4 ) begin \n    err_9 <= fsm_16;\n    err_18 = hw_1;\n    sig_19 = reg_15;\n    if ( hw_13  && hw_7  && sig_4 ) begin\n        cfg_6 = fsm_7;\n        cfg_17 = cfg_17;\n        data_10 <= hw_9;\n    end\n        if ( data_8  != auth_18  || fsm_6  && err_11 ) begin\n            hw_3 <= auth_3;\n            hw_38 <= clk_1;\n            rst_2 = core_13;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_18) (  core_2  && tx_6  != rst_14  && rst_4 ) |-> err_9 == fsm_16 && err_18 == hw_1 && sig_19 == reg_15 ;endproperty \n property name; @(posedge sys_clk_18) (  core_2  && tx_6  != rst_14  && rst_4 ) &&  (  hw_13  && hw_7  && sig_4 ) |-> cfg_6 == fsm_7 && cfg_17 == cfg_17 && data_10 == hw_9 ;endproperty \n property name; @(posedge sys_clk_18) (  core_2  && tx_6  != rst_14  && rst_4 ) &&  (  hw_13  && hw_7  && sig_4 ) &&  (  data_8  != auth_18  || fsm_6  && err_11 ) |-> hw_3 == auth_3 && hw_38 == clk_1 && rst_2 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "if (  auth_16  != chip_7  || cfg_5 ) begin \n    core_118 <= cfg_6;\n    if ( tx_116 ) begin\n        sig_10 = fsm_2;\n    end\n        if ( data_10  || core_2 ) begin\n            hw_6 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_8) (  auth_16  != chip_7  || cfg_5 ) |-> core_118 == cfg_6 ;endproperty \n property name; @(negedge sys_clk_8) (  auth_16  != chip_7  || cfg_5 ) &&  (  tx_116 ) |-> sig_10 == fsm_2 ;endproperty \n property name; @(negedge sys_clk_8) (  auth_16  != chip_7  || cfg_5 ) &&  (  tx_116 ) &&  (  data_10  || core_2 ) |-> hw_6 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "if (  fsm_9  != err_10  && clk_9 ) begin \n    chip_13 = hw_7;\n    core_75 <= core_6;\n    if ( clk_3  && err_19  && auth_13 ) begin\n        hw_4 <= rx_11;\n        rx_114 <= reg_12;\n    end\n        if ( tx_1  || tx_10 ) begin\n            rst_3 = data_4;\n            chip_6 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_5) (  fsm_9  != err_10  && clk_9 ) |-> chip_13 == hw_7 && core_75 == core_6 ;endproperty \n property name; @(posedge clk_reset_5) (  fsm_9  != err_10  && clk_9 ) &&  (  clk_3  && err_19  && auth_13 ) |-> hw_4 == rx_11 && rx_114 == reg_12 ;endproperty \n property name; @(posedge clk_reset_5) (  fsm_9  != err_10  && clk_9 ) &&  (  clk_3  && err_19  && auth_13 ) &&  (  tx_1  || tx_10 ) |-> rst_3 == data_4 && chip_6 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "if (  reg_16  || data_19 ) begin \n    err_14 <= fsm_8;\n    fsm_1 = reg_16;\n    err_9 = tx_6;\n    if ( core_4 ) begin\n        data_9 <= rx_18;\n        reg_6 <= sig_14;\n        fsm_12 = reg_2;\n    end\n        if ( clk_1  || err_1  || chip_10 ) begin\n            sig_149 = clk_3;\n            rx_10 <= hw_4;\n            tx_15 = reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_5) (  reg_16  || data_19 ) |-> err_14 == fsm_8 && fsm_1 == reg_16 && err_9 == tx_6 ;endproperty \n property name; @(posedge clk_reset_5) (  reg_16  || data_19 ) &&  (  core_4 ) |-> data_9 == rx_18 && reg_6 == sig_14 && fsm_12 == reg_2 ;endproperty \n property name; @(posedge clk_reset_5) (  reg_16  || data_19 ) &&  (  core_4 ) &&  (  clk_1  || err_1  || chip_10 ) |-> sig_149 == clk_3 && rx_10 == hw_4 && tx_15 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "if (  data_10  && auth_7  != fsm_7 ) begin \n    hw_13 <= data_11;\n    cfg_14 <= reg_7;\n    data_4 <= rx_10;\n    if ( fsm_3 ) begin\n        auth_5 <= rx_14;\n        core_118 <= err_2;\n        reg_36 <= err_2;\n    end\n        if ( err_20  || auth_16  != fsm_4 ) begin\n            chip_7 <= sig_20;\n            err_4 <= cfg_10;\n            rx_7 = err_18;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_1) (  data_10  && auth_7  != fsm_7 ) |-> hw_13 == data_11 && cfg_14 == reg_7 && data_4 == rx_10 ;endproperty \n property name; @(negedge clock_div_1) (  data_10  && auth_7  != fsm_7 ) &&  (  fsm_3 ) |-> auth_5 == rx_14 && core_118 == err_2 && reg_36 == err_2 ;endproperty \n property name; @(negedge clock_div_1) (  data_10  && auth_7  != fsm_7 ) &&  (  fsm_3 ) &&  (  err_20  || auth_16  != fsm_4 ) |-> chip_7 == sig_20 && err_4 == cfg_10 && rx_7 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_1"
    },
    {
        "Code": "if (  cfg_15  != fsm_11 ) begin \n    tx_6 <= rst_14;\n    sig_19 <= reg_20;\n    if ( data_1  != core_9  && data_20 ) begin\n        sig_6 = cfg_2;\n        cfg_10 = clk_2;\n    end\n        if ( clk_5  != chip_16  || clk_12 ) begin\n            rx_13 = tx_11;\n            reg_17 = fsm_2;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_10) (  cfg_15  != fsm_11 ) |-> tx_6 == rst_14 && sig_19 == reg_20 ;endproperty \n property name; @(negedge mem_clock_10) (  cfg_15  != fsm_11 ) &&  (  data_1  != core_9  && data_20 ) |-> sig_6 == cfg_2 && cfg_10 == clk_2 ;endproperty \n property name; @(negedge mem_clock_10) (  cfg_15  != fsm_11 ) &&  (  data_1  != core_9  && data_20 ) &&  (  clk_5  != chip_16  || clk_12 ) |-> rx_13 == tx_11 && reg_17 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_10"
    },
    {
        "Code": "if (  auth_13  != core_1  && err_12 ) begin \n    cfg_11 = err_3;\n    cfg_105 <= reg_4;\n    clk_13 <= data_9;\n    if ( data_12 ) begin\n        fsm_15 <= tx_20;\n        cfg_20 <= rst_19;\n        auth_13 <= sig_2;\n    end\n        if ( rst_19  && err_1  && tx_5  || hw_5 ) begin\n            hw_7 <= reg_12;\n            data_6 <= data_6;\n            data_16 = reg_110;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_7) (  auth_13  != core_1  && err_12 ) |-> cfg_11 == err_3 && cfg_105 == reg_4 && clk_13 == data_9 ;endproperty \n property name; @(posedge clk_enable_7) (  auth_13  != core_1  && err_12 ) &&  (  data_12 ) |-> fsm_15 == tx_20 && cfg_20 == rst_19 && auth_13 == sig_2 ;endproperty \n property name; @(posedge clk_enable_7) (  auth_13  != core_1  && err_12 ) &&  (  data_12 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) |-> hw_7 == reg_12 && data_6 == data_6 && data_16 == reg_110 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_7"
    },
    {
        "Code": "if (  core_13 ) begin \n    fsm_100 <= cfg_6;\n    if ( fsm_148  && rx_9  != sig_143  && sig_6 ) begin\n        reg_7 = data_12;\n    end\n        if ( chip_3  && core_14  != hw_7  && clk_3 ) begin\n            fsm_1 = auth_16;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_11) (  core_13 ) |-> fsm_100 == cfg_6 ;endproperty \n property name; @(negedge fast_clk_11) (  core_13 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) |-> reg_7 == data_12 ;endproperty \n property name; @(negedge fast_clk_11) (  core_13 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) &&  (  chip_3  && core_14  != hw_7  && clk_3 ) |-> fsm_1 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "if (  !sig_4 ) begin \n    sig_19 = err_13;\n    if ( core_15  != data_11  || reg_16 ) begin\n        data_13 <= rst_19;\n    end\n        if ( core_17  && hw_5  && tx_18  != sig_1 ) begin\n            rx_114 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_19) (  !sig_4 ) |-> sig_19 == err_13 ;endproperty \n property name; @(posedge bus_clock_19) (  !sig_4 ) &&  (  core_15  != data_11  || reg_16 ) |-> data_13 == rst_19 ;endproperty \n property name; @(posedge bus_clock_19) (  !sig_4 ) &&  (  core_15  != data_11  || reg_16 ) &&  (  core_17  && hw_5  && tx_18  != sig_1 ) |-> rx_114 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_19"
    },
    {
        "Code": "if (  hw_7  || err_15 ) begin \n    hw_14 = err_13;\n    chip_19 = auth_156;\n    chip_7 <= data_17;\n    if ( err_6  || tx_15  || cfg_9  && err_8 ) begin\n        rst_3 = core_9;\n        rst_138 = sig_20;\n        chip_1 <= err_7;\n    end\n        if ( tx_7  || fsm_15  || err_19 ) begin\n            clk_20 = fsm_3;\n            rst_19 <= err_10;\n            sig_16 = rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_16) (  hw_7  || err_15 ) |-> hw_14 == err_13 && chip_19 == auth_156 && chip_7 == data_17 ;endproperty \n property name; @(posedge cpu_clock_16) (  hw_7  || err_15 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) |-> rst_3 == core_9 && rst_138 == sig_20 && chip_1 == err_7 ;endproperty \n property name; @(posedge cpu_clock_16) (  hw_7  || err_15 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) &&  (  tx_7  || fsm_15  || err_19 ) |-> clk_20 == fsm_3 && rst_19 == err_10 && sig_16 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "if (  err_17  != rst_9 ) begin \n    err_5 <= err_20;\n    tx_2 = clk_20;\n    err_3 = data_18;\n    if ( rst_127  && tx_129  != fsm_129  && hw_6 ) begin\n        rst_12 <= rx_19;\n        clk_8 <= auth_17;\n        reg_1 = sig_5;\n    end\n        if ( clk_3  != clk_8  && rx_12 ) begin\n            rx_9 = rx_19;\n            core_8 = cfg_1;\n            data_18 = cfg_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_11) (  err_17  != rst_9 ) |-> err_5 == err_20 && tx_2 == clk_20 && err_3 == data_18 ;endproperty \n property name; @(posedge clk_signal_11) (  err_17  != rst_9 ) &&  (  rst_127  && tx_129  != fsm_129  && hw_6 ) |-> rst_12 == rx_19 && clk_8 == auth_17 && reg_1 == sig_5 ;endproperty \n property name; @(posedge clk_signal_11) (  err_17  != rst_9 ) &&  (  rst_127  && tx_129  != fsm_129  && hw_6 ) &&  (  clk_3  != clk_8  && rx_12 ) |-> rx_9 == rx_19 && core_8 == cfg_1 && data_18 == cfg_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "if (  rx_10  != core_14 ) begin \n    rst_138 = auth_3;\n    sig_15 <= data_11;\n    data_11 = auth_12;\n    if ( core_12  || rx_7  != chip_16  && rx_3 ) begin\n        sig_63 = auth_15;\n        rst_20 = reg_20;\n        clk_62 = auth_17;\n    end\n        if ( auth_6  || rst_1  && auth_9  && hw_8 ) begin\n            auth_3 = tx_8;\n            data_178 <= tx_15;\n            fsm_16 <= cfg_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_5) (  rx_10  != core_14 ) |-> rst_138 == auth_3 && sig_15 == data_11 && data_11 == auth_12 ;endproperty \n property name; @(negedge clk_reset_5) (  rx_10  != core_14 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) |-> sig_63 == auth_15 && rst_20 == reg_20 && clk_62 == auth_17 ;endproperty \n property name; @(negedge clk_reset_5) (  rx_10  != core_14 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) |-> auth_3 == tx_8 && data_178 == tx_15 && fsm_16 == cfg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_5"
    },
    {
        "Code": "if (  rx_18 ) begin \n    core_10 <= auth_13;\n    if ( core_14 ) begin\n        clk_9 = hw_13;\n    end\n        if ( core_12  != core_119  || hw_1 ) begin\n            hw_38 = cfg_18;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_1) (  rx_18 ) |-> core_10 == auth_13 ;endproperty \n property name; @(posedge clock_div_1) (  rx_18 ) &&  (  core_14 ) |-> clk_9 == hw_13 ;endproperty \n property name; @(posedge clock_div_1) (  rx_18 ) &&  (  core_14 ) &&  (  core_12  != core_119  || hw_1 ) |-> hw_38 == cfg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_1"
    },
    {
        "Code": "if (  rx_4  != err_2 ) begin \n    clk_16 <= hw_7;\n    if ( clk_11  != cfg_12 ) begin\n        sig_6 = rx_13;\n    end\n        if ( rst_1  || sig_4  && data_16 ) begin\n            rst_14 = core_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_3) (  rx_4  != err_2 ) |-> clk_16 == hw_7 ;endproperty \n property name; @(posedge clk_osc_3) (  rx_4  != err_2 ) &&  (  clk_11  != cfg_12 ) |-> sig_6 == rx_13 ;endproperty \n property name; @(posedge clk_osc_3) (  rx_4  != err_2 ) &&  (  clk_11  != cfg_12 ) &&  (  rst_1  || sig_4  && data_16 ) |-> rst_14 == core_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "if (  cfg_119  || core_10  || data_2 ) begin \n    tx_12 <= tx_20;\n    if ( tx_19  && sig_13  != fsm_2 ) begin\n        cfg_208 = hw_12;\n    end\n        if ( data_3  && chip_19  && hw_7 ) begin\n            tx_115 = chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_6) (  cfg_119  || core_10  || data_2 ) |-> tx_12 == tx_20 ;endproperty \n property name; @(negedge ref_clk_6) (  cfg_119  || core_10  || data_2 ) &&  (  tx_19  && sig_13  != fsm_2 ) |-> cfg_208 == hw_12 ;endproperty \n property name; @(negedge ref_clk_6) (  cfg_119  || core_10  || data_2 ) &&  (  tx_19  && sig_13  != fsm_2 ) &&  (  data_3  && chip_19  && hw_7 ) |-> tx_115 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "if (  data_18 ) begin \n    err_3 = data_3;\n    if ( err_112 ) begin\n        err_15 <= data_17;\n    end\n        if ( fsm_18  != cfg_12  && rst_14 ) begin\n            tx_11 <= cfg_11;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_8) (  data_18 ) |-> err_3 == data_3 ;endproperty \n property name; @(negedge async_clk_8) (  data_18 ) &&  (  err_112 ) |-> err_15 == data_17 ;endproperty \n property name; @(negedge async_clk_8) (  data_18 ) &&  (  err_112 ) &&  (  fsm_18  != cfg_12  && rst_14 ) |-> tx_11 == cfg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "if (  hw_4  != reg_20  || cfg_20 ) begin \n    sig_32 = data_3;\n    if ( clk_14  != rx_14  || err_4  || hw_9 ) begin\n        fsm_112 <= reg_6;\n    end\n        if ( rx_7  != cfg_19  || err_20  || sig_13 ) begin\n            reg_115 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_13) (  hw_4  != reg_20  || cfg_20 ) |-> sig_32 == data_3 ;endproperty \n property name; @(negedge clk_gen_13) (  hw_4  != reg_20  || cfg_20 ) &&  (  clk_14  != rx_14  || err_4  || hw_9 ) |-> fsm_112 == reg_6 ;endproperty \n property name; @(negedge clk_gen_13) (  hw_4  != reg_20  || cfg_20 ) &&  (  clk_14  != rx_14  || err_4  || hw_9 ) &&  (  rx_7  != cfg_19  || err_20  || sig_13 ) |-> reg_115 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "if (  chip_10  != err_9 ) begin \n    reg_16 <= hw_3;\n    if ( hw_5  != clk_20 ) begin\n        sig_5 <= sig_9;\n    end\n        if ( err_209  && rst_6  && hw_8 ) begin\n            data_8 <= sig_16;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_10) (  chip_10  != err_9 ) |-> reg_16 == hw_3 ;endproperty \n property name; @(negedge ref_clk_10) (  chip_10  != err_9 ) &&  (  hw_5  != clk_20 ) |-> sig_5 == sig_9 ;endproperty \n property name; @(negedge ref_clk_10) (  chip_10  != err_9 ) &&  (  hw_5  != clk_20 ) &&  (  err_209  && rst_6  && hw_8 ) |-> data_8 == sig_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_10"
    },
    {
        "Code": "if (  data_7  || reg_2 ) begin \n    err_9 <= core_90;\n    cfg_208 <= fsm_16;\n    chip_20 = sig_5;\n    if ( core_14  != rx_9  && reg_13  || clk_17 ) begin\n        auth_1 <= clk_16;\n        core_147 <= clk_4;\n        fsm_6 <= sig_19;\n    end\n        if ( hw_7 ) begin\n            clk_20 = tx_6;\n            fsm_20 = sig_20;\n            err_60 = hw_3;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_6) (  data_7  || reg_2 ) |-> err_9 == core_90 && cfg_208 == fsm_16 && chip_20 == sig_5 ;endproperty \n property name; @(negedge ref_clk_6) (  data_7  || reg_2 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) |-> auth_1 == clk_16 && core_147 == clk_4 && fsm_6 == sig_19 ;endproperty \n property name; @(negedge ref_clk_6) (  data_7  || reg_2 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) &&  (  hw_7 ) |-> clk_20 == tx_6 && fsm_20 == sig_20 && err_60 == hw_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "if (  core_13  != hw_19  || hw_11  || fsm_20 ) begin \n    core_16 <= sig_18;\n    reg_20 = rx_12;\n    chip_15 = cfg_15;\n    if ( reg_8  && auth_7 ) begin\n        reg_58 <= hw_19;\n        chip_17 = cfg_6;\n        fsm_19 <= err_5;\n    end\n        if ( sig_14  && cfg_19 ) begin\n            auth_16 <= cfg_2;\n            core_14 = auth_11;\n            rst_138 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_20) (  core_13  != hw_19  || hw_11  || fsm_20 ) |-> core_16 == sig_18 && reg_20 == rx_12 && chip_15 == cfg_15 ;endproperty \n property name; @(negedge pll_clk_20) (  core_13  != hw_19  || hw_11  || fsm_20 ) &&  (  reg_8  && auth_7 ) |-> reg_58 == hw_19 && chip_17 == cfg_6 && fsm_19 == err_5 ;endproperty \n property name; @(negedge pll_clk_20) (  core_13  != hw_19  || hw_11  || fsm_20 ) &&  (  reg_8  && auth_7 ) &&  (  sig_14  && cfg_19 ) |-> auth_16 == cfg_2 && core_14 == auth_11 && rst_138 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "if (  sig_19  != cfg_3  || tx_7 ) begin \n    auth_20 = clk_17;\n    hw_10 <= fsm_15;\n    if ( tx_12  != reg_16  || tx_9 ) begin\n        clk_62 = err_4;\n        hw_15 = tx_6;\n    end\n        if ( rst_50 ) begin\n            reg_14 = tx_11;\n            auth_117 = rx_14;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_15) (  sig_19  != cfg_3  || tx_7 ) |-> auth_20 == clk_17 && hw_10 == fsm_15 ;endproperty \n property name; @(negedge core_clock_15) (  sig_19  != cfg_3  || tx_7 ) &&  (  tx_12  != reg_16  || tx_9 ) |-> clk_62 == err_4 && hw_15 == tx_6 ;endproperty \n property name; @(negedge core_clock_15) (  sig_19  != cfg_3  || tx_7 ) &&  (  tx_12  != reg_16  || tx_9 ) &&  (  rst_50 ) |-> reg_14 == tx_11 && auth_117 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "if (  core_2  != data_14  && tx_19 ) begin \n    hw_6 <= clk_4;\n    if ( rx_2 ) begin\n        rx_2 = rst_5;\n    end\n        if ( tx_12  != reg_16  || tx_9 ) begin\n            rst_5 <= err_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_13) (  core_2  != data_14  && tx_19 ) |-> hw_6 == clk_4 ;endproperty \n property name; @(negedge clk_enable_13) (  core_2  != data_14  && tx_19 ) &&  (  rx_2 ) |-> rx_2 == rst_5 ;endproperty \n property name; @(negedge clk_enable_13) (  core_2  != data_14  && tx_19 ) &&  (  rx_2 ) &&  (  tx_12  != reg_16  || tx_9 ) |-> rst_5 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "if (  data_6  || auth_18  && fsm_2 ) begin \n    core_5 = err_5;\n    if ( rx_12  != rst_8  && fsm_18 ) begin\n        rx_17 = fsm_11;\n    end\n        if ( tx_18  || auth_6 ) begin\n            hw_16 <= clk_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_2) (  data_6  || auth_18  && fsm_2 ) |-> core_5 == err_5 ;endproperty \n property name; @(negedge clk_gen_2) (  data_6  || auth_18  && fsm_2 ) &&  (  rx_12  != rst_8  && fsm_18 ) |-> rx_17 == fsm_11 ;endproperty \n property name; @(negedge clk_gen_2) (  data_6  || auth_18  && fsm_2 ) &&  (  rx_12  != rst_8  && fsm_18 ) &&  (  tx_18  || auth_6 ) |-> hw_16 == clk_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "if (  auth_13  != core_1  && err_12 ) begin \n    tx_16 = core_7;\n    sig_19 <= reg_4;\n    if ( fsm_3 ) begin\n        rst_138 <= rst_1;\n        err_19 <= data_11;\n    end\n        if ( rst_16  || core_11  || err_20 ) begin\n            clk_10 = sig_12;\n            tx_112 = sig_25;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_2) (  auth_13  != core_1  && err_12 ) |-> tx_16 == core_7 && sig_19 == reg_4 ;endproperty \n property name; @(negedge sys_clk_2) (  auth_13  != core_1  && err_12 ) &&  (  fsm_3 ) |-> rst_138 == rst_1 && err_19 == data_11 ;endproperty \n property name; @(negedge sys_clk_2) (  auth_13  != core_1  && err_12 ) &&  (  fsm_3 ) &&  (  rst_16  || core_11  || err_20 ) |-> clk_10 == sig_12 && tx_112 == sig_25 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "if (  err_14  && rst_1  != fsm_2  || rx_8 ) begin \n    core_75 = rst_14;\n    tx_17 = clk_1;\n    core_10 = sig_14;\n    if ( reg_8  || core_13 ) begin\n        reg_17 = fsm_2;\n        reg_14 <= hw_2;\n        tx_11 = data_1;\n    end\n        if ( data_14 ) begin\n            hw_3 <= cfg_14;\n            auth_5 <= sig_8;\n            err_9 <= core_1;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_11) (  err_14  && rst_1  != fsm_2  || rx_8 ) |-> core_75 == rst_14 && tx_17 == clk_1 && core_10 == sig_14 ;endproperty \n property name; @(posedge core_clock_11) (  err_14  && rst_1  != fsm_2  || rx_8 ) &&  (  reg_8  || core_13 ) |-> reg_17 == fsm_2 && reg_14 == hw_2 && tx_11 == data_1 ;endproperty \n property name; @(posedge core_clock_11) (  err_14  && rst_1  != fsm_2  || rx_8 ) &&  (  reg_8  || core_13 ) &&  (  data_14 ) |-> hw_3 == cfg_14 && auth_5 == sig_8 && err_9 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "if (  core_18 ) begin \n    err_4 <= tx_17;\n    reg_8 = reg_18;\n    rx_12 = rx_20;\n    if ( sig_9  || rx_13 ) begin\n        err_9 = chip_13;\n        reg_1 = reg_12;\n        tx_33 <= chip_17;\n    end\n        if ( clk_11  && core_5  && sig_9 ) begin\n            tx_16 = fsm_7;\n            fsm_112 <= chip_7;\n            clk_19 <= cfg_17;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_7) (  core_18 ) |-> err_4 == tx_17 && reg_8 == reg_18 && rx_12 == rx_20 ;endproperty \n property name; @(posedge bus_clock_7) (  core_18 ) &&  (  sig_9  || rx_13 ) |-> err_9 == chip_13 && reg_1 == reg_12 && tx_33 == chip_17 ;endproperty \n property name; @(posedge bus_clock_7) (  core_18 ) &&  (  sig_9  || rx_13 ) &&  (  clk_11  && core_5  && sig_9 ) |-> tx_16 == fsm_7 && fsm_112 == chip_7 && clk_19 == cfg_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_7"
    },
    {
        "Code": "if (  reg_16  || data_19 ) begin \n    fsm_19 = rx_8;\n    if ( sig_11  != err_3  && reg_9  != rst_12 ) begin\n        tx_4 <= tx_14;\n    end\n        if ( auth_6  || fsm_2  != reg_13  && tx_6 ) begin\n            cfg_17 = chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  reg_16  || data_19 ) |-> fsm_19 == rx_8 ;endproperty \n property name; @(posedge clock_ctrl_8) (  reg_16  || data_19 ) &&  (  sig_11  != err_3  && reg_9  != rst_12 ) |-> tx_4 == tx_14 ;endproperty \n property name; @(posedge clock_ctrl_8) (  reg_16  || data_19 ) &&  (  sig_11  != err_3  && reg_9  != rst_12 ) &&  (  auth_6  || fsm_2  != reg_13  && tx_6 ) |-> cfg_17 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  cfg_16  || reg_113 ) begin \n    cfg_11 = sig_6;\n    rst_154 = reg_16;\n    clk_3 = data_12;\n    if ( chip_120  && clk_5  != hw_16 ) begin\n        hw_19 = auth_5;\n        err_195 <= chip_9;\n        clk_122 <= err_10;\n    end\n        if ( err_208  != data_7 ) begin\n            tx_5 <= data_6;\n            rx_1 <= cfg_15;\n            cfg_52 <= rx_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_17) (  cfg_16  || reg_113 ) |-> cfg_11 == sig_6 && rst_154 == reg_16 && clk_3 == data_12 ;endproperty \n property name; @(posedge clk_signal_17) (  cfg_16  || reg_113 ) &&  (  chip_120  && clk_5  != hw_16 ) |-> hw_19 == auth_5 && err_195 == chip_9 && clk_122 == err_10 ;endproperty \n property name; @(posedge clk_signal_17) (  cfg_16  || reg_113 ) &&  (  chip_120  && clk_5  != hw_16 ) &&  (  err_208  != data_7 ) |-> tx_5 == data_6 && rx_1 == cfg_15 && cfg_52 == rx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_17"
    },
    {
        "Code": "if (  !rx_8 ) begin \n    sig_63 = fsm_117;\n    if ( tx_17  && hw_2  != core_18 ) begin\n        chip_15 = rx_12;\n    end\n        if ( rst_4  || tx_18  || cfg_4 ) begin\n            fsm_112 = chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_15) (  !rx_8 ) |-> sig_63 == fsm_117 ;endproperty \n property name; @(posedge sys_clk_15) (  !rx_8 ) &&  (  tx_17  && hw_2  != core_18 ) |-> chip_15 == rx_12 ;endproperty \n property name; @(posedge sys_clk_15) (  !rx_8 ) &&  (  tx_17  && hw_2  != core_18 ) &&  (  rst_4  || tx_18  || cfg_4 ) |-> fsm_112 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_15"
    },
    {
        "Code": "if (  auth_18  && auth_2 ) begin \n    hw_9 = rst_19;\n    if ( rx_10 ) begin\n        fsm_18 = hw_6;\n    end\n        if ( chip_74  != core_70 ) begin\n            err_195 = core_1;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_13) (  auth_18  && auth_2 ) |-> hw_9 == rst_19 ;endproperty \n property name; @(posedge cpu_clock_13) (  auth_18  && auth_2 ) &&  (  rx_10 ) |-> fsm_18 == hw_6 ;endproperty \n property name; @(posedge cpu_clock_13) (  auth_18  && auth_2 ) &&  (  rx_10 ) &&  (  chip_74  != core_70 ) |-> err_195 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "if (  chip_4  && cfg_14  && fsm_18  != chip_20 ) begin \n    cfg_19 = chip_3;\n    reg_13 = cfg_4;\n    if ( core_12  || core_11  || err_20  != tx_16 ) begin\n        tx_6 = hw_18;\n        auth_6 = chip_15;\n    end\n        if ( reg_16 ) begin\n            hw_3 <= sig_17;\n            data_155 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) |-> cfg_19 == chip_3 && reg_13 == cfg_4 ;endproperty \n property name; @(negedge async_clk_16) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) |-> tx_6 == hw_18 && auth_6 == chip_15 ;endproperty \n property name; @(negedge async_clk_16) (  chip_4  && cfg_14  && fsm_18  != chip_20 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) &&  (  reg_16 ) |-> hw_3 == sig_17 && data_155 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  rst_18  && clk_13 ) begin \n    cfg_9 = reg_10;\n    data_17 = chip_17;\n    if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n        data_8 = sig_4;\n        auth_18 = reg_4;\n    end\n        if ( sig_13  != reg_14  && cfg_16  != err_8 ) begin\n            reg_9 <= rst_14;\n            auth_13 <= fsm_17;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_15) (  rst_18  && clk_13 ) |-> cfg_9 == reg_10 && data_17 == chip_17 ;endproperty \n property name; @(posedge async_clk_15) (  rst_18  && clk_13 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> data_8 == sig_4 && auth_18 == reg_4 ;endproperty \n property name; @(posedge async_clk_15) (  rst_18  && clk_13 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) &&  (  sig_13  != reg_14  && cfg_16  != err_8 ) |-> reg_9 == rst_14 && auth_13 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "if (  core_14  != data_18  || sig_17 ) begin \n    clk_5 <= data_5;\n    hw_7 <= reg_15;\n    sig_4 = chip_4;\n    if ( clk_5  || data_19  && cfg_20  != auth_17 ) begin\n        auth_18 = err_18;\n        rx_114 = err_1;\n        rst_2 = tx_1;\n    end\n        if ( clk_7  && tx_1616  && fsm_3  && clk_164 ) begin\n            rx_10 <= tx_9;\n            data_19 <= clk_7;\n            fsm_1 <= sig_5;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_1) (  core_14  != data_18  || sig_17 ) |-> clk_5 == data_5 && hw_7 == reg_15 && sig_4 == chip_4 ;endproperty \n property name; @(posedge async_clk_1) (  core_14  != data_18  || sig_17 ) &&  (  clk_5  || data_19  && cfg_20  != auth_17 ) |-> auth_18 == err_18 && rx_114 == err_1 && rst_2 == tx_1 ;endproperty \n property name; @(posedge async_clk_1) (  core_14  != data_18  || sig_17 ) &&  (  clk_5  || data_19  && cfg_20  != auth_17 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) |-> rx_10 == tx_9 && data_19 == clk_7 && fsm_1 == sig_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "if (  fsm_2 ) begin \n    hw_8 <= hw_10;\n    if ( err_20  || auth_16  != fsm_4 ) begin\n        tx_1 <= hw_1;\n    end\n        if ( tx_2  || chip_20  && clk_18  || auth_12 ) begin\n            tx_5 = rx_11;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_2) (  fsm_2 ) |-> hw_8 == hw_10 ;endproperty \n property name; @(negedge bus_clock_2) (  fsm_2 ) &&  (  err_20  || auth_16  != fsm_4 ) |-> tx_1 == hw_1 ;endproperty \n property name; @(negedge bus_clock_2) (  fsm_2 ) &&  (  err_20  || auth_16  != fsm_4 ) &&  (  tx_2  || chip_20  && clk_18  || auth_12 ) |-> tx_5 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_2"
    },
    {
        "Code": "if (  tx_9  && auth_8 ) begin \n    tx_9 = rst_15;\n    if ( hw_19 ) begin\n        auth_17 <= data_1;\n    end\n        if ( rst_10  != data_12 ) begin\n            sig_28 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_5) (  tx_9  && auth_8 ) |-> tx_9 == rst_15 ;endproperty \n property name; @(posedge clk_in_5) (  tx_9  && auth_8 ) &&  (  hw_19 ) |-> auth_17 == data_1 ;endproperty \n property name; @(posedge clk_in_5) (  tx_9  && auth_8 ) &&  (  hw_19 ) &&  (  rst_10  != data_12 ) |-> sig_28 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "if (  sig_14  && clk_17  && chip_5  || core_5 ) begin \n    tx_117 = rx_3;\n    chip_14 <= core_1;\n    fsm_19 = err_4;\n    if ( tx_15  != core_14  && rx_12  != cfg_10 ) begin\n        reg_1 = auth_10;\n        tx_7 <= err_7;\n        auth_6 = core_14;\n    end\n        if ( rx_18  && clk_19  && hw_2 ) begin\n            clk_118 <= fsm_19;\n            err_50 <= core_1;\n            fsm_26 = hw_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_20) (  sig_14  && clk_17  && chip_5  || core_5 ) |-> tx_117 == rx_3 && chip_14 == core_1 && fsm_19 == err_4 ;endproperty \n property name; @(negedge clock_source_20) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) |-> reg_1 == auth_10 && tx_7 == err_7 && auth_6 == core_14 ;endproperty \n property name; @(negedge clock_source_20) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) &&  (  rx_18  && clk_19  && hw_2 ) |-> clk_118 == fsm_19 && err_50 == core_1 && fsm_26 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_20"
    },
    {
        "Code": "if (  fsm_7  && auth_19  || tx_17  || err_5 ) begin \n    rst_2 <= err_11;\n    data_178 <= reg_6;\n    if ( reg_7  != err_13 ) begin\n        tx_15 = clk_4;\n        clk_118 <= core_20;\n    end\n        if ( rst_10  || clk_13  && fsm_4  || rx_20 ) begin\n            err_16 <= reg_3;\n            cfg_15 = hw_4;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_14) (  fsm_7  && auth_19  || tx_17  || err_5 ) |-> rst_2 == err_11 && data_178 == reg_6 ;endproperty \n property name; @(posedge main_clk_14) (  fsm_7  && auth_19  || tx_17  || err_5 ) &&  (  reg_7  != err_13 ) |-> tx_15 == clk_4 && clk_118 == core_20 ;endproperty \n property name; @(posedge main_clk_14) (  fsm_7  && auth_19  || tx_17  || err_5 ) &&  (  reg_7  != err_13 ) &&  (  rst_10  || clk_13  && fsm_4  || rx_20 ) |-> err_16 == reg_3 && cfg_15 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "if (  err_6  != fsm_4  && core_5  || sig_2 ) begin \n    clk_18 = fsm_4;\n    data_5 = data_12;\n    fsm_5 = clk_7;\n    if ( fsm_1  || cfg_19  != chip_2 ) begin\n        core_6 = clk_12;\n        rst_19 = data_14;\n        auth_9 <= rst_8;\n    end\n        if ( cfg_7  != reg_196  || err_198 ) begin\n            err_79 <= chip_11;\n            fsm_16 = hw_19;\n            auth_17 <= fsm_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_13) (  err_6  != fsm_4  && core_5  || sig_2 ) |-> clk_18 == fsm_4 && data_5 == data_12 && fsm_5 == clk_7 ;endproperty \n property name; @(posedge clock_div_13) (  err_6  != fsm_4  && core_5  || sig_2 ) &&  (  fsm_1  || cfg_19  != chip_2 ) |-> core_6 == clk_12 && rst_19 == data_14 && auth_9 == rst_8 ;endproperty \n property name; @(posedge clock_div_13) (  err_6  != fsm_4  && core_5  || sig_2 ) &&  (  fsm_1  || cfg_19  != chip_2 ) &&  (  cfg_7  != reg_196  || err_198 ) |-> err_79 == chip_11 && fsm_16 == hw_19 && auth_17 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_13"
    },
    {
        "Code": "if (  cfg_18  != clk_14 ) begin \n    rst_9 = fsm_5;\n    hw_15 = cfg_6;\n    if ( rx_1  != chip_9  && hw_70 ) begin\n        reg_118 = err_11;\n        auth_8 <= auth_15;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_12 ) begin\n            rx_17 = tx_4;\n            auth_117 = auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_4) (  cfg_18  != clk_14 ) |-> rst_9 == fsm_5 && hw_15 == cfg_6 ;endproperty \n property name; @(posedge mem_clock_4) (  cfg_18  != clk_14 ) &&  (  rx_1  != chip_9  && hw_70 ) |-> reg_118 == err_11 && auth_8 == auth_15 ;endproperty \n property name; @(posedge mem_clock_4) (  cfg_18  != clk_14 ) &&  (  rx_1  != chip_9  && hw_70 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) |-> rx_17 == tx_4 && auth_117 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_4"
    },
    {
        "Code": "if (  rx_11  && data_10  || sig_10 ) begin \n    chip_109 <= err_6;\n    fsm_11 <= core_14;\n    fsm_6 <= sig_12;\n    if ( rx_18 ) begin\n        fsm_8 <= cfg_176;\n        chip_79 = fsm_2;\n        hw_20 = hw_10;\n    end\n        if ( data_7  && chip_19  && hw_7 ) begin\n            sig_172 <= cfg_12;\n            reg_15 = tx_20;\n            reg_58 = rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_9) (  rx_11  && data_10  || sig_10 ) |-> chip_109 == err_6 && fsm_11 == core_14 && fsm_6 == sig_12 ;endproperty \n property name; @(negedge pll_clk_9) (  rx_11  && data_10  || sig_10 ) &&  (  rx_18 ) |-> fsm_8 == cfg_176 && chip_79 == fsm_2 && hw_20 == hw_10 ;endproperty \n property name; @(negedge pll_clk_9) (  rx_11  && data_10  || sig_10 ) &&  (  rx_18 ) &&  (  data_7  && chip_19  && hw_7 ) |-> sig_172 == cfg_12 && reg_15 == tx_20 && reg_58 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_9"
    },
    {
        "Code": "if (  !rst_12 ) begin \n    hw_16 <= clk_17;\n    auth_10 = data_1;\n    clk_27 <= reg_2;\n    if ( clk_3  != rx_3 ) begin\n        hw_19 <= clk_9;\n        clk_5 <= rx_9;\n        sig_2 <= reg_3;\n    end\n        if ( clk_18 ) begin\n            cfg_4 = reg_15;\n            fsm_19 <= hw_3;\n            hw_79 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  !rst_12 ) |-> hw_16 == clk_17 && auth_10 == data_1 && clk_27 == reg_2 ;endproperty \n property name; @(posedge clock_ctrl_8) (  !rst_12 ) &&  (  clk_3  != rx_3 ) |-> hw_19 == clk_9 && clk_5 == rx_9 && sig_2 == reg_3 ;endproperty \n property name; @(posedge clock_ctrl_8) (  !rst_12 ) &&  (  clk_3  != rx_3 ) &&  (  clk_18 ) |-> cfg_4 == reg_15 && fsm_19 == hw_3 && hw_79 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  cfg_10  != cfg_17  && fsm_5  && reg_19 ) begin \n    clk_1 = hw_1;\n    rst_20 = hw_13;\n    if ( data_11  || reg_2 ) begin\n        clk_6 <= rst_19;\n        sig_4 = clk_4;\n    end\n        if ( hw_4  && cfg_1  || core_8  && hw_18 ) begin\n            clk_17 = err_11;\n            chip_96 <= chip_19;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_2) (  cfg_10  != cfg_17  && fsm_5  && reg_19 ) |-> clk_1 == hw_1 && rst_20 == hw_13 ;endproperty \n property name; @(posedge fast_clk_2) (  cfg_10  != cfg_17  && fsm_5  && reg_19 ) &&  (  data_11  || reg_2 ) |-> clk_6 == rst_19 && sig_4 == clk_4 ;endproperty \n property name; @(posedge fast_clk_2) (  cfg_10  != cfg_17  && fsm_5  && reg_19 ) &&  (  data_11  || reg_2 ) &&  (  hw_4  && cfg_1  || core_8  && hw_18 ) |-> clk_17 == err_11 && chip_96 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "if (  rx_18  || clk_20 ) begin \n    reg_4 = tx_2;\n    clk_118 = err_7;\n    if ( err_7  || cfg_19  || sig_10 ) begin\n        core_15 <= reg_120;\n        chip_8 = tx_15;\n    end\n        if ( core_167  && hw_5  && tx_168  != sig_3 ) begin\n            err_16 = core_1;\n            chip_1 = auth_16;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_7) (  rx_18  || clk_20 ) |-> reg_4 == tx_2 && clk_118 == err_7 ;endproperty \n property name; @(negedge clock_ctrl_7) (  rx_18  || clk_20 ) &&  (  err_7  || cfg_19  || sig_10 ) |-> core_15 == reg_120 && chip_8 == tx_15 ;endproperty \n property name; @(negedge clock_ctrl_7) (  rx_18  || clk_20 ) &&  (  err_7  || cfg_19  || sig_10 ) &&  (  core_167  && hw_5  && tx_168  != sig_3 ) |-> err_16 == core_1 && chip_1 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_7"
    },
    {
        "Code": "if (  data_16  != clk_9 ) begin \n    rx_18 <= hw_10;\n    if ( tx_16  || auth_5 ) begin\n        core_13 = cfg_4;\n    end\n        if ( chip_5  && data_17  || rst_11 ) begin\n            fsm_16 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_15) (  data_16  != clk_9 ) |-> rx_18 == hw_10 ;endproperty \n property name; @(negedge cpu_clock_15) (  data_16  != clk_9 ) &&  (  tx_16  || auth_5 ) |-> core_13 == cfg_4 ;endproperty \n property name; @(negedge cpu_clock_15) (  data_16  != clk_9 ) &&  (  tx_16  || auth_5 ) &&  (  chip_5  && data_17  || rst_11 ) |-> fsm_16 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_15"
    },
    {
        "Code": "if (  core_2  != rst_19  || tx_13 ) begin \n    cfg_52 <= cfg_6;\n    sig_11 <= sig_1;\n    if ( core_12  != core_119  || hw_1 ) begin\n        fsm_100 = reg_8;\n        reg_5 <= rx_15;\n    end\n        if ( rst_16  || core_11  || err_20 ) begin\n            tx_27 = rst_11;\n            reg_2 <= cfg_11;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_14) (  core_2  != rst_19  || tx_13 ) |-> cfg_52 == cfg_6 && sig_11 == sig_1 ;endproperty \n property name; @(negedge fast_clk_14) (  core_2  != rst_19  || tx_13 ) &&  (  core_12  != core_119  || hw_1 ) |-> fsm_100 == reg_8 && reg_5 == rx_15 ;endproperty \n property name; @(negedge fast_clk_14) (  core_2  != rst_19  || tx_13 ) &&  (  core_12  != core_119  || hw_1 ) &&  (  rst_16  || core_11  || err_20 ) |-> tx_27 == rst_11 && reg_2 == cfg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "if (  core_14  && rx_5  && reg_11  && reg_18 ) begin \n    rst_2 <= err_8;\n    rst_19 = chip_10;\n    if ( cfg_13 ) begin\n        rst_52 <= data_1;\n        cfg_3 <= core_6;\n    end\n        if ( hw_2  != hw_4  || auth_12 ) begin\n            rx_11 <= auth_7;\n            fsm_42 = auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_18) (  core_14  && rx_5  && reg_11  && reg_18 ) |-> rst_2 == err_8 && rst_19 == chip_10 ;endproperty \n property name; @(negedge clk_enable_18) (  core_14  && rx_5  && reg_11  && reg_18 ) &&  (  cfg_13 ) |-> rst_52 == data_1 && cfg_3 == core_6 ;endproperty \n property name; @(negedge clk_enable_18) (  core_14  && rx_5  && reg_11  && reg_18 ) &&  (  cfg_13 ) &&  (  hw_2  != hw_4  || auth_12 ) |-> rx_11 == auth_7 && fsm_42 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_18"
    },
    {
        "Code": "if (  !tx_2 ) begin \n    sig_7 <= rx_4;\n    core_118 <= rst_16;\n    hw_5 <= chip_3;\n    if ( reg_9  != tx_2  && sig_19 ) begin\n        rx_15 <= chip_1;\n        core_147 = sig_6;\n        rst_120 <= sig_15;\n    end\n        if ( tx_6  != fsm_7 ) begin\n            err_9 = reg_14;\n            fsm_26 = tx_2;\n            clk_13 <= rst_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_19) (  !tx_2 ) |-> sig_7 == rx_4 && core_118 == rst_16 && hw_5 == chip_3 ;endproperty \n property name; @(negedge clk_osc_19) (  !tx_2 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> rx_15 == chip_1 && core_147 == sig_6 && rst_120 == sig_15 ;endproperty \n property name; @(negedge clk_osc_19) (  !tx_2 ) &&  (  reg_9  != tx_2  && sig_19 ) &&  (  tx_6  != fsm_7 ) |-> err_9 == reg_14 && fsm_26 == tx_2 && clk_13 == rst_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "if (  !sig_13 ) begin \n    tx_5 = tx_2;\n    if ( chip_15  != data_11 ) begin\n        rx_15 <= core_19;\n    end\n        if ( data_118 ) begin\n            err_1 = err_6;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_17) (  !sig_13 ) |-> tx_5 == tx_2 ;endproperty \n property name; @(posedge mem_clock_17) (  !sig_13 ) &&  (  chip_15  != data_11 ) |-> rx_15 == core_19 ;endproperty \n property name; @(posedge mem_clock_17) (  !sig_13 ) &&  (  chip_15  != data_11 ) &&  (  data_118 ) |-> err_1 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "if (  rx_3  || hw_2  != tx_15 ) begin \n    tx_1010 = sig_8;\n    rx_19 = err_5;\n    rx_2 = reg_19;\n    if ( tx_18  || auth_6 ) begin\n        sig_2 <= reg_9;\n        chip_10 <= hw_15;\n        sig_10 = clk_15;\n    end\n        if ( err_9 ) begin\n            hw_12 = rst_5;\n            clk_15 = clk_8;\n            sig_3 <= chip_195;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_9) (  rx_3  || hw_2  != tx_15 ) |-> tx_1010 == sig_8 && rx_19 == err_5 && rx_2 == reg_19 ;endproperty \n property name; @(negedge clk_out_9) (  rx_3  || hw_2  != tx_15 ) &&  (  tx_18  || auth_6 ) |-> sig_2 == reg_9 && chip_10 == hw_15 && sig_10 == clk_15 ;endproperty \n property name; @(negedge clk_out_9) (  rx_3  || hw_2  != tx_15 ) &&  (  tx_18  || auth_6 ) &&  (  err_9 ) |-> hw_12 == rst_5 && clk_15 == clk_8 && sig_3 == chip_195 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_9"
    },
    {
        "Code": "if (  clk_12  != core_20 ) begin \n    rst_3 = fsm_19;\n    core_8 = cfg_15;\n    tx_33 = chip_7;\n    if ( sig_9  || rx_13 ) begin\n        chip_79 <= fsm_17;\n        core_11 <= err_2;\n        core_20 <= core_15;\n    end\n        if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n            auth_4 <= sig_5;\n            hw_18 <= rst_15;\n            err_20 <= reg_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_12) (  clk_12  != core_20 ) |-> rst_3 == fsm_19 && core_8 == cfg_15 && tx_33 == chip_7 ;endproperty \n property name; @(posedge clk_osc_12) (  clk_12  != core_20 ) &&  (  sig_9  || rx_13 ) |-> chip_79 == fsm_17 && core_11 == err_2 && core_20 == core_15 ;endproperty \n property name; @(posedge clk_osc_12) (  clk_12  != core_20 ) &&  (  sig_9  || rx_13 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> auth_4 == sig_5 && hw_18 == rst_15 && err_20 == reg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "if (  rst_1  || chip_7  && chip_11  || fsm_19 ) begin \n    fsm_1 <= rst_8;\n    chip_10 = err_13;\n    err_5 = clk_7;\n    if ( core_14  && cfg_9  != chip_15 ) begin\n        err_11 <= rx_15;\n        tx_1 <= err_12;\n        auth_11 = reg_15;\n    end\n        if ( reg_3  && clk_5  && cfg_16  && auth_19 ) begin\n            data_116 <= hw_10;\n            rst_1 <= sig_18;\n            tx_14 = sig_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_6) (  rst_1  || chip_7  && chip_11  || fsm_19 ) |-> fsm_1 == rst_8 && chip_10 == err_13 && err_5 == clk_7 ;endproperty \n property name; @(posedge clk_signal_6) (  rst_1  || chip_7  && chip_11  || fsm_19 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> err_11 == rx_15 && tx_1 == err_12 && auth_11 == reg_15 ;endproperty \n property name; @(posedge clk_signal_6) (  rst_1  || chip_7  && chip_11  || fsm_19 ) &&  (  core_14  && cfg_9  != chip_15 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) |-> data_116 == hw_10 && rst_1 == sig_18 && tx_14 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_6"
    },
    {
        "Code": "if (  cfg_4  && core_11  && data_9 ) begin \n    err_6 = sig_16;\n    if ( rx_1  != chip_9  && hw_19 ) begin\n        data_19 = cfg_20;\n    end\n        if ( err_8  && chip_19  || hw_15  != tx_11 ) begin\n            auth_11 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_2) (  cfg_4  && core_11  && data_9 ) |-> err_6 == sig_16 ;endproperty \n property name; @(negedge clk_enable_2) (  cfg_4  && core_11  && data_9 ) &&  (  rx_1  != chip_9  && hw_19 ) |-> data_19 == cfg_20 ;endproperty \n property name; @(negedge clk_enable_2) (  cfg_4  && core_11  && data_9 ) &&  (  rx_1  != chip_9  && hw_19 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) |-> auth_11 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_2"
    },
    {
        "Code": "if (  clk_1  != reg_5  && tx_7 ) begin \n    rst_116 <= chip_17;\n    fsm_4 <= rx_20;\n    reg_10 <= data_22;\n    if ( reg_8  || core_18 ) begin\n        err_11 = reg_9;\n        reg_11 <= cfg_5;\n        sig_7 <= chip_15;\n    end\n        if ( auth_16 ) begin\n            sig_16 = reg_14;\n            clk_19 <= reg_7;\n            reg_115 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_9) (  clk_1  != reg_5  && tx_7 ) |-> rst_116 == chip_17 && fsm_4 == rx_20 && reg_10 == data_22 ;endproperty \n property name; @(negedge pll_clk_9) (  clk_1  != reg_5  && tx_7 ) &&  (  reg_8  || core_18 ) |-> err_11 == reg_9 && reg_11 == cfg_5 && sig_7 == chip_15 ;endproperty \n property name; @(negedge pll_clk_9) (  clk_1  != reg_5  && tx_7 ) &&  (  reg_8  || core_18 ) &&  (  auth_16 ) |-> sig_16 == reg_14 && clk_19 == reg_7 && reg_115 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_9"
    },
    {
        "Code": "if (  core_17  != tx_1  || hw_19 ) begin \n    core_8 = rst_8;\n    tx_1 <= reg_12;\n    fsm_2 <= clk_5;\n    if ( chip_7  || chip_3  && auth_12 ) begin\n        sig_3 = sig_19;\n        auth_12 <= cfg_4;\n        auth_10 <= err_1;\n    end\n        if ( reg_13  || cfg_17 ) begin\n            hw_8 = sig_11;\n            data_13 <= clk_19;\n            sig_28 = auth_7;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_8) (  core_17  != tx_1  || hw_19 ) |-> core_8 == rst_8 && tx_1 == reg_12 && fsm_2 == clk_5 ;endproperty \n property name; @(posedge sys_clk_8) (  core_17  != tx_1  || hw_19 ) &&  (  chip_7  || chip_3  && auth_12 ) |-> sig_3 == sig_19 && auth_12 == cfg_4 && auth_10 == err_1 ;endproperty \n property name; @(posedge sys_clk_8) (  core_17  != tx_1  || hw_19 ) &&  (  chip_7  || chip_3  && auth_12 ) &&  (  reg_13  || cfg_17 ) |-> hw_8 == sig_11 && data_13 == clk_19 && sig_28 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_8"
    },
    {
        "Code": "if (  reg_14  != chip_12  && core_18 ) begin \n    data_2 <= tx_17;\n    if ( rx_5  && auth_3  || cfg_1 ) begin\n        chip_96 = auth_20;\n    end\n        if ( clk_15  != rst_7  && err_12  != sig_1 ) begin\n            sig_19 <= tx_20;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_19) (  reg_14  != chip_12  && core_18 ) |-> data_2 == tx_17 ;endproperty \n property name; @(negedge clock_div_19) (  reg_14  != chip_12  && core_18 ) &&  (  rx_5  && auth_3  || cfg_1 ) |-> chip_96 == auth_20 ;endproperty \n property name; @(negedge clock_div_19) (  reg_14  != chip_12  && core_18 ) &&  (  rx_5  && auth_3  || cfg_1 ) &&  (  clk_15  != rst_7  && err_12  != sig_1 ) |-> sig_19 == tx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_19"
    },
    {
        "Code": "if (  rst_9  != data_16  && reg_19  != hw_6 ) begin \n    hw_79 <= err_17;\n    reg_13 <= tx_20;\n    if ( fsm_12  || rx_6 ) begin\n        sig_18 = data_7;\n        core_18 = err_14;\n    end\n        if ( rst_1  != clk_11  || fsm_17  || hw_15 ) begin\n            cfg_76 = chip_4;\n            hw_4 = data_3;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_20) (  rst_9  != data_16  && reg_19  != hw_6 ) |-> hw_79 == err_17 && reg_13 == tx_20 ;endproperty \n property name; @(posedge ref_clk_20) (  rst_9  != data_16  && reg_19  != hw_6 ) &&  (  fsm_12  || rx_6 ) |-> sig_18 == data_7 && core_18 == err_14 ;endproperty \n property name; @(posedge ref_clk_20) (  rst_9  != data_16  && reg_19  != hw_6 ) &&  (  fsm_12  || rx_6 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_15 ) |-> cfg_76 == chip_4 && hw_4 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_20"
    },
    {
        "Code": "if (  rst_3  || reg_13 ) begin \n    reg_7 <= rx_14;\n    auth_14 <= rst_174;\n    if ( reg_3  != err_16  || rx_9 ) begin\n        chip_16 = tx_20;\n        rx_15 = hw_68;\n    end\n        if ( hw_13 ) begin\n            rst_19 <= chip_1;\n            hw_18 = data_18;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_9) (  rst_3  || reg_13 ) |-> reg_7 == rx_14 && auth_14 == rst_174 ;endproperty \n property name; @(posedge clock_div_9) (  rst_3  || reg_13 ) &&  (  reg_3  != err_16  || rx_9 ) |-> chip_16 == tx_20 && rx_15 == hw_68 ;endproperty \n property name; @(posedge clock_div_9) (  rst_3  || reg_13 ) &&  (  reg_3  != err_16  || rx_9 ) &&  (  hw_13 ) |-> rst_19 == chip_1 && hw_18 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "if (  err_3  || fsm_8 ) begin \n    err_12 <= core_6;\n    cfg_15 = cfg_13;\n    core_12 <= tx_1;\n    if ( rst_6  && reg_9 ) begin\n        chip_109 = chip_6;\n        tx_19 = clk_14;\n        hw_20 <= rx_3;\n    end\n        if ( chip_3  != sig_8  || auth_4  != fsm_2 ) begin\n            reg_19 = data_2;\n            cfg_7 = sig_15;\n            data_3 = tx_2;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_13) (  err_3  || fsm_8 ) |-> err_12 == core_6 && cfg_15 == cfg_13 && core_12 == tx_1 ;endproperty \n property name; @(negedge clock_source_13) (  err_3  || fsm_8 ) &&  (  rst_6  && reg_9 ) |-> chip_109 == chip_6 && tx_19 == clk_14 && hw_20 == rx_3 ;endproperty \n property name; @(negedge clock_source_13) (  err_3  || fsm_8 ) &&  (  rst_6  && reg_9 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_2 ) |-> reg_19 == data_2 && cfg_7 == sig_15 && data_3 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "if (  sig_5  && rx_2 ) begin \n    fsm_100 <= fsm_26;\n    clk_19 = clk_15;\n    rx_19 = reg_19;\n    if ( cfg_6  != sig_16 ) begin\n        data_10 <= chip_20;\n        reg_2 = cfg_2;\n        data_16 <= rst_8;\n    end\n        if ( tx_19 ) begin\n            tx_2 <= auth_3;\n            auth_10 = rx_7;\n            clk_20 = core_11;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_9) (  sig_5  && rx_2 ) |-> fsm_100 == fsm_26 && clk_19 == clk_15 && rx_19 == reg_19 ;endproperty \n property name; @(posedge clock_source_9) (  sig_5  && rx_2 ) &&  (  cfg_6  != sig_16 ) |-> data_10 == chip_20 && reg_2 == cfg_2 && data_16 == rst_8 ;endproperty \n property name; @(posedge clock_source_9) (  sig_5  && rx_2 ) &&  (  cfg_6  != sig_16 ) &&  (  tx_19 ) |-> tx_2 == auth_3 && auth_10 == rx_7 && clk_20 == core_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_9"
    },
    {
        "Code": "if (  auth_102  && err_6  || clk_4  || clk_10 ) begin \n    sig_20 <= core_6;\n    rst_1 <= fsm_6;\n    if ( sig_14  || rst_15  || data_3  && tx_12 ) begin\n        clk_62 <= tx_9;\n        fsm_4 = rst_19;\n    end\n        if ( reg_7 ) begin\n            sig_8 <= reg_4;\n            reg_17 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_6) (  auth_102  && err_6  || clk_4  || clk_10 ) |-> sig_20 == core_6 && rst_1 == fsm_6 ;endproperty \n property name; @(posedge clock_div_6) (  auth_102  && err_6  || clk_4  || clk_10 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) |-> clk_62 == tx_9 && fsm_4 == rst_19 ;endproperty \n property name; @(posedge clock_div_6) (  auth_102  && err_6  || clk_4  || clk_10 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) &&  (  reg_7 ) |-> sig_8 == reg_4 && reg_17 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "if (  sig_7  || sig_17  || data_10  && fsm_12 ) begin \n    auth_5 <= core_6;\n    core_19 <= sig_1;\n    sig_28 = data_11;\n    if ( core_1  || sig_8  || hw_16 ) begin\n        cfg_12 <= fsm_10;\n        fsm_2 = rst_3;\n        core_15 = cfg_10;\n    end\n        if ( rx_7  && hw_6  && auth_17  && sig_6 ) begin\n            chip_9 <= fsm_8;\n            cfg_4 <= hw_2;\n            rst_5 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_2) (  sig_7  || sig_17  || data_10  && fsm_12 ) |-> auth_5 == core_6 && core_19 == sig_1 && sig_28 == data_11 ;endproperty \n property name; @(negedge clock_source_2) (  sig_7  || sig_17  || data_10  && fsm_12 ) &&  (  core_1  || sig_8  || hw_16 ) |-> cfg_12 == fsm_10 && fsm_2 == rst_3 && core_15 == cfg_10 ;endproperty \n property name; @(negedge clock_source_2) (  sig_7  || sig_17  || data_10  && fsm_12 ) &&  (  core_1  || sig_8  || hw_16 ) &&  (  rx_7  && hw_6  && auth_17  && sig_6 ) |-> chip_9 == fsm_8 && cfg_4 == hw_2 && rst_5 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_2"
    },
    {
        "Code": "if (  clk_19  && sig_4  || chip_9  != data_16 ) begin \n    clk_16 <= auth_12;\n    err_14 <= chip_6;\n    chip_19 <= tx_14;\n    if ( rst_20  != reg_3 ) begin\n        auth_12 = err_1;\n        chip_11 = fsm_8;\n        core_16 = data_6;\n    end\n        if ( sig_11  != err_3  && reg_9  != rst_12 ) begin\n            core_11 = err_10;\n            auth_8 = chip_6;\n            rx_13 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_8) (  clk_19  && sig_4  || chip_9  != data_16 ) |-> clk_16 == auth_12 && err_14 == chip_6 && chip_19 == tx_14 ;endproperty \n property name; @(negedge clk_in_8) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  rst_20  != reg_3 ) |-> auth_12 == err_1 && chip_11 == fsm_8 && core_16 == data_6 ;endproperty \n property name; @(negedge clk_in_8) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  rst_20  != reg_3 ) &&  (  sig_11  != err_3  && reg_9  != rst_12 ) |-> core_11 == err_10 && auth_8 == chip_6 && rx_13 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "if (  sig_1  != reg_3 ) begin \n    err_2 <= fsm_16;\n    sig_13 <= rx_20;\n    if ( hw_13  || data_113  && core_9 ) begin\n        tx_4 <= rx_19;\n        core_5 = auth_7;\n    end\n        if ( rst_19  != data_6 ) begin\n            auth_204 <= fsm_7;\n            sig_172 = reg_16;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_20) (  sig_1  != reg_3 ) |-> err_2 == fsm_16 && sig_13 == rx_20 ;endproperty \n property name; @(posedge clock_ctrl_20) (  sig_1  != reg_3 ) &&  (  hw_13  || data_113  && core_9 ) |-> tx_4 == rx_19 && core_5 == auth_7 ;endproperty \n property name; @(posedge clock_ctrl_20) (  sig_1  != reg_3 ) &&  (  hw_13  || data_113  && core_9 ) &&  (  rst_19  != data_6 ) |-> auth_204 == fsm_7 && sig_172 == reg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_20"
    },
    {
        "Code": "if (  err_18  != reg_1  && rst_2 ) begin \n    auth_2 = tx_2;\n    sig_15 <= tx_8;\n    err_4 = cfg_19;\n    if ( reg_10  || auth_7  != clk_100  && chip_20 ) begin\n        rx_10 <= core_8;\n        fsm_112 = err_13;\n        cfg_12 = clk_115;\n    end\n        if ( hw_11  != cfg_14  || chip_10  && sig_8 ) begin\n            clk_9 <= reg_4;\n            clk_4 = data_16;\n            sig_6 = cfg_18;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_16) (  err_18  != reg_1  && rst_2 ) |-> auth_2 == tx_2 && sig_15 == tx_8 && err_4 == cfg_19 ;endproperty \n property name; @(posedge bus_clock_16) (  err_18  != reg_1  && rst_2 ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) |-> rx_10 == core_8 && fsm_112 == err_13 && cfg_12 == clk_115 ;endproperty \n property name; @(posedge bus_clock_16) (  err_18  != reg_1  && rst_2 ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) |-> clk_9 == reg_4 && clk_4 == data_16 && sig_6 == cfg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_16"
    },
    {
        "Code": "if (  !cfg_14 ) begin \n    fsm_12 <= rst_12;\n    if ( hw_8  != fsm_8 ) begin\n        fsm_11 <= chip_1;\n    end\n        if ( hw_8  || fsm_3 ) begin\n            err_6 <= chip_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_5) (  !cfg_14 ) |-> fsm_12 == rst_12 ;endproperty \n property name; @(posedge clk_reset_5) (  !cfg_14 ) &&  (  hw_8  != fsm_8 ) |-> fsm_11 == chip_1 ;endproperty \n property name; @(posedge clk_reset_5) (  !cfg_14 ) &&  (  hw_8  != fsm_8 ) &&  (  hw_8  || fsm_3 ) |-> err_6 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_5"
    },
    {
        "Code": "if (  core_8  || fsm_8  && rst_7 ) begin \n    fsm_16 = clk_9;\n    fsm_11 = data_6;\n    if ( tx_13  && rst_1  != fsm_7 ) begin\n        data_13 = cfg_19;\n        sig_13 = sig_18;\n    end\n        if ( sig_3  != fsm_20  && tx_11  && data_15 ) begin\n            reg_7 <= auth_4;\n            chip_110 = err_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_5) (  core_8  || fsm_8  && rst_7 ) |-> fsm_16 == clk_9 && fsm_11 == data_6 ;endproperty \n property name; @(posedge clk_signal_5) (  core_8  || fsm_8  && rst_7 ) &&  (  tx_13  && rst_1  != fsm_7 ) |-> data_13 == cfg_19 && sig_13 == sig_18 ;endproperty \n property name; @(posedge clk_signal_5) (  core_8  || fsm_8  && rst_7 ) &&  (  tx_13  && rst_1  != fsm_7 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) |-> reg_7 == auth_4 && chip_110 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "if (  reg_1 ) begin \n    fsm_19 = reg_12;\n    fsm_26 <= err_12;\n    if ( chip_18 ) begin\n        clk_1 <= tx_5;\n        data_8 <= core_2;\n    end\n        if ( chip_5  && data_17  || rst_11 ) begin\n            chip_110 = core_2;\n            err_3 = tx_1;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_18) (  reg_1 ) |-> fsm_19 == reg_12 && fsm_26 == err_12 ;endproperty \n property name; @(negedge core_clock_18) (  reg_1 ) &&  (  chip_18 ) |-> clk_1 == tx_5 && data_8 == core_2 ;endproperty \n property name; @(negedge core_clock_18) (  reg_1 ) &&  (  chip_18 ) &&  (  chip_5  && data_17  || rst_11 ) |-> chip_110 == core_2 && err_3 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_18"
    },
    {
        "Code": "if (  data_11  || tx_20  || cfg_16 ) begin \n    err_6 = fsm_2;\n    if ( fsm_16  && hw_9 ) begin\n        auth_20 = rst_6;\n    end\n        if ( err_19  != core_1  || tx_5  != err_5 ) begin\n            core_13 <= fsm_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_1) (  data_11  || tx_20  || cfg_16 ) |-> err_6 == fsm_2 ;endproperty \n property name; @(posedge clk_in_1) (  data_11  || tx_20  || cfg_16 ) &&  (  fsm_16  && hw_9 ) |-> auth_20 == rst_6 ;endproperty \n property name; @(posedge clk_in_1) (  data_11  || tx_20  || cfg_16 ) &&  (  fsm_16  && hw_9 ) &&  (  err_19  != core_1  || tx_5  != err_5 ) |-> core_13 == fsm_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "if (  clk_10  != hw_19  && core_5  || rx_5 ) begin \n    tx_27 = clk_9;\n    auth_114 <= err_14;\n    fsm_9 = auth_11;\n    if ( rx_10  || rx_1  != data_10 ) begin\n        hw_9 = err_10;\n        err_11 = fsm_4;\n        auth_1 <= rst_4;\n    end\n        if ( fsm_5  && chip_85  != clk_7  && cfg_3 ) begin\n            sig_18 <= auth_5;\n            rst_138 = core_5;\n            rx_1 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_6) (  clk_10  != hw_19  && core_5  || rx_5 ) |-> tx_27 == clk_9 && auth_114 == err_14 && fsm_9 == auth_11 ;endproperty \n property name; @(posedge fast_clk_6) (  clk_10  != hw_19  && core_5  || rx_5 ) &&  (  rx_10  || rx_1  != data_10 ) |-> hw_9 == err_10 && err_11 == fsm_4 && auth_1 == rst_4 ;endproperty \n property name; @(posedge fast_clk_6) (  clk_10  != hw_19  && core_5  || rx_5 ) &&  (  rx_10  || rx_1  != data_10 ) &&  (  fsm_5  && chip_85  != clk_7  && cfg_3 ) |-> sig_18 == auth_5 && rst_138 == core_5 && rx_1 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "if (  data_14 ) begin \n    tx_5 = core_20;\n    if ( err_20  || sig_1717 ) begin\n        rx_7 <= reg_10;\n    end\n        if ( auth_11  && fsm_14  || rx_12 ) begin\n            clk_19 = err_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_15) (  data_14 ) |-> tx_5 == core_20 ;endproperty \n property name; @(negedge clock_ctrl_15) (  data_14 ) &&  (  err_20  || sig_1717 ) |-> rx_7 == reg_10 ;endproperty \n property name; @(negedge clock_ctrl_15) (  data_14 ) &&  (  err_20  || sig_1717 ) &&  (  auth_11  && fsm_14  || rx_12 ) |-> clk_19 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_15"
    },
    {
        "Code": "if (  rst_1  || chip_5  && chip_11  || fsm_19 ) begin \n    reg_20 <= core_16;\n    chip_18 = hw_19;\n    if ( sig_16  || reg_7 ) begin\n        rst_3 <= clk_3;\n        hw_38 <= cfg_9;\n    end\n        if ( hw_117  && rx_7  != err_14  || err_12 ) begin\n            cfg_2 <= sig_9;\n            chip_19 <= clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_12) (  rst_1  || chip_5  && chip_11  || fsm_19 ) |-> reg_20 == core_16 && chip_18 == hw_19 ;endproperty \n property name; @(negedge pll_clk_12) (  rst_1  || chip_5  && chip_11  || fsm_19 ) &&  (  sig_16  || reg_7 ) |-> rst_3 == clk_3 && hw_38 == cfg_9 ;endproperty \n property name; @(negedge pll_clk_12) (  rst_1  || chip_5  && chip_11  || fsm_19 ) &&  (  sig_16  || reg_7 ) &&  (  hw_117  && rx_7  != err_14  || err_12 ) |-> cfg_2 == sig_9 && chip_19 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "if (  hw_16  || fsm_7 ) begin \n    auth_14 <= clk_12;\n    tx_11 <= core_9;\n    if ( chip_2  != auth_10  && auth_17 ) begin\n        auth_8 <= err_5;\n        err_18 = auth_5;\n    end\n        if ( rst_7  != hw_7  || sig_14  && clk_2 ) begin\n            auth_18 <= cfg_3;\n            tx_5 = err_5;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_15) (  hw_16  || fsm_7 ) |-> auth_14 == clk_12 && tx_11 == core_9 ;endproperty \n property name; @(negedge main_clk_15) (  hw_16  || fsm_7 ) &&  (  chip_2  != auth_10  && auth_17 ) |-> auth_8 == err_5 && err_18 == auth_5 ;endproperty \n property name; @(negedge main_clk_15) (  hw_16  || fsm_7 ) &&  (  chip_2  != auth_10  && auth_17 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) |-> auth_18 == cfg_3 && tx_5 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_15"
    },
    {
        "Code": "if (  core_14  || chip_16  != tx_20 ) begin \n    auth_18 = cfg_1;\n    if ( fsm_13 ) begin\n        fsm_4 <= fsm_19;\n    end\n        if ( rst_150  || rx_153  != fsm_150 ) begin\n            core_12 = core_20;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_3) (  core_14  || chip_16  != tx_20 ) |-> auth_18 == cfg_1 ;endproperty \n property name; @(posedge bus_clock_3) (  core_14  || chip_16  != tx_20 ) &&  (  fsm_13 ) |-> fsm_4 == fsm_19 ;endproperty \n property name; @(posedge bus_clock_3) (  core_14  || chip_16  != tx_20 ) &&  (  fsm_13 ) &&  (  rst_150  || rx_153  != fsm_150 ) |-> core_12 == core_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_3"
    },
    {
        "Code": "if (  core_2  && tx_6  != rst_14  && rst_4 ) begin \n    err_17 <= auth_8;\n    data_8 = rst_17;\n    if ( data_15  && rx_6  && hw_6 ) begin\n        reg_2 <= tx_14;\n        core_1 = fsm_4;\n    end\n        if ( err_5  != chip_6  || rx_8 ) begin\n            core_2 <= clk_4;\n            reg_11 <= core_10;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_14) (  core_2  && tx_6  != rst_14  && rst_4 ) |-> err_17 == auth_8 && data_8 == rst_17 ;endproperty \n property name; @(posedge ref_clk_14) (  core_2  && tx_6  != rst_14  && rst_4 ) &&  (  data_15  && rx_6  && hw_6 ) |-> reg_2 == tx_14 && core_1 == fsm_4 ;endproperty \n property name; @(posedge ref_clk_14) (  core_2  && tx_6  != rst_14  && rst_4 ) &&  (  data_15  && rx_6  && hw_6 ) &&  (  err_5  != chip_6  || rx_8 ) |-> core_2 == clk_4 && reg_11 == core_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "if (  core_1  || auth_2  || core_8  && auth_7 ) begin \n    chip_18 <= core_1;\n    if ( chip_11  || chip_7  && reg_8  || clk_10 ) begin\n        sig_4 <= rst_1;\n    end\n        if ( clk_20 ) begin\n            tx_8 = cfg_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_6) (  core_1  || auth_2  || core_8  && auth_7 ) |-> chip_18 == core_1 ;endproperty \n property name; @(negedge clk_gen_6) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  chip_11  || chip_7  && reg_8  || clk_10 ) |-> sig_4 == rst_1 ;endproperty \n property name; @(negedge clk_gen_6) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  chip_11  || chip_7  && reg_8  || clk_10 ) &&  (  clk_20 ) |-> tx_8 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "if (  chip_12  || sig_12 ) begin \n    chip_8 = auth_16;\n    rx_17 <= auth_12;\n    chip_4 <= fsm_110;\n    if ( hw_13  && chip_17 ) begin\n        core_5 = rx_18;\n        clk_15 <= tx_3;\n        data_3 = core_6;\n    end\n        if ( rst_18 ) begin\n            hw_6 <= data_18;\n            chip_17 <= reg_3;\n            fsm_3 <= data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_13) (  chip_12  || sig_12 ) |-> chip_8 == auth_16 && rx_17 == auth_12 && chip_4 == fsm_110 ;endproperty \n property name; @(posedge clock_source_13) (  chip_12  || sig_12 ) &&  (  hw_13  && chip_17 ) |-> core_5 == rx_18 && clk_15 == tx_3 && data_3 == core_6 ;endproperty \n property name; @(posedge clock_source_13) (  chip_12  || sig_12 ) &&  (  hw_13  && chip_17 ) &&  (  rst_18 ) |-> hw_6 == data_18 && chip_17 == reg_3 && fsm_3 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "if (  data_20  != tx_11  || rx_116  || cfg_8 ) begin \n    cfg_183 = sig_18;\n    if ( data_1  || rst_12  != chip_19  || cfg_119 ) begin\n        chip_109 = cfg_11;\n    end\n        if ( fsm_5  != cfg_14  || rx_16  || clk_7 ) begin\n            rst_154 = sig_3;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_8) (  data_20  != tx_11  || rx_116  || cfg_8 ) |-> cfg_183 == sig_18 ;endproperty \n property name; @(posedge sys_clk_8) (  data_20  != tx_11  || rx_116  || cfg_8 ) &&  (  data_1  || rst_12  != chip_19  || cfg_119 ) |-> chip_109 == cfg_11 ;endproperty \n property name; @(posedge sys_clk_8) (  data_20  != tx_11  || rx_116  || cfg_8 ) &&  (  data_1  || rst_12  != chip_19  || cfg_119 ) &&  (  fsm_5  != cfg_14  || rx_16  || clk_7 ) |-> rst_154 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_8"
    },
    {
        "Code": "if (  rst_8  || rx_5  || chip_19 ) begin \n    err_11 = fsm_8;\n    cfg_208 = clk_4;\n    tx_115 = reg_4;\n    if ( data_1  != auth_14 ) begin\n        rst_14 <= chip_3;\n        reg_4 = rst_14;\n        rst_5 = data_9;\n    end\n        if ( fsm_16  && hw_9 ) begin\n            core_14 = tx_5;\n            data_203 = tx_9;\n            sig_15 = hw_15;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_16) (  rst_8  || rx_5  || chip_19 ) |-> err_11 == fsm_8 && cfg_208 == clk_4 && tx_115 == reg_4 ;endproperty \n property name; @(negedge main_clk_16) (  rst_8  || rx_5  || chip_19 ) &&  (  data_1  != auth_14 ) |-> rst_14 == chip_3 && reg_4 == rst_14 && rst_5 == data_9 ;endproperty \n property name; @(negedge main_clk_16) (  rst_8  || rx_5  || chip_19 ) &&  (  data_1  != auth_14 ) &&  (  fsm_16  && hw_9 ) |-> core_14 == tx_5 && data_203 == tx_9 && sig_15 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "if (  hw_2  != rx_13  || hw_13 ) begin \n    cfg_14 = err_3;\n    if ( chip_15 ) begin\n        clk_11 = reg_15;\n    end\n        if ( data_20 ) begin\n            rst_18 = chip_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_6) (  hw_2  != rx_13  || hw_13 ) |-> cfg_14 == err_3 ;endproperty \n property name; @(posedge clk_in_6) (  hw_2  != rx_13  || hw_13 ) &&  (  chip_15 ) |-> clk_11 == reg_15 ;endproperty \n property name; @(posedge clk_in_6) (  hw_2  != rx_13  || hw_13 ) &&  (  chip_15 ) &&  (  data_20 ) |-> rst_18 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "if (  tx_5  != rst_2 ) begin \n    sig_149 = hw_1;\n    hw_13 = sig_8;\n    reg_36 <= tx_19;\n    if ( clk_15  && fsm_13  && rst_5 ) begin\n        sig_15 = auth_20;\n        sig_7 <= tx_15;\n        hw_5 <= clk_1;\n    end\n        if ( rx_4  != data_4 ) begin\n            cfg_52 = err_17;\n            data_8 <= data_18;\n            data_203 <= fsm_110;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_3) (  tx_5  != rst_2 ) |-> sig_149 == hw_1 && hw_13 == sig_8 && reg_36 == tx_19 ;endproperty \n property name; @(posedge core_clock_3) (  tx_5  != rst_2 ) &&  (  clk_15  && fsm_13  && rst_5 ) |-> sig_15 == auth_20 && sig_7 == tx_15 && hw_5 == clk_1 ;endproperty \n property name; @(posedge core_clock_3) (  tx_5  != rst_2 ) &&  (  clk_15  && fsm_13  && rst_5 ) &&  (  rx_4  != data_4 ) |-> cfg_52 == err_17 && data_8 == data_18 && data_203 == fsm_110 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_3"
    },
    {
        "Code": "if (  rst_5  || auth_16 ) begin \n    data_4 <= sig_16;\n    rst_1 <= chip_1;\n    if ( fsm_20  != tx_5  || auth_11 ) begin\n        sig_12 <= auth_16;\n        rx_8 = data_17;\n    end\n        if ( cfg_10  != rx_8  && data_1  && tx_16 ) begin\n            rst_5 <= data_15;\n            data_2 <= clk_9;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_9) (  rst_5  || auth_16 ) |-> data_4 == sig_16 && rst_1 == chip_1 ;endproperty \n property name; @(negedge mem_clock_9) (  rst_5  || auth_16 ) &&  (  fsm_20  != tx_5  || auth_11 ) |-> sig_12 == auth_16 && rx_8 == data_17 ;endproperty \n property name; @(negedge mem_clock_9) (  rst_5  || auth_16 ) &&  (  fsm_20  != tx_5  || auth_11 ) &&  (  cfg_10  != rx_8  && data_1  && tx_16 ) |-> rst_5 == data_15 && data_2 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "if (  clk_6  != reg_5  && tx_7 ) begin \n    sig_16 <= cfg_6;\n    auth_10 <= err_1;\n    if ( hw_9  && hw_18  || auth_118 ) begin\n        err_2 <= chip_20;\n        tx_13 = fsm_16;\n    end\n        if ( cfg_7  != rst_3 ) begin\n            auth_117 = fsm_12;\n            rst_8 = cfg_5;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_9) (  clk_6  != reg_5  && tx_7 ) |-> sig_16 == cfg_6 && auth_10 == err_1 ;endproperty \n property name; @(negedge pll_clk_9) (  clk_6  != reg_5  && tx_7 ) &&  (  hw_9  && hw_18  || auth_118 ) |-> err_2 == chip_20 && tx_13 == fsm_16 ;endproperty \n property name; @(negedge pll_clk_9) (  clk_6  != reg_5  && tx_7 ) &&  (  hw_9  && hw_18  || auth_118 ) &&  (  cfg_7  != rst_3 ) |-> auth_117 == fsm_12 && rst_8 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_9"
    },
    {
        "Code": "if (  clk_111  || auth_11  != rx_8  && rst_17 ) begin \n    hw_19 <= reg_20;\n    if ( rx_5 ) begin\n        err_6 = clk_4;\n    end\n        if ( core_16  != cfg_7  || hw_15  || err_11 ) begin\n            chip_7 = sig_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_13) (  clk_111  || auth_11  != rx_8  && rst_17 ) |-> hw_19 == reg_20 ;endproperty \n property name; @(posedge clk_enable_13) (  clk_111  || auth_11  != rx_8  && rst_17 ) &&  (  rx_5 ) |-> err_6 == clk_4 ;endproperty \n property name; @(posedge clk_enable_13) (  clk_111  || auth_11  != rx_8  && rst_17 ) &&  (  rx_5 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) |-> chip_7 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_13"
    },
    {
        "Code": "if (  rst_18  && reg_16 ) begin \n    chip_5 <= fsm_5;\n    if ( clk_19  != chip_5  || reg_16  && sig_13 ) begin\n        sig_3 <= cfg_1;\n    end\n        if ( reg_17  || auth_19  && cfg_1  && reg_8 ) begin\n            rx_3 = reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_2) (  rst_18  && reg_16 ) |-> chip_5 == fsm_5 ;endproperty \n property name; @(posedge async_clk_2) (  rst_18  && reg_16 ) &&  (  clk_19  != chip_5  || reg_16  && sig_13 ) |-> sig_3 == cfg_1 ;endproperty \n property name; @(posedge async_clk_2) (  rst_18  && reg_16 ) &&  (  clk_19  != chip_5  || reg_16  && sig_13 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) |-> rx_3 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_2"
    },
    {
        "Code": "if (  auth_17  != reg_1  || hw_2  != core_5 ) begin \n    fsm_3 <= err_16;\n    if ( reg_8  && auth_7 ) begin\n        core_17 <= rst_4;\n    end\n        if ( chip_1  || sig_12  != rst_5  && cfg_5 ) begin\n            reg_4 <= rx_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_5) (  auth_17  != reg_1  || hw_2  != core_5 ) |-> fsm_3 == err_16 ;endproperty \n property name; @(posedge clk_gen_5) (  auth_17  != reg_1  || hw_2  != core_5 ) &&  (  reg_8  && auth_7 ) |-> core_17 == rst_4 ;endproperty \n property name; @(posedge clk_gen_5) (  auth_17  != reg_1  || hw_2  != core_5 ) &&  (  reg_8  && auth_7 ) &&  (  chip_1  || sig_12  != rst_5  && cfg_5 ) |-> reg_4 == rx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_5"
    },
    {
        "Code": "if (  rx_4  != err_2 ) begin \n    rst_4 = hw_12;\n    auth_6 = fsm_2;\n    if ( hw_1  || fsm_17  || clk_18 ) begin\n        auth_11 = hw_20;\n        fsm_12 = cfg_9;\n    end\n        if ( clk_13  || data_19  && cfg_20  != auth_14 ) begin\n            fsm_114 <= auth_7;\n            clk_5 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_10) (  rx_4  != err_2 ) |-> rst_4 == hw_12 && auth_6 == fsm_2 ;endproperty \n property name; @(posedge cpu_clock_10) (  rx_4  != err_2 ) &&  (  hw_1  || fsm_17  || clk_18 ) |-> auth_11 == hw_20 && fsm_12 == cfg_9 ;endproperty \n property name; @(posedge cpu_clock_10) (  rx_4  != err_2 ) &&  (  hw_1  || fsm_17  || clk_18 ) &&  (  clk_13  || data_19  && cfg_20  != auth_14 ) |-> fsm_114 == auth_7 && clk_5 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "if (  reg_2  && auth_19  && sig_19 ) begin \n    sig_28 <= data_10;\n    hw_19 = sig_3;\n    if ( data_12  || core_19 ) begin\n        auth_17 = hw_13;\n        rst_3 <= data_4;\n    end\n        if ( chip_1313 ) begin\n            sig_13 <= data_10;\n            clk_6 = chip_13;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_7) (  reg_2  && auth_19  && sig_19 ) |-> sig_28 == data_10 && hw_19 == sig_3 ;endproperty \n property name; @(posedge clock_div_7) (  reg_2  && auth_19  && sig_19 ) &&  (  data_12  || core_19 ) |-> auth_17 == hw_13 && rst_3 == data_4 ;endproperty \n property name; @(posedge clock_div_7) (  reg_2  && auth_19  && sig_19 ) &&  (  data_12  || core_19 ) &&  (  chip_1313 ) |-> sig_13 == data_10 && clk_6 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_7"
    },
    {
        "Code": "if (  clk_20  && reg_15  != reg_8 ) begin \n    rst_19 <= rx_18;\n    fsm_19 = sig_3;\n    cfg_11 = hw_1;\n    if ( sig_5 ) begin\n        fsm_114 <= sig_18;\n        err_3 <= reg_11;\n        reg_17 = chip_10;\n    end\n        if ( rx_1  || clk_10  && data_19 ) begin\n            chip_2 <= hw_10;\n            tx_5 <= fsm_2;\n            reg_19 = data_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_19) (  clk_20  && reg_15  != reg_8 ) |-> rst_19 == rx_18 && fsm_19 == sig_3 && cfg_11 == hw_1 ;endproperty \n property name; @(posedge clk_signal_19) (  clk_20  && reg_15  != reg_8 ) &&  (  sig_5 ) |-> fsm_114 == sig_18 && err_3 == reg_11 && reg_17 == chip_10 ;endproperty \n property name; @(posedge clk_signal_19) (  clk_20  && reg_15  != reg_8 ) &&  (  sig_5 ) &&  (  rx_1  || clk_10  && data_19 ) |-> chip_2 == hw_10 && tx_5 == fsm_2 && reg_19 == data_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_19"
    },
    {
        "Code": "if (  clk_7 ) begin \n    auth_117 <= cfg_4;\n    if ( rst_10  != data_12 ) begin\n        fsm_8 = reg_4;\n    end\n        if ( hw_15 ) begin\n            reg_5 = tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_17) (  clk_7 ) |-> auth_117 == cfg_4 ;endproperty \n property name; @(posedge clk_reset_17) (  clk_7 ) &&  (  rst_10  != data_12 ) |-> fsm_8 == reg_4 ;endproperty \n property name; @(posedge clk_reset_17) (  clk_7 ) &&  (  rst_10  != data_12 ) &&  (  hw_15 ) |-> reg_5 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "if (  chip_12 ) begin \n    chip_109 = rx_15;\n    if ( core_1  != tx_15  || tx_2 ) begin\n        sig_20 = sig_6;\n    end\n        if ( err_11  != auth_14  && fsm_11  != err_13 ) begin\n            data_185 = auth_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_10) (  chip_12 ) |-> chip_109 == rx_15 ;endproperty \n property name; @(negedge clk_in_10) (  chip_12 ) &&  (  core_1  != tx_15  || tx_2 ) |-> sig_20 == sig_6 ;endproperty \n property name; @(negedge clk_in_10) (  chip_12 ) &&  (  core_1  != tx_15  || tx_2 ) &&  (  err_11  != auth_14  && fsm_11  != err_13 ) |-> data_185 == auth_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_10"
    },
    {
        "Code": "if (  clk_20  && reg_15  != reg_8 ) begin \n    core_19 = tx_11;\n    clk_4 <= sig_2;\n    sig_3 <= rst_12;\n    if ( rst_10  || rx_13  != fsm_10 ) begin\n        clk_122 = reg_19;\n        data_1 <= cfg_20;\n        err_7 = sig_20;\n    end\n        if ( sig_2 ) begin\n            fsm_17 <= chip_1;\n            auth_2 <= reg_19;\n            data_185 <= data_15;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_4) (  clk_20  && reg_15  != reg_8 ) |-> core_19 == tx_11 && clk_4 == sig_2 && sig_3 == rst_12 ;endproperty \n property name; @(posedge clock_source_4) (  clk_20  && reg_15  != reg_8 ) &&  (  rst_10  || rx_13  != fsm_10 ) |-> clk_122 == reg_19 && data_1 == cfg_20 && err_7 == sig_20 ;endproperty \n property name; @(posedge clock_source_4) (  clk_20  && reg_15  != reg_8 ) &&  (  rst_10  || rx_13  != fsm_10 ) &&  (  sig_2 ) |-> fsm_17 == chip_1 && auth_2 == reg_19 && data_185 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_4"
    },
    {
        "Code": "if (  hw_19  != auth_8 ) begin \n    reg_7 = reg_20;\n    chip_18 <= rst_1;\n    tx_114 = rst_19;\n    if ( rx_9  || cfg_19 ) begin\n        rx_1 = cfg_12;\n        fsm_18 <= tx_20;\n        core_20 <= rst_16;\n    end\n        if ( hw_7  != hw_14  && auth_2  || cfg_20 ) begin\n            sig_32 = tx_7;\n            fsm_114 <= reg_19;\n            chip_4 = clk_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  hw_19  != auth_8 ) |-> reg_7 == reg_20 && chip_18 == rst_1 && tx_114 == rst_19 ;endproperty \n property name; @(posedge clock_ctrl_8) (  hw_19  != auth_8 ) &&  (  rx_9  || cfg_19 ) |-> rx_1 == cfg_12 && fsm_18 == tx_20 && core_20 == rst_16 ;endproperty \n property name; @(posedge clock_ctrl_8) (  hw_19  != auth_8 ) &&  (  rx_9  || cfg_19 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) |-> sig_32 == tx_7 && fsm_114 == reg_19 && chip_4 == clk_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  chip_14  || clk_16 ) begin \n    hw_8 = fsm_6;\n    if ( data_14  && err_15 ) begin\n        chip_6 <= chip_1;\n    end\n        if ( rst_7  != hw_7  || sig_114  && clk_2 ) begin\n            reg_7 <= auth_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_11) (  chip_14  || clk_16 ) |-> hw_8 == fsm_6 ;endproperty \n property name; @(negedge clk_gen_11) (  chip_14  || clk_16 ) &&  (  data_14  && err_15 ) |-> chip_6 == chip_1 ;endproperty \n property name; @(negedge clk_gen_11) (  chip_14  || clk_16 ) &&  (  data_14  && err_15 ) &&  (  rst_7  != hw_7  || sig_114  && clk_2 ) |-> reg_7 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "if (  auth_6 ) begin \n    data_3 = clk_3;\n    cfg_5 = data_3;\n    if ( rst_17  && tx_19  != fsm_19  && hw_6 ) begin\n        cfg_3 <= tx_5;\n        err_7 = tx_7;\n    end\n        if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n            hw_5 <= reg_12;\n            core_6 = cfg_15;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_4) (  auth_6 ) |-> data_3 == clk_3 && cfg_5 == data_3 ;endproperty \n property name; @(posedge clock_div_4) (  auth_6 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) |-> cfg_3 == tx_5 && err_7 == tx_7 ;endproperty \n property name; @(posedge clock_div_4) (  auth_6 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> hw_5 == reg_12 && core_6 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_4"
    },
    {
        "Code": "if (  core_5  || sig_3 ) begin \n    fsm_13 = rx_120;\n    if ( rst_4  || rst_19 ) begin\n        rx_16 <= tx_14;\n    end\n        if ( auth_20  || core_20  != fsm_111  && reg_11 ) begin\n            hw_6 <= err_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_5) (  core_5  || sig_3 ) |-> fsm_13 == rx_120 ;endproperty \n property name; @(negedge clk_reset_5) (  core_5  || sig_3 ) &&  (  rst_4  || rst_19 ) |-> rx_16 == tx_14 ;endproperty \n property name; @(negedge clk_reset_5) (  core_5  || sig_3 ) &&  (  rst_4  || rst_19 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) |-> hw_6 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_5"
    },
    {
        "Code": "if (  hw_6  != reg_12  && reg_7 ) begin \n    rx_16 <= rst_15;\n    rx_1 = cfg_11;\n    tx_27 <= auth_15;\n    if ( clk_8  && rst_16  && clk_12 ) begin\n        sig_5 = chip_13;\n        reg_1 = data_17;\n        rst_8 = cfg_3;\n    end\n        if ( chip_18 ) begin\n            hw_4 <= clk_3;\n            fsm_114 = reg_7;\n            hw_2 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_11) (  hw_6  != reg_12  && reg_7 ) |-> rx_16 == rst_15 && rx_1 == cfg_11 && tx_27 == auth_15 ;endproperty \n property name; @(negedge clk_enable_11) (  hw_6  != reg_12  && reg_7 ) &&  (  clk_8  && rst_16  && clk_12 ) |-> sig_5 == chip_13 && reg_1 == data_17 && rst_8 == cfg_3 ;endproperty \n property name; @(negedge clk_enable_11) (  hw_6  != reg_12  && reg_7 ) &&  (  clk_8  && rst_16  && clk_12 ) &&  (  chip_18 ) |-> hw_4 == clk_3 && fsm_114 == reg_7 && hw_2 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "if (  hw_8  != rst_19  || data_11  && clk_7 ) begin \n    clk_19 <= reg_8;\n    reg_17 = data_5;\n    if ( err_6  || tx_15  || cfg_9  && err_8 ) begin\n        cfg_9 = data_2;\n        auth_16 <= reg_9;\n    end\n        if ( hw_20  != auth_5  && sig_96 ) begin\n            sig_9 = err_18;\n            err_11 = tx_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_12) (  hw_8  != rst_19  || data_11  && clk_7 ) |-> clk_19 == reg_8 && reg_17 == data_5 ;endproperty \n property name; @(negedge clk_signal_12) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) |-> cfg_9 == data_2 && auth_16 == reg_9 ;endproperty \n property name; @(negedge clk_signal_12) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> sig_9 == err_18 && err_11 == tx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "if (  core_10  && rst_14  && rx_9 ) begin \n    auth_8 <= data_3;\n    data_9 = sig_6;\n    data_3 = tx_5;\n    if ( auth_2 ) begin\n        core_14 = fsm_19;\n        rst_15 = rx_18;\n        cfg_18 = auth_12;\n    end\n        if ( reg_9  != tx_2  && sig_19 ) begin\n            rst_154 = reg_6;\n            rst_16 <= cfg_19;\n            data_155 = cfg_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_17) (  core_10  && rst_14  && rx_9 ) |-> auth_8 == data_3 && data_9 == sig_6 && data_3 == tx_5 ;endproperty \n property name; @(negedge clk_enable_17) (  core_10  && rst_14  && rx_9 ) &&  (  auth_2 ) |-> core_14 == fsm_19 && rst_15 == rx_18 && cfg_18 == auth_12 ;endproperty \n property name; @(negedge clk_enable_17) (  core_10  && rst_14  && rx_9 ) &&  (  auth_2 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> rst_154 == reg_6 && rst_16 == cfg_19 && data_155 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_17"
    },
    {
        "Code": "if (  sig_14  || cfg_6 ) begin \n    rst_6 = chip_7;\n    if ( err_17  || core_6  != rx_16  || auth_5 ) begin\n        data_2 = cfg_15;\n    end\n        if ( sig_19  && err_19  && tx_3 ) begin\n            reg_19 = reg_5;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_20) (  sig_14  || cfg_6 ) |-> rst_6 == chip_7 ;endproperty \n property name; @(negedge pll_clk_20) (  sig_14  || cfg_6 ) &&  (  err_17  || core_6  != rx_16  || auth_5 ) |-> data_2 == cfg_15 ;endproperty \n property name; @(negedge pll_clk_20) (  sig_14  || cfg_6 ) &&  (  err_17  || core_6  != rx_16  || auth_5 ) &&  (  sig_19  && err_19  && tx_3 ) |-> reg_19 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "if (  hw_8 ) begin \n    err_195 <= reg_1;\n    if ( rx_17 ) begin\n        err_14 = fsm_12;\n    end\n        if ( rst_4  != rst_9  && chip_4 ) begin\n            sig_8 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_11) (  hw_8 ) |-> err_195 == reg_1 ;endproperty \n property name; @(negedge bus_clock_11) (  hw_8 ) &&  (  rx_17 ) |-> err_14 == fsm_12 ;endproperty \n property name; @(negedge bus_clock_11) (  hw_8 ) &&  (  rx_17 ) &&  (  rst_4  != rst_9  && chip_4 ) |-> sig_8 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_11"
    },
    {
        "Code": "if (  hw_12  || core_13 ) begin \n    cfg_2 <= cfg_19;\n    if ( tx_7  || core_20 ) begin\n        core_11 = rst_4;\n    end\n        if ( cfg_1 ) begin\n            rx_8 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_15) (  hw_12  || core_13 ) |-> cfg_2 == cfg_19 ;endproperty \n property name; @(negedge main_clk_15) (  hw_12  || core_13 ) &&  (  tx_7  || core_20 ) |-> core_11 == rst_4 ;endproperty \n property name; @(negedge main_clk_15) (  hw_12  || core_13 ) &&  (  tx_7  || core_20 ) &&  (  cfg_1 ) |-> rx_8 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_15"
    },
    {
        "Code": "if (  fsm_18  || clk_7 ) begin \n    fsm_18 = tx_14;\n    reg_36 = cfg_13;\n    if ( clk_3 ) begin\n        rst_7 = fsm_8;\n        sig_5 <= fsm_8;\n    end\n        if ( fsm_3  || clk_13  || err_6 ) begin\n            auth_12 = data_3;\n            clk_43 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_16) (  fsm_18  || clk_7 ) |-> fsm_18 == tx_14 && reg_36 == cfg_13 ;endproperty \n property name; @(posedge clk_gen_16) (  fsm_18  || clk_7 ) &&  (  clk_3 ) |-> rst_7 == fsm_8 && sig_5 == fsm_8 ;endproperty \n property name; @(posedge clk_gen_16) (  fsm_18  || clk_7 ) &&  (  clk_3 ) &&  (  fsm_3  || clk_13  || err_6 ) |-> auth_12 == data_3 && clk_43 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "if (  err_3  && fsm_11  || rx_19  != clk_14 ) begin \n    sig_12 <= tx_9;\n    chip_6 <= sig_12;\n    if ( clk_7  != auth_12  || cfg_10 ) begin\n        sig_7 <= err_4;\n        auth_8 <= cfg_5;\n    end\n        if ( chip_1313 ) begin\n            tx_19 <= reg_8;\n            reg_116 = clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_15) (  err_3  && fsm_11  || rx_19  != clk_14 ) |-> sig_12 == tx_9 && chip_6 == sig_12 ;endproperty \n property name; @(posedge ref_clk_15) (  err_3  && fsm_11  || rx_19  != clk_14 ) &&  (  clk_7  != auth_12  || cfg_10 ) |-> sig_7 == err_4 && auth_8 == cfg_5 ;endproperty \n property name; @(posedge ref_clk_15) (  err_3  && fsm_11  || rx_19  != clk_14 ) &&  (  clk_7  != auth_12  || cfg_10 ) &&  (  chip_1313 ) |-> tx_19 == reg_8 && reg_116 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "if (  core_104  || chip_106  != tx_20 ) begin \n    hw_17 <= data_14;\n    if ( hw_55  && sig_8  && clk_5  || data_20 ) begin\n        hw_1 = clk_13;\n    end\n        if ( chip_15  != cfg_15  && tx_14  || fsm_119 ) begin\n            auth_1 = reg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_7) (  core_104  || chip_106  != tx_20 ) |-> hw_17 == data_14 ;endproperty \n property name; @(posedge clock_source_7) (  core_104  || chip_106  != tx_20 ) &&  (  hw_55  && sig_8  && clk_5  || data_20 ) |-> hw_1 == clk_13 ;endproperty \n property name; @(posedge clock_source_7) (  core_104  || chip_106  != tx_20 ) &&  (  hw_55  && sig_8  && clk_5  || data_20 ) &&  (  chip_15  != cfg_15  && tx_14  || fsm_119 ) |-> auth_1 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_7"
    },
    {
        "Code": "if (  chip_19 ) begin \n    chip_14 = err_2;\n    if ( chip_14  != core_16 ) begin\n        chip_18 = data_11;\n    end\n        if ( err_7  || hw_16 ) begin\n            core_147 = reg_16;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_6) (  chip_19 ) |-> chip_14 == err_2 ;endproperty \n property name; @(posedge bus_clock_6) (  chip_19 ) &&  (  chip_14  != core_16 ) |-> chip_18 == data_11 ;endproperty \n property name; @(posedge bus_clock_6) (  chip_19 ) &&  (  chip_14  != core_16 ) &&  (  err_7  || hw_16 ) |-> core_147 == reg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "if (  sig_18  && rst_13  != tx_4 ) begin \n    data_20 <= rst_8;\n    if ( tx_12  && reg_9 ) begin\n        tx_5 = sig_12;\n    end\n        if ( fsm_19  && chip_30  && core_8  != clk_9 ) begin\n            rx_12 <= err_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_8) (  sig_18  && rst_13  != tx_4 ) |-> data_20 == rst_8 ;endproperty \n property name; @(posedge clk_in_8) (  sig_18  && rst_13  != tx_4 ) &&  (  tx_12  && reg_9 ) |-> tx_5 == sig_12 ;endproperty \n property name; @(posedge clk_in_8) (  sig_18  && rst_13  != tx_4 ) &&  (  tx_12  && reg_9 ) &&  (  fsm_19  && chip_30  && core_8  != clk_9 ) |-> rx_12 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_8"
    },
    {
        "Code": "if (  sig_12  != reg_18  && cfg_18  && clk_6 ) begin \n    fsm_16 <= core_6;\n    fsm_2 <= reg_1;\n    if ( tx_2  || chip_20  && clk_48  || auth_42 ) begin\n        tx_16 = rx_6;\n        core_6 = hw_18;\n    end\n        if ( tx_13  != cfg_5  && chip_17  && fsm_4 ) begin\n            rx_2 = data_10;\n            chip_18 = fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_3) (  sig_12  != reg_18  && cfg_18  && clk_6 ) |-> fsm_16 == core_6 && fsm_2 == reg_1 ;endproperty \n property name; @(posedge pll_clk_3) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) |-> tx_16 == rx_6 && core_6 == hw_18 ;endproperty \n property name; @(posedge pll_clk_3) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) &&  (  tx_13  != cfg_5  && chip_17  && fsm_4 ) |-> rx_2 == data_10 && chip_18 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_3"
    },
    {
        "Code": "if (  cfg_20  && auth_7  || data_14  || auth_1 ) begin \n    core_19 <= rx_13;\n    tx_8 <= rst_10;\n    if ( core_1 ) begin\n        clk_17 = auth_5;\n        reg_5 <= tx_2;\n    end\n        if ( rx_14  || auth_10  || data_12  && rst_5 ) begin\n            auth_14 <= sig_15;\n            tx_7 = reg_16;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_5) (  cfg_20  && auth_7  || data_14  || auth_1 ) |-> core_19 == rx_13 && tx_8 == rst_10 ;endproperty \n property name; @(posedge main_clk_5) (  cfg_20  && auth_7  || data_14  || auth_1 ) &&  (  core_1 ) |-> clk_17 == auth_5 && reg_5 == tx_2 ;endproperty \n property name; @(posedge main_clk_5) (  cfg_20  && auth_7  || data_14  || auth_1 ) &&  (  core_1 ) &&  (  rx_14  || auth_10  || data_12  && rst_5 ) |-> auth_14 == sig_15 && tx_7 == reg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_5"
    },
    {
        "Code": "if (  auth_4  != hw_14  && err_4  && chip_11 ) begin \n    data_4 <= auth_3;\n    if ( fsm_16 ) begin\n        data_116 = sig_19;\n    end\n        if ( fsm_8  != reg_3  || chip_4  && clk_11 ) begin\n            fsm_2 = reg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_8) (  auth_4  != hw_14  && err_4  && chip_11 ) |-> data_4 == auth_3 ;endproperty \n property name; @(posedge clock_div_8) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  fsm_16 ) |-> data_116 == sig_19 ;endproperty \n property name; @(posedge clock_div_8) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  fsm_16 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) |-> fsm_2 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "if (  sig_15  || rst_11  || reg_19  != cfg_17 ) begin \n    fsm_114 <= rst_6;\n    cfg_20 <= sig_3;\n    cfg_11 = err_1;\n    if ( hw_160  != auth_5  && sig_16 ) begin\n        tx_115 <= rst_14;\n        err_9 <= hw_7;\n        clk_17 <= core_6;\n    end\n        if ( hw_2  && hw_4 ) begin\n            hw_20 <= chip_19;\n            tx_11 = tx_11;\n            fsm_1 = hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_6) (  sig_15  || rst_11  || reg_19  != cfg_17 ) |-> fsm_114 == rst_6 && cfg_20 == sig_3 && cfg_11 == err_1 ;endproperty \n property name; @(negedge fast_clk_6) (  sig_15  || rst_11  || reg_19  != cfg_17 ) &&  (  hw_160  != auth_5  && sig_16 ) |-> tx_115 == rst_14 && err_9 == hw_7 && clk_17 == core_6 ;endproperty \n property name; @(negedge fast_clk_6) (  sig_15  || rst_11  || reg_19  != cfg_17 ) &&  (  hw_160  != auth_5  && sig_16 ) &&  (  hw_2  && hw_4 ) |-> hw_20 == chip_19 && tx_11 == tx_11 && fsm_1 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_6"
    },
    {
        "Code": "if (  data_14  || rx_10 ) begin \n    auth_5 = core_14;\n    hw_4 <= reg_5;\n    tx_1010 <= hw_12;\n    if ( fsm_1  || clk_11 ) begin\n        cfg_14 = core_1;\n        err_60 = err_18;\n        cfg_52 = cfg_20;\n    end\n        if ( clk_15 ) begin\n            sig_3 <= rst_4;\n            clk_3 <= reg_7;\n            reg_2 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_17) (  data_14  || rx_10 ) |-> auth_5 == core_14 && hw_4 == reg_5 && tx_1010 == hw_12 ;endproperty \n property name; @(posedge clk_enable_17) (  data_14  || rx_10 ) &&  (  fsm_1  || clk_11 ) |-> cfg_14 == core_1 && err_60 == err_18 && cfg_52 == cfg_20 ;endproperty \n property name; @(posedge clk_enable_17) (  data_14  || rx_10 ) &&  (  fsm_1  || clk_11 ) &&  (  clk_15 ) |-> sig_3 == rst_4 && clk_3 == reg_7 && reg_2 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_17"
    },
    {
        "Code": "if (  hw_6  != reg_12  && reg_7 ) begin \n    clk_19 = reg_11;\n    cfg_2 <= rx_20;\n    if ( tx_9 ) begin\n        hw_5 <= data_18;\n        err_4 <= rx_115;\n    end\n        if ( fsm_6  || rx_11  && err_7 ) begin\n            cfg_1 <= hw_4;\n            core_4 = fsm_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_11) (  hw_6  != reg_12  && reg_7 ) |-> clk_19 == reg_11 && cfg_2 == rx_20 ;endproperty \n property name; @(negedge clk_enable_11) (  hw_6  != reg_12  && reg_7 ) &&  (  tx_9 ) |-> hw_5 == data_18 && err_4 == rx_115 ;endproperty \n property name; @(negedge clk_enable_11) (  hw_6  != reg_12  && reg_7 ) &&  (  tx_9 ) &&  (  fsm_6  || rx_11  && err_7 ) |-> cfg_1 == hw_4 && core_4 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_11"
    },
    {
        "Code": "if (  rx_14  != tx_16  && fsm_10  || cfg_15 ) begin \n    tx_6 = auth_17;\n    cfg_7 = fsm_5;\n    if ( sig_15  != rx_2  || reg_17  != data_11 ) begin\n        reg_116 <= reg_11;\n        data_6 = err_1;\n    end\n        if ( reg_10  || tx_10  || core_12  && chip_6 ) begin\n            auth_204 = clk_7;\n            reg_5 <= err_190;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_15) (  rx_14  != tx_16  && fsm_10  || cfg_15 ) |-> tx_6 == auth_17 && cfg_7 == fsm_5 ;endproperty \n property name; @(posedge clk_enable_15) (  rx_14  != tx_16  && fsm_10  || cfg_15 ) &&  (  sig_15  != rx_2  || reg_17  != data_11 ) |-> reg_116 == reg_11 && data_6 == err_1 ;endproperty \n property name; @(posedge clk_enable_15) (  rx_14  != tx_16  && fsm_10  || cfg_15 ) &&  (  sig_15  != rx_2  || reg_17  != data_11 ) &&  (  reg_10  || tx_10  || core_12  && chip_6 ) |-> auth_204 == clk_7 && reg_5 == err_190 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_15"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_3 ) begin \n    data_20 = rx_18;\n    rx_19 = core_20;\n    core_118 <= auth_3;\n    if ( data_9  != clk_20  || rst_16  != core_18 ) begin\n        auth_10 <= tx_20;\n        err_16 <= clk_16;\n        sig_7 <= rst_19;\n    end\n        if ( tx_1  != rst_19  && rst_10  != reg_10 ) begin\n            sig_116 = tx_8;\n            rst_3 <= rx_11;\n            cfg_6 <= clk_2;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_3) (  hw_8  || reg_8  && chip_3 ) |-> data_20 == rx_18 && rx_19 == core_20 && core_118 == auth_3 ;endproperty \n property name; @(negedge async_clk_3) (  hw_8  || reg_8  && chip_3 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) |-> auth_10 == tx_20 && err_16 == clk_16 && sig_7 == rst_19 ;endproperty \n property name; @(negedge async_clk_3) (  hw_8  || reg_8  && chip_3 ) &&  (  data_9  != clk_20  || rst_16  != core_18 ) &&  (  tx_1  != rst_19  && rst_10  != reg_10 ) |-> sig_116 == tx_8 && rst_3 == rx_11 && cfg_6 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "if (  tx_19  || hw_4  && core_3  && fsm_20 ) begin \n    hw_6 = fsm_5;\n    auth_204 <= core_1;\n    auth_12 <= cfg_6;\n    if ( reg_10  || auth_7  != clk_100  && chip_20 ) begin\n        rst_12 <= rst_19;\n        auth_8 = err_14;\n        tx_2 <= clk_2;\n    end\n        if ( chip_8  && core_19  != hw_7  && clk_8 ) begin\n            rst_8 = rx_14;\n            auth_4 <= hw_10;\n            data_18 <= chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_19) (  tx_19  || hw_4  && core_3  && fsm_20 ) |-> hw_6 == fsm_5 && auth_204 == core_1 && auth_12 == cfg_6 ;endproperty \n property name; @(posedge clk_reset_19) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) |-> rst_12 == rst_19 && auth_8 == err_14 && tx_2 == clk_2 ;endproperty \n property name; @(posedge clk_reset_19) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) &&  (  chip_8  && core_19  != hw_7  && clk_8 ) |-> rst_8 == rx_14 && auth_4 == hw_10 && data_18 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_19"
    },
    {
        "Code": "if (  cfg_8  != cfg_12  && cfg_3 ) begin \n    err_12 = data_3;\n    hw_11 <= chip_1;\n    hw_79 = rx_3;\n    if ( data_8  != auth_1  || fsm_6  && err_11 ) begin\n        reg_17 <= err_13;\n        rx_130 <= chip_9;\n        cfg_17 <= auth_17;\n    end\n        if ( rx_5  != auth_4  && rst_11 ) begin\n            hw_196 = fsm_5;\n            sig_20 <= reg_11;\n            data_10 = rst_11;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_19) (  cfg_8  != cfg_12  && cfg_3 ) |-> err_12 == data_3 && hw_11 == chip_1 && hw_79 == rx_3 ;endproperty \n property name; @(posedge mem_clock_19) (  cfg_8  != cfg_12  && cfg_3 ) &&  (  data_8  != auth_1  || fsm_6  && err_11 ) |-> reg_17 == err_13 && rx_130 == chip_9 && cfg_17 == auth_17 ;endproperty \n property name; @(posedge mem_clock_19) (  cfg_8  != cfg_12  && cfg_3 ) &&  (  data_8  != auth_1  || fsm_6  && err_11 ) &&  (  rx_5  != auth_4  && rst_11 ) |-> hw_196 == fsm_5 && sig_20 == reg_11 && data_10 == rst_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_19"
    },
    {
        "Code": "if (  !core_8 ) begin \n    core_14 <= err_1;\n    data_16 = rst_14;\n    if ( chip_3  || chip_17 ) begin\n        fsm_14 <= reg_7;\n        tx_112 = cfg_4;\n    end\n        if ( auth_11  || sig_20 ) begin\n            chip_13 <= reg_8;\n            core_8 = rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_5) (  !core_8 ) |-> core_14 == err_1 && data_16 == rst_14 ;endproperty \n property name; @(posedge main_clk_5) (  !core_8 ) &&  (  chip_3  || chip_17 ) |-> fsm_14 == reg_7 && tx_112 == cfg_4 ;endproperty \n property name; @(posedge main_clk_5) (  !core_8 ) &&  (  chip_3  || chip_17 ) &&  (  auth_11  || sig_20 ) |-> chip_13 == reg_8 && core_8 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_5"
    },
    {
        "Code": "if (  reg_20  != err_17 ) begin \n    clk_18 = hw_14;\n    hw_17 <= rst_19;\n    if ( hw_20  || cfg_8 ) begin\n        auth_20 <= core_2;\n        fsm_100 = cfg_2;\n    end\n        if ( rst_10  != chip_19  && rx_7  && rx_1 ) begin\n            tx_117 <= err_17;\n            data_4 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_2) (  reg_20  != err_17 ) |-> clk_18 == hw_14 && hw_17 == rst_19 ;endproperty \n property name; @(negedge clk_reset_2) (  reg_20  != err_17 ) &&  (  hw_20  || cfg_8 ) |-> auth_20 == core_2 && fsm_100 == cfg_2 ;endproperty \n property name; @(negedge clk_reset_2) (  reg_20  != err_17 ) &&  (  hw_20  || cfg_8 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) |-> tx_117 == err_17 && data_4 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_2"
    },
    {
        "Code": "if ( !err_7 ) begin \n    cfg_5 = cfg_18;\n    err_79 <= reg_14;\n    if ( core_9 ) begin\n        tx_12 <= cfg_19;\n        err_19 = chip_11;\n    end\n        if ( fsm_1  && data_10  || err_1  && rx_11 ) begin\n            chip_12 = auth_2;\n            sig_32 = err_7;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_1) ( !err_7 ) |-> cfg_5 == cfg_18 && err_79 == reg_14 ;endproperty \n property name; @(posedge mem_clock_1) ( !err_7 ) &&  (  core_9 ) |-> tx_12 == cfg_19 && err_19 == chip_11 ;endproperty \n property name; @(posedge mem_clock_1) ( !err_7 ) &&  (  core_9 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) |-> chip_12 == auth_2 && sig_32 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "if (  fsm_14  || tx_17  || err_13  || rx_16 ) begin \n    core_8 = sig_14;\n    if ( auth_19  != fsm_20  || core_10  || chip_19 ) begin\n        core_13 = hw_15;\n    end\n        if ( data_6  != chip_6 ) begin\n            chip_19 <= reg_9;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_9) (  fsm_14  || tx_17  || err_13  || rx_16 ) |-> core_8 == sig_14 ;endproperty \n property name; @(posedge main_clk_9) (  fsm_14  || tx_17  || err_13  || rx_16 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) |-> core_13 == hw_15 ;endproperty \n property name; @(posedge main_clk_9) (  fsm_14  || tx_17  || err_13  || rx_16 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) &&  (  data_6  != chip_6 ) |-> chip_19 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_9"
    },
    {
        "Code": "if (  hw_3  || chip_4 ) begin \n    cfg_12 = rst_4;\n    if ( rx_3  || auth_6  && reg_20 ) begin\n        rst_20 <= hw_6;\n    end\n        if ( data_1  || rst_12  != chip_19  || cfg_15 ) begin\n            sig_16 = data_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_14) (  hw_3  || chip_4 ) |-> cfg_12 == rst_4 ;endproperty \n property name; @(negedge clk_reset_14) (  hw_3  || chip_4 ) &&  (  rx_3  || auth_6  && reg_20 ) |-> rst_20 == hw_6 ;endproperty \n property name; @(negedge clk_reset_14) (  hw_3  || chip_4 ) &&  (  rx_3  || auth_6  && reg_20 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) |-> sig_16 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_14"
    },
    {
        "Code": "if (  fsm_9  && core_4 ) begin \n    reg_14 <= err_7;\n    if ( reg_9  || tx_9  || core_12  && chip_6 ) begin\n        rst_12 = rx_14;\n    end\n        if ( core_16  != cfg_7  || hw_15  || err_11 ) begin\n            rx_130 <= cfg_20;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_10) (  fsm_9  && core_4 ) |-> reg_14 == err_7 ;endproperty \n property name; @(posedge mem_clock_10) (  fsm_9  && core_4 ) &&  (  reg_9  || tx_9  || core_12  && chip_6 ) |-> rst_12 == rx_14 ;endproperty \n property name; @(posedge mem_clock_10) (  fsm_9  && core_4 ) &&  (  reg_9  || tx_9  || core_12  && chip_6 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) |-> rx_130 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_10"
    },
    {
        "Code": "if (  core_19 ) begin \n    tx_46 = cfg_10;\n    sig_14 = data_18;\n    rst_8 = cfg_18;\n    if ( auth_14  && rst_19  || tx_3  != sig_6 ) begin\n        fsm_5 <= core_19;\n        hw_19 = rx_15;\n        core_6 <= rst_19;\n    end\n        if ( clk_11  != core_12 ) begin\n            sig_9 = auth_11;\n            sig_13 = rx_3;\n            rx_125 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_16) (  core_19 ) |-> tx_46 == cfg_10 && sig_14 == data_18 && rst_8 == cfg_18 ;endproperty \n property name; @(posedge main_clk_16) (  core_19 ) &&  (  auth_14  && rst_19  || tx_3  != sig_6 ) |-> fsm_5 == core_19 && hw_19 == rx_15 && core_6 == rst_19 ;endproperty \n property name; @(posedge main_clk_16) (  core_19 ) &&  (  auth_14  && rst_19  || tx_3  != sig_6 ) &&  (  clk_11  != core_12 ) |-> sig_9 == auth_11 && sig_13 == rx_3 && rx_125 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_16"
    },
    {
        "Code": "if (  data_12  || auth_8  != hw_12  || chip_10 ) begin \n    chip_8 = reg_2;\n    auth_16 = reg_20;\n    if ( core_5  != cfg_18 ) begin\n        data_5 <= core_16;\n        hw_1 = sig_6;\n    end\n        if ( clk_16  && sig_12  != hw_15 ) begin\n            reg_7 = rx_10;\n            err_19 = reg_2;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_18) (  data_12  || auth_8  != hw_12  || chip_10 ) |-> chip_8 == reg_2 && auth_16 == reg_20 ;endproperty \n property name; @(negedge cpu_clock_18) (  data_12  || auth_8  != hw_12  || chip_10 ) &&  (  core_5  != cfg_18 ) |-> data_5 == core_16 && hw_1 == sig_6 ;endproperty \n property name; @(negedge cpu_clock_18) (  data_12  || auth_8  != hw_12  || chip_10 ) &&  (  core_5  != cfg_18 ) &&  (  clk_16  && sig_12  != hw_15 ) |-> reg_7 == rx_10 && err_19 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "if (  cfg_8  || rst_2 ) begin \n    fsm_114 <= chip_20;\n    clk_27 = reg_1;\n    rx_13 = reg_6;\n    if ( core_5  != data_16 ) begin\n        hw_6 <= err_20;\n        data_9 <= rst_34;\n        clk_8 <= data_17;\n    end\n        if ( rst_11 ) begin\n            tx_4 <= reg_15;\n            hw_2 <= rst_19;\n            cfg_15 <= clk_19;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_13) (  cfg_8  || rst_2 ) |-> fsm_114 == chip_20 && clk_27 == reg_1 && rx_13 == reg_6 ;endproperty \n property name; @(posedge async_clk_13) (  cfg_8  || rst_2 ) &&  (  core_5  != data_16 ) |-> hw_6 == err_20 && data_9 == rst_34 && clk_8 == data_17 ;endproperty \n property name; @(posedge async_clk_13) (  cfg_8  || rst_2 ) &&  (  core_5  != data_16 ) &&  (  rst_11 ) |-> tx_4 == reg_15 && hw_2 == rst_19 && cfg_15 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_13"
    },
    {
        "Code": "if (  rst_19  != auth_4  && data_2  || err_18 ) begin \n    rx_10 = chip_9;\n    clk_120 = data_3;\n    if ( rst_18  && err_13  != chip_7  && hw_7 ) begin\n        cfg_208 = sig_1;\n        rx_4 <= chip_15;\n    end\n        if ( tx_16 ) begin\n            err_18 = clk_5;\n            chip_7 <= data_11;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_10) (  rst_19  != auth_4  && data_2  || err_18 ) |-> rx_10 == chip_9 && clk_120 == data_3 ;endproperty \n property name; @(posedge bus_clock_10) (  rst_19  != auth_4  && data_2  || err_18 ) &&  (  rst_18  && err_13  != chip_7  && hw_7 ) |-> cfg_208 == sig_1 && rx_4 == chip_15 ;endproperty \n property name; @(posedge bus_clock_10) (  rst_19  != auth_4  && data_2  || err_18 ) &&  (  rst_18  && err_13  != chip_7  && hw_7 ) &&  (  tx_16 ) |-> err_18 == clk_5 && chip_7 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "if (  auth_17  != core_11  || data_2  && auth_7 ) begin \n    auth_4 = core_12;\n    if ( tx_10  != rx_3  || hw_16 ) begin\n        data_13 <= reg_6;\n    end\n        if ( cfg_7  != reg_16  || err_18 ) begin\n            cfg_76 <= core_6;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_8) (  auth_17  != core_11  || data_2  && auth_7 ) |-> auth_4 == core_12 ;endproperty \n property name; @(posedge main_clk_8) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  tx_10  != rx_3  || hw_16 ) |-> data_13 == reg_6 ;endproperty \n property name; @(posedge main_clk_8) (  auth_17  != core_11  || data_2  && auth_7 ) &&  (  tx_10  != rx_3  || hw_16 ) &&  (  cfg_7  != reg_16  || err_18 ) |-> cfg_76 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "if (  clk_8  && tx_8 ) begin \n    hw_8 <= rst_10;\n    if ( cfg_1  != data_9  || rst_9 ) begin\n        rx_125 <= sig_6;\n    end\n        if ( reg_16  && fsm_9  && data_3 ) begin\n            core_6 <= data_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_4) (  clk_8  && tx_8 ) |-> hw_8 == rst_10 ;endproperty \n property name; @(negedge clock_source_4) (  clk_8  && tx_8 ) &&  (  cfg_1  != data_9  || rst_9 ) |-> rx_125 == sig_6 ;endproperty \n property name; @(negedge clock_source_4) (  clk_8  && tx_8 ) &&  (  cfg_1  != data_9  || rst_9 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> core_6 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_4"
    },
    {
        "Code": "if (  cfg_18  != chip_9  || fsm_12  || cfg_15 ) begin \n    tx_17 = err_11;\n    data_3 <= fsm_15;\n    chip_3 <= hw_8;\n    if ( clk_12 ) begin\n        cfg_208 <= cfg_10;\n        err_79 = auth_16;\n        hw_3 = reg_14;\n    end\n        if ( clk_2  != auth_14  || rx_8  && core_9 ) begin\n            rst_120 <= rst_11;\n            cfg_10 = sig_6;\n            clk_7 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_1) (  cfg_18  != chip_9  || fsm_12  || cfg_15 ) |-> tx_17 == err_11 && data_3 == fsm_15 && chip_3 == hw_8 ;endproperty \n property name; @(posedge ref_clk_1) (  cfg_18  != chip_9  || fsm_12  || cfg_15 ) &&  (  clk_12 ) |-> cfg_208 == cfg_10 && err_79 == auth_16 && hw_3 == reg_14 ;endproperty \n property name; @(posedge ref_clk_1) (  cfg_18  != chip_9  || fsm_12  || cfg_15 ) &&  (  clk_12 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) |-> rst_120 == rst_11 && cfg_10 == sig_6 && clk_7 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "if (  chip_10 ) begin \n    tx_14 = chip_3;\n    data_2 <= cfg_13;\n    if ( core_13  || tx_16  || auth_7 ) begin\n        cfg_14 = core_6;\n        rst_120 <= reg_1;\n    end\n        if ( err_12  && err_1 ) begin\n            auth_13 <= chip_3;\n            data_13 = clk_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_8) (  chip_10 ) |-> tx_14 == chip_3 && data_2 == cfg_13 ;endproperty \n property name; @(negedge clk_reset_8) (  chip_10 ) &&  (  core_13  || tx_16  || auth_7 ) |-> cfg_14 == core_6 && rst_120 == reg_1 ;endproperty \n property name; @(negedge clk_reset_8) (  chip_10 ) &&  (  core_13  || tx_16  || auth_7 ) &&  (  err_12  && err_1 ) |-> auth_13 == chip_3 && data_13 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_8"
    },
    {
        "Code": "if (  data_7  || chip_7  && tx_2  != auth_5 ) begin \n    reg_115 <= tx_6;\n    err_2 = auth_12;\n    if ( err_8  && chip_19  || hw_15  != tx_11 ) begin\n        clk_10 = clk_19;\n        reg_58 = err_7;\n    end\n        if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n            fsm_9 = auth_3;\n            sig_10 <= rx_11;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_16) (  data_7  || chip_7  && tx_2  != auth_5 ) |-> reg_115 == tx_6 && err_2 == auth_12 ;endproperty \n property name; @(negedge ref_clk_16) (  data_7  || chip_7  && tx_2  != auth_5 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) |-> clk_10 == clk_19 && reg_58 == err_7 ;endproperty \n property name; @(negedge ref_clk_16) (  data_7  || chip_7  && tx_2  != auth_5 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> fsm_9 == auth_3 && sig_10 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "if (  sig_1  || rx_9  && hw_20 ) begin \n    fsm_14 = rst_15;\n    if ( cfg_14  || sig_6  || rst_6 ) begin\n        err_17 = data_18;\n    end\n        if ( hw_9  && hw_18  || auth_1 ) begin\n            data_2 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_4) (  sig_1  || rx_9  && hw_20 ) |-> fsm_14 == rst_15 ;endproperty \n property name; @(negedge clock_div_4) (  sig_1  || rx_9  && hw_20 ) &&  (  cfg_14  || sig_6  || rst_6 ) |-> err_17 == data_18 ;endproperty \n property name; @(negedge clock_div_4) (  sig_1  || rx_9  && hw_20 ) &&  (  cfg_14  || sig_6  || rst_6 ) &&  (  hw_9  && hw_18  || auth_1 ) |-> data_2 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_4"
    },
    {
        "Code": "if (  chip_5 ) begin \n    hw_10 <= clk_4;\n    auth_117 <= sig_12;\n    if ( sig_14  || rst_15  || data_3  && tx_12 ) begin\n        tx_1010 <= clk_1;\n        chip_5 = core_143;\n    end\n        if ( chip_3  != err_12  || hw_10  || chip_8 ) begin\n            rst_19 <= chip_12;\n            tx_11 <= sig_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_17) (  chip_5 ) |-> hw_10 == clk_4 && auth_117 == sig_12 ;endproperty \n property name; @(posedge clk_enable_17) (  chip_5 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) |-> tx_1010 == clk_1 && chip_5 == core_143 ;endproperty \n property name; @(posedge clk_enable_17) (  chip_5 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) &&  (  chip_3  != err_12  || hw_10  || chip_8 ) |-> rst_19 == chip_12 && tx_11 == sig_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_17"
    },
    {
        "Code": "if (  chip_1  && chip_18  || data_2  || fsm_2 ) begin \n    rx_4 = fsm_17;\n    if ( hw_6  || data_16  && core_9 ) begin\n        data_3 = sig_18;\n    end\n        if ( chip_17  != tx_120 ) begin\n            sig_20 = data_14;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_14) (  chip_1  && chip_18  || data_2  || fsm_2 ) |-> rx_4 == fsm_17 ;endproperty \n property name; @(posedge mem_clock_14) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  hw_6  || data_16  && core_9 ) |-> data_3 == sig_18 ;endproperty \n property name; @(posedge mem_clock_14) (  chip_1  && chip_18  || data_2  || fsm_2 ) &&  (  hw_6  || data_16  && core_9 ) &&  (  chip_17  != tx_120 ) |-> sig_20 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_14"
    },
    {
        "Code": "if (  sig_20  && rst_18 ) begin \n    err_16 <= rx_20;\n    tx_14 = chip_1;\n    clk_17 = reg_16;\n    if ( fsm_1  || clk_11 ) begin\n        sig_172 <= sig_12;\n        core_75 = hw_4;\n        chip_17 = clk_3;\n    end\n        if ( rx_18  || tx_4  && core_1  || cfg_10 ) begin\n            cfg_116 <= rst_4;\n            hw_19 = sig_8;\n            err_6 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_6) (  sig_20  && rst_18 ) |-> err_16 == rx_20 && tx_14 == chip_1 && clk_17 == reg_16 ;endproperty \n property name; @(posedge sys_clk_6) (  sig_20  && rst_18 ) &&  (  fsm_1  || clk_11 ) |-> sig_172 == sig_12 && core_75 == hw_4 && chip_17 == clk_3 ;endproperty \n property name; @(posedge sys_clk_6) (  sig_20  && rst_18 ) &&  (  fsm_1  || clk_11 ) &&  (  rx_18  || tx_4  && core_1  || cfg_10 ) |-> cfg_116 == rst_4 && hw_19 == sig_8 && err_6 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_6"
    },
    {
        "Code": "if (  !reg_20 ) begin \n    clk_7 = clk_14;\n    if ( chip_14  != core_16 ) begin\n        chip_20 = core_6;\n    end\n        if ( sig_15  && sig_15 ) begin\n            tx_112 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_12) (  !reg_20 ) |-> clk_7 == clk_14 ;endproperty \n property name; @(posedge clk_in_12) (  !reg_20 ) &&  (  chip_14  != core_16 ) |-> chip_20 == core_6 ;endproperty \n property name; @(posedge clk_in_12) (  !reg_20 ) &&  (  chip_14  != core_16 ) &&  (  sig_15  && sig_15 ) |-> tx_112 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_12"
    },
    {
        "Code": "if (  fsm_15  != auth_17  && rx_4 ) begin \n    err_60 <= rx_4;\n    cfg_3 <= reg_4;\n    rst_5 <= cfg_4;\n    if ( fsm_14  || rx_1  != core_9 ) begin\n        data_19 = chip_20;\n        tx_117 <= reg_20;\n        cfg_208 <= tx_19;\n    end\n        if ( chip_17 ) begin\n            chip_3 = rx_4;\n            rx_12 = cfg_9;\n            clk_6 = chip_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_3) (  fsm_15  != auth_17  && rx_4 ) |-> err_60 == rx_4 && cfg_3 == reg_4 && rst_5 == cfg_4 ;endproperty \n property name; @(negedge clk_gen_3) (  fsm_15  != auth_17  && rx_4 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> data_19 == chip_20 && tx_117 == reg_20 && cfg_208 == tx_19 ;endproperty \n property name; @(negedge clk_gen_3) (  fsm_15  != auth_17  && rx_4 ) &&  (  fsm_14  || rx_1  != core_9 ) &&  (  chip_17 ) |-> chip_3 == rx_4 && rx_12 == cfg_9 && clk_6 == chip_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "if (  clk_19  && cfg_19  || cfg_3 ) begin \n    tx_10 <= clk_16;\n    if ( err_10 ) begin\n        reg_18 <= rst_1;\n    end\n        if ( tx_8 ) begin\n            err_3 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_10) (  clk_19  && cfg_19  || cfg_3 ) |-> tx_10 == clk_16 ;endproperty \n property name; @(posedge clk_reset_10) (  clk_19  && cfg_19  || cfg_3 ) &&  (  err_10 ) |-> reg_18 == rst_1 ;endproperty \n property name; @(posedge clk_reset_10) (  clk_19  && cfg_19  || cfg_3 ) &&  (  err_10 ) &&  (  tx_8 ) |-> err_3 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_10"
    },
    {
        "Code": "if (  rst_5  != clk_11  && rx_13 ) begin \n    fsm_7 <= data_18;\n    if ( fsm_18 ) begin\n        sig_116 = data_4;\n    end\n        if ( auth_208 ) begin\n            chip_8 <= err_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_15) (  rst_5  != clk_11  && rx_13 ) |-> fsm_7 == data_18 ;endproperty \n property name; @(negedge clk_enable_15) (  rst_5  != clk_11  && rx_13 ) &&  (  fsm_18 ) |-> sig_116 == data_4 ;endproperty \n property name; @(negedge clk_enable_15) (  rst_5  != clk_11  && rx_13 ) &&  (  fsm_18 ) &&  (  auth_208 ) |-> chip_8 == err_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_15"
    },
    {
        "Code": "if (  cfg_7  != sig_7  && sig_13 ) begin \n    chip_9 = hw_4;\n    tx_112 = chip_9;\n    if ( fsm_6  || rx_11  && err_7 ) begin\n        fsm_19 = err_4;\n        auth_17 = err_8;\n    end\n        if ( data_16  || err_20  != rx_4 ) begin\n            chip_1 = rst_4;\n            sig_14 <= chip_188;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_2) (  cfg_7  != sig_7  && sig_13 ) |-> chip_9 == hw_4 && tx_112 == chip_9 ;endproperty \n property name; @(posedge bus_clock_2) (  cfg_7  != sig_7  && sig_13 ) &&  (  fsm_6  || rx_11  && err_7 ) |-> fsm_19 == err_4 && auth_17 == err_8 ;endproperty \n property name; @(posedge bus_clock_2) (  cfg_7  != sig_7  && sig_13 ) &&  (  fsm_6  || rx_11  && err_7 ) &&  (  data_16  || err_20  != rx_4 ) |-> chip_1 == rst_4 && sig_14 == chip_188 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_2"
    },
    {
        "Code": "if (  chip_14  && rx_20  || sig_5  != sig_8 ) begin \n    reg_4 = sig_20;\n    chip_18 = rst_11;\n    if ( chip_1  != core_10 ) begin\n        rx_16 = reg_7;\n        chip_3 = fsm_10;\n    end\n        if ( rst_1  || sig_4  && data_16 ) begin\n            cfg_15 = chip_15;\n            rst_2 = data_6;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_9) (  chip_14  && rx_20  || sig_5  != sig_8 ) |-> reg_4 == sig_20 && chip_18 == rst_11 ;endproperty \n property name; @(posedge cpu_clock_9) (  chip_14  && rx_20  || sig_5  != sig_8 ) &&  (  chip_1  != core_10 ) |-> rx_16 == reg_7 && chip_3 == fsm_10 ;endproperty \n property name; @(posedge cpu_clock_9) (  chip_14  && rx_20  || sig_5  != sig_8 ) &&  (  chip_1  != core_10 ) &&  (  rst_1  || sig_4  && data_16 ) |-> cfg_15 == chip_15 && rst_2 == data_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_9"
    },
    {
        "Code": "if (  fsm_13  || auth_17 ) begin \n    chip_13 = rst_5;\n    reg_58 = err_3;\n    if ( cfg_1  != rst_14 ) begin\n        rx_15 <= clk_15;\n        rx_130 = err_10;\n    end\n        if ( clk_2  && data_1  != tx_2 ) begin\n            rst_18 <= chip_6;\n            hw_9 = chip_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_7) (  fsm_13  || auth_17 ) |-> chip_13 == rst_5 && reg_58 == err_3 ;endproperty \n property name; @(posedge clk_out_7) (  fsm_13  || auth_17 ) &&  (  cfg_1  != rst_14 ) |-> rx_15 == clk_15 && rx_130 == err_10 ;endproperty \n property name; @(posedge clk_out_7) (  fsm_13  || auth_17 ) &&  (  cfg_1  != rst_14 ) &&  (  clk_2  && data_1  != tx_2 ) |-> rst_18 == chip_6 && hw_9 == chip_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_7"
    },
    {
        "Code": "if (  sig_112  || core_2 ) begin \n    core_3 = err_1;\n    sig_28 = err_12;\n    if ( tx_19  && sig_13  != fsm_2 ) begin\n        reg_15 <= cfg_19;\n        clk_1 = auth_156;\n    end\n        if ( hw_3  || reg_2  && rx_9 ) begin\n            rst_9 <= sig_8;\n            fsm_18 = cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_4) (  sig_112  || core_2 ) |-> core_3 == err_1 && sig_28 == err_12 ;endproperty \n property name; @(negedge mem_clock_4) (  sig_112  || core_2 ) &&  (  tx_19  && sig_13  != fsm_2 ) |-> reg_15 == cfg_19 && clk_1 == auth_156 ;endproperty \n property name; @(negedge mem_clock_4) (  sig_112  || core_2 ) &&  (  tx_19  && sig_13  != fsm_2 ) &&  (  hw_3  || reg_2  && rx_9 ) |-> rst_9 == sig_8 && fsm_18 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_9 ) begin \n    rx_8 <= data_18;\n    tx_8 = sig_11;\n    rst_15 <= auth_12;\n    if ( err_3  != rx_10 ) begin\n        hw_14 = rst_19;\n        tx_9 <= chip_11;\n        err_15 <= rst_19;\n    end\n        if ( reg_8  || core_13 ) begin\n            tx_6 <= auth_15;\n            reg_4 = rx_6;\n            fsm_114 <= hw_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_6) (  hw_8  || reg_8  && chip_9 ) |-> rx_8 == data_18 && tx_8 == sig_11 && rst_15 == auth_12 ;endproperty \n property name; @(negedge clk_in_6) (  hw_8  || reg_8  && chip_9 ) &&  (  err_3  != rx_10 ) |-> hw_14 == rst_19 && tx_9 == chip_11 && err_15 == rst_19 ;endproperty \n property name; @(negedge clk_in_6) (  hw_8  || reg_8  && chip_9 ) &&  (  err_3  != rx_10 ) &&  (  reg_8  || core_13 ) |-> tx_6 == auth_15 && reg_4 == rx_6 && fsm_114 == hw_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "if (  sig_11  != chip_18 ) begin \n    hw_14 <= sig_14;\n    reg_6 <= err_5;\n    core_11 = rst_1;\n    if ( err_2  && clk_50  != tx_20  && auth_55 ) begin\n        fsm_116 = cfg_4;\n        auth_17 <= cfg_15;\n        reg_17 = rst_19;\n    end\n        if ( data_5  && tx_3  && tx_13 ) begin\n            fsm_14 = clk_9;\n            data_3 = sig_14;\n            rst_52 = sig_18;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_16) (  sig_11  != chip_18 ) |-> hw_14 == sig_14 && reg_6 == err_5 && core_11 == rst_1 ;endproperty \n property name; @(posedge fast_clk_16) (  sig_11  != chip_18 ) &&  (  err_2  && clk_50  != tx_20  && auth_55 ) |-> fsm_116 == cfg_4 && auth_17 == cfg_15 && reg_17 == rst_19 ;endproperty \n property name; @(posedge fast_clk_16) (  sig_11  != chip_18 ) &&  (  err_2  && clk_50  != tx_20  && auth_55 ) &&  (  data_5  && tx_3  && tx_13 ) |-> fsm_14 == clk_9 && data_3 == sig_14 && rst_52 == sig_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_16"
    },
    {
        "Code": "if (  auth_18  && err_5  && core_3  || clk_20 ) begin \n    reg_115 = chip_10;\n    if ( rst_2  != err_16 ) begin\n        data_203 = sig_6;\n    end\n        if ( clk_1 ) begin\n            sig_116 <= rx_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_1) (  auth_18  && err_5  && core_3  || clk_20 ) |-> reg_115 == chip_10 ;endproperty \n property name; @(posedge clock_ctrl_1) (  auth_18  && err_5  && core_3  || clk_20 ) &&  (  rst_2  != err_16 ) |-> data_203 == sig_6 ;endproperty \n property name; @(posedge clock_ctrl_1) (  auth_18  && err_5  && core_3  || clk_20 ) &&  (  rst_2  != err_16 ) &&  (  clk_1 ) |-> sig_116 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "if (  hw_9 ) begin \n    core_75 <= reg_5;\n    rst_14 <= rx_20;\n    if ( err_19  || fsm_13  != sig_6  || rst_5 ) begin\n        tx_114 = chip_195;\n        rst_16 = fsm_107;\n    end\n        if ( rx_6  || fsm_9 ) begin\n            reg_19 = tx_6;\n            sig_11 = clk_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_20) (  hw_9 ) |-> core_75 == reg_5 && rst_14 == rx_20 ;endproperty \n property name; @(posedge clk_out_20) (  hw_9 ) &&  (  err_19  || fsm_13  != sig_6  || rst_5 ) |-> tx_114 == chip_195 && rst_16 == fsm_107 ;endproperty \n property name; @(posedge clk_out_20) (  hw_9 ) &&  (  err_19  || fsm_13  != sig_6  || rst_5 ) &&  (  rx_6  || fsm_9 ) |-> reg_19 == tx_6 && sig_11 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_20"
    },
    {
        "Code": "if (  cfg_5  || cfg_16 ) begin \n    core_9 <= fsm_3;\n    if ( hw_8  != fsm_8 ) begin\n        fsm_17 <= reg_5;\n    end\n        if ( rx_9  && clk_11  && hw_19  && core_13 ) begin\n            cfg_6 <= sig_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_3) (  cfg_5  || cfg_16 ) |-> core_9 == fsm_3 ;endproperty \n property name; @(posedge clk_reset_3) (  cfg_5  || cfg_16 ) &&  (  hw_8  != fsm_8 ) |-> fsm_17 == reg_5 ;endproperty \n property name; @(posedge clk_reset_3) (  cfg_5  || cfg_16 ) &&  (  hw_8  != fsm_8 ) &&  (  rx_9  && clk_11  && hw_19  && core_13 ) |-> cfg_6 == sig_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "if (  tx_16  != tx_15  && clk_17 ) begin \n    clk_13 = clk_13;\n    data_18 = sig_5;\n    if ( data_112 ) begin\n        chip_110 = reg_4;\n        cfg_14 <= reg_7;\n    end\n        if ( auth_6  || sig_19  && rst_13 ) begin\n            rx_125 = rx_15;\n            core_4 = auth_20;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_8) (  tx_16  != tx_15  && clk_17 ) |-> clk_13 == clk_13 && data_18 == sig_5 ;endproperty \n property name; @(posedge async_clk_8) (  tx_16  != tx_15  && clk_17 ) &&  (  data_112 ) |-> chip_110 == reg_4 && cfg_14 == reg_7 ;endproperty \n property name; @(posedge async_clk_8) (  tx_16  != tx_15  && clk_17 ) &&  (  data_112 ) &&  (  auth_6  || sig_19  && rst_13 ) |-> rx_125 == rx_15 && core_4 == auth_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "if (  core_8  && cfg_15  || rst_2 ) begin \n    auth_120 <= tx_7;\n    cfg_52 <= core_113;\n    tx_1010 <= hw_12;\n    if ( rx_16 ) begin\n        cfg_14 = hw_7;\n        cfg_18 = data_8;\n        hw_20 = reg_6;\n    end\n        if ( reg_8  || core_18 ) begin\n            cfg_208 = reg_16;\n            cfg_3 <= sig_3;\n            tx_9 <= rst_12;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_14) (  core_8  && cfg_15  || rst_2 ) |-> auth_120 == tx_7 && cfg_52 == core_113 && tx_1010 == hw_12 ;endproperty \n property name; @(negedge ref_clk_14) (  core_8  && cfg_15  || rst_2 ) &&  (  rx_16 ) |-> cfg_14 == hw_7 && cfg_18 == data_8 && hw_20 == reg_6 ;endproperty \n property name; @(negedge ref_clk_14) (  core_8  && cfg_15  || rst_2 ) &&  (  rx_16 ) &&  (  reg_8  || core_18 ) |-> cfg_208 == reg_16 && cfg_3 == sig_3 && tx_9 == rst_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_14"
    },
    {
        "Code": "if (  rst_20 ) begin \n    fsm_15 <= err_18;\n    sig_11 <= sig_14;\n    err_60 <= err_6;\n    if ( chip_17  != tx_120 ) begin\n        core_16 <= cfg_4;\n        rx_19 <= hw_20;\n        cfg_16 = hw_8;\n    end\n        if ( cfg_7  != reg_16  || err_18 ) begin\n            core_10 = fsm_5;\n            rx_10 <= auth_12;\n            hw_14 <= core_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_19) (  rst_20 ) |-> fsm_15 == err_18 && sig_11 == sig_14 && err_60 == err_6 ;endproperty \n property name; @(posedge clk_out_19) (  rst_20 ) &&  (  chip_17  != tx_120 ) |-> core_16 == cfg_4 && rx_19 == hw_20 && cfg_16 == hw_8 ;endproperty \n property name; @(posedge clk_out_19) (  rst_20 ) &&  (  chip_17  != tx_120 ) &&  (  cfg_7  != reg_16  || err_18 ) |-> core_10 == fsm_5 && rx_10 == auth_12 && hw_14 == core_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_19"
    },
    {
        "Code": "if (  core_13 ) begin \n    err_50 = rx_4;\n    if ( hw_1  || fsm_17  || clk_11 ) begin\n        core_7 <= reg_4;\n    end\n        if ( core_4 ) begin\n            hw_19 = rst_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_3) (  core_13 ) |-> err_50 == rx_4 ;endproperty \n property name; @(negedge clk_reset_3) (  core_13 ) &&  (  hw_1  || fsm_17  || clk_11 ) |-> core_7 == reg_4 ;endproperty \n property name; @(negedge clk_reset_3) (  core_13 ) &&  (  hw_1  || fsm_17  || clk_11 ) &&  (  core_4 ) |-> hw_19 == rst_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_3"
    },
    {
        "Code": "if (  chip_7  != data_11 ) begin \n    reg_17 <= err_13;\n    clk_6 <= sig_2;\n    if ( core_1  || sig_6  || hw_16 ) begin\n        core_18 <= err_6;\n        clk_18 = reg_5;\n    end\n        if ( clk_11 ) begin\n            sig_11 <= cfg_4;\n            fsm_115 <= err_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_9) (  chip_7  != data_11 ) |-> reg_17 == err_13 && clk_6 == sig_2 ;endproperty \n property name; @(negedge clock_div_9) (  chip_7  != data_11 ) &&  (  core_1  || sig_6  || hw_16 ) |-> core_18 == err_6 && clk_18 == reg_5 ;endproperty \n property name; @(negedge clock_div_9) (  chip_7  != data_11 ) &&  (  core_1  || sig_6  || hw_16 ) &&  (  clk_11 ) |-> sig_11 == cfg_4 && fsm_115 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_9"
    },
    {
        "Code": "if (  auth_16  || tx_8  != reg_18  || sig_8 ) begin \n    clk_19 <= chip_10;\n    reg_1 <= err_3;\n    rx_15 <= chip_1;\n    if ( clk_7  && tx_11  && fsm_3  && clk_14 ) begin\n        data_16 <= sig_11;\n        auth_1 = cfg_10;\n        rx_19 <= hw_20;\n    end\n        if ( rst_6  && reg_9 ) begin\n            rst_18 = rx_14;\n            auth_19 = hw_4;\n            core_16 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_13) (  auth_16  || tx_8  != reg_18  || sig_8 ) |-> clk_19 == chip_10 && reg_1 == err_3 && rx_15 == chip_1 ;endproperty \n property name; @(negedge clk_signal_13) (  auth_16  || tx_8  != reg_18  || sig_8 ) &&  (  clk_7  && tx_11  && fsm_3  && clk_14 ) |-> data_16 == sig_11 && auth_1 == cfg_10 && rx_19 == hw_20 ;endproperty \n property name; @(negedge clk_signal_13) (  auth_16  || tx_8  != reg_18  || sig_8 ) &&  (  clk_7  && tx_11  && fsm_3  && clk_14 ) &&  (  rst_6  && reg_9 ) |-> rst_18 == rx_14 && auth_19 == hw_4 && core_16 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_13"
    },
    {
        "Code": "if (  core_18  != auth_9 ) begin \n    hw_11 <= rx_13;\n    fsm_42 <= hw_13;\n    if ( rst_110  != data_6 ) begin\n        reg_16 = reg_19;\n        hw_9 = reg_19;\n    end\n        if ( reg_10  || tx_10  || core_12  && chip_6 ) begin\n            chip_11 <= rst_8;\n            auth_1 = fsm_17;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_2) (  core_18  != auth_9 ) |-> hw_11 == rx_13 && fsm_42 == hw_13 ;endproperty \n property name; @(negedge main_clk_2) (  core_18  != auth_9 ) &&  (  rst_110  != data_6 ) |-> reg_16 == reg_19 && hw_9 == reg_19 ;endproperty \n property name; @(negedge main_clk_2) (  core_18  != auth_9 ) &&  (  rst_110  != data_6 ) &&  (  reg_10  || tx_10  || core_12  && chip_6 ) |-> chip_11 == rst_8 && auth_1 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_2"
    },
    {
        "Code": "if (  auth_7  && chip_17  && fsm_12 ) begin \n    err_12 <= sig_18;\n    rx_15 <= hw_1;\n    auth_11 = err_5;\n    if ( fsm_19  && chip_20  && core_8  != clk_9 ) begin\n        rx_2 = tx_6;\n        tx_7 = core_13;\n        cfg_12 = rx_6;\n    end\n        if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n            clk_118 <= cfg_116;\n            chip_5 = sig_4;\n            err_50 <= clk_2;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_6) (  auth_7  && chip_17  && fsm_12 ) |-> err_12 == sig_18 && rx_15 == hw_1 && auth_11 == err_5 ;endproperty \n property name; @(posedge bus_clock_6) (  auth_7  && chip_17  && fsm_12 ) &&  (  fsm_19  && chip_20  && core_8  != clk_9 ) |-> rx_2 == tx_6 && tx_7 == core_13 && cfg_12 == rx_6 ;endproperty \n property name; @(posedge bus_clock_6) (  auth_7  && chip_17  && fsm_12 ) &&  (  fsm_19  && chip_20  && core_8  != clk_9 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> clk_118 == cfg_116 && chip_5 == sig_4 && err_50 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    rst_11 <= cfg_11;\n    if ( rst_4  || tx_13  || cfg_4 ) begin\n        data_17 = clk_165;\n    end\n        if ( chip_20  && cfg_9  && clk_15 ) begin\n            core_18 = err_18;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_11) (  !tx_1 ) |-> rst_11 == cfg_11 ;endproperty \n property name; @(posedge pll_clk_11) (  !tx_1 ) &&  (  rst_4  || tx_13  || cfg_4 ) |-> data_17 == clk_165 ;endproperty \n property name; @(posedge pll_clk_11) (  !tx_1 ) &&  (  rst_4  || tx_13  || cfg_4 ) &&  (  chip_20  && cfg_9  && clk_15 ) |-> core_18 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_11"
    },
    {
        "Code": "if (  tx_6  || data_6  != reg_3  && fsm_1 ) begin \n    sig_11 <= hw_7;\n    auth_19 = clk_1;\n    if ( rx_11  && data_6  != hw_1  && auth_11 ) begin\n        chip_4 <= chip_19;\n        reg_16 = err_8;\n    end\n        if ( reg_20  && fsm_4 ) begin\n            auth_114 <= rst_11;\n            sig_18 <= tx_2;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_11) (  tx_6  || data_6  != reg_3  && fsm_1 ) |-> sig_11 == hw_7 && auth_19 == clk_1 ;endproperty \n property name; @(posedge fast_clk_11) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) |-> chip_4 == chip_19 && reg_16 == err_8 ;endproperty \n property name; @(posedge fast_clk_11) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) &&  (  reg_20  && fsm_4 ) |-> auth_114 == rst_11 && sig_18 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "if (  cfg_15  != err_9  || core_7  && data_14 ) begin \n    auth_18 = fsm_8;\n    data_203 <= chip_12;\n    data_11 = reg_6;\n    if ( chip_11  != sig_14 ) begin\n        tx_5 = auth_3;\n        rst_2 = err_13;\n        clk_3 <= clk_1;\n    end\n        if ( cfg_4  || core_1  && rx_20 ) begin\n            err_3 <= auth_8;\n            tx_6 = data_11;\n            rx_5 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_15) (  cfg_15  != err_9  || core_7  && data_14 ) |-> auth_18 == fsm_8 && data_203 == chip_12 && data_11 == reg_6 ;endproperty \n property name; @(negedge clk_out_15) (  cfg_15  != err_9  || core_7  && data_14 ) &&  (  chip_11  != sig_14 ) |-> tx_5 == auth_3 && rst_2 == err_13 && clk_3 == clk_1 ;endproperty \n property name; @(negedge clk_out_15) (  cfg_15  != err_9  || core_7  && data_14 ) &&  (  chip_11  != sig_14 ) &&  (  cfg_4  || core_1  && rx_20 ) |-> err_3 == auth_8 && tx_6 == data_11 && rx_5 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "if (  err_6  != fsm_4  && core_7  || sig_2 ) begin \n    rx_11 = rx_11;\n    tx_11 <= data_17;\n    if ( fsm_8  || clk_13  || err_6 ) begin\n        hw_2 <= err_4;\n        core_14 = clk_6;\n    end\n        if ( clk_4  && fsm_12  && rst_5 ) begin\n            reg_36 <= reg_19;\n            core_37 = rx_11;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_9) (  err_6  != fsm_4  && core_7  || sig_2 ) |-> rx_11 == rx_11 && tx_11 == data_17 ;endproperty \n property name; @(negedge bus_clock_9) (  err_6  != fsm_4  && core_7  || sig_2 ) &&  (  fsm_8  || clk_13  || err_6 ) |-> hw_2 == err_4 && core_14 == clk_6 ;endproperty \n property name; @(negedge bus_clock_9) (  err_6  != fsm_4  && core_7  || sig_2 ) &&  (  fsm_8  || clk_13  || err_6 ) &&  (  clk_4  && fsm_12  && rst_5 ) |-> reg_36 == reg_19 && core_37 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_9"
    },
    {
        "Code": "if (  rx_6  && auth_1  != fsm_9 ) begin \n    rst_1 = chip_12;\n    if ( data_7  != err_7 ) begin\n        reg_15 <= chip_15;\n    end\n        if ( cfg_20  != fsm_8 ) begin\n            tx_115 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_5) (  rx_6  && auth_1  != fsm_9 ) |-> rst_1 == chip_12 ;endproperty \n property name; @(negedge main_clk_5) (  rx_6  && auth_1  != fsm_9 ) &&  (  data_7  != err_7 ) |-> reg_15 == chip_15 ;endproperty \n property name; @(negedge main_clk_5) (  rx_6  && auth_1  != fsm_9 ) &&  (  data_7  != err_7 ) &&  (  cfg_20  != fsm_8 ) |-> tx_115 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_5"
    },
    {
        "Code": "if (  fsm_5 ) begin \n    reg_6 <= rst_6;\n    if ( rst_5  || sig_1  && tx_8 ) begin\n        rx_5 <= fsm_8;\n    end\n        if ( tx_20  || cfg_3  && rx_8  != err_8 ) begin\n            chip_15 <= reg_2;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_5) (  fsm_5 ) |-> reg_6 == rst_6 ;endproperty \n property name; @(negedge cpu_clock_5) (  fsm_5 ) &&  (  rst_5  || sig_1  && tx_8 ) |-> rx_5 == fsm_8 ;endproperty \n property name; @(negedge cpu_clock_5) (  fsm_5 ) &&  (  rst_5  || sig_1  && tx_8 ) &&  (  tx_20  || cfg_3  && rx_8  != err_8 ) |-> chip_15 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_5"
    },
    {
        "Code": "if (  data_7  && fsm_7 ) begin \n    data_8 = chip_4;\n    if ( tx_2 ) begin\n        hw_4 <= fsm_17;\n    end\n        if ( err_11 ) begin\n            err_2 = auth_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_1) (  data_7  && fsm_7 ) |-> data_8 == chip_4 ;endproperty \n property name; @(negedge clk_in_1) (  data_7  && fsm_7 ) &&  (  tx_2 ) |-> hw_4 == fsm_17 ;endproperty \n property name; @(negedge clk_in_1) (  data_7  && fsm_7 ) &&  (  tx_2 ) &&  (  err_11 ) |-> err_2 == auth_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "if (  data_7  && fsm_7 ) begin \n    clk_6 <= cfg_1;\n    chip_5 <= cfg_6;\n    auth_6 <= auth_7;\n    if ( hw_117  && rx_7  != err_14  || err_12 ) begin\n        fsm_42 <= rst_3;\n        data_17 <= rx_20;\n        hw_4 = cfg_11;\n    end\n        if ( chip_18  != tx_4  && err_19  != tx_17 ) begin\n            hw_10 = sig_12;\n            cfg_12 <= reg_4;\n            hw_11 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_12) (  data_7  && fsm_7 ) |-> clk_6 == cfg_1 && chip_5 == cfg_6 && auth_6 == auth_7 ;endproperty \n property name; @(negedge mem_clock_12) (  data_7  && fsm_7 ) &&  (  hw_117  && rx_7  != err_14  || err_12 ) |-> fsm_42 == rst_3 && data_17 == rx_20 && hw_4 == cfg_11 ;endproperty \n property name; @(negedge mem_clock_12) (  data_7  && fsm_7 ) &&  (  hw_117  && rx_7  != err_14  || err_12 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) |-> hw_10 == sig_12 && cfg_12 == reg_4 && hw_11 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_12"
    },
    {
        "Code": "if (  fsm_25  != auth_27  && rx_4 ) begin \n    err_1 = rx_10;\n    auth_4 = chip_3;\n    if ( fsm_110  || rx_1  != core_9 ) begin\n        cfg_12 <= reg_9;\n        sig_19 = cfg_5;\n    end\n        if ( rst_2 ) begin\n            tx_33 = cfg_10;\n            hw_10 = tx_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_18) (  fsm_25  != auth_27  && rx_4 ) |-> err_1 == rx_10 && auth_4 == chip_3 ;endproperty \n property name; @(negedge clk_in_18) (  fsm_25  != auth_27  && rx_4 ) &&  (  fsm_110  || rx_1  != core_9 ) |-> cfg_12 == reg_9 && sig_19 == cfg_5 ;endproperty \n property name; @(negedge clk_in_18) (  fsm_25  != auth_27  && rx_4 ) &&  (  fsm_110  || rx_1  != core_9 ) &&  (  rst_2 ) |-> tx_33 == cfg_10 && hw_10 == tx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_18"
    },
    {
        "Code": "if (  cfg_17  && err_9 ) begin \n    tx_10 <= cfg_20;\n    tx_4 <= hw_10;\n    if ( fsm_20  && sig_20  || err_20 ) begin\n        rx_10 <= hw_12;\n        data_9 = core_19;\n    end\n        if ( reg_2 ) begin\n            core_4 = core_1;\n            reg_20 = rst_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_3) (  cfg_17  && err_9 ) |-> tx_10 == cfg_20 && tx_4 == hw_10 ;endproperty \n property name; @(negedge clk_out_3) (  cfg_17  && err_9 ) &&  (  fsm_20  && sig_20  || err_20 ) |-> rx_10 == hw_12 && data_9 == core_19 ;endproperty \n property name; @(negedge clk_out_3) (  cfg_17  && err_9 ) &&  (  fsm_20  && sig_20  || err_20 ) &&  (  reg_2 ) |-> core_4 == core_1 && reg_20 == rst_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_3"
    },
    {
        "Code": "if (  !auth_4 ) begin \n    err_18 = reg_7;\n    if ( rst_4  && hw_40  && rx_7 ) begin\n        reg_115 = auth_12;\n    end\n        if ( sig_17  != fsm_1  && core_16  != auth_10 ) begin\n            rst_4 = clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_20) (  !auth_4 ) |-> err_18 == reg_7 ;endproperty \n property name; @(posedge clk_reset_20) (  !auth_4 ) &&  (  rst_4  && hw_40  && rx_7 ) |-> reg_115 == auth_12 ;endproperty \n property name; @(posedge clk_reset_20) (  !auth_4 ) &&  (  rst_4  && hw_40  && rx_7 ) &&  (  sig_17  != fsm_1  && core_16  != auth_10 ) |-> rst_4 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_20"
    },
    {
        "Code": "if (  err_12  != rx_19  || sig_5  || sig_15 ) begin \n    cfg_9 <= sig_111;\n    chip_17 = clk_8;\n    clk_118 = tx_6;\n    if ( fsm_19  != sig_1  || fsm_12 ) begin\n        reg_115 <= hw_2;\n        tx_10 <= reg_12;\n        rst_15 <= fsm_12;\n    end\n        if ( tx_2  || chip_20  && clk_48  || auth_42 ) begin\n            hw_15 <= chip_1;\n            chip_18 = core_10;\n            hw_18 <= core_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_7) (  err_12  != rx_19  || sig_5  || sig_15 ) |-> cfg_9 == sig_111 && chip_17 == clk_8 && clk_118 == tx_6 ;endproperty \n property name; @(negedge clk_gen_7) (  err_12  != rx_19  || sig_5  || sig_15 ) &&  (  fsm_19  != sig_1  || fsm_12 ) |-> reg_115 == hw_2 && tx_10 == reg_12 && rst_15 == fsm_12 ;endproperty \n property name; @(negedge clk_gen_7) (  err_12  != rx_19  || sig_5  || sig_15 ) &&  (  fsm_19  != sig_1  || fsm_12 ) &&  (  tx_2  || chip_20  && clk_48  || auth_42 ) |-> hw_15 == chip_1 && chip_18 == core_10 && hw_18 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_7"
    },
    {
        "Code": "if (  rst_5  || err_5 ) begin \n    fsm_13 = fsm_17;\n    if ( err_2  != rst_20 ) begin\n        auth_1 = auth_16;\n    end\n        if ( clk_17  || fsm_11  && clk_9  && cfg_13 ) begin\n            tx_1 <= rx_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_13) (  rst_5  || err_5 ) |-> fsm_13 == fsm_17 ;endproperty \n property name; @(negedge clk_in_13) (  rst_5  || err_5 ) &&  (  err_2  != rst_20 ) |-> auth_1 == auth_16 ;endproperty \n property name; @(negedge clk_in_13) (  rst_5  || err_5 ) &&  (  err_2  != rst_20 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) |-> tx_1 == rx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_13"
    },
    {
        "Code": "if (  clk_15  && sig_13  || rx_19  && clk_113 ) begin \n    err_1 <= fsm_18;\n    if ( rx_8  || data_7  != reg_17  || rst_8 ) begin\n        tx_46 = sig_19;\n    end\n        if ( fsm_12  || sig_7  && fsm_13 ) begin\n            err_11 <= core_83;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_18) (  clk_15  && sig_13  || rx_19  && clk_113 ) |-> err_1 == fsm_18 ;endproperty \n property name; @(negedge clk_gen_18) (  clk_15  && sig_13  || rx_19  && clk_113 ) &&  (  rx_8  || data_7  != reg_17  || rst_8 ) |-> tx_46 == sig_19 ;endproperty \n property name; @(negedge clk_gen_18) (  clk_15  && sig_13  || rx_19  && clk_113 ) &&  (  rx_8  || data_7  != reg_17  || rst_8 ) &&  (  fsm_12  || sig_7  && fsm_13 ) |-> err_11 == core_83 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_18"
    },
    {
        "Code": "if (  reg_4 ) begin \n    fsm_14 <= chip_13;\n    auth_8 <= cfg_13;\n    if ( fsm_6 ) begin\n        hw_12 = fsm_19;\n        core_15 = rst_14;\n    end\n        if ( data_8  && cfg_6  && clk_13 ) begin\n            reg_10 = cfg_14;\n            sig_17 <= clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_15) (  reg_4 ) |-> fsm_14 == chip_13 && auth_8 == cfg_13 ;endproperty \n property name; @(negedge clk_osc_15) (  reg_4 ) &&  (  fsm_6 ) |-> hw_12 == fsm_19 && core_15 == rst_14 ;endproperty \n property name; @(negedge clk_osc_15) (  reg_4 ) &&  (  fsm_6 ) &&  (  data_8  && cfg_6  && clk_13 ) |-> reg_10 == cfg_14 && sig_17 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "if (  fsm_9 ) begin \n    chip_16 = reg_12;\n    clk_17 = hw_7;\n    if ( core_12  || core_11  || err_20  != tx_20 ) begin\n        hw_11 <= chip_15;\n        err_14 <= chip_3;\n    end\n        if ( fsm_16  != auth_12 ) begin\n            cfg_16 <= auth_16;\n            err_50 = chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_18) (  fsm_9 ) |-> chip_16 == reg_12 && clk_17 == hw_7 ;endproperty \n property name; @(negedge mem_clock_18) (  fsm_9 ) &&  (  core_12  || core_11  || err_20  != tx_20 ) |-> hw_11 == chip_15 && err_14 == chip_3 ;endproperty \n property name; @(negedge mem_clock_18) (  fsm_9 ) &&  (  core_12  || core_11  || err_20  != tx_20 ) &&  (  fsm_16  != auth_12 ) |-> cfg_16 == auth_16 && err_50 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "if (  core_14  || chip_16  != tx_20 ) begin \n    sig_5 <= rx_3;\n    reg_4 = tx_2;\n    if ( chip_12  || data_5 ) begin\n        rst_116 <= err_5;\n        data_155 <= auth_13;\n    end\n        if ( cfg_20  != sig_5  && tx_5 ) begin\n            fsm_2 <= auth_6;\n            tx_1010 <= err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_15) (  core_14  || chip_16  != tx_20 ) |-> sig_5 == rx_3 && reg_4 == tx_2 ;endproperty \n property name; @(posedge clk_enable_15) (  core_14  || chip_16  != tx_20 ) &&  (  chip_12  || data_5 ) |-> rst_116 == err_5 && data_155 == auth_13 ;endproperty \n property name; @(posedge clk_enable_15) (  core_14  || chip_16  != tx_20 ) &&  (  chip_12  || data_5 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> fsm_2 == auth_6 && tx_1010 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_15"
    },
    {
        "Code": "if (  reg_9  != fsm_13  || rx_15  && sig_10 ) begin \n    auth_12 <= rst_10;\n    data_19 = data_10;\n    chip_2 <= reg_10;\n    if ( clk_82 ) begin\n        rst_9 <= fsm_7;\n        chip_17 = rst_10;\n        clk_1 = cfg_15;\n    end\n        if ( rx_2  || reg_11 ) begin\n            auth_2 <= chip_11;\n            reg_2 = tx_5;\n            err_60 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_15) (  reg_9  != fsm_13  || rx_15  && sig_10 ) |-> auth_12 == rst_10 && data_19 == data_10 && chip_2 == reg_10 ;endproperty \n property name; @(negedge clk_out_15) (  reg_9  != fsm_13  || rx_15  && sig_10 ) &&  (  clk_82 ) |-> rst_9 == fsm_7 && chip_17 == rst_10 && clk_1 == cfg_15 ;endproperty \n property name; @(negedge clk_out_15) (  reg_9  != fsm_13  || rx_15  && sig_10 ) &&  (  clk_82 ) &&  (  rx_2  || reg_11 ) |-> auth_2 == chip_11 && reg_2 == tx_5 && err_60 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_15"
    },
    {
        "Code": "if (  rx_7 ) begin \n    cfg_13 = core_19;\n    err_16 <= core_2;\n    if ( data_100  || tx_11  || tx_1 ) begin\n        core_118 <= err_13;\n        chip_10 = reg_7;\n    end\n        if ( core_15  != data_11  || reg_16 ) begin\n            hw_1 = auth_19;\n            hw_9 <= data_11;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_7) (  rx_7 ) |-> cfg_13 == core_19 && err_16 == core_2 ;endproperty \n property name; @(negedge core_clock_7) (  rx_7 ) &&  (  data_100  || tx_11  || tx_1 ) |-> core_118 == err_13 && chip_10 == reg_7 ;endproperty \n property name; @(negedge core_clock_7) (  rx_7 ) &&  (  data_100  || tx_11  || tx_1 ) &&  (  core_15  != data_11  || reg_16 ) |-> hw_1 == auth_19 && hw_9 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "if (  core_8  && cfg_15  || rst_2 ) begin \n    hw_38 = cfg_59;\n    if ( fsm_148  && rx_9  != sig_143  && sig_6 ) begin\n        reg_36 = data_19;\n    end\n        if ( hw_120  != rx_4  && cfg_7  != core_3 ) begin\n            data_1 = tx_1;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_7) (  core_8  && cfg_15  || rst_2 ) |-> hw_38 == cfg_59 ;endproperty \n property name; @(posedge core_clock_7) (  core_8  && cfg_15  || rst_2 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) |-> reg_36 == data_19 ;endproperty \n property name; @(posedge core_clock_7) (  core_8  && cfg_15  || rst_2 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) |-> data_1 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_7"
    },
    {
        "Code": "if (  rx_11  || sig_3  && sig_12 ) begin \n    chip_5 <= cfg_203;\n    if ( chip_12  != cfg_12  && tx_14  || fsm_19 ) begin\n        err_20 <= reg_16;\n    end\n        if ( core_1  != data_11  || reg_16 ) begin\n            data_10 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_11) (  rx_11  || sig_3  && sig_12 ) |-> chip_5 == cfg_203 ;endproperty \n property name; @(posedge clock_ctrl_11) (  rx_11  || sig_3  && sig_12 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) |-> err_20 == reg_16 ;endproperty \n property name; @(posedge clock_ctrl_11) (  rx_11  || sig_3  && sig_12 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) &&  (  core_1  != data_11  || reg_16 ) |-> data_10 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_11"
    },
    {
        "Code": "if (  auth_110  != data_17  && sig_110  || clk_12 ) begin \n    cfg_3 = rst_16;\n    core_17 = rst_15;\n    if ( cfg_6  != sig_16 ) begin\n        core_118 <= clk_8;\n        clk_43 <= err_13;\n    end\n        if ( cfg_13  != clk_18  && chip_5  && data_18 ) begin\n            rst_14 <= rx_11;\n            fsm_115 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_14) (  auth_110  != data_17  && sig_110  || clk_12 ) |-> cfg_3 == rst_16 && core_17 == rst_15 ;endproperty \n property name; @(negedge fast_clk_14) (  auth_110  != data_17  && sig_110  || clk_12 ) &&  (  cfg_6  != sig_16 ) |-> core_118 == clk_8 && clk_43 == err_13 ;endproperty \n property name; @(negedge fast_clk_14) (  auth_110  != data_17  && sig_110  || clk_12 ) &&  (  cfg_6  != sig_16 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) |-> rst_14 == rx_11 && fsm_115 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_14"
    },
    {
        "Code": "if (  data_17  && sig_20  != tx_14 ) begin \n    sig_15 = sig_14;\n    chip_12 = core_10;\n    if ( chip_20  && cfg_9  && clk_13 ) begin\n        fsm_17 <= data_8;\n        core_3 <= rst_19;\n    end\n        if ( auth_7 ) begin\n            cfg_13 <= sig_11;\n            rx_13 = rx_10;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_16) (  data_17  && sig_20  != tx_14 ) |-> sig_15 == sig_14 && chip_12 == core_10 ;endproperty \n property name; @(negedge bus_clock_16) (  data_17  && sig_20  != tx_14 ) &&  (  chip_20  && cfg_9  && clk_13 ) |-> fsm_17 == data_8 && core_3 == rst_19 ;endproperty \n property name; @(negedge bus_clock_16) (  data_17  && sig_20  != tx_14 ) &&  (  chip_20  && cfg_9  && clk_13 ) &&  (  auth_7 ) |-> cfg_13 == sig_11 && rx_13 == rx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_16"
    },
    {
        "Code": "if (  fsm_16  || err_16  != data_11 ) begin \n    auth_1 <= rx_12;\n    hw_20 <= rst_5;\n    sig_20 <= auth_12;\n    if ( cfg_20  != fsm_8 ) begin\n        sig_13 <= rst_8;\n        cfg_15 <= rx_2;\n        clk_122 = cfg_15;\n    end\n        if ( fsm_14  || rx_1  != core_9 ) begin\n            data_13 = auth_12;\n            core_75 <= clk_4;\n            err_50 = auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_13) (  fsm_16  || err_16  != data_11 ) |-> auth_1 == rx_12 && hw_20 == rst_5 && sig_20 == auth_12 ;endproperty \n property name; @(negedge clk_out_13) (  fsm_16  || err_16  != data_11 ) &&  (  cfg_20  != fsm_8 ) |-> sig_13 == rst_8 && cfg_15 == rx_2 && clk_122 == cfg_15 ;endproperty \n property name; @(negedge clk_out_13) (  fsm_16  || err_16  != data_11 ) &&  (  cfg_20  != fsm_8 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> data_13 == auth_12 && core_75 == clk_4 && err_50 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_13"
    },
    {
        "Code": "if (  clk_13  && chip_8 ) begin \n    sig_13 <= hw_15;\n    if ( hw_2  && hw_4 ) begin\n        reg_11 = rx_15;\n    end\n        if ( hw_15 ) begin\n            rx_130 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_7) (  clk_13  && chip_8 ) |-> sig_13 == hw_15 ;endproperty \n property name; @(posedge fast_clk_7) (  clk_13  && chip_8 ) &&  (  hw_2  && hw_4 ) |-> reg_11 == rx_15 ;endproperty \n property name; @(posedge fast_clk_7) (  clk_13  && chip_8 ) &&  (  hw_2  && hw_4 ) &&  (  hw_15 ) |-> rx_130 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_7"
    },
    {
        "Code": "if (  core_9 ) begin \n    chip_18 = clk_7;\n    rx_1 <= tx_6;\n    if ( rst_150  || rx_153  != fsm_150 ) begin\n        rx_5 = chip_14;\n        err_4 = clk_10;\n    end\n        if ( core_5  != rx_13  || clk_12  || core_6 ) begin\n            data_18 <= rx_1;\n            data_14 <= clk_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_17) (  core_9 ) |-> chip_18 == clk_7 && rx_1 == tx_6 ;endproperty \n property name; @(posedge clk_osc_17) (  core_9 ) &&  (  rst_150  || rx_153  != fsm_150 ) |-> rx_5 == chip_14 && err_4 == clk_10 ;endproperty \n property name; @(posedge clk_osc_17) (  core_9 ) &&  (  rst_150  || rx_153  != fsm_150 ) &&  (  core_5  != rx_13  || clk_12  || core_6 ) |-> data_18 == rx_1 && data_14 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "if (  rx_10  != rx_3  || err_9 ) begin \n    chip_12 = cfg_13;\n    cfg_2 <= rst_5;\n    data_10 = sig_14;\n    if ( core_1  != tx_15  || tx_2 ) begin\n        clk_62 = auth_12;\n        core_4 = hw_10;\n        err_4 = sig_2;\n    end\n        if ( rst_4  && hw_40  && rx_7 ) begin\n            reg_1 <= rst_7;\n            core_13 = auth_4;\n            rx_15 = clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_10) (  rx_10  != rx_3  || err_9 ) |-> chip_12 == cfg_13 && cfg_2 == rst_5 && data_10 == sig_14 ;endproperty \n property name; @(posedge clk_gen_10) (  rx_10  != rx_3  || err_9 ) &&  (  core_1  != tx_15  || tx_2 ) |-> clk_62 == auth_12 && core_4 == hw_10 && err_4 == sig_2 ;endproperty \n property name; @(posedge clk_gen_10) (  rx_10  != rx_3  || err_9 ) &&  (  core_1  != tx_15  || tx_2 ) &&  (  rst_4  && hw_40  && rx_7 ) |-> reg_1 == rst_7 && core_13 == auth_4 && rx_15 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "if (  rst_5  != clk_11  && rx_13 ) begin \n    reg_116 <= hw_6;\n    if ( fsm_12  != reg_1  || clk_11  && cfg_9 ) begin\n        sig_8 <= err_18;\n    end\n        if ( hw_2  && hw_6 ) begin\n            chip_15 <= reg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_17) (  rst_5  != clk_11  && rx_13 ) |-> reg_116 == hw_6 ;endproperty \n property name; @(posedge clock_ctrl_17) (  rst_5  != clk_11  && rx_13 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) |-> sig_8 == err_18 ;endproperty \n property name; @(posedge clock_ctrl_17) (  rst_5  != clk_11  && rx_13 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) &&  (  hw_2  && hw_6 ) |-> chip_15 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "if (  hw_4  && sig_7  != reg_4 ) begin \n    sig_3 = core_9;\n    if ( chip_4  || fsm_11  || tx_111  || cfg_11 ) begin\n        reg_116 <= hw_5;\n    end\n        if ( auth_6  || rst_1  && auth_9  && hw_8 ) begin\n            clk_17 = chip_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_13) (  hw_4  && sig_7  != reg_4 ) |-> sig_3 == core_9 ;endproperty \n property name; @(negedge clk_gen_13) (  hw_4  && sig_7  != reg_4 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) |-> reg_116 == hw_5 ;endproperty \n property name; @(negedge clk_gen_13) (  hw_4  && sig_7  != reg_4 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) |-> clk_17 == chip_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "if (  tx_15  || cfg_17  && core_15  && tx_16 ) begin \n    auth_19 <= auth_19;\n    if ( data_13  && core_13 ) begin\n        sig_149 <= chip_4;\n    end\n        if ( clk_19  != chip_5  || reg_16  && sig_13 ) begin\n            fsm_12 <= reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_14) (  tx_15  || cfg_17  && core_15  && tx_16 ) |-> auth_19 == auth_19 ;endproperty \n property name; @(posedge bus_clock_14) (  tx_15  || cfg_17  && core_15  && tx_16 ) &&  (  data_13  && core_13 ) |-> sig_149 == chip_4 ;endproperty \n property name; @(posedge bus_clock_14) (  tx_15  || cfg_17  && core_15  && tx_16 ) &&  (  data_13  && core_13 ) &&  (  clk_19  != chip_5  || reg_16  && sig_13 ) |-> fsm_12 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_14"
    },
    {
        "Code": "if (  fsm_7  && rx_2  != chip_8 ) begin \n    hw_5 = err_7;\n    if ( clk_16  && hw_1 ) begin\n        clk_13 <= sig_17;\n    end\n        if ( core_14  != rx_9  && reg_13  || clk_17 ) begin\n            cfg_5 <= data_15;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_6) (  fsm_7  && rx_2  != chip_8 ) |-> hw_5 == err_7 ;endproperty \n property name; @(negedge core_clock_6) (  fsm_7  && rx_2  != chip_8 ) &&  (  clk_16  && hw_1 ) |-> clk_13 == sig_17 ;endproperty \n property name; @(negedge core_clock_6) (  fsm_7  && rx_2  != chip_8 ) &&  (  clk_16  && hw_1 ) &&  (  core_14  != rx_9  && reg_13  || clk_17 ) |-> cfg_5 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "if (  sig_10  || err_14  && clk_3 ) begin \n    tx_114 = cfg_8;\n    rx_7 <= fsm_17;\n    if ( clk_3  && err_19  && auth_13 ) begin\n        rst_19 <= rx_12;\n        fsm_16 = fsm_17;\n    end\n        if ( reg_19  && rst_15  != rx_20 ) begin\n            tx_8 = rst_12;\n            fsm_19 = tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_11) (  sig_10  || err_14  && clk_3 ) |-> tx_114 == cfg_8 && rx_7 == fsm_17 ;endproperty \n property name; @(posedge async_clk_11) (  sig_10  || err_14  && clk_3 ) &&  (  clk_3  && err_19  && auth_13 ) |-> rst_19 == rx_12 && fsm_16 == fsm_17 ;endproperty \n property name; @(posedge async_clk_11) (  sig_10  || err_14  && clk_3 ) &&  (  clk_3  && err_19  && auth_13 ) &&  (  reg_19  && rst_15  != rx_20 ) |-> tx_8 == rst_12 && fsm_19 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "if (  data_16  != reg_3  && fsm_15 ) begin \n    rx_16 = fsm_3;\n    if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n        rx_12 = rx_120;\n    end\n        if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n            clk_6 = core_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_7) (  data_16  != reg_3  && fsm_15 ) |-> rx_16 == fsm_3 ;endproperty \n property name; @(posedge clock_ctrl_7) (  data_16  != reg_3  && fsm_15 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> rx_12 == rx_120 ;endproperty \n property name; @(posedge clock_ctrl_7) (  data_16  != reg_3  && fsm_15 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> clk_6 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_7"
    },
    {
        "Code": "if (  sig_11  != chip_4 ) begin \n    reg_1 <= tx_1;\n    clk_6 = clk_19;\n    core_37 = chip_1;\n    if ( data_4  || rst_15  != core_15 ) begin\n        chip_79 <= tx_20;\n        tx_18 <= auth_16;\n        sig_1 = hw_9;\n    end\n        if ( chip_22  && clk_5  != hw_26 ) begin\n            reg_173 = core_14;\n            tx_2 = cfg_5;\n            err_60 = rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_1) (  sig_11  != chip_4 ) |-> reg_1 == tx_1 && clk_6 == clk_19 && core_37 == chip_1 ;endproperty \n property name; @(negedge clk_gen_1) (  sig_11  != chip_4 ) &&  (  data_4  || rst_15  != core_15 ) |-> chip_79 == tx_20 && tx_18 == auth_16 && sig_1 == hw_9 ;endproperty \n property name; @(negedge clk_gen_1) (  sig_11  != chip_4 ) &&  (  data_4  || rst_15  != core_15 ) &&  (  chip_22  && clk_5  != hw_26 ) |-> reg_173 == core_14 && tx_2 == cfg_5 && err_60 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "if (  auth_19  && reg_10  && sig_19 ) begin \n    rst_2 <= clk_172;\n    if ( err_8  && fsm_3  && core_18 ) begin\n        auth_120 <= fsm_17;\n    end\n        if ( core_14  || data_18  != clk_5  || hw_14 ) begin\n            auth_5 = core_90;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_1) (  auth_19  && reg_10  && sig_19 ) |-> rst_2 == clk_172 ;endproperty \n property name; @(negedge clk_signal_1) (  auth_19  && reg_10  && sig_19 ) &&  (  err_8  && fsm_3  && core_18 ) |-> auth_120 == fsm_17 ;endproperty \n property name; @(negedge clk_signal_1) (  auth_19  && reg_10  && sig_19 ) &&  (  err_8  && fsm_3  && core_18 ) &&  (  core_14  || data_18  != clk_5  || hw_14 ) |-> auth_5 == core_90 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "if (  sig_19  != cfg_6  || tx_7 ) begin \n    chip_7 = core_17;\n    cfg_1 = err_11;\n    fsm_13 = reg_6;\n    if ( rst_1  || sig_4  && data_16 ) begin\n        auth_4 <= core_17;\n        err_5 = rst_6;\n        err_12 = rx_15;\n    end\n        if ( rst_7  != hw_7  || sig_14  && clk_2 ) begin\n            fsm_114 <= tx_5;\n            rx_114 = data_4;\n            data_16 <= rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_8) (  sig_19  != cfg_6  || tx_7 ) |-> chip_7 == core_17 && cfg_1 == err_11 && fsm_13 == reg_6 ;endproperty \n property name; @(posedge clock_div_8) (  sig_19  != cfg_6  || tx_7 ) &&  (  rst_1  || sig_4  && data_16 ) |-> auth_4 == core_17 && err_5 == rst_6 && err_12 == rx_15 ;endproperty \n property name; @(posedge clock_div_8) (  sig_19  != cfg_6  || tx_7 ) &&  (  rst_1  || sig_4  && data_16 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) |-> fsm_114 == tx_5 && rx_114 == data_4 && data_16 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_8"
    },
    {
        "Code": "if (  clk_2 ) begin \n    data_9 <= cfg_19;\n    reg_13 = reg_11;\n    if ( hw_9  || cfg_17 ) begin\n        core_112 <= fsm_14;\n        auth_20 <= chip_13;\n    end\n        if ( clk_7  != auth_12  || cfg_10 ) begin\n            core_8 = err_2;\n            fsm_10 = rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_14) (  clk_2 ) |-> data_9 == cfg_19 && reg_13 == reg_11 ;endproperty \n property name; @(posedge clk_gen_14) (  clk_2 ) &&  (  hw_9  || cfg_17 ) |-> core_112 == fsm_14 && auth_20 == chip_13 ;endproperty \n property name; @(posedge clk_gen_14) (  clk_2 ) &&  (  hw_9  || cfg_17 ) &&  (  clk_7  != auth_12  || cfg_10 ) |-> core_8 == err_2 && fsm_10 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_14"
    },
    {
        "Code": "if (  rst_9 ) begin \n    hw_79 = auth_17;\n    sig_17 <= data_17;\n    rx_19 <= tx_11;\n    if ( reg_4  && reg_4  || cfg_7  != hw_15 ) begin\n        data_203 = fsm_18;\n        hw_17 = chip_15;\n        tx_13 <= reg_2;\n    end\n        if ( sig_17  != fsm_1  && core_113  != auth_10 ) begin\n            data_20 <= auth_12;\n            reg_116 = err_11;\n            chip_17 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_20) (  rst_9 ) |-> hw_79 == auth_17 && sig_17 == data_17 && rx_19 == tx_11 ;endproperty \n property name; @(posedge sys_clk_20) (  rst_9 ) &&  (  reg_4  && reg_4  || cfg_7  != hw_15 ) |-> data_203 == fsm_18 && hw_17 == chip_15 && tx_13 == reg_2 ;endproperty \n property name; @(posedge sys_clk_20) (  rst_9 ) &&  (  reg_4  && reg_4  || cfg_7  != hw_15 ) &&  (  sig_17  != fsm_1  && core_113  != auth_10 ) |-> data_20 == auth_12 && reg_116 == err_11 && chip_17 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_20"
    },
    {
        "Code": "if (  data_20  != tx_11  || rx_17  || cfg_8 ) begin \n    clk_43 = err_6;\n    hw_38 = sig_18;\n    data_8 = sig_1;\n    if ( rst_3  != clk_33  || fsm_37  || hw_32 ) begin\n        sig_8 <= reg_2;\n        clk_3 <= fsm_18;\n        cfg_2 <= rx_18;\n    end\n        if ( rx_17 ) begin\n            cfg_14 <= err_18;\n            fsm_13 = cfg_11;\n            rx_15 = reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_5) (  data_20  != tx_11  || rx_17  || cfg_8 ) |-> clk_43 == err_6 && hw_38 == sig_18 && data_8 == sig_1 ;endproperty \n property name; @(posedge clock_source_5) (  data_20  != tx_11  || rx_17  || cfg_8 ) &&  (  rst_3  != clk_33  || fsm_37  || hw_32 ) |-> sig_8 == reg_2 && clk_3 == fsm_18 && cfg_2 == rx_18 ;endproperty \n property name; @(posedge clock_source_5) (  data_20  != tx_11  || rx_17  || cfg_8 ) &&  (  rst_3  != clk_33  || fsm_37  || hw_32 ) &&  (  rx_17 ) |-> cfg_14 == err_18 && fsm_13 == cfg_11 && rx_15 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_5"
    },
    {
        "Code": "if (  data_7  || err_3  != reg_5  || auth_18 ) begin \n    hw_5 <= rx_6;\n    sig_13 = rx_12;\n    auth_19 <= auth_2;\n    if ( tx_118  != reg_14  || clk_15  != sig_5 ) begin\n        clk_118 = rx_9;\n        cfg_5 = err_1;\n        chip_17 = rx_18;\n    end\n        if ( auth_4  != rst_18 ) begin\n            cfg_13 <= err_11;\n            cfg_2 <= rx_16;\n            hw_6 = hw_1;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_19) (  data_7  || err_3  != reg_5  || auth_18 ) |-> hw_5 == rx_6 && sig_13 == rx_12 && auth_19 == auth_2 ;endproperty \n property name; @(posedge clock_ctrl_19) (  data_7  || err_3  != reg_5  || auth_18 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) |-> clk_118 == rx_9 && cfg_5 == err_1 && chip_17 == rx_18 ;endproperty \n property name; @(posedge clock_ctrl_19) (  data_7  || err_3  != reg_5  || auth_18 ) &&  (  tx_118  != reg_14  || clk_15  != sig_5 ) &&  (  auth_4  != rst_18 ) |-> cfg_13 == err_11 && cfg_2 == rx_16 && hw_6 == hw_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "if (  cfg_17  && err_9 ) begin \n    chip_18 = err_13;\n    core_118 <= rst_3;\n    tx_8 <= cfg_1;\n    if ( tx_20  && err_7 ) begin\n        data_2 <= rst_13;\n        hw_20 = chip_9;\n        clk_120 = data_4;\n    end\n        if ( err_20 ) begin\n            core_7 <= reg_12;\n            rx_9 = tx_5;\n            sig_116 <= data_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_8) (  cfg_17  && err_9 ) |-> chip_18 == err_13 && core_118 == rst_3 && tx_8 == cfg_1 ;endproperty \n property name; @(negedge clock_ctrl_8) (  cfg_17  && err_9 ) &&  (  tx_20  && err_7 ) |-> data_2 == rst_13 && hw_20 == chip_9 && clk_120 == data_4 ;endproperty \n property name; @(negedge clock_ctrl_8) (  cfg_17  && err_9 ) &&  (  tx_20  && err_7 ) &&  (  err_20 ) |-> core_7 == reg_12 && rx_9 == tx_5 && sig_116 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "if (  tx_3  || rst_13  && data_18  || cfg_14 ) begin \n    sig_7 = sig_20;\n    if ( auth_19 ) begin\n        tx_8 <= fsm_2;\n    end\n        if ( rst_18  != core_9  && data_17 ) begin\n            clk_19 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_5) (  tx_3  || rst_13  && data_18  || cfg_14 ) |-> sig_7 == sig_20 ;endproperty \n property name; @(posedge clk_out_5) (  tx_3  || rst_13  && data_18  || cfg_14 ) &&  (  auth_19 ) |-> tx_8 == fsm_2 ;endproperty \n property name; @(posedge clk_out_5) (  tx_3  || rst_13  && data_18  || cfg_14 ) &&  (  auth_19 ) &&  (  rst_18  != core_9  && data_17 ) |-> clk_19 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "if (  rx_13  && sig_10  != cfg_16 ) begin \n    reg_11 = core_7;\n    rx_9 = tx_18;\n    if ( clk_3  || hw_5  || err_11  && fsm_4 ) begin\n        sig_17 = auth_16;\n        err_2 <= core_12;\n    end\n        if ( clk_3  != rx_3 ) begin\n            core_37 = rst_16;\n            rx_3 <= cfg_16;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_19) (  rx_13  && sig_10  != cfg_16 ) |-> reg_11 == core_7 && rx_9 == tx_18 ;endproperty \n property name; @(negedge sys_clk_19) (  rx_13  && sig_10  != cfg_16 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) |-> sig_17 == auth_16 && err_2 == core_12 ;endproperty \n property name; @(negedge sys_clk_19) (  rx_13  && sig_10  != cfg_16 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) &&  (  clk_3  != rx_3 ) |-> core_37 == rst_16 && rx_3 == cfg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_19"
    },
    {
        "Code": "if (  hw_13  != rst_1  || data_2 ) begin \n    err_3 <= tx_2;\n    cfg_183 <= chip_1;\n    if ( data_9 ) begin\n        core_3 = hw_3;\n        sig_172 = rx_15;\n    end\n        if ( cfg_200 ) begin\n            tx_46 = rst_174;\n            fsm_3 <= fsm_6;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_19) (  hw_13  != rst_1  || data_2 ) |-> err_3 == tx_2 && cfg_183 == chip_1 ;endproperty \n property name; @(negedge mem_clock_19) (  hw_13  != rst_1  || data_2 ) &&  (  data_9 ) |-> core_3 == hw_3 && sig_172 == rx_15 ;endproperty \n property name; @(negedge mem_clock_19) (  hw_13  != rst_1  || data_2 ) &&  (  data_9 ) &&  (  cfg_200 ) |-> tx_46 == rst_174 && fsm_3 == fsm_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "if (  rst_20 ) begin \n    auth_14 <= sig_2;\n    if ( data_19  != err_19 ) begin\n        data_19 <= sig_12;\n    end\n        if ( sig_17  != fsm_1  && core_113  != auth_10 ) begin\n            fsm_26 = core_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_17) (  rst_20 ) |-> auth_14 == sig_2 ;endproperty \n property name; @(negedge clk_reset_17) (  rst_20 ) &&  (  data_19  != err_19 ) |-> data_19 == sig_12 ;endproperty \n property name; @(negedge clk_reset_17) (  rst_20 ) &&  (  data_19  != err_19 ) &&  (  sig_17  != fsm_1  && core_113  != auth_10 ) |-> fsm_26 == core_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_17"
    },
    {
        "Code": "if (  sig_6 ) begin \n    auth_3 = fsm_2;\n    if ( cfg_6  != reg_10 ) begin\n        err_11 <= auth_6;\n    end\n        if ( rst_17  && tx_19  != fsm_19  && hw_6 ) begin\n            cfg_208 <= cfg_15;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_1) (  sig_6 ) |-> auth_3 == fsm_2 ;endproperty \n property name; @(posedge mem_clock_1) (  sig_6 ) &&  (  cfg_6  != reg_10 ) |-> err_11 == auth_6 ;endproperty \n property name; @(posedge mem_clock_1) (  sig_6 ) &&  (  cfg_6  != reg_10 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) |-> cfg_208 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "if (  fsm_13  != rst_14  || core_3  && core_9 ) begin \n    clk_122 <= data_3;\n    tx_5 <= sig_1;\n    if ( fsm_4  && data_10  || err_1  && rx_11 ) begin\n        tx_4 <= reg_17;\n        auth_120 <= err_20;\n    end\n        if ( cfg_1  && tx_17  != fsm_5 ) begin\n            core_18 = clk_4;\n            core_75 <= fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_18) (  fsm_13  != rst_14  || core_3  && core_9 ) |-> clk_122 == data_3 && tx_5 == sig_1 ;endproperty \n property name; @(negedge pll_clk_18) (  fsm_13  != rst_14  || core_3  && core_9 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) |-> tx_4 == reg_17 && auth_120 == err_20 ;endproperty \n property name; @(negedge pll_clk_18) (  fsm_13  != rst_14  || core_3  && core_9 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) &&  (  cfg_1  && tx_17  != fsm_5 ) |-> core_18 == clk_4 && core_75 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_18"
    },
    {
        "Code": "if (  chip_12  != fsm_11  && tx_2  != core_8 ) begin \n    err_12 = fsm_11;\n    clk_1 <= reg_20;\n    err_60 <= core_6;\n    if ( chip_12  && clk_5  != hw_16 ) begin\n        rst_116 = rx_16;\n        fsm_1 = chip_15;\n        sig_8 <= fsm_16;\n    end\n        if ( rst_18  != core_9  && data_17 ) begin\n            hw_9 = err_1;\n            cfg_19 <= sig_12;\n            data_13 <= err_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_13) (  chip_12  != fsm_11  && tx_2  != core_8 ) |-> err_12 == fsm_11 && clk_1 == reg_20 && err_60 == core_6 ;endproperty \n property name; @(posedge clk_out_13) (  chip_12  != fsm_11  && tx_2  != core_8 ) &&  (  chip_12  && clk_5  != hw_16 ) |-> rst_116 == rx_16 && fsm_1 == chip_15 && sig_8 == fsm_16 ;endproperty \n property name; @(posedge clk_out_13) (  chip_12  != fsm_11  && tx_2  != core_8 ) &&  (  chip_12  && clk_5  != hw_16 ) &&  (  rst_18  != core_9  && data_17 ) |-> hw_9 == err_1 && cfg_19 == sig_12 && data_13 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_13"
    },
    {
        "Code": "if (  hw_20  || auth_16  || core_5  || clk_16 ) begin \n    auth_117 <= fsm_8;\n    if ( clk_20  || rst_7 ) begin\n        reg_10 = fsm_12;\n    end\n        if ( sig_158  && auth_154  || hw_157 ) begin\n            data_16 = rx_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_8) (  hw_20  || auth_16  || core_5  || clk_16 ) |-> auth_117 == fsm_8 ;endproperty \n property name; @(negedge clk_enable_8) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  clk_20  || rst_7 ) |-> reg_10 == fsm_12 ;endproperty \n property name; @(negedge clk_enable_8) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  clk_20  || rst_7 ) &&  (  sig_158  && auth_154  || hw_157 ) |-> data_16 == rx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_8"
    },
    {
        "Code": "if (  hw_12  || chip_17  != chip_10  || auth_20 ) begin \n    tx_1 <= err_15;\n    auth_6 <= auth_12;\n    if ( chip_20  && cfg_9  && clk_15 ) begin\n        fsm_3 = rx_18;\n        fsm_100 = rx_13;\n    end\n        if ( rst_119  && chip_11 ) begin\n            rx_3 = tx_20;\n            rx_1 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_9) (  hw_12  || chip_17  != chip_10  || auth_20 ) |-> tx_1 == err_15 && auth_6 == auth_12 ;endproperty \n property name; @(posedge clk_out_9) (  hw_12  || chip_17  != chip_10  || auth_20 ) &&  (  chip_20  && cfg_9  && clk_15 ) |-> fsm_3 == rx_18 && fsm_100 == rx_13 ;endproperty \n property name; @(posedge clk_out_9) (  hw_12  || chip_17  != chip_10  || auth_20 ) &&  (  chip_20  && cfg_9  && clk_15 ) &&  (  rst_119  && chip_11 ) |-> rx_3 == tx_20 && rx_1 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_9"
    },
    {
        "Code": "if (  rst_1  || chip_20  && chip_11  || fsm_19 ) begin \n    err_15 <= data_2;\n    hw_15 = fsm_4;\n    rst_4 = rst_8;\n    if ( clk_1  != auth_14 ) begin\n        reg_115 = hw_16;\n        hw_1 = rx_13;\n        auth_11 <= core_7;\n    end\n        if ( core_5  != rx_16  || clk_12  || core_6 ) begin\n            fsm_14 = sig_6;\n            auth_120 = data_15;\n            clk_3 <= data_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_4) (  rst_1  || chip_20  && chip_11  || fsm_19 ) |-> err_15 == data_2 && hw_15 == fsm_4 && rst_4 == rst_8 ;endproperty \n property name; @(posedge clk_enable_4) (  rst_1  || chip_20  && chip_11  || fsm_19 ) &&  (  clk_1  != auth_14 ) |-> reg_115 == hw_16 && hw_1 == rx_13 && auth_11 == core_7 ;endproperty \n property name; @(posedge clk_enable_4) (  rst_1  || chip_20  && chip_11  || fsm_19 ) &&  (  clk_1  != auth_14 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) |-> fsm_14 == sig_6 && auth_120 == data_15 && clk_3 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_4"
    },
    {
        "Code": "if (  tx_14  || chip_12  && chip_10  && rx_4 ) begin \n    rx_114 = tx_15;\n    if ( reg_7 ) begin\n        tx_4 <= auth_9;\n    end\n        if ( err_7  || cfg_179  || sig_170 ) begin\n            clk_1 = tx_20;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_1) (  tx_14  || chip_12  && chip_10  && rx_4 ) |-> rx_114 == tx_15 ;endproperty \n property name; @(negedge fast_clk_1) (  tx_14  || chip_12  && chip_10  && rx_4 ) &&  (  reg_7 ) |-> tx_4 == auth_9 ;endproperty \n property name; @(negedge fast_clk_1) (  tx_14  || chip_12  && chip_10  && rx_4 ) &&  (  reg_7 ) &&  (  err_7  || cfg_179  || sig_170 ) |-> clk_1 == tx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_1"
    },
    {
        "Code": "if (  auth_20  != core_16  && fsm_10  != tx_6 ) begin \n    reg_12 <= sig_4;\n    rst_9 <= core_17;\n    reg_6 <= rx_14;\n    if ( err_15  || hw_11  != cfg_12  && tx_7 ) begin\n        rx_4 <= sig_4;\n        err_1 <= auth_12;\n        sig_16 <= err_11;\n    end\n        if ( rst_11  || tx_9  || reg_9 ) begin\n            tx_33 <= chip_19;\n            sig_14 = cfg_17;\n            rst_52 <= clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_15) (  auth_20  != core_16  && fsm_10  != tx_6 ) |-> reg_12 == sig_4 && rst_9 == core_17 && reg_6 == rx_14 ;endproperty \n property name; @(posedge clk_osc_15) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) |-> rx_4 == sig_4 && err_1 == auth_12 && sig_16 == err_11 ;endproperty \n property name; @(posedge clk_osc_15) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> tx_33 == chip_19 && sig_14 == cfg_17 && rst_52 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "if (  auth_3  && auth_4 ) begin \n    reg_8 <= sig_15;\n    hw_196 = cfg_10;\n    auth_14 <= err_20;\n    if ( tx_12  != reg_14  || clk_4  != sig_5 ) begin\n        sig_18 <= err_7;\n        sig_3 = clk_1;\n        rst_20 = cfg_19;\n    end\n        if ( data_10  || sig_10  != reg_15  || fsm_15 ) begin\n            auth_8 = rx_17;\n            rx_17 <= fsm_2;\n            cfg_76 <= core_16;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_19) (  auth_3  && auth_4 ) |-> reg_8 == sig_15 && hw_196 == cfg_10 && auth_14 == err_20 ;endproperty \n property name; @(negedge main_clk_19) (  auth_3  && auth_4 ) &&  (  tx_12  != reg_14  || clk_4  != sig_5 ) |-> sig_18 == err_7 && sig_3 == clk_1 && rst_20 == cfg_19 ;endproperty \n property name; @(negedge main_clk_19) (  auth_3  && auth_4 ) &&  (  tx_12  != reg_14  || clk_4  != sig_5 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) |-> auth_8 == rx_17 && rx_17 == fsm_2 && cfg_76 == core_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "if (  core_9 ) begin \n    auth_16 <= core_10;\n    chip_2 = err_118;\n    if ( hw_8  || fsm_3 ) begin\n        hw_38 <= rst_133;\n        core_15 <= reg_7;\n    end\n        if ( reg_16  && fsm_9  && data_3 ) begin\n            fsm_20 = sig_6;\n            cfg_116 = rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_17) (  core_9 ) |-> auth_16 == core_10 && chip_2 == err_118 ;endproperty \n property name; @(posedge clk_reset_17) (  core_9 ) &&  (  hw_8  || fsm_3 ) |-> hw_38 == rst_133 && core_15 == reg_7 ;endproperty \n property name; @(posedge clk_reset_17) (  core_9 ) &&  (  hw_8  || fsm_3 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> fsm_20 == sig_6 && cfg_116 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_17"
    },
    {
        "Code": "if (  fsm_11  != clk_6 ) begin \n    data_5 = fsm_15;\n    rst_6 = chip_7;\n    rst_3 <= chip_15;\n    if ( clk_7  && tx_1616  && fsm_3  && clk_164 ) begin\n        data_203 <= reg_20;\n        hw_38 <= fsm_2;\n        core_8 <= data_4;\n    end\n        if ( auth_18 ) begin\n            chip_12 <= tx_3;\n            fsm_8 = tx_9;\n            err_17 <= data_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_17) (  fsm_11  != clk_6 ) |-> data_5 == fsm_15 && rst_6 == chip_7 && rst_3 == chip_15 ;endproperty \n property name; @(negedge clk_osc_17) (  fsm_11  != clk_6 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) |-> data_203 == reg_20 && hw_38 == fsm_2 && core_8 == data_4 ;endproperty \n property name; @(negedge clk_osc_17) (  fsm_11  != clk_6 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) &&  (  auth_18 ) |-> chip_12 == tx_3 && fsm_8 == tx_9 && err_17 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "if (  core_5  || cfg_15  && rst_15  || auth_18 ) begin \n    err_195 = rst_12;\n    core_7 <= cfg_5;\n    core_118 <= sig_6;\n    if ( fsm_16  && tx_5  != sig_11 ) begin\n        auth_4 = rx_7;\n        data_10 <= clk_15;\n        sig_18 <= hw_18;\n    end\n        if ( hw_18  && core_18  || tx_6 ) begin\n            hw_2 = auth_2;\n            clk_10 = fsm_8;\n            reg_19 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_7) (  core_5  || cfg_15  && rst_15  || auth_18 ) |-> err_195 == rst_12 && core_7 == cfg_5 && core_118 == sig_6 ;endproperty \n property name; @(negedge bus_clock_7) (  core_5  || cfg_15  && rst_15  || auth_18 ) &&  (  fsm_16  && tx_5  != sig_11 ) |-> auth_4 == rx_7 && data_10 == clk_15 && sig_18 == hw_18 ;endproperty \n property name; @(negedge bus_clock_7) (  core_5  || cfg_15  && rst_15  || auth_18 ) &&  (  fsm_16  && tx_5  != sig_11 ) &&  (  hw_18  && core_18  || tx_6 ) |-> hw_2 == auth_2 && clk_10 == fsm_8 && reg_19 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_7"
    },
    {
        "Code": "if (  reg_4 ) begin \n    sig_20 = chip_1;\n    hw_20 = sig_12;\n    if ( data_7 ) begin\n        auth_12 <= cfg_18;\n        cfg_7 <= rx_13;\n    end\n        if ( data_1  || rst_13  != chip_19  || cfg_15 ) begin\n            err_9 = core_2;\n            sig_12 = rst_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_7) (  reg_4 ) |-> sig_20 == chip_1 && hw_20 == sig_12 ;endproperty \n property name; @(negedge clk_signal_7) (  reg_4 ) &&  (  data_7 ) |-> auth_12 == cfg_18 && cfg_7 == rx_13 ;endproperty \n property name; @(negedge clk_signal_7) (  reg_4 ) &&  (  data_7 ) &&  (  data_1  || rst_13  != chip_19  || cfg_15 ) |-> err_9 == core_2 && sig_12 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_7"
    },
    {
        "Code": "if (  rst_15  || fsm_18  || reg_11  != tx_5 ) begin \n    clk_9 <= err_5;\n    sig_5 <= chip_115;\n    fsm_26 = rst_19;\n    if ( rst_50  != fsm_16  && fsm_13  != cfg_5 ) begin\n        hw_79 = fsm_8;\n        data_10 = err_13;\n        chip_19 <= hw_20;\n    end\n        if ( fsm_3  != auth_19  || tx_16  && auth_15 ) begin\n            data_185 <= tx_15;\n            rx_114 <= rx_2;\n            tx_112 <= reg_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_2) (  rst_15  || fsm_18  || reg_11  != tx_5 ) |-> clk_9 == err_5 && sig_5 == chip_115 && fsm_26 == rst_19 ;endproperty \n property name; @(posedge clk_out_2) (  rst_15  || fsm_18  || reg_11  != tx_5 ) &&  (  rst_50  != fsm_16  && fsm_13  != cfg_5 ) |-> hw_79 == fsm_8 && data_10 == err_13 && chip_19 == hw_20 ;endproperty \n property name; @(posedge clk_out_2) (  rst_15  || fsm_18  || reg_11  != tx_5 ) &&  (  rst_50  != fsm_16  && fsm_13  != cfg_5 ) &&  (  fsm_3  != auth_19  || tx_16  && auth_15 ) |-> data_185 == tx_15 && rx_114 == rx_2 && tx_112 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_2"
    },
    {
        "Code": "if (  cfg_6  && cfg_12  != core_5 ) begin \n    clk_3 = rst_19;\n    data_18 = cfg_1;\n    err_16 <= reg_3;\n    if ( fsm_62  && clk_20 ) begin\n        data_116 <= core_7;\n        fsm_10 = data_4;\n        rst_1 <= auth_12;\n    end\n        if ( err_140  && sig_13 ) begin\n            chip_15 = hw_8;\n            hw_38 <= cfg_3;\n            rx_9 <= cfg_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_17) (  cfg_6  && cfg_12  != core_5 ) |-> clk_3 == rst_19 && data_18 == cfg_1 && err_16 == reg_3 ;endproperty \n property name; @(negedge async_clk_17) (  cfg_6  && cfg_12  != core_5 ) &&  (  fsm_62  && clk_20 ) |-> data_116 == core_7 && fsm_10 == data_4 && rst_1 == auth_12 ;endproperty \n property name; @(negedge async_clk_17) (  cfg_6  && cfg_12  != core_5 ) &&  (  fsm_62  && clk_20 ) &&  (  err_140  && sig_13 ) |-> chip_15 == hw_8 && hw_38 == cfg_3 && rx_9 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_17"
    },
    {
        "Code": "if (  clk_19  != clk_14  && tx_18  || hw_20 ) begin \n    fsm_116 <= reg_9;\n    if ( chip_7  || chip_3  && auth_12 ) begin\n        cfg_1 <= rst_19;\n    end\n        if ( cfg_200 ) begin\n            data_8 = chip_15;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_18) (  clk_19  != clk_14  && tx_18  || hw_20 ) |-> fsm_116 == reg_9 ;endproperty \n property name; @(negedge fast_clk_18) (  clk_19  != clk_14  && tx_18  || hw_20 ) &&  (  chip_7  || chip_3  && auth_12 ) |-> cfg_1 == rst_19 ;endproperty \n property name; @(negedge fast_clk_18) (  clk_19  != clk_14  && tx_18  || hw_20 ) &&  (  chip_7  || chip_3  && auth_12 ) &&  (  cfg_200 ) |-> data_8 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_18"
    },
    {
        "Code": "if (  rx_18 ) begin \n    cfg_5 <= chip_19;\n    chip_1 <= err_12;\n    cfg_16 <= reg_2;\n    if ( reg_20  && fsm_4 ) begin\n        rx_9 <= clk_15;\n        reg_7 <= fsm_12;\n        core_9 = chip_9;\n    end\n        if ( hw_1  || fsm_20  || clk_18 ) begin\n            sig_28 <= data_10;\n            hw_13 <= clk_7;\n            clk_62 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_6) (  rx_18 ) |-> cfg_5 == chip_19 && chip_1 == err_12 && cfg_16 == reg_2 ;endproperty \n property name; @(negedge clk_reset_6) (  rx_18 ) &&  (  reg_20  && fsm_4 ) |-> rx_9 == clk_15 && reg_7 == fsm_12 && core_9 == chip_9 ;endproperty \n property name; @(negedge clk_reset_6) (  rx_18 ) &&  (  reg_20  && fsm_4 ) &&  (  hw_1  || fsm_20  || clk_18 ) |-> sig_28 == data_10 && hw_13 == clk_7 && clk_62 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_6"
    },
    {
        "Code": "if (  err_3  || fsm_8 ) begin \n    data_13 <= hw_11;\n    if ( cfg_2  != reg_15  || hw_4  || fsm_17 ) begin\n        core_37 = err_14;\n    end\n        if ( tx_12  != reg_14  || clk_13  != sig_3 ) begin\n            tx_112 = reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_11) (  err_3  || fsm_8 ) |-> data_13 == hw_11 ;endproperty \n property name; @(negedge clk_gen_11) (  err_3  || fsm_8 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) |-> core_37 == err_14 ;endproperty \n property name; @(negedge clk_gen_11) (  err_3  || fsm_8 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) &&  (  tx_12  != reg_14  || clk_13  != sig_3 ) |-> tx_112 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_11"
    },
    {
        "Code": "if (  rx_15 ) begin \n    chip_10 <= rx_3;\n    if ( fsm_12  != reg_1  || clk_11  && cfg_9 ) begin\n        data_11 <= err_11;\n    end\n        if ( sig_16 ) begin\n            rx_7 <= auth_5;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_20) (  rx_15 ) |-> chip_10 == rx_3 ;endproperty \n property name; @(negedge clock_ctrl_20) (  rx_15 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) |-> data_11 == err_11 ;endproperty \n property name; @(negedge clock_ctrl_20) (  rx_15 ) &&  (  fsm_12  != reg_1  || clk_11  && cfg_9 ) &&  (  sig_16 ) |-> rx_7 == auth_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_20"
    },
    {
        "Code": "if (  err_12  || cfg_11 ) begin \n    err_50 = data_8;\n    fsm_116 = rst_6;\n    if ( tx_1  || auth_3  != rst_8  && data_11 ) begin\n        sig_14 <= cfg_6;\n        err_2 <= cfg_7;\n    end\n        if ( rst_3  != core_13  || tx_10 ) begin\n            auth_120 <= reg_6;\n            chip_18 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_9) (  err_12  || cfg_11 ) |-> err_50 == data_8 && fsm_116 == rst_6 ;endproperty \n property name; @(posedge ref_clk_9) (  err_12  || cfg_11 ) &&  (  tx_1  || auth_3  != rst_8  && data_11 ) |-> sig_14 == cfg_6 && err_2 == cfg_7 ;endproperty \n property name; @(posedge ref_clk_9) (  err_12  || cfg_11 ) &&  (  tx_1  || auth_3  != rst_8  && data_11 ) &&  (  rst_3  != core_13  || tx_10 ) |-> auth_120 == reg_6 && chip_18 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_9"
    },
    {
        "Code": "if (  tx_18  && err_14  || fsm_20 ) begin \n    fsm_3 <= sig_1;\n    rx_1 = core_13;\n    if ( hw_11  && sig_8  && clk_1  || data_20 ) begin\n        err_15 <= tx_9;\n        rx_8 = cfg_6;\n    end\n        if ( rst_14  != chip_1 ) begin\n            data_20 = auth_15;\n            fsm_100 <= err_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_1) (  tx_18  && err_14  || fsm_20 ) |-> fsm_3 == sig_1 && rx_1 == core_13 ;endproperty \n property name; @(posedge clk_in_1) (  tx_18  && err_14  || fsm_20 ) &&  (  hw_11  && sig_8  && clk_1  || data_20 ) |-> err_15 == tx_9 && rx_8 == cfg_6 ;endproperty \n property name; @(posedge clk_in_1) (  tx_18  && err_14  || fsm_20 ) &&  (  hw_11  && sig_8  && clk_1  || data_20 ) &&  (  rst_14  != chip_1 ) |-> data_20 == auth_15 && fsm_100 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "if (  reg_9 ) begin \n    tx_10 = hw_10;\n    rx_125 <= rst_7;\n    if ( fsm_19  != chip_11  && rst_14  || cfg_19 ) begin\n        reg_19 = reg_7;\n        data_3 <= auth_15;\n    end\n        if ( fsm_14  || rx_1  != core_19 ) begin\n            core_1 = tx_11;\n            rst_52 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_7) (  reg_9 ) |-> tx_10 == hw_10 && rx_125 == rst_7 ;endproperty \n property name; @(posedge bus_clock_7) (  reg_9 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) |-> reg_19 == reg_7 && data_3 == auth_15 ;endproperty \n property name; @(posedge bus_clock_7) (  reg_9 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) &&  (  fsm_14  || rx_1  != core_19 ) |-> core_1 == tx_11 && rst_52 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_7"
    },
    {
        "Code": "if (  clk_18  || data_15  && tx_16 ) begin \n    tx_5 = rx_7;\n    hw_10 = rst_18;\n    if ( hw_12  != cfg_16 ) begin\n        core_14 <= clk_20;\n        err_11 = clk_15;\n    end\n        if ( chip_7  && rx_7 ) begin\n            rst_3 <= hw_8;\n            chip_1 <= core_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_11) (  clk_18  || data_15  && tx_16 ) |-> tx_5 == rx_7 && hw_10 == rst_18 ;endproperty \n property name; @(negedge clock_ctrl_11) (  clk_18  || data_15  && tx_16 ) &&  (  hw_12  != cfg_16 ) |-> core_14 == clk_20 && err_11 == clk_15 ;endproperty \n property name; @(negedge clock_ctrl_11) (  clk_18  || data_15  && tx_16 ) &&  (  hw_12  != cfg_16 ) &&  (  chip_7  && rx_7 ) |-> rst_3 == hw_8 && chip_1 == core_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "if (  hw_16 ) begin \n    reg_1 = core_7;\n    hw_15 <= reg_2;\n    core_14 = err_1;\n    if ( tx_15  != hw_17  || auth_120  && hw_14 ) begin\n        chip_110 <= sig_1;\n        fsm_4 <= cfg_19;\n        core_7 = hw_2;\n    end\n        if ( data_9  != core_6  && data_20 ) begin\n            sig_18 = err_14;\n            data_6 = chip_17;\n            clk_43 = cfg_8;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_15) (  hw_16 ) |-> reg_1 == core_7 && hw_15 == reg_2 && core_14 == err_1 ;endproperty \n property name; @(negedge mem_clock_15) (  hw_16 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) |-> chip_110 == sig_1 && fsm_4 == cfg_19 && core_7 == hw_2 ;endproperty \n property name; @(negedge mem_clock_15) (  hw_16 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) &&  (  data_9  != core_6  && data_20 ) |-> sig_18 == err_14 && data_6 == chip_17 && clk_43 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "if (  hw_11  != clk_11  || chip_13  != chip_19 ) begin \n    err_1 = auth_4;\n    if ( rx_3  || auth_6  && reg_20 ) begin\n        tx_2 <= reg_2;\n    end\n        if ( chip_16 ) begin\n            cfg_19 = cfg_18;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_18) (  hw_11  != clk_11  || chip_13  != chip_19 ) |-> err_1 == auth_4 ;endproperty \n property name; @(negedge cpu_clock_18) (  hw_11  != clk_11  || chip_13  != chip_19 ) &&  (  rx_3  || auth_6  && reg_20 ) |-> tx_2 == reg_2 ;endproperty \n property name; @(negedge cpu_clock_18) (  hw_11  != clk_11  || chip_13  != chip_19 ) &&  (  rx_3  || auth_6  && reg_20 ) &&  (  chip_16 ) |-> cfg_19 == cfg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "if (  core_14  != data_18  || sig_17 ) begin \n    cfg_15 <= rx_10;\n    if ( sig_11  && rst_2  || rst_9  && cfg_4 ) begin\n        rst_154 <= rst_5;\n    end\n        if ( sig_19  && err_19  && tx_3 ) begin\n            fsm_13 = core_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_12) (  core_14  != data_18  || sig_17 ) |-> cfg_15 == rx_10 ;endproperty \n property name; @(negedge clk_in_12) (  core_14  != data_18  || sig_17 ) &&  (  sig_11  && rst_2  || rst_9  && cfg_4 ) |-> rst_154 == rst_5 ;endproperty \n property name; @(negedge clk_in_12) (  core_14  != data_18  || sig_17 ) &&  (  sig_11  && rst_2  || rst_9  && cfg_4 ) &&  (  sig_19  && err_19  && tx_3 ) |-> fsm_13 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_12"
    },
    {
        "Code": "if (  rx_18 ) begin \n    cfg_12 = rst_14;\n    if ( reg_19  || auth_8 ) begin\n        fsm_1 = clk_14;\n    end\n        if ( core_12  != core_119  || hw_1 ) begin\n            clk_20 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_2) (  rx_18 ) |-> cfg_12 == rst_14 ;endproperty \n property name; @(posedge clk_reset_2) (  rx_18 ) &&  (  reg_19  || auth_8 ) |-> fsm_1 == clk_14 ;endproperty \n property name; @(posedge clk_reset_2) (  rx_18 ) &&  (  reg_19  || auth_8 ) &&  (  core_12  != core_119  || hw_1 ) |-> clk_20 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "if (  rx_10  != rst_11  || auth_14  || tx_3 ) begin \n    auth_8 = data_11;\n    if ( err_3  != rx_12 ) begin\n        rst_120 = err_20;\n    end\n        if ( chip_11 ) begin\n            reg_7 = rx_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_20) (  rx_10  != rst_11  || auth_14  || tx_3 ) |-> auth_8 == data_11 ;endproperty \n property name; @(negedge clk_out_20) (  rx_10  != rst_11  || auth_14  || tx_3 ) &&  (  err_3  != rx_12 ) |-> rst_120 == err_20 ;endproperty \n property name; @(negedge clk_out_20) (  rx_10  != rst_11  || auth_14  || tx_3 ) &&  (  err_3  != rx_12 ) &&  (  chip_11 ) |-> reg_7 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_20"
    },
    {
        "Code": "if (  core_7  != err_16 ) begin \n    rx_5 = fsm_17;\n    if ( data_11  && tx_17  != clk_19 ) begin\n        fsm_13 <= core_2;\n    end\n        if ( chip_11  || chip_15  && reg_4  && rx_7 ) begin\n            clk_16 = reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_19) (  core_7  != err_16 ) |-> rx_5 == fsm_17 ;endproperty \n property name; @(negedge main_clk_19) (  core_7  != err_16 ) &&  (  data_11  && tx_17  != clk_19 ) |-> fsm_13 == core_2 ;endproperty \n property name; @(negedge main_clk_19) (  core_7  != err_16 ) &&  (  data_11  && tx_17  != clk_19 ) &&  (  chip_11  || chip_15  && reg_4  && rx_7 ) |-> clk_16 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_19"
    },
    {
        "Code": "if (  core_17 ) begin \n    auth_4 = data_18;\n    if ( data_12  || core_19 ) begin\n        data_6 = err_7;\n    end\n        if ( fsm_6 ) begin\n            sig_149 = err_3;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  core_17 ) |-> auth_4 == data_18 ;endproperty \n property name; @(posedge async_clk_10) (  core_17 ) &&  (  data_12  || core_19 ) |-> data_6 == err_7 ;endproperty \n property name; @(posedge async_clk_10) (  core_17 ) &&  (  data_12  || core_19 ) &&  (  fsm_6 ) |-> sig_149 == err_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  chip_10  && sig_14  != sig_12 ) begin \n    reg_118 = sig_6;\n    if ( tx_2  && fsm_52 ) begin\n        tx_14 = core_19;\n    end\n        if ( clk_15  != rst_7  && err_12  != sig_1 ) begin\n            hw_20 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_14) (  chip_10  && sig_14  != sig_12 ) |-> reg_118 == sig_6 ;endproperty \n property name; @(posedge clock_div_14) (  chip_10  && sig_14  != sig_12 ) &&  (  tx_2  && fsm_52 ) |-> tx_14 == core_19 ;endproperty \n property name; @(posedge clock_div_14) (  chip_10  && sig_14  != sig_12 ) &&  (  tx_2  && fsm_52 ) &&  (  clk_15  != rst_7  && err_12  != sig_1 ) |-> hw_20 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_14"
    },
    {
        "Code": "if (  data_16 ) begin \n    chip_14 = tx_20;\n    auth_5 = cfg_5;\n    cfg_15 <= rst_8;\n    if ( err_112  && chip_7  && rst_18  && hw_16 ) begin\n        hw_20 = cfg_16;\n        data_17 = clk_3;\n        tx_1 = fsm_2;\n    end\n        if ( tx_6  != fsm_7 ) begin\n            rst_116 <= cfg_2;\n            hw_5 = rx_11;\n            rx_2 <= auth_70;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_5) (  data_16 ) |-> chip_14 == tx_20 && auth_5 == cfg_5 && cfg_15 == rst_8 ;endproperty \n property name; @(posedge clk_signal_5) (  data_16 ) &&  (  err_112  && chip_7  && rst_18  && hw_16 ) |-> hw_20 == cfg_16 && data_17 == clk_3 && tx_1 == fsm_2 ;endproperty \n property name; @(posedge clk_signal_5) (  data_16 ) &&  (  err_112  && chip_7  && rst_18  && hw_16 ) &&  (  tx_6  != fsm_7 ) |-> rst_116 == cfg_2 && hw_5 == rx_11 && rx_2 == auth_70 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "if (  rst_3  || reg_13 ) begin \n    chip_16 <= err_17;\n    fsm_7 = sig_10;\n    sig_16 <= reg_12;\n    if ( cfg_2  != reg_15  || hw_4  || fsm_17 ) begin\n        data_17 = sig_5;\n        cfg_12 = fsm_18;\n        chip_4 = fsm_4;\n    end\n        if ( clk_4  && fsm_12  && rst_5 ) begin\n            auth_9 = clk_12;\n            core_18 <= reg_6;\n            err_20 <= clk_20;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_7) (  rst_3  || reg_13 ) |-> chip_16 == err_17 && fsm_7 == sig_10 && sig_16 == reg_12 ;endproperty \n property name; @(posedge clock_ctrl_7) (  rst_3  || reg_13 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) |-> data_17 == sig_5 && cfg_12 == fsm_18 && chip_4 == fsm_4 ;endproperty \n property name; @(posedge clock_ctrl_7) (  rst_3  || reg_13 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) &&  (  clk_4  && fsm_12  && rst_5 ) |-> auth_9 == clk_12 && core_18 == reg_6 && err_20 == clk_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_7"
    },
    {
        "Code": "if (  fsm_8  || fsm_3 ) begin \n    cfg_52 = data_11;\n    hw_6 = reg_4;\n    hw_11 = clk_15;\n    if ( tx_163  != fsm_163  || core_4 ) begin\n        clk_5 = rst_19;\n        data_2 <= reg_6;\n        rst_2 <= chip_17;\n    end\n        if ( fsm_2  != tx_13 ) begin\n            tx_5 = rst_19;\n            rst_116 <= rst_12;\n            sig_1 = chip_115;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_17) (  fsm_8  || fsm_3 ) |-> cfg_52 == data_11 && hw_6 == reg_4 && hw_11 == clk_15 ;endproperty \n property name; @(posedge clk_osc_17) (  fsm_8  || fsm_3 ) &&  (  tx_163  != fsm_163  || core_4 ) |-> clk_5 == rst_19 && data_2 == reg_6 && rst_2 == chip_17 ;endproperty \n property name; @(posedge clk_osc_17) (  fsm_8  || fsm_3 ) &&  (  tx_163  != fsm_163  || core_4 ) &&  (  fsm_2  != tx_13 ) |-> tx_5 == rst_19 && rst_116 == rst_12 && sig_1 == chip_115 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "if (  cfg_17  || data_4 ) begin \n    rx_12 <= err_11;\n    err_4 <= core_13;\n    fsm_16 <= tx_16;\n    if ( core_9 ) begin\n        hw_4 <= sig_6;\n        fsm_115 = sig_14;\n        hw_20 <= rst_6;\n    end\n        if ( sig_11 ) begin\n            data_18 <= tx_4;\n            reg_9 <= fsm_10;\n            hw_5 = auth_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_10) (  cfg_17  || data_4 ) |-> rx_12 == err_11 && err_4 == core_13 && fsm_16 == tx_16 ;endproperty \n property name; @(posedge clk_gen_10) (  cfg_17  || data_4 ) &&  (  core_9 ) |-> hw_4 == sig_6 && fsm_115 == sig_14 && hw_20 == rst_6 ;endproperty \n property name; @(posedge clk_gen_10) (  cfg_17  || data_4 ) &&  (  core_9 ) &&  (  sig_11 ) |-> data_18 == tx_4 && reg_9 == fsm_10 && hw_5 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "if (  chip_13  || auth_3  && rst_13 ) begin \n    tx_115 <= rst_1;\n    data_15 = tx_1;\n    auth_5 <= cfg_1;\n    if ( rst_19  && err_1  && tx_5  || hw_5 ) begin\n        err_6 <= auth_19;\n        rx_1 <= auth_4;\n        auth_18 <= reg_19;\n    end\n        if ( auth_6  || rst_1  && auth_9  && hw_8 ) begin\n            rst_120 = chip_1;\n            fsm_1 = hw_15;\n            sig_15 <= rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_18) (  chip_13  || auth_3  && rst_13 ) |-> tx_115 == rst_1 && data_15 == tx_1 && auth_5 == cfg_1 ;endproperty \n property name; @(posedge clock_source_18) (  chip_13  || auth_3  && rst_13 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) |-> err_6 == auth_19 && rx_1 == auth_4 && auth_18 == reg_19 ;endproperty \n property name; @(posedge clock_source_18) (  chip_13  || auth_3  && rst_13 ) &&  (  rst_19  && err_1  && tx_5  || hw_5 ) &&  (  auth_6  || rst_1  && auth_9  && hw_8 ) |-> rst_120 == chip_1 && fsm_1 == hw_15 && sig_15 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_18"
    },
    {
        "Code": "if (  sig_19 ) begin \n    err_79 = cfg_8;\n    chip_14 = sig_2;\n    rst_18 <= chip_3;\n    if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n        reg_115 = rx_15;\n        core_11 = sig_12;\n        err_6 <= core_9;\n    end\n        if ( data_3  || fsm_13  != err_3  || rx_17 ) begin\n            data_13 = hw_60;\n            core_5 <= core_10;\n            chip_6 = reg_11;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_7) (  sig_19 ) |-> err_79 == cfg_8 && chip_14 == sig_2 && rst_18 == chip_3 ;endproperty \n property name; @(posedge clock_source_7) (  sig_19 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> reg_115 == rx_15 && core_11 == sig_12 && err_6 == core_9 ;endproperty \n property name; @(posedge clock_source_7) (  sig_19 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) &&  (  data_3  || fsm_13  != err_3  || rx_17 ) |-> data_13 == hw_60 && core_5 == core_10 && chip_6 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_7"
    },
    {
        "Code": "if (  clk_1  || auth_13 ) begin \n    fsm_5 = rst_11;\n    clk_10 = fsm_12;\n    data_15 = err_15;\n    if ( fsm_5  && chip_15  != clk_7  && cfg_3 ) begin\n        tx_6 <= data_3;\n        core_15 <= rx_17;\n        rx_3 <= chip_17;\n    end\n        if ( reg_7  != clk_4  || hw_16 ) begin\n            reg_19 = sig_20;\n            rx_11 <= reg_11;\n            hw_17 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_19) (  clk_1  || auth_13 ) |-> fsm_5 == rst_11 && clk_10 == fsm_12 && data_15 == err_15 ;endproperty \n property name; @(posedge cpu_clock_19) (  clk_1  || auth_13 ) &&  (  fsm_5  && chip_15  != clk_7  && cfg_3 ) |-> tx_6 == data_3 && core_15 == rx_17 && rx_3 == chip_17 ;endproperty \n property name; @(posedge cpu_clock_19) (  clk_1  || auth_13 ) &&  (  fsm_5  && chip_15  != clk_7  && cfg_3 ) &&  (  reg_7  != clk_4  || hw_16 ) |-> reg_19 == sig_20 && rx_11 == reg_11 && hw_17 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_19"
    },
    {
        "Code": "if (  tx_6  || data_6  != reg_3  && fsm_1 ) begin \n    fsm_13 <= tx_1;\n    rst_19 = core_6;\n    rst_5 <= fsm_3;\n    if ( core_14  != rx_9  && reg_16  || clk_17 ) begin\n        err_60 <= sig_6;\n        tx_7 = chip_17;\n        cfg_3 = err_3;\n    end\n        if ( err_16  != rst_160 ) begin\n            hw_3 <= err_18;\n            data_155 <= reg_9;\n            rst_15 = clk_1;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_13) (  tx_6  || data_6  != reg_3  && fsm_1 ) |-> fsm_13 == tx_1 && rst_19 == core_6 && rst_5 == fsm_3 ;endproperty \n property name; @(negedge cpu_clock_13) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  core_14  != rx_9  && reg_16  || clk_17 ) |-> err_60 == sig_6 && tx_7 == chip_17 && cfg_3 == err_3 ;endproperty \n property name; @(negedge cpu_clock_13) (  tx_6  || data_6  != reg_3  && fsm_1 ) &&  (  core_14  != rx_9  && reg_16  || clk_17 ) &&  (  err_16  != rst_160 ) |-> hw_3 == err_18 && data_155 == reg_9 && rst_15 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_13"
    },
    {
        "Code": "if (  sig_5  && auth_7  && auth_9 ) begin \n    reg_1 = clk_7;\n    reg_16 <= sig_19;\n    if ( rst_18 ) begin\n        err_2 = reg_4;\n        fsm_14 <= auth_3;\n    end\n        if ( sig_15  != rx_2  || reg_17  != data_11 ) begin\n            auth_2 <= fsm_17;\n            rx_18 <= tx_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_1) (  sig_5  && auth_7  && auth_9 ) |-> reg_1 == clk_7 && reg_16 == sig_19 ;endproperty \n property name; @(posedge clk_in_1) (  sig_5  && auth_7  && auth_9 ) &&  (  rst_18 ) |-> err_2 == reg_4 && fsm_14 == auth_3 ;endproperty \n property name; @(posedge clk_in_1) (  sig_5  && auth_7  && auth_9 ) &&  (  rst_18 ) &&  (  sig_15  != rx_2  || reg_17  != data_11 ) |-> auth_2 == fsm_17 && rx_18 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "if (  hw_12  || core_13 ) begin \n    hw_16 = err_1;\n    if ( hw_3  || reg_2  && rx_9 ) begin\n        rx_6 <= chip_15;\n    end\n        if ( data_118 ) begin\n            cfg_20 = auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_20) (  hw_12  || core_13 ) |-> hw_16 == err_1 ;endproperty \n property name; @(negedge clk_reset_20) (  hw_12  || core_13 ) &&  (  hw_3  || reg_2  && rx_9 ) |-> rx_6 == chip_15 ;endproperty \n property name; @(negedge clk_reset_20) (  hw_12  || core_13 ) &&  (  hw_3  || reg_2  && rx_9 ) &&  (  data_118 ) |-> cfg_20 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_20"
    },
    {
        "Code": "if (  sig_1 ) begin \n    cfg_3 <= err_1;\n    cfg_5 = cfg_16;\n    auth_2 = auth_9;\n    if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n        sig_12 = core_1;\n        chip_14 = err_6;\n        clk_20 <= hw_10;\n    end\n        if ( auth_3  != rst_7  && fsm_16 ) begin\n            fsm_15 <= rst_12;\n            tx_1010 <= reg_14;\n            hw_15 = fsm_20;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  sig_1 ) |-> cfg_3 == err_1 && cfg_5 == cfg_16 && auth_2 == auth_9 ;endproperty \n property name; @(posedge clock_ctrl_8) (  sig_1 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> sig_12 == core_1 && chip_14 == err_6 && clk_20 == hw_10 ;endproperty \n property name; @(posedge clock_ctrl_8) (  sig_1 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) &&  (  auth_3  != rst_7  && fsm_16 ) |-> fsm_15 == rst_12 && tx_1010 == reg_14 && hw_15 == fsm_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  clk_17  || hw_5 ) begin \n    hw_9 <= auth_18;\n    reg_14 = err_6;\n    if ( clk_8  && rst_15  && clk_12 ) begin\n        reg_173 = rx_18;\n        fsm_9 <= rx_19;\n    end\n        if ( auth_1  && clk_12  != chip_2  || reg_11 ) begin\n            rst_52 <= sig_1;\n            hw_2 <= data_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_19) (  clk_17  || hw_5 ) |-> hw_9 == auth_18 && reg_14 == err_6 ;endproperty \n property name; @(posedge clock_source_19) (  clk_17  || hw_5 ) &&  (  clk_8  && rst_15  && clk_12 ) |-> reg_173 == rx_18 && fsm_9 == rx_19 ;endproperty \n property name; @(posedge clock_source_19) (  clk_17  || hw_5 ) &&  (  clk_8  && rst_15  && clk_12 ) &&  (  auth_1  && clk_12  != chip_2  || reg_11 ) |-> rst_52 == sig_1 && hw_2 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_19"
    },
    {
        "Code": "if (  fsm_15  && reg_8  && reg_14 ) begin \n    rst_4 = chip_15;\n    cfg_13 <= err_7;\n    fsm_19 = err_14;\n    if ( chip_1  || auth_15  != fsm_8 ) begin\n        sig_20 = fsm_15;\n        reg_6 <= fsm_3;\n        fsm_3 = clk_2;\n    end\n        if ( fsm_14  || rst_12 ) begin\n            reg_2 <= rx_13;\n            rx_18 <= cfg_18;\n            core_15 = chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_10) (  fsm_15  && reg_8  && reg_14 ) |-> rst_4 == chip_15 && cfg_13 == err_7 && fsm_19 == err_14 ;endproperty \n property name; @(posedge pll_clk_10) (  fsm_15  && reg_8  && reg_14 ) &&  (  chip_1  || auth_15  != fsm_8 ) |-> sig_20 == fsm_15 && reg_6 == fsm_3 && fsm_3 == clk_2 ;endproperty \n property name; @(posedge pll_clk_10) (  fsm_15  && reg_8  && reg_14 ) &&  (  chip_1  || auth_15  != fsm_8 ) &&  (  fsm_14  || rst_12 ) |-> reg_2 == rx_13 && rx_18 == cfg_18 && core_15 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_10"
    },
    {
        "Code": "if (  cfg_17  && auth_19  != cfg_9 ) begin \n    hw_7 <= reg_7;\n    fsm_16 <= sig_12;\n    reg_12 = clk_7;\n    if ( data_14  && err_15 ) begin\n        tx_6 <= tx_18;\n        clk_14 = tx_12;\n        err_195 = clk_12;\n    end\n        if ( fsm_4  && data_140  || err_14  && rx_1414 ) begin\n            rx_4 = hw_4;\n            err_16 <= tx_19;\n            cfg_116 = data_11;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_4) (  cfg_17  && auth_19  != cfg_9 ) |-> hw_7 == reg_7 && fsm_16 == sig_12 && reg_12 == clk_7 ;endproperty \n property name; @(posedge core_clock_4) (  cfg_17  && auth_19  != cfg_9 ) &&  (  data_14  && err_15 ) |-> tx_6 == tx_18 && clk_14 == tx_12 && err_195 == clk_12 ;endproperty \n property name; @(posedge core_clock_4) (  cfg_17  && auth_19  != cfg_9 ) &&  (  data_14  && err_15 ) &&  (  fsm_4  && data_140  || err_14  && rx_1414 ) |-> rx_4 == hw_4 && err_16 == tx_19 && cfg_116 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "if ( !rst_11 ) begin \n    chip_18 = fsm_4;\n    err_60 = tx_5;\n    if ( core_18 ) begin\n        rst_2 <= chip_15;\n        rx_1 = sig_2;\n    end\n        if ( fsm_13 ) begin\n            rx_6 <= fsm_15;\n            reg_2 <= auth_3;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_9) ( !rst_11 ) |-> chip_18 == fsm_4 && err_60 == tx_5 ;endproperty \n property name; @(posedge pll_clk_9) ( !rst_11 ) &&  (  core_18 ) |-> rst_2 == chip_15 && rx_1 == sig_2 ;endproperty \n property name; @(posedge pll_clk_9) ( !rst_11 ) &&  (  core_18 ) &&  (  fsm_13 ) |-> rx_6 == fsm_15 && reg_2 == auth_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "if (  core_8  && rst_136  && err_3 ) begin \n    rx_6 = core_6;\n    chip_8 <= rst_14;\n    rst_120 = hw_15;\n    if ( chip_1  != core_10 ) begin\n        rst_2 <= err_20;\n        tx_46 <= chip_7;\n        chip_13 = sig_6;\n    end\n        if ( clk_4  != fsm_40  && fsm_8 ) begin\n            fsm_6 = err_11;\n            fsm_5 = chip_1;\n            hw_14 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_15) (  core_8  && rst_136  && err_3 ) |-> rx_6 == core_6 && chip_8 == rst_14 && rst_120 == hw_15 ;endproperty \n property name; @(posedge bus_clock_15) (  core_8  && rst_136  && err_3 ) &&  (  chip_1  != core_10 ) |-> rst_2 == err_20 && tx_46 == chip_7 && chip_13 == sig_6 ;endproperty \n property name; @(posedge bus_clock_15) (  core_8  && rst_136  && err_3 ) &&  (  chip_1  != core_10 ) &&  (  clk_4  != fsm_40  && fsm_8 ) |-> fsm_6 == err_11 && fsm_5 == chip_1 && hw_14 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_15"
    },
    {
        "Code": "if (  core_10  && rst_14  && rx_9 ) begin \n    rx_1 = chip_3;\n    if ( err_15  != hw_3  && sig_18 ) begin\n        data_155 = rx_9;\n    end\n        if ( rst_11  != reg_19 ) begin\n            data_116 <= tx_19;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_17) (  core_10  && rst_14  && rx_9 ) |-> rx_1 == chip_3 ;endproperty \n property name; @(negedge bus_clock_17) (  core_10  && rst_14  && rx_9 ) &&  (  err_15  != hw_3  && sig_18 ) |-> data_155 == rx_9 ;endproperty \n property name; @(negedge bus_clock_17) (  core_10  && rst_14  && rx_9 ) &&  (  err_15  != hw_3  && sig_18 ) &&  (  rst_11  != reg_19 ) |-> data_116 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_17"
    },
    {
        "Code": "if (  data_11  != cfg_15 ) begin \n    reg_20 <= rst_14;\n    err_12 <= reg_8;\n    if ( rx_15  && chip_15 ) begin\n        rst_10 = data_4;\n        reg_19 <= fsm_16;\n    end\n        if ( hw_20  || cfg_8 ) begin\n            rx_1 = tx_17;\n            chip_13 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_17) (  data_11  != cfg_15 ) |-> reg_20 == rst_14 && err_12 == reg_8 ;endproperty \n property name; @(posedge cpu_clock_17) (  data_11  != cfg_15 ) &&  (  rx_15  && chip_15 ) |-> rst_10 == data_4 && reg_19 == fsm_16 ;endproperty \n property name; @(posedge cpu_clock_17) (  data_11  != cfg_15 ) &&  (  rx_15  && chip_15 ) &&  (  hw_20  || cfg_8 ) |-> rx_1 == tx_17 && chip_13 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_17"
    },
    {
        "Code": "if (  hw_4  != core_1  || err_16 ) begin \n    core_37 <= core_1;\n    hw_20 <= hw_20;\n    err_6 <= reg_19;\n    if ( hw_20  != auth_5  && sig_96 ) begin\n        auth_204 = fsm_5;\n        auth_10 = chip_3;\n        sig_11 <= core_2;\n    end\n        if ( tx_5  != chip_19  && err_16 ) begin\n            clk_10 = data_18;\n            auth_12 <= sig_12;\n            fsm_18 = hw_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_16) (  hw_4  != core_1  || err_16 ) |-> core_37 == core_1 && hw_20 == hw_20 && err_6 == reg_19 ;endproperty \n property name; @(posedge clk_out_16) (  hw_4  != core_1  || err_16 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> auth_204 == fsm_5 && auth_10 == chip_3 && sig_11 == core_2 ;endproperty \n property name; @(posedge clk_out_16) (  hw_4  != core_1  || err_16 ) &&  (  hw_20  != auth_5  && sig_96 ) &&  (  tx_5  != chip_19  && err_16 ) |-> clk_10 == data_18 && auth_12 == sig_12 && fsm_18 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_16"
    },
    {
        "Code": "if (  reg_4  || sig_9 ) begin \n    err_1 = cfg_2;\n    data_10 <= clk_7;\n    data_15 = fsm_17;\n    if ( core_13  || tx_16  || auth_7 ) begin\n        reg_1 <= cfg_11;\n        chip_10 <= core_2;\n        core_75 = clk_3;\n    end\n        if ( clk_18  != auth_14  || rx_8  && core_9 ) begin\n            fsm_15 <= reg_8;\n            tx_5 <= data_1;\n            fsm_2 <= auth_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_3) (  reg_4  || sig_9 ) |-> err_1 == cfg_2 && data_10 == clk_7 && data_15 == fsm_17 ;endproperty \n property name; @(negedge clk_out_3) (  reg_4  || sig_9 ) &&  (  core_13  || tx_16  || auth_7 ) |-> reg_1 == cfg_11 && chip_10 == core_2 && core_75 == clk_3 ;endproperty \n property name; @(negedge clk_out_3) (  reg_4  || sig_9 ) &&  (  core_13  || tx_16  || auth_7 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) |-> fsm_15 == reg_8 && tx_5 == data_1 && fsm_2 == auth_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_3"
    },
    {
        "Code": "if (  tx_18  && hw_15  && hw_16 ) begin \n    rx_7 = tx_20;\n    if ( chip_14  != core_16 ) begin\n        reg_1 <= cfg_12;\n    end\n        if ( chip_17  != tx_120 ) begin\n            tx_15 = chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_13) (  tx_18  && hw_15  && hw_16 ) |-> rx_7 == tx_20 ;endproperty \n property name; @(posedge core_clock_13) (  tx_18  && hw_15  && hw_16 ) &&  (  chip_14  != core_16 ) |-> reg_1 == cfg_12 ;endproperty \n property name; @(posedge core_clock_13) (  tx_18  && hw_15  && hw_16 ) &&  (  chip_14  != core_16 ) &&  (  chip_17  != tx_120 ) |-> tx_15 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "if (  fsm_9  != err_10  && clk_9 ) begin \n    hw_12 <= clk_15;\n    if ( tx_2  || chip_20  && clk_18  || auth_8 ) begin\n        rx_7 <= fsm_19;\n    end\n        if ( fsm_14  || rx_1  != core_9 ) begin\n            tx_12 <= rst_20;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_2) (  fsm_9  != err_10  && clk_9 ) |-> hw_12 == clk_15 ;endproperty \n property name; @(posedge async_clk_2) (  fsm_9  != err_10  && clk_9 ) &&  (  tx_2  || chip_20  && clk_18  || auth_8 ) |-> rx_7 == fsm_19 ;endproperty \n property name; @(posedge async_clk_2) (  fsm_9  != err_10  && clk_9 ) &&  (  tx_2  || chip_20  && clk_18  || auth_8 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> tx_12 == rst_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_2"
    },
    {
        "Code": "if (  data_3  != fsm_8  && rx_10 ) begin \n    fsm_112 = chip_19;\n    if ( err_16  && data_16  && auth_13 ) begin\n        reg_6 = sig_8;\n    end\n        if ( rx_20  != err_8  && reg_5  != fsm_13 ) begin\n            cfg_12 = rx_7;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_12) (  data_3  != fsm_8  && rx_10 ) |-> fsm_112 == chip_19 ;endproperty \n property name; @(negedge ref_clk_12) (  data_3  != fsm_8  && rx_10 ) &&  (  err_16  && data_16  && auth_13 ) |-> reg_6 == sig_8 ;endproperty \n property name; @(negedge ref_clk_12) (  data_3  != fsm_8  && rx_10 ) &&  (  err_16  && data_16  && auth_13 ) &&  (  rx_20  != err_8  && reg_5  != fsm_13 ) |-> cfg_12 == rx_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_12"
    },
    {
        "Code": "if (  reg_11 ) begin \n    tx_1010 <= auth_16;\n    hw_13 <= reg_4;\n    if ( tx_8  && err_7 ) begin\n        auth_1 <= rx_10;\n        tx_5 <= reg_12;\n    end\n        if ( err_20  || sig_1717 ) begin\n            rst_154 = err_11;\n            rst_6 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_9) (  reg_11 ) |-> tx_1010 == auth_16 && hw_13 == reg_4 ;endproperty \n property name; @(negedge clk_signal_9) (  reg_11 ) &&  (  tx_8  && err_7 ) |-> auth_1 == rx_10 && tx_5 == reg_12 ;endproperty \n property name; @(negedge clk_signal_9) (  reg_11 ) &&  (  tx_8  && err_7 ) &&  (  err_20  || sig_1717 ) |-> rst_154 == err_11 && rst_6 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_9"
    },
    {
        "Code": "if (  rst_13  != auth_12 ) begin \n    hw_10 = auth_3;\n    sig_17 <= hw_6;\n    rst_120 = rst_14;\n    if ( err_140  && sig_13 ) begin\n        tx_2 = tx_12;\n        data_14 <= err_14;\n        fsm_116 = rx_15;\n    end\n        if ( clk_4  && fsm_12  && rst_5 ) begin\n            auth_9 <= core_15;\n            cfg_17 <= err_1;\n            fsm_6 <= tx_9;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_5) (  rst_13  != auth_12 ) |-> hw_10 == auth_3 && sig_17 == hw_6 && rst_120 == rst_14 ;endproperty \n property name; @(negedge ref_clk_5) (  rst_13  != auth_12 ) &&  (  err_140  && sig_13 ) |-> tx_2 == tx_12 && data_14 == err_14 && fsm_116 == rx_15 ;endproperty \n property name; @(negedge ref_clk_5) (  rst_13  != auth_12 ) &&  (  err_140  && sig_13 ) &&  (  clk_4  && fsm_12  && rst_5 ) |-> auth_9 == core_15 && cfg_17 == err_1 && fsm_6 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_5"
    },
    {
        "Code": "if (  auth_11  != chip_7  || cfg_5 ) begin \n    reg_2 = reg_15;\n    core_7 <= clk_8;\n    hw_5 <= reg_19;\n    if ( hw_120  != rx_4  && cfg_7  != core_3 ) begin\n        rst_8 = chip_195;\n        sig_8 = rst_9;\n        clk_27 <= auth_2;\n    end\n        if ( auth_11  || sig_20 ) begin\n            auth_18 <= err_6;\n            clk_62 <= cfg_2;\n            tx_10 = hw_13;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  auth_11  != chip_7  || cfg_5 ) |-> reg_2 == reg_15 && core_7 == clk_8 && hw_5 == reg_19 ;endproperty \n property name; @(posedge async_clk_10) (  auth_11  != chip_7  || cfg_5 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) |-> rst_8 == chip_195 && sig_8 == rst_9 && clk_27 == auth_2 ;endproperty \n property name; @(posedge async_clk_10) (  auth_11  != chip_7  || cfg_5 ) &&  (  hw_120  != rx_4  && cfg_7  != core_3 ) &&  (  auth_11  || sig_20 ) |-> auth_18 == err_6 && clk_62 == cfg_2 && tx_10 == hw_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  rst_5  || auth_16 ) begin \n    err_15 = rst_12;\n    if ( hw_1  || fsm_17  || clk_18 ) begin\n        auth_19 = core_1;\n    end\n        if ( core_112  != cfg_14  || hw_15  || err_11 ) begin\n            reg_17 = err_20;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_8) (  rst_5  || auth_16 ) |-> err_15 == rst_12 ;endproperty \n property name; @(negedge sys_clk_8) (  rst_5  || auth_16 ) &&  (  hw_1  || fsm_17  || clk_18 ) |-> auth_19 == core_1 ;endproperty \n property name; @(negedge sys_clk_8) (  rst_5  || auth_16 ) &&  (  hw_1  || fsm_17  || clk_18 ) &&  (  core_112  != cfg_14  || hw_15  || err_11 ) |-> reg_17 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_8"
    },
    {
        "Code": "if (  rx_18  || clk_20 ) begin \n    fsm_9 = err_15;\n    fsm_42 = hw_4;\n    if ( err_2  != data_142  && rst_142 ) begin\n        chip_79 = cfg_16;\n        auth_10 = chip_19;\n    end\n        if ( tx_20  || cfg_3  && rx_8  != err_8 ) begin\n            core_5 <= auth_15;\n            tx_19 = rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_19) (  rx_18  || clk_20 ) |-> fsm_9 == err_15 && fsm_42 == hw_4 ;endproperty \n property name; @(negedge clk_signal_19) (  rx_18  || clk_20 ) &&  (  err_2  != data_142  && rst_142 ) |-> chip_79 == cfg_16 && auth_10 == chip_19 ;endproperty \n property name; @(negedge clk_signal_19) (  rx_18  || clk_20 ) &&  (  err_2  != data_142  && rst_142 ) &&  (  tx_20  || cfg_3  && rx_8  != err_8 ) |-> core_5 == auth_15 && tx_19 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "if (  cfg_13  != core_8  || hw_11  && clk_10 ) begin \n    clk_6 <= err_10;\n    fsm_112 = fsm_8;\n    if ( sig_18  || auth_9  || cfg_4  || auth_3 ) begin\n        cfg_9 <= core_1;\n        tx_16 <= reg_2;\n    end\n        if ( core_1  != tx_15  || tx_2 ) begin\n            auth_20 <= fsm_16;\n            data_203 <= core_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_18) (  cfg_13  != core_8  || hw_11  && clk_10 ) |-> clk_6 == err_10 && fsm_112 == fsm_8 ;endproperty \n property name; @(posedge clk_gen_18) (  cfg_13  != core_8  || hw_11  && clk_10 ) &&  (  sig_18  || auth_9  || cfg_4  || auth_3 ) |-> cfg_9 == core_1 && tx_16 == reg_2 ;endproperty \n property name; @(posedge clk_gen_18) (  cfg_13  != core_8  || hw_11  && clk_10 ) &&  (  sig_18  || auth_9  || cfg_4  || auth_3 ) &&  (  core_1  != tx_15  || tx_2 ) |-> auth_20 == fsm_16 && data_203 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "if (  rst_17  && core_11 ) begin \n    fsm_2 <= reg_12;\n    chip_10 = rx_14;\n    reg_12 = data_12;\n    if ( err_2  && fsm_5  != cfg_8  && chip_20 ) begin\n        rst_120 = sig_28;\n        data_13 <= fsm_8;\n        chip_20 = reg_11;\n    end\n        if ( tx_1  != chip_19  && err_16 ) begin\n            tx_12 = err_13;\n            rst_12 = data_8;\n            hw_8 <= chip_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_19) (  rst_17  && core_11 ) |-> fsm_2 == reg_12 && chip_10 == rx_14 && reg_12 == data_12 ;endproperty \n property name; @(posedge clk_enable_19) (  rst_17  && core_11 ) &&  (  err_2  && fsm_5  != cfg_8  && chip_20 ) |-> rst_120 == sig_28 && data_13 == fsm_8 && chip_20 == reg_11 ;endproperty \n property name; @(posedge clk_enable_19) (  rst_17  && core_11 ) &&  (  err_2  && fsm_5  != cfg_8  && chip_20 ) &&  (  tx_1  != chip_19  && err_16 ) |-> tx_12 == err_13 && rst_12 == data_8 && hw_8 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_19"
    },
    {
        "Code": "if (  err_2 ) begin \n    hw_79 = tx_4;\n    core_2 = chip_14;\n    if ( data_4 ) begin\n        rst_19 = tx_5;\n        core_118 = cfg_2;\n    end\n        if ( auth_6  || fsm_2  != reg_13  && tx_6 ) begin\n            sig_32 <= chip_17;\n            clk_16 = fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_2) (  err_2 ) |-> hw_79 == tx_4 && core_2 == chip_14 ;endproperty \n property name; @(posedge clk_reset_2) (  err_2 ) &&  (  data_4 ) |-> rst_19 == tx_5 && core_118 == cfg_2 ;endproperty \n property name; @(posedge clk_reset_2) (  err_2 ) &&  (  data_4 ) &&  (  auth_6  || fsm_2  != reg_13  && tx_6 ) |-> sig_32 == chip_17 && clk_16 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "if (  sig_1  != reg_1 ) begin \n    sig_63 <= core_7;\n    if ( rx_9  && clk_11  && hw_19  && core_16 ) begin\n        cfg_4 = auth_18;\n    end\n        if ( reg_14  != tx_17  || core_14  && rst_4 ) begin\n            reg_17 <= sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_17) (  sig_1  != reg_1 ) |-> sig_63 == core_7 ;endproperty \n property name; @(posedge pll_clk_17) (  sig_1  != reg_1 ) &&  (  rx_9  && clk_11  && hw_19  && core_16 ) |-> cfg_4 == auth_18 ;endproperty \n property name; @(posedge pll_clk_17) (  sig_1  != reg_1 ) &&  (  rx_9  && clk_11  && hw_19  && core_16 ) &&  (  reg_14  != tx_17  || core_14  && rst_4 ) |-> reg_17 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "if (  core_1  || auth_2  || core_8  && auth_7 ) begin \n    clk_19 = rx_1;\n    chip_96 = rx_11;\n    sig_3 <= core_4;\n    if ( reg_10  || tx_10  || core_116  && chip_6 ) begin\n        cfg_20 = tx_12;\n        core_75 = rx_17;\n        data_178 <= tx_20;\n    end\n        if ( err_18  != hw_2  && cfg_11 ) begin\n            chip_14 = core_7;\n            fsm_26 <= tx_2;\n            rst_116 <= chip_13;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_4) (  core_1  || auth_2  || core_8  && auth_7 ) |-> clk_19 == rx_1 && chip_96 == rx_11 && sig_3 == core_4 ;endproperty \n property name; @(posedge fast_clk_4) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) |-> cfg_20 == tx_12 && core_75 == rx_17 && data_178 == tx_20 ;endproperty \n property name; @(posedge fast_clk_4) (  core_1  || auth_2  || core_8  && auth_7 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) &&  (  err_18  != hw_2  && cfg_11 ) |-> chip_14 == core_7 && fsm_26 == tx_2 && rst_116 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_4"
    },
    {
        "Code": "if (  tx_5  || clk_4 ) begin \n    err_19 <= err_13;\n    sig_8 = rst_14;\n    core_10 <= core_1;\n    if ( fsm_8  != reg_3  || chip_4  && clk_11 ) begin\n        core_4 = cfg_15;\n        rst_14 = rst_19;\n        clk_15 = clk_14;\n    end\n        if ( rst_19  && data_3  || data_12 ) begin\n            data_13 <= tx_5;\n            reg_11 = rst_5;\n            sig_28 <= fsm_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_8) (  tx_5  || clk_4 ) |-> err_19 == err_13 && sig_8 == rst_14 && core_10 == core_1 ;endproperty \n property name; @(posedge clk_osc_8) (  tx_5  || clk_4 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) |-> core_4 == cfg_15 && rst_14 == rst_19 && clk_15 == clk_14 ;endproperty \n property name; @(posedge clk_osc_8) (  tx_5  || clk_4 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) &&  (  rst_19  && data_3  || data_12 ) |-> data_13 == tx_5 && reg_11 == rst_5 && sig_28 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "if (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) begin \n    hw_196 <= auth_20;\n    if ( clk_82 ) begin\n        auth_12 <= auth_3;\n    end\n        if ( auth_15  != core_3 ) begin\n            reg_7 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_19) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) |-> hw_196 == auth_20 ;endproperty \n property name; @(negedge bus_clock_19) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  clk_82 ) |-> auth_12 == auth_3 ;endproperty \n property name; @(negedge bus_clock_19) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  clk_82 ) &&  (  auth_15  != core_3 ) |-> reg_7 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_19"
    },
    {
        "Code": "if (  rst_18 ) begin \n    rx_7 = sig_9;\n    sig_14 <= auth_4;\n    data_8 <= hw_1;\n    if ( reg_18  != chip_9  || sig_17  && rst_2 ) begin\n        tx_46 = hw_25;\n        auth_17 = fsm_12;\n        chip_15 = chip_10;\n    end\n        if ( cfg_20 ) begin\n            core_2 = cfg_15;\n            auth_4 <= hw_5;\n            clk_7 = tx_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_20) (  rst_18 ) |-> rx_7 == sig_9 && sig_14 == auth_4 && data_8 == hw_1 ;endproperty \n property name; @(negedge clk_signal_20) (  rst_18 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) |-> tx_46 == hw_25 && auth_17 == fsm_12 && chip_15 == chip_10 ;endproperty \n property name; @(negedge clk_signal_20) (  rst_18 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) &&  (  cfg_20 ) |-> core_2 == cfg_15 && auth_4 == hw_5 && clk_7 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_20"
    },
    {
        "Code": "if (  core_13 ) begin \n    data_17 <= err_20;\n    if ( data_20 ) begin\n        core_6 = core_14;\n    end\n        if ( tx_2  || chip_20  && clk_18  || auth_5 ) begin\n            rst_20 <= cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_14) (  core_13 ) |-> data_17 == err_20 ;endproperty \n property name; @(negedge clock_ctrl_14) (  core_13 ) &&  (  data_20 ) |-> core_6 == core_14 ;endproperty \n property name; @(negedge clock_ctrl_14) (  core_13 ) &&  (  data_20 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) |-> rst_20 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_14"
    },
    {
        "Code": "if (  sig_9  != reg_20  && fsm_7  || cfg_2 ) begin \n    fsm_116 <= chip_19;\n    if ( sig_18 ) begin\n        err_3 <= data_5;\n    end\n        if ( fsm_16  && hw_9 ) begin\n            reg_118 <= auth_8;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_12) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) |-> fsm_116 == chip_19 ;endproperty \n property name; @(negedge cpu_clock_12) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  sig_18 ) |-> err_3 == data_5 ;endproperty \n property name; @(negedge cpu_clock_12) (  sig_9  != reg_20  && fsm_7  || cfg_2 ) &&  (  sig_18 ) &&  (  fsm_16  && hw_9 ) |-> reg_118 == auth_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_12"
    },
    {
        "Code": "if (  reg_3  && tx_19  || data_9  && fsm_12 ) begin \n    sig_8 = auth_7;\n    core_14 = cfg_18;\n    if ( auth_20  || core_20  != fsm_111  && reg_11 ) begin\n        rx_13 <= reg_16;\n        tx_13 = err_1;\n    end\n        if ( reg_4  && reg_10  || cfg_7  != hw_15 ) begin\n            hw_10 = core_7;\n            rx_19 <= clk_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_17) (  reg_3  && tx_19  || data_9  && fsm_12 ) |-> sig_8 == auth_7 && core_14 == cfg_18 ;endproperty \n property name; @(posedge clk_enable_17) (  reg_3  && tx_19  || data_9  && fsm_12 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) |-> rx_13 == reg_16 && tx_13 == err_1 ;endproperty \n property name; @(posedge clk_enable_17) (  reg_3  && tx_19  || data_9  && fsm_12 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) &&  (  reg_4  && reg_10  || cfg_7  != hw_15 ) |-> hw_10 == core_7 && rx_19 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_17"
    },
    {
        "Code": "if (  reg_14  != chip_12  && core_18 ) begin \n    core_5 <= sig_12;\n    if ( reg_8  != fsm_2  || cfg_11  != clk_4 ) begin\n        fsm_112 <= fsm_12;\n    end\n        if ( err_20  && err_20 ) begin\n            core_112 = tx_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_3) (  reg_14  != chip_12  && core_18 ) |-> core_5 == sig_12 ;endproperty \n property name; @(negedge clk_reset_3) (  reg_14  != chip_12  && core_18 ) &&  (  reg_8  != fsm_2  || cfg_11  != clk_4 ) |-> fsm_112 == fsm_12 ;endproperty \n property name; @(negedge clk_reset_3) (  reg_14  != chip_12  && core_18 ) &&  (  reg_8  != fsm_2  || cfg_11  != clk_4 ) &&  (  err_20  && err_20 ) |-> core_112 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_3"
    },
    {
        "Code": "if (  chip_1  != sig_2  || tx_11  || rx_17 ) begin \n    sig_32 = tx_8;\n    err_1 = err_18;\n    tx_16 <= reg_11;\n    if ( fsm_1  && data_10  || err_1  && rx_11 ) begin\n        cfg_11 = rst_9;\n        fsm_1 = reg_11;\n        sig_20 <= hw_10;\n    end\n        if ( fsm_20  && auth_18  || chip_5 ) begin\n            core_37 = err_15;\n            clk_43 <= cfg_111;\n            reg_4 = sig_1;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_14) (  chip_1  != sig_2  || tx_11  || rx_17 ) |-> sig_32 == tx_8 && err_1 == err_18 && tx_16 == reg_11 ;endproperty \n property name; @(negedge sys_clk_14) (  chip_1  != sig_2  || tx_11  || rx_17 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) |-> cfg_11 == rst_9 && fsm_1 == reg_11 && sig_20 == hw_10 ;endproperty \n property name; @(negedge sys_clk_14) (  chip_1  != sig_2  || tx_11  || rx_17 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) &&  (  fsm_20  && auth_18  || chip_5 ) |-> core_37 == err_15 && clk_43 == cfg_111 && reg_4 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_14"
    },
    {
        "Code": "if (  rx_16 ) begin \n    data_13 <= fsm_12;\n    rx_13 = clk_13;\n    tx_7 = core_1;\n    if ( sig_9  || rx_13 ) begin\n        clk_20 = auth_12;\n        cfg_15 <= tx_12;\n        hw_6 = err_15;\n    end\n        if ( clk_16  && hw_20 ) begin\n            core_12 = tx_15;\n            auth_17 <= clk_14;\n            data_116 <= err_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_1) (  rx_16 ) |-> data_13 == fsm_12 && rx_13 == clk_13 && tx_7 == core_1 ;endproperty \n property name; @(negedge clk_signal_1) (  rx_16 ) &&  (  sig_9  || rx_13 ) |-> clk_20 == auth_12 && cfg_15 == tx_12 && hw_6 == err_15 ;endproperty \n property name; @(negedge clk_signal_1) (  rx_16 ) &&  (  sig_9  || rx_13 ) &&  (  clk_16  && hw_20 ) |-> core_12 == tx_15 && auth_17 == clk_14 && data_116 == err_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "if (  auth_14  || clk_1 ) begin \n    reg_10 <= rx_18;\n    reg_17 = reg_14;\n    if ( cfg_16 ) begin\n        cfg_4 <= clk_4;\n        err_17 = clk_19;\n    end\n        if ( hw_8  || fsm_3 ) begin\n            auth_117 <= clk_19;\n            err_3 = clk_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_13) (  auth_14  || clk_1 ) |-> reg_10 == rx_18 && reg_17 == reg_14 ;endproperty \n property name; @(posedge clk_signal_13) (  auth_14  || clk_1 ) &&  (  cfg_16 ) |-> cfg_4 == clk_4 && err_17 == clk_19 ;endproperty \n property name; @(posedge clk_signal_13) (  auth_14  || clk_1 ) &&  (  cfg_16 ) &&  (  hw_8  || fsm_3 ) |-> auth_117 == clk_19 && err_3 == clk_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "if (  core_14 ) begin \n    chip_13 <= clk_9;\n    sig_63 = err_15;\n    if ( chip_1  || sig_15  != sig_2  && data_19 ) begin\n        clk_16 = reg_14;\n        data_178 = hw_2;\n    end\n        if ( auth_10 ) begin\n            chip_9 <= reg_2;\n            core_18 <= auth_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_8) (  core_14 ) |-> chip_13 == clk_9 && sig_63 == err_15 ;endproperty \n property name; @(negedge clock_ctrl_8) (  core_14 ) &&  (  chip_1  || sig_15  != sig_2  && data_19 ) |-> clk_16 == reg_14 && data_178 == hw_2 ;endproperty \n property name; @(negedge clock_ctrl_8) (  core_14 ) &&  (  chip_1  || sig_15  != sig_2  && data_19 ) &&  (  auth_10 ) |-> chip_9 == reg_2 && core_18 == auth_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_8"
    },
    {
        "Code": "if (  data_9  != chip_12  && tx_5 ) begin \n    fsm_20 = data_12;\n    tx_13 = err_9;\n    cfg_17 <= cfg_6;\n    if ( sig_5  != rst_20  || err_13 ) begin\n        tx_5 = fsm_15;\n        fsm_116 <= cfg_10;\n        hw_19 <= err_14;\n    end\n        if ( hw_1  || fsm_17  || clk_18 ) begin\n            fsm_14 <= auth_13;\n            fsm_42 = clk_17;\n            tx_19 = reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_4) (  data_9  != chip_12  && tx_5 ) |-> fsm_20 == data_12 && tx_13 == err_9 && cfg_17 == cfg_6 ;endproperty \n property name; @(posedge core_clock_4) (  data_9  != chip_12  && tx_5 ) &&  (  sig_5  != rst_20  || err_13 ) |-> tx_5 == fsm_15 && fsm_116 == cfg_10 && hw_19 == err_14 ;endproperty \n property name; @(posedge core_clock_4) (  data_9  != chip_12  && tx_5 ) &&  (  sig_5  != rst_20  || err_13 ) &&  (  hw_1  || fsm_17  || clk_18 ) |-> fsm_14 == auth_13 && fsm_42 == clk_17 && tx_19 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "if (  hw_1  && auth_14 ) begin \n    reg_173 <= cfg_17;\n    err_7 <= hw_2;\n    reg_17 = core_10;\n    if ( cfg_9  || rst_16  && reg_12 ) begin\n        reg_8 = fsm_5;\n        core_6 <= err_8;\n        fsm_114 = cfg_6;\n    end\n        if ( tx_4  && core_10 ) begin\n            reg_16 = clk_16;\n            rst_8 = clk_16;\n            clk_4 = rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_10) (  hw_1  && auth_14 ) |-> reg_173 == cfg_17 && err_7 == hw_2 && reg_17 == core_10 ;endproperty \n property name; @(negedge async_clk_10) (  hw_1  && auth_14 ) &&  (  cfg_9  || rst_16  && reg_12 ) |-> reg_8 == fsm_5 && core_6 == err_8 && fsm_114 == cfg_6 ;endproperty \n property name; @(negedge async_clk_10) (  hw_1  && auth_14 ) &&  (  cfg_9  || rst_16  && reg_12 ) &&  (  tx_4  && core_10 ) |-> reg_16 == clk_16 && rst_8 == clk_16 && clk_4 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_10"
    },
    {
        "Code": "if (  clk_5 ) begin \n    hw_8 = auth_12;\n    sig_149 <= data_17;\n    if ( cfg_10  || hw_13 ) begin\n        reg_12 = fsm_11;\n        core_17 <= fsm_8;\n    end\n        if ( clk_20  || rst_7 ) begin\n            err_12 = auth_2;\n            core_4 <= data_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_12) (  clk_5 ) |-> hw_8 == auth_12 && sig_149 == data_17 ;endproperty \n property name; @(negedge clock_div_12) (  clk_5 ) &&  (  cfg_10  || hw_13 ) |-> reg_12 == fsm_11 && core_17 == fsm_8 ;endproperty \n property name; @(negedge clock_div_12) (  clk_5 ) &&  (  cfg_10  || hw_13 ) &&  (  clk_20  || rst_7 ) |-> err_12 == auth_2 && core_4 == data_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_12"
    },
    {
        "Code": "if (  sig_8  && reg_2  && auth_12 ) begin \n    err_15 = core_7;\n    cfg_16 <= core_9;\n    chip_18 <= err_14;\n    if ( hw_20  || cfg_8 ) begin\n        sig_13 <= clk_16;\n        cfg_105 <= chip_15;\n        clk_12 = sig_12;\n    end\n        if ( rst_5  || sig_1  && tx_8 ) begin\n            core_14 <= sig_14;\n            rst_14 <= auth_12;\n            fsm_2 <= data_4;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_14) (  sig_8  && reg_2  && auth_12 ) |-> err_15 == core_7 && cfg_16 == core_9 && chip_18 == err_14 ;endproperty \n property name; @(negedge sys_clk_14) (  sig_8  && reg_2  && auth_12 ) &&  (  hw_20  || cfg_8 ) |-> sig_13 == clk_16 && cfg_105 == chip_15 && clk_12 == sig_12 ;endproperty \n property name; @(negedge sys_clk_14) (  sig_8  && reg_2  && auth_12 ) &&  (  hw_20  || cfg_8 ) &&  (  rst_5  || sig_1  && tx_8 ) |-> core_14 == sig_14 && rst_14 == auth_12 && fsm_2 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_14"
    },
    {
        "Code": "if (  sig_1  || rx_9  && hw_100 ) begin \n    err_14 = cfg_15;\n    auth_19 <= chip_1;\n    cfg_11 <= reg_2;\n    if ( cfg_16  != cfg_15 ) begin\n        fsm_8 <= auth_18;\n        data_5 <= sig_16;\n        hw_7 = hw_8;\n    end\n        if ( tx_17  != cfg_5  && chip_17  && fsm_4 ) begin\n            clk_14 = data_17;\n            rx_12 <= chip_19;\n            reg_11 <= fsm_6;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_4) (  sig_1  || rx_9  && hw_100 ) |-> err_14 == cfg_15 && auth_19 == chip_1 && cfg_11 == reg_2 ;endproperty \n property name; @(negedge bus_clock_4) (  sig_1  || rx_9  && hw_100 ) &&  (  cfg_16  != cfg_15 ) |-> fsm_8 == auth_18 && data_5 == sig_16 && hw_7 == hw_8 ;endproperty \n property name; @(negedge bus_clock_4) (  sig_1  || rx_9  && hw_100 ) &&  (  cfg_16  != cfg_15 ) &&  (  tx_17  != cfg_5  && chip_17  && fsm_4 ) |-> clk_14 == data_17 && rx_12 == chip_19 && reg_11 == fsm_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_4"
    },
    {
        "Code": "if (  chip_17 ) begin \n    err_5 <= auth_11;\n    if ( rst_1  != clk_9  || fsm_17  || hw_12 ) begin\n        sig_4 <= chip_9;\n    end\n        if ( err_3  != rx_12 ) begin\n            rx_15 = auth_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_9) (  chip_17 ) |-> err_5 == auth_11 ;endproperty \n property name; @(posedge clock_source_9) (  chip_17 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) |-> sig_4 == chip_9 ;endproperty \n property name; @(posedge clock_source_9) (  chip_17 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) &&  (  err_3  != rx_12 ) |-> rx_15 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_9"
    },
    {
        "Code": "if (  tx_15  && clk_19  || tx_3 ) begin \n    err_18 = sig_12;\n    if ( clk_12  || fsm_11  && clk_9  && cfg_13 ) begin\n        hw_16 <= sig_9;\n    end\n        if ( cfg_14  || sig_6  || rst_6 ) begin\n            data_120 = rx_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_16) (  tx_15  && clk_19  || tx_3 ) |-> err_18 == sig_12 ;endproperty \n property name; @(negedge clk_in_16) (  tx_15  && clk_19  || tx_3 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) |-> hw_16 == sig_9 ;endproperty \n property name; @(negedge clk_in_16) (  tx_15  && clk_19  || tx_3 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) &&  (  cfg_14  || sig_6  || rst_6 ) |-> data_120 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_16"
    },
    {
        "Code": "if (  core_12  && hw_12  != cfg_5 ) begin \n    rst_116 = rx_6;\n    if ( cfg_14  || sig_6  || rst_6 ) begin\n        chip_4 = clk_2;\n    end\n        if ( hw_15  || reg_1  && tx_19  || tx_9 ) begin\n            rx_5 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_19) (  core_12  && hw_12  != cfg_5 ) |-> rst_116 == rx_6 ;endproperty \n property name; @(posedge clk_osc_19) (  core_12  && hw_12  != cfg_5 ) &&  (  cfg_14  || sig_6  || rst_6 ) |-> chip_4 == clk_2 ;endproperty \n property name; @(posedge clk_osc_19) (  core_12  && hw_12  != cfg_5 ) &&  (  cfg_14  || sig_6  || rst_6 ) &&  (  hw_15  || reg_1  && tx_19  || tx_9 ) |-> rx_5 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "if (  chip_16  && err_10  || fsm_11 ) begin \n    clk_12 = sig_12;\n    if ( rx_2  || reg_11 ) begin\n        sig_3 = data_8;\n    end\n        if ( fsm_4  && data_10  || err_1  && rx_11 ) begin\n            chip_6 <= reg_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_2) (  chip_16  && err_10  || fsm_11 ) |-> clk_12 == sig_12 ;endproperty \n property name; @(negedge clk_osc_2) (  chip_16  && err_10  || fsm_11 ) &&  (  rx_2  || reg_11 ) |-> sig_3 == data_8 ;endproperty \n property name; @(negedge clk_osc_2) (  chip_16  && err_10  || fsm_11 ) &&  (  rx_2  || reg_11 ) &&  (  fsm_4  && data_10  || err_1  && rx_11 ) |-> chip_6 == reg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "if (  hw_13  != rst_1  || data_2 ) begin \n    tx_3 <= cfg_19;\n    cfg_19 = cfg_20;\n    if ( fsm_12  || sig_7  && fsm_13 ) begin\n        data_17 <= data_12;\n        data_178 <= sig_16;\n    end\n        if ( rx_7  && hw_6  && auth_17  && sig_6 ) begin\n            chip_110 <= auth_2;\n            err_60 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_14) (  hw_13  != rst_1  || data_2 ) |-> tx_3 == cfg_19 && cfg_19 == cfg_20 ;endproperty \n property name; @(negedge clk_gen_14) (  hw_13  != rst_1  || data_2 ) &&  (  fsm_12  || sig_7  && fsm_13 ) |-> data_17 == data_12 && data_178 == sig_16 ;endproperty \n property name; @(negedge clk_gen_14) (  hw_13  != rst_1  || data_2 ) &&  (  fsm_12  || sig_7  && fsm_13 ) &&  (  rx_7  && hw_6  && auth_17  && sig_6 ) |-> chip_110 == auth_2 && err_60 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_14"
    },
    {
        "Code": "if (  sig_20  && rst_18 ) begin \n    sig_19 <= chip_9;\n    if ( chip_5  && data_17  || rst_11 ) begin\n        fsm_5 <= err_20;\n    end\n        if ( clk_16  && hw_190 ) begin\n            rst_10 = err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_10) (  sig_20  && rst_18 ) |-> sig_19 == chip_9 ;endproperty \n property name; @(posedge clk_enable_10) (  sig_20  && rst_18 ) &&  (  chip_5  && data_17  || rst_11 ) |-> fsm_5 == err_20 ;endproperty \n property name; @(posedge clk_enable_10) (  sig_20  && rst_18 ) &&  (  chip_5  && data_17  || rst_11 ) &&  (  clk_16  && hw_190 ) |-> rst_10 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_10"
    },
    {
        "Code": "if (  chip_16 ) begin \n    chip_10 <= err_17;\n    if ( fsm_2  && hw_9  && err_16 ) begin\n        rst_7 <= core_8;\n    end\n        if ( fsm_16  != auth_12 ) begin\n            auth_14 <= err_17;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_2) (  chip_16 ) |-> chip_10 == err_17 ;endproperty \n property name; @(posedge clock_div_2) (  chip_16 ) &&  (  fsm_2  && hw_9  && err_16 ) |-> rst_7 == core_8 ;endproperty \n property name; @(posedge clock_div_2) (  chip_16 ) &&  (  fsm_2  && hw_9  && err_16 ) &&  (  fsm_16  != auth_12 ) |-> auth_14 == err_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_2"
    },
    {
        "Code": "if (  reg_1 ) begin \n    auth_8 = cfg_10;\n    if ( fsm_120 ) begin\n        auth_12 <= core_4;\n    end\n        if ( core_13  && cfg_4 ) begin\n            auth_9 = cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_6) (  reg_1 ) |-> auth_8 == cfg_10 ;endproperty \n property name; @(negedge clk_in_6) (  reg_1 ) &&  (  fsm_120 ) |-> auth_12 == core_4 ;endproperty \n property name; @(negedge clk_in_6) (  reg_1 ) &&  (  fsm_120 ) &&  (  core_13  && cfg_4 ) |-> auth_9 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "if (  data_12 ) begin \n    hw_79 <= chip_10;\n    data_178 = chip_3;\n    chip_9 = data_6;\n    if ( rst_12  || data_14 ) begin\n        reg_12 <= tx_20;\n        rst_154 = core_19;\n        rx_2 <= rst_19;\n    end\n        if ( data_19  && err_15 ) begin\n            core_3 = cfg_15;\n            core_12 <= chip_207;\n            rst_2 <= chip_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_14) (  data_12 ) |-> hw_79 == chip_10 && data_178 == chip_3 && chip_9 == data_6 ;endproperty \n property name; @(negedge clk_gen_14) (  data_12 ) &&  (  rst_12  || data_14 ) |-> reg_12 == tx_20 && rst_154 == core_19 && rx_2 == rst_19 ;endproperty \n property name; @(negedge clk_gen_14) (  data_12 ) &&  (  rst_12  || data_14 ) &&  (  data_19  && err_15 ) |-> core_3 == cfg_15 && core_12 == chip_207 && rst_2 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_14"
    },
    {
        "Code": "if (  !auth_4 ) begin \n    data_9 <= rx_9;\n    core_20 <= hw_4;\n    reg_10 = err_12;\n    if ( hw_5 ) begin\n        sig_4 = core_2;\n        cfg_17 = err_10;\n        chip_19 <= auth_12;\n    end\n        if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n            rx_18 = data_16;\n            chip_10 <= hw_15;\n            rx_1 <= rx_2;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_2) (  !auth_4 ) |-> data_9 == rx_9 && core_20 == hw_4 && reg_10 == err_12 ;endproperty \n property name; @(negedge sys_clk_2) (  !auth_4 ) &&  (  hw_5 ) |-> sig_4 == core_2 && cfg_17 == err_10 && chip_19 == auth_12 ;endproperty \n property name; @(negedge sys_clk_2) (  !auth_4 ) &&  (  hw_5 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> rx_18 == data_16 && chip_10 == hw_15 && rx_1 == rx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_2"
    },
    {
        "Code": "if (  rst_17  != fsm_6  && err_5 ) begin \n    sig_11 <= err_4;\n    rx_5 = data_3;\n    if ( data_11  || reg_2 ) begin\n        rx_20 = chip_1;\n        clk_9 <= auth_3;\n    end\n        if ( rx_5  && auth_3  || cfg_1 ) begin\n            fsm_5 <= cfg_6;\n            err_4 = err_4;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_14) (  rst_17  != fsm_6  && err_5 ) |-> sig_11 == err_4 && rx_5 == data_3 ;endproperty \n property name; @(posedge cpu_clock_14) (  rst_17  != fsm_6  && err_5 ) &&  (  data_11  || reg_2 ) |-> rx_20 == chip_1 && clk_9 == auth_3 ;endproperty \n property name; @(posedge cpu_clock_14) (  rst_17  != fsm_6  && err_5 ) &&  (  data_11  || reg_2 ) &&  (  rx_5  && auth_3  || cfg_1 ) |-> fsm_5 == cfg_6 && err_4 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_14"
    },
    {
        "Code": "if (  fsm_15  != auth_17  && rx_4 ) begin \n    chip_1 <= hw_19;\n    data_10 <= rx_3;\n    auth_8 = clk_11;\n    if ( chip_7  || chip_3  && auth_12 ) begin\n        cfg_6 = chip_13;\n        cfg_3 = core_12;\n        data_185 = chip_14;\n    end\n        if ( cfg_8  || rx_1  || clk_13  && sig_5 ) begin\n            rst_10 = core_12;\n            core_75 <= data_10;\n            reg_118 = sig_110;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_19) (  fsm_15  != auth_17  && rx_4 ) |-> chip_1 == hw_19 && data_10 == rx_3 && auth_8 == clk_11 ;endproperty \n property name; @(negedge clk_signal_19) (  fsm_15  != auth_17  && rx_4 ) &&  (  chip_7  || chip_3  && auth_12 ) |-> cfg_6 == chip_13 && cfg_3 == core_12 && data_185 == chip_14 ;endproperty \n property name; @(negedge clk_signal_19) (  fsm_15  != auth_17  && rx_4 ) &&  (  chip_7  || chip_3  && auth_12 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_5 ) |-> rst_10 == core_12 && core_75 == data_10 && reg_118 == sig_110 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "if (  rx_11  && data_10  || sig_10 ) begin \n    sig_4 = sig_3;\n    err_79 = core_1;\n    sig_116 <= rst_1;\n    if ( core_6  != data_20  || auth_13 ) begin\n        fsm_10 = clk_17;\n        chip_12 <= err_3;\n        auth_14 = reg_19;\n    end\n        if ( reg_15  || chip_5  != rst_3  && core_6 ) begin\n            core_13 = chip_13;\n            sig_12 = rx_3;\n            cfg_105 = reg_19;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_8) (  rx_11  && data_10  || sig_10 ) |-> sig_4 == sig_3 && err_79 == core_1 && sig_116 == rst_1 ;endproperty \n property name; @(negedge core_clock_8) (  rx_11  && data_10  || sig_10 ) &&  (  core_6  != data_20  || auth_13 ) |-> fsm_10 == clk_17 && chip_12 == err_3 && auth_14 == reg_19 ;endproperty \n property name; @(negedge core_clock_8) (  rx_11  && data_10  || sig_10 ) &&  (  core_6  != data_20  || auth_13 ) &&  (  reg_15  || chip_5  != rst_3  && core_6 ) |-> core_13 == chip_13 && sig_12 == rx_3 && cfg_105 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "if (  sig_1  != reg_3 ) begin \n    core_4 <= clk_19;\n    auth_16 <= fsm_17;\n    reg_118 = core_113;\n    if ( chip_9  != auth_3 ) begin\n        hw_10 = tx_14;\n        tx_8 <= reg_2;\n        tx_10 <= rst_1;\n    end\n        if ( rx_7  != clk_6  || clk_1  || hw_2 ) begin\n            rst_6 = sig_3;\n            auth_18 <= sig_6;\n            rx_3 = chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_9) (  sig_1  != reg_3 ) |-> core_4 == clk_19 && auth_16 == fsm_17 && reg_118 == core_113 ;endproperty \n property name; @(negedge clk_osc_9) (  sig_1  != reg_3 ) &&  (  chip_9  != auth_3 ) |-> hw_10 == tx_14 && tx_8 == reg_2 && tx_10 == rst_1 ;endproperty \n property name; @(negedge clk_osc_9) (  sig_1  != reg_3 ) &&  (  chip_9  != auth_3 ) &&  (  rx_7  != clk_6  || clk_1  || hw_2 ) |-> rst_6 == sig_3 && auth_18 == sig_6 && rx_3 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_9"
    },
    {
        "Code": "if (  core_5  || sig_3 ) begin \n    reg_20 <= chip_19;\n    if ( data_7  && chip_19  && hw_7 ) begin\n        tx_13 <= data_10;\n    end\n        if ( auth_11  || sig_20 ) begin\n            rst_8 <= hw_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_2) (  core_5  || sig_3 ) |-> reg_20 == chip_19 ;endproperty \n property name; @(negedge clk_signal_2) (  core_5  || sig_3 ) &&  (  data_7  && chip_19  && hw_7 ) |-> tx_13 == data_10 ;endproperty \n property name; @(negedge clk_signal_2) (  core_5  || sig_3 ) &&  (  data_7  && chip_19  && hw_7 ) &&  (  auth_11  || sig_20 ) |-> rst_8 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "if (  tx_11 ) begin \n    fsm_115 <= cfg_209;\n    rst_19 <= reg_14;\n    core_14 = cfg_19;\n    if ( sig_18 ) begin\n        fsm_15 = chip_14;\n        fsm_18 <= core_17;\n        sig_9 = data_11;\n    end\n        if ( err_9 ) begin\n            clk_7 = data_12;\n            tx_1 <= clk_14;\n            cfg_12 = err_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_1) (  tx_11 ) |-> fsm_115 == cfg_209 && rst_19 == reg_14 && core_14 == cfg_19 ;endproperty \n property name; @(negedge clk_gen_1) (  tx_11 ) &&  (  sig_18 ) |-> fsm_15 == chip_14 && fsm_18 == core_17 && sig_9 == data_11 ;endproperty \n property name; @(negedge clk_gen_1) (  tx_11 ) &&  (  sig_18 ) &&  (  err_9 ) |-> clk_7 == data_12 && tx_1 == clk_14 && cfg_12 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_1"
    },
    {
        "Code": "if (  clk_19  && sig_4  || chip_9  != data_16 ) begin \n    fsm_9 <= core_5;\n    cfg_7 = chip_15;\n    if ( sig_14  || rst_15  || data_3  && tx_12 ) begin\n        rst_11 <= rst_16;\n        tx_5 <= hw_13;\n    end\n        if ( core_19 ) begin\n            rx_1 <= core_11;\n            rx_12 = core_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_5) (  clk_19  && sig_4  || chip_9  != data_16 ) |-> fsm_9 == core_5 && cfg_7 == chip_15 ;endproperty \n property name; @(posedge clk_osc_5) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) |-> rst_11 == rst_16 && tx_5 == hw_13 ;endproperty \n property name; @(posedge clk_osc_5) (  clk_19  && sig_4  || chip_9  != data_16 ) &&  (  sig_14  || rst_15  || data_3  && tx_12 ) &&  (  core_19 ) |-> rx_1 == core_11 && rx_12 == core_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_5"
    },
    {
        "Code": "if (  chip_86 ) begin \n    core_37 <= hw_5;\n    clk_16 <= chip_9;\n    if ( reg_19 ) begin\n        reg_9 <= rx_13;\n        sig_17 = cfg_11;\n    end\n        if ( err_4  || sig_78  && fsm_3 ) begin\n            auth_12 <= chip_12;\n            clk_18 = reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_7) (  chip_86 ) |-> core_37 == hw_5 && clk_16 == chip_9 ;endproperty \n property name; @(posedge clk_signal_7) (  chip_86 ) &&  (  reg_19 ) |-> reg_9 == rx_13 && sig_17 == cfg_11 ;endproperty \n property name; @(posedge clk_signal_7) (  chip_86 ) &&  (  reg_19 ) &&  (  err_4  || sig_78  && fsm_3 ) |-> auth_12 == chip_12 && clk_18 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "if (  reg_10  != clk_11 ) begin \n    chip_3 <= auth_9;\n    chip_8 = reg_5;\n    if ( tx_18 ) begin\n        tx_19 = auth_15;\n        tx_15 = clk_19;\n    end\n        if ( rx_1  != chip_9  && hw_20 ) begin\n            data_17 <= reg_2;\n            chip_5 <= core_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_11) (  reg_10  != clk_11 ) |-> chip_3 == auth_9 && chip_8 == reg_5 ;endproperty \n property name; @(posedge clk_reset_11) (  reg_10  != clk_11 ) &&  (  tx_18 ) |-> tx_19 == auth_15 && tx_15 == clk_19 ;endproperty \n property name; @(posedge clk_reset_11) (  reg_10  != clk_11 ) &&  (  tx_18 ) &&  (  rx_1  != chip_9  && hw_20 ) |-> data_17 == reg_2 && chip_5 == core_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_11"
    },
    {
        "Code": "if (  !rst_12 ) begin \n    rst_4 <= hw_2;\n    clk_1 <= tx_12;\n    if ( fsm_8  != rx_10 ) begin\n        reg_18 <= err_4;\n        cfg_13 = hw_4;\n    end\n        if ( rx_9  || cfg_8 ) begin\n            tx_27 = hw_15;\n            chip_1 <= err_6;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_14) (  !rst_12 ) |-> rst_4 == hw_2 && clk_1 == tx_12 ;endproperty \n property name; @(posedge main_clk_14) (  !rst_12 ) &&  (  fsm_8  != rx_10 ) |-> reg_18 == err_4 && cfg_13 == hw_4 ;endproperty \n property name; @(posedge main_clk_14) (  !rst_12 ) &&  (  fsm_8  != rx_10 ) &&  (  rx_9  || cfg_8 ) |-> tx_27 == hw_15 && chip_1 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "if (  err_17  && fsm_11  || rx_19  != clk_14 ) begin \n    cfg_7 = err_18;\n    data_14 <= reg_6;\n    if ( auth_11  || sig_20 ) begin\n        reg_16 <= fsm_16;\n        data_18 <= sig_18;\n    end\n        if ( chip_9  != auth_3 ) begin\n            sig_149 = cfg_11;\n            clk_5 <= rst_13;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_12) (  err_17  && fsm_11  || rx_19  != clk_14 ) |-> cfg_7 == err_18 && data_14 == reg_6 ;endproperty \n property name; @(negedge pll_clk_12) (  err_17  && fsm_11  || rx_19  != clk_14 ) &&  (  auth_11  || sig_20 ) |-> reg_16 == fsm_16 && data_18 == sig_18 ;endproperty \n property name; @(negedge pll_clk_12) (  err_17  && fsm_11  || rx_19  != clk_14 ) &&  (  auth_11  || sig_20 ) &&  (  chip_9  != auth_3 ) |-> sig_149 == cfg_11 && clk_5 == rst_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_12"
    },
    {
        "Code": "if (  reg_19  != auth_18 ) begin \n    err_9 <= reg_11;\n    if ( err_11 ) begin\n        rx_125 <= sig_12;\n    end\n        if ( rx_18  && core_15  && rst_7 ) begin\n            data_4 = clk_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_13) (  reg_19  != auth_18 ) |-> err_9 == reg_11 ;endproperty \n property name; @(posedge clock_div_13) (  reg_19  != auth_18 ) &&  (  err_11 ) |-> rx_125 == sig_12 ;endproperty \n property name; @(posedge clock_div_13) (  reg_19  != auth_18 ) &&  (  err_11 ) &&  (  rx_18  && core_15  && rst_7 ) |-> data_4 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_13"
    },
    {
        "Code": "if (  rx_4 ) begin \n    cfg_2 = err_20;\n    tx_12 = reg_20;\n    if ( data_98 ) begin\n        tx_3 <= chip_19;\n        fsm_17 = chip_15;\n    end\n        if ( rst_17  || tx_17  && chip_19 ) begin\n            data_116 <= cfg_16;\n            hw_14 = chip_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_8) (  rx_4 ) |-> cfg_2 == err_20 && tx_12 == reg_20 ;endproperty \n property name; @(negedge clk_gen_8) (  rx_4 ) &&  (  data_98 ) |-> tx_3 == chip_19 && fsm_17 == chip_15 ;endproperty \n property name; @(negedge clk_gen_8) (  rx_4 ) &&  (  data_98 ) &&  (  rst_17  || tx_17  && chip_19 ) |-> data_116 == cfg_16 && hw_14 == chip_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_8"
    },
    {
        "Code": "if (  sig_20  && chip_9  || data_17  || rx_11 ) begin \n    tx_4 <= err_13;\n    if ( err_16  && data_16  && auth_13 ) begin\n        hw_20 = sig_16;\n    end\n        if ( tx_1  || auth_1  != rst_8  && data_9 ) begin\n            chip_5 <= fsm_117;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_11) (  sig_20  && chip_9  || data_17  || rx_11 ) |-> tx_4 == err_13 ;endproperty \n property name; @(negedge clk_signal_11) (  sig_20  && chip_9  || data_17  || rx_11 ) &&  (  err_16  && data_16  && auth_13 ) |-> hw_20 == sig_16 ;endproperty \n property name; @(negedge clk_signal_11) (  sig_20  && chip_9  || data_17  || rx_11 ) &&  (  err_16  && data_16  && auth_13 ) &&  (  tx_1  || auth_1  != rst_8  && data_9 ) |-> chip_5 == fsm_117 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "if (  core_14  || chip_16  != tx_20 ) begin \n    core_6 = hw_9;\n    if ( err_20  && rst_1 ) begin\n        core_13 = cfg_1;\n    end\n        if ( fsm_111  || sig_7  && fsm_13 ) begin\n            rst_18 <= hw_12;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_9) (  core_14  || chip_16  != tx_20 ) |-> core_6 == hw_9 ;endproperty \n property name; @(posedge mem_clock_9) (  core_14  || chip_16  != tx_20 ) &&  (  err_20  && rst_1 ) |-> core_13 == cfg_1 ;endproperty \n property name; @(posedge mem_clock_9) (  core_14  || chip_16  != tx_20 ) &&  (  err_20  && rst_1 ) &&  (  fsm_111  || sig_7  && fsm_13 ) |-> rst_18 == hw_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_9"
    },
    {
        "Code": "if (  clk_2  && chip_12  != rx_8 ) begin \n    clk_1 <= core_113;\n    if ( cfg_7  != rst_3 ) begin\n        sig_20 = tx_11;\n    end\n        if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n            fsm_12 <= hw_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_6) (  clk_2  && chip_12  != rx_8 ) |-> clk_1 == core_113 ;endproperty \n property name; @(posedge clk_reset_6) (  clk_2  && chip_12  != rx_8 ) &&  (  cfg_7  != rst_3 ) |-> sig_20 == tx_11 ;endproperty \n property name; @(posedge clk_reset_6) (  clk_2  && chip_12  != rx_8 ) &&  (  cfg_7  != rst_3 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> fsm_12 == hw_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_6"
    },
    {
        "Code": "if (  reg_3  && chip_11  && clk_7  || data_10 ) begin \n    fsm_18 = reg_19;\n    core_147 = sig_9;\n    if ( core_20 ) begin\n        fsm_26 <= cfg_16;\n        chip_6 <= rx_20;\n    end\n        if ( clk_3  && err_5  && auth_13 ) begin\n            auth_13 = clk_19;\n            rst_18 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_16) (  reg_3  && chip_11  && clk_7  || data_10 ) |-> fsm_18 == reg_19 && core_147 == sig_9 ;endproperty \n property name; @(negedge clock_div_16) (  reg_3  && chip_11  && clk_7  || data_10 ) &&  (  core_20 ) |-> fsm_26 == cfg_16 && chip_6 == rx_20 ;endproperty \n property name; @(negedge clock_div_16) (  reg_3  && chip_11  && clk_7  || data_10 ) &&  (  core_20 ) &&  (  clk_3  && err_5  && auth_13 ) |-> auth_13 == clk_19 && rst_18 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_16"
    },
    {
        "Code": "if (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) begin \n    data_155 <= err_11;\n    clk_11 = auth_5;\n    clk_16 <= auth_2;\n    if ( clk_13  != auth_12  || cfg_10 ) begin\n        err_18 = tx_8;\n        hw_8 <= auth_16;\n        core_11 = cfg_10;\n    end\n        if ( sig_15  && sig_6 ) begin\n            cfg_3 <= data_4;\n            err_60 <= rx_13;\n            fsm_100 = cfg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_8) (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) |-> data_155 == err_11 && clk_11 == auth_5 && clk_16 == auth_2 ;endproperty \n property name; @(posedge clock_source_8) (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) &&  (  clk_13  != auth_12  || cfg_10 ) |-> err_18 == tx_8 && hw_8 == auth_16 && core_11 == cfg_10 ;endproperty \n property name; @(posedge clock_source_8) (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) &&  (  clk_13  != auth_12  || cfg_10 ) &&  (  sig_15  && sig_6 ) |-> cfg_3 == data_4 && err_60 == rx_13 && fsm_100 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_8"
    },
    {
        "Code": "if (  chip_8  || rx_19 ) begin \n    data_6 <= reg_2;\n    sig_13 <= rx_15;\n    if ( rx_18  && clk_19  && hw_2 ) begin\n        chip_14 = cfg_9;\n        reg_115 <= auth_9;\n    end\n        if ( tx_16  || auth_5 ) begin\n            clk_17 <= chip_15;\n            reg_5 = err_15;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_11) (  chip_8  || rx_19 ) |-> data_6 == reg_2 && sig_13 == rx_15 ;endproperty \n property name; @(posedge core_clock_11) (  chip_8  || rx_19 ) &&  (  rx_18  && clk_19  && hw_2 ) |-> chip_14 == cfg_9 && reg_115 == auth_9 ;endproperty \n property name; @(posedge core_clock_11) (  chip_8  || rx_19 ) &&  (  rx_18  && clk_19  && hw_2 ) &&  (  tx_16  || auth_5 ) |-> clk_17 == chip_15 && reg_5 == err_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "if (  sig_5  && auth_1 ) begin \n    sig_32 <= err_14;\n    if ( sig_18  && clk_6  != sig_11 ) begin\n        cfg_10 = tx_16;\n    end\n        if ( sig_2020 ) begin\n            err_16 <= cfg_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_15) (  sig_5  && auth_1 ) |-> sig_32 == err_14 ;endproperty \n property name; @(posedge clk_osc_15) (  sig_5  && auth_1 ) &&  (  sig_18  && clk_6  != sig_11 ) |-> cfg_10 == tx_16 ;endproperty \n property name; @(posedge clk_osc_15) (  sig_5  && auth_1 ) &&  (  sig_18  && clk_6  != sig_11 ) &&  (  sig_2020 ) |-> err_16 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "if (  chip_20 ) begin \n    fsm_115 <= core_1;\n    auth_5 = core_6;\n    err_12 <= chip_19;\n    if ( tx_17  && hw_2  != core_18 ) begin\n        hw_38 <= data_98;\n        cfg_7 <= rx_5;\n        fsm_18 <= core_1;\n    end\n        if ( hw_7  != hw_14  && auth_2  || cfg_20 ) begin\n            cfg_13 = chip_14;\n            tx_2 <= reg_5;\n            cfg_4 = rst_180;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_10) (  chip_20 ) |-> fsm_115 == core_1 && auth_5 == core_6 && err_12 == chip_19 ;endproperty \n property name; @(posedge core_clock_10) (  chip_20 ) &&  (  tx_17  && hw_2  != core_18 ) |-> hw_38 == data_98 && cfg_7 == rx_5 && fsm_18 == core_1 ;endproperty \n property name; @(posedge core_clock_10) (  chip_20 ) &&  (  tx_17  && hw_2  != core_18 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) |-> cfg_13 == chip_14 && tx_2 == reg_5 && cfg_4 == rst_180 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_10"
    },
    {
        "Code": "if (  hw_8  && rx_2  || hw_11  || rst_18 ) begin \n    rst_138 <= auth_13;\n    if ( fsm_18 ) begin\n        tx_6 <= reg_11;\n    end\n        if ( err_6  || clk_17 ) begin\n            cfg_6 = err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_15) (  hw_8  && rx_2  || hw_11  || rst_18 ) |-> rst_138 == auth_13 ;endproperty \n property name; @(posedge clk_gen_15) (  hw_8  && rx_2  || hw_11  || rst_18 ) &&  (  fsm_18 ) |-> tx_6 == reg_11 ;endproperty \n property name; @(posedge clk_gen_15) (  hw_8  && rx_2  || hw_11  || rst_18 ) &&  (  fsm_18 ) &&  (  err_6  || clk_17 ) |-> cfg_6 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "if (  hw_7  || err_15 ) begin \n    tx_13 = rst_16;\n    reg_19 = rx_19;\n    rst_19 = core_2;\n    if ( rst_2  != err_96 ) begin\n        cfg_6 = hw_4;\n        cfg_7 <= reg_5;\n        chip_16 <= tx_1;\n    end\n        if ( tx_12  != reg_16  || tx_9 ) begin\n            reg_2 <= reg_5;\n            reg_13 <= reg_6;\n            data_155 <= rx_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_6) (  hw_7  || err_15 ) |-> tx_13 == rst_16 && reg_19 == rx_19 && rst_19 == core_2 ;endproperty \n property name; @(negedge clk_enable_6) (  hw_7  || err_15 ) &&  (  rst_2  != err_96 ) |-> cfg_6 == hw_4 && cfg_7 == reg_5 && chip_16 == tx_1 ;endproperty \n property name; @(negedge clk_enable_6) (  hw_7  || err_15 ) &&  (  rst_2  != err_96 ) &&  (  tx_12  != reg_16  || tx_9 ) |-> reg_2 == reg_5 && reg_13 == reg_6 && data_155 == rx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_6"
    },
    {
        "Code": "if (  rst_1  || chip_5  && chip_11  || fsm_19 ) begin \n    fsm_6 = data_8;\n    if ( rst_15  || chip_14 ) begin\n        data_178 <= err_5;\n    end\n        if ( rst_12  != chip_1 ) begin\n            rx_130 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_1) (  rst_1  || chip_5  && chip_11  || fsm_19 ) |-> fsm_6 == data_8 ;endproperty \n property name; @(posedge clk_gen_1) (  rst_1  || chip_5  && chip_11  || fsm_19 ) &&  (  rst_15  || chip_14 ) |-> data_178 == err_5 ;endproperty \n property name; @(posedge clk_gen_1) (  rst_1  || chip_5  && chip_11  || fsm_19 ) &&  (  rst_15  || chip_14 ) &&  (  rst_12  != chip_1 ) |-> rx_130 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_1"
    },
    {
        "Code": "if (  cfg_4  != rx_12  || cfg_17  || auth_10 ) begin \n    tx_12 <= hw_15;\n    if ( fsm_12  || tx_8  != clk_15  && core_2 ) begin\n        err_19 = chip_13;\n    end\n        if ( fsm_12  && clk_20 ) begin\n            cfg_7 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_1) (  cfg_4  != rx_12  || cfg_17  || auth_10 ) |-> tx_12 == hw_15 ;endproperty \n property name; @(posedge clock_ctrl_1) (  cfg_4  != rx_12  || cfg_17  || auth_10 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) |-> err_19 == chip_13 ;endproperty \n property name; @(posedge clock_ctrl_1) (  cfg_4  != rx_12  || cfg_17  || auth_10 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) &&  (  fsm_12  && clk_20 ) |-> cfg_7 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "if (  chip_13  != fsm_9  && hw_14 ) begin \n    core_4 = reg_11;\n    clk_10 <= core_8;\n    err_6 = tx_15;\n    if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n        fsm_8 <= reg_9;\n        fsm_1 = err_1;\n        sig_28 <= tx_6;\n    end\n        if ( chip_17  && data_11  || auth_5  != core_10 ) begin\n            hw_9 = fsm_8;\n            data_19 = tx_2;\n            hw_10 <= rx_17;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_17) (  chip_13  != fsm_9  && hw_14 ) |-> core_4 == reg_11 && clk_10 == core_8 && err_6 == tx_15 ;endproperty \n property name; @(posedge fast_clk_17) (  chip_13  != fsm_9  && hw_14 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> fsm_8 == reg_9 && fsm_1 == err_1 && sig_28 == tx_6 ;endproperty \n property name; @(posedge fast_clk_17) (  chip_13  != fsm_9  && hw_14 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) &&  (  chip_17  && data_11  || auth_5  != core_10 ) |-> hw_9 == fsm_8 && data_19 == tx_2 && hw_10 == rx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_17"
    },
    {
        "Code": "if (  hw_15  != cfg_13  || tx_17  || cfg_4 ) begin \n    fsm_5 = auth_12;\n    if ( clk_1  || err_1  || chip_6 ) begin\n        rst_20 <= reg_16;\n    end\n        if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n            data_120 <= fsm_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_2) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) |-> fsm_5 == auth_12 ;endproperty \n property name; @(negedge clk_in_2) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  clk_1  || err_1  || chip_6 ) |-> rst_20 == reg_16 ;endproperty \n property name; @(negedge clk_in_2) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  clk_1  || err_1  || chip_6 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> data_120 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_2"
    },
    {
        "Code": "if (  rx_3  && rst_7  != data_8  && rst_8 ) begin \n    chip_20 = sig_12;\n    core_17 <= auth_20;\n    if ( data_16  || err_9  || chip_5 ) begin\n        sig_9 <= auth_3;\n        err_2 = err_4;\n    end\n        if ( clk_1  && clk_12  != rst_2  || sig_2 ) begin\n            reg_5 = tx_4;\n            tx_5 = fsm_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_15) (  rx_3  && rst_7  != data_8  && rst_8 ) |-> chip_20 == sig_12 && core_17 == auth_20 ;endproperty \n property name; @(posedge clk_osc_15) (  rx_3  && rst_7  != data_8  && rst_8 ) &&  (  data_16  || err_9  || chip_5 ) |-> sig_9 == auth_3 && err_2 == err_4 ;endproperty \n property name; @(posedge clk_osc_15) (  rx_3  && rst_7  != data_8  && rst_8 ) &&  (  data_16  || err_9  || chip_5 ) &&  (  clk_1  && clk_12  != rst_2  || sig_2 ) |-> reg_5 == tx_4 && tx_5 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "if (  reg_20  != err_17 ) begin \n    clk_7 = hw_8;\n    if ( clk_15  && fsm_12  && rst_5 ) begin\n        reg_14 = rx_13;\n    end\n        if ( fsm_16  && hw_4  != err_12 ) begin\n            reg_13 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_7) (  reg_20  != err_17 ) |-> clk_7 == hw_8 ;endproperty \n property name; @(posedge clk_signal_7) (  reg_20  != err_17 ) &&  (  clk_15  && fsm_12  && rst_5 ) |-> reg_14 == rx_13 ;endproperty \n property name; @(posedge clk_signal_7) (  reg_20  != err_17 ) &&  (  clk_15  && fsm_12  && rst_5 ) &&  (  fsm_16  && hw_4  != err_12 ) |-> reg_13 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "if (  reg_15  != data_2  && rx_13 ) begin \n    tx_2 <= hw_5;\n    cfg_17 <= rx_11;\n    err_5 = fsm_8;\n    if ( core_15  || err_10  || fsm_10  || rst_18 ) begin\n        hw_12 <= core_16;\n        fsm_6 <= data_6;\n        err_195 = fsm_2;\n    end\n        if ( sig_11 ) begin\n            reg_36 <= reg_9;\n            rst_116 = core_6;\n            auth_9 = chip_17;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_2) (  reg_15  != data_2  && rx_13 ) |-> tx_2 == hw_5 && cfg_17 == rx_11 && err_5 == fsm_8 ;endproperty \n property name; @(posedge main_clk_2) (  reg_15  != data_2  && rx_13 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) |-> hw_12 == core_16 && fsm_6 == data_6 && err_195 == fsm_2 ;endproperty \n property name; @(posedge main_clk_2) (  reg_15  != data_2  && rx_13 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) &&  (  sig_11 ) |-> reg_36 == reg_9 && rst_116 == core_6 && auth_9 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_2"
    },
    {
        "Code": "if (  tx_8  || auth_8 ) begin \n    fsm_112 = err_6;\n    rx_18 <= reg_6;\n    err_79 = reg_19;\n    if ( err_19  && rst_6  && hw_8 ) begin\n        hw_16 <= tx_8;\n        rst_15 = auth_16;\n        reg_2 = rst_16;\n    end\n        if ( fsm_19  && core_6  != data_1  && sig_11 ) begin\n            tx_11 = rx_20;\n            clk_1 = sig_2;\n            clk_17 <= fsm_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_14) (  tx_8  || auth_8 ) |-> fsm_112 == err_6 && rx_18 == reg_6 && err_79 == reg_19 ;endproperty \n property name; @(negedge clk_osc_14) (  tx_8  || auth_8 ) &&  (  err_19  && rst_6  && hw_8 ) |-> hw_16 == tx_8 && rst_15 == auth_16 && reg_2 == rst_16 ;endproperty \n property name; @(negedge clk_osc_14) (  tx_8  || auth_8 ) &&  (  err_19  && rst_6  && hw_8 ) &&  (  fsm_19  && core_6  != data_1  && sig_11 ) |-> tx_11 == rx_20 && clk_1 == sig_2 && clk_17 == fsm_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_14"
    },
    {
        "Code": "if (  hw_16  || fsm_7 ) begin \n    chip_12 = rst_4;\n    if ( rst_16  || core_11  || err_2 ) begin\n        clk_10 <= rx_10;\n    end\n        if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n            hw_19 = tx_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_2) (  hw_16  || fsm_7 ) |-> chip_12 == rst_4 ;endproperty \n property name; @(posedge clk_in_2) (  hw_16  || fsm_7 ) &&  (  rst_16  || core_11  || err_2 ) |-> clk_10 == rx_10 ;endproperty \n property name; @(posedge clk_in_2) (  hw_16  || fsm_7 ) &&  (  rst_16  || core_11  || err_2 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> hw_19 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_2"
    },
    {
        "Code": "if (  hw_19 ) begin \n    err_6 <= reg_7;\n    reg_16 <= auth_11;\n    tx_115 <= core_14;\n    if ( cfg_202 ) begin\n        auth_10 = core_120;\n        reg_36 = sig_1;\n        rst_154 <= rst_14;\n    end\n        if ( reg_8  || core_13 ) begin\n            data_9 <= clk_3;\n            rst_6 = tx_15;\n            err_79 = cfg_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_17) (  hw_19 ) |-> err_6 == reg_7 && reg_16 == auth_11 && tx_115 == core_14 ;endproperty \n property name; @(negedge clk_signal_17) (  hw_19 ) &&  (  cfg_202 ) |-> auth_10 == core_120 && reg_36 == sig_1 && rst_154 == rst_14 ;endproperty \n property name; @(negedge clk_signal_17) (  hw_19 ) &&  (  cfg_202 ) &&  (  reg_8  || core_13 ) |-> data_9 == clk_3 && rst_6 == tx_15 && err_79 == cfg_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_17"
    },
    {
        "Code": "if (  sig_11  != chip_115 ) begin \n    clk_10 = rx_18;\n    tx_4 = core_6;\n    data_19 = data_5;\n    if ( tx_17  || tx_16  != sig_17  || sig_3 ) begin\n        sig_14 = core_7;\n        tx_5 <= core_1;\n        cfg_105 <= auth_13;\n    end\n        if ( fsm_12  || tx_8  != clk_15  && core_2 ) begin\n            cfg_13 = chip_9;\n            tx_1010 = auth_12;\n            clk_16 = fsm_20;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_1) (  sig_11  != chip_115 ) |-> clk_10 == rx_18 && tx_4 == core_6 && data_19 == data_5 ;endproperty \n property name; @(negedge clock_div_1) (  sig_11  != chip_115 ) &&  (  tx_17  || tx_16  != sig_17  || sig_3 ) |-> sig_14 == core_7 && tx_5 == core_1 && cfg_105 == auth_13 ;endproperty \n property name; @(negedge clock_div_1) (  sig_11  != chip_115 ) &&  (  tx_17  || tx_16  != sig_17  || sig_3 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) |-> cfg_13 == chip_9 && tx_1010 == auth_12 && clk_16 == fsm_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_1"
    },
    {
        "Code": "if (  rx_20  != sig_4  && chip_19  && chip_15 ) begin \n    fsm_18 <= reg_132;\n    cfg_9 = tx_15;\n    if ( sig_9  || rx_13 ) begin\n        tx_8 = core_17;\n        hw_14 = fsm_5;\n    end\n        if ( reg_4  && reg_4  || cfg_7  != hw_15 ) begin\n            fsm_15 = data_15;\n            fsm_116 <= sig_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_17) (  rx_20  != sig_4  && chip_19  && chip_15 ) |-> fsm_18 == reg_132 && cfg_9 == tx_15 ;endproperty \n property name; @(posedge clk_osc_17) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  sig_9  || rx_13 ) |-> tx_8 == core_17 && hw_14 == fsm_5 ;endproperty \n property name; @(posedge clk_osc_17) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  sig_9  || rx_13 ) &&  (  reg_4  && reg_4  || cfg_7  != hw_15 ) |-> fsm_15 == data_15 && fsm_116 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "if (  reg_204  || reg_2020  || tx_206  && chip_206 ) begin \n    reg_17 = sig_9;\n    if ( fsm_8  != reg_3  || chip_4  && clk_13 ) begin\n        clk_7 <= data_17;\n    end\n        if ( tx_10  != rx_3  || hw_16 ) begin\n            hw_79 <= err_11;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_18) (  reg_204  || reg_2020  || tx_206  && chip_206 ) |-> reg_17 == sig_9 ;endproperty \n property name; @(negedge sys_clk_18) (  reg_204  || reg_2020  || tx_206  && chip_206 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) |-> clk_7 == data_17 ;endproperty \n property name; @(negedge sys_clk_18) (  reg_204  || reg_2020  || tx_206  && chip_206 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) &&  (  tx_10  != rx_3  || hw_16 ) |-> hw_79 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "if (  auth_1  != auth_6 ) begin \n    reg_115 = tx_5;\n    auth_5 <= clk_10;\n    if ( tx_7  || fsm_15  || err_19 ) begin\n        err_20 <= rx_13;\n        chip_79 = reg_5;\n    end\n        if ( core_16  != data_16 ) begin\n            cfg_183 = core_12;\n            fsm_26 <= core_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_18) (  auth_1  != auth_6 ) |-> reg_115 == tx_5 && auth_5 == clk_10 ;endproperty \n property name; @(negedge clk_osc_18) (  auth_1  != auth_6 ) &&  (  tx_7  || fsm_15  || err_19 ) |-> err_20 == rx_13 && chip_79 == reg_5 ;endproperty \n property name; @(negedge clk_osc_18) (  auth_1  != auth_6 ) &&  (  tx_7  || fsm_15  || err_19 ) &&  (  core_16  != data_16 ) |-> cfg_183 == core_12 && fsm_26 == core_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_18"
    },
    {
        "Code": "if (  rx_16 ) begin \n    sig_20 <= rx_14;\n    hw_14 <= rst_6;\n    err_20 = err_13;\n    if ( err_13  || tx_111  || cfg_9  && err_8 ) begin\n        err_9 <= data_15;\n        core_1 <= clk_4;\n        chip_96 <= chip_15;\n    end\n        if ( chip_1313 ) begin\n            chip_109 = cfg_19;\n            err_18 <= rx_20;\n            fsm_26 <= sig_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_3) (  rx_16 ) |-> sig_20 == rx_14 && hw_14 == rst_6 && err_20 == err_13 ;endproperty \n property name; @(negedge clk_out_3) (  rx_16 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) |-> err_9 == data_15 && core_1 == clk_4 && chip_96 == chip_15 ;endproperty \n property name; @(negedge clk_out_3) (  rx_16 ) &&  (  err_13  || tx_111  || cfg_9  && err_8 ) &&  (  chip_1313 ) |-> chip_109 == cfg_19 && err_18 == rx_20 && fsm_26 == sig_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_3"
    },
    {
        "Code": "if (  reg_2  && fsm_6 ) begin \n    rx_10 = clk_8;\n    fsm_5 = cfg_15;\n    if ( err_2  != data_12  && rst_12 ) begin\n        tx_112 <= tx_7;\n        data_15 <= data_9;\n    end\n        if ( rst_10  && tx_10  || cfg_12 ) begin\n            hw_79 = chip_7;\n            core_12 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_12) (  reg_2  && fsm_6 ) |-> rx_10 == clk_8 && fsm_5 == cfg_15 ;endproperty \n property name; @(posedge fast_clk_12) (  reg_2  && fsm_6 ) &&  (  err_2  != data_12  && rst_12 ) |-> tx_112 == tx_7 && data_15 == data_9 ;endproperty \n property name; @(posedge fast_clk_12) (  reg_2  && fsm_6 ) &&  (  err_2  != data_12  && rst_12 ) &&  (  rst_10  && tx_10  || cfg_12 ) |-> hw_79 == chip_7 && core_12 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_12"
    },
    {
        "Code": "if (  auth_2  != cfg_2  || sig_2  != reg_3 ) begin \n    auth_16 = cfg_16;\n    sig_18 <= core_16;\n    if ( rx_6 ) begin\n        rx_3 = err_111;\n        tx_2 <= err_13;\n    end\n        if ( auth_3  != rst_7  && fsm_16 ) begin\n            data_1 <= rst_34;\n            chip_2 = reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_19) (  auth_2  != cfg_2  || sig_2  != reg_3 ) |-> auth_16 == cfg_16 && sig_18 == core_16 ;endproperty \n property name; @(posedge clock_ctrl_19) (  auth_2  != cfg_2  || sig_2  != reg_3 ) &&  (  rx_6 ) |-> rx_3 == err_111 && tx_2 == err_13 ;endproperty \n property name; @(posedge clock_ctrl_19) (  auth_2  != cfg_2  || sig_2  != reg_3 ) &&  (  rx_6 ) &&  (  auth_3  != rst_7  && fsm_16 ) |-> data_1 == rst_34 && chip_2 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "if (  auth_7  && rst_17 ) begin \n    err_9 <= data_15;\n    hw_9 = rx_13;\n    if ( clk_3  || hw_5  || err_11  && fsm_4 ) begin\n        err_19 <= err_4;\n        rst_16 <= chip_12;\n    end\n        if ( core_19 ) begin\n            clk_15 <= chip_1;\n            fsm_112 <= err_18;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_17) (  auth_7  && rst_17 ) |-> err_9 == data_15 && hw_9 == rx_13 ;endproperty \n property name; @(negedge mem_clock_17) (  auth_7  && rst_17 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) |-> err_19 == err_4 && rst_16 == chip_12 ;endproperty \n property name; @(negedge mem_clock_17) (  auth_7  && rst_17 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) &&  (  core_19 ) |-> clk_15 == chip_1 && fsm_112 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "if (  clk_2 ) begin \n    sig_32 <= chip_17;\n    reg_2 <= cfg_6;\n    if ( data_19  && err_15 ) begin\n        rst_14 <= data_18;\n        hw_14 = reg_6;\n    end\n        if ( rst_1  != clk_9  || fsm_17  || hw_12 ) begin\n            chip_8 <= reg_16;\n            err_11 <= clk_4;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_9) (  clk_2 ) |-> sig_32 == chip_17 && reg_2 == cfg_6 ;endproperty \n property name; @(posedge bus_clock_9) (  clk_2 ) &&  (  data_19  && err_15 ) |-> rst_14 == data_18 && hw_14 == reg_6 ;endproperty \n property name; @(posedge bus_clock_9) (  clk_2 ) &&  (  data_19  && err_15 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) |-> chip_8 == reg_16 && err_11 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "if (  sig_6  && err_19 ) begin \n    reg_116 <= chip_15;\n    tx_11 <= auth_5;\n    if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n        err_3 = hw_10;\n        rst_120 = rx_17;\n    end\n        if ( clk_1  && clk_7 ) begin\n            auth_18 = hw_14;\n            rst_11 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_1) (  sig_6  && err_19 ) |-> reg_116 == chip_15 && tx_11 == auth_5 ;endproperty \n property name; @(negedge mem_clock_1) (  sig_6  && err_19 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> err_3 == hw_10 && rst_120 == rx_17 ;endproperty \n property name; @(negedge mem_clock_1) (  sig_6  && err_19 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) &&  (  clk_1  && clk_7 ) |-> auth_18 == hw_14 && rst_11 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_1"
    },
    {
        "Code": "if (  auth_1  != auth_6 ) begin \n    core_9 <= reg_14;\n    rst_120 = chip_4;\n    sig_19 <= core_11;\n    if ( auth_3  != rst_7  && fsm_16 ) begin\n        core_17 = err_7;\n        core_16 <= sig_12;\n        reg_58 <= reg_7;\n    end\n        if ( reg_7 ) begin\n            auth_120 <= data_12;\n            fsm_26 = reg_120;\n            clk_16 = core_14;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_12) (  auth_1  != auth_6 ) |-> core_9 == reg_14 && rst_120 == chip_4 && sig_19 == core_11 ;endproperty \n property name; @(negedge core_clock_12) (  auth_1  != auth_6 ) &&  (  auth_3  != rst_7  && fsm_16 ) |-> core_17 == err_7 && core_16 == sig_12 && reg_58 == reg_7 ;endproperty \n property name; @(negedge core_clock_12) (  auth_1  != auth_6 ) &&  (  auth_3  != rst_7  && fsm_16 ) &&  (  reg_7 ) |-> auth_120 == data_12 && fsm_26 == reg_120 && clk_16 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_12"
    },
    {
        "Code": "if (  core_12 ) begin \n    tx_7 <= reg_15;\n    tx_6 <= fsm_2;\n    fsm_6 <= rx_20;\n    if ( reg_8  != fsm_2  || cfg_11  != clk_4 ) begin\n        core_5 <= clk_1;\n        hw_14 <= clk_7;\n        clk_122 = chip_20;\n    end\n        if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n            sig_13 = tx_5;\n            err_195 <= rst_19;\n            err_14 = chip_1;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_17) (  core_12 ) |-> tx_7 == reg_15 && tx_6 == fsm_2 && fsm_6 == rx_20 ;endproperty \n property name; @(posedge pll_clk_17) (  core_12 ) &&  (  reg_8  != fsm_2  || cfg_11  != clk_4 ) |-> core_5 == clk_1 && hw_14 == clk_7 && clk_122 == chip_20 ;endproperty \n property name; @(posedge pll_clk_17) (  core_12 ) &&  (  reg_8  != fsm_2  || cfg_11  != clk_4 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> sig_13 == tx_5 && err_195 == rst_19 && err_14 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "if (  auth_12  && core_18  && auth_14 ) begin \n    fsm_12 <= core_13;\n    if ( hw_11  != core_11 ) begin\n        core_1 = cfg_20;\n    end\n        if ( hw_6  || data_16  && core_9 ) begin\n            err_1 = sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_14) (  auth_12  && core_18  && auth_14 ) |-> fsm_12 == core_13 ;endproperty \n property name; @(posedge cpu_clock_14) (  auth_12  && core_18  && auth_14 ) &&  (  hw_11  != core_11 ) |-> core_1 == cfg_20 ;endproperty \n property name; @(posedge cpu_clock_14) (  auth_12  && core_18  && auth_14 ) &&  (  hw_11  != core_11 ) &&  (  hw_6  || data_16  && core_9 ) |-> err_1 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_14"
    },
    {
        "Code": "if (  err_3  || fsm_8 ) begin \n    rx_5 = core_15;\n    auth_20 <= sig_6;\n    tx_19 = err_18;\n    if ( chip_7  && data_2  && cfg_15  && rx_6 ) begin\n        cfg_1 = err_7;\n        auth_17 <= rx_13;\n        auth_117 = rx_18;\n    end\n        if ( rx_14  || auth_10  || data_12  && rst_5 ) begin\n            tx_14 = rst_20;\n            hw_8 = clk_13;\n            reg_115 = hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_18) (  err_3  || fsm_8 ) |-> rx_5 == core_15 && auth_20 == sig_6 && tx_19 == err_18 ;endproperty \n property name; @(posedge mem_clock_18) (  err_3  || fsm_8 ) &&  (  chip_7  && data_2  && cfg_15  && rx_6 ) |-> cfg_1 == err_7 && auth_17 == rx_13 && auth_117 == rx_18 ;endproperty \n property name; @(posedge mem_clock_18) (  err_3  || fsm_8 ) &&  (  chip_7  && data_2  && cfg_15  && rx_6 ) &&  (  rx_14  || auth_10  || data_12  && rst_5 ) |-> tx_14 == rst_20 && hw_8 == clk_13 && reg_115 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_18"
    },
    {
        "Code": "if (  sig_8  && rx_9 ) begin \n    rx_16 <= err_13;\n    cfg_17 = data_14;\n    rx_15 <= cfg_19;\n    if ( fsm_9  && cfg_20 ) begin\n        fsm_7 <= auth_12;\n        clk_118 = chip_14;\n        core_112 = rst_12;\n    end\n        if ( auth_18  && tx_16  && rst_10  && err_17 ) begin\n            data_15 = rst_3;\n            clk_17 = cfg_19;\n            cfg_1 = reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_5) (  sig_8  && rx_9 ) |-> rx_16 == err_13 && cfg_17 == data_14 && rx_15 == cfg_19 ;endproperty \n property name; @(negedge pll_clk_5) (  sig_8  && rx_9 ) &&  (  fsm_9  && cfg_20 ) |-> fsm_7 == auth_12 && clk_118 == chip_14 && core_112 == rst_12 ;endproperty \n property name; @(negedge pll_clk_5) (  sig_8  && rx_9 ) &&  (  fsm_9  && cfg_20 ) &&  (  auth_18  && tx_16  && rst_10  && err_17 ) |-> data_15 == rst_3 && clk_17 == cfg_19 && cfg_1 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_5"
    },
    {
        "Code": "if (  err_16  && chip_6 ) begin \n    rst_12 = sig_3;\n    auth_8 = err_18;\n    core_6 = cfg_5;\n    if ( cfg_53  != clk_55  && chip_5  && data_55 ) begin\n        chip_79 = sig_6;\n        reg_20 <= fsm_8;\n        clk_3 = data_18;\n    end\n        if ( tx_27  || tx_26  != sig_27  || sig_3 ) begin\n            clk_17 <= hw_19;\n            clk_11 = auth_9;\n            core_75 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_18) (  err_16  && chip_6 ) |-> rst_12 == sig_3 && auth_8 == err_18 && core_6 == cfg_5 ;endproperty \n property name; @(negedge clk_osc_18) (  err_16  && chip_6 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) |-> chip_79 == sig_6 && reg_20 == fsm_8 && clk_3 == data_18 ;endproperty \n property name; @(negedge clk_osc_18) (  err_16  && chip_6 ) &&  (  cfg_53  != clk_55  && chip_5  && data_55 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) |-> clk_17 == hw_19 && clk_11 == auth_9 && core_75 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_18"
    },
    {
        "Code": "if (  reg_1  && cfg_19 ) begin \n    reg_36 = hw_1;\n    fsm_42 <= err_6;\n    if ( chip_18 ) begin\n        sig_8 <= cfg_1;\n        cfg_14 = cfg_10;\n    end\n        if ( sig_6 ) begin\n            reg_9 = fsm_5;\n            core_8 <= cfg_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_15) (  reg_1  && cfg_19 ) |-> reg_36 == hw_1 && fsm_42 == err_6 ;endproperty \n property name; @(negedge clock_div_15) (  reg_1  && cfg_19 ) &&  (  chip_18 ) |-> sig_8 == cfg_1 && cfg_14 == cfg_10 ;endproperty \n property name; @(negedge clock_div_15) (  reg_1  && cfg_19 ) &&  (  chip_18 ) &&  (  sig_6 ) |-> reg_9 == fsm_5 && core_8 == cfg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_15"
    },
    {
        "Code": "if (  rst_19  || reg_1  && auth_9  || clk_1 ) begin \n    tx_1010 <= clk_17;\n    fsm_1 = core_10;\n    cfg_18 = chip_8;\n    if ( err_8  && chip_19  || hw_15  != tx_11 ) begin\n        clk_3 <= tx_1;\n        chip_16 = rst_16;\n        cfg_183 = sig_114;\n    end\n        if ( chip_3  != err_12  || hw_10  || chip_8 ) begin\n            hw_1 = cfg_6;\n            tx_10 <= auth_5;\n            clk_17 <= tx_3;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_9) (  rst_19  || reg_1  && auth_9  || clk_1 ) |-> tx_1010 == clk_17 && fsm_1 == core_10 && cfg_18 == chip_8 ;endproperty \n property name; @(negedge mem_clock_9) (  rst_19  || reg_1  && auth_9  || clk_1 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) |-> clk_3 == tx_1 && chip_16 == rst_16 && cfg_183 == sig_114 ;endproperty \n property name; @(negedge mem_clock_9) (  rst_19  || reg_1  && auth_9  || clk_1 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) &&  (  chip_3  != err_12  || hw_10  || chip_8 ) |-> hw_1 == cfg_6 && tx_10 == auth_5 && clk_17 == tx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "if (  !tx_2 ) begin \n    err_16 = data_17;\n    tx_46 = err_1;\n    reg_8 = cfg_6;\n    if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n        sig_20 = auth_17;\n        chip_6 = cfg_10;\n        chip_8 <= chip_18;\n    end\n        if ( tx_60  || cfg_66  || fsm_6 ) begin\n            auth_12 = data_3;\n            tx_1010 <= core_7;\n            rx_19 = data_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_20) (  !tx_2 ) |-> err_16 == data_17 && tx_46 == err_1 && reg_8 == cfg_6 ;endproperty \n property name; @(negedge clk_reset_20) (  !tx_2 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> sig_20 == auth_17 && chip_6 == cfg_10 && chip_8 == chip_18 ;endproperty \n property name; @(negedge clk_reset_20) (  !tx_2 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) &&  (  tx_60  || cfg_66  || fsm_6 ) |-> auth_12 == data_3 && tx_1010 == core_7 && rx_19 == data_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_20"
    },
    {
        "Code": "if (  auth_8  != fsm_17 ) begin \n    core_8 <= auth_11;\n    rst_18 <= hw_7;\n    cfg_4 <= sig_18;\n    if ( core_12  || core_11  || err_20  != tx_20 ) begin\n        tx_16 = chip_9;\n        rx_4 <= chip_7;\n        fsm_7 <= sig_6;\n    end\n        if ( chip_3  != sig_19  || auth_4  != fsm_1 ) begin\n            chip_5 <= reg_15;\n            err_14 <= rst_12;\n            auth_5 <= cfg_13;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_5) (  auth_8  != fsm_17 ) |-> core_8 == auth_11 && rst_18 == hw_7 && cfg_4 == sig_18 ;endproperty \n property name; @(negedge fast_clk_5) (  auth_8  != fsm_17 ) &&  (  core_12  || core_11  || err_20  != tx_20 ) |-> tx_16 == chip_9 && rx_4 == chip_7 && fsm_7 == sig_6 ;endproperty \n property name; @(negedge fast_clk_5) (  auth_8  != fsm_17 ) &&  (  core_12  || core_11  || err_20  != tx_20 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) |-> chip_5 == reg_15 && err_14 == rst_12 && auth_5 == cfg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "if (  sig_5  && auth_7  && auth_9 ) begin \n    sig_18 = chip_6;\n    if ( data_4  != clk_20  || rst_16  != core_18 ) begin\n        rx_2 = cfg_16;\n    end\n        if ( tx_1  || auth_1  != rst_8  && data_9 ) begin\n            fsm_3 = tx_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_8) (  sig_5  && auth_7  && auth_9 ) |-> sig_18 == chip_6 ;endproperty \n property name; @(posedge clock_source_8) (  sig_5  && auth_7  && auth_9 ) &&  (  data_4  != clk_20  || rst_16  != core_18 ) |-> rx_2 == cfg_16 ;endproperty \n property name; @(posedge clock_source_8) (  sig_5  && auth_7  && auth_9 ) &&  (  data_4  != clk_20  || rst_16  != core_18 ) &&  (  tx_1  || auth_1  != rst_8  && data_9 ) |-> fsm_3 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_8"
    },
    {
        "Code": "if (  err_17  != cfg_6 ) begin \n    sig_6 <= tx_9;\n    data_5 <= data_6;\n    hw_196 = err_1;\n    if ( fsm_1  && data_10  || err_1  && rx_11 ) begin\n        tx_18 = reg_4;\n        err_15 <= auth_18;\n        clk_14 = data_14;\n    end\n        if ( core_43 ) begin\n            clk_4 = err_2;\n            auth_5 = cfg_5;\n            rx_6 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_18) (  err_17  != cfg_6 ) |-> sig_6 == tx_9 && data_5 == data_6 && hw_196 == err_1 ;endproperty \n property name; @(posedge async_clk_18) (  err_17  != cfg_6 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) |-> tx_18 == reg_4 && err_15 == auth_18 && clk_14 == data_14 ;endproperty \n property name; @(posedge async_clk_18) (  err_17  != cfg_6 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) &&  (  core_43 ) |-> clk_4 == err_2 && auth_5 == cfg_5 && rx_6 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_18"
    },
    {
        "Code": "if (  chip_5  != core_14  && chip_18 ) begin \n    cfg_1 = cfg_15;\n    if ( fsm_7  != reg_17  || err_13 ) begin\n        clk_8 = rst_34;\n    end\n        if ( tx_10  != rx_3  || hw_14 ) begin\n            rst_20 <= hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_17) (  chip_5  != core_14  && chip_18 ) |-> cfg_1 == cfg_15 ;endproperty \n property name; @(posedge pll_clk_17) (  chip_5  != core_14  && chip_18 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> clk_8 == rst_34 ;endproperty \n property name; @(posedge pll_clk_17) (  chip_5  != core_14  && chip_18 ) &&  (  fsm_7  != reg_17  || err_13 ) &&  (  tx_10  != rx_3  || hw_14 ) |-> rst_20 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "if (  hw_8 ) begin \n    tx_115 <= cfg_2;\n    rst_16 <= clk_16;\n    if ( rst_20  != fsm_114  && fsm_13  != cfg_5 ) begin\n        cfg_11 = chip_1;\n        data_9 = auth_20;\n    end\n        if ( core_8  != data_10 ) begin\n            rx_1 <= reg_4;\n            tx_112 <= data_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_1) (  hw_8 ) |-> tx_115 == cfg_2 && rst_16 == clk_16 ;endproperty \n property name; @(posedge clock_source_1) (  hw_8 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) |-> cfg_11 == chip_1 && data_9 == auth_20 ;endproperty \n property name; @(posedge clock_source_1) (  hw_8 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) &&  (  core_8  != data_10 ) |-> rx_1 == reg_4 && tx_112 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_1"
    },
    {
        "Code": "if (  rx_12  && err_6  && rx_1 ) begin \n    rx_3 <= data_19;\n    if ( err_8  || rst_20  || clk_45 ) begin\n        rx_2 = core_1;\n    end\n        if ( core_4 ) begin\n            err_15 = rst_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_10) (  rx_12  && err_6  && rx_1 ) |-> rx_3 == data_19 ;endproperty \n property name; @(negedge clk_gen_10) (  rx_12  && err_6  && rx_1 ) &&  (  err_8  || rst_20  || clk_45 ) |-> rx_2 == core_1 ;endproperty \n property name; @(negedge clk_gen_10) (  rx_12  && err_6  && rx_1 ) &&  (  err_8  || rst_20  || clk_45 ) &&  (  core_4 ) |-> err_15 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_10"
    },
    {
        "Code": "if (  fsm_2  || rst_12  && sig_2 ) begin \n    tx_5 = rst_6;\n    if ( rst_10  || clk_3 ) begin\n        chip_18 = fsm_8;\n    end\n        if ( rx_11 ) begin\n            fsm_14 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_7) (  fsm_2  || rst_12  && sig_2 ) |-> tx_5 == rst_6 ;endproperty \n property name; @(posedge mem_clock_7) (  fsm_2  || rst_12  && sig_2 ) &&  (  rst_10  || clk_3 ) |-> chip_18 == fsm_8 ;endproperty \n property name; @(posedge mem_clock_7) (  fsm_2  || rst_12  && sig_2 ) &&  (  rst_10  || clk_3 ) &&  (  rx_11 ) |-> fsm_14 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_7"
    },
    {
        "Code": "if (  tx_8  || auth_8 ) begin \n    cfg_208 = core_2;\n    if ( err_13  && cfg_120  != hw_1  && chip_4 ) begin\n        hw_11 = reg_16;\n    end\n        if ( chip_3  != err_113  || hw_10  || chip_8 ) begin\n            core_18 = core_19;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_6) (  tx_8  || auth_8 ) |-> cfg_208 == core_2 ;endproperty \n property name; @(negedge core_clock_6) (  tx_8  || auth_8 ) &&  (  err_13  && cfg_120  != hw_1  && chip_4 ) |-> hw_11 == reg_16 ;endproperty \n property name; @(negedge core_clock_6) (  tx_8  || auth_8 ) &&  (  err_13  && cfg_120  != hw_1  && chip_4 ) &&  (  chip_3  != err_113  || hw_10  || chip_8 ) |-> core_18 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_6"
    },
    {
        "Code": "if (  hw_15 ) begin \n    core_14 <= cfg_6;\n    cfg_2 = reg_16;\n    if ( err_112  && chip_7  && rst_18  && hw_16 ) begin\n        chip_10 <= tx_7;\n        tx_11 <= err_14;\n    end\n        if ( chip_2  || chip_17 ) begin\n            core_37 = err_4;\n            clk_14 = hw_16;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_1) (  hw_15 ) |-> core_14 == cfg_6 && cfg_2 == reg_16 ;endproperty \n property name; @(negedge clock_ctrl_1) (  hw_15 ) &&  (  err_112  && chip_7  && rst_18  && hw_16 ) |-> chip_10 == tx_7 && tx_11 == err_14 ;endproperty \n property name; @(negedge clock_ctrl_1) (  hw_15 ) &&  (  err_112  && chip_7  && rst_18  && hw_16 ) &&  (  chip_2  || chip_17 ) |-> core_37 == err_4 && clk_14 == hw_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_1"
    },
    {
        "Code": "if (  reg_3  && tx_45  || data_5  && fsm_42 ) begin \n    rst_10 <= hw_20;\n    if ( rst_8  || err_12  || data_6  || core_12 ) begin\n        data_2 <= err_4;\n    end\n        if ( err_20 ) begin\n            chip_5 <= rx_10;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_4) (  reg_3  && tx_45  || data_5  && fsm_42 ) |-> rst_10 == hw_20 ;endproperty \n property name; @(negedge clock_div_4) (  reg_3  && tx_45  || data_5  && fsm_42 ) &&  (  rst_8  || err_12  || data_6  || core_12 ) |-> data_2 == err_4 ;endproperty \n property name; @(negedge clock_div_4) (  reg_3  && tx_45  || data_5  && fsm_42 ) &&  (  rst_8  || err_12  || data_6  || core_12 ) &&  (  err_20 ) |-> chip_5 == rx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_4"
    },
    {
        "Code": "if (  !core_2 ) begin \n    tx_18 <= tx_15;\n    if ( rst_11  != reg_19 ) begin\n        auth_204 <= hw_1;\n    end\n        if ( hw_11  && sig_8  && clk_1  || data_20 ) begin\n            tx_4 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_13) (  !core_2 ) |-> tx_18 == tx_15 ;endproperty \n property name; @(posedge clock_source_13) (  !core_2 ) &&  (  rst_11  != reg_19 ) |-> auth_204 == hw_1 ;endproperty \n property name; @(posedge clock_source_13) (  !core_2 ) &&  (  rst_11  != reg_19 ) &&  (  hw_11  && sig_8  && clk_1  || data_20 ) |-> tx_4 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_13"
    },
    {
        "Code": "if (  core_11  != tx_1  || hw_19 ) begin \n    auth_4 = err_11;\n    err_19 <= clk_20;\n    fsm_13 = sig_15;\n    if ( chip_74  != core_70 ) begin\n        tx_9 = fsm_1;\n        auth_10 = clk_13;\n        core_11 = tx_1;\n    end\n        if ( fsm_14  || reg_8  != chip_6 ) begin\n            core_3 = data_8;\n            data_5 <= err_1;\n            rst_19 <= chip_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_20) (  core_11  != tx_1  || hw_19 ) |-> auth_4 == err_11 && err_19 == clk_20 && fsm_13 == sig_15 ;endproperty \n property name; @(posedge clk_osc_20) (  core_11  != tx_1  || hw_19 ) &&  (  chip_74  != core_70 ) |-> tx_9 == fsm_1 && auth_10 == clk_13 && core_11 == tx_1 ;endproperty \n property name; @(posedge clk_osc_20) (  core_11  != tx_1  || hw_19 ) &&  (  chip_74  != core_70 ) &&  (  fsm_14  || reg_8  != chip_6 ) |-> core_3 == data_8 && data_5 == err_1 && rst_19 == chip_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_20"
    },
    {
        "Code": "if (  data_13  && hw_1 ) begin \n    tx_1 = reg_6;\n    err_14 = auth_12;\n    if ( cfg_4  || core_1  && rx_20 ) begin\n        err_60 = auth_12;\n        tx_115 <= data_3;\n    end\n        if ( hw_1  || fsm_17  || clk_11 ) begin\n            core_9 <= rx_4;\n            sig_11 = rx_15;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_12) (  data_13  && hw_1 ) |-> tx_1 == reg_6 && err_14 == auth_12 ;endproperty \n property name; @(posedge main_clk_12) (  data_13  && hw_1 ) &&  (  cfg_4  || core_1  && rx_20 ) |-> err_60 == auth_12 && tx_115 == data_3 ;endproperty \n property name; @(posedge main_clk_12) (  data_13  && hw_1 ) &&  (  cfg_4  || core_1  && rx_20 ) &&  (  hw_1  || fsm_17  || clk_11 ) |-> core_9 == rx_4 && sig_11 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_12"
    },
    {
        "Code": "if (  cfg_16  || chip_20  || clk_10 ) begin \n    clk_12 = hw_18;\n    hw_3 = clk_3;\n    rx_16 = hw_15;\n    if ( err_13 ) begin\n        clk_27 <= tx_8;\n        cfg_11 <= err_20;\n        core_16 <= tx_5;\n    end\n        if ( data_20  || tx_11  || tx_1 ) begin\n            rx_7 = auth_4;\n            fsm_5 = err_8;\n            chip_109 <= cfg_2;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_18) (  cfg_16  || chip_20  || clk_10 ) |-> clk_12 == hw_18 && hw_3 == clk_3 && rx_16 == hw_15 ;endproperty \n property name; @(posedge core_clock_18) (  cfg_16  || chip_20  || clk_10 ) &&  (  err_13 ) |-> clk_27 == tx_8 && cfg_11 == err_20 && core_16 == tx_5 ;endproperty \n property name; @(posedge core_clock_18) (  cfg_16  || chip_20  || clk_10 ) &&  (  err_13 ) &&  (  data_20  || tx_11  || tx_1 ) |-> rx_7 == auth_4 && fsm_5 == err_8 && chip_109 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_18"
    },
    {
        "Code": "if (  rx_15  || auth_4  && fsm_14  && rx_2 ) begin \n    sig_3 = reg_6;\n    auth_6 = sig_14;\n    if ( tx_5  != chip_19  && err_16 ) begin\n        data_5 <= reg_7;\n        tx_112 <= reg_12;\n    end\n        if ( core_5  != data_16 ) begin\n            cfg_15 <= auth_16;\n            core_7 <= chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_16) (  rx_15  || auth_4  && fsm_14  && rx_2 ) |-> sig_3 == reg_6 && auth_6 == sig_14 ;endproperty \n property name; @(posedge clk_out_16) (  rx_15  || auth_4  && fsm_14  && rx_2 ) &&  (  tx_5  != chip_19  && err_16 ) |-> data_5 == reg_7 && tx_112 == reg_12 ;endproperty \n property name; @(posedge clk_out_16) (  rx_15  || auth_4  && fsm_14  && rx_2 ) &&  (  tx_5  != chip_19  && err_16 ) &&  (  core_5  != data_16 ) |-> cfg_15 == auth_16 && core_7 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_16"
    },
    {
        "Code": "if (  sig_8  && reg_2  && auth_12 ) begin \n    rx_130 <= reg_9;\n    chip_12 = hw_15;\n    cfg_2 <= auth_10;\n    if ( cfg_5  || sig_10  != core_9  || rst_9 ) begin\n        rx_9 = err_13;\n        core_16 <= rx_11;\n        tx_114 = fsm_15;\n    end\n        if ( reg_1  || tx_16 ) begin\n            clk_3 <= sig_11;\n            rst_15 = fsm_19;\n            err_9 = err_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_15) (  sig_8  && reg_2  && auth_12 ) |-> rx_130 == reg_9 && chip_12 == hw_15 && cfg_2 == auth_10 ;endproperty \n property name; @(posedge clk_osc_15) (  sig_8  && reg_2  && auth_12 ) &&  (  cfg_5  || sig_10  != core_9  || rst_9 ) |-> rx_9 == err_13 && core_16 == rx_11 && tx_114 == fsm_15 ;endproperty \n property name; @(posedge clk_osc_15) (  sig_8  && reg_2  && auth_12 ) &&  (  cfg_5  || sig_10  != core_9  || rst_9 ) &&  (  reg_1  || tx_16 ) |-> clk_3 == sig_11 && rst_15 == fsm_19 && err_9 == err_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_15"
    },
    {
        "Code": "if (  reg_8  != rst_4  || auth_11 ) begin \n    chip_8 <= reg_14;\n    if ( fsm_8  != reg_3  || chip_4  && clk_11 ) begin\n        cfg_3 = sig_2;\n    end\n        if ( chip_15  != cfg_15  && tx_14  || fsm_19 ) begin\n            sig_1 = cfg_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_8) (  reg_8  != rst_4  || auth_11 ) |-> chip_8 == reg_14 ;endproperty \n property name; @(posedge clk_gen_8) (  reg_8  != rst_4  || auth_11 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) |-> cfg_3 == sig_2 ;endproperty \n property name; @(posedge clk_gen_8) (  reg_8  != rst_4  || auth_11 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) &&  (  chip_15  != cfg_15  && tx_14  || fsm_19 ) |-> sig_1 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_8"
    },
    {
        "Code": "if (  reg_9 ) begin \n    err_1 = tx_12;\n    reg_36 <= reg_18;\n    if ( core_167  && hw_5  && tx_168  != sig_3 ) begin\n        err_18 = rst_4;\n        core_4 <= err_1;\n    end\n        if ( reg_7 ) begin\n            data_10 <= sig_20;\n            chip_15 = tx_3;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_13) (  reg_9 ) |-> err_1 == tx_12 && reg_36 == reg_18 ;endproperty \n property name; @(negedge fast_clk_13) (  reg_9 ) &&  (  core_167  && hw_5  && tx_168  != sig_3 ) |-> err_18 == rst_4 && core_4 == err_1 ;endproperty \n property name; @(negedge fast_clk_13) (  reg_9 ) &&  (  core_167  && hw_5  && tx_168  != sig_3 ) &&  (  reg_7 ) |-> data_10 == sig_20 && chip_15 == tx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_13"
    },
    {
        "Code": "if (  auth_16  || tx_8  != reg_18  || sig_8 ) begin \n    chip_20 = reg_4;\n    reg_115 = reg_14;\n    if ( err_7 ) begin\n        rst_8 = fsm_2;\n        reg_2 <= core_7;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_9 ) begin\n            core_19 = data_8;\n            sig_10 = reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_8) (  auth_16  || tx_8  != reg_18  || sig_8 ) |-> chip_20 == reg_4 && reg_115 == reg_14 ;endproperty \n property name; @(negedge clk_signal_8) (  auth_16  || tx_8  != reg_18  || sig_8 ) &&  (  err_7 ) |-> rst_8 == fsm_2 && reg_2 == core_7 ;endproperty \n property name; @(negedge clk_signal_8) (  auth_16  || tx_8  != reg_18  || sig_8 ) &&  (  err_7 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_9 ) |-> core_19 == data_8 && sig_10 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "if (  hw_12  || chip_119  != chip_10  || auth_20 ) begin \n    clk_10 <= err_11;\n    cfg_1 <= err_10;\n    if ( fsm_14  || rx_1  != core_9 ) begin\n        data_1 = err_5;\n        tx_114 <= clk_11;\n    end\n        if ( clk_1  && clk_7 ) begin\n            err_14 <= reg_6;\n            reg_12 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_9) (  hw_12  || chip_119  != chip_10  || auth_20 ) |-> clk_10 == err_11 && cfg_1 == err_10 ;endproperty \n property name; @(negedge clock_ctrl_9) (  hw_12  || chip_119  != chip_10  || auth_20 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> data_1 == err_5 && tx_114 == clk_11 ;endproperty \n property name; @(negedge clock_ctrl_9) (  hw_12  || chip_119  != chip_10  || auth_20 ) &&  (  fsm_14  || rx_1  != core_9 ) &&  (  clk_1  && clk_7 ) |-> err_14 == reg_6 && reg_12 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "if (  chip_2 ) begin \n    core_20 <= clk_6;\n    chip_18 <= rx_19;\n    if ( data_2  != data_9  || fsm_19  && tx_10 ) begin\n        sig_17 = reg_14;\n        err_3 = data_10;\n    end\n        if ( reg_4  && reg_4  || cfg_7  != hw_15 ) begin\n            chip_7 <= tx_12;\n            rst_6 = hw_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_8) (  chip_2 ) |-> core_20 == clk_6 && chip_18 == rx_19 ;endproperty \n property name; @(posedge clk_in_8) (  chip_2 ) &&  (  data_2  != data_9  || fsm_19  && tx_10 ) |-> sig_17 == reg_14 && err_3 == data_10 ;endproperty \n property name; @(posedge clk_in_8) (  chip_2 ) &&  (  data_2  != data_9  || fsm_19  && tx_10 ) &&  (  reg_4  && reg_4  || cfg_7  != hw_15 ) |-> chip_7 == tx_12 && rst_6 == hw_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_8"
    },
    {
        "Code": "if (  data_6  || auth_18  && fsm_2 ) begin \n    auth_204 <= auth_7;\n    auth_114 = core_6;\n    reg_10 <= rst_3;\n    if ( clk_16  && hw_1 ) begin\n        core_19 = clk_3;\n        data_185 <= auth_12;\n        data_203 = cfg_13;\n    end\n        if ( reg_14  != err_1 ) begin\n            core_18 <= core_15;\n            rst_52 = rst_16;\n            reg_18 = cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_5) (  data_6  || auth_18  && fsm_2 ) |-> auth_204 == auth_7 && auth_114 == core_6 && reg_10 == rst_3 ;endproperty \n property name; @(posedge clk_out_5) (  data_6  || auth_18  && fsm_2 ) &&  (  clk_16  && hw_1 ) |-> core_19 == clk_3 && data_185 == auth_12 && data_203 == cfg_13 ;endproperty \n property name; @(posedge clk_out_5) (  data_6  || auth_18  && fsm_2 ) &&  (  clk_16  && hw_1 ) &&  (  reg_14  != err_1 ) |-> core_18 == core_15 && rst_52 == rst_16 && reg_18 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "if (  auth_18  && auth_2 ) begin \n    tx_9 <= clk_19;\n    tx_5 = cfg_2;\n    if ( tx_20  || cfg_3  && rx_8  != err_8 ) begin\n        data_3 <= err_18;\n        reg_16 <= auth_16;\n    end\n        if ( clk_15  != tx_7  && clk_7 ) begin\n            clk_16 <= sig_12;\n            reg_1 <= hw_5;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_7) (  auth_18  && auth_2 ) |-> tx_9 == clk_19 && tx_5 == cfg_2 ;endproperty \n property name; @(negedge async_clk_7) (  auth_18  && auth_2 ) &&  (  tx_20  || cfg_3  && rx_8  != err_8 ) |-> data_3 == err_18 && reg_16 == auth_16 ;endproperty \n property name; @(negedge async_clk_7) (  auth_18  && auth_2 ) &&  (  tx_20  || cfg_3  && rx_8  != err_8 ) &&  (  clk_15  != tx_7  && clk_7 ) |-> clk_16 == sig_12 && reg_1 == hw_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_7"
    },
    {
        "Code": "if (  sig_7  || rst_13  || sig_17  || hw_17 ) begin \n    auth_6 <= auth_5;\n    cfg_7 = hw_4;\n    if ( sig_12  && sig_3 ) begin\n        sig_10 <= data_8;\n        data_5 = rx_3;\n    end\n        if ( err_2  && clk_16  && clk_7 ) begin\n            hw_5 = clk_12;\n            tx_3 <= chip_18;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_1) (  sig_7  || rst_13  || sig_17  || hw_17 ) |-> auth_6 == auth_5 && cfg_7 == hw_4 ;endproperty \n property name; @(posedge pll_clk_1) (  sig_7  || rst_13  || sig_17  || hw_17 ) &&  (  sig_12  && sig_3 ) |-> sig_10 == data_8 && data_5 == rx_3 ;endproperty \n property name; @(posedge pll_clk_1) (  sig_7  || rst_13  || sig_17  || hw_17 ) &&  (  sig_12  && sig_3 ) &&  (  err_2  && clk_16  && clk_7 ) |-> hw_5 == clk_12 && tx_3 == chip_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_1"
    },
    {
        "Code": "if (  fsm_18  || clk_7 ) begin \n    clk_122 = rst_19;\n    chip_6 <= reg_14;\n    tx_46 <= clk_2;\n    if ( rst_18 ) begin\n        rst_15 = tx_15;\n        rst_1 <= rx_4;\n        cfg_105 <= sig_18;\n    end\n        if ( err_3 ) begin\n            chip_17 = clk_20;\n            rx_4 <= reg_8;\n            auth_12 <= rx_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_4) (  fsm_18  || clk_7 ) |-> clk_122 == rst_19 && chip_6 == reg_14 && tx_46 == clk_2 ;endproperty \n property name; @(negedge clk_in_4) (  fsm_18  || clk_7 ) &&  (  rst_18 ) |-> rst_15 == tx_15 && rst_1 == rx_4 && cfg_105 == sig_18 ;endproperty \n property name; @(negedge clk_in_4) (  fsm_18  || clk_7 ) &&  (  rst_18 ) &&  (  err_3 ) |-> chip_17 == clk_20 && rx_4 == reg_8 && auth_12 == rx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "if (  hw_7  || err_15 ) begin \n    rx_10 = rst_19;\n    data_15 = reg_2;\n    reg_14 <= auth_120;\n    if ( clk_8  && rst_16  && clk_12 ) begin\n        reg_10 <= core_96;\n        data_9 <= data_1;\n        data_16 = rst_15;\n    end\n        if ( core_5  != rx_13  || clk_12  || core_6 ) begin\n            data_155 = tx_19;\n            cfg_6 <= fsm_3;\n            tx_13 <= err_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_3) (  hw_7  || err_15 ) |-> rx_10 == rst_19 && data_15 == reg_2 && reg_14 == auth_120 ;endproperty \n property name; @(negedge clk_out_3) (  hw_7  || err_15 ) &&  (  clk_8  && rst_16  && clk_12 ) |-> reg_10 == core_96 && data_9 == data_1 && data_16 == rst_15 ;endproperty \n property name; @(negedge clk_out_3) (  hw_7  || err_15 ) &&  (  clk_8  && rst_16  && clk_12 ) &&  (  core_5  != rx_13  || clk_12  || core_6 ) |-> data_155 == tx_19 && cfg_6 == fsm_3 && tx_13 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_3"
    },
    {
        "Code": "if (  reg_2  && auth_19  && sig_19 ) begin \n    core_19 = fsm_5;\n    hw_14 = core_6;\n    data_17 = fsm_107;\n    if ( tx_7  || core_20 ) begin\n        clk_15 <= fsm_19;\n        auth_8 = data_17;\n        rst_7 = fsm_3;\n    end\n        if ( rx_2 ) begin\n            fsm_18 <= reg_12;\n            core_13 = core_19;\n            tx_8 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_10) (  reg_2  && auth_19  && sig_19 ) |-> core_19 == fsm_5 && hw_14 == core_6 && data_17 == fsm_107 ;endproperty \n property name; @(posedge cpu_clock_10) (  reg_2  && auth_19  && sig_19 ) &&  (  tx_7  || core_20 ) |-> clk_15 == fsm_19 && auth_8 == data_17 && rst_7 == fsm_3 ;endproperty \n property name; @(posedge cpu_clock_10) (  reg_2  && auth_19  && sig_19 ) &&  (  tx_7  || core_20 ) &&  (  rx_2 ) |-> fsm_18 == reg_12 && core_13 == core_19 && tx_8 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_10"
    },
    {
        "Code": "if (  tx_18  && hw_15  && hw_16 ) begin \n    rx_1 <= sig_12;\n    core_37 = cfg_8;\n    clk_1 = core_6;\n    if ( rx_20  && fsm_3  && reg_16  != sig_15 ) begin\n        sig_1 = rst_14;\n        core_13 = clk_15;\n        err_60 <= hw_20;\n    end\n        if ( sig_2  != chip_6 ) begin\n            rx_9 <= sig_2;\n            core_147 <= cfg_4;\n            reg_173 <= hw_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_10) (  tx_18  && hw_15  && hw_16 ) |-> rx_1 == sig_12 && core_37 == cfg_8 && clk_1 == core_6 ;endproperty \n property name; @(posedge clk_gen_10) (  tx_18  && hw_15  && hw_16 ) &&  (  rx_20  && fsm_3  && reg_16  != sig_15 ) |-> sig_1 == rst_14 && core_13 == clk_15 && err_60 == hw_20 ;endproperty \n property name; @(posedge clk_gen_10) (  tx_18  && hw_15  && hw_16 ) &&  (  rx_20  && fsm_3  && reg_16  != sig_15 ) &&  (  sig_2  != chip_6 ) |-> rx_9 == sig_2 && core_147 == cfg_4 && reg_173 == hw_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_10"
    },
    {
        "Code": "if (  data_6 ) begin \n    cfg_52 <= sig_1;\n    reg_13 <= err_11;\n    fsm_13 <= err_14;\n    if ( reg_172 ) begin\n        cfg_7 <= auth_20;\n        cfg_5 <= sig_4;\n        fsm_9 <= rx_12;\n    end\n        if ( err_5  || reg_12  != chip_20  && sig_8 ) begin\n            rx_125 <= err_8;\n            rst_11 <= chip_6;\n            sig_116 <= rst_7;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_13) (  data_6 ) |-> cfg_52 == sig_1 && reg_13 == err_11 && fsm_13 == err_14 ;endproperty \n property name; @(negedge fast_clk_13) (  data_6 ) &&  (  reg_172 ) |-> cfg_7 == auth_20 && cfg_5 == sig_4 && fsm_9 == rx_12 ;endproperty \n property name; @(negedge fast_clk_13) (  data_6 ) &&  (  reg_172 ) &&  (  err_5  || reg_12  != chip_20  && sig_8 ) |-> rx_125 == err_8 && rst_11 == chip_6 && sig_116 == rst_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_13"
    },
    {
        "Code": "if (  !cfg_5 ) begin \n    reg_1 = reg_14;\n    sig_10 = data_4;\n    data_178 = rx_12;\n    if ( rx_1  && chip_11 ) begin\n        tx_1010 <= rst_6;\n        core_147 <= auth_12;\n        cfg_15 = rst_8;\n    end\n        if ( err_2  || reg_13 ) begin\n            clk_8 = auth_9;\n            rst_5 = reg_16;\n            chip_7 = reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_2) (  !cfg_5 ) |-> reg_1 == reg_14 && sig_10 == data_4 && data_178 == rx_12 ;endproperty \n property name; @(posedge mem_clock_2) (  !cfg_5 ) &&  (  rx_1  && chip_11 ) |-> tx_1010 == rst_6 && core_147 == auth_12 && cfg_15 == rst_8 ;endproperty \n property name; @(posedge mem_clock_2) (  !cfg_5 ) &&  (  rx_1  && chip_11 ) &&  (  err_2  || reg_13 ) |-> clk_8 == auth_9 && rst_5 == reg_16 && chip_7 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "if (  core_9  || auth_7  != data_13  || cfg_12 ) begin \n    core_37 = err_14;\n    tx_11 <= sig_8;\n    data_17 <= sig_6;\n    if ( data_112 ) begin\n        chip_11 <= rst_20;\n        hw_12 = auth_5;\n        fsm_20 = rst_8;\n    end\n        if ( sig_11  && rst_2  || rst_9  && cfg_4 ) begin\n            reg_19 <= fsm_9;\n            reg_17 <= auth_8;\n            sig_13 = core_2;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_16) (  core_9  || auth_7  != data_13  || cfg_12 ) |-> core_37 == err_14 && tx_11 == sig_8 && data_17 == sig_6 ;endproperty \n property name; @(posedge clock_ctrl_16) (  core_9  || auth_7  != data_13  || cfg_12 ) &&  (  data_112 ) |-> chip_11 == rst_20 && hw_12 == auth_5 && fsm_20 == rst_8 ;endproperty \n property name; @(posedge clock_ctrl_16) (  core_9  || auth_7  != data_13  || cfg_12 ) &&  (  data_112 ) &&  (  sig_11  && rst_2  || rst_9  && cfg_4 ) |-> reg_19 == fsm_9 && reg_17 == auth_8 && sig_13 == core_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "if (  core_13 ) begin \n    data_9 = cfg_4;\n    rst_7 <= rx_20;\n    if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n        core_2 = tx_14;\n        tx_46 <= tx_6;\n    end\n        if ( rst_12  && err_13  != chip_7  && hw_7 ) begin\n            hw_9 <= fsm_17;\n            core_75 = rx_6;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_18) (  core_13 ) |-> data_9 == cfg_4 && rst_7 == rx_20 ;endproperty \n property name; @(posedge sys_clk_18) (  core_13 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> core_2 == tx_14 && tx_46 == tx_6 ;endproperty \n property name; @(posedge sys_clk_18) (  core_13 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) &&  (  rst_12  && err_13  != chip_7  && hw_7 ) |-> hw_9 == fsm_17 && core_75 == rx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_18"
    },
    {
        "Code": "if (  fsm_15  != core_20 ) begin \n    reg_36 <= chip_13;\n    cfg_52 <= data_12;\n    if ( cfg_6  != reg_19 ) begin\n        cfg_15 <= rst_6;\n        clk_122 = cfg_11;\n    end\n        if ( sig_18  && auth_14  || hw_17 ) begin\n            tx_10 = sig_16;\n            rst_1 <= fsm_20;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_4) (  fsm_15  != core_20 ) |-> reg_36 == chip_13 && cfg_52 == data_12 ;endproperty \n property name; @(negedge pll_clk_4) (  fsm_15  != core_20 ) &&  (  cfg_6  != reg_19 ) |-> cfg_15 == rst_6 && clk_122 == cfg_11 ;endproperty \n property name; @(negedge pll_clk_4) (  fsm_15  != core_20 ) &&  (  cfg_6  != reg_19 ) &&  (  sig_18  && auth_14  || hw_17 ) |-> tx_10 == sig_16 && rst_1 == fsm_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_4"
    },
    {
        "Code": "if (  data_6 ) begin \n    rst_5 <= data_3;\n    if ( err_18  != auth_6 ) begin\n        sig_7 = cfg_16;\n    end\n        if ( auth_1  || auth_17 ) begin\n            data_155 <= reg_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_18) (  data_6 ) |-> rst_5 == data_3 ;endproperty \n property name; @(posedge clock_ctrl_18) (  data_6 ) &&  (  err_18  != auth_6 ) |-> sig_7 == cfg_16 ;endproperty \n property name; @(posedge clock_ctrl_18) (  data_6 ) &&  (  err_18  != auth_6 ) &&  (  auth_1  || auth_17 ) |-> data_155 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "if (  data_6  && hw_114  && fsm_16  != core_3 ) begin \n    chip_10 = sig_2;\n    if ( cfg_2  != reg_15  || hw_18  || fsm_16 ) begin\n        chip_4 = tx_20;\n    end\n        if ( hw_13  && hw_3  && sig_4 ) begin\n            data_10 <= rx_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_11) (  data_6  && hw_114  && fsm_16  != core_3 ) |-> chip_10 == sig_2 ;endproperty \n property name; @(negedge clk_reset_11) (  data_6  && hw_114  && fsm_16  != core_3 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) |-> chip_4 == tx_20 ;endproperty \n property name; @(negedge clk_reset_11) (  data_6  && hw_114  && fsm_16  != core_3 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) &&  (  hw_13  && hw_3  && sig_4 ) |-> data_10 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_11"
    },
    {
        "Code": "if (  rst_11  != chip_15 ) begin \n    rst_5 <= data_3;\n    rx_20 <= data_10;\n    chip_110 = rst_20;\n    if ( chip_8  && core_19  != hw_7  && clk_8 ) begin\n        auth_12 = tx_5;\n        tx_7 <= rx_20;\n        core_9 <= err_2;\n    end\n        if ( tx_20  || cfg_3  && rx_8  != err_8 ) begin\n            tx_9 = fsm_8;\n            auth_1 <= reg_15;\n            hw_1 <= hw_20;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_5) (  rst_11  != chip_15 ) |-> rst_5 == data_3 && rx_20 == data_10 && chip_110 == rst_20 ;endproperty \n property name; @(posedge async_clk_5) (  rst_11  != chip_15 ) &&  (  chip_8  && core_19  != hw_7  && clk_8 ) |-> auth_12 == tx_5 && tx_7 == rx_20 && core_9 == err_2 ;endproperty \n property name; @(posedge async_clk_5) (  rst_11  != chip_15 ) &&  (  chip_8  && core_19  != hw_7  && clk_8 ) &&  (  tx_20  || cfg_3  && rx_8  != err_8 ) |-> tx_9 == fsm_8 && auth_1 == reg_15 && hw_1 == hw_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_5"
    },
    {
        "Code": "if (  data_14 ) begin \n    cfg_1 = hw_10;\n    if ( hw_9  != core_10  || cfg_6  != fsm_6 ) begin\n        fsm_14 = err_5;\n    end\n        if ( data_7  || core_6 ) begin\n            reg_14 <= core_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_12) (  data_14 ) |-> cfg_1 == hw_10 ;endproperty \n property name; @(posedge clk_reset_12) (  data_14 ) &&  (  hw_9  != core_10  || cfg_6  != fsm_6 ) |-> fsm_14 == err_5 ;endproperty \n property name; @(posedge clk_reset_12) (  data_14 ) &&  (  hw_9  != core_10  || cfg_6  != fsm_6 ) &&  (  data_7  || core_6 ) |-> reg_14 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_12"
    },
    {
        "Code": "if (  rx_14  != tx_16  && fsm_10  || cfg_15 ) begin \n    data_4 <= auth_9;\n    hw_15 <= rst_15;\n    if ( chip_17  != core_9  || sig_12  || core_17 ) begin\n        fsm_2 = cfg_8;\n        core_13 <= tx_11;\n    end\n        if ( cfg_10  || hw_13 ) begin\n            auth_117 = err_13;\n            core_75 = hw_25;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_18) (  rx_14  != tx_16  && fsm_10  || cfg_15 ) |-> data_4 == auth_9 && hw_15 == rst_15 ;endproperty \n property name; @(negedge async_clk_18) (  rx_14  != tx_16  && fsm_10  || cfg_15 ) &&  (  chip_17  != core_9  || sig_12  || core_17 ) |-> fsm_2 == cfg_8 && core_13 == tx_11 ;endproperty \n property name; @(negedge async_clk_18) (  rx_14  != tx_16  && fsm_10  || cfg_15 ) &&  (  chip_17  != core_9  || sig_12  || core_17 ) &&  (  cfg_10  || hw_13 ) |-> auth_117 == err_13 && core_75 == hw_25 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_18"
    },
    {
        "Code": "if (  clk_14 ) begin \n    auth_4 <= fsm_19;\n    auth_8 <= hw_10;\n    if ( data_12 ) begin\n        rst_7 = cfg_59;\n        sig_32 = hw_20;\n    end\n        if ( chip_14  != core_10 ) begin\n            err_20 = core_16;\n            chip_14 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_12) (  clk_14 ) |-> auth_4 == fsm_19 && auth_8 == hw_10 ;endproperty \n property name; @(posedge sys_clk_12) (  clk_14 ) &&  (  data_12 ) |-> rst_7 == cfg_59 && sig_32 == hw_20 ;endproperty \n property name; @(posedge sys_clk_12) (  clk_14 ) &&  (  data_12 ) &&  (  chip_14  != core_10 ) |-> err_20 == core_16 && chip_14 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_12"
    },
    {
        "Code": "if (  hw_5  && rx_18  && rst_12  || fsm_20 ) begin \n    cfg_3 = rx_13;\n    if ( data_13  && core_13 ) begin\n        tx_9 <= err_1;\n    end\n        if ( rst_1  || sig_4  && data_16 ) begin\n            auth_1 <= core_17;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_12) (  hw_5  && rx_18  && rst_12  || fsm_20 ) |-> cfg_3 == rx_13 ;endproperty \n property name; @(negedge clock_source_12) (  hw_5  && rx_18  && rst_12  || fsm_20 ) &&  (  data_13  && core_13 ) |-> tx_9 == err_1 ;endproperty \n property name; @(negedge clock_source_12) (  hw_5  && rx_18  && rst_12  || fsm_20 ) &&  (  data_13  && core_13 ) &&  (  rst_1  || sig_4  && data_16 ) |-> auth_1 == core_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_12"
    },
    {
        "Code": "if (  cfg_6  && cfg_12  != core_5 ) begin \n    rx_15 <= hw_14;\n    if ( cfg_10 ) begin\n        auth_3 <= reg_12;\n    end\n        if ( rst_4  && reg_10 ) begin\n            fsm_26 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_14) (  cfg_6  && cfg_12  != core_5 ) |-> rx_15 == hw_14 ;endproperty \n property name; @(posedge fast_clk_14) (  cfg_6  && cfg_12  != core_5 ) &&  (  cfg_10 ) |-> auth_3 == reg_12 ;endproperty \n property name; @(posedge fast_clk_14) (  cfg_6  && cfg_12  != core_5 ) &&  (  cfg_10 ) &&  (  rst_4  && reg_10 ) |-> fsm_26 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_14"
    },
    {
        "Code": "if (  rst_15  || fsm_18  || reg_11  != tx_6 ) begin \n    fsm_9 = rx_18;\n    clk_17 <= clk_14;\n    if ( sig_9  || tx_7  || core_5  || sig_11 ) begin\n        rst_5 <= reg_12;\n        tx_14 <= core_9;\n    end\n        if ( rst_119  && chip_11 ) begin\n            tx_114 <= rst_4;\n            auth_114 <= fsm_3;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_12) (  rst_15  || fsm_18  || reg_11  != tx_6 ) |-> fsm_9 == rx_18 && clk_17 == clk_14 ;endproperty \n property name; @(posedge ref_clk_12) (  rst_15  || fsm_18  || reg_11  != tx_6 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) |-> rst_5 == reg_12 && tx_14 == core_9 ;endproperty \n property name; @(posedge ref_clk_12) (  rst_15  || fsm_18  || reg_11  != tx_6 ) &&  (  sig_9  || tx_7  || core_5  || sig_11 ) &&  (  rst_119  && chip_11 ) |-> tx_114 == rst_4 && auth_114 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_12"
    },
    {
        "Code": "if (  err_16  && chip_6 ) begin \n    data_4 <= clk_15;\n    reg_10 <= rx_11;\n    if ( chip_11 ) begin\n        tx_114 = hw_20;\n        reg_116 = cfg_9;\n    end\n        if ( clk_4  && tx_11  && fsm_3  && clk_14 ) begin\n            rst_4 = rst_6;\n            auth_11 <= tx_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_8) (  err_16  && chip_6 ) |-> data_4 == clk_15 && reg_10 == rx_11 ;endproperty \n property name; @(negedge clock_div_8) (  err_16  && chip_6 ) &&  (  chip_11 ) |-> tx_114 == hw_20 && reg_116 == cfg_9 ;endproperty \n property name; @(negedge clock_div_8) (  err_16  && chip_6 ) &&  (  chip_11 ) &&  (  clk_4  && tx_11  && fsm_3  && clk_14 ) |-> rst_4 == rst_6 && auth_11 == tx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_8"
    },
    {
        "Code": "if (  clk_17  && fsm_8  != sig_19 ) begin \n    tx_19 = sig_12;\n    core_112 = auth_12;\n    err_15 <= rx_15;\n    if ( tx_10  || cfg_16  || fsm_1 ) begin\n        sig_10 <= rst_6;\n        sig_32 = core_16;\n        rst_5 <= auth_2;\n    end\n        if ( fsm_19  && chip_20  && core_8  != clk_9 ) begin\n            fsm_5 = reg_14;\n            chip_15 <= err_2;\n            hw_79 = tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_14) (  clk_17  && fsm_8  != sig_19 ) |-> tx_19 == sig_12 && core_112 == auth_12 && err_15 == rx_15 ;endproperty \n property name; @(posedge clk_reset_14) (  clk_17  && fsm_8  != sig_19 ) &&  (  tx_10  || cfg_16  || fsm_1 ) |-> sig_10 == rst_6 && sig_32 == core_16 && rst_5 == auth_2 ;endproperty \n property name; @(posedge clk_reset_14) (  clk_17  && fsm_8  != sig_19 ) &&  (  tx_10  || cfg_16  || fsm_1 ) &&  (  fsm_19  && chip_20  && core_8  != clk_9 ) |-> fsm_5 == reg_14 && chip_15 == err_2 && hw_79 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "if (  hw_6  != sig_9 ) begin \n    cfg_9 <= auth_2;\n    err_12 = clk_6;\n    if ( hw_12  && hw_7  && sig_4 ) begin\n        rx_4 <= data_10;\n        tx_1 <= cfg_2;\n    end\n        if ( err_4  || rst_8  || rst_13 ) begin\n            hw_14 <= clk_2;\n            tx_1010 = data_19;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_19) (  hw_6  != sig_9 ) |-> cfg_9 == auth_2 && err_12 == clk_6 ;endproperty \n property name; @(negedge fast_clk_19) (  hw_6  != sig_9 ) &&  (  hw_12  && hw_7  && sig_4 ) |-> rx_4 == data_10 && tx_1 == cfg_2 ;endproperty \n property name; @(negedge fast_clk_19) (  hw_6  != sig_9 ) &&  (  hw_12  && hw_7  && sig_4 ) &&  (  err_4  || rst_8  || rst_13 ) |-> hw_14 == clk_2 && tx_1010 == data_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_19"
    },
    {
        "Code": "if (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) begin \n    auth_12 = cfg_15;\n    data_5 = sig_12;\n    rx_16 <= rst_1;\n    if ( core_12  != core_119  || hw_1 ) begin\n        core_6 <= err_4;\n        tx_17 <= clk_19;\n        fsm_114 <= core_1;\n    end\n        if ( sig_1212 ) begin\n            auth_14 <= auth_5;\n            reg_13 = err_17;\n            reg_2 <= core_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_17) (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) |-> auth_12 == cfg_15 && data_5 == sig_12 && rx_16 == rst_1 ;endproperty \n property name; @(negedge clk_osc_17) (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) &&  (  core_12  != core_119  || hw_1 ) |-> core_6 == err_4 && tx_17 == clk_19 && fsm_114 == core_1 ;endproperty \n property name; @(negedge clk_osc_17) (  cfg_6  != clk_1  || cfg_13  && cfg_15 ) &&  (  core_12  != core_119  || hw_1 ) &&  (  sig_1212 ) |-> auth_14 == auth_5 && reg_13 == err_17 && reg_2 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_17"
    },
    {
        "Code": "if (  clk_2 ) begin \n    tx_13 <= clk_4;\n    if ( err_11  && fsm_2  || rst_7 ) begin\n        tx_4 <= tx_11;\n    end\n        if ( err_20  || sig_1717 ) begin\n            rst_10 <= rx_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_5) (  clk_2 ) |-> tx_13 == clk_4 ;endproperty \n property name; @(negedge clk_out_5) (  clk_2 ) &&  (  err_11  && fsm_2  || rst_7 ) |-> tx_4 == tx_11 ;endproperty \n property name; @(negedge clk_out_5) (  clk_2 ) &&  (  err_11  && fsm_2  || rst_7 ) &&  (  err_20  || sig_1717 ) |-> rst_10 == rx_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_5"
    },
    {
        "Code": "if (  rx_11  || sig_3  && sig_11 ) begin \n    data_116 = rst_19;\n    if ( rst_4 ) begin\n        cfg_116 <= reg_6;\n    end\n        if ( core_14 ) begin\n            tx_11 <= auth_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_2) (  rx_11  || sig_3  && sig_11 ) |-> data_116 == rst_19 ;endproperty \n property name; @(negedge clk_gen_2) (  rx_11  || sig_3  && sig_11 ) &&  (  rst_4 ) |-> cfg_116 == reg_6 ;endproperty \n property name; @(negedge clk_gen_2) (  rx_11  || sig_3  && sig_11 ) &&  (  rst_4 ) &&  (  core_14 ) |-> tx_11 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "if (  data_9  != hw_11  || fsm_1  || sig_11 ) begin \n    tx_14 <= hw_16;\n    rst_9 = reg_8;\n    chip_20 <= tx_4;\n    if ( cfg_12  && rx_10  || hw_12  || fsm_14 ) begin\n        chip_4 = clk_8;\n        clk_1 = tx_20;\n        sig_6 <= reg_4;\n    end\n        if ( rx_1 ) begin\n            err_4 = rst_16;\n            rst_14 <= hw_3;\n            clk_20 = reg_1;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_11) (  data_9  != hw_11  || fsm_1  || sig_11 ) |-> tx_14 == hw_16 && rst_9 == reg_8 && chip_20 == tx_4 ;endproperty \n property name; @(posedge core_clock_11) (  data_9  != hw_11  || fsm_1  || sig_11 ) &&  (  cfg_12  && rx_10  || hw_12  || fsm_14 ) |-> chip_4 == clk_8 && clk_1 == tx_20 && sig_6 == reg_4 ;endproperty \n property name; @(posedge core_clock_11) (  data_9  != hw_11  || fsm_1  || sig_11 ) &&  (  cfg_12  && rx_10  || hw_12  || fsm_14 ) &&  (  rx_1 ) |-> err_4 == rst_16 && rst_14 == hw_3 && clk_20 == reg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "if (  tx_16  != reg_16 ) begin \n    data_14 = cfg_13;\n    tx_16 <= tx_6;\n    data_17 <= fsm_9;\n    if ( cfg_4  || rx_114  && cfg_10 ) begin\n        fsm_112 <= hw_18;\n        rx_5 = hw_4;\n        hw_20 = chip_3;\n    end\n        if ( reg_20  && hw_20 ) begin\n            err_6 <= reg_4;\n            auth_10 <= fsm_8;\n            sig_18 <= hw_20;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_5) (  tx_16  != reg_16 ) |-> data_14 == cfg_13 && tx_16 == tx_6 && data_17 == fsm_9 ;endproperty \n property name; @(posedge ref_clk_5) (  tx_16  != reg_16 ) &&  (  cfg_4  || rx_114  && cfg_10 ) |-> fsm_112 == hw_18 && rx_5 == hw_4 && hw_20 == chip_3 ;endproperty \n property name; @(posedge ref_clk_5) (  tx_16  != reg_16 ) &&  (  cfg_4  || rx_114  && cfg_10 ) &&  (  reg_20  && hw_20 ) |-> err_6 == reg_4 && auth_10 == fsm_8 && sig_18 == hw_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_5"
    },
    {
        "Code": "if (  data_20  != chip_2 ) begin \n    data_4 <= cfg_6;\n    if ( reg_3  != err_16  || rx_9 ) begin\n        fsm_15 = hw_20;\n    end\n        if ( rst_4  || rst_19 ) begin\n            chip_7 <= cfg_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_20) (  data_20  != chip_2 ) |-> data_4 == cfg_6 ;endproperty \n property name; @(posedge clk_enable_20) (  data_20  != chip_2 ) &&  (  reg_3  != err_16  || rx_9 ) |-> fsm_15 == hw_20 ;endproperty \n property name; @(posedge clk_enable_20) (  data_20  != chip_2 ) &&  (  reg_3  != err_16  || rx_9 ) &&  (  rst_4  || rst_19 ) |-> chip_7 == cfg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_20"
    },
    {
        "Code": "if (  tx_7  || rst_10 ) begin \n    reg_18 <= tx_5;\n    tx_3 = hw_14;\n    err_4 <= sig_6;\n    if ( data_3  || clk_12 ) begin\n        data_19 <= reg_12;\n        reg_5 <= tx_9;\n        err_12 = sig_6;\n    end\n        if ( core_17  && hw_5  && tx_18  != sig_1 ) begin\n            tx_33 = reg_6;\n            data_5 <= rx_13;\n            clk_3 = cfg_4;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_18) (  tx_7  || rst_10 ) |-> reg_18 == tx_5 && tx_3 == hw_14 && err_4 == sig_6 ;endproperty \n property name; @(posedge bus_clock_18) (  tx_7  || rst_10 ) &&  (  data_3  || clk_12 ) |-> data_19 == reg_12 && reg_5 == tx_9 && err_12 == sig_6 ;endproperty \n property name; @(posedge bus_clock_18) (  tx_7  || rst_10 ) &&  (  data_3  || clk_12 ) &&  (  core_17  && hw_5  && tx_18  != sig_1 ) |-> tx_33 == reg_6 && data_5 == rx_13 && clk_3 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_18"
    },
    {
        "Code": "if (  auth_20  && rst_10  != fsm_20  || auth_7 ) begin \n    hw_3 <= rst_19;\n    tx_115 <= rx_12;\n    if ( hw_1 ) begin\n        rst_154 <= auth_16;\n        sig_9 = auth_19;\n    end\n        if ( err_2 ) begin\n            sig_4 = err_5;\n            sig_149 = rst_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_11) (  auth_20  && rst_10  != fsm_20  || auth_7 ) |-> hw_3 == rst_19 && tx_115 == rx_12 ;endproperty \n property name; @(negedge clock_div_11) (  auth_20  && rst_10  != fsm_20  || auth_7 ) &&  (  hw_1 ) |-> rst_154 == auth_16 && sig_9 == auth_19 ;endproperty \n property name; @(negedge clock_div_11) (  auth_20  && rst_10  != fsm_20  || auth_7 ) &&  (  hw_1 ) &&  (  err_2 ) |-> sig_4 == err_5 && sig_149 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_11"
    },
    {
        "Code": "if (  sig_124  || cfg_2  != data_126 ) begin \n    core_2 = cfg_20;\n    rx_16 = fsm_8;\n    chip_20 <= sig_12;\n    if ( chip_18  != tx_4  && err_19  != tx_17 ) begin\n        hw_79 <= cfg_1;\n        auth_16 = tx_5;\n        fsm_26 = data_8;\n    end\n        if ( core_13  || tx_16  || auth_7 ) begin\n            sig_19 = hw_4;\n            rx_20 = fsm_5;\n            err_4 = clk_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_5) (  sig_124  || cfg_2  != data_126 ) |-> core_2 == cfg_20 && rx_16 == fsm_8 && chip_20 == sig_12 ;endproperty \n property name; @(negedge clk_osc_5) (  sig_124  || cfg_2  != data_126 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) |-> hw_79 == cfg_1 && auth_16 == tx_5 && fsm_26 == data_8 ;endproperty \n property name; @(negedge clk_osc_5) (  sig_124  || cfg_2  != data_126 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) &&  (  core_13  || tx_16  || auth_7 ) |-> sig_19 == hw_4 && rx_20 == fsm_5 && err_4 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_5"
    },
    {
        "Code": "if (  clk_6  != reg_5  && tx_7 ) begin \n    hw_11 <= reg_11;\n    tx_12 <= err_14;\n    if ( sig_18  || auth_9  || cfg_17  || auth_3 ) begin\n        auth_114 <= core_4;\n        rst_15 = chip_7;\n    end\n        if ( fsm_20  != tx_5  || auth_11 ) begin\n            fsm_18 = fsm_3;\n            core_75 = hw_60;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_4) (  clk_6  != reg_5  && tx_7 ) |-> hw_11 == reg_11 && tx_12 == err_14 ;endproperty \n property name; @(posedge pll_clk_4) (  clk_6  != reg_5  && tx_7 ) &&  (  sig_18  || auth_9  || cfg_17  || auth_3 ) |-> auth_114 == core_4 && rst_15 == chip_7 ;endproperty \n property name; @(posedge pll_clk_4) (  clk_6  != reg_5  && tx_7 ) &&  (  sig_18  || auth_9  || cfg_17  || auth_3 ) &&  (  fsm_20  != tx_5  || auth_11 ) |-> fsm_18 == fsm_3 && core_75 == hw_60 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_4"
    },
    {
        "Code": "if (  tx_16  != reg_16 ) begin \n    cfg_4 <= auth_8;\n    clk_16 = tx_12;\n    if ( rst_116  && data_3  || data_12 ) begin\n        core_2 = err_14;\n        core_118 <= err_14;\n    end\n        if ( sig_5 ) begin\n            cfg_20 = hw_5;\n            err_12 = err_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_4) (  tx_16  != reg_16 ) |-> cfg_4 == auth_8 && clk_16 == tx_12 ;endproperty \n property name; @(posedge clk_reset_4) (  tx_16  != reg_16 ) &&  (  rst_116  && data_3  || data_12 ) |-> core_2 == err_14 && core_118 == err_14 ;endproperty \n property name; @(posedge clk_reset_4) (  tx_16  != reg_16 ) &&  (  rst_116  && data_3  || data_12 ) &&  (  sig_5 ) |-> cfg_20 == hw_5 && err_12 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_4"
    },
    {
        "Code": "if (  rst_16  && fsm_18 ) begin \n    core_11 = reg_12;\n    cfg_208 <= cfg_103;\n    if ( rst_10  != chip_19  && rx_7  && rx_1 ) begin\n        tx_112 = core_6;\n        reg_115 = rx_18;\n    end\n        if ( rst_18 ) begin\n            hw_9 = clk_11;\n            chip_3 = reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_1) (  rst_16  && fsm_18 ) |-> core_11 == reg_12 && cfg_208 == cfg_103 ;endproperty \n property name; @(negedge clock_source_1) (  rst_16  && fsm_18 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) |-> tx_112 == core_6 && reg_115 == rx_18 ;endproperty \n property name; @(negedge clock_source_1) (  rst_16  && fsm_18 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) &&  (  rst_18 ) |-> hw_9 == clk_11 && chip_3 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "if (  data_6  || sig_119  && fsm_1  != reg_14 ) begin \n    sig_172 = clk_3;\n    chip_9 = hw_18;\n    rst_12 <= core_2;\n    if ( rx_12  != data_16 ) begin\n        rst_138 = data_18;\n        sig_32 <= data_3;\n        fsm_2 = cfg_5;\n    end\n        if ( chip_152  || data_5 ) begin\n            rx_11 <= core_1;\n            sig_4 = data_11;\n            sig_18 <= reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_3) (  data_6  || sig_119  && fsm_1  != reg_14 ) |-> sig_172 == clk_3 && chip_9 == hw_18 && rst_12 == core_2 ;endproperty \n property name; @(negedge fast_clk_3) (  data_6  || sig_119  && fsm_1  != reg_14 ) &&  (  rx_12  != data_16 ) |-> rst_138 == data_18 && sig_32 == data_3 && fsm_2 == cfg_5 ;endproperty \n property name; @(negedge fast_clk_3) (  data_6  || sig_119  && fsm_1  != reg_14 ) &&  (  rx_12  != data_16 ) &&  (  chip_152  || data_5 ) |-> rx_11 == core_1 && sig_4 == data_11 && sig_18 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_3"
    },
    {
        "Code": "if (  sig_1 ) begin \n    auth_1 = clk_10;\n    core_9 = rst_10;\n    if ( core_12  || rx_7  != chip_16  && rx_19 ) begin\n        rst_15 = auth_12;\n        data_15 = err_20;\n    end\n        if ( err_19  || fsm_115  != sig_6  || rst_5 ) begin\n            cfg_7 = cfg_19;\n            chip_96 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_1) (  sig_1 ) |-> auth_1 == clk_10 && core_9 == rst_10 ;endproperty \n property name; @(posedge sys_clk_1) (  sig_1 ) &&  (  core_12  || rx_7  != chip_16  && rx_19 ) |-> rst_15 == auth_12 && data_15 == err_20 ;endproperty \n property name; @(posedge sys_clk_1) (  sig_1 ) &&  (  core_12  || rx_7  != chip_16  && rx_19 ) &&  (  err_19  || fsm_115  != sig_6  || rst_5 ) |-> cfg_7 == cfg_19 && chip_96 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_1"
    },
    {
        "Code": "if (  !reg_20 ) begin \n    cfg_116 <= chip_9;\n    chip_4 <= cfg_7;\n    fsm_20 = chip_17;\n    if ( hw_16  || sig_5  != core_12  || chip_6 ) begin\n        sig_16 = core_1;\n        err_9 <= chip_3;\n        cfg_76 <= data_11;\n    end\n        if ( clk_19  != chip_5  || reg_16  && sig_13 ) begin\n            sig_9 <= hw_9;\n            cfg_16 <= chip_9;\n            rst_18 = sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_20) (  !reg_20 ) |-> cfg_116 == chip_9 && chip_4 == cfg_7 && fsm_20 == chip_17 ;endproperty \n property name; @(negedge clk_osc_20) (  !reg_20 ) &&  (  hw_16  || sig_5  != core_12  || chip_6 ) |-> sig_16 == core_1 && err_9 == chip_3 && cfg_76 == data_11 ;endproperty \n property name; @(negedge clk_osc_20) (  !reg_20 ) &&  (  hw_16  || sig_5  != core_12  || chip_6 ) &&  (  clk_19  != chip_5  || reg_16  && sig_13 ) |-> sig_9 == hw_9 && cfg_16 == chip_9 && rst_18 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "if (  data_10  && auth_7  != fsm_7 ) begin \n    sig_5 <= core_6;\n    cfg_19 = err_14;\n    auth_17 <= hw_10;\n    if ( sig_16 ) begin\n        rst_15 = reg_4;\n        auth_19 <= sig_8;\n        err_9 = err_190;\n    end\n        if ( fsm_16  != auth_12 ) begin\n            cfg_17 = fsm_4;\n            fsm_114 = sig_15;\n            clk_4 = auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_6) (  data_10  && auth_7  != fsm_7 ) |-> sig_5 == core_6 && cfg_19 == err_14 && auth_17 == hw_10 ;endproperty \n property name; @(posedge core_clock_6) (  data_10  && auth_7  != fsm_7 ) &&  (  sig_16 ) |-> rst_15 == reg_4 && auth_19 == sig_8 && err_9 == err_190 ;endproperty \n property name; @(posedge core_clock_6) (  data_10  && auth_7  != fsm_7 ) &&  (  sig_16 ) &&  (  fsm_16  != auth_12 ) |-> cfg_17 == fsm_4 && fsm_114 == sig_15 && clk_4 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_6"
    },
    {
        "Code": "if (  reg_8  != rst_4  || auth_11 ) begin \n    hw_13 <= cfg_9;\n    rst_116 = clk_2;\n    if ( tx_16 ) begin\n        auth_20 = cfg_6;\n        clk_43 = rx_19;\n    end\n        if ( core_1  != tx_12  && cfg_14 ) begin\n            err_15 = sig_6;\n            rx_2 = rx_7;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_19) (  reg_8  != rst_4  || auth_11 ) |-> hw_13 == cfg_9 && rst_116 == clk_2 ;endproperty \n property name; @(posedge pll_clk_19) (  reg_8  != rst_4  || auth_11 ) &&  (  tx_16 ) |-> auth_20 == cfg_6 && clk_43 == rx_19 ;endproperty \n property name; @(posedge pll_clk_19) (  reg_8  != rst_4  || auth_11 ) &&  (  tx_16 ) &&  (  core_1  != tx_12  && cfg_14 ) |-> err_15 == sig_6 && rx_2 == rx_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_19"
    },
    {
        "Code": "if (  chip_17  && chip_11  || tx_8 ) begin \n    fsm_8 = reg_3;\n    hw_20 <= fsm_10;\n    if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n        data_17 = rst_1;\n        fsm_26 <= hw_4;\n    end\n        if ( core_13  != rst_5  || core_2 ) begin\n            core_16 <= auth_9;\n            chip_7 = rx_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_5) (  chip_17  && chip_11  || tx_8 ) |-> fsm_8 == reg_3 && hw_20 == fsm_10 ;endproperty \n property name; @(posedge clk_gen_5) (  chip_17  && chip_11  || tx_8 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> data_17 == rst_1 && fsm_26 == hw_4 ;endproperty \n property name; @(posedge clk_gen_5) (  chip_17  && chip_11  || tx_8 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) &&  (  core_13  != rst_5  || core_2 ) |-> core_16 == auth_9 && chip_7 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_5"
    },
    {
        "Code": "if (  core_18 ) begin \n    rx_114 <= cfg_2;\n    fsm_116 <= err_12;\n    if ( auth_12 ) begin\n        data_3 = hw_4;\n        fsm_42 = cfg_15;\n    end\n        if ( sig_2  != chip_6 ) begin\n            chip_18 = auth_8;\n            hw_7 = fsm_3;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_7) (  core_18 ) |-> rx_114 == cfg_2 && fsm_116 == err_12 ;endproperty \n property name; @(negedge mem_clock_7) (  core_18 ) &&  (  auth_12 ) |-> data_3 == hw_4 && fsm_42 == cfg_15 ;endproperty \n property name; @(negedge mem_clock_7) (  core_18 ) &&  (  auth_12 ) &&  (  sig_2  != chip_6 ) |-> chip_18 == auth_8 && hw_7 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_7"
    },
    {
        "Code": "if (  err_15 ) begin \n    cfg_1 <= core_1;\n    if ( err_7  || hw_16 ) begin\n        chip_19 = core_8;\n    end\n        if ( rx_2 ) begin\n            reg_6 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_2) (  err_15 ) |-> cfg_1 == core_1 ;endproperty \n property name; @(negedge clk_out_2) (  err_15 ) &&  (  err_7  || hw_16 ) |-> chip_19 == core_8 ;endproperty \n property name; @(negedge clk_out_2) (  err_15 ) &&  (  err_7  || hw_16 ) &&  (  rx_2 ) |-> reg_6 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "if (  chip_5  != auth_5  || rst_8 ) begin \n    cfg_18 = hw_3;\n    err_5 = rx_12;\n    reg_58 <= reg_15;\n    if ( reg_1  || auth_7  != clk_10  && chip_70 ) begin\n        hw_18 = auth_2;\n        hw_9 <= rx_18;\n        cfg_20 <= fsm_10;\n    end\n        if ( reg_14  != err_1 ) begin\n            hw_196 <= cfg_19;\n            err_18 = auth_16;\n            cfg_52 = chip_18;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_8) (  chip_5  != auth_5  || rst_8 ) |-> cfg_18 == hw_3 && err_5 == rx_12 && reg_58 == reg_15 ;endproperty \n property name; @(negedge fast_clk_8) (  chip_5  != auth_5  || rst_8 ) &&  (  reg_1  || auth_7  != clk_10  && chip_70 ) |-> hw_18 == auth_2 && hw_9 == rx_18 && cfg_20 == fsm_10 ;endproperty \n property name; @(negedge fast_clk_8) (  chip_5  != auth_5  || rst_8 ) &&  (  reg_1  || auth_7  != clk_10  && chip_70 ) &&  (  reg_14  != err_1 ) |-> hw_196 == cfg_19 && err_18 == auth_16 && cfg_52 == chip_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_8"
    },
    {
        "Code": "if (  clk_14  || clk_10 ) begin \n    hw_14 <= core_14;\n    rx_2 = auth_19;\n    if ( reg_13  || auth_6  && cfg_1  && reg_8 ) begin\n        chip_4 = clk_8;\n        auth_3 <= fsm_15;\n    end\n        if ( reg_13  != auth_12  && data_4 ) begin\n            rx_20 <= err_6;\n            data_10 = core_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_4) (  clk_14  || clk_10 ) |-> hw_14 == core_14 && rx_2 == auth_19 ;endproperty \n property name; @(posedge clk_out_4) (  clk_14  || clk_10 ) &&  (  reg_13  || auth_6  && cfg_1  && reg_8 ) |-> chip_4 == clk_8 && auth_3 == fsm_15 ;endproperty \n property name; @(posedge clk_out_4) (  clk_14  || clk_10 ) &&  (  reg_13  || auth_6  && cfg_1  && reg_8 ) &&  (  reg_13  != auth_12  && data_4 ) |-> rx_20 == err_6 && data_10 == core_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "if (  err_6  && chip_4  || fsm_3 ) begin \n    hw_11 <= chip_6;\n    core_6 <= cfg_13;\n    if ( rst_20 ) begin\n        hw_12 = core_12;\n        fsm_4 <= sig_19;\n    end\n        if ( fsm_6 ) begin\n            rst_19 <= core_1;\n            err_7 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_1) (  err_6  && chip_4  || fsm_3 ) |-> hw_11 == chip_6 && core_6 == cfg_13 ;endproperty \n property name; @(negedge async_clk_1) (  err_6  && chip_4  || fsm_3 ) &&  (  rst_20 ) |-> hw_12 == core_12 && fsm_4 == sig_19 ;endproperty \n property name; @(negedge async_clk_1) (  err_6  && chip_4  || fsm_3 ) &&  (  rst_20 ) &&  (  fsm_6 ) |-> rst_19 == core_1 && err_7 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "if ( !tx_6 ) begin \n    clk_62 <= data_12;\n    if ( cfg_10  && sig_4  && cfg_17  || sig_8 ) begin\n        hw_38 <= reg_12;\n    end\n        if ( tx_7  || core_20 ) begin\n            cfg_2 <= err_8;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_14) ( !tx_6 ) |-> clk_62 == data_12 ;endproperty \n property name; @(posedge bus_clock_14) ( !tx_6 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) |-> hw_38 == reg_12 ;endproperty \n property name; @(posedge bus_clock_14) ( !tx_6 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) &&  (  tx_7  || core_20 ) |-> cfg_2 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_14"
    },
    {
        "Code": "if (  data_8  != clk_18 ) begin \n    auth_2 <= reg_2;\n    if ( cfg_7  != reg_11  || err_18 ) begin\n        rx_12 = data_12;\n    end\n        if ( chip_1  || auth_15  != fsm_8 ) begin\n            rx_13 = rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_17) (  data_8  != clk_18 ) |-> auth_2 == reg_2 ;endproperty \n property name; @(posedge clock_ctrl_17) (  data_8  != clk_18 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> rx_12 == data_12 ;endproperty \n property name; @(posedge clock_ctrl_17) (  data_8  != clk_18 ) &&  (  cfg_7  != reg_11  || err_18 ) &&  (  chip_1  || auth_15  != fsm_8 ) |-> rx_13 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_17"
    },
    {
        "Code": "if (  sig_4  != core_16 ) begin \n    reg_116 = sig_6;\n    sig_28 = err_10;\n    if ( chip_4  || fsm_11  || tx_19  || cfg_11 ) begin\n        reg_18 <= clk_19;\n        auth_114 = reg_7;\n    end\n        if ( rst_20  || clk_5  && fsm_4  || rx_20 ) begin\n            auth_2 <= err_18;\n            auth_14 = rst_16;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_1) (  sig_4  != core_16 ) |-> reg_116 == sig_6 && sig_28 == err_10 ;endproperty \n property name; @(negedge ref_clk_1) (  sig_4  != core_16 ) &&  (  chip_4  || fsm_11  || tx_19  || cfg_11 ) |-> reg_18 == clk_19 && auth_114 == reg_7 ;endproperty \n property name; @(negedge ref_clk_1) (  sig_4  != core_16 ) &&  (  chip_4  || fsm_11  || tx_19  || cfg_11 ) &&  (  rst_20  || clk_5  && fsm_4  || rx_20 ) |-> auth_2 == err_18 && auth_14 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "if (  auth_18  && sig_7  && hw_9 ) begin \n    chip_79 = fsm_19;\n    sig_11 <= fsm_16;\n    auth_120 <= sig_14;\n    if ( rst_10  != data_2  || sig_20  != rst_9 ) begin\n        tx_3 <= rst_8;\n        hw_3 = sig_14;\n        sig_116 = tx_4;\n    end\n        if ( rst_8  || err_12  || data_6  || core_12 ) begin\n            core_3 = tx_12;\n            tx_7 <= cfg_10;\n            data_203 = sig_8;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_15) (  auth_18  && sig_7  && hw_9 ) |-> chip_79 == fsm_19 && sig_11 == fsm_16 && auth_120 == sig_14 ;endproperty \n property name; @(negedge core_clock_15) (  auth_18  && sig_7  && hw_9 ) &&  (  rst_10  != data_2  || sig_20  != rst_9 ) |-> tx_3 == rst_8 && hw_3 == sig_14 && sig_116 == tx_4 ;endproperty \n property name; @(negedge core_clock_15) (  auth_18  && sig_7  && hw_9 ) &&  (  rst_10  != data_2  || sig_20  != rst_9 ) &&  (  rst_8  || err_12  || data_6  || core_12 ) |-> core_3 == tx_12 && tx_7 == cfg_10 && data_203 == sig_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "if (  fsm_18  || clk_7 ) begin \n    cfg_14 <= hw_4;\n    chip_7 = chip_1;\n    if ( tx_18  || auth_6 ) begin\n        auth_11 = tx_8;\n        chip_20 <= fsm_2;\n    end\n        if ( rst_1  != clk_9  || fsm_17  || hw_12 ) begin\n            core_9 <= tx_12;\n            clk_7 = reg_3;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_17) (  fsm_18  || clk_7 ) |-> cfg_14 == hw_4 && chip_7 == chip_1 ;endproperty \n property name; @(negedge core_clock_17) (  fsm_18  || clk_7 ) &&  (  tx_18  || auth_6 ) |-> auth_11 == tx_8 && chip_20 == fsm_2 ;endproperty \n property name; @(negedge core_clock_17) (  fsm_18  || clk_7 ) &&  (  tx_18  || auth_6 ) &&  (  rst_1  != clk_9  || fsm_17  || hw_12 ) |-> core_9 == tx_12 && clk_7 == reg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "if (  auth_18  && sig_7  && hw_9 ) begin \n    tx_2 <= rst_6;\n    sig_15 <= rx_18;\n    if ( fsm_19  && core_6  != data_20  && sig_11 ) begin\n        chip_13 = tx_15;\n        hw_11 <= err_15;\n    end\n        if ( rx_7  != cfg_17  || err_20  || sig_13 ) begin\n            tx_14 = chip_6;\n            chip_7 = hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_7) (  auth_18  && sig_7  && hw_9 ) |-> tx_2 == rst_6 && sig_15 == rx_18 ;endproperty \n property name; @(posedge clock_source_7) (  auth_18  && sig_7  && hw_9 ) &&  (  fsm_19  && core_6  != data_20  && sig_11 ) |-> chip_13 == tx_15 && hw_11 == err_15 ;endproperty \n property name; @(posedge clock_source_7) (  auth_18  && sig_7  && hw_9 ) &&  (  fsm_19  && core_6  != data_20  && sig_11 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) |-> tx_14 == chip_6 && chip_7 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_7"
    },
    {
        "Code": "if (  hw_16  != sig_19  && fsm_6  != rst_18 ) begin \n    sig_5 = auth_5;\n    if ( reg_1  || auth_7  != clk_10  && chip_70 ) begin\n        cfg_2 = err_7;\n    end\n        if ( rst_8  && tx_19 ) begin\n            tx_8 = sig_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_14) (  hw_16  != sig_19  && fsm_6  != rst_18 ) |-> sig_5 == auth_5 ;endproperty \n property name; @(posedge clk_gen_14) (  hw_16  != sig_19  && fsm_6  != rst_18 ) &&  (  reg_1  || auth_7  != clk_10  && chip_70 ) |-> cfg_2 == err_7 ;endproperty \n property name; @(posedge clk_gen_14) (  hw_16  != sig_19  && fsm_6  != rst_18 ) &&  (  reg_1  || auth_7  != clk_10  && chip_70 ) &&  (  rst_8  && tx_19 ) |-> tx_8 == sig_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_14"
    },
    {
        "Code": "if (  err_4  || rst_1  != tx_5  && rst_18 ) begin \n    reg_12 <= sig_1;\n    chip_1 = tx_2;\n    if ( data_13  && core_13 ) begin\n        err_79 <= fsm_8;\n        auth_114 = chip_1;\n    end\n        if ( core_43 ) begin\n            cfg_13 <= chip_1;\n            data_116 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_15) (  err_4  || rst_1  != tx_5  && rst_18 ) |-> reg_12 == sig_1 && chip_1 == tx_2 ;endproperty \n property name; @(posedge ref_clk_15) (  err_4  || rst_1  != tx_5  && rst_18 ) &&  (  data_13  && core_13 ) |-> err_79 == fsm_8 && auth_114 == chip_1 ;endproperty \n property name; @(posedge ref_clk_15) (  err_4  || rst_1  != tx_5  && rst_18 ) &&  (  data_13  && core_13 ) &&  (  core_43 ) |-> cfg_13 == chip_1 && data_116 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_15"
    },
    {
        "Code": "if (  rst_9  != fsm_10  || auth_2  != rst_13 ) begin \n    rst_138 = reg_5;\n    core_9 = hw_20;\n    if ( chip_15 ) begin\n        core_15 = reg_19;\n        cfg_105 = core_12;\n    end\n        if ( rst_1  || sig_11  && data_20 ) begin\n            chip_14 <= tx_19;\n            rx_11 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_2) (  rst_9  != fsm_10  || auth_2  != rst_13 ) |-> rst_138 == reg_5 && core_9 == hw_20 ;endproperty \n property name; @(negedge clk_osc_2) (  rst_9  != fsm_10  || auth_2  != rst_13 ) &&  (  chip_15 ) |-> core_15 == reg_19 && cfg_105 == core_12 ;endproperty \n property name; @(negedge clk_osc_2) (  rst_9  != fsm_10  || auth_2  != rst_13 ) &&  (  chip_15 ) &&  (  rst_1  || sig_11  && data_20 ) |-> chip_14 == tx_19 && rx_11 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_2"
    },
    {
        "Code": "if (  cfg_4  && core_11  && data_9 ) begin \n    sig_19 <= hw_8;\n    if ( auth_6  || data_20  && err_10  != core_16 ) begin\n        core_13 = auth_11;\n    end\n        if ( rst_7  != data_18  || cfg_11 ) begin\n            data_155 = chip_14;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_8) (  cfg_4  && core_11  && data_9 ) |-> sig_19 == hw_8 ;endproperty \n property name; @(posedge ref_clk_8) (  cfg_4  && core_11  && data_9 ) &&  (  auth_6  || data_20  && err_10  != core_16 ) |-> core_13 == auth_11 ;endproperty \n property name; @(posedge ref_clk_8) (  cfg_4  && core_11  && data_9 ) &&  (  auth_6  || data_20  && err_10  != core_16 ) &&  (  rst_7  != data_18  || cfg_11 ) |-> data_155 == chip_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_8"
    },
    {
        "Code": "if (  data_20  && cfg_3  != reg_20 ) begin \n    tx_115 <= cfg_4;\n    sig_8 <= fsm_16;\n    if ( cfg_7  || cfg_11 ) begin\n        cfg_9 = chip_19;\n        hw_16 = rst_9;\n    end\n        if ( chip_3  != sig_8  || auth_4  != fsm_1 ) begin\n            reg_6 = tx_10;\n            chip_6 <= fsm_8;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_9) (  data_20  && cfg_3  != reg_20 ) |-> tx_115 == cfg_4 && sig_8 == fsm_16 ;endproperty \n property name; @(posedge ref_clk_9) (  data_20  && cfg_3  != reg_20 ) &&  (  cfg_7  || cfg_11 ) |-> cfg_9 == chip_19 && hw_16 == rst_9 ;endproperty \n property name; @(posedge ref_clk_9) (  data_20  && cfg_3  != reg_20 ) &&  (  cfg_7  || cfg_11 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_1 ) |-> reg_6 == tx_10 && chip_6 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_9"
    },
    {
        "Code": "if (  sig_14  || cfg_2  != data_16 ) begin \n    tx_16 = core_14;\n    if ( sig_1515  != err_3  && reg_9  != rst_152 ) begin\n        rst_8 = reg_7;\n    end\n        if ( data_9  != core_6  && data_20 ) begin\n            cfg_20 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_19) (  sig_14  || cfg_2  != data_16 ) |-> tx_16 == core_14 ;endproperty \n property name; @(posedge clock_ctrl_19) (  sig_14  || cfg_2  != data_16 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) |-> rst_8 == reg_7 ;endproperty \n property name; @(posedge clock_ctrl_19) (  sig_14  || cfg_2  != data_16 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) &&  (  data_9  != core_6  && data_20 ) |-> cfg_20 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_19"
    },
    {
        "Code": "if (  data_12 ) begin \n    err_11 <= err_18;\n    fsm_7 = hw_9;\n    sig_1 <= cfg_11;\n    if ( data_17 ) begin\n        rst_15 <= sig_18;\n        rx_8 = chip_7;\n        clk_6 = sig_12;\n    end\n        if ( rst_7  != hw_7  || sig_114  && clk_2 ) begin\n            sig_18 <= core_1;\n            sig_2 = clk_2;\n            fsm_20 <= data_8;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_16) (  data_12 ) |-> err_11 == err_18 && fsm_7 == hw_9 && sig_1 == cfg_11 ;endproperty \n property name; @(negedge clock_source_16) (  data_12 ) &&  (  data_17 ) |-> rst_15 == sig_18 && rx_8 == chip_7 && clk_6 == sig_12 ;endproperty \n property name; @(negedge clock_source_16) (  data_12 ) &&  (  data_17 ) &&  (  rst_7  != hw_7  || sig_114  && clk_2 ) |-> sig_18 == core_1 && sig_2 == clk_2 && fsm_20 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_16"
    },
    {
        "Code": "if (  data_9  != chip_12  && tx_5 ) begin \n    sig_2 = err_16;\n    core_4 = core_1;\n    if ( tx_7  || core_20 ) begin\n        err_11 = chip_1;\n        fsm_115 = auth_18;\n    end\n        if ( cfg_7  != reg_16  || err_18 ) begin\n            sig_63 <= err_13;\n            data_2 = data_11;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_9) (  data_9  != chip_12  && tx_5 ) |-> sig_2 == err_16 && core_4 == core_1 ;endproperty \n property name; @(negedge core_clock_9) (  data_9  != chip_12  && tx_5 ) &&  (  tx_7  || core_20 ) |-> err_11 == chip_1 && fsm_115 == auth_18 ;endproperty \n property name; @(negedge core_clock_9) (  data_9  != chip_12  && tx_5 ) &&  (  tx_7  || core_20 ) &&  (  cfg_7  != reg_16  || err_18 ) |-> sig_63 == err_13 && data_2 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "if (  reg_10  && rst_11  || clk_20  != auth_16 ) begin \n    cfg_5 <= chip_3;\n    auth_18 = err_17;\n    if ( err_8  || rst_20  || clk_15 ) begin\n        core_75 = core_4;\n        reg_1 <= chip_4;\n    end\n        if ( rst_11  || tx_9  || reg_9 ) begin\n            fsm_17 <= err_7;\n            fsm_1 <= reg_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_7) (  reg_10  && rst_11  || clk_20  != auth_16 ) |-> cfg_5 == chip_3 && auth_18 == err_17 ;endproperty \n property name; @(negedge clock_ctrl_7) (  reg_10  && rst_11  || clk_20  != auth_16 ) &&  (  err_8  || rst_20  || clk_15 ) |-> core_75 == core_4 && reg_1 == chip_4 ;endproperty \n property name; @(negedge clock_ctrl_7) (  reg_10  && rst_11  || clk_20  != auth_16 ) &&  (  err_8  || rst_20  || clk_15 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> fsm_17 == err_7 && fsm_1 == reg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_7"
    },
    {
        "Code": "if (  sig_11  || chip_114  != rst_7  || sig_20 ) begin \n    auth_120 <= hw_12;\n    hw_18 <= sig_4;\n    tx_17 = cfg_19;\n    if ( chip_3  != sig_19  || auth_4  != fsm_1 ) begin\n        clk_12 = reg_11;\n        clk_62 <= cfg_4;\n        err_18 = err_2;\n    end\n        if ( fsm_20  != core_5  || err_18 ) begin\n            auth_4 = core_1;\n            chip_8 = clk_1;\n            cfg_10 <= core_90;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_4) (  sig_11  || chip_114  != rst_7  || sig_20 ) |-> auth_120 == hw_12 && hw_18 == sig_4 && tx_17 == cfg_19 ;endproperty \n property name; @(posedge main_clk_4) (  sig_11  || chip_114  != rst_7  || sig_20 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) |-> clk_12 == reg_11 && clk_62 == cfg_4 && err_18 == err_2 ;endproperty \n property name; @(posedge main_clk_4) (  sig_11  || chip_114  != rst_7  || sig_20 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) &&  (  fsm_20  != core_5  || err_18 ) |-> auth_4 == core_1 && chip_8 == clk_1 && cfg_10 == core_90 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_4"
    },
    {
        "Code": "if (  err_1  || fsm_14  && core_20 ) begin \n    chip_3 = chip_12;\n    err_2 <= core_1;\n    chip_1 <= hw_14;\n    if ( core_140  || sig_140  != data_15 ) begin\n        reg_8 = cfg_103;\n        rst_138 <= chip_4;\n        err_195 <= core_7;\n    end\n        if ( data_6 ) begin\n            rx_19 = tx_19;\n            data_2 = rx_1;\n            fsm_6 <= sig_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_1) (  err_1  || fsm_14  && core_20 ) |-> chip_3 == chip_12 && err_2 == core_1 && chip_1 == hw_14 ;endproperty \n property name; @(posedge clk_enable_1) (  err_1  || fsm_14  && core_20 ) &&  (  core_140  || sig_140  != data_15 ) |-> reg_8 == cfg_103 && rst_138 == chip_4 && err_195 == core_7 ;endproperty \n property name; @(posedge clk_enable_1) (  err_1  || fsm_14  && core_20 ) &&  (  core_140  || sig_140  != data_15 ) &&  (  data_6 ) |-> rx_19 == tx_19 && data_2 == rx_1 && fsm_6 == sig_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_1"
    },
    {
        "Code": "if (  rx_20  != sig_4  && chip_19  && chip_15 ) begin \n    chip_96 = reg_3;\n    fsm_18 <= sig_6;\n    err_15 = sig_11;\n    if ( sig_1515  != err_3  && reg_9  != rst_152 ) begin\n        chip_110 <= core_1;\n        fsm_1 <= clk_8;\n        auth_6 <= data_14;\n    end\n        if ( hw_15  || rx_7  || core_15  != core_9 ) begin\n            rst_9 = rst_16;\n            sig_11 <= sig_6;\n            cfg_19 = tx_2;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_2) (  rx_20  != sig_4  && chip_19  && chip_15 ) |-> chip_96 == reg_3 && fsm_18 == sig_6 && err_15 == sig_11 ;endproperty \n property name; @(posedge clk_gen_2) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) |-> chip_110 == core_1 && fsm_1 == clk_8 && auth_6 == data_14 ;endproperty \n property name; @(posedge clk_gen_2) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  sig_1515  != err_3  && reg_9  != rst_152 ) &&  (  hw_15  || rx_7  || core_15  != core_9 ) |-> rst_9 == rst_16 && sig_11 == sig_6 && cfg_19 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_2"
    },
    {
        "Code": "if (  auth_4  && auth_10 ) begin \n    tx_8 = chip_18;\n    core_112 = tx_14;\n    if ( rst_11  || auth_6  || sig_8  || reg_18 ) begin\n        hw_7 = err_6;\n        tx_17 = rst_12;\n    end\n        if ( clk_12  || fsm_11  && clk_9  && cfg_13 ) begin\n            chip_3 = err_1;\n            core_7 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_18) (  auth_4  && auth_10 ) |-> tx_8 == chip_18 && core_112 == tx_14 ;endproperty \n property name; @(negedge ref_clk_18) (  auth_4  && auth_10 ) &&  (  rst_11  || auth_6  || sig_8  || reg_18 ) |-> hw_7 == err_6 && tx_17 == rst_12 ;endproperty \n property name; @(negedge ref_clk_18) (  auth_4  && auth_10 ) &&  (  rst_11  || auth_6  || sig_8  || reg_18 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) |-> chip_3 == err_1 && core_7 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "if (  err_7  != rx_19  || sig_5  || sig_15 ) begin \n    reg_12 <= reg_6;\n    clk_27 <= data_17;\n    cfg_18 <= sig_5;\n    if ( core_12  || core_11  || err_20  != tx_20 ) begin\n        hw_7 <= chip_12;\n        auth_19 <= err_6;\n        tx_19 <= clk_3;\n    end\n        if ( fsm_14  || rx_1  != core_19 ) begin\n            fsm_114 <= err_9;\n            rst_7 = hw_20;\n            sig_18 <= rx_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_9) (  err_7  != rx_19  || sig_5  || sig_15 ) |-> reg_12 == reg_6 && clk_27 == data_17 && cfg_18 == sig_5 ;endproperty \n property name; @(negedge clk_enable_9) (  err_7  != rx_19  || sig_5  || sig_15 ) &&  (  core_12  || core_11  || err_20  != tx_20 ) |-> hw_7 == chip_12 && auth_19 == err_6 && tx_19 == clk_3 ;endproperty \n property name; @(negedge clk_enable_9) (  err_7  != rx_19  || sig_5  || sig_15 ) &&  (  core_12  || core_11  || err_20  != tx_20 ) &&  (  fsm_14  || rx_1  != core_19 ) |-> fsm_114 == err_9 && rst_7 == hw_20 && sig_18 == rx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_9"
    },
    {
        "Code": "if (  hw_9  && reg_20  != clk_16  || clk_8 ) begin \n    err_17 <= rst_19;\n    if ( rx_19  && data_13 ) begin\n        hw_19 = tx_8;\n    end\n        if ( tx_16  && tx_14  && reg_12 ) begin\n            rx_13 = rx_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_11) (  hw_9  && reg_20  != clk_16  || clk_8 ) |-> err_17 == rst_19 ;endproperty \n property name; @(negedge clk_signal_11) (  hw_9  && reg_20  != clk_16  || clk_8 ) &&  (  rx_19  && data_13 ) |-> hw_19 == tx_8 ;endproperty \n property name; @(negedge clk_signal_11) (  hw_9  && reg_20  != clk_16  || clk_8 ) &&  (  rx_19  && data_13 ) &&  (  tx_16  && tx_14  && reg_12 ) |-> rx_13 == rx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_11"
    },
    {
        "Code": "if (  fsm_8  || fsm_3 ) begin \n    rx_1 = hw_18;\n    reg_2 <= data_11;\n    if ( tx_15  || tx_10 ) begin\n        sig_11 = core_1;\n        chip_3 = cfg_4;\n    end\n        if ( err_9 ) begin\n            reg_8 = data_9;\n            data_120 <= fsm_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_2) (  fsm_8  || fsm_3 ) |-> rx_1 == hw_18 && reg_2 == data_11 ;endproperty \n property name; @(negedge clk_gen_2) (  fsm_8  || fsm_3 ) &&  (  tx_15  || tx_10 ) |-> sig_11 == core_1 && chip_3 == cfg_4 ;endproperty \n property name; @(negedge clk_gen_2) (  fsm_8  || fsm_3 ) &&  (  tx_15  || tx_10 ) &&  (  err_9 ) |-> reg_8 == data_9 && data_120 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_2"
    },
    {
        "Code": "if (  rx_6  && auth_1  != fsm_9 ) begin \n    reg_2 <= err_6;\n    fsm_115 = clk_14;\n    sig_13 <= auth_5;\n    if ( chip_18 ) begin\n        rst_19 = data_15;\n        core_13 = rst_12;\n        cfg_52 <= hw_14;\n    end\n        if ( core_16  != cfg_14  || hw_15  || err_11 ) begin\n            cfg_20 = rst_4;\n            auth_14 = data_12;\n            rx_16 = err_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_20) (  rx_6  && auth_1  != fsm_9 ) |-> reg_2 == err_6 && fsm_115 == clk_14 && sig_13 == auth_5 ;endproperty \n property name; @(posedge clk_signal_20) (  rx_6  && auth_1  != fsm_9 ) &&  (  chip_18 ) |-> rst_19 == data_15 && core_13 == rst_12 && cfg_52 == hw_14 ;endproperty \n property name; @(posedge clk_signal_20) (  rx_6  && auth_1  != fsm_9 ) &&  (  chip_18 ) &&  (  core_16  != cfg_14  || hw_15  || err_11 ) |-> cfg_20 == rst_4 && auth_14 == data_12 && rx_16 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "if (  hw_19 ) begin \n    hw_79 <= data_11;\n    sig_172 <= cfg_6;\n    sig_8 <= reg_6;\n    if ( fsm_14  || rst_12 ) begin\n        chip_3 = fsm_7;\n        err_6 = reg_14;\n        core_14 = cfg_4;\n    end\n        if ( clk_16  && hw_190 ) begin\n            cfg_116 = chip_19;\n            cfg_15 = chip_15;\n            core_5 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_3) (  hw_19 ) |-> hw_79 == data_11 && sig_172 == cfg_6 && sig_8 == reg_6 ;endproperty \n property name; @(posedge clk_enable_3) (  hw_19 ) &&  (  fsm_14  || rst_12 ) |-> chip_3 == fsm_7 && err_6 == reg_14 && core_14 == cfg_4 ;endproperty \n property name; @(posedge clk_enable_3) (  hw_19 ) &&  (  fsm_14  || rst_12 ) &&  (  clk_16  && hw_190 ) |-> cfg_116 == chip_19 && cfg_15 == chip_15 && core_5 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "if (  core_7  != err_16 ) begin \n    core_13 = tx_8;\n    tx_7 = reg_8;\n    if ( rx_108 ) begin\n        rst_1 = tx_17;\n        rx_125 = rx_18;\n    end\n        if ( rst_20 ) begin\n            reg_16 <= rst_13;\n            auth_6 = core_7;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_10) (  core_7  != err_16 ) |-> core_13 == tx_8 && tx_7 == reg_8 ;endproperty \n property name; @(negedge fast_clk_10) (  core_7  != err_16 ) &&  (  rx_108 ) |-> rst_1 == tx_17 && rx_125 == rx_18 ;endproperty \n property name; @(negedge fast_clk_10) (  core_7  != err_16 ) &&  (  rx_108 ) &&  (  rst_20 ) |-> reg_16 == rst_13 && auth_6 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_10"
    },
    {
        "Code": "if (  fsm_20  || auth_7  && chip_12  != fsm_17 ) begin \n    auth_16 = auth_18;\n    err_50 = core_12;\n    if ( err_2  || reg_13 ) begin\n        fsm_112 <= chip_8;\n        fsm_16 <= fsm_18;\n    end\n        if ( rx_14  || auth_10  || data_12  && rst_5 ) begin\n            err_16 = cfg_17;\n            clk_1 <= rx_20;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_11) (  fsm_20  || auth_7  && chip_12  != fsm_17 ) |-> auth_16 == auth_18 && err_50 == core_12 ;endproperty \n property name; @(posedge clk_out_11) (  fsm_20  || auth_7  && chip_12  != fsm_17 ) &&  (  err_2  || reg_13 ) |-> fsm_112 == chip_8 && fsm_16 == fsm_18 ;endproperty \n property name; @(posedge clk_out_11) (  fsm_20  || auth_7  && chip_12  != fsm_17 ) &&  (  err_2  || reg_13 ) &&  (  rx_14  || auth_10  || data_12  && rst_5 ) |-> err_16 == cfg_17 && clk_1 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_11"
    },
    {
        "Code": "if (  auth_6  && chip_3  || hw_19 ) begin \n    sig_15 <= rx_18;\n    sig_13 <= clk_4;\n    if ( rst_6 ) begin\n        hw_4 <= clk_16;\n        rst_4 = cfg_5;\n    end\n        if ( err_11  && clk_9  != rst_6 ) begin\n            data_6 <= rst_1;\n            err_15 <= tx_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_16) (  auth_6  && chip_3  || hw_19 ) |-> sig_15 == rx_18 && sig_13 == clk_4 ;endproperty \n property name; @(posedge clk_signal_16) (  auth_6  && chip_3  || hw_19 ) &&  (  rst_6 ) |-> hw_4 == clk_16 && rst_4 == cfg_5 ;endproperty \n property name; @(posedge clk_signal_16) (  auth_6  && chip_3  || hw_19 ) &&  (  rst_6 ) &&  (  err_11  && clk_9  != rst_6 ) |-> data_6 == rst_1 && err_15 == tx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_16"
    },
    {
        "Code": "if (  tx_2  && reg_13 ) begin \n    auth_4 <= auth_9;\n    chip_9 = sig_9;\n    clk_14 <= chip_19;\n    if ( cfg_13  != clk_11  && chip_5  && data_11 ) begin\n        tx_33 = err_3;\n        chip_2 <= clk_4;\n        core_1 <= reg_16;\n    end\n        if ( err_3  != rx_10 ) begin\n            cfg_5 <= reg_4;\n            data_10 = chip_8;\n            err_15 = data_14;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_2) (  tx_2  && reg_13 ) |-> auth_4 == auth_9 && chip_9 == sig_9 && clk_14 == chip_19 ;endproperty \n property name; @(posedge cpu_clock_2) (  tx_2  && reg_13 ) &&  (  cfg_13  != clk_11  && chip_5  && data_11 ) |-> tx_33 == err_3 && chip_2 == clk_4 && core_1 == reg_16 ;endproperty \n property name; @(posedge cpu_clock_2) (  tx_2  && reg_13 ) &&  (  cfg_13  != clk_11  && chip_5  && data_11 ) &&  (  err_3  != rx_10 ) |-> cfg_5 == reg_4 && data_10 == chip_8 && err_15 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_2"
    },
    {
        "Code": "if (  sig_12  != reg_1  && cfg_1  && clk_6 ) begin \n    fsm_9 <= err_20;\n    cfg_4 <= core_16;\n    chip_14 <= rx_19;\n    if ( chip_152  || data_5 ) begin\n        core_5 <= auth_12;\n        auth_8 = data_17;\n        rst_7 = rx_11;\n    end\n        if ( fsm_19  != rx_10 ) begin\n            reg_10 <= rx_13;\n            clk_13 = chip_11;\n            rst_3 = sig_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_6) (  sig_12  != reg_1  && cfg_1  && clk_6 ) |-> fsm_9 == err_20 && cfg_4 == core_16 && chip_14 == rx_19 ;endproperty \n property name; @(negedge clk_signal_6) (  sig_12  != reg_1  && cfg_1  && clk_6 ) &&  (  chip_152  || data_5 ) |-> core_5 == auth_12 && auth_8 == data_17 && rst_7 == rx_11 ;endproperty \n property name; @(negedge clk_signal_6) (  sig_12  != reg_1  && cfg_1  && clk_6 ) &&  (  chip_152  || data_5 ) &&  (  fsm_19  != rx_10 ) |-> reg_10 == rx_13 && clk_13 == chip_11 && rst_3 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_6"
    },
    {
        "Code": "if (  err_3  != chip_13  && rst_16  || rst_1 ) begin \n    rst_2 <= data_15;\n    if ( cfg_20  != sig_5  && tx_5 ) begin\n        cfg_18 <= sig_19;\n    end\n        if ( rst_1  && core_11  && auth_15 ) begin\n            data_13 = data_16;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_18) (  err_3  != chip_13  && rst_16  || rst_1 ) |-> rst_2 == data_15 ;endproperty \n property name; @(negedge bus_clock_18) (  err_3  != chip_13  && rst_16  || rst_1 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> cfg_18 == sig_19 ;endproperty \n property name; @(negedge bus_clock_18) (  err_3  != chip_13  && rst_16  || rst_1 ) &&  (  cfg_20  != sig_5  && tx_5 ) &&  (  rst_1  && core_11  && auth_15 ) |-> data_13 == data_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "if (  rst_17  != fsm_6  && err_5 ) begin \n    clk_19 <= auth_17;\n    cfg_9 <= err_15;\n    if ( rx_7 ) begin\n        hw_4 = data_8;\n        cfg_18 = rx_9;\n    end\n        if ( rx_5 ) begin\n            rx_114 = fsm_5;\n            chip_5 <= cfg_7;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_4) (  rst_17  != fsm_6  && err_5 ) |-> clk_19 == auth_17 && cfg_9 == err_15 ;endproperty \n property name; @(negedge clock_div_4) (  rst_17  != fsm_6  && err_5 ) &&  (  rx_7 ) |-> hw_4 == data_8 && cfg_18 == rx_9 ;endproperty \n property name; @(negedge clock_div_4) (  rst_17  != fsm_6  && err_5 ) &&  (  rx_7 ) &&  (  rx_5 ) |-> rx_114 == fsm_5 && chip_5 == cfg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_4"
    },
    {
        "Code": "if (  tx_12 ) begin \n    rst_12 <= chip_18;\n    data_4 <= tx_12;\n    if ( cfg_20  != fsm_8 ) begin\n        rx_130 <= rst_4;\n        rx_12 = tx_15;\n    end\n        if ( reg_7  != fsm_4  || sig_20  != err_2 ) begin\n            reg_11 = err_10;\n            chip_7 <= err_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_1) (  tx_12 ) |-> rst_12 == chip_18 && data_4 == tx_12 ;endproperty \n property name; @(negedge async_clk_1) (  tx_12 ) &&  (  cfg_20  != fsm_8 ) |-> rx_130 == rst_4 && rx_12 == tx_15 ;endproperty \n property name; @(negedge async_clk_1) (  tx_12 ) &&  (  cfg_20  != fsm_8 ) &&  (  reg_7  != fsm_4  || sig_20  != err_2 ) |-> reg_11 == err_10 && chip_7 == err_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "if (  hw_18  && auth_20  || cfg_8 ) begin \n    tx_115 = hw_18;\n    tx_17 = sig_2;\n    rst_18 = tx_9;\n    if ( data_3  && chip_19  && hw_7 ) begin\n        sig_6 <= sig_19;\n        chip_10 = fsm_16;\n        auth_117 = chip_7;\n    end\n        if ( auth_4  != clk_14  && reg_3  || tx_3 ) begin\n            chip_6 <= rx_10;\n            data_14 <= core_15;\n            auth_12 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_18) (  hw_18  && auth_20  || cfg_8 ) |-> tx_115 == hw_18 && tx_17 == sig_2 && rst_18 == tx_9 ;endproperty \n property name; @(negedge mem_clock_18) (  hw_18  && auth_20  || cfg_8 ) &&  (  data_3  && chip_19  && hw_7 ) |-> sig_6 == sig_19 && chip_10 == fsm_16 && auth_117 == chip_7 ;endproperty \n property name; @(negedge mem_clock_18) (  hw_18  && auth_20  || cfg_8 ) &&  (  data_3  && chip_19  && hw_7 ) &&  (  auth_4  != clk_14  && reg_3  || tx_3 ) |-> chip_6 == rx_10 && data_14 == core_15 && auth_12 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "if (  !fsm_6 ) begin \n    reg_36 <= rx_12;\n    fsm_116 <= clk_15;\n    cfg_4 <= err_4;\n    if ( rst_20  || clk_5  && fsm_4  || rx_20 ) begin\n        cfg_19 = reg_4;\n        cfg_14 = rst_18;\n        rst_154 <= rx_13;\n    end\n        if ( data_4  || rst_15  != core_15 ) begin\n            data_13 <= core_1;\n            reg_8 <= sig_1;\n            auth_2 = core_13;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_11) (  !fsm_6 ) |-> reg_36 == rx_12 && fsm_116 == clk_15 && cfg_4 == err_4 ;endproperty \n property name; @(posedge pll_clk_11) (  !fsm_6 ) &&  (  rst_20  || clk_5  && fsm_4  || rx_20 ) |-> cfg_19 == reg_4 && cfg_14 == rst_18 && rst_154 == rx_13 ;endproperty \n property name; @(posedge pll_clk_11) (  !fsm_6 ) &&  (  rst_20  || clk_5  && fsm_4  || rx_20 ) &&  (  data_4  || rst_15  != core_15 ) |-> data_13 == core_1 && reg_8 == sig_1 && auth_2 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_11"
    },
    {
        "Code": "if (  clk_18  || auth_13 ) begin \n    fsm_11 = cfg_6;\n    chip_79 = cfg_11;\n    if ( rst_19  != rx_6 ) begin\n        core_10 = core_6;\n        reg_11 <= core_19;\n    end\n        if ( fsm_111  || sig_7  && fsm_13 ) begin\n            clk_27 = tx_3;\n            sig_28 = clk_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_10) (  clk_18  || auth_13 ) |-> fsm_11 == cfg_6 && chip_79 == cfg_11 ;endproperty \n property name; @(posedge clk_reset_10) (  clk_18  || auth_13 ) &&  (  rst_19  != rx_6 ) |-> core_10 == core_6 && reg_11 == core_19 ;endproperty \n property name; @(posedge clk_reset_10) (  clk_18  || auth_13 ) &&  (  rst_19  != rx_6 ) &&  (  fsm_111  || sig_7  && fsm_13 ) |-> clk_27 == tx_3 && sig_28 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_10"
    },
    {
        "Code": "if (  data_1  || reg_11 ) begin \n    sig_14 = reg_17;\n    reg_11 = data_3;\n    fsm_5 = rst_19;\n    if ( core_12  != rst_14 ) begin\n        data_13 <= rx_12;\n        clk_20 <= core_13;\n        hw_2 = clk_9;\n    end\n        if ( rst_116  && data_3  || data_12 ) begin\n            cfg_19 = err_14;\n            auth_14 <= clk_115;\n            clk_17 = tx_6;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_19) (  data_1  || reg_11 ) |-> sig_14 == reg_17 && reg_11 == data_3 && fsm_5 == rst_19 ;endproperty \n property name; @(negedge mem_clock_19) (  data_1  || reg_11 ) &&  (  core_12  != rst_14 ) |-> data_13 == rx_12 && clk_20 == core_13 && hw_2 == clk_9 ;endproperty \n property name; @(negedge mem_clock_19) (  data_1  || reg_11 ) &&  (  core_12  != rst_14 ) &&  (  rst_116  && data_3  || data_12 ) |-> cfg_19 == err_14 && auth_14 == clk_115 && clk_17 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "if (  rx_14 ) begin \n    data_19 <= sig_1;\n    reg_16 <= tx_7;\n    if ( clk_15  && fsm_12  && rst_5 ) begin\n        hw_1 <= err_20;\n        core_75 <= chip_17;\n    end\n        if ( clk_11 ) begin\n            chip_12 = rx_14;\n            auth_13 = data_14;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_9) (  rx_14 ) |-> data_19 == sig_1 && reg_16 == tx_7 ;endproperty \n property name; @(negedge cpu_clock_9) (  rx_14 ) &&  (  clk_15  && fsm_12  && rst_5 ) |-> hw_1 == err_20 && core_75 == chip_17 ;endproperty \n property name; @(negedge cpu_clock_9) (  rx_14 ) &&  (  clk_15  && fsm_12  && rst_5 ) &&  (  clk_11 ) |-> chip_12 == rx_14 && auth_13 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_9"
    },
    {
        "Code": "if (  rx_20  != rst_9 ) begin \n    clk_11 <= data_3;\n    if ( core_1  != tx_12  && cfg_14 ) begin\n        clk_12 <= rst_4;\n    end\n        if ( core_12  || core_11  || err_20  != tx_16 ) begin\n            rx_2 = sig_5;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_17) (  rx_20  != rst_9 ) |-> clk_11 == data_3 ;endproperty \n property name; @(posedge clock_source_17) (  rx_20  != rst_9 ) &&  (  core_1  != tx_12  && cfg_14 ) |-> clk_12 == rst_4 ;endproperty \n property name; @(posedge clock_source_17) (  rx_20  != rst_9 ) &&  (  core_1  != tx_12  && cfg_14 ) &&  (  core_12  || core_11  || err_20  != tx_16 ) |-> rx_2 == sig_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_17"
    },
    {
        "Code": "if (  sig_12  != reg_18  && cfg_18  && clk_6 ) begin \n    reg_10 <= err_2;\n    auth_120 = cfg_4;\n    auth_6 = data_7;\n    if ( hw_15  || reg_1  && tx_19  || tx_9 ) begin\n        rx_5 = hw_5;\n        rx_7 = reg_15;\n        tx_19 = chip_4;\n    end\n        if ( cfg_20  != sig_5  && tx_5 ) begin\n            auth_18 <= auth_20;\n            err_6 = chip_12;\n            rst_15 <= err_11;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_11) (  sig_12  != reg_18  && cfg_18  && clk_6 ) |-> reg_10 == err_2 && auth_120 == cfg_4 && auth_6 == data_7 ;endproperty \n property name; @(negedge main_clk_11) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  hw_15  || reg_1  && tx_19  || tx_9 ) |-> rx_5 == hw_5 && rx_7 == reg_15 && tx_19 == chip_4 ;endproperty \n property name; @(negedge main_clk_11) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  hw_15  || reg_1  && tx_19  || tx_9 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> auth_18 == auth_20 && err_6 == chip_12 && rst_15 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_11"
    },
    {
        "Code": "if (  auth_6  || data_12  && rst_20  && cfg_20 ) begin \n    fsm_112 <= fsm_15;\n    if ( cfg_12  && rx_10  || hw_12  || fsm_14 ) begin\n        chip_12 <= err_14;\n    end\n        if ( core_14  && cfg_9  != chip_15 ) begin\n            fsm_116 = reg_2;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_19) (  auth_6  || data_12  && rst_20  && cfg_20 ) |-> fsm_112 == fsm_15 ;endproperty \n property name; @(negedge cpu_clock_19) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  cfg_12  && rx_10  || hw_12  || fsm_14 ) |-> chip_12 == err_14 ;endproperty \n property name; @(negedge cpu_clock_19) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  cfg_12  && rx_10  || hw_12  || fsm_14 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> fsm_116 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_19"
    },
    {
        "Code": "if (  fsm_7  && rx_3  != chip_8 ) begin \n    sig_6 <= hw_5;\n    cfg_2 <= clk_14;\n    if ( data_13  && err_15 ) begin\n        core_14 = reg_20;\n        chip_12 = core_14;\n    end\n        if ( tx_17  != cfg_5  && chip_17  && fsm_4 ) begin\n            hw_1 = hw_18;\n            chip_8 = hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_2) (  fsm_7  && rx_3  != chip_8 ) |-> sig_6 == hw_5 && cfg_2 == clk_14 ;endproperty \n property name; @(posedge async_clk_2) (  fsm_7  && rx_3  != chip_8 ) &&  (  data_13  && err_15 ) |-> core_14 == reg_20 && chip_12 == core_14 ;endproperty \n property name; @(posedge async_clk_2) (  fsm_7  && rx_3  != chip_8 ) &&  (  data_13  && err_15 ) &&  (  tx_17  != cfg_5  && chip_17  && fsm_4 ) |-> hw_1 == hw_18 && chip_8 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_2"
    },
    {
        "Code": "if (  tx_3  || rst_13  && data_18  || cfg_17 ) begin \n    auth_14 = err_9;\n    data_14 <= rx_9;\n    if ( rx_10  != tx_13 ) begin\n        tx_15 <= core_10;\n        auth_16 = rst_14;\n    end\n        if ( sig_4  || rst_17  || data_3  && tx_12 ) begin\n            rx_9 <= cfg_4;\n            fsm_16 = core_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_20) (  tx_3  || rst_13  && data_18  || cfg_17 ) |-> auth_14 == err_9 && data_14 == rx_9 ;endproperty \n property name; @(posedge clk_osc_20) (  tx_3  || rst_13  && data_18  || cfg_17 ) &&  (  rx_10  != tx_13 ) |-> tx_15 == core_10 && auth_16 == rst_14 ;endproperty \n property name; @(posedge clk_osc_20) (  tx_3  || rst_13  && data_18  || cfg_17 ) &&  (  rx_10  != tx_13 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) |-> rx_9 == cfg_4 && fsm_16 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_20"
    },
    {
        "Code": "if (  core_110 ) begin \n    tx_1010 = cfg_13;\n    if ( hw_1  || fsm_17  || clk_18 ) begin\n        cfg_2 <= cfg_6;\n    end\n        if ( auth_11  || sig_18 ) begin\n            sig_149 = reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_1) (  core_110 ) |-> tx_1010 == cfg_13 ;endproperty \n property name; @(negedge clock_source_1) (  core_110 ) &&  (  hw_1  || fsm_17  || clk_18 ) |-> cfg_2 == cfg_6 ;endproperty \n property name; @(negedge clock_source_1) (  core_110 ) &&  (  hw_1  || fsm_17  || clk_18 ) &&  (  auth_11  || sig_18 ) |-> sig_149 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "if (  auth_7  && cfg_4  != hw_19  || err_4 ) begin \n    clk_6 = rst_6;\n    auth_20 = core_14;\n    if ( err_5  != chip_6  || rx_8 ) begin\n        rst_19 <= hw_18;\n        chip_11 = err_4;\n    end\n        if ( cfg_6  != sig_16 ) begin\n            fsm_14 = sig_18;\n            chip_96 <= tx_2;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_2) (  auth_7  && cfg_4  != hw_19  || err_4 ) |-> clk_6 == rst_6 && auth_20 == core_14 ;endproperty \n property name; @(negedge bus_clock_2) (  auth_7  && cfg_4  != hw_19  || err_4 ) &&  (  err_5  != chip_6  || rx_8 ) |-> rst_19 == hw_18 && chip_11 == err_4 ;endproperty \n property name; @(negedge bus_clock_2) (  auth_7  && cfg_4  != hw_19  || err_4 ) &&  (  err_5  != chip_6  || rx_8 ) &&  (  cfg_6  != sig_16 ) |-> fsm_14 == sig_18 && chip_96 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_2"
    },
    {
        "Code": "if (  core_9  || auth_18  != data_11  || cfg_12 ) begin \n    clk_8 <= data_17;\n    fsm_16 = rst_20;\n    reg_19 = reg_20;\n    if ( chip_6 ) begin\n        cfg_7 <= tx_20;\n        cfg_52 <= rst_19;\n        data_9 <= sig_4;\n    end\n        if ( err_11  && clk_9  != rst_111 ) begin\n            sig_10 <= reg_9;\n            reg_173 <= hw_10;\n            data_8 <= sig_9;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_8) (  core_9  || auth_18  != data_11  || cfg_12 ) |-> clk_8 == data_17 && fsm_16 == rst_20 && reg_19 == reg_20 ;endproperty \n property name; @(posedge pll_clk_8) (  core_9  || auth_18  != data_11  || cfg_12 ) &&  (  chip_6 ) |-> cfg_7 == tx_20 && cfg_52 == rst_19 && data_9 == sig_4 ;endproperty \n property name; @(posedge pll_clk_8) (  core_9  || auth_18  != data_11  || cfg_12 ) &&  (  chip_6 ) &&  (  err_11  && clk_9  != rst_111 ) |-> sig_10 == reg_9 && reg_173 == hw_10 && data_8 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "if (  tx_17 ) begin \n    core_112 <= err_7;\n    fsm_19 = err_20;\n    cfg_2 = sig_16;\n    if ( reg_19  || auth_19 ) begin\n        core_8 = chip_11;\n        cfg_12 <= rst_20;\n        fsm_6 <= chip_3;\n    end\n        if ( fsm_118  && core_6  != data_20  && sig_11 ) begin\n            hw_196 <= fsm_4;\n            core_17 = core_7;\n            sig_1 = data_4;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_20) (  tx_17 ) |-> core_112 == err_7 && fsm_19 == err_20 && cfg_2 == sig_16 ;endproperty \n property name; @(negedge fast_clk_20) (  tx_17 ) &&  (  reg_19  || auth_19 ) |-> core_8 == chip_11 && cfg_12 == rst_20 && fsm_6 == chip_3 ;endproperty \n property name; @(negedge fast_clk_20) (  tx_17 ) &&  (  reg_19  || auth_19 ) &&  (  fsm_118  && core_6  != data_20  && sig_11 ) |-> hw_196 == fsm_4 && core_17 == core_7 && sig_1 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "if (  !sig_8 ) begin \n    hw_196 = cfg_20;\n    if ( auth_1  || auth_17 ) begin\n        tx_1 <= err_14;\n    end\n        if ( hw_8  || fsm_3 ) begin\n            data_178 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_3) (  !sig_8 ) |-> hw_196 == cfg_20 ;endproperty \n property name; @(posedge sys_clk_3) (  !sig_8 ) &&  (  auth_1  || auth_17 ) |-> tx_1 == err_14 ;endproperty \n property name; @(posedge sys_clk_3) (  !sig_8 ) &&  (  auth_1  || auth_17 ) &&  (  hw_8  || fsm_3 ) |-> data_178 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_3"
    },
    {
        "Code": "if (  sig_14  && clk_17  && chip_5  || core_5 ) begin \n    core_2 = auth_20;\n    auth_19 <= reg_4;\n    err_16 = fsm_16;\n    if ( fsm_20  && sig_20  || err_20 ) begin\n        core_17 <= data_12;\n        chip_17 = core_7;\n        hw_2 = hw_9;\n    end\n        if ( auth_6 ) begin\n            cfg_15 = tx_2;\n            data_116 = cfg_2;\n            fsm_4 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_19) (  sig_14  && clk_17  && chip_5  || core_5 ) |-> core_2 == auth_20 && auth_19 == reg_4 && err_16 == fsm_16 ;endproperty \n property name; @(negedge clk_osc_19) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  fsm_20  && sig_20  || err_20 ) |-> core_17 == data_12 && chip_17 == core_7 && hw_2 == hw_9 ;endproperty \n property name; @(negedge clk_osc_19) (  sig_14  && clk_17  && chip_5  || core_5 ) &&  (  fsm_20  && sig_20  || err_20 ) &&  (  auth_6 ) |-> cfg_15 == tx_2 && data_116 == cfg_2 && fsm_4 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "if (  sig_9  != tx_7 ) begin \n    fsm_19 <= chip_9;\n    fsm_8 = rx_19;\n    if ( data_8  != auth_18  || fsm_6  && err_11 ) begin\n        data_14 <= fsm_8;\n        hw_79 <= rst_12;\n    end\n        if ( clk_8  || fsm_8  || data_4 ) begin\n            rst_16 = fsm_3;\n            cfg_19 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_14) (  sig_9  != tx_7 ) |-> fsm_19 == chip_9 && fsm_8 == rx_19 ;endproperty \n property name; @(negedge mem_clock_14) (  sig_9  != tx_7 ) &&  (  data_8  != auth_18  || fsm_6  && err_11 ) |-> data_14 == fsm_8 && hw_79 == rst_12 ;endproperty \n property name; @(negedge mem_clock_14) (  sig_9  != tx_7 ) &&  (  data_8  != auth_18  || fsm_6  && err_11 ) &&  (  clk_8  || fsm_8  || data_4 ) |-> rst_16 == fsm_3 && cfg_19 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_14"
    },
    {
        "Code": "if (  fsm_1  || tx_18  != auth_12  || reg_8 ) begin \n    core_9 <= data_6;\n    sig_63 = hw_15;\n    if ( data_19 ) begin\n        tx_18 <= hw_10;\n        rx_20 = reg_1;\n    end\n        if ( rst_2  != err_16 ) begin\n            cfg_116 <= core_6;\n            auth_120 <= reg_2;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_6) (  fsm_1  || tx_18  != auth_12  || reg_8 ) |-> core_9 == data_6 && sig_63 == hw_15 ;endproperty \n property name; @(negedge async_clk_6) (  fsm_1  || tx_18  != auth_12  || reg_8 ) &&  (  data_19 ) |-> tx_18 == hw_10 && rx_20 == reg_1 ;endproperty \n property name; @(negedge async_clk_6) (  fsm_1  || tx_18  != auth_12  || reg_8 ) &&  (  data_19 ) &&  (  rst_2  != err_16 ) |-> cfg_116 == core_6 && auth_120 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "if (  rst_18 ) begin \n    err_50 = err_8;\n    rst_1 = err_20;\n    sig_32 = err_12;\n    if ( rst_124  != tx_6  || rst_120  != err_126 ) begin\n        hw_14 <= fsm_10;\n        fsm_20 <= auth_7;\n        fsm_6 = cfg_19;\n    end\n        if ( core_14  && cfg_9  != chip_15 ) begin\n            cfg_7 = cfg_7;\n            hw_17 <= hw_1;\n            sig_19 <= core_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_14) (  rst_18 ) |-> err_50 == err_8 && rst_1 == err_20 && sig_32 == err_12 ;endproperty \n property name; @(posedge clk_reset_14) (  rst_18 ) &&  (  rst_124  != tx_6  || rst_120  != err_126 ) |-> hw_14 == fsm_10 && fsm_20 == auth_7 && fsm_6 == cfg_19 ;endproperty \n property name; @(posedge clk_reset_14) (  rst_18 ) &&  (  rst_124  != tx_6  || rst_120  != err_126 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> cfg_7 == cfg_7 && hw_17 == hw_1 && sig_19 == core_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "if (  data_86  && reg_84  || reg_86  != rx_88 ) begin \n    clk_118 <= rx_16;\n    hw_8 = reg_11;\n    core_11 <= data_11;\n    if ( clk_1 ) begin\n        clk_9 <= sig_20;\n        auth_2 = cfg_16;\n        err_4 = fsm_3;\n    end\n        if ( rst_10  || rx_13  != fsm_10 ) begin\n            auth_120 = cfg_19;\n            err_18 <= auth_9;\n            core_14 = chip_17;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  data_86  && reg_84  || reg_86  != rx_88 ) |-> clk_118 == rx_16 && hw_8 == reg_11 && core_11 == data_11 ;endproperty \n property name; @(posedge async_clk_10) (  data_86  && reg_84  || reg_86  != rx_88 ) &&  (  clk_1 ) |-> clk_9 == sig_20 && auth_2 == cfg_16 && err_4 == fsm_3 ;endproperty \n property name; @(posedge async_clk_10) (  data_86  && reg_84  || reg_86  != rx_88 ) &&  (  clk_1 ) &&  (  rst_10  || rx_13  != fsm_10 ) |-> auth_120 == cfg_19 && err_18 == auth_9 && core_14 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  data_9  != hw_11  || fsm_1  || sig_11 ) begin \n    hw_2 <= fsm_19;\n    auth_8 <= auth_3;\n    err_14 <= hw_7;\n    if ( fsm_20  != tx_5  || auth_11 ) begin\n        auth_117 <= clk_165;\n        cfg_19 <= fsm_5;\n        reg_115 = err_4;\n    end\n        if ( fsm_17 ) begin\n            sig_7 <= rx_18;\n            chip_5 = rst_15;\n            sig_9 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_13) (  data_9  != hw_11  || fsm_1  || sig_11 ) |-> hw_2 == fsm_19 && auth_8 == auth_3 && err_14 == hw_7 ;endproperty \n property name; @(posedge clk_out_13) (  data_9  != hw_11  || fsm_1  || sig_11 ) &&  (  fsm_20  != tx_5  || auth_11 ) |-> auth_117 == clk_165 && cfg_19 == fsm_5 && reg_115 == err_4 ;endproperty \n property name; @(posedge clk_out_13) (  data_9  != hw_11  || fsm_1  || sig_11 ) &&  (  fsm_20  != tx_5  || auth_11 ) &&  (  fsm_17 ) |-> sig_7 == rx_18 && chip_5 == rst_15 && sig_9 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_13"
    },
    {
        "Code": "if (  err_137  != clk_7  && data_136 ) begin \n    data_4 <= tx_38;\n    sig_9 = chip_19;\n    if ( rst_19 ) begin\n        cfg_20 = hw_3;\n        tx_19 <= auth_12;\n    end\n        if ( rx_8  || data_7  != reg_17  || rst_8 ) begin\n            rst_11 <= auth_5;\n            reg_7 <= fsm_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_12) (  err_137  != clk_7  && data_136 ) |-> data_4 == tx_38 && sig_9 == chip_19 ;endproperty \n property name; @(posedge clk_out_12) (  err_137  != clk_7  && data_136 ) &&  (  rst_19 ) |-> cfg_20 == hw_3 && tx_19 == auth_12 ;endproperty \n property name; @(posedge clk_out_12) (  err_137  != clk_7  && data_136 ) &&  (  rst_19 ) &&  (  rx_8  || data_7  != reg_17  || rst_8 ) |-> rst_11 == auth_5 && reg_7 == fsm_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_12"
    },
    {
        "Code": "if (  data_7  && fsm_7 ) begin \n    core_7 = hw_15;\n    if ( data_3  || fsm_13  != err_3  || rx_17 ) begin\n        rx_19 = data_18;\n    end\n        if ( tx_120  || reg_16  || rst_16  || core_11 ) begin\n            fsm_12 <= fsm_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_3) (  data_7  && fsm_7 ) |-> core_7 == hw_15 ;endproperty \n property name; @(posedge clock_source_3) (  data_7  && fsm_7 ) &&  (  data_3  || fsm_13  != err_3  || rx_17 ) |-> rx_19 == data_18 ;endproperty \n property name; @(posedge clock_source_3) (  data_7  && fsm_7 ) &&  (  data_3  || fsm_13  != err_3  || rx_17 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) |-> fsm_12 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "if (  data_13  && hw_1 ) begin \n    rx_130 = rx_19;\n    core_37 = chip_8;\n    cfg_183 = cfg_2;\n    if ( rx_9  || cfg_8 ) begin\n        fsm_19 = rst_14;\n        rst_15 <= rst_12;\n        reg_13 = chip_1;\n    end\n        if ( rst_4 ) begin\n            rst_5 <= sig_12;\n            chip_3 = sig_9;\n            clk_118 <= rst_114;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_18) (  data_13  && hw_1 ) |-> rx_130 == rx_19 && core_37 == chip_8 && cfg_183 == cfg_2 ;endproperty \n property name; @(posedge clk_out_18) (  data_13  && hw_1 ) &&  (  rx_9  || cfg_8 ) |-> fsm_19 == rst_14 && rst_15 == rst_12 && reg_13 == chip_1 ;endproperty \n property name; @(posedge clk_out_18) (  data_13  && hw_1 ) &&  (  rx_9  || cfg_8 ) &&  (  rst_4 ) |-> rst_5 == sig_12 && chip_3 == sig_9 && clk_118 == rst_114 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_18"
    },
    {
        "Code": "if (  clk_10  != rx_19 ) begin \n    rst_16 <= hw_3;\n    data_5 <= rst_10;\n    if ( err_15  || hw_11  != cfg_12  && tx_7 ) begin\n        chip_79 <= err_10;\n        hw_12 = data_17;\n    end\n        if ( err_14  != clk_7 ) begin\n            clk_11 <= reg_15;\n            sig_2 <= err_124;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_11) (  clk_10  != rx_19 ) |-> rst_16 == hw_3 && data_5 == rst_10 ;endproperty \n property name; @(posedge mem_clock_11) (  clk_10  != rx_19 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) |-> chip_79 == err_10 && hw_12 == data_17 ;endproperty \n property name; @(posedge mem_clock_11) (  clk_10  != rx_19 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) &&  (  err_14  != clk_7 ) |-> clk_11 == reg_15 && sig_2 == err_124 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_11"
    },
    {
        "Code": "if (  sig_4  != core_16 ) begin \n    hw_5 = fsm_3;\n    if ( fsm_20  && auth_18  || chip_5 ) begin\n        auth_3 = cfg_19;\n    end\n        if ( rx_18  || tx_4  && core_1  || cfg_10 ) begin\n            data_178 = data_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_15) (  sig_4  != core_16 ) |-> hw_5 == fsm_3 ;endproperty \n property name; @(posedge clock_ctrl_15) (  sig_4  != core_16 ) &&  (  fsm_20  && auth_18  || chip_5 ) |-> auth_3 == cfg_19 ;endproperty \n property name; @(posedge clock_ctrl_15) (  sig_4  != core_16 ) &&  (  fsm_20  && auth_18  || chip_5 ) &&  (  rx_18  || tx_4  && core_1  || cfg_10 ) |-> data_178 == data_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_15"
    },
    {
        "Code": "if (  sig_18  && rst_13  != tx_4 ) begin \n    tx_16 <= rx_4;\n    if ( core_8  != data_10 ) begin\n        err_7 <= err_20;\n    end\n        if ( chip_18  != tx_4  && err_19  != tx_17 ) begin\n            hw_1 = auth_6;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_14) (  sig_18  && rst_13  != tx_4 ) |-> tx_16 == rx_4 ;endproperty \n property name; @(negedge core_clock_14) (  sig_18  && rst_13  != tx_4 ) &&  (  core_8  != data_10 ) |-> err_7 == err_20 ;endproperty \n property name; @(negedge core_clock_14) (  sig_18  && rst_13  != tx_4 ) &&  (  core_8  != data_10 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) |-> hw_1 == auth_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "if (  data_110 ) begin \n    fsm_2 <= err_7;\n    cfg_10 = hw_5;\n    hw_15 <= tx_9;\n    if ( hw_9  != core_10  || cfg_6  != fsm_6 ) begin\n        hw_12 = hw_10;\n        data_9 = rx_13;\n        hw_17 <= rx_15;\n    end\n        if ( err_17  != fsm_18  || data_10 ) begin\n            core_10 <= reg_9;\n            reg_8 = rst_16;\n            rx_8 <= chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_14) (  data_110 ) |-> fsm_2 == err_7 && cfg_10 == hw_5 && hw_15 == tx_9 ;endproperty \n property name; @(negedge clk_gen_14) (  data_110 ) &&  (  hw_9  != core_10  || cfg_6  != fsm_6 ) |-> hw_12 == hw_10 && data_9 == rx_13 && hw_17 == rx_15 ;endproperty \n property name; @(negedge clk_gen_14) (  data_110 ) &&  (  hw_9  != core_10  || cfg_6  != fsm_6 ) &&  (  err_17  != fsm_18  || data_10 ) |-> core_10 == reg_9 && reg_8 == rst_16 && rx_8 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_14"
    },
    {
        "Code": "if (  rst_20  != auth_4  && data_2  || err_18 ) begin \n    tx_18 = cfg_11;\n    clk_5 <= cfg_19;\n    clk_122 = fsm_17;\n    if ( rx_6 ) begin\n        auth_204 = data_8;\n        sig_116 <= rst_16;\n        clk_43 <= err_18;\n    end\n        if ( tx_13  && rst_1  != fsm_7 ) begin\n            tx_115 <= data_12;\n            rx_17 = fsm_3;\n            auth_12 = hw_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_8) (  rst_20  != auth_4  && data_2  || err_18 ) |-> tx_18 == cfg_11 && clk_5 == cfg_19 && clk_122 == fsm_17 ;endproperty \n property name; @(posedge clock_ctrl_8) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  rx_6 ) |-> auth_204 == data_8 && sig_116 == rst_16 && clk_43 == err_18 ;endproperty \n property name; @(posedge clock_ctrl_8) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  rx_6 ) &&  (  tx_13  && rst_1  != fsm_7 ) |-> tx_115 == data_12 && rx_17 == fsm_3 && auth_12 == hw_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_8"
    },
    {
        "Code": "if (  clk_15  && sig_7  || rx_19  && clk_14 ) begin \n    tx_1 <= tx_18;\n    reg_8 = fsm_8;\n    sig_5 = reg_2;\n    if ( tx_16  != rx_40 ) begin\n        fsm_5 = auth_12;\n        tx_46 = auth_2;\n        hw_4 = auth_7;\n    end\n        if ( clk_7  && hw_5 ) begin\n            clk_17 <= clk_10;\n            core_19 <= reg_8;\n            reg_17 = tx_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_15) (  clk_15  && sig_7  || rx_19  && clk_14 ) |-> tx_1 == tx_18 && reg_8 == fsm_8 && sig_5 == reg_2 ;endproperty \n property name; @(posedge clk_gen_15) (  clk_15  && sig_7  || rx_19  && clk_14 ) &&  (  tx_16  != rx_40 ) |-> fsm_5 == auth_12 && tx_46 == auth_2 && hw_4 == auth_7 ;endproperty \n property name; @(posedge clk_gen_15) (  clk_15  && sig_7  || rx_19  && clk_14 ) &&  (  tx_16  != rx_40 ) &&  (  clk_7  && hw_5 ) |-> clk_17 == clk_10 && core_19 == reg_8 && reg_17 == tx_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "if (  chip_24  != err_2  && rx_29 ) begin \n    cfg_17 = err_7;\n    if ( hw_20  != auth_5  && sig_96 ) begin\n        sig_4 <= err_18;\n    end\n        if ( err_14  && err_3 ) begin\n            rx_16 = auth_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_20) (  chip_24  != err_2  && rx_29 ) |-> cfg_17 == err_7 ;endproperty \n property name; @(negedge clk_osc_20) (  chip_24  != err_2  && rx_29 ) &&  (  hw_20  != auth_5  && sig_96 ) |-> sig_4 == err_18 ;endproperty \n property name; @(negedge clk_osc_20) (  chip_24  != err_2  && rx_29 ) &&  (  hw_20  != auth_5  && sig_96 ) &&  (  err_14  && err_3 ) |-> rx_16 == auth_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_20"
    },
    {
        "Code": "if (  rx_19  != auth_19  || data_5 ) begin \n    rx_6 = core_13;\n    core_17 <= data_3;\n    clk_43 <= rst_20;\n    if ( rx_12  != clk_3  && chip_4  || sig_1 ) begin\n        clk_12 = auth_8;\n        rst_3 = rx_6;\n        clk_13 <= data_15;\n    end\n        if ( reg_10  || tx_10  || core_116  && chip_6 ) begin\n            hw_15 <= hw_4;\n            tx_11 = rx_20;\n            reg_15 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_5) (  rx_19  != auth_19  || data_5 ) |-> rx_6 == core_13 && core_17 == data_3 && clk_43 == rst_20 ;endproperty \n property name; @(posedge clk_signal_5) (  rx_19  != auth_19  || data_5 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) |-> clk_12 == auth_8 && rst_3 == rx_6 && clk_13 == data_15 ;endproperty \n property name; @(posedge clk_signal_5) (  rx_19  != auth_19  || data_5 ) &&  (  rx_12  != clk_3  && chip_4  || sig_1 ) &&  (  reg_10  || tx_10  || core_116  && chip_6 ) |-> hw_15 == hw_4 && tx_11 == rx_20 && reg_15 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_5"
    },
    {
        "Code": "if (  err_1  || fsm_14  && core_20 ) begin \n    cfg_13 <= sig_11;\n    chip_8 = core_1;\n    if ( core_3 ) begin\n        core_7 <= reg_120;\n        fsm_115 = rx_11;\n    end\n        if ( core_3  || data_12 ) begin\n            sig_4 <= err_2;\n            err_60 <= data_9;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) (  err_1  || fsm_14  && core_20 ) |-> cfg_13 == sig_11 && chip_8 == core_1 ;endproperty \n property name; @(negedge pll_clk_1) (  err_1  || fsm_14  && core_20 ) &&  (  core_3 ) |-> core_7 == reg_120 && fsm_115 == rx_11 ;endproperty \n property name; @(negedge pll_clk_1) (  err_1  || fsm_14  && core_20 ) &&  (  core_3 ) &&  (  core_3  || data_12 ) |-> sig_4 == err_2 && err_60 == data_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if (  err_3  != chip_7  && tx_17 ) begin \n    fsm_26 <= err_4;\n    sig_19 = data_11;\n    tx_115 = core_4;\n    if ( data_20 ) begin\n        rst_16 <= rst_1;\n        reg_13 <= auth_5;\n        data_4 <= data_8;\n    end\n        if ( sig_14  || rst_17  || data_18  && tx_12 ) begin\n            auth_14 <= rst_12;\n            sig_8 = auth_10;\n            reg_17 = hw_10;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_14) (  err_3  != chip_7  && tx_17 ) |-> fsm_26 == err_4 && sig_19 == data_11 && tx_115 == core_4 ;endproperty \n property name; @(negedge sys_clk_14) (  err_3  != chip_7  && tx_17 ) &&  (  data_20 ) |-> rst_16 == rst_1 && reg_13 == auth_5 && data_4 == data_8 ;endproperty \n property name; @(negedge sys_clk_14) (  err_3  != chip_7  && tx_17 ) &&  (  data_20 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) |-> auth_14 == rst_12 && sig_8 == auth_10 && reg_17 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_14"
    },
    {
        "Code": "if (  err_4  != data_2  && hw_13  || data_16 ) begin \n    rx_20 <= chip_19;\n    auth_6 = fsm_2;\n    if ( reg_9  || tx_9  || core_12  && chip_6 ) begin\n        hw_15 = rx_12;\n        rx_130 = cfg_5;\n    end\n        if ( rst_11  || tx_9  || reg_9 ) begin\n            core_10 = reg_15;\n            hw_12 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_20) (  err_4  != data_2  && hw_13  || data_16 ) |-> rx_20 == chip_19 && auth_6 == fsm_2 ;endproperty \n property name; @(posedge sys_clk_20) (  err_4  != data_2  && hw_13  || data_16 ) &&  (  reg_9  || tx_9  || core_12  && chip_6 ) |-> hw_15 == rx_12 && rx_130 == cfg_5 ;endproperty \n property name; @(posedge sys_clk_20) (  err_4  != data_2  && hw_13  || data_16 ) &&  (  reg_9  || tx_9  || core_12  && chip_6 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> core_10 == reg_15 && hw_12 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_20"
    },
    {
        "Code": "if (  cfg_5  != auth_6  || core_14  && fsm_10 ) begin \n    tx_27 <= rst_16;\n    data_1 <= rst_11;\n    rx_12 <= tx_5;\n    if ( err_3 ) begin\n        rx_3 <= err_14;\n        chip_110 <= data_12;\n        fsm_17 <= reg_14;\n    end\n        if ( cfg_10 ) begin\n            err_2 <= clk_11;\n            sig_16 <= chip_5;\n            tx_112 = reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_5) (  cfg_5  != auth_6  || core_14  && fsm_10 ) |-> tx_27 == rst_16 && data_1 == rst_11 && rx_12 == tx_5 ;endproperty \n property name; @(negedge fast_clk_5) (  cfg_5  != auth_6  || core_14  && fsm_10 ) &&  (  err_3 ) |-> rx_3 == err_14 && chip_110 == data_12 && fsm_17 == reg_14 ;endproperty \n property name; @(negedge fast_clk_5) (  cfg_5  != auth_6  || core_14  && fsm_10 ) &&  (  err_3 ) &&  (  cfg_10 ) |-> err_2 == clk_11 && sig_16 == chip_5 && tx_112 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_5"
    },
    {
        "Code": "if (  rst_17  && rst_10  != fsm_2 ) begin \n    auth_13 = err_10;\n    chip_109 <= clk_17;\n    if ( rst_8  && tx_17 ) begin\n        data_2 <= clk_8;\n        data_8 = core_2;\n    end\n        if ( rst_6  != clk_14  && core_10  && chip_11 ) begin\n            core_118 = reg_4;\n            clk_4 = chip_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_20) (  rst_17  && rst_10  != fsm_2 ) |-> auth_13 == err_10 && chip_109 == clk_17 ;endproperty \n property name; @(posedge clk_signal_20) (  rst_17  && rst_10  != fsm_2 ) &&  (  rst_8  && tx_17 ) |-> data_2 == clk_8 && data_8 == core_2 ;endproperty \n property name; @(posedge clk_signal_20) (  rst_17  && rst_10  != fsm_2 ) &&  (  rst_8  && tx_17 ) &&  (  rst_6  != clk_14  && core_10  && chip_11 ) |-> core_118 == reg_4 && clk_4 == chip_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "if (  rst_5  || auth_16 ) begin \n    rx_12 <= clk_19;\n    hw_5 = tx_19;\n    if ( err_8  && fsm_3  && core_18 ) begin\n        err_7 = data_4;\n        cfg_12 <= err_20;\n    end\n        if ( rst_5  || sig_1  && tx_6 ) begin\n            rst_7 = clk_8;\n            rst_138 <= err_2;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_8) (  rst_5  || auth_16 ) |-> rx_12 == clk_19 && hw_5 == tx_19 ;endproperty \n property name; @(posedge async_clk_8) (  rst_5  || auth_16 ) &&  (  err_8  && fsm_3  && core_18 ) |-> err_7 == data_4 && cfg_12 == err_20 ;endproperty \n property name; @(posedge async_clk_8) (  rst_5  || auth_16 ) &&  (  err_8  && fsm_3  && core_18 ) &&  (  rst_5  || sig_1  && tx_6 ) |-> rst_7 == clk_8 && rst_138 == err_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_8"
    },
    {
        "Code": "if (  data_1  && hw_2  || cfg_3  || sig_5 ) begin \n    hw_14 = auth_17;\n    hw_17 = rst_9;\n    if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n        fsm_116 = tx_12;\n        core_8 = rst_19;\n    end\n        if ( err_20  && sig_7  && data_4  != rst_7 ) begin\n            tx_11 <= rx_6;\n            rx_17 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_8) (  data_1  && hw_2  || cfg_3  || sig_5 ) |-> hw_14 == auth_17 && hw_17 == rst_9 ;endproperty \n property name; @(negedge clk_in_8) (  data_1  && hw_2  || cfg_3  || sig_5 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> fsm_116 == tx_12 && core_8 == rst_19 ;endproperty \n property name; @(negedge clk_in_8) (  data_1  && hw_2  || cfg_3  || sig_5 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) &&  (  err_20  && sig_7  && data_4  != rst_7 ) |-> tx_11 == rx_6 && rx_17 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "if (  err_119 ) begin \n    core_8 = cfg_5;\n    cfg_14 = rst_12;\n    if ( clk_3  && err_5  && auth_13 ) begin\n        hw_8 <= core_15;\n        cfg_183 = fsm_7;\n    end\n        if ( chip_3  && core_14  != hw_7  && clk_3 ) begin\n            clk_8 = fsm_11;\n            hw_5 <= chip_7;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_10) (  err_119 ) |-> core_8 == cfg_5 && cfg_14 == rst_12 ;endproperty \n property name; @(posedge bus_clock_10) (  err_119 ) &&  (  clk_3  && err_5  && auth_13 ) |-> hw_8 == core_15 && cfg_183 == fsm_7 ;endproperty \n property name; @(posedge bus_clock_10) (  err_119 ) &&  (  clk_3  && err_5  && auth_13 ) &&  (  chip_3  && core_14  != hw_7  && clk_3 ) |-> clk_8 == fsm_11 && hw_5 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "if (  cfg_17  && auth_16  != cfg_9 ) begin \n    sig_12 <= sig_9;\n    reg_118 = fsm_3;\n    if ( core_5  != rx_16  || clk_12  || core_6 ) begin\n        sig_28 = hw_9;\n        tx_115 <= hw_16;\n    end\n        if ( chip_16  && data_11  || auth_5  != core_10 ) begin\n            chip_12 <= err_13;\n            chip_7 = core_1;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_6) (  cfg_17  && auth_16  != cfg_9 ) |-> sig_12 == sig_9 && reg_118 == fsm_3 ;endproperty \n property name; @(posedge cpu_clock_6) (  cfg_17  && auth_16  != cfg_9 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) |-> sig_28 == hw_9 && tx_115 == hw_16 ;endproperty \n property name; @(posedge cpu_clock_6) (  cfg_17  && auth_16  != cfg_9 ) &&  (  core_5  != rx_16  || clk_12  || core_6 ) &&  (  chip_16  && data_11  || auth_5  != core_10 ) |-> chip_12 == err_13 && chip_7 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "if (  rst_20  != auth_4  && data_2  || err_18 ) begin \n    fsm_11 <= cfg_20;\n    fsm_115 = err_5;\n    if ( core_120  && cfg_4 ) begin\n        chip_13 = hw_1;\n        tx_11 <= auth_12;\n    end\n        if ( err_15  != hw_3  && sig_18 ) begin\n            chip_19 <= cfg_3;\n            sig_13 <= err_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_9) (  rst_20  != auth_4  && data_2  || err_18 ) |-> fsm_11 == cfg_20 && fsm_115 == err_5 ;endproperty \n property name; @(negedge clk_in_9) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  core_120  && cfg_4 ) |-> chip_13 == hw_1 && tx_11 == auth_12 ;endproperty \n property name; @(negedge clk_in_9) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  core_120  && cfg_4 ) &&  (  err_15  != hw_3  && sig_18 ) |-> chip_19 == cfg_3 && sig_13 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "if (  clk_9  || core_3  || hw_19 ) begin \n    rx_20 = rst_8;\n    clk_8 <= rst_3;\n    if ( reg_17  || auth_19  && cfg_1  && reg_8 ) begin\n        chip_79 = core_6;\n        tx_1 <= hw_13;\n    end\n        if ( hw_19  && rx_16  != err_14  || err_12 ) begin\n            sig_149 <= data_18;\n            clk_120 = data_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_13) (  clk_9  || core_3  || hw_19 ) |-> rx_20 == rst_8 && clk_8 == rst_3 ;endproperty \n property name; @(negedge clock_source_13) (  clk_9  || core_3  || hw_19 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) |-> chip_79 == core_6 && tx_1 == hw_13 ;endproperty \n property name; @(negedge clock_source_13) (  clk_9  || core_3  || hw_19 ) &&  (  reg_17  || auth_19  && cfg_1  && reg_8 ) &&  (  hw_19  && rx_16  != err_14  || err_12 ) |-> sig_149 == data_18 && clk_120 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "if (  sig_9  != err_2  || chip_13 ) begin \n    err_5 <= sig_2;\n    if ( reg_13  || auth_6  && cfg_1  && reg_8 ) begin\n        rx_12 <= cfg_2;\n    end\n        if ( fsm_2  != tx_17 ) begin\n            sig_14 = sig_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_6) (  sig_9  != err_2  || chip_13 ) |-> err_5 == sig_2 ;endproperty \n property name; @(negedge clk_gen_6) (  sig_9  != err_2  || chip_13 ) &&  (  reg_13  || auth_6  && cfg_1  && reg_8 ) |-> rx_12 == cfg_2 ;endproperty \n property name; @(negedge clk_gen_6) (  sig_9  != err_2  || chip_13 ) &&  (  reg_13  || auth_6  && cfg_1  && reg_8 ) &&  (  fsm_2  != tx_17 ) |-> sig_14 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    data_178 <= data_70;\n    rst_138 = cfg_15;\n    core_118 <= reg_19;\n    if ( rst_18  != rst_7  && clk_3  || reg_14 ) begin\n        tx_8 = hw_10;\n        err_50 = reg_18;\n        cfg_14 <= core_1;\n    end\n        if ( fsm_6  || rx_11  && err_7 ) begin\n            chip_13 = fsm_7;\n            chip_79 = clk_7;\n            tx_114 <= core_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_12) (  cfg_9 ) |-> data_178 == data_70 && rst_138 == cfg_15 && core_118 == reg_19 ;endproperty \n property name; @(negedge clk_signal_12) (  cfg_9 ) &&  (  rst_18  != rst_7  && clk_3  || reg_14 ) |-> tx_8 == hw_10 && err_50 == reg_18 && cfg_14 == core_1 ;endproperty \n property name; @(negedge clk_signal_12) (  cfg_9 ) &&  (  rst_18  != rst_7  && clk_3  || reg_14 ) &&  (  fsm_6  || rx_11  && err_7 ) |-> chip_13 == fsm_7 && chip_79 == clk_7 && tx_114 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "if (  cfg_11  != clk_11  || sig_1  != err_3 ) begin \n    fsm_115 = chip_19;\n    rx_15 <= core_16;\n    if ( err_140  && sig_13 ) begin\n        core_2 = fsm_5;\n        sig_172 <= rst_10;\n    end\n        if ( fsm_12  || tx_8  != clk_118  && core_2 ) begin\n            sig_63 <= fsm_2;\n            reg_13 <= fsm_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_2) (  cfg_11  != clk_11  || sig_1  != err_3 ) |-> fsm_115 == chip_19 && rx_15 == core_16 ;endproperty \n property name; @(posedge clk_signal_2) (  cfg_11  != clk_11  || sig_1  != err_3 ) &&  (  err_140  && sig_13 ) |-> core_2 == fsm_5 && sig_172 == rst_10 ;endproperty \n property name; @(posedge clk_signal_2) (  cfg_11  != clk_11  || sig_1  != err_3 ) &&  (  err_140  && sig_13 ) &&  (  fsm_12  || tx_8  != clk_118  && core_2 ) |-> sig_63 == fsm_2 && reg_13 == fsm_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "if (  auth_4  != hw_14  && err_4  && chip_11 ) begin \n    err_6 <= rx_6;\n    reg_11 = tx_15;\n    if ( rx_4  && clk_4  != cfg_6 ) begin\n        cfg_6 = reg_12;\n        data_178 = chip_16;\n    end\n        if ( reg_11 ) begin\n            hw_16 <= chip_6;\n            core_18 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_4) (  auth_4  != hw_14  && err_4  && chip_11 ) |-> err_6 == rx_6 && reg_11 == tx_15 ;endproperty \n property name; @(posedge bus_clock_4) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  rx_4  && clk_4  != cfg_6 ) |-> cfg_6 == reg_12 && data_178 == chip_16 ;endproperty \n property name; @(posedge bus_clock_4) (  auth_4  != hw_14  && err_4  && chip_11 ) &&  (  rx_4  && clk_4  != cfg_6 ) &&  (  reg_11 ) |-> hw_16 == chip_6 && core_18 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_4"
    },
    {
        "Code": "if (  rx_10  != clk_5  && sig_5  && fsm_2 ) begin \n    chip_110 <= rx_13;\n    sig_28 <= err_10;\n    cfg_16 = reg_5;\n    if ( auth_2  != err_10  && data_1  && sig_12 ) begin\n        cfg_183 <= data_11;\n        auth_1 <= reg_4;\n        auth_13 = data_17;\n    end\n        if ( cfg_8  || rx_1  || clk_13  && sig_20 ) begin\n            core_12 <= err_6;\n            hw_79 <= tx_10;\n            sig_18 <= rst_17;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_19) (  rx_10  != clk_5  && sig_5  && fsm_2 ) |-> chip_110 == rx_13 && sig_28 == err_10 && cfg_16 == reg_5 ;endproperty \n property name; @(negedge cpu_clock_19) (  rx_10  != clk_5  && sig_5  && fsm_2 ) &&  (  auth_2  != err_10  && data_1  && sig_12 ) |-> cfg_183 == data_11 && auth_1 == reg_4 && auth_13 == data_17 ;endproperty \n property name; @(negedge cpu_clock_19) (  rx_10  != clk_5  && sig_5  && fsm_2 ) &&  (  auth_2  != err_10  && data_1  && sig_12 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_20 ) |-> core_12 == err_6 && hw_79 == tx_10 && sig_18 == rst_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_19"
    },
    {
        "Code": "if (  fsm_12  != hw_1  || data_20  && chip_13 ) begin \n    err_2 = chip_19;\n    if ( chip_1  || sig_15  != sig_2  && data_19 ) begin\n        rx_3 <= rst_5;\n    end\n        if ( hw_14  && rst_5  && clk_115 ) begin\n            reg_11 = sig_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_3) (  fsm_12  != hw_1  || data_20  && chip_13 ) |-> err_2 == chip_19 ;endproperty \n property name; @(negedge clk_gen_3) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  chip_1  || sig_15  != sig_2  && data_19 ) |-> rx_3 == rst_5 ;endproperty \n property name; @(negedge clk_gen_3) (  fsm_12  != hw_1  || data_20  && chip_13 ) &&  (  chip_1  || sig_15  != sig_2  && data_19 ) &&  (  hw_14  && rst_5  && clk_115 ) |-> reg_11 == sig_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_3"
    },
    {
        "Code": "if (  fsm_9 ) begin \n    chip_19 = tx_3;\n    chip_9 = err_20;\n    if ( rst_1  != clk_11  || fsm_17  || hw_15 ) begin\n        data_2 <= data_19;\n        cfg_14 <= chip_20;\n    end\n        if ( chip_1313 ) begin\n            rx_9 = core_13;\n            auth_10 <= core_14;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_6) (  fsm_9 ) |-> chip_19 == tx_3 && chip_9 == err_20 ;endproperty \n property name; @(negedge cpu_clock_6) (  fsm_9 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_15 ) |-> data_2 == data_19 && cfg_14 == chip_20 ;endproperty \n property name; @(negedge cpu_clock_6) (  fsm_9 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_15 ) &&  (  chip_1313 ) |-> rx_9 == core_13 && auth_10 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_6"
    },
    {
        "Code": "if (  rst_17  != fsm_6  && err_4 ) begin \n    data_185 = rx_13;\n    if ( hw_7  != hw_20 ) begin\n        cfg_19 = err_6;\n    end\n        if ( err_5  != chip_6  || rx_8 ) begin\n            rst_8 = auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_8) (  rst_17  != fsm_6  && err_4 ) |-> data_185 == rx_13 ;endproperty \n property name; @(negedge bus_clock_8) (  rst_17  != fsm_6  && err_4 ) &&  (  hw_7  != hw_20 ) |-> cfg_19 == err_6 ;endproperty \n property name; @(negedge bus_clock_8) (  rst_17  != fsm_6  && err_4 ) &&  (  hw_7  != hw_20 ) &&  (  err_5  != chip_6  || rx_8 ) |-> rst_8 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_8"
    },
    {
        "Code": "if (  hw_13  != rst_1  || data_2 ) begin \n    rst_11 <= hw_4;\n    if ( clk_4  && fsm_12  && rst_5 ) begin\n        hw_9 = sig_15;\n    end\n        if ( tx_12  && hw_1  && cfg_10  != sig_4 ) begin\n            sig_32 = reg_9;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_17) (  hw_13  != rst_1  || data_2 ) |-> rst_11 == hw_4 ;endproperty \n property name; @(posedge main_clk_17) (  hw_13  != rst_1  || data_2 ) &&  (  clk_4  && fsm_12  && rst_5 ) |-> hw_9 == sig_15 ;endproperty \n property name; @(posedge main_clk_17) (  hw_13  != rst_1  || data_2 ) &&  (  clk_4  && fsm_12  && rst_5 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) |-> sig_32 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_17"
    },
    {
        "Code": "if (  chip_16 ) begin \n    chip_96 <= core_17;\n    tx_3 = clk_14;\n    if ( rst_4  || rst_19 ) begin\n        chip_1 <= auth_16;\n        tx_12 <= chip_7;\n    end\n        if ( reg_7  != clk_4  || hw_16 ) begin\n            sig_2 <= sig_14;\n            chip_3 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_8) (  chip_16 ) |-> chip_96 == core_17 && tx_3 == clk_14 ;endproperty \n property name; @(negedge clk_signal_8) (  chip_16 ) &&  (  rst_4  || rst_19 ) |-> chip_1 == auth_16 && tx_12 == chip_7 ;endproperty \n property name; @(negedge clk_signal_8) (  chip_16 ) &&  (  rst_4  || rst_19 ) &&  (  reg_7  != clk_4  || hw_16 ) |-> sig_2 == sig_14 && chip_3 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "if (  data_12  || auth_8  != hw_12  || chip_10 ) begin \n    reg_4 <= chip_20;\n    rx_11 <= tx_1;\n    if ( hw_1  || fsm_17  || clk_11 ) begin\n        fsm_2 = reg_12;\n        reg_2 = err_14;\n    end\n        if ( rst_19  != data_6 ) begin\n            clk_13 <= cfg_10;\n            core_75 = clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_6) (  data_12  || auth_8  != hw_12  || chip_10 ) |-> reg_4 == chip_20 && rx_11 == tx_1 ;endproperty \n property name; @(posedge mem_clock_6) (  data_12  || auth_8  != hw_12  || chip_10 ) &&  (  hw_1  || fsm_17  || clk_11 ) |-> fsm_2 == reg_12 && reg_2 == err_14 ;endproperty \n property name; @(posedge mem_clock_6) (  data_12  || auth_8  != hw_12  || chip_10 ) &&  (  hw_1  || fsm_17  || clk_11 ) &&  (  rst_19  != data_6 ) |-> clk_13 == cfg_10 && core_75 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    clk_12 = rst_5;\n    clk_27 = data_3;\n    cfg_9 = rx_11;\n    if ( tx_9  || fsm_6  && hw_5  != reg_20 ) begin\n        sig_2 <= fsm_16;\n        core_14 <= clk_4;\n        clk_122 = err_2;\n    end\n        if ( err_11  != auth_14  && fsm_11  != err_13 ) begin\n            fsm_116 = sig_20;\n            tx_27 <= clk_3;\n            sig_16 = rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_18) (  !tx_1 ) |-> clk_12 == rst_5 && clk_27 == data_3 && cfg_9 == rx_11 ;endproperty \n property name; @(posedge clk_gen_18) (  !tx_1 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_20 ) |-> sig_2 == fsm_16 && core_14 == clk_4 && clk_122 == err_2 ;endproperty \n property name; @(posedge clk_gen_18) (  !tx_1 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_20 ) &&  (  err_11  != auth_14  && fsm_11  != err_13 ) |-> fsm_116 == sig_20 && tx_27 == clk_3 && sig_16 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "if (  reg_1  != tx_17 ) begin \n    core_1 = chip_11;\n    if ( err_14  != clk_7 ) begin\n        reg_14 <= fsm_2;\n    end\n        if ( auth_13  || clk_6  && data_8  && sig_12 ) begin\n            err_16 <= err_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_12) (  reg_1  != tx_17 ) |-> core_1 == chip_11 ;endproperty \n property name; @(negedge clock_ctrl_12) (  reg_1  != tx_17 ) &&  (  err_14  != clk_7 ) |-> reg_14 == fsm_2 ;endproperty \n property name; @(negedge clock_ctrl_12) (  reg_1  != tx_17 ) &&  (  err_14  != clk_7 ) &&  (  auth_13  || clk_6  && data_8  && sig_12 ) |-> err_16 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_12"
    },
    {
        "Code": "if (  chip_20  || clk_16 ) begin \n    fsm_4 = rst_20;\n    chip_1 = auth_8;\n    hw_6 = err_2;\n    if ( fsm_8  || clk_17  || err_6 ) begin\n        chip_10 = reg_12;\n        core_14 <= cfg_19;\n        clk_62 <= fsm_15;\n    end\n        if ( clk_3  || hw_5  || err_11  && fsm_4 ) begin\n            fsm_10 = hw_10;\n            sig_18 = data_4;\n            rst_3 <= hw_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_6) (  chip_20  || clk_16 ) |-> fsm_4 == rst_20 && chip_1 == auth_8 && hw_6 == err_2 ;endproperty \n property name; @(negedge clk_gen_6) (  chip_20  || clk_16 ) &&  (  fsm_8  || clk_17  || err_6 ) |-> chip_10 == reg_12 && core_14 == cfg_19 && clk_62 == fsm_15 ;endproperty \n property name; @(negedge clk_gen_6) (  chip_20  || clk_16 ) &&  (  fsm_8  || clk_17  || err_6 ) &&  (  clk_3  || hw_5  || err_11  && fsm_4 ) |-> fsm_10 == hw_10 && sig_18 == data_4 && rst_3 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_6"
    },
    {
        "Code": "if (  clk_18  || auth_15 ) begin \n    core_18 <= core_6;\n    tx_114 = data_15;\n    reg_118 = hw_20;\n    if ( rx_11  && data_6  != hw_1  && auth_11 ) begin\n        sig_18 = reg_11;\n        auth_19 = fsm_18;\n        fsm_3 = tx_15;\n    end\n        if ( fsm_13 ) begin\n            reg_15 <= tx_6;\n            cfg_4 <= hw_9;\n            rx_130 = rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_8) (  clk_18  || auth_15 ) |-> core_18 == core_6 && tx_114 == data_15 && reg_118 == hw_20 ;endproperty \n property name; @(posedge fast_clk_8) (  clk_18  || auth_15 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) |-> sig_18 == reg_11 && auth_19 == fsm_18 && fsm_3 == tx_15 ;endproperty \n property name; @(posedge fast_clk_8) (  clk_18  || auth_15 ) &&  (  rx_11  && data_6  != hw_1  && auth_11 ) &&  (  fsm_13 ) |-> reg_15 == tx_6 && cfg_4 == hw_9 && rx_130 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_8"
    },
    {
        "Code": "if (  data_7  && rx_5 ) begin \n    core_37 = err_16;\n    if ( chip_12  && auth_16  || tx_2  || rst_16 ) begin\n        chip_10 <= fsm_17;\n    end\n        if ( fsm_8  != rx_10 ) begin\n            reg_17 = clk_13;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_3) (  data_7  && rx_5 ) |-> core_37 == err_16 ;endproperty \n property name; @(posedge clock_source_3) (  data_7  && rx_5 ) &&  (  chip_12  && auth_16  || tx_2  || rst_16 ) |-> chip_10 == fsm_17 ;endproperty \n property name; @(posedge clock_source_3) (  data_7  && rx_5 ) &&  (  chip_12  && auth_16  || tx_2  || rst_16 ) &&  (  fsm_8  != rx_10 ) |-> reg_17 == clk_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_3"
    },
    {
        "Code": "if (  chip_1  != clk_6  && clk_7 ) begin \n    core_8 <= reg_8;\n    data_10 = fsm_3;\n    if ( sig_1  && rst_2  || rst_9  && cfg_11 ) begin\n        sig_16 = err_14;\n        chip_109 <= core_6;\n    end\n        if ( fsm_12  || tx_8  != clk_15  && core_2 ) begin\n            reg_173 <= rst_16;\n            reg_4 <= core_18;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_17) (  chip_1  != clk_6  && clk_7 ) |-> core_8 == reg_8 && data_10 == fsm_3 ;endproperty \n property name; @(posedge sys_clk_17) (  chip_1  != clk_6  && clk_7 ) &&  (  sig_1  && rst_2  || rst_9  && cfg_11 ) |-> sig_16 == err_14 && chip_109 == core_6 ;endproperty \n property name; @(posedge sys_clk_17) (  chip_1  != clk_6  && clk_7 ) &&  (  sig_1  && rst_2  || rst_9  && cfg_11 ) &&  (  fsm_12  || tx_8  != clk_15  && core_2 ) |-> reg_173 == rst_16 && reg_4 == core_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_17"
    },
    {
        "Code": "if (  fsm_15  != core_20 ) begin \n    core_14 <= reg_15;\n    if ( tx_8 ) begin\n        rst_9 <= cfg_6;\n    end\n        if ( err_10 ) begin\n            sig_10 = rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_3) (  fsm_15  != core_20 ) |-> core_14 == reg_15 ;endproperty \n property name; @(negedge bus_clock_3) (  fsm_15  != core_20 ) &&  (  tx_8 ) |-> rst_9 == cfg_6 ;endproperty \n property name; @(negedge bus_clock_3) (  fsm_15  != core_20 ) &&  (  tx_8 ) &&  (  err_10 ) |-> sig_10 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_3"
    },
    {
        "Code": "if (  fsm_20  != core_4  || rst_16  && core_18 ) begin \n    cfg_18 = auth_16;\n    rst_12 = err_2;\n    if ( sig_4  || rst_17  || data_3  && tx_12 ) begin\n        chip_18 = err_10;\n        data_3 = auth_18;\n    end\n        if ( rst_16  && chip_11 ) begin\n            tx_9 = core_17;\n            clk_7 = tx_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_4) (  fsm_20  != core_4  || rst_16  && core_18 ) |-> cfg_18 == auth_16 && rst_12 == err_2 ;endproperty \n property name; @(posedge clk_in_4) (  fsm_20  != core_4  || rst_16  && core_18 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) |-> chip_18 == err_10 && data_3 == auth_18 ;endproperty \n property name; @(posedge clk_in_4) (  fsm_20  != core_4  || rst_16  && core_18 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) &&  (  rst_16  && chip_11 ) |-> tx_9 == core_17 && clk_7 == tx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "if (  rx_9  && reg_6  && sig_17 ) begin \n    auth_2 <= err_7;\n    clk_18 <= rst_14;\n    clk_3 = fsm_12;\n    if ( rx_12  != core_15  || tx_7  && hw_7 ) begin\n        fsm_11 <= clk_14;\n        clk_17 <= rst_6;\n        chip_16 <= clk_17;\n    end\n        if ( tx_120  || reg_16  || rst_16  || core_11 ) begin\n            clk_19 <= sig_18;\n            cfg_12 <= core_6;\n            cfg_6 <= rst_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_1) (  rx_9  && reg_6  && sig_17 ) |-> auth_2 == err_7 && clk_18 == rst_14 && clk_3 == fsm_12 ;endproperty \n property name; @(posedge clk_reset_1) (  rx_9  && reg_6  && sig_17 ) &&  (  rx_12  != core_15  || tx_7  && hw_7 ) |-> fsm_11 == clk_14 && clk_17 == rst_6 && chip_16 == clk_17 ;endproperty \n property name; @(posedge clk_reset_1) (  rx_9  && reg_6  && sig_17 ) &&  (  rx_12  != core_15  || tx_7  && hw_7 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) |-> clk_19 == sig_18 && cfg_12 == core_6 && cfg_6 == rst_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_1"
    },
    {
        "Code": "if (  rst_13  != auth_12 ) begin \n    sig_8 = tx_20;\n    if ( core_16  != rst_14 ) begin\n        cfg_12 <= rx_3;\n    end\n        if ( clk_2  && data_1  != tx_2 ) begin\n            reg_14 <= core_19;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_18) (  rst_13  != auth_12 ) |-> sig_8 == tx_20 ;endproperty \n property name; @(posedge mem_clock_18) (  rst_13  != auth_12 ) &&  (  core_16  != rst_14 ) |-> cfg_12 == rx_3 ;endproperty \n property name; @(posedge mem_clock_18) (  rst_13  != auth_12 ) &&  (  core_16  != rst_14 ) &&  (  clk_2  && data_1  != tx_2 ) |-> reg_14 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_18"
    },
    {
        "Code": "if (  fsm_15  != chip_4 ) begin \n    reg_12 <= sig_14;\n    if ( chip_11  || chip_7  && reg_8  || clk_10 ) begin\n        hw_196 = hw_5;\n    end\n        if ( hw_3  || reg_2  && rx_9 ) begin\n            sig_14 = err_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_8) (  fsm_15  != chip_4 ) |-> reg_12 == sig_14 ;endproperty \n property name; @(negedge clock_div_8) (  fsm_15  != chip_4 ) &&  (  chip_11  || chip_7  && reg_8  || clk_10 ) |-> hw_196 == hw_5 ;endproperty \n property name; @(negedge clock_div_8) (  fsm_15  != chip_4 ) &&  (  chip_11  || chip_7  && reg_8  || clk_10 ) &&  (  hw_3  || reg_2  && rx_9 ) |-> sig_14 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_8"
    },
    {
        "Code": "if (  data_16 ) begin \n    sig_8 = clk_17;\n    if ( reg_14  != err_1 ) begin\n        core_6 = auth_11;\n    end\n        if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n            reg_4 = err_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_14) (  data_16 ) |-> sig_8 == clk_17 ;endproperty \n property name; @(posedge clk_enable_14) (  data_16 ) &&  (  reg_14  != err_1 ) |-> core_6 == auth_11 ;endproperty \n property name; @(posedge clk_enable_14) (  data_16 ) &&  (  reg_14  != err_1 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> reg_4 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_14"
    },
    {
        "Code": "if (  clk_10  != hw_19  && core_15  || rx_15 ) begin \n    sig_8 = auth_6;\n    if ( chip_3  != chip_6  || cfg_11  && auth_18 ) begin\n        data_11 = rst_19;\n    end\n        if ( err_115  != auth_6 ) begin\n            core_75 <= fsm_6;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_11) (  clk_10  != hw_19  && core_15  || rx_15 ) |-> sig_8 == auth_6 ;endproperty \n property name; @(posedge bus_clock_11) (  clk_10  != hw_19  && core_15  || rx_15 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) |-> data_11 == rst_19 ;endproperty \n property name; @(posedge bus_clock_11) (  clk_10  != hw_19  && core_15  || rx_15 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) &&  (  err_115  != auth_6 ) |-> core_75 == fsm_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "if (  tx_9  != fsm_12  && data_6  || rx_8 ) begin \n    chip_110 = data_12;\n    if ( fsm_8  || clk_17  || err_6 ) begin\n        core_13 = sig_12;\n    end\n        if ( tx_12  && hw_1  && cfg_10  != sig_4 ) begin\n            cfg_11 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_8) (  tx_9  != fsm_12  && data_6  || rx_8 ) |-> chip_110 == data_12 ;endproperty \n property name; @(negedge clk_signal_8) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  fsm_8  || clk_17  || err_6 ) |-> core_13 == sig_12 ;endproperty \n property name; @(negedge clk_signal_8) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  fsm_8  || clk_17  || err_6 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) |-> cfg_11 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_8"
    },
    {
        "Code": "if (  rx_8  && fsm_3  || hw_2  && rst_7 ) begin \n    err_3 = clk_14;\n    clk_120 = sig_20;\n    if ( tx_2  && fsm_52 ) begin\n        data_16 <= chip_18;\n        hw_19 = auth_3;\n    end\n        if ( hw_4 ) begin\n            reg_14 = core_6;\n            cfg_15 <= core_13;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_13) (  rx_8  && fsm_3  || hw_2  && rst_7 ) |-> err_3 == clk_14 && clk_120 == sig_20 ;endproperty \n property name; @(negedge clock_ctrl_13) (  rx_8  && fsm_3  || hw_2  && rst_7 ) &&  (  tx_2  && fsm_52 ) |-> data_16 == chip_18 && hw_19 == auth_3 ;endproperty \n property name; @(negedge clock_ctrl_13) (  rx_8  && fsm_3  || hw_2  && rst_7 ) &&  (  tx_2  && fsm_52 ) &&  (  hw_4 ) |-> reg_14 == core_6 && cfg_15 == core_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_13"
    },
    {
        "Code": "if (  auth_13  && reg_4  || err_9 ) begin \n    rx_17 <= chip_16;\n    tx_10 = rst_16;\n    if ( sig_73  != reg_74  && cfg_76  != err_8 ) begin\n        reg_115 = rst_8;\n        rx_5 <= clk_20;\n    end\n        if ( tx_9  || fsm_6  && hw_5  != reg_11 ) begin\n            tx_2 <= hw_9;\n            fsm_20 <= cfg_16;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_5) (  auth_13  && reg_4  || err_9 ) |-> rx_17 == chip_16 && tx_10 == rst_16 ;endproperty \n property name; @(posedge clock_source_5) (  auth_13  && reg_4  || err_9 ) &&  (  sig_73  != reg_74  && cfg_76  != err_8 ) |-> reg_115 == rst_8 && rx_5 == clk_20 ;endproperty \n property name; @(posedge clock_source_5) (  auth_13  && reg_4  || err_9 ) &&  (  sig_73  != reg_74  && cfg_76  != err_8 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_11 ) |-> tx_2 == hw_9 && fsm_20 == cfg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_5"
    },
    {
        "Code": "if (  tx_11 ) begin \n    reg_36 <= rx_10;\n    auth_13 = fsm_42;\n    hw_15 = auth_1010;\n    if ( data_3  || clk_12 ) begin\n        sig_172 <= chip_14;\n        rx_2 <= reg_3;\n        fsm_4 = chip_13;\n    end\n        if ( clk_7  && hw_5 ) begin\n            reg_115 <= auth_7;\n            reg_11 = clk_1;\n            auth_204 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_5) (  tx_11 ) |-> reg_36 == rx_10 && auth_13 == fsm_42 && hw_15 == auth_1010 ;endproperty \n property name; @(posedge pll_clk_5) (  tx_11 ) &&  (  data_3  || clk_12 ) |-> sig_172 == chip_14 && rx_2 == reg_3 && fsm_4 == chip_13 ;endproperty \n property name; @(posedge pll_clk_5) (  tx_11 ) &&  (  data_3  || clk_12 ) &&  (  clk_7  && hw_5 ) |-> reg_115 == auth_7 && reg_11 == clk_1 && auth_204 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_5"
    },
    {
        "Code": "if (  rst_13 ) begin \n    data_15 = clk_20;\n    if ( cfg_14  || sig_6  || rst_6 ) begin\n        err_3 <= fsm_5;\n    end\n        if ( err_7  != chip_12  && auth_14  != rst_11 ) begin\n            rst_154 <= reg_20;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_5) (  rst_13 ) |-> data_15 == clk_20 ;endproperty \n property name; @(posedge sys_clk_5) (  rst_13 ) &&  (  cfg_14  || sig_6  || rst_6 ) |-> err_3 == fsm_5 ;endproperty \n property name; @(posedge sys_clk_5) (  rst_13 ) &&  (  cfg_14  || sig_6  || rst_6 ) &&  (  err_7  != chip_12  && auth_14  != rst_11 ) |-> rst_154 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "if (  err_3  || fsm_8 ) begin \n    cfg_16 <= reg_6;\n    data_9 = clk_10;\n    if ( err_20  && err_20 ) begin\n        clk_1 <= cfg_4;\n        clk_18 <= rst_3;\n    end\n        if ( rst_16  || core_11  || err_20 ) begin\n            err_60 <= err_18;\n            fsm_12 = err_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_20) (  err_3  || fsm_8 ) |-> cfg_16 == reg_6 && data_9 == clk_10 ;endproperty \n property name; @(posedge clk_enable_20) (  err_3  || fsm_8 ) &&  (  err_20  && err_20 ) |-> clk_1 == cfg_4 && clk_18 == rst_3 ;endproperty \n property name; @(posedge clk_enable_20) (  err_3  || fsm_8 ) &&  (  err_20  && err_20 ) &&  (  rst_16  || core_11  || err_20 ) |-> err_60 == err_18 && fsm_12 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_20"
    },
    {
        "Code": "if (  clk_20  && reg_15  != reg_8 ) begin \n    sig_10 <= core_10;\n    data_178 <= chip_9;\n    hw_38 <= data_11;\n    if ( cfg_14  != rx_19  || tx_10  != cfg_20 ) begin\n        cfg_19 = tx_2;\n        sig_5 = err_20;\n        data_8 = cfg_19;\n    end\n        if ( cfg_6  != reg_10 ) begin\n            cfg_183 = hw_4;\n            hw_20 = err_7;\n            chip_4 <= reg_11;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_16) (  clk_20  && reg_15  != reg_8 ) |-> sig_10 == core_10 && data_178 == chip_9 && hw_38 == data_11 ;endproperty \n property name; @(negedge main_clk_16) (  clk_20  && reg_15  != reg_8 ) &&  (  cfg_14  != rx_19  || tx_10  != cfg_20 ) |-> cfg_19 == tx_2 && sig_5 == err_20 && data_8 == cfg_19 ;endproperty \n property name; @(negedge main_clk_16) (  clk_20  && reg_15  != reg_8 ) &&  (  cfg_14  != rx_19  || tx_10  != cfg_20 ) &&  (  cfg_6  != reg_10 ) |-> cfg_183 == hw_4 && hw_20 == err_7 && chip_4 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "if (  clk_5 ) begin \n    rx_7 <= rst_5;\n    if ( core_12  != rst_14 ) begin\n        auth_16 <= chip_18;\n    end\n        if ( tx_9  && fsm_14  && rx_14  && sig_20 ) begin\n            auth_3 <= core_96;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_10) (  clk_5 ) |-> rx_7 == rst_5 ;endproperty \n property name; @(negedge clock_source_10) (  clk_5 ) &&  (  core_12  != rst_14 ) |-> auth_16 == chip_18 ;endproperty \n property name; @(negedge clock_source_10) (  clk_5 ) &&  (  core_12  != rst_14 ) &&  (  tx_9  && fsm_14  && rx_14  && sig_20 ) |-> auth_3 == core_96 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_10"
    },
    {
        "Code": "if (  !sig_8 ) begin \n    hw_79 = auth_13;\n    data_2 = rst_9;\n    if ( rst_20  != fsm_114  && fsm_13  != cfg_5 ) begin\n        core_15 = rst_6;\n        core_8 <= cfg_6;\n    end\n        if ( err_10 ) begin\n            sig_12 = reg_4;\n            tx_17 <= cfg_3;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_15) (  !sig_8 ) |-> hw_79 == auth_13 && data_2 == rst_9 ;endproperty \n property name; @(posedge bus_clock_15) (  !sig_8 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) |-> core_15 == rst_6 && core_8 == cfg_6 ;endproperty \n property name; @(posedge bus_clock_15) (  !sig_8 ) &&  (  rst_20  != fsm_114  && fsm_13  != cfg_5 ) &&  (  err_10 ) |-> sig_12 == reg_4 && tx_17 == cfg_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_15"
    },
    {
        "Code": "if (  rst_1  != hw_8 ) begin \n    chip_9 = auth_16;\n    if ( fsm_18  != reg_15 ) begin\n        rst_5 <= hw_10;\n    end\n        if ( hw_18  && core_18  || tx_6 ) begin\n            data_185 = core_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_2) (  rst_1  != hw_8 ) |-> chip_9 == auth_16 ;endproperty \n property name; @(negedge clk_out_2) (  rst_1  != hw_8 ) &&  (  fsm_18  != reg_15 ) |-> rst_5 == hw_10 ;endproperty \n property name; @(negedge clk_out_2) (  rst_1  != hw_8 ) &&  (  fsm_18  != reg_15 ) &&  (  hw_18  && core_18  || tx_6 ) |-> data_185 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_2"
    },
    {
        "Code": "if (  cfg_1  || reg_5  || core_16 ) begin \n    fsm_26 <= rst_19;\n    rx_10 = chip_18;\n    sig_172 <= sig_6;\n    if ( cfg_4  || core_1  && rx_20 ) begin\n        sig_32 = tx_19;\n        clk_8 <= clk_11;\n        rst_154 <= tx_5;\n    end\n        if ( auth_19  || tx_14  != core_10  && fsm_18 ) begin\n            auth_11 <= sig_9;\n            cfg_76 <= auth_3;\n            rst_11 = rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_13) (  cfg_1  || reg_5  || core_16 ) |-> fsm_26 == rst_19 && rx_10 == chip_18 && sig_172 == sig_6 ;endproperty \n property name; @(posedge clk_in_13) (  cfg_1  || reg_5  || core_16 ) &&  (  cfg_4  || core_1  && rx_20 ) |-> sig_32 == tx_19 && clk_8 == clk_11 && rst_154 == tx_5 ;endproperty \n property name; @(posedge clk_in_13) (  cfg_1  || reg_5  || core_16 ) &&  (  cfg_4  || core_1  && rx_20 ) &&  (  auth_19  || tx_14  != core_10  && fsm_18 ) |-> auth_11 == sig_9 && cfg_76 == auth_3 && rst_11 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_13"
    },
    {
        "Code": "if (  data_9  != err_16  || cfg_12 ) begin \n    sig_20 <= fsm_8;\n    core_112 <= err_8;\n    tx_7 <= clk_11;\n    if ( rst_9 ) begin\n        chip_6 <= chip_7;\n        hw_10 <= tx_15;\n        tx_117 <= fsm_5;\n    end\n        if ( tx_13  != reg_16  || tx_9 ) begin\n            hw_38 <= rst_180;\n            chip_109 <= rst_19;\n            fsm_7 = tx_6;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_13) (  data_9  != err_16  || cfg_12 ) |-> sig_20 == fsm_8 && core_112 == err_8 && tx_7 == clk_11 ;endproperty \n property name; @(negedge mem_clock_13) (  data_9  != err_16  || cfg_12 ) &&  (  rst_9 ) |-> chip_6 == chip_7 && hw_10 == tx_15 && tx_117 == fsm_5 ;endproperty \n property name; @(negedge mem_clock_13) (  data_9  != err_16  || cfg_12 ) &&  (  rst_9 ) &&  (  tx_13  != reg_16  || tx_9 ) |-> hw_38 == rst_180 && chip_109 == rst_19 && fsm_7 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_13"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    err_19 <= tx_4;\n    err_79 <= auth_6;\n    sig_10 = err_4;\n    if ( chip_15  != data_11 ) begin\n        fsm_14 = data_5;\n        clk_16 <= fsm_2;\n        fsm_15 = rst_6;\n    end\n        if ( rx_1  != chip_9  && hw_19 ) begin\n            auth_8 <= auth_15;\n            data_2 = fsm_26;\n            rst_4 = fsm_6;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_3) (  !tx_1 ) |-> err_19 == tx_4 && err_79 == auth_6 && sig_10 == err_4 ;endproperty \n property name; @(posedge main_clk_3) (  !tx_1 ) &&  (  chip_15  != data_11 ) |-> fsm_14 == data_5 && clk_16 == fsm_2 && fsm_15 == rst_6 ;endproperty \n property name; @(posedge main_clk_3) (  !tx_1 ) &&  (  chip_15  != data_11 ) &&  (  rx_1  != chip_9  && hw_19 ) |-> auth_8 == auth_15 && data_2 == fsm_26 && rst_4 == fsm_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_3"
    },
    {
        "Code": "if (  rst_8 ) begin \n    auth_10 <= reg_12;\n    if ( reg_16  || fsm_14 ) begin\n        sig_13 = reg_19;\n    end\n        if ( tx_13  != fsm_13  || core_4 ) begin\n            tx_114 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_14) (  rst_8 ) |-> auth_10 == reg_12 ;endproperty \n property name; @(posedge clk_out_14) (  rst_8 ) &&  (  reg_16  || fsm_14 ) |-> sig_13 == reg_19 ;endproperty \n property name; @(posedge clk_out_14) (  rst_8 ) &&  (  reg_16  || fsm_14 ) &&  (  tx_13  != fsm_13  || core_4 ) |-> tx_114 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "if (  sig_7  || rst_15  || sig_17  || hw_17 ) begin \n    reg_19 <= err_12;\n    rst_116 = hw_5;\n    if ( rx_13 ) begin\n        rx_3 <= cfg_16;\n        clk_17 = chip_4;\n    end\n        if ( err_20  && sig_13 ) begin\n            err_9 = rx_12;\n            chip_7 <= hw_3;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_14) (  sig_7  || rst_15  || sig_17  || hw_17 ) |-> reg_19 == err_12 && rst_116 == hw_5 ;endproperty \n property name; @(posedge ref_clk_14) (  sig_7  || rst_15  || sig_17  || hw_17 ) &&  (  rx_13 ) |-> rx_3 == cfg_16 && clk_17 == chip_4 ;endproperty \n property name; @(posedge ref_clk_14) (  sig_7  || rst_15  || sig_17  || hw_17 ) &&  (  rx_13 ) &&  (  err_20  && sig_13 ) |-> err_9 == rx_12 && chip_7 == hw_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "if (  tx_17  || sig_10  || rx_11  != fsm_7 ) begin \n    auth_3 = rst_15;\n    rx_2 = err_20;\n    if ( reg_9  != tx_2  && sig_19 ) begin\n        reg_4 = err_4;\n        clk_7 <= chip_11;\n    end\n        if ( data_100  || tx_11  || tx_1 ) begin\n            chip_16 <= tx_18;\n            tx_33 = reg_8;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_9) (  tx_17  || sig_10  || rx_11  != fsm_7 ) |-> auth_3 == rst_15 && rx_2 == err_20 ;endproperty \n property name; @(negedge ref_clk_9) (  tx_17  || sig_10  || rx_11  != fsm_7 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> reg_4 == err_4 && clk_7 == chip_11 ;endproperty \n property name; @(negedge ref_clk_9) (  tx_17  || sig_10  || rx_11  != fsm_7 ) &&  (  reg_9  != tx_2  && sig_19 ) &&  (  data_100  || tx_11  || tx_1 ) |-> chip_16 == tx_18 && tx_33 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "if (  rst_8  || rx_16  || chip_19 ) begin \n    rx_1 <= rst_16;\n    auth_17 <= chip_9;\n    cfg_183 = reg_18;\n    if ( rst_9 ) begin\n        tx_18 <= auth_70;\n        sig_8 = err_5;\n        rx_13 <= data_9;\n    end\n        if ( fsm_16  && hw_4  != err_12 ) begin\n            chip_8 = data_15;\n            cfg_2 = clk_13;\n            fsm_11 = tx_11;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_5) (  rst_8  || rx_16  || chip_19 ) |-> rx_1 == rst_16 && auth_17 == chip_9 && cfg_183 == reg_18 ;endproperty \n property name; @(posedge bus_clock_5) (  rst_8  || rx_16  || chip_19 ) &&  (  rst_9 ) |-> tx_18 == auth_70 && sig_8 == err_5 && rx_13 == data_9 ;endproperty \n property name; @(posedge bus_clock_5) (  rst_8  || rx_16  || chip_19 ) &&  (  rst_9 ) &&  (  fsm_16  && hw_4  != err_12 ) |-> chip_8 == data_15 && cfg_2 == clk_13 && fsm_11 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_5"
    },
    {
        "Code": "if (  core_8  && cfg_15  || rst_2 ) begin \n    clk_4 <= cfg_8;\n    if ( reg_19 ) begin\n        core_112 <= tx_11;\n    end\n        if ( chip_12  && clk_5  != hw_16 ) begin\n            sig_172 = err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_1) (  core_8  && cfg_15  || rst_2 ) |-> clk_4 == cfg_8 ;endproperty \n property name; @(posedge clk_in_1) (  core_8  && cfg_15  || rst_2 ) &&  (  reg_19 ) |-> core_112 == tx_11 ;endproperty \n property name; @(posedge clk_in_1) (  core_8  && cfg_15  || rst_2 ) &&  (  reg_19 ) &&  (  chip_12  && clk_5  != hw_16 ) |-> sig_172 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "if (  err_18  != reg_1  && rst_3 ) begin \n    rx_9 = cfg_6;\n    if ( fsm_120 ) begin\n        sig_13 = tx_7;\n    end\n        if ( rst_1  || sig_11  && data_20 ) begin\n            tx_114 = auth_4;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_18) (  err_18  != reg_1  && rst_3 ) |-> rx_9 == cfg_6 ;endproperty \n property name; @(negedge cpu_clock_18) (  err_18  != reg_1  && rst_3 ) &&  (  fsm_120 ) |-> sig_13 == tx_7 ;endproperty \n property name; @(negedge cpu_clock_18) (  err_18  != reg_1  && rst_3 ) &&  (  fsm_120 ) &&  (  rst_1  || sig_11  && data_20 ) |-> tx_114 == auth_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_18"
    },
    {
        "Code": "if (  fsm_10  != err_10  && clk_10 ) begin \n    tx_10 <= hw_19;\n    if ( reg_7 ) begin\n        clk_14 <= chip_1;\n    end\n        if ( rst_127  && tx_129  != fsm_129  && hw_6 ) begin\n            clk_15 = core_17;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_2) (  fsm_10  != err_10  && clk_10 ) |-> tx_10 == hw_19 ;endproperty \n property name; @(posedge fast_clk_2) (  fsm_10  != err_10  && clk_10 ) &&  (  reg_7 ) |-> clk_14 == chip_1 ;endproperty \n property name; @(posedge fast_clk_2) (  fsm_10  != err_10  && clk_10 ) &&  (  reg_7 ) &&  (  rst_127  && tx_129  != fsm_129  && hw_6 ) |-> clk_15 == core_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "if (  sig_9  && tx_17  || tx_7 ) begin \n    tx_112 = fsm_11;\n    sig_15 <= chip_9;\n    if ( cfg_20 ) begin\n        tx_33 <= chip_1;\n        rx_13 = sig_3;\n    end\n        if ( rx_19  && data_13 ) begin\n            core_112 <= tx_4;\n            data_203 <= chip_11;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_6) (  sig_9  && tx_17  || tx_7 ) |-> tx_112 == fsm_11 && sig_15 == chip_9 ;endproperty \n property name; @(negedge ref_clk_6) (  sig_9  && tx_17  || tx_7 ) &&  (  cfg_20 ) |-> tx_33 == chip_1 && rx_13 == sig_3 ;endproperty \n property name; @(negedge ref_clk_6) (  sig_9  && tx_17  || tx_7 ) &&  (  cfg_20 ) &&  (  rx_19  && data_13 ) |-> core_112 == tx_4 && data_203 == chip_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "if (  core_11  != tx_1  || hw_19 ) begin \n    sig_172 <= rx_9;\n    fsm_15 <= sig_14;\n    if ( reg_10  || auth_7  != clk_100  && chip_20 ) begin\n        rx_125 = data_11;\n        sig_20 = err_15;\n    end\n        if ( reg_14  != tx_17  || core_13  && rst_3 ) begin\n            reg_6 <= reg_20;\n            core_1 <= core_11;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_18) (  core_11  != tx_1  || hw_19 ) |-> sig_172 == rx_9 && fsm_15 == sig_14 ;endproperty \n property name; @(negedge mem_clock_18) (  core_11  != tx_1  || hw_19 ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) |-> rx_125 == data_11 && sig_20 == err_15 ;endproperty \n property name; @(negedge mem_clock_18) (  core_11  != tx_1  || hw_19 ) &&  (  reg_10  || auth_7  != clk_100  && chip_20 ) &&  (  reg_14  != tx_17  || core_13  && rst_3 ) |-> reg_6 == reg_20 && core_1 == core_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_18"
    },
    {
        "Code": "if (  hw_16  != sig_19  && fsm_6  != rst_18 ) begin \n    core_16 <= auth_2;\n    core_4 <= auth_2;\n    hw_9 <= chip_19;\n    if ( sig_15  && sig_6 ) begin\n        cfg_6 = core_14;\n        rx_125 <= err_13;\n        clk_12 = rst_3;\n    end\n        if ( clk_13  || data_19  && cfg_20  != auth_14 ) begin\n            core_75 <= core_19;\n            rx_8 = hw_7;\n            clk_120 <= chip_13;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_5) (  hw_16  != sig_19  && fsm_6  != rst_18 ) |-> core_16 == auth_2 && core_4 == auth_2 && hw_9 == chip_19 ;endproperty \n property name; @(negedge ref_clk_5) (  hw_16  != sig_19  && fsm_6  != rst_18 ) &&  (  sig_15  && sig_6 ) |-> cfg_6 == core_14 && rx_125 == err_13 && clk_12 == rst_3 ;endproperty \n property name; @(negedge ref_clk_5) (  hw_16  != sig_19  && fsm_6  != rst_18 ) &&  (  sig_15  && sig_6 ) &&  (  clk_13  || data_19  && cfg_20  != auth_14 ) |-> core_75 == core_19 && rx_8 == hw_7 && clk_120 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_5"
    },
    {
        "Code": "if (  core_19  != core_7  || core_3 ) begin \n    tx_11 = cfg_1;\n    sig_3 = rx_18;\n    if ( fsm_19  && core_6  != data_1  && sig_11 ) begin\n        err_4 = tx_12;\n        hw_17 <= chip_6;\n    end\n        if ( core_167  && hw_5  && tx_168  != sig_3 ) begin\n            sig_19 <= err_4;\n            clk_12 <= reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_6) (  core_19  != core_7  || core_3 ) |-> tx_11 == cfg_1 && sig_3 == rx_18 ;endproperty \n property name; @(posedge clk_in_6) (  core_19  != core_7  || core_3 ) &&  (  fsm_19  && core_6  != data_1  && sig_11 ) |-> err_4 == tx_12 && hw_17 == chip_6 ;endproperty \n property name; @(posedge clk_in_6) (  core_19  != core_7  || core_3 ) &&  (  fsm_19  && core_6  != data_1  && sig_11 ) &&  (  core_167  && hw_5  && tx_168  != sig_3 ) |-> sig_19 == err_4 && clk_12 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "if (  fsm_7  && rx_3  != chip_20 ) begin \n    chip_7 <= reg_4;\n    rst_3 <= rx_3;\n    if ( rst_11  || auth_6  || sig_8  || reg_18 ) begin\n        chip_1 = chip_19;\n        data_15 = auth_2;\n    end\n        if ( hw_3  || reg_2  != clk_6 ) begin\n            sig_12 <= reg_14;\n            fsm_13 <= core_14;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_4) (  fsm_7  && rx_3  != chip_20 ) |-> chip_7 == reg_4 && rst_3 == rx_3 ;endproperty \n property name; @(negedge async_clk_4) (  fsm_7  && rx_3  != chip_20 ) &&  (  rst_11  || auth_6  || sig_8  || reg_18 ) |-> chip_1 == chip_19 && data_15 == auth_2 ;endproperty \n property name; @(negedge async_clk_4) (  fsm_7  && rx_3  != chip_20 ) &&  (  rst_11  || auth_6  || sig_8  || reg_18 ) &&  (  hw_3  || reg_2  != clk_6 ) |-> sig_12 == reg_14 && fsm_13 == core_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_4"
    },
    {
        "Code": "if (  core_2  != data_14  && tx_19 ) begin \n    cfg_13 = rx_8;\n    fsm_17 = err_6;\n    data_203 = reg_20;\n    if ( tx_11  || rx_6  != core_1  && cfg_9 ) begin\n        hw_18 = reg_14;\n        auth_17 = rx_7;\n        rst_8 <= reg_18;\n    end\n        if ( auth_13  || clk_6  && data_15  && sig_12 ) begin\n            hw_12 <= reg_12;\n            reg_6 <= rst_4;\n            cfg_19 <= fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_19) (  core_2  != data_14  && tx_19 ) |-> cfg_13 == rx_8 && fsm_17 == err_6 && data_203 == reg_20 ;endproperty \n property name; @(posedge mem_clock_19) (  core_2  != data_14  && tx_19 ) &&  (  tx_11  || rx_6  != core_1  && cfg_9 ) |-> hw_18 == reg_14 && auth_17 == rx_7 && rst_8 == reg_18 ;endproperty \n property name; @(posedge mem_clock_19) (  core_2  != data_14  && tx_19 ) &&  (  tx_11  || rx_6  != core_1  && cfg_9 ) &&  (  auth_13  || clk_6  && data_15  && sig_12 ) |-> hw_12 == reg_12 && reg_6 == rst_4 && cfg_19 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_19"
    },
    {
        "Code": "if (  auth_5  && rst_14  != reg_10  || sig_18 ) begin \n    reg_17 = tx_1;\n    core_5 = data_10;\n    if ( rx_5  != auth_4  && rst_11 ) begin\n        rx_8 = rx_6;\n        tx_27 = rx_3;\n    end\n        if ( clk_11 ) begin\n            core_16 <= tx_7;\n            err_16 = core_7;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_1) (  auth_5  && rst_14  != reg_10  || sig_18 ) |-> reg_17 == tx_1 && core_5 == data_10 ;endproperty \n property name; @(negedge cpu_clock_1) (  auth_5  && rst_14  != reg_10  || sig_18 ) &&  (  rx_5  != auth_4  && rst_11 ) |-> rx_8 == rx_6 && tx_27 == rx_3 ;endproperty \n property name; @(negedge cpu_clock_1) (  auth_5  && rst_14  != reg_10  || sig_18 ) &&  (  rx_5  != auth_4  && rst_11 ) &&  (  clk_11 ) |-> core_16 == tx_7 && err_16 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_1"
    },
    {
        "Code": "if (  !core_8 ) begin \n    chip_6 <= tx_1;\n    clk_16 = chip_17;\n    if ( fsm_8 ) begin\n        core_1 <= err_1;\n        chip_10 <= tx_17;\n    end\n        if ( auth_6 ) begin\n            cfg_9 = core_8;\n            rx_4 = rx_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_3) (  !core_8 ) |-> chip_6 == tx_1 && clk_16 == chip_17 ;endproperty \n property name; @(posedge clk_signal_3) (  !core_8 ) &&  (  fsm_8 ) |-> core_1 == err_1 && chip_10 == tx_17 ;endproperty \n property name; @(posedge clk_signal_3) (  !core_8 ) &&  (  fsm_8 ) &&  (  auth_6 ) |-> cfg_9 == core_8 && rx_4 == rx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_3"
    },
    {
        "Code": "if (  clk_2  != err_2  && hw_8 ) begin \n    auth_120 <= tx_1;\n    data_116 = chip_18;\n    if ( hw_6  || data_16  && core_9 ) begin\n        chip_4 <= sig_15;\n        data_18 <= err_10;\n    end\n        if ( err_4  || rst_8  || rst_13 ) begin\n            chip_110 <= hw_15;\n            rst_20 <= err_18;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_11) (  clk_2  != err_2  && hw_8 ) |-> auth_120 == tx_1 && data_116 == chip_18 ;endproperty \n property name; @(posedge cpu_clock_11) (  clk_2  != err_2  && hw_8 ) &&  (  hw_6  || data_16  && core_9 ) |-> chip_4 == sig_15 && data_18 == err_10 ;endproperty \n property name; @(posedge cpu_clock_11) (  clk_2  != err_2  && hw_8 ) &&  (  hw_6  || data_16  && core_9 ) &&  (  err_4  || rst_8  || rst_13 ) |-> chip_110 == hw_15 && rst_20 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_11"
    },
    {
        "Code": "if (  data_17  || chip_7 ) begin \n    clk_120 <= err_8;\n    if ( rx_20  && fsm_12  && reg_16  != sig_15 ) begin\n        sig_172 <= auth_9;\n    end\n        if ( cfg_20 ) begin\n            sig_116 = sig_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_5) (  data_17  || chip_7 ) |-> clk_120 == err_8 ;endproperty \n property name; @(negedge clk_out_5) (  data_17  || chip_7 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) |-> sig_172 == auth_9 ;endproperty \n property name; @(negedge clk_out_5) (  data_17  || chip_7 ) &&  (  rx_20  && fsm_12  && reg_16  != sig_15 ) &&  (  cfg_20 ) |-> sig_116 == sig_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_5"
    },
    {
        "Code": "if (  reg_14  || reg_11  || tx_16  && chip_16 ) begin \n    hw_196 = err_7;\n    auth_9 = reg_2;\n    if ( reg_14  != err_1 ) begin\n        hw_10 <= err_15;\n        auth_19 <= hw_14;\n    end\n        if ( rst_6  && reg_9 ) begin\n            tx_6 = data_19;\n            tx_8 <= tx_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_6) (  reg_14  || reg_11  || tx_16  && chip_16 ) |-> hw_196 == err_7 && auth_9 == reg_2 ;endproperty \n property name; @(posedge clk_out_6) (  reg_14  || reg_11  || tx_16  && chip_16 ) &&  (  reg_14  != err_1 ) |-> hw_10 == err_15 && auth_19 == hw_14 ;endproperty \n property name; @(posedge clk_out_6) (  reg_14  || reg_11  || tx_16  && chip_16 ) &&  (  reg_14  != err_1 ) &&  (  rst_6  && reg_9 ) |-> tx_6 == data_19 && tx_8 == tx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_6"
    },
    {
        "Code": "if (  chip_14  || hw_12  && fsm_17  && err_8 ) begin \n    reg_18 = rst_6;\n    hw_79 = reg_16;\n    if ( rst_7  || sig_10  && reg_5 ) begin\n        auth_19 = data_15;\n        err_15 = chip_7;\n    end\n        if ( chip_8  && core_19  != hw_7  && clk_8 ) begin\n            fsm_14 <= err_6;\n            rx_19 <= reg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_14) (  chip_14  || hw_12  && fsm_17  && err_8 ) |-> reg_18 == rst_6 && hw_79 == reg_16 ;endproperty \n property name; @(negedge clock_div_14) (  chip_14  || hw_12  && fsm_17  && err_8 ) &&  (  rst_7  || sig_10  && reg_5 ) |-> auth_19 == data_15 && err_15 == chip_7 ;endproperty \n property name; @(negedge clock_div_14) (  chip_14  || hw_12  && fsm_17  && err_8 ) &&  (  rst_7  || sig_10  && reg_5 ) &&  (  chip_8  && core_19  != hw_7  && clk_8 ) |-> fsm_14 == err_6 && rx_19 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_14"
    },
    {
        "Code": "if (  chip_13  || reg_5  != tx_10  && rst_20 ) begin \n    tx_1010 <= tx_1;\n    hw_79 <= data_10;\n    if ( fsm_14  || rx_1  != core_19 ) begin\n        cfg_13 <= rx_9;\n        clk_11 <= tx_3;\n    end\n        if ( hw_1  || tx_17  && rx_20 ) begin\n            reg_15 = fsm_2;\n            clk_5 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_4) (  chip_13  || reg_5  != tx_10  && rst_20 ) |-> tx_1010 == tx_1 && hw_79 == data_10 ;endproperty \n property name; @(negedge mem_clock_4) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  fsm_14  || rx_1  != core_19 ) |-> cfg_13 == rx_9 && clk_11 == tx_3 ;endproperty \n property name; @(negedge mem_clock_4) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  fsm_14  || rx_1  != core_19 ) &&  (  hw_1  || tx_17  && rx_20 ) |-> reg_15 == fsm_2 && clk_5 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "if (  sig_8  || err_14  && chip_18  != rx_14 ) begin \n    rx_7 <= rst_11;\n    if ( tx_18 ) begin\n        data_2 = tx_15;\n    end\n        if ( reg_4  && hw_7  != core_3 ) begin\n            clk_19 <= chip_4;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_4) (  sig_8  || err_14  && chip_18  != rx_14 ) |-> rx_7 == rst_11 ;endproperty \n property name; @(negedge core_clock_4) (  sig_8  || err_14  && chip_18  != rx_14 ) &&  (  tx_18 ) |-> data_2 == tx_15 ;endproperty \n property name; @(negedge core_clock_4) (  sig_8  || err_14  && chip_18  != rx_14 ) &&  (  tx_18 ) &&  (  reg_4  && hw_7  != core_3 ) |-> clk_19 == chip_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_4"
    },
    {
        "Code": "if (  rx_12  && err_6  && rx_1 ) begin \n    clk_19 <= err_7;\n    rx_8 = tx_8;\n    sig_1 = err_20;\n    if ( core_20 ) begin\n        chip_5 = core_7;\n        sig_7 <= fsm_117;\n        hw_2 <= clk_9;\n    end\n        if ( data_1  != core_6  && data_20 ) begin\n            chip_4 <= tx_17;\n            data_5 = cfg_20;\n            data_18 <= clk_1;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_1) (  rx_12  && err_6  && rx_1 ) |-> clk_19 == err_7 && rx_8 == tx_8 && sig_1 == err_20 ;endproperty \n property name; @(posedge sys_clk_1) (  rx_12  && err_6  && rx_1 ) &&  (  core_20 ) |-> chip_5 == core_7 && sig_7 == fsm_117 && hw_2 == clk_9 ;endproperty \n property name; @(posedge sys_clk_1) (  rx_12  && err_6  && rx_1 ) &&  (  core_20 ) &&  (  data_1  != core_6  && data_20 ) |-> chip_4 == tx_17 && data_5 == cfg_20 && data_18 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_1"
    },
    {
        "Code": "if (  tx_20  || chip_12  && chip_10  && rx_4 ) begin \n    chip_16 = chip_11;\n    rx_12 = data_8;\n    tx_46 <= data_3;\n    if ( core_8  && err_8  || rst_14 ) begin\n        sig_9 <= err_2;\n        cfg_11 = sig_11;\n        fsm_17 = err_14;\n    end\n        if ( err_2  != data_17 ) begin\n            cfg_208 <= data_18;\n            core_9 <= data_8;\n            data_6 <= rst_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_8) (  tx_20  || chip_12  && chip_10  && rx_4 ) |-> chip_16 == chip_11 && rx_12 == data_8 && tx_46 == data_3 ;endproperty \n property name; @(posedge clk_out_8) (  tx_20  || chip_12  && chip_10  && rx_4 ) &&  (  core_8  && err_8  || rst_14 ) |-> sig_9 == err_2 && cfg_11 == sig_11 && fsm_17 == err_14 ;endproperty \n property name; @(posedge clk_out_8) (  tx_20  || chip_12  && chip_10  && rx_4 ) &&  (  core_8  && err_8  || rst_14 ) &&  (  err_2  != data_17 ) |-> cfg_208 == data_18 && core_9 == data_8 && data_6 == rst_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "if (  data_7  && fsm_7 ) begin \n    hw_4 = tx_8;\n    rst_16 = err_15;\n    if ( sig_18  && clk_6  != sig_11 ) begin\n        data_155 = chip_13;\n        sig_1 <= chip_1;\n    end\n        if ( fsm_9  && cfg_2 ) begin\n            clk_16 = tx_7;\n            rx_4 <= hw_5;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_7) (  data_7  && fsm_7 ) |-> hw_4 == tx_8 && rst_16 == err_15 ;endproperty \n property name; @(negedge clk_out_7) (  data_7  && fsm_7 ) &&  (  sig_18  && clk_6  != sig_11 ) |-> data_155 == chip_13 && sig_1 == chip_1 ;endproperty \n property name; @(negedge clk_out_7) (  data_7  && fsm_7 ) &&  (  sig_18  && clk_6  != sig_11 ) &&  (  fsm_9  && cfg_2 ) |-> clk_16 == tx_7 && rx_4 == hw_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_7"
    },
    {
        "Code": "if (  rst_15  || fsm_18  || reg_11  != tx_17 ) begin \n    clk_5 <= fsm_2;\n    if ( hw_5  || reg_5  || auth_17 ) begin\n        sig_12 <= hw_7;\n    end\n        if ( reg_8  || core_13 ) begin\n            sig_28 <= tx_3;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_13) (  rst_15  || fsm_18  || reg_11  != tx_17 ) |-> clk_5 == fsm_2 ;endproperty \n property name; @(posedge bus_clock_13) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  hw_5  || reg_5  || auth_17 ) |-> sig_12 == hw_7 ;endproperty \n property name; @(posedge bus_clock_13) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  hw_5  || reg_5  || auth_17 ) &&  (  reg_8  || core_13 ) |-> sig_28 == tx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_13"
    },
    {
        "Code": "if (  tx_19  || hw_4  && core_3  && fsm_20 ) begin \n    clk_18 <= auth_5;\n    sig_63 = hw_20;\n    if ( fsm_19  && core_6  != data_6  && sig_11 ) begin\n        data_155 = clk_8;\n        auth_18 <= cfg_8;\n    end\n        if ( reg_2  != hw_1 ) begin\n            auth_4 <= rst_19;\n            reg_58 <= chip_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_17) (  tx_19  || hw_4  && core_3  && fsm_20 ) |-> clk_18 == auth_5 && sig_63 == hw_20 ;endproperty \n property name; @(posedge clk_signal_17) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  fsm_19  && core_6  != data_6  && sig_11 ) |-> data_155 == clk_8 && auth_18 == cfg_8 ;endproperty \n property name; @(posedge clk_signal_17) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  fsm_19  && core_6  != data_6  && sig_11 ) &&  (  reg_2  != hw_1 ) |-> auth_4 == rst_19 && reg_58 == chip_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_17"
    },
    {
        "Code": "if (  chip_5  != core_14  && chip_18 ) begin \n    hw_14 = tx_9;\n    sig_116 <= rst_6;\n    if ( fsm_8  != reg_3  || chip_4  && clk_11 ) begin\n        sig_32 <= hw_15;\n        sig_149 = tx_9;\n    end\n        if ( err_8  && tx_4  || cfg_20 ) begin\n            auth_17 = err_20;\n            fsm_19 = core_7;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_5) (  chip_5  != core_14  && chip_18 ) |-> hw_14 == tx_9 && sig_116 == rst_6 ;endproperty \n property name; @(negedge ref_clk_5) (  chip_5  != core_14  && chip_18 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) |-> sig_32 == hw_15 && sig_149 == tx_9 ;endproperty \n property name; @(negedge ref_clk_5) (  chip_5  != core_14  && chip_18 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_11 ) &&  (  err_8  && tx_4  || cfg_20 ) |-> auth_17 == err_20 && fsm_19 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_5"
    },
    {
        "Code": "if (  chip_12  != chip_3 ) begin \n    tx_6 = auth_18;\n    tx_9 <= reg_12;\n    cfg_116 = tx_13;\n    if ( tx_15  != core_14  && rx_12  != cfg_10 ) begin\n        hw_19 <= data_9;\n        chip_79 <= data_8;\n        chip_7 <= err_8;\n    end\n        if ( clk_119  && sig_12  != hw_15 ) begin\n            rx_7 <= cfg_16;\n            fsm_6 = sig_6;\n            chip_4 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_16) (  chip_12  != chip_3 ) |-> tx_6 == auth_18 && tx_9 == reg_12 && cfg_116 == tx_13 ;endproperty \n property name; @(posedge cpu_clock_16) (  chip_12  != chip_3 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) |-> hw_19 == data_9 && chip_79 == data_8 && chip_7 == err_8 ;endproperty \n property name; @(posedge cpu_clock_16) (  chip_12  != chip_3 ) &&  (  tx_15  != core_14  && rx_12  != cfg_10 ) &&  (  clk_119  && sig_12  != hw_15 ) |-> rx_7 == cfg_16 && fsm_6 == sig_6 && chip_4 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_16"
    },
    {
        "Code": "if (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) begin \n    hw_15 <= rx_15;\n    core_118 <= rst_19;\n    tx_15 <= cfg_13;\n    if ( err_10 ) begin\n        auth_114 = clk_8;\n        sig_9 = err_1;\n        data_13 = auth_3;\n    end\n        if ( sig_3  != fsm_20  && tx_11  && data_15 ) begin\n            auth_1 <= cfg_1;\n            rx_7 <= reg_19;\n            cfg_5 = fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_19) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) |-> hw_15 == rx_15 && core_118 == rst_19 && tx_15 == cfg_13 ;endproperty \n property name; @(negedge clk_signal_19) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  err_10 ) |-> auth_114 == clk_8 && sig_9 == err_1 && data_13 == auth_3 ;endproperty \n property name; @(negedge clk_signal_19) (  cfg_20  || cfg_7  || cfg_16  && clk_4 ) &&  (  err_10 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) |-> auth_1 == cfg_1 && rx_7 == reg_19 && cfg_5 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    core_18 <= tx_15;\n    hw_17 = rx_13;\n    cfg_2 <= auth_12;\n    if ( fsm_18  != reg_11 ) begin\n        chip_5 <= sig_20;\n        tx_5 = sig_17;\n        clk_11 <= chip_19;\n    end\n        if ( fsm_8  || clk_17  || err_6 ) begin\n            fsm_15 <= reg_19;\n            fsm_112 = chip_12;\n            chip_15 <= rx_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_9) (  !tx_1 ) |-> core_18 == tx_15 && hw_17 == rx_13 && cfg_2 == auth_12 ;endproperty \n property name; @(posedge clk_enable_9) (  !tx_1 ) &&  (  fsm_18  != reg_11 ) |-> chip_5 == sig_20 && tx_5 == sig_17 && clk_11 == chip_19 ;endproperty \n property name; @(posedge clk_enable_9) (  !tx_1 ) &&  (  fsm_18  != reg_11 ) &&  (  fsm_8  || clk_17  || err_6 ) |-> fsm_15 == reg_19 && fsm_112 == chip_12 && chip_15 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_9"
    },
    {
        "Code": "if (  data_6  || sig_17  && fsm_1  != reg_14 ) begin \n    rst_1 = fsm_3;\n    if ( fsm_14  || rx_1  != core_9 ) begin\n        sig_63 = rst_19;\n    end\n        if ( hw_5 ) begin\n            err_12 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_20) (  data_6  || sig_17  && fsm_1  != reg_14 ) |-> rst_1 == fsm_3 ;endproperty \n property name; @(posedge clk_gen_20) (  data_6  || sig_17  && fsm_1  != reg_14 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> sig_63 == rst_19 ;endproperty \n property name; @(posedge clk_gen_20) (  data_6  || sig_17  && fsm_1  != reg_14 ) &&  (  fsm_14  || rx_1  != core_9 ) &&  (  hw_5 ) |-> err_12 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_20"
    },
    {
        "Code": "if (  fsm_16 ) begin \n    tx_115 <= err_5;\n    if ( rst_124  != tx_6  || rst_120  != err_126 ) begin\n        rx_16 = rst_5;\n    end\n        if ( auth_16 ) begin\n            err_20 = hw_123;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_2) (  fsm_16 ) |-> tx_115 == err_5 ;endproperty \n property name; @(posedge sys_clk_2) (  fsm_16 ) &&  (  rst_124  != tx_6  || rst_120  != err_126 ) |-> rx_16 == rst_5 ;endproperty \n property name; @(posedge sys_clk_2) (  fsm_16 ) &&  (  rst_124  != tx_6  || rst_120  != err_126 ) &&  (  auth_16 ) |-> err_20 == hw_123 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_2"
    },
    {
        "Code": "if (  cfg_6  && reg_10  && sig_11 ) begin \n    cfg_76 <= data_2;\n    if ( auth_6  || fsm_2  != reg_18  && tx_6 ) begin\n        clk_9 = tx_5;\n    end\n        if ( chip_1  || sig_12  != rst_5  && cfg_5 ) begin\n            err_15 = cfg_20;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_1) (  cfg_6  && reg_10  && sig_11 ) |-> cfg_76 == data_2 ;endproperty \n property name; @(posedge async_clk_1) (  cfg_6  && reg_10  && sig_11 ) &&  (  auth_6  || fsm_2  != reg_18  && tx_6 ) |-> clk_9 == tx_5 ;endproperty \n property name; @(posedge async_clk_1) (  cfg_6  && reg_10  && sig_11 ) &&  (  auth_6  || fsm_2  != reg_18  && tx_6 ) &&  (  chip_1  || sig_12  != rst_5  && cfg_5 ) |-> err_15 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_1"
    },
    {
        "Code": "if (  data_11 ) begin \n    tx_117 <= reg_9;\n    if ( clk_11  && core_5  && sig_9 ) begin\n        clk_8 = auth_17;\n    end\n        if ( data_13  && err_15 ) begin\n            err_18 = clk_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_1) (  data_11 ) |-> tx_117 == reg_9 ;endproperty \n property name; @(negedge clk_enable_1) (  data_11 ) &&  (  clk_11  && core_5  && sig_9 ) |-> clk_8 == auth_17 ;endproperty \n property name; @(negedge clk_enable_1) (  data_11 ) &&  (  clk_11  && core_5  && sig_9 ) &&  (  data_13  && err_15 ) |-> err_18 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_1"
    },
    {
        "Code": "if (  rst_1  != hw_8 ) begin \n    hw_3 <= err_4;\n    tx_117 = sig_12;\n    if ( rst_17  || tx_17  && chip_19 ) begin\n        chip_3 = core_7;\n        fsm_15 <= tx_7;\n    end\n        if ( rst_6 ) begin\n            cfg_183 <= tx_8;\n            auth_12 = err_6;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_16) (  rst_1  != hw_8 ) |-> hw_3 == err_4 && tx_117 == sig_12 ;endproperty \n property name; @(negedge ref_clk_16) (  rst_1  != hw_8 ) &&  (  rst_17  || tx_17  && chip_19 ) |-> chip_3 == core_7 && fsm_15 == tx_7 ;endproperty \n property name; @(negedge ref_clk_16) (  rst_1  != hw_8 ) &&  (  rst_17  || tx_17  && chip_19 ) &&  (  rst_6 ) |-> cfg_183 == tx_8 && auth_12 == err_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "if (  rst_9  != data_18  && reg_19  != hw_6 ) begin \n    tx_17 = auth_15;\n    if ( err_4  && clk_13 ) begin\n        err_195 = sig_12;\n    end\n        if ( data_18 ) begin\n            cfg_2 = sig_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_20) (  rst_9  != data_18  && reg_19  != hw_6 ) |-> tx_17 == auth_15 ;endproperty \n property name; @(negedge clk_reset_20) (  rst_9  != data_18  && reg_19  != hw_6 ) &&  (  err_4  && clk_13 ) |-> err_195 == sig_12 ;endproperty \n property name; @(negedge clk_reset_20) (  rst_9  != data_18  && reg_19  != hw_6 ) &&  (  err_4  && clk_13 ) &&  (  data_18 ) |-> cfg_2 == sig_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_20"
    },
    {
        "Code": "if (  err_11  && core_12  || rx_17  != data_20 ) begin \n    sig_6 = cfg_176;\n    data_178 = data_4;\n    tx_12 <= hw_8;\n    if ( auth_1  && tx_16  && rst_10  && err_17 ) begin\n        fsm_1 = data_8;\n        reg_12 = hw_10;\n        auth_14 = chip_19;\n    end\n        if ( cfg_6  != sig_16 ) begin\n            data_5 = cfg_16;\n            clk_4 = cfg_9;\n            hw_6 <= tx_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_1) (  err_11  && core_12  || rx_17  != data_20 ) |-> sig_6 == cfg_176 && data_178 == data_4 && tx_12 == hw_8 ;endproperty \n property name; @(posedge clk_in_1) (  err_11  && core_12  || rx_17  != data_20 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) |-> fsm_1 == data_8 && reg_12 == hw_10 && auth_14 == chip_19 ;endproperty \n property name; @(posedge clk_in_1) (  err_11  && core_12  || rx_17  != data_20 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) &&  (  cfg_6  != sig_16 ) |-> data_5 == cfg_16 && clk_4 == cfg_9 && hw_6 == tx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "if (  data_3  != fsm_8  && rx_10 ) begin \n    chip_17 <= tx_8;\n    core_14 = fsm_8;\n    clk_8 = reg_2;\n    if ( hw_112  || fsm_8 ) begin\n        tx_5 <= hw_18;\n        cfg_208 <= data_15;\n        sig_7 = rx_10;\n    end\n        if ( rst_10  != data_8  || sig_30  != rst_9 ) begin\n            rx_11 <= reg_14;\n            sig_16 = auth_11;\n            fsm_12 = tx_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_3) (  data_3  != fsm_8  && rx_10 ) |-> chip_17 == tx_8 && core_14 == fsm_8 && clk_8 == reg_2 ;endproperty \n property name; @(negedge pll_clk_3) (  data_3  != fsm_8  && rx_10 ) &&  (  hw_112  || fsm_8 ) |-> tx_5 == hw_18 && cfg_208 == data_15 && sig_7 == rx_10 ;endproperty \n property name; @(negedge pll_clk_3) (  data_3  != fsm_8  && rx_10 ) &&  (  hw_112  || fsm_8 ) &&  (  rst_10  != data_8  || sig_30  != rst_9 ) |-> rx_11 == reg_14 && sig_16 == auth_11 && fsm_12 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "if (  cfg_2  && data_20  || clk_11  || data_10 ) begin \n    hw_3 <= tx_2;\n    if ( chip_120  && clk_5  != hw_16 ) begin\n        rst_20 = reg_14;\n    end\n        if ( hw_1  || tx_17  && rx_90 ) begin\n            cfg_15 = err_18;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_9) (  cfg_2  && data_20  || clk_11  || data_10 ) |-> hw_3 == tx_2 ;endproperty \n property name; @(negedge sys_clk_9) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  chip_120  && clk_5  != hw_16 ) |-> rst_20 == reg_14 ;endproperty \n property name; @(negedge sys_clk_9) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  chip_120  && clk_5  != hw_16 ) &&  (  hw_1  || tx_17  && rx_90 ) |-> cfg_15 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_9"
    },
    {
        "Code": "if (  sig_12  || fsm_7  && core_1  != tx_11 ) begin \n    hw_1 <= rst_13;\n    if ( err_20  && sig_13 ) begin\n        rst_19 = tx_18;\n    end\n        if ( cfg_4  || core_1  && rx_20 ) begin\n            rx_4 = reg_20;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_20) (  sig_12  || fsm_7  && core_1  != tx_11 ) |-> hw_1 == rst_13 ;endproperty \n property name; @(negedge bus_clock_20) (  sig_12  || fsm_7  && core_1  != tx_11 ) &&  (  err_20  && sig_13 ) |-> rst_19 == tx_18 ;endproperty \n property name; @(negedge bus_clock_20) (  sig_12  || fsm_7  && core_1  != tx_11 ) &&  (  err_20  && sig_13 ) &&  (  cfg_4  || core_1  && rx_20 ) |-> rx_4 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_20"
    },
    {
        "Code": "if (  chip_20  != err_9 ) begin \n    tx_17 <= hw_123;\n    fsm_114 = reg_6;\n    rst_5 <= hw_19;\n    if ( hw_20  || cfg_8 ) begin\n        auth_5 <= data_15;\n        clk_9 <= fsm_6;\n        hw_79 = rst_19;\n    end\n        if ( rst_17  || tx_17  && chip_2 ) begin\n            core_112 = rst_17;\n            tx_10 <= rst_12;\n            tx_6 = fsm_10;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_3) (  chip_20  != err_9 ) |-> tx_17 == hw_123 && fsm_114 == reg_6 && rst_5 == hw_19 ;endproperty \n property name; @(negedge pll_clk_3) (  chip_20  != err_9 ) &&  (  hw_20  || cfg_8 ) |-> auth_5 == data_15 && clk_9 == fsm_6 && hw_79 == rst_19 ;endproperty \n property name; @(negedge pll_clk_3) (  chip_20  != err_9 ) &&  (  hw_20  || cfg_8 ) &&  (  rst_17  || tx_17  && chip_2 ) |-> core_112 == rst_17 && tx_10 == rst_12 && tx_6 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_3"
    },
    {
        "Code": "if (  err_4  != data_2  && hw_13  || data_16 ) begin \n    auth_204 = err_11;\n    if ( cfg_16 ) begin\n        sig_10 <= sig_12;\n    end\n        if ( clk_8  && clk_7 ) begin\n            tx_114 <= sig_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_12) (  err_4  != data_2  && hw_13  || data_16 ) |-> auth_204 == err_11 ;endproperty \n property name; @(negedge clk_gen_12) (  err_4  != data_2  && hw_13  || data_16 ) &&  (  cfg_16 ) |-> sig_10 == sig_12 ;endproperty \n property name; @(negedge clk_gen_12) (  err_4  != data_2  && hw_13  || data_16 ) &&  (  cfg_16 ) &&  (  clk_8  && clk_7 ) |-> tx_114 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_12"
    },
    {
        "Code": "if (  reg_15  != data_2  && rx_13 ) begin \n    hw_13 <= clk_20;\n    fsm_17 = reg_12;\n    rx_18 = err_13;\n    if ( rst_50  != fsm_16  && fsm_13  != cfg_5 ) begin\n        clk_120 <= data_15;\n        data_185 = chip_11;\n        tx_114 <= data_3;\n    end\n        if ( tx_111  || cfg_19  && clk_5  || chip_19 ) begin\n            core_1 <= sig_5;\n            reg_173 <= data_12;\n            rst_12 = sig_11;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_18) (  reg_15  != data_2  && rx_13 ) |-> hw_13 == clk_20 && fsm_17 == reg_12 && rx_18 == err_13 ;endproperty \n property name; @(posedge clock_ctrl_18) (  reg_15  != data_2  && rx_13 ) &&  (  rst_50  != fsm_16  && fsm_13  != cfg_5 ) |-> clk_120 == data_15 && data_185 == chip_11 && tx_114 == data_3 ;endproperty \n property name; @(posedge clock_ctrl_18) (  reg_15  != data_2  && rx_13 ) &&  (  rst_50  != fsm_16  && fsm_13  != cfg_5 ) &&  (  tx_111  || cfg_19  && clk_5  || chip_19 ) |-> core_1 == sig_5 && reg_173 == data_12 && rst_12 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_18"
    },
    {
        "Code": "if (  rx_17  != fsm_18  || auth_17 ) begin \n    auth_19 = reg_6;\n    core_10 = sig_19;\n    if ( rx_1  != chip_9  && hw_70 ) begin\n        rst_19 = sig_3;\n        core_13 = auth_12;\n    end\n        if ( tx_4  && core_10 ) begin\n            auth_3 <= data_12;\n            tx_46 = err_10;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_12) (  rx_17  != fsm_18  || auth_17 ) |-> auth_19 == reg_6 && core_10 == sig_19 ;endproperty \n property name; @(negedge mem_clock_12) (  rx_17  != fsm_18  || auth_17 ) &&  (  rx_1  != chip_9  && hw_70 ) |-> rst_19 == sig_3 && core_13 == auth_12 ;endproperty \n property name; @(negedge mem_clock_12) (  rx_17  != fsm_18  || auth_17 ) &&  (  rx_1  != chip_9  && hw_70 ) &&  (  tx_4  && core_10 ) |-> auth_3 == data_12 && tx_46 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_12"
    },
    {
        "Code": "if (  hw_10  && sig_16  || cfg_7 ) begin \n    cfg_208 = err_2;\n    if ( fsm_20  && auth_18  || chip_5 ) begin\n        data_3 = reg_4;\n    end\n        if ( chip_18  != tx_4  && err_19  != tx_17 ) begin\n            fsm_1 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_3) (  hw_10  && sig_16  || cfg_7 ) |-> cfg_208 == err_2 ;endproperty \n property name; @(posedge async_clk_3) (  hw_10  && sig_16  || cfg_7 ) &&  (  fsm_20  && auth_18  || chip_5 ) |-> data_3 == reg_4 ;endproperty \n property name; @(posedge async_clk_3) (  hw_10  && sig_16  || cfg_7 ) &&  (  fsm_20  && auth_18  || chip_5 ) &&  (  chip_18  != tx_4  && err_19  != tx_17 ) |-> fsm_1 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_3"
    },
    {
        "Code": "if (  err_7  != rx_19  || sig_5  || sig_14 ) begin \n    chip_18 <= hw_10;\n    cfg_183 <= cfg_19;\n    if ( rst_4  && reg_15 ) begin\n        hw_8 = sig_6;\n        tx_2 <= cfg_9;\n    end\n        if ( sig_3  != fsm_20  && tx_11  && data_15 ) begin\n            core_3 = chip_19;\n            fsm_4 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_2) (  err_7  != rx_19  || sig_5  || sig_14 ) |-> chip_18 == hw_10 && cfg_183 == cfg_19 ;endproperty \n property name; @(posedge clock_source_2) (  err_7  != rx_19  || sig_5  || sig_14 ) &&  (  rst_4  && reg_15 ) |-> hw_8 == sig_6 && tx_2 == cfg_9 ;endproperty \n property name; @(posedge clock_source_2) (  err_7  != rx_19  || sig_5  || sig_14 ) &&  (  rst_4  && reg_15 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) |-> core_3 == chip_19 && fsm_4 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_2"
    },
    {
        "Code": "if (  chip_1  != sig_2  || tx_11  || rx_17 ) begin \n    err_1 = reg_12;\n    rx_1 <= reg_9;\n    if ( data_20  || tx_11  || tx_1 ) begin\n        data_19 <= clk_7;\n        reg_118 = hw_1;\n    end\n        if ( cfg_13 ) begin\n            cfg_6 = clk_17;\n            sig_15 <= tx_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_2) (  chip_1  != sig_2  || tx_11  || rx_17 ) |-> err_1 == reg_12 && rx_1 == reg_9 ;endproperty \n property name; @(negedge clock_source_2) (  chip_1  != sig_2  || tx_11  || rx_17 ) &&  (  data_20  || tx_11  || tx_1 ) |-> data_19 == clk_7 && reg_118 == hw_1 ;endproperty \n property name; @(negedge clock_source_2) (  chip_1  != sig_2  || tx_11  || rx_17 ) &&  (  data_20  || tx_11  || tx_1 ) &&  (  cfg_13 ) |-> cfg_6 == clk_17 && sig_15 == tx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_2"
    },
    {
        "Code": "if (  auth_6 ) begin \n    tx_11 = core_15;\n    cfg_11 = core_2;\n    if ( data_15 ) begin\n        core_112 = clk_17;\n        rx_16 = chip_3;\n    end\n        if ( err_20  && sig_13 ) begin\n            data_1 = data_17;\n            clk_13 = core_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_18) (  auth_6 ) |-> tx_11 == core_15 && cfg_11 == core_2 ;endproperty \n property name; @(negedge clk_reset_18) (  auth_6 ) &&  (  data_15 ) |-> core_112 == clk_17 && rx_16 == chip_3 ;endproperty \n property name; @(negedge clk_reset_18) (  auth_6 ) &&  (  data_15 ) &&  (  err_20  && sig_13 ) |-> data_1 == data_17 && clk_13 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "if (  clk_3  && sig_7  || rx_19  && clk_17 ) begin \n    clk_14 <= reg_3;\n    rx_4 <= clk_9;\n    hw_4 = clk_3;\n    if ( reg_12 ) begin\n        reg_10 <= clk_15;\n        err_17 = rx_18;\n        core_147 <= chip_1;\n    end\n        if ( rst_17  != fsm_13  || rx_110  != chip_17 ) begin\n            fsm_2 = reg_20;\n            tx_10 <= clk_20;\n            chip_18 = err_10;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_9) (  clk_3  && sig_7  || rx_19  && clk_17 ) |-> clk_14 == reg_3 && rx_4 == clk_9 && hw_4 == clk_3 ;endproperty \n property name; @(posedge cpu_clock_9) (  clk_3  && sig_7  || rx_19  && clk_17 ) &&  (  reg_12 ) |-> reg_10 == clk_15 && err_17 == rx_18 && core_147 == chip_1 ;endproperty \n property name; @(posedge cpu_clock_9) (  clk_3  && sig_7  || rx_19  && clk_17 ) &&  (  reg_12 ) &&  (  rst_17  != fsm_13  || rx_110  != chip_17 ) |-> fsm_2 == reg_20 && tx_10 == clk_20 && chip_18 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_9"
    },
    {
        "Code": "if (  cfg_19  != auth_16 ) begin \n    rx_13 <= err_6;\n    if ( reg_57 ) begin\n        tx_46 = sig_18;\n    end\n        if ( chip_3  != err_113  || hw_10  || chip_8 ) begin\n            clk_62 <= core_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_17) (  cfg_19  != auth_16 ) |-> rx_13 == err_6 ;endproperty \n property name; @(posedge clk_osc_17) (  cfg_19  != auth_16 ) &&  (  reg_57 ) |-> tx_46 == sig_18 ;endproperty \n property name; @(posedge clk_osc_17) (  cfg_19  != auth_16 ) &&  (  reg_57 ) &&  (  chip_3  != err_113  || hw_10  || chip_8 ) |-> clk_62 == core_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "if (  chip_12 ) begin \n    data_203 <= chip_13;\n    chip_14 = core_14;\n    if ( sig_1212 ) begin\n        tx_115 = fsm_12;\n        err_195 = sig_8;\n    end\n        if ( tx_1  || auth_3  != rst_8  && data_11 ) begin\n            auth_19 = tx_12;\n            fsm_15 <= reg_12;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_20) (  chip_12 ) |-> data_203 == chip_13 && chip_14 == core_14 ;endproperty \n property name; @(posedge core_clock_20) (  chip_12 ) &&  (  sig_1212 ) |-> tx_115 == fsm_12 && err_195 == sig_8 ;endproperty \n property name; @(posedge core_clock_20) (  chip_12 ) &&  (  sig_1212 ) &&  (  tx_1  || auth_3  != rst_8  && data_11 ) |-> auth_19 == tx_12 && fsm_15 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_20"
    },
    {
        "Code": "if (  chip_118  || sig_118 ) begin \n    rst_154 = auth_5;\n    tx_3 <= sig_4;\n    core_3 = rst_34;\n    if ( fsm_5  && chip_85  != clk_7  && cfg_3 ) begin\n        tx_14 <= cfg_20;\n        sig_14 <= chip_15;\n        cfg_76 = data_8;\n    end\n        if ( fsm_14  || reg_8  != chip_6 ) begin\n            clk_4 <= hw_19;\n            clk_7 = err_2;\n            sig_12 <= auth_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_18) (  chip_118  || sig_118 ) |-> rst_154 == auth_5 && tx_3 == sig_4 && core_3 == rst_34 ;endproperty \n property name; @(posedge clk_gen_18) (  chip_118  || sig_118 ) &&  (  fsm_5  && chip_85  != clk_7  && cfg_3 ) |-> tx_14 == cfg_20 && sig_14 == chip_15 && cfg_76 == data_8 ;endproperty \n property name; @(posedge clk_gen_18) (  chip_118  || sig_118 ) &&  (  fsm_5  && chip_85  != clk_7  && cfg_3 ) &&  (  fsm_14  || reg_8  != chip_6 ) |-> clk_4 == hw_19 && clk_7 == err_2 && sig_12 == auth_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "if (  sig_1  && cfg_14  || chip_13 ) begin \n    hw_10 <= chip_115;\n    clk_10 <= rst_5;\n    if ( err_11  && clk_17  != rst_13 ) begin\n        rst_3 <= clk_3;\n        auth_16 <= clk_12;\n    end\n        if ( cfg_1  != rst_2 ) begin\n            hw_13 = sig_12;\n            fsm_1 <= tx_2;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_16) (  sig_1  && cfg_14  || chip_13 ) |-> hw_10 == chip_115 && clk_10 == rst_5 ;endproperty \n property name; @(posedge ref_clk_16) (  sig_1  && cfg_14  || chip_13 ) &&  (  err_11  && clk_17  != rst_13 ) |-> rst_3 == clk_3 && auth_16 == clk_12 ;endproperty \n property name; @(posedge ref_clk_16) (  sig_1  && cfg_14  || chip_13 ) &&  (  err_11  && clk_17  != rst_13 ) &&  (  cfg_1  != rst_2 ) |-> hw_13 == sig_12 && fsm_1 == tx_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_16"
    },
    {
        "Code": "if (  data_6  || sig_17  && fsm_1  != reg_15 ) begin \n    sig_63 <= fsm_16;\n    if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n        clk_4 <= hw_15;\n    end\n        if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n            auth_20 <= err_11;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  data_6  || sig_17  && fsm_1  != reg_15 ) |-> sig_63 == fsm_16 ;endproperty \n property name; @(negedge main_clk_3) (  data_6  || sig_17  && fsm_1  != reg_15 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> clk_4 == hw_15 ;endproperty \n property name; @(negedge main_clk_3) (  data_6  || sig_17  && fsm_1  != reg_15 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> auth_20 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if (  rst_44 ) begin \n    data_1 = reg_4;\n    if ( core_10 ) begin\n        data_203 <= err_17;\n    end\n        if ( fsm_7  != reg_15  || err_13 ) begin\n            sig_13 <= rst_20;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_18) (  rst_44 ) |-> data_1 == reg_4 ;endproperty \n property name; @(negedge ref_clk_18) (  rst_44 ) &&  (  core_10 ) |-> data_203 == err_17 ;endproperty \n property name; @(negedge ref_clk_18) (  rst_44 ) &&  (  core_10 ) &&  (  fsm_7  != reg_15  || err_13 ) |-> sig_13 == rst_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_18"
    },
    {
        "Code": "if (  tx_17  && err_70  != rst_13  || data_4 ) begin \n    sig_1 = reg_14;\n    if ( tx_2  && fsm_52 ) begin\n        err_14 <= core_20;\n    end\n        if ( err_8  || rst_20  || clk_45 ) begin\n            sig_20 <= tx_18;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_15) (  tx_17  && err_70  != rst_13  || data_4 ) |-> sig_1 == reg_14 ;endproperty \n property name; @(posedge pll_clk_15) (  tx_17  && err_70  != rst_13  || data_4 ) &&  (  tx_2  && fsm_52 ) |-> err_14 == core_20 ;endproperty \n property name; @(posedge pll_clk_15) (  tx_17  && err_70  != rst_13  || data_4 ) &&  (  tx_2  && fsm_52 ) &&  (  err_8  || rst_20  || clk_45 ) |-> sig_20 == tx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_15"
    },
    {
        "Code": "if (  hw_4  && sig_7  != reg_4 ) begin \n    rst_11 <= err_10;\n    auth_19 = cfg_19;\n    if ( tx_16  || auth_5 ) begin\n        hw_9 <= rst_1;\n        fsm_4 <= core_2;\n    end\n        if ( chip_15  != data_11 ) begin\n            tx_6 = reg_16;\n            chip_20 = sig_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_11) (  hw_4  && sig_7  != reg_4 ) |-> rst_11 == err_10 && auth_19 == cfg_19 ;endproperty \n property name; @(posedge clk_signal_11) (  hw_4  && sig_7  != reg_4 ) &&  (  tx_16  || auth_5 ) |-> hw_9 == rst_1 && fsm_4 == core_2 ;endproperty \n property name; @(posedge clk_signal_11) (  hw_4  && sig_7  != reg_4 ) &&  (  tx_16  || auth_5 ) &&  (  chip_15  != data_11 ) |-> tx_6 == reg_16 && chip_20 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_11"
    },
    {
        "Code": "if (  fsm_10  || fsm_4  || rx_14  && auth_14 ) begin \n    rx_11 = clk_8;\n    clk_118 = tx_12;\n    if ( tx_9  || fsm_6  && hw_5  != reg_20 ) begin\n        fsm_11 <= auth_11;\n        data_2 <= err_4;\n    end\n        if ( fsm_3  || rst_9  != core_10 ) begin\n            rx_12 = clk_8;\n            fsm_14 <= sig_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_12) (  fsm_10  || fsm_4  || rx_14  && auth_14 ) |-> rx_11 == clk_8 && clk_118 == tx_12 ;endproperty \n property name; @(posedge clk_signal_12) (  fsm_10  || fsm_4  || rx_14  && auth_14 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_20 ) |-> fsm_11 == auth_11 && data_2 == err_4 ;endproperty \n property name; @(posedge clk_signal_12) (  fsm_10  || fsm_4  || rx_14  && auth_14 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_20 ) &&  (  fsm_3  || rst_9  != core_10 ) |-> rx_12 == clk_8 && fsm_14 == sig_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "if (  fsm_7  && auth_19  || tx_17  || err_5 ) begin \n    core_147 = core_7;\n    if ( err_20  || sig_11 ) begin\n        fsm_115 <= core_19;\n    end\n        if ( chip_17  != core_9  || sig_3  || core_17 ) begin\n            sig_2 <= rx_10;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_9) (  fsm_7  && auth_19  || tx_17  || err_5 ) |-> core_147 == core_7 ;endproperty \n property name; @(posedge core_clock_9) (  fsm_7  && auth_19  || tx_17  || err_5 ) &&  (  err_20  || sig_11 ) |-> fsm_115 == core_19 ;endproperty \n property name; @(posedge core_clock_9) (  fsm_7  && auth_19  || tx_17  || err_5 ) &&  (  err_20  || sig_11 ) &&  (  chip_17  != core_9  || sig_3  || core_17 ) |-> sig_2 == rx_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_9"
    },
    {
        "Code": "if (  data_17  || cfg_11 ) begin \n    rst_19 <= chip_3;\n    sig_11 <= rst_18;\n    core_18 <= auth_2;\n    if ( reg_172 ) begin\n        chip_2 = chip_13;\n        cfg_12 <= chip_6;\n        chip_1 = clk_9;\n    end\n        if ( data_5  && tx_3  && tx_13 ) begin\n            fsm_19 <= auth_15;\n            chip_11 <= rst_16;\n            rst_16 = core_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_15) (  data_17  || cfg_11 ) |-> rst_19 == chip_3 && sig_11 == rst_18 && core_18 == auth_2 ;endproperty \n property name; @(posedge clk_gen_15) (  data_17  || cfg_11 ) &&  (  reg_172 ) |-> chip_2 == chip_13 && cfg_12 == chip_6 && chip_1 == clk_9 ;endproperty \n property name; @(posedge clk_gen_15) (  data_17  || cfg_11 ) &&  (  reg_172 ) &&  (  data_5  && tx_3  && tx_13 ) |-> fsm_19 == auth_15 && chip_11 == rst_16 && rst_16 == core_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_15"
    },
    {
        "Code": "if (  reg_2  && fsm_6 ) begin \n    sig_3 = hw_2;\n    auth_120 <= hw_2;\n    if ( rx_6  || cfg_2 ) begin\n        cfg_7 <= auth_16;\n        cfg_183 <= core_6;\n    end\n        if ( rst_3  != core_13  || tx_5 ) begin\n            sig_11 <= tx_14;\n            auth_20 <= reg_10;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_15) (  reg_2  && fsm_6 ) |-> sig_3 == hw_2 && auth_120 == hw_2 ;endproperty \n property name; @(posedge main_clk_15) (  reg_2  && fsm_6 ) &&  (  rx_6  || cfg_2 ) |-> cfg_7 == auth_16 && cfg_183 == core_6 ;endproperty \n property name; @(posedge main_clk_15) (  reg_2  && fsm_6 ) &&  (  rx_6  || cfg_2 ) &&  (  rst_3  != core_13  || tx_5 ) |-> sig_11 == tx_14 && auth_20 == reg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "if (  cfg_6  || tx_5  && err_16  != rst_15 ) begin \n    err_50 <= hw_18;\n    reg_5 <= core_6;\n    tx_1010 <= rx_6;\n    if ( cfg_2  != reg_15  || hw_4  || fsm_17 ) begin\n        chip_9 = cfg_16;\n        core_2 = reg_8;\n        core_8 = reg_4;\n    end\n        if ( core_3  != data_8  && reg_15 ) begin\n            auth_120 <= tx_5;\n            hw_13 <= auth_5;\n            data_4 <= tx_19;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_13) (  cfg_6  || tx_5  && err_16  != rst_15 ) |-> err_50 == hw_18 && reg_5 == core_6 && tx_1010 == rx_6 ;endproperty \n property name; @(negedge async_clk_13) (  cfg_6  || tx_5  && err_16  != rst_15 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) |-> chip_9 == cfg_16 && core_2 == reg_8 && core_8 == reg_4 ;endproperty \n property name; @(negedge async_clk_13) (  cfg_6  || tx_5  && err_16  != rst_15 ) &&  (  cfg_2  != reg_15  || hw_4  || fsm_17 ) &&  (  core_3  != data_8  && reg_15 ) |-> auth_120 == tx_5 && hw_13 == auth_5 && data_4 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_13"
    },
    {
        "Code": "if (  chip_8  != sig_7  && err_2  != hw_6 ) begin \n    auth_4 <= cfg_2;\n    auth_8 = auth_11;\n    if ( data_1  || rst_12  != chip_19  || cfg_15 ) begin\n        data_5 <= sig_2;\n        core_5 = data_17;\n    end\n        if ( cfg_12  && rx_16  || hw_12  || fsm_14 ) begin\n            rst_4 = clk_15;\n            data_9 <= err_20;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_16) (  chip_8  != sig_7  && err_2  != hw_6 ) |-> auth_4 == cfg_2 && auth_8 == auth_11 ;endproperty \n property name; @(negedge main_clk_16) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) |-> data_5 == sig_2 && core_5 == data_17 ;endproperty \n property name; @(negedge main_clk_16) (  chip_8  != sig_7  && err_2  != hw_6 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) &&  (  cfg_12  && rx_16  || hw_12  || fsm_14 ) |-> rst_4 == clk_15 && data_9 == err_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_16"
    },
    {
        "Code": "if (  sig_17  != reg_20  && fsm_7  || cfg_2 ) begin \n    chip_5 <= auth_12;\n    if ( err_16  != rst_160 ) begin\n        rst_4 = hw_4;\n    end\n        if ( hw_5 ) begin\n            reg_18 = err_11;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_16) (  sig_17  != reg_20  && fsm_7  || cfg_2 ) |-> chip_5 == auth_12 ;endproperty \n property name; @(negedge clk_signal_16) (  sig_17  != reg_20  && fsm_7  || cfg_2 ) &&  (  err_16  != rst_160 ) |-> rst_4 == hw_4 ;endproperty \n property name; @(negedge clk_signal_16) (  sig_17  != reg_20  && fsm_7  || cfg_2 ) &&  (  err_16  != rst_160 ) &&  (  hw_5 ) |-> reg_18 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "if (  auth_3  && auth_4 ) begin \n    sig_17 = reg_11;\n    auth_10 <= clk_19;\n    cfg_4 <= chip_12;\n    if ( hw_9  && hw_18  || auth_1 ) begin\n        auth_17 = clk_4;\n        fsm_112 <= err_20;\n        cfg_17 = rx_11;\n    end\n        if ( cfg_2  != reg_15  || hw_18  || fsm_17 ) begin\n            auth_12 = cfg_138;\n            tx_17 = rst_11;\n            auth_14 <= tx_5;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_3) (  auth_3  && auth_4 ) |-> sig_17 == reg_11 && auth_10 == clk_19 && cfg_4 == chip_12 ;endproperty \n property name; @(posedge clock_div_3) (  auth_3  && auth_4 ) &&  (  hw_9  && hw_18  || auth_1 ) |-> auth_17 == clk_4 && fsm_112 == err_20 && cfg_17 == rx_11 ;endproperty \n property name; @(posedge clock_div_3) (  auth_3  && auth_4 ) &&  (  hw_9  && hw_18  || auth_1 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_17 ) |-> auth_12 == cfg_138 && tx_17 == rst_11 && auth_14 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_3"
    },
    {
        "Code": "if (  fsm_9  && core_4 ) begin \n    hw_10 = rst_15;\n    if ( err_209  && rst_6  && hw_8 ) begin\n        auth_8 = hw_20;\n    end\n        if ( rst_10  != chip_19  && rx_7  && rx_1 ) begin\n            hw_20 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_1) (  fsm_9  && core_4 ) |-> hw_10 == rst_15 ;endproperty \n property name; @(negedge clk_signal_1) (  fsm_9  && core_4 ) &&  (  err_209  && rst_6  && hw_8 ) |-> auth_8 == hw_20 ;endproperty \n property name; @(negedge clk_signal_1) (  fsm_9  && core_4 ) &&  (  err_209  && rst_6  && hw_8 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) |-> hw_20 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_1"
    },
    {
        "Code": "if (  rx_15  || auth_4  && fsm_10  && rx_2 ) begin \n    hw_9 = rst_6;\n    err_2 = tx_8;\n    clk_5 = auth_8;\n    if ( auth_2  != err_16  && data_1  && sig_12 ) begin\n        err_9 <= clk_3;\n        chip_6 = tx_15;\n        fsm_19 = err_11;\n    end\n        if ( fsm_4  && data_140  || err_14  && rx_1414 ) begin\n            rx_15 <= cfg_1;\n            auth_14 <= err_11;\n            rst_1 = sig_4;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_14) (  rx_15  || auth_4  && fsm_10  && rx_2 ) |-> hw_9 == rst_6 && err_2 == tx_8 && clk_5 == auth_8 ;endproperty \n property name; @(posedge clock_source_14) (  rx_15  || auth_4  && fsm_10  && rx_2 ) &&  (  auth_2  != err_16  && data_1  && sig_12 ) |-> err_9 == clk_3 && chip_6 == tx_15 && fsm_19 == err_11 ;endproperty \n property name; @(posedge clock_source_14) (  rx_15  || auth_4  && fsm_10  && rx_2 ) &&  (  auth_2  != err_16  && data_1  && sig_12 ) &&  (  fsm_4  && data_140  || err_14  && rx_1414 ) |-> rx_15 == cfg_1 && auth_14 == err_11 && rst_1 == sig_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_14"
    },
    {
        "Code": "if (  sig_16  && tx_13  || err_13 ) begin \n    auth_9 = rx_13;\n    err_7 <= err_17;\n    rx_19 = cfg_19;\n    if ( cfg_1  && tx_17  != fsm_5 ) begin\n        rx_3 <= data_18;\n        rst_5 = fsm_19;\n        cfg_4 <= tx_11;\n    end\n        if ( rx_9  && clk_11  && hw_19  && core_13 ) begin\n            reg_6 = auth_17;\n            tx_17 = cfg_13;\n            hw_196 = rx_11;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_16) (  sig_16  && tx_13  || err_13 ) |-> auth_9 == rx_13 && err_7 == err_17 && rx_19 == cfg_19 ;endproperty \n property name; @(negedge async_clk_16) (  sig_16  && tx_13  || err_13 ) &&  (  cfg_1  && tx_17  != fsm_5 ) |-> rx_3 == data_18 && rst_5 == fsm_19 && cfg_4 == tx_11 ;endproperty \n property name; @(negedge async_clk_16) (  sig_16  && tx_13  || err_13 ) &&  (  cfg_1  && tx_17  != fsm_5 ) &&  (  rx_9  && clk_11  && hw_19  && core_13 ) |-> reg_6 == auth_17 && tx_17 == cfg_13 && hw_196 == rx_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_16"
    },
    {
        "Code": "if (  core_2  != data_14  && tx_17 ) begin \n    chip_4 = sig_1;\n    reg_116 <= err_6;\n    if ( fsm_16  && hw_4  != err_114 ) begin\n        auth_2 = auth_15;\n        err_15 = sig_2;\n    end\n        if ( reg_3  != err_26  || rx_9 ) begin\n            data_3 = rx_7;\n            rx_2 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_2) (  core_2  != data_14  && tx_17 ) |-> chip_4 == sig_1 && reg_116 == err_6 ;endproperty \n property name; @(negedge async_clk_2) (  core_2  != data_14  && tx_17 ) &&  (  fsm_16  && hw_4  != err_114 ) |-> auth_2 == auth_15 && err_15 == sig_2 ;endproperty \n property name; @(negedge async_clk_2) (  core_2  != data_14  && tx_17 ) &&  (  fsm_16  && hw_4  != err_114 ) &&  (  reg_3  != err_26  || rx_9 ) |-> data_3 == rx_7 && rx_2 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_2"
    },
    {
        "Code": "if (  rx_11  && data_10  || sig_10 ) begin \n    fsm_15 <= tx_3;\n    chip_3 = data_19;\n    if ( core_16  != cfg_7  || hw_15  || err_11 ) begin\n        hw_19 <= tx_1;\n        cfg_20 = reg_15;\n    end\n        if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n            hw_18 <= rx_3;\n            fsm_114 <= reg_5;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_4) (  rx_11  && data_10  || sig_10 ) |-> fsm_15 == tx_3 && chip_3 == data_19 ;endproperty \n property name; @(posedge fast_clk_4) (  rx_11  && data_10  || sig_10 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) |-> hw_19 == tx_1 && cfg_20 == reg_15 ;endproperty \n property name; @(posedge fast_clk_4) (  rx_11  && data_10  || sig_10 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> hw_18 == rx_3 && fsm_114 == reg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_4"
    },
    {
        "Code": "if (  cfg_1  || reg_5  || core_16 ) begin \n    clk_3 <= rst_4;\n    if ( rx_9  && clk_11  && hw_19  && core_16 ) begin\n        cfg_2 <= cfg_15;\n    end\n        if ( cfg_20  != sig_19  && data_10  || rx_11 ) begin\n            reg_36 <= cfg_7;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_5) (  cfg_1  || reg_5  || core_16 ) |-> clk_3 == rst_4 ;endproperty \n property name; @(posedge cpu_clock_5) (  cfg_1  || reg_5  || core_16 ) &&  (  rx_9  && clk_11  && hw_19  && core_16 ) |-> cfg_2 == cfg_15 ;endproperty \n property name; @(posedge cpu_clock_5) (  cfg_1  || reg_5  || core_16 ) &&  (  rx_9  && clk_11  && hw_19  && core_16 ) &&  (  cfg_20  != sig_19  && data_10  || rx_11 ) |-> reg_36 == cfg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_5"
    },
    {
        "Code": "if (  data_6  != clk_15  || data_10 ) begin \n    fsm_1 = auth_2;\n    fsm_13 = rst_1;\n    rx_7 <= cfg_3;\n    if ( sig_4  || rst_17  || data_3  && tx_12 ) begin\n        sig_15 <= rx_3;\n        clk_9 = cfg_10;\n        fsm_18 <= clk_7;\n    end\n        if ( auth_18  && tx_16  && rst_10  && err_17 ) begin\n            data_2 <= sig_12;\n            fsm_14 = err_12;\n            clk_7 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_17) (  data_6  != clk_15  || data_10 ) |-> fsm_1 == auth_2 && fsm_13 == rst_1 && rx_7 == cfg_3 ;endproperty \n property name; @(posedge clk_osc_17) (  data_6  != clk_15  || data_10 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) |-> sig_15 == rx_3 && clk_9 == cfg_10 && fsm_18 == clk_7 ;endproperty \n property name; @(posedge clk_osc_17) (  data_6  != clk_15  || data_10 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) &&  (  auth_18  && tx_16  && rst_10  && err_17 ) |-> data_2 == sig_12 && fsm_14 == err_12 && clk_7 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_17"
    },
    {
        "Code": "if (  cfg_4  != rx_12  || cfg_17  || auth_10 ) begin \n    clk_43 <= hw_15;\n    rst_20 = tx_4;\n    if ( tx_15 ) begin\n        rst_11 = cfg_2;\n        sig_28 <= err_4;\n    end\n        if ( rx_7  && cfg_17 ) begin\n            data_2 = sig_14;\n            clk_10 <= reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_9) (  cfg_4  != rx_12  || cfg_17  || auth_10 ) |-> clk_43 == hw_15 && rst_20 == tx_4 ;endproperty \n property name; @(negedge clk_in_9) (  cfg_4  != rx_12  || cfg_17  || auth_10 ) &&  (  tx_15 ) |-> rst_11 == cfg_2 && sig_28 == err_4 ;endproperty \n property name; @(negedge clk_in_9) (  cfg_4  != rx_12  || cfg_17  || auth_10 ) &&  (  tx_15 ) &&  (  rx_7  && cfg_17 ) |-> data_2 == sig_14 && clk_10 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "if (  core_18 ) begin \n    rx_12 = chip_8;\n    if ( auth_20  || core_20  != fsm_111  && reg_11 ) begin\n        auth_20 <= fsm_3;\n    end\n        if ( chip_111  && rst_15 ) begin\n            auth_16 = rst_180;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_3) (  core_18 ) |-> rx_12 == chip_8 ;endproperty \n property name; @(posedge clk_enable_3) (  core_18 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) |-> auth_20 == fsm_3 ;endproperty \n property name; @(posedge clk_enable_3) (  core_18 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) &&  (  chip_111  && rst_15 ) |-> auth_16 == rst_180 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "if (  cfg_14  != auth_16 ) begin \n    tx_9 = clk_19;\n    if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n        core_75 = fsm_5;\n    end\n        if ( err_11  && fsm_2  || rst_7 ) begin\n            core_15 = fsm_10;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_4) (  cfg_14  != auth_16 ) |-> tx_9 == clk_19 ;endproperty \n property name; @(negedge cpu_clock_4) (  cfg_14  != auth_16 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> core_75 == fsm_5 ;endproperty \n property name; @(negedge cpu_clock_4) (  cfg_14  != auth_16 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) &&  (  err_11  && fsm_2  || rst_7 ) |-> core_15 == fsm_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_4"
    },
    {
        "Code": "if (  rx_19 ) begin \n    tx_10 = sig_2;\n    cfg_19 <= err_14;\n    tx_117 = hw_18;\n    if ( core_1  || sig_8  || hw_16 ) begin\n        clk_14 = fsm_7;\n        sig_20 = chip_17;\n        rx_19 = rx_20;\n    end\n        if ( data_1  || rst_12  != chip_12  || cfg_15 ) begin\n            clk_6 = cfg_14;\n            rst_18 <= err_13;\n            fsm_1 <= chip_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_14) (  rx_19 ) |-> tx_10 == sig_2 && cfg_19 == err_14 && tx_117 == hw_18 ;endproperty \n property name; @(negedge clk_out_14) (  rx_19 ) &&  (  core_1  || sig_8  || hw_16 ) |-> clk_14 == fsm_7 && sig_20 == chip_17 && rx_19 == rx_20 ;endproperty \n property name; @(negedge clk_out_14) (  rx_19 ) &&  (  core_1  || sig_8  || hw_16 ) &&  (  data_1  || rst_12  != chip_12  || cfg_15 ) |-> clk_6 == cfg_14 && rst_18 == err_13 && fsm_1 == chip_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_14"
    },
    {
        "Code": "if (  tx_20  && rx_25  != core_24  || sig_5 ) begin \n    hw_3 <= auth_12;\n    rst_116 = cfg_13;\n    if ( clk_20 ) begin\n        rx_9 = reg_19;\n        rst_14 = chip_20;\n    end\n        if ( hw_2  != hw_4  || auth_18 ) begin\n            rx_114 <= chip_13;\n            reg_5 = data_85;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_1) (  tx_20  && rx_25  != core_24  || sig_5 ) |-> hw_3 == auth_12 && rst_116 == cfg_13 ;endproperty \n property name; @(negedge main_clk_1) (  tx_20  && rx_25  != core_24  || sig_5 ) &&  (  clk_20 ) |-> rx_9 == reg_19 && rst_14 == chip_20 ;endproperty \n property name; @(negedge main_clk_1) (  tx_20  && rx_25  != core_24  || sig_5 ) &&  (  clk_20 ) &&  (  hw_2  != hw_4  || auth_18 ) |-> rx_114 == chip_13 && reg_5 == data_85 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_1"
    },
    {
        "Code": "if (  !cfg_17 ) begin \n    rx_10 = cfg_2;\n    rx_12 <= rst_1;\n    core_8 = clk_3;\n    if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n        data_13 <= tx_17;\n        core_20 <= hw_18;\n        cfg_6 = err_11;\n    end\n        if ( err_19  && data_19  && auth_13 ) begin\n            core_11 = sig_4;\n            reg_19 = auth_3;\n            rx_1 <= reg_8;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_5) (  !cfg_17 ) |-> rx_10 == cfg_2 && rx_12 == rst_1 && core_8 == clk_3 ;endproperty \n property name; @(posedge mem_clock_5) (  !cfg_17 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> data_13 == tx_17 && core_20 == hw_18 && cfg_6 == err_11 ;endproperty \n property name; @(posedge mem_clock_5) (  !cfg_17 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) &&  (  err_19  && data_19  && auth_13 ) |-> core_11 == sig_4 && reg_19 == auth_3 && rx_1 == reg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_5"
    },
    {
        "Code": "if (  cfg_10 ) begin \n    data_9 = chip_12;\n    auth_120 = hw_8;\n    if ( cfg_200  != sig_19  && data_10  || rx_8 ) begin\n        core_19 <= data_10;\n        hw_10 = sig_12;\n    end\n        if ( chip_15  && auth_20 ) begin\n            chip_5 <= tx_5;\n            err_16 = clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_11) (  cfg_10 ) |-> data_9 == chip_12 && auth_120 == hw_8 ;endproperty \n property name; @(posedge async_clk_11) (  cfg_10 ) &&  (  cfg_200  != sig_19  && data_10  || rx_8 ) |-> core_19 == data_10 && hw_10 == sig_12 ;endproperty \n property name; @(posedge async_clk_11) (  cfg_10 ) &&  (  cfg_200  != sig_19  && data_10  || rx_8 ) &&  (  chip_15  && auth_20 ) |-> chip_5 == tx_5 && err_16 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "if (  fsm_15  != core_20 ) begin \n    reg_173 <= rst_17;\n    err_3 = err_11;\n    sig_14 = fsm_8;\n    if ( data_14 ) begin\n        core_5 <= data_12;\n        reg_15 <= clk_16;\n        fsm_7 <= data_3;\n    end\n        if ( chip_17  != tx_120 ) begin\n            reg_2 = sig_14;\n            data_14 = rx_19;\n            rx_19 <= fsm_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_16) (  fsm_15  != core_20 ) |-> reg_173 == rst_17 && err_3 == err_11 && sig_14 == fsm_8 ;endproperty \n property name; @(negedge clk_signal_16) (  fsm_15  != core_20 ) &&  (  data_14 ) |-> core_5 == data_12 && reg_15 == clk_16 && fsm_7 == data_3 ;endproperty \n property name; @(negedge clk_signal_16) (  fsm_15  != core_20 ) &&  (  data_14 ) &&  (  chip_17  != tx_120 ) |-> reg_2 == sig_14 && data_14 == rx_19 && rx_19 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_16"
    },
    {
        "Code": "if (  fsm_1  && reg_7  && reg_14 ) begin \n    data_16 = rx_14;\n    if ( reg_2 ) begin\n        sig_32 = data_3;\n    end\n        if ( rst_7  != hw_7  || sig_114  && clk_2 ) begin\n            rx_18 = chip_19;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_13) (  fsm_1  && reg_7  && reg_14 ) |-> data_16 == rx_14 ;endproperty \n property name; @(negedge clock_source_13) (  fsm_1  && reg_7  && reg_14 ) &&  (  reg_2 ) |-> sig_32 == data_3 ;endproperty \n property name; @(negedge clock_source_13) (  fsm_1  && reg_7  && reg_14 ) &&  (  reg_2 ) &&  (  rst_7  != hw_7  || sig_114  && clk_2 ) |-> rx_18 == chip_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_13"
    },
    {
        "Code": "if (  chip_9  || chip_6  != sig_10  && rx_1 ) begin \n    hw_3 = fsm_8;\n    core_3 = rst_8;\n    if ( data_16  && sig_8  != err_10  || data_3 ) begin\n        hw_38 = core_15;\n        chip_109 = rx_4;\n    end\n        if ( auth_3  != rst_16  && fsm_16 ) begin\n            hw_15 = fsm_4;\n            sig_63 <= rx_19;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_6) (  chip_9  || chip_6  != sig_10  && rx_1 ) |-> hw_3 == fsm_8 && core_3 == rst_8 ;endproperty \n property name; @(posedge fast_clk_6) (  chip_9  || chip_6  != sig_10  && rx_1 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) |-> hw_38 == core_15 && chip_109 == rx_4 ;endproperty \n property name; @(posedge fast_clk_6) (  chip_9  || chip_6  != sig_10  && rx_1 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) &&  (  auth_3  != rst_16  && fsm_16 ) |-> hw_15 == fsm_4 && sig_63 == rx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_6"
    },
    {
        "Code": "if (  rx_8  != rx_19 ) begin \n    hw_79 <= auth_2;\n    rst_18 = sig_11;\n    reg_36 <= rst_13;\n    if ( clk_6  || data_11 ) begin\n        rx_20 <= tx_3;\n        rx_6 = rx_3;\n        auth_8 <= fsm_19;\n    end\n        if ( tx_111  || cfg_19  && clk_5  || chip_19 ) begin\n            cfg_208 = chip_7;\n            fsm_14 <= reg_9;\n            hw_6 <= rst_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_15) (  rx_8  != rx_19 ) |-> hw_79 == auth_2 && rst_18 == sig_11 && reg_36 == rst_13 ;endproperty \n property name; @(posedge clk_reset_15) (  rx_8  != rx_19 ) &&  (  clk_6  || data_11 ) |-> rx_20 == tx_3 && rx_6 == rx_3 && auth_8 == fsm_19 ;endproperty \n property name; @(posedge clk_reset_15) (  rx_8  != rx_19 ) &&  (  clk_6  || data_11 ) &&  (  tx_111  || cfg_19  && clk_5  || chip_19 ) |-> cfg_208 == chip_7 && fsm_14 == reg_9 && hw_6 == rst_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_15"
    },
    {
        "Code": "if ( !cfg_7 ) begin \n    rst_1 <= fsm_6;\n    if ( reg_9  != tx_2  && sig_19 ) begin\n        err_11 <= rst_12;\n    end\n        if ( core_120  && cfg_4 ) begin\n            fsm_42 <= err_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_6) ( !cfg_7 ) |-> rst_1 == fsm_6 ;endproperty \n property name; @(posedge clock_div_6) ( !cfg_7 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> err_11 == rst_12 ;endproperty \n property name; @(posedge clock_div_6) ( !cfg_7 ) &&  (  reg_9  != tx_2  && sig_19 ) &&  (  core_120  && cfg_4 ) |-> fsm_42 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "if (  rx_14 ) begin \n    core_4 = reg_14;\n    fsm_8 = rst_14;\n    err_14 = reg_8;\n    if ( clk_18 ) begin\n        tx_115 = rst_8;\n        core_6 = chip_11;\n        tx_12 <= tx_11;\n    end\n        if ( clk_8 ) begin\n            clk_20 = reg_15;\n            data_11 <= rx_20;\n            data_14 = data_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_12) (  rx_14 ) |-> core_4 == reg_14 && fsm_8 == rst_14 && err_14 == reg_8 ;endproperty \n property name; @(negedge clk_out_12) (  rx_14 ) &&  (  clk_18 ) |-> tx_115 == rst_8 && core_6 == chip_11 && tx_12 == tx_11 ;endproperty \n property name; @(negedge clk_out_12) (  rx_14 ) &&  (  clk_18 ) &&  (  clk_8 ) |-> clk_20 == reg_15 && data_11 == rx_20 && data_14 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_12"
    },
    {
        "Code": "if (  rx_18  || clk_20 ) begin \n    chip_1 <= auth_10;\n    core_11 <= rx_14;\n    if ( auth_3 ) begin\n        auth_114 = auth_5;\n        chip_3 = rx_3;\n    end\n        if ( err_14  != clk_7 ) begin\n            tx_27 = core_13;\n            hw_15 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_8) (  rx_18  || clk_20 ) |-> chip_1 == auth_10 && core_11 == rx_14 ;endproperty \n property name; @(negedge core_clock_8) (  rx_18  || clk_20 ) &&  (  auth_3 ) |-> auth_114 == auth_5 && chip_3 == rx_3 ;endproperty \n property name; @(negedge core_clock_8) (  rx_18  || clk_20 ) &&  (  auth_3 ) &&  (  err_14  != clk_7 ) |-> tx_27 == core_13 && hw_15 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_8"
    },
    {
        "Code": "if (  auth_8 ) begin \n    hw_11 <= err_7;\n    data_116 <= auth_7;\n    cfg_5 = tx_7;\n    if ( data_112 ) begin\n        core_118 = tx_12;\n        auth_114 = rx_13;\n        sig_149 <= reg_6;\n    end\n        if ( tx_6  != clk_2 ) begin\n            data_1 = reg_19;\n            cfg_7 <= core_7;\n            err_3 <= tx_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_9) (  auth_8 ) |-> hw_11 == err_7 && data_116 == auth_7 && cfg_5 == tx_7 ;endproperty \n property name; @(negedge clock_ctrl_9) (  auth_8 ) &&  (  data_112 ) |-> core_118 == tx_12 && auth_114 == rx_13 && sig_149 == reg_6 ;endproperty \n property name; @(negedge clock_ctrl_9) (  auth_8 ) &&  (  data_112 ) &&  (  tx_6  != clk_2 ) |-> data_1 == reg_19 && cfg_7 == core_7 && err_3 == tx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "if (  rst_6  && fsm_18 ) begin \n    rx_8 <= auth_8;\n    data_5 = clk_14;\n    tx_114 <= data_3;\n    if ( tx_2  && fsm_12 ) begin\n        data_1 = err_14;\n        clk_15 = err_6;\n        rx_20 = auth_4;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            sig_63 = auth_8;\n            auth_120 <= tx_19;\n            sig_7 <= err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_5) (  rst_6  && fsm_18 ) |-> rx_8 == auth_8 && data_5 == clk_14 && tx_114 == data_3 ;endproperty \n property name; @(posedge clk_out_5) (  rst_6  && fsm_18 ) &&  (  tx_2  && fsm_12 ) |-> data_1 == err_14 && clk_15 == err_6 && rx_20 == auth_4 ;endproperty \n property name; @(posedge clk_out_5) (  rst_6  && fsm_18 ) &&  (  tx_2  && fsm_12 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> sig_63 == auth_8 && auth_120 == tx_19 && sig_7 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "if (  rst_11  || rst_17 ) begin \n    clk_8 <= cfg_7;\n    err_16 <= tx_9;\n    auth_19 <= cfg_11;\n    if ( rx_108 ) begin\n        chip_17 <= core_16;\n        tx_115 = reg_12;\n        cfg_12 = fsm_5;\n    end\n        if ( cfg_2  != reg_15  || hw_18  || fsm_17 ) begin\n            clk_43 = sig_8;\n            data_20 <= err_17;\n            clk_1 = err_7;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_4) (  rst_11  || rst_17 ) |-> clk_8 == cfg_7 && err_16 == tx_9 && auth_19 == cfg_11 ;endproperty \n property name; @(posedge async_clk_4) (  rst_11  || rst_17 ) &&  (  rx_108 ) |-> chip_17 == core_16 && tx_115 == reg_12 && cfg_12 == fsm_5 ;endproperty \n property name; @(posedge async_clk_4) (  rst_11  || rst_17 ) &&  (  rx_108 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_17 ) |-> clk_43 == sig_8 && data_20 == err_17 && clk_1 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_4"
    },
    {
        "Code": "if (  clk_19  && cfg_19  || cfg_3 ) begin \n    err_9 <= tx_2;\n    sig_20 = fsm_5;\n    if ( data_16  && sig_8  != err_10  || data_3 ) begin\n        rst_1 = core_9;\n        data_6 = hw_8;\n    end\n        if ( data_7  && chip_19  && hw_7 ) begin\n            cfg_14 = clk_17;\n            clk_20 = hw_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_18) (  clk_19  && cfg_19  || cfg_3 ) |-> err_9 == tx_2 && sig_20 == fsm_5 ;endproperty \n property name; @(negedge clk_reset_18) (  clk_19  && cfg_19  || cfg_3 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) |-> rst_1 == core_9 && data_6 == hw_8 ;endproperty \n property name; @(negedge clk_reset_18) (  clk_19  && cfg_19  || cfg_3 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) &&  (  data_7  && chip_19  && hw_7 ) |-> cfg_14 == clk_17 && clk_20 == hw_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "if (  data_6  && err_10  != reg_13 ) begin \n    cfg_12 <= chip_15;\n    clk_20 = rx_15;\n    if ( auth_11  && fsm_14  || rx_12 ) begin\n        cfg_13 <= rx_11;\n        chip_15 = fsm_19;\n    end\n        if ( tx_2  && fsm_52 ) begin\n            sig_15 = chip_10;\n            fsm_5 <= data_8;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_15) (  data_6  && err_10  != reg_13 ) |-> cfg_12 == chip_15 && clk_20 == rx_15 ;endproperty \n property name; @(negedge core_clock_15) (  data_6  && err_10  != reg_13 ) &&  (  auth_11  && fsm_14  || rx_12 ) |-> cfg_13 == rx_11 && chip_15 == fsm_19 ;endproperty \n property name; @(negedge core_clock_15) (  data_6  && err_10  != reg_13 ) &&  (  auth_11  && fsm_14  || rx_12 ) &&  (  tx_2  && fsm_52 ) |-> sig_15 == chip_10 && fsm_5 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_15"
    },
    {
        "Code": "if (  err_18  != reg_1  && rst_3 ) begin \n    auth_13 <= err_17;\n    reg_115 <= data_15;\n    reg_9 <= hw_11;\n    if ( rx_12  != rst_8  && fsm_18 ) begin\n        err_1 = cfg_12;\n        err_60 <= tx_8;\n        err_5 = sig_18;\n    end\n        if ( hw_14  && rst_5  && clk_115 ) begin\n            core_1 = clk_20;\n            sig_17 = reg_4;\n            err_15 = auth_17;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_1) (  err_18  != reg_1  && rst_3 ) |-> auth_13 == err_17 && reg_115 == data_15 && reg_9 == hw_11 ;endproperty \n property name; @(negedge core_clock_1) (  err_18  != reg_1  && rst_3 ) &&  (  rx_12  != rst_8  && fsm_18 ) |-> err_1 == cfg_12 && err_60 == tx_8 && err_5 == sig_18 ;endproperty \n property name; @(negedge core_clock_1) (  err_18  != reg_1  && rst_3 ) &&  (  rx_12  != rst_8  && fsm_18 ) &&  (  hw_14  && rst_5  && clk_115 ) |-> core_1 == clk_20 && sig_17 == reg_4 && err_15 == auth_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_1"
    },
    {
        "Code": "if (  tx_14  != rst_7  || rx_15  || cfg_4 ) begin \n    sig_12 <= reg_7;\n    clk_17 = data_5;\n    reg_4 <= core_16;\n    if ( clk_3  || rst_14  != hw_10 ) begin\n        err_50 <= chip_6;\n        data_1 <= core_117;\n        sig_11 <= fsm_4;\n    end\n        if ( err_7  || cfg_179  || sig_170 ) begin\n            data_15 <= err_6;\n            fsm_7 = data_15;\n            clk_120 <= data_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_3) (  tx_14  != rst_7  || rx_15  || cfg_4 ) |-> sig_12 == reg_7 && clk_17 == data_5 && reg_4 == core_16 ;endproperty \n property name; @(posedge clk_osc_3) (  tx_14  != rst_7  || rx_15  || cfg_4 ) &&  (  clk_3  || rst_14  != hw_10 ) |-> err_50 == chip_6 && data_1 == core_117 && sig_11 == fsm_4 ;endproperty \n property name; @(posedge clk_osc_3) (  tx_14  != rst_7  || rx_15  || cfg_4 ) &&  (  clk_3  || rst_14  != hw_10 ) &&  (  err_7  || cfg_179  || sig_170 ) |-> data_15 == err_6 && fsm_7 == data_15 && clk_120 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_3"
    },
    {
        "Code": "if (  data_5  != clk_9 ) begin \n    rx_7 <= sig_8;\n    auth_12 = chip_13;\n    if ( auth_19  != fsm_1  || core_10  || chip_19 ) begin\n        rst_1 <= reg_6;\n        auth_120 <= hw_7;\n    end\n        if ( hw_1  || tx_17  && rx_90 ) begin\n            fsm_1 <= auth_5;\n            clk_3 = core_2;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_10) (  data_5  != clk_9 ) |-> rx_7 == sig_8 && auth_12 == chip_13 ;endproperty \n property name; @(negedge cpu_clock_10) (  data_5  != clk_9 ) &&  (  auth_19  != fsm_1  || core_10  || chip_19 ) |-> rst_1 == reg_6 && auth_120 == hw_7 ;endproperty \n property name; @(negedge cpu_clock_10) (  data_5  != clk_9 ) &&  (  auth_19  != fsm_1  || core_10  || chip_19 ) &&  (  hw_1  || tx_17  && rx_90 ) |-> fsm_1 == auth_5 && clk_3 == core_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_10"
    },
    {
        "Code": "if (  sig_14  || cfg_2  != data_3 ) begin \n    chip_1 = clk_3;\n    data_5 = reg_4;\n    if ( cfg_7  != reg_11  || err_18 ) begin\n        core_112 <= data_8;\n        err_20 = data_3;\n    end\n        if ( err_11  && tx_11  || data_8  != rst_10 ) begin\n            hw_12 = reg_19;\n            err_6 <= data_17;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_11) (  sig_14  || cfg_2  != data_3 ) |-> chip_1 == clk_3 && data_5 == reg_4 ;endproperty \n property name; @(posedge core_clock_11) (  sig_14  || cfg_2  != data_3 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> core_112 == data_8 && err_20 == data_3 ;endproperty \n property name; @(posedge core_clock_11) (  sig_14  || cfg_2  != data_3 ) &&  (  cfg_7  != reg_11  || err_18 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) |-> hw_12 == reg_19 && err_6 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "if (  tx_9  != fsm_12  && data_6  || rx_8 ) begin \n    rx_10 <= core_7;\n    fsm_114 = auth_12;\n    fsm_8 = err_4;\n    if ( clk_1  || err_1  || chip_18 ) begin\n        rx_13 <= reg_12;\n        core_17 <= hw_10;\n        rx_16 = fsm_16;\n    end\n        if ( auth_6  != cfg_1 ) begin\n            tx_16 <= rst_16;\n            rx_6 <= sig_20;\n            reg_8 <= auth_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_5) (  tx_9  != fsm_12  && data_6  || rx_8 ) |-> rx_10 == core_7 && fsm_114 == auth_12 && fsm_8 == err_4 ;endproperty \n property name; @(negedge clk_reset_5) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  clk_1  || err_1  || chip_18 ) |-> rx_13 == reg_12 && core_17 == hw_10 && rx_16 == fsm_16 ;endproperty \n property name; @(negedge clk_reset_5) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  clk_1  || err_1  || chip_18 ) &&  (  auth_6  != cfg_1 ) |-> tx_16 == rst_16 && rx_6 == sig_20 && reg_8 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_5"
    },
    {
        "Code": "if (  fsm_20 ) begin \n    sig_28 = auth_5;\n    tx_19 <= hw_19;\n    hw_14 <= data_10;\n    if ( auth_12  && cfg_3  && reg_6  != hw_10 ) begin\n        sig_32 <= fsm_7;\n        sig_14 <= core_2;\n        sig_10 <= chip_20;\n    end\n        if ( hw_117  && rx_7  != err_14  || err_12 ) begin\n            clk_6 = sig_11;\n            sig_18 <= rst_19;\n            cfg_12 = rx_7;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_16) (  fsm_20 ) |-> sig_28 == auth_5 && tx_19 == hw_19 && hw_14 == data_10 ;endproperty \n property name; @(posedge pll_clk_16) (  fsm_20 ) &&  (  auth_12  && cfg_3  && reg_6  != hw_10 ) |-> sig_32 == fsm_7 && sig_14 == core_2 && sig_10 == chip_20 ;endproperty \n property name; @(posedge pll_clk_16) (  fsm_20 ) &&  (  auth_12  && cfg_3  && reg_6  != hw_10 ) &&  (  hw_117  && rx_7  != err_14  || err_12 ) |-> clk_6 == sig_11 && sig_18 == rst_19 && cfg_12 == rx_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "if (  rx_6  != cfg_12 ) begin \n    err_9 = clk_3;\n    clk_3 = core_15;\n    rst_15 = data_3;\n    if ( err_8  || rst_20  || clk_45 ) begin\n        auth_19 <= chip_6;\n        fsm_16 = tx_4;\n        clk_8 <= core_14;\n    end\n        if ( err_16  && fsm_5  != cfg_8  && chip_160 ) begin\n            auth_117 = rst_6;\n            tx_115 <= clk_6;\n            sig_10 = chip_6;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_18) (  rx_6  != cfg_12 ) |-> err_9 == clk_3 && clk_3 == core_15 && rst_15 == data_3 ;endproperty \n property name; @(negedge sys_clk_18) (  rx_6  != cfg_12 ) &&  (  err_8  || rst_20  || clk_45 ) |-> auth_19 == chip_6 && fsm_16 == tx_4 && clk_8 == core_14 ;endproperty \n property name; @(negedge sys_clk_18) (  rx_6  != cfg_12 ) &&  (  err_8  || rst_20  || clk_45 ) &&  (  err_16  && fsm_5  != cfg_8  && chip_160 ) |-> auth_117 == rst_6 && tx_115 == clk_6 && sig_10 == chip_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_18"
    },
    {
        "Code": "if (  cfg_9  && hw_173 ) begin \n    fsm_1 <= err_11;\n    reg_5 = clk_2;\n    if ( rx_166 ) begin\n        tx_11 <= chip_195;\n        rx_13 = rx_3;\n    end\n        if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n            sig_20 <= core_20;\n            data_203 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_4) (  cfg_9  && hw_173 ) |-> fsm_1 == err_11 && reg_5 == clk_2 ;endproperty \n property name; @(negedge core_clock_4) (  cfg_9  && hw_173 ) &&  (  rx_166 ) |-> tx_11 == chip_195 && rx_13 == rx_3 ;endproperty \n property name; @(negedge core_clock_4) (  cfg_9  && hw_173 ) &&  (  rx_166 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> sig_20 == core_20 && data_203 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_4"
    },
    {
        "Code": "if (  err_12  || cfg_20 ) begin \n    fsm_100 <= fsm_5;\n    if ( tx_27  || tx_26  != sig_27  || sig_3 ) begin\n        core_4 <= clk_20;\n    end\n        if ( rst_116  && data_3  || data_12 ) begin\n            fsm_26 <= chip_10;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_4) (  err_12  || cfg_20 ) |-> fsm_100 == fsm_5 ;endproperty \n property name; @(posedge fast_clk_4) (  err_12  || cfg_20 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) |-> core_4 == clk_20 ;endproperty \n property name; @(posedge fast_clk_4) (  err_12  || cfg_20 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) &&  (  rst_116  && data_3  || data_12 ) |-> fsm_26 == chip_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_4"
    },
    {
        "Code": "if (  clk_18  || tx_8  || tx_18 ) begin \n    clk_15 <= tx_4;\n    err_18 = chip_119;\n    rst_14 <= clk_4;\n    if ( err_10  || core_15  != reg_18 ) begin\n        fsm_13 = err_14;\n        cfg_208 <= reg_17;\n        cfg_76 = err_20;\n    end\n        if ( fsm_1  || clk_11 ) begin\n            cfg_52 <= core_11;\n            auth_114 = fsm_8;\n            rx_2 = clk_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_6) (  clk_18  || tx_8  || tx_18 ) |-> clk_15 == tx_4 && err_18 == chip_119 && rst_14 == clk_4 ;endproperty \n property name; @(negedge clk_out_6) (  clk_18  || tx_8  || tx_18 ) &&  (  err_10  || core_15  != reg_18 ) |-> fsm_13 == err_14 && cfg_208 == reg_17 && cfg_76 == err_20 ;endproperty \n property name; @(negedge clk_out_6) (  clk_18  || tx_8  || tx_18 ) &&  (  err_10  || core_15  != reg_18 ) &&  (  fsm_1  || clk_11 ) |-> cfg_52 == core_11 && auth_114 == fsm_8 && rx_2 == clk_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "if (  rx_6  || rx_1  || hw_7 ) begin \n    data_19 <= chip_9;\n    rst_2 = data_11;\n    if ( data_6  != chip_6 ) begin\n        fsm_3 <= auth_5;\n        hw_13 <= err_13;\n    end\n        if ( err_8  && rx_14  || auth_15  && chip_19 ) begin\n            rx_125 = sig_1;\n            core_15 = hw_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_9) (  rx_6  || rx_1  || hw_7 ) |-> data_19 == chip_9 && rst_2 == data_11 ;endproperty \n property name; @(posedge clk_osc_9) (  rx_6  || rx_1  || hw_7 ) &&  (  data_6  != chip_6 ) |-> fsm_3 == auth_5 && hw_13 == err_13 ;endproperty \n property name; @(posedge clk_osc_9) (  rx_6  || rx_1  || hw_7 ) &&  (  data_6  != chip_6 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) |-> rx_125 == sig_1 && core_15 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "if ( !rx_12 ) begin \n    hw_6 = auth_12;\n    if ( sig_9  || rx_13 ) begin\n        cfg_76 <= cfg_6;\n    end\n        if ( rst_127  && tx_129  != fsm_129  && hw_6 ) begin\n            cfg_116 <= hw_14;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_7) ( !rx_12 ) |-> hw_6 == auth_12 ;endproperty \n property name; @(negedge core_clock_7) ( !rx_12 ) &&  (  sig_9  || rx_13 ) |-> cfg_76 == cfg_6 ;endproperty \n property name; @(negedge core_clock_7) ( !rx_12 ) &&  (  sig_9  || rx_13 ) &&  (  rst_127  && tx_129  != fsm_129  && hw_6 ) |-> cfg_116 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "if (  rx_10  && chip_4  != sig_11  || fsm_9 ) begin \n    fsm_9 <= reg_3;\n    cfg_12 <= fsm_4;\n    if ( err_90  || data_6  != hw_9  || reg_95 ) begin\n        reg_116 = auth_2;\n        rx_18 = clk_19;\n    end\n        if ( sig_15  && sig_6 ) begin\n            chip_1 = sig_3;\n            rx_1 <= auth_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_14) (  rx_10  && chip_4  != sig_11  || fsm_9 ) |-> fsm_9 == reg_3 && cfg_12 == fsm_4 ;endproperty \n property name; @(negedge clk_in_14) (  rx_10  && chip_4  != sig_11  || fsm_9 ) &&  (  err_90  || data_6  != hw_9  || reg_95 ) |-> reg_116 == auth_2 && rx_18 == clk_19 ;endproperty \n property name; @(negedge clk_in_14) (  rx_10  && chip_4  != sig_11  || fsm_9 ) &&  (  err_90  || data_6  != hw_9  || reg_95 ) &&  (  sig_15  && sig_6 ) |-> chip_1 == sig_3 && rx_1 == auth_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_14"
    },
    {
        "Code": "if (  reg_20  && rx_13  || rx_16 ) begin \n    hw_196 = fsm_2;\n    data_16 <= rx_19;\n    if ( tx_122  && reg_9 ) begin\n        core_9 <= hw_17;\n        cfg_17 <= core_7;\n    end\n        if ( tx_2  && fsm_52 ) begin\n            data_10 = core_1;\n            rx_16 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_7) (  reg_20  && rx_13  || rx_16 ) |-> hw_196 == fsm_2 && data_16 == rx_19 ;endproperty \n property name; @(posedge clk_signal_7) (  reg_20  && rx_13  || rx_16 ) &&  (  tx_122  && reg_9 ) |-> core_9 == hw_17 && cfg_17 == core_7 ;endproperty \n property name; @(posedge clk_signal_7) (  reg_20  && rx_13  || rx_16 ) &&  (  tx_122  && reg_9 ) &&  (  tx_2  && fsm_52 ) |-> data_10 == core_1 && rx_16 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_7"
    },
    {
        "Code": "if (  reg_11 ) begin \n    fsm_26 <= chip_9;\n    fsm_2 <= reg_9;\n    if ( err_8  && fsm_14  && core_18 ) begin\n        auth_9 = cfg_1;\n        rx_2 = cfg_19;\n    end\n        if ( core_5  != rx_16  || clk_17  || core_6 ) begin\n            chip_6 = tx_11;\n            data_2 <= fsm_17;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_12) (  reg_11 ) |-> fsm_26 == chip_9 && fsm_2 == reg_9 ;endproperty \n property name; @(negedge sys_clk_12) (  reg_11 ) &&  (  err_8  && fsm_14  && core_18 ) |-> auth_9 == cfg_1 && rx_2 == cfg_19 ;endproperty \n property name; @(negedge sys_clk_12) (  reg_11 ) &&  (  err_8  && fsm_14  && core_18 ) &&  (  core_5  != rx_16  || clk_17  || core_6 ) |-> chip_6 == tx_11 && data_2 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_12"
    },
    {
        "Code": "if (  chip_12  || sig_12 ) begin \n    rst_11 <= data_6;\n    if ( clk_2  != auth_14  || rx_8  && core_9 ) begin\n        core_5 <= tx_15;\n    end\n        if ( rst_14 ) begin\n            clk_62 = data_15;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_10) (  chip_12  || sig_12 ) |-> rst_11 == data_6 ;endproperty \n property name; @(posedge fast_clk_10) (  chip_12  || sig_12 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) |-> core_5 == tx_15 ;endproperty \n property name; @(posedge fast_clk_10) (  chip_12  || sig_12 ) &&  (  clk_2  != auth_14  || rx_8  && core_9 ) &&  (  rst_14 ) |-> clk_62 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_10"
    },
    {
        "Code": "if (  clk_10  != cfg_8  && core_19  || rx_20 ) begin \n    cfg_183 = tx_15;\n    err_19 <= cfg_16;\n    core_112 <= rst_13;\n    if ( chip_2  != auth_10  && auth_17 ) begin\n        core_11 <= data_3;\n        core_147 <= hw_15;\n        cfg_18 = cfg_6;\n    end\n        if ( err_4  || rst_8  || rst_13 ) begin\n            reg_8 <= reg_3;\n            tx_27 = cfg_19;\n            data_185 = tx_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_3) (  clk_10  != cfg_8  && core_19  || rx_20 ) |-> cfg_183 == tx_15 && err_19 == cfg_16 && core_112 == rst_13 ;endproperty \n property name; @(negedge clk_osc_3) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  chip_2  != auth_10  && auth_17 ) |-> core_11 == data_3 && core_147 == hw_15 && cfg_18 == cfg_6 ;endproperty \n property name; @(negedge clk_osc_3) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  chip_2  != auth_10  && auth_17 ) &&  (  err_4  || rst_8  || rst_13 ) |-> reg_8 == reg_3 && tx_27 == cfg_19 && data_185 == tx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_3"
    },
    {
        "Code": "if (  clk_6  != reg_5  && tx_7 ) begin \n    tx_27 <= clk_12;\n    tx_19 <= cfg_11;\n    if ( err_15  || hw_17  != cfg_12  && tx_7 ) begin\n        rst_52 = fsm_8;\n        sig_149 = auth_115;\n    end\n        if ( reg_9  != tx_2  && sig_19 ) begin\n            data_8 <= rst_17;\n            data_13 <= clk_2;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_8) (  clk_6  != reg_5  && tx_7 ) |-> tx_27 == clk_12 && tx_19 == cfg_11 ;endproperty \n property name; @(posedge pll_clk_8) (  clk_6  != reg_5  && tx_7 ) &&  (  err_15  || hw_17  != cfg_12  && tx_7 ) |-> rst_52 == fsm_8 && sig_149 == auth_115 ;endproperty \n property name; @(posedge pll_clk_8) (  clk_6  != reg_5  && tx_7 ) &&  (  err_15  || hw_17  != cfg_12  && tx_7 ) &&  (  reg_9  != tx_2  && sig_19 ) |-> data_8 == rst_17 && data_13 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_8"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_3 ) begin \n    clk_13 = hw_4;\n    fsm_6 = hw_20;\n    hw_9 <= cfg_15;\n    if ( rst_7  != data_18  || cfg_11 ) begin\n        tx_14 = cfg_15;\n        rx_18 <= fsm_8;\n        err_50 = err_4;\n    end\n        if ( clk_13  || data_19  && cfg_20  != auth_14 ) begin\n            chip_10 <= clk_1;\n            chip_5 <= chip_12;\n            reg_10 = reg_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_8) (  hw_8  || reg_8  && chip_3 ) |-> clk_13 == hw_4 && fsm_6 == hw_20 && hw_9 == cfg_15 ;endproperty \n property name; @(posedge clock_source_8) (  hw_8  || reg_8  && chip_3 ) &&  (  rst_7  != data_18  || cfg_11 ) |-> tx_14 == cfg_15 && rx_18 == fsm_8 && err_50 == err_4 ;endproperty \n property name; @(posedge clock_source_8) (  hw_8  || reg_8  && chip_3 ) &&  (  rst_7  != data_18  || cfg_11 ) &&  (  clk_13  || data_19  && cfg_20  != auth_14 ) |-> chip_10 == clk_1 && chip_5 == chip_12 && reg_10 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_8"
    },
    {
        "Code": "if (  !rx_19 ) begin \n    cfg_19 <= auth_19;\n    if ( chip_18 ) begin\n        reg_16 <= reg_11;\n    end\n        if ( data_13  && core_13 ) begin\n            rst_9 = err_18;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_6) (  !rx_19 ) |-> cfg_19 == auth_19 ;endproperty \n property name; @(negedge mem_clock_6) (  !rx_19 ) &&  (  chip_18 ) |-> reg_16 == reg_11 ;endproperty \n property name; @(negedge mem_clock_6) (  !rx_19 ) &&  (  chip_18 ) &&  (  data_13  && core_13 ) |-> rst_9 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_6"
    },
    {
        "Code": "if (  tx_16  && data_4  || rst_6  && clk_2 ) begin \n    data_185 = data_18;\n    err_79 = core_1;\n    sig_172 = reg_4;\n    if ( reg_8  || tx_13 ) begin\n        tx_27 <= reg_2;\n        cfg_6 = rst_4;\n        cfg_10 <= hw_15;\n    end\n        if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n            core_112 <= tx_11;\n            hw_6 <= chip_19;\n            rst_10 <= auth_10;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_6) (  tx_16  && data_4  || rst_6  && clk_2 ) |-> data_185 == data_18 && err_79 == core_1 && sig_172 == reg_4 ;endproperty \n property name; @(negedge async_clk_6) (  tx_16  && data_4  || rst_6  && clk_2 ) &&  (  reg_8  || tx_13 ) |-> tx_27 == reg_2 && cfg_6 == rst_4 && cfg_10 == hw_15 ;endproperty \n property name; @(negedge async_clk_6) (  tx_16  && data_4  || rst_6  && clk_2 ) &&  (  reg_8  || tx_13 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> core_112 == tx_11 && hw_6 == chip_19 && rst_10 == auth_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_6"
    },
    {
        "Code": "if (  data_3 ) begin \n    err_7 = core_20;\n    if ( rx_20  && reg_8  != rx_9 ) begin\n        sig_13 <= rst_16;\n    end\n        if ( reg_19  && rst_15  != rx_20 ) begin\n            clk_62 = auth_3;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_14) (  data_3 ) |-> err_7 == core_20 ;endproperty \n property name; @(posedge ref_clk_14) (  data_3 ) &&  (  rx_20  && reg_8  != rx_9 ) |-> sig_13 == rst_16 ;endproperty \n property name; @(posedge ref_clk_14) (  data_3 ) &&  (  rx_20  && reg_8  != rx_9 ) &&  (  reg_19  && rst_15  != rx_20 ) |-> clk_62 == auth_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "if (  tx_2  != err_12  && hw_2 ) begin \n    data_120 = clk_19;\n    err_1 <= rst_6;\n    if ( fsm_3  || rst_9  != core_60 ) begin\n        chip_10 <= reg_15;\n        data_16 <= rst_17;\n    end\n        if ( core_6 ) begin\n            rst_16 <= chip_14;\n            cfg_17 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_19) (  tx_2  != err_12  && hw_2 ) |-> data_120 == clk_19 && err_1 == rst_6 ;endproperty \n property name; @(posedge clk_reset_19) (  tx_2  != err_12  && hw_2 ) &&  (  fsm_3  || rst_9  != core_60 ) |-> chip_10 == reg_15 && data_16 == rst_17 ;endproperty \n property name; @(posedge clk_reset_19) (  tx_2  != err_12  && hw_2 ) &&  (  fsm_3  || rst_9  != core_60 ) &&  (  core_6 ) |-> rst_16 == chip_14 && cfg_17 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_19"
    },
    {
        "Code": "if (  clk_12  && core_5 ) begin \n    tx_8 <= clk_13;\n    if ( reg_1  || auth_7  != clk_10  && chip_20 ) begin\n        rx_16 <= fsm_8;\n    end\n        if ( data_14  && err_15 ) begin\n            chip_9 = sig_3;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_5) (  clk_12  && core_5 ) |-> tx_8 == clk_13 ;endproperty \n property name; @(posedge fast_clk_5) (  clk_12  && core_5 ) &&  (  reg_1  || auth_7  != clk_10  && chip_20 ) |-> rx_16 == fsm_8 ;endproperty \n property name; @(posedge fast_clk_5) (  clk_12  && core_5 ) &&  (  reg_1  || auth_7  != clk_10  && chip_20 ) &&  (  data_14  && err_15 ) |-> chip_9 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_5"
    },
    {
        "Code": "if (  rx_16  != cfg_18  || auth_1 ) begin \n    chip_79 <= cfg_15;\n    rst_154 = reg_9;\n    if ( fsm_19  != chip_11  && rst_14  || cfg_19 ) begin\n        data_15 = chip_1;\n        core_6 <= sig_11;\n    end\n        if ( reg_18  != chip_9  || sig_17  && rst_2 ) begin\n            core_1 = fsm_12;\n            hw_10 <= err_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_5) (  rx_16  != cfg_18  || auth_1 ) |-> chip_79 == cfg_15 && rst_154 == reg_9 ;endproperty \n property name; @(posedge clk_out_5) (  rx_16  != cfg_18  || auth_1 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) |-> data_15 == chip_1 && core_6 == sig_11 ;endproperty \n property name; @(posedge clk_out_5) (  rx_16  != cfg_18  || auth_1 ) &&  (  fsm_19  != chip_11  && rst_14  || cfg_19 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) |-> core_1 == fsm_12 && hw_10 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_5"
    },
    {
        "Code": "if (  err_3 ) begin \n    data_116 <= auth_13;\n    reg_15 <= fsm_10;\n    if ( chip_14  && rst_15 ) begin\n        cfg_20 = hw_8;\n        reg_14 <= hw_59;\n    end\n        if ( rst_150  || rx_153  != fsm_150 ) begin\n            sig_6 <= sig_12;\n            rx_13 <= reg_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_14) (  err_3 ) |-> data_116 == auth_13 && reg_15 == fsm_10 ;endproperty \n property name; @(negedge clk_signal_14) (  err_3 ) &&  (  chip_14  && rst_15 ) |-> cfg_20 == hw_8 && reg_14 == hw_59 ;endproperty \n property name; @(negedge clk_signal_14) (  err_3 ) &&  (  chip_14  && rst_15 ) &&  (  rst_150  || rx_153  != fsm_150 ) |-> sig_6 == sig_12 && rx_13 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_14"
    },
    {
        "Code": "if (  core_11  && hw_12  && hw_9 ) begin \n    hw_11 = data_15;\n    core_7 <= tx_7;\n    if ( tx_2  || chip_20  && clk_18  || auth_5 ) begin\n        err_15 <= core_16;\n        rx_16 = rst_14;\n    end\n        if ( rst_1  && hw_10  && rx_7 ) begin\n            reg_20 <= data_9;\n            sig_63 = clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_17) (  core_11  && hw_12  && hw_9 ) |-> hw_11 == data_15 && core_7 == tx_7 ;endproperty \n property name; @(negedge core_clock_17) (  core_11  && hw_12  && hw_9 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) |-> err_15 == core_16 && rx_16 == rst_14 ;endproperty \n property name; @(negedge core_clock_17) (  core_11  && hw_12  && hw_9 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) &&  (  rst_1  && hw_10  && rx_7 ) |-> reg_20 == data_9 && sig_63 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_17"
    },
    {
        "Code": "if (  reg_10  != clk_11 ) begin \n    clk_18 <= cfg_13;\n    data_20 <= cfg_19;\n    fsm_18 <= rx_9;\n    if ( hw_7  || cfg_8  || cfg_16  && tx_12 ) begin\n        core_12 = auth_3;\n        core_3 = reg_2;\n        cfg_14 = cfg_6;\n    end\n        if ( err_140  && sig_13 ) begin\n            err_5 <= data_2;\n            clk_5 = chip_12;\n            core_5 = data_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_10) (  reg_10  != clk_11 ) |-> clk_18 == cfg_13 && data_20 == cfg_19 && fsm_18 == rx_9 ;endproperty \n property name; @(posedge clk_enable_10) (  reg_10  != clk_11 ) &&  (  hw_7  || cfg_8  || cfg_16  && tx_12 ) |-> core_12 == auth_3 && core_3 == reg_2 && cfg_14 == cfg_6 ;endproperty \n property name; @(posedge clk_enable_10) (  reg_10  != clk_11 ) &&  (  hw_7  || cfg_8  || cfg_16  && tx_12 ) &&  (  err_140  && sig_13 ) |-> err_5 == data_2 && clk_5 == chip_12 && core_5 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_10"
    },
    {
        "Code": "if (  data_17  || cfg_11 ) begin \n    clk_4 <= rx_13;\n    if ( data_12 ) begin\n        fsm_6 <= err_12;\n    end\n        if ( err_18  != data_7 ) begin\n            core_2 = rx_9;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_2) (  data_17  || cfg_11 ) |-> clk_4 == rx_13 ;endproperty \n property name; @(negedge bus_clock_2) (  data_17  || cfg_11 ) &&  (  data_12 ) |-> fsm_6 == err_12 ;endproperty \n property name; @(negedge bus_clock_2) (  data_17  || cfg_11 ) &&  (  data_12 ) &&  (  err_18  != data_7 ) |-> core_2 == rx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_2"
    },
    {
        "Code": "if (  fsm_10  != reg_4  && rst_12 ) begin \n    cfg_105 <= auth_16;\n    chip_96 <= clk_7;\n    sig_1 <= err_18;\n    if ( tx_17  && hw_9  != core_18 ) begin\n        tx_13 <= hw_14;\n        auth_117 = chip_195;\n        tx_6 <= core_7;\n    end\n        if ( err_2  != data_142  && rst_142 ) begin\n            tx_17 = chip_19;\n            clk_11 = data_18;\n            err_11 <= auth_12;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_10) (  fsm_10  != reg_4  && rst_12 ) |-> cfg_105 == auth_16 && chip_96 == clk_7 && sig_1 == err_18 ;endproperty \n property name; @(posedge fast_clk_10) (  fsm_10  != reg_4  && rst_12 ) &&  (  tx_17  && hw_9  != core_18 ) |-> tx_13 == hw_14 && auth_117 == chip_195 && tx_6 == core_7 ;endproperty \n property name; @(posedge fast_clk_10) (  fsm_10  != reg_4  && rst_12 ) &&  (  tx_17  && hw_9  != core_18 ) &&  (  err_2  != data_142  && rst_142 ) |-> tx_17 == chip_19 && clk_11 == data_18 && err_11 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_10"
    },
    {
        "Code": "if (  rx_19 ) begin \n    clk_18 = cfg_1;\n    if ( rst_15  || chip_11 ) begin\n        sig_11 = rst_10;\n    end\n        if ( core_18 ) begin\n            reg_20 <= clk_12;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_5) (  rx_19 ) |-> clk_18 == cfg_1 ;endproperty \n property name; @(negedge core_clock_5) (  rx_19 ) &&  (  rst_15  || chip_11 ) |-> sig_11 == rst_10 ;endproperty \n property name; @(negedge core_clock_5) (  rx_19 ) &&  (  rst_15  || chip_11 ) &&  (  core_18 ) |-> reg_20 == clk_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_5"
    },
    {
        "Code": "if (  err_15 ) begin \n    cfg_116 <= chip_6;\n    hw_12 <= reg_3;\n    sig_14 <= reg_2;\n    if ( chip_6 ) begin\n        err_19 <= err_2;\n        data_13 = cfg_7;\n        chip_18 <= clk_3;\n    end\n        if ( cfg_20  || cfg_1  != rx_4 ) begin\n            rst_1 = reg_2;\n            cfg_10 <= clk_6;\n            tx_5 = reg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_15) (  err_15 ) |-> cfg_116 == chip_6 && hw_12 == reg_3 && sig_14 == reg_2 ;endproperty \n property name; @(negedge clock_ctrl_15) (  err_15 ) &&  (  chip_6 ) |-> err_19 == err_2 && data_13 == cfg_7 && chip_18 == clk_3 ;endproperty \n property name; @(negedge clock_ctrl_15) (  err_15 ) &&  (  chip_6 ) &&  (  cfg_20  || cfg_1  != rx_4 ) |-> rst_1 == reg_2 && cfg_10 == clk_6 && tx_5 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_15"
    },
    {
        "Code": "if (  core_14  != data_18  || sig_17 ) begin \n    core_9 <= err_1;\n    if ( core_11 ) begin\n        hw_14 = clk_3;\n    end\n        if ( err_13  || tx_15  || cfg_9  && err_8 ) begin\n            cfg_52 = err_4;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_17) (  core_14  != data_18  || sig_17 ) |-> core_9 == err_1 ;endproperty \n property name; @(posedge pll_clk_17) (  core_14  != data_18  || sig_17 ) &&  (  core_11 ) |-> hw_14 == clk_3 ;endproperty \n property name; @(posedge pll_clk_17) (  core_14  != data_18  || sig_17 ) &&  (  core_11 ) &&  (  err_13  || tx_15  || cfg_9  && err_8 ) |-> cfg_52 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "if (  rst_18  != rx_7 ) begin \n    fsm_13 = cfg_6;\n    if ( core_167  && hw_5  && tx_168  != sig_3 ) begin\n        rx_9 = auth_7;\n    end\n        if ( tx_15  != hw_17  || auth_120  && hw_14 ) begin\n            chip_110 = rx_3;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_2) (  rst_18  != rx_7 ) |-> fsm_13 == cfg_6 ;endproperty \n property name; @(posedge fast_clk_2) (  rst_18  != rx_7 ) &&  (  core_167  && hw_5  && tx_168  != sig_3 ) |-> rx_9 == auth_7 ;endproperty \n property name; @(posedge fast_clk_2) (  rst_18  != rx_7 ) &&  (  core_167  && hw_5  && tx_168  != sig_3 ) &&  (  tx_15  != hw_17  || auth_120  && hw_14 ) |-> chip_110 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_2"
    },
    {
        "Code": "if (  cfg_5  != auth_6  || core_14  && fsm_10 ) begin \n    tx_11 = auth_11;\n    auth_20 = chip_17;\n    rx_19 <= cfg_10;\n    if ( clk_17  || fsm_11  && clk_9  && cfg_13 ) begin\n        reg_5 = fsm_3;\n        clk_3 = cfg_16;\n        auth_1 = sig_11;\n    end\n        if ( fsm_20 ) begin\n            err_16 = cfg_7;\n            err_14 <= err_13;\n            data_14 = err_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_13) (  cfg_5  != auth_6  || core_14  && fsm_10 ) |-> tx_11 == auth_11 && auth_20 == chip_17 && rx_19 == cfg_10 ;endproperty \n property name; @(posedge clk_reset_13) (  cfg_5  != auth_6  || core_14  && fsm_10 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) |-> reg_5 == fsm_3 && clk_3 == cfg_16 && auth_1 == sig_11 ;endproperty \n property name; @(posedge clk_reset_13) (  cfg_5  != auth_6  || core_14  && fsm_10 ) &&  (  clk_17  || fsm_11  && clk_9  && cfg_13 ) &&  (  fsm_20 ) |-> err_16 == cfg_7 && err_14 == err_13 && data_14 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_13"
    },
    {
        "Code": "if (  rst_13 ) begin \n    core_9 <= cfg_6;\n    if ( auth_13  || clk_6  && data_8  && sig_12 ) begin\n        fsm_26 <= data_14;\n    end\n        if ( auth_15  != core_3 ) begin\n            core_5 <= hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_20) (  rst_13 ) |-> core_9 == cfg_6 ;endproperty \n property name; @(posedge mem_clock_20) (  rst_13 ) &&  (  auth_13  || clk_6  && data_8  && sig_12 ) |-> fsm_26 == data_14 ;endproperty \n property name; @(posedge mem_clock_20) (  rst_13 ) &&  (  auth_13  || clk_6  && data_8  && sig_12 ) &&  (  auth_15  != core_3 ) |-> core_5 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "if (  auth_12  && err_6  || clk_4  || clk_1 ) begin \n    err_15 = rx_6;\n    cfg_105 = core_6;\n    cfg_76 <= tx_1;\n    if ( err_50  || chip_55  && err_58  || cfg_4 ) begin\n        tx_5 <= fsm_110;\n        tx_14 <= sig_12;\n        chip_7 = err_1;\n    end\n        if ( auth_14 ) begin\n            core_17 = core_7;\n            sig_1 = cfg_10;\n            core_147 = hw_1;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_5) (  auth_12  && err_6  || clk_4  || clk_1 ) |-> err_15 == rx_6 && cfg_105 == core_6 && cfg_76 == tx_1 ;endproperty \n property name; @(negedge mem_clock_5) (  auth_12  && err_6  || clk_4  || clk_1 ) &&  (  err_50  || chip_55  && err_58  || cfg_4 ) |-> tx_5 == fsm_110 && tx_14 == sig_12 && chip_7 == err_1 ;endproperty \n property name; @(negedge mem_clock_5) (  auth_12  && err_6  || clk_4  || clk_1 ) &&  (  err_50  || chip_55  && err_58  || cfg_4 ) &&  (  auth_14 ) |-> core_17 == core_7 && sig_1 == cfg_10 && core_147 == hw_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_5"
    },
    {
        "Code": "if (  rx_3  != auth_17 ) begin \n    auth_19 <= sig_12;\n    rst_6 = sig_1;\n    hw_7 = data_7;\n    if ( rx_5 ) begin\n        hw_13 = err_14;\n        rst_2 <= reg_10;\n        reg_15 <= sig_14;\n    end\n        if ( sig_14  || rst_17  || data_18  && tx_12 ) begin\n            rx_5 <= rx_14;\n            sig_3 <= rx_18;\n            reg_17 = data_8;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_4) (  rx_3  != auth_17 ) |-> auth_19 == sig_12 && rst_6 == sig_1 && hw_7 == data_7 ;endproperty \n property name; @(posedge core_clock_4) (  rx_3  != auth_17 ) &&  (  rx_5 ) |-> hw_13 == err_14 && rst_2 == reg_10 && reg_15 == sig_14 ;endproperty \n property name; @(posedge core_clock_4) (  rx_3  != auth_17 ) &&  (  rx_5 ) &&  (  sig_14  || rst_17  || data_18  && tx_12 ) |-> rx_5 == rx_14 && sig_3 == rx_18 && reg_17 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "if (  hw_17 ) begin \n    reg_173 = hw_20;\n    tx_9 <= reg_7;\n    if ( tx_19 ) begin\n        sig_17 = reg_2;\n        hw_6 = data_17;\n    end\n        if ( fsm_17  || data_13  && sig_5  != rx_17 ) begin\n            auth_1 = reg_14;\n            reg_17 = hw_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_16) (  hw_17 ) |-> reg_173 == hw_20 && tx_9 == reg_7 ;endproperty \n property name; @(posedge clk_in_16) (  hw_17 ) &&  (  tx_19 ) |-> sig_17 == reg_2 && hw_6 == data_17 ;endproperty \n property name; @(posedge clk_in_16) (  hw_17 ) &&  (  tx_19 ) &&  (  fsm_17  || data_13  && sig_5  != rx_17 ) |-> auth_1 == reg_14 && reg_17 == hw_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_16"
    },
    {
        "Code": "if (  data_7  || chip_7  && tx_3  != auth_5 ) begin \n    clk_12 = rst_7;\n    clk_120 <= clk_2;\n    if ( tx_9  || fsm_6  && hw_5  != reg_11 ) begin\n        clk_118 = data_11;\n        hw_19 = tx_16;\n    end\n        if ( tx_10  != fsm_7 ) begin\n            hw_7 = reg_6;\n            clk_7 = data_7;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_11) (  data_7  || chip_7  && tx_3  != auth_5 ) |-> clk_12 == rst_7 && clk_120 == clk_2 ;endproperty \n property name; @(negedge mem_clock_11) (  data_7  || chip_7  && tx_3  != auth_5 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_11 ) |-> clk_118 == data_11 && hw_19 == tx_16 ;endproperty \n property name; @(negedge mem_clock_11) (  data_7  || chip_7  && tx_3  != auth_5 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_11 ) &&  (  tx_10  != fsm_7 ) |-> hw_7 == reg_6 && clk_7 == data_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_11"
    },
    {
        "Code": "if (  data_20  && cfg_3  != reg_17 ) begin \n    rst_19 = clk_2;\n    rx_13 <= cfg_6;\n    if ( sig_3  != data_2  && rx_20  && rx_4 ) begin\n        data_20 = hw_12;\n        chip_20 <= core_12;\n    end\n        if ( rst_8  || err_12  || data_6  || core_12 ) begin\n            tx_7 <= core_6;\n            chip_19 = clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_17) (  data_20  && cfg_3  != reg_17 ) |-> rst_19 == clk_2 && rx_13 == cfg_6 ;endproperty \n property name; @(posedge clock_source_17) (  data_20  && cfg_3  != reg_17 ) &&  (  sig_3  != data_2  && rx_20  && rx_4 ) |-> data_20 == hw_12 && chip_20 == core_12 ;endproperty \n property name; @(posedge clock_source_17) (  data_20  && cfg_3  != reg_17 ) &&  (  sig_3  != data_2  && rx_20  && rx_4 ) &&  (  rst_8  || err_12  || data_6  || core_12 ) |-> tx_7 == core_6 && chip_19 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_17"
    },
    {
        "Code": "if (  rx_16 ) begin \n    auth_9 = auth_13;\n    reg_13 <= err_18;\n    if ( rx_3  || auth_6  && reg_20 ) begin\n        rx_114 <= fsm_3;\n        chip_11 = hw_13;\n    end\n        if ( clk_20 ) begin\n            hw_79 <= rst_6;\n            auth_120 <= data_8;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_16) (  rx_16 ) |-> auth_9 == auth_13 && reg_13 == err_18 ;endproperty \n property name; @(posedge clk_gen_16) (  rx_16 ) &&  (  rx_3  || auth_6  && reg_20 ) |-> rx_114 == fsm_3 && chip_11 == hw_13 ;endproperty \n property name; @(posedge clk_gen_16) (  rx_16 ) &&  (  rx_3  || auth_6  && reg_20 ) &&  (  clk_20 ) |-> hw_79 == rst_6 && auth_120 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_16"
    },
    {
        "Code": "if (  rx_20  != sig_4  && chip_19  && chip_15 ) begin \n    clk_12 = rx_1;\n    clk_15 = reg_4;\n    cfg_17 <= core_7;\n    if ( clk_11  && core_5  && sig_9 ) begin\n        tx_8 = rx_14;\n        err_195 <= err_4;\n        rst_52 = auth_20;\n    end\n        if ( cfg_10  && sig_4  && cfg_17  || sig_8 ) begin\n            err_16 <= auth_9;\n            reg_1 = fsm_15;\n            core_17 = reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_12) (  rx_20  != sig_4  && chip_19  && chip_15 ) |-> clk_12 == rx_1 && clk_15 == reg_4 && cfg_17 == core_7 ;endproperty \n property name; @(negedge clk_reset_12) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  clk_11  && core_5  && sig_9 ) |-> tx_8 == rx_14 && err_195 == err_4 && rst_52 == auth_20 ;endproperty \n property name; @(negedge clk_reset_12) (  rx_20  != sig_4  && chip_19  && chip_15 ) &&  (  clk_11  && core_5  && sig_9 ) &&  (  cfg_10  && sig_4  && cfg_17  || sig_8 ) |-> err_16 == auth_9 && reg_1 == fsm_15 && core_17 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_12"
    },
    {
        "Code": "if (  chip_6  != fsm_6  && rx_18  != core_7 ) begin \n    clk_4 <= rst_5;\n    if ( fsm_2  != tx_17 ) begin\n        auth_9 <= clk_9;\n    end\n        if ( err_17  != fsm_18  || data_10 ) begin\n            tx_1 = sig_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_19) (  chip_6  != fsm_6  && rx_18  != core_7 ) |-> clk_4 == rst_5 ;endproperty \n property name; @(posedge clk_enable_19) (  chip_6  != fsm_6  && rx_18  != core_7 ) &&  (  fsm_2  != tx_17 ) |-> auth_9 == clk_9 ;endproperty \n property name; @(posedge clk_enable_19) (  chip_6  != fsm_6  && rx_18  != core_7 ) &&  (  fsm_2  != tx_17 ) &&  (  err_17  != fsm_18  || data_10 ) |-> tx_1 == sig_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_19"
    },
    {
        "Code": "if (  hw_110 ) begin \n    reg_2 = clk_20;\n    if ( fsm_14  != auth_9 ) begin\n        reg_6 <= auth_7;\n    end\n        if ( rst_17  != fsm_13  || rx_12  != chip_17 ) begin\n            rx_10 = hw_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_12) (  hw_110 ) |-> reg_2 == clk_20 ;endproperty \n property name; @(posedge clk_signal_12) (  hw_110 ) &&  (  fsm_14  != auth_9 ) |-> reg_6 == auth_7 ;endproperty \n property name; @(posedge clk_signal_12) (  hw_110 ) &&  (  fsm_14  != auth_9 ) &&  (  rst_17  != fsm_13  || rx_12  != chip_17 ) |-> rx_10 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_12"
    },
    {
        "Code": "if (  rx_6  != cfg_12 ) begin \n    cfg_13 = sig_14;\n    core_13 = cfg_1;\n    if ( rst_1  != clk_11  || fsm_17  || hw_12 ) begin\n        reg_1 <= auth_5;\n        auth_17 <= sig_11;\n    end\n        if ( cfg_20  != sig_5  && tx_5 ) begin\n            data_178 <= rx_20;\n            tx_13 = fsm_16;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_20) (  rx_6  != cfg_12 ) |-> cfg_13 == sig_14 && core_13 == cfg_1 ;endproperty \n property name; @(negedge main_clk_20) (  rx_6  != cfg_12 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_12 ) |-> reg_1 == auth_5 && auth_17 == sig_11 ;endproperty \n property name; @(negedge main_clk_20) (  rx_6  != cfg_12 ) &&  (  rst_1  != clk_11  || fsm_17  || hw_12 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> data_178 == rx_20 && tx_13 == fsm_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_20"
    },
    {
        "Code": "if (  reg_4  || sig_9 ) begin \n    reg_19 = chip_7;\n    if ( rx_7  != cfg_19  || err_20  || sig_13 ) begin\n        fsm_115 = clk_17;\n    end\n        if ( chip_1  || sig_15  != sig_2  && data_19 ) begin\n            tx_8 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) (  reg_4  || sig_9 ) |-> reg_19 == chip_7 ;endproperty \n property name; @(negedge pll_clk_1) (  reg_4  || sig_9 ) &&  (  rx_7  != cfg_19  || err_20  || sig_13 ) |-> fsm_115 == clk_17 ;endproperty \n property name; @(negedge pll_clk_1) (  reg_4  || sig_9 ) &&  (  rx_7  != cfg_19  || err_20  || sig_13 ) &&  (  chip_1  || sig_15  != sig_2  && data_19 ) |-> tx_8 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if (  tx_8  || core_9  != reg_2  || chip_16 ) begin \n    fsm_100 <= cfg_4;\n    if ( hw_1  || tx_17  && rx_20 ) begin\n        chip_110 <= tx_1;\n    end\n        if ( rst_6  || chip_14  || hw_8  && clk_9 ) begin\n            cfg_105 = hw_4;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_17) (  tx_8  || core_9  != reg_2  || chip_16 ) |-> fsm_100 == cfg_4 ;endproperty \n property name; @(posedge fast_clk_17) (  tx_8  || core_9  != reg_2  || chip_16 ) &&  (  hw_1  || tx_17  && rx_20 ) |-> chip_110 == tx_1 ;endproperty \n property name; @(posedge fast_clk_17) (  tx_8  || core_9  != reg_2  || chip_16 ) &&  (  hw_1  || tx_17  && rx_20 ) &&  (  rst_6  || chip_14  || hw_8  && clk_9 ) |-> cfg_105 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_17"
    },
    {
        "Code": "if (  chip_117  || rx_4  || chip_4 ) begin \n    auth_10 = cfg_5;\n    reg_116 = core_13;\n    cfg_208 <= rst_19;\n    if ( tx_12  && hw_1  && cfg_10  != sig_4 ) begin\n        reg_9 <= clk_4;\n        sig_19 <= core_20;\n        err_7 <= reg_12;\n    end\n        if ( cfg_10 ) begin\n            sig_16 = rx_12;\n            clk_43 = err_15;\n            rst_120 = err_5;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_15) (  chip_117  || rx_4  || chip_4 ) |-> auth_10 == cfg_5 && reg_116 == core_13 && cfg_208 == rst_19 ;endproperty \n property name; @(posedge mem_clock_15) (  chip_117  || rx_4  || chip_4 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) |-> reg_9 == clk_4 && sig_19 == core_20 && err_7 == reg_12 ;endproperty \n property name; @(posedge mem_clock_15) (  chip_117  || rx_4  || chip_4 ) &&  (  tx_12  && hw_1  && cfg_10  != sig_4 ) &&  (  cfg_10 ) |-> sig_16 == rx_12 && clk_43 == err_15 && rst_120 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_15"
    },
    {
        "Code": "if (  clk_14  != rx_120  || clk_8 ) begin \n    auth_19 = sig_14;\n    rx_1 = chip_15;\n    if ( core_16  != cfg_7  || hw_15  || err_11 ) begin\n        reg_17 = chip_20;\n        auth_13 = tx_9;\n    end\n        if ( reg_5  != rx_5 ) begin\n            rx_19 <= clk_7;\n            fsm_3 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_2) (  clk_14  != rx_120  || clk_8 ) |-> auth_19 == sig_14 && rx_1 == chip_15 ;endproperty \n property name; @(posedge mem_clock_2) (  clk_14  != rx_120  || clk_8 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) |-> reg_17 == chip_20 && auth_13 == tx_9 ;endproperty \n property name; @(posedge mem_clock_2) (  clk_14  != rx_120  || clk_8 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) &&  (  reg_5  != rx_5 ) |-> rx_19 == clk_7 && fsm_3 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "if (  cfg_7  != sig_7  && sig_13 ) begin \n    fsm_42 = tx_19;\n    if ( fsm_2  && hw_9  && err_16 ) begin\n        reg_17 <= core_7;\n    end\n        if ( reg_18  != chip_9  || sig_17  && rst_2 ) begin\n            sig_18 = rst_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_17) (  cfg_7  != sig_7  && sig_13 ) |-> fsm_42 == tx_19 ;endproperty \n property name; @(negedge clk_in_17) (  cfg_7  != sig_7  && sig_13 ) &&  (  fsm_2  && hw_9  && err_16 ) |-> reg_17 == core_7 ;endproperty \n property name; @(negedge clk_in_17) (  cfg_7  != sig_7  && sig_13 ) &&  (  fsm_2  && hw_9  && err_16 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) |-> sig_18 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_17"
    },
    {
        "Code": "if (  data_9  != err_16  || cfg_12 ) begin \n    clk_20 = sig_5;\n    auth_2 <= chip_9;\n    if ( rst_10  || clk_13  && fsm_4  || rx_20 ) begin\n        err_7 = core_4;\n        data_2 = sig_3;\n    end\n        if ( rst_50 ) begin\n            core_37 <= data_8;\n            reg_13 <= fsm_9;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_15) (  data_9  != err_16  || cfg_12 ) |-> clk_20 == sig_5 && auth_2 == chip_9 ;endproperty \n property name; @(negedge mem_clock_15) (  data_9  != err_16  || cfg_12 ) &&  (  rst_10  || clk_13  && fsm_4  || rx_20 ) |-> err_7 == core_4 && data_2 == sig_3 ;endproperty \n property name; @(negedge mem_clock_15) (  data_9  != err_16  || cfg_12 ) &&  (  rst_10  || clk_13  && fsm_4  || rx_20 ) &&  (  rst_50 ) |-> core_37 == data_8 && reg_13 == fsm_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "if (  hw_11 ) begin \n    reg_4 = fsm_16;\n    clk_4 <= sig_14;\n    if ( tx_9  && fsm_14  && rx_14  && sig_20 ) begin\n        core_118 = core_7;\n        err_1 <= reg_15;\n    end\n        if ( err_8  && rx_14  || auth_15  && chip_19 ) begin\n            chip_16 = clk_9;\n            reg_58 <= rst_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_18) (  hw_11 ) |-> reg_4 == fsm_16 && clk_4 == sig_14 ;endproperty \n property name; @(posedge clk_enable_18) (  hw_11 ) &&  (  tx_9  && fsm_14  && rx_14  && sig_20 ) |-> core_118 == core_7 && err_1 == reg_15 ;endproperty \n property name; @(posedge clk_enable_18) (  hw_11 ) &&  (  tx_9  && fsm_14  && rx_14  && sig_20 ) &&  (  err_8  && rx_14  || auth_15  && chip_19 ) |-> chip_16 == clk_9 && reg_58 == rst_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "if (  auth_8 ) begin \n    core_6 <= reg_15;\n    err_20 <= core_16;\n    if ( chip_18 ) begin\n        sig_10 <= data_11;\n        auth_19 = cfg_16;\n    end\n        if ( rx_9  && clk_11  && hw_19  && core_16 ) begin\n            core_75 <= tx_12;\n            cfg_52 <= err_14;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_11) (  auth_8 ) |-> core_6 == reg_15 && err_20 == core_16 ;endproperty \n property name; @(negedge cpu_clock_11) (  auth_8 ) &&  (  chip_18 ) |-> sig_10 == data_11 && auth_19 == cfg_16 ;endproperty \n property name; @(negedge cpu_clock_11) (  auth_8 ) &&  (  chip_18 ) &&  (  rx_9  && clk_11  && hw_19  && core_16 ) |-> core_75 == tx_12 && cfg_52 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_11"
    },
    {
        "Code": "if (  rst_17  && rst_10  != fsm_2 ) begin \n    rx_5 = sig_8;\n    chip_19 <= auth_9;\n    if ( rst_7  != hw_7  || sig_114  && clk_2 ) begin\n        fsm_20 <= auth_7;\n        clk_20 <= sig_2;\n    end\n        if ( err_4  || sig_78  && fsm_3 ) begin\n            reg_1 = err_15;\n            tx_15 = fsm_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_19) (  rst_17  && rst_10  != fsm_2 ) |-> rx_5 == sig_8 && chip_19 == auth_9 ;endproperty \n property name; @(negedge clk_in_19) (  rst_17  && rst_10  != fsm_2 ) &&  (  rst_7  != hw_7  || sig_114  && clk_2 ) |-> fsm_20 == auth_7 && clk_20 == sig_2 ;endproperty \n property name; @(negedge clk_in_19) (  rst_17  && rst_10  != fsm_2 ) &&  (  rst_7  != hw_7  || sig_114  && clk_2 ) &&  (  err_4  || sig_78  && fsm_3 ) |-> reg_1 == err_15 && tx_15 == fsm_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_19"
    },
    {
        "Code": "if (  data_3  != hw_16  || fsm_2  && core_13 ) begin \n    clk_5 <= cfg_12;\n    hw_3 <= chip_14;\n    hw_1 <= err_11;\n    if ( err_6  || tx_15  || cfg_9  && err_8 ) begin\n        reg_18 = rx_14;\n        clk_8 <= chip_14;\n        rst_19 <= err_10;\n    end\n        if ( fsm_18  && rx_9  != sig_13  && sig_6 ) begin\n            chip_11 = err_5;\n            tx_19 = err_20;\n            err_60 = err_9;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_11) (  data_3  != hw_16  || fsm_2  && core_13 ) |-> clk_5 == cfg_12 && hw_3 == chip_14 && hw_1 == err_11 ;endproperty \n property name; @(posedge core_clock_11) (  data_3  != hw_16  || fsm_2  && core_13 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) |-> reg_18 == rx_14 && clk_8 == chip_14 && rst_19 == err_10 ;endproperty \n property name; @(posedge core_clock_11) (  data_3  != hw_16  || fsm_2  && core_13 ) &&  (  err_6  || tx_15  || cfg_9  && err_8 ) &&  (  fsm_18  && rx_9  != sig_13  && sig_6 ) |-> chip_11 == err_5 && tx_19 == err_20 && err_60 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_11"
    },
    {
        "Code": "if (  core_9  || data_17  != cfg_3 ) begin \n    rx_5 = rx_16;\n    clk_12 <= rx_18;\n    if ( err_15  != hw_3  && sig_18 ) begin\n        rx_16 <= err_13;\n        rst_14 <= data_15;\n    end\n        if ( sig_158  && auth_154  || hw_157 ) begin\n            hw_12 = reg_132;\n            fsm_4 <= reg_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_18) (  core_9  || data_17  != cfg_3 ) |-> rx_5 == rx_16 && clk_12 == rx_18 ;endproperty \n property name; @(negedge clk_reset_18) (  core_9  || data_17  != cfg_3 ) &&  (  err_15  != hw_3  && sig_18 ) |-> rx_16 == err_13 && rst_14 == data_15 ;endproperty \n property name; @(negedge clk_reset_18) (  core_9  || data_17  != cfg_3 ) &&  (  err_15  != hw_3  && sig_18 ) &&  (  sig_158  && auth_154  || hw_157 ) |-> hw_12 == reg_132 && fsm_4 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_18"
    },
    {
        "Code": "if (  auth_6 ) begin \n    reg_10 = err_11;\n    fsm_3 = hw_19;\n    fsm_13 = rst_12;\n    if ( err_110  || tx_15  || cfg_9  && err_8 ) begin\n        hw_16 <= core_14;\n        data_5 <= fsm_5;\n        rst_14 = tx_2;\n    end\n        if ( sig_8 ) begin\n            hw_20 <= cfg_2;\n            hw_10 <= core_7;\n            hw_196 = sig_3;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_19) (  auth_6 ) |-> reg_10 == err_11 && fsm_3 == hw_19 && fsm_13 == rst_12 ;endproperty \n property name; @(negedge clock_ctrl_19) (  auth_6 ) &&  (  err_110  || tx_15  || cfg_9  && err_8 ) |-> hw_16 == core_14 && data_5 == fsm_5 && rst_14 == tx_2 ;endproperty \n property name; @(negedge clock_ctrl_19) (  auth_6 ) &&  (  err_110  || tx_15  || cfg_9  && err_8 ) &&  (  sig_8 ) |-> hw_20 == cfg_2 && hw_10 == core_7 && hw_196 == sig_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_19"
    },
    {
        "Code": "if (  auth_15  != err_6 ) begin \n    err_7 <= rx_2;\n    core_13 = data_8;\n    if ( fsm_5  || fsm_1 ) begin\n        chip_4 <= tx_6;\n        err_60 <= cfg_4;\n    end\n        if ( data_19  && err_15 ) begin\n            clk_18 <= chip_12;\n            chip_16 <= sig_19;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_20) (  auth_15  != err_6 ) |-> err_7 == rx_2 && core_13 == data_8 ;endproperty \n property name; @(negedge fast_clk_20) (  auth_15  != err_6 ) &&  (  fsm_5  || fsm_1 ) |-> chip_4 == tx_6 && err_60 == cfg_4 ;endproperty \n property name; @(negedge fast_clk_20) (  auth_15  != err_6 ) &&  (  fsm_5  || fsm_1 ) &&  (  data_19  && err_15 ) |-> clk_18 == chip_12 && chip_16 == sig_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "if (  hw_6  != sig_9 ) begin \n    fsm_8 <= rx_10;\n    fsm_10 = err_4;\n    hw_11 <= sig_5;\n    if ( cfg_7  != rst_3 ) begin\n        clk_18 = reg_5;\n        core_4 <= tx_1;\n        hw_5 = hw_14;\n    end\n        if ( rst_116  && data_3  || data_12 ) begin\n            err_15 = cfg_17;\n            tx_5 <= data_14;\n            core_7 <= data_15;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_15) (  hw_6  != sig_9 ) |-> fsm_8 == rx_10 && fsm_10 == err_4 && hw_11 == sig_5 ;endproperty \n property name; @(posedge clock_ctrl_15) (  hw_6  != sig_9 ) &&  (  cfg_7  != rst_3 ) |-> clk_18 == reg_5 && core_4 == tx_1 && hw_5 == hw_14 ;endproperty \n property name; @(posedge clock_ctrl_15) (  hw_6  != sig_9 ) &&  (  cfg_7  != rst_3 ) &&  (  rst_116  && data_3  || data_12 ) |-> err_15 == cfg_17 && tx_5 == data_14 && core_7 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_15"
    },
    {
        "Code": "if (  rx_16 ) begin \n    data_3 = auth_12;\n    if ( fsm_16  && hw_9 ) begin\n        rst_6 = rx_10;\n    end\n        if ( reg_12  != clk_9  && clk_15  || chip_12 ) begin\n            rst_12 = sig_8;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_9) (  rx_16 ) |-> data_3 == auth_12 ;endproperty \n property name; @(posedge clock_source_9) (  rx_16 ) &&  (  fsm_16  && hw_9 ) |-> rst_6 == rx_10 ;endproperty \n property name; @(posedge clock_source_9) (  rx_16 ) &&  (  fsm_16  && hw_9 ) &&  (  reg_12  != clk_9  && clk_15  || chip_12 ) |-> rst_12 == sig_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_9"
    },
    {
        "Code": "if (  hw_20  || auth_16  || core_5  || clk_16 ) begin \n    tx_2 <= sig_19;\n    if ( rst_20  != reg_3 ) begin\n        fsm_6 = chip_14;\n    end\n        if ( fsm_19  && chip_30  && core_8  != clk_9 ) begin\n            clk_43 <= err_18;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_4) (  hw_20  || auth_16  || core_5  || clk_16 ) |-> tx_2 == sig_19 ;endproperty \n property name; @(posedge cpu_clock_4) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  rst_20  != reg_3 ) |-> fsm_6 == chip_14 ;endproperty \n property name; @(posedge cpu_clock_4) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  rst_20  != reg_3 ) &&  (  fsm_19  && chip_30  && core_8  != clk_9 ) |-> clk_43 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_4"
    },
    {
        "Code": "if (  data_6 ) begin \n    chip_109 = tx_5;\n    hw_3 = chip_18;\n    rst_10 = data_4;\n    if ( cfg_8  || clk_112  || fsm_16  || fsm_5 ) begin\n        data_6 = rx_4;\n        chip_9 <= sig_6;\n        sig_149 = rx_20;\n    end\n        if ( reg_20  || err_12  || chip_14  && rst_19 ) begin\n            core_15 <= err_18;\n            rx_1 <= fsm_15;\n            data_14 <= data_6;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_14) (  data_6 ) |-> chip_109 == tx_5 && hw_3 == chip_18 && rst_10 == data_4 ;endproperty \n property name; @(posedge ref_clk_14) (  data_6 ) &&  (  cfg_8  || clk_112  || fsm_16  || fsm_5 ) |-> data_6 == rx_4 && chip_9 == sig_6 && sig_149 == rx_20 ;endproperty \n property name; @(posedge ref_clk_14) (  data_6 ) &&  (  cfg_8  || clk_112  || fsm_16  || fsm_5 ) &&  (  reg_20  || err_12  || chip_14  && rst_19 ) |-> core_15 == err_18 && rx_1 == fsm_15 && data_14 == data_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_14"
    },
    {
        "Code": "if (  rx_19  != auth_19  || data_5 ) begin \n    sig_63 = rx_3;\n    data_20 = rx_115;\n    if ( rst_94 ) begin\n        sig_172 <= reg_6;\n        err_19 = chip_8;\n    end\n        if ( chip_5  != tx_4  && err_19  != tx_17 ) begin\n            clk_12 <= err_10;\n            core_6 = hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_13) (  rx_19  != auth_19  || data_5 ) |-> sig_63 == rx_3 && data_20 == rx_115 ;endproperty \n property name; @(posedge main_clk_13) (  rx_19  != auth_19  || data_5 ) &&  (  rst_94 ) |-> sig_172 == reg_6 && err_19 == chip_8 ;endproperty \n property name; @(posedge main_clk_13) (  rx_19  != auth_19  || data_5 ) &&  (  rst_94 ) &&  (  chip_5  != tx_4  && err_19  != tx_17 ) |-> clk_12 == err_10 && core_6 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_13"
    },
    {
        "Code": "if (  !cfg_17 ) begin \n    fsm_7 <= tx_20;\n    core_15 = fsm_16;\n    reg_118 = rx_18;\n    if ( hw_6  || data_186  && core_9 ) begin\n        reg_14 <= data_12;\n        core_13 = tx_17;\n        tx_9 <= err_14;\n    end\n        if ( err_19  && rst_6  && hw_8 ) begin\n            cfg_2 = err_6;\n            reg_19 <= auth_9;\n            data_18 <= data_10;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_17) (  !cfg_17 ) |-> fsm_7 == tx_20 && core_15 == fsm_16 && reg_118 == rx_18 ;endproperty \n property name; @(posedge async_clk_17) (  !cfg_17 ) &&  (  hw_6  || data_186  && core_9 ) |-> reg_14 == data_12 && core_13 == tx_17 && tx_9 == err_14 ;endproperty \n property name; @(posedge async_clk_17) (  !cfg_17 ) &&  (  hw_6  || data_186  && core_9 ) &&  (  err_19  && rst_6  && hw_8 ) |-> cfg_2 == err_6 && reg_19 == auth_9 && data_18 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_17"
    },
    {
        "Code": "if (  cfg_8  || reg_20  && rst_13 ) begin \n    tx_117 = chip_9;\n    rx_13 <= tx_15;\n    tx_112 <= chip_3;\n    if ( fsm_5 ) begin\n        cfg_4 = auth_2;\n        fsm_6 <= reg_2;\n        data_1 <= sig_4;\n    end\n        if ( chip_4  || fsm_11  || tx_11  || cfg_11 ) begin\n            core_118 <= err_6;\n            reg_19 = tx_13;\n            core_3 = rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_11) (  cfg_8  || reg_20  && rst_13 ) |-> tx_117 == chip_9 && rx_13 == tx_15 && tx_112 == chip_3 ;endproperty \n property name; @(negedge mem_clock_11) (  cfg_8  || reg_20  && rst_13 ) &&  (  fsm_5 ) |-> cfg_4 == auth_2 && fsm_6 == reg_2 && data_1 == sig_4 ;endproperty \n property name; @(negedge mem_clock_11) (  cfg_8  || reg_20  && rst_13 ) &&  (  fsm_5 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) |-> core_118 == err_6 && reg_19 == tx_13 && core_3 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_11"
    },
    {
        "Code": "if (  rx_1 ) begin \n    core_15 <= core_14;\n    fsm_114 = clk_14;\n    if ( rst_7  != auth_11  || reg_2  != auth_20 ) begin\n        tx_6 = err_1;\n        data_13 = rst_3;\n    end\n        if ( clk_18 ) begin\n            reg_16 <= auth_16;\n            sig_17 = rst_17;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_9) (  rx_1 ) |-> core_15 == core_14 && fsm_114 == clk_14 ;endproperty \n property name; @(negedge clock_ctrl_9) (  rx_1 ) &&  (  rst_7  != auth_11  || reg_2  != auth_20 ) |-> tx_6 == err_1 && data_13 == rst_3 ;endproperty \n property name; @(negedge clock_ctrl_9) (  rx_1 ) &&  (  rst_7  != auth_11  || reg_2  != auth_20 ) &&  (  clk_18 ) |-> reg_16 == auth_16 && sig_17 == rst_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_9"
    },
    {
        "Code": "if (  rx_10  || err_18  || err_7  != err_19 ) begin \n    clk_10 = rst_19;\n    cfg_13 = err_11;\n    if ( auth_11  || sig_18 ) begin\n        cfg_2 = tx_19;\n        err_20 <= core_18;\n    end\n        if ( rst_10  != data_12 ) begin\n            sig_15 = rx_7;\n            reg_9 = fsm_42;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_6) (  rx_10  || err_18  || err_7  != err_19 ) |-> clk_10 == rst_19 && cfg_13 == err_11 ;endproperty \n property name; @(posedge mem_clock_6) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  auth_11  || sig_18 ) |-> cfg_2 == tx_19 && err_20 == core_18 ;endproperty \n property name; @(posedge mem_clock_6) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  auth_11  || sig_18 ) &&  (  rst_10  != data_12 ) |-> sig_15 == rx_7 && reg_9 == fsm_42 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_6"
    },
    {
        "Code": "if (  err_17 ) begin \n    tx_16 = auth_10;\n    if ( clk_13  || data_19  && cfg_20  != auth_14 ) begin\n        reg_7 = err_8;\n    end\n        if ( auth_13  || clk_6  && data_15  && sig_12 ) begin\n            data_20 = sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_1) (  err_17 ) |-> tx_16 == auth_10 ;endproperty \n property name; @(negedge clk_enable_1) (  err_17 ) &&  (  clk_13  || data_19  && cfg_20  != auth_14 ) |-> reg_7 == err_8 ;endproperty \n property name; @(negedge clk_enable_1) (  err_17 ) &&  (  clk_13  || data_19  && cfg_20  != auth_14 ) &&  (  auth_13  || clk_6  && data_15  && sig_12 ) |-> data_20 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_1"
    },
    {
        "Code": "if (  hw_15  != cfg_13  || tx_17  || cfg_4 ) begin \n    hw_1 <= reg_14;\n    if ( tx_14  || reg_16  || rst_16  || core_11 ) begin\n        data_17 <= err_1;\n    end\n        if ( chip_15  != data_11 ) begin\n            core_7 <= auth_7;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_12) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) |-> hw_1 == reg_14 ;endproperty \n property name; @(posedge pll_clk_12) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) |-> data_17 == err_1 ;endproperty \n property name; @(posedge pll_clk_12) (  hw_15  != cfg_13  || tx_17  || cfg_4 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) &&  (  chip_15  != data_11 ) |-> core_7 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_12"
    },
    {
        "Code": "if (  reg_10 ) begin \n    auth_2 <= tx_6;\n    fsm_1 = err_12;\n    if ( reg_3  != err_26  || rx_9 ) begin\n        reg_8 = rst_18;\n        clk_1 <= tx_18;\n    end\n        if ( rst_9 ) begin\n            rx_10 = rx_9;\n            core_3 <= rst_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_17) (  reg_10 ) |-> auth_2 == tx_6 && fsm_1 == err_12 ;endproperty \n property name; @(posedge clk_gen_17) (  reg_10 ) &&  (  reg_3  != err_26  || rx_9 ) |-> reg_8 == rst_18 && clk_1 == tx_18 ;endproperty \n property name; @(posedge clk_gen_17) (  reg_10 ) &&  (  reg_3  != err_26  || rx_9 ) &&  (  rst_9 ) |-> rx_10 == rx_9 && core_3 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_17"
    },
    {
        "Code": "if (  tx_195  != core_197  && err_4 ) begin \n    rx_15 = data_19;\n    if ( hw_1  || tx_17  && rx_90 ) begin\n        rx_18 <= sig_14;\n    end\n        if ( sig_14 ) begin\n            data_10 <= data_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_2) (  tx_195  != core_197  && err_4 ) |-> rx_15 == data_19 ;endproperty \n property name; @(posedge clk_reset_2) (  tx_195  != core_197  && err_4 ) &&  (  hw_1  || tx_17  && rx_90 ) |-> rx_18 == sig_14 ;endproperty \n property name; @(posedge clk_reset_2) (  tx_195  != core_197  && err_4 ) &&  (  hw_1  || tx_17  && rx_90 ) &&  (  sig_14 ) |-> data_10 == data_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "if (  fsm_5  || hw_9  || reg_5 ) begin \n    chip_6 <= auth_7;\n    rst_3 = reg_20;\n    rx_5 <= chip_11;\n    if ( tx_13  != fsm_13  || core_4 ) begin\n        rx_16 = fsm_3;\n        sig_11 <= reg_12;\n        err_195 = data_10;\n    end\n        if ( auth_12  && cfg_16  && reg_6  != hw_10 ) begin\n            sig_8 = core_19;\n            data_11 <= sig_16;\n            core_19 = core_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_14) (  fsm_5  || hw_9  || reg_5 ) |-> chip_6 == auth_7 && rst_3 == reg_20 && rx_5 == chip_11 ;endproperty \n property name; @(posedge clk_out_14) (  fsm_5  || hw_9  || reg_5 ) &&  (  tx_13  != fsm_13  || core_4 ) |-> rx_16 == fsm_3 && sig_11 == reg_12 && err_195 == data_10 ;endproperty \n property name; @(posedge clk_out_14) (  fsm_5  || hw_9  || reg_5 ) &&  (  tx_13  != fsm_13  || core_4 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) |-> sig_8 == core_19 && data_11 == sig_16 && core_19 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_14"
    },
    {
        "Code": "if (  core_14  || chip_16  != tx_20 ) begin \n    clk_9 <= hw_19;\n    reg_6 <= clk_19;\n    fsm_11 = chip_18;\n    if ( chip_7  || chip_3  && auth_12 ) begin\n        err_14 = hw_11;\n        fsm_42 <= rx_9;\n        rx_5 = err_15;\n    end\n        if ( reg_7  != err_13 ) begin\n            clk_15 = core_2;\n            sig_1 = auth_16;\n            chip_7 <= hw_13;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_3) (  core_14  || chip_16  != tx_20 ) |-> clk_9 == hw_19 && reg_6 == clk_19 && fsm_11 == chip_18 ;endproperty \n property name; @(negedge main_clk_3) (  core_14  || chip_16  != tx_20 ) &&  (  chip_7  || chip_3  && auth_12 ) |-> err_14 == hw_11 && fsm_42 == rx_9 && rx_5 == err_15 ;endproperty \n property name; @(negedge main_clk_3) (  core_14  || chip_16  != tx_20 ) &&  (  chip_7  || chip_3  && auth_12 ) &&  (  reg_7  != err_13 ) |-> clk_15 == core_2 && sig_1 == auth_16 && chip_7 == hw_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_3"
    },
    {
        "Code": "if (  rx_14  != cfg_18  || auth_1 ) begin \n    data_4 = cfg_15;\n    chip_16 = data_9;\n    if ( fsm_8  != reg_3  || chip_4  && clk_13 ) begin\n        auth_3 = core_14;\n        core_1 <= core_1;\n    end\n        if ( rx_11  || sig_4 ) begin\n            auth_10 <= clk_3;\n            err_79 <= clk_13;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_8) (  rx_14  != cfg_18  || auth_1 ) |-> data_4 == cfg_15 && chip_16 == data_9 ;endproperty \n property name; @(posedge main_clk_8) (  rx_14  != cfg_18  || auth_1 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) |-> auth_3 == core_14 && core_1 == core_1 ;endproperty \n property name; @(posedge main_clk_8) (  rx_14  != cfg_18  || auth_1 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) &&  (  rx_11  || sig_4 ) |-> auth_10 == clk_3 && err_79 == clk_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "if (  rst_17  != tx_10  || sig_6 ) begin \n    tx_12 = tx_9;\n    cfg_7 = data_4;\n    if ( fsm_14  || rx_1  != core_19 ) begin\n        core_118 = data_4;\n        clk_12 <= sig_15;\n    end\n        if ( core_1  || sig_8  || hw_16 ) begin\n            cfg_52 = tx_7;\n            tx_19 = err_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_18) (  rst_17  != tx_10  || sig_6 ) |-> tx_12 == tx_9 && cfg_7 == data_4 ;endproperty \n property name; @(posedge clk_osc_18) (  rst_17  != tx_10  || sig_6 ) &&  (  fsm_14  || rx_1  != core_19 ) |-> core_118 == data_4 && clk_12 == sig_15 ;endproperty \n property name; @(posedge clk_osc_18) (  rst_17  != tx_10  || sig_6 ) &&  (  fsm_14  || rx_1  != core_19 ) &&  (  core_1  || sig_8  || hw_16 ) |-> cfg_52 == tx_7 && tx_19 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_18"
    },
    {
        "Code": "if (  rx_11  && rx_18 ) begin \n    tx_12 <= rx_13;\n    reg_1 <= tx_5;\n    if ( clk_82 ) begin\n        rst_154 = clk_3;\n        reg_14 = core_16;\n    end\n        if ( cfg_16 ) begin\n            rx_11 <= data_17;\n            hw_8 <= cfg_15;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_14) (  rx_11  && rx_18 ) |-> tx_12 == rx_13 && reg_1 == tx_5 ;endproperty \n property name; @(negedge pll_clk_14) (  rx_11  && rx_18 ) &&  (  clk_82 ) |-> rst_154 == clk_3 && reg_14 == core_16 ;endproperty \n property name; @(negedge pll_clk_14) (  rx_11  && rx_18 ) &&  (  clk_82 ) &&  (  cfg_16 ) |-> rx_11 == data_17 && hw_8 == cfg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_14"
    },
    {
        "Code": "if (  !rx_19 ) begin \n    chip_11 <= rx_19;\n    rx_6 <= rx_2;\n    if ( data_8  && cfg_6  && clk_13 ) begin\n        auth_9 <= clk_115;\n        core_7 = clk_13;\n    end\n        if ( core_15  || err_10  || fsm_10  || rst_18 ) begin\n            err_50 <= fsm_3;\n            auth_3 = auth_12;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_2) (  !rx_19 ) |-> chip_11 == rx_19 && rx_6 == rx_2 ;endproperty \n property name; @(negedge cpu_clock_2) (  !rx_19 ) &&  (  data_8  && cfg_6  && clk_13 ) |-> auth_9 == clk_115 && core_7 == clk_13 ;endproperty \n property name; @(negedge cpu_clock_2) (  !rx_19 ) &&  (  data_8  && cfg_6  && clk_13 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) |-> err_50 == fsm_3 && auth_3 == auth_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_2"
    },
    {
        "Code": "if (  hw_4  || rx_1  != core_18  || sig_18 ) begin \n    rx_114 <= data_18;\n    sig_16 = fsm_4;\n    if ( clk_3 ) begin\n        auth_10 <= err_13;\n        rst_1 = clk_17;\n    end\n        if ( tx_1  || tx_10 ) begin\n            tx_1 = sig_5;\n            auth_19 <= core_19;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_3) (  hw_4  || rx_1  != core_18  || sig_18 ) |-> rx_114 == data_18 && sig_16 == fsm_4 ;endproperty \n property name; @(negedge cpu_clock_3) (  hw_4  || rx_1  != core_18  || sig_18 ) &&  (  clk_3 ) |-> auth_10 == err_13 && rst_1 == clk_17 ;endproperty \n property name; @(negedge cpu_clock_3) (  hw_4  || rx_1  != core_18  || sig_18 ) &&  (  clk_3 ) &&  (  tx_1  || tx_10 ) |-> tx_1 == sig_5 && auth_19 == core_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "if (  !core_2 ) begin \n    err_2 <= clk_3;\n    if ( chip_16  && data_11  || auth_5  != core_10 ) begin\n        rst_4 = reg_9;\n    end\n        if ( data_4 ) begin\n            chip_12 <= core_7;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_17) (  !core_2 ) |-> err_2 == clk_3 ;endproperty \n property name; @(posedge pll_clk_17) (  !core_2 ) &&  (  chip_16  && data_11  || auth_5  != core_10 ) |-> rst_4 == reg_9 ;endproperty \n property name; @(posedge pll_clk_17) (  !core_2 ) &&  (  chip_16  && data_11  || auth_5  != core_10 ) &&  (  data_4 ) |-> chip_12 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_17"
    },
    {
        "Code": "if (  err_7  && reg_9  || rx_10 ) begin \n    rst_1 = rx_15;\n    hw_19 <= auth_18;\n    if ( err_12  && err_1 ) begin\n        reg_58 <= core_6;\n        rx_5 = sig_18;\n    end\n        if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n            rst_138 = err_12;\n            data_116 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_4) (  err_7  && reg_9  || rx_10 ) |-> rst_1 == rx_15 && hw_19 == auth_18 ;endproperty \n property name; @(negedge main_clk_4) (  err_7  && reg_9  || rx_10 ) &&  (  err_12  && err_1 ) |-> reg_58 == core_6 && rx_5 == sig_18 ;endproperty \n property name; @(negedge main_clk_4) (  err_7  && reg_9  || rx_10 ) &&  (  err_12  && err_1 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> rst_138 == err_12 && data_116 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_4"
    },
    {
        "Code": "if (  data_11 ) begin \n    tx_8 = err_14;\n    if ( cfg_4  || core_1  && rx_20 ) begin\n        data_13 = tx_19;\n    end\n        if ( auth_3  != rst_16  && fsm_16 ) begin\n            cfg_1 <= reg_16;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_11) (  data_11 ) |-> tx_8 == err_14 ;endproperty \n property name; @(negedge sys_clk_11) (  data_11 ) &&  (  cfg_4  || core_1  && rx_20 ) |-> data_13 == tx_19 ;endproperty \n property name; @(negedge sys_clk_11) (  data_11 ) &&  (  cfg_4  || core_1  && rx_20 ) &&  (  auth_3  != rst_16  && fsm_16 ) |-> cfg_1 == reg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_11"
    },
    {
        "Code": "if (  rx_10  != rst_11  || auth_14  || tx_3 ) begin \n    rst_4 = fsm_2;\n    fsm_12 <= core_12;\n    if ( core_17  && hw_5  && tx_18  != sig_1 ) begin\n        clk_15 = rx_13;\n        auth_11 = data_8;\n    end\n        if ( chip_12  && auth_16  || tx_2  || rst_16 ) begin\n            rx_7 = tx_3;\n            rst_10 <= auth_6;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_11) (  rx_10  != rst_11  || auth_14  || tx_3 ) |-> rst_4 == fsm_2 && fsm_12 == core_12 ;endproperty \n property name; @(posedge fast_clk_11) (  rx_10  != rst_11  || auth_14  || tx_3 ) &&  (  core_17  && hw_5  && tx_18  != sig_1 ) |-> clk_15 == rx_13 && auth_11 == data_8 ;endproperty \n property name; @(posedge fast_clk_11) (  rx_10  != rst_11  || auth_14  || tx_3 ) &&  (  core_17  && hw_5  && tx_18  != sig_1 ) &&  (  chip_12  && auth_16  || tx_2  || rst_16 ) |-> rx_7 == tx_3 && rst_10 == auth_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_11"
    },
    {
        "Code": "if (  tx_2  && reg_13 ) begin \n    sig_7 = err_13;\n    hw_196 = rst_19;\n    cfg_16 <= auth_2;\n    if ( clk_12  || fsm_11  && clk_9  && cfg_13 ) begin\n        err_1 = auth_7;\n        rx_125 <= fsm_3;\n        reg_173 <= err_14;\n    end\n        if ( auth_19  != fsm_1  || core_10  || chip_19 ) begin\n            tx_115 <= tx_20;\n            tx_14 = chip_14;\n            tx_12 = rst_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_13) (  tx_2  && reg_13 ) |-> sig_7 == err_13 && hw_196 == rst_19 && cfg_16 == auth_2 ;endproperty \n property name; @(posedge clk_signal_13) (  tx_2  && reg_13 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) |-> err_1 == auth_7 && rx_125 == fsm_3 && reg_173 == err_14 ;endproperty \n property name; @(posedge clk_signal_13) (  tx_2  && reg_13 ) &&  (  clk_12  || fsm_11  && clk_9  && cfg_13 ) &&  (  auth_19  != fsm_1  || core_10  || chip_19 ) |-> tx_115 == tx_20 && tx_14 == chip_14 && tx_12 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_13"
    },
    {
        "Code": "if (  cfg_9  || hw_6  || data_16  && fsm_10 ) begin \n    tx_117 = fsm_6;\n    rst_52 <= tx_15;\n    if ( rst_11  || tx_9  || reg_9 ) begin\n        data_14 <= reg_8;\n        tx_17 <= core_16;\n    end\n        if ( rst_10  || clk_5  && fsm_4  || rx_20 ) begin\n            auth_204 = fsm_17;\n            hw_3 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_8) (  cfg_9  || hw_6  || data_16  && fsm_10 ) |-> tx_117 == fsm_6 && rst_52 == tx_15 ;endproperty \n property name; @(posedge clk_osc_8) (  cfg_9  || hw_6  || data_16  && fsm_10 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> data_14 == reg_8 && tx_17 == core_16 ;endproperty \n property name; @(posedge clk_osc_8) (  cfg_9  || hw_6  || data_16  && fsm_10 ) &&  (  rst_11  || tx_9  || reg_9 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) |-> auth_204 == fsm_17 && hw_3 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_8"
    },
    {
        "Code": "if (  rst_16  && fsm_18 ) begin \n    auth_10 <= core_1;\n    reg_8 <= fsm_12;\n    if ( hw_160  != auth_5  && sig_16 ) begin\n        clk_8 <= core_7;\n        rst_120 = fsm_12;\n    end\n        if ( chip_3  || chip_17 ) begin\n            fsm_7 = rst_7;\n            rx_16 <= chip_7;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_1) (  rst_16  && fsm_18 ) |-> auth_10 == core_1 && reg_8 == fsm_12 ;endproperty \n property name; @(negedge ref_clk_1) (  rst_16  && fsm_18 ) &&  (  hw_160  != auth_5  && sig_16 ) |-> clk_8 == core_7 && rst_120 == fsm_12 ;endproperty \n property name; @(negedge ref_clk_1) (  rst_16  && fsm_18 ) &&  (  hw_160  != auth_5  && sig_16 ) &&  (  chip_3  || chip_17 ) |-> fsm_7 == rst_7 && rx_16 == chip_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_1"
    },
    {
        "Code": "if (  !rst_16 ) begin \n    auth_19 <= cfg_3;\n    core_12 <= rst_5;\n    err_5 = auth_5;\n    if ( fsm_16  && hw_4  != err_12 ) begin\n        rx_18 = chip_18;\n        rx_1 <= clk_14;\n        auth_8 <= rst_18;\n    end\n        if ( tx_16  != rx_20 ) begin\n            fsm_26 <= err_13;\n            sig_16 = chip_6;\n            data_16 = sig_11;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_3) (  !rst_16 ) |-> auth_19 == cfg_3 && core_12 == rst_5 && err_5 == auth_5 ;endproperty \n property name; @(negedge sys_clk_3) (  !rst_16 ) &&  (  fsm_16  && hw_4  != err_12 ) |-> rx_18 == chip_18 && rx_1 == clk_14 && auth_8 == rst_18 ;endproperty \n property name; @(negedge sys_clk_3) (  !rst_16 ) &&  (  fsm_16  && hw_4  != err_12 ) &&  (  tx_16  != rx_20 ) |-> fsm_26 == err_13 && sig_16 == chip_6 && data_16 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_3"
    },
    {
        "Code": "if (  clk_10  != hw_19  && core_16  || rx_16 ) begin \n    reg_13 <= fsm_6;\n    if ( err_13 ) begin\n        rst_2 <= rx_1;\n    end\n        if ( rst_10  != chip_19  && rx_7  && rx_1 ) begin\n            hw_19 <= err_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_11) (  clk_10  != hw_19  && core_16  || rx_16 ) |-> reg_13 == fsm_6 ;endproperty \n property name; @(negedge clock_ctrl_11) (  clk_10  != hw_19  && core_16  || rx_16 ) &&  (  err_13 ) |-> rst_2 == rx_1 ;endproperty \n property name; @(negedge clock_ctrl_11) (  clk_10  != hw_19  && core_16  || rx_16 ) &&  (  err_13 ) &&  (  rst_10  != chip_19  && rx_7  && rx_1 ) |-> hw_19 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_11"
    },
    {
        "Code": "if (  auth_20  != core_16  && fsm_10  != tx_6 ) begin \n    chip_11 <= data_3;\n    if ( clk_10 ) begin\n        fsm_9 <= rx_9;\n    end\n        if ( rst_17  != fsm_13  || rx_12  != chip_17 ) begin\n            err_7 <= hw_4;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_11) (  auth_20  != core_16  && fsm_10  != tx_6 ) |-> chip_11 == data_3 ;endproperty \n property name; @(negedge fast_clk_11) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  clk_10 ) |-> fsm_9 == rx_9 ;endproperty \n property name; @(negedge fast_clk_11) (  auth_20  != core_16  && fsm_10  != tx_6 ) &&  (  clk_10 ) &&  (  rst_17  != fsm_13  || rx_12  != chip_17 ) |-> err_7 == hw_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "if (  hw_3  || chip_4 ) begin \n    rx_17 <= core_6;\n    err_6 <= rst_19;\n    if ( chip_6 ) begin\n        clk_1 <= tx_8;\n        rx_125 <= err_6;\n    end\n        if ( reg_20  && rx_19  || rst_5  != cfg_15 ) begin\n            rst_3 = core_16;\n            chip_79 = auth_10;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_5) (  hw_3  || chip_4 ) |-> rx_17 == core_6 && err_6 == rst_19 ;endproperty \n property name; @(posedge sys_clk_5) (  hw_3  || chip_4 ) &&  (  chip_6 ) |-> clk_1 == tx_8 && rx_125 == err_6 ;endproperty \n property name; @(posedge sys_clk_5) (  hw_3  || chip_4 ) &&  (  chip_6 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) |-> rst_3 == core_16 && chip_79 == auth_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_5"
    },
    {
        "Code": "if (  chip_182 ) begin \n    rx_5 = cfg_13;\n    core_13 = sig_19;\n    clk_15 <= sig_6;\n    if ( clk_18  != auth_14  || rx_8  && core_9 ) begin\n        hw_8 <= hw_15;\n        sig_63 = chip_13;\n        sig_8 = rx_15;\n    end\n        if ( data_9  || hw_115  || reg_13  && core_15 ) begin\n            clk_27 <= rx_13;\n            sig_19 <= err_2;\n            rst_116 <= tx_13;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_7) (  chip_182 ) |-> rx_5 == cfg_13 && core_13 == sig_19 && clk_15 == sig_6 ;endproperty \n property name; @(negedge clk_osc_7) (  chip_182 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) |-> hw_8 == hw_15 && sig_63 == chip_13 && sig_8 == rx_15 ;endproperty \n property name; @(negedge clk_osc_7) (  chip_182 ) &&  (  clk_18  != auth_14  || rx_8  && core_9 ) &&  (  data_9  || hw_115  || reg_13  && core_15 ) |-> clk_27 == rx_13 && sig_19 == err_2 && rst_116 == tx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "if (  rx_7  != err_7  || data_7 ) begin \n    rst_2 = rst_19;\n    err_9 <= chip_10;\n    if ( clk_6 ) begin\n        chip_20 = hw_13;\n        tx_14 <= fsm_3;\n    end\n        if ( tx_16  != rx_20 ) begin\n            chip_79 <= auth_2;\n            auth_8 <= hw_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_16) (  rx_7  != err_7  || data_7 ) |-> rst_2 == rst_19 && err_9 == chip_10 ;endproperty \n property name; @(negedge clock_div_16) (  rx_7  != err_7  || data_7 ) &&  (  clk_6 ) |-> chip_20 == hw_13 && tx_14 == fsm_3 ;endproperty \n property name; @(negedge clock_div_16) (  rx_7  != err_7  || data_7 ) &&  (  clk_6 ) &&  (  tx_16  != rx_20 ) |-> chip_79 == auth_2 && auth_8 == hw_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_16"
    },
    {
        "Code": "if (  tx_17 ) begin \n    sig_172 = sig_11;\n    err_4 <= chip_3;\n    if ( chip_7  && data_2  && cfg_15  && rx_6 ) begin\n        tx_10 <= cfg_14;\n        auth_6 <= data_19;\n    end\n        if ( chip_15  != cfg_15  && tx_14  || fsm_19 ) begin\n            hw_3 = data_18;\n            core_11 <= rx_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_20) (  tx_17 ) |-> sig_172 == sig_11 && err_4 == chip_3 ;endproperty \n property name; @(negedge clk_reset_20) (  tx_17 ) &&  (  chip_7  && data_2  && cfg_15  && rx_6 ) |-> tx_10 == cfg_14 && auth_6 == data_19 ;endproperty \n property name; @(negedge clk_reset_20) (  tx_17 ) &&  (  chip_7  && data_2  && cfg_15  && rx_6 ) &&  (  chip_15  != cfg_15  && tx_14  || fsm_19 ) |-> hw_3 == data_18 && core_11 == rx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_20"
    },
    {
        "Code": "if (  !rst_16 ) begin \n    hw_8 <= reg_6;\n    data_14 = err_13;\n    if ( data_14  && chip_15 ) begin\n        tx_112 = tx_16;\n        clk_19 = err_16;\n    end\n        if ( err_3  != rx_12 ) begin\n            hw_9 = cfg_103;\n            cfg_76 = rx_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_12) (  !rst_16 ) |-> hw_8 == reg_6 && data_14 == err_13 ;endproperty \n property name; @(posedge clk_enable_12) (  !rst_16 ) &&  (  data_14  && chip_15 ) |-> tx_112 == tx_16 && clk_19 == err_16 ;endproperty \n property name; @(posedge clk_enable_12) (  !rst_16 ) &&  (  data_14  && chip_15 ) &&  (  err_3  != rx_12 ) |-> hw_9 == cfg_103 && cfg_76 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_12"
    },
    {
        "Code": "if (  sig_8  && reg_4 ) begin \n    err_7 <= data_70;\n    if ( tx_2  || chip_20  && clk_18  || auth_8 ) begin\n        clk_122 = rx_9;\n    end\n        if ( reg_9  || tx_9  || core_12  && chip_6 ) begin\n            core_3 <= rx_14;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_13) (  sig_8  && reg_4 ) |-> err_7 == data_70 ;endproperty \n property name; @(posedge core_clock_13) (  sig_8  && reg_4 ) &&  (  tx_2  || chip_20  && clk_18  || auth_8 ) |-> clk_122 == rx_9 ;endproperty \n property name; @(posedge core_clock_13) (  sig_8  && reg_4 ) &&  (  tx_2  || chip_20  && clk_18  || auth_8 ) &&  (  reg_9  || tx_9  || core_12  && chip_6 ) |-> core_3 == rx_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_13"
    },
    {
        "Code": "if (  err_13  || clk_15  && rx_6  && err_1 ) begin \n    core_147 = fsm_12;\n    clk_15 <= cfg_19;\n    if ( cfg_12 ) begin\n        cfg_3 <= cfg_15;\n        reg_15 <= cfg_8;\n    end\n        if ( err_11  && clk_9  != rst_6 ) begin\n            core_12 = err_8;\n            chip_10 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_12) (  err_13  || clk_15  && rx_6  && err_1 ) |-> core_147 == fsm_12 && clk_15 == cfg_19 ;endproperty \n property name; @(negedge async_clk_12) (  err_13  || clk_15  && rx_6  && err_1 ) &&  (  cfg_12 ) |-> cfg_3 == cfg_15 && reg_15 == cfg_8 ;endproperty \n property name; @(negedge async_clk_12) (  err_13  || clk_15  && rx_6  && err_1 ) &&  (  cfg_12 ) &&  (  err_11  && clk_9  != rst_6 ) |-> core_12 == err_8 && chip_10 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_12"
    },
    {
        "Code": "if (  core_14 ) begin \n    auth_20 <= sig_12;\n    if ( clk_7  != auth_12  || cfg_10 ) begin\n        reg_15 = sig_5;\n    end\n        if ( fsm_148  && rx_9  != sig_143  && sig_6 ) begin\n            auth_3 <= err_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_2) (  core_14 ) |-> auth_20 == sig_12 ;endproperty \n property name; @(posedge clock_ctrl_2) (  core_14 ) &&  (  clk_7  != auth_12  || cfg_10 ) |-> reg_15 == sig_5 ;endproperty \n property name; @(posedge clock_ctrl_2) (  core_14 ) &&  (  clk_7  != auth_12  || cfg_10 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) |-> auth_3 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "if (  clk_14  || sig_6  && fsm_7  != tx_4 ) begin \n    sig_63 <= clk_2;\n    if ( reg_8  && auth_7 ) begin\n        err_16 = core_13;\n    end\n        if ( fsm_17  || data_13  && sig_5  != rx_17 ) begin\n            fsm_1 = chip_3;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_11) (  clk_14  || sig_6  && fsm_7  != tx_4 ) |-> sig_63 == clk_2 ;endproperty \n property name; @(negedge fast_clk_11) (  clk_14  || sig_6  && fsm_7  != tx_4 ) &&  (  reg_8  && auth_7 ) |-> err_16 == core_13 ;endproperty \n property name; @(negedge fast_clk_11) (  clk_14  || sig_6  && fsm_7  != tx_4 ) &&  (  reg_8  && auth_7 ) &&  (  fsm_17  || data_13  && sig_5  != rx_17 ) |-> fsm_1 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_11"
    },
    {
        "Code": "if (  rst_6  && rst_11  != auth_20 ) begin \n    hw_79 <= clk_6;\n    core_16 <= chip_19;\n    if ( data_4  || rst_15  != core_15 ) begin\n        data_1 <= cfg_6;\n        rx_16 = rx_5;\n    end\n        if ( data_15  && rx_6  && hw_6 ) begin\n            sig_17 <= chip_1;\n            data_2 <= chip_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_6) (  rst_6  && rst_11  != auth_20 ) |-> hw_79 == clk_6 && core_16 == chip_19 ;endproperty \n property name; @(posedge clk_in_6) (  rst_6  && rst_11  != auth_20 ) &&  (  data_4  || rst_15  != core_15 ) |-> data_1 == cfg_6 && rx_16 == rx_5 ;endproperty \n property name; @(posedge clk_in_6) (  rst_6  && rst_11  != auth_20 ) &&  (  data_4  || rst_15  != core_15 ) &&  (  data_15  && rx_6  && hw_6 ) |-> sig_17 == chip_1 && data_2 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "if (  clk_12  || auth_2  != rx_8  && rst_17 ) begin \n    clk_118 = hw_15;\n    auth_13 = hw_14;\n    data_15 <= sig_1;\n    if ( tx_1  || auth_1  != rst_8  && data_9 ) begin\n        reg_5 = hw_10;\n        data_155 <= cfg_7;\n        tx_13 <= clk_11;\n    end\n        if ( fsm_19  != sig_1  || fsm_12 ) begin\n            sig_8 = auth_6;\n            fsm_116 = clk_7;\n            tx_17 = tx_6;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_11) (  clk_12  || auth_2  != rx_8  && rst_17 ) |-> clk_118 == hw_15 && auth_13 == hw_14 && data_15 == sig_1 ;endproperty \n property name; @(negedge ref_clk_11) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  tx_1  || auth_1  != rst_8  && data_9 ) |-> reg_5 == hw_10 && data_155 == cfg_7 && tx_13 == clk_11 ;endproperty \n property name; @(negedge ref_clk_11) (  clk_12  || auth_2  != rx_8  && rst_17 ) &&  (  tx_1  || auth_1  != rst_8  && data_9 ) &&  (  fsm_19  != sig_1  || fsm_12 ) |-> sig_8 == auth_6 && fsm_116 == clk_7 && tx_17 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_11"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_3 ) begin \n    hw_12 <= sig_2;\n    fsm_3 <= rst_11;\n    if ( reg_20  && rx_19  || rst_5  != cfg_15 ) begin\n        chip_14 <= chip_9;\n        fsm_4 <= tx_3;\n    end\n        if ( sig_14 ) begin\n            err_2 = clk_16;\n            hw_38 <= data_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_3) (  hw_8  || reg_8  && chip_3 ) |-> hw_12 == sig_2 && fsm_3 == rst_11 ;endproperty \n property name; @(negedge clock_div_3) (  hw_8  || reg_8  && chip_3 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) |-> chip_14 == chip_9 && fsm_4 == tx_3 ;endproperty \n property name; @(negedge clock_div_3) (  hw_8  || reg_8  && chip_3 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) &&  (  sig_14 ) |-> err_2 == clk_16 && hw_38 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_3"
    },
    {
        "Code": "if (  data_14 ) begin \n    rst_16 <= sig_14;\n    if ( cfg_2  != reg_15  || hw_18  || fsm_16 ) begin\n        core_7 <= err_12;\n    end\n        if ( reg_19  || auth_19 ) begin\n            err_6 <= clk_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_2) (  data_14 ) |-> rst_16 == sig_14 ;endproperty \n property name; @(negedge clk_signal_2) (  data_14 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) |-> core_7 == err_12 ;endproperty \n property name; @(negedge clk_signal_2) (  data_14 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) &&  (  reg_19  || auth_19 ) |-> err_6 == clk_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_2"
    },
    {
        "Code": "if (  fsm_3 ) begin \n    reg_15 <= cfg_20;\n    if ( reg_3  && clk_5  && cfg_16  && auth_19 ) begin\n        reg_11 = auth_12;\n    end\n        if ( rst_10  != data_12 ) begin\n            core_16 <= rst_10;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_8) (  fsm_3 ) |-> reg_15 == cfg_20 ;endproperty \n property name; @(posedge fast_clk_8) (  fsm_3 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) |-> reg_11 == auth_12 ;endproperty \n property name; @(posedge fast_clk_8) (  fsm_3 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) &&  (  rst_10  != data_12 ) |-> core_16 == rst_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_8"
    },
    {
        "Code": "if (  rst_20 ) begin \n    reg_8 <= err_1;\n    clk_9 <= tx_20;\n    if ( fsm_5  && chip_15  != clk_7  && cfg_3 ) begin\n        data_5 <= chip_1;\n        reg_17 = tx_2;\n    end\n        if ( fsm_3  || clk_13  || err_6 ) begin\n            reg_11 = tx_6;\n            fsm_18 = cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_7) (  rst_20 ) |-> reg_8 == err_1 && clk_9 == tx_20 ;endproperty \n property name; @(posedge clock_ctrl_7) (  rst_20 ) &&  (  fsm_5  && chip_15  != clk_7  && cfg_3 ) |-> data_5 == chip_1 && reg_17 == tx_2 ;endproperty \n property name; @(posedge clock_ctrl_7) (  rst_20 ) &&  (  fsm_5  && chip_15  != clk_7  && cfg_3 ) &&  (  fsm_3  || clk_13  || err_6 ) |-> reg_11 == tx_6 && fsm_18 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_7"
    },
    {
        "Code": "if (  data_14 ) begin \n    fsm_26 = tx_20;\n    tx_112 = fsm_12;\n    if ( rst_10  != data_5 ) begin\n        chip_12 <= tx_2;\n        fsm_3 = cfg_20;\n    end\n        if ( chip_4  || fsm_11  || tx_11  || cfg_11 ) begin\n            hw_4 <= sig_6;\n            cfg_18 <= sig_9;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_15) (  data_14 ) |-> fsm_26 == tx_20 && tx_112 == fsm_12 ;endproperty \n property name; @(posedge async_clk_15) (  data_14 ) &&  (  rst_10  != data_5 ) |-> chip_12 == tx_2 && fsm_3 == cfg_20 ;endproperty \n property name; @(posedge async_clk_15) (  data_14 ) &&  (  rst_10  != data_5 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) |-> hw_4 == sig_6 && cfg_18 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_15"
    },
    {
        "Code": "if (  data_16 ) begin \n    core_17 <= sig_5;\n    core_7 = fsm_160;\n    core_18 <= data_15;\n    if ( tx_112  && reg_9 ) begin\n        fsm_100 = clk_14;\n        cfg_2 <= tx_14;\n        core_14 <= fsm_2;\n    end\n        if ( tx_20  && err_7 ) begin\n            rst_11 <= data_11;\n            hw_18 = cfg_19;\n            fsm_1 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_1) (  data_16 ) |-> core_17 == sig_5 && core_7 == fsm_160 && core_18 == data_15 ;endproperty \n property name; @(negedge clock_source_1) (  data_16 ) &&  (  tx_112  && reg_9 ) |-> fsm_100 == clk_14 && cfg_2 == tx_14 && core_14 == fsm_2 ;endproperty \n property name; @(negedge clock_source_1) (  data_16 ) &&  (  tx_112  && reg_9 ) &&  (  tx_20  && err_7 ) |-> rst_11 == data_11 && hw_18 == cfg_19 && fsm_1 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "if ( !err_7 ) begin \n    cfg_9 <= cfg_1;\n    cfg_12 <= cfg_18;\n    chip_10 <= core_6;\n    if ( fsm_20 ) begin\n        clk_4 <= chip_7;\n        data_120 = sig_14;\n        fsm_7 <= auth_17;\n    end\n        if ( rst_4  || tx_13  || cfg_4 ) begin\n            tx_46 = err_10;\n            core_13 <= cfg_6;\n            hw_9 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_20) ( !err_7 ) |-> cfg_9 == cfg_1 && cfg_12 == cfg_18 && chip_10 == core_6 ;endproperty \n property name; @(negedge pll_clk_20) ( !err_7 ) &&  (  fsm_20 ) |-> clk_4 == chip_7 && data_120 == sig_14 && fsm_7 == auth_17 ;endproperty \n property name; @(negedge pll_clk_20) ( !err_7 ) &&  (  fsm_20 ) &&  (  rst_4  || tx_13  || cfg_4 ) |-> tx_46 == err_10 && core_13 == cfg_6 && hw_9 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "if (  rst_7 ) begin \n    sig_15 = core_13;\n    if ( rx_113 ) begin\n        core_75 <= auth_18;\n    end\n        if ( rx_12  != data_16 ) begin\n            reg_14 = data_16;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_19) (  rst_7 ) |-> sig_15 == core_13 ;endproperty \n property name; @(posedge ref_clk_19) (  rst_7 ) &&  (  rx_113 ) |-> core_75 == auth_18 ;endproperty \n property name; @(posedge ref_clk_19) (  rst_7 ) &&  (  rx_113 ) &&  (  rx_12  != data_16 ) |-> reg_14 == data_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_19"
    },
    {
        "Code": "if (  reg_1  && cfg_19 ) begin \n    chip_14 <= err_13;\n    rx_18 = fsm_12;\n    core_4 = err_7;\n    if ( rx_2  || reg_11 ) begin\n        data_185 <= core_17;\n        clk_62 = err_7;\n        fsm_2 <= auth_3;\n    end\n        if ( rst_4  || rst_19 ) begin\n            rst_1 <= chip_14;\n            chip_6 <= data_3;\n            tx_115 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_11) (  reg_1  && cfg_19 ) |-> chip_14 == err_13 && rx_18 == fsm_12 && core_4 == err_7 ;endproperty \n property name; @(posedge clk_out_11) (  reg_1  && cfg_19 ) &&  (  rx_2  || reg_11 ) |-> data_185 == core_17 && clk_62 == err_7 && fsm_2 == auth_3 ;endproperty \n property name; @(posedge clk_out_11) (  reg_1  && cfg_19 ) &&  (  rx_2  || reg_11 ) &&  (  rst_4  || rst_19 ) |-> rst_1 == chip_14 && chip_6 == data_3 && tx_115 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_11"
    },
    {
        "Code": "if (  auth_1 ) begin \n    auth_12 <= auth_17;\n    if ( err_20  || sig_1717 ) begin\n        hw_16 <= auth_2;\n    end\n        if ( clk_16  && sig_12  != hw_15 ) begin\n            hw_9 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_13) (  auth_1 ) |-> auth_12 == auth_17 ;endproperty \n property name; @(posedge sys_clk_13) (  auth_1 ) &&  (  err_20  || sig_1717 ) |-> hw_16 == auth_2 ;endproperty \n property name; @(posedge sys_clk_13) (  auth_1 ) &&  (  err_20  || sig_1717 ) &&  (  clk_16  && sig_12  != hw_15 ) |-> hw_9 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_13"
    },
    {
        "Code": "if (  hw_8  != rst_19  || data_11  && clk_7 ) begin \n    data_15 = clk_3;\n    if ( chip_14  && rst_15 ) begin\n        reg_9 <= reg_4;\n    end\n        if ( cfg_10 ) begin\n            clk_43 = rx_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_1) (  hw_8  != rst_19  || data_11  && clk_7 ) |-> data_15 == clk_3 ;endproperty \n property name; @(negedge clock_ctrl_1) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  chip_14  && rst_15 ) |-> reg_9 == reg_4 ;endproperty \n property name; @(negedge clock_ctrl_1) (  hw_8  != rst_19  || data_11  && clk_7 ) &&  (  chip_14  && rst_15 ) &&  (  cfg_10 ) |-> clk_43 == rx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_1"
    },
    {
        "Code": "if (  fsm_5  || cfg_13 ) begin \n    err_16 <= cfg_8;\n    rst_120 = clk_15;\n    core_3 <= cfg_9;\n    if ( auth_12  && cfg_16  && reg_6  != hw_10 ) begin\n        hw_16 <= cfg_10;\n        fsm_100 = err_18;\n        err_2 = cfg_1;\n    end\n        if ( hw_11  != cfg_14  || chip_10  && sig_8 ) begin\n            fsm_4 <= hw_14;\n            tx_19 = rst_16;\n            sig_17 <= clk_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_10) (  fsm_5  || cfg_13 ) |-> err_16 == cfg_8 && rst_120 == clk_15 && core_3 == cfg_9 ;endproperty \n property name; @(posedge clk_reset_10) (  fsm_5  || cfg_13 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) |-> hw_16 == cfg_10 && fsm_100 == err_18 && err_2 == cfg_1 ;endproperty \n property name; @(posedge clk_reset_10) (  fsm_5  || cfg_13 ) &&  (  auth_12  && cfg_16  && reg_6  != hw_10 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) |-> fsm_4 == hw_14 && tx_19 == rst_16 && sig_17 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_10"
    },
    {
        "Code": "if (  err_10  && hw_6 ) begin \n    sig_19 = reg_14;\n    err_19 <= err_10;\n    if ( fsm_16  && tx_5  != sig_11 ) begin\n        cfg_7 = data_18;\n        clk_20 <= cfg_4;\n    end\n        if ( tx_9 ) begin\n            cfg_20 <= chip_1;\n            err_16 <= err_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_5) (  err_10  && hw_6 ) |-> sig_19 == reg_14 && err_19 == err_10 ;endproperty \n property name; @(negedge clock_source_5) (  err_10  && hw_6 ) &&  (  fsm_16  && tx_5  != sig_11 ) |-> cfg_7 == data_18 && clk_20 == cfg_4 ;endproperty \n property name; @(negedge clock_source_5) (  err_10  && hw_6 ) &&  (  fsm_16  && tx_5  != sig_11 ) &&  (  tx_9 ) |-> cfg_20 == chip_1 && err_16 == err_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_5"
    },
    {
        "Code": "if (  sig_30  && fsm_36  && fsm_2 ) begin \n    clk_62 <= hw_6;\n    tx_16 <= sig_8;\n    chip_8 = data_6;\n    if ( data_5  && tx_3  && tx_13 ) begin\n        err_14 <= data_18;\n        reg_8 <= clk_11;\n        fsm_16 = rx_18;\n    end\n        if ( err_11  && tx_11  || data_8  != rst_14 ) begin\n            auth_18 = tx_13;\n            clk_43 = cfg_5;\n            data_185 <= rx_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_8) (  sig_30  && fsm_36  && fsm_2 ) |-> clk_62 == hw_6 && tx_16 == sig_8 && chip_8 == data_6 ;endproperty \n property name; @(posedge clk_out_8) (  sig_30  && fsm_36  && fsm_2 ) &&  (  data_5  && tx_3  && tx_13 ) |-> err_14 == data_18 && reg_8 == clk_11 && fsm_16 == rx_18 ;endproperty \n property name; @(posedge clk_out_8) (  sig_30  && fsm_36  && fsm_2 ) &&  (  data_5  && tx_3  && tx_13 ) &&  (  err_11  && tx_11  || data_8  != rst_14 ) |-> auth_18 == tx_13 && clk_43 == cfg_5 && data_185 == rx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "if (  rst_8  && core_6  || clk_3 ) begin \n    fsm_15 = sig_18;\n    rx_11 <= auth_11;\n    auth_2 = sig_9;\n    if ( auth_7 ) begin\n        hw_6 <= tx_15;\n        rx_18 = data_11;\n        tx_27 = rst_8;\n    end\n        if ( reg_7  != clk_15  || hw_16 ) begin\n            rx_19 = chip_1;\n            auth_120 = reg_2;\n            sig_1 <= clk_17;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_10) (  rst_8  && core_6  || clk_3 ) |-> fsm_15 == sig_18 && rx_11 == auth_11 && auth_2 == sig_9 ;endproperty \n property name; @(posedge clk_osc_10) (  rst_8  && core_6  || clk_3 ) &&  (  auth_7 ) |-> hw_6 == tx_15 && rx_18 == data_11 && tx_27 == rst_8 ;endproperty \n property name; @(posedge clk_osc_10) (  rst_8  && core_6  || clk_3 ) &&  (  auth_7 ) &&  (  reg_7  != clk_15  || hw_16 ) |-> rx_19 == chip_1 && auth_120 == reg_2 && sig_1 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_10"
    },
    {
        "Code": "if (  sig_17  || rst_13  || sig_117  || hw_117 ) begin \n    rx_13 <= data_12;\n    if ( core_15  || err_10  || fsm_10  || rst_18 ) begin\n        tx_6 = reg_4;\n    end\n        if ( err_19  && rst_6  && hw_8 ) begin\n            rst_15 <= auth_11;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_1) (  sig_17  || rst_13  || sig_117  || hw_117 ) |-> rx_13 == data_12 ;endproperty \n property name; @(posedge main_clk_1) (  sig_17  || rst_13  || sig_117  || hw_117 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) |-> tx_6 == reg_4 ;endproperty \n property name; @(posedge main_clk_1) (  sig_17  || rst_13  || sig_117  || hw_117 ) &&  (  core_15  || err_10  || fsm_10  || rst_18 ) &&  (  err_19  && rst_6  && hw_8 ) |-> rst_15 == auth_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_1"
    },
    {
        "Code": "if (  fsm_15  && core_2  && clk_8  || err_1 ) begin \n    clk_27 <= sig_14;\n    hw_12 = rx_2;\n    cfg_105 <= fsm_160;\n    if ( clk_7 ) begin\n        auth_19 = clk_17;\n        clk_118 <= err_17;\n        fsm_2 = clk_3;\n    end\n        if ( reg_118  || chip_18  != rst_3  && core_6 ) begin\n            sig_32 = data_12;\n            reg_10 <= chip_7;\n            chip_79 = clk_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_9) (  fsm_15  && core_2  && clk_8  || err_1 ) |-> clk_27 == sig_14 && hw_12 == rx_2 && cfg_105 == fsm_160 ;endproperty \n property name; @(negedge clk_out_9) (  fsm_15  && core_2  && clk_8  || err_1 ) &&  (  clk_7 ) |-> auth_19 == clk_17 && clk_118 == err_17 && fsm_2 == clk_3 ;endproperty \n property name; @(negedge clk_out_9) (  fsm_15  && core_2  && clk_8  || err_1 ) &&  (  clk_7 ) &&  (  reg_118  || chip_18  != rst_3  && core_6 ) |-> sig_32 == data_12 && reg_10 == chip_7 && chip_79 == clk_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_9"
    },
    {
        "Code": "if (  auth_11  || auth_13 ) begin \n    rx_12 = sig_14;\n    if ( err_5  != chip_6  || rx_8 ) begin\n        auth_8 = rst_8;\n    end\n        if ( tx_1  || tx_10 ) begin\n            tx_7 = hw_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_6) (  auth_11  || auth_13 ) |-> rx_12 == sig_14 ;endproperty \n property name; @(posedge clk_reset_6) (  auth_11  || auth_13 ) &&  (  err_5  != chip_6  || rx_8 ) |-> auth_8 == rst_8 ;endproperty \n property name; @(posedge clk_reset_6) (  auth_11  || auth_13 ) &&  (  err_5  != chip_6  || rx_8 ) &&  (  tx_1  || tx_10 ) |-> tx_7 == hw_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_6"
    },
    {
        "Code": "if (  rx_6  && auth_1  != fsm_15 ) begin \n    reg_13 = auth_8;\n    if ( reg_1  || tx_16 ) begin\n        reg_14 = chip_20;\n    end\n        if ( rx_14  || auth_10  || data_12  && rst_5 ) begin\n            core_9 = rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_19) (  rx_6  && auth_1  != fsm_15 ) |-> reg_13 == auth_8 ;endproperty \n property name; @(posedge clk_osc_19) (  rx_6  && auth_1  != fsm_15 ) &&  (  reg_1  || tx_16 ) |-> reg_14 == chip_20 ;endproperty \n property name; @(posedge clk_osc_19) (  rx_6  && auth_1  != fsm_15 ) &&  (  reg_1  || tx_16 ) &&  (  rx_14  || auth_10  || data_12  && rst_5 ) |-> core_9 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "if (  rst_13  != auth_12 ) begin \n    sig_16 <= tx_15;\n    core_14 = rst_14;\n    hw_79 = cfg_13;\n    if ( chip_1 ) begin\n        auth_114 = auth_7;\n        tx_10 = chip_11;\n        cfg_5 = reg_4;\n    end\n        if ( auth_1  && clk_12  != chip_2  || reg_11 ) begin\n            err_12 <= core_1;\n            auth_9 <= tx_8;\n            chip_1 = data_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_11) (  rst_13  != auth_12 ) |-> sig_16 == tx_15 && core_14 == rst_14 && hw_79 == cfg_13 ;endproperty \n property name; @(posedge clk_reset_11) (  rst_13  != auth_12 ) &&  (  chip_1 ) |-> auth_114 == auth_7 && tx_10 == chip_11 && cfg_5 == reg_4 ;endproperty \n property name; @(posedge clk_reset_11) (  rst_13  != auth_12 ) &&  (  chip_1 ) &&  (  auth_1  && clk_12  != chip_2  || reg_11 ) |-> err_12 == core_1 && auth_9 == tx_8 && chip_1 == data_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_11"
    },
    {
        "Code": "if (  core_9  || auth_7  != data_11  || cfg_12 ) begin \n    data_1 = rst_8;\n    if ( auth_5  != rst_18 ) begin\n        auth_20 = rst_3;\n    end\n        if ( clk_19  != chip_5  || reg_16  && sig_13 ) begin\n            core_8 = fsm_18;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_19) (  core_9  || auth_7  != data_11  || cfg_12 ) |-> data_1 == rst_8 ;endproperty \n property name; @(posedge cpu_clock_19) (  core_9  || auth_7  != data_11  || cfg_12 ) &&  (  auth_5  != rst_18 ) |-> auth_20 == rst_3 ;endproperty \n property name; @(posedge cpu_clock_19) (  core_9  || auth_7  != data_11  || cfg_12 ) &&  (  auth_5  != rst_18 ) &&  (  clk_19  != chip_5  || reg_16  && sig_13 ) |-> core_8 == fsm_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_19"
    },
    {
        "Code": "if (  core_14  != cfg_8 ) begin \n    hw_15 <= hw_18;\n    rx_16 <= hw_14;\n    if ( err_11  && tx_11  || data_8  != rst_10 ) begin\n        hw_3 <= hw_2;\n        tx_1 = cfg_10;\n    end\n        if ( clk_11  != cfg_12 ) begin\n            tx_46 = clk_14;\n            sig_17 <= reg_2;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_7) (  core_14  != cfg_8 ) |-> hw_15 == hw_18 && rx_16 == hw_14 ;endproperty \n property name; @(negedge clock_ctrl_7) (  core_14  != cfg_8 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) |-> hw_3 == hw_2 && tx_1 == cfg_10 ;endproperty \n property name; @(negedge clock_ctrl_7) (  core_14  != cfg_8 ) &&  (  err_11  && tx_11  || data_8  != rst_10 ) &&  (  clk_11  != cfg_12 ) |-> tx_46 == clk_14 && sig_17 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_7"
    },
    {
        "Code": "if (  cfg_8  != cfg_12  && cfg_3 ) begin \n    hw_15 = err_9;\n    if ( fsm_3  || clk_13  || err_6 ) begin\n        fsm_7 <= reg_14;\n    end\n        if ( fsm_5  != cfg_14  || rx_16  || clk_7 ) begin\n            err_50 = reg_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_20) (  cfg_8  != cfg_12  && cfg_3 ) |-> hw_15 == err_9 ;endproperty \n property name; @(negedge clock_div_20) (  cfg_8  != cfg_12  && cfg_3 ) &&  (  fsm_3  || clk_13  || err_6 ) |-> fsm_7 == reg_14 ;endproperty \n property name; @(negedge clock_div_20) (  cfg_8  != cfg_12  && cfg_3 ) &&  (  fsm_3  || clk_13  || err_6 ) &&  (  fsm_5  != cfg_14  || rx_16  || clk_7 ) |-> err_50 == reg_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_20"
    },
    {
        "Code": "if (  reg_20  || hw_16 ) begin \n    auth_3 = clk_14;\n    rx_16 <= chip_1;\n    data_5 <= rst_6;\n    if ( reg_20  && rx_19  || rst_5  != cfg_15 ) begin\n        sig_20 <= chip_18;\n        data_155 <= reg_12;\n        fsm_1 <= err_1;\n    end\n        if ( fsm_14  || rx_1  != core_9 ) begin\n            clk_122 <= sig_14;\n            hw_17 = fsm_7;\n            tx_15 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_15) (  reg_20  || hw_16 ) |-> auth_3 == clk_14 && rx_16 == chip_1 && data_5 == rst_6 ;endproperty \n property name; @(negedge async_clk_15) (  reg_20  || hw_16 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) |-> sig_20 == chip_18 && data_155 == reg_12 && fsm_1 == err_1 ;endproperty \n property name; @(negedge async_clk_15) (  reg_20  || hw_16 ) &&  (  reg_20  && rx_19  || rst_5  != cfg_15 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> clk_122 == sig_14 && hw_17 == fsm_7 && tx_15 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_15"
    },
    {
        "Code": "if (  rst_16  && fsm_17  && auth_9 ) begin \n    tx_17 <= fsm_3;\n    reg_8 <= auth_7;\n    chip_5 <= data_10;\n    if ( fsm_2  != tx_17 ) begin\n        auth_6 = chip_9;\n        core_11 = err_4;\n        hw_12 <= auth_8;\n    end\n        if ( sig_18  && auth_14  || hw_17 ) begin\n            tx_5 = rx_10;\n            err_60 <= tx_3;\n            hw_4 <= data_10;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_13) (  rst_16  && fsm_17  && auth_9 ) |-> tx_17 == fsm_3 && reg_8 == auth_7 && chip_5 == data_10 ;endproperty \n property name; @(posedge mem_clock_13) (  rst_16  && fsm_17  && auth_9 ) &&  (  fsm_2  != tx_17 ) |-> auth_6 == chip_9 && core_11 == err_4 && hw_12 == auth_8 ;endproperty \n property name; @(posedge mem_clock_13) (  rst_16  && fsm_17  && auth_9 ) &&  (  fsm_2  != tx_17 ) &&  (  sig_18  && auth_14  || hw_17 ) |-> tx_5 == rx_10 && err_60 == tx_3 && hw_4 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_13"
    },
    {
        "Code": "if (  clk_10  != cfg_8  && core_19  || rx_20 ) begin \n    fsm_11 <= data_14;\n    reg_118 = err_11;\n    err_60 = reg_19;\n    if ( fsm_1  && data_10  || err_1  && rx_11 ) begin\n        rx_17 <= reg_6;\n        sig_63 = reg_5;\n        core_20 = reg_12;\n    end\n        if ( clk_16  && sig_12  != hw_6 ) begin\n            rst_7 = reg_7;\n            rst_14 = chip_3;\n            rx_10 <= clk_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_7) (  clk_10  != cfg_8  && core_19  || rx_20 ) |-> fsm_11 == data_14 && reg_118 == err_11 && err_60 == reg_19 ;endproperty \n property name; @(negedge clock_source_7) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) |-> rx_17 == reg_6 && sig_63 == reg_5 && core_20 == reg_12 ;endproperty \n property name; @(negedge clock_source_7) (  clk_10  != cfg_8  && core_19  || rx_20 ) &&  (  fsm_1  && data_10  || err_1  && rx_11 ) &&  (  clk_16  && sig_12  != hw_6 ) |-> rst_7 == reg_7 && rst_14 == chip_3 && rx_10 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_7"
    },
    {
        "Code": "if (  rx_3  != auth_17 ) begin \n    reg_9 = chip_9;\n    auth_11 = sig_16;\n    hw_13 <= clk_13;\n    if ( hw_11  != cfg_14  || chip_10  && sig_8 ) begin\n        fsm_3 = rst_12;\n        hw_4 = cfg_7;\n        clk_15 = core_6;\n    end\n        if ( auth_13  || clk_6  && data_15  && sig_12 ) begin\n            reg_13 = sig_9;\n            hw_16 = data_10;\n            auth_19 = clk_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_16) (  rx_3  != auth_17 ) |-> reg_9 == chip_9 && auth_11 == sig_16 && hw_13 == clk_13 ;endproperty \n property name; @(posedge clk_reset_16) (  rx_3  != auth_17 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) |-> fsm_3 == rst_12 && hw_4 == cfg_7 && clk_15 == core_6 ;endproperty \n property name; @(posedge clk_reset_16) (  rx_3  != auth_17 ) &&  (  hw_11  != cfg_14  || chip_10  && sig_8 ) &&  (  auth_13  || clk_6  && data_15  && sig_12 ) |-> reg_13 == sig_9 && hw_16 == data_10 && auth_19 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_16"
    },
    {
        "Code": "if (  chip_5  != auth_5  || rst_8 ) begin \n    core_2 = hw_14;\n    fsm_2 = core_10;\n    if ( rst_7  != hw_7  || sig_14  && clk_2 ) begin\n        clk_43 <= tx_1;\n        rx_10 <= rst_19;\n    end\n        if ( core_11 ) begin\n            auth_4 = sig_15;\n            core_7 <= clk_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_9) (  chip_5  != auth_5  || rst_8 ) |-> core_2 == hw_14 && fsm_2 == core_10 ;endproperty \n property name; @(negedge clk_signal_9) (  chip_5  != auth_5  || rst_8 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) |-> clk_43 == tx_1 && rx_10 == rst_19 ;endproperty \n property name; @(negedge clk_signal_9) (  chip_5  != auth_5  || rst_8 ) &&  (  rst_7  != hw_7  || sig_14  && clk_2 ) &&  (  core_11 ) |-> auth_4 == sig_15 && core_7 == clk_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_9"
    },
    {
        "Code": "if (  data_112  && hw_3  != cfg_10 ) begin \n    data_13 = data_18;\n    sig_116 <= clk_8;\n    tx_115 = sig_14;\n    if ( rst_5  || sig_1  && tx_6 ) begin\n        core_14 <= err_13;\n        rst_19 = chip_18;\n        fsm_19 <= cfg_2;\n    end\n        if ( data_1  != core_9  && data_20 ) begin\n            rx_1 <= rx_15;\n            cfg_52 = cfg_203;\n            clk_9 <= reg_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_7) (  data_112  && hw_3  != cfg_10 ) |-> data_13 == data_18 && sig_116 == clk_8 && tx_115 == sig_14 ;endproperty \n property name; @(posedge clk_out_7) (  data_112  && hw_3  != cfg_10 ) &&  (  rst_5  || sig_1  && tx_6 ) |-> core_14 == err_13 && rst_19 == chip_18 && fsm_19 == cfg_2 ;endproperty \n property name; @(posedge clk_out_7) (  data_112  && hw_3  != cfg_10 ) &&  (  rst_5  || sig_1  && tx_6 ) &&  (  data_1  != core_9  && data_20 ) |-> rx_1 == rx_15 && cfg_52 == cfg_203 && clk_9 == reg_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_7"
    },
    {
        "Code": "if (  rx_3  || fsm_13  != rst_3 ) begin \n    sig_15 <= chip_19;\n    rx_9 = tx_1;\n    if ( rx_20  != err_8  && reg_5  != fsm_13 ) begin\n        reg_15 = clk_3;\n        clk_6 <= rx_20;\n    end\n        if ( data_6  != chip_6 ) begin\n            tx_13 = core_19;\n            clk_5 = rst_7;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_3) (  rx_3  || fsm_13  != rst_3 ) |-> sig_15 == chip_19 && rx_9 == tx_1 ;endproperty \n property name; @(negedge async_clk_3) (  rx_3  || fsm_13  != rst_3 ) &&  (  rx_20  != err_8  && reg_5  != fsm_13 ) |-> reg_15 == clk_3 && clk_6 == rx_20 ;endproperty \n property name; @(negedge async_clk_3) (  rx_3  || fsm_13  != rst_3 ) &&  (  rx_20  != err_8  && reg_5  != fsm_13 ) &&  (  data_6  != chip_6 ) |-> tx_13 == core_19 && clk_5 == rst_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "if (  reg_4 ) begin \n    auth_10 = data_3;\n    rx_7 <= rst_20;\n    sig_4 <= rst_20;\n    if ( auth_3 ) begin\n        clk_3 = reg_8;\n        err_79 = fsm_5;\n        sig_7 = tx_6;\n    end\n        if ( auth_11 ) begin\n            fsm_10 <= fsm_17;\n            rst_154 = reg_12;\n            fsm_12 = err_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_4) (  reg_4 ) |-> auth_10 == data_3 && rx_7 == rst_20 && sig_4 == rst_20 ;endproperty \n property name; @(posedge clk_osc_4) (  reg_4 ) &&  (  auth_3 ) |-> clk_3 == reg_8 && err_79 == fsm_5 && sig_7 == tx_6 ;endproperty \n property name; @(posedge clk_osc_4) (  reg_4 ) &&  (  auth_3 ) &&  (  auth_11 ) |-> fsm_10 == fsm_17 && rst_154 == reg_12 && fsm_12 == err_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_4"
    },
    {
        "Code": "if (  chip_16  && err_10  || fsm_11 ) begin \n    data_2 <= clk_9;\n    reg_173 = reg_3;\n    chip_79 = core_15;\n    if ( auth_208 ) begin\n        rx_9 = err_5;\n        hw_5 <= data_6;\n        fsm_114 = hw_18;\n    end\n        if ( err_8  && chip_19  || hw_15  != tx_11 ) begin\n            cfg_15 = fsm_20;\n            hw_14 = clk_17;\n            clk_62 <= cfg_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_10) (  chip_16  && err_10  || fsm_11 ) |-> data_2 == clk_9 && reg_173 == reg_3 && chip_79 == core_15 ;endproperty \n property name; @(negedge clk_enable_10) (  chip_16  && err_10  || fsm_11 ) &&  (  auth_208 ) |-> rx_9 == err_5 && hw_5 == data_6 && fsm_114 == hw_18 ;endproperty \n property name; @(negedge clk_enable_10) (  chip_16  && err_10  || fsm_11 ) &&  (  auth_208 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) |-> cfg_15 == fsm_20 && hw_14 == clk_17 && clk_62 == cfg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_10"
    },
    {
        "Code": "if (  core_8  != chip_135 ) begin \n    sig_7 <= sig_16;\n    rx_11 <= chip_4;\n    fsm_115 <= err_14;\n    if ( rx_9  && clk_11  && hw_19  && core_16 ) begin\n        core_18 = reg_9;\n        reg_12 <= clk_16;\n        core_10 <= err_7;\n    end\n        if ( cfg_1 ) begin\n            hw_10 <= sig_8;\n            cfg_3 <= cfg_9;\n            auth_14 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_2) (  core_8  != chip_135 ) |-> sig_7 == sig_16 && rx_11 == chip_4 && fsm_115 == err_14 ;endproperty \n property name; @(negedge pll_clk_2) (  core_8  != chip_135 ) &&  (  rx_9  && clk_11  && hw_19  && core_16 ) |-> core_18 == reg_9 && reg_12 == clk_16 && core_10 == err_7 ;endproperty \n property name; @(negedge pll_clk_2) (  core_8  != chip_135 ) &&  (  rx_9  && clk_11  && hw_19  && core_16 ) &&  (  cfg_1 ) |-> hw_10 == sig_8 && cfg_3 == cfg_9 && auth_14 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_2"
    },
    {
        "Code": "if (  rst_18  != rx_7 ) begin \n    cfg_3 = chip_3;\n    cfg_19 = sig_20;\n    if ( rx_7  != cfg_17  || err_20  || sig_13 ) begin\n        clk_6 <= reg_10;\n        data_17 <= cfg_5;\n    end\n        if ( sig_85 ) begin\n            cfg_16 = tx_12;\n            chip_15 <= core_6;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_10) (  rst_18  != rx_7 ) |-> cfg_3 == chip_3 && cfg_19 == sig_20 ;endproperty \n property name; @(posedge bus_clock_10) (  rst_18  != rx_7 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) |-> clk_6 == reg_10 && data_17 == cfg_5 ;endproperty \n property name; @(posedge bus_clock_10) (  rst_18  != rx_7 ) &&  (  rx_7  != cfg_17  || err_20  || sig_13 ) &&  (  sig_85 ) |-> cfg_16 == tx_12 && chip_15 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "if (  rx_16 ) begin \n    rx_4 <= auth_19;\n    clk_120 = tx_11;\n    clk_17 = reg_20;\n    if ( fsm_8 ) begin\n        err_12 <= tx_5;\n        tx_117 <= err_16;\n        chip_11 = data_15;\n    end\n        if ( fsm_15  || tx_5  || reg_3 ) begin\n            core_2 = auth_12;\n            core_5 = core_2;\n            chip_7 = data_18;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_9) (  rx_16 ) |-> rx_4 == auth_19 && clk_120 == tx_11 && clk_17 == reg_20 ;endproperty \n property name; @(posedge bus_clock_9) (  rx_16 ) &&  (  fsm_8 ) |-> err_12 == tx_5 && tx_117 == err_16 && chip_11 == data_15 ;endproperty \n property name; @(posedge bus_clock_9) (  rx_16 ) &&  (  fsm_8 ) &&  (  fsm_15  || tx_5  || reg_3 ) |-> core_2 == auth_12 && core_5 == core_2 && chip_7 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_9"
    },
    {
        "Code": "if (  auth_14  != data_17  && sig_14  || clk_12 ) begin \n    rst_5 = core_9;\n    reg_58 = data_18;\n    if ( clk_6 ) begin\n        fsm_10 <= data_11;\n        cfg_76 = data_11;\n    end\n        if ( tx_6  != fsm_7 ) begin\n            cfg_183 = clk_16;\n            clk_6 = tx_5;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_20) (  auth_14  != data_17  && sig_14  || clk_12 ) |-> rst_5 == core_9 && reg_58 == data_18 ;endproperty \n property name; @(negedge mem_clock_20) (  auth_14  != data_17  && sig_14  || clk_12 ) &&  (  clk_6 ) |-> fsm_10 == data_11 && cfg_76 == data_11 ;endproperty \n property name; @(negedge mem_clock_20) (  auth_14  != data_17  && sig_14  || clk_12 ) &&  (  clk_6 ) &&  (  tx_6  != fsm_7 ) |-> cfg_183 == clk_16 && clk_6 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_20"
    },
    {
        "Code": "if (  chip_11  != data_3  && auth_13 ) begin \n    clk_120 = rst_15;\n    clk_10 <= auth_3;\n    hw_10 = rst_8;\n    if ( err_8  && fsm_3  && core_18 ) begin\n        hw_12 = fsm_8;\n        tx_16 <= clk_14;\n        reg_11 = hw_18;\n    end\n        if ( auth_13  || clk_6  && data_15  && sig_12 ) begin\n            data_120 <= hw_8;\n            auth_204 <= reg_4;\n            cfg_105 = sig_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_14) (  chip_11  != data_3  && auth_13 ) |-> clk_120 == rst_15 && clk_10 == auth_3 && hw_10 == rst_8 ;endproperty \n property name; @(negedge clock_div_14) (  chip_11  != data_3  && auth_13 ) &&  (  err_8  && fsm_3  && core_18 ) |-> hw_12 == fsm_8 && tx_16 == clk_14 && reg_11 == hw_18 ;endproperty \n property name; @(negedge clock_div_14) (  chip_11  != data_3  && auth_13 ) &&  (  err_8  && fsm_3  && core_18 ) &&  (  auth_13  || clk_6  && data_15  && sig_12 ) |-> data_120 == hw_8 && auth_204 == reg_4 && cfg_105 == sig_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_14"
    },
    {
        "Code": "if (  rst_2  != hw_8 ) begin \n    hw_79 <= cfg_12;\n    data_203 <= err_12;\n    if ( rst_10  || rx_13  != fsm_10 ) begin\n        rst_2 <= rst_6;\n        chip_12 = fsm_1;\n    end\n        if ( rst_3  != core_13  || tx_10 ) begin\n            tx_18 = clk_15;\n            rx_16 = clk_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_15) (  rst_2  != hw_8 ) |-> hw_79 == cfg_12 && data_203 == err_12 ;endproperty \n property name; @(negedge clk_reset_15) (  rst_2  != hw_8 ) &&  (  rst_10  || rx_13  != fsm_10 ) |-> rst_2 == rst_6 && chip_12 == fsm_1 ;endproperty \n property name; @(negedge clk_reset_15) (  rst_2  != hw_8 ) &&  (  rst_10  || rx_13  != fsm_10 ) &&  (  rst_3  != core_13  || tx_10 ) |-> tx_18 == clk_15 && rx_16 == clk_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_15"
    },
    {
        "Code": "if (  auth_16  || tx_100  != reg_18  || sig_8 ) begin \n    clk_14 <= cfg_3;\n    if ( err_20  || sig_11 ) begin\n        rst_16 <= chip_1;\n    end\n        if ( reg_190  && hw_190 ) begin\n            cfg_9 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_6) (  auth_16  || tx_100  != reg_18  || sig_8 ) |-> clk_14 == cfg_3 ;endproperty \n property name; @(posedge async_clk_6) (  auth_16  || tx_100  != reg_18  || sig_8 ) &&  (  err_20  || sig_11 ) |-> rst_16 == chip_1 ;endproperty \n property name; @(posedge async_clk_6) (  auth_16  || tx_100  != reg_18  || sig_8 ) &&  (  err_20  || sig_11 ) &&  (  reg_190  && hw_190 ) |-> cfg_9 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_6"
    },
    {
        "Code": "if (  sig_15  || rst_12  || reg_19  != cfg_17 ) begin \n    fsm_13 <= chip_6;\n    chip_79 <= err_20;\n    cfg_2 = hw_10;\n    if ( rst_17  != fsm_13  || rx_12  != chip_17 ) begin\n        err_1 <= core_7;\n        cfg_183 <= clk_12;\n        fsm_3 = hw_20;\n    end\n        if ( chip_12  && clk_5  != hw_16 ) begin\n            reg_4 = core_20;\n            chip_16 <= data_6;\n            cfg_18 = chip_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_20) (  sig_15  || rst_12  || reg_19  != cfg_17 ) |-> fsm_13 == chip_6 && chip_79 == err_20 && cfg_2 == hw_10 ;endproperty \n property name; @(posedge clock_source_20) (  sig_15  || rst_12  || reg_19  != cfg_17 ) &&  (  rst_17  != fsm_13  || rx_12  != chip_17 ) |-> err_1 == core_7 && cfg_183 == clk_12 && fsm_3 == hw_20 ;endproperty \n property name; @(posedge clock_source_20) (  sig_15  || rst_12  || reg_19  != cfg_17 ) &&  (  rst_17  != fsm_13  || rx_12  != chip_17 ) &&  (  chip_12  && clk_5  != hw_16 ) |-> reg_4 == core_20 && chip_16 == data_6 && cfg_18 == chip_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_20"
    },
    {
        "Code": "if (  err_10  && core_20 ) begin \n    chip_15 <= auth_16;\n    if ( hw_18  != fsm_15  || reg_40  && chip_8 ) begin\n        hw_11 <= auth_8;\n    end\n        if ( tx_20  && err_7 ) begin\n            rst_138 <= err_14;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_3) (  err_10  && core_20 ) |-> chip_15 == auth_16 ;endproperty \n property name; @(posedge mem_clock_3) (  err_10  && core_20 ) &&  (  hw_18  != fsm_15  || reg_40  && chip_8 ) |-> hw_11 == auth_8 ;endproperty \n property name; @(posedge mem_clock_3) (  err_10  && core_20 ) &&  (  hw_18  != fsm_15  || reg_40  && chip_8 ) &&  (  tx_20  && err_7 ) |-> rst_138 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_3"
    },
    {
        "Code": "if (  data_8  || tx_18  != chip_14  && err_18 ) begin \n    sig_28 <= hw_25;\n    clk_43 = rx_3;\n    if ( tx_17  || tx_11  != sig_17  || sig_3 ) begin\n        sig_1 = chip_7;\n        clk_10 <= rst_19;\n    end\n        if ( sig_1  && rst_2  || rst_9  && cfg_11 ) begin\n            clk_16 = reg_14;\n            rx_19 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_3) (  data_8  || tx_18  != chip_14  && err_18 ) |-> sig_28 == hw_25 && clk_43 == rx_3 ;endproperty \n property name; @(posedge clk_enable_3) (  data_8  || tx_18  != chip_14  && err_18 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) |-> sig_1 == chip_7 && clk_10 == rst_19 ;endproperty \n property name; @(posedge clk_enable_3) (  data_8  || tx_18  != chip_14  && err_18 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) &&  (  sig_1  && rst_2  || rst_9  && cfg_11 ) |-> clk_16 == reg_14 && rx_19 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "if (  data_3  && sig_14 ) begin \n    rst_18 <= reg_9;\n    tx_18 <= rx_9;\n    if ( data_8  && cfg_6  && clk_13 ) begin\n        sig_20 <= chip_12;\n        err_1 = err_14;\n    end\n        if ( data_1  || rst_12  != chip_19  || cfg_119 ) begin\n            core_5 = cfg_19;\n            chip_2 = data_19;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_5) (  data_3  && sig_14 ) |-> rst_18 == reg_9 && tx_18 == rx_9 ;endproperty \n property name; @(posedge core_clock_5) (  data_3  && sig_14 ) &&  (  data_8  && cfg_6  && clk_13 ) |-> sig_20 == chip_12 && err_1 == err_14 ;endproperty \n property name; @(posedge core_clock_5) (  data_3  && sig_14 ) &&  (  data_8  && cfg_6  && clk_13 ) &&  (  data_1  || rst_12  != chip_19  || cfg_119 ) |-> core_5 == cfg_19 && chip_2 == data_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_5"
    },
    {
        "Code": "if (  hw_5  && rx_14  && rst_12  || fsm_20 ) begin \n    chip_15 = core_6;\n    err_16 = auth_13;\n    if ( tx_7  || fsm_15  || err_19 ) begin\n        reg_6 <= err_1;\n        data_155 = tx_15;\n    end\n        if ( hw_7  != hw_20 ) begin\n            fsm_12 = auth_115;\n            auth_114 <= core_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_1) (  hw_5  && rx_14  && rst_12  || fsm_20 ) |-> chip_15 == core_6 && err_16 == auth_13 ;endproperty \n property name; @(negedge clk_osc_1) (  hw_5  && rx_14  && rst_12  || fsm_20 ) &&  (  tx_7  || fsm_15  || err_19 ) |-> reg_6 == err_1 && data_155 == tx_15 ;endproperty \n property name; @(negedge clk_osc_1) (  hw_5  && rx_14  && rst_12  || fsm_20 ) &&  (  tx_7  || fsm_15  || err_19 ) &&  (  hw_7  != hw_20 ) |-> fsm_12 == auth_115 && auth_114 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_1"
    },
    {
        "Code": "if (  chip_19  || chip_10 ) begin \n    data_6 <= reg_6;\n    auth_6 = hw_10;\n    if ( tx_119 ) begin\n        reg_115 = data_4;\n        data_178 = err_11;\n    end\n        if ( tx_16  || auth_5 ) begin\n            cfg_5 <= sig_6;\n            core_17 = sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_18) (  chip_19  || chip_10 ) |-> data_6 == reg_6 && auth_6 == hw_10 ;endproperty \n property name; @(posedge clk_gen_18) (  chip_19  || chip_10 ) &&  (  tx_119 ) |-> reg_115 == data_4 && data_178 == err_11 ;endproperty \n property name; @(posedge clk_gen_18) (  chip_19  || chip_10 ) &&  (  tx_119 ) &&  (  tx_16  || auth_5 ) |-> cfg_5 == sig_6 && core_17 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_18"
    },
    {
        "Code": "if (  rx_65 ) begin \n    reg_9 <= core_9;\n    if ( tx_2  && fsm_12 ) begin\n        tx_9 = fsm_8;\n    end\n        if ( cfg_20  != hw_14  || hw_10  && fsm_7 ) begin\n            data_116 = auth_18;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_12) (  rx_65 ) |-> reg_9 == core_9 ;endproperty \n property name; @(posedge clock_source_12) (  rx_65 ) &&  (  tx_2  && fsm_12 ) |-> tx_9 == fsm_8 ;endproperty \n property name; @(posedge clock_source_12) (  rx_65 ) &&  (  tx_2  && fsm_12 ) &&  (  cfg_20  != hw_14  || hw_10  && fsm_7 ) |-> data_116 == auth_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_12"
    },
    {
        "Code": "if (  chip_17  || err_2 ) begin \n    chip_8 <= err_3;\n    tx_16 = auth_20;\n    fsm_15 = cfg_4;\n    if ( data_119  != err_119 ) begin\n        cfg_6 <= err_13;\n        fsm_100 <= err_4;\n        sig_8 = core_6;\n    end\n        if ( rx_108 ) begin\n            tx_10 = reg_3;\n            cfg_1 <= auth_3;\n            reg_12 <= fsm_2;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_4) (  chip_17  || err_2 ) |-> chip_8 == err_3 && tx_16 == auth_20 && fsm_15 == cfg_4 ;endproperty \n property name; @(posedge bus_clock_4) (  chip_17  || err_2 ) &&  (  data_119  != err_119 ) |-> cfg_6 == err_13 && fsm_100 == err_4 && sig_8 == core_6 ;endproperty \n property name; @(posedge bus_clock_4) (  chip_17  || err_2 ) &&  (  data_119  != err_119 ) &&  (  rx_108 ) |-> tx_10 == reg_3 && cfg_1 == auth_3 && reg_12 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_4"
    },
    {
        "Code": "if (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) begin \n    fsm_9 <= clk_14;\n    chip_110 = tx_20;\n    if ( hw_7  != hw_14  && auth_2  || cfg_20 ) begin\n        core_10 = clk_17;\n        err_195 = auth_9;\n    end\n        if ( core_12 ) begin\n            auth_204 = err_14;\n            rx_20 <= fsm_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_9) (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) |-> fsm_9 == clk_14 && chip_110 == tx_20 ;endproperty \n property name; @(posedge clk_osc_9) (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) |-> core_10 == clk_17 && err_195 == auth_9 ;endproperty \n property name; @(posedge clk_osc_9) (  cfg_18  != chip_9  || fsm_17  || cfg_15 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) &&  (  core_12 ) |-> auth_204 == err_14 && rx_20 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "if (  rx_15  || auth_4  && fsm_14  && rx_2 ) begin \n    tx_5 = chip_10;\n    if ( tx_2  || chip_20  && clk_18  || auth_5 ) begin\n        fsm_10 <= hw_1;\n    end\n        if ( clk_7  && tx_1616  && fsm_3  && clk_164 ) begin\n            clk_10 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_1) (  rx_15  || auth_4  && fsm_14  && rx_2 ) |-> tx_5 == chip_10 ;endproperty \n property name; @(negedge clock_ctrl_1) (  rx_15  || auth_4  && fsm_14  && rx_2 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) |-> fsm_10 == hw_1 ;endproperty \n property name; @(negedge clock_ctrl_1) (  rx_15  || auth_4  && fsm_14  && rx_2 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) |-> clk_10 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_1"
    },
    {
        "Code": "if (  err_15 ) begin \n    clk_120 = rx_15;\n    hw_19 = auth_12;\n    if ( fsm_3  || rst_9  != core_60 ) begin\n        clk_11 <= core_14;\n        tx_14 <= rst_11;\n    end\n        if ( clk_15  && fsm_13  && rst_5 ) begin\n            fsm_6 <= fsm_2;\n            reg_15 = sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_2) (  err_15 ) |-> clk_120 == rx_15 && hw_19 == auth_12 ;endproperty \n property name; @(posedge clk_reset_2) (  err_15 ) &&  (  fsm_3  || rst_9  != core_60 ) |-> clk_11 == core_14 && tx_14 == rst_11 ;endproperty \n property name; @(posedge clk_reset_2) (  err_15 ) &&  (  fsm_3  || rst_9  != core_60 ) &&  (  clk_15  && fsm_13  && rst_5 ) |-> fsm_6 == fsm_2 && reg_15 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "if (  chip_14  || clk_16 ) begin \n    fsm_5 = sig_14;\n    reg_115 <= err_13;\n    if ( rst_9  || auth_11 ) begin\n        rst_3 = sig_6;\n        chip_5 = reg_16;\n    end\n        if ( clk_5  || data_19  && cfg_20  != auth_17 ) begin\n            reg_15 <= rx_14;\n            rx_10 = reg_20;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_4) (  chip_14  || clk_16 ) |-> fsm_5 == sig_14 && reg_115 == err_13 ;endproperty \n property name; @(posedge core_clock_4) (  chip_14  || clk_16 ) &&  (  rst_9  || auth_11 ) |-> rst_3 == sig_6 && chip_5 == reg_16 ;endproperty \n property name; @(posedge core_clock_4) (  chip_14  || clk_16 ) &&  (  rst_9  || auth_11 ) &&  (  clk_5  || data_19  && cfg_20  != auth_17 ) |-> reg_15 == rx_14 && rx_10 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_4"
    },
    {
        "Code": "if (  fsm_12  || auth_17 ) begin \n    rx_2 = err_6;\n    fsm_100 <= clk_115;\n    if ( sig_14 ) begin\n        reg_16 = auth_16;\n        auth_5 = data_12;\n    end\n        if ( cfg_2  != reg_15  || hw_18  || fsm_16 ) begin\n            data_10 <= data_4;\n            cfg_19 = reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_18) (  fsm_12  || auth_17 ) |-> rx_2 == err_6 && fsm_100 == clk_115 ;endproperty \n property name; @(negedge bus_clock_18) (  fsm_12  || auth_17 ) &&  (  sig_14 ) |-> reg_16 == auth_16 && auth_5 == data_12 ;endproperty \n property name; @(negedge bus_clock_18) (  fsm_12  || auth_17 ) &&  (  sig_14 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) |-> data_10 == data_4 && cfg_19 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_18"
    },
    {
        "Code": "if (  rx_2  != data_14  && clk_17 ) begin \n    chip_20 = rst_174;\n    cfg_17 <= hw_20;\n    chip_8 <= auth_8;\n    if ( cfg_20  != sig_19  && data_10  || rx_11 ) begin\n        fsm_5 = fsm_10;\n        err_4 = hw_18;\n        tx_16 <= reg_11;\n    end\n        if ( clk_19  != rx_19  || err_4  || hw_9 ) begin\n            tx_2 <= data_3;\n            err_18 <= core_1;\n            fsm_10 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_5) (  rx_2  != data_14  && clk_17 ) |-> chip_20 == rst_174 && cfg_17 == hw_20 && chip_8 == auth_8 ;endproperty \n property name; @(negedge clock_ctrl_5) (  rx_2  != data_14  && clk_17 ) &&  (  cfg_20  != sig_19  && data_10  || rx_11 ) |-> fsm_5 == fsm_10 && err_4 == hw_18 && tx_16 == reg_11 ;endproperty \n property name; @(negedge clock_ctrl_5) (  rx_2  != data_14  && clk_17 ) &&  (  cfg_20  != sig_19  && data_10  || rx_11 ) &&  (  clk_19  != rx_19  || err_4  || hw_9 ) |-> tx_2 == data_3 && err_18 == core_1 && fsm_10 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_5"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    core_3 <= clk_2;\n    core_1 <= reg_6;\n    clk_8 <= chip_8;\n    if ( auth_15 ) begin\n        rx_2 = data_11;\n        hw_6 <= data_8;\n        tx_7 = reg_2;\n    end\n        if ( core_10 ) begin\n            reg_12 = hw_15;\n            data_10 = rst_6;\n            fsm_42 = err_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_11) (  cfg_9 ) |-> core_3 == clk_2 && core_1 == reg_6 && clk_8 == chip_8 ;endproperty \n property name; @(negedge clk_out_11) (  cfg_9 ) &&  (  auth_15 ) |-> rx_2 == data_11 && hw_6 == data_8 && tx_7 == reg_2 ;endproperty \n property name; @(negedge clk_out_11) (  cfg_9 ) &&  (  auth_15 ) &&  (  core_10 ) |-> reg_12 == hw_15 && data_10 == rst_6 && fsm_42 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_11"
    },
    {
        "Code": "if (  reg_4 ) begin \n    core_4 = clk_19;\n    tx_8 = chip_6;\n    data_9 = reg_4;\n    if ( rst_5  || sig_1  && tx_6 ) begin\n        clk_19 <= tx_20;\n        reg_2 <= cfg_103;\n        tx_114 <= cfg_4;\n    end\n        if ( hw_3  || reg_2  != clk_6 ) begin\n            clk_27 = sig_2;\n            reg_173 = cfg_13;\n            rst_1 = cfg_14;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_20) (  reg_4 ) |-> core_4 == clk_19 && tx_8 == chip_6 && data_9 == reg_4 ;endproperty \n property name; @(posedge main_clk_20) (  reg_4 ) &&  (  rst_5  || sig_1  && tx_6 ) |-> clk_19 == tx_20 && reg_2 == cfg_103 && tx_114 == cfg_4 ;endproperty \n property name; @(posedge main_clk_20) (  reg_4 ) &&  (  rst_5  || sig_1  && tx_6 ) &&  (  hw_3  || reg_2  != clk_6 ) |-> clk_27 == sig_2 && reg_173 == cfg_13 && rst_1 == cfg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_20"
    },
    {
        "Code": "if (  auth_8  && rst_15  != err_1  || data_19 ) begin \n    data_178 <= data_15;\n    if ( hw_2  != hw_4  || auth_18 ) begin\n        fsm_10 <= data_15;\n    end\n        if ( cfg_9  && hw_3  != rx_83 ) begin\n            auth_6 <= reg_20;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_1) (  auth_8  && rst_15  != err_1  || data_19 ) |-> data_178 == data_15 ;endproperty \n property name; @(negedge clock_source_1) (  auth_8  && rst_15  != err_1  || data_19 ) &&  (  hw_2  != hw_4  || auth_18 ) |-> fsm_10 == data_15 ;endproperty \n property name; @(negedge clock_source_1) (  auth_8  && rst_15  != err_1  || data_19 ) &&  (  hw_2  != hw_4  || auth_18 ) &&  (  cfg_9  && hw_3  != rx_83 ) |-> auth_6 == reg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_1"
    },
    {
        "Code": "if (  fsm_7  && auth_19  || tx_17  || err_5 ) begin \n    core_112 <= tx_7;\n    fsm_100 = reg_14;\n    rx_11 = cfg_1;\n    if ( tx_4  != cfg_9 ) begin\n        data_10 = clk_19;\n        chip_12 <= data_4;\n        rx_15 = tx_1;\n    end\n        if ( rst_20 ) begin\n            chip_13 <= core_16;\n            core_15 <= chip_1;\n            core_14 <= chip_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_9) (  fsm_7  && auth_19  || tx_17  || err_5 ) |-> core_112 == tx_7 && fsm_100 == reg_14 && rx_11 == cfg_1 ;endproperty \n property name; @(negedge clk_gen_9) (  fsm_7  && auth_19  || tx_17  || err_5 ) &&  (  tx_4  != cfg_9 ) |-> data_10 == clk_19 && chip_12 == data_4 && rx_15 == tx_1 ;endproperty \n property name; @(negedge clk_gen_9) (  fsm_7  && auth_19  || tx_17  || err_5 ) &&  (  tx_4  != cfg_9 ) &&  (  rst_20 ) |-> chip_13 == core_16 && core_15 == chip_1 && core_14 == chip_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_9"
    },
    {
        "Code": "if (  clk_12 ) begin \n    clk_4 = tx_15;\n    if ( tx_18  || auth_6 ) begin\n        data_19 <= err_3;\n    end\n        if ( hw_8  || fsm_3 ) begin\n            fsm_5 = fsm_17;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_7) (  clk_12 ) |-> clk_4 == tx_15 ;endproperty \n property name; @(negedge mem_clock_7) (  clk_12 ) &&  (  tx_18  || auth_6 ) |-> data_19 == err_3 ;endproperty \n property name; @(negedge mem_clock_7) (  clk_12 ) &&  (  tx_18  || auth_6 ) &&  (  hw_8  || fsm_3 ) |-> fsm_5 == fsm_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_7"
    },
    {
        "Code": "if (  cfg_7  && err_11  && reg_2  || clk_11 ) begin \n    auth_2 <= hw_10;\n    if ( rx_10  != tx_13 ) begin\n        hw_19 <= tx_5;\n    end\n        if ( chip_17  != tx_15 ) begin\n            data_13 <= err_11;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_15) (  cfg_7  && err_11  && reg_2  || clk_11 ) |-> auth_2 == hw_10 ;endproperty \n property name; @(posedge sys_clk_15) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  rx_10  != tx_13 ) |-> hw_19 == tx_5 ;endproperty \n property name; @(posedge sys_clk_15) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  rx_10  != tx_13 ) &&  (  chip_17  != tx_15 ) |-> data_13 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_15"
    },
    {
        "Code": "if (  core_1  || auth_2  || core_2  && auth_7 ) begin \n    clk_14 <= reg_11;\n    if ( err_7  || cfg_179  || sig_170 ) begin\n        data_14 = clk_7;\n    end\n        if ( reg_12 ) begin\n            rst_12 <= hw_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_4) (  core_1  || auth_2  || core_2  && auth_7 ) |-> clk_14 == reg_11 ;endproperty \n property name; @(posedge clk_out_4) (  core_1  || auth_2  || core_2  && auth_7 ) &&  (  err_7  || cfg_179  || sig_170 ) |-> data_14 == clk_7 ;endproperty \n property name; @(posedge clk_out_4) (  core_1  || auth_2  || core_2  && auth_7 ) &&  (  err_7  || cfg_179  || sig_170 ) &&  (  reg_12 ) |-> rst_12 == hw_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_4"
    },
    {
        "Code": "if (  cfg_7  && err_11  && reg_2  || clk_11 ) begin \n    err_60 <= clk_16;\n    cfg_19 <= core_17;\n    reg_17 <= core_113;\n    if ( fsm_8  != reg_3  || chip_4  && clk_13 ) begin\n        reg_18 <= reg_7;\n        clk_7 <= tx_2;\n        core_13 <= auth_18;\n    end\n        if ( data_120  && auth_1212  != rst_20 ) begin\n            chip_1 = reg_14;\n            cfg_208 = auth_120;\n            sig_18 = data_16;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_7) (  cfg_7  && err_11  && reg_2  || clk_11 ) |-> err_60 == clk_16 && cfg_19 == core_17 && reg_17 == core_113 ;endproperty \n property name; @(posedge bus_clock_7) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) |-> reg_18 == reg_7 && clk_7 == tx_2 && core_13 == auth_18 ;endproperty \n property name; @(posedge bus_clock_7) (  cfg_7  && err_11  && reg_2  || clk_11 ) &&  (  fsm_8  != reg_3  || chip_4  && clk_13 ) &&  (  data_120  && auth_1212  != rst_20 ) |-> chip_1 == reg_14 && cfg_208 == auth_120 && sig_18 == data_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_7"
    },
    {
        "Code": "if (  core_5  && rx_5  && reg_19  && reg_18 ) begin \n    cfg_18 <= fsm_2;\n    if ( hw_4 ) begin\n        tx_3 = err_11;\n    end\n        if ( tx_14  || reg_16  || rst_16  || core_11 ) begin\n            hw_15 <= reg_11;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_8) (  core_5  && rx_5  && reg_19  && reg_18 ) |-> cfg_18 == fsm_2 ;endproperty \n property name; @(posedge main_clk_8) (  core_5  && rx_5  && reg_19  && reg_18 ) &&  (  hw_4 ) |-> tx_3 == err_11 ;endproperty \n property name; @(posedge main_clk_8) (  core_5  && rx_5  && reg_19  && reg_18 ) &&  (  hw_4 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) |-> hw_15 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_8"
    },
    {
        "Code": "if (  hw_9  && reg_20  != clk_14  || clk_8 ) begin \n    auth_20 <= fsm_3;\n    auth_9 <= fsm_17;\n    if ( clk_9 ) begin\n        reg_7 <= clk_115;\n        rx_15 = rx_14;\n    end\n        if ( fsm_12  || tx_8  != clk_118  && core_2 ) begin\n            rx_18 <= data_18;\n            cfg_105 <= hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_19) (  hw_9  && reg_20  != clk_14  || clk_8 ) |-> auth_20 == fsm_3 && auth_9 == fsm_17 ;endproperty \n property name; @(posedge clk_osc_19) (  hw_9  && reg_20  != clk_14  || clk_8 ) &&  (  clk_9 ) |-> reg_7 == clk_115 && rx_15 == rx_14 ;endproperty \n property name; @(posedge clk_osc_19) (  hw_9  && reg_20  != clk_14  || clk_8 ) &&  (  clk_9 ) &&  (  fsm_12  || tx_8  != clk_118  && core_2 ) |-> rx_18 == data_18 && cfg_105 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_19"
    },
    {
        "Code": "if (  auth_1  != auth_6 ) begin \n    chip_109 <= sig_2;\n    if ( err_12 ) begin\n        err_1 <= reg_2;\n    end\n        if ( auth_4  != rst_18 ) begin\n            sig_1 <= reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_16) (  auth_1  != auth_6 ) |-> chip_109 == sig_2 ;endproperty \n property name; @(negedge clock_ctrl_16) (  auth_1  != auth_6 ) &&  (  err_12 ) |-> err_1 == reg_2 ;endproperty \n property name; @(negedge clock_ctrl_16) (  auth_1  != auth_6 ) &&  (  err_12 ) &&  (  auth_4  != rst_18 ) |-> sig_1 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_16"
    },
    {
        "Code": "if (  rx_1  && fsm_2  != cfg_5  && reg_15 ) begin \n    core_9 <= reg_9;\n    if ( auth_16 ) begin\n        reg_7 <= cfg_2;\n    end\n        if ( data_7  != err_7 ) begin\n            rst_9 <= reg_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_13) (  rx_1  && fsm_2  != cfg_5  && reg_15 ) |-> core_9 == reg_9 ;endproperty \n property name; @(negedge clk_in_13) (  rx_1  && fsm_2  != cfg_5  && reg_15 ) &&  (  auth_16 ) |-> reg_7 == cfg_2 ;endproperty \n property name; @(negedge clk_in_13) (  rx_1  && fsm_2  != cfg_5  && reg_15 ) &&  (  auth_16 ) &&  (  data_7  != err_7 ) |-> rst_9 == reg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_13"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    rx_16 <= clk_14;\n    auth_3 <= cfg_9;\n    if ( rst_20  != reg_3 ) begin\n        chip_5 <= data_14;\n        auth_12 = reg_2;\n    end\n        if ( core_14  && cfg_9  != chip_15 ) begin\n            sig_2 = err_20;\n            tx_15 = fsm_2;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_7) (  !tx_1 ) |-> rx_16 == clk_14 && auth_3 == cfg_9 ;endproperty \n property name; @(negedge core_clock_7) (  !tx_1 ) &&  (  rst_20  != reg_3 ) |-> chip_5 == data_14 && auth_12 == reg_2 ;endproperty \n property name; @(negedge core_clock_7) (  !tx_1 ) &&  (  rst_20  != reg_3 ) &&  (  core_14  && cfg_9  != chip_15 ) |-> sig_2 == err_20 && tx_15 == fsm_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_7"
    },
    {
        "Code": "if (  sig_85 ) begin \n    reg_17 <= clk_10;\n    err_50 <= reg_9;\n    if ( fsm_9  != clk_3 ) begin\n        chip_10 <= rx_18;\n        fsm_14 = rx_13;\n    end\n        if ( clk_119  && sig_12  != hw_15 ) begin\n            hw_20 = fsm_8;\n            cfg_13 <= core_6;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_4) (  sig_85 ) |-> reg_17 == clk_10 && err_50 == reg_9 ;endproperty \n property name; @(posedge clock_ctrl_4) (  sig_85 ) &&  (  fsm_9  != clk_3 ) |-> chip_10 == rx_18 && fsm_14 == rx_13 ;endproperty \n property name; @(posedge clock_ctrl_4) (  sig_85 ) &&  (  fsm_9  != clk_3 ) &&  (  clk_119  && sig_12  != hw_15 ) |-> hw_20 == fsm_8 && cfg_13 == core_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_4"
    },
    {
        "Code": "if (  reg_7  && rx_20  && tx_16 ) begin \n    err_16 = auth_11;\n    cfg_6 = hw_18;\n    if ( clk_11  != core_118 ) begin\n        data_116 <= rx_13;\n        rst_116 <= chip_15;\n    end\n        if ( data_7  != err_7 ) begin\n            core_20 = cfg_13;\n            tx_8 <= cfg_20;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_14) (  reg_7  && rx_20  && tx_16 ) |-> err_16 == auth_11 && cfg_6 == hw_18 ;endproperty \n property name; @(posedge fast_clk_14) (  reg_7  && rx_20  && tx_16 ) &&  (  clk_11  != core_118 ) |-> data_116 == rx_13 && rst_116 == chip_15 ;endproperty \n property name; @(posedge fast_clk_14) (  reg_7  && rx_20  && tx_16 ) &&  (  clk_11  != core_118 ) &&  (  data_7  != err_7 ) |-> core_20 == cfg_13 && tx_8 == cfg_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_14"
    },
    {
        "Code": "if (  err_11  != fsm_17 ) begin \n    chip_5 <= clk_9;\n    if ( clk_2 ) begin\n        rst_4 = fsm_16;\n    end\n        if ( rst_2  != err_96 ) begin\n            tx_114 = reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_9) (  err_11  != fsm_17 ) |-> chip_5 == clk_9 ;endproperty \n property name; @(negedge core_clock_9) (  err_11  != fsm_17 ) &&  (  clk_2 ) |-> rst_4 == fsm_16 ;endproperty \n property name; @(negedge core_clock_9) (  err_11  != fsm_17 ) &&  (  clk_2 ) &&  (  rst_2  != err_96 ) |-> tx_114 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_9"
    },
    {
        "Code": "if (  hw_4  && sig_7  != reg_4 ) begin \n    cfg_2 <= tx_15;\n    fsm_1 <= core_6;\n    if ( tx_12  != reg_14  || clk_15  != sig_5 ) begin\n        rst_8 <= chip_1;\n        auth_204 = sig_1;\n    end\n        if ( reg_13  || auth_19 ) begin\n            sig_7 = hw_10;\n            tx_4 = data_17;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_1) (  hw_4  && sig_7  != reg_4 ) |-> cfg_2 == tx_15 && fsm_1 == core_6 ;endproperty \n property name; @(negedge clk_in_1) (  hw_4  && sig_7  != reg_4 ) &&  (  tx_12  != reg_14  || clk_15  != sig_5 ) |-> rst_8 == chip_1 && auth_204 == sig_1 ;endproperty \n property name; @(negedge clk_in_1) (  hw_4  && sig_7  != reg_4 ) &&  (  tx_12  != reg_14  || clk_15  != sig_5 ) &&  (  reg_13  || auth_19 ) |-> sig_7 == hw_10 && tx_4 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_1"
    },
    {
        "Code": "if (  sig_5  && rx_2 ) begin \n    chip_12 = sig_15;\n    if ( chip_4  || fsm_11  || tx_111  || cfg_11 ) begin\n        err_2 <= data_4;\n    end\n        if ( err_10  || core_15  != reg_18 ) begin\n            fsm_17 <= rx_18;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_16) (  sig_5  && rx_2 ) |-> chip_12 == sig_15 ;endproperty \n property name; @(negedge ref_clk_16) (  sig_5  && rx_2 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) |-> err_2 == data_4 ;endproperty \n property name; @(negedge ref_clk_16) (  sig_5  && rx_2 ) &&  (  chip_4  || fsm_11  || tx_111  || cfg_11 ) &&  (  err_10  || core_15  != reg_18 ) |-> fsm_17 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "if (  chip_10 ) begin \n    clk_18 = hw_10;\n    clk_19 <= hw_12;\n    auth_114 <= core_1;\n    if ( auth_15  != core_3 ) begin\n        err_12 = auth_7;\n        tx_112 = reg_16;\n        fsm_17 <= chip_6;\n    end\n        if ( tx_27  || tx_26  != sig_27  || sig_3 ) begin\n            err_7 <= tx_16;\n            clk_3 <= rx_16;\n            sig_12 = err_14;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_12) (  chip_10 ) |-> clk_18 == hw_10 && clk_19 == hw_12 && auth_114 == core_1 ;endproperty \n property name; @(negedge clk_signal_12) (  chip_10 ) &&  (  auth_15  != core_3 ) |-> err_12 == auth_7 && tx_112 == reg_16 && fsm_17 == chip_6 ;endproperty \n property name; @(negedge clk_signal_12) (  chip_10 ) &&  (  auth_15  != core_3 ) &&  (  tx_27  || tx_26  != sig_27  || sig_3 ) |-> err_7 == tx_16 && clk_3 == rx_16 && sig_12 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_12"
    },
    {
        "Code": "if (  !sig_4 ) begin \n    data_120 <= cfg_11;\n    if ( auth_20  || core_20  != fsm_111  && reg_11 ) begin\n        err_9 = rx_16;\n    end\n        if ( fsm_16  && tx_5  != sig_11 ) begin\n            err_79 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_19) (  !sig_4 ) |-> data_120 == cfg_11 ;endproperty \n property name; @(negedge clk_out_19) (  !sig_4 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) |-> err_9 == rx_16 ;endproperty \n property name; @(negedge clk_out_19) (  !sig_4 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) &&  (  fsm_16  && tx_5  != sig_11 ) |-> err_79 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_19"
    },
    {
        "Code": "if (  rx_5 ) begin \n    auth_16 = data_6;\n    fsm_15 = rst_16;\n    rx_5 <= sig_14;\n    if ( clk_11  && core_5  && sig_9 ) begin\n        rst_1 <= core_2;\n        tx_33 <= core_17;\n        fsm_100 = tx_12;\n    end\n        if ( core_8  && err_8  || rst_14 ) begin\n            rx_9 <= data_9;\n            data_20 <= rx_15;\n            reg_7 = rst_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_4) (  rx_5 ) |-> auth_16 == data_6 && fsm_15 == rst_16 && rx_5 == sig_14 ;endproperty \n property name; @(negedge clk_in_4) (  rx_5 ) &&  (  clk_11  && core_5  && sig_9 ) |-> rst_1 == core_2 && tx_33 == core_17 && fsm_100 == tx_12 ;endproperty \n property name; @(negedge clk_in_4) (  rx_5 ) &&  (  clk_11  && core_5  && sig_9 ) &&  (  core_8  && err_8  || rst_14 ) |-> rx_9 == data_9 && data_20 == rx_15 && reg_7 == rst_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_4"
    },
    {
        "Code": "if (  clk_18  != core_5 ) begin \n    chip_14 <= clk_1;\n    if ( rx_7  && cfg_17 ) begin\n        rx_1 <= core_19;\n    end\n        if ( rx_113 ) begin\n            tx_18 = core_7;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_20) (  clk_18  != core_5 ) |-> chip_14 == clk_1 ;endproperty \n property name; @(posedge clk_osc_20) (  clk_18  != core_5 ) &&  (  rx_7  && cfg_17 ) |-> rx_1 == core_19 ;endproperty \n property name; @(posedge clk_osc_20) (  clk_18  != core_5 ) &&  (  rx_7  && cfg_17 ) &&  (  rx_113 ) |-> tx_18 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_20"
    },
    {
        "Code": "if (  data_15  && hw_3  != cfg_10 ) begin \n    rx_15 <= cfg_20;\n    clk_43 = clk_3;\n    cfg_14 <= hw_19;\n    if ( fsm_14  != auth_9 ) begin\n        err_17 = hw_7;\n        cfg_20 <= sig_18;\n        reg_173 <= data_4;\n    end\n        if ( rst_8  || rx_13  != fsm_8 ) begin\n            data_155 <= chip_3;\n            rx_5 = tx_3;\n            rx_18 <= err_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_8) (  data_15  && hw_3  != cfg_10 ) |-> rx_15 == cfg_20 && clk_43 == clk_3 && cfg_14 == hw_19 ;endproperty \n property name; @(posedge clk_out_8) (  data_15  && hw_3  != cfg_10 ) &&  (  fsm_14  != auth_9 ) |-> err_17 == hw_7 && cfg_20 == sig_18 && reg_173 == data_4 ;endproperty \n property name; @(posedge clk_out_8) (  data_15  && hw_3  != cfg_10 ) &&  (  fsm_14  != auth_9 ) &&  (  rst_8  || rx_13  != fsm_8 ) |-> data_155 == chip_3 && rx_5 == tx_3 && rx_18 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_8"
    },
    {
        "Code": "if (  cfg_4  && core_11  && data_9 ) begin \n    hw_38 <= chip_7;\n    reg_115 = cfg_16;\n    core_20 = err_15;\n    if ( cfg_20 ) begin\n        tx_10 = rx_10;\n        core_13 = rx_3;\n        core_11 <= cfg_5;\n    end\n        if ( fsm_8  || clk_13  || err_6 ) begin\n            rst_2 <= data_11;\n            err_17 <= sig_14;\n            fsm_9 = chip_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_8) (  cfg_4  && core_11  && data_9 ) |-> hw_38 == chip_7 && reg_115 == cfg_16 && core_20 == err_15 ;endproperty \n property name; @(posedge clk_gen_8) (  cfg_4  && core_11  && data_9 ) &&  (  cfg_20 ) |-> tx_10 == rx_10 && core_13 == rx_3 && core_11 == cfg_5 ;endproperty \n property name; @(posedge clk_gen_8) (  cfg_4  && core_11  && data_9 ) &&  (  cfg_20 ) &&  (  fsm_8  || clk_13  || err_6 ) |-> rst_2 == data_11 && err_17 == sig_14 && fsm_9 == chip_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_8"
    },
    {
        "Code": "if (  hw_6 ) begin \n    auth_114 <= reg_14;\n    auth_120 = tx_8;\n    sig_11 = rst_20;\n    if ( fsm_10  != chip_16  || fsm_20 ) begin\n        clk_43 <= reg_4;\n        cfg_105 <= rx_5;\n        chip_18 = cfg_11;\n    end\n        if ( fsm_3 ) begin\n            err_20 <= rst_10;\n            clk_15 <= rx_18;\n            sig_2 <= core_12;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_17) (  hw_6 ) |-> auth_114 == reg_14 && auth_120 == tx_8 && sig_11 == rst_20 ;endproperty \n property name; @(negedge mem_clock_17) (  hw_6 ) &&  (  fsm_10  != chip_16  || fsm_20 ) |-> clk_43 == reg_4 && cfg_105 == rx_5 && chip_18 == cfg_11 ;endproperty \n property name; @(negedge mem_clock_17) (  hw_6 ) &&  (  fsm_10  != chip_16  || fsm_20 ) &&  (  fsm_3 ) |-> err_20 == rst_10 && clk_15 == rx_18 && sig_2 == core_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_17"
    },
    {
        "Code": "if (  sig_19  != cfg_3  || tx_7 ) begin \n    auth_8 = cfg_3;\n    rx_3 = fsm_4;\n    err_2 = chip_19;\n    if ( cfg_14  || sig_6  || rst_6 ) begin\n        data_19 = sig_2;\n        fsm_3 <= hw_18;\n        chip_18 = reg_5;\n    end\n        if ( data_1  || rst_12  != chip_19  || cfg_119 ) begin\n            rst_3 <= rst_19;\n            chip_17 = auth_3;\n            data_13 = core_16;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_1) (  sig_19  != cfg_3  || tx_7 ) |-> auth_8 == cfg_3 && rx_3 == fsm_4 && err_2 == chip_19 ;endproperty \n property name; @(posedge mem_clock_1) (  sig_19  != cfg_3  || tx_7 ) &&  (  cfg_14  || sig_6  || rst_6 ) |-> data_19 == sig_2 && fsm_3 == hw_18 && chip_18 == reg_5 ;endproperty \n property name; @(posedge mem_clock_1) (  sig_19  != cfg_3  || tx_7 ) &&  (  cfg_14  || sig_6  || rst_6 ) &&  (  data_1  || rst_12  != chip_19  || cfg_119 ) |-> rst_3 == rst_19 && chip_17 == auth_3 && data_13 == core_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_1"
    },
    {
        "Code": "if (  rx_1 ) begin \n    reg_17 <= auth_12;\n    data_1 <= clk_6;\n    if ( reg_14  != err_1 ) begin\n        core_37 <= err_7;\n        reg_6 = clk_8;\n    end\n        if ( cfg_4  || rx_114  && cfg_10 ) begin\n            chip_96 <= clk_5;\n            rst_19 <= rx_18;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_19) (  rx_1 ) |-> reg_17 == auth_12 && data_1 == clk_6 ;endproperty \n property name; @(negedge clk_osc_19) (  rx_1 ) &&  (  reg_14  != err_1 ) |-> core_37 == err_7 && reg_6 == clk_8 ;endproperty \n property name; @(negedge clk_osc_19) (  rx_1 ) &&  (  reg_14  != err_1 ) &&  (  cfg_4  || rx_114  && cfg_10 ) |-> chip_96 == clk_5 && rst_19 == rx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "if (  chip_13  || auth_3  && rst_13 ) begin \n    hw_11 = data_3;\n    clk_62 <= sig_3;\n    chip_20 = sig_6;\n    if ( chip_1  || auth_15  != fsm_8 ) begin\n        data_3 <= data_8;\n        clk_4 <= chip_6;\n        cfg_1 <= reg_4;\n    end\n        if ( auth_16  && hw_9  || core_3  && reg_6 ) begin\n            tx_5 = sig_6;\n            auth_114 <= tx_9;\n            chip_14 = cfg_4;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_2) (  chip_13  || auth_3  && rst_13 ) |-> hw_11 == data_3 && clk_62 == sig_3 && chip_20 == sig_6 ;endproperty \n property name; @(posedge pll_clk_2) (  chip_13  || auth_3  && rst_13 ) &&  (  chip_1  || auth_15  != fsm_8 ) |-> data_3 == data_8 && clk_4 == chip_6 && cfg_1 == reg_4 ;endproperty \n property name; @(posedge pll_clk_2) (  chip_13  || auth_3  && rst_13 ) &&  (  chip_1  || auth_15  != fsm_8 ) &&  (  auth_16  && hw_9  || core_3  && reg_6 ) |-> tx_5 == sig_6 && auth_114 == tx_9 && chip_14 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_2"
    },
    {
        "Code": "if (  sig_9  != err_2  || chip_13 ) begin \n    chip_12 = tx_8;\n    err_5 <= core_1;\n    rx_5 <= rx_8;\n    if ( tx_4  && core_10 ) begin\n        rx_7 = chip_3;\n        data_155 <= auth_5;\n        data_19 = core_13;\n    end\n        if ( tx_8 ) begin\n            core_16 <= rst_4;\n            fsm_15 <= core_15;\n            rx_20 = reg_7;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_1) (  sig_9  != err_2  || chip_13 ) |-> chip_12 == tx_8 && err_5 == core_1 && rx_5 == rx_8 ;endproperty \n property name; @(posedge main_clk_1) (  sig_9  != err_2  || chip_13 ) &&  (  tx_4  && core_10 ) |-> rx_7 == chip_3 && data_155 == auth_5 && data_19 == core_13 ;endproperty \n property name; @(posedge main_clk_1) (  sig_9  != err_2  || chip_13 ) &&  (  tx_4  && core_10 ) &&  (  tx_8 ) |-> core_16 == rst_4 && fsm_15 == core_15 && rx_20 == reg_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_1"
    },
    {
        "Code": "if (  chip_13  != fsm_9  && hw_14 ) begin \n    sig_63 = fsm_8;\n    auth_18 = clk_3;\n    chip_9 = err_18;\n    if ( clk_6 ) begin\n        core_112 = tx_5;\n        hw_16 = fsm_8;\n        clk_9 <= rst_13;\n    end\n        if ( fsm_111  || sig_7  && fsm_13 ) begin\n            rx_20 <= fsm_10;\n            core_19 <= chip_14;\n            hw_12 = fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_16) (  chip_13  != fsm_9  && hw_14 ) |-> sig_63 == fsm_8 && auth_18 == clk_3 && chip_9 == err_18 ;endproperty \n property name; @(negedge clock_source_16) (  chip_13  != fsm_9  && hw_14 ) &&  (  clk_6 ) |-> core_112 == tx_5 && hw_16 == fsm_8 && clk_9 == rst_13 ;endproperty \n property name; @(negedge clock_source_16) (  chip_13  != fsm_9  && hw_14 ) &&  (  clk_6 ) &&  (  fsm_111  || sig_7  && fsm_13 ) |-> rx_20 == fsm_10 && core_19 == chip_14 && hw_12 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_16"
    },
    {
        "Code": "if (  tx_11 ) begin \n    clk_7 = reg_2;\n    sig_28 = sig_17;\n    reg_11 <= rx_12;\n    if ( core_17  && hw_5  && tx_18  != sig_3 ) begin\n        sig_172 <= err_2;\n        tx_4 = sig_6;\n        rst_3 <= data_15;\n    end\n        if ( reg_16  && fsm_9  && data_3 ) begin\n            rx_9 = cfg_2;\n            rst_4 = rst_1;\n            fsm_8 <= reg_11;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_9) (  tx_11 ) |-> clk_7 == reg_2 && sig_28 == sig_17 && reg_11 == rx_12 ;endproperty \n property name; @(negedge mem_clock_9) (  tx_11 ) &&  (  core_17  && hw_5  && tx_18  != sig_3 ) |-> sig_172 == err_2 && tx_4 == sig_6 && rst_3 == data_15 ;endproperty \n property name; @(negedge mem_clock_9) (  tx_11 ) &&  (  core_17  && hw_5  && tx_18  != sig_3 ) &&  (  reg_16  && fsm_9  && data_3 ) |-> rx_9 == cfg_2 && rst_4 == rst_1 && fsm_8 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "if (  core_14  && rx_5  && reg_5  && reg_18 ) begin \n    chip_5 = rst_4;\n    fsm_100 <= core_1;\n    fsm_26 = clk_11;\n    if ( cfg_8  || rx_1  || clk_13  && sig_20 ) begin\n        rx_16 = core_20;\n        cfg_13 = core_4;\n        cfg_9 <= reg_15;\n    end\n        if ( chip_3  != err_12  || hw_10  || chip_8 ) begin\n            cfg_183 = err_1;\n            fsm_6 <= fsm_5;\n            chip_7 = clk_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_20) (  core_14  && rx_5  && reg_5  && reg_18 ) |-> chip_5 == rst_4 && fsm_100 == core_1 && fsm_26 == clk_11 ;endproperty \n property name; @(posedge clk_signal_20) (  core_14  && rx_5  && reg_5  && reg_18 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_20 ) |-> rx_16 == core_20 && cfg_13 == core_4 && cfg_9 == reg_15 ;endproperty \n property name; @(posedge clk_signal_20) (  core_14  && rx_5  && reg_5  && reg_18 ) &&  (  cfg_8  || rx_1  || clk_13  && sig_20 ) &&  (  chip_3  != err_12  || hw_10  || chip_8 ) |-> cfg_183 == err_1 && fsm_6 == fsm_5 && chip_7 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_20"
    },
    {
        "Code": "if (  core_2 ) begin \n    chip_96 = fsm_14;\n    data_18 <= auth_9;\n    err_12 <= core_10;\n    if ( rx_1  || clk_10  && data_19 ) begin\n        rx_13 <= hw_4;\n        hw_18 <= cfg_1;\n        core_75 <= rx_11;\n    end\n        if ( rst_2  != err_16 ) begin\n            hw_38 = cfg_2;\n            rx_11 <= reg_2;\n            err_18 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_2) (  core_2 ) |-> chip_96 == fsm_14 && data_18 == auth_9 && err_12 == core_10 ;endproperty \n property name; @(posedge clk_gen_2) (  core_2 ) &&  (  rx_1  || clk_10  && data_19 ) |-> rx_13 == hw_4 && hw_18 == cfg_1 && core_75 == rx_11 ;endproperty \n property name; @(posedge clk_gen_2) (  core_2 ) &&  (  rx_1  || clk_10  && data_19 ) &&  (  rst_2  != err_16 ) |-> hw_38 == cfg_2 && rx_11 == reg_2 && err_18 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_2"
    },
    {
        "Code": "if (  rx_16  != cfg_18  || auth_1 ) begin \n    sig_63 = tx_11;\n    reg_115 <= err_7;\n    cfg_19 = reg_11;\n    if ( clk_18 ) begin\n        reg_18 = sig_19;\n        tx_2 <= rx_12;\n        err_15 = rx_20;\n    end\n        if ( clk_16  && hw_20 ) begin\n            tx_11 = reg_20;\n            cfg_4 <= auth_12;\n            clk_18 = data_9;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_20) (  rx_16  != cfg_18  || auth_1 ) |-> sig_63 == tx_11 && reg_115 == err_7 && cfg_19 == reg_11 ;endproperty \n property name; @(negedge cpu_clock_20) (  rx_16  != cfg_18  || auth_1 ) &&  (  clk_18 ) |-> reg_18 == sig_19 && tx_2 == rx_12 && err_15 == rx_20 ;endproperty \n property name; @(negedge cpu_clock_20) (  rx_16  != cfg_18  || auth_1 ) &&  (  clk_18 ) &&  (  clk_16  && hw_20 ) |-> tx_11 == reg_20 && cfg_4 == auth_12 && clk_18 == data_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_20"
    },
    {
        "Code": "if (  cfg_15  || core_6 ) begin \n    data_203 = rx_3;\n    if ( err_20  && sig_13 ) begin\n        fsm_7 = sig_16;\n    end\n        if ( reg_15  || chip_5  != rst_4  && core_6 ) begin\n            cfg_15 = data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_5) (  cfg_15  || core_6 ) |-> data_203 == rx_3 ;endproperty \n property name; @(posedge clk_gen_5) (  cfg_15  || core_6 ) &&  (  err_20  && sig_13 ) |-> fsm_7 == sig_16 ;endproperty \n property name; @(posedge clk_gen_5) (  cfg_15  || core_6 ) &&  (  err_20  && sig_13 ) &&  (  reg_15  || chip_5  != rst_4  && core_6 ) |-> cfg_15 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_5"
    },
    {
        "Code": "if (  auth_6  || data_12  && rst_20  && cfg_20 ) begin \n    data_5 = reg_9;\n    fsm_1 = sig_14;\n    if ( cfg_4  || rx_18  && cfg_10 ) begin\n        cfg_19 = err_11;\n        core_37 <= clk_11;\n    end\n        if ( chip_15  && auth_16  || tx_5  || rst_16 ) begin\n            hw_9 <= sig_12;\n            rx_19 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_13) (  auth_6  || data_12  && rst_20  && cfg_20 ) |-> data_5 == reg_9 && fsm_1 == sig_14 ;endproperty \n property name; @(negedge clk_gen_13) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  cfg_4  || rx_18  && cfg_10 ) |-> cfg_19 == err_11 && core_37 == clk_11 ;endproperty \n property name; @(negedge clk_gen_13) (  auth_6  || data_12  && rst_20  && cfg_20 ) &&  (  cfg_4  || rx_18  && cfg_10 ) &&  (  chip_15  && auth_16  || tx_5  || rst_16 ) |-> hw_9 == sig_12 && rx_19 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_13"
    },
    {
        "Code": "if (  auth_18  != hw_11 ) begin \n    hw_1 <= reg_12;\n    hw_12 <= fsm_3;\n    if ( rst_9  || auth_11 ) begin\n        tx_9 = core_13;\n        fsm_3 = fsm_18;\n    end\n        if ( core_16 ) begin\n            hw_19 = tx_14;\n            hw_8 <= tx_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_1) (  auth_18  != hw_11 ) |-> hw_1 == reg_12 && hw_12 == fsm_3 ;endproperty \n property name; @(posedge clk_in_1) (  auth_18  != hw_11 ) &&  (  rst_9  || auth_11 ) |-> tx_9 == core_13 && fsm_3 == fsm_18 ;endproperty \n property name; @(posedge clk_in_1) (  auth_18  != hw_11 ) &&  (  rst_9  || auth_11 ) &&  (  core_16 ) |-> hw_19 == tx_14 && hw_8 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_1"
    },
    {
        "Code": "if (  chip_15  != err_6  && tx_11  || cfg_4 ) begin \n    rst_11 <= clk_5;\n    err_19 = cfg_18;\n    cfg_52 <= core_1;\n    if ( core_8 ) begin\n        rst_120 = sig_2;\n        reg_20 = chip_7;\n        hw_8 = err_11;\n    end\n        if ( fsm_110  || rx_1  != core_9 ) begin\n            err_4 <= cfg_9;\n            err_5 = hw_15;\n            cfg_1 <= hw_3;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_20) (  chip_15  != err_6  && tx_11  || cfg_4 ) |-> rst_11 == clk_5 && err_19 == cfg_18 && cfg_52 == core_1 ;endproperty \n property name; @(negedge bus_clock_20) (  chip_15  != err_6  && tx_11  || cfg_4 ) &&  (  core_8 ) |-> rst_120 == sig_2 && reg_20 == chip_7 && hw_8 == err_11 ;endproperty \n property name; @(negedge bus_clock_20) (  chip_15  != err_6  && tx_11  || cfg_4 ) &&  (  core_8 ) &&  (  fsm_110  || rx_1  != core_9 ) |-> err_4 == cfg_9 && err_5 == hw_15 && cfg_1 == hw_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_20"
    },
    {
        "Code": "if (  auth_1  && hw_6 ) begin \n    clk_11 <= err_15;\n    if ( fsm_7  != reg_17  || err_13 ) begin\n        auth_20 = data_15;\n    end\n        if ( clk_11 ) begin\n            core_14 <= chip_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_20) (  auth_1  && hw_6 ) |-> clk_11 == err_15 ;endproperty \n property name; @(posedge clk_in_20) (  auth_1  && hw_6 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> auth_20 == data_15 ;endproperty \n property name; @(posedge clk_in_20) (  auth_1  && hw_6 ) &&  (  fsm_7  != reg_17  || err_13 ) &&  (  clk_11 ) |-> core_14 == chip_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_20"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    core_11 = rx_3;\n    sig_6 = reg_16;\n    sig_16 = data_12;\n    if ( fsm_62  && clk_20 ) begin\n        auth_117 = auth_9;\n        auth_114 <= auth_20;\n        auth_18 <= data_6;\n    end\n        if ( tx_18  || cfg_19  && clk_5  || chip_19 ) begin\n            data_185 <= hw_12;\n            rst_5 = tx_5;\n            core_37 = err_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_5) (  cfg_9 ) |-> core_11 == rx_3 && sig_6 == reg_16 && sig_16 == data_12 ;endproperty \n property name; @(posedge clk_in_5) (  cfg_9 ) &&  (  fsm_62  && clk_20 ) |-> auth_117 == auth_9 && auth_114 == auth_20 && auth_18 == data_6 ;endproperty \n property name; @(posedge clk_in_5) (  cfg_9 ) &&  (  fsm_62  && clk_20 ) &&  (  tx_18  || cfg_19  && clk_5  || chip_19 ) |-> data_185 == hw_12 && rst_5 == tx_5 && core_37 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_5"
    },
    {
        "Code": "if (  hw_9  || sig_20  || rst_4  != tx_18 ) begin \n    tx_115 = clk_3;\n    reg_20 = tx_18;\n    if ( auth_11  && fsm_14  || rx_12 ) begin\n        auth_117 <= fsm_4;\n        rst_3 <= auth_16;\n    end\n        if ( clk_11  != core_118 ) begin\n            rx_18 <= tx_8;\n            rst_15 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_3) (  hw_9  || sig_20  || rst_4  != tx_18 ) |-> tx_115 == clk_3 && reg_20 == tx_18 ;endproperty \n property name; @(posedge clk_signal_3) (  hw_9  || sig_20  || rst_4  != tx_18 ) &&  (  auth_11  && fsm_14  || rx_12 ) |-> auth_117 == fsm_4 && rst_3 == auth_16 ;endproperty \n property name; @(posedge clk_signal_3) (  hw_9  || sig_20  || rst_4  != tx_18 ) &&  (  auth_11  && fsm_14  || rx_12 ) &&  (  clk_11  != core_118 ) |-> rx_18 == tx_8 && rst_15 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_3"
    },
    {
        "Code": "if (  data_3  && sig_14 ) begin \n    auth_17 = fsm_5;\n    tx_27 = clk_2;\n    if ( tx_15  || tx_10 ) begin\n        rst_5 = rst_3;\n        err_79 = hw_10;\n    end\n        if ( core_3  || data_12 ) begin\n            sig_18 = cfg_7;\n            rx_7 <= cfg_13;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_2) (  data_3  && sig_14 ) |-> auth_17 == fsm_5 && tx_27 == clk_2 ;endproperty \n property name; @(posedge mem_clock_2) (  data_3  && sig_14 ) &&  (  tx_15  || tx_10 ) |-> rst_5 == rst_3 && err_79 == hw_10 ;endproperty \n property name; @(posedge mem_clock_2) (  data_3  && sig_14 ) &&  (  tx_15  || tx_10 ) &&  (  core_3  || data_12 ) |-> sig_18 == cfg_7 && rx_7 == cfg_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_2"
    },
    {
        "Code": "if (  !tx_1 ) begin \n    hw_15 <= auth_12;\n    cfg_208 <= sig_9;\n    auth_1 <= sig_14;\n    if ( reg_12 ) begin\n        fsm_10 = auth_4;\n        err_4 = err_13;\n        core_75 = hw_8;\n    end\n        if ( rst_20  != fsm_16  && fsm_13  != cfg_5 ) begin\n            fsm_116 <= chip_17;\n            sig_2 <= hw_17;\n            hw_19 <= rst_7;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_2) (  !tx_1 ) |-> hw_15 == auth_12 && cfg_208 == sig_9 && auth_1 == sig_14 ;endproperty \n property name; @(negedge async_clk_2) (  !tx_1 ) &&  (  reg_12 ) |-> fsm_10 == auth_4 && err_4 == err_13 && core_75 == hw_8 ;endproperty \n property name; @(negedge async_clk_2) (  !tx_1 ) &&  (  reg_12 ) &&  (  rst_20  != fsm_16  && fsm_13  != cfg_5 ) |-> fsm_116 == chip_17 && sig_2 == hw_17 && hw_19 == rst_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_2"
    },
    {
        "Code": "if (  rx_117  || chip_20  || cfg_15 ) begin \n    tx_13 = core_1;\n    rx_1 <= core_13;\n    if ( core_14 ) begin\n        auth_6 <= fsm_17;\n        reg_13 = err_10;\n    end\n        if ( core_16  != data_16 ) begin\n            data_16 = data_18;\n            err_15 = data_14;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_18) (  rx_117  || chip_20  || cfg_15 ) |-> tx_13 == core_1 && rx_1 == core_13 ;endproperty \n property name; @(negedge clock_source_18) (  rx_117  || chip_20  || cfg_15 ) &&  (  core_14 ) |-> auth_6 == fsm_17 && reg_13 == err_10 ;endproperty \n property name; @(negedge clock_source_18) (  rx_117  || chip_20  || cfg_15 ) &&  (  core_14 ) &&  (  core_16  != data_16 ) |-> data_16 == data_18 && err_15 == data_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_18"
    },
    {
        "Code": "if (  hw_3  || core_3  && core_2 ) begin \n    rx_16 <= reg_5;\n    if ( hw_2  != hw_4  || auth_18 ) begin\n        fsm_11 <= rx_18;\n    end\n        if ( sig_18 ) begin\n            rx_19 = rx_3;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_10) (  hw_3  || core_3  && core_2 ) |-> rx_16 == reg_5 ;endproperty \n property name; @(posedge clk_in_10) (  hw_3  || core_3  && core_2 ) &&  (  hw_2  != hw_4  || auth_18 ) |-> fsm_11 == rx_18 ;endproperty \n property name; @(posedge clk_in_10) (  hw_3  || core_3  && core_2 ) &&  (  hw_2  != hw_4  || auth_18 ) &&  (  sig_18 ) |-> rx_19 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_10"
    },
    {
        "Code": "if (  err_16  && chip_6 ) begin \n    reg_15 <= reg_12;\n    data_17 = rx_13;\n    hw_10 = reg_4;\n    if ( tx_2 ) begin\n        sig_172 <= fsm_15;\n        data_10 = cfg_59;\n        rst_154 = fsm_8;\n    end\n        if ( rst_6  != clk_14  && core_10  && chip_11 ) begin\n            rx_8 = cfg_18;\n            err_18 = chip_1;\n            tx_14 <= auth_3;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_11) (  err_16  && chip_6 ) |-> reg_15 == reg_12 && data_17 == rx_13 && hw_10 == reg_4 ;endproperty \n property name; @(negedge async_clk_11) (  err_16  && chip_6 ) &&  (  tx_2 ) |-> sig_172 == fsm_15 && data_10 == cfg_59 && rst_154 == fsm_8 ;endproperty \n property name; @(negedge async_clk_11) (  err_16  && chip_6 ) &&  (  tx_2 ) &&  (  rst_6  != clk_14  && core_10  && chip_11 ) |-> rx_8 == cfg_18 && err_18 == chip_1 && tx_14 == auth_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "if (  sig_8  && reg_4 ) begin \n    chip_5 <= tx_2;\n    if ( sig_7  && auth_14  || hw_17 ) begin\n        fsm_6 <= reg_14;\n    end\n        if ( reg_18  != chip_9  || sig_17  && rst_2 ) begin\n            chip_16 = cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_15) (  sig_8  && reg_4 ) |-> chip_5 == tx_2 ;endproperty \n property name; @(negedge bus_clock_15) (  sig_8  && reg_4 ) &&  (  sig_7  && auth_14  || hw_17 ) |-> fsm_6 == reg_14 ;endproperty \n property name; @(negedge bus_clock_15) (  sig_8  && reg_4 ) &&  (  sig_7  && auth_14  || hw_17 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) |-> chip_16 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_15"
    },
    {
        "Code": "if (  !auth_4 ) begin \n    hw_18 <= rx_20;\n    tx_112 = reg_7;\n    if ( core_12 ) begin\n        clk_10 = err_4;\n        auth_11 = chip_16;\n    end\n        if ( fsm_9  != clk_3 ) begin\n            hw_79 = tx_18;\n            core_19 = data_11;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  !auth_4 ) |-> hw_18 == rx_20 && tx_112 == reg_7 ;endproperty \n property name; @(posedge async_clk_10) (  !auth_4 ) &&  (  core_12 ) |-> clk_10 == err_4 && auth_11 == chip_16 ;endproperty \n property name; @(posedge async_clk_10) (  !auth_4 ) &&  (  core_12 ) &&  (  fsm_9  != clk_3 ) |-> hw_79 == tx_18 && core_19 == data_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  data_18 ) begin \n    core_10 = cfg_11;\n    clk_15 <= sig_12;\n    hw_18 = reg_15;\n    if ( rx_2  || reg_11 ) begin\n        cfg_183 = cfg_1;\n        sig_172 <= fsm_2;\n        rx_125 <= rst_19;\n    end\n        if ( rx_10  || rx_1  != data_10 ) begin\n            auth_19 = chip_6;\n            hw_79 <= sig_2;\n            hw_12 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_5) (  data_18 ) |-> core_10 == cfg_11 && clk_15 == sig_12 && hw_18 == reg_15 ;endproperty \n property name; @(posedge async_clk_5) (  data_18 ) &&  (  rx_2  || reg_11 ) |-> cfg_183 == cfg_1 && sig_172 == fsm_2 && rx_125 == rst_19 ;endproperty \n property name; @(posedge async_clk_5) (  data_18 ) &&  (  rx_2  || reg_11 ) &&  (  rx_10  || rx_1  != data_10 ) |-> auth_19 == chip_6 && hw_79 == sig_2 && hw_12 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_5"
    },
    {
        "Code": "if (  sig_13  && reg_1  != fsm_18  || auth_14 ) begin \n    cfg_15 = auth_2;\n    sig_1 = chip_7;\n    if ( fsm_9  != clk_3 ) begin\n        chip_96 = data_4;\n        data_11 <= err_4;\n    end\n        if ( clk_1  != auth_14 ) begin\n            chip_20 = clk_6;\n            tx_115 = reg_2;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_9) (  sig_13  && reg_1  != fsm_18  || auth_14 ) |-> cfg_15 == auth_2 && sig_1 == chip_7 ;endproperty \n property name; @(negedge bus_clock_9) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  fsm_9  != clk_3 ) |-> chip_96 == data_4 && data_11 == err_4 ;endproperty \n property name; @(negedge bus_clock_9) (  sig_13  && reg_1  != fsm_18  || auth_14 ) &&  (  fsm_9  != clk_3 ) &&  (  clk_1  != auth_14 ) |-> chip_20 == clk_6 && tx_115 == reg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_9"
    },
    {
        "Code": "if (  hw_9 ) begin \n    data_19 <= auth_120;\n    auth_13 = hw_17;\n    if ( rst_10  || clk_5  && fsm_17  || rx_20 ) begin\n        reg_4 <= data_18;\n        core_9 <= cfg_11;\n    end\n        if ( auth_14  && rst_19  || tx_3  != sig_6 ) begin\n            chip_20 = rx_13;\n            sig_11 <= tx_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_3) (  hw_9 ) |-> data_19 == auth_120 && auth_13 == hw_17 ;endproperty \n property name; @(posedge clk_reset_3) (  hw_9 ) &&  (  rst_10  || clk_5  && fsm_17  || rx_20 ) |-> reg_4 == data_18 && core_9 == cfg_11 ;endproperty \n property name; @(posedge clk_reset_3) (  hw_9 ) &&  (  rst_10  || clk_5  && fsm_17  || rx_20 ) &&  (  auth_14  && rst_19  || tx_3  != sig_6 ) |-> chip_20 == rx_13 && sig_11 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_3"
    },
    {
        "Code": "if (  !rx_8 ) begin \n    chip_15 = data_10;\n    core_20 = reg_4;\n    hw_2 = cfg_9;\n    if ( chip_17  != tx_120 ) begin\n        sig_149 = clk_16;\n        auth_12 <= sig_16;\n        rx_10 = tx_2;\n    end\n        if ( reg_18  != chip_9  || sig_17  && rst_2 ) begin\n            chip_109 <= sig_8;\n            auth_14 = reg_5;\n            cfg_105 = data_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_16) (  !rx_8 ) |-> chip_15 == data_10 && core_20 == reg_4 && hw_2 == cfg_9 ;endproperty \n property name; @(negedge clk_gen_16) (  !rx_8 ) &&  (  chip_17  != tx_120 ) |-> sig_149 == clk_16 && auth_12 == sig_16 && rx_10 == tx_2 ;endproperty \n property name; @(negedge clk_gen_16) (  !rx_8 ) &&  (  chip_17  != tx_120 ) &&  (  reg_18  != chip_9  || sig_17  && rst_2 ) |-> chip_109 == sig_8 && auth_14 == reg_5 && cfg_105 == data_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_16"
    },
    {
        "Code": "if (  sig_14  || cfg_12  != data_16 ) begin \n    clk_122 <= tx_7;\n    auth_6 <= clk_12;\n    fsm_2 = rst_6;\n    if ( tx_2  && fsm_52 ) begin\n        err_19 = core_1;\n        fsm_13 <= cfg_4;\n        rst_52 <= err_8;\n    end\n        if ( reg_7  != clk_15  || hw_16 ) begin\n            err_79 = rx_20;\n            tx_1 <= sig_3;\n            reg_116 = reg_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_9) (  sig_14  || cfg_12  != data_16 ) |-> clk_122 == tx_7 && auth_6 == clk_12 && fsm_2 == rst_6 ;endproperty \n property name; @(posedge clk_osc_9) (  sig_14  || cfg_12  != data_16 ) &&  (  tx_2  && fsm_52 ) |-> err_19 == core_1 && fsm_13 == cfg_4 && rst_52 == err_8 ;endproperty \n property name; @(posedge clk_osc_9) (  sig_14  || cfg_12  != data_16 ) &&  (  tx_2  && fsm_52 ) &&  (  reg_7  != clk_15  || hw_16 ) |-> err_79 == rx_20 && tx_1 == sig_3 && reg_116 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_9"
    },
    {
        "Code": "if (  data_9  != err_119  || cfg_12 ) begin \n    tx_112 <= tx_4;\n    chip_5 = err_1;\n    sig_4 <= err_6;\n    if ( auth_15  != core_3 ) begin\n        tx_11 = cfg_4;\n        core_6 = hw_10;\n        sig_1 <= data_3;\n    end\n        if ( clk_13  != auth_12  || cfg_10 ) begin\n            rst_18 <= err_11;\n            data_2 = reg_4;\n            hw_15 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_14) (  data_9  != err_119  || cfg_12 ) |-> tx_112 == tx_4 && chip_5 == err_1 && sig_4 == err_6 ;endproperty \n property name; @(posedge async_clk_14) (  data_9  != err_119  || cfg_12 ) &&  (  auth_15  != core_3 ) |-> tx_11 == cfg_4 && core_6 == hw_10 && sig_1 == data_3 ;endproperty \n property name; @(posedge async_clk_14) (  data_9  != err_119  || cfg_12 ) &&  (  auth_15  != core_3 ) &&  (  clk_13  != auth_12  || cfg_10 ) |-> rst_18 == err_11 && data_2 == reg_4 && hw_15 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_14"
    },
    {
        "Code": "if (  err_17  != rst_9 ) begin \n    clk_4 = reg_3;\n    if ( rx_15  && chip_15 ) begin\n        core_3 <= rx_18;\n    end\n        if ( fsm_19  != sig_1  || fsm_12 ) begin\n            cfg_2 <= tx_7;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_11) (  err_17  != rst_9 ) |-> clk_4 == reg_3 ;endproperty \n property name; @(posedge bus_clock_11) (  err_17  != rst_9 ) &&  (  rx_15  && chip_15 ) |-> core_3 == rx_18 ;endproperty \n property name; @(posedge bus_clock_11) (  err_17  != rst_9 ) &&  (  rx_15  && chip_15 ) &&  (  fsm_19  != sig_1  || fsm_12 ) |-> cfg_2 == tx_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "if (  rx_10  != sig_4  && chip_19  && chip_15 ) begin \n    err_20 = cfg_11;\n    rst_14 = clk_2;\n    fsm_5 <= clk_19;\n    if ( hw_9  && hw_18  || auth_118 ) begin\n        data_18 = auth_16;\n        hw_196 = tx_15;\n        rx_10 <= sig_8;\n    end\n        if ( sig_15  && sig_15 ) begin\n            sig_1 = chip_7;\n            tx_4 <= auth_12;\n            core_12 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_13) (  rx_10  != sig_4  && chip_19  && chip_15 ) |-> err_20 == cfg_11 && rst_14 == clk_2 && fsm_5 == clk_19 ;endproperty \n property name; @(posedge clk_gen_13) (  rx_10  != sig_4  && chip_19  && chip_15 ) &&  (  hw_9  && hw_18  || auth_118 ) |-> data_18 == auth_16 && hw_196 == tx_15 && rx_10 == sig_8 ;endproperty \n property name; @(posedge clk_gen_13) (  rx_10  != sig_4  && chip_19  && chip_15 ) &&  (  hw_9  && hw_18  || auth_118 ) &&  (  sig_15  && sig_15 ) |-> sig_1 == chip_7 && tx_4 == auth_12 && core_12 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_13"
    },
    {
        "Code": "if (  err_13  && chip_4  || fsm_3 ) begin \n    chip_17 <= reg_2;\n    reg_15 = err_11;\n    if ( err_10 ) begin\n        rst_19 = rst_19;\n        tx_114 <= chip_3;\n    end\n        if ( rx_12  != core_15  || tx_7  && hw_7 ) begin\n            data_4 <= rx_11;\n            err_20 = data_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_18) (  err_13  && chip_4  || fsm_3 ) |-> chip_17 == reg_2 && reg_15 == err_11 ;endproperty \n property name; @(posedge clk_in_18) (  err_13  && chip_4  || fsm_3 ) &&  (  err_10 ) |-> rst_19 == rst_19 && tx_114 == chip_3 ;endproperty \n property name; @(posedge clk_in_18) (  err_13  && chip_4  || fsm_3 ) &&  (  err_10 ) &&  (  rx_12  != core_15  || tx_7  && hw_7 ) |-> data_4 == rx_11 && err_20 == data_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_18"
    },
    {
        "Code": "if (  auth_6 ) begin \n    rx_7 = reg_19;\n    core_7 <= rst_3;\n    hw_5 <= rst_8;\n    if ( fsm_18  != reg_11 ) begin\n        reg_58 <= rst_19;\n        core_9 = sig_2;\n        data_5 = cfg_7;\n    end\n        if ( cfg_9  && hw_3  != rx_13 ) begin\n            rx_6 <= core_9;\n            err_18 = fsm_19;\n            rx_18 = cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_15) (  auth_6 ) |-> rx_7 == reg_19 && core_7 == rst_3 && hw_5 == rst_8 ;endproperty \n property name; @(negedge clk_osc_15) (  auth_6 ) &&  (  fsm_18  != reg_11 ) |-> reg_58 == rst_19 && core_9 == sig_2 && data_5 == cfg_7 ;endproperty \n property name; @(negedge clk_osc_15) (  auth_6 ) &&  (  fsm_18  != reg_11 ) &&  (  cfg_9  && hw_3  != rx_13 ) |-> rx_6 == core_9 && err_18 == fsm_19 && rx_18 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_15"
    },
    {
        "Code": "if (  err_10  && core_20 ) begin \n    tx_33 <= chip_10;\n    if ( fsm_16  != auth_12 ) begin\n        err_5 <= rst_18;\n    end\n        if ( clk_1  || err_1  || chip_18 ) begin\n            rx_130 <= data_18;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_8) (  err_10  && core_20 ) |-> tx_33 == chip_10 ;endproperty \n property name; @(negedge main_clk_8) (  err_10  && core_20 ) &&  (  fsm_16  != auth_12 ) |-> err_5 == rst_18 ;endproperty \n property name; @(negedge main_clk_8) (  err_10  && core_20 ) &&  (  fsm_16  != auth_12 ) &&  (  clk_1  || err_1  || chip_18 ) |-> rx_130 == data_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_8"
    },
    {
        "Code": "if (  rx_6  && auth_1  != fsm_9 ) begin \n    clk_15 = rx_15;\n    core_7 = sig_9;\n    if ( tx_12  != reg_14  || clk_13  != sig_3 ) begin\n        data_18 = reg_11;\n        fsm_9 <= hw_5;\n    end\n        if ( sig_15  && sig_15 ) begin\n            core_10 <= rx_1;\n            core_37 = data_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_16) (  rx_6  && auth_1  != fsm_9 ) |-> clk_15 == rx_15 && core_7 == sig_9 ;endproperty \n property name; @(negedge clk_in_16) (  rx_6  && auth_1  != fsm_9 ) &&  (  tx_12  != reg_14  || clk_13  != sig_3 ) |-> data_18 == reg_11 && fsm_9 == hw_5 ;endproperty \n property name; @(negedge clk_in_16) (  rx_6  && auth_1  != fsm_9 ) &&  (  tx_12  != reg_14  || clk_13  != sig_3 ) &&  (  sig_15  && sig_15 ) |-> core_10 == rx_1 && core_37 == data_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_16"
    },
    {
        "Code": "if (  sig_1  && cfg_14  || chip_13 ) begin \n    reg_115 <= cfg_12;\n    data_16 <= hw_8;\n    if ( fsm_18  && rx_9  != sig_13  && sig_6 ) begin\n        tx_1010 = chip_3;\n        data_116 <= reg_6;\n    end\n        if ( err_17  || core_6  != rx_16  || auth_5 ) begin\n            cfg_11 <= clk_3;\n            tx_33 = rst_12;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_7) (  sig_1  && cfg_14  || chip_13 ) |-> reg_115 == cfg_12 && data_16 == hw_8 ;endproperty \n property name; @(negedge mem_clock_7) (  sig_1  && cfg_14  || chip_13 ) &&  (  fsm_18  && rx_9  != sig_13  && sig_6 ) |-> tx_1010 == chip_3 && data_116 == reg_6 ;endproperty \n property name; @(negedge mem_clock_7) (  sig_1  && cfg_14  || chip_13 ) &&  (  fsm_18  && rx_9  != sig_13  && sig_6 ) &&  (  err_17  || core_6  != rx_16  || auth_5 ) |-> cfg_11 == clk_3 && tx_33 == rst_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_7"
    },
    {
        "Code": "if (  core_5  || cfg_9  && rst_9  || auth_18 ) begin \n    sig_1 = err_12;\n    reg_20 = cfg_19;\n    if ( hw_18  && core_18  || tx_6 ) begin\n        hw_11 = auth_7;\n        err_50 = reg_14;\n    end\n        if ( err_6  != core_1  || core_2  && tx_3 ) begin\n            clk_8 <= chip_6;\n            rx_6 <= rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_1) (  core_5  || cfg_9  && rst_9  || auth_18 ) |-> sig_1 == err_12 && reg_20 == cfg_19 ;endproperty \n property name; @(negedge pll_clk_1) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  hw_18  && core_18  || tx_6 ) |-> hw_11 == auth_7 && err_50 == reg_14 ;endproperty \n property name; @(negedge pll_clk_1) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  hw_18  && core_18  || tx_6 ) &&  (  err_6  != core_1  || core_2  && tx_3 ) |-> clk_8 == chip_6 && rx_6 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_1"
    },
    {
        "Code": "if (  hw_6  != reg_12  && reg_7 ) begin \n    reg_17 = data_15;\n    cfg_2 <= reg_9;\n    if ( rx_13 ) begin\n        cfg_10 <= sig_14;\n        reg_12 = reg_14;\n    end\n        if ( rx_10  != tx_13 ) begin\n            core_13 <= clk_16;\n            hw_5 = hw_25;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_16) (  hw_6  != reg_12  && reg_7 ) |-> reg_17 == data_15 && cfg_2 == reg_9 ;endproperty \n property name; @(posedge clock_div_16) (  hw_6  != reg_12  && reg_7 ) &&  (  rx_13 ) |-> cfg_10 == sig_14 && reg_12 == reg_14 ;endproperty \n property name; @(posedge clock_div_16) (  hw_6  != reg_12  && reg_7 ) &&  (  rx_13 ) &&  (  rx_10  != tx_13 ) |-> core_13 == clk_16 && hw_5 == hw_25 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "if (  rst_13 ) begin \n    reg_118 <= clk_9;\n    clk_5 = reg_2;\n    fsm_114 = data_3;\n    if ( err_18  != auth_6 ) begin\n        sig_28 = cfg_13;\n        chip_2 <= core_10;\n        fsm_5 = hw_10;\n    end\n        if ( data_16  && sig_8  != err_10  || data_3 ) begin\n            sig_116 = fsm_19;\n            reg_10 <= auth_12;\n            chip_6 = clk_12;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_18) (  rst_13 ) |-> reg_118 == clk_9 && clk_5 == reg_2 && fsm_114 == data_3 ;endproperty \n property name; @(negedge fast_clk_18) (  rst_13 ) &&  (  err_18  != auth_6 ) |-> sig_28 == cfg_13 && chip_2 == core_10 && fsm_5 == hw_10 ;endproperty \n property name; @(negedge fast_clk_18) (  rst_13 ) &&  (  err_18  != auth_6 ) &&  (  data_16  && sig_8  != err_10  || data_3 ) |-> sig_116 == fsm_19 && reg_10 == auth_12 && chip_6 == clk_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_18"
    },
    {
        "Code": "if (  core_6 ) begin \n    chip_5 = data_11;\n    clk_9 <= cfg_20;\n    rx_11 <= chip_19;\n    if ( hw_13  && hw_3  && sig_4 ) begin\n        reg_2 = core_7;\n        fsm_20 <= core_4;\n        cfg_7 <= cfg_16;\n    end\n        if ( tx_16  || reg_16  || rst_16  || core_11 ) begin\n            clk_14 = chip_10;\n            rst_19 <= reg_5;\n            rst_7 <= cfg_8;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_14) (  core_6 ) |-> chip_5 == data_11 && clk_9 == cfg_20 && rx_11 == chip_19 ;endproperty \n property name; @(negedge cpu_clock_14) (  core_6 ) &&  (  hw_13  && hw_3  && sig_4 ) |-> reg_2 == core_7 && fsm_20 == core_4 && cfg_7 == cfg_16 ;endproperty \n property name; @(negedge cpu_clock_14) (  core_6 ) &&  (  hw_13  && hw_3  && sig_4 ) &&  (  tx_16  || reg_16  || rst_16  || core_11 ) |-> clk_14 == chip_10 && rst_19 == reg_5 && rst_7 == cfg_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_14"
    },
    {
        "Code": "if (  rx_19  != auth_19  || data_5 ) begin \n    rx_7 <= auth_9;\n    rst_120 <= reg_6;\n    sig_63 <= auth_16;\n    if ( rx_12  != core_15  || tx_7  && hw_7 ) begin\n        clk_19 <= chip_15;\n        core_75 = fsm_4;\n        data_185 = cfg_6;\n    end\n        if ( data_20 ) begin\n            rx_2 <= core_6;\n            cfg_9 = core_15;\n            auth_2 <= hw_20;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_14) (  rx_19  != auth_19  || data_5 ) |-> rx_7 == auth_9 && rst_120 == reg_6 && sig_63 == auth_16 ;endproperty \n property name; @(negedge core_clock_14) (  rx_19  != auth_19  || data_5 ) &&  (  rx_12  != core_15  || tx_7  && hw_7 ) |-> clk_19 == chip_15 && core_75 == fsm_4 && data_185 == cfg_6 ;endproperty \n property name; @(negedge core_clock_14) (  rx_19  != auth_19  || data_5 ) &&  (  rx_12  != core_15  || tx_7  && hw_7 ) &&  (  data_20 ) |-> rx_2 == core_6 && cfg_9 == core_15 && auth_2 == hw_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_14"
    },
    {
        "Code": "if (  tx_16  != tx_15  && clk_17 ) begin \n    reg_1 = sig_12;\n    core_17 = err_1;\n    data_116 <= core_1;\n    if ( cfg_10  != reg_18  || chip_18 ) begin\n        tx_4 <= rst_6;\n        data_178 = chip_18;\n        reg_10 <= hw_20;\n    end\n        if ( rst_3  != clk_33  || fsm_37  || hw_32 ) begin\n            data_16 <= clk_3;\n            data_15 = tx_14;\n            tx_12 = hw_3;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_20) (  tx_16  != tx_15  && clk_17 ) |-> reg_1 == sig_12 && core_17 == err_1 && data_116 == core_1 ;endproperty \n property name; @(negedge ref_clk_20) (  tx_16  != tx_15  && clk_17 ) &&  (  cfg_10  != reg_18  || chip_18 ) |-> tx_4 == rst_6 && data_178 == chip_18 && reg_10 == hw_20 ;endproperty \n property name; @(negedge ref_clk_20) (  tx_16  != tx_15  && clk_17 ) &&  (  cfg_10  != reg_18  || chip_18 ) &&  (  rst_3  != clk_33  || fsm_37  || hw_32 ) |-> data_16 == clk_3 && data_15 == tx_14 && tx_12 == hw_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_20"
    },
    {
        "Code": "if (  hw_17 ) begin \n    sig_15 <= hw_17;\n    core_18 <= auth_3;\n    if ( chip_3  && core_14  != hw_7  && clk_3 ) begin\n        core_13 <= clk_8;\n        err_14 = sig_17;\n    end\n        if ( tx_1  || tx_10 ) begin\n            tx_2 <= chip_4;\n            cfg_18 = chip_17;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_12) (  hw_17 ) |-> sig_15 == hw_17 && core_18 == auth_3 ;endproperty \n property name; @(negedge clock_source_12) (  hw_17 ) &&  (  chip_3  && core_14  != hw_7  && clk_3 ) |-> core_13 == clk_8 && err_14 == sig_17 ;endproperty \n property name; @(negedge clock_source_12) (  hw_17 ) &&  (  chip_3  && core_14  != hw_7  && clk_3 ) &&  (  tx_1  || tx_10 ) |-> tx_2 == chip_4 && cfg_18 == chip_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_12"
    },
    {
        "Code": "if (  clk_2  && chip_12  != rx_8 ) begin \n    sig_15 = data_12;\n    rst_116 = sig_3;\n    if ( rst_6  && fsm_5 ) begin\n        tx_13 <= core_90;\n        err_11 = hw_19;\n    end\n        if ( hw_9  != core_10  || cfg_6  != fsm_6 ) begin\n            fsm_19 = tx_11;\n            auth_120 <= clk_19;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_15) (  clk_2  && chip_12  != rx_8 ) |-> sig_15 == data_12 && rst_116 == sig_3 ;endproperty \n property name; @(negedge mem_clock_15) (  clk_2  && chip_12  != rx_8 ) &&  (  rst_6  && fsm_5 ) |-> tx_13 == core_90 && err_11 == hw_19 ;endproperty \n property name; @(negedge mem_clock_15) (  clk_2  && chip_12  != rx_8 ) &&  (  rst_6  && fsm_5 ) &&  (  hw_9  != core_10  || cfg_6  != fsm_6 ) |-> fsm_19 == tx_11 && auth_120 == clk_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_15"
    },
    {
        "Code": "if (  hw_8  != rst_209  || data_2020  && clk_7 ) begin \n    fsm_9 <= tx_20;\n    if ( data_9  || hw_15  || reg_13  && core_5 ) begin\n        rst_5 = data_17;\n    end\n        if ( sig_17  != fsm_1  && core_113  != auth_10 ) begin\n            clk_5 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_14) (  hw_8  != rst_209  || data_2020  && clk_7 ) |-> fsm_9 == tx_20 ;endproperty \n property name; @(posedge clk_reset_14) (  hw_8  != rst_209  || data_2020  && clk_7 ) &&  (  data_9  || hw_15  || reg_13  && core_5 ) |-> rst_5 == data_17 ;endproperty \n property name; @(posedge clk_reset_14) (  hw_8  != rst_209  || data_2020  && clk_7 ) &&  (  data_9  || hw_15  || reg_13  && core_5 ) &&  (  sig_17  != fsm_1  && core_113  != auth_10 ) |-> clk_5 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_14"
    },
    {
        "Code": "if (  hw_8 ) begin \n    fsm_5 <= rx_14;\n    data_185 = rx_18;\n    if ( rst_15  || chip_11 ) begin\n        rx_16 <= reg_13;\n        cfg_105 = data_4;\n    end\n        if ( hw_9  || cfg_17 ) begin\n            rst_20 <= rx_2;\n            err_18 <= reg_11;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_16) (  hw_8 ) |-> fsm_5 == rx_14 && data_185 == rx_18 ;endproperty \n property name; @(negedge ref_clk_16) (  hw_8 ) &&  (  rst_15  || chip_11 ) |-> rx_16 == reg_13 && cfg_105 == data_4 ;endproperty \n property name; @(negedge ref_clk_16) (  hw_8 ) &&  (  rst_15  || chip_11 ) &&  (  hw_9  || cfg_17 ) |-> rst_20 == rx_2 && err_18 == reg_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_16"
    },
    {
        "Code": "if (  fsm_11  != clk_6 ) begin \n    hw_8 <= hw_3;\n    core_7 = hw_12;\n    auth_18 <= reg_19;\n    if ( tx_5 ) begin\n        hw_7 = core_15;\n        fsm_112 = err_17;\n        sig_7 = rst_10;\n    end\n        if ( hw_20  || cfg_8 ) begin\n            reg_17 = core_15;\n            sig_15 <= tx_16;\n            fsm_42 <= data_22;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  fsm_11  != clk_6 ) |-> hw_8 == hw_3 && core_7 == hw_12 && auth_18 == reg_19 ;endproperty \n property name; @(posedge async_clk_10) (  fsm_11  != clk_6 ) &&  (  tx_5 ) |-> hw_7 == core_15 && fsm_112 == err_17 && sig_7 == rst_10 ;endproperty \n property name; @(posedge async_clk_10) (  fsm_11  != clk_6 ) &&  (  tx_5 ) &&  (  hw_20  || cfg_8 ) |-> reg_17 == core_15 && sig_15 == tx_16 && fsm_42 == data_22 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  auth_7  && rst_17 ) begin \n    cfg_208 = sig_14;\n    cfg_5 <= chip_11;\n    data_3 <= tx_6;\n    if ( auth_1  || auth_17 ) begin\n        sig_18 = cfg_15;\n        cfg_10 = rst_14;\n        core_11 <= data_5;\n    end\n        if ( chip_17  != core_9  || sig_3  || core_17 ) begin\n            clk_43 = hw_7;\n            rst_8 = tx_9;\n            tx_6 <= auth_120;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_6) (  auth_7  && rst_17 ) |-> cfg_208 == sig_14 && cfg_5 == chip_11 && data_3 == tx_6 ;endproperty \n property name; @(posedge clock_div_6) (  auth_7  && rst_17 ) &&  (  auth_1  || auth_17 ) |-> sig_18 == cfg_15 && cfg_10 == rst_14 && core_11 == data_5 ;endproperty \n property name; @(posedge clock_div_6) (  auth_7  && rst_17 ) &&  (  auth_1  || auth_17 ) &&  (  chip_17  != core_9  || sig_3  || core_17 ) |-> clk_43 == hw_7 && rst_8 == tx_9 && tx_6 == auth_120 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "if (  chip_13  || reg_5  != tx_10  && rst_20 ) begin \n    data_13 = reg_12;\n    tx_15 <= err_6;\n    if ( chip_1  || auth_15  != fsm_8 ) begin\n        clk_1 <= reg_4;\n        fsm_114 = cfg_16;\n    end\n        if ( rst_4 ) begin\n            data_15 <= data_4;\n            core_18 = clk_3;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_20) (  chip_13  || reg_5  != tx_10  && rst_20 ) |-> data_13 == reg_12 && tx_15 == err_6 ;endproperty \n property name; @(negedge fast_clk_20) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  chip_1  || auth_15  != fsm_8 ) |-> clk_1 == reg_4 && fsm_114 == cfg_16 ;endproperty \n property name; @(negedge fast_clk_20) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  chip_1  || auth_15  != fsm_8 ) &&  (  rst_4 ) |-> data_15 == data_4 && core_18 == clk_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_20"
    },
    {
        "Code": "if (  core_13 ) begin \n    sig_3 <= rst_6;\n    clk_6 = chip_3;\n    if ( chip_8 ) begin\n        chip_4 <= fsm_19;\n        rx_20 <= rst_4;\n    end\n        if ( auth_19  != fsm_20  || core_10  || chip_19 ) begin\n            hw_1 <= sig_14;\n            cfg_105 = chip_119;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_2) (  core_13 ) |-> sig_3 == rst_6 && clk_6 == chip_3 ;endproperty \n property name; @(negedge async_clk_2) (  core_13 ) &&  (  chip_8 ) |-> chip_4 == fsm_19 && rx_20 == rst_4 ;endproperty \n property name; @(negedge async_clk_2) (  core_13 ) &&  (  chip_8 ) &&  (  auth_19  != fsm_20  || core_10  || chip_19 ) |-> hw_1 == sig_14 && cfg_105 == chip_119 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_2"
    },
    {
        "Code": "if (  clk_7  != err_7  && hw_8 ) begin \n    cfg_105 <= sig_19;\n    data_2 = clk_7;\n    cfg_5 = core_4;\n    if ( core_1 ) begin\n        rst_12 = core_19;\n        auth_17 = cfg_1;\n        chip_20 = data_18;\n    end\n        if ( auth_20  || core_20  != fsm_13  && reg_11 ) begin\n            chip_19 <= auth_13;\n            hw_3 <= reg_7;\n            err_17 = rst_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_5) (  clk_7  != err_7  && hw_8 ) |-> cfg_105 == sig_19 && data_2 == clk_7 && cfg_5 == core_4 ;endproperty \n property name; @(negedge clk_in_5) (  clk_7  != err_7  && hw_8 ) &&  (  core_1 ) |-> rst_12 == core_19 && auth_17 == cfg_1 && chip_20 == data_18 ;endproperty \n property name; @(negedge clk_in_5) (  clk_7  != err_7  && hw_8 ) &&  (  core_1 ) &&  (  auth_20  || core_20  != fsm_13  && reg_11 ) |-> chip_19 == auth_13 && hw_3 == reg_7 && err_17 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_5"
    },
    {
        "Code": "if (  reg_14 ) begin \n    rst_138 <= rx_1;\n    if ( fsm_18  != cfg_12  && rst_14 ) begin\n        core_12 <= data_4;\n    end\n        if ( rx_9  || cfg_8 ) begin\n            rst_16 <= sig_25;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_12) (  reg_14 ) |-> rst_138 == rx_1 ;endproperty \n property name; @(posedge bus_clock_12) (  reg_14 ) &&  (  fsm_18  != cfg_12  && rst_14 ) |-> core_12 == data_4 ;endproperty \n property name; @(posedge bus_clock_12) (  reg_14 ) &&  (  fsm_18  != cfg_12  && rst_14 ) &&  (  rx_9  || cfg_8 ) |-> rst_16 == sig_25 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_12"
    },
    {
        "Code": "if (  tx_19  || hw_4  && core_3  && fsm_20 ) begin \n    rx_6 <= data_15;\n    fsm_18 <= data_12;\n    hw_13 = rst_9;\n    if ( auth_6  || sig_19  && rst_13 ) begin\n        tx_7 = reg_16;\n        err_12 = clk_14;\n        tx_2 <= chip_17;\n    end\n        if ( rst_20 ) begin\n            rx_114 <= data_9;\n            core_118 <= data_14;\n            hw_10 <= tx_16;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_13) (  tx_19  || hw_4  && core_3  && fsm_20 ) |-> rx_6 == data_15 && fsm_18 == data_12 && hw_13 == rst_9 ;endproperty \n property name; @(negedge clk_out_13) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  auth_6  || sig_19  && rst_13 ) |-> tx_7 == reg_16 && err_12 == clk_14 && tx_2 == chip_17 ;endproperty \n property name; @(negedge clk_out_13) (  tx_19  || hw_4  && core_3  && fsm_20 ) &&  (  auth_6  || sig_19  && rst_13 ) &&  (  rst_20 ) |-> rx_114 == data_9 && core_118 == data_14 && hw_10 == tx_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_13"
    },
    {
        "Code": "if (  sig_8  && reg_4 ) begin \n    reg_9 = cfg_11;\n    err_6 = err_17;\n    err_11 = core_120;\n    if ( reg_17  || data_8  || data_3  || fsm_6 ) begin\n        data_20 = core_7;\n        clk_62 = reg_2;\n        reg_2 = core_9;\n    end\n        if ( rst_10  != data_8  || sig_20  != rst_9 ) begin\n            fsm_15 = cfg_11;\n            tx_15 <= core_13;\n            reg_11 <= tx_15;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_15) (  sig_8  && reg_4 ) |-> reg_9 == cfg_11 && err_6 == err_17 && err_11 == core_120 ;endproperty \n property name; @(posedge main_clk_15) (  sig_8  && reg_4 ) &&  (  reg_17  || data_8  || data_3  || fsm_6 ) |-> data_20 == core_7 && clk_62 == reg_2 && reg_2 == core_9 ;endproperty \n property name; @(posedge main_clk_15) (  sig_8  && reg_4 ) &&  (  reg_17  || data_8  || data_3  || fsm_6 ) &&  (  rst_10  != data_8  || sig_20  != rst_9 ) |-> fsm_15 == cfg_11 && tx_15 == core_13 && reg_11 == tx_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "if (  rst_5  || auth_16 ) begin \n    hw_16 = auth_7;\n    clk_122 = fsm_19;\n    tx_14 = fsm_18;\n    if ( err_11  != auth_14  && fsm_11  != err_13 ) begin\n        hw_15 = fsm_3;\n        hw_79 <= chip_12;\n        sig_63 <= clk_12;\n    end\n        if ( clk_119 ) begin\n            cfg_10 <= chip_12;\n            cfg_4 <= core_1;\n            hw_4 <= rst_8;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_17) (  rst_5  || auth_16 ) |-> hw_16 == auth_7 && clk_122 == fsm_19 && tx_14 == fsm_18 ;endproperty \n property name; @(posedge main_clk_17) (  rst_5  || auth_16 ) &&  (  err_11  != auth_14  && fsm_11  != err_13 ) |-> hw_15 == fsm_3 && hw_79 == chip_12 && sig_63 == clk_12 ;endproperty \n property name; @(posedge main_clk_17) (  rst_5  || auth_16 ) &&  (  err_11  != auth_14  && fsm_11  != err_13 ) &&  (  clk_119 ) |-> cfg_10 == chip_12 && cfg_4 == core_1 && hw_4 == rst_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_17"
    },
    {
        "Code": "if (  tx_3  || rst_13  && data_18  || cfg_14 ) begin \n    fsm_26 = rst_18;\n    hw_11 = reg_18;\n    reg_13 = reg_16;\n    if ( cfg_10  || hw_13 ) begin\n        reg_7 <= fsm_4;\n        reg_36 <= sig_9;\n        err_18 = core_1;\n    end\n        if ( err_19  != core_1  || tx_5  != err_5 ) begin\n            sig_14 <= hw_10;\n            core_37 = auth_9;\n            cfg_13 = rx_1;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_19) (  tx_3  || rst_13  && data_18  || cfg_14 ) |-> fsm_26 == rst_18 && hw_11 == reg_18 && reg_13 == reg_16 ;endproperty \n property name; @(negedge mem_clock_19) (  tx_3  || rst_13  && data_18  || cfg_14 ) &&  (  cfg_10  || hw_13 ) |-> reg_7 == fsm_4 && reg_36 == sig_9 && err_18 == core_1 ;endproperty \n property name; @(negedge mem_clock_19) (  tx_3  || rst_13  && data_18  || cfg_14 ) &&  (  cfg_10  || hw_13 ) &&  (  err_19  != core_1  || tx_5  != err_5 ) |-> sig_14 == hw_10 && core_37 == auth_9 && cfg_13 == rx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_19"
    },
    {
        "Code": "if (  tx_5  != rst_2 ) begin \n    auth_120 <= cfg_19;\n    if ( reg_2  != hw_1 ) begin\n        clk_20 = core_10;\n    end\n        if ( fsm_10  != chip_16  || fsm_20 ) begin\n            hw_8 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_8) (  tx_5  != rst_2 ) |-> auth_120 == cfg_19 ;endproperty \n property name; @(negedge async_clk_8) (  tx_5  != rst_2 ) &&  (  reg_2  != hw_1 ) |-> clk_20 == core_10 ;endproperty \n property name; @(negedge async_clk_8) (  tx_5  != rst_2 ) &&  (  reg_2  != hw_1 ) &&  (  fsm_10  != chip_16  || fsm_20 ) |-> hw_8 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_8"
    },
    {
        "Code": "if (  cfg_14  || core_10  || data_2 ) begin \n    err_9 = cfg_11;\n    rx_130 <= reg_9;\n    if ( fsm_19 ) begin\n        sig_32 = tx_15;\n        sig_149 = cfg_6;\n    end\n        if ( reg_3 ) begin\n            rx_9 <= clk_4;\n            rst_2 = rst_4;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_20) (  cfg_14  || core_10  || data_2 ) |-> err_9 == cfg_11 && rx_130 == reg_9 ;endproperty \n property name; @(posedge mem_clock_20) (  cfg_14  || core_10  || data_2 ) &&  (  fsm_19 ) |-> sig_32 == tx_15 && sig_149 == cfg_6 ;endproperty \n property name; @(posedge mem_clock_20) (  cfg_14  || core_10  || data_2 ) &&  (  fsm_19 ) &&  (  reg_3 ) |-> rx_9 == clk_4 && rst_2 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_20"
    },
    {
        "Code": "if (  rx_5  && err_6  && rx_1 ) begin \n    rst_9 <= cfg_15;\n    auth_6 <= rst_6;\n    if ( chip_15  && auth_20 ) begin\n        chip_109 = rx_14;\n        clk_10 <= hw_6;\n    end\n        if ( cfg_7  != reg_11  || err_18 ) begin\n            tx_8 <= rx_10;\n            hw_6 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_9) (  rx_5  && err_6  && rx_1 ) |-> rst_9 == cfg_15 && auth_6 == rst_6 ;endproperty \n property name; @(negedge clk_in_9) (  rx_5  && err_6  && rx_1 ) &&  (  chip_15  && auth_20 ) |-> chip_109 == rx_14 && clk_10 == hw_6 ;endproperty \n property name; @(negedge clk_in_9) (  rx_5  && err_6  && rx_1 ) &&  (  chip_15  && auth_20 ) &&  (  cfg_7  != reg_11  || err_18 ) |-> tx_8 == rx_10 && hw_6 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_9"
    },
    {
        "Code": "if (  tx_2  != err_12  && hw_2 ) begin \n    clk_15 = auth_2;\n    if ( cfg_16  != cfg_15 ) begin\n        data_20 <= rst_14;\n    end\n        if ( sig_3  && sig_3 ) begin\n            sig_63 = tx_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_out_20) (  tx_2  != err_12  && hw_2 ) |-> clk_15 == auth_2 ;endproperty \n property name; @(posedge clk_out_20) (  tx_2  != err_12  && hw_2 ) &&  (  cfg_16  != cfg_15 ) |-> data_20 == rst_14 ;endproperty \n property name; @(posedge clk_out_20) (  tx_2  != err_12  && hw_2 ) &&  (  cfg_16  != cfg_15 ) &&  (  sig_3  && sig_3 ) |-> sig_63 == tx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_out_20"
    },
    {
        "Code": "if (  reg_10 ) begin \n    auth_19 <= rx_15;\n    if ( reg_4  && hw_7  != core_3 ) begin\n        data_3 <= reg_15;\n    end\n        if ( data_1  != auth_19 ) begin\n            tx_10 <= err_11;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_12) (  reg_10 ) |-> auth_19 == rx_15 ;endproperty \n property name; @(negedge clock_ctrl_12) (  reg_10 ) &&  (  reg_4  && hw_7  != core_3 ) |-> data_3 == reg_15 ;endproperty \n property name; @(negedge clock_ctrl_12) (  reg_10 ) &&  (  reg_4  && hw_7  != core_3 ) &&  (  data_1  != auth_19 ) |-> tx_10 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_12"
    },
    {
        "Code": "if (  tx_2  != err_12  && hw_2 ) begin \n    cfg_7 <= cfg_13;\n    err_17 <= err_4;\n    cfg_116 = auth_11;\n    if ( rst_1  || sig_4  && data_16 ) begin\n        clk_13 = auth_9;\n        core_8 = core_14;\n        fsm_42 <= sig_6;\n    end\n        if ( clk_7  && hw_5 ) begin\n            core_75 = cfg_15;\n            fsm_17 <= tx_8;\n            reg_5 <= sig_6;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_7) (  tx_2  != err_12  && hw_2 ) |-> cfg_7 == cfg_13 && err_17 == err_4 && cfg_116 == auth_11 ;endproperty \n property name; @(posedge main_clk_7) (  tx_2  != err_12  && hw_2 ) &&  (  rst_1  || sig_4  && data_16 ) |-> clk_13 == auth_9 && core_8 == core_14 && fsm_42 == sig_6 ;endproperty \n property name; @(posedge main_clk_7) (  tx_2  != err_12  && hw_2 ) &&  (  rst_1  || sig_4  && data_16 ) &&  (  clk_7  && hw_5 ) |-> core_75 == cfg_15 && fsm_17 == tx_8 && reg_5 == sig_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_7"
    },
    {
        "Code": "if (  core_5  || cfg_9  && rst_9  || auth_18 ) begin \n    chip_79 = core_14;\n    if ( reg_1 ) begin\n        auth_117 <= rst_19;\n    end\n        if ( rst_20 ) begin\n            chip_7 <= err_14;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_1) (  core_5  || cfg_9  && rst_9  || auth_18 ) |-> chip_79 == core_14 ;endproperty \n property name; @(posedge ref_clk_1) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  reg_1 ) |-> auth_117 == rst_19 ;endproperty \n property name; @(posedge ref_clk_1) (  core_5  || cfg_9  && rst_9  || auth_18 ) &&  (  reg_1 ) &&  (  rst_20 ) |-> chip_7 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_1"
    },
    {
        "Code": "if (  fsm_13  != rst_14  || core_3  && core_17 ) begin \n    cfg_17 <= chip_12;\n    tx_1 = fsm_5;\n    rst_4 = cfg_13;\n    if ( fsm_15  || tx_5  || reg_3 ) begin\n        fsm_116 <= hw_18;\n        data_4 <= reg_2;\n        fsm_3 = auth_8;\n    end\n        if ( auth_11  && fsm_14  || rx_12 ) begin\n            sig_63 <= reg_12;\n            fsm_4 <= data_10;\n            fsm_1 = rx_19;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_3) (  fsm_13  != rst_14  || core_3  && core_17 ) |-> cfg_17 == chip_12 && tx_1 == fsm_5 && rst_4 == cfg_13 ;endproperty \n property name; @(negedge bus_clock_3) (  fsm_13  != rst_14  || core_3  && core_17 ) &&  (  fsm_15  || tx_5  || reg_3 ) |-> fsm_116 == hw_18 && data_4 == reg_2 && fsm_3 == auth_8 ;endproperty \n property name; @(negedge bus_clock_3) (  fsm_13  != rst_14  || core_3  && core_17 ) &&  (  fsm_15  || tx_5  || reg_3 ) &&  (  auth_11  && fsm_14  || rx_12 ) |-> sig_63 == reg_12 && fsm_4 == data_10 && fsm_1 == rx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_3"
    },
    {
        "Code": "if (  auth_7  || cfg_7  != rst_2 ) begin \n    err_1 <= cfg_13;\n    fsm_112 = hw_18;\n    tx_114 = rx_13;\n    if ( tx_18 ) begin\n        reg_5 = reg_4;\n        clk_118 = tx_11;\n        cfg_15 = err_10;\n    end\n        if ( core_6 ) begin\n            reg_118 = err_13;\n            rst_8 <= rst_16;\n            hw_4 = sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_16) (  auth_7  || cfg_7  != rst_2 ) |-> err_1 == cfg_13 && fsm_112 == hw_18 && tx_114 == rx_13 ;endproperty \n property name; @(posedge sys_clk_16) (  auth_7  || cfg_7  != rst_2 ) &&  (  tx_18 ) |-> reg_5 == reg_4 && clk_118 == tx_11 && cfg_15 == err_10 ;endproperty \n property name; @(posedge sys_clk_16) (  auth_7  || cfg_7  != rst_2 ) &&  (  tx_18 ) &&  (  core_6 ) |-> reg_118 == err_13 && rst_8 == rst_16 && hw_4 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_16"
    },
    {
        "Code": "if (  auth_2  || reg_4  || rx_14  || cfg_18 ) begin \n    err_19 = tx_2;\n    sig_12 <= reg_8;\n    if ( tx_10  != rx_3  || hw_16 ) begin\n        clk_15 = rst_19;\n        rst_10 <= fsm_12;\n    end\n        if ( chip_11  || chip_9  && reg_8  || clk_10 ) begin\n            data_178 = core_1;\n            reg_116 = rx_3;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_13) (  auth_2  || reg_4  || rx_14  || cfg_18 ) |-> err_19 == tx_2 && sig_12 == reg_8 ;endproperty \n property name; @(posedge cpu_clock_13) (  auth_2  || reg_4  || rx_14  || cfg_18 ) &&  (  tx_10  != rx_3  || hw_16 ) |-> clk_15 == rst_19 && rst_10 == fsm_12 ;endproperty \n property name; @(posedge cpu_clock_13) (  auth_2  || reg_4  || rx_14  || cfg_18 ) &&  (  tx_10  != rx_3  || hw_16 ) &&  (  chip_11  || chip_9  && reg_8  || clk_10 ) |-> data_178 == core_1 && reg_116 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_13"
    },
    {
        "Code": "if (  auth_13  && reg_4  || err_9 ) begin \n    core_10 = cfg_11;\n    auth_12 = sig_4;\n    if ( rx_16 ) begin\n        hw_18 <= tx_9;\n        core_5 <= reg_14;\n    end\n        if ( reg_16 ) begin\n            rx_9 <= cfg_59;\n            sig_19 <= fsm_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_8) (  auth_13  && reg_4  || err_9 ) |-> core_10 == cfg_11 && auth_12 == sig_4 ;endproperty \n property name; @(posedge clk_in_8) (  auth_13  && reg_4  || err_9 ) &&  (  rx_16 ) |-> hw_18 == tx_9 && core_5 == reg_14 ;endproperty \n property name; @(posedge clk_in_8) (  auth_13  && reg_4  || err_9 ) &&  (  rx_16 ) &&  (  reg_16 ) |-> rx_9 == cfg_59 && sig_19 == fsm_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_8"
    },
    {
        "Code": "if (  reg_119 ) begin \n    chip_12 = sig_1;\n    core_37 = core_19;\n    auth_12 = err_18;\n    if ( reg_3  && clk_5  && cfg_16  && auth_19 ) begin\n        data_6 = cfg_12;\n        chip_79 <= rst_4;\n        cfg_1 = fsm_7;\n    end\n        if ( tx_18  || cfg_19  && clk_5  || chip_19 ) begin\n            data_120 <= sig_2;\n            hw_4 = data_4;\n            clk_19 = err_13;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_13) (  reg_119 ) |-> chip_12 == sig_1 && core_37 == core_19 && auth_12 == err_18 ;endproperty \n property name; @(posedge ref_clk_13) (  reg_119 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) |-> data_6 == cfg_12 && chip_79 == rst_4 && cfg_1 == fsm_7 ;endproperty \n property name; @(posedge ref_clk_13) (  reg_119 ) &&  (  reg_3  && clk_5  && cfg_16  && auth_19 ) &&  (  tx_18  || cfg_19  && clk_5  || chip_19 ) |-> data_120 == sig_2 && hw_4 == data_4 && clk_19 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "if (  sig_9  && tx_2  || auth_12  != rst_1 ) begin \n    rx_4 = rx_14;\n    auth_1 <= clk_7;\n    fsm_116 = cfg_18;\n    if ( fsm_40  != chip_46  || fsm_20 ) begin\n        auth_120 <= fsm_5;\n        sig_11 = fsm_2;\n        core_118 <= tx_14;\n    end\n        if ( reg_14  != tx_17  || core_14  && rst_4 ) begin\n            data_3 = tx_8;\n            rx_12 <= cfg_15;\n            rst_15 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_3) (  sig_9  && tx_2  || auth_12  != rst_1 ) |-> rx_4 == rx_14 && auth_1 == clk_7 && fsm_116 == cfg_18 ;endproperty \n property name; @(negedge core_clock_3) (  sig_9  && tx_2  || auth_12  != rst_1 ) &&  (  fsm_40  != chip_46  || fsm_20 ) |-> auth_120 == fsm_5 && sig_11 == fsm_2 && core_118 == tx_14 ;endproperty \n property name; @(negedge core_clock_3) (  sig_9  && tx_2  || auth_12  != rst_1 ) &&  (  fsm_40  != chip_46  || fsm_20 ) &&  (  reg_14  != tx_17  || core_14  && rst_4 ) |-> data_3 == tx_8 && rx_12 == cfg_15 && rst_15 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "if (  reg_11 ) begin \n    sig_32 = core_12;\n    rst_5 = reg_2;\n    hw_15 = data_6;\n    if ( core_12  || rx_7  != chip_16  && rx_3 ) begin\n        err_16 <= cfg_20;\n        rx_15 <= data_11;\n        fsm_14 = reg_4;\n    end\n        if ( fsm_15  || tx_5  || reg_3 ) begin\n            core_2 <= sig_5;\n            chip_17 <= reg_15;\n            tx_10 <= clk_20;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_6) (  reg_11 ) |-> sig_32 == core_12 && rst_5 == reg_2 && hw_15 == data_6 ;endproperty \n property name; @(posedge cpu_clock_6) (  reg_11 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) |-> err_16 == cfg_20 && rx_15 == data_11 && fsm_14 == reg_4 ;endproperty \n property name; @(posedge cpu_clock_6) (  reg_11 ) &&  (  core_12  || rx_7  != chip_16  && rx_3 ) &&  (  fsm_15  || tx_5  || reg_3 ) |-> core_2 == sig_5 && chip_17 == reg_15 && tx_10 == clk_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_6"
    },
    {
        "Code": "if (  sig_12  != reg_18  && cfg_18  && clk_6 ) begin \n    tx_46 = cfg_7;\n    fsm_1 <= cfg_4;\n    rx_12 = cfg_5;\n    if ( reg_19  && rst_14  != rx_20 ) begin\n        rx_20 <= chip_14;\n        sig_12 = sig_16;\n        fsm_114 = reg_10;\n    end\n        if ( err_3  != rx_12 ) begin\n            fsm_16 = core_10;\n            tx_112 = sig_17;\n            chip_4 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_12) (  sig_12  != reg_18  && cfg_18  && clk_6 ) |-> tx_46 == cfg_7 && fsm_1 == cfg_4 && rx_12 == cfg_5 ;endproperty \n property name; @(negedge clk_in_12) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  reg_19  && rst_14  != rx_20 ) |-> rx_20 == chip_14 && sig_12 == sig_16 && fsm_114 == reg_10 ;endproperty \n property name; @(negedge clk_in_12) (  sig_12  != reg_18  && cfg_18  && clk_6 ) &&  (  reg_19  && rst_14  != rx_20 ) &&  (  err_3  != rx_12 ) |-> fsm_16 == core_10 && tx_112 == sig_17 && chip_4 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_12"
    },
    {
        "Code": "if (  auth_7  && cfg_4  != hw_19  || err_4 ) begin \n    hw_196 = rst_6;\n    rst_5 = rst_19;\n    if ( tx_14  || reg_16  || rst_16  || core_11 ) begin\n        rst_138 = clk_12;\n        fsm_13 = rx_13;\n    end\n        if ( data_7  != err_7 ) begin\n            core_9 = core_13;\n            hw_20 = sig_20;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_7) (  auth_7  && cfg_4  != hw_19  || err_4 ) |-> hw_196 == rst_6 && rst_5 == rst_19 ;endproperty \n property name; @(negedge clock_source_7) (  auth_7  && cfg_4  != hw_19  || err_4 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) |-> rst_138 == clk_12 && fsm_13 == rx_13 ;endproperty \n property name; @(negedge clock_source_7) (  auth_7  && cfg_4  != hw_19  || err_4 ) &&  (  tx_14  || reg_16  || rst_16  || core_11 ) &&  (  data_7  != err_7 ) |-> core_9 == core_13 && hw_20 == sig_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_7"
    },
    {
        "Code": "if (  hw_19 ) begin \n    clk_9 <= core_19;\n    data_20 = cfg_8;\n    reg_115 <= data_12;\n    if ( fsm_14  || rx_1  != core_19 ) begin\n        rst_2 <= tx_11;\n        fsm_10 = cfg_15;\n        tx_7 <= reg_12;\n    end\n        if ( rx_14 ) begin\n            data_2 <= err_12;\n            hw_5 = rst_3;\n            reg_118 <= chip_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_12) (  hw_19 ) |-> clk_9 == core_19 && data_20 == cfg_8 && reg_115 == data_12 ;endproperty \n property name; @(negedge clk_reset_12) (  hw_19 ) &&  (  fsm_14  || rx_1  != core_19 ) |-> rst_2 == tx_11 && fsm_10 == cfg_15 && tx_7 == reg_12 ;endproperty \n property name; @(negedge clk_reset_12) (  hw_19 ) &&  (  fsm_14  || rx_1  != core_19 ) &&  (  rx_14 ) |-> data_2 == err_12 && hw_5 == rst_3 && reg_118 == chip_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_12"
    },
    {
        "Code": "if (  tx_8  || auth_8 ) begin \n    auth_4 <= chip_17;\n    core_10 <= cfg_18;\n    if ( cfg_13  != clk_18  && chip_5  && data_18 ) begin\n        data_17 = reg_14;\n        sig_20 = fsm_3;\n    end\n        if ( rst_1  || sig_4  && data_16 ) begin\n            data_8 = reg_2;\n            chip_18 = err_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_12) (  tx_8  || auth_8 ) |-> auth_4 == chip_17 && core_10 == cfg_18 ;endproperty \n property name; @(negedge clock_source_12) (  tx_8  || auth_8 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) |-> data_17 == reg_14 && sig_20 == fsm_3 ;endproperty \n property name; @(negedge clock_source_12) (  tx_8  || auth_8 ) &&  (  cfg_13  != clk_18  && chip_5  && data_18 ) &&  (  rst_1  || sig_4  && data_16 ) |-> data_8 == reg_2 && chip_18 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_12"
    },
    {
        "Code": "if (  fsm_12 ) begin \n    rst_16 <= core_6;\n    fsm_2 = core_7;\n    clk_4 <= auth_19;\n    if ( reg_18  || core_1  || data_17  != chip_10 ) begin\n        reg_18 <= data_8;\n        core_147 <= hw_25;\n        fsm_14 <= sig_6;\n    end\n        if ( reg_8  != fsm_2  || cfg_11  != clk_4 ) begin\n            clk_10 <= data_18;\n            tx_16 <= data_5;\n            tx_5 = err_8;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_5) (  fsm_12 ) |-> rst_16 == core_6 && fsm_2 == core_7 && clk_4 == auth_19 ;endproperty \n property name; @(posedge pll_clk_5) (  fsm_12 ) &&  (  reg_18  || core_1  || data_17  != chip_10 ) |-> reg_18 == data_8 && core_147 == hw_25 && fsm_14 == sig_6 ;endproperty \n property name; @(posedge pll_clk_5) (  fsm_12 ) &&  (  reg_18  || core_1  || data_17  != chip_10 ) &&  (  reg_8  != fsm_2  || cfg_11  != clk_4 ) |-> clk_10 == data_18 && tx_16 == data_5 && tx_5 == err_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_5"
    },
    {
        "Code": "if (  sig_9  && tx_2  || tx_7 ) begin \n    hw_3 <= chip_18;\n    tx_115 <= core_4;\n    clk_4 <= data_4;\n    if ( fsm_17  || data_13  && sig_5  != rx_17 ) begin\n        rx_9 = core_1;\n        tx_16 = chip_13;\n        fsm_42 = clk_9;\n    end\n        if ( err_112  && chip_7  && rst_18  && hw_16 ) begin\n            reg_20 <= core_2;\n            rx_4 <= auth_7;\n            data_116 <= reg_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_6) (  sig_9  && tx_2  || tx_7 ) |-> hw_3 == chip_18 && tx_115 == core_4 && clk_4 == data_4 ;endproperty \n property name; @(posedge clk_signal_6) (  sig_9  && tx_2  || tx_7 ) &&  (  fsm_17  || data_13  && sig_5  != rx_17 ) |-> rx_9 == core_1 && tx_16 == chip_13 && fsm_42 == clk_9 ;endproperty \n property name; @(posedge clk_signal_6) (  sig_9  && tx_2  || tx_7 ) &&  (  fsm_17  || data_13  && sig_5  != rx_17 ) &&  (  err_112  && chip_7  && rst_18  && hw_16 ) |-> reg_20 == core_2 && rx_4 == auth_7 && data_116 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_6"
    },
    {
        "Code": "if (  rx_6  || rx_1  || hw_7 ) begin \n    chip_4 = fsm_19;\n    tx_18 = hw_13;\n    err_15 <= reg_19;\n    if ( chip_12  != cfg_12  && tx_14  || fsm_19 ) begin\n        reg_4 = tx_14;\n        data_4 = err_14;\n        clk_118 <= fsm_12;\n    end\n        if ( cfg_19  && sig_4  && cfg_17  || sig_8 ) begin\n            reg_58 = rx_18;\n            tx_33 = err_8;\n            auth_19 = fsm_6;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_7) (  rx_6  || rx_1  || hw_7 ) |-> chip_4 == fsm_19 && tx_18 == hw_13 && err_15 == reg_19 ;endproperty \n property name; @(posedge mem_clock_7) (  rx_6  || rx_1  || hw_7 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) |-> reg_4 == tx_14 && data_4 == err_14 && clk_118 == fsm_12 ;endproperty \n property name; @(posedge mem_clock_7) (  rx_6  || rx_1  || hw_7 ) &&  (  chip_12  != cfg_12  && tx_14  || fsm_19 ) &&  (  cfg_19  && sig_4  && cfg_17  || sig_8 ) |-> reg_58 == rx_18 && tx_33 == err_8 && auth_19 == fsm_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_7"
    },
    {
        "Code": "if (  hw_20  || auth_16  || core_5  || clk_16 ) begin \n    data_2 <= rx_13;\n    if ( err_2  != sig_11  && sig_9 ) begin\n        reg_58 <= err_2;\n    end\n        if ( chip_12 ) begin\n            rst_5 = cfg_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_4) (  hw_20  || auth_16  || core_5  || clk_16 ) |-> data_2 == rx_13 ;endproperty \n property name; @(posedge clk_signal_4) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  err_2  != sig_11  && sig_9 ) |-> reg_58 == err_2 ;endproperty \n property name; @(posedge clk_signal_4) (  hw_20  || auth_16  || core_5  || clk_16 ) &&  (  err_2  != sig_11  && sig_9 ) &&  (  chip_12 ) |-> rst_5 == cfg_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_4"
    },
    {
        "Code": "if (  reg_1  && cfg_19 ) begin \n    rst_120 <= sig_12;\n    if ( tx_5  && sig_13  || tx_13  != cfg_10 ) begin\n        chip_18 = err_20;\n    end\n        if ( hw_117  && rx_7  != err_14  || err_12 ) begin\n            chip_109 = auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_3) (  reg_1  && cfg_19 ) |-> rst_120 == sig_12 ;endproperty \n property name; @(negedge async_clk_3) (  reg_1  && cfg_19 ) &&  (  tx_5  && sig_13  || tx_13  != cfg_10 ) |-> chip_18 == err_20 ;endproperty \n property name; @(negedge async_clk_3) (  reg_1  && cfg_19 ) &&  (  tx_5  && sig_13  || tx_13  != cfg_10 ) &&  (  hw_117  && rx_7  != err_14  || err_12 ) |-> chip_109 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "if (  fsm_12  != hw_1  || data_14  && chip_13 ) begin \n    reg_11 = fsm_18;\n    if ( err_20  && err_20 ) begin\n        rx_9 <= cfg_11;\n    end\n        if ( auth_20  || core_20  != fsm_111  && reg_11 ) begin\n            fsm_4 <= err_13;\n        end\nend",
        "Assertion": "property name; @(posedge clock_source_6) (  fsm_12  != hw_1  || data_14  && chip_13 ) |-> reg_11 == fsm_18 ;endproperty \n property name; @(posedge clock_source_6) (  fsm_12  != hw_1  || data_14  && chip_13 ) &&  (  err_20  && err_20 ) |-> rx_9 == cfg_11 ;endproperty \n property name; @(posedge clock_source_6) (  fsm_12  != hw_1  || data_14  && chip_13 ) &&  (  err_20  && err_20 ) &&  (  auth_20  || core_20  != fsm_111  && reg_11 ) |-> fsm_4 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_source_6"
    },
    {
        "Code": "if (  rst_19  && rx_15 ) begin \n    hw_13 = data_12;\n    if ( reg_20  && fsm_4 ) begin\n        clk_118 = core_1;\n    end\n        if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n            tx_16 <= tx_18;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_4) (  rst_19  && rx_15 ) |-> hw_13 == data_12 ;endproperty \n property name; @(posedge fast_clk_4) (  rst_19  && rx_15 ) &&  (  reg_20  && fsm_4 ) |-> clk_118 == core_1 ;endproperty \n property name; @(posedge fast_clk_4) (  rst_19  && rx_15 ) &&  (  reg_20  && fsm_4 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> tx_16 == tx_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_4"
    },
    {
        "Code": "if (  data_15  && reg_12  != sig_2  && err_16 ) begin \n    chip_7 = auth_5;\n    if ( tx_8  && err_7 ) begin\n        rst_19 <= hw_9;\n    end\n        if ( core_16  != data_16 ) begin\n            data_3 <= rst_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_16) (  data_15  && reg_12  != sig_2  && err_16 ) |-> chip_7 == auth_5 ;endproperty \n property name; @(posedge clk_enable_16) (  data_15  && reg_12  != sig_2  && err_16 ) &&  (  tx_8  && err_7 ) |-> rst_19 == hw_9 ;endproperty \n property name; @(posedge clk_enable_16) (  data_15  && reg_12  != sig_2  && err_16 ) &&  (  tx_8  && err_7 ) &&  (  core_16  != data_16 ) |-> data_3 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_16"
    },
    {
        "Code": "if (  auth_11  != chip_7  || cfg_5 ) begin \n    core_5 <= fsm_19;\n    auth_8 <= rx_13;\n    chip_11 = tx_9;\n    if ( fsm_9  && cfg_20 ) begin\n        rx_130 = chip_4;\n        core_4 = chip_12;\n        auth_14 = data_14;\n    end\n        if ( rst_9 ) begin\n            fsm_42 <= sig_1;\n            core_3 = chip_9;\n            tx_1010 <= core_7;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_6) (  auth_11  != chip_7  || cfg_5 ) |-> core_5 == fsm_19 && auth_8 == rx_13 && chip_11 == tx_9 ;endproperty \n property name; @(negedge clk_in_6) (  auth_11  != chip_7  || cfg_5 ) &&  (  fsm_9  && cfg_20 ) |-> rx_130 == chip_4 && core_4 == chip_12 && auth_14 == data_14 ;endproperty \n property name; @(negedge clk_in_6) (  auth_11  != chip_7  || cfg_5 ) &&  (  fsm_9  && cfg_20 ) &&  (  rst_9 ) |-> fsm_42 == sig_1 && core_3 == chip_9 && tx_1010 == core_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_6"
    },
    {
        "Code": "if (  rst_18  != data_8 ) begin \n    chip_18 <= rst_16;\n    if ( err_2  || reg_13 ) begin\n        auth_13 <= data_15;\n    end\n        if ( reg_19  && rst_14  != rx_20 ) begin\n            sig_3 = data_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_5) (  rst_18  != data_8 ) |-> chip_18 == rst_16 ;endproperty \n property name; @(negedge clock_ctrl_5) (  rst_18  != data_8 ) &&  (  err_2  || reg_13 ) |-> auth_13 == data_15 ;endproperty \n property name; @(negedge clock_ctrl_5) (  rst_18  != data_8 ) &&  (  err_2  || reg_13 ) &&  (  reg_19  && rst_14  != rx_20 ) |-> sig_3 == data_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_5"
    },
    {
        "Code": "if (  chip_10  && cfg_14  || rx_9  || reg_11 ) begin \n    chip_110 = tx_3;\n    if ( fsm_110  || rx_1  != core_9 ) begin\n        chip_7 = data_11;\n    end\n        if ( clk_13  != auth_12  || cfg_10 ) begin\n            clk_11 <= cfg_19;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_11) (  chip_10  && cfg_14  || rx_9  || reg_11 ) |-> chip_110 == tx_3 ;endproperty \n property name; @(negedge async_clk_11) (  chip_10  && cfg_14  || rx_9  || reg_11 ) &&  (  fsm_110  || rx_1  != core_9 ) |-> chip_7 == data_11 ;endproperty \n property name; @(negedge async_clk_11) (  chip_10  && cfg_14  || rx_9  || reg_11 ) &&  (  fsm_110  || rx_1  != core_9 ) &&  (  clk_13  != auth_12  || cfg_10 ) |-> clk_11 == cfg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_11"
    },
    {
        "Code": "if (  clk_10  != rx_8 ) begin \n    rx_114 = fsm_3;\n    if ( clk_15  != rst_7  && err_12  != sig_1 ) begin\n        err_14 = clk_14;\n    end\n        if ( cfg_14  || auth_13  && rx_13 ) begin\n            reg_4 = rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_1) (  clk_10  != rx_8 ) |-> rx_114 == fsm_3 ;endproperty \n property name; @(negedge sys_clk_1) (  clk_10  != rx_8 ) &&  (  clk_15  != rst_7  && err_12  != sig_1 ) |-> err_14 == clk_14 ;endproperty \n property name; @(negedge sys_clk_1) (  clk_10  != rx_8 ) &&  (  clk_15  != rst_7  && err_12  != sig_1 ) &&  (  cfg_14  || auth_13  && rx_13 ) |-> reg_4 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_1"
    },
    {
        "Code": "if (  hw_15 ) begin \n    chip_11 = data_14;\n    tx_17 = tx_2;\n    if ( rx_15  && chip_15 ) begin\n        sig_2 = cfg_9;\n        cfg_116 = chip_18;\n    end\n        if ( tx_1  != reg_16 ) begin\n            rx_11 = tx_5;\n            sig_10 <= err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_17) (  hw_15 ) |-> chip_11 == data_14 && tx_17 == tx_2 ;endproperty \n property name; @(posedge clk_in_17) (  hw_15 ) &&  (  rx_15  && chip_15 ) |-> sig_2 == cfg_9 && cfg_116 == chip_18 ;endproperty \n property name; @(posedge clk_in_17) (  hw_15 ) &&  (  rx_15  && chip_15 ) &&  (  tx_1  != reg_16 ) |-> rx_11 == tx_5 && sig_10 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_17"
    },
    {
        "Code": "if (  fsm_1  && core_2  && clk_8  || err_17 ) begin \n    data_19 = hw_10;\n    auth_2 = data_8;\n    if ( sig_1  && rst_2  || rst_9  && cfg_4 ) begin\n        sig_149 = tx_8;\n        reg_16 = tx_2;\n    end\n        if ( rst_4  != rst_9  && chip_4 ) begin\n            core_147 <= err_16;\n            hw_3 <= clk_17;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_11) (  fsm_1  && core_2  && clk_8  || err_17 ) |-> data_19 == hw_10 && auth_2 == data_8 ;endproperty \n property name; @(posedge async_clk_11) (  fsm_1  && core_2  && clk_8  || err_17 ) &&  (  sig_1  && rst_2  || rst_9  && cfg_4 ) |-> sig_149 == tx_8 && reg_16 == tx_2 ;endproperty \n property name; @(posedge async_clk_11) (  fsm_1  && core_2  && clk_8  || err_17 ) &&  (  sig_1  && rst_2  || rst_9  && cfg_4 ) &&  (  rst_4  != rst_9  && chip_4 ) |-> core_147 == err_16 && hw_3 == clk_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_11"
    },
    {
        "Code": "if (  rst_78 ) begin \n    core_7 <= fsm_3;\n    if ( reg_18  || core_1  || data_17  != chip_10 ) begin\n        reg_9 = reg_4;\n    end\n        if ( fsm_12  || sig_16  && fsm_13 ) begin\n            auth_204 <= chip_12;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_14) (  rst_78 ) |-> core_7 == fsm_3 ;endproperty \n property name; @(posedge main_clk_14) (  rst_78 ) &&  (  reg_18  || core_1  || data_17  != chip_10 ) |-> reg_9 == reg_4 ;endproperty \n property name; @(posedge main_clk_14) (  rst_78 ) &&  (  reg_18  || core_1  || data_17  != chip_10 ) &&  (  fsm_12  || sig_16  && fsm_13 ) |-> auth_204 == chip_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_14"
    },
    {
        "Code": "if (  rst_19 ) begin \n    chip_4 <= data_18;\n    core_2 <= sig_11;\n    tx_117 <= rx_15;\n    if ( rx_113 ) begin\n        clk_7 <= fsm_15;\n        auth_8 <= clk_20;\n        rst_11 = clk_3;\n    end\n        if ( err_17  || core_6  != rx_16  || auth_5 ) begin\n            err_19 = tx_17;\n            err_18 = rx_9;\n            sig_7 = sig_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_7) (  rst_19 ) |-> chip_4 == data_18 && core_2 == sig_11 && tx_117 == rx_15 ;endproperty \n property name; @(posedge clk_osc_7) (  rst_19 ) &&  (  rx_113 ) |-> clk_7 == fsm_15 && auth_8 == clk_20 && rst_11 == clk_3 ;endproperty \n property name; @(posedge clk_osc_7) (  rst_19 ) &&  (  rx_113 ) &&  (  err_17  || core_6  != rx_16  || auth_5 ) |-> err_19 == tx_17 && err_18 == rx_9 && sig_7 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_7"
    },
    {
        "Code": "if (  core_13  != hw_19  || hw_11  || fsm_14 ) begin \n    sig_4 <= auth_5;\n    if ( hw_20  || cfg_8 ) begin\n        auth_8 = hw_5;\n    end\n        if ( fsm_14  || rx_1  != core_9 ) begin\n            hw_8 = reg_1;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_16) (  core_13  != hw_19  || hw_11  || fsm_14 ) |-> sig_4 == auth_5 ;endproperty \n property name; @(negedge clock_ctrl_16) (  core_13  != hw_19  || hw_11  || fsm_14 ) &&  (  hw_20  || cfg_8 ) |-> auth_8 == hw_5 ;endproperty \n property name; @(negedge clock_ctrl_16) (  core_13  != hw_19  || hw_11  || fsm_14 ) &&  (  hw_20  || cfg_8 ) &&  (  fsm_14  || rx_1  != core_9 ) |-> hw_8 == reg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_16"
    },
    {
        "Code": "if (  tx_7  || rst_10 ) begin \n    hw_4 = reg_6;\n    if ( rst_6  && reg_9 ) begin\n        reg_5 <= rst_19;\n    end\n        if ( fsm_12  || tx_8  != clk_118  && core_2 ) begin\n            clk_12 <= sig_28;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_18) (  tx_7  || rst_10 ) |-> hw_4 == reg_6 ;endproperty \n property name; @(posedge main_clk_18) (  tx_7  || rst_10 ) &&  (  rst_6  && reg_9 ) |-> reg_5 == rst_19 ;endproperty \n property name; @(posedge main_clk_18) (  tx_7  || rst_10 ) &&  (  rst_6  && reg_9 ) &&  (  fsm_12  || tx_8  != clk_118  && core_2 ) |-> clk_12 == sig_28 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_18"
    },
    {
        "Code": "if (  hw_7  || err_15 ) begin \n    chip_96 = tx_1;\n    clk_122 = rst_18;\n    auth_11 <= rst_8;\n    if ( tx_17  || tx_11  != sig_17  || sig_3 ) begin\n        tx_17 = err_7;\n        clk_13 <= hw_15;\n        reg_18 <= rx_13;\n    end\n        if ( tx_15  || tx_10 ) begin\n            rst_16 <= fsm_8;\n            rx_12 <= rx_13;\n            core_11 <= rx_13;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_14) (  hw_7  || err_15 ) |-> chip_96 == tx_1 && clk_122 == rst_18 && auth_11 == rst_8 ;endproperty \n property name; @(posedge fast_clk_14) (  hw_7  || err_15 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) |-> tx_17 == err_7 && clk_13 == hw_15 && reg_18 == rx_13 ;endproperty \n property name; @(posedge fast_clk_14) (  hw_7  || err_15 ) &&  (  tx_17  || tx_11  != sig_17  || sig_3 ) &&  (  tx_15  || tx_10 ) |-> rst_16 == fsm_8 && rx_12 == rx_13 && core_11 == rx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_14"
    },
    {
        "Code": "if (  rx_11  || sig_3  && sig_15 ) begin \n    err_5 <= cfg_2;\n    if ( rx_7  && cfg_17 ) begin\n        auth_9 <= data_10;\n    end\n        if ( rx_19  || data_7  != reg_17  || rst_19 ) begin\n            data_3 <= err_4;\n        end\nend",
        "Assertion": "property name; @(posedge fast_clk_15) (  rx_11  || sig_3  && sig_15 ) |-> err_5 == cfg_2 ;endproperty \n property name; @(posedge fast_clk_15) (  rx_11  || sig_3  && sig_15 ) &&  (  rx_7  && cfg_17 ) |-> auth_9 == data_10 ;endproperty \n property name; @(posedge fast_clk_15) (  rx_11  || sig_3  && sig_15 ) &&  (  rx_7  && cfg_17 ) &&  (  rx_19  || data_7  != reg_17  || rst_19 ) |-> data_3 == err_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge fast_clk_15"
    },
    {
        "Code": "if (  sig_6  && err_19 ) begin \n    chip_16 = core_19;\n    reg_173 = rst_12;\n    if ( tx_10  != rx_3  || hw_114 ) begin\n        err_9 <= clk_14;\n        tx_16 = reg_19;\n    end\n        if ( clk_7  && tx_1616  && fsm_3  && clk_164 ) begin\n            fsm_8 <= hw_14;\n            chip_14 = rst_4;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_6) (  sig_6  && err_19 ) |-> chip_16 == core_19 && reg_173 == rst_12 ;endproperty \n property name; @(negedge clock_div_6) (  sig_6  && err_19 ) &&  (  tx_10  != rx_3  || hw_114 ) |-> err_9 == clk_14 && tx_16 == reg_19 ;endproperty \n property name; @(negedge clock_div_6) (  sig_6  && err_19 ) &&  (  tx_10  != rx_3  || hw_114 ) &&  (  clk_7  && tx_1616  && fsm_3  && clk_164 ) |-> fsm_8 == hw_14 && chip_14 == rst_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_6"
    },
    {
        "Code": "if (  core_6 ) begin \n    rx_4 = data_17;\n    rst_8 <= data_12;\n    cfg_52 = cfg_13;\n    if ( clk_6  || data_11 ) begin\n        fsm_9 <= core_7;\n        reg_2 = fsm_2;\n        chip_79 = err_18;\n    end\n        if ( rx_20  != err_19  && reg_5  != fsm_13 ) begin\n            core_20 <= cfg_5;\n            cfg_3 = chip_14;\n            core_16 = chip_4;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_11) (  core_6 ) |-> rx_4 == data_17 && rst_8 == data_12 && cfg_52 == cfg_13 ;endproperty \n property name; @(posedge bus_clock_11) (  core_6 ) &&  (  clk_6  || data_11 ) |-> fsm_9 == core_7 && reg_2 == fsm_2 && chip_79 == err_18 ;endproperty \n property name; @(posedge bus_clock_11) (  core_6 ) &&  (  clk_6  || data_11 ) &&  (  rx_20  != err_19  && reg_5  != fsm_13 ) |-> core_20 == cfg_5 && cfg_3 == chip_14 && core_16 == chip_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_11"
    },
    {
        "Code": "if (  chip_20 ) begin \n    rx_130 <= hw_11;\n    if ( fsm_20  && auth_18  || chip_5 ) begin\n        reg_173 <= tx_16;\n    end\n        if ( clk_8  || fsm_8  || data_4 ) begin\n            clk_6 <= chip_13;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_6) (  chip_20 ) |-> rx_130 == hw_11 ;endproperty \n property name; @(posedge clock_div_6) (  chip_20 ) &&  (  fsm_20  && auth_18  || chip_5 ) |-> reg_173 == tx_16 ;endproperty \n property name; @(posedge clock_div_6) (  chip_20 ) &&  (  fsm_20  && auth_18  || chip_5 ) &&  (  clk_8  || fsm_8  || data_4 ) |-> clk_6 == chip_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_6"
    },
    {
        "Code": "if (  err_17  != rst_9 ) begin \n    sig_18 <= auth_15;\n    clk_14 = cfg_11;\n    if ( err_9  || hw_2 ) begin\n        reg_20 <= data_6;\n        auth_16 <= rst_14;\n    end\n        if ( rx_13 ) begin\n            fsm_100 = hw_15;\n            chip_16 = sig_17;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_10) (  err_17  != rst_9 ) |-> sig_18 == auth_15 && clk_14 == cfg_11 ;endproperty \n property name; @(negedge bus_clock_10) (  err_17  != rst_9 ) &&  (  err_9  || hw_2 ) |-> reg_20 == data_6 && auth_16 == rst_14 ;endproperty \n property name; @(negedge bus_clock_10) (  err_17  != rst_9 ) &&  (  err_9  || hw_2 ) &&  (  rx_13 ) |-> fsm_100 == hw_15 && chip_16 == sig_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_10"
    },
    {
        "Code": "if (  clk_2  && chip_12  != rx_13 ) begin \n    rx_11 <= fsm_5;\n    rx_114 <= clk_20;\n    if ( err_4  && clk_13 ) begin\n        auth_20 = reg_4;\n        tx_27 <= chip_13;\n    end\n        if ( rx_9  || cfg_19 ) begin\n            hw_14 = err_9;\n            core_147 = fsm_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_3) (  clk_2  && chip_12  != rx_13 ) |-> rx_11 == fsm_5 && rx_114 == clk_20 ;endproperty \n property name; @(negedge clk_in_3) (  clk_2  && chip_12  != rx_13 ) &&  (  err_4  && clk_13 ) |-> auth_20 == reg_4 && tx_27 == chip_13 ;endproperty \n property name; @(negedge clk_in_3) (  clk_2  && chip_12  != rx_13 ) &&  (  err_4  && clk_13 ) &&  (  rx_9  || cfg_19 ) |-> hw_14 == err_9 && core_147 == fsm_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_3"
    },
    {
        "Code": "if (  chip_5  != err_14  || sig_18  && auth_13 ) begin \n    data_20 <= fsm_4;\n    rst_7 <= hw_19;\n    if ( rx_18  && clk_19  && hw_2 ) begin\n        auth_204 = reg_1;\n        rx_1 <= tx_7;\n    end\n        if ( chip_3  != sig_19  || auth_4  != fsm_1 ) begin\n            rx_6 <= data_9;\n            clk_12 = hw_123;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_9) (  chip_5  != err_14  || sig_18  && auth_13 ) |-> data_20 == fsm_4 && rst_7 == hw_19 ;endproperty \n property name; @(negedge clock_source_9) (  chip_5  != err_14  || sig_18  && auth_13 ) &&  (  rx_18  && clk_19  && hw_2 ) |-> auth_204 == reg_1 && rx_1 == tx_7 ;endproperty \n property name; @(negedge clock_source_9) (  chip_5  != err_14  || sig_18  && auth_13 ) &&  (  rx_18  && clk_19  && hw_2 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) |-> rx_6 == data_9 && clk_12 == hw_123 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_9"
    },
    {
        "Code": "if (  reg_10  && rst_11  || clk_20  != auth_16 ) begin \n    tx_15 <= auth_8;\n    if ( tx_13  && rst_1  != fsm_7 ) begin\n        clk_4 = rx_10;\n    end\n        if ( hw_9  != core_10  || cfg_6  != fsm_6 ) begin\n            fsm_112 = data_15;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_1) (  reg_10  && rst_11  || clk_20  != auth_16 ) |-> tx_15 == auth_8 ;endproperty \n property name; @(negedge core_clock_1) (  reg_10  && rst_11  || clk_20  != auth_16 ) &&  (  tx_13  && rst_1  != fsm_7 ) |-> clk_4 == rx_10 ;endproperty \n property name; @(negedge core_clock_1) (  reg_10  && rst_11  || clk_20  != auth_16 ) &&  (  tx_13  && rst_1  != fsm_7 ) &&  (  hw_9  != core_10  || cfg_6  != fsm_6 ) |-> fsm_112 == data_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_1"
    },
    {
        "Code": "if (  chip_13  || reg_5  != tx_10  && rst_20 ) begin \n    tx_114 = tx_17;\n    if ( sig_19  && err_19  && tx_3 ) begin\n        cfg_52 = reg_16;\n    end\n        if ( core_5  != cfg_18 ) begin\n            hw_5 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge mem_clock_17) (  chip_13  || reg_5  != tx_10  && rst_20 ) |-> tx_114 == tx_17 ;endproperty \n property name; @(posedge mem_clock_17) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  sig_19  && err_19  && tx_3 ) |-> cfg_52 == reg_16 ;endproperty \n property name; @(posedge mem_clock_17) (  chip_13  || reg_5  != tx_10  && rst_20 ) &&  (  sig_19  && err_19  && tx_3 ) &&  (  core_5  != cfg_18 ) |-> hw_5 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge mem_clock_17"
    },
    {
        "Code": "if (  reg_10  && rst_11  || clk_20  != auth_12 ) begin \n    fsm_26 = auth_8;\n    if ( clk_3  && err_5  && auth_13 ) begin\n        auth_20 <= core_1;\n    end\n        if ( err_20  && sig_13 ) begin\n            rst_10 <= chip_8;\n        end\nend",
        "Assertion": "property name; @(negedge clock_div_11) (  reg_10  && rst_11  || clk_20  != auth_12 ) |-> fsm_26 == auth_8 ;endproperty \n property name; @(negedge clock_div_11) (  reg_10  && rst_11  || clk_20  != auth_12 ) &&  (  clk_3  && err_5  && auth_13 ) |-> auth_20 == core_1 ;endproperty \n property name; @(negedge clock_div_11) (  reg_10  && rst_11  || clk_20  != auth_12 ) &&  (  clk_3  && err_5  && auth_13 ) &&  (  err_20  && sig_13 ) |-> rst_10 == chip_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_div_11"
    },
    {
        "Code": "if (  cfg_15  != err_1  || core_13  && data_14 ) begin \n    fsm_2 = cfg_15;\n    rst_14 = reg_11;\n    reg_115 = rst_180;\n    if ( rst_4 ) begin\n        hw_2 <= sig_3;\n        hw_196 = hw_5;\n        clk_6 <= cfg_18;\n    end\n        if ( chip_4  || fsm_11  || tx_11  || cfg_11 ) begin\n            hw_79 <= fsm_8;\n            data_5 = clk_4;\n            sig_11 <= err_1;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_14) (  cfg_15  != err_1  || core_13  && data_14 ) |-> fsm_2 == cfg_15 && rst_14 == reg_11 && reg_115 == rst_180 ;endproperty \n property name; @(negedge pll_clk_14) (  cfg_15  != err_1  || core_13  && data_14 ) &&  (  rst_4 ) |-> hw_2 == sig_3 && hw_196 == hw_5 && clk_6 == cfg_18 ;endproperty \n property name; @(negedge pll_clk_14) (  cfg_15  != err_1  || core_13  && data_14 ) &&  (  rst_4 ) &&  (  chip_4  || fsm_11  || tx_11  || cfg_11 ) |-> hw_79 == fsm_8 && data_5 == clk_4 && sig_11 == err_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_14"
    },
    {
        "Code": "if (  err_10  && core_12  || rx_17  != data_20 ) begin \n    data_13 <= err_12;\n    core_11 = hw_8;\n    if ( clk_1  && clk_7 ) begin\n        rx_20 <= tx_1;\n        chip_19 <= auth_18;\n    end\n        if ( rst_6  != data_11  || core_2 ) begin\n            cfg_3 <= rx_9;\n            hw_8 <= cfg_116;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_8) (  err_10  && core_12  || rx_17  != data_20 ) |-> data_13 == err_12 && core_11 == hw_8 ;endproperty \n property name; @(negedge ref_clk_8) (  err_10  && core_12  || rx_17  != data_20 ) &&  (  clk_1  && clk_7 ) |-> rx_20 == tx_1 && chip_19 == auth_18 ;endproperty \n property name; @(negedge ref_clk_8) (  err_10  && core_12  || rx_17  != data_20 ) &&  (  clk_1  && clk_7 ) &&  (  rst_6  != data_11  || core_2 ) |-> cfg_3 == rx_9 && hw_8 == cfg_116 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_8"
    },
    {
        "Code": "if (  data_7  && rx_5 ) begin \n    clk_27 = fsm_6;\n    fsm_20 <= reg_9;\n    chip_1 <= fsm_160;\n    if ( reg_20  && fsm_4 ) begin\n        hw_8 <= tx_13;\n        cfg_1 = chip_4;\n        sig_8 <= chip_1;\n    end\n        if ( rst_129  != data_6 ) begin\n            data_8 = clk_4;\n            auth_2 <= rst_14;\n            clk_10 <= data_85;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_20) (  data_7  && rx_5 ) |-> clk_27 == fsm_6 && fsm_20 == reg_9 && chip_1 == fsm_160 ;endproperty \n property name; @(negedge clock_source_20) (  data_7  && rx_5 ) &&  (  reg_20  && fsm_4 ) |-> hw_8 == tx_13 && cfg_1 == chip_4 && sig_8 == chip_1 ;endproperty \n property name; @(negedge clock_source_20) (  data_7  && rx_5 ) &&  (  reg_20  && fsm_4 ) &&  (  rst_129  != data_6 ) |-> data_8 == clk_4 && auth_2 == rst_14 && clk_10 == data_85 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_20"
    },
    {
        "Code": "if (  err_4  || rst_1  != tx_5  && rst_18 ) begin \n    rst_4 <= reg_4;\n    if ( cfg_2  != reg_15  || hw_18  || fsm_16 ) begin\n        reg_17 <= err_9;\n    end\n        if ( rx_1 ) begin\n            tx_3 <= data_3;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_4) (  err_4  || rst_1  != tx_5  && rst_18 ) |-> rst_4 == reg_4 ;endproperty \n property name; @(negedge clk_osc_4) (  err_4  || rst_1  != tx_5  && rst_18 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) |-> reg_17 == err_9 ;endproperty \n property name; @(negedge clk_osc_4) (  err_4  || rst_1  != tx_5  && rst_18 ) &&  (  cfg_2  != reg_15  || hw_18  || fsm_16 ) &&  (  rx_1 ) |-> tx_3 == data_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_4"
    },
    {
        "Code": "if (  rx_13  != rst_9 ) begin \n    reg_1 = err_5;\n    hw_3 <= fsm_3;\n    if ( clk_4  != fsm_10  && fsm_8 ) begin\n        chip_12 = tx_6;\n        rx_10 <= data_12;\n    end\n        if ( data_6  != chip_6 ) begin\n            sig_9 <= tx_20;\n            chip_15 = rst_16;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_8) (  rx_13  != rst_9 ) |-> reg_1 == err_5 && hw_3 == fsm_3 ;endproperty \n property name; @(negedge pll_clk_8) (  rx_13  != rst_9 ) &&  (  clk_4  != fsm_10  && fsm_8 ) |-> chip_12 == tx_6 && rx_10 == data_12 ;endproperty \n property name; @(negedge pll_clk_8) (  rx_13  != rst_9 ) &&  (  clk_4  != fsm_10  && fsm_8 ) &&  (  data_6  != chip_6 ) |-> sig_9 == tx_20 && chip_15 == rst_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_8"
    },
    {
        "Code": "if (  rst_15  || fsm_18  || reg_11  != tx_17 ) begin \n    rx_125 <= fsm_8;\n    chip_11 = data_11;\n    core_13 <= auth_3;\n    if ( tx_9  || fsm_6  && hw_5  != reg_11 ) begin\n        core_19 <= core_12;\n        cfg_76 = err_8;\n        rx_16 <= tx_8;\n    end\n        if ( chip_17 ) begin\n            cfg_11 = chip_14;\n            hw_10 = err_8;\n            fsm_15 <= cfg_2;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_20) (  rst_15  || fsm_18  || reg_11  != tx_17 ) |-> rx_125 == fsm_8 && chip_11 == data_11 && core_13 == auth_3 ;endproperty \n property name; @(negedge pll_clk_20) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_11 ) |-> core_19 == core_12 && cfg_76 == err_8 && rx_16 == tx_8 ;endproperty \n property name; @(negedge pll_clk_20) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_11 ) &&  (  chip_17 ) |-> cfg_11 == chip_14 && hw_10 == err_8 && fsm_15 == cfg_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "if (  rst_13 ) begin \n    clk_62 <= clk_12;\n    cfg_105 = rx_10;\n    auth_18 = auth_20;\n    if ( cfg_5  || sig_10  != core_9  || rst_9 ) begin\n        core_147 <= reg_2;\n        data_10 <= reg_12;\n        cfg_15 <= core_19;\n    end\n        if ( sig_4  || rst_17  || data_3  && tx_12 ) begin\n            hw_5 = sig_16;\n            tx_14 <= data_4;\n            cfg_14 <= clk_2;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_12) (  rst_13 ) |-> clk_62 == clk_12 && cfg_105 == rx_10 && auth_18 == auth_20 ;endproperty \n property name; @(posedge async_clk_12) (  rst_13 ) &&  (  cfg_5  || sig_10  != core_9  || rst_9 ) |-> core_147 == reg_2 && data_10 == reg_12 && cfg_15 == core_19 ;endproperty \n property name; @(posedge async_clk_12) (  rst_13 ) &&  (  cfg_5  || sig_10  != core_9  || rst_9 ) &&  (  sig_4  || rst_17  || data_3  && tx_12 ) |-> hw_5 == sig_16 && tx_14 == data_4 && cfg_14 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_12"
    },
    {
        "Code": "if (  tx_17  && chip_14  || rst_7  || fsm_8 ) begin \n    err_19 = cfg_19;\n    clk_118 <= tx_13;\n    data_13 <= cfg_7;\n    if ( hw_12 ) begin\n        reg_1 <= fsm_7;\n        rst_1 = cfg_12;\n        err_2 = err_190;\n    end\n        if ( hw_8  || fsm_3 ) begin\n            hw_19 = cfg_15;\n            chip_10 = hw_19;\n            err_6 = rx_17;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_18) (  tx_17  && chip_14  || rst_7  || fsm_8 ) |-> err_19 == cfg_19 && clk_118 == tx_13 && data_13 == cfg_7 ;endproperty \n property name; @(posedge bus_clock_18) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  hw_12 ) |-> reg_1 == fsm_7 && rst_1 == cfg_12 && err_2 == err_190 ;endproperty \n property name; @(posedge bus_clock_18) (  tx_17  && chip_14  || rst_7  || fsm_8 ) &&  (  hw_12 ) &&  (  hw_8  || fsm_3 ) |-> hw_19 == cfg_15 && chip_10 == hw_19 && err_6 == rx_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_18"
    },
    {
        "Code": "if (  auth_8  && rst_16  != err_1  || data_116 ) begin \n    fsm_42 <= cfg_6;\n    if ( auth_3  != rst_16  && fsm_16 ) begin\n        tx_8 <= tx_11;\n    end\n        if ( sig_175  && sig_6 ) begin\n            sig_19 <= err_11;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_18) (  auth_8  && rst_16  != err_1  || data_116 ) |-> fsm_42 == cfg_6 ;endproperty \n property name; @(posedge clk_signal_18) (  auth_8  && rst_16  != err_1  || data_116 ) &&  (  auth_3  != rst_16  && fsm_16 ) |-> tx_8 == tx_11 ;endproperty \n property name; @(posedge clk_signal_18) (  auth_8  && rst_16  != err_1  || data_116 ) &&  (  auth_3  != rst_16  && fsm_16 ) &&  (  sig_175  && sig_6 ) |-> sig_19 == err_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_18"
    },
    {
        "Code": "if ( !tx_19 ) begin \n    sig_17 = reg_1;\n    rx_17 <= sig_5;\n    if ( sig_14  || rst_17  || data_3  && tx_12 ) begin\n        reg_14 = hw_60;\n        err_4 = data_19;\n    end\n        if ( tx_17  && hw_9  != core_18 ) begin\n            tx_9 = auth_8;\n            cfg_20 <= err_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_gen_4) ( !tx_19 ) |-> sig_17 == reg_1 && rx_17 == sig_5 ;endproperty \n property name; @(negedge clk_gen_4) ( !tx_19 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) |-> reg_14 == hw_60 && err_4 == data_19 ;endproperty \n property name; @(negedge clk_gen_4) ( !tx_19 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) &&  (  tx_17  && hw_9  != core_18 ) |-> tx_9 == auth_8 && cfg_20 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_gen_4"
    },
    {
        "Code": "if (  rx_170  != sig_4  && chip_19  && chip_15 ) begin \n    rx_125 <= chip_1;\n    if ( cfg_9  && hw_3  != rx_13 ) begin\n        chip_2 <= data_11;\n    end\n        if ( err_4  || rst_8  || rst_13 ) begin\n            auth_6 = clk_2;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_18) (  rx_170  != sig_4  && chip_19  && chip_15 ) |-> rx_125 == chip_1 ;endproperty \n property name; @(negedge clk_osc_18) (  rx_170  != sig_4  && chip_19  && chip_15 ) &&  (  cfg_9  && hw_3  != rx_13 ) |-> chip_2 == data_11 ;endproperty \n property name; @(negedge clk_osc_18) (  rx_170  != sig_4  && chip_19  && chip_15 ) &&  (  cfg_9  && hw_3  != rx_13 ) &&  (  err_4  || rst_8  || rst_13 ) |-> auth_6 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_18"
    },
    {
        "Code": "if (  reg_8  != tx_13  || rx_7  || rx_2 ) begin \n    tx_9 <= rx_18;\n    if ( err_7  != core_1  || core_2  && tx_3 ) begin\n        tx_17 <= hw_14;\n    end\n        if ( fsm_10  || clk_2 ) begin\n            clk_8 = fsm_11;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_1) (  reg_8  != tx_13  || rx_7  || rx_2 ) |-> tx_9 == rx_18 ;endproperty \n property name; @(negedge async_clk_1) (  reg_8  != tx_13  || rx_7  || rx_2 ) &&  (  err_7  != core_1  || core_2  && tx_3 ) |-> tx_17 == hw_14 ;endproperty \n property name; @(negedge async_clk_1) (  reg_8  != tx_13  || rx_7  || rx_2 ) &&  (  err_7  != core_1  || core_2  && tx_3 ) &&  (  fsm_10  || clk_2 ) |-> clk_8 == fsm_11 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_1"
    },
    {
        "Code": "if (  chip_7  && rx_3  || cfg_5  || hw_5 ) begin \n    hw_14 = rx_1;\n    tx_11 <= chip_17;\n    rx_5 <= clk_8;\n    if ( tx_1  || auth_3  != rst_8  && data_9 ) begin\n        fsm_42 <= sig_19;\n        core_8 = hw_10;\n        core_14 <= clk_4;\n    end\n        if ( rst_4  != core_9 ) begin\n            tx_9 <= err_5;\n            auth_20 = rx_10;\n            tx_10 = rx_6;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_14) (  chip_7  && rx_3  || cfg_5  || hw_5 ) |-> hw_14 == rx_1 && tx_11 == chip_17 && rx_5 == clk_8 ;endproperty \n property name; @(posedge clk_enable_14) (  chip_7  && rx_3  || cfg_5  || hw_5 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) |-> fsm_42 == sig_19 && core_8 == hw_10 && core_14 == clk_4 ;endproperty \n property name; @(posedge clk_enable_14) (  chip_7  && rx_3  || cfg_5  || hw_5 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) &&  (  rst_4  != core_9 ) |-> tx_9 == err_5 && auth_20 == rx_10 && tx_10 == rx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_14"
    },
    {
        "Code": "if (  cfg_19  && err_14 ) begin \n    hw_19 = rst_19;\n    if ( rst_12  || tx_12  && chip_2 ) begin\n        err_195 = core_9;\n    end\n        if ( fsm_19  != sig_1  || fsm_12 ) begin\n            rst_4 = sig_9;\n        end\nend",
        "Assertion": "property name; @(negedge clk_out_6) (  cfg_19  && err_14 ) |-> hw_19 == rst_19 ;endproperty \n property name; @(negedge clk_out_6) (  cfg_19  && err_14 ) &&  (  rst_12  || tx_12  && chip_2 ) |-> err_195 == core_9 ;endproperty \n property name; @(negedge clk_out_6) (  cfg_19  && err_14 ) &&  (  rst_12  || tx_12  && chip_2 ) &&  (  fsm_19  != sig_1  || fsm_12 ) |-> rst_4 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_out_6"
    },
    {
        "Code": "if (  err_12 ) begin \n    reg_12 = core_143;\n    cfg_116 = rx_14;\n    rx_4 = cfg_20;\n    if ( sig_15  && sig_15 ) begin\n        clk_11 <= tx_8;\n        rx_16 = sig_19;\n        hw_79 = fsm_15;\n    end\n        if ( tx_9  || fsm_6  && hw_5  != reg_20 ) begin\n            sig_8 <= chip_11;\n            auth_18 <= chip_7;\n            data_8 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_signal_19) (  err_12 ) |-> reg_12 == core_143 && cfg_116 == rx_14 && rx_4 == cfg_20 ;endproperty \n property name; @(negedge clk_signal_19) (  err_12 ) &&  (  sig_15  && sig_15 ) |-> clk_11 == tx_8 && rx_16 == sig_19 && hw_79 == fsm_15 ;endproperty \n property name; @(negedge clk_signal_19) (  err_12 ) &&  (  sig_15  && sig_15 ) &&  (  tx_9  || fsm_6  && hw_5  != reg_20 ) |-> sig_8 == chip_11 && auth_18 == chip_7 && data_8 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_signal_19"
    },
    {
        "Code": "if (  rst_20  != auth_4  && data_2  || err_18 ) begin \n    chip_13 = clk_14;\n    rx_8 = clk_12;\n    core_7 <= err_15;\n    if ( reg_12 ) begin\n        hw_6 = cfg_209;\n        hw_20 = sig_16;\n        clk_13 <= clk_4;\n    end\n        if ( tx_17  || tx_16  != sig_17  || sig_3 ) begin\n            clk_15 = cfg_14;\n            cfg_6 <= clk_9;\n            err_2 = clk_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_3) (  rst_20  != auth_4  && data_2  || err_18 ) |-> chip_13 == clk_14 && rx_8 == clk_12 && core_7 == err_15 ;endproperty \n property name; @(negedge clk_enable_3) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  reg_12 ) |-> hw_6 == cfg_209 && hw_20 == sig_16 && clk_13 == clk_4 ;endproperty \n property name; @(negedge clk_enable_3) (  rst_20  != auth_4  && data_2  || err_18 ) &&  (  reg_12 ) &&  (  tx_17  || tx_16  != sig_17  || sig_3 ) |-> clk_15 == cfg_14 && cfg_6 == clk_9 && err_2 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_3"
    },
    {
        "Code": "if (  data_14 ) begin \n    sig_2 <= chip_3;\n    if ( err_16  && data_16  && auth_13 ) begin\n        rx_5 <= sig_14;\n    end\n        if ( sig_3  != fsm_20  && tx_11  && data_15 ) begin\n            data_155 <= reg_15;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_13) (  data_14 ) |-> sig_2 == chip_3 ;endproperty \n property name; @(negedge pll_clk_13) (  data_14 ) &&  (  err_16  && data_16  && auth_13 ) |-> rx_5 == sig_14 ;endproperty \n property name; @(negedge pll_clk_13) (  data_14 ) &&  (  err_16  && data_16  && auth_13 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) |-> data_155 == reg_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "if (  hw_4  || chip_2 ) begin \n    rx_114 = clk_8;\n    if ( err_2  || reg_13 ) begin\n        tx_27 <= tx_12;\n    end\n        if ( fsm_148  && rx_9  != sig_143  && sig_6 ) begin\n            chip_16 <= err_10;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_7) (  hw_4  || chip_2 ) |-> rx_114 == clk_8 ;endproperty \n property name; @(posedge bus_clock_7) (  hw_4  || chip_2 ) &&  (  err_2  || reg_13 ) |-> tx_27 == tx_12 ;endproperty \n property name; @(posedge bus_clock_7) (  hw_4  || chip_2 ) &&  (  err_2  || reg_13 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) |-> chip_16 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_7"
    },
    {
        "Code": "if (  reg_4  || sig_4 ) begin \n    auth_4 <= fsm_8;\n    if ( chip_3  != sig_8  || auth_4  != fsm_1 ) begin\n        cfg_3 = chip_3;\n    end\n        if ( rst_4  || clk_12 ) begin\n            tx_11 = err_13;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_4) (  reg_4  || sig_4 ) |-> auth_4 == fsm_8 ;endproperty \n property name; @(negedge clk_enable_4) (  reg_4  || sig_4 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_1 ) |-> cfg_3 == chip_3 ;endproperty \n property name; @(negedge clk_enable_4) (  reg_4  || sig_4 ) &&  (  chip_3  != sig_8  || auth_4  != fsm_1 ) &&  (  rst_4  || clk_12 ) |-> tx_11 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "if (  cfg_19  && fsm_19  && cfg_11  || rst_19 ) begin \n    reg_10 <= chip_9;\n    cfg_3 = rx_6;\n    if ( tx_2  || chip_20  && clk_18  || auth_5 ) begin\n        tx_27 = auth_12;\n        rx_7 <= data_15;\n    end\n        if ( clk_11  != core_12 ) begin\n            err_14 = err_14;\n            rst_18 <= rst_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_2) (  cfg_19  && fsm_19  && cfg_11  || rst_19 ) |-> reg_10 == chip_9 && cfg_3 == rx_6 ;endproperty \n property name; @(posedge clk_signal_2) (  cfg_19  && fsm_19  && cfg_11  || rst_19 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) |-> tx_27 == auth_12 && rx_7 == data_15 ;endproperty \n property name; @(posedge clk_signal_2) (  cfg_19  && fsm_19  && cfg_11  || rst_19 ) &&  (  tx_2  || chip_20  && clk_18  || auth_5 ) &&  (  clk_11  != core_12 ) |-> err_14 == err_14 && rst_18 == rst_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_2"
    },
    {
        "Code": "if (  sig_118  && reg_1  != fsm_18  || auth_14 ) begin \n    err_9 <= hw_123;\n    tx_18 <= auth_17;\n    if ( data_5  && tx_3  && tx_13 ) begin\n        tx_4 = core_6;\n        reg_17 <= clk_19;\n    end\n        if ( err_20  && rst_1 ) begin\n            core_12 <= err_13;\n            hw_9 = cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_4) (  sig_118  && reg_1  != fsm_18  || auth_14 ) |-> err_9 == hw_123 && tx_18 == auth_17 ;endproperty \n property name; @(negedge clk_enable_4) (  sig_118  && reg_1  != fsm_18  || auth_14 ) &&  (  data_5  && tx_3  && tx_13 ) |-> tx_4 == core_6 && reg_17 == clk_19 ;endproperty \n property name; @(negedge clk_enable_4) (  sig_118  && reg_1  != fsm_18  || auth_14 ) &&  (  data_5  && tx_3  && tx_13 ) &&  (  err_20  && rst_1 ) |-> core_12 == err_13 && hw_9 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_4"
    },
    {
        "Code": "if (  tx_14  || err_11  || data_20  && chip_18 ) begin \n    tx_16 <= sig_9;\n    if ( hw_13  && hw_7  && sig_4 ) begin\n        cfg_11 <= sig_6;\n    end\n        if ( data_8  && cfg_9  && clk_13 ) begin\n            fsm_8 = rx_6;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_10) (  tx_14  || err_11  || data_20  && chip_18 ) |-> tx_16 == sig_9 ;endproperty \n property name; @(posedge main_clk_10) (  tx_14  || err_11  || data_20  && chip_18 ) &&  (  hw_13  && hw_7  && sig_4 ) |-> cfg_11 == sig_6 ;endproperty \n property name; @(posedge main_clk_10) (  tx_14  || err_11  || data_20  && chip_18 ) &&  (  hw_13  && hw_7  && sig_4 ) &&  (  data_8  && cfg_9  && clk_13 ) |-> fsm_8 == rx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_10"
    },
    {
        "Code": "if (  chip_6  != fsm_6  && rx_18  != core_12 ) begin \n    auth_11 = data_19;\n    if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n        err_195 = data_17;\n    end\n        if ( rst_14  != tx_6  || rst_10  != err_16 ) begin\n            rst_8 = cfg_5;\n        end\nend",
        "Assertion": "property name; @(negedge cpu_clock_3) (  chip_6  != fsm_6  && rx_18  != core_12 ) |-> auth_11 == data_19 ;endproperty \n property name; @(negedge cpu_clock_3) (  chip_6  != fsm_6  && rx_18  != core_12 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> err_195 == data_17 ;endproperty \n property name; @(negedge cpu_clock_3) (  chip_6  != fsm_6  && rx_18  != core_12 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) &&  (  rst_14  != tx_6  || rst_10  != err_16 ) |-> rst_8 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge cpu_clock_3"
    },
    {
        "Code": "if (  reg_3  && tx_15  || data_5  && fsm_12 ) begin \n    auth_9 = sig_14;\n    auth_11 = hw_10;\n    chip_109 = rst_10;\n    if ( hw_112  || fsm_8 ) begin\n        tx_5 <= fsm_8;\n        clk_3 = chip_9;\n        rst_10 = fsm_5;\n    end\n        if ( fsm_20 ) begin\n            auth_204 <= rst_15;\n            fsm_18 <= tx_3;\n            auth_17 <= tx_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_2) (  reg_3  && tx_15  || data_5  && fsm_12 ) |-> auth_9 == sig_14 && auth_11 == hw_10 && chip_109 == rst_10 ;endproperty \n property name; @(posedge clock_ctrl_2) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  hw_112  || fsm_8 ) |-> tx_5 == fsm_8 && clk_3 == chip_9 && rst_10 == fsm_5 ;endproperty \n property name; @(posedge clock_ctrl_2) (  reg_3  && tx_15  || data_5  && fsm_12 ) &&  (  hw_112  || fsm_8 ) &&  (  fsm_20 ) |-> auth_204 == rst_15 && fsm_18 == tx_3 && auth_17 == tx_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_2"
    },
    {
        "Code": "if (  clk_18  || auth_13 ) begin \n    data_185 <= rx_120;\n    rst_8 <= data_16;\n    if ( auth_19  || tx_14  != core_2  && fsm_18 ) begin\n        chip_4 <= cfg_15;\n        cfg_13 <= cfg_5;\n    end\n        if ( chip_15 ) begin\n            reg_8 <= rx_18;\n            rx_7 = reg_19;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_2) (  clk_18  || auth_13 ) |-> data_185 == rx_120 && rst_8 == data_16 ;endproperty \n property name; @(posedge clk_reset_2) (  clk_18  || auth_13 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) |-> chip_4 == cfg_15 && cfg_13 == cfg_5 ;endproperty \n property name; @(posedge clk_reset_2) (  clk_18  || auth_13 ) &&  (  auth_19  || tx_14  != core_2  && fsm_18 ) &&  (  chip_15 ) |-> reg_8 == rx_18 && rx_7 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "if (  chip_14  || hw_12  && fsm_17  && err_8 ) begin \n    clk_20 = core_17;\n    clk_9 = chip_4;\n    if ( rst_8  && tx_17 ) begin\n        fsm_17 = rst_14;\n        fsm_7 = reg_12;\n    end\n        if ( rx_19  || cfg_2 ) begin\n            core_13 = cfg_10;\n            data_9 <= clk_20;\n        end\nend",
        "Assertion": "property name; @(negedge clk_in_8) (  chip_14  || hw_12  && fsm_17  && err_8 ) |-> clk_20 == core_17 && clk_9 == chip_4 ;endproperty \n property name; @(negedge clk_in_8) (  chip_14  || hw_12  && fsm_17  && err_8 ) &&  (  rst_8  && tx_17 ) |-> fsm_17 == rst_14 && fsm_7 == reg_12 ;endproperty \n property name; @(negedge clk_in_8) (  chip_14  || hw_12  && fsm_17  && err_8 ) &&  (  rst_8  && tx_17 ) &&  (  rx_19  || cfg_2 ) |-> core_13 == cfg_10 && data_9 == clk_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_in_8"
    },
    {
        "Code": "if (  data_15  && reg_12  != sig_2  && err_16 ) begin \n    sig_14 = rx_13;\n    if ( chip_11  || chip_9  && reg_8  || clk_10 ) begin\n        fsm_18 <= data_11;\n    end\n        if ( data_16  || err_20  != rx_4 ) begin\n            cfg_183 <= err_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_10) (  data_15  && reg_12  != sig_2  && err_16 ) |-> sig_14 == rx_13 ;endproperty \n property name; @(posedge clock_ctrl_10) (  data_15  && reg_12  != sig_2  && err_16 ) &&  (  chip_11  || chip_9  && reg_8  || clk_10 ) |-> fsm_18 == data_11 ;endproperty \n property name; @(posedge clock_ctrl_10) (  data_15  && reg_12  != sig_2  && err_16 ) &&  (  chip_11  || chip_9  && reg_8  || clk_10 ) &&  (  data_16  || err_20  != rx_4 ) |-> cfg_183 == err_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_10"
    },
    {
        "Code": "if (  fsm_1  || tx_18  != auth_12  || reg_8 ) begin \n    rst_12 <= hw_8;\n    if ( chip_16  && data_11  || auth_5  != core_10 ) begin\n        core_118 <= auth_7;\n    end\n        if ( err_20  && err_20 ) begin\n            sig_18 = core_18;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_13) (  fsm_1  || tx_18  != auth_12  || reg_8 ) |-> rst_12 == hw_8 ;endproperty \n property name; @(posedge ref_clk_13) (  fsm_1  || tx_18  != auth_12  || reg_8 ) &&  (  chip_16  && data_11  || auth_5  != core_10 ) |-> core_118 == auth_7 ;endproperty \n property name; @(posedge ref_clk_13) (  fsm_1  || tx_18  != auth_12  || reg_8 ) &&  (  chip_16  && data_11  || auth_5  != core_10 ) &&  (  err_20  && err_20 ) |-> sig_18 == core_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_13"
    },
    {
        "Code": "if (  !hw_12 ) begin \n    cfg_2 <= auth_12;\n    if ( sig_11  && rst_2  || rst_9  && cfg_4 ) begin\n        core_37 <= hw_6;\n    end\n        if ( rx_166 ) begin\n            clk_18 <= rst_1;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_16) (  !hw_12 ) |-> cfg_2 == auth_12 ;endproperty \n property name; @(posedge pll_clk_16) (  !hw_12 ) &&  (  sig_11  && rst_2  || rst_9  && cfg_4 ) |-> core_37 == hw_6 ;endproperty \n property name; @(posedge pll_clk_16) (  !hw_12 ) &&  (  sig_11  && rst_2  || rst_9  && cfg_4 ) &&  (  rx_166 ) |-> clk_18 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_16"
    },
    {
        "Code": "if (  auth_20  && rst_10  != fsm_20  || auth_7 ) begin \n    hw_8 = err_17;\n    rx_114 = core_13;\n    cfg_183 <= clk_3;\n    if ( data_1  || rst_12  != chip_19  || cfg_15 ) begin\n        clk_20 = chip_19;\n        sig_12 <= auth_11;\n        err_17 <= tx_15;\n    end\n        if ( tx_1  || auth_3  != rst_8  && data_9 ) begin\n            reg_1 <= core_4;\n            auth_114 = rst_12;\n            chip_8 = chip_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_7) (  auth_20  && rst_10  != fsm_20  || auth_7 ) |-> hw_8 == err_17 && rx_114 == core_13 && cfg_183 == clk_3 ;endproperty \n property name; @(posedge clock_ctrl_7) (  auth_20  && rst_10  != fsm_20  || auth_7 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) |-> clk_20 == chip_19 && sig_12 == auth_11 && err_17 == tx_15 ;endproperty \n property name; @(posedge clock_ctrl_7) (  auth_20  && rst_10  != fsm_20  || auth_7 ) &&  (  data_1  || rst_12  != chip_19  || cfg_15 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) |-> reg_1 == core_4 && auth_114 == rst_12 && chip_8 == chip_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_7"
    },
    {
        "Code": "if (  !core_18 ) begin \n    hw_14 <= core_10;\n    data_15 <= chip_9;\n    if ( fsm_16  && tx_5  != sig_11 ) begin\n        clk_7 = clk_6;\n        auth_19 <= cfg_15;\n    end\n        if ( chip_14  != core_16 ) begin\n            fsm_6 = chip_1;\n            auth_20 = err_9;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_1) (  !core_18 ) |-> hw_14 == core_10 && data_15 == chip_9 ;endproperty \n property name; @(posedge clock_ctrl_1) (  !core_18 ) &&  (  fsm_16  && tx_5  != sig_11 ) |-> clk_7 == clk_6 && auth_19 == cfg_15 ;endproperty \n property name; @(posedge clock_ctrl_1) (  !core_18 ) &&  (  fsm_16  && tx_5  != sig_11 ) &&  (  chip_14  != core_16 ) |-> fsm_6 == chip_1 && auth_20 == err_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_1"
    },
    {
        "Code": "if (  reg_17  != rst_4  || auth_11 ) begin \n    hw_79 = chip_13;\n    if ( rx_3 ) begin\n        data_11 <= sig_10;\n    end\n        if ( chip_3  != chip_6  || cfg_11  && auth_18 ) begin\n            fsm_2 <= tx_19;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_19) (  reg_17  != rst_4  || auth_11 ) |-> hw_79 == chip_13 ;endproperty \n property name; @(negedge core_clock_19) (  reg_17  != rst_4  || auth_11 ) &&  (  rx_3 ) |-> data_11 == sig_10 ;endproperty \n property name; @(negedge core_clock_19) (  reg_17  != rst_4  || auth_11 ) &&  (  rx_3 ) &&  (  chip_3  != chip_6  || cfg_11  && auth_18 ) |-> fsm_2 == tx_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_19"
    },
    {
        "Code": "if (  clk_16 ) begin \n    data_19 <= sig_16;\n    if ( tx_120  || reg_16  || rst_16  || core_11 ) begin\n        tx_10 <= tx_2;\n    end\n        if ( tx_10  != rx_3  || hw_14 ) begin\n            chip_13 = rx_20;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_14) (  clk_16 ) |-> data_19 == sig_16 ;endproperty \n property name; @(posedge core_clock_14) (  clk_16 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) |-> tx_10 == tx_2 ;endproperty \n property name; @(posedge core_clock_14) (  clk_16 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) &&  (  tx_10  != rx_3  || hw_14 ) |-> chip_13 == rx_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_14"
    },
    {
        "Code": "if (  !rx_16 ) begin \n    err_60 <= fsm_7;\n    if ( fsm_16  != auth_12 ) begin\n        rst_15 <= clk_17;\n    end\n        if ( cfg_17 ) begin\n            tx_27 <= reg_19;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_9) (  !rx_16 ) |-> err_60 == fsm_7 ;endproperty \n property name; @(posedge pll_clk_9) (  !rx_16 ) &&  (  fsm_16  != auth_12 ) |-> rst_15 == clk_17 ;endproperty \n property name; @(posedge pll_clk_9) (  !rx_16 ) &&  (  fsm_16  != auth_12 ) &&  (  cfg_17 ) |-> tx_27 == reg_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_9"
    },
    {
        "Code": "if (  cfg_1  || hw_12 ) begin \n    clk_15 = auth_2;\n    core_118 <= err_18;\n    cfg_15 = sig_6;\n    if ( fsm_16  && hw_4  != err_114 ) begin\n        sig_4 = tx_6;\n        reg_18 <= data_4;\n        hw_17 <= sig_6;\n    end\n        if ( rst_18  != rst_7  && clk_3  || reg_14 ) begin\n            chip_4 = sig_9;\n            tx_11 <= data_18;\n            reg_20 <= reg_4;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_6) (  cfg_1  || hw_12 ) |-> clk_15 == auth_2 && core_118 == err_18 && cfg_15 == sig_6 ;endproperty \n property name; @(posedge bus_clock_6) (  cfg_1  || hw_12 ) &&  (  fsm_16  && hw_4  != err_114 ) |-> sig_4 == tx_6 && reg_18 == data_4 && hw_17 == sig_6 ;endproperty \n property name; @(posedge bus_clock_6) (  cfg_1  || hw_12 ) &&  (  fsm_16  && hw_4  != err_114 ) &&  (  rst_18  != rst_7  && clk_3  || reg_14 ) |-> chip_4 == sig_9 && tx_11 == data_18 && reg_20 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_6"
    },
    {
        "Code": "if (  sig_8  && rx_9 ) begin \n    rst_52 <= fsm_17;\n    if ( data_6 ) begin\n        hw_12 = cfg_1;\n    end\n        if ( rst_16  || tx_12  || chip_14  || rx_1 ) begin\n            cfg_12 = reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_12) (  sig_8  && rx_9 ) |-> rst_52 == fsm_17 ;endproperty \n property name; @(posedge bus_clock_12) (  sig_8  && rx_9 ) &&  (  data_6 ) |-> hw_12 == cfg_1 ;endproperty \n property name; @(posedge bus_clock_12) (  sig_8  && rx_9 ) &&  (  data_6 ) &&  (  rst_16  || tx_12  || chip_14  || rx_1 ) |-> cfg_12 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_12"
    },
    {
        "Code": "if (  rst_2  || reg_12 ) begin \n    chip_1 = clk_8;\n    auth_114 <= tx_15;\n    if ( reg_18  != chip_9  || sig_5  && rst_2 ) begin\n        clk_27 <= hw_7;\n        rst_52 <= auth_4;\n    end\n        if ( fsm_9  && tx_10  || core_18  && rst_12 ) begin\n            cfg_6 <= clk_14;\n            sig_13 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_7) (  rst_2  || reg_12 ) |-> chip_1 == clk_8 && auth_114 == tx_15 ;endproperty \n property name; @(negedge fast_clk_7) (  rst_2  || reg_12 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) |-> clk_27 == hw_7 && rst_52 == auth_4 ;endproperty \n property name; @(negedge fast_clk_7) (  rst_2  || reg_12 ) &&  (  reg_18  != chip_9  || sig_5  && rst_2 ) &&  (  fsm_9  && tx_10  || core_18  && rst_12 ) |-> cfg_6 == clk_14 && sig_13 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_7"
    },
    {
        "Code": "if (  rst_13  && core_4  && sig_13  != hw_5 ) begin \n    err_11 <= hw_3;\n    if ( clk_17  || tx_9 ) begin\n        fsm_115 <= rst_6;\n    end\n        if ( tx_13  != reg_16  || tx_9 ) begin\n            rx_130 <= data_19;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_20) (  rst_13  && core_4  && sig_13  != hw_5 ) |-> err_11 == hw_3 ;endproperty \n property name; @(negedge pll_clk_20) (  rst_13  && core_4  && sig_13  != hw_5 ) &&  (  clk_17  || tx_9 ) |-> fsm_115 == rst_6 ;endproperty \n property name; @(negedge pll_clk_20) (  rst_13  && core_4  && sig_13  != hw_5 ) &&  (  clk_17  || tx_9 ) &&  (  tx_13  != reg_16  || tx_9 ) |-> rx_130 == data_19 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_20"
    },
    {
        "Code": "if (  rst_10  != chip_1  && fsm_10  != cfg_4 ) begin \n    sig_18 <= data_12;\n    if ( fsm_5  || fsm_1 ) begin\n        tx_3 <= err_11;\n    end\n        if ( fsm_16  != data_9 ) begin\n            core_12 <= rst_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_7) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) |-> sig_18 == data_12 ;endproperty \n property name; @(negedge clk_osc_7) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  fsm_5  || fsm_1 ) |-> tx_3 == err_11 ;endproperty \n property name; @(negedge clk_osc_7) (  rst_10  != chip_1  && fsm_10  != cfg_4 ) &&  (  fsm_5  || fsm_1 ) &&  (  fsm_16  != data_9 ) |-> core_12 == rst_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_7"
    },
    {
        "Code": "if (  chip_13  != fsm_14  && tx_20 ) begin \n    cfg_20 = tx_14;\n    sig_12 <= rx_13;\n    hw_79 <= tx_14;\n    if ( fsm_14 ) begin\n        auth_12 <= tx_2;\n        rst_52 = tx_9;\n        tx_115 = data_11;\n    end\n        if ( err_8  && chip_19  || hw_15  != tx_11 ) begin\n            chip_15 = core_7;\n            tx_11 = tx_15;\n            tx_4 = hw_10;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_17) (  chip_13  != fsm_14  && tx_20 ) |-> cfg_20 == tx_14 && sig_12 == rx_13 && hw_79 == tx_14 ;endproperty \n property name; @(posedge clock_div_17) (  chip_13  != fsm_14  && tx_20 ) &&  (  fsm_14 ) |-> auth_12 == tx_2 && rst_52 == tx_9 && tx_115 == data_11 ;endproperty \n property name; @(posedge clock_div_17) (  chip_13  != fsm_14  && tx_20 ) &&  (  fsm_14 ) &&  (  err_8  && chip_19  || hw_15  != tx_11 ) |-> chip_15 == core_7 && tx_11 == tx_15 && tx_4 == hw_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_17"
    },
    {
        "Code": "if (  sig_119  != reg_18  && cfg_18  && clk_6 ) begin \n    auth_4 = sig_28;\n    hw_5 = auth_12;\n    if ( core_115  || tx_16  || auth_7 ) begin\n        sig_7 = reg_12;\n        cfg_7 = data_15;\n    end\n        if ( rst_4  || tx_18  || cfg_4 ) begin\n            reg_10 = reg_4;\n            rx_2 <= core_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_signal_4) (  sig_119  != reg_18  && cfg_18  && clk_6 ) |-> auth_4 == sig_28 && hw_5 == auth_12 ;endproperty \n property name; @(posedge clk_signal_4) (  sig_119  != reg_18  && cfg_18  && clk_6 ) &&  (  core_115  || tx_16  || auth_7 ) |-> sig_7 == reg_12 && cfg_7 == data_15 ;endproperty \n property name; @(posedge clk_signal_4) (  sig_119  != reg_18  && cfg_18  && clk_6 ) &&  (  core_115  || tx_16  || auth_7 ) &&  (  rst_4  || tx_18  || cfg_4 ) |-> reg_10 == reg_4 && rx_2 == core_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_signal_4"
    },
    {
        "Code": "if (  chip_14  && rx_130  || sig_5  != sig_8 ) begin \n    data_17 <= rst_6;\n    if ( core_1  || sig_6  || hw_16 ) begin\n        cfg_208 = fsm_12;\n    end\n        if ( data_13  && core_13 ) begin\n            core_3 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_5) (  chip_14  && rx_130  || sig_5  != sig_8 ) |-> data_17 == rst_6 ;endproperty \n property name; @(negedge main_clk_5) (  chip_14  && rx_130  || sig_5  != sig_8 ) &&  (  core_1  || sig_6  || hw_16 ) |-> cfg_208 == fsm_12 ;endproperty \n property name; @(negedge main_clk_5) (  chip_14  && rx_130  || sig_5  != sig_8 ) &&  (  core_1  || sig_6  || hw_16 ) &&  (  data_13  && core_13 ) |-> core_3 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_5"
    },
    {
        "Code": "if (  hw_8  || reg_8  && chip_3 ) begin \n    core_17 = cfg_13;\n    data_19 = chip_17;\n    if ( hw_20  || cfg_8 ) begin\n        data_10 = rst_6;\n        rst_120 <= rst_7;\n    end\n        if ( rx_15  && chip_15 ) begin\n            reg_11 = hw_18;\n            err_60 <= reg_14;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_16) (  hw_8  || reg_8  && chip_3 ) |-> core_17 == cfg_13 && data_19 == chip_17 ;endproperty \n property name; @(posedge clock_div_16) (  hw_8  || reg_8  && chip_3 ) &&  (  hw_20  || cfg_8 ) |-> data_10 == rst_6 && rst_120 == rst_7 ;endproperty \n property name; @(posedge clock_div_16) (  hw_8  || reg_8  && chip_3 ) &&  (  hw_20  || cfg_8 ) &&  (  rx_15  && chip_15 ) |-> reg_11 == hw_18 && err_60 == reg_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_16"
    },
    {
        "Code": "if (  fsm_15  && core_2  && clk_8  || err_17 ) begin \n    core_3 <= clk_15;\n    data_11 = fsm_17;\n    if ( core_16  != cfg_7  || hw_15  || err_11 ) begin\n        data_4 = fsm_6;\n        cfg_9 <= sig_12;\n    end\n        if ( fsm_14  || rst_12 ) begin\n            auth_14 = clk_19;\n            chip_5 <= err_18;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_1) (  fsm_15  && core_2  && clk_8  || err_17 ) |-> core_3 == clk_15 && data_11 == fsm_17 ;endproperty \n property name; @(posedge clk_osc_1) (  fsm_15  && core_2  && clk_8  || err_17 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) |-> data_4 == fsm_6 && cfg_9 == sig_12 ;endproperty \n property name; @(posedge clk_osc_1) (  fsm_15  && core_2  && clk_8  || err_17 ) &&  (  core_16  != cfg_7  || hw_15  || err_11 ) &&  (  fsm_14  || rst_12 ) |-> auth_14 == clk_19 && chip_5 == err_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_1"
    },
    {
        "Code": "if (  sig_1  != reg_3 ) begin \n    clk_17 = sig_11;\n    hw_8 = hw_17;\n    if ( core_20 ) begin\n        cfg_52 <= fsm_7;\n        fsm_17 <= rst_20;\n    end\n        if ( clk_39  != chip_5  || reg_36  && sig_33 ) begin\n            cfg_16 = sig_3;\n            err_3 = cfg_4;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_11) (  sig_1  != reg_3 ) |-> clk_17 == sig_11 && hw_8 == hw_17 ;endproperty \n property name; @(negedge clk_reset_11) (  sig_1  != reg_3 ) &&  (  core_20 ) |-> cfg_52 == fsm_7 && fsm_17 == rst_20 ;endproperty \n property name; @(negedge clk_reset_11) (  sig_1  != reg_3 ) &&  (  core_20 ) &&  (  clk_39  != chip_5  || reg_36  && sig_33 ) |-> cfg_16 == sig_3 && err_3 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_11"
    },
    {
        "Code": "if (  hw_6  != reg_12  && reg_7 ) begin \n    rx_15 <= core_9;\n    reg_20 = fsm_19;\n    if ( data_14  && chip_15 ) begin\n        chip_109 = rst_20;\n        tx_115 <= chip_9;\n    end\n        if ( auth_1  || auth_17 ) begin\n            core_4 <= err_2;\n            core_14 <= hw_18;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_9) (  hw_6  != reg_12  && reg_7 ) |-> rx_15 == core_9 && reg_20 == fsm_19 ;endproperty \n property name; @(negedge ref_clk_9) (  hw_6  != reg_12  && reg_7 ) &&  (  data_14  && chip_15 ) |-> chip_109 == rst_20 && tx_115 == chip_9 ;endproperty \n property name; @(negedge ref_clk_9) (  hw_6  != reg_12  && reg_7 ) &&  (  data_14  && chip_15 ) &&  (  auth_1  || auth_17 ) |-> core_4 == err_2 && core_14 == hw_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_9"
    },
    {
        "Code": "if (  hw_4 ) begin \n    chip_19 = data_18;\n    reg_15 = rst_114;\n    if ( hw_13  && chip_17 ) begin\n        data_18 <= chip_7;\n        sig_63 <= auth_8;\n    end\n        if ( data_1  != auth_19 ) begin\n            clk_3 = sig_20;\n            rst_116 <= err_10;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_19) (  hw_4 ) |-> chip_19 == data_18 && reg_15 == rst_114 ;endproperty \n property name; @(negedge ref_clk_19) (  hw_4 ) &&  (  hw_13  && chip_17 ) |-> data_18 == chip_7 && sig_63 == auth_8 ;endproperty \n property name; @(negedge ref_clk_19) (  hw_4 ) &&  (  hw_13  && chip_17 ) &&  (  data_1  != auth_19 ) |-> clk_3 == sig_20 && rst_116 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_19"
    },
    {
        "Code": "if (  rx_1  && chip_7 ) begin \n    sig_1 <= err_2;\n    chip_96 <= err_1;\n    sig_8 <= rst_14;\n    if ( rst_8  && tx_19 ) begin\n        chip_4 = hw_18;\n        core_11 <= cfg_12;\n        clk_15 <= auth_5;\n    end\n        if ( err_20  && err_1 ) begin\n            hw_38 = fsm_20;\n            reg_9 <= auth_8;\n            clk_16 <= cfg_16;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_6) (  rx_1  && chip_7 ) |-> sig_1 == err_2 && chip_96 == err_1 && sig_8 == rst_14 ;endproperty \n property name; @(posedge clk_in_6) (  rx_1  && chip_7 ) &&  (  rst_8  && tx_19 ) |-> chip_4 == hw_18 && core_11 == cfg_12 && clk_15 == auth_5 ;endproperty \n property name; @(posedge clk_in_6) (  rx_1  && chip_7 ) &&  (  rst_8  && tx_19 ) &&  (  err_20  && err_1 ) |-> hw_38 == fsm_20 && reg_9 == auth_8 && clk_16 == cfg_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_6"
    },
    {
        "Code": "if (  fsm_8  || fsm_3 ) begin \n    sig_1 <= err_11;\n    data_10 <= tx_16;\n    fsm_7 <= rx_3;\n    if ( clk_3  || rst_113  != hw_10 ) begin\n        rx_3 <= reg_20;\n        err_17 = rx_16;\n        clk_118 <= hw_10;\n    end\n        if ( rst_6 ) begin\n            chip_13 <= fsm_19;\n            tx_6 = tx_5;\n            hw_38 = clk_12;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_3) (  fsm_8  || fsm_3 ) |-> sig_1 == err_11 && data_10 == tx_16 && fsm_7 == rx_3 ;endproperty \n property name; @(negedge clock_source_3) (  fsm_8  || fsm_3 ) &&  (  clk_3  || rst_113  != hw_10 ) |-> rx_3 == reg_20 && err_17 == rx_16 && clk_118 == hw_10 ;endproperty \n property name; @(negedge clock_source_3) (  fsm_8  || fsm_3 ) &&  (  clk_3  || rst_113  != hw_10 ) &&  (  rst_6 ) |-> chip_13 == fsm_19 && tx_6 == tx_5 && hw_38 == clk_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_3"
    },
    {
        "Code": "if (  tx_17 ) begin \n    clk_118 = tx_8;\n    core_2 = clk_14;\n    if ( hw_5  != clk_20 ) begin\n        cfg_11 <= auth_50;\n        err_3 = rst_4;\n    end\n        if ( hw_12  && cfg_18 ) begin\n            auth_4 <= err_16;\n            hw_20 <= rx_1;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_12) (  tx_17 ) |-> clk_118 == tx_8 && core_2 == clk_14 ;endproperty \n property name; @(posedge pll_clk_12) (  tx_17 ) &&  (  hw_5  != clk_20 ) |-> cfg_11 == auth_50 && err_3 == rst_4 ;endproperty \n property name; @(posedge pll_clk_12) (  tx_17 ) &&  (  hw_5  != clk_20 ) &&  (  hw_12  && cfg_18 ) |-> auth_4 == err_16 && hw_20 == rx_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_12"
    },
    {
        "Code": "if (  cfg_1 ) begin \n    reg_58 <= sig_3;\n    if ( hw_9  && hw_18  || auth_118 ) begin\n        sig_116 <= fsm_2;\n    end\n        if ( data_112 ) begin\n            rx_3 = err_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_8) (  cfg_1 ) |-> reg_58 == sig_3 ;endproperty \n property name; @(negedge clk_osc_8) (  cfg_1 ) &&  (  hw_9  && hw_18  || auth_118 ) |-> sig_116 == fsm_2 ;endproperty \n property name; @(negedge clk_osc_8) (  cfg_1 ) &&  (  hw_9  && hw_18  || auth_118 ) &&  (  data_112 ) |-> rx_3 == err_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_8"
    },
    {
        "Code": "if (  hw_18  && rx_12  && data_4 ) begin \n    hw_196 = rst_18;\n    if ( cfg_7  || cfg_11 ) begin\n        rst_18 = core_1;\n    end\n        if ( rx_16 ) begin\n            sig_2 <= cfg_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_13) (  hw_18  && rx_12  && data_4 ) |-> hw_196 == rst_18 ;endproperty \n property name; @(posedge clk_osc_13) (  hw_18  && rx_12  && data_4 ) &&  (  cfg_7  || cfg_11 ) |-> rst_18 == core_1 ;endproperty \n property name; @(posedge clk_osc_13) (  hw_18  && rx_12  && data_4 ) &&  (  cfg_7  || cfg_11 ) &&  (  rx_16 ) |-> sig_2 == cfg_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_13"
    },
    {
        "Code": "if (  rx_17  != fsm_18  || auth_17 ) begin \n    cfg_19 = hw_20;\n    auth_10 <= tx_14;\n    if ( rx_108 ) begin\n        clk_118 <= fsm_12;\n        reg_18 <= rx_13;\n    end\n        if ( rst_10  || clk_5  && fsm_4  || rx_20 ) begin\n            data_6 <= cfg_1;\n            tx_17 = rst_14;\n        end\nend",
        "Assertion": "property name; @(negedge bus_clock_13) (  rx_17  != fsm_18  || auth_17 ) |-> cfg_19 == hw_20 && auth_10 == tx_14 ;endproperty \n property name; @(negedge bus_clock_13) (  rx_17  != fsm_18  || auth_17 ) &&  (  rx_108 ) |-> clk_118 == fsm_12 && reg_18 == rx_13 ;endproperty \n property name; @(negedge bus_clock_13) (  rx_17  != fsm_18  || auth_17 ) &&  (  rx_108 ) &&  (  rst_10  || clk_5  && fsm_4  || rx_20 ) |-> data_6 == cfg_1 && tx_17 == rst_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge bus_clock_13"
    },
    {
        "Code": "if (  auth_13  != core_1  && err_12 ) begin \n    chip_3 = err_4;\n    data_17 <= reg_20;\n    sig_18 = err_6;\n    if ( fsm_2  != tx_17 ) begin\n        err_60 = fsm_8;\n        hw_1 = fsm_19;\n        auth_5 = fsm_3;\n    end\n        if ( fsm_148  && rx_9  != sig_143  && sig_6 ) begin\n            auth_14 = err_20;\n            tx_1 <= sig_12;\n            rx_18 <= err_7;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_3) (  auth_13  != core_1  && err_12 ) |-> chip_3 == err_4 && data_17 == reg_20 && sig_18 == err_6 ;endproperty \n property name; @(negedge core_clock_3) (  auth_13  != core_1  && err_12 ) &&  (  fsm_2  != tx_17 ) |-> err_60 == fsm_8 && hw_1 == fsm_19 && auth_5 == fsm_3 ;endproperty \n property name; @(negedge core_clock_3) (  auth_13  != core_1  && err_12 ) &&  (  fsm_2  != tx_17 ) &&  (  fsm_148  && rx_9  != sig_143  && sig_6 ) |-> auth_14 == err_20 && tx_1 == sig_12 && rx_18 == err_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_3"
    },
    {
        "Code": "if (  tx_9  != fsm_12  && data_6  || rx_8 ) begin \n    rst_120 <= cfg_5;\n    rst_19 = core_12;\n    if ( data_19  != err_19 ) begin\n        core_118 <= reg_6;\n        rx_114 = data_19;\n    end\n        if ( data_7  && chip_19  && hw_7 ) begin\n            clk_16 <= err_6;\n            reg_115 = data_6;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_10) (  tx_9  != fsm_12  && data_6  || rx_8 ) |-> rst_120 == cfg_5 && rst_19 == core_12 ;endproperty \n property name; @(posedge async_clk_10) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  data_19  != err_19 ) |-> core_118 == reg_6 && rx_114 == data_19 ;endproperty \n property name; @(posedge async_clk_10) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  data_19  != err_19 ) &&  (  data_7  && chip_19  && hw_7 ) |-> clk_16 == err_6 && reg_115 == data_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_10"
    },
    {
        "Code": "if (  clk_17  != sig_20  && cfg_10 ) begin \n    fsm_2 <= tx_2;\n    core_19 = tx_2;\n    if ( err_15  || hw_11  != cfg_12  && tx_7 ) begin\n        tx_1 <= reg_19;\n        data_14 <= auth_18;\n    end\n        if ( clk_11  != cfg_14 ) begin\n            chip_13 <= clk_165;\n            chip_2 = cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_19) (  clk_17  != sig_20  && cfg_10 ) |-> fsm_2 == tx_2 && core_19 == tx_2 ;endproperty \n property name; @(negedge clk_osc_19) (  clk_17  != sig_20  && cfg_10 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) |-> tx_1 == reg_19 && data_14 == auth_18 ;endproperty \n property name; @(negedge clk_osc_19) (  clk_17  != sig_20  && cfg_10 ) &&  (  err_15  || hw_11  != cfg_12  && tx_7 ) &&  (  clk_11  != cfg_14 ) |-> chip_13 == clk_165 && chip_2 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_19"
    },
    {
        "Code": "if (  cfg_9 ) begin \n    core_8 = hw_1;\n    chip_6 <= chip_17;\n    if ( rst_11  || tx_9  || reg_9 ) begin\n        tx_18 <= tx_20;\n        auth_13 = hw_7;\n    end\n        if ( tx_2 ) begin\n            tx_2 = sig_11;\n            rx_16 = rst_1;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_13) (  cfg_9 ) |-> core_8 == hw_1 && chip_6 == chip_17 ;endproperty \n property name; @(negedge clk_enable_13) (  cfg_9 ) &&  (  rst_11  || tx_9  || reg_9 ) |-> tx_18 == tx_20 && auth_13 == hw_7 ;endproperty \n property name; @(negedge clk_enable_13) (  cfg_9 ) &&  (  rst_11  || tx_9  || reg_9 ) &&  (  tx_2 ) |-> tx_2 == sig_11 && rx_16 == rst_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_13"
    },
    {
        "Code": "if (  fsm_16  || err_16  != data_18 ) begin \n    err_3 <= sig_12;\n    if ( clk_19  != rx_19  || err_4  || hw_9 ) begin\n        clk_120 = cfg_2;\n    end\n        if ( rst_2  != cfg_18  || fsm_6 ) begin\n            reg_17 <= core_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_16) (  fsm_16  || err_16  != data_18 ) |-> err_3 == sig_12 ;endproperty \n property name; @(posedge clk_reset_16) (  fsm_16  || err_16  != data_18 ) &&  (  clk_19  != rx_19  || err_4  || hw_9 ) |-> clk_120 == cfg_2 ;endproperty \n property name; @(posedge clk_reset_16) (  fsm_16  || err_16  != data_18 ) &&  (  clk_19  != rx_19  || err_4  || hw_9 ) &&  (  rst_2  != cfg_18  || fsm_6 ) |-> reg_17 == core_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_16"
    },
    {
        "Code": "if (  fsm_5 ) begin \n    rst_154 <= tx_7;\n    if ( err_4  && clk_13 ) begin\n        rx_2 = data_18;\n    end\n        if ( data_20  || tx_11  || tx_1 ) begin\n            sig_172 = rst_3;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_16) (  fsm_5 ) |-> rst_154 == tx_7 ;endproperty \n property name; @(negedge core_clock_16) (  fsm_5 ) &&  (  err_4  && clk_13 ) |-> rx_2 == data_18 ;endproperty \n property name; @(negedge core_clock_16) (  fsm_5 ) &&  (  err_4  && clk_13 ) &&  (  data_20  || tx_11  || tx_1 ) |-> sig_172 == rst_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_16"
    },
    {
        "Code": "if (  sig_20  && rst_18 ) begin \n    err_11 = err_15;\n    tx_46 = rst_9;\n    clk_5 <= reg_20;\n    if ( reg_8  || core_13 ) begin\n        reg_19 <= sig_20;\n        fsm_112 <= rst_19;\n        rx_16 <= tx_17;\n    end\n        if ( clk_3  != err_104  || tx_6  != fsm_8 ) begin\n            data_4 <= cfg_1;\n            fsm_114 <= rx_14;\n            clk_19 = err_13;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_6) (  sig_20  && rst_18 ) |-> err_11 == err_15 && tx_46 == rst_9 && clk_5 == reg_20 ;endproperty \n property name; @(posedge async_clk_6) (  sig_20  && rst_18 ) &&  (  reg_8  || core_13 ) |-> reg_19 == sig_20 && fsm_112 == rst_19 && rx_16 == tx_17 ;endproperty \n property name; @(posedge async_clk_6) (  sig_20  && rst_18 ) &&  (  reg_8  || core_13 ) &&  (  clk_3  != err_104  || tx_6  != fsm_8 ) |-> data_4 == cfg_1 && fsm_114 == rx_14 && clk_19 == err_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_6"
    },
    {
        "Code": "if (  fsm_10 ) begin \n    rx_15 <= rx_6;\n    if ( err_13 ) begin\n        data_20 = sig_12;\n    end\n        if ( hw_112  || fsm_8 ) begin\n            err_16 = rst_15;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_15) (  fsm_10 ) |-> rx_15 == rx_6 ;endproperty \n property name; @(negedge ref_clk_15) (  fsm_10 ) &&  (  err_13 ) |-> data_20 == sig_12 ;endproperty \n property name; @(negedge ref_clk_15) (  fsm_10 ) &&  (  err_13 ) &&  (  hw_112  || fsm_8 ) |-> err_16 == rst_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_15"
    },
    {
        "Code": "if (  core_2  && fsm_3 ) begin \n    err_79 <= rst_6;\n    if ( tx_2  || chip_20  && clk_18  || auth_12 ) begin\n        data_1 = auth_15;\n    end\n        if ( cfg_1  && tx_17  != fsm_5 ) begin\n            data_20 <= cfg_4;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_6) (  core_2  && fsm_3 ) |-> err_79 == rst_6 ;endproperty \n property name; @(posedge ref_clk_6) (  core_2  && fsm_3 ) &&  (  tx_2  || chip_20  && clk_18  || auth_12 ) |-> data_1 == auth_15 ;endproperty \n property name; @(posedge ref_clk_6) (  core_2  && fsm_3 ) &&  (  tx_2  || chip_20  && clk_18  || auth_12 ) &&  (  cfg_1  && tx_17  != fsm_5 ) |-> data_20 == cfg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_6"
    },
    {
        "Code": "if (  hw_3  || core_3  && core_2 ) begin \n    cfg_9 = rst_6;\n    hw_9 <= fsm_17;\n    if ( chip_111  && rst_15 ) begin\n        sig_172 <= auth_11;\n        auth_6 <= rx_16;\n    end\n        if ( err_20  && sig_12  && data_4  != rst_12 ) begin\n            rx_4 <= auth_12;\n            auth_2 <= tx_8;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_5) (  hw_3  || core_3  && core_2 ) |-> cfg_9 == rst_6 && hw_9 == fsm_17 ;endproperty \n property name; @(negedge clk_enable_5) (  hw_3  || core_3  && core_2 ) &&  (  chip_111  && rst_15 ) |-> sig_172 == auth_11 && auth_6 == rx_16 ;endproperty \n property name; @(negedge clk_enable_5) (  hw_3  || core_3  && core_2 ) &&  (  chip_111  && rst_15 ) &&  (  err_20  && sig_12  && data_4  != rst_12 ) |-> rx_4 == auth_12 && auth_2 == tx_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_5"
    },
    {
        "Code": "if (  chip_19 ) begin \n    data_19 <= cfg_2;\n    if ( err_113  != hw_2  && cfg_11 ) begin\n        reg_11 = core_7;\n    end\n        if ( data_13  && core_13 ) begin\n            core_4 = err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_17) (  chip_19 ) |-> data_19 == cfg_2 ;endproperty \n property name; @(posedge clk_gen_17) (  chip_19 ) &&  (  err_113  != hw_2  && cfg_11 ) |-> reg_11 == core_7 ;endproperty \n property name; @(posedge clk_gen_17) (  chip_19 ) &&  (  err_113  != hw_2  && cfg_11 ) &&  (  data_13  && core_13 ) |-> core_4 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_17"
    },
    {
        "Code": "if (  sig_18  && rst_18  != tx_4 ) begin \n    cfg_52 = rst_6;\n    chip_5 = chip_7;\n    rst_8 <= reg_9;\n    if ( cfg_7  != reg_196  || err_198 ) begin\n        sig_63 = hw_18;\n        auth_16 <= rx_15;\n        reg_58 = auth_6;\n    end\n        if ( rx_6  || fsm_9 ) begin\n            data_5 = sig_11;\n            cfg_6 <= sig_12;\n            cfg_17 = clk_16;\n        end\nend",
        "Assertion": "property name; @(negedge fast_clk_10) (  sig_18  && rst_18  != tx_4 ) |-> cfg_52 == rst_6 && chip_5 == chip_7 && rst_8 == reg_9 ;endproperty \n property name; @(negedge fast_clk_10) (  sig_18  && rst_18  != tx_4 ) &&  (  cfg_7  != reg_196  || err_198 ) |-> sig_63 == hw_18 && auth_16 == rx_15 && reg_58 == auth_6 ;endproperty \n property name; @(negedge fast_clk_10) (  sig_18  && rst_18  != tx_4 ) &&  (  cfg_7  != reg_196  || err_198 ) &&  (  rx_6  || fsm_9 ) |-> data_5 == sig_11 && cfg_6 == sig_12 && cfg_17 == clk_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge fast_clk_10"
    },
    {
        "Code": "if (  data_16  != clk_9 ) begin \n    core_18 <= rx_14;\n    if ( hw_19 ) begin\n        err_4 = data_18;\n    end\n        if ( chip_15  != data_11 ) begin\n            rx_8 <= hw_15;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_2) (  data_16  != clk_9 ) |-> core_18 == rx_14 ;endproperty \n property name; @(posedge clk_reset_2) (  data_16  != clk_9 ) &&  (  hw_19 ) |-> err_4 == data_18 ;endproperty \n property name; @(posedge clk_reset_2) (  data_16  != clk_9 ) &&  (  hw_19 ) &&  (  chip_15  != data_11 ) |-> rx_8 == hw_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_2"
    },
    {
        "Code": "if (  hw_19  != auth_8 ) begin \n    auth_16 = rst_6;\n    data_120 = core_7;\n    auth_114 = core_1;\n    if ( fsm_12  || rx_6 ) begin\n        rx_11 = core_4;\n        fsm_13 <= chip_19;\n        auth_204 = err_14;\n    end\n        if ( tx_122  && reg_9 ) begin\n            clk_3 <= chip_1;\n            err_60 <= err_1;\n            cfg_6 <= core_2;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_4) (  hw_19  != auth_8 ) |-> auth_16 == rst_6 && data_120 == core_7 && auth_114 == core_1 ;endproperty \n property name; @(negedge mem_clock_4) (  hw_19  != auth_8 ) &&  (  fsm_12  || rx_6 ) |-> rx_11 == core_4 && fsm_13 == chip_19 && auth_204 == err_14 ;endproperty \n property name; @(negedge mem_clock_4) (  hw_19  != auth_8 ) &&  (  fsm_12  || rx_6 ) &&  (  tx_122  && reg_9 ) |-> clk_3 == chip_1 && err_60 == err_1 && cfg_6 == core_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_4"
    },
    {
        "Code": "if (  cfg_89  != data_7  || rst_20 ) begin \n    sig_10 <= tx_19;\n    clk_62 <= err_7;\n    if ( err_14  && err_3 ) begin\n        tx_19 <= core_17;\n        chip_96 = rst_6;\n    end\n        if ( data_1  != core_9  && data_20 ) begin\n            rst_8 = cfg_1;\n            tx_14 = reg_4;\n        end\nend",
        "Assertion": "property name; @(negedge pll_clk_13) (  cfg_89  != data_7  || rst_20 ) |-> sig_10 == tx_19 && clk_62 == err_7 ;endproperty \n property name; @(negedge pll_clk_13) (  cfg_89  != data_7  || rst_20 ) &&  (  err_14  && err_3 ) |-> tx_19 == core_17 && chip_96 == rst_6 ;endproperty \n property name; @(negedge pll_clk_13) (  cfg_89  != data_7  || rst_20 ) &&  (  err_14  && err_3 ) &&  (  data_1  != core_9  && data_20 ) |-> rst_8 == cfg_1 && tx_14 == reg_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge pll_clk_13"
    },
    {
        "Code": "if (  cfg_16  || chip_20  || clk_10 ) begin \n    tx_115 = data_17;\n    tx_9 = clk_4;\n    rx_20 = sig_1;\n    if ( cfg_9  || rst_12 ) begin\n        cfg_208 = core_12;\n        fsm_17 = hw_14;\n        tx_12 = sig_14;\n    end\n        if ( chip_18 ) begin\n            core_5 = cfg_2;\n            hw_18 = core_9;\n            tx_114 <= auth_7;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_9) (  cfg_16  || chip_20  || clk_10 ) |-> tx_115 == data_17 && tx_9 == clk_4 && rx_20 == sig_1 ;endproperty \n property name; @(posedge clock_div_9) (  cfg_16  || chip_20  || clk_10 ) &&  (  cfg_9  || rst_12 ) |-> cfg_208 == core_12 && fsm_17 == hw_14 && tx_12 == sig_14 ;endproperty \n property name; @(posedge clock_div_9) (  cfg_16  || chip_20  || clk_10 ) &&  (  cfg_9  || rst_12 ) &&  (  chip_18 ) |-> core_5 == cfg_2 && hw_18 == core_9 && tx_114 == auth_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_9"
    },
    {
        "Code": "if (  hw_10 ) begin \n    chip_96 <= err_14;\n    core_37 = chip_15;\n    if ( clk_3  || rst_14  != hw_10 ) begin\n        clk_122 = err_13;\n        tx_115 <= chip_9;\n    end\n        if ( chip_7  || chip_3  && auth_12 ) begin\n            data_2 <= rst_4;\n            clk_13 = reg_10;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_13) (  hw_10 ) |-> chip_96 == err_14 && core_37 == chip_15 ;endproperty \n property name; @(posedge pll_clk_13) (  hw_10 ) &&  (  clk_3  || rst_14  != hw_10 ) |-> clk_122 == err_13 && tx_115 == chip_9 ;endproperty \n property name; @(posedge pll_clk_13) (  hw_10 ) &&  (  clk_3  || rst_14  != hw_10 ) &&  (  chip_7  || chip_3  && auth_12 ) |-> data_2 == rst_4 && clk_13 == reg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_13"
    },
    {
        "Code": "if (  hw_17  != auth_7  || data_8 ) begin \n    rst_12 <= cfg_4;\n    if ( tx_6  != fsm_7 ) begin\n        clk_15 = sig_14;\n    end\n        if ( reg_7  != fsm_4  || sig_20  != err_2 ) begin\n            err_6 <= sig_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_in_4) (  hw_17  != auth_7  || data_8 ) |-> rst_12 == cfg_4 ;endproperty \n property name; @(posedge clk_in_4) (  hw_17  != auth_7  || data_8 ) &&  (  tx_6  != fsm_7 ) |-> clk_15 == sig_14 ;endproperty \n property name; @(posedge clk_in_4) (  hw_17  != auth_7  || data_8 ) &&  (  tx_6  != fsm_7 ) &&  (  reg_7  != fsm_4  || sig_20  != err_2 ) |-> err_6 == sig_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_in_4"
    },
    {
        "Code": "if (  auth_19  && reg_10  && sig_19 ) begin \n    data_178 <= tx_14;\n    auth_11 = sig_6;\n    tx_46 <= sig_10;\n    if ( auth_13  || clk_6  && data_15  && sig_12 ) begin\n        chip_10 = reg_9;\n        chip_3 = hw_15;\n        clk_19 = chip_15;\n    end\n        if ( clk_9 ) begin\n            rx_125 <= err_13;\n            sig_8 <= rx_3;\n            hw_3 <= data_17;\n        end\nend",
        "Assertion": "property name; @(posedge main_clk_15) (  auth_19  && reg_10  && sig_19 ) |-> data_178 == tx_14 && auth_11 == sig_6 && tx_46 == sig_10 ;endproperty \n property name; @(posedge main_clk_15) (  auth_19  && reg_10  && sig_19 ) &&  (  auth_13  || clk_6  && data_15  && sig_12 ) |-> chip_10 == reg_9 && chip_3 == hw_15 && clk_19 == chip_15 ;endproperty \n property name; @(posedge main_clk_15) (  auth_19  && reg_10  && sig_19 ) &&  (  auth_13  || clk_6  && data_15  && sig_12 ) &&  (  clk_9 ) |-> rx_125 == err_13 && sig_8 == rx_3 && hw_3 == data_17 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge main_clk_15"
    },
    {
        "Code": "if (  cfg_15  != err_9  || core_13  && data_14 ) begin \n    data_18 <= data_10;\n    cfg_52 <= reg_8;\n    tx_2 = rst_7;\n    if ( hw_3 ) begin\n        cfg_105 <= data_19;\n        core_75 <= reg_1;\n        core_37 = clk_16;\n    end\n        if ( reg_17  || data_8  || data_3  || fsm_6 ) begin\n            core_13 = rst_12;\n            reg_17 <= fsm_5;\n            chip_10 <= sig_1;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_20) (  cfg_15  != err_9  || core_13  && data_14 ) |-> data_18 == data_10 && cfg_52 == reg_8 && tx_2 == rst_7 ;endproperty \n property name; @(negedge mem_clock_20) (  cfg_15  != err_9  || core_13  && data_14 ) &&  (  hw_3 ) |-> cfg_105 == data_19 && core_75 == reg_1 && core_37 == clk_16 ;endproperty \n property name; @(negedge mem_clock_20) (  cfg_15  != err_9  || core_13  && data_14 ) &&  (  hw_3 ) &&  (  reg_17  || data_8  || data_3  || fsm_6 ) |-> core_13 == rst_12 && reg_17 == fsm_5 && chip_10 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_20"
    },
    {
        "Code": "if (  rx_9 ) begin \n    auth_117 <= core_1;\n    core_12 = core_1;\n    rx_114 = auth_9;\n    if ( chip_12 ) begin\n        rx_5 = tx_17;\n        reg_10 <= clk_20;\n        cfg_14 <= chip_9;\n    end\n        if ( sig_14  || rst_17  || data_3  && tx_12 ) begin\n            clk_9 = auth_20;\n            auth_18 <= rx_18;\n            tx_15 = rx_3;\n        end\nend",
        "Assertion": "property name; @(negedge mem_clock_9) (  rx_9 ) |-> auth_117 == core_1 && core_12 == core_1 && rx_114 == auth_9 ;endproperty \n property name; @(negedge mem_clock_9) (  rx_9 ) &&  (  chip_12 ) |-> rx_5 == tx_17 && reg_10 == clk_20 && cfg_14 == chip_9 ;endproperty \n property name; @(negedge mem_clock_9) (  rx_9 ) &&  (  chip_12 ) &&  (  sig_14  || rst_17  || data_3  && tx_12 ) |-> clk_9 == auth_20 && auth_18 == rx_18 && tx_15 == rx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge mem_clock_9"
    },
    {
        "Code": "if (  rst_15  || fsm_18  || reg_11  != tx_17 ) begin \n    rst_20 = chip_10;\n    fsm_19 <= rx_7;\n    cfg_14 <= tx_10;\n    if ( rst_1  && hw_10  && rx_7 ) begin\n        clk_43 <= fsm_3;\n        rst_7 <= rst_11;\n        chip_5 <= data_4;\n    end\n        if ( auth_11  || sig_18 ) begin\n            fsm_3 <= reg_110;\n            core_9 <= err_11;\n            rx_4 = chip_9;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_3) (  rst_15  || fsm_18  || reg_11  != tx_17 ) |-> rst_20 == chip_10 && fsm_19 == rx_7 && cfg_14 == tx_10 ;endproperty \n property name; @(posedge clk_enable_3) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  rst_1  && hw_10  && rx_7 ) |-> clk_43 == fsm_3 && rst_7 == rst_11 && chip_5 == data_4 ;endproperty \n property name; @(posedge clk_enable_3) (  rst_15  || fsm_18  || reg_11  != tx_17 ) &&  (  rst_1  && hw_10  && rx_7 ) &&  (  auth_11  || sig_18 ) |-> fsm_3 == reg_110 && core_9 == err_11 && rx_4 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_3"
    },
    {
        "Code": "if (  clk_13  && chip_8 ) begin \n    hw_19 = cfg_17;\n    hw_9 = hw_9;\n    if ( data_9  != core_6  && data_20 ) begin\n        cfg_15 = tx_6;\n        fsm_115 <= fsm_8;\n    end\n        if ( core_10 ) begin\n            cfg_13 <= cfg_2;\n            tx_27 = err_3;\n        end\nend",
        "Assertion": "property name; @(negedge sys_clk_17) (  clk_13  && chip_8 ) |-> hw_19 == cfg_17 && hw_9 == hw_9 ;endproperty \n property name; @(negedge sys_clk_17) (  clk_13  && chip_8 ) &&  (  data_9  != core_6  && data_20 ) |-> cfg_15 == tx_6 && fsm_115 == fsm_8 ;endproperty \n property name; @(negedge sys_clk_17) (  clk_13  && chip_8 ) &&  (  data_9  != core_6  && data_20 ) &&  (  core_10 ) |-> cfg_13 == cfg_2 && tx_27 == err_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge sys_clk_17"
    },
    {
        "Code": "if (  rx_10  || err_18  || err_7  != err_19 ) begin \n    fsm_26 <= data_11;\n    if ( sig_1  || chip_5 ) begin\n        tx_112 = err_10;\n    end\n        if ( data_3  || fsm_33  != err_3  || rx_37 ) begin\n            err_9 <= hw_6;\n        end\nend",
        "Assertion": "property name; @(posedge cpu_clock_20) (  rx_10  || err_18  || err_7  != err_19 ) |-> fsm_26 == data_11 ;endproperty \n property name; @(posedge cpu_clock_20) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  sig_1  || chip_5 ) |-> tx_112 == err_10 ;endproperty \n property name; @(posedge cpu_clock_20) (  rx_10  || err_18  || err_7  != err_19 ) &&  (  sig_1  || chip_5 ) &&  (  data_3  || fsm_33  != err_3  || rx_37 ) |-> err_9 == hw_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge cpu_clock_20"
    },
    {
        "Code": "if (  core_8  != chip_12 ) begin \n    hw_196 = core_19;\n    if ( rx_11  || chip_1 ) begin\n        data_2 = rx_14;\n    end\n        if ( fsm_19  != sig_1  || fsm_12 ) begin\n            err_14 = err_12;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_14) (  core_8  != chip_12 ) |-> hw_196 == core_19 ;endproperty \n property name; @(posedge clock_ctrl_14) (  core_8  != chip_12 ) &&  (  rx_11  || chip_1 ) |-> data_2 == rx_14 ;endproperty \n property name; @(posedge clock_ctrl_14) (  core_8  != chip_12 ) &&  (  rx_11  || chip_1 ) &&  (  fsm_19  != sig_1  || fsm_12 ) |-> err_14 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_14"
    },
    {
        "Code": "if (  cfg_14 ) begin \n    err_2 <= core_13;\n    chip_13 <= sig_14;\n    reg_12 = cfg_6;\n    if ( hw_7  && hw_18  || auth_15 ) begin\n        fsm_11 = err_5;\n        tx_1010 <= err_1;\n        rst_6 = core_1;\n    end\n        if ( hw_15  || reg_1  && tx_6  || tx_9 ) begin\n            err_17 = sig_5;\n            fsm_42 = chip_17;\n            reg_116 <= auth_15;\n        end\nend",
        "Assertion": "property name; @(negedge clk_reset_19) (  cfg_14 ) |-> err_2 == core_13 && chip_13 == sig_14 && reg_12 == cfg_6 ;endproperty \n property name; @(negedge clk_reset_19) (  cfg_14 ) &&  (  hw_7  && hw_18  || auth_15 ) |-> fsm_11 == err_5 && tx_1010 == err_1 && rst_6 == core_1 ;endproperty \n property name; @(negedge clk_reset_19) (  cfg_14 ) &&  (  hw_7  && hw_18  || auth_15 ) &&  (  hw_15  || reg_1  && tx_6  || tx_9 ) |-> err_17 == sig_5 && fsm_42 == chip_17 && reg_116 == auth_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_reset_19"
    },
    {
        "Code": "if ( !rx_12 ) begin \n    sig_149 <= cfg_16;\n    data_17 <= err_12;\n    cfg_7 = hw_4;\n    if ( chip_11  || chip_9  && reg_8  || clk_10 ) begin\n        chip_17 <= sig_6;\n        auth_18 <= cfg_4;\n        core_147 <= chip_16;\n    end\n        if ( tx_17  != cfg_5  && chip_17  && fsm_4 ) begin\n            chip_2 = clk_2;\n            sig_12 <= data_17;\n            hw_17 = rx_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_osc_12) ( !rx_12 ) |-> sig_149 == cfg_16 && data_17 == err_12 && cfg_7 == hw_4 ;endproperty \n property name; @(posedge clk_osc_12) ( !rx_12 ) &&  (  chip_11  || chip_9  && reg_8  || clk_10 ) |-> chip_17 == sig_6 && auth_18 == cfg_4 && core_147 == chip_16 ;endproperty \n property name; @(posedge clk_osc_12) ( !rx_12 ) &&  (  chip_11  || chip_9  && reg_8  || clk_10 ) &&  (  tx_17  != cfg_5  && chip_17  && fsm_4 ) |-> chip_2 == clk_2 && sig_12 == data_17 && hw_17 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_osc_12"
    },
    {
        "Code": "if (  tx_9  != fsm_12  && data_6  || rx_8 ) begin \n    core_9 = tx_5;\n    if ( data_1  != core_9  && data_20 ) begin\n        cfg_6 <= rst_12;\n    end\n        if ( data_9  || chip_3  || core_13  || err_15 ) begin\n            err_12 <= tx_5;\n        end\nend",
        "Assertion": "property name; @(posedge core_clock_17) (  tx_9  != fsm_12  && data_6  || rx_8 ) |-> core_9 == tx_5 ;endproperty \n property name; @(posedge core_clock_17) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  data_1  != core_9  && data_20 ) |-> cfg_6 == rst_12 ;endproperty \n property name; @(posedge core_clock_17) (  tx_9  != fsm_12  && data_6  || rx_8 ) &&  (  data_1  != core_9  && data_20 ) &&  (  data_9  || chip_3  || core_13  || err_15 ) |-> err_12 == tx_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge core_clock_17"
    },
    {
        "Code": "if (  reg_1 ) begin \n    rx_9 <= reg_6;\n    cfg_4 <= err_20;\n    data_8 = chip_14;\n    if ( sig_3  != fsm_20  && tx_11  && data_15 ) begin\n        auth_20 <= data_3;\n        err_16 = chip_17;\n        data_2 = core_117;\n    end\n        if ( fsm_19  && chip_30  && core_8  != clk_9 ) begin\n            core_3 = cfg_4;\n            cfg_3 <= reg_12;\n            sig_8 = err_12;\n        end\nend",
        "Assertion": "property name; @(negedge clk_osc_9) (  reg_1 ) |-> rx_9 == reg_6 && cfg_4 == err_20 && data_8 == chip_14 ;endproperty \n property name; @(negedge clk_osc_9) (  reg_1 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) |-> auth_20 == data_3 && err_16 == chip_17 && data_2 == core_117 ;endproperty \n property name; @(negedge clk_osc_9) (  reg_1 ) &&  (  sig_3  != fsm_20  && tx_11  && data_15 ) &&  (  fsm_19  && chip_30  && core_8  != clk_9 ) |-> core_3 == cfg_4 && cfg_3 == reg_12 && sig_8 == err_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_osc_9"
    },
    {
        "Code": "if (  cfg_190  || cfg_7  || cfg_16  && clk_4 ) begin \n    chip_5 = reg_12;\n    data_178 = fsm_17;\n    if ( tx_2  && fsm_12 ) begin\n        chip_19 <= fsm_20;\n        reg_118 <= auth_5;\n    end\n        if ( reg_12  != clk_9  && clk_15  || chip_12 ) begin\n            reg_19 = err_13;\n            fsm_8 <= chip_15;\n        end\nend",
        "Assertion": "property name; @(posedge async_clk_9) (  cfg_190  || cfg_7  || cfg_16  && clk_4 ) |-> chip_5 == reg_12 && data_178 == fsm_17 ;endproperty \n property name; @(posedge async_clk_9) (  cfg_190  || cfg_7  || cfg_16  && clk_4 ) &&  (  tx_2  && fsm_12 ) |-> chip_19 == fsm_20 && reg_118 == auth_5 ;endproperty \n property name; @(posedge async_clk_9) (  cfg_190  || cfg_7  || cfg_16  && clk_4 ) &&  (  tx_2  && fsm_12 ) &&  (  reg_12  != clk_9  && clk_15  || chip_12 ) |-> reg_19 == err_13 && fsm_8 == chip_15 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge async_clk_9"
    },
    {
        "Code": "if (  rx_8  != err_2  && err_18 ) begin \n    reg_10 = auth_8;\n    if ( data_10  || sig_10  != reg_15  || fsm_15 ) begin\n        chip_16 = rx_7;\n    end\n        if ( rst_50  != fsm_16  && fsm_13  != cfg_5 ) begin\n            clk_27 <= cfg_5;\n        end\nend",
        "Assertion": "property name; @(posedge clk_gen_1) (  rx_8  != err_2  && err_18 ) |-> reg_10 == auth_8 ;endproperty \n property name; @(posedge clk_gen_1) (  rx_8  != err_2  && err_18 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) |-> chip_16 == rx_7 ;endproperty \n property name; @(posedge clk_gen_1) (  rx_8  != err_2  && err_18 ) &&  (  data_10  || sig_10  != reg_15  || fsm_15 ) &&  (  rst_50  != fsm_16  && fsm_13  != cfg_5 ) |-> clk_27 == cfg_5 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_gen_1"
    },
    {
        "Code": "if (  err_2  && rx_18  && clk_6 ) begin \n    hw_4 <= rst_3;\n    if ( rx_19  || hw_7  && err_14  != tx_8 ) begin\n        data_116 <= tx_4;\n    end\n        if ( cfg_20  != sig_5  && tx_5 ) begin\n            data_17 = tx_13;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_3) (  err_2  && rx_18  && clk_6 ) |-> hw_4 == rst_3 ;endproperty \n property name; @(negedge async_clk_3) (  err_2  && rx_18  && clk_6 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) |-> data_116 == tx_4 ;endproperty \n property name; @(negedge async_clk_3) (  err_2  && rx_18  && clk_6 ) &&  (  rx_19  || hw_7  && err_14  != tx_8 ) &&  (  cfg_20  != sig_5  && tx_5 ) |-> data_17 == tx_13 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_3"
    },
    {
        "Code": "if (  chip_3  || reg_13  || clk_13  != rst_15 ) begin \n    sig_28 = reg_9;\n    reg_4 <= cfg_15;\n    if ( tx_1  || auth_3  != rst_8  && data_9 ) begin\n        err_16 = fsm_2;\n        chip_14 = cfg_18;\n    end\n        if ( rx_9  && clk_11  && hw_19  && core_16 ) begin\n            data_20 <= auth_7;\n            rst_12 <= tx_6;\n        end\nend",
        "Assertion": "property name; @(negedge clk_enable_7) (  chip_3  || reg_13  || clk_13  != rst_15 ) |-> sig_28 == reg_9 && reg_4 == cfg_15 ;endproperty \n property name; @(negedge clk_enable_7) (  chip_3  || reg_13  || clk_13  != rst_15 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) |-> err_16 == fsm_2 && chip_14 == cfg_18 ;endproperty \n property name; @(negedge clk_enable_7) (  chip_3  || reg_13  || clk_13  != rst_15 ) &&  (  tx_1  || auth_3  != rst_8  && data_9 ) &&  (  rx_9  && clk_11  && hw_19  && core_16 ) |-> data_20 == auth_7 && rst_12 == tx_6 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clk_enable_7"
    },
    {
        "Code": "if (  data_50  && cfg_3  != reg_17 ) begin \n    core_5 <= clk_9;\n    if ( auth_1  && tx_16  && rst_10  && err_17 ) begin\n        reg_6 <= chip_15;\n    end\n        if ( cfg_20  != fsm_8 ) begin\n            reg_18 = clk_4;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_7) (  data_50  && cfg_3  != reg_17 ) |-> core_5 == clk_9 ;endproperty \n property name; @(posedge clk_enable_7) (  data_50  && cfg_3  != reg_17 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) |-> reg_6 == chip_15 ;endproperty \n property name; @(posedge clk_enable_7) (  data_50  && cfg_3  != reg_17 ) &&  (  auth_1  && tx_16  && rst_10  && err_17 ) &&  (  cfg_20  != fsm_8 ) |-> reg_18 == clk_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_7"
    },
    {
        "Code": "if (  clk_10  != sig_20  && cfg_10 ) begin \n    reg_1 = rx_11;\n    if ( tx_13  != cfg_5  && chip_17  && fsm_4 ) begin\n        auth_5 = auth_2;\n    end\n        if ( data_8  && cfg_9  && clk_13 ) begin\n            chip_110 = fsm_8;\n        end\nend",
        "Assertion": "property name; @(negedge clock_source_18) (  clk_10  != sig_20  && cfg_10 ) |-> reg_1 == rx_11 ;endproperty \n property name; @(negedge clock_source_18) (  clk_10  != sig_20  && cfg_10 ) &&  (  tx_13  != cfg_5  && chip_17  && fsm_4 ) |-> auth_5 == auth_2 ;endproperty \n property name; @(negedge clock_source_18) (  clk_10  != sig_20  && cfg_10 ) &&  (  tx_13  != cfg_5  && chip_17  && fsm_4 ) &&  (  data_8  && cfg_9  && clk_13 ) |-> chip_110 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_source_18"
    },
    {
        "Code": "if (  cfg_2  && data_20  || clk_11  || data_10 ) begin \n    rst_5 = data_18;\n    core_13 <= reg_5;\n    if ( chip_3  != sig_19  || auth_4  != fsm_1 ) begin\n        data_20 = err_3;\n        reg_12 <= rst_7;\n    end\n        if ( tx_15  != hw_17  || auth_12  && hw_14 ) begin\n            rx_125 <= reg_83;\n            rst_9 <= tx_3;\n        end\nend",
        "Assertion": "property name; @(negedge ref_clk_6) (  cfg_2  && data_20  || clk_11  || data_10 ) |-> rst_5 == data_18 && core_13 == reg_5 ;endproperty \n property name; @(negedge ref_clk_6) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) |-> data_20 == err_3 && reg_12 == rst_7 ;endproperty \n property name; @(negedge ref_clk_6) (  cfg_2  && data_20  || clk_11  || data_10 ) &&  (  chip_3  != sig_19  || auth_4  != fsm_1 ) &&  (  tx_15  != hw_17  || auth_12  && hw_14 ) |-> rx_125 == reg_83 && rst_9 == tx_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge ref_clk_6"
    },
    {
        "Code": "if (  hw_12  || core_13 ) begin \n    tx_117 = hw_3;\n    fsm_26 = fsm_8;\n    chip_11 <= hw_14;\n    if ( clk_3 ) begin\n        clk_14 <= auth_18;\n        auth_120 <= data_8;\n        data_11 <= core_12;\n    end\n        if ( fsm_18  != cfg_12  && rst_14 ) begin\n            sig_172 = auth_9;\n            chip_18 = auth_5;\n            clk_1 <= sig_14;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_14) (  hw_12  || core_13 ) |-> tx_117 == hw_3 && fsm_26 == fsm_8 && chip_11 == hw_14 ;endproperty \n property name; @(posedge sys_clk_14) (  hw_12  || core_13 ) &&  (  clk_3 ) |-> clk_14 == auth_18 && auth_120 == data_8 && data_11 == core_12 ;endproperty \n property name; @(posedge sys_clk_14) (  hw_12  || core_13 ) &&  (  clk_3 ) &&  (  fsm_18  != cfg_12  && rst_14 ) |-> sig_172 == auth_9 && chip_18 == auth_5 && clk_1 == sig_14 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_14"
    },
    {
        "Code": "if (  core_8  && cfg_15  || rst_2 ) begin \n    err_14 <= core_19;\n    reg_4 <= chip_14;\n    hw_13 = clk_2;\n    if ( data_1  != core_6  && data_120 ) begin\n        fsm_3 = cfg_10;\n        tx_3 <= fsm_2;\n        err_11 <= rx_13;\n    end\n        if ( clk_6 ) begin\n            err_4 = err_5;\n            hw_8 = err_17;\n            cfg_6 = err_3;\n        end\nend",
        "Assertion": "property name; @(posedge clock_ctrl_16) (  core_8  && cfg_15  || rst_2 ) |-> err_14 == core_19 && reg_4 == chip_14 && hw_13 == clk_2 ;endproperty \n property name; @(posedge clock_ctrl_16) (  core_8  && cfg_15  || rst_2 ) &&  (  data_1  != core_6  && data_120 ) |-> fsm_3 == cfg_10 && tx_3 == fsm_2 && err_11 == rx_13 ;endproperty \n property name; @(posedge clock_ctrl_16) (  core_8  && cfg_15  || rst_2 ) &&  (  data_1  != core_6  && data_120 ) &&  (  clk_6 ) |-> err_4 == err_5 && hw_8 == err_17 && cfg_6 == err_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_ctrl_16"
    },
    {
        "Code": "if (  sig_11  || chip_19  != rst_7  || sig_20 ) begin \n    core_15 = err_5;\n    core_14 = err_6;\n    tx_115 <= sig_12;\n    if ( clk_9 ) begin\n        cfg_17 = err_1;\n        sig_18 <= rx_14;\n        reg_17 <= hw_12;\n    end\n        if ( reg_17  || auth_6  && cfg_1  && reg_8 ) begin\n            tx_46 = err_18;\n            err_79 = data_4;\n            auth_16 = hw_12;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_4) (  sig_11  || chip_19  != rst_7  || sig_20 ) |-> core_15 == err_5 && core_14 == err_6 && tx_115 == sig_12 ;endproperty \n property name; @(posedge ref_clk_4) (  sig_11  || chip_19  != rst_7  || sig_20 ) &&  (  clk_9 ) |-> cfg_17 == err_1 && sig_18 == rx_14 && reg_17 == hw_12 ;endproperty \n property name; @(posedge ref_clk_4) (  sig_11  || chip_19  != rst_7  || sig_20 ) &&  (  clk_9 ) &&  (  reg_17  || auth_6  && cfg_1  && reg_8 ) |-> tx_46 == err_18 && err_79 == data_4 && auth_16 == hw_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_4"
    },
    {
        "Code": "if (  rx_11  && rx_18 ) begin \n    reg_8 <= rx_15;\n    data_178 <= sig_3;\n    if ( fsm_5 ) begin\n        data_6 <= data_14;\n        reg_10 = tx_8;\n    end\n        if ( fsm_7  != reg_17  || err_13 ) begin\n            err_11 = tx_18;\n            sig_20 <= fsm_8;\n        end\nend",
        "Assertion": "property name; @(posedge ref_clk_11) (  rx_11  && rx_18 ) |-> reg_8 == rx_15 && data_178 == sig_3 ;endproperty \n property name; @(posedge ref_clk_11) (  rx_11  && rx_18 ) &&  (  fsm_5 ) |-> data_6 == data_14 && reg_10 == tx_8 ;endproperty \n property name; @(posedge ref_clk_11) (  rx_11  && rx_18 ) &&  (  fsm_5 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> err_11 == tx_18 && sig_20 == fsm_8 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge ref_clk_11"
    },
    {
        "Code": "if (  auth_12  || rx_7  != tx_4 ) begin \n    auth_6 = rst_1;\n    rst_116 <= sig_2;\n    tx_1 <= rst_7;\n    if ( hw_18  && core_18  || tx_6 ) begin\n        cfg_6 <= rx_17;\n        rx_5 <= hw_15;\n        fsm_15 <= fsm_8;\n    end\n        if ( core_6  != data_20  || auth_13 ) begin\n            reg_10 = err_10;\n            fsm_42 <= data_4;\n            reg_12 = err_3;\n        end\nend",
        "Assertion": "property name; @(posedge pll_clk_14) (  auth_12  || rx_7  != tx_4 ) |-> auth_6 == rst_1 && rst_116 == sig_2 && tx_1 == rst_7 ;endproperty \n property name; @(posedge pll_clk_14) (  auth_12  || rx_7  != tx_4 ) &&  (  hw_18  && core_18  || tx_6 ) |-> cfg_6 == rx_17 && rx_5 == hw_15 && fsm_15 == fsm_8 ;endproperty \n property name; @(posedge pll_clk_14) (  auth_12  || rx_7  != tx_4 ) &&  (  hw_18  && core_18  || tx_6 ) &&  (  core_6  != data_20  || auth_13 ) |-> reg_10 == err_10 && fsm_42 == data_4 && reg_12 == err_3 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge pll_clk_14"
    },
    {
        "Code": "if (  sig_8  && reg_1 ) begin \n    auth_204 <= hw_15;\n    if ( rx_2  || reg_11 ) begin\n        core_112 <= reg_2;\n    end\n        if ( tx_17  != cfg_5  && chip_17  && fsm_4 ) begin\n            chip_6 = clk_2;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_10) (  sig_8  && reg_1 ) |-> auth_204 == hw_15 ;endproperty \n property name; @(posedge bus_clock_10) (  sig_8  && reg_1 ) &&  (  rx_2  || reg_11 ) |-> core_112 == reg_2 ;endproperty \n property name; @(posedge bus_clock_10) (  sig_8  && reg_1 ) &&  (  rx_2  || reg_11 ) &&  (  tx_17  != cfg_5  && chip_17  && fsm_4 ) |-> chip_6 == clk_2 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_10"
    },
    {
        "Code": "if (  fsm_7  && rx_3  != chip_4 ) begin \n    rx_13 <= chip_14;\n    rst_14 <= data_85;\n    reg_20 <= data_15;\n    if ( fsm_7  != reg_17  || err_13 ) begin\n        data_13 = hw_19;\n        data_116 = clk_16;\n        sig_149 <= chip_11;\n    end\n        if ( tx_19 ) begin\n            auth_18 <= chip_12;\n            data_6 = auth_5;\n            cfg_17 = sig_9;\n        end\nend",
        "Assertion": "property name; @(negedge async_clk_2) (  fsm_7  && rx_3  != chip_4 ) |-> rx_13 == chip_14 && rst_14 == data_85 && reg_20 == data_15 ;endproperty \n property name; @(negedge async_clk_2) (  fsm_7  && rx_3  != chip_4 ) &&  (  fsm_7  != reg_17  || err_13 ) |-> data_13 == hw_19 && data_116 == clk_16 && sig_149 == chip_11 ;endproperty \n property name; @(negedge async_clk_2) (  fsm_7  && rx_3  != chip_4 ) &&  (  fsm_7  != reg_17  || err_13 ) &&  (  tx_19 ) |-> auth_18 == chip_12 && data_6 == auth_5 && cfg_17 == sig_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge async_clk_2"
    },
    {
        "Code": "if (  sig_20  && rst_18 ) begin \n    hw_18 <= rx_11;\n    sig_4 <= chip_19;\n    if ( cfg_13  != clk_11  && chip_5  && data_11 ) begin\n        data_1 = reg_8;\n        rst_16 <= rst_3;\n    end\n        if ( data_15 ) begin\n            core_13 = reg_3;\n            sig_9 = err_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_8) (  sig_20  && rst_18 ) |-> hw_18 == rx_11 && sig_4 == chip_19 ;endproperty \n property name; @(posedge clk_enable_8) (  sig_20  && rst_18 ) &&  (  cfg_13  != clk_11  && chip_5  && data_11 ) |-> data_1 == reg_8 && rst_16 == rst_3 ;endproperty \n property name; @(posedge clk_enable_8) (  sig_20  && rst_18 ) &&  (  cfg_13  != clk_11  && chip_5  && data_11 ) &&  (  data_15 ) |-> core_13 == reg_3 && sig_9 == err_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_8"
    },
    {
        "Code": "if (  auth_20  && rst_10  != fsm_20  || auth_7 ) begin \n    hw_3 <= fsm_5;\n    sig_9 = auth_20;\n    if ( hw_7  != hw_14  && auth_2  || cfg_20 ) begin\n        rst_116 <= fsm_8;\n        auth_16 <= reg_9;\n    end\n        if ( err_112 ) begin\n            auth_20 = cfg_15;\n            hw_11 <= rst_10;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_9) (  auth_20  && rst_10  != fsm_20  || auth_7 ) |-> hw_3 == fsm_5 && sig_9 == auth_20 ;endproperty \n property name; @(posedge clk_reset_9) (  auth_20  && rst_10  != fsm_20  || auth_7 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) |-> rst_116 == fsm_8 && auth_16 == reg_9 ;endproperty \n property name; @(posedge clk_reset_9) (  auth_20  && rst_10  != fsm_20  || auth_7 ) &&  (  hw_7  != hw_14  && auth_2  || cfg_20 ) &&  (  err_112 ) |-> auth_20 == cfg_15 && hw_11 == rst_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_9"
    },
    {
        "Code": "if (  rst_3  || reg_13 ) begin \n    fsm_42 <= core_6;\n    if ( err_11  && clk_9  != rst_111 ) begin\n        sig_10 = data_9;\n    end\n        if ( rst_17  && tx_19  != fsm_19  && hw_6 ) begin\n            chip_11 = auth_20;\n        end\nend",
        "Assertion": "property name; @(posedge bus_clock_1) (  rst_3  || reg_13 ) |-> fsm_42 == core_6 ;endproperty \n property name; @(posedge bus_clock_1) (  rst_3  || reg_13 ) &&  (  err_11  && clk_9  != rst_111 ) |-> sig_10 == data_9 ;endproperty \n property name; @(posedge bus_clock_1) (  rst_3  || reg_13 ) &&  (  err_11  && clk_9  != rst_111 ) &&  (  rst_17  && tx_19  != fsm_19  && hw_6 ) |-> chip_11 == auth_20 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge bus_clock_1"
    },
    {
        "Code": "if (  err_6 ) begin \n    reg_18 <= auth_5;\n    if ( sig_18  && clk_6  != sig_11 ) begin\n        sig_8 <= hw_1;\n    end\n        if ( rx_113 ) begin\n            err_17 <= clk_7;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_2) (  err_6 ) |-> reg_18 == auth_5 ;endproperty \n property name; @(negedge clock_ctrl_2) (  err_6 ) &&  (  sig_18  && clk_6  != sig_11 ) |-> sig_8 == hw_1 ;endproperty \n property name; @(negedge clock_ctrl_2) (  err_6 ) &&  (  sig_18  && clk_6  != sig_11 ) &&  (  rx_113 ) |-> err_17 == clk_7 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_2"
    },
    {
        "Code": "if (  hw_1  && auth_14 ) begin \n    sig_16 <= chip_11;\n    if ( sig_12  && sig_3 ) begin\n        tx_1010 = reg_11;\n    end\n        if ( err_19  != core_8  || tx_5  != err_5 ) begin\n            rst_4 = sig_1;\n        end\nend",
        "Assertion": "property name; @(posedge clk_reset_8) (  hw_1  && auth_14 ) |-> sig_16 == chip_11 ;endproperty \n property name; @(posedge clk_reset_8) (  hw_1  && auth_14 ) &&  (  sig_12  && sig_3 ) |-> tx_1010 == reg_11 ;endproperty \n property name; @(posedge clk_reset_8) (  hw_1  && auth_14 ) &&  (  sig_12  && sig_3 ) &&  (  err_19  != core_8  || tx_5  != err_5 ) |-> rst_4 == sig_1 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_reset_8"
    },
    {
        "Code": "if (  auth_6 ) begin \n    err_12 <= sig_3;\n    if ( err_11  != auth_14  && fsm_11  != err_13 ) begin\n        data_185 = rx_9;\n    end\n        if ( fsm_16 ) begin\n            core_13 <= cfg_10;\n        end\nend",
        "Assertion": "property name; @(negedge main_clk_12) (  auth_6 ) |-> err_12 == sig_3 ;endproperty \n property name; @(negedge main_clk_12) (  auth_6 ) &&  (  err_11  != auth_14  && fsm_11  != err_13 ) |-> data_185 == rx_9 ;endproperty \n property name; @(negedge main_clk_12) (  auth_6 ) &&  (  err_11  != auth_14  && fsm_11  != err_13 ) &&  (  fsm_16 ) |-> core_13 == cfg_10 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge main_clk_12"
    },
    {
        "Code": "if (  chip_11  != data_4  && auth_14 ) begin \n    err_20 <= chip_7;\n    hw_12 <= sig_10;\n    cfg_9 = cfg_18;\n    if ( data_4  != clk_20  || rst_16  != core_18 ) begin\n        rx_8 <= fsm_12;\n        data_11 <= data_9;\n        auth_19 <= hw_12;\n    end\n        if ( clk_4  && tx_11  && fsm_3  && clk_14 ) begin\n            data_10 <= core_13;\n            err_12 = cfg_8;\n            sig_63 <= auth_16;\n        end\nend",
        "Assertion": "property name; @(negedge core_clock_12) (  chip_11  != data_4  && auth_14 ) |-> err_20 == chip_7 && hw_12 == sig_10 && cfg_9 == cfg_18 ;endproperty \n property name; @(negedge core_clock_12) (  chip_11  != data_4  && auth_14 ) &&  (  data_4  != clk_20  || rst_16  != core_18 ) |-> rx_8 == fsm_12 && data_11 == data_9 && auth_19 == hw_12 ;endproperty \n property name; @(negedge core_clock_12) (  chip_11  != data_4  && auth_14 ) &&  (  data_4  != clk_20  || rst_16  != core_18 ) &&  (  clk_4  && tx_11  && fsm_3  && clk_14 ) |-> data_10 == core_13 && err_12 == cfg_8 && sig_63 == auth_16 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge core_clock_12"
    },
    {
        "Code": "if (  err_17  != cfg_6 ) begin \n    err_17 <= rst_16;\n    if ( rst_4  != rst_9  && chip_4 ) begin\n        tx_11 <= tx_2;\n    end\n        if ( err_16  != rst_160 ) begin\n            cfg_4 <= rx_12;\n        end\nend",
        "Assertion": "property name; @(posedge clk_enable_18) (  err_17  != cfg_6 ) |-> err_17 == rst_16 ;endproperty \n property name; @(posedge clk_enable_18) (  err_17  != cfg_6 ) &&  (  rst_4  != rst_9  && chip_4 ) |-> tx_11 == tx_2 ;endproperty \n property name; @(posedge clk_enable_18) (  err_17  != cfg_6 ) &&  (  rst_4  != rst_9  && chip_4 ) &&  (  err_16  != rst_160 ) |-> cfg_4 == rx_12 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clk_enable_18"
    },
    {
        "Code": "if (  clk_15  != reg_13  || data_3 ) begin \n    data_10 = rst_10;\n    if ( tx_60  || cfg_66  || fsm_6 ) begin\n        rx_7 = clk_16;\n    end\n        if ( tx_17  != cfg_5  && chip_17  && fsm_4 ) begin\n            chip_11 = sig_18;\n        end\nend",
        "Assertion": "property name; @(posedge clock_div_12) (  clk_15  != reg_13  || data_3 ) |-> data_10 == rst_10 ;endproperty \n property name; @(posedge clock_div_12) (  clk_15  != reg_13  || data_3 ) &&  (  tx_60  || cfg_66  || fsm_6 ) |-> rx_7 == clk_16 ;endproperty \n property name; @(posedge clock_div_12) (  clk_15  != reg_13  || data_3 ) &&  (  tx_60  || cfg_66  || fsm_6 ) &&  (  tx_17  != cfg_5  && chip_17  && fsm_4 ) |-> chip_11 == sig_18 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge clock_div_12"
    },
    {
        "Code": "if (  !rst_ni ) begin \n    clk_12 <= clk_2;\n    hw_15 = auth_12;\n    core_9 <= rst_15;\n    if ( core_115  || tx_16  || auth_7 ) begin\n        rx_11 <= rx_120;\n        reg_6 = core_7;\n        fsm_3 = auth_12;\n    end\n        if ( tx_120  || reg_16  || rst_16  || core_11 ) begin\n            data_8 = chip_6;\n            tx_3 <= hw_11;\n            chip_11 <= tx_4;\n        end\nend",
        "Assertion": "property name; @(posedge sys_clk_8) (  !rst_ni ) |-> clk_12 == clk_2 && hw_15 == auth_12 && core_9 == rst_15 ;endproperty \n property name; @(posedge sys_clk_8) (  !rst_ni ) &&  (  core_115  || tx_16  || auth_7 ) |-> rx_11 == rx_120 && reg_6 == core_7 && fsm_3 == auth_12 ;endproperty \n property name; @(posedge sys_clk_8) (  !rst_ni ) &&  (  core_115  || tx_16  || auth_7 ) &&  (  tx_120  || reg_16  || rst_16  || core_11 ) |-> data_8 == chip_6 && tx_3 == hw_11 && chip_11 == tx_4 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "posedge sys_clk_8"
    },
    {
        "Code": "if (  !rst_ni ) begin \n    tx_8 = tx_7;\n    if ( tx_7  != fsm_7  || core_4 ) begin\n        hw_7 = tx_16;\n    end\n        if ( clk_17  || tx_9 ) begin\n            hw_1 <= chip_9;\n        end\nend",
        "Assertion": "property name; @(negedge clock_ctrl_10) (  !rst_ni ) |-> tx_8 == tx_7 ;endproperty \n property name; @(negedge clock_ctrl_10) (  !rst_ni ) &&  (  tx_7  != fsm_7  || core_4 ) |-> hw_7 == tx_16 ;endproperty \n property name; @(negedge clock_ctrl_10) (  !rst_ni ) &&  (  tx_7  != fsm_7  || core_4 ) &&  (  clk_17  || tx_9 ) |-> hw_1 == chip_9 ;endproperty \n ",
        "Synchronous": "True",
        "Clock": "negedge clock_ctrl_10"
    }
]