Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep 11 21:58:52 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_methodology -file SpaceWire_light_AXI_methodology_drc_routed.rpt -pb SpaceWire_light_AXI_methodology_drc_routed.pb -rpx SpaceWire_light_AXI_methodology_drc_routed.rpx
| Design       : SpaceWire_light_AXI
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 135
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 12         |
| TIMING-7  | Critical Warning | No common node between related clocks          | 12         |
| TIMING-14 | Critical Warning | LUT on the clock tree                          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 1          |
| SYNTH-16  | Warning          | Address collision                              | 10         |
| TIMING-16 | Warning          | Large setup violation                          | 62         |
| TIMING-18 | Warning          | Missing input or output delay                  | 37         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks SPW_Din and SPW_Sin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Din] -to [get_clocks SPW_Sin]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks SPW_Din and SPW_main_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Din] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks SPW_Sin and SPW_Din are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Sin] -to [get_clocks SPW_Din]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks SPW_Sin and SPW_main_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Sin] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks SPW_TX_clk and SPW_main_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_TX_clk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks SPW_main_clk and SPW_Din are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_Din]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks SPW_main_clk and SPW_Sin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_Sin]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks SPW_main_clk and SPW_TX_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_TX_clk]
Related violations: <none>

TIMING-6#9 Critical Warning
No common primary clock between related clocks  
The clocks SPW_main_clk and axi_streamin_aclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks axi_streamin_aclk]
Related violations: <none>

TIMING-6#10 Critical Warning
No common primary clock between related clocks  
The clocks SPW_main_clk and axi_streamout_aclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks axi_streamout_aclk]
Related violations: <none>

TIMING-6#11 Critical Warning
No common primary clock between related clocks  
The clocks axi_streamin_aclk and SPW_main_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axi_streamin_aclk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-6#12 Critical Warning
No common primary clock between related clocks  
The clocks axi_streamout_aclk and SPW_main_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axi_streamout_aclk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks SPW_Din and SPW_Sin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Din] -to [get_clocks SPW_Sin]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks SPW_Din and SPW_main_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Din] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks SPW_Sin and SPW_Din are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Sin] -to [get_clocks SPW_Din]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks SPW_Sin and SPW_main_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Sin] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks SPW_TX_clk and SPW_main_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_TX_clk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks SPW_main_clk and SPW_Din are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_Din]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks SPW_main_clk and SPW_Sin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_Sin]
Related violations: <none>

TIMING-7#8 Critical Warning
No common node between related clocks  
The clocks SPW_main_clk and SPW_TX_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_TX_clk]
Related violations: <none>

TIMING-7#9 Critical Warning
No common node between related clocks  
The clocks SPW_main_clk and axi_streamin_aclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks axi_streamin_aclk]
Related violations: <none>

TIMING-7#10 Critical Warning
No common node between related clocks  
The clocks SPW_main_clk and axi_streamout_aclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks axi_streamout_aclk]
Related violations: <none>

TIMING-7#11 Critical Warning
No common node between related clocks  
The clocks axi_streamin_aclk and SPW_main_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axi_streamin_aclk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-7#12 Critical Warning
No common node between related clocks  
The clocks axi_streamout_aclk and SPW_main_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axi_streamout_aclk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT reset_reg[0]_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell SPW_IF/LINK_INST/res_seq[bitshift][8]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SPW_IF/RECV_INST/res_seq_reg[disccnt][4]/CLR,
SPW_IF/RECV_INST/res_seq_reg[disccnt][5]/CLR,
SPW_IF/RECV_INST/res_seq_reg[disccnt][6]/CLR,
SPW_IF/RECV_INST/res_seq_reg[disccnt][7]/CLR,
SPW_IF/RECV_INST/res_seq_reg[erresc]/CLR,
SPW_IF/RECV_INST/res_seq_reg[errpar]/CLR,
SPW_IF/RECV_INST/res_seq_reg[escaped]/CLR,
SPW_IF/RECV_INST/res_seq_reg[gotfct]/CLR,
SPW_IF/RECV_INST/res_seq_reg[null_seen]/CLR,
SPW_IF/RECV_INST/res_seq_reg[parity]/CLR,
SPW_IF/RECV_INST/res_seq_reg[pendfct][0]/CLR,
SPW_IF/RECV_INST/res_seq_reg[pendfct][1]/CLR,
SPW_IF/RECV_INST/res_seq_reg[rxchar]/CLR,
SPW_IF/RECV_INST/res_seq_reg[rxflag]/CLR,
SPW_IF/RECV_INST/res_seq_reg[tick_out]/CLR (the first 15 of 48 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM SPW_IF/RXMEM/s_mem_reg_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM SPW_IF/RXMEM/s_mem_reg_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM SPW_IF/RXMEM/s_mem_reg_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM SPW_IF/RXMEM/s_mem_reg_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM SPW_IF/RXMEM/s_mem_reg_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM SPW_IF/TXMEM/s_mem_reg_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM SPW_IF/TXMEM/s_mem_reg_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM SPW_IF/TXMEM/s_mem_reg_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM SPW_IF/TXMEM/s_mem_reg_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM SPW_IF/TXMEM/s_mem_reg_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][0]/D (clocked by SPW_main_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between SPW_IF/RECVFRONT_INST/ff_f_di1_reg/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between SPW_IF/RECVFRONT_INST/ff_r_di2r_reg/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][1]/D (clocked by SPW_main_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][3]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][2]/D (clocked by SPW_main_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.287 ns between SPW_IF/RECVFRONT_INST/ff_r_di2f_reg/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.317 ns between SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/res_seq_reg[bufdout][3]/D (clocked by SPW_main_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][2]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][3]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.343 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.352 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][0]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.364 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.404 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr_gray][1]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.418 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.483 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][1]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][2]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.492 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.527 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][1]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.542 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][0]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][2]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][3]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.612 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][3]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.625 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][0]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.628 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[3][1]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][0]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][2]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[5][3]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.664 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufdata][0]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[6][3]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][0]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[2][2]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.688 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][2]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.724 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][1]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][1]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[0][3]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][0]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][2]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[1][3]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.745 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][0]_replica/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.802 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][2]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][3]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.911 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][0]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.911 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[7][1]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.938 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][0]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.938 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][1]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][2]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.072 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][2]_replica/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.196 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/FIFOMEM/s_mem_reg[4][3]/CE (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.667 ns between SPW_IF/RECVFRONT_INST/resrx_seq_reg[bufwrite]/C (clocked by SPW_Din) and SPW_IF/RECVFRONT_INST/resrx_seq_reg[headptr][1]/D (clocked by SPW_Sin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SPW_rst relative to the rising and/or falling clock edge(s) of SPW_TX_clk, SPW_main_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on axi_register_aresetn relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on axi_register_arvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on axi_register_awvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on axi_register_bready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on axi_register_rready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on axi_register_wvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_aresetn relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[0] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[1] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[2] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[3] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[4] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[5] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[6] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[7] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tvalid relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on axi_streamout_aresetn relative to the rising and/or falling clock edge(s) of SPW_main_clk, axi_streamout_aclk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on axi_streamout_tready relative to the rising and/or falling clock edge(s) of SPW_main_clk, axi_streamout_aclk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on SPW_Dout relative to the rising and/or falling clock edge(s) of SPW_TX_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SPW_Sout relative to the rising and/or falling clock edge(s) of SPW_TX_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on axi_register_arready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on axi_register_awready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on axi_register_bvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on axi_register_rvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on axi_register_wready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on axi_streamin_tready relative to the rising and/or falling clock edge(s) of SPW_main_clk, axi_streamin_aclk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[0] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[1] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[2] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[3] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[4] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[5] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[6] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[7] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tlast relative to the rising and/or falling clock edge(s) of SPW_main_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tvalid relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>


