v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_out2,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1,
