Analysis & Synthesis report for final_project
Tue May 02 12:04:11 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_next
 12. State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_state
 13. State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_next
 14. State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_state
 15. State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 24. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 25. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 27. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated
 29. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated
 34. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram
 35. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll
 36. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3
 37. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux
 38. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 39. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux
 40. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 41. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 42. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 43. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 44. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 45. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 46. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 47. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 48. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 49. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 50. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 51. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 52. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 53. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_014
 54. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_015
 55. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_016
 56. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_017
 57. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_018
 58. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_019
 59. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_020
 60. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_021
 61. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_022
 62. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_023
 63. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_024
 64. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_025
 65. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 66. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 67. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 70. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 71. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 72. Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 73. Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller
 74. Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001
 77. Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 82. Source assignments for color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 83. Source assignments for color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 84. Source assignments for color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 85. Source assignments for color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 86. Source assignments for color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 87. Source assignments for color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 88. Source assignments for color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 89. Source assignments for color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 90. Source assignments for color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 91. Source assignments for color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 92. Source assignments for color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 93. Source assignments for color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 94. Source assignments for color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 95. Source assignments for color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 96. Source assignments for color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated
 97. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 98. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 99. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a
100. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram
101. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b
102. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram
103. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
104. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram
105. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
106. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
107. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
108. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
109. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
110. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy
111. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0
112. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
114. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
115. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
116. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
117. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator
118. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
119. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
120. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
121. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
122. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator
123. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator
124. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator
125. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator
126. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator
127. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator
128. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator
129. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator
130. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator
131. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator
132. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator
133. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator
134. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator
135. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator
136. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator
137. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator
138. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator
139. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator
140. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator
141. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
142. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
143. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
144. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
147. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent
150. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
153. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
154. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
155. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
156. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
159. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
162. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
163. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent
166. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent
169. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent
172. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo
174. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent
175. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor
176. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo
177. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent
178. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo
180. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent
181. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent|altera_merlin_burst_uncompressor:uncompressor
182. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo
183. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent
184. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo
186. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent
187. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent
190. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent|altera_merlin_burst_uncompressor:uncompressor
191. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo
192. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent
193. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
194. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo
195. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent
196. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor
197. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo
198. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent
199. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor
200. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo
201. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent
202. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
203. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo
204. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent
205. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
206. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo
207. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent
208. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent|altera_merlin_burst_uncompressor:uncompressor
209. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo
210. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent
211. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent|altera_merlin_burst_uncompressor:uncompressor
212. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo
213. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent
214. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent|altera_merlin_burst_uncompressor:uncompressor
215. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo
216. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent
217. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent|altera_merlin_burst_uncompressor:uncompressor
218. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo
219. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent
220. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent|altera_merlin_burst_uncompressor:uncompressor
221. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo
222. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode
223. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
224. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
225. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
226. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_004|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
227. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_005|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
228. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_006|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
229. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_007|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
230. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_008|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
231. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_009|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
232. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_010|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
233. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
234. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_012|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
235. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_013|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
236. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_014|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
237. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_015|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
238. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_016|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
239. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_017|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
240. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_018|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
241. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_019|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
242. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_020|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
243. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_021|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
244. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_022|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
245. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_023|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
246. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_024|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
247. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_025|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
248. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_026|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
249. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_027|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
250. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
251. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
252. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
253. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
254. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
255. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
256. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
257. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
258. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
259. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
260. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
261. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
262. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
263. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
264. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
265. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
266. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
267. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
268. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
269. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
270. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
271. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
272. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
273. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
274. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
275. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
276. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
277. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
278. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
279. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
280. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
281. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
282. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
283. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
284. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
285. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
286. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
287. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
288. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
289. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
290. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
291. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
292. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
293. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
294. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
295. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
296. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
297. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
298. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
299. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019
300. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020
301. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021
302. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022
303. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023
304. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024
305. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025
306. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller
307. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
308. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
309. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001
310. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
311. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
312. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002
313. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
314. Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
315. Parameter Settings for User Entity Instance: VGA_controller:vga_control
316. Parameter Settings for User Entity Instance: color_mapper:color_instance
317. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:SfontDraw
318. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:CfontDraw
319. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:OfontDraw
320. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:RfontDraw
321. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:EfontDraw
322. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:HfontDraw
323. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:PfontDraw
324. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:d1fontDraw
325. Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:d2fontDraw
326. Parameter Settings for User Entity Instance: tristate:tr0
327. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0
328. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0
329. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0
330. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0
331. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0
332. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0
333. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0
334. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0
335. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0
336. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0
337. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0
338. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0
339. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0
340. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0
341. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0
342. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0
343. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult0
344. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult2
345. Parameter Settings for Inferred Entity Instance: SRAM_controller:SRAM0|lpm_mult:Mult0
346. Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult1
347. scfifo Parameter Settings by Entity Instance
348. altsyncram Parameter Settings by Entity Instance
349. lpm_mult Parameter Settings by Entity Instance
350. Port Connectivity Checks: "tristate:tr0"
351. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp1"
352. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp2"
353. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp3"
354. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp4"
355. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp5"
356. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp6"
357. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp7"
358. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:ptank"
359. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:stank"
360. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:mc"
361. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:rocket"
362. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:monster2Left"
363. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:monster1Left"
364. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:attackRight"
365. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:playerLeft"
366. Port Connectivity Checks: "color_mapper:color_instance|frameRAM:playerRight"
367. Port Connectivity Checks: "keyboard:ps2Keyboard|reg_11:reg_A"
368. Port Connectivity Checks: "keyboard:ps2Keyboard|reg_11:reg_B"
369. Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
370. Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002"
371. Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
372. Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001"
373. Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
374. Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller"
375. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
376. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
377. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
378. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
379. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
380. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
381. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
382. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
383. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
384. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
385. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode"
386. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo"
387. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent"
388. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo"
389. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent"
390. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo"
391. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent"
392. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo"
393. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent"
394. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo"
395. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent"
396. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo"
397. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent"
398. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo"
399. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent"
400. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo"
401. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent"
402. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo"
403. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent"
404. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo"
405. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent"
406. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo"
407. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent"
408. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo"
409. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent"
410. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo"
411. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent"
412. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo"
413. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent"
414. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo"
415. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent"
416. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo"
417. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent"
418. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo"
419. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent"
420. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo"
421. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent"
422. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo"
423. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent"
424. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
425. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
426. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
427. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
428. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
429. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
430. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
431. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
432. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
433. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo"
434. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent"
435. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
436. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
437. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
438. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
439. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
440. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
441. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator"
442. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator"
443. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator"
444. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator"
445. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator"
446. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator"
447. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator"
448. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator"
449. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator"
450. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator"
451. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator"
452. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator"
453. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator"
454. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator"
455. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator"
456. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator"
457. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator"
458. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator"
459. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator"
460. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
461. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
462. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
463. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
464. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator"
465. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
466. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
467. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
468. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
469. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1"
470. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll"
471. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module"
472. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy"
473. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
474. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
475. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib"
476. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc"
477. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace|final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode"
478. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace"
479. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk"
480. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk"
481. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug"
482. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci"
483. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_test_bench:the_final_project_soc_nios2_qsys_0_cpu_test_bench"
484. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0"
485. Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0"
486. Post-Synthesis Netlist Statistics for Top Partition
487. Elapsed Time Per Partition
488. Analysis & Synthesis Messages
489. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 02 12:04:10 2017      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; final_project                              ;
; Top-level Entity Name              ; final_project                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 15,823                                     ;
;     Total combinational functions  ; 14,751                                     ;
;     Dedicated logic registers      ; 2,470                                      ;
; Total registers                    ; 2470                                       ;
; Total pins                         ; 148                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,253,440                                  ;
; Embedded Multiplier 9-bit elements ; 4                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; final_project      ; final_project      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                               ; Library           ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; palette_toad.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_toad.sv                                                                                                 ;                   ;
; palette_tank.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_tank.sv                                                                                                 ;                   ;
; palette_rocket.sv                                                                                               ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_rocket.sv                                                                                               ;                   ;
; palette_player_attack.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_player_attack.sv                                                                                        ;                   ;
; palette_player.sv                                                                                               ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_player.sv                                                                                               ;                   ;
; palette_mc.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_mc.sv                                                                                                   ;                   ;
; palette_hp.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_hp.sv                                                                                                   ;                   ;
; final_project_soc/synthesis/final_project_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/final_project_soc.v                                                                 ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_reset_controller.v                                                ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_reset_controller.v                                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_reset_synchronizer.v                                              ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v                                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv                                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v                                    ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v                  ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv                       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv                           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv                       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv                           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv                                            ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv                                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv                                       ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv                                       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v                                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_stage.v                                                ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_stage.v                                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v                                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_sdram.v                                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_press.v                                                ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_press.v                                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_p1HP.v                                                 ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_p1HP.v                                                 ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.hex                                   ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v                                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v                                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v                                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v                  ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v                 ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_m1PosY.v                                               ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_m1PosY.v                                               ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_m1PosX.v                                               ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_m1PosX.v                                               ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_m1Alive.v                                              ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_m1Alive.v                                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_keyCode.v                                              ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_keyCode.v                                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v                                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_Score.v                                                ; yes             ; User Verilog HDL File                                 ; U:/documents/Final_Project/final_project_soc/synthesis/submodules/final_project_soc_Score.v                                                ; final_project_soc ;
; font_rom.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/font_rom.sv                                                                                                     ;                   ;
; sram_control.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/sram_control.sv                                                                                                 ;                   ;
; tristate.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/tristate.sv                                                                                                     ;                   ;
; keyboard.sv                                                                                                     ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/keyboard.sv                                                                                                     ;                   ;
; Dreg.sv                                                                                                         ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/Dreg.sv                                                                                                         ;                   ;
; 11_reg.sv                                                                                                       ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/11_reg.sv                                                                                                       ;                   ;
; ram.sv                                                                                                          ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/ram.sv                                                                                                          ;                   ;
; final_project.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/final_project.sv                                                                                                ;                   ;
; VGA_controller.sv                                                                                               ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/VGA_controller.sv                                                                                               ;                   ;
; Color_Mapper.sv                                                                                                 ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/Color_Mapper.sv                                                                                                 ;                   ;
; palette_background.sv                                                                                           ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_background.sv                                                                                           ;                   ;
; hp.sv                                                                                                           ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/hp.sv                                                                                                           ;                   ;
; palette_cover.sv                                                                                                ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_cover.sv                                                                                                ;                   ;
; palette_go.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                           ; U:/documents/Final_Project/palette_go.sv                                                                                                   ;                   ;
; game2.txt                                                                                                       ; yes             ; Auto-Found File                                       ; U:/documents/Final_Project/game2.txt                                                                                                       ;                   ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                  ;                   ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                               ;                   ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                ;                   ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                ;                   ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                ;                   ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                ;                   ;
; aglobal150.inc                                                                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                              ;                   ;
; db/scfifo_jr21.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/scfifo_jr21.tdf                                                                                              ;                   ;
; db/a_dpfifo_q131.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/a_dpfifo_q131.tdf                                                                                            ;                   ;
; db/a_fefifo_7cf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/a_fefifo_7cf.tdf                                                                                             ;                   ;
; db/cntr_do7.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/cntr_do7.tdf                                                                                                 ;                   ;
; db/dpram_nl21.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/dpram_nl21.tdf                                                                                               ;                   ;
; db/altsyncram_r1m1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/altsyncram_r1m1.tdf                                                                                          ;                   ;
; db/cntr_1ob.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/cntr_1ob.tdf                                                                                                 ;                   ;
; alt_jtag_atlantic.v                                                                                             ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                         ;                   ;
; altera_sld_agent_endpoint.vhd                                                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                               ;                   ;
; altera_fabric_endpoint.vhd                                                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                  ;                   ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;                   ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;                   ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;                   ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;                   ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;                   ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                  ;                   ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                  ;                   ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                ;                   ;
; db/altsyncram_6mc1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/altsyncram_6mc1.tdf                                                                                          ;                   ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                   ;                   ;
; db/altsyncram_4a31.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/altsyncram_4a31.tdf                                                                                          ;                   ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                    ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                               ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                                                               ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                           ;                   ;
; db/altsyncram_fod1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/altsyncram_fod1.tdf                                                                                          ;                   ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ; altera_sld        ;
; db/ip/slde12e9b63/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; U:/documents/Final_Project/db/ip/slde12e9b63/alt_sld_fab.v                                                                                 ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File                        ; U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; U:/documents/Final_Project/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;                   ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                                ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;                   ;
; db/altsyncram_3o71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/altsyncram_3o71.tdf                                                                                          ;                   ;
; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif                                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; U:/documents/Final_Project/db/final_project.ram0_frameRAM_6483c2f6.hdl.mif                                                                 ;                   ;
; db/decode_h8a.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/decode_h8a.tdf                                                                                               ;                   ;
; db/mux_4nb.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/mux_4nb.tdf                                                                                                  ;                   ;
; lpm_mult.tdf                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                ;                   ;
; lpm_add_sub.inc                                                                                                 ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                             ;                   ;
; multcore.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                                ;                   ;
; bypassff.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                                ;                   ;
; altshift.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                                ;                   ;
; multcore.tdf                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                                                ;                   ;
; csa_add.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                                                 ;                   ;
; mpar_add.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                                                ;                   ;
; muleabz.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                                                 ;                   ;
; mul_lfrg.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                ;                   ;
; mul_boothc.inc                                                                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                              ;                   ;
; alt_ded_mult.inc                                                                                                ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                            ;                   ;
; alt_ded_mult_y.inc                                                                                              ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                          ;                   ;
; dffpipe.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                 ;                   ;
; mpar_add.tdf                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                                ;                   ;
; lpm_add_sub.tdf                                                                                                 ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                             ;                   ;
; addcore.inc                                                                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                                 ;                   ;
; look_add.inc                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                                ;                   ;
; alt_stratix_add_sub.inc                                                                                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                     ;                   ;
; db/add_sub_mgh.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/add_sub_mgh.tdf                                                                                              ;                   ;
; db/add_sub_qgh.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/add_sub_qgh.tdf                                                                                              ;                   ;
; altshift.tdf                                                                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                                                ;                   ;
; db/add_sub_jgh.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/add_sub_jgh.tdf                                                                                              ;                   ;
; db/add_sub_ngh.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/add_sub_ngh.tdf                                                                                              ;                   ;
; db/mult_fgt.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/mult_fgt.tdf                                                                                                 ;                   ;
; db/altsyncram_2o71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/altsyncram_2o71.tdf                                                                                          ;                   ;
; db/mux_3nb.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                           ; U:/documents/Final_Project/db/mux_3nb.tdf                                                                                                  ;                   ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Estimated Total logic elements              ; 15,823                                  ;
;                                             ;                                         ;
; Total combinational functions               ; 14751                                   ;
; Logic element usage by number of LUT inputs ;                                         ;
;     -- 4 input functions                    ; 11255                                   ;
;     -- 3 input functions                    ; 2061                                    ;
;     -- <=2 input functions                  ; 1435                                    ;
;                                             ;                                         ;
; Logic elements by mode                      ;                                         ;
;     -- normal mode                          ; 13407                                   ;
;     -- arithmetic mode                      ; 1344                                    ;
;                                             ;                                         ;
; Total registers                             ; 2470                                    ;
;     -- Dedicated logic registers            ; 2470                                    ;
;     -- I/O registers                        ; 0                                       ;
;                                             ;                                         ;
; I/O pins                                    ; 148                                     ;
; Total memory bits                           ; 2253440                                 ;
;                                             ;                                         ;
; Embedded Multiplier 9-bit elements          ; 4                                       ;
;                                             ;                                         ;
; Total PLLs                                  ; 1                                       ;
;     -- PLLs                                 ; 1                                       ;
;                                             ;                                         ;
; Maximum fan-out node                        ; VGA_controller:vga_control|h_counter[0] ;
; Maximum fan-out                             ; 2647                                    ;
; Total fan-out                               ; 68825                                   ;
; Average fan-out                             ; 3.81                                    ;
+---------------------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Library Name      ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; |final_project                                                                                                                      ; 14751 (49)        ; 2470 (0)     ; 2253440     ; 4            ; 0       ; 2         ; 148  ; 0            ; |final_project                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |SRAM_controller:SRAM0|                                                                                                          ; 148 (146)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_project|SRAM_controller:SRAM0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;       |lpm_mult:Mult0|                                                                                                              ; 2 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_project|SRAM_controller:SRAM0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work              ;
;          |mult_fgt:auto_generated|                                                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |final_project|SRAM_controller:SRAM0|lpm_mult:Mult0|mult_fgt:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;    |VGA_controller:vga_control|                                                                                                     ; 51 (51)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|VGA_controller:vga_control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work              ;
;    |color_mapper:color_instance|                                                                                                    ; 11556 (10896)     ; 48 (0)       ; 2242048     ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work              ;
;       |frameRAM:attackRight|                                                                                                        ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:attackRight                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                       ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;       |frameRAM:hp1|                                                                                                                ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |frameRAM:hp2|                                                                                                                ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |frameRAM:hp3|                                                                                                                ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp3                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |frameRAM:hp4|                                                                                                                ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp4                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |frameRAM:hp5|                                                                                                                ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp5                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |frameRAM:hp6|                                                                                                                ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp6                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |frameRAM:hp7|                                                                                                                ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp7                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |frameRAM:mc|                                                                                                                 ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:mc                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;       |frameRAM:monster1Left|                                                                                                       ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster1Left                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;       |frameRAM:monster2Left|                                                                                                       ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster2Left                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;       |frameRAM:playerLeft|                                                                                                         ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerLeft                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                 ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                           ; work              ;
;       |frameRAM:playerRight|                                                                                                        ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerRight                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                       ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;       |frameRAM:ptank|                                                                                                              ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:ptank                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                             ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                ; work              ;
;       |frameRAM:rocket|                                                                                                             ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:rocket                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                     ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;       |frameRAM:stank|                                                                                                              ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:stank                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work              ;
;          |altsyncram:mem_rtl_0|                                                                                                     ; 17 (0)            ; 3 (0)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;             |altsyncram_3o71:auto_generated|                                                                                        ; 17 (0)            ; 3 (3)        ; 140128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                             ; work              ;
;                |decode_h8a:rden_decode|                                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|decode_h8a:rden_decode                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;                |mux_4nb:mux2|                                                                                                       ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|mux_4nb:mux2                                                                                                                                                                                                                                                                                                                                                                                                ; work              ;
;       |lpm_mult:Mult0|                                                                                                              ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work              ;
;          |multcore:mult_core|                                                                                                       ; 55 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |mpar_add:padder|                                                                                                       ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |lpm_add_sub:adder[0]|                                                                                               ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                   |add_sub_mgh:auto_generated|                                                                                      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |lpm_add_sub:adder[1]|                                                                                               ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                   |add_sub_mgh:auto_generated|                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_mgh:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |mpar_add:sub_par_add|                                                                                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                   |lpm_add_sub:adder[0]|                                                                                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;                      |add_sub_qgh:auto_generated|                                                                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;       |lpm_mult:Mult1|                                                                                                              ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work              ;
;          |multcore:mult_core|                                                                                                       ; 45 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |mpar_add:padder|                                                                                                       ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |lpm_add_sub:adder[0]|                                                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                   |add_sub_jgh:auto_generated|                                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |lpm_add_sub:adder[1]|                                                                                               ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                   |add_sub_jgh:auto_generated|                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jgh:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |mpar_add:sub_par_add|                                                                                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                   |lpm_add_sub:adder[0]|                                                                                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;                      |add_sub_ngh:auto_generated|                                                                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;       |lpm_mult:Mult2|                                                                                                              ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work              ;
;          |multcore:mult_core|                                                                                                       ; 45 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;             |mpar_add:padder|                                                                                                       ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |lpm_add_sub:adder[0]|                                                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                   |add_sub_jgh:auto_generated|                                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |lpm_add_sub:adder[1]|                                                                                               ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                   |add_sub_jgh:auto_generated|                                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jgh:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |mpar_add:sub_par_add|                                                                                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;                   |lpm_add_sub:adder[0]|                                                                                            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;                      |add_sub_ngh:auto_generated|                                                                                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;       |palette_hp:h1|                                                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_hp:h1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |palette_hp:h2|                                                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_hp:h2                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |palette_hp:h3|                                                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_hp:h3                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |palette_hp:h4|                                                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_hp:h4                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |palette_hp:h5|                                                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_hp:h5                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |palette_hp:h6|                                                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_hp:h6                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |palette_hp:h7|                                                                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_hp:h7                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |palette_mc:mcpalette|                                                                                                        ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_mc:mcpalette                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work              ;
;       |palette_player:p1L|                                                                                                          ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_player:p1L                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work              ;
;       |palette_player:p1R|                                                                                                          ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_player:p1R                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work              ;
;       |palette_player_attack:attack|                                                                                                ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_player_attack:attack                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;       |palette_rocket:r|                                                                                                            ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_rocket:r                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;       |palette_tank:ptankpalette|                                                                                                   ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_tank:ptankpalette                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;       |palette_tank:stankpalette|                                                                                                   ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_tank:stankpalette                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;       |palette_toad:toad1|                                                                                                          ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_toad:toad1                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work              ;
;       |palette_toad:toad2|                                                                                                          ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|color_mapper:color_instance|palette_toad:toad2                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work              ;
;    |final_project_soc:NiosII_Processor|                                                                                             ; 2696 (0)          ; 2256 (0)     ; 11392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                  ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;       |altera_reset_controller:rst_controller_002|                                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;       |altera_reset_controller:rst_controller|                                                                                      ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;       |final_project_soc_Score:score|                                                                                               ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_Score:score                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;       |final_project_soc_jtag_uart_0:jtag_uart_0|                                                                                   ; 149 (39)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|                                                        ; 58 (58)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                             ; work              ;
;          |final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|                                        ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;             |scfifo:rfifo|                                                                                                          ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                ; work              ;
;                |scfifo_jr21:auto_generated|                                                                                         ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                     ; work              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                            ; 27 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                                                ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                      ; 15 (9)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                        ; work              ;
;                         |cntr_do7:count_usedw|                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                   ; work              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                          ; work              ;
;                      |cntr_1ob:wr_ptr|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                ; work              ;
;                      |dpram_nl21:FIFOram|                                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                                                             ; work              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                                                 ; work              ;
;          |final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;             |scfifo:wfifo|                                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                ; work              ;
;                |scfifo_jr21:auto_generated|                                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                                     ; work              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                                                                ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                      ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                        ; work              ;
;                         |cntr_do7:count_usedw|                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                   ; work              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                          ; work              ;
;                      |cntr_1ob:wr_ptr|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                ; work              ;
;                      |dpram_nl21:FIFOram|                                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                                                             ; work              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                                                                 ; work              ;
;       |final_project_soc_keyCode:keycode|                                                                                           ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode                                                                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;       |final_project_soc_m1Alive:m1alive|                                                                                           ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:m1alive                                                                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;       |final_project_soc_m1Alive:m2alive|                                                                                           ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:m2alive                                                                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;       |final_project_soc_m1Alive:p1_att|                                                                                            ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:p1_att                                                                                                                                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;       |final_project_soc_m1Alive:p1d|                                                                                               ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:p1d                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;       |final_project_soc_m1Alive:rocket_on|                                                                                         ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:rocket_on                                                                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;       |final_project_soc_m1Alive:win|                                                                                               ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:win                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;       |final_project_soc_m1PosX:m1posx|                                                                                             ; 14 (14)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:m1posx                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;       |final_project_soc_m1PosX:m2posx|                                                                                             ; 14 (14)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:m2posx                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;       |final_project_soc_m1PosX:mapposx|                                                                                            ; 14 (14)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:mapposx                                                                                                                                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;       |final_project_soc_m1PosX:p1posx|                                                                                             ; 14 (14)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:p1posx                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;       |final_project_soc_m1PosX:rposx|                                                                                              ; 14 (14)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:rposx                                                                                                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;       |final_project_soc_m1PosY:m1posy|                                                                                             ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosY:m1posy                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;       |final_project_soc_m1PosY:m2posy|                                                                                             ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosY:m2posy                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;       |final_project_soc_m1PosY:p1posy|                                                                                             ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosY:p1posy                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;       |final_project_soc_m1PosY:rposy|                                                                                              ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosY:rposy                                                                                                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;       |final_project_soc_mm_interconnect_0:mm_interconnect_0|                                                                       ; 1005 (0)          ; 1053 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                       ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|                                                                           ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|                                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|                                                        ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                 ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|                                                                              ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|                                                                             ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;          |altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|                                                                           ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|                                                                            ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|                                                                            ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|                                                                            ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|                                                                            ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                 ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                          ; 188 (188)         ; 330 (330)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                            ; 43 (43)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|                                                                            ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                          ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                     ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                              ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                     ; 3 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                              ; 3 (3)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                     ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                              ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                      ; work              ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                         ; 5 (0)             ; 136 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                              ; 5 (5)             ; 136 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                          ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                          ; work              ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                      ; 16 (16)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                               ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;          |altera_merlin_slave_agent:press_s1_agent|                                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent                                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                  ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                     ; 6 (6)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_merlin_slave_translator:m1alive_s1_translator|                                                                     ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_merlin_slave_translator:m1posx_s1_translator|                                                                      ; 6 (6)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_slave_translator:m1posy_s1_translator|                                                                      ; 6 (6)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_slave_translator:m2alive_s1_translator|                                                                     ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_merlin_slave_translator:m2posx_s1_translator|                                                                      ; 6 (6)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_slave_translator:m2posy_s1_translator|                                                                      ; 6 (6)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_slave_translator:mapposx_s1_translator|                                                                     ; 6 (6)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|                                                   ; 2 (2)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                            ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_merlin_slave_translator:p1_att_s1_translator|                                                                      ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_slave_translator:p1d_s1_translator|                                                                         ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;          |altera_merlin_slave_translator:p1hp_s1_translator|                                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator                                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |altera_merlin_slave_translator:p1posx_s1_translator|                                                                      ; 6 (6)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_slave_translator:p1posy_s1_translator|                                                                      ; 6 (6)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |altera_merlin_slave_translator:press_s1_translator|                                                                       ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator                                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_merlin_slave_translator:rocket_on_s1_translator|                                                                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator                                                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;          |altera_merlin_slave_translator:rposx_s1_translator|                                                                       ; 6 (6)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator                                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_merlin_slave_translator:rposy_s1_translator|                                                                       ; 6 (6)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator                                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_merlin_slave_translator:score_s1_translator|                                                                       ; 6 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator                                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                            ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_merlin_slave_translator:stage_s1_translator|                                                                       ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator                                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                     ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_merlin_slave_translator:win_s1_translator|                                                                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                  ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                              ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                              ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                              ; 12 (8)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                              ; 48 (44)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                              ; 67 (63)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router:router|                                                                        ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router_001:router_001|                                                                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router_003:router_007|                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                      ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                               ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;       |final_project_soc_nios2_qsys_0:nios2_qsys_0|                                                                                 ; 1013 (0)          ; 587 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;          |final_project_soc_nios2_qsys_0_cpu:cpu|                                                                                   ; 1013 (722)        ; 587 (318)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;             |final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|                         ; 291 (36)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;                |final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|  ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper                                                                                                                                                                      ; final_project_soc ;
;                   |final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk| ; 8 (8)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk                                                      ; final_project_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work              ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work              ;
;                   |final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck                                                            ; final_project_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work              ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work              ;
;                   |sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy|                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy                                                                                            ; work              ;
;                |final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|        ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg                                                                                                                                                                            ; final_project_soc ;
;                |final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|          ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break                                                                                                                                                                              ; final_project_soc ;
;                |final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|          ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug                                                                                                                                                                              ; final_project_soc ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                          ; work              ;
;                |final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|                ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem                                                                                                                                                                                    ; final_project_soc ;
;                   |final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram                                                                           ; final_project_soc ;
;                      |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work              ;
;                         |altsyncram_4a31:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                  ; work              ;
;             |final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a                                                                                                                                                                                                                                                                         ; final_project_soc ;
;                |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work              ;
;                   |altsyncram_6mc1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                                ; work              ;
;             |final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b                                                                                                                                                                                                                                                                         ; final_project_soc ;
;                |altsyncram:the_altsyncram|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work              ;
;                   |altsyncram_6mc1:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                                ; work              ;
;       |final_project_soc_onchip_memory2_0:onchip_memory2_0|                                                                         ; 1 (1)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altsyncram:the_altsyncram|                                                                                                ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                           ; work              ;
;             |altsyncram_fod1:auto_generated|                                                                                        ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;       |final_project_soc_p1HP:p1hp|                                                                                                 ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_p1HP:p1hp                                                                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;       |final_project_soc_press:press|                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_press:press                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;       |final_project_soc_sdram:sdram|                                                                                               ; 334 (261)         ; 337 (209)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module|                                ; 73 (73)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;       |final_project_soc_sdram_pll:sdram_pll|                                                                                       ; 10 (9)            ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |final_project_soc_sdram_pll_altpll_lqa2:sd1|                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;             |final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;       |final_project_soc_stage:stage|                                                                                               ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_stage:stage                                                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;    |hp:player_p|                                                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|hp:player_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work              ;
;    |keyboard:ps2Keyboard|                                                                                                           ; 47 (47)           ; 55 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|keyboard:ps2Keyboard                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work              ;
;       |Dreg:Dreg_instance1|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|keyboard:ps2Keyboard|Dreg:Dreg_instance1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;       |Dreg:Dreg_instance2|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|keyboard:ps2Keyboard|Dreg:Dreg_instance2                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;       |reg_11:reg_A|                                                                                                                ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|keyboard:ps2Keyboard|reg_11:reg_A                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;       |reg_11:reg_B|                                                                                                                ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|keyboard:ps2Keyboard|reg_11:reg_B                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;    |palette_background:palette_b|                                                                                                   ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|palette_background:palette_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
;    |palette_cover:palette_c|                                                                                                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|palette_cover:palette_c                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;    |palette_go:palette_g|                                                                                                           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|palette_go:palette_g                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work              ;
;    |sld_hub:auto_hub|                                                                                                               ; 146 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_sld        ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                 ; 145 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                               ; alt_sld_fab       ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                      ; 145 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                                           ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                           ; 144 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                               ; alt_sld_fab       ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                       ; 144 (103)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                  ; work              ;
;                   |sld_rom_sr:hub_info_reg|                                                                                         ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                          ; work              ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                        ; altera_sld        ;
;    |tristate:tr0|                                                                                                                   ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|tristate:tr0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work              ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+
; color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 35032        ; 4            ; --           ; --           ; 140128 ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128    ; final_project_soc_onchip_memory2_0.hex          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File        ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; N/A    ; Qsys                                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor                                                                                                                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_irq_mapper:irq_mapper                                                                                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode                                                                                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:m1alive                                                                                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:m1posx                                                                                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosY:m1posy                                                                                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:m2alive                                                                                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:m2posx                                                                                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosY:m2posy                                                                                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:mapposx                                                                                                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                           ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025                                                                                       ; final_project_soc.qsys ;
; Altera ; error_adapter                            ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_020                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_021                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_022                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_023                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_024                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_025                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                  ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent                                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent                                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent                                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator                                                                                                                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent                                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo                                                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo                                                                                                                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent                                                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router                                                                                                                 ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_004                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_005                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_006                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_007                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_008                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_009                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_010                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_012                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_013                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_014                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_015                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_016                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_017                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_018                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_019                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_020                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_021                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_022                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_023                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_024                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_025                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_026                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_027                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_019                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_020                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_021                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_022                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_023                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_024                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_025                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                               ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator                                                                                                                ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent                                                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo                                                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator                                                                                                                  ; final_project_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu                                                                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:p1_att                                                                                                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:p1d                                                                                                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_p1HP:p1hp                                                                                                                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:p1posx                                                                                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosY:p1posy                                                                                                                                                                                         ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_press:press                                                                                                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:rocket_on                                                                                                                                                                                     ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosX:rposx                                                                                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1PosY:rposy                                                                                                                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller                                                                                                                                                                                  ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001                                                                                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002                                                                                                                                                                              ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_Score:score                                                                                                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram                                                                                                                                                                                           ; final_project_soc.qsys ;
; Altera ; altpll                                   ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll                                                                                                                                                                                   ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_stage:stage                                                                                                                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                             ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 15.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_m1Alive:win                                                                                                                                                                                           ; final_project_soc.qsys ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                               ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                           ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                 ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                               ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                 ;                        ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+----------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001           ;
+------------------+------------------+------------------+------------------+----------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                          ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                          ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                          ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                          ;
+------------------+------------------+------------------+------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_state                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+----------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                         ;
+------------+------------+------------+------------+----------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                  ;
+------------+------------+------------+------------+----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000         ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                   ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                   ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                   ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                   ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,66..68,70,72,73,88..91]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,66..68,70,72,73,88..91]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66,70,72,73,87..91]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66,70,72,73,87..91]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator|av_readdata_pre[5..31]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator|av_readdata_pre[3..31]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,4..7,11,14,19..23,25,26,29,31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[1..31]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_im|trc_wrap                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[8..31]                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; keyboard:ps2Keyboard|en                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                             ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                             ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                             ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                             ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                             ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                             ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                             ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                             ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                             ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2,3,8..10,12,13,15..18,24,27,28]                                                                                                                                                                                                                                           ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                    ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                    ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                    ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                    ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                    ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                       ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                    ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                    ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                       ; Merged with final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                           ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                      ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                            ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.011 ; Merged with final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 1675                                                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                       ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                       ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[1],                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                           ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|trigbrktype                                                                                                                  ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0]                                                                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                                                                 ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                                                                    ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[31]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[30]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[29]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[28]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[27]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[26]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[25]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[24]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[23]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[22]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[21]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[20]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[19]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[18]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[17]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[16]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[15]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[14]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[13]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[12]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[11]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[10]                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[9]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[8]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[7]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[6]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[5]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[4]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[3]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[2]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_press:press|readdata[1]                                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|trigger_state                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[31]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[30]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[29]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[28]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[27]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[26]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[25]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[24]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[23]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[22]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[21]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[20]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[19]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[18]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[17]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[16]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[15]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[14]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[13]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[12]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[11]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[10]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[9]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode|readdata[8]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                         ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                      ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                   ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                         ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                                                                ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                               ; Stuck at VCC              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                               ; Stuck at VCC              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                               ; Stuck at VCC              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                               ; Stuck at VCC              ; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2470  ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 189   ;
; Number of registers using Asynchronous Clear ; 1540  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1228  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                      ; 1       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                    ; 11      ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 404     ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                      ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                            ; 41      ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                    ; 13      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                              ; 10      ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                 ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                   ; 7       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                  ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                           ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                           ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                        ; 11      ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                               ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                               ; 4       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                  ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                           ; 9       ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                          ; 2       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                              ; 1       ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                             ; 3       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                  ; 1       ;
; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[5] ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                            ; 2       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                           ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                           ; 4       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                              ; 2       ;
; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                            ; 3       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; 1       ;
; final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                 ; 2       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                           ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                              ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                           ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 1       ;
; final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                       ; 3       ;
; Total number of inverted registers = 57                                                                                                                                                                                                                                                                                                        ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                          ;
+------------------------------------------------------------------+-------------------------------------------------------------+------+
; Register Name                                                    ; Megafunction                                                ; Type ;
+------------------------------------------------------------------+-------------------------------------------------------------+------+
; color_mapper:color_instance|frameRAM:mc|data_Out[0..3]           ; color_mapper:color_instance|frameRAM:mc|mem_rtl_0           ; RAM  ;
; color_mapper:color_instance|frameRAM:hp1|data_Out[0..3]          ; color_mapper:color_instance|frameRAM:hp1|mem_rtl_0          ; RAM  ;
; color_mapper:color_instance|frameRAM:hp2|data_Out[0..3]          ; color_mapper:color_instance|frameRAM:hp2|mem_rtl_0          ; RAM  ;
; color_mapper:color_instance|frameRAM:hp3|data_Out[0..3]          ; color_mapper:color_instance|frameRAM:hp3|mem_rtl_0          ; RAM  ;
; color_mapper:color_instance|frameRAM:hp4|data_Out[0..3]          ; color_mapper:color_instance|frameRAM:hp4|mem_rtl_0          ; RAM  ;
; color_mapper:color_instance|frameRAM:hp5|data_Out[0..3]          ; color_mapper:color_instance|frameRAM:hp5|mem_rtl_0          ; RAM  ;
; color_mapper:color_instance|frameRAM:hp6|data_Out[0..3]          ; color_mapper:color_instance|frameRAM:hp6|mem_rtl_0          ; RAM  ;
; color_mapper:color_instance|frameRAM:hp7|data_Out[0..3]          ; color_mapper:color_instance|frameRAM:hp7|mem_rtl_0          ; RAM  ;
; color_mapper:color_instance|frameRAM:rocket|data_Out[0..3]       ; color_mapper:color_instance|frameRAM:rocket|mem_rtl_0       ; RAM  ;
; color_mapper:color_instance|frameRAM:monster2Left|data_Out[0..3] ; color_mapper:color_instance|frameRAM:monster2Left|mem_rtl_0 ; RAM  ;
; color_mapper:color_instance|frameRAM:monster1Left|data_Out[0..3] ; color_mapper:color_instance|frameRAM:monster1Left|mem_rtl_0 ; RAM  ;
; color_mapper:color_instance|frameRAM:ptank|data_Out[0..3]        ; color_mapper:color_instance|frameRAM:ptank|mem_rtl_0        ; RAM  ;
; color_mapper:color_instance|frameRAM:stank|data_Out[0..3]        ; color_mapper:color_instance|frameRAM:stank|mem_rtl_0        ; RAM  ;
; color_mapper:color_instance|frameRAM:attackRight|data_Out[0..3]  ; color_mapper:color_instance|frameRAM:attackRight|mem_rtl_0  ; RAM  ;
; color_mapper:color_instance|frameRAM:playerRight|data_Out[0..3]  ; color_mapper:color_instance|frameRAM:playerRight|mem_rtl_0  ; RAM  ;
; color_mapper:color_instance|frameRAM:playerLeft|data_Out[0..3]   ; color_mapper:color_instance|frameRAM:playerLeft|mem_rtl_0   ; RAM  ;
+------------------------------------------------------------------+-------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_project|keyboard:ps2Keyboard|Count[4]                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|d_writedata[16]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[22]                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |final_project|keyboard:ps2Keyboard|Data[5]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |final_project|keyboard:ps2Keyboard|Typematic_Keycode[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[20]                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                             ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|active_data[13]                                                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|m_data[24]                                                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |final_project|VGA_controller:vga_control|v_counter_in[1]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|E_logic_result[13]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final_project|color_mapper:color_instance|d1code[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |final_project|SRAM_controller:SRAM0|ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |final_project|SRAM_controller:SRAM0|ADDR[17]                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |final_project|color_mapper:color_instance|Mux0                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |final_project|color_mapper:color_instance|Mux3                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|W_rf_wr_data[4]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                                                                            ;
; 25:1               ; 2 bits    ; 32 LEs        ; 2 LEs                ; 30 LEs                 ; No         ; |final_project|final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                                                              ;
; 30:1               ; 3 bits    ; 60 LEs        ; 39 LEs               ; 21 LEs                 ; No         ; |final_project|color_mapper:color_instance|VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 30:1               ; 18 bits   ; 360 LEs       ; 216 LEs              ; 144 LEs                ; No         ; |final_project|color_mapper:color_instance|VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram ;
+-----------------------------+-------+------+--------------------------------------------+
; Assignment                  ; Value ; From ; To                                         ;
+-----------------------------+-------+------+--------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                            ;
+-----------------------------+-------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-----------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                              ;
+----------------+-------+------+-----------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                                      ;
+----------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_017 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_018 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_019 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_020 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_021 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_022 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_023 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_024 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_025 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                            ;
+-------------------+-------+------+---------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                        ;
+-------------------+-------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                            ;
+-------------------+-------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0|altsyncram_3o71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4a31      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------------+---------------------------------------------------------------------------+
; Parameter Name ; Value                                  ; Type                                                                      ;
+----------------+----------------------------------------+---------------------------------------------------------------------------+
; INIT_FILE      ; final_project_soc_onchip_memory2_0.hex ; String                                                                    ;
+----------------+----------------------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                            ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                                         ;
; WIDTH_A                            ; 32                                     ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                         ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                      ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                         ;
; INIT_FILE                          ; final_project_soc_onchip_memory2_0.hex ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 4                                      ; Signed Integer                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_fod1                        ; Untyped                                                                         ;
+------------------------------------+----------------------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                      ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                             ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                              ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                              ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                                              ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                                              ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                     ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                     ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                                                     ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                     ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                                     ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                                     ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                     ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                                                     ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                                                  ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                  ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                               ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                               ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                               ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                               ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                                               ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                               ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                          ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                 ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                                                 ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 22    ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 22    ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_004|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_005|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_006|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_007|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_008|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_009|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_010|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_011|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_012|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_013|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_014|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_015|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_016|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_017|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_018|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_019|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_020|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_021|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_022|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_023|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_024|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_025|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_026|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_027|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 26     ; Signed Integer                                                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 52    ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 26    ; Signed Integer                                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 138   ; Signed Integer                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 26    ; Signed Integer                                                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 138   ; Signed Integer                                                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 26    ; Signed Integer                                                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 138   ; Signed Integer                                                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 26    ; Signed Integer                                                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 138   ; Signed Integer                                                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                  ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                      ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                      ;
+---------------------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_control ;
+----------------+------------+-------------------------------------------+
; Parameter Name ; Value      ; Type                                      ;
+----------------+------------+-------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                           ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                           ;
+----------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; mcX            ; 0101000000 ; Unsigned Binary                            ;
; mcY            ; 0011110000 ; Unsigned Binary                            ;
; mcWidth        ; 0100100111 ; Unsigned Binary                            ;
; mcHeight       ; 0001001100 ; Unsigned Binary                            ;
; stankY         ; 0100111011 ; Unsigned Binary                            ;
; tankWidth      ; 0000110101 ; Unsigned Binary                            ;
; tankHeight     ; 0000110010 ; Unsigned Binary                            ;
; p1Width        ; 0000100000 ; Unsigned Binary                            ;
; p1Height       ; 0000110010 ; Unsigned Binary                            ;
; attWidth       ; 0000111000 ; Unsigned Binary                            ;
; attHeight      ; 0000110100 ; Unsigned Binary                            ;
; mWidth         ; 0000111100 ; Unsigned Binary                            ;
; mHeight        ; 0000111010 ; Unsigned Binary                            ;
; rWidth         ; 0000011110 ; Unsigned Binary                            ;
; rHeight        ; 0000001001 ; Unsigned Binary                            ;
; hpWidth        ; 0000001010 ; Unsigned Binary                            ;
; hpHeight       ; 0000001010 ; Unsigned Binary                            ;
; hpY            ; 0010001100 ; Unsigned Binary                            ;
; hp7X           ; 0010000010 ; Unsigned Binary                            ;
; hp6X           ; 0001110011 ; Unsigned Binary                            ;
; hp5X           ; 0001100100 ; Unsigned Binary                            ;
; hp4X           ; 0001010101 ; Unsigned Binary                            ;
; hp3X           ; 0001000110 ; Unsigned Binary                            ;
; hp2X           ; 0000110111 ; Unsigned Binary                            ;
; hp1X           ; 0000101000 ; Unsigned Binary                            ;
; Scode          ; 01010011   ; Unsigned Binary                            ;
; Ccode          ; 01000011   ; Unsigned Binary                            ;
; Ocode          ; 01001111   ; Unsigned Binary                            ;
; Rcode          ; 01010010   ; Unsigned Binary                            ;
; Ecode          ; 01000101   ; Unsigned Binary                            ;
; Hcode          ; 01001000   ; Unsigned Binary                            ;
; Pcode          ; 01010000   ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:SfontDraw                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:CfontDraw                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:OfontDraw                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:RfontDraw                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:EfontDraw                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:HfontDraw                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:PfontDraw                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:d1fontDraw                       ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:color_instance|font_rom:d2fontDraw                       ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record   ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                ;
;                ; 00000,00000000,00000000,00000000)                                                ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: tristate:tr0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------+
; Parameter Name                     ; Value                                           ; Type                   ;
+------------------------------------+-------------------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                ;
; WIDTH_A                            ; 4                                               ; Untyped                ;
; WIDTHAD_A                          ; 16                                              ; Untyped                ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                ;
; WIDTH_B                            ; 1                                               ; Untyped                ;
; WIDTHAD_B                          ; 1                                               ; Untyped                ;
; NUMWORDS_B                         ; 1                                               ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                ;
; BYTE_SIZE                          ; 8                                               ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                ;
+------------------------------------+-------------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                           ; Type                    ;
+------------------------------------+-------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                 ;
; WIDTH_A                            ; 4                                               ; Untyped                 ;
; WIDTHAD_A                          ; 16                                              ; Untyped                 ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WIDTH_B                            ; 1                                               ; Untyped                 ;
; WIDTHAD_B                          ; 1                                               ; Untyped                 ;
; NUMWORDS_B                         ; 1                                               ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                 ;
; BYTE_SIZE                          ; 8                                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                 ;
+------------------------------------+-------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                           ; Type                    ;
+------------------------------------+-------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                 ;
; WIDTH_A                            ; 4                                               ; Untyped                 ;
; WIDTHAD_A                          ; 16                                              ; Untyped                 ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WIDTH_B                            ; 1                                               ; Untyped                 ;
; WIDTHAD_B                          ; 1                                               ; Untyped                 ;
; NUMWORDS_B                         ; 1                                               ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                 ;
; BYTE_SIZE                          ; 8                                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                 ;
+------------------------------------+-------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                           ; Type                    ;
+------------------------------------+-------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                 ;
; WIDTH_A                            ; 4                                               ; Untyped                 ;
; WIDTHAD_A                          ; 16                                              ; Untyped                 ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WIDTH_B                            ; 1                                               ; Untyped                 ;
; WIDTHAD_B                          ; 1                                               ; Untyped                 ;
; NUMWORDS_B                         ; 1                                               ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                 ;
; BYTE_SIZE                          ; 8                                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                 ;
+------------------------------------+-------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                           ; Type                    ;
+------------------------------------+-------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                 ;
; WIDTH_A                            ; 4                                               ; Untyped                 ;
; WIDTHAD_A                          ; 16                                              ; Untyped                 ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WIDTH_B                            ; 1                                               ; Untyped                 ;
; WIDTHAD_B                          ; 1                                               ; Untyped                 ;
; NUMWORDS_B                         ; 1                                               ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                 ;
; BYTE_SIZE                          ; 8                                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                 ;
+------------------------------------+-------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                           ; Type                    ;
+------------------------------------+-------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                 ;
; WIDTH_A                            ; 4                                               ; Untyped                 ;
; WIDTHAD_A                          ; 16                                              ; Untyped                 ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WIDTH_B                            ; 1                                               ; Untyped                 ;
; WIDTHAD_B                          ; 1                                               ; Untyped                 ;
; NUMWORDS_B                         ; 1                                               ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                 ;
; BYTE_SIZE                          ; 8                                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                 ;
+------------------------------------+-------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                           ; Type                    ;
+------------------------------------+-------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                 ;
; WIDTH_A                            ; 4                                               ; Untyped                 ;
; WIDTHAD_A                          ; 16                                              ; Untyped                 ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WIDTH_B                            ; 1                                               ; Untyped                 ;
; WIDTHAD_B                          ; 1                                               ; Untyped                 ;
; NUMWORDS_B                         ; 1                                               ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                 ;
; BYTE_SIZE                          ; 8                                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                 ;
+------------------------------------+-------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                           ; Type                    ;
+------------------------------------+-------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                 ;
; WIDTH_A                            ; 4                                               ; Untyped                 ;
; WIDTHAD_A                          ; 16                                              ; Untyped                 ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                 ;
; WIDTH_B                            ; 1                                               ; Untyped                 ;
; WIDTHAD_B                          ; 1                                               ; Untyped                 ;
; NUMWORDS_B                         ; 1                                               ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                 ;
; BYTE_SIZE                          ; 8                                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                 ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                 ;
+------------------------------------+-------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                           ; Type                       ;
+------------------------------------+-------------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                    ;
; WIDTH_A                            ; 4                                               ; Untyped                    ;
; WIDTHAD_A                          ; 16                                              ; Untyped                    ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                    ;
; WIDTH_B                            ; 1                                               ; Untyped                    ;
; WIDTHAD_B                          ; 1                                               ; Untyped                    ;
; NUMWORDS_B                         ; 1                                               ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                    ;
; BYTE_SIZE                          ; 8                                               ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                    ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                    ;
+------------------------------------+-------------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                           ; Type                             ;
+------------------------------------+-------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                          ;
; WIDTH_A                            ; 4                                               ; Untyped                          ;
; WIDTHAD_A                          ; 16                                              ; Untyped                          ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                          ;
; WIDTH_B                            ; 1                                               ; Untyped                          ;
; WIDTHAD_B                          ; 1                                               ; Untyped                          ;
; NUMWORDS_B                         ; 1                                               ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                          ;
; BYTE_SIZE                          ; 8                                               ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                          ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                          ;
+------------------------------------+-------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                           ; Type                             ;
+------------------------------------+-------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                          ;
; WIDTH_A                            ; 4                                               ; Untyped                          ;
; WIDTHAD_A                          ; 16                                              ; Untyped                          ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                          ;
; WIDTH_B                            ; 1                                               ; Untyped                          ;
; WIDTHAD_B                          ; 1                                               ; Untyped                          ;
; NUMWORDS_B                         ; 1                                               ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                          ;
; BYTE_SIZE                          ; 8                                               ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                          ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                          ;
+------------------------------------+-------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                           ; Type                      ;
+------------------------------------+-------------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                   ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                   ;
; WIDTH_A                            ; 4                                               ; Untyped                   ;
; WIDTHAD_A                          ; 16                                              ; Untyped                   ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                   ;
; WIDTH_B                            ; 1                                               ; Untyped                   ;
; WIDTHAD_B                          ; 1                                               ; Untyped                   ;
; NUMWORDS_B                         ; 1                                               ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                   ;
; BYTE_SIZE                          ; 8                                               ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                   ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                   ;
+------------------------------------+-------------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                           ; Type                      ;
+------------------------------------+-------------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                   ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                   ;
; WIDTH_A                            ; 4                                               ; Untyped                   ;
; WIDTHAD_A                          ; 16                                              ; Untyped                   ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                   ;
; WIDTH_B                            ; 1                                               ; Untyped                   ;
; WIDTHAD_B                          ; 1                                               ; Untyped                   ;
; NUMWORDS_B                         ; 1                                               ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                   ;
; BYTE_SIZE                          ; 8                                               ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                   ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                   ;
+------------------------------------+-------------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                           ; Type                            ;
+------------------------------------+-------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                         ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                         ;
; WIDTH_A                            ; 4                                               ; Untyped                         ;
; WIDTHAD_A                          ; 16                                              ; Untyped                         ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                         ;
; WIDTH_B                            ; 1                                               ; Untyped                         ;
; WIDTHAD_B                          ; 1                                               ; Untyped                         ;
; NUMWORDS_B                         ; 1                                               ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                         ;
; BYTE_SIZE                          ; 8                                               ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                         ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                         ;
+------------------------------------+-------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                           ; Type                            ;
+------------------------------------+-------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                         ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                         ;
; WIDTH_A                            ; 4                                               ; Untyped                         ;
; WIDTHAD_A                          ; 16                                              ; Untyped                         ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                         ;
; WIDTH_B                            ; 1                                               ; Untyped                         ;
; WIDTHAD_B                          ; 1                                               ; Untyped                         ;
; NUMWORDS_B                         ; 1                                               ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                         ;
; BYTE_SIZE                          ; 8                                               ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                         ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                         ;
+------------------------------------+-------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0 ;
+------------------------------------+-------------------------------------------------+--------------------------------+
; Parameter Name                     ; Value                                           ; Type                           ;
+------------------------------------+-------------------------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                        ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                        ;
; WIDTH_A                            ; 4                                               ; Untyped                        ;
; WIDTHAD_A                          ; 16                                              ; Untyped                        ;
; NUMWORDS_A                         ; 35032                                           ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                        ;
; WIDTH_B                            ; 1                                               ; Untyped                        ;
; WIDTHAD_B                          ; 1                                               ; Untyped                        ;
; NUMWORDS_B                         ; 1                                               ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                        ;
; BYTE_SIZE                          ; 8                                               ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                        ;
; INIT_FILE                          ; db/final_project.ram0_frameRAM_6483c2f6.hdl.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_3o71                                 ; Untyped                        ;
+------------------------------------+-------------------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 16           ; Untyped                     ;
; LPM_WIDTHB                                     ; 9            ; Untyped                     ;
; LPM_WIDTHP                                     ; 25           ; Untyped                     ;
; LPM_WIDTHR                                     ; 25           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 16           ; Untyped                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                     ;
; LPM_WIDTHP                                     ; 22           ; Untyped                     ;
; LPM_WIDTHR                                     ; 22           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SRAM_controller:SRAM0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 20           ; Untyped               ;
; LPM_WIDTHB                                     ; 11           ; Untyped               ;
; LPM_WIDTHP                                     ; 31           ; Untyped               ;
; LPM_WIDTHR                                     ; 31           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_fgt     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:color_instance|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 16           ; Untyped                     ;
; LPM_WIDTHB                                     ; 6            ; Untyped                     ;
; LPM_WIDTHP                                     ; 22           ; Untyped                     ;
; LPM_WIDTHR                                     ; 22           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                           ;
; Entity Instance            ; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                          ;
; Entity Instance            ; final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 20                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:hp1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:hp2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:hp3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:hp4|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:hp5|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:hp6|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:hp7|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:rocket|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:monster2Left|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:monster1Left|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:ptank|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:stank|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:attackRight|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:playerRight|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; color_mapper:color_instance|frameRAM:playerLeft|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 35032                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 4                                          ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                         ;
;     -- LPM_WIDTHB                     ; 9                                          ;
;     -- LPM_WIDTHP                     ; 25                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                                         ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 22                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; SRAM_controller:SRAM0|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 20                                         ;
;     -- LPM_WIDTHB                     ; 11                                         ;
;     -- LPM_WIDTHP                     ; 31                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; color_mapper:color_instance|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                         ;
;     -- LPM_WIDTHB                     ; 6                                          ;
;     -- LPM_WIDTHP                     ; 22                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tristate:tr0"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_read[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp1"                                                                                                                                                  ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp2"                                                                                                                                                  ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp3"                                                                                                                                                  ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp4"                                                                                                                                                  ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp5"                                                                                                                                                  ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp6"                                                                                                                                                  ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:hp7"                                                                                                                                                  ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:ptank"                                                                                                                                                ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:stank"                                                                                                                                                ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:mc"                                                                                                                                                   ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:rocket"                                                                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:monster2Left"                                                                                                                                         ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:monster1Left"                                                                                                                                         ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:attackRight"                                                                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:playerLeft"                                                                                                                                           ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:color_instance|frameRAM:playerRight"                                                                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (19 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:ps2Keyboard|reg_11:reg_A"                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Load           ; Input  ; Info     ; Stuck at GND                                                                        ;
; D              ; Input  ; Info     ; Stuck at GND                                                                        ;
; Shift_Out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data_Out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data_Out[10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:ps2Keyboard|reg_11:reg_B"                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Load           ; Input  ; Info     ; Stuck at GND                                                                        ;
; D              ; Input  ; Info     ; Stuck at GND                                                                        ;
; Data_Out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Data_Out[10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-----------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                               ;
+----------------+-------+----------+-----------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                          ;
+----------------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                           ;
+----------------+-------+----------+-------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                      ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                      ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                      ;
+----------------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[51..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:win_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:win_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:stage_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:stage_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:score_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:score_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rocket_on_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rocket_on_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposy_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposy_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rposx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rposx_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mapposx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mapposx_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2alive_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2alive_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posy_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posy_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m2posx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m2posx_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:press_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:press_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1alive_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1alive_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1d_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1d_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1_att_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1_att_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1hp_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1hp_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posy_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posy_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:m1posx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:m1posx_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posy_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posy_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p1posx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p1posx_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:win_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:stage_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:score_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rocket_on_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposy_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rposx_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mapposx_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2alive_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posy_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m2posx_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:press_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1alive_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1d_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1_att_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1hp_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posy_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:m1posx_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posy_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:p1posx_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll" ;
+-----------+--------+----------+----------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected                                               ;
; locked    ; Output ; Info     ; Explicitly unconnected                                               ;
; phasedone ; Output ; Info     ; Explicitly unconnected                                               ;
+-----------+--------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace|final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_test_bench:the_final_project_soc_nios2_qsys_0_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0" ;
+---------------+--------+----------+------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                ;
+---------------+--------+----------+------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0"                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 202                         ;
; cycloneiii_ff         ; 2387                        ;
;     CLR               ; 819                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 605                         ;
;     ENA CLR           ; 533                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SLD           ; 13                          ;
;     SLD               ; 11                          ;
;     plain             ; 249                         ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 14610                       ;
;     arith             ; 1336                        ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 758                         ;
;         3 data inputs ; 557                         ;
;     normal            ; 13274                       ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 89                          ;
;         2 data inputs ; 496                         ;
;         3 data inputs ; 1470                        ;
;         4 data inputs ; 11187                       ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 464                         ;
;                       ;                             ;
; Max LUT depth         ; 27.00                       ;
; Average LUT depth     ; 13.72                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:33     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue May 02 11:59:44 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file palette_toad.sv
    Info (12023): Found entity 1: palette_toad
Info (12021): Found 1 design units, including 1 entities, in source file palette_tank.sv
    Info (12023): Found entity 1: palette_tank
Info (12021): Found 1 design units, including 1 entities, in source file palette_rocket.sv
    Info (12023): Found entity 1: palette_rocket
Info (12021): Found 1 design units, including 1 entities, in source file palette_player_attack.sv
    Info (12023): Found entity 1: palette_player_attack
Info (12021): Found 1 design units, including 1 entities, in source file palette_player.sv
    Info (12023): Found entity 1: palette_player
Info (12021): Found 1 design units, including 1 entities, in source file palette_mc.sv
    Info (12023): Found entity 1: palette_mc
Info (12021): Found 1 design units, including 1 entities, in source file palette_hp.sv
    Info (12023): Found entity 1: palette_hp
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v
    Info (12023): Found entity 1: final_project_soc
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv
    Info (12023): Found entity 1: final_project_soc_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: final_project_soc_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_stage.v
    Info (12023): Found entity 1: final_project_soc_stage
Info (12021): Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v
    Info (12023): Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c
    Info (12023): Found entity 2: final_project_soc_sdram_pll_stdsync_sv6
    Info (12023): Found entity 3: final_project_soc_sdram_pll_altpll_lqa2
    Info (12023): Found entity 4: final_project_soc_sdram_pll
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v
    Info (12023): Found entity 1: final_project_soc_sdram_input_efifo_module
    Info (12023): Found entity 2: final_project_soc_sdram
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_press.v
    Info (12023): Found entity 1: final_project_soc_press
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_p1hp.v
    Info (12023): Found entity 1: final_project_soc_p1HP
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: final_project_soc_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0
Info (12021): Found 21 design units, including 21 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_register_bank_a_module
    Info (12023): Found entity 2: final_project_soc_nios2_qsys_0_cpu_register_bank_b_module
    Info (12023): Found entity 3: final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug
    Info (12023): Found entity 4: final_project_soc_nios2_qsys_0_cpu_nios2_oci_break
    Info (12023): Found entity 5: final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib
    Info (12023): Found entity 15: final_project_soc_nios2_qsys_0_cpu_nios2_oci_im
    Info (12023): Found entity 16: final_project_soc_nios2_qsys_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: final_project_soc_nios2_qsys_0_cpu_nios2_ocimem
    Info (12023): Found entity 20: final_project_soc_nios2_qsys_0_cpu_nios2_oci
    Info (12023): Found entity 21: final_project_soc_nios2_qsys_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_m1posy.v
    Info (12023): Found entity 1: final_project_soc_m1PosY
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_m1posx.v
    Info (12023): Found entity 1: final_project_soc_m1PosX
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_m1alive.v
    Info (12023): Found entity 1: final_project_soc_m1Alive
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_keycode.v
    Info (12023): Found entity 1: final_project_soc_keyCode
Info (12021): Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v
    Info (12023): Found entity 1: final_project_soc_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: final_project_soc_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: final_project_soc_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: final_project_soc_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: final_project_soc_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_score.v
    Info (12023): Found entity 1: final_project_soc_Score
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom
Info (12021): Found 1 design units, including 1 entities, in source file sram_control.sv
    Info (12023): Found entity 1: SRAM_controller
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.sv
    Info (12023): Found entity 1: keyboard
Info (12021): Found 1 design units, including 1 entities, in source file dreg.sv
    Info (12023): Found entity 1: Dreg
Info (12021): Found 1 design units, including 1 entities, in source file 11_reg.sv
    Info (12023): Found entity 1: reg_11
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: frameRAM
Info (12021): Found 1 design units, including 1 entities, in source file final_project.sv
    Info (12023): Found entity 1: final_project
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper
Info (12021): Found 1 design units, including 1 entities, in source file palette_background.sv
    Info (12023): Found entity 1: palette_background
Info (12021): Found 1 design units, including 1 entities, in source file hp.sv
    Info (12023): Found entity 1: hp
Info (12021): Found 1 design units, including 1 entities, in source file palette_cover.sv
    Info (12023): Found entity 1: palette_cover
Info (12021): Found 1 design units, including 1 entities, in source file palette_go.sv
    Info (12023): Found entity 1: palette_go
Warning (10236): Verilog HDL Implicit Net warning at final_project.sv(175): created implicit net for "reset_h"
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "final_project" for the top level hierarchy
Warning (10034): Output port "HEX0" at final_project.sv(15) has no driver
Warning (10034): Output port "HEX1" at final_project.sv(15) has no driver
Info (12128): Elaborating entity "final_project_soc" for hierarchy "final_project_soc:NiosII_Processor"
Info (12128): Elaborating entity "final_project_soc_Score" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_Score:score"
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0_scfifo_w" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0_scfifo_r" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "final_project_soc_keyCode" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_keyCode:keycode"
Info (12128): Elaborating entity "final_project_soc_m1Alive" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_m1Alive:m1alive"
Info (12128): Elaborating entity "final_project_soc_m1PosX" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_m1PosX:m1posx"
Info (12128): Elaborating entity "final_project_soc_m1PosY" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_m1PosY:m1posy"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_test_bench" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_test_bench:the_final_project_soc_nios2_qsys_0_cpu_test_bench"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_register_bank_a_module" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_a_module:final_project_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_register_bank_b_module" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_register_bank_b_module:final_project_soc_nios2_qsys_0_cpu_register_bank_b"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_break" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_break:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_break"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_dtrace|final_project_soc_nios2_qsys_0_cpu_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo|final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_oci_im" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_oci_im:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci_im"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_nios2_ocimem" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_nios2_ocimem:the_final_project_soc_nios2_qsys_0_cpu_nios2_ocimem|final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_debug_slave_tck" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_tck:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_tck"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_cpu:cpu|final_project_soc_nios2_qsys_0_cpu_nios2_oci:the_final_project_soc_nios2_qsys_0_cpu_nios2_oci|final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "final_project_soc_onchip_memory2_0" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "final_project_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fod1.tdf
    Info (12023): Found entity 1: altsyncram_fod1
Info (12128): Elaborating entity "altsyncram_fod1" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated"
Info (12128): Elaborating entity "final_project_soc_p1HP" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_p1HP:p1hp"
Info (12128): Elaborating entity "final_project_soc_press" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_press:press"
Info (12128): Elaborating entity "final_project_soc_sdram" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram"
Info (12128): Elaborating entity "final_project_soc_sdram_input_efifo_module" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module"
Info (12128): Elaborating entity "final_project_soc_sdram_pll" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll"
Info (12128): Elaborating entity "final_project_soc_sdram_pll_stdsync_sv6" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "final_project_soc_sdram_pll_dffpipe_l2c" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "final_project_soc_sdram_pll_altpll_lqa2" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1"
Info (12128): Elaborating entity "final_project_soc_stage" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_stage:stage"
Info (12128): Elaborating entity "final_project_soc_sysid_qsys_0" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_default_decode" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_001" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_002" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_003" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_003:router_003|final_project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_demux" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_mux" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_demux" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_mux" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "final_project_soc_irq_mapper" for hierarchy "final_project_soc:NiosII_Processor|final_project_soc_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:NiosII_Processor|altera_reset_controller:rst_controller_002"
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_control"
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:ps2Keyboard"
Info (12128): Elaborating entity "Dreg" for hierarchy "keyboard:ps2Keyboard|Dreg:Dreg_instance1"
Info (12128): Elaborating entity "reg_11" for hierarchy "keyboard:ps2Keyboard|reg_11:reg_B"
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance"
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(127): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(126): truncated value with size 20 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(129): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(131): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "font_rom" for hierarchy "color_mapper:color_instance|font_rom:SfontDraw"
Info (12128): Elaborating entity "frameRAM" for hierarchy "color_mapper:color_instance|frameRAM:playerRight"
Warning (10030): Net "mem.data_a" at ram.sv(18) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at ram.sv(18) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at ram.sv(18) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "palette_toad" for hierarchy "color_mapper:color_instance|palette_toad:toad1"
Info (12128): Elaborating entity "palette_rocket" for hierarchy "color_mapper:color_instance|palette_rocket:r"
Info (12128): Elaborating entity "palette_player_attack" for hierarchy "color_mapper:color_instance|palette_player_attack:attack"
Info (12128): Elaborating entity "palette_player" for hierarchy "color_mapper:color_instance|palette_player:p1R"
Info (12128): Elaborating entity "palette_hp" for hierarchy "color_mapper:color_instance|palette_hp:h7"
Info (12128): Elaborating entity "palette_mc" for hierarchy "color_mapper:color_instance|palette_mc:mcpalette"
Info (12128): Elaborating entity "palette_tank" for hierarchy "color_mapper:color_instance|palette_tank:stankpalette"
Info (12128): Elaborating entity "tristate" for hierarchy "tristate:tr0"
Info (12128): Elaborating entity "SRAM_controller" for hierarchy "SRAM_controller:SRAM0"
Info (12128): Elaborating entity "palette_background" for hierarchy "palette_background:palette_b"
Info (12128): Elaborating entity "palette_cover" for hierarchy "palette_cover:palette_c"
Info (12128): Elaborating entity "palette_go" for hierarchy "palette_go:palette_g"
Info (12128): Elaborating entity "hp" for hierarchy "hp:player_p"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.05.02.12:01:03 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "final_project_soc:NiosII_Processor|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 16 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:mc|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:hp1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:hp2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:hp3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:hp4|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:hp5|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:hp6|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:hp7|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:rocket|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:monster2Left|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:monster1Left|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:ptank|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:stank|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:attackRight|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:playerRight|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:color_instance|frameRAM:playerLeft|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 35032
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_frameRAM_6483c2f6.hdl.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SRAM_controller:SRAM0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:color_instance|Mult1"
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|frameRAM:mc|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "35032"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_frameRAM_6483c2f6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3o71.tdf
    Info (12023): Found entity 1: altsyncram_3o71
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h8a.tdf
    Info (12023): Found entity 1: decode_h8a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info (12023): Found entity 1: mux_4nb
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info (12023): Found entity 1: add_sub_qgh
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12131): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "SRAM_controller:SRAM0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "SRAM_controller:SRAM0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf
    Info (12023): Found entity 1: mult_fgt
Info (12130): Elaborated megafunction instantiation "color_mapper:color_instance|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "color_mapper:color_instance|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Warning (12241): 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 6 buffer(s)
    Info (13019): Ignored 6 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SRAM_Data[0]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[1]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[2]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[3]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[4]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[5]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[6]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[7]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[8]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[9]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[10]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[11]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[12]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[13]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[14]" has no driver
    Warning (13040): bidirectional pin "SRAM_Data[15]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "SRAM_CE" is stuck at GND
    Warning (13410): Pin "SRAM_UB" is stuck at GND
    Warning (13410): Pin "SRAM_LB" is stuck at GND
    Warning (13410): Pin "SRAM_OE" is stuck at GND
    Warning (13410): Pin "SRAM_WE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 256 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file U:/documents/Final_Project/output_files/final_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 16680 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 94 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 16058 logic cells
    Info (21064): Implemented 464 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 976 megabytes
    Info: Processing ended: Tue May 02 12:04:12 2017
    Info: Elapsed time: 00:04:28
    Info: Total CPU time (on all processors): 00:03:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/documents/Final_Project/output_files/final_project.map.smsg.


