# Pollard-s-p-1-algorithm
This project is the final digital design project for ELEC 245. It is an FPGA implementation of Pollard's p-1 prime factorization algorithm. 

# References
[An efficient FPGA-based implementation of Pollard's (p 1) factorization algorithm](http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4439287).


# License: MIT License
