
---------- Begin Simulation Statistics ----------
final_tick                               270775736546000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27253                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805012                       # Number of bytes of host memory used
host_op_rate                                    45512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   366.93                       # Real time elapsed on the host
host_tick_rate                               23046625                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008456                       # Number of seconds simulated
sim_ticks                                  8456492250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            18574                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               18574                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2398                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157619                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        319902                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1224706                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60466                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1256267                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       945078                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1224706                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       279628                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1324608                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           34193                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12446                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6138224                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4079702                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60511                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1357843                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2142999                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16581075                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.007150                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.364262                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13068270     78.81%     78.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       968499      5.84%     84.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       121071      0.73%     85.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       187873      1.13%     86.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       495991      2.99%     89.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261496      1.58%     91.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        69044      0.42%     91.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        50988      0.31%     91.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1357843      8.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16581075                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.691296                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.691296                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13054749                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19576591                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1009834                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1881772                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60696                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        877324                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3001861                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10889                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              286682                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   602                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1324608                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1492635                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15282740                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12381287                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1515                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121392                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078319                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1539383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       979271                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.732059                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16884376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.228682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.637651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13351891     79.08%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311693      1.85%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           189239      1.12%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216428      1.28%     83.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           331895      1.97%     85.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           276228      1.64%     86.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           428492      2.54%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101682      0.60%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1676828      9.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16884376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16013592                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9297328                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67482                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1086129                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.068849                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3313417                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             286672                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7126770                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3058471                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       320641                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18840514                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3026745                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       115220                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18077399                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          76330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        518228                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60696                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        640280                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        19422                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        33473                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          256                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       407359                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        62119                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          198                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47850                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23591447                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17858289                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590124                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13921886                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.055894                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17883287                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15318645                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7156648                       # number of integer regfile writes
system.switch_cpus.ipc                       0.591263                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.591263                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35368      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7969839     43.81%     44.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           29      0.00%     44.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     44.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898696      4.94%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536942      8.45%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41305      0.23%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394910      7.67%     65.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20125      0.11%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498875      8.24%     73.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436050      7.89%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1065647      5.86%     87.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       226579      1.25%     88.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2004064     11.02%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64096      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18192626                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9735177                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19293245                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9410315                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10125530                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              306719                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016860                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          102484     33.41%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          50396     16.43%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        65074     21.22%     71.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        18050      5.88%     76.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1606      0.52%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20895      6.81%     84.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4118      1.34%     85.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        44031     14.36%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           65      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8728800                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34314986                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8447974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10855930                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18840508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18192626                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2140750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        31891                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3242115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16884376                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.077483                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.925007                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11316833     67.03%     67.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1403980      8.32%     75.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1042270      6.17%     81.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       878822      5.20%     86.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       762484      4.52%     91.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       532257      3.15%     94.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       453903      2.69%     97.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       317615      1.88%     98.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       176212      1.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16884376                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.075662                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1492860                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   261                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        41790                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16272                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3058471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       320641                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5573867                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16912964                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10453106                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1517577                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1365181                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         421813                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        127340                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46818991                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19291665                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22242805                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2352013                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         463251                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60696                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2653379                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3115702                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16835976                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     16927063                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4538138                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34065859                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37989277                       # The number of ROB writes
system.switch_cpus.timesIdled                     370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        91539                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368368                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          91539                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             155989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15611                       # Transaction distribution
system.membus.trans_dist::CleanEvict           142008                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6294                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        155989                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       482185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       482185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 482185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11385216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11385216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11385216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            162283                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  162283    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              162283                       # Request fanout histogram
system.membus.reqLayer2.occupancy           414236722                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          861545705                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8456492250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172499                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        44263                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          174                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          306073                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            27860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           464                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172035                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13633856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13674688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          194843                       # Total snoops (count)
system.tol2bus.snoopTraffic                    999104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           379684                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.241093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.427747                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 288145     75.89%     75.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  91539     24.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             379684                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          213007500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276561000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            693499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           17                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        38747                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38764                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           17                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        38747                       # number of overall hits
system.l2.overall_hits::total                   38764                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          445                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       145627                       # number of demand (read+write) misses
system.l2.demand_misses::total                 146077                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          445                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       145627                       # number of overall misses
system.l2.overall_misses::total                146077                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     39457500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12035145500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12074603000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     39457500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12035145500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12074603000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184841                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184841                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.963203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.789846                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790285                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.963203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.789846                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790285                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88668.539326                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82643.640946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82659.166056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88668.539326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82643.640946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82659.166056                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2160                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               15611                       # number of writebacks
system.l2.writebacks::total                     15611                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       145626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            146071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        16215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       145626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           162286                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     35007500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10578837000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10613844500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1108191836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     35007500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10578837000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11722036336                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.963203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.789840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.963203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.789840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.877976                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78668.539326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72643.875407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72662.229327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68343.622325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78668.539326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72643.875407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72230.730537                       # average overall mshr miss latency
system.l2.replacements                         166983                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28652                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          174                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              174                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          174                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          174                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        82168                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         82168                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        16215                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          16215                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1108191836                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1108191836                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68343.622325                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68343.622325                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         6048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6048                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         6293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6294                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    530604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     530604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.509926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.509966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84316.542190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84303.145853                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    467674000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    467674000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.509926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.509885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74316.542190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74316.542190                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     39457500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39457500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.963203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.963362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88668.539326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88271.812081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     35007500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35007500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.963203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.959052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78668.539326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78668.539326                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        32699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       139334                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          139336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11504541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11504541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.809926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.809928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82568.084602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82566.899437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       139333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       139333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10111163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10111163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.809920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.809911                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72568.329111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72568.329111                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4039.858263                       # Cycle average of tags in use
system.l2.tags.total_refs                      291246                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    166983                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.744166                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     148.182959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.041903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.170727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1063.066231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.555349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2824.841094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.036177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.259538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.689658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986294                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1448                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2648                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1718                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.353516                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1644551                       # Number of tag accesses
system.l2.tags.data_accesses                  1644551                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1037248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        28480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9320064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10386112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        28480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       999104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          999104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        16207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       145626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15611                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             22704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    122657004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3367827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1102119381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1228182051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3367827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3382963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118146386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118146386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118146386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            22704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    122657004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3367827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1102119381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1346328438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     16207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    145418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443394250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          956                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          956                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              328631                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14662                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162278                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15611                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162278                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15611                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              651                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2149057239                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  810350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5187869739                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13260.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32010.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   129039                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162278                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15611                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.751873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.885793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.849220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14915     38.93%     38.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8534     22.27%     61.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4343     11.33%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2502      6.53%     79.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1660      4.33%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          934      2.44%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          818      2.13%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      1.58%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4003     10.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38315                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.524059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.117998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    259.278553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           803     84.00%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           85      8.89%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           41      4.29%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           19      1.99%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.52%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.21%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           956                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.310669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.290665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.844279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              829     86.72%     86.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.05%     87.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               77      8.05%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      3.03%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.94%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           956                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10372480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  997952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10385792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               999104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1226.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1228.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8456410500                       # Total gap between requests
system.mem_ctrls.avgGap                      47537.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1037248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        28480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9306752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       997952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 122657003.558419868350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3367826.654130736366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1100545205.371648073196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118010159.590697914362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        16207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       145626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15611                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    599934935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16662000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4571272804                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 200721133040                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     37017.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37442.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31390.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12857672.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            121451400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             64552950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           537456360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           35579520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     667499040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3684077010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        144646560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5255262840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.447130                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    343269002                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7830852998                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            152146260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             80852475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           619723440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45815940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     667499040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3671957670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        155089920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5393084745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.744893                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    368175004                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7805946996                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8456482000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1492004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1492011                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1492004                       # number of overall hits
system.cpu.icache.overall_hits::total         1492011                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          631                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            633                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          631                       # number of overall misses
system.cpu.icache.overall_misses::total           633                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     50676000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50676000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     50676000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50676000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1492635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1492644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1492635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1492644                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000423                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000424                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000423                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000424                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80310.618067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80056.872038                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80310.618067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80056.872038                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          239                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   119.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          174                       # number of writebacks
system.cpu.icache.writebacks::total               174                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          169                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40338500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40338500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40338500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40338500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000310                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000310                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000310                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000310                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87312.770563                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87312.770563                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87312.770563                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87312.770563                       # average overall mshr miss latency
system.cpu.icache.replacements                    174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1492004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1492011                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          631                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           633                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     50676000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50676000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1492635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1492644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80310.618067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80056.872038                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40338500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40338500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87312.770563                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87312.770563                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008123                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              409672                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2354.436782                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.566406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2985752                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2985752                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2464690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2464693                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2464690                       # number of overall hits
system.cpu.dcache.overall_hits::total         2464693                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       754968                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         754971                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       754968                       # number of overall misses
system.cpu.dcache.overall_misses::total        754971                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  47642444412                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47642444412                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  47642444412                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47642444412                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3219658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3219664                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3219658                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3219664                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.234487                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234488                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.234487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234488                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63105.250040                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63104.999281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63105.250040                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63104.999281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       776821                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20611                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.689632                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28652                       # number of writebacks
system.cpu.dcache.writebacks::total             28652                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       570592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       570592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       570592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       570592                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184376                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12734622915                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12734622915                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12734622915                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12734622915                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057266                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057266                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057266                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69068.766624                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69068.766624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69068.766624                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69068.766624                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183353                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2218539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2218542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       742595                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        742597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  47015741500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47015741500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2961134                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2961139                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.250781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63312.763350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63312.592833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       570559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       570559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12121614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12121614500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058098                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70459.755516                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70459.755516                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246151                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12374                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    626702912                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    626702912                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50650.845551                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50646.752222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    613008415                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    613008415                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49676.532820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49676.532820                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270775736546000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.031862                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2569828                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.015740                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.031859                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6623705                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6623705                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270801327098000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53887                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815348                       # Number of bytes of host memory used
host_op_rate                                    90261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   742.29                       # Real time elapsed on the host
host_tick_rate                               34474928                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025591                       # Number of seconds simulated
sim_ticks                                 25590552000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued            50659                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               50659                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  6197                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       486824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        973834                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3805510                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       196721                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3892629                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2922758                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3805510                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       882752                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4121743                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          113195                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        46911                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18578700                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12702869                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       196758                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4142858                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7209521                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     50044514                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.005113                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.371250                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     39584094     79.10%     79.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2774267      5.54%     84.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       442270      0.88%     85.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       626540      1.25%     86.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1344413      2.69%     89.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       718775      1.44%     90.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       231486      0.46%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       179811      0.36%     91.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4142858      8.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50044514                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.706037                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.706037                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      39011507                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59965543                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3305809                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6062586                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         200206                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2480911                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9209902                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35298                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1179593                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1906                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4121743                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4802730                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45883285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         42724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37774651                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          292                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          400412                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.080533                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4977161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3035953                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.738059                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     51061019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.247685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.648406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         40226438     78.78%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           868050      1.70%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           612832      1.20%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           678712      1.33%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           992821      1.94%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           960911      1.88%     86.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1325713      2.60%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           316244      0.62%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5079298      9.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     51061019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46276413                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27188595                       # number of floating regfile writes
system.switch_cpus.idleCycles                  120085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       218874                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3316585                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.077570                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10541457                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1179534                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21423682                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9404178                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          177                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        26054                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1296630                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57562563                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9361923                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       367491                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55151209                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         222182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1449147                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         200206                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1803076                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        68965                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       112140                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          740                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          736                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          187                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1356238                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       305600                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          736                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        65084                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70380855                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54375578                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594950                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41873078                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.062415                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54486287                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48448902                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22587465                       # number of integer regfile writes
system.switch_cpus.ipc                       0.586154                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.586154                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       142338      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24819876     44.71%     44.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          224      0.00%     44.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           360      0.00%     44.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2829989      5.10%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4384664      7.90%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127965      0.23%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085770      7.36%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52376      0.09%     65.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234260      7.63%     73.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8475      0.02%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148907      7.47%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3462747      6.24%     87.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       841203      1.52%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6027259     10.86%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351113      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55518700                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28729628                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56875016                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27690888                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30006165                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              993723                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017899                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          298036     29.99%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         161287     16.23%     46.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       210888     21.22%     67.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     67.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     67.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        59659      6.00%     73.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     73.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     73.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         5184      0.52%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     74.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          80478      8.10%     82.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         23110      2.33%     84.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       149779     15.07%     99.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3381      0.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27640457                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    106331138                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26684690                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     34819250                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57562053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55518700                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7262144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       114012                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10229517                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     51061019                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.087301                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.943864                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34220928     67.02%     67.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4239679      8.30%     75.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3091073      6.05%     81.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2626071      5.14%     86.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2300191      4.50%     91.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1651021      3.23%     94.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1370557      2.68%     96.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       952541      1.87%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       608958      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     51061019                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.084750                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4802775                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    69                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       153292                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        63213                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9404178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1296630                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17520032                       # number of misc regfile reads
system.switch_cpus.numCycles                 51181104                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31578638                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4249148                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4331096                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1373389                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        371492                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     142666902                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59014271                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68007940                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7361857                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1240316                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         200206                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7588492                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10390201                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48690534                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53608349                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          730                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           79                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12963941                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           79                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            103375448                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116037908                       # The number of ROB writes
system.switch_cpus.timesIdled                    1854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       278022                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145155                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         278023                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25590552000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             470343                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46180                       # Transaction distribution
system.membus.trans_dist::CleanEvict           440643                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16668                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16668                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        470343                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1460845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1460845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1460845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34124224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34124224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34124224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            487011                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  487011    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              487011                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1257744153                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2589436367                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25590552000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25590552000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  25590552000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25590552000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       137598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2835                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          946530                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            75916                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34019                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34018                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3005                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535639                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1708972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1717817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       373760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     42308800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               42682560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          590387                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2955520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1163050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.239048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.426504                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 885026     76.10%     76.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 278023     23.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1163050                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          666830500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854485500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4509496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25590552000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1303                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       128335                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129638                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1303                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       128335                       # number of overall hits
system.l2.overall_hits::total                  129638                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1702                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       441323                       # number of demand (read+write) misses
system.l2.demand_misses::total                 443025                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1702                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       441323                       # number of overall misses
system.l2.overall_misses::total                443025                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    148052500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  36723551500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36871604000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    148052500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  36723551500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36871604000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3005                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572663                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3005                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572663                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.566389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.774716                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773623                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.566389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.774716                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773623                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86987.367803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83212.412451                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83226.914960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86987.367803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83212.412451                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83226.914960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      6643                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               46180                       # number of writebacks
system.l2.writebacks::total                     46180                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1702                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       441313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            443015                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        44019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1702                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       441313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           487034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    131032500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  32309778000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32440810500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3059593767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    131032500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  32309778000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35500404267                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.566389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.774698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773605                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.566389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.774698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.850472                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76987.367803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73212.839866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73227.341061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69506.207933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76987.367803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73212.839866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72891.018424                       # average overall mshr miss latency
system.l2.replacements                         514471                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        91418                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            91418                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        91418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        91418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2835                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2835                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2835                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2835                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       250352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        250352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        44019                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          44019                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3059593767                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3059593767                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69506.207933                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69506.207933                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        17351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17351                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        16668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16668                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1435308500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1435308500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.489961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.489961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86111.621070                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86111.621070                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        16668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1268628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1268628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.489961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.489961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76111.621070                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76111.621070                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    148052500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148052500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3005                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3005                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.566389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.566389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86987.367803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86987.367803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1702                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    131032500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131032500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.566389                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.566389                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76987.367803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76987.367803                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       110984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            110984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       424655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          424655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35288243000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35288243000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.792801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.792801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83098.616524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83098.616524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       424645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       424645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31041149500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31041149500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.792782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.792782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73099.058037                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73099.058037                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  25590552000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25590552000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      949948                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518567                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.831871                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     157.821848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1038.354259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.023574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2893.800320                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.038531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.253504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.706494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1356                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2740                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          837                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.331055                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.668945                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5095087                       # Number of tag accesses
system.l2.tags.data_accesses                  5095087                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25590552000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher      2815744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       108928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     28244032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31168704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       108928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        108928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2955520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2955520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher        43996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       441313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              487011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46180                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher    110030608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      4256571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1103689831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1217977010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4256571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4256571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115492624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115492624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115492624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    110030608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4256571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1103689831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1333469634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     43994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    440706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000664099500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2838                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2838                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              983399                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43415                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      487011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46180                       # Number of write requests accepted
system.mem_ctrls.readBursts                    487011                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46180                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    609                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1989                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6712655795                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2432010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15832693295                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13800.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32550.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380718                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29404                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                487011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46180                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  254767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   45385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.331063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.764407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.042981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        49119     40.11%     40.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27631     22.56%     62.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14330     11.70%     74.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8316      6.79%     81.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5393      4.40%     85.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3062      2.50%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2340      1.91%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1651      1.35%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10612      8.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     171.380550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.834208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.167537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            978     34.46%     34.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          833     29.35%     63.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          412     14.52%     78.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          166      5.85%     84.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           77      2.71%     86.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           48      1.69%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           46      1.62%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           37      1.30%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           28      0.99%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           33      1.16%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           30      1.06%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           31      1.09%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           35      1.23%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           16      0.56%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           14      0.49%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           16      0.56%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            8      0.28%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            7      0.25%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.21%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.14%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            3      0.11%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            5      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2838                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.254203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2489     87.70%     87.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      1.37%     89.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              227      8.00%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               61      2.15%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.63%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2838                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31129728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2955328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31168704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2955520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1216.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1217.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25590477000                       # Total gap between requests
system.mem_ctrls.avgGap                      47994.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2815616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       108928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     28205184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2955328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 110025606.325334444642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4256570.940712806769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1102171770.268965005875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115485121.227553054690                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        43996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       441313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1678393344                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     60911750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14093388201                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 624170344766                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     38148.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35788.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31935.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13516031.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            396848340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            210914715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1627420200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          108904860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2019707040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11201214210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        394170720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15959180085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.635633                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    925114515                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    854360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23811077485                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            477494640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            253798215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1845490080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          132139080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2019707040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11109344460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        471534720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16309508235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.325378                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1122099262                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    854360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23614092738                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34047034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6291101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6291108                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6291101                       # number of overall hits
system.cpu.icache.overall_hits::total         6291108                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4266                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4264                       # number of overall misses
system.cpu.icache.overall_misses::total          4266                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    253838500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    253838500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    253838500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    253838500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6295365                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6295374                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6295365                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6295374                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000678                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000678                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59530.605066                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59502.695734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59530.605066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59502.695734                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1047                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.538462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3009                       # number of writebacks
system.cpu.icache.writebacks::total              3009                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          797                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          797                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          797                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          797                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3467                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3467                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3467                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3467                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    206688500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    206688500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    206688500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    206688500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000551                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000551                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000551                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000551                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 59615.950389                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59615.950389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 59615.950389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59615.950389                       # average overall mshr miss latency
system.cpu.icache.replacements                   3009                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6291101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6291108                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4266                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    253838500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    253838500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6295365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6295374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59530.605066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59502.695734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          797                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          797                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    206688500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    206688500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 59615.950389                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59615.950389                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.046497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6294577                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3469                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1814.522052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000103                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046393                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12594217                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12594217                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10252328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10252331                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10268423                       # number of overall hits
system.cpu.dcache.overall_hits::total        10268426                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3012463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3012466                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3012804                       # number of overall misses
system.cpu.dcache.overall_misses::total       3012807                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 192127857379                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 192127857379                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 192127857379                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 192127857379                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13264791                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13264797                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13281227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13281233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.227102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.227102                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.226847                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.226847                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63777.665445                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63777.601931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63770.446859                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63770.383360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3358609                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             93765                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.819432                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       120070                       # number of writebacks
system.cpu.dcache.writebacks::total            120070                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2258593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2258593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2258593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2258593                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       753870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       753870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754032                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754032                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  51714786883                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51714786883                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  51722514883                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51722514883                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056832                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056774                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056774                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68599.077935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68599.077935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68594.588669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68594.588669                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753010                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9049254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9049257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2965944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2965946                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 189791417000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 189791417000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12015198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12015203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.246849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.246849                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63990.222674                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63990.179525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2258427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2258427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  49432042000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49432042000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69866.931819                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69866.931819                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46519                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2336440379                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2336440379                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50225.507406                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50224.427752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          166                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2282744883                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2282744883                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49246.971782                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49246.971782                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16095                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16095                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          341                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          341                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16436                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16436                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.020747                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020747                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          162                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          162                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      7728000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7728000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009856                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009856                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 47703.703704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47703.703704                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270801327098000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.128626                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11022460                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754034                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.617988                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.128624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27316500                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27316500                       # Number of data accesses

---------- End Simulation Statistics   ----------
