Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : saturating_add_mini
Version: T-2022.03-SP2
Date   : Mon May 12 15:09:25 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.42
  Critical Path Slack:          -0.36
  Critical Path Clk Period:      0.10
  Total Negative Slack:         -2.86
  No. of Violating Paths:        8.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.08
  Critical Path Slack:           0.02
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                126
  Buf/Inv Cell Count:              31
  Buf Cell Count:                   2
  Inv Cell Count:                  29
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       118
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      104.803999
  Noncombinational Area:    36.175999
  Buf/Inv Area:             17.024000
  Total Buffer Area:             1.60
  Total Inverter Area:          15.43
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               140.979998
  Design Area:             140.979998


  Design Rules
  -----------------------------------
  Total Number of Nets:           143
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.44
  Mapping Optimization:                0.40
  -----------------------------------------
  Overall Compile Time:                1.28
  Overall Compile Wall Clock Time:     1.48

  --------------------------------------------------------------------

  Design  WNS: 0.36  TNS: 2.86  Number of Violating Paths: 8


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
