
led.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e59fd028 	ldr	sp, [pc, #40]	; 80100030 <clean+0x14>
80100004:	eb000001 	bl	80100010 <clean_bss>
80100008:	fa000080 	blx	80100210 <main>

8010000c <halt>:
8010000c:	eafffffe 	b	8010000c <halt>

80100010 <clean_bss>:
80100010:	e59f101c 	ldr	r1, [pc, #28]	; 80100034 <clean+0x18>
80100014:	e59f201c 	ldr	r2, [pc, #28]	; 80100038 <clean+0x1c>
80100018:	e3a03000 	mov	r3, #0

8010001c <clean>:
8010001c:	e5813000 	str	r3, [r1]
80100020:	e2811004 	add	r1, r1, #4
80100024:	e1510002 	cmp	r1, r2
80100028:	1afffffb 	bne	8010001c <clean>
8010002c:	e1a0f00e 	mov	pc, lr
80100030:	80100000 	andshi	r0, r0, r0
80100034:	8010026c 	andshi	r0, r0, ip, ror #4
80100038:	8010028c 	andshi	r0, r0, ip, lsl #5

8010003c <key_init>:
8010003c:	b480      	push	{r7}
8010003e:	b083      	sub	sp, #12
80100040:	af00      	add	r7, sp, #0
80100042:	f240 226c 	movw	r2, #620	; 0x26c
80100046:	f2c8 0210 	movt	r2, #32784	; 0x8010
8010004a:	f244 0374 	movw	r3, #16500	; 0x4074
8010004e:	f2c0 230c 	movt	r3, #524	; 0x20c
80100052:	6013      	str	r3, [r2, #0]
80100054:	f240 2270 	movw	r2, #624	; 0x270
80100058:	f2c8 0210 	movt	r2, #32784	; 0x8010
8010005c:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
80100060:	f2c0 230e 	movt	r3, #526	; 0x20e
80100064:	6013      	str	r3, [r2, #0]
80100066:	f240 2274 	movw	r2, #628	; 0x274
8010006a:	f2c8 0210 	movt	r2, #32784	; 0x8010
8010006e:	f248 0304 	movw	r3, #32772	; 0x8004
80100072:	f2c0 230a 	movt	r3, #522	; 0x20a
80100076:	6013      	str	r3, [r2, #0]
80100078:	f240 236c 	movw	r3, #620	; 0x26c
8010007c:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100080:	681a      	ldr	r2, [r3, #0]
80100082:	f240 236c 	movw	r3, #620	; 0x26c
80100086:	f2c8 0310 	movt	r3, #32784	; 0x8010
8010008a:	681b      	ldr	r3, [r3, #0]
8010008c:	681b      	ldr	r3, [r3, #0]
8010008e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
80100092:	6013      	str	r3, [r2, #0]
80100094:	f240 2370 	movw	r3, #624	; 0x270
80100098:	f2c8 0310 	movt	r3, #32784	; 0x8010
8010009c:	681b      	ldr	r3, [r3, #0]
8010009e:	681b      	ldr	r3, [r3, #0]
801000a0:	607b      	str	r3, [r7, #4]
801000a2:	687b      	ldr	r3, [r7, #4]
801000a4:	f023 030f 	bic.w	r3, r3, #15
801000a8:	607b      	str	r3, [r7, #4]
801000aa:	687b      	ldr	r3, [r7, #4]
801000ac:	f043 0305 	orr.w	r3, r3, #5
801000b0:	607b      	str	r3, [r7, #4]
801000b2:	f240 2370 	movw	r3, #624	; 0x270
801000b6:	f2c8 0310 	movt	r3, #32784	; 0x8010
801000ba:	681b      	ldr	r3, [r3, #0]
801000bc:	687a      	ldr	r2, [r7, #4]
801000be:	601a      	str	r2, [r3, #0]
801000c0:	f240 2374 	movw	r3, #628	; 0x274
801000c4:	f2c8 0310 	movt	r3, #32784	; 0x8010
801000c8:	681a      	ldr	r2, [r3, #0]
801000ca:	f240 2374 	movw	r3, #628	; 0x274
801000ce:	f2c8 0310 	movt	r3, #32784	; 0x8010
801000d2:	681b      	ldr	r3, [r3, #0]
801000d4:	681b      	ldr	r3, [r3, #0]
801000d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
801000da:	6013      	str	r3, [r2, #0]
801000dc:	bf00      	nop
801000de:	370c      	adds	r7, #12
801000e0:	46bd      	mov	sp, r7
801000e2:	f85d 7b04 	ldr.w	r7, [sp], #4
801000e6:	4770      	bx	lr

801000e8 <led_init>:
801000e8:	b480      	push	{r7}
801000ea:	b083      	sub	sp, #12
801000ec:	af00      	add	r7, sp, #0
801000ee:	f240 2278 	movw	r2, #632	; 0x278
801000f2:	f2c8 0210 	movt	r2, #32784	; 0x8010
801000f6:	f244 036c 	movw	r3, #16492	; 0x406c
801000fa:	f2c0 230c 	movt	r3, #524	; 0x20c
801000fe:	6013      	str	r3, [r2, #0]
80100100:	f240 227c 	movw	r2, #636	; 0x27c
80100104:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100108:	2314      	movs	r3, #20
8010010a:	f2c0 2329 	movt	r3, #553	; 0x229
8010010e:	6013      	str	r3, [r2, #0]
80100110:	f240 2280 	movw	r2, #640	; 0x280
80100114:	f2c8 0210 	movt	r2, #32784	; 0x8010
80100118:	f24c 0304 	movw	r3, #49156	; 0xc004
8010011c:	f2c0 230a 	movt	r3, #522	; 0x20a
80100120:	6013      	str	r3, [r2, #0]
80100122:	f240 2284 	movw	r2, #644	; 0x284
80100126:	f2c8 0210 	movt	r2, #32784	; 0x8010
8010012a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
8010012e:	f2c0 230a 	movt	r3, #522	; 0x20a
80100132:	6013      	str	r3, [r2, #0]
80100134:	f240 2378 	movw	r3, #632	; 0x278
80100138:	f2c8 0310 	movt	r3, #32784	; 0x8010
8010013c:	681a      	ldr	r2, [r3, #0]
8010013e:	f240 2378 	movw	r3, #632	; 0x278
80100142:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100146:	681b      	ldr	r3, [r3, #0]
80100148:	681b      	ldr	r3, [r3, #0]
8010014a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
8010014e:	6013      	str	r3, [r2, #0]
80100150:	f240 237c 	movw	r3, #636	; 0x27c
80100154:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100158:	681b      	ldr	r3, [r3, #0]
8010015a:	681b      	ldr	r3, [r3, #0]
8010015c:	607b      	str	r3, [r7, #4]
8010015e:	687b      	ldr	r3, [r7, #4]
80100160:	f043 0305 	orr.w	r3, r3, #5
80100164:	607b      	str	r3, [r7, #4]
80100166:	f240 237c 	movw	r3, #636	; 0x27c
8010016a:	f2c8 0310 	movt	r3, #32784	; 0x8010
8010016e:	681b      	ldr	r3, [r3, #0]
80100170:	687a      	ldr	r2, [r7, #4]
80100172:	601a      	str	r2, [r3, #0]
80100174:	f240 2380 	movw	r3, #640	; 0x280
80100178:	f2c8 0310 	movt	r3, #32784	; 0x8010
8010017c:	681a      	ldr	r2, [r3, #0]
8010017e:	f240 2380 	movw	r3, #640	; 0x280
80100182:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100186:	681b      	ldr	r3, [r3, #0]
80100188:	681b      	ldr	r3, [r3, #0]
8010018a:	f043 0308 	orr.w	r3, r3, #8
8010018e:	6013      	str	r3, [r2, #0]
80100190:	bf00      	nop
80100192:	370c      	adds	r7, #12
80100194:	46bd      	mov	sp, r7
80100196:	f85d 7b04 	ldr.w	r7, [sp], #4
8010019a:	4770      	bx	lr

8010019c <led_ctl>:
8010019c:	b480      	push	{r7}
8010019e:	b083      	sub	sp, #12
801001a0:	af00      	add	r7, sp, #0
801001a2:	6078      	str	r0, [r7, #4]
801001a4:	687b      	ldr	r3, [r7, #4]
801001a6:	2b00      	cmp	r3, #0
801001a8:	d00e      	beq.n	801001c8 <led_ctl+0x2c>
801001aa:	f240 2384 	movw	r3, #644	; 0x284
801001ae:	f2c8 0310 	movt	r3, #32784	; 0x8010
801001b2:	681a      	ldr	r2, [r3, #0]
801001b4:	f240 2384 	movw	r3, #644	; 0x284
801001b8:	f2c8 0310 	movt	r3, #32784	; 0x8010
801001bc:	681b      	ldr	r3, [r3, #0]
801001be:	681b      	ldr	r3, [r3, #0]
801001c0:	f023 0308 	bic.w	r3, r3, #8
801001c4:	6013      	str	r3, [r2, #0]
801001c6:	e00d      	b.n	801001e4 <led_ctl+0x48>
801001c8:	f240 2384 	movw	r3, #644	; 0x284
801001cc:	f2c8 0310 	movt	r3, #32784	; 0x8010
801001d0:	681a      	ldr	r2, [r3, #0]
801001d2:	f240 2384 	movw	r3, #644	; 0x284
801001d6:	f2c8 0310 	movt	r3, #32784	; 0x8010
801001da:	681b      	ldr	r3, [r3, #0]
801001dc:	681b      	ldr	r3, [r3, #0]
801001de:	f043 0308 	orr.w	r3, r3, #8
801001e2:	6013      	str	r3, [r2, #0]
801001e4:	bf00      	nop
801001e6:	370c      	adds	r7, #12
801001e8:	46bd      	mov	sp, r7
801001ea:	f85d 7b04 	ldr.w	r7, [sp], #4
801001ee:	4770      	bx	lr

801001f0 <delay>:
801001f0:	b480      	push	{r7}
801001f2:	b083      	sub	sp, #12
801001f4:	af00      	add	r7, sp, #0
801001f6:	6078      	str	r0, [r7, #4]
801001f8:	bf00      	nop
801001fa:	687b      	ldr	r3, [r7, #4]
801001fc:	1e5a      	subs	r2, r3, #1
801001fe:	607a      	str	r2, [r7, #4]
80100200:	2b00      	cmp	r3, #0
80100202:	d1fa      	bne.n	801001fa <delay+0xa>
80100204:	bf00      	nop
80100206:	370c      	adds	r7, #12
80100208:	46bd      	mov	sp, r7
8010020a:	f85d 7b04 	ldr.w	r7, [sp], #4
8010020e:	4770      	bx	lr

80100210 <main>:
80100210:	b580      	push	{r7, lr}
80100212:	af00      	add	r7, sp, #0
80100214:	f240 2288 	movw	r2, #648	; 0x288
80100218:	f2c8 0210 	movt	r2, #32784	; 0x8010
8010021c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
80100220:	f2c0 230a 	movt	r3, #522	; 0x20a
80100224:	6013      	str	r3, [r2, #0]
80100226:	f7ff ff09 	bl	8010003c <key_init>
8010022a:	f7ff ff5d 	bl	801000e8 <led_init>
8010022e:	f240 2388 	movw	r3, #648	; 0x288
80100232:	f2c8 0310 	movt	r3, #32784	; 0x8010
80100236:	681b      	ldr	r3, [r3, #0]
80100238:	681b      	ldr	r3, [r3, #0]
8010023a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
8010023e:	2b00      	cmp	r3, #0
80100240:	d109      	bne.n	80100256 <main+0x46>
80100242:	2000      	movs	r0, #0
80100244:	f7ff ffaa 	bl	8010019c <led_ctl>
80100248:	f248 60a0 	movw	r0, #34464	; 0x86a0
8010024c:	f2c0 0001 	movt	r0, #1
80100250:	f7ff ffce 	bl	801001f0 <delay>
80100254:	e7eb      	b.n	8010022e <main+0x1e>
80100256:	2001      	movs	r0, #1
80100258:	f7ff ffa0 	bl	8010019c <led_ctl>
8010025c:	f248 60a0 	movw	r0, #34464	; 0x86a0
80100260:	f2c0 0001 	movt	r0, #1
80100264:	f7ff ffc4 	bl	801001f0 <delay>
80100268:	e7e1      	b.n	8010022e <main+0x1e>

Disassembly of section .bss:

8010026c <__bss_start>:
8010026c:	00000000 	andeq	r0, r0, r0

80100270 <SW_MUX_CTL_PAD_NAND_CE1_B_SW_MUX_Control>:
80100270:	00000000 	andeq	r0, r0, r0

80100274 <GPIO4_GDIR>:
80100274:	00000000 	andeq	r0, r0, r0

80100278 <CCM_CCGR1>:
80100278:	00000000 	andeq	r0, r0, r0

8010027c <IOMUXC_SNVS_SW_MUX_CTL_PAD_SNVS_TAMPER3>:
8010027c:	00000000 	andeq	r0, r0, r0

80100280 <GPIO5_GDIR>:
80100280:	00000000 	andeq	r0, r0, r0

80100284 <GPIO5_DR>:
80100284:	00000000 	andeq	r0, r0, r0

80100288 <GPIO4_DR>:
80100288:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x7f02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000043 	andeq	r0, r0, r3, asr #32
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	18801000 	stmne	r0, {ip}
  30:	32313030 	eorscc	r3, r1, #48	; 0x30
  34:	2f302f2f 	svccs	0x00302f2f
  38:	03302f2f 	teqeq	r0, #47, 30	; 0xbc
  3c:	0b032e6c 	bleq	cb9f4 <_start-0x8003460c>
  40:	02022f2e 	andeq	r2, r2, #46, 30	; 0xb8
  44:	3b010100 	blcc	4044c <_start-0x800bfbb4>
  48:	02000000 	andeq	r0, r0, #0
  4c:	00001c00 	andeq	r1, r0, r0, lsl #24
  50:	fb010200 	blx	4085a <_start-0x800bf7a6>
  54:	01000d0e 	tsteq	r0, lr, lsl #26
  58:	00010101 	andeq	r0, r1, r1, lsl #2
  5c:	00010000 	andeq	r0, r1, r0
  60:	6b000100 	blvs	468 <_start-0x800ffb98>
  64:	632e7965 			; <UNDEFINED> instruction: 0x632e7965
  68:	00000000 	andeq	r0, r0, r0
  6c:	02050000 	andeq	r0, r5, #0
  70:	8010003c 	andshi	r0, r0, ip, lsr r0
  74:	91913d19 	orrsls	r3, r1, r9, lsl sp
  78:	de900a03 	vfnmsle.f32	s0, s0, s6
  7c:	7c4b4b75 	mcrrvc	11, 7, r4, fp, cr5
  80:	000602d7 	ldrdeq	r0, [r6], -r7
  84:	00450101 	subeq	r0, r5, r1, lsl #2
  88:	00020000 	andeq	r0, r2, r0
  8c:	0000001c 	andeq	r0, r0, ip, lsl r0
  90:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  94:	0101000d 	tsteq	r1, sp
  98:	00000101 	andeq	r0, r0, r1, lsl #2
  9c:	00000100 	andeq	r0, r0, r0, lsl #2
  a0:	656c0001 	strbvs	r0, [ip, #-1]!
  a4:	00632e64 	rsbeq	r2, r3, r4, ror #28
  a8:	00000000 	andeq	r0, r0, r0
  ac:	e8020500 	stmda	r2, {r8, sl}
  b0:	03801000 	orreq	r1, r0, #0
  b4:	913f010d 	teqls	pc, sp, lsl #2
  b8:	de989183 	cosle<illegal precision>	f1, f3
  bc:	d87c4b76 	ldmdale	ip!, {r1, r2, r4, r5, r6, r8, r9, fp, lr}^
  c0:	4b660e03 	blmi	19838d4 <_start-0x7e77c72c>
  c4:	d60b0343 	strle	r0, [fp], -r3, asr #6
  c8:	0602d81e 			; <UNDEFINED> instruction: 0x0602d81e
  cc:	45010100 	strmi	r0, [r1, #-256]	; 0xffffff00
  d0:	02000000 	andeq	r0, r0, #0
  d4:	00001d00 	andeq	r1, r0, r0, lsl #26
  d8:	fb010200 	blx	408e2 <_start-0x800bf71e>
  dc:	01000d0e 	tsteq	r0, lr, lsl #26
  e0:	00010101 	andeq	r0, r1, r1, lsl #2
  e4:	00010000 	andeq	r0, r1, r0
  e8:	6d000100 	stfvss	f0, [r0, #-0]
  ec:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
  f0:	00000063 	andeq	r0, r0, r3, rrx
  f4:	05000000 	streq	r0, [r0, #-0]
  f8:	1001f002 	andne	pc, r1, r2
  fc:	004b1980 	subeq	r1, fp, r0, lsl #19
 100:	06010402 	streq	r0, [r1], -r2, lsl #8
 104:	6a590620 	bvs	164198c <_start-0x7eabe674>
 108:	322f912f 	eorcc	r9, pc, #-1073741813	; 0xc000000b
 10c:	3d793da1 	ldclcc	13, cr3, [r9, #-644]!	; 0xfffffd7c
 110:	02667603 	rsbeq	r7, r6, #3145728	; 0x300000
 114:	01010001 	tsteq	r1, r1

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000051 	andeq	r0, r0, r1, asr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010003c 	andshi	r0, r0, ip, lsr r0
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff6c <__bss_end+0x7feffce0>
  24:	656a2f65 	strbvs	r2, [sl, #-3941]!	; 0xfffff09b
  28:	696c7568 	stmdbvs	ip!, {r3, r5, r6, r8, sl, ip, sp, lr}^
  2c:	2f676e61 	svccs	0x00676e61
  30:	6b736544 	blvs	1cd9548 <_start-0x7e426ab8>
  34:	2f706f74 	svccs	0x00706f74
  38:	6b656577 	blvs	195961c <_start-0x7e7a69e4>
  3c:	2f386e5f 	svccs	0x00386e5f
  40:	6364656c 	cmnvs	r4, #108, 10	; 0x1b000000
  44:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  48:	20534120 	subscs	r4, r3, r0, lsr #2
  4c:	37322e32 			; <UNDEFINED> instruction: 0x37322e32
  50:	0100302e 	tsteq	r0, lr, lsr #32
  54:	00008780 	andeq	r8, r0, r0, lsl #15
  58:	14000400 	strne	r0, [r0], #-1024	; 0xfffffc00
  5c:	04000000 	streq	r0, [r0], #-0
  60:	00007f01 	andeq	r7, r0, r1, lsl #30
  64:	00000c00 	andeq	r0, r0, r0, lsl #24
  68:	005a0000 	subseq	r0, sl, r0
  6c:	003c0000 	eorseq	r0, ip, r0
  70:	00ac8010 	adceq	r8, ip, r0, lsl r0
  74:	00470000 	subeq	r0, r7, r0
  78:	0f020000 	svceq	0x00020000
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	00003603 	andeq	r3, r0, r3, lsl #12
  84:	6c030500 	cfstr32vs	mvfx0, [r3], {-0}
  88:	03801002 	orreq	r1, r0, #2
  8c:	00004304 	andeq	r4, r0, r4, lsl #6
  90:	07040400 	streq	r0, [r4, -r0, lsl #8]
  94:	00000019 	andeq	r0, r0, r9, lsl r0
  98:	00003c05 	andeq	r3, r0, r5, lsl #24
  9c:	00310200 	eorseq	r0, r1, r0, lsl #4
  a0:	04010000 	streq	r0, [r1], #-0
  a4:	00000036 	andeq	r0, r0, r6, lsr r0
  a8:	02700305 	rsbseq	r0, r0, #335544320	; 0x14000000
  ac:	26028010 			; <UNDEFINED> instruction: 0x26028010
  b0:	01000000 	mrseq	r0, (UNDEF: 0)
  b4:	00003605 	andeq	r3, r0, r5, lsl #12
  b8:	74030500 	strvc	r0, [r3], #-1280	; 0xfffffb00
  bc:	06801002 	streq	r1, [r0], r2
  c0:	00000006 	andeq	r0, r0, r6
  c4:	003c0701 	eorseq	r0, ip, r1, lsl #14
  c8:	00ac8010 	adceq	r8, ip, r0, lsl r0
  cc:	9c010000 	stcls	0, cr0, [r1], {-0}
  d0:	6c617607 	stclvs	6, cr7, [r1], #-28	; 0xffffffe4
  d4:	3c0d0100 	stfccs	f0, [sp], {-0}
  d8:	02000000 	andeq	r0, r0, #0
  dc:	00007491 	muleq	r0, r1, r4
  e0:	000000c2 	andeq	r0, r0, r2, asr #1
  e4:	00790004 	rsbseq	r0, r9, r4
  e8:	01040000 	mrseq	r0, (UNDEF: 4)
  ec:	0000007f 	andeq	r0, r0, pc, ror r0
  f0:	0001080c 	andeq	r0, r1, ip, lsl #16
  f4:	00005a00 	andeq	r5, r0, r0, lsl #20
  f8:	1000e800 	andne	lr, r0, r0, lsl #16
  fc:	00010880 	andeq	r0, r1, r0, lsl #17
 100:	00008600 	andeq	r8, r0, r0, lsl #12
 104:	013f0200 	teqeq	pc, r0, lsl #4
 108:	04010000 	streq	r0, [r1], #-0
 10c:	00000036 	andeq	r0, r0, r6, lsr r0
 110:	02780305 	rsbseq	r0, r8, #335544320	; 0x14000000
 114:	04038010 	streq	r8, [r3], #-16
 118:	00000043 	andeq	r0, r0, r3, asr #32
 11c:	19070404 	stmdbne	r7, {r2, sl}
 120:	05000000 	streq	r0, [r0, #-0]
 124:	0000003c 	andeq	r0, r0, ip, lsr r0
 128:	00011702 	andeq	r1, r1, r2, lsl #14
 12c:	36050100 	strcc	r0, [r5], -r0, lsl #2
 130:	05000000 	streq	r0, [r0, #-0]
 134:	10027c03 	andne	r7, r2, r3, lsl #24
 138:	00f40280 	rscseq	r0, r4, r0, lsl #5
 13c:	06010000 	streq	r0, [r1], -r0
 140:	00000036 	andeq	r0, r0, r6, lsr r0
 144:	02800305 	addeq	r0, r0, #335544320	; 0x14000000
 148:	0e028010 	mcreq	0, 0, r8, cr2, cr0, {0}
 14c:	01000001 	tsteq	r0, r1
 150:	00003607 	andeq	r3, r0, r7, lsl #12
 154:	84030500 	strhi	r0, [r3], #-1280	; 0xfffffb00
 158:	06801002 	streq	r1, [r0], r2
 15c:	00000149 	andeq	r0, r0, r9, asr #2
 160:	019c3e01 	orrseq	r3, ip, r1, lsl #28
 164:	00548010 	subseq	r8, r4, r0, lsl r0
 168:	9c010000 	stcls	0, cr0, [r1], {-0}
 16c:	0000009e 	muleq	r0, lr, r0
 170:	006e6f07 	rsbeq	r6, lr, r7, lsl #30
 174:	009e3e01 	addseq	r3, lr, r1, lsl #28
 178:	91020000 	mrsls	r0, (UNDEF: 2)
 17c:	04080074 	streq	r0, [r8], #-116	; 0xffffff8c
 180:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
 184:	00ff0900 	rscseq	r0, pc, r0, lsl #18
 188:	0d010000 	stceq	0, cr0, [r1, #-0]
 18c:	801000e8 	andshi	r0, r0, r8, ror #1
 190:	000000b4 	strheq	r0, [r0], -r4
 194:	760a9c01 	strvc	r9, [sl], -r1, lsl #24
 198:	01006c61 	tsteq	r0, r1, ror #24
 19c:	00003c0f 	andeq	r3, r0, pc, lsl #24
 1a0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 1a4:	007f0000 	rsbseq	r0, pc, r0
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000112 	andeq	r0, r0, r2, lsl r1
 1b0:	007f0104 	rsbseq	r0, pc, r4, lsl #2
 1b4:	5f0c0000 	svcpl	0x000c0000
 1b8:	5a000001 	bpl	1c4 <_start-0x800ffe3c>
 1bc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 1c0:	7a801001 	bvc	fe0041cc <__bss_end+0x7df03f40>
 1c4:	cf000000 	svcgt	0x00000000
 1c8:	02000000 	andeq	r0, r0, #0
 1cc:	00000156 	andeq	r0, r0, r6, asr r1
 1d0:	00360401 	eorseq	r0, r6, r1, lsl #8
 1d4:	03050000 	movweq	r0, #20480	; 0x5000
 1d8:	80100288 	andshi	r0, r0, r8, lsl #5
 1dc:	00430403 	subeq	r0, r3, r3, lsl #8
 1e0:	04040000 	streq	r0, [r4], #-0
 1e4:	00001907 	andeq	r1, r0, r7, lsl #18
 1e8:	003c0500 	eorseq	r0, ip, r0, lsl #10
 1ec:	51060000 	mrspl	r0, (UNDEF: 6)
 1f0:	01000001 	tsteq	r0, r1
 1f4:	00005d0d 	andeq	r5, r0, sp, lsl #26
 1f8:	10021000 	andne	r1, r2, r0
 1fc:	00005a80 	andeq	r5, r0, r0, lsl #21
 200:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
 204:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
 208:	66080074 			; <UNDEFINED> instruction: 0x66080074
 20c:	01000001 	tsteq	r0, r1
 210:	1001f007 	andne	pc, r1, r7
 214:	00002080 	andeq	r2, r0, r0, lsl #1
 218:	099c0100 	ldmibeq	ip, {r8}
 21c:	07010064 	streq	r0, [r1, -r4, rrx]
 220:	00000043 	andeq	r0, r0, r3, asr #32
 224:	00749102 	rsbseq	r9, r4, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  2c:	0b3b0b3a 	bleq	ec2d1c <_start-0x7f23d2e4>
  30:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  34:	0f030000 	svceq	0x00030000
  38:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  3c:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
  40:	0b0b0024 	bleq	2c00d8 <_start-0x7fe3ff28>
  44:	0e030b3e 	vmoveq.16	d3[0], r0
  48:	35050000 	strcc	r0, [r5, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	012e0600 			; <UNDEFINED> instruction: 0x012e0600
  54:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  58:	0b3b0b3a 	bleq	ec2d48 <_start-0x7f23d2b8>
  5c:	01111927 	tsteq	r1, r7, lsr #18
  60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  64:	00194297 	mulseq	r9, r7, r2
  68:	00340700 	eorseq	r0, r4, r0, lsl #14
  6c:	0b3a0803 	bleq	e82080 <_start-0x7f27df80>
  70:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  74:	00001802 	andeq	r1, r0, r2, lsl #16
  78:	01110100 	tsteq	r1, r0, lsl #2
  7c:	0b130e25 	bleq	4c3918 <_start-0x7fc3c6e8>
  80:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
  84:	06120111 			; <UNDEFINED> instruction: 0x06120111
  88:	00001710 	andeq	r1, r0, r0, lsl r7
  8c:	03003402 	movweq	r3, #1026	; 0x402
  90:	3b0b3a0e 	blcc	2ce8d0 <_start-0x7fe31730>
  94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  98:	03000018 	movweq	r0, #24
  9c:	0b0b000f 	bleq	2c00e0 <_start-0x7fe3ff20>
  a0:	00001349 	andeq	r1, r0, r9, asr #6
  a4:	0b002404 	bleq	90bc <_start-0x800f6f44>
  a8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  ac:	0500000e 	streq	r0, [r0, #-14]
  b0:	13490035 	movtne	r0, #36917	; 0x9035
  b4:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
  b8:	03193f01 	tsteq	r9, #1, 30
  bc:	3b0b3a0e 	blcc	2ce8fc <_start-0x7fe31704>
  c0:	1119270b 	tstne	r9, fp, lsl #14
  c4:	40061201 	andmi	r1, r6, r1, lsl #4
  c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  cc:	00001301 	andeq	r1, r0, r1, lsl #6
  d0:	03000507 	movweq	r0, #1287	; 0x507
  d4:	3b0b3a08 	blcc	2ce8fc <_start-0x7fe31704>
  d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  dc:	08000018 	stmdaeq	r0, {r3, r4}
  e0:	0b0b0024 	bleq	2c0178 <_start-0x7fe3fe88>
  e4:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  e8:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  ec:	03193f01 	tsteq	r9, #1, 30
  f0:	3b0b3a0e 	blcc	2ce930 <_start-0x7fe316d0>
  f4:	1119270b 	tstne	r9, fp, lsl #14
  f8:	40061201 	andmi	r1, r6, r1, lsl #4
  fc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 100:	340a0000 	strcc	r0, [sl], #-0
 104:	3a080300 	bcc	200d0c <_start-0x7feff2f4>
 108:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 10c:	00180213 	andseq	r0, r8, r3, lsl r2
 110:	11010000 	mrsne	r0, (UNDEF: 1)
 114:	130e2501 	movwne	r2, #58625	; 0xe501
 118:	1b0e030b 	blne	380d4c <_start-0x7fd7f2b4>
 11c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 120:	00171006 	andseq	r1, r7, r6
 124:	00340200 	eorseq	r0, r4, r0, lsl #4
 128:	0b3a0e03 	bleq	e8393c <_start-0x7f27c6c4>
 12c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 130:	00001802 	andeq	r1, r0, r2, lsl #16
 134:	0b000f03 	bleq	3d48 <_start-0x800fc2b8>
 138:	0013490b 	andseq	r4, r3, fp, lsl #18
 13c:	00240400 	eoreq	r0, r4, r0, lsl #8
 140:	0b3e0b0b 	bleq	f82d74 <_start-0x7f17d28c>
 144:	00000e03 	andeq	r0, r0, r3, lsl #28
 148:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
 14c:	06000013 			; <UNDEFINED> instruction: 0x06000013
 150:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 154:	0b3a0e03 	bleq	e83968 <_start-0x7f27c698>
 158:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 15c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 160:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
 164:	07000019 	smladeq	r0, r9, r0, r0
 168:	0b0b0024 	bleq	2c0200 <_start-0x7fe3fe00>
 16c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 170:	2e080000 	cdpcs	0, 0, cr0, cr8, cr0, {0}
 174:	03193f01 	tsteq	r9, #1, 30
 178:	3b0b3a0e 	blcc	2ce9b8 <_start-0x7fe31648>
 17c:	1119270b 	tstne	r9, fp, lsl #14
 180:	40061201 	andmi	r1, r6, r1, lsl #4
 184:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 188:	05090000 	streq	r0, [r9, #-0]
 18c:	3a080300 	bcc	200d94 <_start-0x7feff26c>
 190:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 194:	00180213 	andseq	r0, r8, r3, lsl r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00550002 	subseq	r0, r5, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	8010003c 	andshi	r0, r0, ip, lsr r0
  34:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	00e00002 	rsceq	r0, r0, r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	801000e8 	andshi	r0, r0, r8, ror #1
  54:	00000108 	andeq	r0, r0, r8, lsl #2
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	01a60002 			; <UNDEFINED> instruction: 0x01a60002
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	801001f0 			; <UNDEFINED> instruction: 0x801001f0
  74:	0000007a 	andeq	r0, r0, sl, ror r0
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
   4:	656b0063 	strbvs	r0, [fp, #-99]!	; 0xffffff9d
   8:	6e695f79 	mcrvs	15, 3, r5, cr9, cr9, {3}
   c:	43007469 	movwmi	r7, #1129	; 0x469
  10:	435f4d43 	cmpmi	pc, #4288	; 0x10c0
  14:	33524743 	cmpcc	r2, #17563648	; 0x10c0000
  18:	736e7500 	cmnvc	lr, #0, 10
  1c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  20:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  24:	50470074 	subpl	r0, r7, r4, ror r0
  28:	5f344f49 	svcpl	0x00344f49
  2c:	52494447 	subpl	r4, r9, #1191182336	; 0x47000000
  30:	5f575300 	svcpl	0x00575300
  34:	5f58554d 	svcpl	0x0058554d
  38:	5f4c5443 	svcpl	0x004c5443
  3c:	5f444150 	svcpl	0x00444150
  40:	444e414e 	strbmi	r4, [lr], #-334	; 0xfffffeb2
  44:	3145435f 	cmpcc	r5, pc, asr r3
  48:	535f425f 	cmppl	pc, #-268435451	; 0xf0000005
  4c:	554d5f57 	strbpl	r5, [sp, #-3927]	; 0xfffff0a9
  50:	6f435f58 	svcvs	0x00435f58
  54:	6f72746e 	svcvs	0x0072746e
  58:	682f006c 	stmdavs	pc!, {r2, r3, r5, r6}	; <UNPREDICTABLE>
  5c:	2f656d6f 	svccs	0x00656d6f
  60:	7568656a 	strbvc	r6, [r8, #-1386]!	; 0xfffffa96
  64:	6e61696c 	vnmulvs.f16	s13, s2, s25	; <UNPREDICTABLE>
  68:	65442f67 	strbvs	r2, [r4, #-3943]	; 0xfffff099
  6c:	6f746b73 	svcvs	0x00746b73
  70:	65772f70 	ldrbvs	r2, [r7, #-3952]!	; 0xfffff090
  74:	6e5f6b65 	vnmlavs.f64	d22, d15, d21
  78:	656c2f38 	strbvs	r2, [ip, #-3896]!	; 0xfffff0c8
  7c:	47006364 	strmi	r6, [r0, -r4, ror #6]
  80:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  84:	36203131 			; <UNDEFINED> instruction: 0x36203131
  88:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  8c:	31303220 	teqcc	r0, r0, lsr #4
  90:	31303136 	teqcc	r0, r6, lsr r1
  94:	6d2d2036 	stcvs	0, cr2, [sp, #-216]!	; 0xffffff28
  98:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
  9c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  a0:	612d3776 			; <UNDEFINED> instruction: 0x612d3776
  a4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  a8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  ac:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xfffff09d
  b0:	612d7865 			; <UNDEFINED> instruction: 0x612d7865
  b4:	6d2d2039 	stcvs	0, cr2, [sp, #-228]!	; 0xffffff1c
  b8:	616f6c66 	cmnvs	pc, r6, ror #24
  bc:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
  c0:	61683d69 	cmnvs	r8, r9, ror #26
  c4:	2d206472 	cfstrscs	mvf6, [r0, #-456]!	; 0xfffffe38
  c8:	7570666d 	ldrbvc	r6, [r0, #-1645]!	; 0xfffff993
  cc:	7066763d 	rsbvc	r7, r6, sp, lsr r6
  d0:	642d3376 	strtvs	r3, [sp], #-886	; 0xfffffc8a
  d4:	2d203631 	stccs	6, cr3, [r0, #-196]!	; 0xffffff3c
  d8:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0xfffffb93
  dc:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
  e0:	736c746d 	cmnvc	ip, #1828716544	; 0x6d000000
  e4:	6169642d 	cmnvs	r9, sp, lsr #8
  e8:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
  ec:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
  f0:	00672d20 	rsbeq	r2, r7, r0, lsr #26
  f4:	4f495047 	svcmi	0x00495047
  f8:	44475f35 	strbmi	r5, [r7], #-3893	; 0xfffff0cb
  fc:	6c005249 	sfmvs	f5, 4, [r0], {73}	; 0x49
 100:	695f6465 	ldmdbvs	pc, {r0, r2, r5, r6, sl, sp, lr}^	; <UNPREDICTABLE>
 104:	0074696e 	rsbseq	r6, r4, lr, ror #18
 108:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
 10c:	50470063 	subpl	r0, r7, r3, rrx
 110:	5f354f49 	svcpl	0x00354f49
 114:	49005244 	stmdbmi	r0, {r2, r6, r9, ip, lr}
 118:	58554d4f 	ldmdapl	r5, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
 11c:	4e535f43 	cdpmi	15, 5, cr5, cr3, cr3, {2}
 120:	535f5356 	cmppl	pc, #1476395009	; 0x58000001
 124:	554d5f57 	strbpl	r5, [sp, #-3927]	; 0xfffff0a9
 128:	54435f58 	strbpl	r5, [r3], #-3928	; 0xfffff0a8
 12c:	41505f4c 	cmpmi	r0, ip, asr #30
 130:	4e535f44 	cdpmi	15, 5, cr5, cr3, cr4, {2}
 134:	545f5356 	ldrbpl	r5, [pc], #-854	; 13c <_start-0x800ffec4>
 138:	45504d41 	ldrbmi	r4, [r0, #-3393]	; 0xfffff2bf
 13c:	43003352 	movwmi	r3, #850	; 0x352
 140:	435f4d43 	cmpmi	pc, #4288	; 0x10c0
 144:	31524743 	cmpcc	r2, r3, asr #14
 148:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
 14c:	6c74635f 	ldclvs	3, cr6, [r4], #-380	; 0xfffffe84
 150:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 154:	5047006e 	subpl	r0, r7, lr, rrx
 158:	5f344f49 	svcpl	0x00344f49
 15c:	6d005244 	sfmvs	f5, 4, [r0, #-272]	; 0xfffffef0
 160:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
 164:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
 168:	0079616c 	rsbseq	r6, r9, ip, ror #2

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	8010003c 	andshi	r0, r0, ip, lsr r0
  1c:	000000ac 	andeq	r0, r0, ip, lsr #1
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	02070d41 	andeq	r0, r7, #4160	; 0x1040
  2c:	41040e4f 	tstmi	r4, pc, asr #28
  30:	c7420d0d 	strbgt	r0, [r2, -sp, lsl #26]
  34:	0000000e 	andeq	r0, r0, lr
  38:	0000000c 	andeq	r0, r0, ip
  3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  40:	7c020001 	stcvc	0, cr0, [r2], {1}
  44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  48:	00000024 	andeq	r0, r0, r4, lsr #32
  4c:	00000038 	andeq	r0, r0, r8, lsr r0
  50:	801000e8 	andshi	r0, r0, r8, ror #1
  54:	000000b4 	strheq	r0, [r0], -r4
  58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  5c:	100e4101 	andne	r4, lr, r1, lsl #2
  60:	02070d41 	andeq	r0, r7, #4160	; 0x1040
  64:	41040e53 	tstmi	r4, r3, asr lr
  68:	c7420d0d 	strbgt	r0, [r2, -sp, lsl #26]
  6c:	0000000e 	andeq	r0, r0, lr
  70:	00000024 	andeq	r0, r0, r4, lsr #32
  74:	00000038 	andeq	r0, r0, r8, lsr r0
  78:	8010019c 	mulshi	r0, ip, r1
  7c:	00000054 	andeq	r0, r0, r4, asr r0
  80:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  84:	100e4101 	andne	r4, lr, r1, lsl #2
  88:	63070d41 	movwvs	r0, #32065	; 0x7d41
  8c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  90:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  94:	00000000 	andeq	r0, r0, r0
  98:	0000000c 	andeq	r0, r0, ip
  9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  a0:	7c020001 	stcvc	0, cr0, [r2], {1}
  a4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  a8:	00000024 	andeq	r0, r0, r4, lsr #32
  ac:	00000098 	muleq	r0, r8, r0
  b0:	801001f0 			; <UNDEFINED> instruction: 0x801001f0
  b4:	00000020 	andeq	r0, r0, r0, lsr #32
  b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  bc:	100e4101 	andne	r4, lr, r1, lsl #2
  c0:	49070d41 	stmdbmi	r7, {r0, r6, r8, sl, fp}
  c4:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  c8:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000018 	andeq	r0, r0, r8, lsl r0
  d4:	00000098 	muleq	r0, r8, r0
  d8:	80100210 	andshi	r0, r0, r0, lsl r2
  dc:	0000005a 	andeq	r0, r0, sl, asr r0
  e0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  e4:	41018e02 	tstmi	r1, r2, lsl #28
  e8:	0000070d 	andeq	r0, r0, sp, lsl #14
