Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Wed Sep 10 16:17:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_ll_ai_prototype_2_impl_1.twr lab2_ll_ai_prototype_2_impl_1.udb -gui -msgset C:/Users/llemos/Documents/GitHub/E155-uP-labs/lab2_ll_two_displays/AI prototype/lab2_ll_ai_prototype_2/promote.xml

-----------------------------------------
Design:          lab1_ll
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 57.7922%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{counter_17__i18/SR   counter_17__i19/SR}                           
                                        |           No arrival time
{counter_17__i16/SR   counter_17__i17/SR}                           
                                        |           No arrival time
{counter_17__i14/SR   counter_17__i15/SR}                           
                                        |           No arrival time
{counter_17__i24/SR   counter_17__i25/SR}                           
                                        |           No arrival time
{counter_17__i22/SR   counter_17__i23/SR}                           
                                        |           No arrival time
{counter_17__i20/SR   counter_17__i21/SR}                           
                                        |           No arrival time
{counter_17__i12/SR   counter_17__i13/SR}                           
                                        |           No arrival time
{counter_17__i10/SR   counter_17__i11/SR}                           
                                        |           No arrival time
{counter_17__i8/SR   counter_17__i9/SR} |           No arrival time
{counter_17__i6/SR   counter_17__i7/SR} |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        12
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset_p34                               |                     input
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
seg[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_17__i25/D                        |   29.652 ns 
counter_17__i24/D                        |   29.929 ns 
counter_17__i23/D                        |   30.206 ns 
counter_17__i22/D                        |   30.483 ns 
counter_17__i21/D                        |   30.760 ns 
counter_17__i20/D                        |   31.037 ns 
counter_17__i19/D                        |   31.314 ns 
counter_17__i18/D                        |   31.591 ns 
counter_17__i17/D                        |   32.423 ns 
counter_17__i16/D                        |   32.700 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i25/D  (SLICE_R9C31D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 24
Delay Ratio      : 32.1% (route), 67.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.651 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.000                 13.131  2       
add_82_15/CI0->add_82_15/CO0              SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n691                                                         NET DELAY               0.000                 13.408  2       
add_82_15/CI1->add_82_15/CO1              SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n283                                                         NET DELAY               0.555                 14.240  2       
add_82_17/CI0->add_82_17/CO0              SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n694                                                         NET DELAY               0.000                 14.517  2       
add_82_17/CI1->add_82_17/CO1              SLICE_R9C31A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n285                                                         NET DELAY               0.000                 14.794  2       
add_82_19/CI0->add_82_19/CO0              SLICE_R9C31B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n697                                                         NET DELAY               0.000                 15.071  2       
add_82_19/CI1->add_82_19/CO1              SLICE_R9C31B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n287                                                         NET DELAY               0.000                 15.348  2       
add_82_21/CI0->add_82_21/CO0              SLICE_R9C31C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n700                                                         NET DELAY               0.000                 15.625  2       
add_82_21/CI1->add_82_21/CO1              SLICE_R9C31C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n289                                                         NET DELAY               0.000                 15.902  2       
add_82_23/CI0->add_82_23/CO0              SLICE_R9C31D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
n703                                                         NET DELAY               0.661                 16.840  2       
add_82_23/D1->add_82_23/S1                SLICE_R9C31D       D1_TO_F1_DELAY          0.476                 17.316  1       
n105[24]                                                     NET DELAY               0.000                 17.316  1       
counter_17__i25/D                                            ENDPOINT                0.000                 17.316  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i24/CK   counter_17__i25/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(17.315)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       29.651  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i24/D  (SLICE_R9C31D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 23
Delay Ratio      : 32.9% (route), 67.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.928 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.000                 13.131  2       
add_82_15/CI0->add_82_15/CO0              SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n691                                                         NET DELAY               0.000                 13.408  2       
add_82_15/CI1->add_82_15/CO1              SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n283                                                         NET DELAY               0.555                 14.240  2       
add_82_17/CI0->add_82_17/CO0              SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n694                                                         NET DELAY               0.000                 14.517  2       
add_82_17/CI1->add_82_17/CO1              SLICE_R9C31A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n285                                                         NET DELAY               0.000                 14.794  2       
add_82_19/CI0->add_82_19/CO0              SLICE_R9C31B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n697                                                         NET DELAY               0.000                 15.071  2       
add_82_19/CI1->add_82_19/CO1              SLICE_R9C31B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n287                                                         NET DELAY               0.000                 15.348  2       
add_82_21/CI0->add_82_21/CO0              SLICE_R9C31C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n700                                                         NET DELAY               0.000                 15.625  2       
add_82_21/CI1->add_82_21/CO1              SLICE_R9C31C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n289                                                         NET DELAY               0.661                 16.563  2       
add_82_23/D0->add_82_23/S0                SLICE_R9C31D       D0_TO_F0_DELAY          0.476                 17.039  1       
n105[23]                                                     NET DELAY               0.000                 17.039  1       
counter_17__i24/D                                            ENDPOINT                0.000                 17.039  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i24/CK   counter_17__i25/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(17.038)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       29.928  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i23/D  (SLICE_R9C31C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 22
Delay Ratio      : 33.7% (route), 66.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.205 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.000                 13.131  2       
add_82_15/CI0->add_82_15/CO0              SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n691                                                         NET DELAY               0.000                 13.408  2       
add_82_15/CI1->add_82_15/CO1              SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n283                                                         NET DELAY               0.555                 14.240  2       
add_82_17/CI0->add_82_17/CO0              SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n694                                                         NET DELAY               0.000                 14.517  2       
add_82_17/CI1->add_82_17/CO1              SLICE_R9C31A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n285                                                         NET DELAY               0.000                 14.794  2       
add_82_19/CI0->add_82_19/CO0              SLICE_R9C31B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n697                                                         NET DELAY               0.000                 15.071  2       
add_82_19/CI1->add_82_19/CO1              SLICE_R9C31B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n287                                                         NET DELAY               0.000                 15.348  2       
add_82_21/CI0->add_82_21/CO0              SLICE_R9C31C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n700                                                         NET DELAY               0.661                 16.286  2       
add_82_21/D1->add_82_21/S1                SLICE_R9C31C       D1_TO_F1_DELAY          0.476                 16.762  1       
n105[22]                                                     NET DELAY               0.000                 16.762  1       
counter_17__i23/D                                            ENDPOINT                0.000                 16.762  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i22/CK   counter_17__i23/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.761)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.205  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i22/D  (SLICE_R9C31C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.482 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.000                 13.131  2       
add_82_15/CI0->add_82_15/CO0              SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n691                                                         NET DELAY               0.000                 13.408  2       
add_82_15/CI1->add_82_15/CO1              SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n283                                                         NET DELAY               0.555                 14.240  2       
add_82_17/CI0->add_82_17/CO0              SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n694                                                         NET DELAY               0.000                 14.517  2       
add_82_17/CI1->add_82_17/CO1              SLICE_R9C31A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n285                                                         NET DELAY               0.000                 14.794  2       
add_82_19/CI0->add_82_19/CO0              SLICE_R9C31B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n697                                                         NET DELAY               0.000                 15.071  2       
add_82_19/CI1->add_82_19/CO1              SLICE_R9C31B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n287                                                         NET DELAY               0.661                 16.009  2       
add_82_21/D0->add_82_21/S0                SLICE_R9C31C       D0_TO_F0_DELAY          0.476                 16.485  1       
n105[21]                                                     NET DELAY               0.000                 16.485  1       
counter_17__i22/D                                            ENDPOINT                0.000                 16.485  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i22/CK   counter_17__i23/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.484)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.482  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i21/D  (SLICE_R9C31B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.759 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.000                 13.131  2       
add_82_15/CI0->add_82_15/CO0              SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n691                                                         NET DELAY               0.000                 13.408  2       
add_82_15/CI1->add_82_15/CO1              SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n283                                                         NET DELAY               0.555                 14.240  2       
add_82_17/CI0->add_82_17/CO0              SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n694                                                         NET DELAY               0.000                 14.517  2       
add_82_17/CI1->add_82_17/CO1              SLICE_R9C31A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n285                                                         NET DELAY               0.000                 14.794  2       
add_82_19/CI0->add_82_19/CO0              SLICE_R9C31B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n697                                                         NET DELAY               0.661                 15.732  2       
add_82_19/D1->add_82_19/S1                SLICE_R9C31B       D1_TO_F1_DELAY          0.476                 16.208  1       
n105[20]                                                     NET DELAY               0.000                 16.208  1       
counter_17__i21/D                                            ENDPOINT                0.000                 16.208  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i20/CK   counter_17__i21/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.207)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.759  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i20/D  (SLICE_R9C31B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.036 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.000                 13.131  2       
add_82_15/CI0->add_82_15/CO0              SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n691                                                         NET DELAY               0.000                 13.408  2       
add_82_15/CI1->add_82_15/CO1              SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n283                                                         NET DELAY               0.555                 14.240  2       
add_82_17/CI0->add_82_17/CO0              SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n694                                                         NET DELAY               0.000                 14.517  2       
add_82_17/CI1->add_82_17/CO1              SLICE_R9C31A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n285                                                         NET DELAY               0.661                 15.455  2       
add_82_19/D0->add_82_19/S0                SLICE_R9C31B       D0_TO_F0_DELAY          0.476                 15.931  1       
n105[19]                                                     NET DELAY               0.000                 15.931  1       
counter_17__i20/D                                            ENDPOINT                0.000                 15.931  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i20/CK   counter_17__i21/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.930)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.036  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i19/D  (SLICE_R9C31A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.313 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.000                 13.131  2       
add_82_15/CI0->add_82_15/CO0              SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n691                                                         NET DELAY               0.000                 13.408  2       
add_82_15/CI1->add_82_15/CO1              SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n283                                                         NET DELAY               0.555                 14.240  2       
add_82_17/CI0->add_82_17/CO0              SLICE_R9C31A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n694                                                         NET DELAY               0.661                 15.178  2       
add_82_17/D1->add_82_17/S1                SLICE_R9C31A       D1_TO_F1_DELAY          0.476                 15.654  1       
n105[18]                                                     NET DELAY               0.000                 15.654  1       
counter_17__i19/D                                            ENDPOINT                0.000                 15.654  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i18/CK   counter_17__i19/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.653)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.313  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i18/D  (SLICE_R9C31A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.590 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.000                 13.131  2       
add_82_15/CI0->add_82_15/CO0              SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n691                                                         NET DELAY               0.000                 13.408  2       
add_82_15/CI1->add_82_15/CO1              SLICE_R9C30D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n283                                                         NET DELAY               1.216                 14.901  2       
add_82_17/D0->add_82_17/S0                SLICE_R9C31A       D0_TO_F0_DELAY          0.476                 15.377  1       
n105[17]                                                     NET DELAY               0.000                 15.377  1       
counter_17__i18/D                                            ENDPOINT                0.000                 15.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i18/CK   counter_17__i19/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.376)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.590  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i17/D  (SLICE_R9C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.422 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.000                 13.131  2       
add_82_15/CI0->add_82_15/CO0              SLICE_R9C30D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n691                                                         NET DELAY               0.661                 14.069  2       
add_82_15/D1->add_82_15/S1                SLICE_R9C30D       D1_TO_F1_DELAY          0.476                 14.545  1       
n105[16]                                                     NET DELAY               0.000                 14.545  1       
counter_17__i17/D                                            ENDPOINT                0.000                 14.545  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i16/CK   counter_17__i17/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(14.544)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.422  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i3/Q  (SLICE_R9C29A)
Path End         : counter_17__i16/D  (SLICE_R9C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.699 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  13      
clk                                                          NET DELAY               5.499                  5.499  13      
counter_17__i3/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_17__i3/CK->counter_17__i3/Q       SLICE_R9C29A       CLK_TO_Q1_DELAY         1.388                  6.887  1       
n23                                                          NET DELAY               2.022                  8.909  1       
add_82_1/C1->add_82_1/CO1                 SLICE_R9C29A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n269                                                         NET DELAY               0.000                  9.252  2       
add_82_3/CI0->add_82_3/CO0                SLICE_R9C29B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n673                                                         NET DELAY               0.000                  9.529  2       
add_82_3/CI1->add_82_3/CO1                SLICE_R9C29B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n271                                                         NET DELAY               0.000                  9.806  2       
add_82_5/CI0->add_82_5/CO0                SLICE_R9C29C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n676                                                         NET DELAY               0.000                 10.083  2       
add_82_5/CI1->add_82_5/CO1                SLICE_R9C29C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n273                                                         NET DELAY               0.000                 10.360  2       
add_82_7/CI0->add_82_7/CO0                SLICE_R9C29D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n679                                                         NET DELAY               0.000                 10.637  2       
add_82_7/CI1->add_82_7/CO1                SLICE_R9C29D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n275                                                         NET DELAY               0.555                 11.469  2       
add_82_9/CI0->add_82_9/CO0                SLICE_R9C30A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n682                                                         NET DELAY               0.000                 11.746  2       
add_82_9/CI1->add_82_9/CO1                SLICE_R9C30A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n277                                                         NET DELAY               0.000                 12.023  2       
add_82_11/CI0->add_82_11/CO0              SLICE_R9C30B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n685                                                         NET DELAY               0.000                 12.300  2       
add_82_11/CI1->add_82_11/CO1              SLICE_R9C30B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n279                                                         NET DELAY               0.000                 12.577  2       
add_82_13/CI0->add_82_13/CO0              SLICE_R9C30C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n688                                                         NET DELAY               0.000                 12.854  2       
add_82_13/CI1->add_82_13/CO1              SLICE_R9C30C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n281                                                         NET DELAY               0.661                 13.792  2       
add_82_15/D0->add_82_15/S0                SLICE_R9C30D       D0_TO_F0_DELAY          0.476                 14.268  1       
n105[15]                                                     NET DELAY               0.000                 14.268  1       
counter_17__i16/D                                            ENDPOINT                0.000                 14.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  13      
clk                                                          NET DELAY               5.499                 47.165  13      
{counter_17__i16/CK   counter_17__i17/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(14.267)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.699  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_17__i22/D                        |    1.913 ns 
counter_17__i23/D                        |    1.913 ns 
counter_17__i24/D                        |    1.913 ns 
counter_17__i25/D                        |    1.913 ns 
counter_17__i14/D                        |    1.913 ns 
counter_17__i15/D                        |    1.913 ns 
counter_17__i16/D                        |    1.913 ns 
counter_17__i17/D                        |    1.913 ns 
counter_17__i18/D                        |    1.913 ns 
counter_17__i19/D                        |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_17__i22/Q  (SLICE_R9C31C)
Path End         : counter_17__i22/D  (SLICE_R9C31C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i22/CK   counter_17__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i22/CK->counter_17__i22/Q     SLICE_R9C31C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n4                                                           NET DELAY        0.882                  4.745  1       
add_82_21/C0->add_82_21/S0                SLICE_R9C31C       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[21]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i22/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i22/CK   counter_17__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i23/Q  (SLICE_R9C31C)
Path End         : counter_17__i23/D  (SLICE_R9C31C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i22/CK   counter_17__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i23/CK->counter_17__i23/Q     SLICE_R9C31C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n3                                                           NET DELAY        0.882                  4.745  1       
add_82_21/C1->add_82_21/S1                SLICE_R9C31C       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[22]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i23/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i22/CK   counter_17__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i24/Q  (SLICE_R9C31D)
Path End         : counter_17__i24/D  (SLICE_R9C31D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i24/CK   counter_17__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i24/CK->counter_17__i24/Q     SLICE_R9C31D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n2                                                           NET DELAY        0.882                  4.745  1       
add_82_23/C0->add_82_23/S0                SLICE_R9C31D       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[23]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i24/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i24/CK   counter_17__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i25/Q  (SLICE_R9C31D)
Path End         : counter_17__i25/D  (SLICE_R9C31D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i24/CK   counter_17__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i25/CK->counter_17__i25/Q     SLICE_R9C31D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led0_p42_c_24                                                NET DELAY        0.882                  4.745  2       
add_82_23/C1->add_82_23/S1                SLICE_R9C31D       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[24]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i25/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i24/CK   counter_17__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i14/Q  (SLICE_R9C30C)
Path End         : counter_17__i14/D  (SLICE_R9C30C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i14/CK   counter_17__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i14/CK->counter_17__i14/Q     SLICE_R9C30C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n12                                                          NET DELAY        0.882                  4.745  1       
add_82_13/C0->add_82_13/S0                SLICE_R9C30C       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[13]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i14/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i14/CK   counter_17__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i15/Q  (SLICE_R9C30C)
Path End         : counter_17__i15/D  (SLICE_R9C30C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i14/CK   counter_17__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i15/CK->counter_17__i15/Q     SLICE_R9C30C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n11                                                          NET DELAY        0.882                  4.745  1       
add_82_13/C1->add_82_13/S1                SLICE_R9C30C       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[14]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i15/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i14/CK   counter_17__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i16/Q  (SLICE_R9C30D)
Path End         : counter_17__i16/D  (SLICE_R9C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i16/CK   counter_17__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i16/CK->counter_17__i16/Q     SLICE_R9C30D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n10                                                          NET DELAY        0.882                  4.745  1       
add_82_15/C0->add_82_15/S0                SLICE_R9C30D       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[15]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i16/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i16/CK   counter_17__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i17/Q  (SLICE_R9C30D)
Path End         : counter_17__i17/D  (SLICE_R9C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i16/CK   counter_17__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i17/CK->counter_17__i17/Q     SLICE_R9C30D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n9                                                           NET DELAY        0.882                  4.745  1       
add_82_15/C1->add_82_15/S1                SLICE_R9C30D       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[16]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i17/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i16/CK   counter_17__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i18/Q  (SLICE_R9C31A)
Path End         : counter_17__i18/D  (SLICE_R9C31A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i18/CK   counter_17__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i18/CK->counter_17__i18/Q     SLICE_R9C31A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
n8                                                           NET DELAY        0.882                  4.745  1       
add_82_17/C0->add_82_17/S0                SLICE_R9C31A       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[17]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i18/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i18/CK   counter_17__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_17__i19/Q  (SLICE_R9C31A)
Path End         : counter_17__i19/D  (SLICE_R9C31A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i18/CK   counter_17__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_17__i19/CK->counter_17__i19/Q     SLICE_R9C31A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
n7                                                           NET DELAY        0.882                  4.745  1       
add_82_17/C1->add_82_17/S1                SLICE_R9C31A       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[18]                                                     NET DELAY        0.000                  4.997  1       
counter_17__i19/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  14      
clk                                                          NET DELAY        3.084                  3.084  14      
{counter_17__i18/CK   counter_17__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



