<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libboard/source/board_lowlevel.c Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_cf24f84a14841ee0ab065672b716483d.html">libboard</a>      </li>
      <li><a class="el" href="dir_5247ed30a13c9c4841a4d192377c39df.html">source</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>board_lowlevel.c</h1>  </div>
</div>
<div class="contents">
<a href="board__lowlevel_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 <span class="comment"></span>
<a name="l00030"></a>00030 <span class="comment">/**</span>
<a name="l00031"></a>00031 <span class="comment"> * \file</span>
<a name="l00032"></a>00032 <span class="comment"> *</span>
<a name="l00033"></a>00033 <span class="comment"> * Provides the low-level initialization function that called on chip startup.</span>
<a name="l00034"></a>00034 <span class="comment"> */</span>
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00037"></a>00037 <span class="comment"> *        Headers</span>
<a name="l00038"></a>00038 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="board_8h.html">board.h</a>&quot;</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#if defined(ENABLE_TCM) &amp;&amp; defined(__GNUC__)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>    <span class="keyword">extern</span> <span class="keywordtype">char</span> _itcm_lma, _sitcm, _eitcm;
<a name="l00045"></a>00045 <span class="preprocessor">#endif</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="comment">/*----------------------------------------------------------------------------</span>
<a name="l00049"></a>00049 <span class="comment"> *        Exported functions</span>
<a name="l00050"></a>00050 <span class="comment"> *----------------------------------------------------------------------------*/</span>
<a name="l00051"></a>00051 <span class="comment">/* Default memory map</span>
<a name="l00052"></a>00052 <span class="comment">   NO. Address range          Memory region    Memory type     Shareable?    Cache policy</span>
<a name="l00053"></a>00053 <span class="comment">   1   0x00000000- 0x1FFFFFFF Code             Normal</span>
<a name="l00054"></a>00054 <span class="comment">       0x00000000- 0x003FFFFF ITCM</span>
<a name="l00055"></a>00055 <span class="comment">       0x00400000- 0x005FFFFF Internal flash   Normal          Not shareable   WB</span>
<a name="l00056"></a>00056 <span class="comment">   2   0x20000000- 0x3FFFFFFF SRAM             Normal</span>
<a name="l00057"></a>00057 <span class="comment">       0x20000000- 0x203FFFFF DTCM</span>
<a name="l00058"></a>00058 <span class="comment">       0x20400000- 0x2043FFFF First Partition  Normal          Not shareable   WB</span>
<a name="l00059"></a>00059 <span class="comment"> if MPU_HAS_NOCACHE_REGION is defined</span>
<a name="l00060"></a>00060 <span class="comment">       0x20440000- 0x2045EFFF Second Partition Normal          Not shareable   WB</span>
<a name="l00061"></a>00061 <span class="comment">       0x2045F000- 0x2045FFFF Nocache SRAM     Normal          Shareable</span>
<a name="l00062"></a>00062 <span class="comment"> if MPU_HAS_NOCACHE_REGION is NOT defined</span>
<a name="l00063"></a>00063 <span class="comment">       0x20440000- 0x2045FFFF Second Partition Normal          Not shareable   WB</span>
<a name="l00064"></a>00064 <span class="comment">   3   0x40000000- 0x5FFFFFFF Peripheral       Device          Shareable</span>
<a name="l00065"></a>00065 <span class="comment">   4   0x60000000- 0x7FFFFFFF RAM</span>
<a name="l00066"></a>00066 <span class="comment">       0x60000000- 0x6FFFFFFF External EBI  Strongly-ordered   Shareable</span>
<a name="l00067"></a>00067 <span class="comment">       0x70000000- 0x7FFFFFFF SDRAM            Normal          Shareable       WBWA</span>
<a name="l00068"></a>00068 <span class="comment">   5   0x80000000- 0x9FFFFFFF QSPI          Strongly-ordered   Shareable</span>
<a name="l00069"></a>00069 <span class="comment">   6   0xA0100000- 0xA01FFFFF USBHS RAM        Device          Shareable</span>
<a name="l00070"></a>00070 <span class="comment">   7   0xE0000000- 0xFFFFFFFF System           -                  -</span>
<a name="l00071"></a>00071 <span class="comment">   */</span>
<a name="l00072"></a>00072 <span class="comment"></span>
<a name="l00073"></a>00073 <span class="comment">/**</span>
<a name="l00074"></a>00074 <span class="comment"> * \brief Set up a memory region.</span>
<a name="l00075"></a>00075 <span class="comment"> */</span>
<a name="l00076"></a><a class="code" href="board__lowlevel_8c.html#a9744d00e2d0a1292c99875113204bcfc">00076</a> <span class="keywordtype">void</span> <a class="code" href="board__lowlevel_8h.html#a9744d00e2d0a1292c99875113204bcfc" title="Set up a memory region.">_SetupMemoryRegion</a>(<span class="keywordtype">void</span>)
<a name="l00077"></a>00077 {
<a name="l00078"></a>00078 
<a name="l00079"></a>00079     uint32_t dwRegionBaseAddr;
<a name="l00080"></a>00080     uint32_t dwRegionAttr;
<a name="l00081"></a>00081 
<a name="l00082"></a>00082     memory_barrier();
<a name="l00083"></a>00083 
<a name="l00084"></a>00084     <span class="comment">/***************************************************</span>
<a name="l00085"></a>00085 <span class="comment">        ITCM memory region --- Normal</span>
<a name="l00086"></a>00086 <span class="comment">        START_Addr:-  0x00000000UL</span>
<a name="l00087"></a>00087 <span class="comment">        END_Addr:-    0x003FFFFFUL</span>
<a name="l00088"></a>00088 <span class="comment">    ****************************************************/</span>
<a name="l00089"></a>00089     dwRegionBaseAddr =
<a name="l00090"></a>00090         ITCM_START_ADDRESS |
<a name="l00091"></a>00091         MPU_REGION_VALID |
<a name="l00092"></a>00092         MPU_DEFAULT_ITCM_REGION;        <span class="comment">// 1</span>
<a name="l00093"></a>00093 
<a name="l00094"></a>00094     dwRegionAttr =
<a name="l00095"></a>00095         MPU_AP_PRIVILEGED_READ_WRITE |
<a name="l00096"></a>00096         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
<a name="l00097"></a>00097         MPU_REGION_ENABLE;
<a name="l00098"></a>00098 
<a name="l00099"></a>00099     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00100"></a>00100 
<a name="l00101"></a>00101     <span class="comment">/****************************************************</span>
<a name="l00102"></a>00102 <span class="comment">        Internal flash memory region --- Normal read-only</span>
<a name="l00103"></a>00103 <span class="comment">        (update to Strongly ordered in write accesses)</span>
<a name="l00104"></a>00104 <span class="comment">        START_Addr:-  0x00400000UL</span>
<a name="l00105"></a>00105 <span class="comment">        END_Addr:-    0x005FFFFFUL</span>
<a name="l00106"></a>00106 <span class="comment">    ******************************************************/</span>
<a name="l00107"></a>00107 
<a name="l00108"></a>00108     dwRegionBaseAddr =
<a name="l00109"></a>00109         IFLASH_START_ADDRESS |
<a name="l00110"></a>00110         MPU_REGION_VALID |
<a name="l00111"></a>00111         MPU_DEFAULT_IFLASH_REGION;      <span class="comment">//2</span>
<a name="l00112"></a>00112 
<a name="l00113"></a>00113     dwRegionAttr =
<a name="l00114"></a>00114         MPU_AP_READONLY |
<a name="l00115"></a>00115         INNER_NORMAL_WB_NWA_TYPE(NON_SHAREABLE) |
<a name="l00116"></a>00116         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(IFLASH_END_ADDRESS - IFLASH_START_ADDRESS) |
<a name="l00117"></a>00117         MPU_REGION_ENABLE;
<a name="l00118"></a>00118 
<a name="l00119"></a>00119     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     <span class="comment">/****************************************************</span>
<a name="l00122"></a>00122 <span class="comment">        DTCM memory region --- Normal</span>
<a name="l00123"></a>00123 <span class="comment">        START_Addr:-  0x20000000L</span>
<a name="l00124"></a>00124 <span class="comment">        END_Addr:-    0x203FFFFFUL</span>
<a name="l00125"></a>00125 <span class="comment">    ******************************************************/</span>
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     <span class="comment">/* DTCM memory region */</span>
<a name="l00128"></a>00128     dwRegionBaseAddr =
<a name="l00129"></a>00129         DTCM_START_ADDRESS |
<a name="l00130"></a>00130         MPU_REGION_VALID |
<a name="l00131"></a>00131         MPU_DEFAULT_DTCM_REGION;         <span class="comment">//3</span>
<a name="l00132"></a>00132 
<a name="l00133"></a>00133     dwRegionAttr =
<a name="l00134"></a>00134         MPU_AP_PRIVILEGED_READ_WRITE |
<a name="l00135"></a>00135         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(DTCM_END_ADDRESS - DTCM_START_ADDRESS) |
<a name="l00136"></a>00136         MPU_REGION_ENABLE;
<a name="l00137"></a>00137 
<a name="l00138"></a>00138     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     <span class="comment">/****************************************************</span>
<a name="l00141"></a>00141 <span class="comment">        SRAM Cacheable memory region --- Normal</span>
<a name="l00142"></a>00142 <span class="comment">        START_Addr:-  0x20400000UL</span>
<a name="l00143"></a>00143 <span class="comment">        END_Addr:-    0x2043FFFFUL</span>
<a name="l00144"></a>00144 <span class="comment">    ******************************************************/</span>
<a name="l00145"></a>00145     <span class="comment">/* SRAM memory  region */</span>
<a name="l00146"></a>00146     dwRegionBaseAddr =
<a name="l00147"></a>00147         SRAM_FIRST_START_ADDRESS |
<a name="l00148"></a>00148         MPU_REGION_VALID |
<a name="l00149"></a>00149         MPU_DEFAULT_SRAM_REGION_1;         <span class="comment">//4</span>
<a name="l00150"></a>00150 
<a name="l00151"></a>00151     dwRegionAttr =
<a name="l00152"></a>00152         MPU_AP_FULL_ACCESS    |
<a name="l00153"></a>00153         INNER_NORMAL_WB_NWA_TYPE(NON_SHAREABLE) |
<a name="l00154"></a>00154         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(SRAM_FIRST_END_ADDRESS - SRAM_FIRST_START_ADDRESS)
<a name="l00155"></a>00155         | MPU_REGION_ENABLE;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00158"></a>00158 
<a name="l00159"></a>00159 
<a name="l00160"></a>00160     <span class="comment">/****************************************************</span>
<a name="l00161"></a>00161 <span class="comment">        Internal SRAM second partition memory region --- Normal</span>
<a name="l00162"></a>00162 <span class="comment">        START_Addr:-  0x20440000UL</span>
<a name="l00163"></a>00163 <span class="comment">        END_Addr:-    0x2045FFFFUL</span>
<a name="l00164"></a>00164 <span class="comment">    ******************************************************/</span>
<a name="l00165"></a>00165     <span class="comment">/* SRAM memory region */</span>
<a name="l00166"></a>00166     dwRegionBaseAddr =
<a name="l00167"></a>00167         SRAM_SECOND_START_ADDRESS |
<a name="l00168"></a>00168         MPU_REGION_VALID |
<a name="l00169"></a>00169         MPU_DEFAULT_SRAM_REGION_2;         <span class="comment">//5</span>
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     dwRegionAttr =
<a name="l00172"></a>00172         MPU_AP_FULL_ACCESS    |
<a name="l00173"></a>00173         INNER_NORMAL_WB_NWA_TYPE(NON_SHAREABLE) |
<a name="l00174"></a>00174         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(SRAM_SECOND_END_ADDRESS - SRAM_SECOND_START_ADDRESS) |
<a name="l00175"></a>00175         MPU_REGION_ENABLE;
<a name="l00176"></a>00176 
<a name="l00177"></a>00177     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00178"></a>00178 
<a name="l00179"></a>00179 <span class="preprocessor">#ifdef MPU_HAS_NOCACHE_REGION</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>    dwRegionBaseAddr =
<a name="l00181"></a>00181         SRAM_NOCACHE_START_ADDRESS |
<a name="l00182"></a>00182         MPU_REGION_VALID |
<a name="l00183"></a>00183         MPU_NOCACHE_SRAM_REGION;          <span class="comment">//11</span>
<a name="l00184"></a>00184 
<a name="l00185"></a>00185     dwRegionAttr =
<a name="l00186"></a>00186         MPU_AP_FULL_ACCESS    |
<a name="l00187"></a>00187         INNER_OUTER_NORMAL_NOCACHE_TYPE(SHAREABLE) |
<a name="l00188"></a>00188         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(NOCACHE_SRAM_REGION_SIZE) |
<a name="l00189"></a>00189         MPU_REGION_ENABLE;
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00192"></a>00192 <span class="preprocessor">#endif</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00194"></a>00194     <span class="comment">/****************************************************</span>
<a name="l00195"></a>00195 <span class="comment">        Peripheral memory region --- DEVICE Shareable</span>
<a name="l00196"></a>00196 <span class="comment">        START_Addr:-  0x40000000UL</span>
<a name="l00197"></a>00197 <span class="comment">        END_Addr:-    0x5FFFFFFFUL</span>
<a name="l00198"></a>00198 <span class="comment">    ******************************************************/</span>
<a name="l00199"></a>00199     dwRegionBaseAddr =
<a name="l00200"></a>00200         PERIPHERALS_START_ADDRESS |
<a name="l00201"></a>00201         MPU_REGION_VALID |
<a name="l00202"></a>00202         MPU_PERIPHERALS_REGION;          <span class="comment">//6</span>
<a name="l00203"></a>00203 
<a name="l00204"></a>00204     dwRegionAttr = MPU_AP_FULL_ACCESS |
<a name="l00205"></a>00205                    MPU_REGION_EXECUTE_NEVER |
<a name="l00206"></a>00206                    SHAREABLE_DEVICE_TYPE |
<a name="l00207"></a>00207                    <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(PERIPHERALS_END_ADDRESS - PERIPHERALS_START_ADDRESS)
<a name="l00208"></a>00208                    | MPU_REGION_ENABLE;
<a name="l00209"></a>00209 
<a name="l00210"></a>00210     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00211"></a>00211 
<a name="l00212"></a>00212 
<a name="l00213"></a>00213     <span class="comment">/****************************************************</span>
<a name="l00214"></a>00214 <span class="comment">        External EBI memory  memory region --- Strongly Ordered</span>
<a name="l00215"></a>00215 <span class="comment">        START_Addr:-  0x60000000UL</span>
<a name="l00216"></a>00216 <span class="comment">        END_Addr:-    0x6FFFFFFFUL</span>
<a name="l00217"></a>00217 <span class="comment">    ******************************************************/</span>
<a name="l00218"></a>00218     dwRegionBaseAddr =
<a name="l00219"></a>00219         EXT_EBI_START_ADDRESS |
<a name="l00220"></a>00220         MPU_REGION_VALID |
<a name="l00221"></a>00221         MPU_EXT_EBI_REGION;
<a name="l00222"></a>00222 
<a name="l00223"></a>00223     dwRegionAttr =
<a name="l00224"></a>00224         MPU_AP_FULL_ACCESS |
<a name="l00225"></a>00225         <span class="comment">/* External memory Must be defined with &#39;Device&#39; or &#39;Strongly Ordered&#39;</span>
<a name="l00226"></a>00226 <span class="comment">        attribute for write accesses (AXI) */</span>
<a name="l00227"></a>00227         STRONGLY_ORDERED_SHAREABLE_TYPE |
<a name="l00228"></a>00228         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(EXT_EBI_END_ADDRESS - EXT_EBI_START_ADDRESS) |
<a name="l00229"></a>00229         MPU_REGION_ENABLE;
<a name="l00230"></a>00230 
<a name="l00231"></a>00231     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00232"></a>00232 
<a name="l00233"></a>00233     <span class="comment">/****************************************************</span>
<a name="l00234"></a>00234 <span class="comment">        SDRAM Cacheable memory region --- Normal</span>
<a name="l00235"></a>00235 <span class="comment">        START_Addr:-  0x70000000UL</span>
<a name="l00236"></a>00236 <span class="comment">        END_Addr:-    0x7FFFFFFFUL</span>
<a name="l00237"></a>00237 <span class="comment">    ******************************************************/</span>
<a name="l00238"></a>00238     dwRegionBaseAddr =
<a name="l00239"></a>00239         SDRAM_START_ADDRESS |
<a name="l00240"></a>00240         MPU_REGION_VALID |
<a name="l00241"></a>00241         MPU_DEFAULT_SDRAM_REGION;        <span class="comment">//7</span>
<a name="l00242"></a>00242 
<a name="l00243"></a>00243     dwRegionAttr =
<a name="l00244"></a>00244         MPU_AP_FULL_ACCESS    |
<a name="l00245"></a>00245         INNER_NORMAL_WB_RWA_TYPE(SHAREABLE) |
<a name="l00246"></a>00246         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(SDRAM_END_ADDRESS - SDRAM_START_ADDRESS) |
<a name="l00247"></a>00247         MPU_REGION_ENABLE;
<a name="l00248"></a>00248 
<a name="l00249"></a>00249     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00250"></a>00250 
<a name="l00251"></a>00251     <span class="comment">/****************************************************</span>
<a name="l00252"></a>00252 <span class="comment">        QSPI memory region --- Strongly ordered</span>
<a name="l00253"></a>00253 <span class="comment">        START_Addr:-  0x80000000UL</span>
<a name="l00254"></a>00254 <span class="comment">        END_Addr:-    0x9FFFFFFFUL</span>
<a name="l00255"></a>00255 <span class="comment">    ******************************************************/</span>
<a name="l00256"></a>00256     dwRegionBaseAddr =
<a name="l00257"></a>00257         QSPI_START_ADDRESS |
<a name="l00258"></a>00258         MPU_REGION_VALID |
<a name="l00259"></a>00259         MPU_QSPIMEM_REGION;              <span class="comment">//8</span>
<a name="l00260"></a>00260 
<a name="l00261"></a>00261     dwRegionAttr =
<a name="l00262"></a>00262         MPU_AP_FULL_ACCESS |
<a name="l00263"></a>00263         STRONGLY_ORDERED_SHAREABLE_TYPE |
<a name="l00264"></a>00264         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(QSPI_END_ADDRESS - QSPI_START_ADDRESS) |
<a name="l00265"></a>00265         MPU_REGION_ENABLE;
<a name="l00266"></a>00266 
<a name="l00267"></a>00267     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00268"></a>00268 
<a name="l00269"></a>00269 
<a name="l00270"></a>00270     <span class="comment">/****************************************************</span>
<a name="l00271"></a>00271 <span class="comment">        USB RAM Memory region --- Device</span>
<a name="l00272"></a>00272 <span class="comment">        START_Addr:-  0xA0100000UL</span>
<a name="l00273"></a>00273 <span class="comment">        END_Addr:-    0xA01FFFFFUL</span>
<a name="l00274"></a>00274 <span class="comment">    ******************************************************/</span>
<a name="l00275"></a>00275     dwRegionBaseAddr =
<a name="l00276"></a>00276         USBHSRAM_START_ADDRESS |
<a name="l00277"></a>00277         MPU_REGION_VALID |
<a name="l00278"></a>00278         MPU_USBHSRAM_REGION;              <span class="comment">//9</span>
<a name="l00279"></a>00279 
<a name="l00280"></a>00280     dwRegionAttr =
<a name="l00281"></a>00281         MPU_AP_FULL_ACCESS |
<a name="l00282"></a>00282         MPU_REGION_EXECUTE_NEVER |
<a name="l00283"></a>00283         SHAREABLE_DEVICE_TYPE |
<a name="l00284"></a>00284         <a class="code" href="mpu_8c.html#a5bdbf8327da8abb7c67a214586df72f4" title="Calculate region size for the RASR.">MPU_CalMPURegionSize</a>(USBHSRAM_END_ADDRESS - USBHSRAM_START_ADDRESS) |
<a name="l00285"></a>00285         MPU_REGION_ENABLE;
<a name="l00286"></a>00286 
<a name="l00287"></a>00287     <a class="code" href="mpu_8c.html#a5b599da2790baa9affb17efe20e758a1" title="Setup a memory region.">MPU_SetRegion</a>(dwRegionBaseAddr, dwRegionAttr);
<a name="l00288"></a>00288 
<a name="l00289"></a>00289 
<a name="l00290"></a>00290     <span class="comment">/* Enable the memory management fault , Bus Fault, Usage Fault exception */</span>
<a name="l00291"></a>00291     SCB-&gt;SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
<a name="l00292"></a>00292                    | SCB_SHCSR_USGFAULTENA_Msk);
<a name="l00293"></a>00293 
<a name="l00294"></a>00294     <span class="comment">/* Enable the MPU region */</span>
<a name="l00295"></a>00295     <a class="code" href="mpu_8c.html#a04bb5350667e9ca80c259db5544c7bec" title="Enables the MPU module.">MPU_Enable</a>(MPU_ENABLE | MPU_PRIVDEFENA);
<a name="l00296"></a>00296 
<a name="l00297"></a>00297     memory_sync();
<a name="l00298"></a>00298 }
<a name="l00299"></a>00299 
<a name="l00300"></a>00300 <span class="preprocessor">#ifdef ENABLE_TCM</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span>
<a name="l00302"></a>00302 <span class="preprocessor">#if defined (__ICCARM__) </span><span class="comment">/* IAR Ewarm */</span>
<a name="l00303"></a>00303 <span class="preprocessor">    #pragma section = &quot;CSTACK&quot;</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">    #pragma section = &quot;CSTACK_DTCM&quot;</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">    #define SRAM_STACK_BASE     (__section_begin(&quot;CSTACK&quot;))</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">    #define DTCM_STACK_BASE     (__section_begin(&quot;CSTACK_DTCM&quot;))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">    #define SRAM_STACK_LIMIT    (__section_end(&quot;CSTACK&quot;))</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">    #define DTCM_STACK_LIMIT    (__section_end(&quot;CSTACK_DTCM&quot;))</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#elif defined (__CC_ARM)  </span><span class="comment">/* MDK */</span>
<a name="l00310"></a>00310     <span class="keyword">extern</span> uint32_t Image$$ARM_LIB_STACK$$Base;
<a name="l00311"></a>00311     <span class="keyword">extern</span> uint32_t Image$$ARM_LIB_STACK$$ZI$$Limit;
<a name="l00312"></a>00312     <span class="keyword">extern</span> uint32_t Image$$DTCM_STACK$$Base;
<a name="l00313"></a>00313     <span class="keyword">extern</span> uint32_t Image$$DTCM_STACK$$ZI$$Limit;
<a name="l00314"></a>00314 <span class="preprocessor">    #define SRAM_STACK_BASE     (&amp;Image$$ARM_LIB_STACK$$Base)</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span><span class="preprocessor">    #define DTCM_STACK_BASE     (&amp;Image$$DTCM_STACK$$Base)</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">    #define SRAM_STACK_LIMIT    (&amp;Image$$ARM_LIB_STACK$$ZI$$Limit)</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">    #define DTCM_STACK_LIMIT    (&amp;Image$$DTCM_STACK$$ZI$$Limit)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#elif defined (__GNUC__)  </span><span class="comment">/* GCC */</span>
<a name="l00319"></a>00319     <span class="keyword">extern</span> <span class="keywordtype">char</span> _sdtcm_stack, _edtcm_stack, _sstack, _estack;
<a name="l00320"></a>00320 <span class="preprocessor">    #define SRAM_STACK_BASE     ((void *)(&amp;_sstack))</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">    #define DTCM_STACK_BASE     ((void *)(&amp;_sdtcm_stack))</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">    #define SRAM_STACK_LIMIT    ((void *)(&amp;_estack))</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">    #define DTCM_STACK_LIMIT    ((void *)(&amp;_edtcm_stack))</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00326"></a>00326 <span class="comment">/** \brief  Change stack&#39;s location to DTCM</span>
<a name="l00327"></a>00327 <span class="comment"></span>
<a name="l00328"></a>00328 <span class="comment">    The function changes the stack&#39;s location from SRAM to DTCM</span>
<a name="l00329"></a>00329 <span class="comment"> */</span>
<a name="l00330"></a>00330 <span class="keywordtype">void</span> TCM_StackInit(<span class="keywordtype">void</span>);
<a name="l00331"></a>00331 <span class="keywordtype">void</span> TCM_StackInit(<span class="keywordtype">void</span>)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     uint32_t <a class="code" href="examples_2periph__protect_2main_8c.html#a106faa3ad3783bae5a01fc40cfd9cdce">offset</a> = (uint32_t)SRAM_STACK_LIMIT - (uint32_t)DTCM_STACK_LIMIT;
<a name="l00334"></a>00334     <span class="keyword">volatile</span> <span class="keywordtype">char</span> *dst = (<span class="keyword">volatile</span> <span class="keywordtype">char</span> *)DTCM_STACK_LIMIT;
<a name="l00335"></a>00335     <span class="keyword">volatile</span> <span class="keywordtype">char</span> *src = (<span class="keyword">volatile</span> <span class="keywordtype">char</span> *)SRAM_STACK_LIMIT;
<a name="l00336"></a>00336 
<a name="l00337"></a>00337     <span class="comment">/* copy stack data from SRAM to DTCM */</span>
<a name="l00338"></a>00338     <span class="keywordflow">while</span> (src &gt; (<span class="keyword">volatile</span> <span class="keywordtype">char</span> *)SRAM_STACK_BASE)
<a name="l00339"></a>00339         *--dst = *--src;
<a name="l00340"></a>00340 
<a name="l00341"></a>00341     __set_MSP(__get_MSP() - offset);
<a name="l00342"></a>00342 }
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 <span class="preprocessor">#endif</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>
<a name="l00346"></a>00346 <span class="comment"></span>
<a name="l00347"></a>00347 <span class="comment">/**</span>
<a name="l00348"></a>00348 <span class="comment"> * \brief Performs the low-level initialization of the chip.</span>
<a name="l00349"></a>00349 <span class="comment"> */</span>
<a name="l00350"></a><a class="code" href="board__lowlevel_8c.html#a3bcea99c8a544fd0c3a62f43d1259072">00350</a> <span class="keyword">extern</span> WEAK <span class="keywordtype">void</span> <a class="code" href="board__lowlevel_8h.html#a7cecd108fd88dec10ce2e97ad905e4ef" title="Performs the low-level initialization of the chip.">LowLevelInit</a>(<span class="keywordtype">void</span>)
<a name="l00351"></a>00351 {
<a name="l00352"></a>00352 
<a name="l00353"></a>00353     SystemInit();
<a name="l00354"></a>00354 <span class="preprocessor">#ifndef MPU_EXAMPLE_FEATURE</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span>    <a class="code" href="board__lowlevel_8h.html#a9744d00e2d0a1292c99875113204bcfc" title="Set up a memory region.">_SetupMemoryRegion</a>();
<a name="l00356"></a>00356 <span class="preprocessor">#endif</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span>
<a name="l00358"></a>00358 <span class="preprocessor">#if defined(FFT_DEMO) &amp;&amp; (defined(__GNUC__) || defined(__CC_ARM))</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span>    <span class="comment">/* Enabling the FPU */</span>
<a name="l00360"></a>00360     SCB-&gt;CPACR |= 0x00F00000;
<a name="l00361"></a>00361     __DSB();
<a name="l00362"></a>00362     __ISB();
<a name="l00363"></a>00363 <span class="preprocessor">#endif</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span>
<a name="l00365"></a>00365 <span class="preprocessor">#if defined(ENABLE_TCM) &amp;&amp; defined(__GNUC__)</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span>    <span class="keyword">volatile</span> <span class="keywordtype">char</span> *dst = &amp;_sitcm;
<a name="l00367"></a>00367     <span class="keyword">volatile</span> <span class="keywordtype">char</span> *src = &amp;_itcm_lma;
<a name="l00368"></a>00368 
<a name="l00369"></a>00369     <span class="comment">/* copy code_TCM from flash to ITCM */</span>
<a name="l00370"></a>00370     <span class="keywordflow">while</span> (dst &lt; &amp;_eitcm)
<a name="l00371"></a>00371         *dst++ = *src++;
<a name="l00372"></a>00372 
<a name="l00373"></a>00373 <span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>}
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
