#Build: Fabric Compiler 2021.1-SP7.1, Build 90533, Mar 18 18:43 2022
#Install: D:\programs\PDS2021\PDS_2021.1-SP7.1-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: LAPTOP-R7000P
Generated by Fabric Compiler (version 2021.1-SP7.1 build 90533) at Wed Nov  9 19:14:44 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[2]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[2]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[3]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[3]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[4]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[4]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[5]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[5]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[6]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[6]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[7]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[7]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[7]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[9]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[9]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[9]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[10]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[10]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[11]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[11]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[12]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[12]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[13]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[13]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[13]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[14]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[14]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[15]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[15]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_0/gateop_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[17]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[17]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[18]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[18]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[19]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[19]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[20]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[20]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[20]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[21]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[21]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[22]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[22]/opit_0_inv_L5Q_perm/L6 --> CLKROUTE_319/M
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[23]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[23]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[0]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[2]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[2]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[2]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[3]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[3]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[4]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[4]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[5]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[5]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[5]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[6]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[6]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[7]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[7]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[7]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[0]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[1]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[2]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[2]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[3]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[3]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[3]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[4]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[4]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[4]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[5]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[5]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[6]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[6]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[7]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[7]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/L6 --> CLKROUTE_361/M
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[8]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[8]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[8]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[9]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[9]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[10]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[10]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[11]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[11]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[12]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[12]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[13]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[13]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[14]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[14]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[15]/opit_0_inv_L5Q_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[15]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[8]/opit_0_inv_L5Q/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[8]/opit_0_inv_L5Q/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[8]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[9]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[9]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[9]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[10]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[10]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[11]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[11]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[12]/opit_0_inv_L5Q/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[12]/opit_0_inv_L5Q/L6 --> CLKROUTE_301/M
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[13]/opit_0_inv_L5Q_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[13]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[14]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[14]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[15]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[15]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[16]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[16]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[16]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[17]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[17]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[18]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[18]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[19]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[19]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[20]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[20]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[21]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[21]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[22]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[22]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[23]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/min_RGB[23]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[16]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[16]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[16]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[17]/opit_0_inv_L5Q/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[17]/opit_0_inv_L5Q/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[17]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[18]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[18]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[19]/opit_0_inv_L5Q_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[19]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[20]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[20]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[21]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[21]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[22]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[22]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[23]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/min_RGB[23]/opit_0_inv_L5Q_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[23]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/L6 --> CLKROUTE_349/M
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_l6l5_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/I4
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[0]/opit_0_inv_L5Q_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[8]/opit_0_inv_L5Q_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/min_RGB[16]/opit_0_inv_L5Q_perm/I4
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws_B' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
End dump timing report
Action report_timing: Real time elapsed is 24.000 sec
Action report_timing: CPU time elapsed is 21.375 sec
Current time: Wed Nov  9 19:15:06 2022
Action report_timing: Peak memory pool usage is 1,144,004,608 bytes
Report timing is finished successfully.
