--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
33 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X70Y36.D    SLICE_X70Y36.D3  !
 ! apath/InstrCounter_addsub0000<0>  LICE_X92Y25.AMUX  SLICE_X92Y25.A3  !
 ! apath/InstrCounter_addsub0000<1>  LICE_X92Y25.BMUX  SLICE_X92Y25.B1  !
 ! apath/InstrCounter_addsub0000<2>  LICE_X92Y25.CMUX  SLICE_X92Y25.C1  !
 ! apath/InstrCounter_addsub0000<3>  LICE_X92Y25.DMUX  SLICE_X92Y25.D3  !
 ! apath/InstrCounter_addsub0000<4>  LICE_X92Y26.AMUX  SLICE_X92Y26.A3  !
 ! apath/InstrCounter_addsub0000<5>  LICE_X92Y26.BMUX  SLICE_X92Y26.B1  !
 ! apath/InstrCounter_addsub0000<6>  LICE_X92Y26.CMUX  SLICE_X92Y26.C1  !
 ! apath/InstrCounter_addsub0000<7>  LICE_X92Y26.DMUX  SLICE_X92Y26.D3  !
 ! apath/InstrCounter_addsub0000<8>  LICE_X92Y27.AMUX  SLICE_X92Y27.A3  !
 ! apath/InstrCounter_addsub0000<9>  LICE_X92Y27.BMUX  SLICE_X92Y27.B1  !
 ! path/InstrCounter_addsub0000<10>  LICE_X92Y27.CMUX  SLICE_X92Y27.C1  !
 ! path/InstrCounter_addsub0000<11>  LICE_X92Y27.DMUX  SLICE_X92Y27.D3  !
 ! path/InstrCounter_addsub0000<12>  LICE_X92Y28.AMUX  SLICE_X92Y28.A5  !
 ! path/InstrCounter_addsub0000<13>  LICE_X92Y28.BMUX  SLICE_X92Y28.B1  !
 ! path/InstrCounter_addsub0000<14>  LICE_X92Y28.CMUX  SLICE_X92Y28.C5  !
 ! path/InstrCounter_addsub0000<15>  LICE_X92Y28.DMUX  SLICE_X92Y28.D3  !
 ! path/InstrCounter_addsub0000<16>  LICE_X92Y29.AMUX  SLICE_X92Y29.A3  !
 ! path/InstrCounter_addsub0000<17>  LICE_X92Y29.BMUX  SLICE_X92Y29.B1  !
 ! path/InstrCounter_addsub0000<18>  LICE_X92Y29.CMUX  SLICE_X92Y29.C1  !
 ! path/InstrCounter_addsub0000<19>  LICE_X92Y29.DMUX  SLICE_X92Y29.D3  !
 ! path/InstrCounter_addsub0000<20>  LICE_X92Y30.AMUX  SLICE_X92Y30.A5  !
 ! path/InstrCounter_addsub0000<21>  LICE_X92Y30.BMUX  SLICE_X92Y30.B1  !
 ! path/InstrCounter_addsub0000<22>  LICE_X92Y30.CMUX  SLICE_X92Y30.C1  !
 ! path/InstrCounter_addsub0000<23>  LICE_X92Y30.DMUX  SLICE_X92Y30.D5  !
 ! path/InstrCounter_addsub0000<24>  LICE_X92Y31.AMUX  SLICE_X92Y31.A5  !
 ! path/InstrCounter_addsub0000<25>  LICE_X92Y31.BMUX  SLICE_X92Y31.B5  !
 ! path/InstrCounter_addsub0000<26>  LICE_X92Y31.CMUX  SLICE_X92Y31.C1  !
 ! path/InstrCounter_addsub0000<27>  LICE_X92Y31.DMUX  SLICE_X92Y31.D3  !
 ! path/InstrCounter_addsub0000<28>  LICE_X92Y32.AMUX  SLICE_X92Y32.A5  !
 ! path/InstrCounter_addsub0000<29>  LICE_X92Y32.BMUX  SLICE_X92Y32.B5  !
 ! path/InstrCounter_addsub0000<30>  LICE_X92Y32.CMUX  SLICE_X92Y32.C5  !
 ! path/InstrCounter_addsub0000<31>  LICE_X92Y32.DMUX  SLICE_X92Y32.D3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  -0.103ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Error:      0.703ns delay exceeds   0.600ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.371ns delay meets   0.600ns timing constraint by 0.229ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.894ns.
--------------------------------------------------------------------------------
Slack:                  -0.294ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Error:      0.894ns delay exceeds   0.600ns timing constraint by 0.294ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.894  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.803  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.838  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.835  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.838  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.993  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.803  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.055ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      3.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.894   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (2.161ns logic, 0.894ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.863ns (2.161ns logic, 0.702ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.161ns logic, 0.702ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.161ns logic, 0.529ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.532ns (2.161ns logic, 0.371ns route)
                                                         (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.618ns (2.276ns logic, 0.342ns route)
                                                         (86.9% logic, 13.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.276ns logic, 0.487ns route)
                                                       (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.922ns (2.276ns logic, 0.646ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (2.276ns logic, 0.646ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.099ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.823   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      3.099ns (2.276ns logic, 0.823ns route)
                                                       (73.4% logic, 26.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.000ns.
 Maximum delay is   2.024ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.922   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (1.098ns logic, 0.922ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.996ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.922   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (1.074ns logic, 0.922ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.790   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (1.098ns logic, 0.790ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.790   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (1.074ns logic, 0.790ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.790   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (1.098ns logic, 0.790ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.790   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (1.074ns logic, 0.790ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.772ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.674   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (1.098ns logic, 0.674ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.748ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.674   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.748ns (1.074ns logic, 0.674ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (1.098ns logic, 0.785ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.859ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (1.074ns logic, 0.785ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y68.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y68.CE1     net (fanout=8)        0.719   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y68.CLK     Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (1.098ns logic, 0.719ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y68.CE1     net (fanout=8)        0.719   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y68.CLKB    Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.793ns (1.074ns logic, 0.719ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.737ns logic, 0.205ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.205   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.763ns logic, 0.205ns route)
                                                       (78.8% logic, 21.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.949ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.737ns logic, 0.212ns route)
                                                       (77.7% logic, 22.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.953ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.763ns logic, 0.212ns route)
                                                       (78.3% logic, 21.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.331   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.737ns logic, 0.331ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.331   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.763ns logic, 0.331ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.737ns logic, 0.327ns route)
                                                       (69.3% logic, 30.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.327   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.763ns logic, 0.327ns route)
                                                       (70.0% logic, 30.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.737ns logic, 0.346ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.763ns logic, 0.346ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.333   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.737ns logic, 0.333ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y277.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.333   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y277.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.763ns logic, 0.333ns route)
                                                       (69.6% logic, 30.4% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y276.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y276.CE1    net (fanout=8)        0.333   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y276.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.737ns logic, 0.333ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y276.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.318 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y276.CE1    net (fanout=8)        0.333   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y276.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.763ns logic, 0.333ns route)
                                                       (69.6% logic, 30.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10304999652580634624 paths analyzed, 11068 endpoints analyzed, 1574 failing endpoints
 1574 timing errors detected. (1574 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 106.294ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_7_31 (SLICE_X89Y28.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -43.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_7_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.666ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.224ns (3.530 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_7_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y28.DX      net (fanout=31)       0.715   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y28.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_7_31
                                                       CPU/the_datapath/the_regfile/the_registers_7_31
    -------------------------------------------------  ---------------------------
    Total                                     52.666ns (20.721ns logic, 31.945ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_7_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.447ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.224ns (3.530 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_7_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y28.DX      net (fanout=31)       0.715   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y28.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_7_31
                                                       CPU/the_datapath/the_regfile/the_registers_7_31
    -------------------------------------------------  ---------------------------
    Total                                     52.447ns (19.817ns logic, 32.630ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_7_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.395ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.224ns (3.530 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_7_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y28.DX      net (fanout=31)       0.715   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y28.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_7_31
                                                       CPU/the_datapath/the_regfile/the_registers_7_31
    -------------------------------------------------  ---------------------------
    Total                                     52.395ns (19.817ns logic, 32.578ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_3_31 (SLICE_X88Y28.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -43.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_3_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.659ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.224ns (3.530 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y28.DX      net (fanout=31)       0.715   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y28.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_3_31
                                                       CPU/the_datapath/the_regfile/the_registers_3_31
    -------------------------------------------------  ---------------------------
    Total                                     52.659ns (20.714ns logic, 31.945ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_3_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.440ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.224ns (3.530 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y28.DX      net (fanout=31)       0.715   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y28.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_3_31
                                                       CPU/the_datapath/the_regfile/the_registers_3_31
    -------------------------------------------------  ---------------------------
    Total                                     52.440ns (19.810ns logic, 32.630ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_3_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.388ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.224ns (3.530 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y28.DX      net (fanout=31)       0.715   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y28.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_3_31
                                                       CPU/the_datapath/the_regfile/the_registers_3_31
    -------------------------------------------------  ---------------------------
    Total                                     52.388ns (19.810ns logic, 32.578ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_30_31 (SLICE_X87Y27.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -43.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_30_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.624ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (3.525 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X87Y27.DX      net (fanout=31)       0.673   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X87Y27.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_30_31
                                                       CPU/the_datapath/the_regfile/the_registers_30_31
    -------------------------------------------------  ---------------------------
    Total                                     52.624ns (20.721ns logic, 31.903ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_30_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.405ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (3.525 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X87Y27.DX      net (fanout=31)       0.673   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X87Y27.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_30_31
                                                       CPU/the_datapath/the_regfile/the_registers_30_31
    -------------------------------------------------  ---------------------------
    Total                                     52.405ns (19.817ns logic, 32.588ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_30_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.353ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (3.525 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_30_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X87Y27.DX      net (fanout=31)       0.673   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X87Y27.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_30_31
                                                       CPU/the_datapath/the_regfile/the_registers_30_31
    -------------------------------------------------  ---------------------------
    Total                                     52.353ns (19.817ns logic, 32.536ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_18_31 (SLICE_X86Y28.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -43.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.639ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.210ns (3.544 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X86Y28.DX      net (fanout=31)       0.688   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X86Y28.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     52.639ns (20.721ns logic, 31.918ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.420ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.210ns (3.544 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X86Y28.DX      net (fanout=31)       0.688   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X86Y28.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     52.420ns (19.817ns logic, 32.603ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.368ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.210ns (3.544 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X86Y28.DX      net (fanout=31)       0.688   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X86Y28.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     52.368ns (19.817ns logic, 32.551ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_12_31 (SLICE_X90Y26.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -43.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.653ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.178ns (3.576 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X90Y26.DX      net (fanout=31)       0.702   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X90Y26.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     52.653ns (20.721ns logic, 31.932ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.434ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.178ns (3.576 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X90Y26.DX      net (fanout=31)       0.702   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X90Y26.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     52.434ns (19.817ns logic, 32.617ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.382ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.178ns (3.576 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X90Y26.DX      net (fanout=31)       0.702   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X90Y26.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     52.382ns (19.817ns logic, 32.565ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_4_31 (SLICE_X89Y31.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -43.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_4_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.520ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.225ns (3.529 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y31.DX      net (fanout=31)       0.569   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y31.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_4_31
                                                       CPU/the_datapath/the_regfile/the_registers_4_31
    -------------------------------------------------  ---------------------------
    Total                                     52.520ns (20.721ns logic, 31.799ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_4_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.301ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.225ns (3.529 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y31.DX      net (fanout=31)       0.569   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y31.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_4_31
                                                       CPU/the_datapath/the_regfile/the_registers_4_31
    -------------------------------------------------  ---------------------------
    Total                                     52.301ns (19.817ns logic, 32.484ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_4_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.249ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.225ns (3.529 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y31.DX      net (fanout=31)       0.569   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y31.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_4_31
                                                       CPU/the_datapath/the_regfile/the_registers_4_31
    -------------------------------------------------  ---------------------------
    Total                                     52.249ns (19.817ns logic, 32.432ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_6_31 (SLICE_X91Y30.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -42.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.513ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.227ns (3.527 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X91Y30.DX      net (fanout=31)       0.562   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X91Y30.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_31
    -------------------------------------------------  ---------------------------
    Total                                     52.513ns (20.721ns logic, 31.792ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.294ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.227ns (3.527 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X91Y30.DX      net (fanout=31)       0.562   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X91Y30.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_31
    -------------------------------------------------  ---------------------------
    Total                                     52.294ns (19.817ns logic, 32.477ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_6_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.242ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.227ns (3.527 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_6_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X91Y30.DX      net (fanout=31)       0.562   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X91Y30.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/the_regfile/the_registers_6_31
    -------------------------------------------------  ---------------------------
    Total                                     52.242ns (19.817ns logic, 32.425ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_5_31 (SLICE_X88Y31.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -42.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.513ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.225ns (3.529 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y31.DX      net (fanout=31)       0.569   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y31.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_31
    -------------------------------------------------  ---------------------------
    Total                                     52.513ns (20.714ns logic, 31.799ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.294ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.225ns (3.529 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y31.DX      net (fanout=31)       0.569   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y31.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_31
    -------------------------------------------------  ---------------------------
    Total                                     52.294ns (19.810ns logic, 32.484ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_5_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.242ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.225ns (3.529 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_5_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X88Y31.DX      net (fanout=31)       0.569   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X88Y31.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_5_31
                                                       CPU/the_datapath/the_regfile/the_registers_5_31
    -------------------------------------------------  ---------------------------
    Total                                     52.242ns (19.810ns logic, 32.432ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_9_31 (SLICE_X90Y30.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -42.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_9_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.533ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.202ns (3.552 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_9_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X90Y30.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X90Y30.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_9_31
                                                       CPU/the_datapath/the_regfile/the_registers_9_31
    -------------------------------------------------  ---------------------------
    Total                                     52.533ns (20.721ns logic, 31.812ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_9_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.314ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.202ns (3.552 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_9_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X90Y30.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X90Y30.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_9_31
                                                       CPU/the_datapath/the_regfile/the_registers_9_31
    -------------------------------------------------  ---------------------------
    Total                                     52.314ns (19.817ns logic, 32.497ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_9_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.262ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.202ns (3.552 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_9_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X90Y30.DX      net (fanout=31)       0.582   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X90Y30.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_9_31
                                                       CPU/the_datapath/the_regfile/the_registers_9_31
    -------------------------------------------------  ---------------------------
    Total                                     52.262ns (19.817ns logic, 32.445ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_22_31 (SLICE_X89Y25.DX), 165888202660381152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -42.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.522ns (Levels of Logic = 56)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.207ns (3.547 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X82Y33.D2      net (fanout=4)        1.098   CPU/the_controller/N49
    SLICE_X82Y33.D       Tilo                  0.094   CPU/the_datapath/PrevInstruction_Reg<15>
                                                       CPU/the_controller/AluSelA<0>
    SLICE_X75Y31.A4      net (fanout=36)       1.262   CPU/ALU_Sel_A<0>
    SLICE_X75Y31.A       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh99
                                                       CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B4      net (fanout=93)       1.211   CPU/the_datapath/ALU_SrcA_Reg<0>
    SLICE_X81Y31.B       Tilo                  0.094   N818
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.A3      net (fanout=1)        0.587   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>
    SLICE_X81Y32.COUT    Topcya                0.509   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_lut<0>_rt
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<3>
    SLICE_X81Y33.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<7>
    SLICE_X81Y34.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<11>
    SLICE_X81Y35.COUT    Tbyp                  0.104   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.CIN     net (fanout=1)        0.000   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<15>
    SLICE_X81Y36.AMUX    Tcina                 0.271   CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
                                                       CPU/the_datapath/the_ALU/Maddsub_O_addsub0000_cy<19>
    SLICE_X79Y34.C4      net (fanout=1)        0.662   CPU/the_datapath/the_ALU/O_addsub0000<16>
    SLICE_X79Y34.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<16>141
                                                       CPU/the_datapath/ALU_OutMW<16>176_SW0
    SLICE_X73Y36.A2      net (fanout=1)        0.993   N754
    SLICE_X73Y36.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<17>
                                                       CPU/the_datapath/ALU_OutMW<16>308
    SLICE_X66Y34.B1      net (fanout=4)        1.654   CPU/Address<16>
    SLICE_X66Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<9>
                                                       CPU/the_controller/CTreset169_SW0
    SLICE_X91Y30.A6      net (fanout=2)        1.851   N679
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y25.DX      net (fanout=31)       0.571   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y25.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     52.522ns (20.721ns logic, 31.801ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.303ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.207ns (3.547 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.C1      net (fanout=36)       1.325   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<30>1
    SLICE_X82Y34.B3      net (fanout=8)        0.802   CPU/the_datapath/ALU_SrcA_Reg<30>
    SLICE_X82Y34.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>186
                                                       CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D2      net (fanout=5)        1.081   CPU/the_datapath/the_ALU/O_or000027
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y25.DX      net (fanout=31)       0.571   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y25.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     52.303ns (19.817ns logic, 32.486ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -42.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_22_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      52.251ns (Levels of Logic = 53)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.207ns (3.547 - 3.754)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_22_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B6      net (fanout=9)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X85Y30.B       Tilo                  0.094   CPU/the_controller/N49
                                                       fifo_reset1202_SW1
    SLICE_X85Y30.C2      net (fanout=4)        0.949   N986
    SLICE_X85Y30.C       Tilo                  0.094   CPU/the_controller/N49
                                                       _or00001_1
    SLICE_X85Y30.D5      net (fanout=1)        0.226   _or00001
    SLICE_X85Y30.D       Tilo                  0.094   CPU/the_controller/N49
                                                       CPU/the_controller/AluSelA<0>21
    SLICE_X77Y31.B1      net (fanout=4)        1.068   CPU/the_controller/N49
    SLICE_X77Y31.B       Tilo                  0.094   CPU/the_datapath/the_ALU/Sh100
                                                       CPU/the_controller/AluSelA<1>1
    SLICE_X82Y35.D1      net (fanout=36)       1.337   CPU/ALU_Sel_A<1>
    SLICE_X82Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_SrcA_Reg<17>
                                                       CPU/the_datapath/ALU_SrcA_Reg<17>1
    SLICE_X78Y35.D1      net (fanout=9)        1.066   CPU/the_datapath/ALU_SrcA_Reg<17>
    SLICE_X78Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000055
                                                       CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D3      net (fanout=5)        0.753   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X75Y35.D       Tilo                  0.094   CPU/the_datapath/the_ALU/O_or0000
                                                       CPU/the_datapath/the_ALU/O_or000081
    SLICE_X68Y33.A1      net (fanout=22)       1.600   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X68Y33.A       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<25>236
                                                       CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B1      net (fanout=1)        1.294   CPU/the_datapath/ALU_OutMW<25>170
    SLICE_X75Y37.B       Tilo                  0.094   CPU/the_datapath/ALU_OutMW<5>189
                                                       CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C6      net (fanout=1)        0.918   CPU/the_datapath/ALU_OutMW<25>186
    SLICE_X68Y35.C       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_datapath/ALU_OutMW<25>291
    SLICE_X68Y35.D5      net (fanout=4)        0.268   CPU/Address<25>
    SLICE_X68Y35.D       Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<25>
                                                       CPU/the_controller/CTreset1107
    SLICE_X91Y30.A2      net (fanout=2)        1.647   CPU/the_controller/CTreset1107
    SLICE_X91Y30.A       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_31
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X92Y25.A4      net (fanout=78)       1.152   CPU/the_datapath/CycleCounter_or0000
    SLICE_X92Y25.AMUX    Topaa                 0.374   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.A3      net (fanout=1)        0.459   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X92Y25.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X92Y25.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X92Y25.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y25.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X92Y25.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_5_12
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X92Y26.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X92Y26.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X92Y26.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X92Y26.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y26.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X92Y26.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_24_8
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X92Y27.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.A3      net (fanout=2)        0.468   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X92Y27.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X92Y27.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X92Y27.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y27.D3      net (fanout=2)        0.472   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X92Y27.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_9_8
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X92Y28.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X92Y28.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.B1      net (fanout=2)        0.748   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X92Y28.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.C5      net (fanout=2)        0.568   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X92Y28.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y28.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X92Y28.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_30_8
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X92Y29.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.A3      net (fanout=3)        0.468   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X92Y29.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.B1      net (fanout=3)        0.748   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X92Y29.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X92Y29.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y29.D3      net (fanout=3)        0.472   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X92Y29.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_22_8
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.CIN     net (fanout=1)        0.010   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X92Y30.AMUX    Tcina                 0.274   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.A5      net (fanout=3)        0.406   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X92Y30.BMUX    Topab                 0.487   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.B1      net (fanout=3)        0.752   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X92Y30.CMUX    Topbc                 0.658   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.C1      net (fanout=3)        0.745   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X92Y30.DMUX    Topcd                 0.486   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y30.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X92Y30.COUT    Topcyd                0.384   CPU/the_datapath/the_regfile/the_registers_2_8
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X92Y31.AMUX    Tcina                 0.274   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.A5      net (fanout=2)        0.402   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X92Y31.BMUX    Topab                 0.487   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X92Y31.CMUX    Topbc                 0.658   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X92Y31.DMUX    Topcd                 0.486   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y31.D3      net (fanout=2)        0.476   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X92Y31.COUT    Topcyd                0.384   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X92Y32.AMUX    Tcina                 0.274   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.A5      net (fanout=2)        0.399   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X92Y32.BMUX    Topab                 0.487   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X92Y32.CMUX    Topbc                 0.658   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X92Y32.C5      net (fanout=2)        0.555   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X92Y32.DMUX    Topcd                 0.486   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X89Y29.D1      net (fanout=2)        1.257   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X89Y29.D       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/InstrCounter<31>1
    SLICE_X89Y29.C6      net (fanout=1)        0.139   CPU/the_datapath/InstrCounter<31>
    SLICE_X89Y29.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_8_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X89Y25.DX      net (fanout=31)       0.571   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X89Y25.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_22_31
                                                       CPU/the_datapath/the_regfile/the_registers_22_31
    -------------------------------------------------  ---------------------------
    Total                                     52.251ns (19.817ns logic, 32.434ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb (SLICE_X30Y141.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg (FF)
  Destination:          mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.152 - 0.141)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg to mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y141.DQ     Tcko                  0.414   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg
    SLICE_X30Y141.CX     net (fanout=2)        0.156   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg
    SLICE_X30Y141.CLK    Tckdi       (-Th)     0.230   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.184ns logic, 0.156ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/dcache/active_data_line_188 (SLICE_X29Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/dcache/first_read_60 (FF)
  Destination:          mem_arch/dcache/active_data_line_188 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.174ns (1.531 - 1.357)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/dcache/first_read_60 to mem_arch/dcache/active_data_line_188
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y40.AQ      Tcko                  0.433   mem_arch/dcache/first_read<63>
                                                       mem_arch/dcache/first_read_60
    SLICE_X29Y38.A6      net (fanout=2)        0.269   mem_arch/dcache/first_read<60>
    SLICE_X29Y38.CLK     Tah         (-Th)     0.197   mem_arch/dcache/active_data_line<191>
                                                       mem_arch/dcache/active_data_line_mux0000<188>1
                                                       mem_arch/dcache/active_data_line_188
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.236ns logic, 0.269ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_1 (SLICE_X100Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0 (FF)
  Destination:          dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.155ns (1.701 - 1.546)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0 to dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y20.AQ     Tcko                  0.433   dvi/DVIData/PixCnt/RgnHS/FSM.State/Out<0>
                                                       dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_0
    SLICE_X100Y18.A6     net (fanout=2)        0.285   dvi/DVIData/PixCnt/RgnHS/FSM.State/Out<0>
    SLICE_X100Y18.CLK    Tah         (-Th)     0.219   dvi/DVIData/PixCnt/RgnHS/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnHS/FSM_DoneState<0>1
                                                       dvi/DVIData/PixCnt/RgnHS/FSM.State/Out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.214ns logic, 0.285ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y8.ADDRBL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_11 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 0)
  Clock Path Skew:      0.228ns (0.792 - 0.564)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_11 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X84Y44.BQ        Tcko                  0.433   mem_arch/icache/addr_hold<13>
                                                         mem_arch/icache/addr_hold_11
    RAMB36_X3Y8.ADDRBL12   net (fanout=10)       0.516   mem_arch/icache/addr_hold<11>
    RAMB36_X3Y8.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.655ns (0.139ns logic, 0.516ns route)
                                                         (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y8.ADDRBU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_11 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 0)
  Clock Path Skew:      0.223ns (0.787 - 0.564)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_11 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X84Y44.BQ        Tcko                  0.433   mem_arch/icache/addr_hold<13>
                                                         mem_arch/icache/addr_hold_11
    RAMB36_X3Y8.ADDRBU12   net (fanout=10)       0.516   mem_arch/icache/addr_hold<11>
    RAMB36_X3Y8.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.655ns (0.139ns logic, 0.516ns route)
                                                         (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X3Y9.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_12 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.211ns (0.775 - 0.564)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_12 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X84Y44.CQ        Tcko                  0.433   mem_arch/icache/addr_hold<13>
                                                         mem_arch/icache/addr_hold_12
    RAMB36_X3Y9.ADDRBL13   net (fanout=10)       0.510   mem_arch/icache/addr_hold<12>
    RAMB36_X3Y9.CLKBWRCLKL Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                         mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.649ns (0.139ns logic, 0.510ns route)
                                                         (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11 (SLICE_X82Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11 (FF)
  Destination:          mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.600 - 0.547)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11 to mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y9.BQ       Tcko                  0.414   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[12]
                                                       mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_11
    SLICE_X82Y9.BX       net (fanout=1)        0.312   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[11]
    SLICE_X82Y9.CLK      Tckdi       (-Th)     0.231   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1[12]
                                                       mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.183ns logic, 0.312ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 (SLICE_X80Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.136 - 0.126)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_5 to mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y7.BQ       Tcko                  0.414   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[7]
                                                       mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_5
    SLICE_X80Y7.BX       net (fanout=1)        0.282   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[5]
    SLICE_X80Y7.CLK      Tckdi       (-Th)     0.242   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[7]
                                                       mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X80Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.137 - 0.127)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_3 to mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y12.BQ      Tcko                  0.414   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[5]
                                                       mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_3
    SLICE_X80Y12.BX      net (fanout=1)        0.282   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc[3]
    SLICE_X80Y12.CLK     Tckdi       (-Th)     0.242   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg[5]
                                                       mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X78Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.166 - 0.129)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_1 to mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y6.BQ       Tcko                  0.414   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[3]
                                                       mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_1
    SLICE_X78Y6.BX       net (fanout=1)        0.302   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc[1]
    SLICE_X78Y6.CLK      Tckdi       (-Th)     0.231   mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg[3]
                                                       mem_arch/pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X2Y78.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X2Y79.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 17.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: dvi/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X2Y68.SR
  Clock network: dvi/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X25Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.581 - 0.561)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X25Y69.AX      net (fanout=1)        0.936   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X25Y69.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.463ns logic, 0.936ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X32Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X32Y66.CX      net (fanout=1)        0.814   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X32Y66.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X42Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X42Y66.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X42Y66.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X46Y66.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X46Y66.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X46Y66.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X32Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.045ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.522 - 0.527)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X32Y66.AX      net (fanout=1)        0.607   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X32Y66.CLK     Tdick                -0.012   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.438ns logic, 0.607ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X42Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.961ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (0.510 - 0.539)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    SLICE_X42Y66.AX      net (fanout=1)        0.519   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
    SLICE_X42Y66.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.961ns (0.442ns logic, 0.519ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X41Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (0.490 - 0.549)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X41Y66.AX      net (fanout=1)        0.488   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X41Y66.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.442ns logic, 0.488ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X14Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.986ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.631 - 0.625)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y69.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X14Y69.DX      net (fanout=1)        0.534   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X14Y69.CLK     Tdick                 0.002   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.452ns logic, 0.534ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X46Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.154 - 0.142)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y65.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    SLICE_X46Y66.AX      net (fanout=1)        0.510   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
    SLICE_X46Y66.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.442ns logic, 0.510ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X25Y69.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y69.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X25Y69.CX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X25Y69.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.454ns logic, 0.479ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X41Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X41Y66.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X41Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X47Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y65.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X47Y65.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X47Y65.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X25Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y69.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X25Y69.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X25Y69.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X32Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X32Y66.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X32Y66.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (SLICE_X25Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y69.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    SLICE_X25Y69.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<22>
    SLICE_X25Y69.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X47Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y65.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    SLICE_X47Y65.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<2>
    SLICE_X47Y65.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (SLICE_X41Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    SLICE_X41Y66.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<14>
    SLICE_X41Y66.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (SLICE_X42Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    SLICE_X42Y66.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<8>
    SLICE_X42Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X46Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X46Y66.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X46Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X42Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    SLICE_X42Y66.DX      net (fanout=1)        0.300   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<10>
    SLICE_X42Y66.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.195ns logic, 0.300ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X14Y69.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X14Y69.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4064 paths analyzed, 2426 endpoints analyzed, 11 failing endpoints
 11 timing errors detected. (6 setup errors, 5 hold errors, 0 component switching limit errors)
 Minimum period is   8.153ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y21.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      8.015ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.249 - 0.277)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A2         net (fanout=1)        3.005   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y56.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y21.ENBWRENL   net (fanout=4)        3.408   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y21.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         8.015ns (1.602ns logic, 6.413ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      8.015ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A2         net (fanout=1)        3.005   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y56.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y21.ENBWRENL   net (fanout=4)        3.408   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y21.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         8.015ns (1.602ns logic, 6.413ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      6.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (1.485 - 1.760)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y7.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A5         net (fanout=1)        1.681   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<3>
    SLICE_X27Y56.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y21.ENBWRENL   net (fanout=4)        3.408   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y21.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         6.691ns (1.602ns logic, 5.089ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y7.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (1.637 - 1.606)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A2        net (fanout=1)        3.005   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y56.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X0Y7.ENBWRENL   net (fanout=4)        1.985   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X0Y7.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        6.592ns (1.602ns logic, 4.990ns route)
                                                         (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (1.641 - 1.606)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A2        net (fanout=1)        3.005   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y56.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X0Y7.ENBWRENL   net (fanout=4)        1.985   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X0Y7.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        6.592ns (1.602ns logic, 4.990ns route)
                                                         (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (1.637 - 1.687)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X0Y8.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A3        net (fanout=1)        1.690   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X27Y56.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X0Y7.ENBWRENL   net (fanout=4)        1.985   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X0Y7.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        5.277ns (1.602ns logic, 3.675ns route)
                                                         (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X0Y8.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      6.096ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (1.566 - 1.606)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A2        net (fanout=1)        3.005   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y56.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X0Y8.ENBWRENL   net (fanout=4)        1.489   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X0Y8.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        6.096ns (1.602ns logic, 4.494ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      6.096ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (1.569 - 1.606)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A2        net (fanout=1)        3.005   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y56.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X0Y8.ENBWRENL   net (fanout=4)        1.489   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X0Y8.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        6.096ns (1.602ns logic, 4.494ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (1.566 - 1.760)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X0Y7.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A5        net (fanout=1)        1.681   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<3>
    SLICE_X27Y56.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X0Y8.ENBWRENL   net (fanout=4)        1.489   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X0Y8.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        4.772ns (1.602ns logic, 3.170ns route)
                                                         (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y11.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.198ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (1.503 - 1.606)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A2         net (fanout=1)        3.005   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y56.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y11.ENBWRENL   net (fanout=4)        0.591   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y11.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.198ns (1.602ns logic, 3.596ns route)
                                                          (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.198ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (1.506 - 1.606)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A2         net (fanout=1)        3.005   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X27Y56.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y11.ENBWRENL   net (fanout=4)        0.591   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y11.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.198ns (1.602ns logic, 3.596ns route)
                                                          (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 1)
  Clock Path Skew:      -0.257ns (1.503 - 1.760)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y7.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X27Y56.A5         net (fanout=1)        1.681   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<3>
    SLICE_X27Y56.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y11.ENBWRENL   net (fanout=4)        0.591   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y11.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         3.874ns (1.602ns logic, 2.272ns route)
                                                          (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (SLICE_X45Y131.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 0)
  Clock Path Skew:      -0.328ns (3.426 - 3.754)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y30.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X45Y131.DX     net (fanout=9)        4.324   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X45Y131.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.473ns logic, 4.324ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y11.DIBDIL13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (1.503 - 1.534)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y118.CQ        Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<63>
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_62
    RAMB36_X1Y11.DIBDIL13   net (fanout=1)        4.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<62>
    RAMB36_X1Y11.CLKBWRCLKL Trdck_DI              0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.023ns (0.792ns logic, 4.231ns route)
                                                          (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (3.599 - 3.579)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y111.DQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X16Y101.A2     net (fanout=2)        2.173   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X16Y101.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (0.978ns logic, 3.800ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (3.599 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X16Y101.A6     net (fanout=155)      1.266   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X16Y101.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (0.978ns logic, 2.893ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.716 - 0.674)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y114.DQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X16Y101.A5     net (fanout=2)        1.135   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X16Y101.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/odt_01
    OLOGIC_X0Y233.D1     net (fanout=1)        1.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/odt
    OLOGIC_X0Y233.CLK    Todck                 0.434   DDR2_ODT_OBUF
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_ddr2.gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.978ns logic, 2.762ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (SLICE_X24Y73.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (3.389 - 3.552)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y111.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X46Y91.C6      net (fanout=4)        1.558   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X46Y91.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X46Y91.D5      net (fanout=1)        0.250   N38
    SLICE_X46Y91.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y73.AX      net (fanout=8)        1.750   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y73.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.006ns logic, 3.558ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.102ns (1.285 - 1.183)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y92.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X46Y91.C4      net (fanout=3)        1.134   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X46Y91.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X46Y91.D5      net (fanout=1)        0.250   N38
    SLICE_X46Y91.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y73.AX      net (fanout=8)        1.750   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y73.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.006ns logic, 3.134ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (1.285 - 1.359)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X46Y91.D4      net (fanout=4)        1.125   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X46Y91.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y73.AX      net (fanout=8)        1.750   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y73.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (0.912ns logic, 2.875ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (SLICE_X24Y79.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (3.403 - 3.552)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y111.CQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X46Y91.C6      net (fanout=4)        1.558   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X46Y91.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X46Y91.D5      net (fanout=1)        0.250   N38
    SLICE_X46Y91.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y79.AX      net (fanout=8)        1.740   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y79.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.554ns (1.006ns logic, 3.548ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 2)
  Clock Path Skew:      0.116ns (1.299 - 1.183)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y92.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X46Y91.C4      net (fanout=3)        1.134   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X46Y91.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X46Y91.D5      net (fanout=1)        0.250   N38
    SLICE_X46Y91.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y79.AX      net (fanout=8)        1.740   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y79.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (1.006ns logic, 3.124ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.299 - 1.359)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X46Y91.D4      net (fanout=4)        1.125   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X46Y91.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y79.AX      net (fanout=8)        1.740   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X24Y79.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.912ns logic, 2.865ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y11.DIBDIU13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63 (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (1.506 - 1.534)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y118.DQ        Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<63>
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_63
    RAMB36_X1Y11.DIBDIU13   net (fanout=1)        4.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<63>
    RAMB36_X1Y11.CLKBWRCLKU Trdck_DI              0.342   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.797ns (0.792ns logic, 4.005ns route)
                                                          (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X40Y100.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.336ns (3.640 - 3.304)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y99.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[33].u_ff_gate_dly
    SLICE_X40Y100.A5     net (fanout=1)        0.350   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<33>
    SLICE_X40Y100.CLK    Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.195ns logic, 0.350ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.253ns (3.658 - 3.405)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly
    SLICE_X24Y79.A6      net (fanout=1)        0.271   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<14>
    SLICE_X24Y79.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.214ns logic, 0.271ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (SLICE_X40Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (3.530 - 3.304)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y86.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4
    SLICE_X40Y86.AX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<4>
    SLICE_X40Y86.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.178ns logic, 0.281ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y100.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.346ns (3.678 - 3.332)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y99.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[38].u_ff_gate_dly
    SLICE_X32Y100.A5     net (fanout=1)        0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<38>
    SLICE_X32Y100.CLK    Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.214ns logic, 0.368ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (SLICE_X40Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (3.530 - 3.304)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y86.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6
    SLICE_X40Y86.CX      net (fanout=1)        0.281   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<6>
    SLICE_X40Y86.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.184ns logic, 0.281ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (SLICE_X40Y86.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (3.530 - 3.304)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y86.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7
    SLICE_X40Y86.DX      net (fanout=1)        0.290   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
    SLICE_X40Y86.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.184ns logic, 0.290ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X40Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.336ns (3.640 - 3.304)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y99.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly
    SLICE_X40Y100.A6     net (fanout=1)        0.407   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<34>
    SLICE_X40Y100.CLK    Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.195ns logic, 0.407ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X32Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.636ns (Levels of Logic = 1)
  Clock Path Skew:      0.346ns (3.678 - 3.332)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y99.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[39].u_ff_gate_dly
    SLICE_X32Y100.A6     net (fanout=1)        0.422   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<39>
    SLICE_X32Y100.CLK    Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.636ns (0.214ns logic, 0.422ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.253ns (3.658 - 3.405)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.BQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly
    SLICE_X24Y79.A5      net (fanout=1)        0.353   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<13>
    SLICE_X24Y79.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.214ns logic, 0.353ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X60Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.239ns (3.493 - 3.254)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y79.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X60Y79.A5      net (fanout=1)        0.361   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X60Y79.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.195ns logic, 0.361ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926 paths analyzed, 790 endpoints analyzed, 273 failing endpoints
 273 timing errors detected. (273 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.756ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16 (SLICE_X11Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.692ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.255ns (3.435 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.B5      net (fanout=155)      0.738   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y79.SR      net (fanout=11)       1.863   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y79.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.091ns logic, 2.601ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (1.331 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X18Y90.B3      net (fanout=1)        0.600   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y79.SR      net (fanout=11)       1.863   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y79.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_16
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (1.112ns logic, 2.463ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28 (SLICE_X11Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.692ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.255ns (3.435 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.B5      net (fanout=155)      0.738   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y79.SR      net (fanout=11)       1.863   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y79.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.091ns logic, 2.601ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (1.331 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X18Y90.B3      net (fanout=1)        0.600   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y79.SR      net (fanout=11)       1.863   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y79.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_28
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (1.112ns logic, 2.463ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (SLICE_X11Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.692ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.255ns (3.435 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.B5      net (fanout=155)      0.738   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y79.SR      net (fanout=11)       1.863   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y79.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.091ns logic, 2.601ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (1.331 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X18Y90.B3      net (fanout=1)        0.600   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y79.SR      net (fanout=11)       1.863   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y79.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (1.112ns logic, 2.463ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4 (SLICE_X11Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.255ns (3.435 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.B5      net (fanout=155)      0.738   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y79.SR      net (fanout=11)       1.863   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y79.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (1.089ns logic, 2.601ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.573ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (1.331 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X18Y90.B3      net (fanout=1)        0.600   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X11Y79.SR      net (fanout=11)       1.863   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X11Y79.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_4
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (1.110ns logic, 2.463ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8 (SLICE_X13Y79.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.260ns (3.430 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.B5      net (fanout=155)      0.738   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y79.SR      net (fanout=11)       1.558   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y79.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.089ns logic, 2.296ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.268ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (1.326 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X18Y90.B3      net (fanout=1)        0.600   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X18Y90.B       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X13Y79.SR      net (fanout=11)       1.558   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X13Y79.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<8>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.110ns logic, 2.158ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (SLICE_X6Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.501ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.121ns (3.569 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.A5      net (fanout=155)      0.743   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y101.SR      net (fanout=16)       1.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.091ns logic, 2.410ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.465 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X18Y90.A6      net (fanout=1)        0.452   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y101.SR      net (fanout=16)       1.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_46
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (1.112ns logic, 2.119ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (SLICE_X6Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.501ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.121ns (3.569 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.A5      net (fanout=155)      0.743   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y101.SR      net (fanout=16)       1.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.091ns logic, 2.410ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.465 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X18Y90.A6      net (fanout=1)        0.452   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y101.SR      net (fanout=16)       1.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_47
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (1.112ns logic, 2.119ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45 (SLICE_X6Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.499ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.121ns (3.569 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.A5      net (fanout=155)      0.743   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y101.SR      net (fanout=16)       1.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y101.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (1.089ns logic, 2.410ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.465 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X18Y90.A6      net (fanout=1)        0.452   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y101.SR      net (fanout=16)       1.667   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X6Y101.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_45
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.110ns logic, 2.119ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49 (SLICE_X9Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.164ns (3.526 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.A5      net (fanout=155)      0.743   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y101.SR      net (fanout=16)       1.596   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (1.091ns logic, 2.339ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (1.422 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X18Y90.A6      net (fanout=1)        0.452   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y101.SR      net (fanout=16)       1.596   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_49
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (1.112ns logic, 2.048ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50 (SLICE_X9Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.164ns (3.526 - 3.690)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y85.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X18Y90.A5      net (fanout=155)      0.743   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y101.SR      net (fanout=16)       1.596   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (1.091ns logic, 2.339ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (1.422 - 1.379)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y90.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X18Y90.A6      net (fanout=1)        0.452   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X18Y90.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y101.SR      net (fanout=16)       1.596   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y101.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (1.112ns logic, 2.048ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (SLICE_X8Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.694 - 0.637)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y60.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231
    SLICE_X8Y60.A6       net (fanout=1)        0.283   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_231
    SLICE_X8Y60.CLK      Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_2311
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.214ns logic, 0.283ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X23Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y63.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X23Y63.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X23Y63.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X23Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X23Y64.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X23Y64.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X23Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X23Y66.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X23Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (SLICE_X23Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y64.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3
    SLICE_X23Y64.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift3
    SLICE_X23Y64.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift4
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (SLICE_X23Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y66.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19
    SLICE_X23Y66.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift19
    SLICE_X23Y66.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y18.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.843 - 0.621)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X13Y88.AQ         Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.ENARDENL   net (fanout=2)        0.683   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.702ns (0.019ns logic, 0.683ns route)
                                                          (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.212ns (0.833 - 0.621)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X13Y88.AQ         Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.ENARDENL   net (fanout=2)        0.683   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.702ns (0.019ns logic, 0.683ns route)
                                                          (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.208ns (0.829 - 0.621)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X13Y88.AQ             Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                              mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.ENARDENL       net (fanout=2)        0.683   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y18.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                              mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             0.702ns (0.019ns logic, 0.683ns route)
                                                              (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X22Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X22Y64.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X22Y64.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X22Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X22Y65.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X22Y65.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (SLICE_X22Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y66.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X22Y66.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift13
    SLICE_X22Y66.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift16
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift14
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11184 paths analyzed, 3940 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.828ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X15Y100.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.429ns (3.516 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X12Y107.D4     net (fanout=2)        1.940   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall
    SLICE_X12Y107.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.AX     net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X15Y100.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (0.536ns logic, 3.143ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.566ns (Levels of Logic = 1)
  Clock Path Skew:      -0.429ns (3.516 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X12Y107.D5     net (fanout=2)        1.827   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall
    SLICE_X12Y107.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.AX     net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X15Y100.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (0.536ns logic, 3.030ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.412 - 1.383)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X12Y107.D6     net (fanout=32)       1.446   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X12Y107.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.AX     net (fanout=2)        1.203   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X15Y100.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (0.536ns logic, 2.649ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (SLICE_X15Y100.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.408ns (3.516 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X10Y107.A4     net (fanout=2)        2.413   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_fall
    SLICE_X10Y107.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.BX     net (fanout=2)        0.663   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X15Y100.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (0.554ns logic, 3.076ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.408ns (3.516 - 3.924)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X10Y107.A5     net (fanout=2)        1.930   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_fall
    SLICE_X10Y107.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.BX     net (fanout=2)        0.663   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X15Y100.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (0.554ns logic, 2.593ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.412 - 1.383)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y107.A6     net (fanout=32)       1.290   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y107.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.BX     net (fanout=2)        0.663   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X15Y100.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (0.533ns logic, 1.953ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (SLICE_X15Y100.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.441ns (3.516 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X18Y118.D5     net (fanout=2)        1.774   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_fall
    SLICE_X18Y118.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.CX     net (fanout=2)        1.267   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
    SLICE_X15Y100.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.548ns logic, 3.041ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 1)
  Clock Path Skew:      -0.441ns (3.516 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X18Y118.D6     net (fanout=2)        1.514   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_fall
    SLICE_X18Y118.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.CX     net (fanout=2)        1.267   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
    SLICE_X15Y100.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (0.548ns logic, 2.781ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.412 - 1.383)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X18Y118.D4     net (fanout=32)       1.777   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X18Y118.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.CX     net (fanout=2)        1.267   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<58>
    SLICE_X15Y100.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.592ns (0.548ns logic, 3.044ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (SLICE_X11Y94.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.538ns (3.424 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X15Y96.D4      net (fanout=2)        2.211   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_fall
    SLICE_X15Y96.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1
    SLICE_X11Y94.BX      net (fanout=2)        0.643   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
    SLICE_X11Y94.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (0.533ns logic, 2.854ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 1)
  Clock Path Skew:      -0.538ns (3.424 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X15Y96.D5      net (fanout=2)        1.906   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_fall
    SLICE_X15Y96.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1
    SLICE_X11Y94.BX      net (fanout=2)        0.643   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
    SLICE_X11Y94.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.533ns logic, 2.549ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.859ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.631 - 0.642)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X15Y96.D6      net (fanout=32)       0.683   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X15Y96.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_fall1
    SLICE_X11Y94.BX      net (fanout=2)        0.643   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<41>
    SLICE_X11Y94.CLK     Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (0.533ns logic, 1.326ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X15Y100.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (3.516 - 3.930)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X16Y119.A6     net (fanout=2)        1.849   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_fall
    SLICE_X16Y119.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.DX     net (fanout=2)        1.091   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X15Y100.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (0.567ns logic, 2.940ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (3.516 - 3.930)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X16Y119.A5     net (fanout=2)        1.669   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_fall
    SLICE_X16Y119.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.DX     net (fanout=2)        1.091   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X15Y100.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (0.567ns logic, 2.760ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (1.412 - 1.383)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X16Y119.A4     net (fanout=32)       1.578   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X16Y119.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X15Y100.DX     net (fanout=2)        1.091   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X15Y100.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (0.546ns logic, 2.669ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (SLICE_X12Y92.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 1)
  Clock Path Skew:      -0.542ns (3.413 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y112.C4      net (fanout=2)        1.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg2a_out_rise
    SLICE_X8Y112.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X12Y92.DX      net (fanout=2)        1.617   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X12Y92.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (0.539ns logic, 2.812ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 1)
  Clock Path Skew:      -0.542ns (3.413 - 3.955)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y123.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y112.C5      net (fanout=2)        1.119   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/stg3b_out_rise
    SLICE_X8Y112.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X12Y92.DX      net (fanout=2)        1.617   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X12Y92.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.539ns logic, 2.736ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.620 - 0.642)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X8Y112.C6      net (fanout=32)       1.486   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X8Y112.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq/rd_data_rise1
    SLICE_X12Y92.DX      net (fanout=2)        1.617   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<43>
    SLICE_X12Y92.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_43
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (0.539ns logic, 3.103ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X11Y105.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.422ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (3.519 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y118.B5     net (fanout=2)        1.797   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
    SLICE_X10Y118.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X11Y105.CX     net (fanout=2)        1.077   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X11Y105.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.548ns logic, 2.874ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (3.519 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y118.B6     net (fanout=2)        1.369   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise
    SLICE_X10Y118.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X11Y105.CX     net (fanout=2)        1.077   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X11Y105.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (0.548ns logic, 2.446ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (1.415 - 1.383)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X10Y118.B4     net (fanout=32)       1.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X10Y118.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X11Y105.CX     net (fanout=2)        1.077   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X11Y105.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (0.548ns logic, 2.862ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62 (SLICE_X12Y106.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (3.512 - 3.960)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y138.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X20Y123.D5     net (fanout=2)        1.678   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg2a_out_fall
    SLICE_X20Y123.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<62>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/rd_data_fall1
    SLICE_X12Y106.CX     net (fanout=2)        1.126   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<62>
    SLICE_X12Y106.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (0.539ns logic, 2.804ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (3.512 - 3.960)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y138.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X20Y123.D6     net (fanout=2)        1.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/stg3b_out_fall
    SLICE_X20Y123.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<62>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/rd_data_fall1
    SLICE_X12Y106.CX     net (fanout=2)        1.126   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<62>
    SLICE_X12Y106.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.539ns logic, 2.647ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (1.408 - 1.383)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X20Y123.D4     net (fanout=32)       1.978   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X20Y123.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<62>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/rd_data_fall1
    SLICE_X12Y106.CX     net (fanout=2)        1.126   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<62>
    SLICE_X12Y106.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_62
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (0.539ns logic, 3.104ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (SLICE_X12Y100.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.404ns (3.527 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X12Y116.D2     net (fanout=2)        1.725   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_fall
    SLICE_X12Y116.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X12Y100.CX     net (fanout=2)        1.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
    SLICE_X12Y100.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.539ns logic, 2.840ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.404ns (3.527 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X12Y116.D6     net (fanout=2)        1.265   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_fall
    SLICE_X12Y116.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X12Y100.CX     net (fanout=2)        1.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
    SLICE_X12Y100.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.539ns logic, 2.380ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.423 - 1.383)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X12Y116.D1     net (fanout=32)       2.161   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X12Y116.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_fall1
    SLICE_X12Y100.CX     net (fanout=2)        1.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<50>
    SLICE_X12Y100.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.539ns logic, 3.276ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (SLICE_X12Y92.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.549ns (3.413 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X13Y98.A4      net (fanout=2)        1.901   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg2a_out_rise
    SLICE_X13Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X12Y92.BX      net (fanout=2)        0.805   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X12Y92.CLK     Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.526ns logic, 2.706ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.098ns (Levels of Logic = 1)
  Clock Path Skew:      -0.549ns (3.413 - 3.962)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y121.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X13Y98.A5      net (fanout=2)        1.767   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/stg3b_out_rise
    SLICE_X13Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X12Y92.BX      net (fanout=2)        0.805   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X12Y92.CLK     Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.526ns logic, 2.572ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.219ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.620 - 0.642)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X13Y98.A6      net (fanout=32)       0.888   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X13Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X12Y92.BX      net (fanout=2)        0.805   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X12Y92.CLK     Tdick                -0.018   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_41
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.526ns logic, 1.693ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X48Y115.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 0)
  Clock Path Skew:      0.251ns (3.548 - 3.297)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y115.DQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X48Y115.AX     net (fanout=1)        0.420   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X48Y115.CLK    Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.178ns logic, 0.420ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X66Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 0)
  Clock Path Skew:      0.269ns (3.523 - 3.254)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y87.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X66Y87.AX      net (fanout=1)        0.474   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X66Y87.CLK     Tckdi       (-Th)     0.229   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.204ns logic, 0.474ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (SLICE_X27Y95.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.145 - 0.161)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel_6
    SLICE_X27Y95.CX      net (fanout=4)        0.158   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_sel<6>
    SLICE_X27Y95.CLK     Tckdi       (-Th)     0.218   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.196ns logic, 0.158ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (SLICE_X86Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.635 - 0.572)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y96.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_1
    SLICE_X86Y96.BX      net (fanout=1)        0.300   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<1>
    SLICE_X86Y96.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.183ns logic, 0.300ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly (SLICE_X28Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.611 - 0.570)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_23 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y78.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_23
    SLICE_X28Y77.DX      net (fanout=2)        0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<23>
    SLICE_X28Y77.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[23].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.184ns logic, 0.282ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (SLICE_X86Y96.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.635 - 0.572)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y96.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_2
    SLICE_X86Y96.CX      net (fanout=1)        0.293   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<2>
    SLICE_X86Y96.CLK     Tckdi       (-Th)     0.218   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.196ns logic, 0.293ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (SLICE_X63Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (1.237 - 1.170)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y80.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_2
    SLICE_X63Y79.CX      net (fanout=2)        0.300   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<2>
    SLICE_X63Y79.CLK     Tckdi       (-Th)     0.218   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.196ns logic, 0.300ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (SLICE_X86Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.635 - 0.572)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y96.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_3
    SLICE_X86Y96.DX      net (fanout=1)        0.298   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<3>
    SLICE_X86Y96.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.195ns logic, 0.298ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly (SLICE_X28Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_22 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.611 - 0.570)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_22 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y78.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_22
    SLICE_X28Y77.CX      net (fanout=2)        0.289   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<22>
    SLICE_X28Y77.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<23>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[22].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.184ns logic, 0.289ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req (SLICE_X67Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.498 - 0.468)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y93.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req
    SLICE_X67Y93.A6      net (fanout=1)        0.252   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req
    SLICE_X67Y93.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req_or000011
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_ref_req
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.217ns logic, 0.252ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     53.147ns|            0|         1858|            0|10304999652580648960|
| TS_cpu_clk                    |     20.000ns|    106.294ns|          N/A|         1574|            0|10304999652580634624|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      8.153ns|          N/A|           11|            0|         4064|            0|
| TS_clk90                      |      5.000ns|     16.756ns|          N/A|          273|            0|          926|            0|
| TS_clkdiv0                    |     10.000ns|      8.828ns|          N/A|            0|            0|        11184|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

8 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.710|         |    1.734|
DDR2_DQS_P<0>  |         |    1.710|         |    1.734|
USER_CLK       |         |         |    3.055|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.686|         |    1.710|
DDR2_DQS_P<2>  |         |    1.686|         |    1.710|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.667|         |    1.691|
DDR2_DQS_P<3>  |         |    1.667|         |    1.691|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.663|         |    1.687|
DDR2_DQS_P<5>  |         |    1.663|         |    1.687|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    1.955|         |    1.979|
DDR2_DQS_P<6>  |         |    1.955|         |    1.979|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.834|         |    1.858|
DDR2_DQS_P<7>  |         |    1.834|         |    1.858|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.710|         |    1.734|
DDR2_DQS_P<0>  |         |    1.710|         |    1.734|
USER_CLK       |         |         |    3.055|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.686|         |    1.710|
DDR2_DQS_P<2>  |         |    1.686|         |    1.710|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.667|         |    1.691|
DDR2_DQS_P<3>  |         |    1.667|         |    1.691|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.663|         |    1.687|
DDR2_DQS_P<5>  |         |    1.663|         |    1.687|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    1.955|         |    1.979|
DDR2_DQS_P<6>  |         |    1.955|         |    1.979|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.834|         |    1.858|
DDR2_DQS_P<7>  |         |    1.834|         |    1.858|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   59.260|    1.952|    3.335|    3.765|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1863  Score: 27274804  (Setup/Max: 27274743, Hold: 61)

Constraints cover 10304999652580677632 paths, 16 nets, and 36150 connections

Design statistics:
   Minimum period: 106.294ns{1}   (Maximum frequency:   9.408MHz)
   Maximum path delay from/to any node:   3.055ns
   Maximum net delay:   0.993ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec  3 14:20:32 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 742 MB



