
hello_world.elf:     file format elf32-littlenios2
hello_world.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000020

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0000a76c memsz 0x0000a76c flags r-x
    LOAD off    0x0000b78c vaddr 0x0000a78c paddr 0x0000c728 align 2**12
         filesz 0x00001f9c memsz 0x00001f9c flags rw-
    LOAD off    0x0000e6c4 vaddr 0x0000e6c4 paddr 0x0000e6c4 align 2**12
         filesz 0x00000000 memsz 0x000001e0 flags rw-
    LOAD off    0x0000e000 vaddr 0x05000000 paddr 0x05000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  05000000  05000000  0000e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000a420  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000034c  0000a440  0000a440  0000b440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .rwdata       00001f9c  0000a78c  0000c728  0000b78c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  4 .bss          000001e0  0000e6c4  0000e6c4  0000e6c4  2**2
                  ALLOC, SMALL_DATA
  5 .comment      00000023  00000000  00000000  0000e020  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000ae8  00000000  00000000  0000e048  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001ca23  00000000  00000000  0000eb30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00006c9a  00000000  00000000  0002b553  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00008495  00000000  00000000  000321ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000018ec  00000000  00000000  0003a684  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000032bf  00000000  00000000  0003bf70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006164  00000000  00000000  0003f22f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_alt_sim_info 00000050  00000000  00000000  00045394  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000330  00000000  00000000  000453e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .thread_model 00000003  00000000  00000000  00048c3b  2**0
                  CONTENTS, READONLY
 16 .cpu          00000003  00000000  00000000  00048c3e  2**0
                  CONTENTS, READONLY
 17 .qsys         00000001  00000000  00000000  00048c41  2**0
                  CONTENTS, READONLY
 18 .simulation_enabled 00000001  00000000  00000000  00048c42  2**0
                  CONTENTS, READONLY
 19 .sysid_hash   00000004  00000000  00000000  00048c43  2**0
                  CONTENTS, READONLY
 20 .sysid_base   00000004  00000000  00000000  00048c47  2**0
                  CONTENTS, READONLY
 21 .sysid_time   00000004  00000000  00000000  00048c4b  2**0
                  CONTENTS, READONLY
 22 .stderr_dev   00000009  00000000  00000000  00048c4f  2**0
                  CONTENTS, READONLY
 23 .stdin_dev    00000009  00000000  00000000  00048c58  2**0
                  CONTENTS, READONLY
 24 .stdout_dev   00000009  00000000  00000000  00048c61  2**0
                  CONTENTS, READONLY
 25 .sopc_system_name 0000000c  00000000  00000000  00048c6a  2**0
                  CONTENTS, READONLY
 26 .quartus_project_dir 0000002e  00000000  00000000  00048c76  2**0
                  CONTENTS, READONLY
 27 .jdi          00005066  00000000  00000000  00048ca4  2**0
                  CONTENTS, READONLY
 28 .sopcinfo     001a200d  00000000  00000000  0004dd0a  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
05000000 l    d  .entry	00000000 .entry
00000020 l    d  .text	00000000 .text
0000a440 l    d  .rodata	00000000 .rodata
0000a78c l    d  .rwdata	00000000 .rwdata
0000e6c4 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../hello_world_bsp//obj/HAL/src/crt0.o
00000098 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 impure.c
0000a78c l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00001b60 l     F .text	00000008 __fp_lock
00001b68 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 alt_close.c
00002b2c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00002c44 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00002c70 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
00002d6c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
00002e5c l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
00002f48 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00003120 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
0000c704 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
000033c8 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00003504 l     F .text	00000038 alt_dev_reg
0000b13c l     O .rwdata	0000009c vic_0
0000b1d8 l     O .rwdata	000000d8 cfi_flash
0000b2b0 l     O .rwdata	00001060 jtag_uart
0000c310 l     O .rwdata	00000120 lcd
0000c430 l     O .rwdata	00000030 sgdma_rx
0000c460 l     O .rwdata	00000030 sgdma_tx
0000c490 l     O .rwdata	000000c4 rs232
0000c554 l     O .rwdata	000000c4 uart_0
0000c618 l     O .rwdata	000000c4 uart_1
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0000368c l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
000044c4 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00005574 l     F .text	00000204 altera_avalon_jtag_uart_irq
00005778 l     F .text	000000a4 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
0000c708 l     O .rwdata	00000004 colstart
00005e0c l     F .text	000000b4 lcd_write_command
00005ec0 l     F .text	000000d0 lcd_write_data
00005f90 l     F .text	000000cc lcd_clear_screen
0000605c l     F .text	000001ec lcd_repaint_screen
00006248 l     F .text	000000cc lcd_scroll_up
00006314 l     F .text	000002bc lcd_handle_escape
00006ab4 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_sgdma.c
00006cf8 l     F .text	00000050 alt_get_errno
0000789c l     F .text	000000e4 alt_avalon_sgdma_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00007a24 l     F .text	000000a0 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00007d04 l     F .text	00000098 altera_avalon_uart_irq
00007d9c l     F .text	000000d8 altera_avalon_uart_rxirq
00007e74 l     F .text	0000013c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00008004 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
000082b0 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_vic_irq_init.c
0000a4e8 l     O .rodata	00000020 VEC_SIZE_ARRAY.1688
00000000 l    df *ABS*	00000000 altera_vic_isr_register.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00008b58 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00008e78 l     F .text	000000c0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00008fb0 l     F .text	00000050 alt_get_errno
00009000 l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_remap_uncached.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
000097ec l     F .text	000000cc alt_write_word_amd
000096d0 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00009aa0 l     F .text	0000017c alt_unlock_block_intel
00009c1c l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
0000a609 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
000029f0 g     F .text	00000064 _isatty_r
00003068 g     F .text	00000078 alt_main
000000d0 g     F .text	00000084 _puts_r
00003f9c g     F .text	00000040 alt_read_query_entry_32bit
00002a54 g     F .text	0000006c _lseek_r
00003754 g     F .text	000002ac alt_flash_cfi_write
0000c728 g       *ABS*	00000000 __flash_rwdata_start
0000e8a4 g       *ABS*	00000000 __alt_heap_start
00006e6c g     F .text	00000110 alt_avalon_sgdma_do_sync_transfer
05000000 g       *ABS*	00000000 __alt_mem_sram
00002704 g     F .text	0000005c __sseek
00001bf0 g     F .text	0000010c __sinit
00001b7c g     F .text	00000064 __sfmoreglue
00003100 g     F .text	00000020 __malloc_unlock
00007558 g     F .text	00000344 alt_avalon_sgdma_construct_descriptor_burst
0000104c g     F .text	00000128 memmove
00001be0 g     F .text	00000010 _cleanup
00000000  w      *UND*	00000000 __errno
00004128 g     F .text	0000004c alt_write_flash_command_32bit_device_16bit_mode
05000000 g     F .entry	0000001c __reset
000070c8 g     F .text	00000074 alt_avalon_sgdma_construct_stream_to_mem_desc_burst
00000020 g       *ABS*	00000000 __flash_exceptions_start
00002988 g     F .text	00000068 _fstat_r
00003c48 g     F .text	000002d8 alt_flash_program_block
0000e6d0 g     O .bss	00000004 errno
0000e6d8 g     O .bss	00000004 alt_argv
000146dc g       *ABS*	00000000 _gp
00009428 g     F .text	00000030 usleep
0000afbc g     O .rwdata	00000180 alt_fd_list
00008500 g       .text	00000000 VIC_0_VECTOR_TABLE
00008d00 g     F .text	00000090 alt_find_dev
00000f54 g     F .text	000000f8 memcpy
00001b70 g     F .text	0000000c _cleanup_r
00008f38 g     F .text	00000078 alt_io_redirect
0000a440 g       *ABS*	00000000 __DTOR_END__
00000154 g     F .text	00000014 puts
000071b8 g     F .text	00000088 alt_avalon_sgdma_construct_mem_to_stream_desc_burst
00005978 g     F .text	00000244 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00002dbc g     F .text	000000a0 isatty
00009fe0 g     F .text	0000008c alt_icache_flush
0000e6cc g     O .bss	00000004 __malloc_top_pad
000001f4 g     F .text	000004e4 __sfvwrite_r
000072e4 g     F .text	00000058 alt_avalon_sgdma_stop
00001770 g     F .text	00000064 _sbrk_r
000098b8 g     F .text	00000080 alt_program_intel
00002ac0 g     F .text	0000006c _read_r
00008b18 g     F .text	00000024 alt_dcache_flush
0000c6fc g     O .rwdata	00000004 alt_max_fd
00003f20 g     F .text	0000003c alt_read_query_entry_8bit
00002838 g     F .text	0000013c _fclose_r
00009938 g     F .text	00000168 alt_erase_block_intel
00001b30 g     F .text	00000030 fflush
0000e6c8 g     O .bss	00000004 __malloc_max_sbrked_mem
00002f98 g     F .text	000000d0 lseek
0000c6dc g     O .rwdata	00000004 _global_impure_ptr
00001174 g     F .text	000005fc _realloc_r
0000e8a4 g       *ABS*	00000000 __bss_end
00006d48 g     F .text	00000124 alt_avalon_sgdma_do_async_transfer
00009324 g     F .text	00000104 alt_tick
00007c5c g     F .text	000000a8 altera_avalon_uart_init
0000c724 g     O .rwdata	00000004 __ctype_ptr
00001e08 g     F .text	00000018 __fp_lock_all
00009260 g     F .text	000000c4 alt_alarm_stop
02001000 g       *ABS*	00000000 __alt_mem_descriptor_memory
0000af94 g     O .rwdata	00000028 alt_dev_null
00004428 g     F .text	0000009c alt_set_flash_algorithm_func
0000733c g     F .text	00000064 alt_avalon_sgdma_check_descriptor_status
00008b3c g     F .text	0000001c alt_dcache_flush_all
00008700 g       .text	00000000 alt_shadow_non_preemptive_interrupt
00003fdc g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
0000c728 g       *ABS*	00000000 __ram_rwdata_end
0000c6f4 g     O .rwdata	00000008 alt_dev_list
00003418 g     F .text	000000ec write
00007478 g     F .text	00000080 alt_avalon_sgdma_enable_desc_poll
0000a78c g       *ABS*	00000000 __ram_rodata_end
00002cc0 g     F .text	000000ac fstat
0000527c g     F .text	000000d4 alt_check_primary_table
00003a8c g     F .text	00000064 alt_flash_cfi_read
000041c0 g     F .text	00000038 alt_write_native_8bit
0000713c g     F .text	0000007c alt_avalon_sgdma_construct_mem_to_stream_desc
00007240 g     F .text	00000050 alt_avalon_sgdma_register_callback
0000e8a4 g       *ABS*	00000000 end
00004020 g     F .text	00000074 alt_write_flash_command_16bit_device_8bit_mode
000065d0 g     F .text	000004e4 altera_avalon_lcd_16207_write
00008300 g     F .text	00000200 altera_avalon_uart_write
00004544 g     F .text	000005c8 alt_read_cfi_table
000054b4 g     F .text	000000c0 altera_avalon_jtag_uart_init
0000a440 g       *ABS*	00000000 __CTOR_LIST__
02000000 g       *ABS*	00000000 __alt_stack_pointer
000074f8 g     F .text	00000060 alt_avalon_sgdma_disable_desc_poll
00007ac4 g     F .text	00000088 alt_avalon_timer_sc_init
00007bac g     F .text	00000060 altera_avalon_uart_write_fd
00007c0c g     F .text	00000050 altera_avalon_uart_close_fd
00005bbc g     F .text	00000250 altera_avalon_jtag_uart_write
00006f7c g     F .text	00000070 alt_avalon_sgdma_construct_mem_to_mem_desc
000036c4 g     F .text	00000090 alt_flash_cfi_init
00001df8 g     F .text	00000004 __sfp_lock_acquire
00000e5c g     F .text	000000f8 memchr
0000706c g     F .text	0000005c alt_avalon_sgdma_construct_stream_to_mem_desc
00001f74 g     F .text	000002d0 _free_r
0000a264 g     F .text	000001a0 __call_exitprocs
0000c6e4 g     O .rwdata	00000004 __malloc_sbrk_base
00000020 g     F .text	0000007c _start
0000e6e4 g     O .bss	00000004 _alt_tick_rate
000073a0 g     F .text	00000050 alt_avalon_sgdma_open
0000e6e8 g     O .bss	00000004 _alt_nticks
00003170 g     F .text	000000f0 read
0000357c g     F .text	00000110 alt_sys_init
0000a134 g     F .text	00000130 __register_exitproc
00003f5c g     F .text	00000040 alt_read_query_entry_16bit
00009220 g     F .text	00000040 alt_remap_uncached
0000581c g     F .text	00000068 altera_avalon_jtag_uart_close
0000a78c g       *ABS*	00000000 __ram_rwdata_start
0000a440 g       *ABS*	00000000 __ram_rodata_start
0000e6ec g     O .bss	00000028 __malloc_current_mallinfo
00004264 g     F .text	000001c4 alt_set_flash_width_func
00005350 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00009f2c g     F .text	000000b4 alt_get_fd
00009cf0 g     F .text	00000128 alt_busy_sleep
000027d4 g     F .text	00000064 _close_r
000094c0 g     F .text	00000210 alt_erase_block_amd
0000a0b8 g     F .text	0000007c memcmp
00005410 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0000e8a4 g       *ABS*	00000000 __alt_stack_base
00005460 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
000017d4 g     F .text	00000174 __swsetup_r
00004b0c g     F .text	00000770 alt_read_cfi_width
00001cfc g     F .text	000000fc __sfp
0000ab8c g     O .rwdata	00000408 __malloc_av_
00001e04 g     F .text	00000004 __sinit_lock_release
00002628 g     F .text	00000054 __sread
00009e18 g     F .text	00000114 alt_find_file
00008ba8 g     F .text	000000a0 alt_dev_llist_insert
000030e0 g     F .text	00000020 __malloc_lock
000032c0 g     F .text	00000108 sbrk
00007290 g     F .text	00000054 alt_avalon_sgdma_start
00001948 g     F .text	000001e8 _fflush_r
0000c714 g     O .rwdata	00000008 alt_flash_dev_list
000040e0 g     F .text	00000048 alt_write_flash_command_16bit_device_16bit_mode
0000e6c4 g       *ABS*	00000000 __bss_start
0000254c g     F .text	000000dc memset
0000009c g     F .text	00000034 main
0000e6dc g     O .bss	00000004 alt_envp
0000e6c4 g     O .bss	00000004 __malloc_max_total_mem
000053b0 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00006b60 g     F .text	00000138 altera_avalon_lcd_16207_init
0000c70c g     O .rwdata	00000008 alt_sgdma_list
00002760 g     F .text	00000008 __sclose
02000000 g       *ABS*	00000000 __alt_heap_limit
00002974 g     F .text	00000014 fclose
0000e714 g     O .bss	00000190 _atexit0
000006d8 g     F .text	00000784 _malloc_r
0000c700 g     O .rwdata	00000004 alt_errno
00004174 g     F .text	0000004c alt_write_flash_command_32bit_device_32bit_mode
00002244 g     F .text	000000a8 _fwalk
00003af0 g     F .text	00000158 alt_write_value_to_flash
000041f8 g     F .text	00000038 alt_write_native_16bit
04000000 g       *ABS*	00000000 __alt_mem_cfi_flash
00001e38 g     F .text	0000013c _malloc_trim_r
0000a440 g       *ABS*	00000000 __CTOR_END__
0000e6e0 g     O .bss	00000004 alt_vic_dev_list
0000a440 g       *ABS*	00000000 __flash_rodata_start
0000a440 g       *ABS*	00000000 __DTOR_LIST__
0000353c g     F .text	00000040 alt_irq_init
00003260 g     F .text	00000060 alt_release_fd
0000a06c g     F .text	00000014 atexit
00002768 g     F .text	0000006c _write_r
0000c6e0 g     O .rwdata	00000004 _impure_ptr
0000e6d4 g     O .bss	00000004 alt_argc
00008ca4 g     F .text	0000005c _do_dtors
00008718 g     F .text	0000013c alt_vic_irq_init
00001e20 g     F .text	00000018 __fp_unlock_all
00006c98 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
0000c6ec g     O .rwdata	00000008 alt_fs_list
00004094 g     F .text	0000004c alt_write_flash_command_32bit_device_8bit_mode
00000020 g       *ABS*	00000000 __ram_exceptions_start
0a000000 g       *ABS*	00000000 __alt_mem_onchip_memory2
00008854 g     F .text	00000158 alt_ic_isr_register
0000c728 g       *ABS*	00000000 _edata
00007b4c g     F .text	00000060 altera_avalon_uart_read_fd
0000e8a4 g       *ABS*	00000000 _end
00008d90 g     F .text	00000068 alt_flash_open_dev
00000020 g       *ABS*	00000000 __ram_exceptions_end
00005884 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
000073f0 g     F .text	00000088 alt_avalon_sgdma_construct_descriptor
0000267c g     F .text	00000088 __swrite
0000c6e8 g     O .rwdata	00000004 __malloc_trim_threshold
0000a080 g     F .text	00000038 exit
000022ec g     F .text	000000b8 _fwalk_reent
00008df8 g     F .text	00000050 alt_flash_close_dev
02000000 g       *ABS*	00000000 __alt_data_end
00001dfc g     F .text	00000004 __sfp_lock_release
00000000 g       *ABS*	00000000 __alt_mem_sdram
0000a508 g     O .rodata	00000101 _ctype_
00007fb0 g     F .text	00000054 altera_avalon_uart_close
0000a404 g     F .text	0000003c _exit
000089ac g     F .text	0000016c alt_alarm_start
000023a4 g     F .text	000001a8 __smakebuf_r
00004230 g     F .text	00000034 alt_write_native_32bit
00000168 g     F .text	0000008c strlen
000090cc g     F .text	00000154 open
00003a00 g     F .text	0000008c alt_flash_cfi_get_info
00008e48 g     F .text	00000030 alt_icache_flush_all
00008054 g     F .text	0000025c altera_avalon_uart_read
00006fec g     F .text	00000080 alt_avalon_sgdma_construct_mem_to_mem_desc_burst
0000c71c g     O .rwdata	00000008 alt_alarm_list
00008c48 g     F .text	0000005c _do_ctors
00002b7c g     F .text	000000c8 close
00009458 g     F .text	00000068 alt_program_amd
00002ec8 g     F .text	00000080 alt_load
00007980 g     F .text	000000a4 alt_avalon_sgdma_init
00000000  w      *UND*	00000000 free
00001e00 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

05000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 5000000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 5000004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 5000008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 500000c:	00bffd16 	blt	zero,r2,5000004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 5000010:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
 5000014:	08400814 	ori	at,at,32
    jmp r1
 5000018:	0800683a 	jmp	at
 500001c:	00000000 	call	0 <__alt_mem_sdram>

Disassembly of section .text:

00000020 <_start>:
     * writing zero to SSTATUS register and executing an ERET instruction
     * to set STATUS.CRS to 0.
     */
    
    /* Get the current register set number (STATUS.CRS). */
    rdctl r2, status
      20:	0005303a 	rdctl	r2,status
    andi r2, r2, NIOS2_STATUS_CRS_MSK
      24:	10bf000c 	andi	r2,r2,64512
    
    /* Skip switching register set if STATUS.CRS is 0.  */
    beq r2, zero, 0f
      28:	10000426 	beq	r2,zero,3c <_start+0x1c>

    /* Set SSTATUS to 0 to get to set SSTATUS.PRS to 0. */
    .set nobreak
    movui sstatus, 0
      2c:	07800014 	movui	ba,0
    .set break

    /* Switch to register set 0 and jump to label. */
    movhi ea, %hi(0f)
      30:	07400034 	movhi	ea,0
    ori ea, ea, %lo(0f)
      34:	ef400f14 	ori	ea,ea,60
    eret
      38:	ef80083a 	eret

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
      3c:	06c08034 	movhi	sp,512
    ori sp, sp, %lo(__alt_stack_pointer)
      40:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
      44:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
      48:	d691b714 	ori	gp,gp,18140
    /* 
     * Setup registers in shadow register sets
     * from 1 to NIOS2_NUM_OF_SHADOW_REG_SETS.
     */

    movui r2, 0     /* Contains value written into STATUS */
      4c:	00800014 	movui	r2,0
    movui r3, NIOS2_NUM_OF_SHADOW_REG_SETS  /* counter */
      50:	00c00054 	movui	r3,1
    movhi r4, 1     /* Constant to increment STATUS.PRS */
      54:	01000074 	movhi	r4,1
    
.Linitialize_shadow_registers:
    /* Increment STATUS.PRS */
    add r2, r2, r4
      58:	1105883a 	add	r2,r2,r4
    wrctl status, r2
      5c:	1001703a 	wrctl	status,r2

    /* Clear r0 in the shadow register set (not done by hardware) */
    wrprs r0, r0
      60:	0000a03a 	wrprs	zero,zero

    /* Write the GP in previous register set */
    wrprs gp, gp
      64:	d034a03a 	wrprs	gp,gp
    wrprs r30, r0    /* ba */
    wrprs r31, r0    /* ra */
#endif /* NIOS2_ECC_PRESENT */

    /* Decrement shadow register set counter */
    addi r3, r3, -1
      68:	18ffffc4 	addi	r3,r3,-1

    /* Done if index is 0. */
    bne r3, zero, .Linitialize_shadow_registers
      6c:	183ffa1e 	bne	r3,zero,58 <_start+0x38>
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
      70:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
      74:	10b9b114 	ori	r2,r2,59076

    movhi r3, %hi(__bss_end)
      78:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
      7c:	18fa2914 	ori	r3,r3,59556

    beq r2, r3, 1f
      80:	10c00326 	beq	r2,r3,90 <_start+0x70>

0:
    stw zero, (r2)
      84:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
      88:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
      8c:	10fffd36 	bltu	r2,r3,84 <_start+0x64>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
      90:	0002ec80 	call	2ec8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
      94:	00030680 	call	3068 <alt_main>

00000098 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
      98:	003fff06 	br	98 <alt_after_alt_main>

0000009c <main>:
 */

#include <stdio.h>

int main()
{
      9c:	defffe04 	addi	sp,sp,-8
      a0:	dfc00115 	stw	ra,4(sp)
      a4:	df000015 	stw	fp,0(sp)
      a8:	d839883a 	mov	fp,sp
  printf("Hello from Nios II!\n");
      ac:	01000074 	movhi	r4,1
      b0:	21291004 	addi	r4,r4,-23488
      b4:	00001540 	call	154 <puts>

  return 0;
      b8:	0005883a 	mov	r2,zero
}
      bc:	e037883a 	mov	sp,fp
      c0:	dfc00117 	ldw	ra,4(sp)
      c4:	df000017 	ldw	fp,0(sp)
      c8:	dec00204 	addi	sp,sp,8
      cc:	f800283a 	ret

000000d0 <_puts_r>:
      d0:	defff604 	addi	sp,sp,-40
      d4:	dc400815 	stw	r17,32(sp)
      d8:	2023883a 	mov	r17,r4
      dc:	2809883a 	mov	r4,r5
      e0:	dc000715 	stw	r16,28(sp)
      e4:	dfc00915 	stw	ra,36(sp)
      e8:	2821883a 	mov	r16,r5
      ec:	00001680 	call	168 <strlen>
      f0:	10c00044 	addi	r3,r2,1
      f4:	d8800115 	stw	r2,4(sp)
      f8:	89400217 	ldw	r5,8(r17)
      fc:	00800074 	movhi	r2,1
     100:	10a91504 	addi	r2,r2,-23468
     104:	d8800215 	stw	r2,8(sp)
     108:	00800044 	movi	r2,1
     10c:	d8800315 	stw	r2,12(sp)
     110:	8809883a 	mov	r4,r17
     114:	00800084 	movi	r2,2
     118:	d9800404 	addi	r6,sp,16
     11c:	dc000015 	stw	r16,0(sp)
     120:	d8c00615 	stw	r3,24(sp)
     124:	dec00415 	stw	sp,16(sp)
     128:	d8800515 	stw	r2,20(sp)
     12c:	00001f40 	call	1f4 <__sfvwrite_r>
     130:	1000061e 	bne	r2,zero,14c <_puts_r+0x7c>
     134:	00800284 	movi	r2,10
     138:	dfc00917 	ldw	ra,36(sp)
     13c:	dc400817 	ldw	r17,32(sp)
     140:	dc000717 	ldw	r16,28(sp)
     144:	dec00a04 	addi	sp,sp,40
     148:	f800283a 	ret
     14c:	00bfffc4 	movi	r2,-1
     150:	003ff906 	br	138 <_puts_r+0x68>

00000154 <puts>:
     154:	00800074 	movhi	r2,1
     158:	10b1b804 	addi	r2,r2,-14624
     15c:	200b883a 	mov	r5,r4
     160:	11000017 	ldw	r4,0(r2)
     164:	00000d01 	jmpi	d0 <_puts_r>

00000168 <strlen>:
     168:	208000cc 	andi	r2,r4,3
     16c:	10001f1e 	bne	r2,zero,1ec <strlen+0x84>
     170:	20800017 	ldw	r2,0(r4)
     174:	01ffbff4 	movhi	r7,65279
     178:	39ffbfc4 	addi	r7,r7,-257
     17c:	01a02074 	movhi	r6,32897
     180:	31a02004 	addi	r6,r6,-32640
     184:	11c7883a 	add	r3,r2,r7
     188:	0084303a 	nor	r2,zero,r2
     18c:	1886703a 	and	r3,r3,r2
     190:	1986703a 	and	r3,r3,r6
     194:	2005883a 	mov	r2,r4
     198:	1800101e 	bne	r3,zero,1dc <strlen+0x74>
     19c:	10800104 	addi	r2,r2,4
     1a0:	10c00017 	ldw	r3,0(r2)
     1a4:	19cb883a 	add	r5,r3,r7
     1a8:	00c6303a 	nor	r3,zero,r3
     1ac:	28c6703a 	and	r3,r5,r3
     1b0:	1986703a 	and	r3,r3,r6
     1b4:	1800091e 	bne	r3,zero,1dc <strlen+0x74>
     1b8:	10800104 	addi	r2,r2,4
     1bc:	10c00017 	ldw	r3,0(r2)
     1c0:	19cb883a 	add	r5,r3,r7
     1c4:	00c6303a 	nor	r3,zero,r3
     1c8:	28c6703a 	and	r3,r5,r3
     1cc:	1986703a 	and	r3,r3,r6
     1d0:	183ff226 	beq	r3,zero,19c <strlen+0x34>
     1d4:	00000106 	br	1dc <strlen+0x74>
     1d8:	10800044 	addi	r2,r2,1
     1dc:	10c00007 	ldb	r3,0(r2)
     1e0:	183ffd1e 	bne	r3,zero,1d8 <strlen+0x70>
     1e4:	1105c83a 	sub	r2,r2,r4
     1e8:	f800283a 	ret
     1ec:	2005883a 	mov	r2,r4
     1f0:	003ffa06 	br	1dc <strlen+0x74>

000001f4 <__sfvwrite_r>:
     1f4:	30800217 	ldw	r2,8(r6)
     1f8:	defff504 	addi	sp,sp,-44
     1fc:	dd400615 	stw	r21,24(sp)
     200:	dd000515 	stw	r20,20(sp)
     204:	dc000115 	stw	r16,4(sp)
     208:	dfc00a15 	stw	ra,40(sp)
     20c:	df000915 	stw	fp,36(sp)
     210:	ddc00815 	stw	r23,32(sp)
     214:	dd800715 	stw	r22,28(sp)
     218:	dcc00415 	stw	r19,16(sp)
     21c:	dc800315 	stw	r18,12(sp)
     220:	dc400215 	stw	r17,8(sp)
     224:	3029883a 	mov	r20,r6
     228:	202b883a 	mov	r21,r4
     22c:	2821883a 	mov	r16,r5
     230:	10002126 	beq	r2,zero,2b8 <__sfvwrite_r+0xc4>
     234:	2880030b 	ldhu	r2,12(r5)
     238:	10c0020c 	andi	r3,r2,8
     23c:	18ffffcc 	andi	r3,r3,65535
     240:	18e0001c 	xori	r3,r3,32768
     244:	18e00004 	addi	r3,r3,-32768
     248:	18002826 	beq	r3,zero,2ec <__sfvwrite_r+0xf8>
     24c:	28c00417 	ldw	r3,16(r5)
     250:	18002626 	beq	r3,zero,2ec <__sfvwrite_r+0xf8>
     254:	10c0008c 	andi	r3,r2,2
     258:	18ffffcc 	andi	r3,r3,65535
     25c:	18e0001c 	xori	r3,r3,32768
     260:	18e00004 	addi	r3,r3,-32768
     264:	a4400017 	ldw	r17,0(r20)
     268:	18002b26 	beq	r3,zero,318 <__sfvwrite_r+0x124>
     26c:	0027883a 	mov	r19,zero
     270:	0025883a 	mov	r18,zero
     274:	05810004 	movi	r22,1024
     278:	980d883a 	mov	r6,r19
     27c:	a809883a 	mov	r4,r21
     280:	90004f26 	beq	r18,zero,3c0 <__sfvwrite_r+0x1cc>
     284:	900f883a 	mov	r7,r18
     288:	81400717 	ldw	r5,28(r16)
     28c:	b480012e 	bgeu	r22,r18,294 <__sfvwrite_r+0xa0>
     290:	01c10004 	movi	r7,1024
     294:	80800917 	ldw	r2,36(r16)
     298:	103ee83a 	callr	r2
     29c:	0080540e 	bge	zero,r2,3f0 <__sfvwrite_r+0x1fc>
     2a0:	a0c00217 	ldw	r3,8(r20)
     2a4:	98a7883a 	add	r19,r19,r2
     2a8:	90a5c83a 	sub	r18,r18,r2
     2ac:	1885c83a 	sub	r2,r3,r2
     2b0:	a0800215 	stw	r2,8(r20)
     2b4:	103ff01e 	bne	r2,zero,278 <__sfvwrite_r+0x84>
     2b8:	0005883a 	mov	r2,zero
     2bc:	dfc00a17 	ldw	ra,40(sp)
     2c0:	df000917 	ldw	fp,36(sp)
     2c4:	ddc00817 	ldw	r23,32(sp)
     2c8:	dd800717 	ldw	r22,28(sp)
     2cc:	dd400617 	ldw	r21,24(sp)
     2d0:	dd000517 	ldw	r20,20(sp)
     2d4:	dcc00417 	ldw	r19,16(sp)
     2d8:	dc800317 	ldw	r18,12(sp)
     2dc:	dc400217 	ldw	r17,8(sp)
     2e0:	dc000117 	ldw	r16,4(sp)
     2e4:	dec00b04 	addi	sp,sp,44
     2e8:	f800283a 	ret
     2ec:	a809883a 	mov	r4,r21
     2f0:	800b883a 	mov	r5,r16
     2f4:	00017d40 	call	17d4 <__swsetup_r>
     2f8:	1000f01e 	bne	r2,zero,6bc <__sfvwrite_r+0x4c8>
     2fc:	8080030b 	ldhu	r2,12(r16)
     300:	a4400017 	ldw	r17,0(r20)
     304:	10c0008c 	andi	r3,r2,2
     308:	18ffffcc 	andi	r3,r3,65535
     30c:	18e0001c 	xori	r3,r3,32768
     310:	18e00004 	addi	r3,r3,-32768
     314:	183fd51e 	bne	r3,zero,26c <__sfvwrite_r+0x78>
     318:	10c0004c 	andi	r3,r2,1
     31c:	002d883a 	mov	r22,zero
     320:	1800381e 	bne	r3,zero,404 <__sfvwrite_r+0x210>
     324:	0025883a 	mov	r18,zero
     328:	90002126 	beq	r18,zero,3b0 <__sfvwrite_r+0x1bc>
     32c:	10c0800c 	andi	r3,r2,512
     330:	18ffffcc 	andi	r3,r3,65535
     334:	18e0001c 	xori	r3,r3,32768
     338:	18e00004 	addi	r3,r3,-32768
     33c:	84c00217 	ldw	r19,8(r16)
     340:	18006b26 	beq	r3,zero,4f0 <__sfvwrite_r+0x2fc>
     344:	980f883a 	mov	r7,r19
     348:	94c08636 	bltu	r18,r19,564 <__sfvwrite_r+0x370>
     34c:	10c1200c 	andi	r3,r2,1152
     350:	18009f1e 	bne	r3,zero,5d0 <__sfvwrite_r+0x3dc>
     354:	81000017 	ldw	r4,0(r16)
     358:	982f883a 	mov	r23,r19
     35c:	9039883a 	mov	fp,r18
     360:	9027883a 	mov	r19,r18
     364:	380d883a 	mov	r6,r7
     368:	b00b883a 	mov	r5,r22
     36c:	d9c00015 	stw	r7,0(sp)
     370:	000104c0 	call	104c <memmove>
     374:	d9c00017 	ldw	r7,0(sp)
     378:	81000217 	ldw	r4,8(r16)
     37c:	80800017 	ldw	r2,0(r16)
     380:	25efc83a 	sub	r23,r4,r23
     384:	11cf883a 	add	r7,r2,r7
     388:	85c00215 	stw	r23,8(r16)
     38c:	81c00015 	stw	r7,0(r16)
     390:	a0800217 	ldw	r2,8(r20)
     394:	b72d883a 	add	r22,r22,fp
     398:	9725c83a 	sub	r18,r18,fp
     39c:	14e7c83a 	sub	r19,r2,r19
     3a0:	a4c00215 	stw	r19,8(r20)
     3a4:	983fc426 	beq	r19,zero,2b8 <__sfvwrite_r+0xc4>
     3a8:	8080030b 	ldhu	r2,12(r16)
     3ac:	903fdf1e 	bne	r18,zero,32c <__sfvwrite_r+0x138>
     3b0:	8d800017 	ldw	r22,0(r17)
     3b4:	8c800117 	ldw	r18,4(r17)
     3b8:	8c400204 	addi	r17,r17,8
     3bc:	003fda06 	br	328 <__sfvwrite_r+0x134>
     3c0:	8cc00017 	ldw	r19,0(r17)
     3c4:	8c800117 	ldw	r18,4(r17)
     3c8:	8c400204 	addi	r17,r17,8
     3cc:	003faa06 	br	278 <__sfvwrite_r+0x84>
     3d0:	00011740 	call	1174 <_realloc_r>
     3d4:	102f883a 	mov	r23,r2
     3d8:	10009f1e 	bne	r2,zero,658 <__sfvwrite_r+0x464>
     3dc:	81400417 	ldw	r5,16(r16)
     3e0:	a809883a 	mov	r4,r21
     3e4:	0001f740 	call	1f74 <_free_r>
     3e8:	00800304 	movi	r2,12
     3ec:	a8800015 	stw	r2,0(r21)
     3f0:	80c0030b 	ldhu	r3,12(r16)
     3f4:	00bfffc4 	movi	r2,-1
     3f8:	18c01014 	ori	r3,r3,64
     3fc:	80c0030d 	sth	r3,12(r16)
     400:	003fae06 	br	2bc <__sfvwrite_r+0xc8>
     404:	0007883a 	mov	r3,zero
     408:	0039883a 	mov	fp,zero
     40c:	0025883a 	mov	r18,zero
     410:	90001e26 	beq	r18,zero,48c <__sfvwrite_r+0x298>
     414:	18006526 	beq	r3,zero,5ac <__sfvwrite_r+0x3b8>
     418:	b02f883a 	mov	r23,r22
     41c:	9580012e 	bgeu	r18,r22,424 <__sfvwrite_r+0x230>
     420:	902f883a 	mov	r23,r18
     424:	81000017 	ldw	r4,0(r16)
     428:	80800417 	ldw	r2,16(r16)
     42c:	84c00217 	ldw	r19,8(r16)
     430:	81c00517 	ldw	r7,20(r16)
     434:	1100022e 	bgeu	r2,r4,440 <__sfvwrite_r+0x24c>
     438:	99e7883a 	add	r19,r19,r7
     43c:	9dc01816 	blt	r19,r23,4a0 <__sfvwrite_r+0x2ac>
     440:	b9c03b16 	blt	r23,r7,530 <__sfvwrite_r+0x33c>
     444:	80800917 	ldw	r2,36(r16)
     448:	81400717 	ldw	r5,28(r16)
     44c:	a809883a 	mov	r4,r21
     450:	d8c00015 	stw	r3,0(sp)
     454:	e00d883a 	mov	r6,fp
     458:	103ee83a 	callr	r2
     45c:	1027883a 	mov	r19,r2
     460:	d8c00017 	ldw	r3,0(sp)
     464:	00bfe20e 	bge	zero,r2,3f0 <__sfvwrite_r+0x1fc>
     468:	b4edc83a 	sub	r22,r22,r19
     46c:	b0001a26 	beq	r22,zero,4d8 <__sfvwrite_r+0x2e4>
     470:	a0800217 	ldw	r2,8(r20)
     474:	e4f9883a 	add	fp,fp,r19
     478:	94e5c83a 	sub	r18,r18,r19
     47c:	14e7c83a 	sub	r19,r2,r19
     480:	a4c00215 	stw	r19,8(r20)
     484:	983f8c26 	beq	r19,zero,2b8 <__sfvwrite_r+0xc4>
     488:	903fe21e 	bne	r18,zero,414 <__sfvwrite_r+0x220>
     48c:	8f000017 	ldw	fp,0(r17)
     490:	8c800117 	ldw	r18,4(r17)
     494:	0007883a 	mov	r3,zero
     498:	8c400204 	addi	r17,r17,8
     49c:	003fdc06 	br	410 <__sfvwrite_r+0x21c>
     4a0:	e00b883a 	mov	r5,fp
     4a4:	980d883a 	mov	r6,r19
     4a8:	d8c00015 	stw	r3,0(sp)
     4ac:	000104c0 	call	104c <memmove>
     4b0:	80800017 	ldw	r2,0(r16)
     4b4:	a809883a 	mov	r4,r21
     4b8:	800b883a 	mov	r5,r16
     4bc:	14c5883a 	add	r2,r2,r19
     4c0:	80800015 	stw	r2,0(r16)
     4c4:	00019480 	call	1948 <_fflush_r>
     4c8:	d8c00017 	ldw	r3,0(sp)
     4cc:	103fc81e 	bne	r2,zero,3f0 <__sfvwrite_r+0x1fc>
     4d0:	b4edc83a 	sub	r22,r22,r19
     4d4:	b03fe61e 	bne	r22,zero,470 <__sfvwrite_r+0x27c>
     4d8:	a809883a 	mov	r4,r21
     4dc:	800b883a 	mov	r5,r16
     4e0:	00019480 	call	1948 <_fflush_r>
     4e4:	103fc21e 	bne	r2,zero,3f0 <__sfvwrite_r+0x1fc>
     4e8:	0007883a 	mov	r3,zero
     4ec:	003fe006 	br	470 <__sfvwrite_r+0x27c>
     4f0:	81000017 	ldw	r4,0(r16)
     4f4:	80800417 	ldw	r2,16(r16)
     4f8:	1100022e 	bgeu	r2,r4,504 <__sfvwrite_r+0x310>
     4fc:	9839883a 	mov	fp,r19
     500:	9c806036 	bltu	r19,r18,684 <__sfvwrite_r+0x490>
     504:	81c00517 	ldw	r7,20(r16)
     508:	91c01c36 	bltu	r18,r7,57c <__sfvwrite_r+0x388>
     50c:	80800917 	ldw	r2,36(r16)
     510:	81400717 	ldw	r5,28(r16)
     514:	a809883a 	mov	r4,r21
     518:	b00d883a 	mov	r6,r22
     51c:	103ee83a 	callr	r2
     520:	1027883a 	mov	r19,r2
     524:	00bfb20e 	bge	zero,r2,3f0 <__sfvwrite_r+0x1fc>
     528:	1039883a 	mov	fp,r2
     52c:	003f9806 	br	390 <__sfvwrite_r+0x19c>
     530:	b80d883a 	mov	r6,r23
     534:	e00b883a 	mov	r5,fp
     538:	d8c00015 	stw	r3,0(sp)
     53c:	000104c0 	call	104c <memmove>
     540:	80800217 	ldw	r2,8(r16)
     544:	81000017 	ldw	r4,0(r16)
     548:	b827883a 	mov	r19,r23
     54c:	15c5c83a 	sub	r2,r2,r23
     550:	25ef883a 	add	r23,r4,r23
     554:	80800215 	stw	r2,8(r16)
     558:	85c00015 	stw	r23,0(r16)
     55c:	d8c00017 	ldw	r3,0(sp)
     560:	003fc106 	br	468 <__sfvwrite_r+0x274>
     564:	81000017 	ldw	r4,0(r16)
     568:	902f883a 	mov	r23,r18
     56c:	9039883a 	mov	fp,r18
     570:	9027883a 	mov	r19,r18
     574:	900f883a 	mov	r7,r18
     578:	003f7a06 	br	364 <__sfvwrite_r+0x170>
     57c:	b00b883a 	mov	r5,r22
     580:	900d883a 	mov	r6,r18
     584:	000104c0 	call	104c <memmove>
     588:	80c00217 	ldw	r3,8(r16)
     58c:	80800017 	ldw	r2,0(r16)
     590:	9027883a 	mov	r19,r18
     594:	1c87c83a 	sub	r3,r3,r18
     598:	1485883a 	add	r2,r2,r18
     59c:	80c00215 	stw	r3,8(r16)
     5a0:	80800015 	stw	r2,0(r16)
     5a4:	9039883a 	mov	fp,r18
     5a8:	003f7906 	br	390 <__sfvwrite_r+0x19c>
     5ac:	e009883a 	mov	r4,fp
     5b0:	01400284 	movi	r5,10
     5b4:	900d883a 	mov	r6,r18
     5b8:	0000e5c0 	call	e5c <memchr>
     5bc:	10003c26 	beq	r2,zero,6b0 <__sfvwrite_r+0x4bc>
     5c0:	15800044 	addi	r22,r2,1
     5c4:	b72dc83a 	sub	r22,r22,fp
     5c8:	00c00044 	movi	r3,1
     5cc:	003f9206 	br	418 <__sfvwrite_r+0x224>
     5d0:	81000517 	ldw	r4,20(r16)
     5d4:	81400417 	ldw	r5,16(r16)
     5d8:	80c00017 	ldw	r3,0(r16)
     5dc:	210d883a 	add	r6,r4,r4
     5e0:	3109883a 	add	r4,r6,r4
     5e4:	2026d7fa 	srli	r19,r4,31
     5e8:	1979c83a 	sub	fp,r3,r5
     5ec:	e1800044 	addi	r6,fp,1
     5f0:	9909883a 	add	r4,r19,r4
     5f4:	2027d07a 	srai	r19,r4,1
     5f8:	3489883a 	add	r4,r6,r18
     5fc:	980d883a 	mov	r6,r19
     600:	9900022e 	bgeu	r19,r4,60c <__sfvwrite_r+0x418>
     604:	2027883a 	mov	r19,r4
     608:	200d883a 	mov	r6,r4
     60c:	1081000c 	andi	r2,r2,1024
     610:	10bfffcc 	andi	r2,r2,65535
     614:	10a0001c 	xori	r2,r2,32768
     618:	10a00004 	addi	r2,r2,-32768
     61c:	a809883a 	mov	r4,r21
     620:	103f6b26 	beq	r2,zero,3d0 <__sfvwrite_r+0x1dc>
     624:	300b883a 	mov	r5,r6
     628:	00006d80 	call	6d8 <_malloc_r>
     62c:	102f883a 	mov	r23,r2
     630:	103f6d26 	beq	r2,zero,3e8 <__sfvwrite_r+0x1f4>
     634:	81400417 	ldw	r5,16(r16)
     638:	1009883a 	mov	r4,r2
     63c:	e00d883a 	mov	r6,fp
     640:	0000f540 	call	f54 <memcpy>
     644:	8080030b 	ldhu	r2,12(r16)
     648:	00fedfc4 	movi	r3,-1153
     64c:	10c4703a 	and	r2,r2,r3
     650:	10802014 	ori	r2,r2,128
     654:	8080030d 	sth	r2,12(r16)
     658:	bf09883a 	add	r4,r23,fp
     65c:	9f07c83a 	sub	r3,r19,fp
     660:	85c00415 	stw	r23,16(r16)
     664:	84c00515 	stw	r19,20(r16)
     668:	81000015 	stw	r4,0(r16)
     66c:	902f883a 	mov	r23,r18
     670:	80c00215 	stw	r3,8(r16)
     674:	9039883a 	mov	fp,r18
     678:	9027883a 	mov	r19,r18
     67c:	900f883a 	mov	r7,r18
     680:	003f3806 	br	364 <__sfvwrite_r+0x170>
     684:	b00b883a 	mov	r5,r22
     688:	980d883a 	mov	r6,r19
     68c:	000104c0 	call	104c <memmove>
     690:	80800017 	ldw	r2,0(r16)
     694:	a809883a 	mov	r4,r21
     698:	800b883a 	mov	r5,r16
     69c:	14c5883a 	add	r2,r2,r19
     6a0:	80800015 	stw	r2,0(r16)
     6a4:	00019480 	call	1948 <_fflush_r>
     6a8:	103f3926 	beq	r2,zero,390 <__sfvwrite_r+0x19c>
     6ac:	003f5006 	br	3f0 <__sfvwrite_r+0x1fc>
     6b0:	95800044 	addi	r22,r18,1
     6b4:	00c00044 	movi	r3,1
     6b8:	003f5706 	br	418 <__sfvwrite_r+0x224>
     6bc:	80c0030b 	ldhu	r3,12(r16)
     6c0:	00bfffc4 	movi	r2,-1
     6c4:	18c01014 	ori	r3,r3,64
     6c8:	80c0030d 	sth	r3,12(r16)
     6cc:	00c00244 	movi	r3,9
     6d0:	a8c00015 	stw	r3,0(r21)
     6d4:	003ef906 	br	2bc <__sfvwrite_r+0xc8>

000006d8 <_malloc_r>:
     6d8:	defff604 	addi	sp,sp,-40
     6dc:	dc800215 	stw	r18,8(sp)
     6e0:	dfc00915 	stw	ra,36(sp)
     6e4:	df000815 	stw	fp,32(sp)
     6e8:	ddc00715 	stw	r23,28(sp)
     6ec:	dd800615 	stw	r22,24(sp)
     6f0:	dd400515 	stw	r21,20(sp)
     6f4:	dd000415 	stw	r20,16(sp)
     6f8:	dcc00315 	stw	r19,12(sp)
     6fc:	dc400115 	stw	r17,4(sp)
     700:	dc000015 	stw	r16,0(sp)
     704:	288002c4 	addi	r2,r5,11
     708:	00c00584 	movi	r3,22
     70c:	2025883a 	mov	r18,r4
     710:	18802b2e 	bgeu	r3,r2,7c0 <_malloc_r+0xe8>
     714:	047ffe04 	movi	r17,-8
     718:	1462703a 	and	r17,r2,r17
     71c:	88002a16 	blt	r17,zero,7c8 <_malloc_r+0xf0>
     720:	89402936 	bltu	r17,r5,7c8 <_malloc_r+0xf0>
     724:	9009883a 	mov	r4,r18
     728:	00030e00 	call	30e0 <__malloc_lock>
     72c:	00807dc4 	movi	r2,503
     730:	14402936 	bltu	r2,r17,7d8 <_malloc_r+0x100>
     734:	8808d0fa 	srli	r4,r17,3
     738:	04c00074 	movhi	r19,1
     73c:	9ceae304 	addi	r19,r19,-21620
     740:	2105883a 	add	r2,r4,r4
     744:	1085883a 	add	r2,r2,r2
     748:	1085883a 	add	r2,r2,r2
     74c:	9885883a 	add	r2,r19,r2
     750:	14000317 	ldw	r16,12(r2)
     754:	80815526 	beq	r16,r2,cac <_malloc_r+0x5d4>
     758:	81000117 	ldw	r4,4(r16)
     75c:	00bfff04 	movi	r2,-4
     760:	80c00317 	ldw	r3,12(r16)
     764:	2084703a 	and	r2,r4,r2
     768:	8085883a 	add	r2,r16,r2
     76c:	11800117 	ldw	r6,4(r2)
     770:	81400217 	ldw	r5,8(r16)
     774:	9009883a 	mov	r4,r18
     778:	31800054 	ori	r6,r6,1
     77c:	11800115 	stw	r6,4(r2)
     780:	28c00315 	stw	r3,12(r5)
     784:	19400215 	stw	r5,8(r3)
     788:	00031000 	call	3100 <__malloc_unlock>
     78c:	80800204 	addi	r2,r16,8
     790:	dfc00917 	ldw	ra,36(sp)
     794:	df000817 	ldw	fp,32(sp)
     798:	ddc00717 	ldw	r23,28(sp)
     79c:	dd800617 	ldw	r22,24(sp)
     7a0:	dd400517 	ldw	r21,20(sp)
     7a4:	dd000417 	ldw	r20,16(sp)
     7a8:	dcc00317 	ldw	r19,12(sp)
     7ac:	dc800217 	ldw	r18,8(sp)
     7b0:	dc400117 	ldw	r17,4(sp)
     7b4:	dc000017 	ldw	r16,0(sp)
     7b8:	dec00a04 	addi	sp,sp,40
     7bc:	f800283a 	ret
     7c0:	04400404 	movi	r17,16
     7c4:	897fd72e 	bgeu	r17,r5,724 <_malloc_r+0x4c>
     7c8:	00800304 	movi	r2,12
     7cc:	90800015 	stw	r2,0(r18)
     7d0:	0005883a 	mov	r2,zero
     7d4:	003fee06 	br	790 <_malloc_r+0xb8>
     7d8:	8808d27a 	srli	r4,r17,9
     7dc:	20007126 	beq	r4,zero,9a4 <_malloc_r+0x2cc>
     7e0:	00800104 	movi	r2,4
     7e4:	1100eb36 	bltu	r2,r4,b94 <_malloc_r+0x4bc>
     7e8:	8808d1ba 	srli	r4,r17,6
     7ec:	21000e04 	addi	r4,r4,56
     7f0:	210b883a 	add	r5,r4,r4
     7f4:	294b883a 	add	r5,r5,r5
     7f8:	294b883a 	add	r5,r5,r5
     7fc:	04c00074 	movhi	r19,1
     800:	9ceae304 	addi	r19,r19,-21620
     804:	994b883a 	add	r5,r19,r5
     808:	2c000317 	ldw	r16,12(r5)
     80c:	2c000e26 	beq	r5,r16,848 <_malloc_r+0x170>
     810:	80c00117 	ldw	r3,4(r16)
     814:	01ffff04 	movi	r7,-4
     818:	018003c4 	movi	r6,15
     81c:	19c6703a 	and	r3,r3,r7
     820:	1c45c83a 	sub	r2,r3,r17
     824:	30800716 	blt	r6,r2,844 <_malloc_r+0x16c>
     828:	1000610e 	bge	r2,zero,9b0 <_malloc_r+0x2d8>
     82c:	84000317 	ldw	r16,12(r16)
     830:	2c000526 	beq	r5,r16,848 <_malloc_r+0x170>
     834:	80c00117 	ldw	r3,4(r16)
     838:	19c6703a 	and	r3,r3,r7
     83c:	1c45c83a 	sub	r2,r3,r17
     840:	30bff90e 	bge	r6,r2,828 <_malloc_r+0x150>
     844:	213fffc4 	addi	r4,r4,-1
     848:	21000044 	addi	r4,r4,1
     84c:	9c000417 	ldw	r16,16(r19)
     850:	00c00074 	movhi	r3,1
     854:	18eae304 	addi	r3,r3,-21620
     858:	1a400204 	addi	r9,r3,8
     85c:	8240ff26 	beq	r16,r9,c5c <_malloc_r+0x584>
     860:	81400117 	ldw	r5,4(r16)
     864:	00bfff04 	movi	r2,-4
     868:	018003c4 	movi	r6,15
     86c:	2884703a 	and	r2,r5,r2
     870:	144bc83a 	sub	r5,r2,r17
     874:	3140ea16 	blt	r6,r5,c20 <_malloc_r+0x548>
     878:	1a400515 	stw	r9,20(r3)
     87c:	1a400415 	stw	r9,16(r3)
     880:	2800570e 	bge	r5,zero,9e0 <_malloc_r+0x308>
     884:	01407fc4 	movi	r5,511
     888:	2880ca36 	bltu	r5,r2,bb4 <_malloc_r+0x4dc>
     88c:	1004d0fa 	srli	r2,r2,3
     890:	02000044 	movi	r8,1
     894:	19c00117 	ldw	r7,4(r3)
     898:	108b883a 	add	r5,r2,r2
     89c:	294b883a 	add	r5,r5,r5
     8a0:	1005d0ba 	srai	r2,r2,2
     8a4:	294b883a 	add	r5,r5,r5
     8a8:	28cb883a 	add	r5,r5,r3
     8ac:	29800217 	ldw	r6,8(r5)
     8b0:	4084983a 	sll	r2,r8,r2
     8b4:	81400315 	stw	r5,12(r16)
     8b8:	81800215 	stw	r6,8(r16)
     8bc:	11c4b03a 	or	r2,r2,r7
     8c0:	18800115 	stw	r2,4(r3)
     8c4:	2c000215 	stw	r16,8(r5)
     8c8:	34000315 	stw	r16,12(r6)
     8cc:	200bd0ba 	srai	r5,r4,2
     8d0:	00c00044 	movi	r3,1
     8d4:	194a983a 	sll	r5,r3,r5
     8d8:	11404936 	bltu	r2,r5,a00 <_malloc_r+0x328>
     8dc:	1146703a 	and	r3,r2,r5
     8e0:	18000a1e 	bne	r3,zero,90c <_malloc_r+0x234>
     8e4:	00ffff04 	movi	r3,-4
     8e8:	294b883a 	add	r5,r5,r5
     8ec:	20c8703a 	and	r4,r4,r3
     8f0:	1146703a 	and	r3,r2,r5
     8f4:	21000104 	addi	r4,r4,4
     8f8:	1800041e 	bne	r3,zero,90c <_malloc_r+0x234>
     8fc:	294b883a 	add	r5,r5,r5
     900:	1146703a 	and	r3,r2,r5
     904:	21000104 	addi	r4,r4,4
     908:	183ffc26 	beq	r3,zero,8fc <_malloc_r+0x224>
     90c:	023fff04 	movi	r8,-4
     910:	01c003c4 	movi	r7,15
     914:	2105883a 	add	r2,r4,r4
     918:	1085883a 	add	r2,r2,r2
     91c:	1085883a 	add	r2,r2,r2
     920:	9899883a 	add	r12,r19,r2
     924:	62800304 	addi	r10,r12,12
     928:	2017883a 	mov	r11,r4
     92c:	54000017 	ldw	r16,0(r10)
     930:	51bffd04 	addi	r6,r10,-12
     934:	8180041e 	bne	r16,r6,948 <_malloc_r+0x270>
     938:	0000ca06 	br	c64 <_malloc_r+0x58c>
     93c:	10001c0e 	bge	r2,zero,9b0 <_malloc_r+0x2d8>
     940:	84000317 	ldw	r16,12(r16)
     944:	8180c726 	beq	r16,r6,c64 <_malloc_r+0x58c>
     948:	80c00117 	ldw	r3,4(r16)
     94c:	1a06703a 	and	r3,r3,r8
     950:	1c45c83a 	sub	r2,r3,r17
     954:	38bff90e 	bge	r7,r2,93c <_malloc_r+0x264>
     958:	81000317 	ldw	r4,12(r16)
     95c:	81400217 	ldw	r5,8(r16)
     960:	8447883a 	add	r3,r16,r17
     964:	8c400054 	ori	r17,r17,1
     968:	29000315 	stw	r4,12(r5)
     96c:	21400215 	stw	r5,8(r4)
     970:	84400115 	stw	r17,4(r16)
     974:	1889883a 	add	r4,r3,r2
     978:	11400054 	ori	r5,r2,1
     97c:	98c00515 	stw	r3,20(r19)
     980:	98c00415 	stw	r3,16(r19)
     984:	20800015 	stw	r2,0(r4)
     988:	1a400315 	stw	r9,12(r3)
     98c:	1a400215 	stw	r9,8(r3)
     990:	19400115 	stw	r5,4(r3)
     994:	9009883a 	mov	r4,r18
     998:	00031000 	call	3100 <__malloc_unlock>
     99c:	80800204 	addi	r2,r16,8
     9a0:	003f7b06 	br	790 <_malloc_r+0xb8>
     9a4:	8808d0fa 	srli	r4,r17,3
     9a8:	210b883a 	add	r5,r4,r4
     9ac:	003f9106 	br	7f4 <_malloc_r+0x11c>
     9b0:	80c7883a 	add	r3,r16,r3
     9b4:	19400117 	ldw	r5,4(r3)
     9b8:	80800317 	ldw	r2,12(r16)
     9bc:	81000217 	ldw	r4,8(r16)
     9c0:	29400054 	ori	r5,r5,1
     9c4:	19400115 	stw	r5,4(r3)
     9c8:	20800315 	stw	r2,12(r4)
     9cc:	11000215 	stw	r4,8(r2)
     9d0:	9009883a 	mov	r4,r18
     9d4:	00031000 	call	3100 <__malloc_unlock>
     9d8:	80800204 	addi	r2,r16,8
     9dc:	003f6c06 	br	790 <_malloc_r+0xb8>
     9e0:	8085883a 	add	r2,r16,r2
     9e4:	10c00117 	ldw	r3,4(r2)
     9e8:	9009883a 	mov	r4,r18
     9ec:	18c00054 	ori	r3,r3,1
     9f0:	10c00115 	stw	r3,4(r2)
     9f4:	00031000 	call	3100 <__malloc_unlock>
     9f8:	80800204 	addi	r2,r16,8
     9fc:	003f6406 	br	790 <_malloc_r+0xb8>
     a00:	9c000217 	ldw	r16,8(r19)
     a04:	00bfff04 	movi	r2,-4
     a08:	85400117 	ldw	r21,4(r16)
     a0c:	a8aa703a 	and	r21,r21,r2
     a10:	ac400336 	bltu	r21,r17,a20 <_malloc_r+0x348>
     a14:	ac45c83a 	sub	r2,r21,r17
     a18:	00c003c4 	movi	r3,15
     a1c:	18805316 	blt	r3,r2,b6c <_malloc_r+0x494>
     a20:	d5e7fc17 	ldw	r23,-24592(gp)
     a24:	d0e00217 	ldw	r3,-32760(gp)
     a28:	00bfffc4 	movi	r2,-1
     a2c:	8579883a 	add	fp,r16,r21
     a30:	8def883a 	add	r23,r17,r23
     a34:	1880d226 	beq	r3,r2,d80 <_malloc_r+0x6a8>
     a38:	bdc403c4 	addi	r23,r23,4111
     a3c:	00bc0004 	movi	r2,-4096
     a40:	b8ae703a 	and	r23,r23,r2
     a44:	9009883a 	mov	r4,r18
     a48:	b80b883a 	mov	r5,r23
     a4c:	00017700 	call	1770 <_sbrk_r>
     a50:	1029883a 	mov	r20,r2
     a54:	00bfffc4 	movi	r2,-1
     a58:	a080d126 	beq	r20,r2,da0 <_malloc_r+0x6c8>
     a5c:	a7009f36 	bltu	r20,fp,cdc <_malloc_r+0x604>
     a60:	05800074 	movhi	r22,1
     a64:	b5b9bb04 	addi	r22,r22,-6420
     a68:	b0800017 	ldw	r2,0(r22)
     a6c:	b885883a 	add	r2,r23,r2
     a70:	b0800015 	stw	r2,0(r22)
     a74:	e500cf26 	beq	fp,r20,db4 <_malloc_r+0x6dc>
     a78:	d1200217 	ldw	r4,-32760(gp)
     a7c:	00ffffc4 	movi	r3,-1
     a80:	20c0e026 	beq	r4,r3,e04 <_malloc_r+0x72c>
     a84:	a739c83a 	sub	fp,r20,fp
     a88:	1705883a 	add	r2,r2,fp
     a8c:	b0800015 	stw	r2,0(r22)
     a90:	a08001cc 	andi	r2,r20,7
     a94:	1000a526 	beq	r2,zero,d2c <_malloc_r+0x654>
     a98:	a0a9c83a 	sub	r20,r20,r2
     a9c:	00c40204 	movi	r3,4104
     aa0:	a5000204 	addi	r20,r20,8
     aa4:	1885c83a 	sub	r2,r3,r2
     aa8:	a5c7883a 	add	r3,r20,r23
     aac:	18c3ffcc 	andi	r3,r3,4095
     ab0:	10efc83a 	sub	r23,r2,r3
     ab4:	9009883a 	mov	r4,r18
     ab8:	b80b883a 	mov	r5,r23
     abc:	00017700 	call	1770 <_sbrk_r>
     ac0:	00ffffc4 	movi	r3,-1
     ac4:	10c0cc26 	beq	r2,r3,df8 <_malloc_r+0x720>
     ac8:	1505c83a 	sub	r2,r2,r20
     acc:	b887883a 	add	r3,r23,r2
     ad0:	18c00054 	ori	r3,r3,1
     ad4:	b0800017 	ldw	r2,0(r22)
     ad8:	9d000215 	stw	r20,8(r19)
     adc:	a0c00115 	stw	r3,4(r20)
     ae0:	b885883a 	add	r2,r23,r2
     ae4:	b0800015 	stw	r2,0(r22)
     ae8:	84c00e26 	beq	r16,r19,b24 <_malloc_r+0x44c>
     aec:	00c003c4 	movi	r3,15
     af0:	1d40902e 	bgeu	r3,r21,d34 <_malloc_r+0x65c>
     af4:	ad7ffd04 	addi	r21,r21,-12
     af8:	013ffe04 	movi	r4,-8
     afc:	a908703a 	and	r4,r21,r4
     b00:	810b883a 	add	r5,r16,r4
     b04:	01800144 	movi	r6,5
     b08:	29800115 	stw	r6,4(r5)
     b0c:	29800215 	stw	r6,8(r5)
     b10:	81400117 	ldw	r5,4(r16)
     b14:	2940004c 	andi	r5,r5,1
     b18:	214ab03a 	or	r5,r4,r5
     b1c:	81400115 	stw	r5,4(r16)
     b20:	1900ae36 	bltu	r3,r4,ddc <_malloc_r+0x704>
     b24:	d0e7fb17 	ldw	r3,-24596(gp)
     b28:	1880012e 	bgeu	r3,r2,b30 <_malloc_r+0x458>
     b2c:	d0a7fb15 	stw	r2,-24596(gp)
     b30:	d0e7fa17 	ldw	r3,-24600(gp)
     b34:	9c000217 	ldw	r16,8(r19)
     b38:	1880012e 	bgeu	r3,r2,b40 <_malloc_r+0x468>
     b3c:	d0a7fa15 	stw	r2,-24600(gp)
     b40:	80c00117 	ldw	r3,4(r16)
     b44:	00bfff04 	movi	r2,-4
     b48:	1886703a 	and	r3,r3,r2
     b4c:	1c45c83a 	sub	r2,r3,r17
     b50:	1c400236 	bltu	r3,r17,b5c <_malloc_r+0x484>
     b54:	00c003c4 	movi	r3,15
     b58:	18800416 	blt	r3,r2,b6c <_malloc_r+0x494>
     b5c:	9009883a 	mov	r4,r18
     b60:	00031000 	call	3100 <__malloc_unlock>
     b64:	0005883a 	mov	r2,zero
     b68:	003f0906 	br	790 <_malloc_r+0xb8>
     b6c:	88c00054 	ori	r3,r17,1
     b70:	10800054 	ori	r2,r2,1
     b74:	80c00115 	stw	r3,4(r16)
     b78:	8463883a 	add	r17,r16,r17
     b7c:	88800115 	stw	r2,4(r17)
     b80:	9009883a 	mov	r4,r18
     b84:	9c400215 	stw	r17,8(r19)
     b88:	00031000 	call	3100 <__malloc_unlock>
     b8c:	80800204 	addi	r2,r16,8
     b90:	003eff06 	br	790 <_malloc_r+0xb8>
     b94:	00800504 	movi	r2,20
     b98:	1100492e 	bgeu	r2,r4,cc0 <_malloc_r+0x5e8>
     b9c:	00801504 	movi	r2,84
     ba0:	11005c36 	bltu	r2,r4,d14 <_malloc_r+0x63c>
     ba4:	8808d33a 	srli	r4,r17,12
     ba8:	21001b84 	addi	r4,r4,110
     bac:	210b883a 	add	r5,r4,r4
     bb0:	003f1006 	br	7f4 <_malloc_r+0x11c>
     bb4:	1006d27a 	srli	r3,r2,9
     bb8:	01400104 	movi	r5,4
     bbc:	28c0432e 	bgeu	r5,r3,ccc <_malloc_r+0x5f4>
     bc0:	01400504 	movi	r5,20
     bc4:	28c07036 	bltu	r5,r3,d88 <_malloc_r+0x6b0>
     bc8:	194016c4 	addi	r5,r3,91
     bcc:	294d883a 	add	r6,r5,r5
     bd0:	318d883a 	add	r6,r6,r6
     bd4:	318d883a 	add	r6,r6,r6
     bd8:	998d883a 	add	r6,r19,r6
     bdc:	30c00217 	ldw	r3,8(r6)
     be0:	01c00074 	movhi	r7,1
     be4:	39eae304 	addi	r7,r7,-21620
     be8:	19805726 	beq	r3,r6,d48 <_malloc_r+0x670>
     bec:	01ffff04 	movi	r7,-4
     bf0:	19400117 	ldw	r5,4(r3)
     bf4:	29ca703a 	and	r5,r5,r7
     bf8:	1140022e 	bgeu	r2,r5,c04 <_malloc_r+0x52c>
     bfc:	18c00217 	ldw	r3,8(r3)
     c00:	30fffb1e 	bne	r6,r3,bf0 <_malloc_r+0x518>
     c04:	19400317 	ldw	r5,12(r3)
     c08:	98800117 	ldw	r2,4(r19)
     c0c:	81400315 	stw	r5,12(r16)
     c10:	80c00215 	stw	r3,8(r16)
     c14:	2c000215 	stw	r16,8(r5)
     c18:	1c000315 	stw	r16,12(r3)
     c1c:	003f2b06 	br	8cc <_malloc_r+0x1f4>
     c20:	8445883a 	add	r2,r16,r17
     c24:	8c400054 	ori	r17,r17,1
     c28:	18800515 	stw	r2,20(r3)
     c2c:	18800415 	stw	r2,16(r3)
     c30:	29000054 	ori	r4,r5,1
     c34:	1147883a 	add	r3,r2,r5
     c38:	84400115 	stw	r17,4(r16)
     c3c:	11000115 	stw	r4,4(r2)
     c40:	12400315 	stw	r9,12(r2)
     c44:	12400215 	stw	r9,8(r2)
     c48:	19400015 	stw	r5,0(r3)
     c4c:	9009883a 	mov	r4,r18
     c50:	00031000 	call	3100 <__malloc_unlock>
     c54:	80800204 	addi	r2,r16,8
     c58:	003ecd06 	br	790 <_malloc_r+0xb8>
     c5c:	18800117 	ldw	r2,4(r3)
     c60:	003f1a06 	br	8cc <_malloc_r+0x1f4>
     c64:	5ac00044 	addi	r11,r11,1
     c68:	588000cc 	andi	r2,r11,3
     c6c:	52800204 	addi	r10,r10,8
     c70:	103f2e1e 	bne	r2,zero,92c <_malloc_r+0x254>
     c74:	20c000cc 	andi	r3,r4,3
     c78:	60bffe04 	addi	r2,r12,-8
     c7c:	18006f26 	beq	r3,zero,e3c <_malloc_r+0x764>
     c80:	63000017 	ldw	r12,0(r12)
     c84:	213fffc4 	addi	r4,r4,-1
     c88:	60bffa26 	beq	r12,r2,c74 <_malloc_r+0x59c>
     c8c:	98800117 	ldw	r2,4(r19)
     c90:	294b883a 	add	r5,r5,r5
     c94:	117f5a36 	bltu	r2,r5,a00 <_malloc_r+0x328>
     c98:	283f5926 	beq	r5,zero,a00 <_malloc_r+0x328>
     c9c:	1146703a 	and	r3,r2,r5
     ca0:	18001626 	beq	r3,zero,cfc <_malloc_r+0x624>
     ca4:	5809883a 	mov	r4,r11
     ca8:	003f1a06 	br	914 <_malloc_r+0x23c>
     cac:	80800204 	addi	r2,r16,8
     cb0:	84000517 	ldw	r16,20(r16)
     cb4:	143ea81e 	bne	r2,r16,758 <_malloc_r+0x80>
     cb8:	21000084 	addi	r4,r4,2
     cbc:	003ee306 	br	84c <_malloc_r+0x174>
     cc0:	210016c4 	addi	r4,r4,91
     cc4:	210b883a 	add	r5,r4,r4
     cc8:	003eca06 	br	7f4 <_malloc_r+0x11c>
     ccc:	100ad1ba 	srli	r5,r2,6
     cd0:	29400e04 	addi	r5,r5,56
     cd4:	294d883a 	add	r6,r5,r5
     cd8:	003fbd06 	br	bd0 <_malloc_r+0x4f8>
     cdc:	84ff6026 	beq	r16,r19,a60 <_malloc_r+0x388>
     ce0:	00800074 	movhi	r2,1
     ce4:	10aae304 	addi	r2,r2,-21620
     ce8:	14000217 	ldw	r16,8(r2)
     cec:	00bfff04 	movi	r2,-4
     cf0:	80c00117 	ldw	r3,4(r16)
     cf4:	1886703a 	and	r3,r3,r2
     cf8:	003f9406 	br	b4c <_malloc_r+0x474>
     cfc:	294b883a 	add	r5,r5,r5
     d00:	1146703a 	and	r3,r2,r5
     d04:	5ac00104 	addi	r11,r11,4
     d08:	183ffc26 	beq	r3,zero,cfc <_malloc_r+0x624>
     d0c:	5809883a 	mov	r4,r11
     d10:	003f0006 	br	914 <_malloc_r+0x23c>
     d14:	00805504 	movi	r2,340
     d18:	11001336 	bltu	r2,r4,d68 <_malloc_r+0x690>
     d1c:	8808d3fa 	srli	r4,r17,15
     d20:	21001dc4 	addi	r4,r4,119
     d24:	210b883a 	add	r5,r4,r4
     d28:	003eb206 	br	7f4 <_malloc_r+0x11c>
     d2c:	00840004 	movi	r2,4096
     d30:	003f5d06 	br	aa8 <_malloc_r+0x3d0>
     d34:	00800044 	movi	r2,1
     d38:	a0800115 	stw	r2,4(r20)
     d3c:	a021883a 	mov	r16,r20
     d40:	0007883a 	mov	r3,zero
     d44:	003f8106 	br	b4c <_malloc_r+0x474>
     d48:	280bd0ba 	srai	r5,r5,2
     d4c:	01800044 	movi	r6,1
     d50:	38800117 	ldw	r2,4(r7)
     d54:	314c983a 	sll	r6,r6,r5
     d58:	180b883a 	mov	r5,r3
     d5c:	3084b03a 	or	r2,r6,r2
     d60:	38800115 	stw	r2,4(r7)
     d64:	003fa906 	br	c0c <_malloc_r+0x534>
     d68:	00815504 	movi	r2,1364
     d6c:	11001836 	bltu	r2,r4,dd0 <_malloc_r+0x6f8>
     d70:	8808d4ba 	srli	r4,r17,18
     d74:	21001f04 	addi	r4,r4,124
     d78:	210b883a 	add	r5,r4,r4
     d7c:	003e9d06 	br	7f4 <_malloc_r+0x11c>
     d80:	bdc00404 	addi	r23,r23,16
     d84:	003f2f06 	br	a44 <_malloc_r+0x36c>
     d88:	01401504 	movi	r5,84
     d8c:	28c01f36 	bltu	r5,r3,e0c <_malloc_r+0x734>
     d90:	100ad33a 	srli	r5,r2,12
     d94:	29401b84 	addi	r5,r5,110
     d98:	294d883a 	add	r6,r5,r5
     d9c:	003f8c06 	br	bd0 <_malloc_r+0x4f8>
     da0:	9c000217 	ldw	r16,8(r19)
     da4:	00bfff04 	movi	r2,-4
     da8:	80c00117 	ldw	r3,4(r16)
     dac:	1886703a 	and	r3,r3,r2
     db0:	003f6606 	br	b4c <_malloc_r+0x474>
     db4:	e0c3ffcc 	andi	r3,fp,4095
     db8:	183f2f1e 	bne	r3,zero,a78 <_malloc_r+0x3a0>
     dbc:	98c00217 	ldw	r3,8(r19)
     dc0:	bd49883a 	add	r4,r23,r21
     dc4:	21000054 	ori	r4,r4,1
     dc8:	19000115 	stw	r4,4(r3)
     dcc:	003f5506 	br	b24 <_malloc_r+0x44c>
     dd0:	01403f04 	movi	r5,252
     dd4:	01001f84 	movi	r4,126
     dd8:	003e8606 	br	7f4 <_malloc_r+0x11c>
     ddc:	9009883a 	mov	r4,r18
     de0:	81400204 	addi	r5,r16,8
     de4:	0001f740 	call	1f74 <_free_r>
     de8:	00800074 	movhi	r2,1
     dec:	10b9bb04 	addi	r2,r2,-6420
     df0:	10800017 	ldw	r2,0(r2)
     df4:	003f4b06 	br	b24 <_malloc_r+0x44c>
     df8:	00c00044 	movi	r3,1
     dfc:	002f883a 	mov	r23,zero
     e00:	003f3406 	br	ad4 <_malloc_r+0x3fc>
     e04:	d5200215 	stw	r20,-32760(gp)
     e08:	003f2106 	br	a90 <_malloc_r+0x3b8>
     e0c:	01405504 	movi	r5,340
     e10:	28c00436 	bltu	r5,r3,e24 <_malloc_r+0x74c>
     e14:	100ad3fa 	srli	r5,r2,15
     e18:	29401dc4 	addi	r5,r5,119
     e1c:	294d883a 	add	r6,r5,r5
     e20:	003f6b06 	br	bd0 <_malloc_r+0x4f8>
     e24:	01415504 	movi	r5,1364
     e28:	28c00936 	bltu	r5,r3,e50 <_malloc_r+0x778>
     e2c:	100ad4ba 	srli	r5,r2,18
     e30:	29401f04 	addi	r5,r5,124
     e34:	294d883a 	add	r6,r5,r5
     e38:	003f6506 	br	bd0 <_malloc_r+0x4f8>
     e3c:	98800117 	ldw	r2,4(r19)
     e40:	0146303a 	nor	r3,zero,r5
     e44:	1884703a 	and	r2,r3,r2
     e48:	98800115 	stw	r2,4(r19)
     e4c:	003f9006 	br	c90 <_malloc_r+0x5b8>
     e50:	01803f04 	movi	r6,252
     e54:	01401f84 	movi	r5,126
     e58:	003f5d06 	br	bd0 <_malloc_r+0x4f8>

00000e5c <memchr>:
     e5c:	008000c4 	movi	r2,3
     e60:	29403fcc 	andi	r5,r5,255
     e64:	1180282e 	bgeu	r2,r6,f08 <memchr+0xac>
     e68:	2086703a 	and	r3,r4,r2
     e6c:	1800351e 	bne	r3,zero,f44 <memchr+0xe8>
     e70:	2816923a 	slli	r11,r5,8
     e74:	2093883a 	add	r9,r4,r2
     e78:	22000084 	addi	r8,r4,2
     e7c:	5957883a 	add	r11,r11,r5
     e80:	5816923a 	slli	r11,r11,8
     e84:	20c00044 	addi	r3,r4,1
     e88:	037fbff4 	movhi	r13,65279
     e8c:	6b7fbfc4 	addi	r13,r13,-257
     e90:	5957883a 	add	r11,r11,r5
     e94:	5816923a 	slli	r11,r11,8
     e98:	03202074 	movhi	r12,32897
     e9c:	63202004 	addi	r12,r12,-32640
     ea0:	101d883a 	mov	r14,r2
     ea4:	5957883a 	add	r11,r11,r5
     ea8:	21c00017 	ldw	r7,0(r4)
     eac:	31bfff04 	addi	r6,r6,-4
     eb0:	1805883a 	mov	r2,r3
     eb4:	3acef03a 	xor	r7,r7,r11
     eb8:	3b55883a 	add	r10,r7,r13
     ebc:	01ce303a 	nor	r7,zero,r7
     ec0:	51ce703a 	and	r7,r10,r7
     ec4:	3b0e703a 	and	r7,r7,r12
     ec8:	38000a26 	beq	r7,zero,ef4 <memchr+0x98>
     ecc:	21c00003 	ldbu	r7,0(r4)
     ed0:	39401e26 	beq	r7,r5,f4c <memchr+0xf0>
     ed4:	19c00003 	ldbu	r7,0(r3)
     ed8:	39401926 	beq	r7,r5,f40 <memchr+0xe4>
     edc:	41c00003 	ldbu	r7,0(r8)
     ee0:	4005883a 	mov	r2,r8
     ee4:	39401626 	beq	r7,r5,f40 <memchr+0xe4>
     ee8:	49c00003 	ldbu	r7,0(r9)
     eec:	4805883a 	mov	r2,r9
     ef0:	39401326 	beq	r7,r5,f40 <memchr+0xe4>
     ef4:	21000104 	addi	r4,r4,4
     ef8:	4a400104 	addi	r9,r9,4
     efc:	42000104 	addi	r8,r8,4
     f00:	18c00104 	addi	r3,r3,4
     f04:	71bfe836 	bltu	r14,r6,ea8 <memchr+0x4c>
     f08:	2005883a 	mov	r2,r4
     f0c:	30000a26 	beq	r6,zero,f38 <memchr+0xdc>
     f10:	10c00003 	ldbu	r3,0(r2)
     f14:	19400a26 	beq	r3,r5,f40 <memchr+0xe4>
     f18:	10c00044 	addi	r3,r2,1
     f1c:	118d883a 	add	r6,r2,r6
     f20:	00000306 	br	f30 <memchr+0xd4>
     f24:	11000003 	ldbu	r4,0(r2)
     f28:	18c00044 	addi	r3,r3,1
     f2c:	21400426 	beq	r4,r5,f40 <memchr+0xe4>
     f30:	1805883a 	mov	r2,r3
     f34:	19bffb1e 	bne	r3,r6,f24 <memchr+0xc8>
     f38:	0005883a 	mov	r2,zero
     f3c:	f800283a 	ret
     f40:	f800283a 	ret
     f44:	2005883a 	mov	r2,r4
     f48:	003ff106 	br	f10 <memchr+0xb4>
     f4c:	2005883a 	mov	r2,r4
     f50:	f800283a 	ret

00000f54 <memcpy>:
     f54:	00c003c4 	movi	r3,15
     f58:	2005883a 	mov	r2,r4
     f5c:	3009883a 	mov	r4,r6
     f60:	1980032e 	bgeu	r3,r6,f70 <memcpy+0x1c>
     f64:	2886b03a 	or	r3,r5,r2
     f68:	18c000cc 	andi	r3,r3,3
     f6c:	18000926 	beq	r3,zero,f94 <memcpy+0x40>
     f70:	1007883a 	mov	r3,r2
     f74:	290f883a 	add	r7,r5,r4
     f78:	20000526 	beq	r4,zero,f90 <memcpy+0x3c>
     f7c:	29800003 	ldbu	r6,0(r5)
     f80:	18c00044 	addi	r3,r3,1
     f84:	29400044 	addi	r5,r5,1
     f88:	19bfffc5 	stb	r6,-1(r3)
     f8c:	29fffb1e 	bne	r5,r7,f7c <memcpy+0x28>
     f90:	f800283a 	ret
     f94:	327ffc04 	addi	r9,r6,-16
     f98:	4812d13a 	srli	r9,r9,4
     f9c:	11000404 	addi	r4,r2,16
     fa0:	1007883a 	mov	r3,r2
     fa4:	4810913a 	slli	r8,r9,4
     fa8:	280f883a 	mov	r7,r5
     fac:	2209883a 	add	r4,r4,r8
     fb0:	3a000017 	ldw	r8,0(r7)
     fb4:	18c00404 	addi	r3,r3,16
     fb8:	39c00404 	addi	r7,r7,16
     fbc:	1a3ffc15 	stw	r8,-16(r3)
     fc0:	3a3ffd17 	ldw	r8,-12(r7)
     fc4:	1a3ffd15 	stw	r8,-12(r3)
     fc8:	3a3ffe17 	ldw	r8,-8(r7)
     fcc:	1a3ffe15 	stw	r8,-8(r3)
     fd0:	3a3fff17 	ldw	r8,-4(r7)
     fd4:	1a3fff15 	stw	r8,-4(r3)
     fd8:	193ff51e 	bne	r3,r4,fb0 <memcpy+0x5c>
     fdc:	49c00044 	addi	r7,r9,1
     fe0:	380e913a 	slli	r7,r7,4
     fe4:	310003cc 	andi	r4,r6,15
     fe8:	018000c4 	movi	r6,3
     fec:	11c7883a 	add	r3,r2,r7
     ff0:	29cb883a 	add	r5,r5,r7
     ff4:	313fdf2e 	bgeu	r6,r4,f74 <memcpy+0x20>
     ff8:	213fff04 	addi	r4,r4,-4
     ffc:	2014d0ba 	srli	r10,r4,2
    1000:	1a400104 	addi	r9,r3,4
    1004:	180d883a 	mov	r6,r3
    1008:	528f883a 	add	r7,r10,r10
    100c:	39cf883a 	add	r7,r7,r7
    1010:	49d3883a 	add	r9,r9,r7
    1014:	280f883a 	mov	r7,r5
    1018:	3a000017 	ldw	r8,0(r7)
    101c:	31800104 	addi	r6,r6,4
    1020:	39c00104 	addi	r7,r7,4
    1024:	323fff15 	stw	r8,-4(r6)
    1028:	327ffb1e 	bne	r6,r9,1018 <memcpy+0xc4>
    102c:	51800044 	addi	r6,r10,1
    1030:	52bfff24 	muli	r10,r10,-4
    1034:	318d883a 	add	r6,r6,r6
    1038:	318d883a 	add	r6,r6,r6
    103c:	5109883a 	add	r4,r10,r4
    1040:	298b883a 	add	r5,r5,r6
    1044:	1987883a 	add	r3,r3,r6
    1048:	003fca06 	br	f74 <memcpy+0x20>

0000104c <memmove>:
    104c:	2005883a 	mov	r2,r4
    1050:	300f883a 	mov	r7,r6
    1054:	29000b2e 	bgeu	r5,r4,1084 <memmove+0x38>
    1058:	2987883a 	add	r3,r5,r6
    105c:	20c0092e 	bgeu	r4,r3,1084 <memmove+0x38>
    1060:	218b883a 	add	r5,r4,r6
    1064:	198fc83a 	sub	r7,r3,r6
    1068:	30003f26 	beq	r6,zero,1168 <memmove+0x11c>
    106c:	18ffffc4 	addi	r3,r3,-1
    1070:	19000003 	ldbu	r4,0(r3)
    1074:	297fffc4 	addi	r5,r5,-1
    1078:	29000005 	stb	r4,0(r5)
    107c:	19fffb1e 	bne	r3,r7,106c <memmove+0x20>
    1080:	f800283a 	ret
    1084:	00c003c4 	movi	r3,15
    1088:	1980382e 	bgeu	r3,r6,116c <memmove+0x120>
    108c:	2886b03a 	or	r3,r5,r2
    1090:	18c000cc 	andi	r3,r3,3
    1094:	1800351e 	bne	r3,zero,116c <memmove+0x120>
    1098:	327ffc04 	addi	r9,r6,-16
    109c:	4812d13a 	srli	r9,r9,4
    10a0:	12000404 	addi	r8,r2,16
    10a4:	1007883a 	mov	r3,r2
    10a8:	4808913a 	slli	r4,r9,4
    10ac:	280f883a 	mov	r7,r5
    10b0:	4111883a 	add	r8,r8,r4
    10b4:	39000017 	ldw	r4,0(r7)
    10b8:	18c00404 	addi	r3,r3,16
    10bc:	39c00404 	addi	r7,r7,16
    10c0:	193ffc15 	stw	r4,-16(r3)
    10c4:	393ffd17 	ldw	r4,-12(r7)
    10c8:	193ffd15 	stw	r4,-12(r3)
    10cc:	393ffe17 	ldw	r4,-8(r7)
    10d0:	193ffe15 	stw	r4,-8(r3)
    10d4:	393fff17 	ldw	r4,-4(r7)
    10d8:	193fff15 	stw	r4,-4(r3)
    10dc:	1a3ff51e 	bne	r3,r8,10b4 <memmove+0x68>
    10e0:	49000044 	addi	r4,r9,1
    10e4:	2008913a 	slli	r4,r4,4
    10e8:	31c003cc 	andi	r7,r6,15
    10ec:	1107883a 	add	r3,r2,r4
    10f0:	290b883a 	add	r5,r5,r4
    10f4:	010000c4 	movi	r4,3
    10f8:	21c0142e 	bgeu	r4,r7,114c <memmove+0x100>
    10fc:	39ffff04 	addi	r7,r7,-4
    1100:	3814d0ba 	srli	r10,r7,2
    1104:	1a400104 	addi	r9,r3,4
    1108:	180d883a 	mov	r6,r3
    110c:	5289883a 	add	r4,r10,r10
    1110:	2109883a 	add	r4,r4,r4
    1114:	4913883a 	add	r9,r9,r4
    1118:	2809883a 	mov	r4,r5
    111c:	22000017 	ldw	r8,0(r4)
    1120:	31800104 	addi	r6,r6,4
    1124:	21000104 	addi	r4,r4,4
    1128:	323fff15 	stw	r8,-4(r6)
    112c:	327ffb1e 	bne	r6,r9,111c <memmove+0xd0>
    1130:	51000044 	addi	r4,r10,1
    1134:	52bfff24 	muli	r10,r10,-4
    1138:	2109883a 	add	r4,r4,r4
    113c:	2109883a 	add	r4,r4,r4
    1140:	51cf883a 	add	r7,r10,r7
    1144:	290b883a 	add	r5,r5,r4
    1148:	1907883a 	add	r3,r3,r4
    114c:	38000626 	beq	r7,zero,1168 <memmove+0x11c>
    1150:	19cf883a 	add	r7,r3,r7
    1154:	29800003 	ldbu	r6,0(r5)
    1158:	18c00044 	addi	r3,r3,1
    115c:	29400044 	addi	r5,r5,1
    1160:	19bfffc5 	stb	r6,-1(r3)
    1164:	19fffb1e 	bne	r3,r7,1154 <memmove+0x108>
    1168:	f800283a 	ret
    116c:	1007883a 	mov	r3,r2
    1170:	003ff606 	br	114c <memmove+0x100>

00001174 <_realloc_r>:
    1174:	defff504 	addi	sp,sp,-44
    1178:	dd400615 	stw	r21,24(sp)
    117c:	dc800315 	stw	r18,12(sp)
    1180:	dc000115 	stw	r16,4(sp)
    1184:	dfc00a15 	stw	ra,40(sp)
    1188:	df000915 	stw	fp,36(sp)
    118c:	ddc00815 	stw	r23,32(sp)
    1190:	dd800715 	stw	r22,28(sp)
    1194:	dd000515 	stw	r20,20(sp)
    1198:	dcc00415 	stw	r19,16(sp)
    119c:	dc400215 	stw	r17,8(sp)
    11a0:	2821883a 	mov	r16,r5
    11a4:	202b883a 	mov	r21,r4
    11a8:	3025883a 	mov	r18,r6
    11ac:	28009626 	beq	r5,zero,1408 <_realloc_r+0x294>
    11b0:	00030e00 	call	30e0 <__malloc_lock>
    11b4:	80bfff17 	ldw	r2,-4(r16)
    11b8:	04ffff04 	movi	r19,-4
    11bc:	90c002c4 	addi	r3,r18,11
    11c0:	01000584 	movi	r4,22
    11c4:	85bffe04 	addi	r22,r16,-8
    11c8:	14e6703a 	and	r19,r2,r19
    11cc:	20c0372e 	bgeu	r4,r3,12ac <_realloc_r+0x138>
    11d0:	047ffe04 	movi	r17,-8
    11d4:	1c62703a 	and	r17,r3,r17
    11d8:	8807883a 	mov	r3,r17
    11dc:	88005a16 	blt	r17,zero,1348 <_realloc_r+0x1d4>
    11e0:	8c805936 	bltu	r17,r18,1348 <_realloc_r+0x1d4>
    11e4:	98c0340e 	bge	r19,r3,12b8 <_realloc_r+0x144>
    11e8:	07000074 	movhi	fp,1
    11ec:	e72ae304 	addi	fp,fp,-21620
    11f0:	e1400217 	ldw	r5,8(fp)
    11f4:	b4c9883a 	add	r4,r22,r19
    11f8:	29009026 	beq	r5,r4,143c <_realloc_r+0x2c8>
    11fc:	21800117 	ldw	r6,4(r4)
    1200:	01ffff84 	movi	r7,-2
    1204:	31ce703a 	and	r7,r6,r7
    1208:	21cf883a 	add	r7,r4,r7
    120c:	39c00117 	ldw	r7,4(r7)
    1210:	39c0004c 	andi	r7,r7,1
    1214:	38004326 	beq	r7,zero,1324 <_realloc_r+0x1b0>
    1218:	000d883a 	mov	r6,zero
    121c:	0009883a 	mov	r4,zero
    1220:	1080004c 	andi	r2,r2,1
    1224:	10005a1e 	bne	r2,zero,1390 <_realloc_r+0x21c>
    1228:	85fffe17 	ldw	r23,-8(r16)
    122c:	00bfff04 	movi	r2,-4
    1230:	b5efc83a 	sub	r23,r22,r23
    1234:	b9c00117 	ldw	r7,4(r23)
    1238:	388e703a 	and	r7,r7,r2
    123c:	3ccf883a 	add	r7,r7,r19
    1240:	20005226 	beq	r4,zero,138c <_realloc_r+0x218>
    1244:	31e9883a 	add	r20,r6,r7
    1248:	2140c726 	beq	r4,r5,1568 <_realloc_r+0x3f4>
    124c:	a0c04f16 	blt	r20,r3,138c <_realloc_r+0x218>
    1250:	20800317 	ldw	r2,12(r4)
    1254:	20c00217 	ldw	r3,8(r4)
    1258:	99bfff04 	addi	r6,r19,-4
    125c:	01000904 	movi	r4,36
    1260:	18800315 	stw	r2,12(r3)
    1264:	10c00215 	stw	r3,8(r2)
    1268:	b8c00217 	ldw	r3,8(r23)
    126c:	b8800317 	ldw	r2,12(r23)
    1270:	bc800204 	addi	r18,r23,8
    1274:	18800315 	stw	r2,12(r3)
    1278:	10c00215 	stw	r3,8(r2)
    127c:	2180ed36 	bltu	r4,r6,1634 <_realloc_r+0x4c0>
    1280:	008004c4 	movi	r2,19
    1284:	11809b2e 	bgeu	r2,r6,14f4 <_realloc_r+0x380>
    1288:	80800017 	ldw	r2,0(r16)
    128c:	b8800215 	stw	r2,8(r23)
    1290:	80800117 	ldw	r2,4(r16)
    1294:	b8800315 	stw	r2,12(r23)
    1298:	008006c4 	movi	r2,27
    129c:	1180f936 	bltu	r2,r6,1684 <_realloc_r+0x510>
    12a0:	b8800404 	addi	r2,r23,16
    12a4:	80c00204 	addi	r3,r16,8
    12a8:	00009406 	br	14fc <_realloc_r+0x388>
    12ac:	00c00404 	movi	r3,16
    12b0:	1823883a 	mov	r17,r3
    12b4:	003fca06 	br	11e0 <_realloc_r+0x6c>
    12b8:	9829883a 	mov	r20,r19
    12bc:	a447c83a 	sub	r3,r20,r17
    12c0:	010003c4 	movi	r4,15
    12c4:	1080004c 	andi	r2,r2,1
    12c8:	20c02336 	bltu	r4,r3,1358 <_realloc_r+0x1e4>
    12cc:	1504b03a 	or	r2,r2,r20
    12d0:	b0800115 	stw	r2,4(r22)
    12d4:	b52d883a 	add	r22,r22,r20
    12d8:	b0800117 	ldw	r2,4(r22)
    12dc:	10800054 	ori	r2,r2,1
    12e0:	b0800115 	stw	r2,4(r22)
    12e4:	a809883a 	mov	r4,r21
    12e8:	00031000 	call	3100 <__malloc_unlock>
    12ec:	8025883a 	mov	r18,r16
    12f0:	9005883a 	mov	r2,r18
    12f4:	dfc00a17 	ldw	ra,40(sp)
    12f8:	df000917 	ldw	fp,36(sp)
    12fc:	ddc00817 	ldw	r23,32(sp)
    1300:	dd800717 	ldw	r22,28(sp)
    1304:	dd400617 	ldw	r21,24(sp)
    1308:	dd000517 	ldw	r20,20(sp)
    130c:	dcc00417 	ldw	r19,16(sp)
    1310:	dc800317 	ldw	r18,12(sp)
    1314:	dc400217 	ldw	r17,8(sp)
    1318:	dc000117 	ldw	r16,4(sp)
    131c:	dec00b04 	addi	sp,sp,44
    1320:	f800283a 	ret
    1324:	01ffff04 	movi	r7,-4
    1328:	31cc703a 	and	r6,r6,r7
    132c:	34e9883a 	add	r20,r6,r19
    1330:	a0ffbb16 	blt	r20,r3,1220 <_realloc_r+0xac>
    1334:	20c00317 	ldw	r3,12(r4)
    1338:	21000217 	ldw	r4,8(r4)
    133c:	20c00315 	stw	r3,12(r4)
    1340:	19000215 	stw	r4,8(r3)
    1344:	003fdd06 	br	12bc <_realloc_r+0x148>
    1348:	00800304 	movi	r2,12
    134c:	a8800015 	stw	r2,0(r21)
    1350:	0025883a 	mov	r18,zero
    1354:	003fe606 	br	12f0 <_realloc_r+0x17c>
    1358:	1444b03a 	or	r2,r2,r17
    135c:	b0800115 	stw	r2,4(r22)
    1360:	b44b883a 	add	r5,r22,r17
    1364:	18800054 	ori	r2,r3,1
    1368:	28800115 	stw	r2,4(r5)
    136c:	28c7883a 	add	r3,r5,r3
    1370:	18800117 	ldw	r2,4(r3)
    1374:	a809883a 	mov	r4,r21
    1378:	29400204 	addi	r5,r5,8
    137c:	10800054 	ori	r2,r2,1
    1380:	18800115 	stw	r2,4(r3)
    1384:	0001f740 	call	1f74 <_free_r>
    1388:	003fd606 	br	12e4 <_realloc_r+0x170>
    138c:	38c0330e 	bge	r7,r3,145c <_realloc_r+0x2e8>
    1390:	900b883a 	mov	r5,r18
    1394:	a809883a 	mov	r4,r21
    1398:	00006d80 	call	6d8 <_malloc_r>
    139c:	1025883a 	mov	r18,r2
    13a0:	10001626 	beq	r2,zero,13fc <_realloc_r+0x288>
    13a4:	80bfff17 	ldw	r2,-4(r16)
    13a8:	00ffff84 	movi	r3,-2
    13ac:	913ffe04 	addi	r4,r18,-8
    13b0:	10c6703a 	and	r3,r2,r3
    13b4:	b0c7883a 	add	r3,r22,r3
    13b8:	20c09926 	beq	r4,r3,1620 <_realloc_r+0x4ac>
    13bc:	99bfff04 	addi	r6,r19,-4
    13c0:	00800904 	movi	r2,36
    13c4:	11806436 	bltu	r2,r6,1558 <_realloc_r+0x3e4>
    13c8:	00c004c4 	movi	r3,19
    13cc:	19804036 	bltu	r3,r6,14d0 <_realloc_r+0x35c>
    13d0:	9005883a 	mov	r2,r18
    13d4:	8007883a 	mov	r3,r16
    13d8:	19000017 	ldw	r4,0(r3)
    13dc:	11000015 	stw	r4,0(r2)
    13e0:	19000117 	ldw	r4,4(r3)
    13e4:	11000115 	stw	r4,4(r2)
    13e8:	18c00217 	ldw	r3,8(r3)
    13ec:	10c00215 	stw	r3,8(r2)
    13f0:	a809883a 	mov	r4,r21
    13f4:	800b883a 	mov	r5,r16
    13f8:	0001f740 	call	1f74 <_free_r>
    13fc:	a809883a 	mov	r4,r21
    1400:	00031000 	call	3100 <__malloc_unlock>
    1404:	003fba06 	br	12f0 <_realloc_r+0x17c>
    1408:	300b883a 	mov	r5,r6
    140c:	dfc00a17 	ldw	ra,40(sp)
    1410:	df000917 	ldw	fp,36(sp)
    1414:	ddc00817 	ldw	r23,32(sp)
    1418:	dd800717 	ldw	r22,28(sp)
    141c:	dd400617 	ldw	r21,24(sp)
    1420:	dd000517 	ldw	r20,20(sp)
    1424:	dcc00417 	ldw	r19,16(sp)
    1428:	dc800317 	ldw	r18,12(sp)
    142c:	dc400217 	ldw	r17,8(sp)
    1430:	dc000117 	ldw	r16,4(sp)
    1434:	dec00b04 	addi	sp,sp,44
    1438:	00006d81 	jmpi	6d8 <_malloc_r>
    143c:	29800117 	ldw	r6,4(r5)
    1440:	013fff04 	movi	r4,-4
    1444:	89c00404 	addi	r7,r17,16
    1448:	310c703a 	and	r6,r6,r4
    144c:	34c9883a 	add	r4,r6,r19
    1450:	21c0340e 	bge	r4,r7,1524 <_realloc_r+0x3b0>
    1454:	2809883a 	mov	r4,r5
    1458:	003f7106 	br	1220 <_realloc_r+0xac>
    145c:	b8800317 	ldw	r2,12(r23)
    1460:	b8c00217 	ldw	r3,8(r23)
    1464:	99bfff04 	addi	r6,r19,-4
    1468:	01000904 	movi	r4,36
    146c:	18800315 	stw	r2,12(r3)
    1470:	10c00215 	stw	r3,8(r2)
    1474:	bc800204 	addi	r18,r23,8
    1478:	21807836 	bltu	r4,r6,165c <_realloc_r+0x4e8>
    147c:	008004c4 	movi	r2,19
    1480:	1180732e 	bgeu	r2,r6,1650 <_realloc_r+0x4dc>
    1484:	80800017 	ldw	r2,0(r16)
    1488:	b8800215 	stw	r2,8(r23)
    148c:	80800117 	ldw	r2,4(r16)
    1490:	b8800315 	stw	r2,12(r23)
    1494:	008006c4 	movi	r2,27
    1498:	11808936 	bltu	r2,r6,16c0 <_realloc_r+0x54c>
    149c:	b8800404 	addi	r2,r23,16
    14a0:	80c00204 	addi	r3,r16,8
    14a4:	19000017 	ldw	r4,0(r3)
    14a8:	9021883a 	mov	r16,r18
    14ac:	3829883a 	mov	r20,r7
    14b0:	11000015 	stw	r4,0(r2)
    14b4:	19000117 	ldw	r4,4(r3)
    14b8:	b82d883a 	mov	r22,r23
    14bc:	11000115 	stw	r4,4(r2)
    14c0:	18c00217 	ldw	r3,8(r3)
    14c4:	10c00215 	stw	r3,8(r2)
    14c8:	b8800117 	ldw	r2,4(r23)
    14cc:	003f7b06 	br	12bc <_realloc_r+0x148>
    14d0:	80c00017 	ldw	r3,0(r16)
    14d4:	90c00015 	stw	r3,0(r18)
    14d8:	80c00117 	ldw	r3,4(r16)
    14dc:	90c00115 	stw	r3,4(r18)
    14e0:	00c006c4 	movi	r3,27
    14e4:	19804636 	bltu	r3,r6,1600 <_realloc_r+0x48c>
    14e8:	90800204 	addi	r2,r18,8
    14ec:	80c00204 	addi	r3,r16,8
    14f0:	003fb906 	br	13d8 <_realloc_r+0x264>
    14f4:	9005883a 	mov	r2,r18
    14f8:	8007883a 	mov	r3,r16
    14fc:	19000017 	ldw	r4,0(r3)
    1500:	9021883a 	mov	r16,r18
    1504:	b82d883a 	mov	r22,r23
    1508:	11000015 	stw	r4,0(r2)
    150c:	19000117 	ldw	r4,4(r3)
    1510:	11000115 	stw	r4,4(r2)
    1514:	18c00217 	ldw	r3,8(r3)
    1518:	10c00215 	stw	r3,8(r2)
    151c:	b8800117 	ldw	r2,4(r23)
    1520:	003f6606 	br	12bc <_realloc_r+0x148>
    1524:	2445c83a 	sub	r2,r4,r17
    1528:	b46d883a 	add	r22,r22,r17
    152c:	10800054 	ori	r2,r2,1
    1530:	b0800115 	stw	r2,4(r22)
    1534:	80bfff17 	ldw	r2,-4(r16)
    1538:	a809883a 	mov	r4,r21
    153c:	e5800215 	stw	r22,8(fp)
    1540:	1080004c 	andi	r2,r2,1
    1544:	88a2b03a 	or	r17,r17,r2
    1548:	847fff15 	stw	r17,-4(r16)
    154c:	00031000 	call	3100 <__malloc_unlock>
    1550:	8025883a 	mov	r18,r16
    1554:	003f6606 	br	12f0 <_realloc_r+0x17c>
    1558:	9009883a 	mov	r4,r18
    155c:	800b883a 	mov	r5,r16
    1560:	000104c0 	call	104c <memmove>
    1564:	003fa206 	br	13f0 <_realloc_r+0x27c>
    1568:	88800404 	addi	r2,r17,16
    156c:	a0bf8716 	blt	r20,r2,138c <_realloc_r+0x218>
    1570:	b8800317 	ldw	r2,12(r23)
    1574:	b8c00217 	ldw	r3,8(r23)
    1578:	99bfff04 	addi	r6,r19,-4
    157c:	01000904 	movi	r4,36
    1580:	18800315 	stw	r2,12(r3)
    1584:	10c00215 	stw	r3,8(r2)
    1588:	bc800204 	addi	r18,r23,8
    158c:	21806536 	bltu	r4,r6,1724 <_realloc_r+0x5b0>
    1590:	008004c4 	movi	r2,19
    1594:	1180592e 	bgeu	r2,r6,16fc <_realloc_r+0x588>
    1598:	80800017 	ldw	r2,0(r16)
    159c:	b8800215 	stw	r2,8(r23)
    15a0:	80800117 	ldw	r2,4(r16)
    15a4:	b8800315 	stw	r2,12(r23)
    15a8:	008006c4 	movi	r2,27
    15ac:	11806136 	bltu	r2,r6,1734 <_realloc_r+0x5c0>
    15b0:	b8800404 	addi	r2,r23,16
    15b4:	80c00204 	addi	r3,r16,8
    15b8:	19000017 	ldw	r4,0(r3)
    15bc:	11000015 	stw	r4,0(r2)
    15c0:	19000117 	ldw	r4,4(r3)
    15c4:	11000115 	stw	r4,4(r2)
    15c8:	18c00217 	ldw	r3,8(r3)
    15cc:	10c00215 	stw	r3,8(r2)
    15d0:	a447c83a 	sub	r3,r20,r17
    15d4:	bc45883a 	add	r2,r23,r17
    15d8:	18c00054 	ori	r3,r3,1
    15dc:	10c00115 	stw	r3,4(r2)
    15e0:	b8c00117 	ldw	r3,4(r23)
    15e4:	e0800215 	stw	r2,8(fp)
    15e8:	a809883a 	mov	r4,r21
    15ec:	1880004c 	andi	r2,r3,1
    15f0:	88a2b03a 	or	r17,r17,r2
    15f4:	bc400115 	stw	r17,4(r23)
    15f8:	00031000 	call	3100 <__malloc_unlock>
    15fc:	003f3c06 	br	12f0 <_realloc_r+0x17c>
    1600:	80c00217 	ldw	r3,8(r16)
    1604:	90c00215 	stw	r3,8(r18)
    1608:	80c00317 	ldw	r3,12(r16)
    160c:	90c00315 	stw	r3,12(r18)
    1610:	30802426 	beq	r6,r2,16a4 <_realloc_r+0x530>
    1614:	90800404 	addi	r2,r18,16
    1618:	80c00404 	addi	r3,r16,16
    161c:	003f6e06 	br	13d8 <_realloc_r+0x264>
    1620:	953fff17 	ldw	r20,-4(r18)
    1624:	00ffff04 	movi	r3,-4
    1628:	a0e8703a 	and	r20,r20,r3
    162c:	a4e9883a 	add	r20,r20,r19
    1630:	003f2206 	br	12bc <_realloc_r+0x148>
    1634:	800b883a 	mov	r5,r16
    1638:	9009883a 	mov	r4,r18
    163c:	000104c0 	call	104c <memmove>
    1640:	9021883a 	mov	r16,r18
    1644:	b8800117 	ldw	r2,4(r23)
    1648:	b82d883a 	mov	r22,r23
    164c:	003f1b06 	br	12bc <_realloc_r+0x148>
    1650:	9005883a 	mov	r2,r18
    1654:	8007883a 	mov	r3,r16
    1658:	003f9206 	br	14a4 <_realloc_r+0x330>
    165c:	800b883a 	mov	r5,r16
    1660:	9009883a 	mov	r4,r18
    1664:	d9c00015 	stw	r7,0(sp)
    1668:	000104c0 	call	104c <memmove>
    166c:	d9c00017 	ldw	r7,0(sp)
    1670:	9021883a 	mov	r16,r18
    1674:	b8800117 	ldw	r2,4(r23)
    1678:	3829883a 	mov	r20,r7
    167c:	b82d883a 	mov	r22,r23
    1680:	003f0e06 	br	12bc <_realloc_r+0x148>
    1684:	80800217 	ldw	r2,8(r16)
    1688:	b8800415 	stw	r2,16(r23)
    168c:	80800317 	ldw	r2,12(r16)
    1690:	b8800515 	stw	r2,20(r23)
    1694:	31001226 	beq	r6,r4,16e0 <_realloc_r+0x56c>
    1698:	b8800604 	addi	r2,r23,24
    169c:	80c00404 	addi	r3,r16,16
    16a0:	003f9606 	br	14fc <_realloc_r+0x388>
    16a4:	81000417 	ldw	r4,16(r16)
    16a8:	90800604 	addi	r2,r18,24
    16ac:	80c00604 	addi	r3,r16,24
    16b0:	91000415 	stw	r4,16(r18)
    16b4:	81000517 	ldw	r4,20(r16)
    16b8:	91000515 	stw	r4,20(r18)
    16bc:	003f4606 	br	13d8 <_realloc_r+0x264>
    16c0:	80800217 	ldw	r2,8(r16)
    16c4:	b8800415 	stw	r2,16(r23)
    16c8:	80800317 	ldw	r2,12(r16)
    16cc:	b8800515 	stw	r2,20(r23)
    16d0:	31000d26 	beq	r6,r4,1708 <_realloc_r+0x594>
    16d4:	b8800604 	addi	r2,r23,24
    16d8:	80c00404 	addi	r3,r16,16
    16dc:	003f7106 	br	14a4 <_realloc_r+0x330>
    16e0:	81000417 	ldw	r4,16(r16)
    16e4:	b8800804 	addi	r2,r23,32
    16e8:	80c00604 	addi	r3,r16,24
    16ec:	b9000615 	stw	r4,24(r23)
    16f0:	81000517 	ldw	r4,20(r16)
    16f4:	b9000715 	stw	r4,28(r23)
    16f8:	003f8006 	br	14fc <_realloc_r+0x388>
    16fc:	9005883a 	mov	r2,r18
    1700:	8007883a 	mov	r3,r16
    1704:	003fac06 	br	15b8 <_realloc_r+0x444>
    1708:	81000417 	ldw	r4,16(r16)
    170c:	b8800804 	addi	r2,r23,32
    1710:	80c00604 	addi	r3,r16,24
    1714:	b9000615 	stw	r4,24(r23)
    1718:	81000517 	ldw	r4,20(r16)
    171c:	b9000715 	stw	r4,28(r23)
    1720:	003f6006 	br	14a4 <_realloc_r+0x330>
    1724:	9009883a 	mov	r4,r18
    1728:	800b883a 	mov	r5,r16
    172c:	000104c0 	call	104c <memmove>
    1730:	003fa706 	br	15d0 <_realloc_r+0x45c>
    1734:	80800217 	ldw	r2,8(r16)
    1738:	b8800415 	stw	r2,16(r23)
    173c:	80800317 	ldw	r2,12(r16)
    1740:	b8800515 	stw	r2,20(r23)
    1744:	31000326 	beq	r6,r4,1754 <_realloc_r+0x5e0>
    1748:	b8800604 	addi	r2,r23,24
    174c:	80c00404 	addi	r3,r16,16
    1750:	003f9906 	br	15b8 <_realloc_r+0x444>
    1754:	81000417 	ldw	r4,16(r16)
    1758:	b8800804 	addi	r2,r23,32
    175c:	80c00604 	addi	r3,r16,24
    1760:	b9000615 	stw	r4,24(r23)
    1764:	81000517 	ldw	r4,20(r16)
    1768:	b9000715 	stw	r4,28(r23)
    176c:	003f9206 	br	15b8 <_realloc_r+0x444>

00001770 <_sbrk_r>:
    1770:	defffd04 	addi	sp,sp,-12
    1774:	dc400115 	stw	r17,4(sp)
    1778:	dc000015 	stw	r16,0(sp)
    177c:	2023883a 	mov	r17,r4
    1780:	04000074 	movhi	r16,1
    1784:	8439b404 	addi	r16,r16,-6448
    1788:	2809883a 	mov	r4,r5
    178c:	dfc00215 	stw	ra,8(sp)
    1790:	80000015 	stw	zero,0(r16)
    1794:	00032c00 	call	32c0 <sbrk>
    1798:	00ffffc4 	movi	r3,-1
    179c:	10c00526 	beq	r2,r3,17b4 <_sbrk_r+0x44>
    17a0:	dfc00217 	ldw	ra,8(sp)
    17a4:	dc400117 	ldw	r17,4(sp)
    17a8:	dc000017 	ldw	r16,0(sp)
    17ac:	dec00304 	addi	sp,sp,12
    17b0:	f800283a 	ret
    17b4:	80c00017 	ldw	r3,0(r16)
    17b8:	183ff926 	beq	r3,zero,17a0 <_sbrk_r+0x30>
    17bc:	88c00015 	stw	r3,0(r17)
    17c0:	dfc00217 	ldw	ra,8(sp)
    17c4:	dc400117 	ldw	r17,4(sp)
    17c8:	dc000017 	ldw	r16,0(sp)
    17cc:	dec00304 	addi	sp,sp,12
    17d0:	f800283a 	ret

000017d4 <__swsetup_r>:
    17d4:	00800074 	movhi	r2,1
    17d8:	10b1b804 	addi	r2,r2,-14624
    17dc:	10800017 	ldw	r2,0(r2)
    17e0:	defffd04 	addi	sp,sp,-12
    17e4:	dc400115 	stw	r17,4(sp)
    17e8:	dc000015 	stw	r16,0(sp)
    17ec:	dfc00215 	stw	ra,8(sp)
    17f0:	2023883a 	mov	r17,r4
    17f4:	2821883a 	mov	r16,r5
    17f8:	10000226 	beq	r2,zero,1804 <__swsetup_r+0x30>
    17fc:	10c00e17 	ldw	r3,56(r2)
    1800:	18003d26 	beq	r3,zero,18f8 <__swsetup_r+0x124>
    1804:	8080030b 	ldhu	r2,12(r16)
    1808:	10c0020c 	andi	r3,r2,8
    180c:	18ffffcc 	andi	r3,r3,65535
    1810:	18e0001c 	xori	r3,r3,32768
    1814:	18e00004 	addi	r3,r3,-32768
    1818:	18001226 	beq	r3,zero,1864 <__swsetup_r+0x90>
    181c:	80c00417 	ldw	r3,16(r16)
    1820:	18001f26 	beq	r3,zero,18a0 <__swsetup_r+0xcc>
    1824:	1100004c 	andi	r4,r2,1
    1828:	2000261e 	bne	r4,zero,18c4 <__swsetup_r+0xf0>
    182c:	1080008c 	andi	r2,r2,2
    1830:	10bfffcc 	andi	r2,r2,65535
    1834:	10a0001c 	xori	r2,r2,32768
    1838:	10a00004 	addi	r2,r2,-32768
    183c:	1000311e 	bne	r2,zero,1904 <__swsetup_r+0x130>
    1840:	80800517 	ldw	r2,20(r16)
    1844:	80800215 	stw	r2,8(r16)
    1848:	18002326 	beq	r3,zero,18d8 <__swsetup_r+0x104>
    184c:	0005883a 	mov	r2,zero
    1850:	dfc00217 	ldw	ra,8(sp)
    1854:	dc400117 	ldw	r17,4(sp)
    1858:	dc000017 	ldw	r16,0(sp)
    185c:	dec00304 	addi	sp,sp,12
    1860:	f800283a 	ret
    1864:	10c0040c 	andi	r3,r2,16
    1868:	18ffffcc 	andi	r3,r3,65535
    186c:	18e0001c 	xori	r3,r3,32768
    1870:	18e00004 	addi	r3,r3,-32768
    1874:	18001e26 	beq	r3,zero,18f0 <__swsetup_r+0x11c>
    1878:	10c0010c 	andi	r3,r2,4
    187c:	18ffffcc 	andi	r3,r3,65535
    1880:	18e0001c 	xori	r3,r3,32768
    1884:	18e00004 	addi	r3,r3,-32768
    1888:	1800211e 	bne	r3,zero,1910 <__swsetup_r+0x13c>
    188c:	80c00417 	ldw	r3,16(r16)
    1890:	11400214 	ori	r5,r2,8
    1894:	8140030d 	sth	r5,12(r16)
    1898:	2805883a 	mov	r2,r5
    189c:	183fe11e 	bne	r3,zero,1824 <__swsetup_r+0x50>
    18a0:	1140a00c 	andi	r5,r2,640
    18a4:	01008004 	movi	r4,512
    18a8:	293fde26 	beq	r5,r4,1824 <__swsetup_r+0x50>
    18ac:	8809883a 	mov	r4,r17
    18b0:	800b883a 	mov	r5,r16
    18b4:	00023a40 	call	23a4 <__smakebuf_r>
    18b8:	8080030b 	ldhu	r2,12(r16)
    18bc:	80c00417 	ldw	r3,16(r16)
    18c0:	003fd806 	br	1824 <__swsetup_r+0x50>
    18c4:	80800517 	ldw	r2,20(r16)
    18c8:	80000215 	stw	zero,8(r16)
    18cc:	0085c83a 	sub	r2,zero,r2
    18d0:	80800615 	stw	r2,24(r16)
    18d4:	183fdd1e 	bne	r3,zero,184c <__swsetup_r+0x78>
    18d8:	8080030b 	ldhu	r2,12(r16)
    18dc:	1080200c 	andi	r2,r2,128
    18e0:	10bfffcc 	andi	r2,r2,65535
    18e4:	10a0001c 	xori	r2,r2,32768
    18e8:	10a00004 	addi	r2,r2,-32768
    18ec:	103fd826 	beq	r2,zero,1850 <__swsetup_r+0x7c>
    18f0:	00bfffc4 	movi	r2,-1
    18f4:	003fd606 	br	1850 <__swsetup_r+0x7c>
    18f8:	1009883a 	mov	r4,r2
    18fc:	0001bf00 	call	1bf0 <__sinit>
    1900:	003fc006 	br	1804 <__swsetup_r+0x30>
    1904:	0005883a 	mov	r2,zero
    1908:	80800215 	stw	r2,8(r16)
    190c:	003fce06 	br	1848 <__swsetup_r+0x74>
    1910:	81400c17 	ldw	r5,48(r16)
    1914:	28000626 	beq	r5,zero,1930 <__swsetup_r+0x15c>
    1918:	80c01004 	addi	r3,r16,64
    191c:	28c00326 	beq	r5,r3,192c <__swsetup_r+0x158>
    1920:	8809883a 	mov	r4,r17
    1924:	0001f740 	call	1f74 <_free_r>
    1928:	8080030b 	ldhu	r2,12(r16)
    192c:	80000c15 	stw	zero,48(r16)
    1930:	80c00417 	ldw	r3,16(r16)
    1934:	013ff6c4 	movi	r4,-37
    1938:	2084703a 	and	r2,r4,r2
    193c:	80000115 	stw	zero,4(r16)
    1940:	80c00015 	stw	r3,0(r16)
    1944:	003fd206 	br	1890 <__swsetup_r+0xbc>

00001948 <_fflush_r>:
    1948:	defffb04 	addi	sp,sp,-20
    194c:	dcc00315 	stw	r19,12(sp)
    1950:	dc400115 	stw	r17,4(sp)
    1954:	dfc00415 	stw	ra,16(sp)
    1958:	dc800215 	stw	r18,8(sp)
    195c:	dc000015 	stw	r16,0(sp)
    1960:	2027883a 	mov	r19,r4
    1964:	2823883a 	mov	r17,r5
    1968:	20000226 	beq	r4,zero,1974 <_fflush_r+0x2c>
    196c:	20800e17 	ldw	r2,56(r4)
    1970:	10005726 	beq	r2,zero,1ad0 <_fflush_r+0x188>
    1974:	8880030b 	ldhu	r2,12(r17)
    1978:	10c0020c 	andi	r3,r2,8
    197c:	18ffffcc 	andi	r3,r3,65535
    1980:	18e0001c 	xori	r3,r3,32768
    1984:	18e00004 	addi	r3,r3,-32768
    1988:	1800311e 	bne	r3,zero,1a50 <_fflush_r+0x108>
    198c:	89000117 	ldw	r4,4(r17)
    1990:	10c20014 	ori	r3,r2,2048
    1994:	88c0030d 	sth	r3,12(r17)
    1998:	180b883a 	mov	r5,r3
    199c:	0100520e 	bge	zero,r4,1ae8 <_fflush_r+0x1a0>
    19a0:	88c00a17 	ldw	r3,40(r17)
    19a4:	18002226 	beq	r3,zero,1a30 <_fflush_r+0xe8>
    19a8:	1084000c 	andi	r2,r2,4096
    19ac:	10bfffcc 	andi	r2,r2,65535
    19b0:	10a0001c 	xori	r2,r2,32768
    19b4:	10a00004 	addi	r2,r2,-32768
    19b8:	10004e26 	beq	r2,zero,1af4 <_fflush_r+0x1ac>
    19bc:	8c001417 	ldw	r16,80(r17)
    19c0:	2940010c 	andi	r5,r5,4
    19c4:	297fffcc 	andi	r5,r5,65535
    19c8:	2960001c 	xori	r5,r5,32768
    19cc:	29600004 	addi	r5,r5,-32768
    19d0:	28000626 	beq	r5,zero,19ec <_fflush_r+0xa4>
    19d4:	89000117 	ldw	r4,4(r17)
    19d8:	88800c17 	ldw	r2,48(r17)
    19dc:	8121c83a 	sub	r16,r16,r4
    19e0:	10000226 	beq	r2,zero,19ec <_fflush_r+0xa4>
    19e4:	88800f17 	ldw	r2,60(r17)
    19e8:	80a1c83a 	sub	r16,r16,r2
    19ec:	89400717 	ldw	r5,28(r17)
    19f0:	9809883a 	mov	r4,r19
    19f4:	800d883a 	mov	r6,r16
    19f8:	000f883a 	mov	r7,zero
    19fc:	183ee83a 	callr	r3
    1a00:	8080281e 	bne	r16,r2,1aa4 <_fflush_r+0x15c>
    1a04:	8880030b 	ldhu	r2,12(r17)
    1a08:	88c00417 	ldw	r3,16(r17)
    1a0c:	88000115 	stw	zero,4(r17)
    1a10:	113dffcc 	andi	r4,r2,63487
    1a14:	1084000c 	andi	r2,r2,4096
    1a18:	10bfffcc 	andi	r2,r2,65535
    1a1c:	10a0001c 	xori	r2,r2,32768
    1a20:	8900030d 	sth	r4,12(r17)
    1a24:	88c00015 	stw	r3,0(r17)
    1a28:	10a00004 	addi	r2,r2,-32768
    1a2c:	10002c1e 	bne	r2,zero,1ae0 <_fflush_r+0x198>
    1a30:	0005883a 	mov	r2,zero
    1a34:	dfc00417 	ldw	ra,16(sp)
    1a38:	dcc00317 	ldw	r19,12(sp)
    1a3c:	dc800217 	ldw	r18,8(sp)
    1a40:	dc400117 	ldw	r17,4(sp)
    1a44:	dc000017 	ldw	r16,0(sp)
    1a48:	dec00504 	addi	sp,sp,20
    1a4c:	f800283a 	ret
    1a50:	8c800417 	ldw	r18,16(r17)
    1a54:	903ff626 	beq	r18,zero,1a30 <_fflush_r+0xe8>
    1a58:	8c000017 	ldw	r16,0(r17)
    1a5c:	108000cc 	andi	r2,r2,3
    1a60:	8c800015 	stw	r18,0(r17)
    1a64:	84a1c83a 	sub	r16,r16,r18
    1a68:	10001b1e 	bne	r2,zero,1ad8 <_fflush_r+0x190>
    1a6c:	88800517 	ldw	r2,20(r17)
    1a70:	88800215 	stw	r2,8(r17)
    1a74:	04000316 	blt	zero,r16,1a84 <_fflush_r+0x13c>
    1a78:	003fed06 	br	1a30 <_fflush_r+0xe8>
    1a7c:	90a5883a 	add	r18,r18,r2
    1a80:	043feb0e 	bge	zero,r16,1a30 <_fflush_r+0xe8>
    1a84:	88800917 	ldw	r2,36(r17)
    1a88:	89400717 	ldw	r5,28(r17)
    1a8c:	800f883a 	mov	r7,r16
    1a90:	900d883a 	mov	r6,r18
    1a94:	9809883a 	mov	r4,r19
    1a98:	103ee83a 	callr	r2
    1a9c:	80a1c83a 	sub	r16,r16,r2
    1aa0:	00bff616 	blt	zero,r2,1a7c <_fflush_r+0x134>
    1aa4:	88c0030b 	ldhu	r3,12(r17)
    1aa8:	00bfffc4 	movi	r2,-1
    1aac:	18c01014 	ori	r3,r3,64
    1ab0:	88c0030d 	sth	r3,12(r17)
    1ab4:	dfc00417 	ldw	ra,16(sp)
    1ab8:	dcc00317 	ldw	r19,12(sp)
    1abc:	dc800217 	ldw	r18,8(sp)
    1ac0:	dc400117 	ldw	r17,4(sp)
    1ac4:	dc000017 	ldw	r16,0(sp)
    1ac8:	dec00504 	addi	sp,sp,20
    1acc:	f800283a 	ret
    1ad0:	0001bf00 	call	1bf0 <__sinit>
    1ad4:	003fa706 	br	1974 <_fflush_r+0x2c>
    1ad8:	0005883a 	mov	r2,zero
    1adc:	003fe406 	br	1a70 <_fflush_r+0x128>
    1ae0:	8c001415 	stw	r16,80(r17)
    1ae4:	003fd206 	br	1a30 <_fflush_r+0xe8>
    1ae8:	88c00f17 	ldw	r3,60(r17)
    1aec:	00ffac16 	blt	zero,r3,19a0 <_fflush_r+0x58>
    1af0:	003fcf06 	br	1a30 <_fflush_r+0xe8>
    1af4:	89400717 	ldw	r5,28(r17)
    1af8:	9809883a 	mov	r4,r19
    1afc:	000d883a 	mov	r6,zero
    1b00:	01c00044 	movi	r7,1
    1b04:	183ee83a 	callr	r3
    1b08:	1021883a 	mov	r16,r2
    1b0c:	00bfffc4 	movi	r2,-1
    1b10:	80800326 	beq	r16,r2,1b20 <_fflush_r+0x1d8>
    1b14:	8940030b 	ldhu	r5,12(r17)
    1b18:	88c00a17 	ldw	r3,40(r17)
    1b1c:	003fa806 	br	19c0 <_fflush_r+0x78>
    1b20:	98c00017 	ldw	r3,0(r19)
    1b24:	00800744 	movi	r2,29
    1b28:	18bfde1e 	bne	r3,r2,1aa4 <_fflush_r+0x15c>
    1b2c:	003fc006 	br	1a30 <_fflush_r+0xe8>

00001b30 <fflush>:
    1b30:	200b883a 	mov	r5,r4
    1b34:	20000426 	beq	r4,zero,1b48 <fflush+0x18>
    1b38:	00800074 	movhi	r2,1
    1b3c:	10b1b804 	addi	r2,r2,-14624
    1b40:	11000017 	ldw	r4,0(r2)
    1b44:	00019481 	jmpi	1948 <_fflush_r>
    1b48:	00800074 	movhi	r2,1
    1b4c:	10b1b704 	addi	r2,r2,-14628
    1b50:	11000017 	ldw	r4,0(r2)
    1b54:	01400034 	movhi	r5,0
    1b58:	29465204 	addi	r5,r5,6472
    1b5c:	00022ec1 	jmpi	22ec <_fwalk_reent>

00001b60 <__fp_lock>:
    1b60:	0005883a 	mov	r2,zero
    1b64:	f800283a 	ret

00001b68 <__fp_unlock>:
    1b68:	0005883a 	mov	r2,zero
    1b6c:	f800283a 	ret

00001b70 <_cleanup_r>:
    1b70:	01400034 	movhi	r5,0
    1b74:	294a5d04 	addi	r5,r5,10612
    1b78:	00022441 	jmpi	2244 <_fwalk>

00001b7c <__sfmoreglue>:
    1b7c:	defffc04 	addi	sp,sp,-16
    1b80:	dc400115 	stw	r17,4(sp)
    1b84:	2c401724 	muli	r17,r5,92
    1b88:	dc800215 	stw	r18,8(sp)
    1b8c:	2825883a 	mov	r18,r5
    1b90:	89400304 	addi	r5,r17,12
    1b94:	dc000015 	stw	r16,0(sp)
    1b98:	dfc00315 	stw	ra,12(sp)
    1b9c:	00006d80 	call	6d8 <_malloc_r>
    1ba0:	1021883a 	mov	r16,r2
    1ba4:	10000726 	beq	r2,zero,1bc4 <__sfmoreglue+0x48>
    1ba8:	11000304 	addi	r4,r2,12
    1bac:	10000015 	stw	zero,0(r2)
    1bb0:	14800115 	stw	r18,4(r2)
    1bb4:	11000215 	stw	r4,8(r2)
    1bb8:	000b883a 	mov	r5,zero
    1bbc:	880d883a 	mov	r6,r17
    1bc0:	000254c0 	call	254c <memset>
    1bc4:	8005883a 	mov	r2,r16
    1bc8:	dfc00317 	ldw	ra,12(sp)
    1bcc:	dc800217 	ldw	r18,8(sp)
    1bd0:	dc400117 	ldw	r17,4(sp)
    1bd4:	dc000017 	ldw	r16,0(sp)
    1bd8:	dec00404 	addi	sp,sp,16
    1bdc:	f800283a 	ret

00001be0 <_cleanup>:
    1be0:	00800074 	movhi	r2,1
    1be4:	10b1b704 	addi	r2,r2,-14628
    1be8:	11000017 	ldw	r4,0(r2)
    1bec:	0001b701 	jmpi	1b70 <_cleanup_r>

00001bf0 <__sinit>:
    1bf0:	20800e17 	ldw	r2,56(r4)
    1bf4:	1000401e 	bne	r2,zero,1cf8 <__sinit+0x108>
    1bf8:	21400117 	ldw	r5,4(r4)
    1bfc:	01800034 	movhi	r6,0
    1c00:	3186dc04 	addi	r6,r6,7024
    1c04:	20c00217 	ldw	r3,8(r4)
    1c08:	21800f15 	stw	r6,60(r4)
    1c0c:	2080bb04 	addi	r2,r4,748
    1c10:	02400044 	movi	r9,1
    1c14:	018000c4 	movi	r6,3
    1c18:	2180b915 	stw	r6,740(r4)
    1c1c:	2080ba15 	stw	r2,744(r4)
    1c20:	22400e15 	stw	r9,56(r4)
    1c24:	20800317 	ldw	r2,12(r4)
    1c28:	2000b815 	stw	zero,736(r4)
    1c2c:	02000034 	movhi	r8,0
    1c30:	42098a04 	addi	r8,r8,9768
    1c34:	01c00034 	movhi	r7,0
    1c38:	39c99f04 	addi	r7,r7,9852
    1c3c:	01800034 	movhi	r6,0
    1c40:	3189c104 	addi	r6,r6,9988
    1c44:	01000034 	movhi	r4,0
    1c48:	2109d804 	addi	r4,r4,10080
    1c4c:	02800104 	movi	r10,4
    1c50:	28000015 	stw	zero,0(r5)
    1c54:	28000115 	stw	zero,4(r5)
    1c58:	28000215 	stw	zero,8(r5)
    1c5c:	2a80030d 	sth	r10,12(r5)
    1c60:	2800038d 	sth	zero,14(r5)
    1c64:	28000415 	stw	zero,16(r5)
    1c68:	28000515 	stw	zero,20(r5)
    1c6c:	28000615 	stw	zero,24(r5)
    1c70:	29400715 	stw	r5,28(r5)
    1c74:	2a000815 	stw	r8,32(r5)
    1c78:	29c00915 	stw	r7,36(r5)
    1c7c:	29800a15 	stw	r6,40(r5)
    1c80:	29000b15 	stw	r4,44(r5)
    1c84:	01400284 	movi	r5,10
    1c88:	18000015 	stw	zero,0(r3)
    1c8c:	18000115 	stw	zero,4(r3)
    1c90:	18000215 	stw	zero,8(r3)
    1c94:	1940030d 	sth	r5,12(r3)
    1c98:	1a40038d 	sth	r9,14(r3)
    1c9c:	18000415 	stw	zero,16(r3)
    1ca0:	18000515 	stw	zero,20(r3)
    1ca4:	18000615 	stw	zero,24(r3)
    1ca8:	18c00715 	stw	r3,28(r3)
    1cac:	1a000815 	stw	r8,32(r3)
    1cb0:	19c00915 	stw	r7,36(r3)
    1cb4:	19800a15 	stw	r6,40(r3)
    1cb8:	19000b15 	stw	r4,44(r3)
    1cbc:	00c00484 	movi	r3,18
    1cc0:	10c0030d 	sth	r3,12(r2)
    1cc4:	00c00084 	movi	r3,2
    1cc8:	10000015 	stw	zero,0(r2)
    1ccc:	10000115 	stw	zero,4(r2)
    1cd0:	10000215 	stw	zero,8(r2)
    1cd4:	10c0038d 	sth	r3,14(r2)
    1cd8:	10000415 	stw	zero,16(r2)
    1cdc:	10000515 	stw	zero,20(r2)
    1ce0:	10000615 	stw	zero,24(r2)
    1ce4:	10800715 	stw	r2,28(r2)
    1ce8:	12000815 	stw	r8,32(r2)
    1cec:	11c00915 	stw	r7,36(r2)
    1cf0:	11800a15 	stw	r6,40(r2)
    1cf4:	11000b15 	stw	r4,44(r2)
    1cf8:	f800283a 	ret

00001cfc <__sfp>:
    1cfc:	defffc04 	addi	sp,sp,-16
    1d00:	00800074 	movhi	r2,1
    1d04:	10b1b704 	addi	r2,r2,-14628
    1d08:	dc400115 	stw	r17,4(sp)
    1d0c:	14400017 	ldw	r17,0(r2)
    1d10:	dc800215 	stw	r18,8(sp)
    1d14:	dfc00315 	stw	ra,12(sp)
    1d18:	88800e17 	ldw	r2,56(r17)
    1d1c:	dc000015 	stw	r16,0(sp)
    1d20:	2025883a 	mov	r18,r4
    1d24:	10002826 	beq	r2,zero,1dc8 <__sfp+0xcc>
    1d28:	8c40b804 	addi	r17,r17,736
    1d2c:	043fffc4 	movi	r16,-1
    1d30:	89400117 	ldw	r5,4(r17)
    1d34:	88800217 	ldw	r2,8(r17)
    1d38:	297fffc4 	addi	r5,r5,-1
    1d3c:	28000a16 	blt	r5,zero,1d68 <__sfp+0x6c>
    1d40:	10c0030f 	ldh	r3,12(r2)
    1d44:	18000c26 	beq	r3,zero,1d78 <__sfp+0x7c>
    1d48:	10c01a04 	addi	r3,r2,104
    1d4c:	00000206 	br	1d58 <__sfp+0x5c>
    1d50:	19bfe90f 	ldh	r6,-92(r3)
    1d54:	30000826 	beq	r6,zero,1d78 <__sfp+0x7c>
    1d58:	297fffc4 	addi	r5,r5,-1
    1d5c:	18bffd04 	addi	r2,r3,-12
    1d60:	18c01704 	addi	r3,r3,92
    1d64:	2c3ffa1e 	bne	r5,r16,1d50 <__sfp+0x54>
    1d68:	88800017 	ldw	r2,0(r17)
    1d6c:	10001926 	beq	r2,zero,1dd4 <__sfp+0xd8>
    1d70:	1023883a 	mov	r17,r2
    1d74:	003fee06 	br	1d30 <__sfp+0x34>
    1d78:	00ffffc4 	movi	r3,-1
    1d7c:	10c0038d 	sth	r3,14(r2)
    1d80:	00c00044 	movi	r3,1
    1d84:	10c0030d 	sth	r3,12(r2)
    1d88:	10000015 	stw	zero,0(r2)
    1d8c:	10000215 	stw	zero,8(r2)
    1d90:	10000115 	stw	zero,4(r2)
    1d94:	10000415 	stw	zero,16(r2)
    1d98:	10000515 	stw	zero,20(r2)
    1d9c:	10000615 	stw	zero,24(r2)
    1da0:	10000c15 	stw	zero,48(r2)
    1da4:	10000d15 	stw	zero,52(r2)
    1da8:	10001115 	stw	zero,68(r2)
    1dac:	10001215 	stw	zero,72(r2)
    1db0:	dfc00317 	ldw	ra,12(sp)
    1db4:	dc800217 	ldw	r18,8(sp)
    1db8:	dc400117 	ldw	r17,4(sp)
    1dbc:	dc000017 	ldw	r16,0(sp)
    1dc0:	dec00404 	addi	sp,sp,16
    1dc4:	f800283a 	ret
    1dc8:	8809883a 	mov	r4,r17
    1dcc:	0001bf00 	call	1bf0 <__sinit>
    1dd0:	003fd506 	br	1d28 <__sfp+0x2c>
    1dd4:	9009883a 	mov	r4,r18
    1dd8:	01400104 	movi	r5,4
    1ddc:	0001b7c0 	call	1b7c <__sfmoreglue>
    1de0:	88800015 	stw	r2,0(r17)
    1de4:	103fe21e 	bne	r2,zero,1d70 <__sfp+0x74>
    1de8:	00800304 	movi	r2,12
    1dec:	90800015 	stw	r2,0(r18)
    1df0:	0005883a 	mov	r2,zero
    1df4:	003fee06 	br	1db0 <__sfp+0xb4>

00001df8 <__sfp_lock_acquire>:
    1df8:	f800283a 	ret

00001dfc <__sfp_lock_release>:
    1dfc:	f800283a 	ret

00001e00 <__sinit_lock_acquire>:
    1e00:	f800283a 	ret

00001e04 <__sinit_lock_release>:
    1e04:	f800283a 	ret

00001e08 <__fp_lock_all>:
    1e08:	00800074 	movhi	r2,1
    1e0c:	10b1b804 	addi	r2,r2,-14624
    1e10:	11000017 	ldw	r4,0(r2)
    1e14:	01400034 	movhi	r5,0
    1e18:	2946d804 	addi	r5,r5,7008
    1e1c:	00022441 	jmpi	2244 <_fwalk>

00001e20 <__fp_unlock_all>:
    1e20:	00800074 	movhi	r2,1
    1e24:	10b1b804 	addi	r2,r2,-14624
    1e28:	11000017 	ldw	r4,0(r2)
    1e2c:	01400034 	movhi	r5,0
    1e30:	2946da04 	addi	r5,r5,7016
    1e34:	00022441 	jmpi	2244 <_fwalk>

00001e38 <_malloc_trim_r>:
    1e38:	defffb04 	addi	sp,sp,-20
    1e3c:	dcc00315 	stw	r19,12(sp)
    1e40:	dc800215 	stw	r18,8(sp)
    1e44:	dc400115 	stw	r17,4(sp)
    1e48:	dc000015 	stw	r16,0(sp)
    1e4c:	2827883a 	mov	r19,r5
    1e50:	dfc00415 	stw	ra,16(sp)
    1e54:	04400074 	movhi	r17,1
    1e58:	8c6ae304 	addi	r17,r17,-21620
    1e5c:	2021883a 	mov	r16,r4
    1e60:	00030e00 	call	30e0 <__malloc_lock>
    1e64:	88800217 	ldw	r2,8(r17)
    1e68:	14800117 	ldw	r18,4(r2)
    1e6c:	00bfff04 	movi	r2,-4
    1e70:	90a4703a 	and	r18,r18,r2
    1e74:	9083fbc4 	addi	r2,r18,4079
    1e78:	14e7c83a 	sub	r19,r2,r19
    1e7c:	9826d33a 	srli	r19,r19,12
    1e80:	0083ffc4 	movi	r2,4095
    1e84:	9cffffc4 	addi	r19,r19,-1
    1e88:	9826933a 	slli	r19,r19,12
    1e8c:	14c0060e 	bge	r2,r19,1ea8 <_malloc_trim_r+0x70>
    1e90:	8009883a 	mov	r4,r16
    1e94:	000b883a 	mov	r5,zero
    1e98:	00017700 	call	1770 <_sbrk_r>
    1e9c:	88c00217 	ldw	r3,8(r17)
    1ea0:	1c87883a 	add	r3,r3,r18
    1ea4:	10c00a26 	beq	r2,r3,1ed0 <_malloc_trim_r+0x98>
    1ea8:	8009883a 	mov	r4,r16
    1eac:	00031000 	call	3100 <__malloc_unlock>
    1eb0:	0005883a 	mov	r2,zero
    1eb4:	dfc00417 	ldw	ra,16(sp)
    1eb8:	dcc00317 	ldw	r19,12(sp)
    1ebc:	dc800217 	ldw	r18,8(sp)
    1ec0:	dc400117 	ldw	r17,4(sp)
    1ec4:	dc000017 	ldw	r16,0(sp)
    1ec8:	dec00504 	addi	sp,sp,20
    1ecc:	f800283a 	ret
    1ed0:	8009883a 	mov	r4,r16
    1ed4:	04cbc83a 	sub	r5,zero,r19
    1ed8:	00017700 	call	1770 <_sbrk_r>
    1edc:	00ffffc4 	movi	r3,-1
    1ee0:	10c01326 	beq	r2,r3,1f30 <_malloc_trim_r+0xf8>
    1ee4:	00800074 	movhi	r2,1
    1ee8:	10b9bb04 	addi	r2,r2,-6420
    1eec:	11000017 	ldw	r4,0(r2)
    1ef0:	88c00217 	ldw	r3,8(r17)
    1ef4:	94e5c83a 	sub	r18,r18,r19
    1ef8:	94800054 	ori	r18,r18,1
    1efc:	24e7c83a 	sub	r19,r4,r19
    1f00:	1c800115 	stw	r18,4(r3)
    1f04:	8009883a 	mov	r4,r16
    1f08:	14c00015 	stw	r19,0(r2)
    1f0c:	00031000 	call	3100 <__malloc_unlock>
    1f10:	00800044 	movi	r2,1
    1f14:	dfc00417 	ldw	ra,16(sp)
    1f18:	dcc00317 	ldw	r19,12(sp)
    1f1c:	dc800217 	ldw	r18,8(sp)
    1f20:	dc400117 	ldw	r17,4(sp)
    1f24:	dc000017 	ldw	r16,0(sp)
    1f28:	dec00504 	addi	sp,sp,20
    1f2c:	f800283a 	ret
    1f30:	8009883a 	mov	r4,r16
    1f34:	000b883a 	mov	r5,zero
    1f38:	00017700 	call	1770 <_sbrk_r>
    1f3c:	88c00217 	ldw	r3,8(r17)
    1f40:	014003c4 	movi	r5,15
    1f44:	10c9c83a 	sub	r4,r2,r3
    1f48:	293fd70e 	bge	r5,r4,1ea8 <_malloc_trim_r+0x70>
    1f4c:	01400074 	movhi	r5,1
    1f50:	2971b904 	addi	r5,r5,-14620
    1f54:	29400017 	ldw	r5,0(r5)
    1f58:	21000054 	ori	r4,r4,1
    1f5c:	19000115 	stw	r4,4(r3)
    1f60:	1145c83a 	sub	r2,r2,r5
    1f64:	01400074 	movhi	r5,1
    1f68:	2979bb04 	addi	r5,r5,-6420
    1f6c:	28800015 	stw	r2,0(r5)
    1f70:	003fcd06 	br	1ea8 <_malloc_trim_r+0x70>

00001f74 <_free_r>:
    1f74:	defffd04 	addi	sp,sp,-12
    1f78:	dc400115 	stw	r17,4(sp)
    1f7c:	dc000015 	stw	r16,0(sp)
    1f80:	dfc00215 	stw	ra,8(sp)
    1f84:	2821883a 	mov	r16,r5
    1f88:	2023883a 	mov	r17,r4
    1f8c:	28004b26 	beq	r5,zero,20bc <_free_r+0x148>
    1f90:	00030e00 	call	30e0 <__malloc_lock>
    1f94:	823fff17 	ldw	r8,-4(r16)
    1f98:	00bfff84 	movi	r2,-2
    1f9c:	81bffe04 	addi	r6,r16,-8
    1fa0:	4084703a 	and	r2,r8,r2
    1fa4:	3087883a 	add	r3,r6,r2
    1fa8:	01400074 	movhi	r5,1
    1fac:	296ae304 	addi	r5,r5,-21620
    1fb0:	1a400117 	ldw	r9,4(r3)
    1fb4:	29000217 	ldw	r4,8(r5)
    1fb8:	01ffff04 	movi	r7,-4
    1fbc:	49ce703a 	and	r7,r9,r7
    1fc0:	20c06526 	beq	r4,r3,2158 <_free_r+0x1e4>
    1fc4:	19c00115 	stw	r7,4(r3)
    1fc8:	4200004c 	andi	r8,r8,1
    1fcc:	40003026 	beq	r8,zero,2090 <_free_r+0x11c>
    1fd0:	0009883a 	mov	r4,zero
    1fd4:	19d1883a 	add	r8,r3,r7
    1fd8:	42000117 	ldw	r8,4(r8)
    1fdc:	4200004c 	andi	r8,r8,1
    1fe0:	4000061e 	bne	r8,zero,1ffc <_free_r+0x88>
    1fe4:	11c5883a 	add	r2,r2,r7
    1fe8:	19c00217 	ldw	r7,8(r3)
    1fec:	20004e26 	beq	r4,zero,2128 <_free_r+0x1b4>
    1ff0:	18c00317 	ldw	r3,12(r3)
    1ff4:	38c00315 	stw	r3,12(r7)
    1ff8:	19c00215 	stw	r7,8(r3)
    1ffc:	11c00054 	ori	r7,r2,1
    2000:	3087883a 	add	r3,r6,r2
    2004:	31c00115 	stw	r7,4(r6)
    2008:	18800015 	stw	r2,0(r3)
    200c:	20001a1e 	bne	r4,zero,2078 <_free_r+0x104>
    2010:	00c07fc4 	movi	r3,511
    2014:	18802e2e 	bgeu	r3,r2,20d0 <_free_r+0x15c>
    2018:	1006d27a 	srli	r3,r2,9
    201c:	01000104 	movi	r4,4
    2020:	20c06636 	bltu	r4,r3,21bc <_free_r+0x248>
    2024:	1008d1ba 	srli	r4,r2,6
    2028:	21000e04 	addi	r4,r4,56
    202c:	210f883a 	add	r7,r4,r4
    2030:	39cf883a 	add	r7,r7,r7
    2034:	39cf883a 	add	r7,r7,r7
    2038:	29cf883a 	add	r7,r5,r7
    203c:	38c00217 	ldw	r3,8(r7)
    2040:	01400074 	movhi	r5,1
    2044:	296ae304 	addi	r5,r5,-21620
    2048:	19c06126 	beq	r3,r7,21d0 <_free_r+0x25c>
    204c:	013fff04 	movi	r4,-4
    2050:	19400117 	ldw	r5,4(r3)
    2054:	290a703a 	and	r5,r5,r4
    2058:	1140022e 	bgeu	r2,r5,2064 <_free_r+0xf0>
    205c:	18c00217 	ldw	r3,8(r3)
    2060:	38fffb1e 	bne	r7,r3,2050 <_free_r+0xdc>
    2064:	18800317 	ldw	r2,12(r3)
    2068:	30800315 	stw	r2,12(r6)
    206c:	30c00215 	stw	r3,8(r6)
    2070:	11800215 	stw	r6,8(r2)
    2074:	19800315 	stw	r6,12(r3)
    2078:	8809883a 	mov	r4,r17
    207c:	dfc00217 	ldw	ra,8(sp)
    2080:	dc400117 	ldw	r17,4(sp)
    2084:	dc000017 	ldw	r16,0(sp)
    2088:	dec00304 	addi	sp,sp,12
    208c:	00031001 	jmpi	3100 <__malloc_unlock>
    2090:	813ffe17 	ldw	r4,-8(r16)
    2094:	2a400204 	addi	r9,r5,8
    2098:	310dc83a 	sub	r6,r6,r4
    209c:	32000217 	ldw	r8,8(r6)
    20a0:	1105883a 	add	r2,r2,r4
    20a4:	42404326 	beq	r8,r9,21b4 <_free_r+0x240>
    20a8:	32400317 	ldw	r9,12(r6)
    20ac:	0009883a 	mov	r4,zero
    20b0:	42400315 	stw	r9,12(r8)
    20b4:	4a000215 	stw	r8,8(r9)
    20b8:	003fc606 	br	1fd4 <_free_r+0x60>
    20bc:	dfc00217 	ldw	ra,8(sp)
    20c0:	dc400117 	ldw	r17,4(sp)
    20c4:	dc000017 	ldw	r16,0(sp)
    20c8:	dec00304 	addi	sp,sp,12
    20cc:	f800283a 	ret
    20d0:	1004d0fa 	srli	r2,r2,3
    20d4:	02000044 	movi	r8,1
    20d8:	29c00117 	ldw	r7,4(r5)
    20dc:	1087883a 	add	r3,r2,r2
    20e0:	18c7883a 	add	r3,r3,r3
    20e4:	1005d0ba 	srai	r2,r2,2
    20e8:	18c7883a 	add	r3,r3,r3
    20ec:	28c7883a 	add	r3,r5,r3
    20f0:	19000217 	ldw	r4,8(r3)
    20f4:	4084983a 	sll	r2,r8,r2
    20f8:	30c00315 	stw	r3,12(r6)
    20fc:	31000215 	stw	r4,8(r6)
    2100:	11c4b03a 	or	r2,r2,r7
    2104:	21800315 	stw	r6,12(r4)
    2108:	8809883a 	mov	r4,r17
    210c:	28800115 	stw	r2,4(r5)
    2110:	19800215 	stw	r6,8(r3)
    2114:	dfc00217 	ldw	ra,8(sp)
    2118:	dc400117 	ldw	r17,4(sp)
    211c:	dc000017 	ldw	r16,0(sp)
    2120:	dec00304 	addi	sp,sp,12
    2124:	00031001 	jmpi	3100 <__malloc_unlock>
    2128:	02000074 	movhi	r8,1
    212c:	422ae504 	addi	r8,r8,-21612
    2130:	3a3faf1e 	bne	r7,r8,1ff0 <_free_r+0x7c>
    2134:	29800515 	stw	r6,20(r5)
    2138:	29800415 	stw	r6,16(r5)
    213c:	11000054 	ori	r4,r2,1
    2140:	3087883a 	add	r3,r6,r2
    2144:	31c00315 	stw	r7,12(r6)
    2148:	31c00215 	stw	r7,8(r6)
    214c:	31000115 	stw	r4,4(r6)
    2150:	18800015 	stw	r2,0(r3)
    2154:	003fc806 	br	2078 <_free_r+0x104>
    2158:	4200004c 	andi	r8,r8,1
    215c:	3885883a 	add	r2,r7,r2
    2160:	4000071e 	bne	r8,zero,2180 <_free_r+0x20c>
    2164:	81fffe17 	ldw	r7,-8(r16)
    2168:	31cdc83a 	sub	r6,r6,r7
    216c:	30c00317 	ldw	r3,12(r6)
    2170:	31000217 	ldw	r4,8(r6)
    2174:	11c5883a 	add	r2,r2,r7
    2178:	20c00315 	stw	r3,12(r4)
    217c:	19000215 	stw	r4,8(r3)
    2180:	00c00074 	movhi	r3,1
    2184:	18f1ba04 	addi	r3,r3,-14616
    2188:	18c00017 	ldw	r3,0(r3)
    218c:	11000054 	ori	r4,r2,1
    2190:	31000115 	stw	r4,4(r6)
    2194:	29800215 	stw	r6,8(r5)
    2198:	10ffb736 	bltu	r2,r3,2078 <_free_r+0x104>
    219c:	00800074 	movhi	r2,1
    21a0:	10b9b304 	addi	r2,r2,-6452
    21a4:	11400017 	ldw	r5,0(r2)
    21a8:	8809883a 	mov	r4,r17
    21ac:	0001e380 	call	1e38 <_malloc_trim_r>
    21b0:	003fb106 	br	2078 <_free_r+0x104>
    21b4:	01000044 	movi	r4,1
    21b8:	003f8606 	br	1fd4 <_free_r+0x60>
    21bc:	01000504 	movi	r4,20
    21c0:	20c00b36 	bltu	r4,r3,21f0 <_free_r+0x27c>
    21c4:	190016c4 	addi	r4,r3,91
    21c8:	210f883a 	add	r7,r4,r4
    21cc:	003f9806 	br	2030 <_free_r+0xbc>
    21d0:	2009d0ba 	srai	r4,r4,2
    21d4:	00800044 	movi	r2,1
    21d8:	29c00117 	ldw	r7,4(r5)
    21dc:	1108983a 	sll	r4,r2,r4
    21e0:	1805883a 	mov	r2,r3
    21e4:	21c8b03a 	or	r4,r4,r7
    21e8:	29000115 	stw	r4,4(r5)
    21ec:	003f9e06 	br	2068 <_free_r+0xf4>
    21f0:	01001504 	movi	r4,84
    21f4:	20c00436 	bltu	r4,r3,2208 <_free_r+0x294>
    21f8:	1008d33a 	srli	r4,r2,12
    21fc:	21001b84 	addi	r4,r4,110
    2200:	210f883a 	add	r7,r4,r4
    2204:	003f8a06 	br	2030 <_free_r+0xbc>
    2208:	01005504 	movi	r4,340
    220c:	20c00436 	bltu	r4,r3,2220 <_free_r+0x2ac>
    2210:	1008d3fa 	srli	r4,r2,15
    2214:	21001dc4 	addi	r4,r4,119
    2218:	210f883a 	add	r7,r4,r4
    221c:	003f8406 	br	2030 <_free_r+0xbc>
    2220:	01015504 	movi	r4,1364
    2224:	20c00436 	bltu	r4,r3,2238 <_free_r+0x2c4>
    2228:	1008d4ba 	srli	r4,r2,18
    222c:	21001f04 	addi	r4,r4,124
    2230:	210f883a 	add	r7,r4,r4
    2234:	003f7e06 	br	2030 <_free_r+0xbc>
    2238:	01c03f04 	movi	r7,252
    223c:	01001f84 	movi	r4,126
    2240:	003f7b06 	br	2030 <_free_r+0xbc>

00002244 <_fwalk>:
    2244:	defff904 	addi	sp,sp,-28
    2248:	dcc00315 	stw	r19,12(sp)
    224c:	24c0b804 	addi	r19,r4,736
    2250:	dd400515 	stw	r21,20(sp)
    2254:	dd000415 	stw	r20,16(sp)
    2258:	dfc00615 	stw	ra,24(sp)
    225c:	dc800215 	stw	r18,8(sp)
    2260:	dc400115 	stw	r17,4(sp)
    2264:	dc000015 	stw	r16,0(sp)
    2268:	282b883a 	mov	r21,r5
    226c:	0029883a 	mov	r20,zero
    2270:	0001df80 	call	1df8 <__sfp_lock_acquire>
    2274:	98001226 	beq	r19,zero,22c0 <_fwalk+0x7c>
    2278:	04bfffc4 	movi	r18,-1
    227c:	9c400117 	ldw	r17,4(r19)
    2280:	9c000217 	ldw	r16,8(r19)
    2284:	8c7fffc4 	addi	r17,r17,-1
    2288:	88000b16 	blt	r17,zero,22b8 <_fwalk+0x74>
    228c:	84000304 	addi	r16,r16,12
    2290:	80c0000f 	ldh	r3,0(r16)
    2294:	8c7fffc4 	addi	r17,r17,-1
    2298:	813ffd04 	addi	r4,r16,-12
    229c:	18000426 	beq	r3,zero,22b0 <_fwalk+0x6c>
    22a0:	80c0008f 	ldh	r3,2(r16)
    22a4:	1c800226 	beq	r3,r18,22b0 <_fwalk+0x6c>
    22a8:	a83ee83a 	callr	r21
    22ac:	a0a8b03a 	or	r20,r20,r2
    22b0:	84001704 	addi	r16,r16,92
    22b4:	8cbff61e 	bne	r17,r18,2290 <_fwalk+0x4c>
    22b8:	9cc00017 	ldw	r19,0(r19)
    22bc:	983fef1e 	bne	r19,zero,227c <_fwalk+0x38>
    22c0:	0001dfc0 	call	1dfc <__sfp_lock_release>
    22c4:	a005883a 	mov	r2,r20
    22c8:	dfc00617 	ldw	ra,24(sp)
    22cc:	dd400517 	ldw	r21,20(sp)
    22d0:	dd000417 	ldw	r20,16(sp)
    22d4:	dcc00317 	ldw	r19,12(sp)
    22d8:	dc800217 	ldw	r18,8(sp)
    22dc:	dc400117 	ldw	r17,4(sp)
    22e0:	dc000017 	ldw	r16,0(sp)
    22e4:	dec00704 	addi	sp,sp,28
    22e8:	f800283a 	ret

000022ec <_fwalk_reent>:
    22ec:	defff804 	addi	sp,sp,-32
    22f0:	dcc00315 	stw	r19,12(sp)
    22f4:	24c0b804 	addi	r19,r4,736
    22f8:	dd800615 	stw	r22,24(sp)
    22fc:	dd400515 	stw	r21,20(sp)
    2300:	dd000415 	stw	r20,16(sp)
    2304:	dfc00715 	stw	ra,28(sp)
    2308:	dc800215 	stw	r18,8(sp)
    230c:	dc400115 	stw	r17,4(sp)
    2310:	dc000015 	stw	r16,0(sp)
    2314:	2029883a 	mov	r20,r4
    2318:	282b883a 	mov	r21,r5
    231c:	002d883a 	mov	r22,zero
    2320:	0001df80 	call	1df8 <__sfp_lock_acquire>
    2324:	98001326 	beq	r19,zero,2374 <_fwalk_reent+0x88>
    2328:	04bfffc4 	movi	r18,-1
    232c:	9c400117 	ldw	r17,4(r19)
    2330:	9c000217 	ldw	r16,8(r19)
    2334:	8c7fffc4 	addi	r17,r17,-1
    2338:	88000c16 	blt	r17,zero,236c <_fwalk_reent+0x80>
    233c:	84000304 	addi	r16,r16,12
    2340:	80c0000f 	ldh	r3,0(r16)
    2344:	8c7fffc4 	addi	r17,r17,-1
    2348:	817ffd04 	addi	r5,r16,-12
    234c:	18000526 	beq	r3,zero,2364 <_fwalk_reent+0x78>
    2350:	80c0008f 	ldh	r3,2(r16)
    2354:	a009883a 	mov	r4,r20
    2358:	1c800226 	beq	r3,r18,2364 <_fwalk_reent+0x78>
    235c:	a83ee83a 	callr	r21
    2360:	b0acb03a 	or	r22,r22,r2
    2364:	84001704 	addi	r16,r16,92
    2368:	8cbff51e 	bne	r17,r18,2340 <_fwalk_reent+0x54>
    236c:	9cc00017 	ldw	r19,0(r19)
    2370:	983fee1e 	bne	r19,zero,232c <_fwalk_reent+0x40>
    2374:	0001dfc0 	call	1dfc <__sfp_lock_release>
    2378:	b005883a 	mov	r2,r22
    237c:	dfc00717 	ldw	ra,28(sp)
    2380:	dd800617 	ldw	r22,24(sp)
    2384:	dd400517 	ldw	r21,20(sp)
    2388:	dd000417 	ldw	r20,16(sp)
    238c:	dcc00317 	ldw	r19,12(sp)
    2390:	dc800217 	ldw	r18,8(sp)
    2394:	dc400117 	ldw	r17,4(sp)
    2398:	dc000017 	ldw	r16,0(sp)
    239c:	dec00804 	addi	sp,sp,32
    23a0:	f800283a 	ret

000023a4 <__smakebuf_r>:
    23a4:	2880030b 	ldhu	r2,12(r5)
    23a8:	deffed04 	addi	sp,sp,-76
    23ac:	dc401015 	stw	r17,64(sp)
    23b0:	10c0008c 	andi	r3,r2,2
    23b4:	18ffffcc 	andi	r3,r3,65535
    23b8:	18e0001c 	xori	r3,r3,32768
    23bc:	dc000f15 	stw	r16,60(sp)
    23c0:	dfc01215 	stw	ra,72(sp)
    23c4:	dc801115 	stw	r18,68(sp)
    23c8:	18e00004 	addi	r3,r3,-32768
    23cc:	2821883a 	mov	r16,r5
    23d0:	2023883a 	mov	r17,r4
    23d4:	1800381e 	bne	r3,zero,24b8 <__smakebuf_r+0x114>
    23d8:	2940038f 	ldh	r5,14(r5)
    23dc:	28002d16 	blt	r5,zero,2494 <__smakebuf_r+0xf0>
    23e0:	d80d883a 	mov	r6,sp
    23e4:	00029880 	call	2988 <_fstat_r>
    23e8:	10002916 	blt	r2,zero,2490 <__smakebuf_r+0xec>
    23ec:	d8800117 	ldw	r2,4(sp)
    23f0:	00e00014 	movui	r3,32768
    23f4:	10bc000c 	andi	r2,r2,61440
    23f8:	10c03c26 	beq	r2,r3,24ec <__smakebuf_r+0x148>
    23fc:	80c0030b 	ldhu	r3,12(r16)
    2400:	18c20014 	ori	r3,r3,2048
    2404:	80c0030d 	sth	r3,12(r16)
    2408:	00c80004 	movi	r3,8192
    240c:	10c00c1e 	bne	r2,r3,2440 <__smakebuf_r+0x9c>
    2410:	8140038f 	ldh	r5,14(r16)
    2414:	8809883a 	mov	r4,r17
    2418:	00029f00 	call	29f0 <_isatty_r>
    241c:	10000826 	beq	r2,zero,2440 <__smakebuf_r+0x9c>
    2420:	80c0030b 	ldhu	r3,12(r16)
    2424:	808010c4 	addi	r2,r16,67
    2428:	80800015 	stw	r2,0(r16)
    242c:	18c00054 	ori	r3,r3,1
    2430:	80800415 	stw	r2,16(r16)
    2434:	00800044 	movi	r2,1
    2438:	80c0030d 	sth	r3,12(r16)
    243c:	80800515 	stw	r2,20(r16)
    2440:	04810004 	movi	r18,1024
    2444:	8809883a 	mov	r4,r17
    2448:	900b883a 	mov	r5,r18
    244c:	00006d80 	call	6d8 <_malloc_r>
    2450:	10003026 	beq	r2,zero,2514 <__smakebuf_r+0x170>
    2454:	80c0030b 	ldhu	r3,12(r16)
    2458:	01000034 	movhi	r4,0
    245c:	2106dc04 	addi	r4,r4,7024
    2460:	89000f15 	stw	r4,60(r17)
    2464:	18c02014 	ori	r3,r3,128
    2468:	80c0030d 	sth	r3,12(r16)
    246c:	80800015 	stw	r2,0(r16)
    2470:	80800415 	stw	r2,16(r16)
    2474:	84800515 	stw	r18,20(r16)
    2478:	dfc01217 	ldw	ra,72(sp)
    247c:	dc801117 	ldw	r18,68(sp)
    2480:	dc401017 	ldw	r17,64(sp)
    2484:	dc000f17 	ldw	r16,60(sp)
    2488:	dec01304 	addi	sp,sp,76
    248c:	f800283a 	ret
    2490:	8080030b 	ldhu	r2,12(r16)
    2494:	10c0200c 	andi	r3,r2,128
    2498:	18ffffcc 	andi	r3,r3,65535
    249c:	18e0001c 	xori	r3,r3,32768
    24a0:	18e00004 	addi	r3,r3,-32768
    24a4:	18000f1e 	bne	r3,zero,24e4 <__smakebuf_r+0x140>
    24a8:	04810004 	movi	r18,1024
    24ac:	10820014 	ori	r2,r2,2048
    24b0:	8080030d 	sth	r2,12(r16)
    24b4:	003fe306 	br	2444 <__smakebuf_r+0xa0>
    24b8:	288010c4 	addi	r2,r5,67
    24bc:	28800015 	stw	r2,0(r5)
    24c0:	28800415 	stw	r2,16(r5)
    24c4:	00800044 	movi	r2,1
    24c8:	28800515 	stw	r2,20(r5)
    24cc:	dfc01217 	ldw	ra,72(sp)
    24d0:	dc801117 	ldw	r18,68(sp)
    24d4:	dc401017 	ldw	r17,64(sp)
    24d8:	dc000f17 	ldw	r16,60(sp)
    24dc:	dec01304 	addi	sp,sp,76
    24e0:	f800283a 	ret
    24e4:	04801004 	movi	r18,64
    24e8:	003ff006 	br	24ac <__smakebuf_r+0x108>
    24ec:	81000a17 	ldw	r4,40(r16)
    24f0:	00c00034 	movhi	r3,0
    24f4:	18c9c104 	addi	r3,r3,9988
    24f8:	20ffc01e 	bne	r4,r3,23fc <__smakebuf_r+0x58>
    24fc:	8080030b 	ldhu	r2,12(r16)
    2500:	00c10004 	movi	r3,1024
    2504:	80c01315 	stw	r3,76(r16)
    2508:	10c4b03a 	or	r2,r2,r3
    250c:	8080030d 	sth	r2,12(r16)
    2510:	003fcb06 	br	2440 <__smakebuf_r+0x9c>
    2514:	8080030b 	ldhu	r2,12(r16)
    2518:	10c0800c 	andi	r3,r2,512
    251c:	18ffffcc 	andi	r3,r3,65535
    2520:	18e0001c 	xori	r3,r3,32768
    2524:	18e00004 	addi	r3,r3,-32768
    2528:	183fd31e 	bne	r3,zero,2478 <__smakebuf_r+0xd4>
    252c:	10800094 	ori	r2,r2,2
    2530:	80c010c4 	addi	r3,r16,67
    2534:	8080030d 	sth	r2,12(r16)
    2538:	00800044 	movi	r2,1
    253c:	80c00015 	stw	r3,0(r16)
    2540:	80c00415 	stw	r3,16(r16)
    2544:	80800515 	stw	r2,20(r16)
    2548:	003fcb06 	br	2478 <__smakebuf_r+0xd4>

0000254c <memset>:
    254c:	00c000c4 	movi	r3,3
    2550:	2005883a 	mov	r2,r4
    2554:	29403fcc 	andi	r5,r5,255
    2558:	19802d2e 	bgeu	r3,r6,2610 <memset+0xc4>
    255c:	20c6703a 	and	r3,r4,r3
    2560:	18002e1e 	bne	r3,zero,261c <memset+0xd0>
    2564:	2806923a 	slli	r3,r5,8
    2568:	010003c4 	movi	r4,15
    256c:	3011883a 	mov	r8,r6
    2570:	1946b03a 	or	r3,r3,r5
    2574:	180e943a 	slli	r7,r3,16
    2578:	38ceb03a 	or	r7,r7,r3
    257c:	1007883a 	mov	r3,r2
    2580:	21800f2e 	bgeu	r4,r6,25c0 <memset+0x74>
    2584:	19c00015 	stw	r7,0(r3)
    2588:	19c00115 	stw	r7,4(r3)
    258c:	19c00215 	stw	r7,8(r3)
    2590:	19c00315 	stw	r7,12(r3)
    2594:	423ffc04 	addi	r8,r8,-16
    2598:	18c00404 	addi	r3,r3,16
    259c:	223ff936 	bltu	r4,r8,2584 <memset+0x38>
    25a0:	30fffc04 	addi	r3,r6,-16
    25a4:	1806d13a 	srli	r3,r3,4
    25a8:	318003cc 	andi	r6,r6,15
    25ac:	010000c4 	movi	r4,3
    25b0:	18c00044 	addi	r3,r3,1
    25b4:	1806913a 	slli	r3,r3,4
    25b8:	10c7883a 	add	r3,r2,r3
    25bc:	21800e2e 	bgeu	r4,r6,25f8 <memset+0xac>
    25c0:	1813883a 	mov	r9,r3
    25c4:	3011883a 	mov	r8,r6
    25c8:	010000c4 	movi	r4,3
    25cc:	49c00015 	stw	r7,0(r9)
    25d0:	423fff04 	addi	r8,r8,-4
    25d4:	4a400104 	addi	r9,r9,4
    25d8:	223ffc36 	bltu	r4,r8,25cc <memset+0x80>
    25dc:	313fff04 	addi	r4,r6,-4
    25e0:	2008d0ba 	srli	r4,r4,2
    25e4:	318000cc 	andi	r6,r6,3
    25e8:	21000044 	addi	r4,r4,1
    25ec:	2109883a 	add	r4,r4,r4
    25f0:	2109883a 	add	r4,r4,r4
    25f4:	1907883a 	add	r3,r3,r4
    25f8:	30000a26 	beq	r6,zero,2624 <memset+0xd8>
    25fc:	198d883a 	add	r6,r3,r6
    2600:	19400005 	stb	r5,0(r3)
    2604:	18c00044 	addi	r3,r3,1
    2608:	19bffd1e 	bne	r3,r6,2600 <memset+0xb4>
    260c:	f800283a 	ret
    2610:	2007883a 	mov	r3,r4
    2614:	303ff91e 	bne	r6,zero,25fc <memset+0xb0>
    2618:	00000206 	br	2624 <memset+0xd8>
    261c:	2007883a 	mov	r3,r4
    2620:	003ff606 	br	25fc <memset+0xb0>
    2624:	f800283a 	ret

00002628 <__sread>:
    2628:	defffe04 	addi	sp,sp,-8
    262c:	dc000015 	stw	r16,0(sp)
    2630:	2821883a 	mov	r16,r5
    2634:	2940038f 	ldh	r5,14(r5)
    2638:	dfc00115 	stw	ra,4(sp)
    263c:	0002ac00 	call	2ac0 <_read_r>
    2640:	10000716 	blt	r2,zero,2660 <__sread+0x38>
    2644:	80c01417 	ldw	r3,80(r16)
    2648:	1887883a 	add	r3,r3,r2
    264c:	80c01415 	stw	r3,80(r16)
    2650:	dfc00117 	ldw	ra,4(sp)
    2654:	dc000017 	ldw	r16,0(sp)
    2658:	dec00204 	addi	sp,sp,8
    265c:	f800283a 	ret
    2660:	80c0030b 	ldhu	r3,12(r16)
    2664:	18fbffcc 	andi	r3,r3,61439
    2668:	80c0030d 	sth	r3,12(r16)
    266c:	dfc00117 	ldw	ra,4(sp)
    2670:	dc000017 	ldw	r16,0(sp)
    2674:	dec00204 	addi	sp,sp,8
    2678:	f800283a 	ret

0000267c <__swrite>:
    267c:	2880030b 	ldhu	r2,12(r5)
    2680:	defffb04 	addi	sp,sp,-20
    2684:	dcc00315 	stw	r19,12(sp)
    2688:	10c0400c 	andi	r3,r2,256
    268c:	18ffffcc 	andi	r3,r3,65535
    2690:	18e0001c 	xori	r3,r3,32768
    2694:	dc800215 	stw	r18,8(sp)
    2698:	dc400115 	stw	r17,4(sp)
    269c:	dc000015 	stw	r16,0(sp)
    26a0:	dfc00415 	stw	ra,16(sp)
    26a4:	18e00004 	addi	r3,r3,-32768
    26a8:	2821883a 	mov	r16,r5
    26ac:	2027883a 	mov	r19,r4
    26b0:	3025883a 	mov	r18,r6
    26b4:	3823883a 	mov	r17,r7
    26b8:	18000526 	beq	r3,zero,26d0 <__swrite+0x54>
    26bc:	2940038f 	ldh	r5,14(r5)
    26c0:	000d883a 	mov	r6,zero
    26c4:	01c00084 	movi	r7,2
    26c8:	0002a540 	call	2a54 <_lseek_r>
    26cc:	8080030b 	ldhu	r2,12(r16)
    26d0:	8140038f 	ldh	r5,14(r16)
    26d4:	10bbffcc 	andi	r2,r2,61439
    26d8:	9809883a 	mov	r4,r19
    26dc:	900d883a 	mov	r6,r18
    26e0:	880f883a 	mov	r7,r17
    26e4:	8080030d 	sth	r2,12(r16)
    26e8:	dfc00417 	ldw	ra,16(sp)
    26ec:	dcc00317 	ldw	r19,12(sp)
    26f0:	dc800217 	ldw	r18,8(sp)
    26f4:	dc400117 	ldw	r17,4(sp)
    26f8:	dc000017 	ldw	r16,0(sp)
    26fc:	dec00504 	addi	sp,sp,20
    2700:	00027681 	jmpi	2768 <_write_r>

00002704 <__sseek>:
    2704:	defffe04 	addi	sp,sp,-8
    2708:	dc000015 	stw	r16,0(sp)
    270c:	2821883a 	mov	r16,r5
    2710:	2940038f 	ldh	r5,14(r5)
    2714:	dfc00115 	stw	ra,4(sp)
    2718:	0002a540 	call	2a54 <_lseek_r>
    271c:	00ffffc4 	movi	r3,-1
    2720:	10c00826 	beq	r2,r3,2744 <__sseek+0x40>
    2724:	80c0030b 	ldhu	r3,12(r16)
    2728:	80801415 	stw	r2,80(r16)
    272c:	18c40014 	ori	r3,r3,4096
    2730:	80c0030d 	sth	r3,12(r16)
    2734:	dfc00117 	ldw	ra,4(sp)
    2738:	dc000017 	ldw	r16,0(sp)
    273c:	dec00204 	addi	sp,sp,8
    2740:	f800283a 	ret
    2744:	80c0030b 	ldhu	r3,12(r16)
    2748:	18fbffcc 	andi	r3,r3,61439
    274c:	80c0030d 	sth	r3,12(r16)
    2750:	dfc00117 	ldw	ra,4(sp)
    2754:	dc000017 	ldw	r16,0(sp)
    2758:	dec00204 	addi	sp,sp,8
    275c:	f800283a 	ret

00002760 <__sclose>:
    2760:	2940038f 	ldh	r5,14(r5)
    2764:	00027d41 	jmpi	27d4 <_close_r>

00002768 <_write_r>:
    2768:	defffd04 	addi	sp,sp,-12
    276c:	dc400115 	stw	r17,4(sp)
    2770:	dc000015 	stw	r16,0(sp)
    2774:	2023883a 	mov	r17,r4
    2778:	04000074 	movhi	r16,1
    277c:	8439b404 	addi	r16,r16,-6448
    2780:	2809883a 	mov	r4,r5
    2784:	300b883a 	mov	r5,r6
    2788:	380d883a 	mov	r6,r7
    278c:	dfc00215 	stw	ra,8(sp)
    2790:	80000015 	stw	zero,0(r16)
    2794:	00034180 	call	3418 <write>
    2798:	00ffffc4 	movi	r3,-1
    279c:	10c00526 	beq	r2,r3,27b4 <_write_r+0x4c>
    27a0:	dfc00217 	ldw	ra,8(sp)
    27a4:	dc400117 	ldw	r17,4(sp)
    27a8:	dc000017 	ldw	r16,0(sp)
    27ac:	dec00304 	addi	sp,sp,12
    27b0:	f800283a 	ret
    27b4:	80c00017 	ldw	r3,0(r16)
    27b8:	183ff926 	beq	r3,zero,27a0 <_write_r+0x38>
    27bc:	88c00015 	stw	r3,0(r17)
    27c0:	dfc00217 	ldw	ra,8(sp)
    27c4:	dc400117 	ldw	r17,4(sp)
    27c8:	dc000017 	ldw	r16,0(sp)
    27cc:	dec00304 	addi	sp,sp,12
    27d0:	f800283a 	ret

000027d4 <_close_r>:
    27d4:	defffd04 	addi	sp,sp,-12
    27d8:	dc400115 	stw	r17,4(sp)
    27dc:	dc000015 	stw	r16,0(sp)
    27e0:	2023883a 	mov	r17,r4
    27e4:	04000074 	movhi	r16,1
    27e8:	8439b404 	addi	r16,r16,-6448
    27ec:	2809883a 	mov	r4,r5
    27f0:	dfc00215 	stw	ra,8(sp)
    27f4:	80000015 	stw	zero,0(r16)
    27f8:	0002b7c0 	call	2b7c <close>
    27fc:	00ffffc4 	movi	r3,-1
    2800:	10c00526 	beq	r2,r3,2818 <_close_r+0x44>
    2804:	dfc00217 	ldw	ra,8(sp)
    2808:	dc400117 	ldw	r17,4(sp)
    280c:	dc000017 	ldw	r16,0(sp)
    2810:	dec00304 	addi	sp,sp,12
    2814:	f800283a 	ret
    2818:	80c00017 	ldw	r3,0(r16)
    281c:	183ff926 	beq	r3,zero,2804 <_close_r+0x30>
    2820:	88c00015 	stw	r3,0(r17)
    2824:	dfc00217 	ldw	ra,8(sp)
    2828:	dc400117 	ldw	r17,4(sp)
    282c:	dc000017 	ldw	r16,0(sp)
    2830:	dec00304 	addi	sp,sp,12
    2834:	f800283a 	ret

00002838 <_fclose_r>:
    2838:	defffc04 	addi	sp,sp,-16
    283c:	dc400115 	stw	r17,4(sp)
    2840:	dc000015 	stw	r16,0(sp)
    2844:	dfc00315 	stw	ra,12(sp)
    2848:	dc800215 	stw	r18,8(sp)
    284c:	2821883a 	mov	r16,r5
    2850:	2023883a 	mov	r17,r4
    2854:	28003426 	beq	r5,zero,2928 <_fclose_r+0xf0>
    2858:	0001df80 	call	1df8 <__sfp_lock_acquire>
    285c:	88000226 	beq	r17,zero,2868 <_fclose_r+0x30>
    2860:	88800e17 	ldw	r2,56(r17)
    2864:	10003826 	beq	r2,zero,2948 <_fclose_r+0x110>
    2868:	8080030f 	ldh	r2,12(r16)
    286c:	10002526 	beq	r2,zero,2904 <_fclose_r+0xcc>
    2870:	8809883a 	mov	r4,r17
    2874:	800b883a 	mov	r5,r16
    2878:	00019480 	call	1948 <_fflush_r>
    287c:	1025883a 	mov	r18,r2
    2880:	80800b17 	ldw	r2,44(r16)
    2884:	10000426 	beq	r2,zero,2898 <_fclose_r+0x60>
    2888:	81400717 	ldw	r5,28(r16)
    288c:	8809883a 	mov	r4,r17
    2890:	103ee83a 	callr	r2
    2894:	10003516 	blt	r2,zero,296c <_fclose_r+0x134>
    2898:	8080030b 	ldhu	r2,12(r16)
    289c:	1080200c 	andi	r2,r2,128
    28a0:	10bfffcc 	andi	r2,r2,65535
    28a4:	10a0001c 	xori	r2,r2,32768
    28a8:	10a00004 	addi	r2,r2,-32768
    28ac:	10002b1e 	bne	r2,zero,295c <_fclose_r+0x124>
    28b0:	81400c17 	ldw	r5,48(r16)
    28b4:	28000526 	beq	r5,zero,28cc <_fclose_r+0x94>
    28b8:	80801004 	addi	r2,r16,64
    28bc:	28800226 	beq	r5,r2,28c8 <_fclose_r+0x90>
    28c0:	8809883a 	mov	r4,r17
    28c4:	0001f740 	call	1f74 <_free_r>
    28c8:	80000c15 	stw	zero,48(r16)
    28cc:	81401117 	ldw	r5,68(r16)
    28d0:	28000326 	beq	r5,zero,28e0 <_fclose_r+0xa8>
    28d4:	8809883a 	mov	r4,r17
    28d8:	0001f740 	call	1f74 <_free_r>
    28dc:	80001115 	stw	zero,68(r16)
    28e0:	8000030d 	sth	zero,12(r16)
    28e4:	0001dfc0 	call	1dfc <__sfp_lock_release>
    28e8:	9005883a 	mov	r2,r18
    28ec:	dfc00317 	ldw	ra,12(sp)
    28f0:	dc800217 	ldw	r18,8(sp)
    28f4:	dc400117 	ldw	r17,4(sp)
    28f8:	dc000017 	ldw	r16,0(sp)
    28fc:	dec00404 	addi	sp,sp,16
    2900:	f800283a 	ret
    2904:	0001dfc0 	call	1dfc <__sfp_lock_release>
    2908:	0025883a 	mov	r18,zero
    290c:	9005883a 	mov	r2,r18
    2910:	dfc00317 	ldw	ra,12(sp)
    2914:	dc800217 	ldw	r18,8(sp)
    2918:	dc400117 	ldw	r17,4(sp)
    291c:	dc000017 	ldw	r16,0(sp)
    2920:	dec00404 	addi	sp,sp,16
    2924:	f800283a 	ret
    2928:	0025883a 	mov	r18,zero
    292c:	9005883a 	mov	r2,r18
    2930:	dfc00317 	ldw	ra,12(sp)
    2934:	dc800217 	ldw	r18,8(sp)
    2938:	dc400117 	ldw	r17,4(sp)
    293c:	dc000017 	ldw	r16,0(sp)
    2940:	dec00404 	addi	sp,sp,16
    2944:	f800283a 	ret
    2948:	8809883a 	mov	r4,r17
    294c:	0001bf00 	call	1bf0 <__sinit>
    2950:	8080030f 	ldh	r2,12(r16)
    2954:	103fc61e 	bne	r2,zero,2870 <_fclose_r+0x38>
    2958:	003fea06 	br	2904 <_fclose_r+0xcc>
    295c:	81400417 	ldw	r5,16(r16)
    2960:	8809883a 	mov	r4,r17
    2964:	0001f740 	call	1f74 <_free_r>
    2968:	003fd106 	br	28b0 <_fclose_r+0x78>
    296c:	04bfffc4 	movi	r18,-1
    2970:	003fc906 	br	2898 <_fclose_r+0x60>

00002974 <fclose>:
    2974:	00800074 	movhi	r2,1
    2978:	10b1b804 	addi	r2,r2,-14624
    297c:	200b883a 	mov	r5,r4
    2980:	11000017 	ldw	r4,0(r2)
    2984:	00028381 	jmpi	2838 <_fclose_r>

00002988 <_fstat_r>:
    2988:	defffd04 	addi	sp,sp,-12
    298c:	dc400115 	stw	r17,4(sp)
    2990:	dc000015 	stw	r16,0(sp)
    2994:	2023883a 	mov	r17,r4
    2998:	04000074 	movhi	r16,1
    299c:	8439b404 	addi	r16,r16,-6448
    29a0:	2809883a 	mov	r4,r5
    29a4:	300b883a 	mov	r5,r6
    29a8:	dfc00215 	stw	ra,8(sp)
    29ac:	80000015 	stw	zero,0(r16)
    29b0:	0002cc00 	call	2cc0 <fstat>
    29b4:	00ffffc4 	movi	r3,-1
    29b8:	10c00526 	beq	r2,r3,29d0 <_fstat_r+0x48>
    29bc:	dfc00217 	ldw	ra,8(sp)
    29c0:	dc400117 	ldw	r17,4(sp)
    29c4:	dc000017 	ldw	r16,0(sp)
    29c8:	dec00304 	addi	sp,sp,12
    29cc:	f800283a 	ret
    29d0:	80c00017 	ldw	r3,0(r16)
    29d4:	183ff926 	beq	r3,zero,29bc <_fstat_r+0x34>
    29d8:	88c00015 	stw	r3,0(r17)
    29dc:	dfc00217 	ldw	ra,8(sp)
    29e0:	dc400117 	ldw	r17,4(sp)
    29e4:	dc000017 	ldw	r16,0(sp)
    29e8:	dec00304 	addi	sp,sp,12
    29ec:	f800283a 	ret

000029f0 <_isatty_r>:
    29f0:	defffd04 	addi	sp,sp,-12
    29f4:	dc400115 	stw	r17,4(sp)
    29f8:	dc000015 	stw	r16,0(sp)
    29fc:	2023883a 	mov	r17,r4
    2a00:	04000074 	movhi	r16,1
    2a04:	8439b404 	addi	r16,r16,-6448
    2a08:	2809883a 	mov	r4,r5
    2a0c:	dfc00215 	stw	ra,8(sp)
    2a10:	80000015 	stw	zero,0(r16)
    2a14:	0002dbc0 	call	2dbc <isatty>
    2a18:	00ffffc4 	movi	r3,-1
    2a1c:	10c00526 	beq	r2,r3,2a34 <_isatty_r+0x44>
    2a20:	dfc00217 	ldw	ra,8(sp)
    2a24:	dc400117 	ldw	r17,4(sp)
    2a28:	dc000017 	ldw	r16,0(sp)
    2a2c:	dec00304 	addi	sp,sp,12
    2a30:	f800283a 	ret
    2a34:	80c00017 	ldw	r3,0(r16)
    2a38:	183ff926 	beq	r3,zero,2a20 <_isatty_r+0x30>
    2a3c:	88c00015 	stw	r3,0(r17)
    2a40:	dfc00217 	ldw	ra,8(sp)
    2a44:	dc400117 	ldw	r17,4(sp)
    2a48:	dc000017 	ldw	r16,0(sp)
    2a4c:	dec00304 	addi	sp,sp,12
    2a50:	f800283a 	ret

00002a54 <_lseek_r>:
    2a54:	defffd04 	addi	sp,sp,-12
    2a58:	dc400115 	stw	r17,4(sp)
    2a5c:	dc000015 	stw	r16,0(sp)
    2a60:	2023883a 	mov	r17,r4
    2a64:	04000074 	movhi	r16,1
    2a68:	8439b404 	addi	r16,r16,-6448
    2a6c:	2809883a 	mov	r4,r5
    2a70:	300b883a 	mov	r5,r6
    2a74:	380d883a 	mov	r6,r7
    2a78:	dfc00215 	stw	ra,8(sp)
    2a7c:	80000015 	stw	zero,0(r16)
    2a80:	0002f980 	call	2f98 <lseek>
    2a84:	00ffffc4 	movi	r3,-1
    2a88:	10c00526 	beq	r2,r3,2aa0 <_lseek_r+0x4c>
    2a8c:	dfc00217 	ldw	ra,8(sp)
    2a90:	dc400117 	ldw	r17,4(sp)
    2a94:	dc000017 	ldw	r16,0(sp)
    2a98:	dec00304 	addi	sp,sp,12
    2a9c:	f800283a 	ret
    2aa0:	80c00017 	ldw	r3,0(r16)
    2aa4:	183ff926 	beq	r3,zero,2a8c <_lseek_r+0x38>
    2aa8:	88c00015 	stw	r3,0(r17)
    2aac:	dfc00217 	ldw	ra,8(sp)
    2ab0:	dc400117 	ldw	r17,4(sp)
    2ab4:	dc000017 	ldw	r16,0(sp)
    2ab8:	dec00304 	addi	sp,sp,12
    2abc:	f800283a 	ret

00002ac0 <_read_r>:
    2ac0:	defffd04 	addi	sp,sp,-12
    2ac4:	dc400115 	stw	r17,4(sp)
    2ac8:	dc000015 	stw	r16,0(sp)
    2acc:	2023883a 	mov	r17,r4
    2ad0:	04000074 	movhi	r16,1
    2ad4:	8439b404 	addi	r16,r16,-6448
    2ad8:	2809883a 	mov	r4,r5
    2adc:	300b883a 	mov	r5,r6
    2ae0:	380d883a 	mov	r6,r7
    2ae4:	dfc00215 	stw	ra,8(sp)
    2ae8:	80000015 	stw	zero,0(r16)
    2aec:	00031700 	call	3170 <read>
    2af0:	00ffffc4 	movi	r3,-1
    2af4:	10c00526 	beq	r2,r3,2b0c <_read_r+0x4c>
    2af8:	dfc00217 	ldw	ra,8(sp)
    2afc:	dc400117 	ldw	r17,4(sp)
    2b00:	dc000017 	ldw	r16,0(sp)
    2b04:	dec00304 	addi	sp,sp,12
    2b08:	f800283a 	ret
    2b0c:	80c00017 	ldw	r3,0(r16)
    2b10:	183ff926 	beq	r3,zero,2af8 <_read_r+0x38>
    2b14:	88c00015 	stw	r3,0(r17)
    2b18:	dfc00217 	ldw	ra,8(sp)
    2b1c:	dc400117 	ldw	r17,4(sp)
    2b20:	dc000017 	ldw	r16,0(sp)
    2b24:	dec00304 	addi	sp,sp,12
    2b28:	f800283a 	ret

00002b2c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2b2c:	defffe04 	addi	sp,sp,-8
    2b30:	dfc00115 	stw	ra,4(sp)
    2b34:	df000015 	stw	fp,0(sp)
    2b38:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    2b3c:	00800074 	movhi	r2,1
    2b40:	10b1c004 	addi	r2,r2,-14592
    2b44:	10800017 	ldw	r2,0(r2)
    2b48:	10000526 	beq	r2,zero,2b60 <alt_get_errno+0x34>
    2b4c:	00800074 	movhi	r2,1
    2b50:	10b1c004 	addi	r2,r2,-14592
    2b54:	10800017 	ldw	r2,0(r2)
    2b58:	103ee83a 	callr	r2
    2b5c:	00000206 	br	2b68 <alt_get_errno+0x3c>
    2b60:	00800074 	movhi	r2,1
    2b64:	10b9b404 	addi	r2,r2,-6448
}
    2b68:	e037883a 	mov	sp,fp
    2b6c:	dfc00117 	ldw	ra,4(sp)
    2b70:	df000017 	ldw	fp,0(sp)
    2b74:	dec00204 	addi	sp,sp,8
    2b78:	f800283a 	ret

00002b7c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    2b7c:	defffb04 	addi	sp,sp,-20
    2b80:	dfc00415 	stw	ra,16(sp)
    2b84:	df000315 	stw	fp,12(sp)
    2b88:	df000304 	addi	fp,sp,12
    2b8c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    2b90:	e0bfff17 	ldw	r2,-4(fp)
    2b94:	10000616 	blt	r2,zero,2bb0 <close+0x34>
    2b98:	e0bfff17 	ldw	r2,-4(fp)
    2b9c:	10c00324 	muli	r3,r2,12
    2ba0:	00800074 	movhi	r2,1
    2ba4:	10abef04 	addi	r2,r2,-20548
    2ba8:	1885883a 	add	r2,r3,r2
    2bac:	00000106 	br	2bb4 <close+0x38>
    2bb0:	0005883a 	mov	r2,zero
    2bb4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    2bb8:	e0bffd17 	ldw	r2,-12(fp)
    2bbc:	10001826 	beq	r2,zero,2c20 <close+0xa4>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    2bc0:	e0bffd17 	ldw	r2,-12(fp)
    2bc4:	10800017 	ldw	r2,0(r2)
    2bc8:	10800417 	ldw	r2,16(r2)
    2bcc:	10000626 	beq	r2,zero,2be8 <close+0x6c>
    2bd0:	e0bffd17 	ldw	r2,-12(fp)
    2bd4:	10800017 	ldw	r2,0(r2)
    2bd8:	10800417 	ldw	r2,16(r2)
    2bdc:	e13ffd17 	ldw	r4,-12(fp)
    2be0:	103ee83a 	callr	r2
    2be4:	00000106 	br	2bec <close+0x70>
    2be8:	0005883a 	mov	r2,zero
    2bec:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    2bf0:	e13fff17 	ldw	r4,-4(fp)
    2bf4:	00032600 	call	3260 <alt_release_fd>
    if (rval < 0)
    2bf8:	e0bffe17 	ldw	r2,-8(fp)
    2bfc:	1000060e 	bge	r2,zero,2c18 <close+0x9c>
    {
      ALT_ERRNO = -rval;
    2c00:	0002b2c0 	call	2b2c <alt_get_errno>
    2c04:	e0fffe17 	ldw	r3,-8(fp)
    2c08:	00c7c83a 	sub	r3,zero,r3
    2c0c:	10c00015 	stw	r3,0(r2)
      return -1;
    2c10:	00bfffc4 	movi	r2,-1
    2c14:	00000606 	br	2c30 <close+0xb4>
    }
    return 0;
    2c18:	0005883a 	mov	r2,zero
    2c1c:	00000406 	br	2c30 <close+0xb4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    2c20:	0002b2c0 	call	2b2c <alt_get_errno>
    2c24:	00c01444 	movi	r3,81
    2c28:	10c00015 	stw	r3,0(r2)
    return -1;
    2c2c:	00bfffc4 	movi	r2,-1
  }
}
    2c30:	e037883a 	mov	sp,fp
    2c34:	dfc00117 	ldw	ra,4(sp)
    2c38:	df000017 	ldw	fp,0(sp)
    2c3c:	dec00204 	addi	sp,sp,8
    2c40:	f800283a 	ret

00002c44 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    2c44:	defffc04 	addi	sp,sp,-16
    2c48:	df000315 	stw	fp,12(sp)
    2c4c:	df000304 	addi	fp,sp,12
    2c50:	e13ffd15 	stw	r4,-12(fp)
    2c54:	e17ffe15 	stw	r5,-8(fp)
    2c58:	e1bfff15 	stw	r6,-4(fp)
  return len;
    2c5c:	e0bfff17 	ldw	r2,-4(fp)
}
    2c60:	e037883a 	mov	sp,fp
    2c64:	df000017 	ldw	fp,0(sp)
    2c68:	dec00104 	addi	sp,sp,4
    2c6c:	f800283a 	ret

00002c70 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2c70:	defffe04 	addi	sp,sp,-8
    2c74:	dfc00115 	stw	ra,4(sp)
    2c78:	df000015 	stw	fp,0(sp)
    2c7c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    2c80:	00800074 	movhi	r2,1
    2c84:	10b1c004 	addi	r2,r2,-14592
    2c88:	10800017 	ldw	r2,0(r2)
    2c8c:	10000526 	beq	r2,zero,2ca4 <alt_get_errno+0x34>
    2c90:	00800074 	movhi	r2,1
    2c94:	10b1c004 	addi	r2,r2,-14592
    2c98:	10800017 	ldw	r2,0(r2)
    2c9c:	103ee83a 	callr	r2
    2ca0:	00000206 	br	2cac <alt_get_errno+0x3c>
    2ca4:	00800074 	movhi	r2,1
    2ca8:	10b9b404 	addi	r2,r2,-6448
}
    2cac:	e037883a 	mov	sp,fp
    2cb0:	dfc00117 	ldw	ra,4(sp)
    2cb4:	df000017 	ldw	fp,0(sp)
    2cb8:	dec00204 	addi	sp,sp,8
    2cbc:	f800283a 	ret

00002cc0 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
    2cc0:	defffb04 	addi	sp,sp,-20
    2cc4:	dfc00415 	stw	ra,16(sp)
    2cc8:	df000315 	stw	fp,12(sp)
    2ccc:	df000304 	addi	fp,sp,12
    2cd0:	e13ffe15 	stw	r4,-8(fp)
    2cd4:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    2cd8:	e0bffe17 	ldw	r2,-8(fp)
    2cdc:	10000616 	blt	r2,zero,2cf8 <fstat+0x38>
    2ce0:	e0bffe17 	ldw	r2,-8(fp)
    2ce4:	10c00324 	muli	r3,r2,12
    2ce8:	00800074 	movhi	r2,1
    2cec:	10abef04 	addi	r2,r2,-20548
    2cf0:	1885883a 	add	r2,r3,r2
    2cf4:	00000106 	br	2cfc <fstat+0x3c>
    2cf8:	0005883a 	mov	r2,zero
    2cfc:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
    2d00:	e0bffd17 	ldw	r2,-12(fp)
    2d04:	10001026 	beq	r2,zero,2d48 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
    2d08:	e0bffd17 	ldw	r2,-12(fp)
    2d0c:	10800017 	ldw	r2,0(r2)
    2d10:	10800817 	ldw	r2,32(r2)
    2d14:	10000726 	beq	r2,zero,2d34 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
    2d18:	e0bffd17 	ldw	r2,-12(fp)
    2d1c:	10800017 	ldw	r2,0(r2)
    2d20:	10800817 	ldw	r2,32(r2)
    2d24:	e13ffd17 	ldw	r4,-12(fp)
    2d28:	e17fff17 	ldw	r5,-4(fp)
    2d2c:	103ee83a 	callr	r2
    2d30:	00000906 	br	2d58 <fstat+0x98>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
    2d34:	e0bfff17 	ldw	r2,-4(fp)
    2d38:	00c80004 	movi	r3,8192
    2d3c:	10c00115 	stw	r3,4(r2)
      return 0;
    2d40:	0005883a 	mov	r2,zero
    2d44:	00000406 	br	2d58 <fstat+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    2d48:	0002c700 	call	2c70 <alt_get_errno>
    2d4c:	00c01444 	movi	r3,81
    2d50:	10c00015 	stw	r3,0(r2)
    return -1;
    2d54:	00bfffc4 	movi	r2,-1
  }
}
    2d58:	e037883a 	mov	sp,fp
    2d5c:	dfc00117 	ldw	ra,4(sp)
    2d60:	df000017 	ldw	fp,0(sp)
    2d64:	dec00204 	addi	sp,sp,8
    2d68:	f800283a 	ret

00002d6c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2d6c:	defffe04 	addi	sp,sp,-8
    2d70:	dfc00115 	stw	ra,4(sp)
    2d74:	df000015 	stw	fp,0(sp)
    2d78:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    2d7c:	00800074 	movhi	r2,1
    2d80:	10b1c004 	addi	r2,r2,-14592
    2d84:	10800017 	ldw	r2,0(r2)
    2d88:	10000526 	beq	r2,zero,2da0 <alt_get_errno+0x34>
    2d8c:	00800074 	movhi	r2,1
    2d90:	10b1c004 	addi	r2,r2,-14592
    2d94:	10800017 	ldw	r2,0(r2)
    2d98:	103ee83a 	callr	r2
    2d9c:	00000206 	br	2da8 <alt_get_errno+0x3c>
    2da0:	00800074 	movhi	r2,1
    2da4:	10b9b404 	addi	r2,r2,-6448
}
    2da8:	e037883a 	mov	sp,fp
    2dac:	dfc00117 	ldw	ra,4(sp)
    2db0:	df000017 	ldw	fp,0(sp)
    2db4:	dec00204 	addi	sp,sp,8
    2db8:	f800283a 	ret

00002dbc <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
    2dbc:	deffed04 	addi	sp,sp,-76
    2dc0:	dfc01215 	stw	ra,72(sp)
    2dc4:	df001115 	stw	fp,68(sp)
    2dc8:	df001104 	addi	fp,sp,68
    2dcc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    2dd0:	e0bfff17 	ldw	r2,-4(fp)
    2dd4:	10000616 	blt	r2,zero,2df0 <isatty+0x34>
    2dd8:	e0bfff17 	ldw	r2,-4(fp)
    2ddc:	10c00324 	muli	r3,r2,12
    2de0:	00800074 	movhi	r2,1
    2de4:	10abef04 	addi	r2,r2,-20548
    2de8:	1885883a 	add	r2,r3,r2
    2dec:	00000106 	br	2df4 <isatty+0x38>
    2df0:	0005883a 	mov	r2,zero
    2df4:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
    2df8:	e0bfef17 	ldw	r2,-68(fp)
    2dfc:	10000e26 	beq	r2,zero,2e38 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    2e00:	e0bfef17 	ldw	r2,-68(fp)
    2e04:	10800017 	ldw	r2,0(r2)
    2e08:	10800817 	ldw	r2,32(r2)
    2e0c:	1000021e 	bne	r2,zero,2e18 <isatty+0x5c>
    {
      return 1;
    2e10:	00800044 	movi	r2,1
    2e14:	00000c06 	br	2e48 <isatty+0x8c>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
    2e18:	e0bff004 	addi	r2,fp,-64
    2e1c:	e13fff17 	ldw	r4,-4(fp)
    2e20:	100b883a 	mov	r5,r2
    2e24:	0002cc00 	call	2cc0 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
    2e28:	e0bff117 	ldw	r2,-60(fp)
    2e2c:	10880020 	cmpeqi	r2,r2,8192
    2e30:	10803fcc 	andi	r2,r2,255
    2e34:	00000406 	br	2e48 <isatty+0x8c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    2e38:	0002d6c0 	call	2d6c <alt_get_errno>
    2e3c:	00c01444 	movi	r3,81
    2e40:	10c00015 	stw	r3,0(r2)
    return 0;
    2e44:	0005883a 	mov	r2,zero
  }
}
    2e48:	e037883a 	mov	sp,fp
    2e4c:	dfc00117 	ldw	ra,4(sp)
    2e50:	df000017 	ldw	fp,0(sp)
    2e54:	dec00204 	addi	sp,sp,8
    2e58:	f800283a 	ret

00002e5c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
    2e5c:	defffc04 	addi	sp,sp,-16
    2e60:	df000315 	stw	fp,12(sp)
    2e64:	df000304 	addi	fp,sp,12
    2e68:	e13ffd15 	stw	r4,-12(fp)
    2e6c:	e17ffe15 	stw	r5,-8(fp)
    2e70:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
    2e74:	e0fffe17 	ldw	r3,-8(fp)
    2e78:	e0bffd17 	ldw	r2,-12(fp)
    2e7c:	18800e26 	beq	r3,r2,2eb8 <alt_load_section+0x5c>
  {
    while( to != end )
    2e80:	00000a06 	br	2eac <alt_load_section+0x50>
    {
      *to++ = *from++;
    2e84:	e0bffd17 	ldw	r2,-12(fp)
    2e88:	10c00017 	ldw	r3,0(r2)
    2e8c:	e0bffe17 	ldw	r2,-8(fp)
    2e90:	10c00015 	stw	r3,0(r2)
    2e94:	e0bffe17 	ldw	r2,-8(fp)
    2e98:	10800104 	addi	r2,r2,4
    2e9c:	e0bffe15 	stw	r2,-8(fp)
    2ea0:	e0bffd17 	ldw	r2,-12(fp)
    2ea4:	10800104 	addi	r2,r2,4
    2ea8:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    2eac:	e0fffe17 	ldw	r3,-8(fp)
    2eb0:	e0bfff17 	ldw	r2,-4(fp)
    2eb4:	18bff31e 	bne	r3,r2,2e84 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
    2eb8:	e037883a 	mov	sp,fp
    2ebc:	df000017 	ldw	fp,0(sp)
    2ec0:	dec00104 	addi	sp,sp,4
    2ec4:	f800283a 	ret

00002ec8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    2ec8:	defffe04 	addi	sp,sp,-8
    2ecc:	dfc00115 	stw	ra,4(sp)
    2ed0:	df000015 	stw	fp,0(sp)
    2ed4:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    2ed8:	01000074 	movhi	r4,1
    2edc:	2131ca04 	addi	r4,r4,-14552
    2ee0:	01400074 	movhi	r5,1
    2ee4:	2969e304 	addi	r5,r5,-22644
    2ee8:	01800074 	movhi	r6,1
    2eec:	31b1ca04 	addi	r6,r6,-14552
    2ef0:	0002e5c0 	call	2e5c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    2ef4:	01000034 	movhi	r4,0
    2ef8:	21000804 	addi	r4,r4,32
    2efc:	01400034 	movhi	r5,0
    2f00:	29400804 	addi	r5,r5,32
    2f04:	01800034 	movhi	r6,0
    2f08:	31800804 	addi	r6,r6,32
    2f0c:	0002e5c0 	call	2e5c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    2f10:	01000074 	movhi	r4,1
    2f14:	21291004 	addi	r4,r4,-23488
    2f18:	01400074 	movhi	r5,1
    2f1c:	29691004 	addi	r5,r5,-23488
    2f20:	01800074 	movhi	r6,1
    2f24:	31a9e304 	addi	r6,r6,-22644
    2f28:	0002e5c0 	call	2e5c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    2f2c:	0008b3c0 	call	8b3c <alt_dcache_flush_all>
  alt_icache_flush_all();
    2f30:	0008e480 	call	8e48 <alt_icache_flush_all>
}
    2f34:	e037883a 	mov	sp,fp
    2f38:	dfc00117 	ldw	ra,4(sp)
    2f3c:	df000017 	ldw	fp,0(sp)
    2f40:	dec00204 	addi	sp,sp,8
    2f44:	f800283a 	ret

00002f48 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2f48:	defffe04 	addi	sp,sp,-8
    2f4c:	dfc00115 	stw	ra,4(sp)
    2f50:	df000015 	stw	fp,0(sp)
    2f54:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    2f58:	00800074 	movhi	r2,1
    2f5c:	10b1c004 	addi	r2,r2,-14592
    2f60:	10800017 	ldw	r2,0(r2)
    2f64:	10000526 	beq	r2,zero,2f7c <alt_get_errno+0x34>
    2f68:	00800074 	movhi	r2,1
    2f6c:	10b1c004 	addi	r2,r2,-14592
    2f70:	10800017 	ldw	r2,0(r2)
    2f74:	103ee83a 	callr	r2
    2f78:	00000206 	br	2f84 <alt_get_errno+0x3c>
    2f7c:	00800074 	movhi	r2,1
    2f80:	10b9b404 	addi	r2,r2,-6448
}
    2f84:	e037883a 	mov	sp,fp
    2f88:	dfc00117 	ldw	ra,4(sp)
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00204 	addi	sp,sp,8
    2f94:	f800283a 	ret

00002f98 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
    2f98:	defff904 	addi	sp,sp,-28
    2f9c:	dfc00615 	stw	ra,24(sp)
    2fa0:	df000515 	stw	fp,20(sp)
    2fa4:	df000504 	addi	fp,sp,20
    2fa8:	e13ffd15 	stw	r4,-12(fp)
    2fac:	e17ffe15 	stw	r5,-8(fp)
    2fb0:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
    2fb4:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    2fb8:	e0bffd17 	ldw	r2,-12(fp)
    2fbc:	10000616 	blt	r2,zero,2fd8 <lseek+0x40>
    2fc0:	e0bffd17 	ldw	r2,-12(fp)
    2fc4:	10c00324 	muli	r3,r2,12
    2fc8:	00800074 	movhi	r2,1
    2fcc:	10abef04 	addi	r2,r2,-20548
    2fd0:	1885883a 	add	r2,r3,r2
    2fd4:	00000106 	br	2fdc <lseek+0x44>
    2fd8:	0005883a 	mov	r2,zero
    2fdc:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
    2fe0:	e0bffc17 	ldw	r2,-16(fp)
    2fe4:	10001026 	beq	r2,zero,3028 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
    2fe8:	e0bffc17 	ldw	r2,-16(fp)
    2fec:	10800017 	ldw	r2,0(r2)
    2ff0:	10800717 	ldw	r2,28(r2)
    2ff4:	10000926 	beq	r2,zero,301c <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
    2ff8:	e0bffc17 	ldw	r2,-16(fp)
    2ffc:	10800017 	ldw	r2,0(r2)
    3000:	10800717 	ldw	r2,28(r2)
    3004:	e13ffc17 	ldw	r4,-16(fp)
    3008:	e17ffe17 	ldw	r5,-8(fp)
    300c:	e1bfff17 	ldw	r6,-4(fp)
    3010:	103ee83a 	callr	r2
    3014:	e0bffb15 	stw	r2,-20(fp)
    3018:	00000506 	br	3030 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
    301c:	00bfde84 	movi	r2,-134
    3020:	e0bffb15 	stw	r2,-20(fp)
    3024:	00000206 	br	3030 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
    3028:	00bfebc4 	movi	r2,-81
    302c:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
    3030:	e0bffb17 	ldw	r2,-20(fp)
    3034:	1000060e 	bge	r2,zero,3050 <lseek+0xb8>
  {
    ALT_ERRNO = -rc;
    3038:	0002f480 	call	2f48 <alt_get_errno>
    303c:	e0fffb17 	ldw	r3,-20(fp)
    3040:	00c7c83a 	sub	r3,zero,r3
    3044:	10c00015 	stw	r3,0(r2)
    rc = -1;
    3048:	00bfffc4 	movi	r2,-1
    304c:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
    3050:	e0bffb17 	ldw	r2,-20(fp)
}
    3054:	e037883a 	mov	sp,fp
    3058:	dfc00117 	ldw	ra,4(sp)
    305c:	df000017 	ldw	fp,0(sp)
    3060:	dec00204 	addi	sp,sp,8
    3064:	f800283a 	ret

00003068 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    3068:	defffd04 	addi	sp,sp,-12
    306c:	dfc00215 	stw	ra,8(sp)
    3070:	df000115 	stw	fp,4(sp)
    3074:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    3078:	0009883a 	mov	r4,zero
    307c:	000353c0 	call	353c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    3080:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    3084:	000357c0 	call	357c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    3088:	01000074 	movhi	r4,1
    308c:	21291a04 	addi	r4,r4,-23448
    3090:	01400074 	movhi	r5,1
    3094:	29691a04 	addi	r5,r5,-23448
    3098:	01800074 	movhi	r6,1
    309c:	31a91a04 	addi	r6,r6,-23448
    30a0:	0008f380 	call	8f38 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    30a4:	0008c480 	call	8c48 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    30a8:	01000074 	movhi	r4,1
    30ac:	21232904 	addi	r4,r4,-29532
    30b0:	000a06c0 	call	a06c <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    30b4:	d127fe17 	ldw	r4,-24584(gp)
    30b8:	d0e7ff17 	ldw	r3,-24580(gp)
    30bc:	d0a80017 	ldw	r2,-24576(gp)
    30c0:	180b883a 	mov	r5,r3
    30c4:	100d883a 	mov	r6,r2
    30c8:	000009c0 	call	9c <main>
    30cc:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    30d0:	01000044 	movi	r4,1
    30d4:	0002b7c0 	call	2b7c <close>
  exit (result);
    30d8:	e13fff17 	ldw	r4,-4(fp)
    30dc:	000a0800 	call	a080 <exit>

000030e0 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
    30e0:	defffe04 	addi	sp,sp,-8
    30e4:	df000115 	stw	fp,4(sp)
    30e8:	df000104 	addi	fp,sp,4
    30ec:	e13fff15 	stw	r4,-4(fp)
}
    30f0:	e037883a 	mov	sp,fp
    30f4:	df000017 	ldw	fp,0(sp)
    30f8:	dec00104 	addi	sp,sp,4
    30fc:	f800283a 	ret

00003100 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
    3100:	defffe04 	addi	sp,sp,-8
    3104:	df000115 	stw	fp,4(sp)
    3108:	df000104 	addi	fp,sp,4
    310c:	e13fff15 	stw	r4,-4(fp)
}
    3110:	e037883a 	mov	sp,fp
    3114:	df000017 	ldw	fp,0(sp)
    3118:	dec00104 	addi	sp,sp,4
    311c:	f800283a 	ret

00003120 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3120:	defffe04 	addi	sp,sp,-8
    3124:	dfc00115 	stw	ra,4(sp)
    3128:	df000015 	stw	fp,0(sp)
    312c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3130:	00800074 	movhi	r2,1
    3134:	10b1c004 	addi	r2,r2,-14592
    3138:	10800017 	ldw	r2,0(r2)
    313c:	10000526 	beq	r2,zero,3154 <alt_get_errno+0x34>
    3140:	00800074 	movhi	r2,1
    3144:	10b1c004 	addi	r2,r2,-14592
    3148:	10800017 	ldw	r2,0(r2)
    314c:	103ee83a 	callr	r2
    3150:	00000206 	br	315c <alt_get_errno+0x3c>
    3154:	00800074 	movhi	r2,1
    3158:	10b9b404 	addi	r2,r2,-6448
}
    315c:	e037883a 	mov	sp,fp
    3160:	dfc00117 	ldw	ra,4(sp)
    3164:	df000017 	ldw	fp,0(sp)
    3168:	dec00204 	addi	sp,sp,8
    316c:	f800283a 	ret

00003170 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    3170:	defff904 	addi	sp,sp,-28
    3174:	dfc00615 	stw	ra,24(sp)
    3178:	df000515 	stw	fp,20(sp)
    317c:	df000504 	addi	fp,sp,20
    3180:	e13ffd15 	stw	r4,-12(fp)
    3184:	e17ffe15 	stw	r5,-8(fp)
    3188:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    318c:	e0bffd17 	ldw	r2,-12(fp)
    3190:	10000616 	blt	r2,zero,31ac <read+0x3c>
    3194:	e0bffd17 	ldw	r2,-12(fp)
    3198:	10c00324 	muli	r3,r2,12
    319c:	00800074 	movhi	r2,1
    31a0:	10abef04 	addi	r2,r2,-20548
    31a4:	1885883a 	add	r2,r3,r2
    31a8:	00000106 	br	31b0 <read+0x40>
    31ac:	0005883a 	mov	r2,zero
    31b0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    31b4:	e0bffb17 	ldw	r2,-20(fp)
    31b8:	10002026 	beq	r2,zero,323c <read+0xcc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    31bc:	e0bffb17 	ldw	r2,-20(fp)
    31c0:	10800217 	ldw	r2,8(r2)
    31c4:	108000cc 	andi	r2,r2,3
    31c8:	10800060 	cmpeqi	r2,r2,1
    31cc:	1000171e 	bne	r2,zero,322c <read+0xbc>
        (fd->dev->read))
    31d0:	e0bffb17 	ldw	r2,-20(fp)
    31d4:	10800017 	ldw	r2,0(r2)
    31d8:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    31dc:	10001326 	beq	r2,zero,322c <read+0xbc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    31e0:	e0bffb17 	ldw	r2,-20(fp)
    31e4:	10800017 	ldw	r2,0(r2)
    31e8:	10c00517 	ldw	r3,20(r2)
    31ec:	e0bfff17 	ldw	r2,-4(fp)
    31f0:	e13ffb17 	ldw	r4,-20(fp)
    31f4:	e17ffe17 	ldw	r5,-8(fp)
    31f8:	100d883a 	mov	r6,r2
    31fc:	183ee83a 	callr	r3
    3200:	e0bffc15 	stw	r2,-16(fp)
    3204:	e0bffc17 	ldw	r2,-16(fp)
    3208:	1000060e 	bge	r2,zero,3224 <read+0xb4>
        {
          ALT_ERRNO = -rval;
    320c:	00031200 	call	3120 <alt_get_errno>
    3210:	e0fffc17 	ldw	r3,-16(fp)
    3214:	00c7c83a 	sub	r3,zero,r3
    3218:	10c00015 	stw	r3,0(r2)
          return -1;
    321c:	00bfffc4 	movi	r2,-1
    3220:	00000a06 	br	324c <read+0xdc>
        }
        return rval;
    3224:	e0bffc17 	ldw	r2,-16(fp)
    3228:	00000806 	br	324c <read+0xdc>
      }
      else
      {
        ALT_ERRNO = EACCES;
    322c:	00031200 	call	3120 <alt_get_errno>
    3230:	00c00344 	movi	r3,13
    3234:	10c00015 	stw	r3,0(r2)
    3238:	00000306 	br	3248 <read+0xd8>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    323c:	00031200 	call	3120 <alt_get_errno>
    3240:	00c01444 	movi	r3,81
    3244:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    3248:	00bfffc4 	movi	r2,-1
}
    324c:	e037883a 	mov	sp,fp
    3250:	dfc00117 	ldw	ra,4(sp)
    3254:	df000017 	ldw	fp,0(sp)
    3258:	dec00204 	addi	sp,sp,8
    325c:	f800283a 	ret

00003260 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    3260:	defffe04 	addi	sp,sp,-8
    3264:	df000115 	stw	fp,4(sp)
    3268:	df000104 	addi	fp,sp,4
    326c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    3270:	e0bfff17 	ldw	r2,-4(fp)
    3274:	108000d0 	cmplti	r2,r2,3
    3278:	10000d1e 	bne	r2,zero,32b0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    327c:	00c00074 	movhi	r3,1
    3280:	18ebef04 	addi	r3,r3,-20548
    3284:	e0bfff17 	ldw	r2,-4(fp)
    3288:	10800324 	muli	r2,r2,12
    328c:	1885883a 	add	r2,r3,r2
    3290:	10800204 	addi	r2,r2,8
    3294:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    3298:	00c00074 	movhi	r3,1
    329c:	18ebef04 	addi	r3,r3,-20548
    32a0:	e0bfff17 	ldw	r2,-4(fp)
    32a4:	10800324 	muli	r2,r2,12
    32a8:	1885883a 	add	r2,r3,r2
    32ac:	10000015 	stw	zero,0(r2)
  }
}
    32b0:	e037883a 	mov	sp,fp
    32b4:	df000017 	ldw	fp,0(sp)
    32b8:	dec00104 	addi	sp,sp,4
    32bc:	f800283a 	ret

000032c0 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
    32c0:	defff704 	addi	sp,sp,-36
    32c4:	df000815 	stw	fp,32(sp)
    32c8:	df000804 	addi	fp,sp,32
    32cc:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    32d0:	0005303a 	rdctl	r2,status
    32d4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    32d8:	e0fffa17 	ldw	r3,-24(fp)
    32dc:	00bfff84 	movi	r2,-2
    32e0:	1884703a 	and	r2,r3,r2
    32e4:	1001703a 	wrctl	status,r2
  
  return context;
    32e8:	e0bffa17 	ldw	r2,-24(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
    32ec:	e0bff815 	stw	r2,-32(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
    32f0:	d0a00a17 	ldw	r2,-32728(gp)
    32f4:	10c000c4 	addi	r3,r2,3
    32f8:	00bfff04 	movi	r2,-4
    32fc:	1884703a 	and	r2,r3,r2
    3300:	d0a00a15 	stw	r2,-32728(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    3304:	d0e00a17 	ldw	r3,-32728(gp)
    3308:	e0bfff17 	ldw	r2,-4(fp)
    330c:	1885883a 	add	r2,r3,r2
    3310:	00c08034 	movhi	r3,512
    3314:	18c00004 	addi	r3,r3,0
    3318:	1880112e 	bgeu	r3,r2,3360 <sbrk+0xa0>
    331c:	e0bff817 	ldw	r2,-32(fp)
    3320:	e0bffb15 	stw	r2,-20(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    3324:	0005303a 	rdctl	r2,status
    3328:	e0bffc15 	stw	r2,-16(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    332c:	e0fffc17 	ldw	r3,-16(fp)
    3330:	00bfff84 	movi	r2,-2
    3334:	1884703a 	and	r2,r3,r2
    3338:	e0bffc15 	stw	r2,-16(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    333c:	e0bffb17 	ldw	r2,-20(fp)
    3340:	1080004c 	andi	r2,r2,1
    3344:	e0fffc17 	ldw	r3,-16(fp)
    3348:	1884b03a 	or	r2,r3,r2
    334c:	e0bffc15 	stw	r2,-16(fp)
  
  NIOS2_WRITE_STATUS (status);
    3350:	e0bffc17 	ldw	r2,-16(fp)
    3354:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
    3358:	00bfffc4 	movi	r2,-1
    335c:	00001606 	br	33b8 <sbrk+0xf8>
  }
#endif

  prev_heap_end = heap_end; 
    3360:	d0a00a17 	ldw	r2,-32728(gp)
    3364:	e0bff915 	stw	r2,-28(fp)
  heap_end += incr; 
    3368:	d0e00a17 	ldw	r3,-32728(gp)
    336c:	e0bfff17 	ldw	r2,-4(fp)
    3370:	1885883a 	add	r2,r3,r2
    3374:	d0a00a15 	stw	r2,-32728(gp)
    3378:	e0bff817 	ldw	r2,-32(fp)
    337c:	e0bffd15 	stw	r2,-12(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    3380:	0005303a 	rdctl	r2,status
    3384:	e0bffe15 	stw	r2,-8(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    3388:	e0fffe17 	ldw	r3,-8(fp)
    338c:	00bfff84 	movi	r2,-2
    3390:	1884703a 	and	r2,r3,r2
    3394:	e0bffe15 	stw	r2,-8(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    3398:	e0bffd17 	ldw	r2,-12(fp)
    339c:	1080004c 	andi	r2,r2,1
    33a0:	e0fffe17 	ldw	r3,-8(fp)
    33a4:	1884b03a 	or	r2,r3,r2
    33a8:	e0bffe15 	stw	r2,-8(fp)
  
  NIOS2_WRITE_STATUS (status);
    33ac:	e0bffe17 	ldw	r2,-8(fp)
    33b0:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
    33b4:	e0bff917 	ldw	r2,-28(fp)
} 
    33b8:	e037883a 	mov	sp,fp
    33bc:	df000017 	ldw	fp,0(sp)
    33c0:	dec00104 	addi	sp,sp,4
    33c4:	f800283a 	ret

000033c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    33c8:	defffe04 	addi	sp,sp,-8
    33cc:	dfc00115 	stw	ra,4(sp)
    33d0:	df000015 	stw	fp,0(sp)
    33d4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    33d8:	00800074 	movhi	r2,1
    33dc:	10b1c004 	addi	r2,r2,-14592
    33e0:	10800017 	ldw	r2,0(r2)
    33e4:	10000526 	beq	r2,zero,33fc <alt_get_errno+0x34>
    33e8:	00800074 	movhi	r2,1
    33ec:	10b1c004 	addi	r2,r2,-14592
    33f0:	10800017 	ldw	r2,0(r2)
    33f4:	103ee83a 	callr	r2
    33f8:	00000206 	br	3404 <alt_get_errno+0x3c>
    33fc:	00800074 	movhi	r2,1
    3400:	10b9b404 	addi	r2,r2,-6448
}
    3404:	e037883a 	mov	sp,fp
    3408:	dfc00117 	ldw	ra,4(sp)
    340c:	df000017 	ldw	fp,0(sp)
    3410:	dec00204 	addi	sp,sp,8
    3414:	f800283a 	ret

00003418 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    3418:	defff904 	addi	sp,sp,-28
    341c:	dfc00615 	stw	ra,24(sp)
    3420:	df000515 	stw	fp,20(sp)
    3424:	df000504 	addi	fp,sp,20
    3428:	e13ffd15 	stw	r4,-12(fp)
    342c:	e17ffe15 	stw	r5,-8(fp)
    3430:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    3434:	e0bffd17 	ldw	r2,-12(fp)
    3438:	10000616 	blt	r2,zero,3454 <write+0x3c>
    343c:	e0bffd17 	ldw	r2,-12(fp)
    3440:	10c00324 	muli	r3,r2,12
    3444:	00800074 	movhi	r2,1
    3448:	10abef04 	addi	r2,r2,-20548
    344c:	1885883a 	add	r2,r3,r2
    3450:	00000106 	br	3458 <write+0x40>
    3454:	0005883a 	mov	r2,zero
    3458:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    345c:	e0bffb17 	ldw	r2,-20(fp)
    3460:	10001f26 	beq	r2,zero,34e0 <write+0xc8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    3464:	e0bffb17 	ldw	r2,-20(fp)
    3468:	10800217 	ldw	r2,8(r2)
    346c:	108000cc 	andi	r2,r2,3
    3470:	10001726 	beq	r2,zero,34d0 <write+0xb8>
    3474:	e0bffb17 	ldw	r2,-20(fp)
    3478:	10800017 	ldw	r2,0(r2)
    347c:	10800617 	ldw	r2,24(r2)
    3480:	10001326 	beq	r2,zero,34d0 <write+0xb8>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    3484:	e0bffb17 	ldw	r2,-20(fp)
    3488:	10800017 	ldw	r2,0(r2)
    348c:	10c00617 	ldw	r3,24(r2)
    3490:	e0bfff17 	ldw	r2,-4(fp)
    3494:	e13ffb17 	ldw	r4,-20(fp)
    3498:	e17ffe17 	ldw	r5,-8(fp)
    349c:	100d883a 	mov	r6,r2
    34a0:	183ee83a 	callr	r3
    34a4:	e0bffc15 	stw	r2,-16(fp)
    34a8:	e0bffc17 	ldw	r2,-16(fp)
    34ac:	1000060e 	bge	r2,zero,34c8 <write+0xb0>
      {
        ALT_ERRNO = -rval;
    34b0:	00033c80 	call	33c8 <alt_get_errno>
    34b4:	e0fffc17 	ldw	r3,-16(fp)
    34b8:	00c7c83a 	sub	r3,zero,r3
    34bc:	10c00015 	stw	r3,0(r2)
        return -1;
    34c0:	00bfffc4 	movi	r2,-1
    34c4:	00000a06 	br	34f0 <write+0xd8>
      }
      return rval;
    34c8:	e0bffc17 	ldw	r2,-16(fp)
    34cc:	00000806 	br	34f0 <write+0xd8>
    }
    else
    {
      ALT_ERRNO = EACCES;
    34d0:	00033c80 	call	33c8 <alt_get_errno>
    34d4:	00c00344 	movi	r3,13
    34d8:	10c00015 	stw	r3,0(r2)
    34dc:	00000306 	br	34ec <write+0xd4>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    34e0:	00033c80 	call	33c8 <alt_get_errno>
    34e4:	00c01444 	movi	r3,81
    34e8:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    34ec:	00bfffc4 	movi	r2,-1
}
    34f0:	e037883a 	mov	sp,fp
    34f4:	dfc00117 	ldw	ra,4(sp)
    34f8:	df000017 	ldw	fp,0(sp)
    34fc:	dec00204 	addi	sp,sp,8
    3500:	f800283a 	ret

00003504 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    3504:	defffd04 	addi	sp,sp,-12
    3508:	dfc00215 	stw	ra,8(sp)
    350c:	df000115 	stw	fp,4(sp)
    3510:	df000104 	addi	fp,sp,4
    3514:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    3518:	e13fff17 	ldw	r4,-4(fp)
    351c:	01400074 	movhi	r5,1
    3520:	2971bd04 	addi	r5,r5,-14604
    3524:	0008ba80 	call	8ba8 <alt_dev_llist_insert>
}
    3528:	e037883a 	mov	sp,fp
    352c:	dfc00117 	ldw	ra,4(sp)
    3530:	df000017 	ldw	fp,0(sp)
    3534:	dec00204 	addi	sp,sp,8
    3538:	f800283a 	ret

0000353c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    353c:	defffd04 	addi	sp,sp,-12
    3540:	dfc00215 	stw	ra,8(sp)
    3544:	df000115 	stw	fp,4(sp)
    3548:	df000104 	addi	fp,sp,4
    354c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_VIC_IRQ_INIT ( VIC_0, vic_0);
    3550:	01000074 	movhi	r4,1
    3554:	212c4f04 	addi	r4,r4,-20164
    3558:	00087180 	call	8718 <alt_vic_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    355c:	00802034 	movhi	r2,128
    3560:	10800044 	addi	r2,r2,1
    3564:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    3568:	e037883a 	mov	sp,fp
    356c:	dfc00117 	ldw	ra,4(sp)
    3570:	df000017 	ldw	fp,0(sp)
    3574:	dec00204 	addi	sp,sp,8
    3578:	f800283a 	ret

0000357c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    357c:	defffe04 	addi	sp,sp,-8
    3580:	dfc00115 	stw	ra,4(sp)
    3584:	df000015 	stw	fp,0(sp)
    3588:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYS_CLK_TIMER, sys_clk_timer);
    358c:	01020034 	movhi	r4,2048
    3590:	21005804 	addi	r4,r4,352
    3594:	000b883a 	mov	r5,zero
    3598:	000d883a 	mov	r6,zero
    359c:	01c0fa04 	movi	r7,1000
    35a0:	0007ac40 	call	7ac4 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_5, timer_5);
    ALTERA_AVALON_TIMER_INIT ( TIMER_6, timer_6);
    ALTERA_AVALON_TIMER_INIT ( TIMER_7, timer_7);
    ALTERA_AVALON_TIMER_INIT ( TIMER_8, timer_8);
    ALTERA_AVALON_TIMER_INIT ( TIMER_9, timer_9);
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH, cfi_flash);
    35a4:	01000074 	movhi	r4,1
    35a8:	212c7604 	addi	r4,r4,-20008
    35ac:	00036c40 	call	36c4 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    35b0:	01000074 	movhi	r4,1
    35b4:	212cb604 	addi	r4,r4,-19752
    35b8:	000b883a 	mov	r5,zero
    35bc:	01800044 	movi	r6,1
    35c0:	00054b40 	call	54b4 <altera_avalon_jtag_uart_init>
    35c4:	01000074 	movhi	r4,1
    35c8:	212cac04 	addi	r4,r4,-19792
    35cc:	00035040 	call	3504 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD, lcd);
    35d0:	01000074 	movhi	r4,1
    35d4:	2130ce04 	addi	r4,r4,-15560
    35d8:	0006b600 	call	6b60 <altera_avalon_lcd_16207_init>
    35dc:	01000074 	movhi	r4,1
    35e0:	2130c404 	addi	r4,r4,-15600
    35e4:	00035040 	call	3504 <alt_dev_reg>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_RX, sgdma_rx);
    35e8:	01000074 	movhi	r4,1
    35ec:	21310c04 	addi	r4,r4,-15312
    35f0:	000b883a 	mov	r5,zero
    35f4:	01800304 	movi	r6,12
    35f8:	00079800 	call	7980 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_TX, sgdma_tx);
    35fc:	01000074 	movhi	r4,1
    3600:	21311804 	addi	r4,r4,-15264
    3604:	000b883a 	mov	r5,zero
    3608:	01800344 	movi	r6,13
    360c:	00079800 	call	7980 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    3610:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232, rs232);
    3614:	01000074 	movhi	r4,1
    3618:	21312e04 	addi	r4,r4,-15176
    361c:	000b883a 	mov	r5,zero
    3620:	018001c4 	movi	r6,7
    3624:	0007c5c0 	call	7c5c <altera_avalon_uart_init>
    3628:	01000074 	movhi	r4,1
    362c:	21312404 	addi	r4,r4,-15216
    3630:	00035040 	call	3504 <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
    3634:	01000074 	movhi	r4,1
    3638:	21315f04 	addi	r4,r4,-14980
    363c:	000b883a 	mov	r5,zero
    3640:	018000c4 	movi	r6,3
    3644:	0007c5c0 	call	7c5c <altera_avalon_uart_init>
    3648:	01000074 	movhi	r4,1
    364c:	21315504 	addi	r4,r4,-15020
    3650:	00035040 	call	3504 <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( UART_1, uart_1);
    3654:	01000074 	movhi	r4,1
    3658:	21319004 	addi	r4,r4,-14784
    365c:	000b883a 	mov	r5,zero
    3660:	01800104 	movi	r6,4
    3664:	0007c5c0 	call	7c5c <altera_avalon_uart_init>
    3668:	01000074 	movhi	r4,1
    366c:	21318604 	addi	r4,r4,-14824
    3670:	00035040 	call	3504 <alt_dev_reg>
    ALTERA_ETH_TSE_INIT ( TSE_MAC, tse_mac);
    3674:	0001883a 	nop
}
    3678:	e037883a 	mov	sp,fp
    367c:	dfc00117 	ldw	ra,4(sp)
    3680:	df000017 	ldw	fp,0(sp)
    3684:	dec00204 	addi	sp,sp,8
    3688:	f800283a 	ret

0000368c <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
    368c:	defffd04 	addi	sp,sp,-12
    3690:	dfc00215 	stw	ra,8(sp)
    3694:	df000115 	stw	fp,4(sp)
    3698:	df000104 	addi	fp,sp,4
    369c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
    36a0:	e13fff17 	ldw	r4,-4(fp)
    36a4:	01400074 	movhi	r5,1
    36a8:	2971c504 	addi	r5,r5,-14572
    36ac:	0008ba80 	call	8ba8 <alt_dev_llist_insert>
}
    36b0:	e037883a 	mov	sp,fp
    36b4:	dfc00117 	ldw	ra,4(sp)
    36b8:	df000017 	ldw	fp,0(sp)
    36bc:	dec00204 	addi	sp,sp,8
    36c0:	f800283a 	ret

000036c4 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
    36c4:	defffc04 	addi	sp,sp,-16
    36c8:	dfc00315 	stw	ra,12(sp)
    36cc:	df000215 	stw	fp,8(sp)
    36d0:	df000204 	addi	fp,sp,8
    36d4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    36d8:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
    36dc:	e13fff17 	ldw	r4,-4(fp)
    36e0:	0004b0c0 	call	4b0c <alt_read_cfi_width>
    36e4:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    36e8:	e0bffe17 	ldw	r2,-8(fp)
    36ec:	1000031e 	bne	r2,zero,36fc <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
    36f0:	e13fff17 	ldw	r4,-4(fp)
    36f4:	00042640 	call	4264 <alt_set_flash_width_func>
    36f8:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
    36fc:	e0bffe17 	ldw	r2,-8(fp)
    3700:	1000031e 	bne	r2,zero,3710 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
    3704:	e13fff17 	ldw	r4,-4(fp)
    3708:	00045440 	call	4544 <alt_read_cfi_table>
    370c:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
    3710:	e0bffe17 	ldw	r2,-8(fp)
    3714:	1000031e 	bne	r2,zero,3724 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
    3718:	e13fff17 	ldw	r4,-4(fp)
    371c:	00044280 	call	4428 <alt_set_flash_algorithm_func>
    3720:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
    3724:	e0bffe17 	ldw	r2,-8(fp)
    3728:	1000041e 	bne	r2,zero,373c <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
    372c:	e0bfff17 	ldw	r2,-4(fp)
    3730:	1009883a 	mov	r4,r2
    3734:	000368c0 	call	368c <alt_flash_device_register>
    3738:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
    373c:	e0bffe17 	ldw	r2,-8(fp)
}
    3740:	e037883a 	mov	sp,fp
    3744:	dfc00117 	ldw	ra,4(sp)
    3748:	df000017 	ldw	fp,0(sp)
    374c:	dec00204 	addi	sp,sp,8
    3750:	f800283a 	ret

00003754 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
    3754:	defff104 	addi	sp,sp,-60
    3758:	dfc00e15 	stw	ra,56(sp)
    375c:	df000d15 	stw	fp,52(sp)
    3760:	df000d04 	addi	fp,sp,52
    3764:	e13ffc15 	stw	r4,-16(fp)
    3768:	e17ffd15 	stw	r5,-12(fp)
    376c:	e1bffe15 	stw	r6,-8(fp)
    3770:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
    3774:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
    3778:	e0bfff17 	ldw	r2,-4(fp)
    377c:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
    3780:	e0bffd17 	ldw	r2,-12(fp)
    3784:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    3788:	e0bffc17 	ldw	r2,-16(fp)
    378c:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    3790:	e03ff515 	stw	zero,-44(fp)
    3794:	00008806 	br	39b8 <alt_flash_cfi_write+0x264>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
    3798:	e0fffa17 	ldw	r3,-24(fp)
    379c:	e0bff517 	ldw	r2,-44(fp)
    37a0:	1004913a 	slli	r2,r2,4
    37a4:	1885883a 	add	r2,r3,r2
    37a8:	10800d04 	addi	r2,r2,52
    37ac:	10800017 	ldw	r2,0(r2)
    37b0:	e0fffd17 	ldw	r3,-12(fp)
    37b4:	18807d16 	blt	r3,r2,39ac <alt_flash_cfi_write+0x258>
      (offset < (flash->dev.region_info[i].offset + 
    37b8:	e0fffa17 	ldw	r3,-24(fp)
    37bc:	e0bff517 	ldw	r2,-44(fp)
    37c0:	1004913a 	slli	r2,r2,4
    37c4:	1885883a 	add	r2,r3,r2
    37c8:	10800d04 	addi	r2,r2,52
    37cc:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
    37d0:	e13ffa17 	ldw	r4,-24(fp)
    37d4:	e0bff517 	ldw	r2,-44(fp)
    37d8:	1004913a 	slli	r2,r2,4
    37dc:	2085883a 	add	r2,r4,r2
    37e0:	10800e04 	addi	r2,r2,56
    37e4:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
    37e8:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
    37ec:	e0fffd17 	ldw	r3,-12(fp)
    37f0:	18806e0e 	bge	r3,r2,39ac <alt_flash_cfi_write+0x258>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
    37f4:	e0fffa17 	ldw	r3,-24(fp)
    37f8:	e0bff517 	ldw	r2,-44(fp)
    37fc:	1004913a 	slli	r2,r2,4
    3800:	1885883a 	add	r2,r3,r2
    3804:	10800d04 	addi	r2,r2,52
    3808:	10800017 	ldw	r2,0(r2)
    380c:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    3810:	e03ff615 	stw	zero,-40(fp)
    3814:	00005d06 	br	398c <alt_flash_cfi_write+0x238>
      {
        if ((offset >= current_offset ) && 
    3818:	e0fffd17 	ldw	r3,-12(fp)
    381c:	e0bff717 	ldw	r2,-36(fp)
    3820:	18804e16 	blt	r3,r2,395c <alt_flash_cfi_write+0x208>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
    3824:	e0fffa17 	ldw	r3,-24(fp)
    3828:	e0bff517 	ldw	r2,-44(fp)
    382c:	10800104 	addi	r2,r2,4
    3830:	1004913a 	slli	r2,r2,4
    3834:	1885883a 	add	r2,r3,r2
    3838:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
    383c:	e0bff717 	ldw	r2,-36(fp)
    3840:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
    3844:	e0fffd17 	ldw	r3,-12(fp)
    3848:	1880440e 	bge	r3,r2,395c <alt_flash_cfi_write+0x208>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
    384c:	e0fffa17 	ldw	r3,-24(fp)
    3850:	e0bff517 	ldw	r2,-44(fp)
    3854:	10800104 	addi	r2,r2,4
    3858:	1004913a 	slli	r2,r2,4
    385c:	1885883a 	add	r2,r3,r2
    3860:	10c00017 	ldw	r3,0(r2)
    3864:	e0bff717 	ldw	r2,-36(fp)
    3868:	1887883a 	add	r3,r3,r2
    386c:	e0bffd17 	ldw	r2,-12(fp)
    3870:	1885c83a 	sub	r2,r3,r2
    3874:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
    3878:	e0fffb17 	ldw	r3,-20(fp)
    387c:	e0bfff17 	ldw	r2,-4(fp)
    3880:	1880010e 	bge	r3,r2,3888 <alt_flash_cfi_write+0x134>
    3884:	1805883a 	mov	r2,r3
    3888:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
    388c:	e0bffa17 	ldw	r2,-24(fp)
    3890:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
    3894:	e0bffd17 	ldw	r2,-12(fp)
    3898:	1887883a 	add	r3,r3,r2
    389c:	e0bffb17 	ldw	r2,-20(fp)
    38a0:	e13ffe17 	ldw	r4,-8(fp)
    38a4:	180b883a 	mov	r5,r3
    38a8:	100d883a 	mov	r6,r2
    38ac:	000a0b80 	call	a0b8 <memcmp>
    38b0:	10001426 	beq	r2,zero,3904 <alt_flash_cfi_write+0x1b0>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
    38b4:	e0bffa17 	ldw	r2,-24(fp)
    38b8:	10c00817 	ldw	r3,32(r2)
    38bc:	e0bffa17 	ldw	r2,-24(fp)
    38c0:	1009883a 	mov	r4,r2
    38c4:	e17ff717 	ldw	r5,-36(fp)
    38c8:	183ee83a 	callr	r3
    38cc:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
    38d0:	e0bff417 	ldw	r2,-48(fp)
    38d4:	10000b1e 	bne	r2,zero,3904 <alt_flash_cfi_write+0x1b0>
            {
              ret_code = (*flash->dev.write_block)( 
    38d8:	e0bffa17 	ldw	r2,-24(fp)
    38dc:	10c00917 	ldw	r3,36(r2)
    38e0:	e0bffa17 	ldw	r2,-24(fp)
    38e4:	e13ffb17 	ldw	r4,-20(fp)
    38e8:	d9000015 	stw	r4,0(sp)
    38ec:	1009883a 	mov	r4,r2
    38f0:	e17ff717 	ldw	r5,-36(fp)
    38f4:	e1bffd17 	ldw	r6,-12(fp)
    38f8:	e1fffe17 	ldw	r7,-8(fp)
    38fc:	183ee83a 	callr	r3
    3900:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
    3904:	e0ffff17 	ldw	r3,-4(fp)
    3908:	e0bffb17 	ldw	r2,-20(fp)
    390c:	18802e26 	beq	r3,r2,39c8 <alt_flash_cfi_write+0x274>
    3910:	e0bff417 	ldw	r2,-48(fp)
    3914:	10002c1e 	bne	r2,zero,39c8 <alt_flash_cfi_write+0x274>
          {
            goto finished;
          }
          
          length -= data_to_write;
    3918:	e0ffff17 	ldw	r3,-4(fp)
    391c:	e0bffb17 	ldw	r2,-20(fp)
    3920:	1885c83a 	sub	r2,r3,r2
    3924:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
    3928:	e0fffa17 	ldw	r3,-24(fp)
    392c:	e0bff517 	ldw	r2,-44(fp)
    3930:	10800104 	addi	r2,r2,4
    3934:	1004913a 	slli	r2,r2,4
    3938:	1885883a 	add	r2,r3,r2
    393c:	10c00017 	ldw	r3,0(r2)
    3940:	e0bff717 	ldw	r2,-36(fp)
    3944:	1885883a 	add	r2,r3,r2
    3948:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
    394c:	e0bffb17 	ldw	r2,-20(fp)
    3950:	e0fffe17 	ldw	r3,-8(fp)
    3954:	1885883a 	add	r2,r3,r2
    3958:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
    395c:	e0fffa17 	ldw	r3,-24(fp)
    3960:	e0bff517 	ldw	r2,-44(fp)
    3964:	10800104 	addi	r2,r2,4
    3968:	1004913a 	slli	r2,r2,4
    396c:	1885883a 	add	r2,r3,r2
    3970:	10800017 	ldw	r2,0(r2)
    3974:	e0fff717 	ldw	r3,-36(fp)
    3978:	1885883a 	add	r2,r3,r2
    397c:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
    3980:	e0bff617 	ldw	r2,-40(fp)
    3984:	10800044 	addi	r2,r2,1
    3988:	e0bff615 	stw	r2,-40(fp)
    398c:	e0fffa17 	ldw	r3,-24(fp)
    3990:	e0bff517 	ldw	r2,-44(fp)
    3994:	1004913a 	slli	r2,r2,4
    3998:	1885883a 	add	r2,r3,r2
    399c:	10800f04 	addi	r2,r2,60
    39a0:	10800017 	ldw	r2,0(r2)
    39a4:	e0fff617 	ldw	r3,-40(fp)
    39a8:	18bf9b16 	blt	r3,r2,3818 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
    39ac:	e0bff517 	ldw	r2,-44(fp)
    39b0:	10800044 	addi	r2,r2,1
    39b4:	e0bff515 	stw	r2,-44(fp)
    39b8:	e0bffa17 	ldw	r2,-24(fp)
    39bc:	10800c17 	ldw	r2,48(r2)
    39c0:	e0fff517 	ldw	r3,-44(fp)
    39c4:	18bf7416 	blt	r3,r2,3798 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
    39c8:	e0bffa17 	ldw	r2,-24(fp)
    39cc:	10c00a17 	ldw	r3,40(r2)
    39d0:	e0bff917 	ldw	r2,-28(fp)
    39d4:	1887883a 	add	r3,r3,r2
    39d8:	e0bff817 	ldw	r2,-32(fp)
    39dc:	1809883a 	mov	r4,r3
    39e0:	100b883a 	mov	r5,r2
    39e4:	0008b180 	call	8b18 <alt_dcache_flush>
  return ret_code;
    39e8:	e0bff417 	ldw	r2,-48(fp)
}
    39ec:	e037883a 	mov	sp,fp
    39f0:	dfc00117 	ldw	ra,4(sp)
    39f4:	df000017 	ldw	fp,0(sp)
    39f8:	dec00204 	addi	sp,sp,8
    39fc:	f800283a 	ret

00003a00 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
    3a00:	defffa04 	addi	sp,sp,-24
    3a04:	df000515 	stw	fp,20(sp)
    3a08:	df000504 	addi	fp,sp,20
    3a0c:	e13ffd15 	stw	r4,-12(fp)
    3a10:	e17ffe15 	stw	r5,-8(fp)
    3a14:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    3a18:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
    3a1c:	e0bffd17 	ldw	r2,-12(fp)
    3a20:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
    3a24:	e0bffc17 	ldw	r2,-16(fp)
    3a28:	10c00c17 	ldw	r3,48(r2)
    3a2c:	e0bfff17 	ldw	r2,-4(fp)
    3a30:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
    3a34:	e0bffc17 	ldw	r2,-16(fp)
    3a38:	10800c17 	ldw	r2,48(r2)
    3a3c:	1000031e 	bne	r2,zero,3a4c <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
    3a40:	00bffec4 	movi	r2,-5
    3a44:	e0bffb15 	stw	r2,-20(fp)
    3a48:	00000b06 	br	3a78 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    3a4c:	e0bffc17 	ldw	r2,-16(fp)
    3a50:	10800c17 	ldw	r2,48(r2)
    3a54:	10800250 	cmplti	r2,r2,9
    3a58:	1000031e 	bne	r2,zero,3a68 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
    3a5c:	00bffd04 	movi	r2,-12
    3a60:	e0bffb15 	stw	r2,-20(fp)
    3a64:	00000406 	br	3a78 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
    3a68:	e0bffc17 	ldw	r2,-16(fp)
    3a6c:	10c00d04 	addi	r3,r2,52
    3a70:	e0bffe17 	ldw	r2,-8(fp)
    3a74:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
    3a78:	e0bffb17 	ldw	r2,-20(fp)
}
    3a7c:	e037883a 	mov	sp,fp
    3a80:	df000017 	ldw	fp,0(sp)
    3a84:	dec00104 	addi	sp,sp,4
    3a88:	f800283a 	ret

00003a8c <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
    3a8c:	defff904 	addi	sp,sp,-28
    3a90:	dfc00615 	stw	ra,24(sp)
    3a94:	df000515 	stw	fp,20(sp)
    3a98:	df000504 	addi	fp,sp,20
    3a9c:	e13ffc15 	stw	r4,-16(fp)
    3aa0:	e17ffd15 	stw	r5,-12(fp)
    3aa4:	e1bffe15 	stw	r6,-8(fp)
    3aa8:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    3aac:	e0bffc17 	ldw	r2,-16(fp)
    3ab0:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
    3ab4:	e0bffb17 	ldw	r2,-20(fp)
    3ab8:	10c00a17 	ldw	r3,40(r2)
    3abc:	e0bffd17 	ldw	r2,-12(fp)
    3ac0:	1887883a 	add	r3,r3,r2
    3ac4:	e0bfff17 	ldw	r2,-4(fp)
    3ac8:	e13ffe17 	ldw	r4,-8(fp)
    3acc:	180b883a 	mov	r5,r3
    3ad0:	100d883a 	mov	r6,r2
    3ad4:	0000f540 	call	f54 <memcpy>
  return 0;
    3ad8:	0005883a 	mov	r2,zero
}
    3adc:	e037883a 	mov	sp,fp
    3ae0:	dfc00117 	ldw	ra,4(sp)
    3ae4:	df000017 	ldw	fp,0(sp)
    3ae8:	dec00204 	addi	sp,sp,8
    3aec:	f800283a 	ret

00003af0 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
    3af0:	defffa04 	addi	sp,sp,-24
    3af4:	df000515 	stw	fp,20(sp)
    3af8:	df000504 	addi	fp,sp,20
    3afc:	e13ffd15 	stw	r4,-12(fp)
    3b00:	e17ffe15 	stw	r5,-8(fp)
    3b04:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
    3b08:	e0bffd17 	ldw	r2,-12(fp)
    3b0c:	10802e17 	ldw	r2,184(r2)
    3b10:	10800058 	cmpnei	r2,r2,1
    3b14:	1000091e 	bne	r2,zero,3b3c <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
    3b18:	e0bffd17 	ldw	r2,-12(fp)
    3b1c:	10c00a17 	ldw	r3,40(r2)
    3b20:	e0bffe17 	ldw	r2,-8(fp)
    3b24:	1885883a 	add	r2,r3,r2
    3b28:	e0ffff17 	ldw	r3,-4(fp)
    3b2c:	18c00003 	ldbu	r3,0(r3)
    3b30:	18c03fcc 	andi	r3,r3,255
    3b34:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
    3b38:	00003e06 	br	3c34 <alt_write_value_to_flash+0x144>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
    3b3c:	e0bffd17 	ldw	r2,-12(fp)
    3b40:	10802e17 	ldw	r2,184(r2)
    3b44:	10800098 	cmpnei	r2,r2,2
    3b48:	1000141e 	bne	r2,zero,3b9c <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
    3b4c:	e0bfff17 	ldw	r2,-4(fp)
    3b50:	10800003 	ldbu	r2,0(r2)
    3b54:	10803fcc 	andi	r2,r2,255
    3b58:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    3b5c:	e0bfff17 	ldw	r2,-4(fp)
    3b60:	10800044 	addi	r2,r2,1
    3b64:	10800003 	ldbu	r2,0(r2)
    3b68:	10803fcc 	andi	r2,r2,255
    3b6c:	1004923a 	slli	r2,r2,8
    3b70:	1007883a 	mov	r3,r2
    3b74:	e0bffb0b 	ldhu	r2,-20(fp)
    3b78:	1884b03a 	or	r2,r3,r2
    3b7c:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
    3b80:	e0bffd17 	ldw	r2,-12(fp)
    3b84:	10c00a17 	ldw	r3,40(r2)
    3b88:	e0bffe17 	ldw	r2,-8(fp)
    3b8c:	1885883a 	add	r2,r3,r2
    3b90:	e0fffb0b 	ldhu	r3,-20(fp)
    3b94:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
    3b98:	00002606 	br	3c34 <alt_write_value_to_flash+0x144>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
    3b9c:	e0bffd17 	ldw	r2,-12(fp)
    3ba0:	10802e17 	ldw	r2,184(r2)
    3ba4:	10800118 	cmpnei	r2,r2,4
    3ba8:	1000221e 	bne	r2,zero,3c34 <alt_write_value_to_flash+0x144>
  {
    word_value = (alt_u32)(*src_addr);
    3bac:	e0bfff17 	ldw	r2,-4(fp)
    3bb0:	10800003 	ldbu	r2,0(r2)
    3bb4:	10803fcc 	andi	r2,r2,255
    3bb8:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	10800044 	addi	r2,r2,1
    3bc4:	10800003 	ldbu	r2,0(r2)
    3bc8:	10803fcc 	andi	r2,r2,255
    3bcc:	1004923a 	slli	r2,r2,8
    3bd0:	e0fffc17 	ldw	r3,-16(fp)
    3bd4:	1884b03a 	or	r2,r3,r2
    3bd8:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    3bdc:	e0bfff17 	ldw	r2,-4(fp)
    3be0:	10800084 	addi	r2,r2,2
    3be4:	10800003 	ldbu	r2,0(r2)
    3be8:	10803fcc 	andi	r2,r2,255
    3bec:	1004943a 	slli	r2,r2,16
    3bf0:	e0fffc17 	ldw	r3,-16(fp)
    3bf4:	1884b03a 	or	r2,r3,r2
    3bf8:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    3bfc:	e0bfff17 	ldw	r2,-4(fp)
    3c00:	108000c4 	addi	r2,r2,3
    3c04:	10800003 	ldbu	r2,0(r2)
    3c08:	10803fcc 	andi	r2,r2,255
    3c0c:	1004963a 	slli	r2,r2,24
    3c10:	e0fffc17 	ldw	r3,-16(fp)
    3c14:	1884b03a 	or	r2,r3,r2
    3c18:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
    3c1c:	e0bffd17 	ldw	r2,-12(fp)
    3c20:	10c00a17 	ldw	r3,40(r2)
    3c24:	e0bffe17 	ldw	r2,-8(fp)
    3c28:	1885883a 	add	r2,r3,r2
    3c2c:	e0fffc17 	ldw	r3,-16(fp)
    3c30:	10c00035 	stwio	r3,0(r2)
  }

  return;
    3c34:	0001883a 	nop
}
    3c38:	e037883a 	mov	sp,fp
    3c3c:	df000017 	ldw	fp,0(sp)
    3c40:	dec00104 	addi	sp,sp,4
    3c44:	f800283a 	ret

00003c48 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
    3c48:	defff304 	addi	sp,sp,-52
    3c4c:	dfc00c15 	stw	ra,48(sp)
    3c50:	df000b15 	stw	fp,44(sp)
    3c54:	df000b04 	addi	fp,sp,44
    3c58:	e13ffc15 	stw	r4,-16(fp)
    3c5c:	e17ffd15 	stw	r5,-12(fp)
    3c60:	e1bffe15 	stw	r6,-8(fp)
    3c64:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
    3c68:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
    3c6c:	e0bffc17 	ldw	r2,-16(fp)
    3c70:	10c00a17 	ldw	r3,40(r2)
    3c74:	e0bffd17 	ldw	r2,-12(fp)
    3c78:	1885883a 	add	r2,r3,r2
                      flash->mode_width);
    3c7c:	e0fffc17 	ldw	r3,-16(fp)
    3c80:	18c02e17 	ldw	r3,184(r3)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
    3c84:	10c9283a 	div	r4,r2,r3
    3c88:	20c7383a 	mul	r3,r4,r3
    3c8c:	10c5c83a 	sub	r2,r2,r3
    3c90:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
    3c94:	e0bff817 	ldw	r2,-32(fp)
    3c98:	10003b26 	beq	r2,zero,3d88 <alt_flash_program_block+0x140>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    3c9c:	e0bffc17 	ldw	r2,-16(fp)
    3ca0:	10c02e17 	ldw	r3,184(r2)
    3ca4:	e0bff817 	ldw	r2,-32(fp)
    3ca8:	1885c83a 	sub	r2,r3,r2
    3cac:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    3cb0:	e03ff615 	stw	zero,-40(fp)
    3cb4:	00001206 	br	3d00 <alt_flash_program_block+0xb8>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
    3cb8:	e0bffc17 	ldw	r2,-16(fp)
    3cbc:	10c00a17 	ldw	r3,40(r2)
    3cc0:	e13ffd17 	ldw	r4,-12(fp)
    3cc4:	e0bff817 	ldw	r2,-32(fp)
    3cc8:	2089c83a 	sub	r4,r4,r2
    3ccc:	e0bff617 	ldw	r2,-40(fp)
    3cd0:	2085883a 	add	r2,r4,r2
    3cd4:	1885883a 	add	r2,r3,r2
    3cd8:	10800023 	ldbuio	r2,0(r2)
    3cdc:	10803fcc 	andi	r2,r2,255
    3ce0:	1007883a 	mov	r3,r2
    3ce4:	e13ffb04 	addi	r4,fp,-20
    3ce8:	e0bff617 	ldw	r2,-40(fp)
    3cec:	2085883a 	add	r2,r4,r2
    3cf0:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
    3cf4:	e0bff617 	ldw	r2,-40(fp)
    3cf8:	10800044 	addi	r2,r2,1
    3cfc:	e0bff615 	stw	r2,-40(fp)
    3d00:	e0fff617 	ldw	r3,-40(fp)
    3d04:	e0bff817 	ldw	r2,-32(fp)
    3d08:	18bfeb16 	blt	r3,r2,3cb8 <alt_flash_program_block+0x70>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    3d0c:	e03ff615 	stw	zero,-40(fp)
    3d10:	00000d06 	br	3d48 <alt_flash_program_block+0x100>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    3d14:	e0fff817 	ldw	r3,-32(fp)
    3d18:	e0bff617 	ldw	r2,-40(fp)
    3d1c:	1885883a 	add	r2,r3,r2
    3d20:	e0fff617 	ldw	r3,-40(fp)
    3d24:	e13ffe17 	ldw	r4,-8(fp)
    3d28:	20c7883a 	add	r3,r4,r3
    3d2c:	18c00003 	ldbu	r3,0(r3)
    3d30:	e13ffb04 	addi	r4,fp,-20
    3d34:	2085883a 	add	r2,r4,r2
    3d38:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
    3d3c:	e0bff617 	ldw	r2,-40(fp)
    3d40:	10800044 	addi	r2,r2,1
    3d44:	e0bff615 	stw	r2,-40(fp)
    3d48:	e0fff617 	ldw	r3,-40(fp)
    3d4c:	e0bff917 	ldw	r2,-28(fp)
    3d50:	18bff016 	blt	r3,r2,3d14 <alt_flash_program_block+0xcc>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
    3d54:	e0fffd17 	ldw	r3,-12(fp)
    3d58:	e0bff817 	ldw	r2,-32(fp)
    3d5c:	1887c83a 	sub	r3,r3,r2
    3d60:	e0bffb04 	addi	r2,fp,-20
    3d64:	e1c00217 	ldw	r7,8(fp)
    3d68:	e13ffc17 	ldw	r4,-16(fp)
    3d6c:	180b883a 	mov	r5,r3
    3d70:	100d883a 	mov	r6,r2
    3d74:	383ee83a 	callr	r7
    3d78:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
    3d7c:	e0bff917 	ldw	r2,-28(fp)
    3d80:	e0bff615 	stw	r2,-40(fp)
    3d84:	00000106 	br	3d8c <alt_flash_program_block+0x144>
  }
  else
  {
    i = 0;
    3d88:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
    3d8c:	e0fffd17 	ldw	r3,-12(fp)
    3d90:	e0bfff17 	ldw	r2,-4(fp)
    3d94:	1885883a 	add	r2,r3,r2
    3d98:	e0fffc17 	ldw	r3,-16(fp)
    3d9c:	18c02e17 	ldw	r3,184(r3)
    3da0:	10c9283a 	div	r4,r2,r3
    3da4:	20c7383a 	mul	r3,r4,r3
    3da8:	10c5c83a 	sub	r2,r2,r3
    3dac:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    3db0:	00001106 	br	3df8 <alt_flash_program_block+0x1b0>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
    3db4:	e0fffd17 	ldw	r3,-12(fp)
    3db8:	e0bff617 	ldw	r2,-40(fp)
    3dbc:	1887883a 	add	r3,r3,r2
    3dc0:	e0bff617 	ldw	r2,-40(fp)
    3dc4:	e13ffe17 	ldw	r4,-8(fp)
    3dc8:	2085883a 	add	r2,r4,r2
    3dcc:	e1c00217 	ldw	r7,8(fp)
    3dd0:	e13ffc17 	ldw	r4,-16(fp)
    3dd4:	180b883a 	mov	r5,r3
    3dd8:	100d883a 	mov	r6,r2
    3ddc:	383ee83a 	callr	r7
    3de0:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
    3de4:	e0bffc17 	ldw	r2,-16(fp)
    3de8:	10802e17 	ldw	r2,184(r2)
    3dec:	e0fff617 	ldw	r3,-40(fp)
    3df0:	1885883a 	add	r2,r3,r2
    3df4:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
    3df8:	e0bff517 	ldw	r2,-44(fp)
    3dfc:	1000051e 	bne	r2,zero,3e14 <alt_flash_program_block+0x1cc>
    3e00:	e0ffff17 	ldw	r3,-4(fp)
    3e04:	e0bffa17 	ldw	r2,-24(fp)
    3e08:	1885c83a 	sub	r2,r3,r2
    3e0c:	e0fff617 	ldw	r3,-40(fp)
    3e10:	18bfe816 	blt	r3,r2,3db4 <alt_flash_program_block+0x16c>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
    3e14:	e0bffa17 	ldw	r2,-24(fp)
    3e18:	10003b26 	beq	r2,zero,3f08 <alt_flash_program_block+0x2c0>
    3e1c:	e0bff517 	ldw	r2,-44(fp)
    3e20:	1000391e 	bne	r2,zero,3f08 <alt_flash_program_block+0x2c0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    3e24:	e0bffc17 	ldw	r2,-16(fp)
    3e28:	10c02e17 	ldw	r3,184(r2)
    3e2c:	e0bffa17 	ldw	r2,-24(fp)
    3e30:	1885c83a 	sub	r2,r3,r2
    3e34:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
    3e38:	e03ff715 	stw	zero,-36(fp)
    3e3c:	00000d06 	br	3e74 <alt_flash_program_block+0x22c>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    3e40:	e0fff617 	ldw	r3,-40(fp)
    3e44:	e0bff717 	ldw	r2,-36(fp)
    3e48:	1885883a 	add	r2,r3,r2
    3e4c:	e0fffe17 	ldw	r3,-8(fp)
    3e50:	1885883a 	add	r2,r3,r2
    3e54:	10c00003 	ldbu	r3,0(r2)
    3e58:	e13ffb04 	addi	r4,fp,-20
    3e5c:	e0bff717 	ldw	r2,-36(fp)
    3e60:	2085883a 	add	r2,r4,r2
    3e64:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
    3e68:	e0bff717 	ldw	r2,-36(fp)
    3e6c:	10800044 	addi	r2,r2,1
    3e70:	e0bff715 	stw	r2,-36(fp)
    3e74:	e0fff717 	ldw	r3,-36(fp)
    3e78:	e0bffa17 	ldw	r2,-24(fp)
    3e7c:	18bff016 	blt	r3,r2,3e40 <alt_flash_program_block+0x1f8>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    3e80:	e03ff715 	stw	zero,-36(fp)
    3e84:	00001306 	br	3ed4 <alt_flash_program_block+0x28c>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
    3e88:	e0fffa17 	ldw	r3,-24(fp)
    3e8c:	e0bff717 	ldw	r2,-36(fp)
    3e90:	1885883a 	add	r2,r3,r2
    3e94:	e0fffc17 	ldw	r3,-16(fp)
    3e98:	19000a17 	ldw	r4,40(r3)
    3e9c:	e17ffd17 	ldw	r5,-12(fp)
    3ea0:	e0ffff17 	ldw	r3,-4(fp)
    3ea4:	28cb883a 	add	r5,r5,r3
    3ea8:	e0fff717 	ldw	r3,-36(fp)
    3eac:	28c7883a 	add	r3,r5,r3
    3eb0:	20c7883a 	add	r3,r4,r3
    3eb4:	18c00023 	ldbuio	r3,0(r3)
    3eb8:	18c03fcc 	andi	r3,r3,255
    3ebc:	e13ffb04 	addi	r4,fp,-20
    3ec0:	2085883a 	add	r2,r4,r2
    3ec4:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
    3ec8:	e0bff717 	ldw	r2,-36(fp)
    3ecc:	10800044 	addi	r2,r2,1
    3ed0:	e0bff715 	stw	r2,-36(fp)
    3ed4:	e0fff717 	ldw	r3,-36(fp)
    3ed8:	e0bff817 	ldw	r2,-32(fp)
    3edc:	18bfea16 	blt	r3,r2,3e88 <alt_flash_program_block+0x240>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
    3ee0:	e0fffd17 	ldw	r3,-12(fp)
    3ee4:	e0bff617 	ldw	r2,-40(fp)
    3ee8:	1887883a 	add	r3,r3,r2
    3eec:	e0bffb04 	addi	r2,fp,-20
    3ef0:	e1c00217 	ldw	r7,8(fp)
    3ef4:	e13ffc17 	ldw	r4,-16(fp)
    3ef8:	180b883a 	mov	r5,r3
    3efc:	100d883a 	mov	r6,r2
    3f00:	383ee83a 	callr	r7
    3f04:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
    3f08:	e0bff517 	ldw	r2,-44(fp)
}
    3f0c:	e037883a 	mov	sp,fp
    3f10:	dfc00117 	ldw	ra,4(sp)
    3f14:	df000017 	ldw	fp,0(sp)
    3f18:	dec00204 	addi	sp,sp,8
    3f1c:	f800283a 	ret

00003f20 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
    3f20:	defffd04 	addi	sp,sp,-12
    3f24:	df000215 	stw	fp,8(sp)
    3f28:	df000204 	addi	fp,sp,8
    3f2c:	e13ffe15 	stw	r4,-8(fp)
    3f30:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
    3f34:	e0bffe17 	ldw	r2,-8(fp)
    3f38:	10c00a17 	ldw	r3,40(r2)
    3f3c:	e0bfff17 	ldw	r2,-4(fp)
    3f40:	1885883a 	add	r2,r3,r2
    3f44:	10800023 	ldbuio	r2,0(r2)
    3f48:	10803fcc 	andi	r2,r2,255
}
    3f4c:	e037883a 	mov	sp,fp
    3f50:	df000017 	ldw	fp,0(sp)
    3f54:	dec00104 	addi	sp,sp,4
    3f58:	f800283a 	ret

00003f5c <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
    3f5c:	defffd04 	addi	sp,sp,-12
    3f60:	df000215 	stw	fp,8(sp)
    3f64:	df000204 	addi	fp,sp,8
    3f68:	e13ffe15 	stw	r4,-8(fp)
    3f6c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
    3f70:	e0bffe17 	ldw	r2,-8(fp)
    3f74:	10c00a17 	ldw	r3,40(r2)
    3f78:	e0bfff17 	ldw	r2,-4(fp)
    3f7c:	1085883a 	add	r2,r2,r2
    3f80:	1885883a 	add	r2,r3,r2
    3f84:	1080002b 	ldhuio	r2,0(r2)
    3f88:	10bfffcc 	andi	r2,r2,65535
}
    3f8c:	e037883a 	mov	sp,fp
    3f90:	df000017 	ldw	fp,0(sp)
    3f94:	dec00104 	addi	sp,sp,4
    3f98:	f800283a 	ret

00003f9c <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
    3f9c:	defffd04 	addi	sp,sp,-12
    3fa0:	df000215 	stw	fp,8(sp)
    3fa4:	df000204 	addi	fp,sp,8
    3fa8:	e13ffe15 	stw	r4,-8(fp)
    3fac:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
    3fb0:	e0bffe17 	ldw	r2,-8(fp)
    3fb4:	10c00a17 	ldw	r3,40(r2)
    3fb8:	e0bfff17 	ldw	r2,-4(fp)
    3fbc:	1085883a 	add	r2,r2,r2
    3fc0:	1085883a 	add	r2,r2,r2
    3fc4:	1885883a 	add	r2,r3,r2
    3fc8:	10800037 	ldwio	r2,0(r2)
}
    3fcc:	e037883a 	mov	sp,fp
    3fd0:	df000017 	ldw	fp,0(sp)
    3fd4:	dec00104 	addi	sp,sp,4
    3fd8:	f800283a 	ret

00003fdc <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
    3fdc:	defffc04 	addi	sp,sp,-16
    3fe0:	df000315 	stw	fp,12(sp)
    3fe4:	df000304 	addi	fp,sp,12
    3fe8:	e13ffd15 	stw	r4,-12(fp)
    3fec:	e17ffe15 	stw	r5,-8(fp)
    3ff0:	3005883a 	mov	r2,r6
    3ff4:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
    3ff8:	e0bffe17 	ldw	r2,-8(fp)
    3ffc:	e0fffd17 	ldw	r3,-12(fp)
    4000:	1885883a 	add	r2,r3,r2
    4004:	e0ffff03 	ldbu	r3,-4(fp)
    4008:	10c00025 	stbio	r3,0(r2)
  return;
    400c:	0001883a 	nop
}
    4010:	e037883a 	mov	sp,fp
    4014:	df000017 	ldw	fp,0(sp)
    4018:	dec00104 	addi	sp,sp,4
    401c:	f800283a 	ret

00004020 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
    4020:	defffc04 	addi	sp,sp,-16
    4024:	df000315 	stw	fp,12(sp)
    4028:	df000304 	addi	fp,sp,12
    402c:	e13ffd15 	stw	r4,-12(fp)
    4030:	e17ffe15 	stw	r5,-8(fp)
    4034:	3005883a 	mov	r2,r6
    4038:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
    403c:	e0bffe17 	ldw	r2,-8(fp)
    4040:	1080004c 	andi	r2,r2,1
    4044:	10000726 	beq	r2,zero,4064 <alt_write_flash_command_16bit_device_8bit_mode+0x44>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
    4048:	e0bffe17 	ldw	r2,-8(fp)
    404c:	1085883a 	add	r2,r2,r2
    4050:	e0fffd17 	ldw	r3,-12(fp)
    4054:	1885883a 	add	r2,r3,r2
    4058:	e0ffff03 	ldbu	r3,-4(fp)
    405c:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
    4060:	00000706 	br	4080 <alt_write_flash_command_16bit_device_8bit_mode+0x60>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
    4064:	e0bffe17 	ldw	r2,-8(fp)
    4068:	1085883a 	add	r2,r2,r2
    406c:	10800044 	addi	r2,r2,1
    4070:	e0fffd17 	ldw	r3,-12(fp)
    4074:	1885883a 	add	r2,r3,r2
    4078:	e0ffff03 	ldbu	r3,-4(fp)
    407c:	10c00025 	stbio	r3,0(r2)
  }
  return;
    4080:	0001883a 	nop
}
    4084:	e037883a 	mov	sp,fp
    4088:	df000017 	ldw	fp,0(sp)
    408c:	dec00104 	addi	sp,sp,4
    4090:	f800283a 	ret

00004094 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
    4094:	defffc04 	addi	sp,sp,-16
    4098:	df000315 	stw	fp,12(sp)
    409c:	df000304 	addi	fp,sp,12
    40a0:	e13ffd15 	stw	r4,-12(fp)
    40a4:	e17ffe15 	stw	r5,-8(fp)
    40a8:	3005883a 	mov	r2,r6
    40ac:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
    40b0:	e0bffe17 	ldw	r2,-8(fp)
    40b4:	1085883a 	add	r2,r2,r2
    40b8:	1085883a 	add	r2,r2,r2
    40bc:	e0fffd17 	ldw	r3,-12(fp)
    40c0:	1885883a 	add	r2,r3,r2
    40c4:	e0ffff03 	ldbu	r3,-4(fp)
    40c8:	10c00025 	stbio	r3,0(r2)
  return;
    40cc:	0001883a 	nop
}
    40d0:	e037883a 	mov	sp,fp
    40d4:	df000017 	ldw	fp,0(sp)
    40d8:	dec00104 	addi	sp,sp,4
    40dc:	f800283a 	ret

000040e0 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
    40e0:	defffc04 	addi	sp,sp,-16
    40e4:	df000315 	stw	fp,12(sp)
    40e8:	df000304 	addi	fp,sp,12
    40ec:	e13ffd15 	stw	r4,-12(fp)
    40f0:	e17ffe15 	stw	r5,-8(fp)
    40f4:	3005883a 	mov	r2,r6
    40f8:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
    40fc:	e0bffe17 	ldw	r2,-8(fp)
    4100:	1085883a 	add	r2,r2,r2
    4104:	e0fffd17 	ldw	r3,-12(fp)
    4108:	1885883a 	add	r2,r3,r2
    410c:	e0ffff03 	ldbu	r3,-4(fp)
    4110:	10c0002d 	sthio	r3,0(r2)
  return;
    4114:	0001883a 	nop
}
    4118:	e037883a 	mov	sp,fp
    411c:	df000017 	ldw	fp,0(sp)
    4120:	dec00104 	addi	sp,sp,4
    4124:	f800283a 	ret

00004128 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
    4128:	defffc04 	addi	sp,sp,-16
    412c:	df000315 	stw	fp,12(sp)
    4130:	df000304 	addi	fp,sp,12
    4134:	e13ffd15 	stw	r4,-12(fp)
    4138:	e17ffe15 	stw	r5,-8(fp)
    413c:	3005883a 	mov	r2,r6
    4140:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
    4144:	e0bffe17 	ldw	r2,-8(fp)
    4148:	1085883a 	add	r2,r2,r2
    414c:	1085883a 	add	r2,r2,r2
    4150:	e0fffd17 	ldw	r3,-12(fp)
    4154:	1885883a 	add	r2,r3,r2
    4158:	e0ffff03 	ldbu	r3,-4(fp)
    415c:	10c0002d 	sthio	r3,0(r2)
  return;
    4160:	0001883a 	nop
}
    4164:	e037883a 	mov	sp,fp
    4168:	df000017 	ldw	fp,0(sp)
    416c:	dec00104 	addi	sp,sp,4
    4170:	f800283a 	ret

00004174 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
    4174:	defffc04 	addi	sp,sp,-16
    4178:	df000315 	stw	fp,12(sp)
    417c:	df000304 	addi	fp,sp,12
    4180:	e13ffd15 	stw	r4,-12(fp)
    4184:	e17ffe15 	stw	r5,-8(fp)
    4188:	3005883a 	mov	r2,r6
    418c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
    4190:	e0bffe17 	ldw	r2,-8(fp)
    4194:	1085883a 	add	r2,r2,r2
    4198:	1085883a 	add	r2,r2,r2
    419c:	e0fffd17 	ldw	r3,-12(fp)
    41a0:	1885883a 	add	r2,r3,r2
    41a4:	e0ffff03 	ldbu	r3,-4(fp)
    41a8:	10c00035 	stwio	r3,0(r2)
  return;
    41ac:	0001883a 	nop
}
    41b0:	e037883a 	mov	sp,fp
    41b4:	df000017 	ldw	fp,0(sp)
    41b8:	dec00104 	addi	sp,sp,4
    41bc:	f800283a 	ret

000041c0 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
    41c0:	defffd04 	addi	sp,sp,-12
    41c4:	df000215 	stw	fp,8(sp)
    41c8:	df000204 	addi	fp,sp,8
    41cc:	e13ffe15 	stw	r4,-8(fp)
    41d0:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
    41d4:	e0bfff17 	ldw	r2,-4(fp)
    41d8:	10c03fcc 	andi	r3,r2,255
    41dc:	e0bffe17 	ldw	r2,-8(fp)
    41e0:	10c00025 	stbio	r3,0(r2)
  return;
    41e4:	0001883a 	nop
}
    41e8:	e037883a 	mov	sp,fp
    41ec:	df000017 	ldw	fp,0(sp)
    41f0:	dec00104 	addi	sp,sp,4
    41f4:	f800283a 	ret

000041f8 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
    41f8:	defffd04 	addi	sp,sp,-12
    41fc:	df000215 	stw	fp,8(sp)
    4200:	df000204 	addi	fp,sp,8
    4204:	e13ffe15 	stw	r4,-8(fp)
    4208:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10ffffcc 	andi	r3,r2,65535
    4214:	e0bffe17 	ldw	r2,-8(fp)
    4218:	10c0002d 	sthio	r3,0(r2)
  return;
    421c:	0001883a 	nop
}
    4220:	e037883a 	mov	sp,fp
    4224:	df000017 	ldw	fp,0(sp)
    4228:	dec00104 	addi	sp,sp,4
    422c:	f800283a 	ret

00004230 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
    4230:	defffd04 	addi	sp,sp,-12
    4234:	df000215 	stw	fp,8(sp)
    4238:	df000204 	addi	fp,sp,8
    423c:	e13ffe15 	stw	r4,-8(fp)
    4240:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
    4244:	e0ffff17 	ldw	r3,-4(fp)
    4248:	e0bffe17 	ldw	r2,-8(fp)
    424c:	10c00035 	stwio	r3,0(r2)
  return;
    4250:	0001883a 	nop
}
    4254:	e037883a 	mov	sp,fp
    4258:	df000017 	ldw	fp,0(sp)
    425c:	dec00104 	addi	sp,sp,4
    4260:	f800283a 	ret

00004264 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
    4264:	defffd04 	addi	sp,sp,-12
    4268:	df000215 	stw	fp,8(sp)
    426c:	df000204 	addi	fp,sp,8
    4270:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    4274:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
    4278:	e0bfff17 	ldw	r2,-4(fp)
    427c:	10802e17 	ldw	r2,184(r2)
    4280:	10c000a0 	cmpeqi	r3,r2,2
    4284:	1800231e 	bne	r3,zero,4314 <alt_set_flash_width_func+0xb0>
    4288:	10c00120 	cmpeqi	r3,r2,4
    428c:	1800371e 	bne	r3,zero,436c <alt_set_flash_width_func+0x108>
    4290:	10800060 	cmpeqi	r2,r2,1
    4294:	10003e26 	beq	r2,zero,4390 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
    4298:	e0bfff17 	ldw	r2,-4(fp)
    429c:	00c00034 	movhi	r3,0
    42a0:	18d07004 	addi	r3,r3,16832
    42a4:	10c03515 	stw	r3,212(r2)

      if (flash->device_width == 1)
    42a8:	e0bfff17 	ldw	r2,-4(fp)
    42ac:	10802f17 	ldw	r2,188(r2)
    42b0:	10800058 	cmpnei	r2,r2,1
    42b4:	1000051e 	bne	r2,zero,42cc <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
    42b8:	e0bfff17 	ldw	r2,-4(fp)
    42bc:	00c00034 	movhi	r3,0
    42c0:	18cff704 	addi	r3,r3,16348
    42c4:	10c03315 	stw	r3,204(r2)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
    42c8:	00003406 	br	439c <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
    42cc:	e0bfff17 	ldw	r2,-4(fp)
    42d0:	10802f17 	ldw	r2,188(r2)
    42d4:	10800098 	cmpnei	r2,r2,2
    42d8:	1000051e 	bne	r2,zero,42f0 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
    42dc:	e0bfff17 	ldw	r2,-4(fp)
    42e0:	00c00034 	movhi	r3,0
    42e4:	18d00804 	addi	r3,r3,16416
    42e8:	10c03315 	stw	r3,204(r2)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
    42ec:	00002b06 	br	439c <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
    42f0:	e0bfff17 	ldw	r2,-4(fp)
    42f4:	10802f17 	ldw	r2,188(r2)
    42f8:	10800118 	cmpnei	r2,r2,4
    42fc:	1000271e 	bne	r2,zero,439c <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
    4300:	e0bfff17 	ldw	r2,-4(fp)
    4304:	00c00034 	movhi	r3,0
    4308:	18d02504 	addi	r3,r3,16532
    430c:	10c03315 	stw	r3,204(r2)
      }
      break;
    4310:	00002206 	br	439c <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
    4314:	e0bfff17 	ldw	r2,-4(fp)
    4318:	00c00034 	movhi	r3,0
    431c:	18d07e04 	addi	r3,r3,16888
    4320:	10c03515 	stw	r3,212(r2)

      if (flash->device_width == 2)
    4324:	e0bfff17 	ldw	r2,-4(fp)
    4328:	10802f17 	ldw	r2,188(r2)
    432c:	10800098 	cmpnei	r2,r2,2
    4330:	1000051e 	bne	r2,zero,4348 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
    4334:	e0bfff17 	ldw	r2,-4(fp)
    4338:	00c00034 	movhi	r3,0
    433c:	18d03804 	addi	r3,r3,16608
    4340:	10c03315 	stw	r3,204(r2)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
    4344:	00001706 	br	43a4 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
    4348:	e0bfff17 	ldw	r2,-4(fp)
    434c:	10802f17 	ldw	r2,188(r2)
    4350:	10800118 	cmpnei	r2,r2,4
    4354:	1000131e 	bne	r2,zero,43a4 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
    4358:	e0bfff17 	ldw	r2,-4(fp)
    435c:	00c00034 	movhi	r3,0
    4360:	18d04a04 	addi	r3,r3,16680
    4364:	10c03315 	stw	r3,204(r2)
      }

      break;
    4368:	00000e06 	br	43a4 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
    436c:	e0bfff17 	ldw	r2,-4(fp)
    4370:	00c00034 	movhi	r3,0
    4374:	18d08c04 	addi	r3,r3,16944
    4378:	10c03515 	stw	r3,212(r2)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
    437c:	e0bfff17 	ldw	r2,-4(fp)
    4380:	00c00034 	movhi	r3,0
    4384:	18d05d04 	addi	r3,r3,16756
    4388:	10c03315 	stw	r3,204(r2)
      break;
    438c:	00000606 	br	43a8 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
    4390:	00bffcc4 	movi	r2,-13
    4394:	e0bffe15 	stw	r2,-8(fp)
    4398:	00000306 	br	43a8 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
    439c:	0001883a 	nop
    43a0:	00000106 	br	43a8 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
    43a4:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
    43a8:	e0bffe17 	ldw	r2,-8(fp)
    43ac:	1000191e 	bne	r2,zero,4414 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
    43b0:	e0bfff17 	ldw	r2,-4(fp)
    43b4:	10802f17 	ldw	r2,188(r2)
    43b8:	10c000a0 	cmpeqi	r3,r2,2
    43bc:	1800091e 	bne	r3,zero,43e4 <alt_set_flash_width_func+0x180>
    43c0:	10c00120 	cmpeqi	r3,r2,4
    43c4:	18000c1e 	bne	r3,zero,43f8 <alt_set_flash_width_func+0x194>
    43c8:	10800060 	cmpeqi	r2,r2,1
    43cc:	10000f26 	beq	r2,zero,440c <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
    43d0:	e0bfff17 	ldw	r2,-4(fp)
    43d4:	00c00034 	movhi	r3,0
    43d8:	18cfc804 	addi	r3,r3,16160
    43dc:	10c03415 	stw	r3,208(r2)
        break;
    43e0:	00000c06 	br	4414 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
    43e4:	e0bfff17 	ldw	r2,-4(fp)
    43e8:	00c00034 	movhi	r3,0
    43ec:	18cfd704 	addi	r3,r3,16220
    43f0:	10c03415 	stw	r3,208(r2)
        break;
    43f4:	00000706 	br	4414 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
    43f8:	e0bfff17 	ldw	r2,-4(fp)
    43fc:	00c00034 	movhi	r3,0
    4400:	18cfe704 	addi	r3,r3,16284
    4404:	10c03415 	stw	r3,208(r2)
        break;
    4408:	00000206 	br	4414 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
    440c:	00bffcc4 	movi	r2,-13
    4410:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
    4414:	e0bffe17 	ldw	r2,-8(fp)
}
    4418:	e037883a 	mov	sp,fp
    441c:	df000017 	ldw	fp,0(sp)
    4420:	dec00104 	addi	sp,sp,4
    4424:	f800283a 	ret

00004428 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
    4428:	defffd04 	addi	sp,sp,-12
    442c:	df000215 	stw	fp,8(sp)
    4430:	df000204 	addi	fp,sp,8
    4434:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
    4438:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
    443c:	e0bfff17 	ldw	r2,-4(fp)
    4440:	10802d17 	ldw	r2,180(r2)
    4444:	10c000a0 	cmpeqi	r3,r2,2
    4448:	1800051e 	bne	r3,zero,4460 <alt_set_flash_algorithm_func+0x38>
    444c:	10c000e0 	cmpeqi	r3,r2,3
    4450:	18000c1e 	bne	r3,zero,4484 <alt_set_flash_algorithm_func+0x5c>
    4454:	10800060 	cmpeqi	r2,r2,1
    4458:	10000a1e 	bne	r2,zero,4484 <alt_set_flash_algorithm_func+0x5c>
    445c:	00001206 	br	44a8 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
    4460:	e0bfff17 	ldw	r2,-4(fp)
    4464:	00c00074 	movhi	r3,1
    4468:	18e53004 	addi	r3,r3,-27456
    446c:	10c00815 	stw	r3,32(r2)
      flash->dev.write_block = alt_program_amd;
    4470:	e0bfff17 	ldw	r2,-4(fp)
    4474:	00c00074 	movhi	r3,1
    4478:	18e51604 	addi	r3,r3,-27560
    447c:	10c00915 	stw	r3,36(r2)
      break;
    4480:	00000b06 	br	44b0 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
    4484:	e0bfff17 	ldw	r2,-4(fp)
    4488:	00c00074 	movhi	r3,1
    448c:	18e64e04 	addi	r3,r3,-26312
    4490:	10c00815 	stw	r3,32(r2)
      flash->dev.write_block = alt_program_intel;
    4494:	e0bfff17 	ldw	r2,-4(fp)
    4498:	00c00074 	movhi	r3,1
    449c:	18e62e04 	addi	r3,r3,-26440
    44a0:	10c00915 	stw	r3,36(r2)
      break;
    44a4:	00000206 	br	44b0 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
    44a8:	00bffec4 	movi	r2,-5
    44ac:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
    44b0:	e0bffe17 	ldw	r2,-8(fp)
}
    44b4:	e037883a 	mov	sp,fp
    44b8:	df000017 	ldw	fp,0(sp)
    44bc:	dec00104 	addi	sp,sp,4
    44c0:	f800283a 	ret

000044c4 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
    44c4:	defffb04 	addi	sp,sp,-20
    44c8:	dfc00415 	stw	ra,16(sp)
    44cc:	df000315 	stw	fp,12(sp)
    44d0:	df000304 	addi	fp,sp,12
    44d4:	e13ffe15 	stw	r4,-8(fp)
    44d8:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
    44dc:	e0bffe17 	ldw	r2,-8(fp)
    44e0:	10803417 	ldw	r2,208(r2)
    44e4:	e13ffe17 	ldw	r4,-8(fp)
    44e8:	e17fff17 	ldw	r5,-4(fp)
    44ec:	103ee83a 	callr	r2
    44f0:	10803fcc 	andi	r2,r2,255
    44f4:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
    44f8:	e0bffe17 	ldw	r2,-8(fp)
    44fc:	10c03417 	ldw	r3,208(r2)
    4500:	e0bfff17 	ldw	r2,-4(fp)
    4504:	10800044 	addi	r2,r2,1
    4508:	e13ffe17 	ldw	r4,-8(fp)
    450c:	100b883a 	mov	r5,r2
    4510:	183ee83a 	callr	r3
    4514:	10803fcc 	andi	r2,r2,255
    4518:	1004923a 	slli	r2,r2,8
    451c:	1007883a 	mov	r3,r2
    4520:	e0bffd0b 	ldhu	r2,-12(fp)
    4524:	1884b03a 	or	r2,r3,r2
    4528:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
    452c:	e0bffd0b 	ldhu	r2,-12(fp)
}
    4530:	e037883a 	mov	sp,fp
    4534:	dfc00117 	ldw	ra,4(sp)
    4538:	df000017 	ldw	fp,0(sp)
    453c:	dec00204 	addi	sp,sp,8
    4540:	f800283a 	ret

00004544 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
    4544:	defff304 	addi	sp,sp,-52
    4548:	dfc00c15 	stw	ra,48(sp)
    454c:	df000b15 	stw	fp,44(sp)
    4550:	df000b04 	addi	fp,sp,44
    4554:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
    4558:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
    455c:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
    4560:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
    4564:	e13fff17 	ldw	r4,-4(fp)
    4568:	000527c0 	call	527c <alt_check_primary_table>
    456c:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
    4570:	e0bff717 	ldw	r2,-36(fp)
    4574:	10015f1e 	bne	r2,zero,4af4 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
    4578:	e0bfff17 	ldw	r2,-4(fp)
    457c:	10803417 	ldw	r2,208(r2)
    4580:	e13fff17 	ldw	r4,-4(fp)
    4584:	014004c4 	movi	r5,19
    4588:	103ee83a 	callr	r2
    458c:	10c03fcc 	andi	r3,r2,255
    4590:	e0bfff17 	ldw	r2,-4(fp)
    4594:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    4598:	e0bfff17 	ldw	r2,-4(fp)
    459c:	10803417 	ldw	r2,208(r2)
    45a0:	e13fff17 	ldw	r4,-4(fp)
    45a4:	014007c4 	movi	r5,31
    45a8:	103ee83a 	callr	r2
    45ac:	10803fcc 	andi	r2,r2,255
    45b0:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
    45b4:	e0bfff17 	ldw	r2,-4(fp)
    45b8:	10803417 	ldw	r2,208(r2)
    45bc:	e13fff17 	ldw	r4,-4(fp)
    45c0:	014008c4 	movi	r5,35
    45c4:	103ee83a 	callr	r2
    45c8:	10803fcc 	andi	r2,r2,255
    45cc:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
    45d0:	e0bffa17 	ldw	r2,-24(fp)
    45d4:	10000226 	beq	r2,zero,45e0 <alt_read_cfi_table+0x9c>
    45d8:	e0bffb17 	ldw	r2,-20(fp)
    45dc:	1000041e 	bne	r2,zero,45f0 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    45e0:	e0bfff17 	ldw	r2,-4(fp)
    45e4:	00c0fa04 	movi	r3,1000
    45e8:	10c03015 	stw	r3,192(r2)
    45ec:	00000706 	br	460c <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
    45f0:	00c00044 	movi	r3,1
    45f4:	e0bffa17 	ldw	r2,-24(fp)
    45f8:	1886983a 	sll	r3,r3,r2
    45fc:	e0bffb17 	ldw	r2,-20(fp)
    4600:	1886983a 	sll	r3,r3,r2
    4604:	e0bfff17 	ldw	r2,-4(fp)
    4608:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    460c:	e0bfff17 	ldw	r2,-4(fp)
    4610:	10803417 	ldw	r2,208(r2)
    4614:	e13fff17 	ldw	r4,-4(fp)
    4618:	01400844 	movi	r5,33
    461c:	103ee83a 	callr	r2
    4620:	10803fcc 	andi	r2,r2,255
    4624:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
    4628:	e0bfff17 	ldw	r2,-4(fp)
    462c:	10803417 	ldw	r2,208(r2)
    4630:	e13fff17 	ldw	r4,-4(fp)
    4634:	01400944 	movi	r5,37
    4638:	103ee83a 	callr	r2
    463c:	10803fcc 	andi	r2,r2,255
    4640:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
    4644:	e0bffa17 	ldw	r2,-24(fp)
    4648:	10000226 	beq	r2,zero,4654 <alt_read_cfi_table+0x110>
    464c:	e0bffb17 	ldw	r2,-20(fp)
    4650:	1000051e 	bne	r2,zero,4668 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    4654:	e0bfff17 	ldw	r2,-4(fp)
    4658:	00c04c74 	movhi	r3,305
    465c:	18cb4004 	addi	r3,r3,11520
    4660:	10c03115 	stw	r3,196(r2)
    4664:	00000806 	br	4688 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
    4668:	00c00044 	movi	r3,1
    466c:	e0bffa17 	ldw	r2,-24(fp)
    4670:	1886983a 	sll	r3,r3,r2
    4674:	e0bffb17 	ldw	r2,-20(fp)
    4678:	1884983a 	sll	r2,r3,r2
    467c:	10c0fa24 	muli	r3,r2,1000
    4680:	e0bfff17 	ldw	r2,-4(fp)
    4684:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
    4688:	e0bfff17 	ldw	r2,-4(fp)
    468c:	10803417 	ldw	r2,208(r2)
    4690:	e13fff17 	ldw	r4,-4(fp)
    4694:	014009c4 	movi	r5,39
    4698:	103ee83a 	callr	r2
    469c:	10803fcc 	andi	r2,r2,255
    46a0:	00c00044 	movi	r3,1
    46a4:	1884983a 	sll	r2,r3,r2
    46a8:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
    46ac:	e0bfff17 	ldw	r2,-4(fp)
    46b0:	10803417 	ldw	r2,208(r2)
    46b4:	e13fff17 	ldw	r4,-4(fp)
    46b8:	01400b04 	movi	r5,44
    46bc:	103ee83a 	callr	r2
    46c0:	10c03fcc 	andi	r3,r2,255
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	10800c17 	ldw	r2,48(r2)
    46d4:	10800250 	cmplti	r2,r2,9
    46d8:	1000031e 	bne	r2,zero,46e8 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
    46dc:	00bffd04 	movi	r2,-12
    46e0:	e0bff715 	stw	r2,-36(fp)
    46e4:	00006006 	br	4868 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
    46e8:	e03ff515 	stw	zero,-44(fp)
    46ec:	00005506 	br	4844 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
    46f0:	e0bff517 	ldw	r2,-44(fp)
    46f4:	1085883a 	add	r2,r2,r2
    46f8:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
    46fc:	10800b44 	addi	r2,r2,45
    4700:	e13fff17 	ldw	r4,-4(fp)
    4704:	100b883a 	mov	r5,r2
    4708:	00044c40 	call	44c4 <alt_read_16bit_query_entry>
    470c:	10ffffcc 	andi	r3,r2,65535
    4710:	e13fff17 	ldw	r4,-4(fp)
    4714:	e0bff517 	ldw	r2,-44(fp)
    4718:	1004913a 	slli	r2,r2,4
    471c:	2085883a 	add	r2,r4,r2
    4720:	10800f04 	addi	r2,r2,60
    4724:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
    4728:	e0ffff17 	ldw	r3,-4(fp)
    472c:	e0bff517 	ldw	r2,-44(fp)
    4730:	1004913a 	slli	r2,r2,4
    4734:	1885883a 	add	r2,r3,r2
    4738:	10800f04 	addi	r2,r2,60
    473c:	10800017 	ldw	r2,0(r2)
    4740:	10c00044 	addi	r3,r2,1
    4744:	e13fff17 	ldw	r4,-4(fp)
    4748:	e0bff517 	ldw	r2,-44(fp)
    474c:	1004913a 	slli	r2,r2,4
    4750:	2085883a 	add	r2,r4,r2
    4754:	10800f04 	addi	r2,r2,60
    4758:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
    475c:	e0bff517 	ldw	r2,-44(fp)
    4760:	1085883a 	add	r2,r2,r2
    4764:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
    4768:	10800bc4 	addi	r2,r2,47
    476c:	e13fff17 	ldw	r4,-4(fp)
    4770:	100b883a 	mov	r5,r2
    4774:	00044c40 	call	44c4 <alt_read_16bit_query_entry>
    4778:	10ffffcc 	andi	r3,r2,65535
    477c:	e13fff17 	ldw	r4,-4(fp)
    4780:	e0bff517 	ldw	r2,-44(fp)
    4784:	10800104 	addi	r2,r2,4
    4788:	1004913a 	slli	r2,r2,4
    478c:	2085883a 	add	r2,r4,r2
    4790:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
    4794:	e0ffff17 	ldw	r3,-4(fp)
    4798:	e0bff517 	ldw	r2,-44(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	1004913a 	slli	r2,r2,4
    47a4:	1885883a 	add	r2,r3,r2
    47a8:	10800017 	ldw	r2,0(r2)
    47ac:	1006923a 	slli	r3,r2,8
    47b0:	e13fff17 	ldw	r4,-4(fp)
    47b4:	e0bff517 	ldw	r2,-44(fp)
    47b8:	10800104 	addi	r2,r2,4
    47bc:	1004913a 	slli	r2,r2,4
    47c0:	2085883a 	add	r2,r4,r2
    47c4:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
    47c8:	e0ffff17 	ldw	r3,-4(fp)
    47cc:	e0bff517 	ldw	r2,-44(fp)
    47d0:	1004913a 	slli	r2,r2,4
    47d4:	1885883a 	add	r2,r3,r2
    47d8:	10800f04 	addi	r2,r2,60
    47dc:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
    47e0:	e13fff17 	ldw	r4,-4(fp)
    47e4:	e0bff517 	ldw	r2,-44(fp)
    47e8:	10800104 	addi	r2,r2,4
    47ec:	1004913a 	slli	r2,r2,4
    47f0:	2085883a 	add	r2,r4,r2
    47f4:	10800017 	ldw	r2,0(r2)
    47f8:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
    47fc:	e13fff17 	ldw	r4,-4(fp)
    4800:	e0bff517 	ldw	r2,-44(fp)
    4804:	1004913a 	slli	r2,r2,4
    4808:	2085883a 	add	r2,r4,r2
    480c:	10800e04 	addi	r2,r2,56
    4810:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
    4814:	e0ffff17 	ldw	r3,-4(fp)
    4818:	e0bff517 	ldw	r2,-44(fp)
    481c:	1004913a 	slli	r2,r2,4
    4820:	1885883a 	add	r2,r3,r2
    4824:	10800e04 	addi	r2,r2,56
    4828:	10800017 	ldw	r2,0(r2)
    482c:	e0fff817 	ldw	r3,-32(fp)
    4830:	1885883a 	add	r2,r3,r2
    4834:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
    4838:	e0bff517 	ldw	r2,-44(fp)
    483c:	10800044 	addi	r2,r2,1
    4840:	e0bff515 	stw	r2,-44(fp)
    4844:	e0bfff17 	ldw	r2,-4(fp)
    4848:	10800c17 	ldw	r2,48(r2)
    484c:	e0fff517 	ldw	r3,-44(fp)
    4850:	18bfa716 	blt	r3,r2,46f0 <alt_read_cfi_table+0x1ac>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
    4854:	e0fff817 	ldw	r3,-32(fp)
    4858:	e0bffc17 	ldw	r2,-16(fp)
    485c:	18800226 	beq	r3,r2,4868 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
    4860:	00bffb44 	movi	r2,-19
    4864:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
    4868:	e0bfff17 	ldw	r2,-4(fp)
    486c:	10c03417 	ldw	r3,208(r2)
    4870:	e0bfff17 	ldw	r2,-4(fp)
    4874:	10803217 	ldw	r2,200(r2)
    4878:	108003c4 	addi	r2,r2,15
    487c:	e13fff17 	ldw	r4,-4(fp)
    4880:	100b883a 	mov	r5,r2
    4884:	183ee83a 	callr	r3
    4888:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    488c:	e0bfff17 	ldw	r2,-4(fp)
    4890:	10802d17 	ldw	r2,180(r2)
    4894:	10800098 	cmpnei	r2,r2,2
    4898:	1000601e 	bne	r2,zero,4a1c <alt_read_cfi_table+0x4d8>
    489c:	e0bffd03 	ldbu	r2,-12(fp)
    48a0:	108000d8 	cmpnei	r2,r2,3
    48a4:	10005d1e 	bne	r2,zero,4a1c <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
    48a8:	e0bfff17 	ldw	r2,-4(fp)
    48ac:	10800c17 	ldw	r2,48(r2)
    48b0:	10bfffc4 	addi	r2,r2,-1
    48b4:	e0bff515 	stw	r2,-44(fp)
    48b8:	e03ff615 	stw	zero,-40(fp)
    48bc:	00005406 	br	4a10 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
    48c0:	e0ffff17 	ldw	r3,-4(fp)
    48c4:	e0bff517 	ldw	r2,-44(fp)
    48c8:	1004913a 	slli	r2,r2,4
    48cc:	1885883a 	add	r2,r3,r2
    48d0:	10800e04 	addi	r2,r2,56
    48d4:	10800017 	ldw	r2,0(r2)
    48d8:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
    48dc:	e0ffff17 	ldw	r3,-4(fp)
    48e0:	e0bff617 	ldw	r2,-40(fp)
    48e4:	1004913a 	slli	r2,r2,4
    48e8:	1885883a 	add	r2,r3,r2
    48ec:	10800e04 	addi	r2,r2,56
    48f0:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
    48f4:	e13fff17 	ldw	r4,-4(fp)
    48f8:	e0bff517 	ldw	r2,-44(fp)
    48fc:	1004913a 	slli	r2,r2,4
    4900:	2085883a 	add	r2,r4,r2
    4904:	10800e04 	addi	r2,r2,56
    4908:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
    490c:	e0ffff17 	ldw	r3,-4(fp)
    4910:	e0bff617 	ldw	r2,-40(fp)
    4914:	1004913a 	slli	r2,r2,4
    4918:	1885883a 	add	r2,r3,r2
    491c:	10800e04 	addi	r2,r2,56
    4920:	e0fffe17 	ldw	r3,-8(fp)
    4924:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
    4928:	e0ffff17 	ldw	r3,-4(fp)
    492c:	e0bff517 	ldw	r2,-44(fp)
    4930:	10800104 	addi	r2,r2,4
    4934:	1004913a 	slli	r2,r2,4
    4938:	1885883a 	add	r2,r3,r2
    493c:	10800017 	ldw	r2,0(r2)
    4940:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
    4944:	e0ffff17 	ldw	r3,-4(fp)
    4948:	e0bff617 	ldw	r2,-40(fp)
    494c:	10800104 	addi	r2,r2,4
    4950:	1004913a 	slli	r2,r2,4
    4954:	1885883a 	add	r2,r3,r2
    4958:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
    495c:	e13fff17 	ldw	r4,-4(fp)
    4960:	e0bff517 	ldw	r2,-44(fp)
    4964:	10800104 	addi	r2,r2,4
    4968:	1004913a 	slli	r2,r2,4
    496c:	2085883a 	add	r2,r4,r2
    4970:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
    4974:	e0ffff17 	ldw	r3,-4(fp)
    4978:	e0bff617 	ldw	r2,-40(fp)
    497c:	10800104 	addi	r2,r2,4
    4980:	1004913a 	slli	r2,r2,4
    4984:	1885883a 	add	r2,r3,r2
    4988:	e0fffe17 	ldw	r3,-8(fp)
    498c:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
    4990:	e0ffff17 	ldw	r3,-4(fp)
    4994:	e0bff517 	ldw	r2,-44(fp)
    4998:	1004913a 	slli	r2,r2,4
    499c:	1885883a 	add	r2,r3,r2
    49a0:	10800f04 	addi	r2,r2,60
    49a4:	10800017 	ldw	r2,0(r2)
    49a8:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
    49ac:	e0ffff17 	ldw	r3,-4(fp)
    49b0:	e0bff617 	ldw	r2,-40(fp)
    49b4:	1004913a 	slli	r2,r2,4
    49b8:	1885883a 	add	r2,r3,r2
    49bc:	10800f04 	addi	r2,r2,60
    49c0:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
    49c4:	e13fff17 	ldw	r4,-4(fp)
    49c8:	e0bff517 	ldw	r2,-44(fp)
    49cc:	1004913a 	slli	r2,r2,4
    49d0:	2085883a 	add	r2,r4,r2
    49d4:	10800f04 	addi	r2,r2,60
    49d8:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
    49dc:	e0ffff17 	ldw	r3,-4(fp)
    49e0:	e0bff617 	ldw	r2,-40(fp)
    49e4:	1004913a 	slli	r2,r2,4
    49e8:	1885883a 	add	r2,r3,r2
    49ec:	10800f04 	addi	r2,r2,60
    49f0:	e0fffe17 	ldw	r3,-8(fp)
    49f4:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
    49f8:	e0bff517 	ldw	r2,-44(fp)
    49fc:	10bfffc4 	addi	r2,r2,-1
    4a00:	e0bff515 	stw	r2,-44(fp)
    4a04:	e0bff617 	ldw	r2,-40(fp)
    4a08:	10800044 	addi	r2,r2,1
    4a0c:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
    4a10:	e0bff617 	ldw	r2,-40(fp)
    4a14:	e0fff517 	ldw	r3,-44(fp)
    4a18:	18bfa90e 	bge	r3,r2,48c0 <alt_read_cfi_table+0x37c>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
    4a1c:	e03ff515 	stw	zero,-44(fp)
    4a20:	00001306 	br	4a70 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
    4a24:	e0ffff17 	ldw	r3,-4(fp)
    4a28:	e0bff517 	ldw	r2,-44(fp)
    4a2c:	1004913a 	slli	r2,r2,4
    4a30:	1885883a 	add	r2,r3,r2
    4a34:	10800d04 	addi	r2,r2,52
    4a38:	e0fff917 	ldw	r3,-28(fp)
    4a3c:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
    4a40:	e0ffff17 	ldw	r3,-4(fp)
    4a44:	e0bff517 	ldw	r2,-44(fp)
    4a48:	1004913a 	slli	r2,r2,4
    4a4c:	1885883a 	add	r2,r3,r2
    4a50:	10800e04 	addi	r2,r2,56
    4a54:	10800017 	ldw	r2,0(r2)
    4a58:	e0fff917 	ldw	r3,-28(fp)
    4a5c:	1885883a 	add	r2,r3,r2
    4a60:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
    4a64:	e0bff517 	ldw	r2,-44(fp)
    4a68:	10800044 	addi	r2,r2,1
    4a6c:	e0bff515 	stw	r2,-44(fp)
    4a70:	e0bfff17 	ldw	r2,-4(fp)
    4a74:	10800c17 	ldw	r2,48(r2)
    4a78:	e0fff517 	ldw	r3,-44(fp)
    4a7c:	18bfe916 	blt	r3,r2,4a24 <alt_read_cfi_table+0x4e0>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
    4a80:	e0bfff17 	ldw	r2,-4(fp)
    4a84:	10802d17 	ldw	r2,180(r2)
    4a88:	10c000a0 	cmpeqi	r3,r2,2
    4a8c:	1800051e 	bne	r3,zero,4aa4 <alt_read_cfi_table+0x560>
    4a90:	10c000e0 	cmpeqi	r3,r2,3
    4a94:	18000c1e 	bne	r3,zero,4ac8 <alt_read_cfi_table+0x584>
    4a98:	10800060 	cmpeqi	r2,r2,1
    4a9c:	10000a1e 	bne	r2,zero,4ac8 <alt_read_cfi_table+0x584>
    4aa0:	00001206 	br	4aec <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
    4aa4:	e0bfff17 	ldw	r2,-4(fp)
    4aa8:	10c03317 	ldw	r3,204(r2)
    4aac:	e0bfff17 	ldw	r2,-4(fp)
    4ab0:	10800a17 	ldw	r2,40(r2)
    4ab4:	1009883a 	mov	r4,r2
    4ab8:	01401544 	movi	r5,85
    4abc:	01803c04 	movi	r6,240
    4ac0:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
    4ac4:	00000b06 	br	4af4 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
    4ac8:	e0bfff17 	ldw	r2,-4(fp)
    4acc:	10c03317 	ldw	r3,204(r2)
    4ad0:	e0bfff17 	ldw	r2,-4(fp)
    4ad4:	10800a17 	ldw	r2,40(r2)
    4ad8:	1009883a 	mov	r4,r2
    4adc:	01401544 	movi	r5,85
    4ae0:	01803fc4 	movi	r6,255
    4ae4:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
    4ae8:	00000206 	br	4af4 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
    4aec:	00bffec4 	movi	r2,-5
    4af0:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
    4af4:	e0bff717 	ldw	r2,-36(fp)
}
    4af8:	e037883a 	mov	sp,fp
    4afc:	dfc00117 	ldw	ra,4(sp)
    4b00:	df000017 	ldw	fp,0(sp)
    4b04:	dec00204 	addi	sp,sp,8
    4b08:	f800283a 	ret

00004b0c <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
    4b0c:	defff704 	addi	sp,sp,-36
    4b10:	dfc00815 	stw	ra,32(sp)
    4b14:	df000715 	stw	fp,28(sp)
    4b18:	df000704 	addi	fp,sp,28
    4b1c:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
    4b20:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    4b24:	e0bfff17 	ldw	r2,-4(fp)
    4b28:	10800a17 	ldw	r2,40(r2)
    4b2c:	1009883a 	mov	r4,r2
    4b30:	01401544 	movi	r5,85
    4b34:	01802604 	movi	r6,152
    4b38:	0003fdc0 	call	3fdc <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
    4b3c:	e03ff915 	stw	zero,-28(fp)
    4b40:	00000f06 	br	4b80 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
    4b44:	e0bfff17 	ldw	r2,-4(fp)
    4b48:	10c00a17 	ldw	r3,40(r2)
    4b4c:	e0bff917 	ldw	r2,-28(fp)
    4b50:	10800404 	addi	r2,r2,16
    4b54:	1885883a 	add	r2,r3,r2
    4b58:	10800023 	ldbuio	r2,0(r2)
    4b5c:	10803fcc 	andi	r2,r2,255
    4b60:	1007883a 	mov	r3,r2
    4b64:	e13ffb84 	addi	r4,fp,-18
    4b68:	e0bff917 	ldw	r2,-28(fp)
    4b6c:	2085883a 	add	r2,r4,r2
    4b70:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
    4b74:	e0bff917 	ldw	r2,-28(fp)
    4b78:	10800044 	addi	r2,r2,1
    4b7c:	e0bff915 	stw	r2,-28(fp)
    4b80:	e0bff917 	ldw	r2,-28(fp)
    4b84:	108000d0 	cmplti	r2,r2,3
    4b88:	103fee1e 	bne	r2,zero,4b44 <alt_read_cfi_width+0x38>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
    4b8c:	e0bffb83 	ldbu	r2,-18(fp)
    4b90:	10803fcc 	andi	r2,r2,255
    4b94:	10801458 	cmpnei	r2,r2,81
    4b98:	10001d1e 	bne	r2,zero,4c10 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
    4b9c:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
    4ba0:	10803fcc 	andi	r2,r2,255
    4ba4:	10801498 	cmpnei	r2,r2,82
    4ba8:	1000191e 	bne	r2,zero,4c10 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
    4bac:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
    4bb0:	10803fcc 	andi	r2,r2,255
    4bb4:	10801658 	cmpnei	r2,r2,89
    4bb8:	1000151e 	bne	r2,zero,4c10 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
    4bbc:	e0bfff17 	ldw	r2,-4(fp)
    4bc0:	00c00044 	movi	r3,1
    4bc4:	10c02e15 	stw	r3,184(r2)
    flash->device_width = 1; 
    4bc8:	e0bfff17 	ldw	r2,-4(fp)
    4bcc:	00c00044 	movi	r3,1
    4bd0:	10c02f15 	stw	r3,188(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    4bd4:	e0bfff17 	ldw	r2,-4(fp)
    4bd8:	10800a17 	ldw	r2,40(r2)
    4bdc:	10800a04 	addi	r2,r2,40
    4be0:	1080002b 	ldhuio	r2,0(r2)
    4be4:	10bfffcc 	andi	r2,r2,65535
    4be8:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
    4bec:	e0bffb0b 	ldhu	r2,-20(fp)
    4bf0:	10800044 	addi	r2,r2,1
    4bf4:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
    4bf8:	e0bffb0b 	ldhu	r2,-20(fp)
    4bfc:	1080004c 	andi	r2,r2,1
    4c00:	1001981e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
    4c04:	00bffb44 	movi	r2,-19
    4c08:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
    4c0c:	00019506 	br	5264 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    4c10:	e0bfff17 	ldw	r2,-4(fp)
    4c14:	10800a17 	ldw	r2,40(r2)
    4c18:	1009883a 	mov	r4,r2
    4c1c:	01401544 	movi	r5,85
    4c20:	01802604 	movi	r6,152
    4c24:	00040200 	call	4020 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
    4c28:	e03ff915 	stw	zero,-28(fp)
    4c2c:	00000f06 	br	4c6c <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    4c30:	e0bfff17 	ldw	r2,-4(fp)
    4c34:	10c00a17 	ldw	r3,40(r2)
    4c38:	e0bff917 	ldw	r2,-28(fp)
    4c3c:	10800804 	addi	r2,r2,32
    4c40:	1885883a 	add	r2,r3,r2
    4c44:	10800023 	ldbuio	r2,0(r2)
    4c48:	10803fcc 	andi	r2,r2,255
    4c4c:	1007883a 	mov	r3,r2
    4c50:	e13ffb84 	addi	r4,fp,-18
    4c54:	e0bff917 	ldw	r2,-28(fp)
    4c58:	2085883a 	add	r2,r4,r2
    4c5c:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
    4c60:	e0bff917 	ldw	r2,-28(fp)
    4c64:	10800044 	addi	r2,r2,1
    4c68:	e0bff915 	stw	r2,-28(fp)
    4c6c:	e0bff917 	ldw	r2,-28(fp)
    4c70:	10800190 	cmplti	r2,r2,6
    4c74:	103fee1e 	bne	r2,zero,4c30 <alt_read_cfi_width+0x124>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
    4c78:	e0bffb83 	ldbu	r2,-18(fp)
    4c7c:	10803fcc 	andi	r2,r2,255
    4c80:	10801458 	cmpnei	r2,r2,81
    4c84:	1000291e 	bne	r2,zero,4d2c <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
    4c88:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
    4c8c:	10803fcc 	andi	r2,r2,255
    4c90:	10801458 	cmpnei	r2,r2,81
    4c94:	1000251e 	bne	r2,zero,4d2c <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
    4c98:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
    4c9c:	10803fcc 	andi	r2,r2,255
    4ca0:	10801498 	cmpnei	r2,r2,82
    4ca4:	1000211e 	bne	r2,zero,4d2c <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
    4ca8:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
    4cac:	10803fcc 	andi	r2,r2,255
    4cb0:	10801498 	cmpnei	r2,r2,82
    4cb4:	10001d1e 	bne	r2,zero,4d2c <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
    4cb8:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
    4cbc:	10803fcc 	andi	r2,r2,255
    4cc0:	10801658 	cmpnei	r2,r2,89
    4cc4:	1000191e 	bne	r2,zero,4d2c <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    4cc8:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
    4ccc:	10803fcc 	andi	r2,r2,255
    4cd0:	10801658 	cmpnei	r2,r2,89
    4cd4:	1000151e 	bne	r2,zero,4d2c <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
    4cd8:	e0bfff17 	ldw	r2,-4(fp)
    4cdc:	00c00044 	movi	r3,1
    4ce0:	10c02e15 	stw	r3,184(r2)
      flash->device_width = 2; 
    4ce4:	e0bfff17 	ldw	r2,-4(fp)
    4ce8:	00c00084 	movi	r3,2
    4cec:	10c02f15 	stw	r3,188(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
    4cf0:	e0bfff17 	ldw	r2,-4(fp)
    4cf4:	10800a17 	ldw	r2,40(r2)
    4cf8:	10801404 	addi	r2,r2,80
    4cfc:	1080002b 	ldhuio	r2,0(r2)
    4d00:	10bfffcc 	andi	r2,r2,65535
    4d04:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
    4d08:	e0bffb0b 	ldhu	r2,-20(fp)
    4d0c:	10800044 	addi	r2,r2,1
    4d10:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
    4d14:	e0bffb0b 	ldhu	r2,-20(fp)
    4d18:	1080004c 	andi	r2,r2,1
    4d1c:	1001511e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
    4d20:	00bffb44 	movi	r2,-19
    4d24:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
    4d28:	00014e06 	br	5264 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    4d2c:	e0bfff17 	ldw	r2,-4(fp)
    4d30:	10800a17 	ldw	r2,40(r2)
    4d34:	1009883a 	mov	r4,r2
    4d38:	01401544 	movi	r5,85
    4d3c:	01802604 	movi	r6,152
    4d40:	00040e00 	call	40e0 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
    4d44:	e03ff915 	stw	zero,-28(fp)
    4d48:	00000f06 	br	4d88 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    4d4c:	e0bfff17 	ldw	r2,-4(fp)
    4d50:	10c00a17 	ldw	r3,40(r2)
    4d54:	e0bff917 	ldw	r2,-28(fp)
    4d58:	10800804 	addi	r2,r2,32
    4d5c:	1885883a 	add	r2,r3,r2
    4d60:	10800023 	ldbuio	r2,0(r2)
    4d64:	10803fcc 	andi	r2,r2,255
    4d68:	1007883a 	mov	r3,r2
    4d6c:	e13ffb84 	addi	r4,fp,-18
    4d70:	e0bff917 	ldw	r2,-28(fp)
    4d74:	2085883a 	add	r2,r4,r2
    4d78:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
    4d7c:	e0bff917 	ldw	r2,-28(fp)
    4d80:	10800044 	addi	r2,r2,1
    4d84:	e0bff915 	stw	r2,-28(fp)
    4d88:	e0bff917 	ldw	r2,-28(fp)
    4d8c:	10800190 	cmplti	r2,r2,6
    4d90:	103fee1e 	bne	r2,zero,4d4c <alt_read_cfi_width+0x240>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
    4d94:	e0bffb83 	ldbu	r2,-18(fp)
    4d98:	10803fcc 	andi	r2,r2,255
    4d9c:	10801458 	cmpnei	r2,r2,81
    4da0:	1000261e 	bne	r2,zero,4e3c <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
    4da4:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
    4da8:	10803fcc 	andi	r2,r2,255
    4dac:	1000231e 	bne	r2,zero,4e3c <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
    4db0:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
    4db4:	10803fcc 	andi	r2,r2,255
    4db8:	10801498 	cmpnei	r2,r2,82
    4dbc:	10001f1e 	bne	r2,zero,4e3c <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
    4dc0:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
    4dc4:	10803fcc 	andi	r2,r2,255
    4dc8:	10001c1e 	bne	r2,zero,4e3c <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
    4dcc:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
    4dd0:	10803fcc 	andi	r2,r2,255
    4dd4:	10801658 	cmpnei	r2,r2,89
    4dd8:	1000181e 	bne	r2,zero,4e3c <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
    4ddc:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
    4de0:	10803fcc 	andi	r2,r2,255
    4de4:	1000151e 	bne	r2,zero,4e3c <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
    4de8:	e0bfff17 	ldw	r2,-4(fp)
    4dec:	00c00084 	movi	r3,2
    4df0:	10c02e15 	stw	r3,184(r2)
        flash->device_width = 2; 
    4df4:	e0bfff17 	ldw	r2,-4(fp)
    4df8:	00c00084 	movi	r3,2
    4dfc:	10c02f15 	stw	r3,188(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
    4e00:	e0bfff17 	ldw	r2,-4(fp)
    4e04:	10800a17 	ldw	r2,40(r2)
    4e08:	10801404 	addi	r2,r2,80
    4e0c:	1080002b 	ldhuio	r2,0(r2)
    4e10:	10bfffcc 	andi	r2,r2,65535
    4e14:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
    4e18:	e0bffb0b 	ldhu	r2,-20(fp)
    4e1c:	10800044 	addi	r2,r2,1
    4e20:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
    4e24:	e0bffb0b 	ldhu	r2,-20(fp)
    4e28:	1080008c 	andi	r2,r2,2
    4e2c:	10010d1e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
    4e30:	00bffb44 	movi	r2,-19
    4e34:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
    4e38:	00010a06 	br	5264 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    4e3c:	e0bfff17 	ldw	r2,-4(fp)
    4e40:	10800a17 	ldw	r2,40(r2)
    4e44:	1009883a 	mov	r4,r2
    4e48:	01401544 	movi	r5,85
    4e4c:	01802604 	movi	r6,152
    4e50:	00041740 	call	4174 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
    4e54:	e03ff915 	stw	zero,-28(fp)
    4e58:	00000f06 	br	4e98 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
    4e5c:	e0bfff17 	ldw	r2,-4(fp)
    4e60:	10c00a17 	ldw	r3,40(r2)
    4e64:	e0bff917 	ldw	r2,-28(fp)
    4e68:	10801004 	addi	r2,r2,64
    4e6c:	1885883a 	add	r2,r3,r2
    4e70:	10800023 	ldbuio	r2,0(r2)
    4e74:	10803fcc 	andi	r2,r2,255
    4e78:	1007883a 	mov	r3,r2
    4e7c:	e13ffb84 	addi	r4,fp,-18
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	2085883a 	add	r2,r4,r2
    4e88:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
    4e8c:	e0bff917 	ldw	r2,-28(fp)
    4e90:	10800044 	addi	r2,r2,1
    4e94:	e0bff915 	stw	r2,-28(fp)
    4e98:	e0bff917 	ldw	r2,-28(fp)
    4e9c:	10800310 	cmplti	r2,r2,12
    4ea0:	103fee1e 	bne	r2,zero,4e5c <alt_read_cfi_width+0x350>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
    4ea4:	e0bffb83 	ldbu	r2,-18(fp)
    4ea8:	10803fcc 	andi	r2,r2,255
    4eac:	10801458 	cmpnei	r2,r2,81
    4eb0:	1000371e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
    4eb4:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
    4eb8:	10803fcc 	andi	r2,r2,255
    4ebc:	1000341e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
    4ec0:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
    4ec4:	10803fcc 	andi	r2,r2,255
    4ec8:	1000311e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
    4ecc:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
    4ed0:	10803fcc 	andi	r2,r2,255
    4ed4:	10002e1e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
    4ed8:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
    4edc:	10803fcc 	andi	r2,r2,255
    4ee0:	10801498 	cmpnei	r2,r2,82
    4ee4:	10002a1e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
    4ee8:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
    4eec:	10803fcc 	andi	r2,r2,255
    4ef0:	1000271e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
    4ef4:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
    4ef8:	10803fcc 	andi	r2,r2,255
    4efc:	1000241e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
    4f00:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
    4f04:	10803fcc 	andi	r2,r2,255
    4f08:	1000211e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
    4f0c:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
    4f10:	10803fcc 	andi	r2,r2,255
    4f14:	10801658 	cmpnei	r2,r2,89
    4f18:	10001d1e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
    4f1c:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
    4f20:	10803fcc 	andi	r2,r2,255
    4f24:	10001a1e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
    4f28:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
    4f2c:	10803fcc 	andi	r2,r2,255
    4f30:	1000171e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
    4f34:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
    4f38:	10803fcc 	andi	r2,r2,255
    4f3c:	1000141e 	bne	r2,zero,4f90 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
    4f40:	e0bfff17 	ldw	r2,-4(fp)
    4f44:	00c00104 	movi	r3,4
    4f48:	10c02e15 	stw	r3,184(r2)
          flash->device_width = 4; 
    4f4c:	e0bfff17 	ldw	r2,-4(fp)
    4f50:	00c00104 	movi	r3,4
    4f54:	10c02f15 	stw	r3,188(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
    4f58:	e0bfff17 	ldw	r2,-4(fp)
    4f5c:	10800a17 	ldw	r2,40(r2)
    4f60:	10802804 	addi	r2,r2,160
    4f64:	10800037 	ldwio	r2,0(r2)
    4f68:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
    4f6c:	e0bffb0b 	ldhu	r2,-20(fp)
    4f70:	10800044 	addi	r2,r2,1
    4f74:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
    4f78:	e0bffb0b 	ldhu	r2,-20(fp)
    4f7c:	1080010c 	andi	r2,r2,4
    4f80:	1000b81e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
    4f84:	00bffb44 	movi	r2,-19
    4f88:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
    4f8c:	0000b506 	br	5264 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    4f90:	e0bfff17 	ldw	r2,-4(fp)
    4f94:	10800a17 	ldw	r2,40(r2)
    4f98:	1009883a 	mov	r4,r2
    4f9c:	01401544 	movi	r5,85
    4fa0:	01802604 	movi	r6,152
    4fa4:	00041280 	call	4128 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
    4fa8:	e03ff915 	stw	zero,-28(fp)
    4fac:	00000f06 	br	4fec <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
    4fb0:	e0bfff17 	ldw	r2,-4(fp)
    4fb4:	10c00a17 	ldw	r3,40(r2)
    4fb8:	e0bff917 	ldw	r2,-28(fp)
    4fbc:	10801004 	addi	r2,r2,64
    4fc0:	1885883a 	add	r2,r3,r2
    4fc4:	10800023 	ldbuio	r2,0(r2)
    4fc8:	10803fcc 	andi	r2,r2,255
    4fcc:	1007883a 	mov	r3,r2
    4fd0:	e13ffb84 	addi	r4,fp,-18
    4fd4:	e0bff917 	ldw	r2,-28(fp)
    4fd8:	2085883a 	add	r2,r4,r2
    4fdc:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
    4fe0:	e0bff917 	ldw	r2,-28(fp)
    4fe4:	10800044 	addi	r2,r2,1
    4fe8:	e0bff915 	stw	r2,-28(fp)
    4fec:	e0bff917 	ldw	r2,-28(fp)
    4ff0:	10800310 	cmplti	r2,r2,12
    4ff4:	103fee1e 	bne	r2,zero,4fb0 <alt_read_cfi_width+0x4a4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
    4ff8:	e0bffb83 	ldbu	r2,-18(fp)
    4ffc:	10803fcc 	andi	r2,r2,255
    5000:	10801458 	cmpnei	r2,r2,81
    5004:	10003a1e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
    5008:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
    500c:	10803fcc 	andi	r2,r2,255
    5010:	1000371e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
    5014:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
    5018:	10803fcc 	andi	r2,r2,255
    501c:	10801458 	cmpnei	r2,r2,81
    5020:	1000331e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
    5024:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
    5028:	10803fcc 	andi	r2,r2,255
    502c:	1000301e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
    5030:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
    5034:	10803fcc 	andi	r2,r2,255
    5038:	10801498 	cmpnei	r2,r2,82
    503c:	10002c1e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
    5040:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
    5044:	10803fcc 	andi	r2,r2,255
    5048:	1000291e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
    504c:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
    5050:	10803fcc 	andi	r2,r2,255
    5054:	10801498 	cmpnei	r2,r2,82
    5058:	1000251e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
    505c:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
    5060:	10803fcc 	andi	r2,r2,255
    5064:	1000221e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
    5068:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
    506c:	10803fcc 	andi	r2,r2,255
    5070:	10801658 	cmpnei	r2,r2,89
    5074:	10001e1e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
    5078:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
    507c:	10803fcc 	andi	r2,r2,255
    5080:	10001b1e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
    5084:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
    5088:	10803fcc 	andi	r2,r2,255
    508c:	10801658 	cmpnei	r2,r2,89
    5090:	1000171e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
    5094:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
    5098:	10803fcc 	andi	r2,r2,255
    509c:	1000141e 	bne	r2,zero,50f0 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
    50a0:	e0bfff17 	ldw	r2,-4(fp)
    50a4:	00c00084 	movi	r3,2
    50a8:	10c02e15 	stw	r3,184(r2)
            flash->device_width = 4; 
    50ac:	e0bfff17 	ldw	r2,-4(fp)
    50b0:	00c00104 	movi	r3,4
    50b4:	10c02f15 	stw	r3,188(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
    50b8:	e0bfff17 	ldw	r2,-4(fp)
    50bc:	10800a17 	ldw	r2,40(r2)
    50c0:	10802804 	addi	r2,r2,160
    50c4:	10800037 	ldwio	r2,0(r2)
    50c8:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
    50cc:	e0bffb0b 	ldhu	r2,-20(fp)
    50d0:	10800044 	addi	r2,r2,1
    50d4:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
    50d8:	e0bffb0b 	ldhu	r2,-20(fp)
    50dc:	1080010c 	andi	r2,r2,4
    50e0:	1000601e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
    50e4:	00bffb44 	movi	r2,-19
    50e8:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
    50ec:	00005d06 	br	5264 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    50f0:	e0bfff17 	ldw	r2,-4(fp)
    50f4:	10800a17 	ldw	r2,40(r2)
    50f8:	1009883a 	mov	r4,r2
    50fc:	01401544 	movi	r5,85
    5100:	01802604 	movi	r6,152
    5104:	00040940 	call	4094 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
    5108:	e03ff915 	stw	zero,-28(fp)
    510c:	00000f06 	br	514c <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
    5110:	e0bfff17 	ldw	r2,-4(fp)
    5114:	10c00a17 	ldw	r3,40(r2)
    5118:	e0bff917 	ldw	r2,-28(fp)
    511c:	10801004 	addi	r2,r2,64
    5120:	1885883a 	add	r2,r3,r2
    5124:	10800023 	ldbuio	r2,0(r2)
    5128:	10803fcc 	andi	r2,r2,255
    512c:	1007883a 	mov	r3,r2
    5130:	e13ffb84 	addi	r4,fp,-18
    5134:	e0bff917 	ldw	r2,-28(fp)
    5138:	2085883a 	add	r2,r4,r2
    513c:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
    5140:	e0bff917 	ldw	r2,-28(fp)
    5144:	10800044 	addi	r2,r2,1
    5148:	e0bff915 	stw	r2,-28(fp)
    514c:	e0bff917 	ldw	r2,-28(fp)
    5150:	10800310 	cmplti	r2,r2,12
    5154:	103fee1e 	bne	r2,zero,5110 <alt_read_cfi_width+0x604>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
    5158:	e0bffb83 	ldbu	r2,-18(fp)
    515c:	10803fcc 	andi	r2,r2,255
    5160:	10801458 	cmpnei	r2,r2,81
    5164:	10003f1e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
    5168:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
    516c:	10803fcc 	andi	r2,r2,255
    5170:	10801458 	cmpnei	r2,r2,81
    5174:	10003b1e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
    5178:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
    517c:	10803fcc 	andi	r2,r2,255
    5180:	10801458 	cmpnei	r2,r2,81
    5184:	1000371e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
    5188:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
    518c:	10803fcc 	andi	r2,r2,255
    5190:	10801458 	cmpnei	r2,r2,81
    5194:	1000331e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
    5198:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
    519c:	10803fcc 	andi	r2,r2,255
    51a0:	10801498 	cmpnei	r2,r2,82
    51a4:	10002f1e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
    51a8:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
    51ac:	10803fcc 	andi	r2,r2,255
    51b0:	10801498 	cmpnei	r2,r2,82
    51b4:	10002b1e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
    51b8:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
    51bc:	10803fcc 	andi	r2,r2,255
    51c0:	10801498 	cmpnei	r2,r2,82
    51c4:	1000271e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
    51c8:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
    51cc:	10803fcc 	andi	r2,r2,255
    51d0:	10801498 	cmpnei	r2,r2,82
    51d4:	1000231e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
    51d8:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
    51dc:	10803fcc 	andi	r2,r2,255
    51e0:	10801658 	cmpnei	r2,r2,89
    51e4:	10001f1e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
    51e8:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
    51ec:	10803fcc 	andi	r2,r2,255
    51f0:	10801658 	cmpnei	r2,r2,89
    51f4:	10001b1e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
    51f8:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
    51fc:	10803fcc 	andi	r2,r2,255
    5200:	10801658 	cmpnei	r2,r2,89
    5204:	1000171e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
    5208:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
    520c:	10803fcc 	andi	r2,r2,255
    5210:	10801658 	cmpnei	r2,r2,89
    5214:	1000131e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
    5218:	e0bfff17 	ldw	r2,-4(fp)
    521c:	00c00044 	movi	r3,1
    5220:	10c02e15 	stw	r3,184(r2)
              flash->device_width = 4; 
    5224:	e0bfff17 	ldw	r2,-4(fp)
    5228:	00c00104 	movi	r3,4
    522c:	10c02f15 	stw	r3,188(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
    5230:	e0bfff17 	ldw	r2,-4(fp)
    5234:	10800a17 	ldw	r2,40(r2)
    5238:	10802804 	addi	r2,r2,160
    523c:	10800037 	ldwio	r2,0(r2)
    5240:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
    5244:	e0bffb0b 	ldhu	r2,-20(fp)
    5248:	10800044 	addi	r2,r2,1
    524c:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
    5250:	e0bffb0b 	ldhu	r2,-20(fp)
    5254:	1080010c 	andi	r2,r2,4
    5258:	1000021e 	bne	r2,zero,5264 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
    525c:	00bffb44 	movi	r2,-19
    5260:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
    5264:	e0bffa17 	ldw	r2,-24(fp)
}
    5268:	e037883a 	mov	sp,fp
    526c:	dfc00117 	ldw	ra,4(sp)
    5270:	df000017 	ldw	fp,0(sp)
    5274:	dec00204 	addi	sp,sp,8
    5278:	f800283a 	ret

0000527c <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
    527c:	defffa04 	addi	sp,sp,-24
    5280:	dfc00515 	stw	ra,20(sp)
    5284:	df000415 	stw	fp,16(sp)
    5288:	df000404 	addi	fp,sp,16
    528c:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
    5290:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
    5294:	e13fff17 	ldw	r4,-4(fp)
    5298:	01400544 	movi	r5,21
    529c:	00044c40 	call	44c4 <alt_read_16bit_query_entry>
    52a0:	10ffffcc 	andi	r3,r2,65535
    52a4:	e0bfff17 	ldw	r2,-4(fp)
    52a8:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
    52ac:	e03ffc15 	stw	zero,-16(fp)
    52b0:	00001006 	br	52f4 <alt_check_primary_table+0x78>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
    52b4:	e0bfff17 	ldw	r2,-4(fp)
    52b8:	10c03417 	ldw	r3,208(r2)
    52bc:	e0bfff17 	ldw	r2,-4(fp)
    52c0:	11003217 	ldw	r4,200(r2)
    52c4:	e0bffc17 	ldw	r2,-16(fp)
    52c8:	2085883a 	add	r2,r4,r2
    52cc:	e13fff17 	ldw	r4,-4(fp)
    52d0:	100b883a 	mov	r5,r2
    52d4:	183ee83a 	callr	r3
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
    52d8:	e13ffe04 	addi	r4,fp,-8
    52dc:	e0fffc17 	ldw	r3,-16(fp)
    52e0:	20c7883a 	add	r3,r4,r3
    52e4:	18800005 	stb	r2,0(r3)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
    52e8:	e0bffc17 	ldw	r2,-16(fp)
    52ec:	10800044 	addi	r2,r2,1
    52f0:	e0bffc15 	stw	r2,-16(fp)
    52f4:	e0bffc17 	ldw	r2,-16(fp)
    52f8:	108000d0 	cmplti	r2,r2,3
    52fc:	103fed1e 	bne	r2,zero,52b4 <alt_check_primary_table+0x38>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
    5300:	e0bffe03 	ldbu	r2,-8(fp)
    5304:	10803fcc 	andi	r2,r2,255
    5308:	10801418 	cmpnei	r2,r2,80
    530c:	1000081e 	bne	r2,zero,5330 <alt_check_primary_table+0xb4>
      (primary_query_string[1] != 'R') ||
    5310:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
    5314:	10803fcc 	andi	r2,r2,255
    5318:	10801498 	cmpnei	r2,r2,82
    531c:	1000041e 	bne	r2,zero,5330 <alt_check_primary_table+0xb4>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
    5320:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
    5324:	10803fcc 	andi	r2,r2,255
    5328:	10801260 	cmpeqi	r2,r2,73
    532c:	1000021e 	bne	r2,zero,5338 <alt_check_primary_table+0xbc>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
    5330:	00bffb44 	movi	r2,-19
    5334:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
    5338:	e0bffd17 	ldw	r2,-12(fp)
}
    533c:	e037883a 	mov	sp,fp
    5340:	dfc00117 	ldw	ra,4(sp)
    5344:	df000017 	ldw	fp,0(sp)
    5348:	dec00204 	addi	sp,sp,8
    534c:	f800283a 	ret

00005350 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    5350:	defffa04 	addi	sp,sp,-24
    5354:	dfc00515 	stw	ra,20(sp)
    5358:	df000415 	stw	fp,16(sp)
    535c:	df000404 	addi	fp,sp,16
    5360:	e13ffd15 	stw	r4,-12(fp)
    5364:	e17ffe15 	stw	r5,-8(fp)
    5368:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    536c:	e0bffd17 	ldw	r2,-12(fp)
    5370:	10800017 	ldw	r2,0(r2)
    5374:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    5378:	e0bffc17 	ldw	r2,-16(fp)
    537c:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    5380:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    5384:	10800217 	ldw	r2,8(r2)
    5388:	1809883a 	mov	r4,r3
    538c:	e17ffe17 	ldw	r5,-8(fp)
    5390:	e1bfff17 	ldw	r6,-4(fp)
    5394:	100f883a 	mov	r7,r2
    5398:	00059780 	call	5978 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    539c:	e037883a 	mov	sp,fp
    53a0:	dfc00117 	ldw	ra,4(sp)
    53a4:	df000017 	ldw	fp,0(sp)
    53a8:	dec00204 	addi	sp,sp,8
    53ac:	f800283a 	ret

000053b0 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    53b0:	defffa04 	addi	sp,sp,-24
    53b4:	dfc00515 	stw	ra,20(sp)
    53b8:	df000415 	stw	fp,16(sp)
    53bc:	df000404 	addi	fp,sp,16
    53c0:	e13ffd15 	stw	r4,-12(fp)
    53c4:	e17ffe15 	stw	r5,-8(fp)
    53c8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    53cc:	e0bffd17 	ldw	r2,-12(fp)
    53d0:	10800017 	ldw	r2,0(r2)
    53d4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    53d8:	e0bffc17 	ldw	r2,-16(fp)
    53dc:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    53e0:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    53e4:	10800217 	ldw	r2,8(r2)
    53e8:	1809883a 	mov	r4,r3
    53ec:	e17ffe17 	ldw	r5,-8(fp)
    53f0:	e1bfff17 	ldw	r6,-4(fp)
    53f4:	100f883a 	mov	r7,r2
    53f8:	0005bbc0 	call	5bbc <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    53fc:	e037883a 	mov	sp,fp
    5400:	dfc00117 	ldw	ra,4(sp)
    5404:	df000017 	ldw	fp,0(sp)
    5408:	dec00204 	addi	sp,sp,8
    540c:	f800283a 	ret

00005410 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    5410:	defffc04 	addi	sp,sp,-16
    5414:	dfc00315 	stw	ra,12(sp)
    5418:	df000215 	stw	fp,8(sp)
    541c:	df000204 	addi	fp,sp,8
    5420:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    5424:	e0bfff17 	ldw	r2,-4(fp)
    5428:	10800017 	ldw	r2,0(r2)
    542c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
    5430:	e0bffe17 	ldw	r2,-8(fp)
    5434:	10c00a04 	addi	r3,r2,40
    5438:	e0bfff17 	ldw	r2,-4(fp)
    543c:	10800217 	ldw	r2,8(r2)
    5440:	1809883a 	mov	r4,r3
    5444:	100b883a 	mov	r5,r2
    5448:	000581c0 	call	581c <altera_avalon_jtag_uart_close>
}
    544c:	e037883a 	mov	sp,fp
    5450:	dfc00117 	ldw	ra,4(sp)
    5454:	df000017 	ldw	fp,0(sp)
    5458:	dec00204 	addi	sp,sp,8
    545c:	f800283a 	ret

00005460 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    5460:	defffa04 	addi	sp,sp,-24
    5464:	dfc00515 	stw	ra,20(sp)
    5468:	df000415 	stw	fp,16(sp)
    546c:	df000404 	addi	fp,sp,16
    5470:	e13ffd15 	stw	r4,-12(fp)
    5474:	e17ffe15 	stw	r5,-8(fp)
    5478:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
    547c:	e0bffd17 	ldw	r2,-12(fp)
    5480:	10800017 	ldw	r2,0(r2)
    5484:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
    5488:	e0bffc17 	ldw	r2,-16(fp)
    548c:	10800a04 	addi	r2,r2,40
    5490:	1009883a 	mov	r4,r2
    5494:	e17ffe17 	ldw	r5,-8(fp)
    5498:	e1bfff17 	ldw	r6,-4(fp)
    549c:	00058840 	call	5884 <altera_avalon_jtag_uart_ioctl>
}
    54a0:	e037883a 	mov	sp,fp
    54a4:	dfc00117 	ldw	ra,4(sp)
    54a8:	df000017 	ldw	fp,0(sp)
    54ac:	dec00204 	addi	sp,sp,8
    54b0:	f800283a 	ret

000054b4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
    54b4:	defffa04 	addi	sp,sp,-24
    54b8:	dfc00515 	stw	ra,20(sp)
    54bc:	df000415 	stw	fp,16(sp)
    54c0:	df000404 	addi	fp,sp,16
    54c4:	e13ffd15 	stw	r4,-12(fp)
    54c8:	e17ffe15 	stw	r5,-8(fp)
    54cc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    54d0:	e0bffd17 	ldw	r2,-12(fp)
    54d4:	00c00044 	movi	r3,1
    54d8:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
    54dc:	e0bffd17 	ldw	r2,-12(fp)
    54e0:	10800017 	ldw	r2,0(r2)
    54e4:	10800104 	addi	r2,r2,4
    54e8:	e0fffd17 	ldw	r3,-12(fp)
    54ec:	18c00817 	ldw	r3,32(r3)
    54f0:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
    54f4:	e0fffe17 	ldw	r3,-8(fp)
    54f8:	e0bfff17 	ldw	r2,-4(fp)
    54fc:	d8000015 	stw	zero,0(sp)
    5500:	1809883a 	mov	r4,r3
    5504:	100b883a 	mov	r5,r2
    5508:	01800034 	movhi	r6,0
    550c:	31955d04 	addi	r6,r6,21876
    5510:	e1fffd17 	ldw	r7,-12(fp)
    5514:	00088540 	call	8854 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
    5518:	e0bffd17 	ldw	r2,-12(fp)
    551c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
    5520:	e0bffd17 	ldw	r2,-12(fp)
    5524:	10c00204 	addi	r3,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    5528:	00800074 	movhi	r2,1
    552c:	10b9b904 	addi	r2,r2,-6428
    5530:	10800017 	ldw	r2,0(r2)
    5534:	1809883a 	mov	r4,r3
    5538:	100b883a 	mov	r5,r2
    553c:	01800034 	movhi	r6,0
    5540:	3195de04 	addi	r6,r6,22392
    5544:	e1fffd17 	ldw	r7,-12(fp)
    5548:	00089ac0 	call	89ac <alt_alarm_start>
    554c:	1000040e 	bge	r2,zero,5560 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
    5550:	e0bffd17 	ldw	r2,-12(fp)
    5554:	00e00034 	movhi	r3,32768
    5558:	18ffffc4 	addi	r3,r3,-1
    555c:	10c00115 	stw	r3,4(r2)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
    5560:	e037883a 	mov	sp,fp
    5564:	dfc00117 	ldw	ra,4(sp)
    5568:	df000017 	ldw	fp,0(sp)
    556c:	dec00204 	addi	sp,sp,8
    5570:	f800283a 	ret

00005574 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
    5574:	defff804 	addi	sp,sp,-32
    5578:	df000715 	stw	fp,28(sp)
    557c:	df000704 	addi	fp,sp,28
    5580:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
    5584:	e0bfff17 	ldw	r2,-4(fp)
    5588:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
    558c:	e0bffb17 	ldw	r2,-20(fp)
    5590:	10800017 	ldw	r2,0(r2)
    5594:	e0bffc15 	stw	r2,-16(fp)
    5598:	00000106 	br	55a0 <altera_avalon_jtag_uart_irq+0x2c>
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
    559c:	0001883a 	nop
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    55a0:	e0bffc17 	ldw	r2,-16(fp)
    55a4:	10800104 	addi	r2,r2,4
    55a8:	10800037 	ldwio	r2,0(r2)
    55ac:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
    55b0:	e0bffd17 	ldw	r2,-12(fp)
    55b4:	1080c00c 	andi	r2,r2,768
    55b8:	10006a26 	beq	r2,zero,5764 <altera_avalon_jtag_uart_irq+0x1f0>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
    55bc:	e0bffd17 	ldw	r2,-12(fp)
    55c0:	1080400c 	andi	r2,r2,256
    55c4:	10003326 	beq	r2,zero,5694 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
    55c8:	00800074 	movhi	r2,1
    55cc:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    55d0:	e0bffb17 	ldw	r2,-20(fp)
    55d4:	10800a17 	ldw	r2,40(r2)
    55d8:	10800044 	addi	r2,r2,1
    55dc:	1081ffcc 	andi	r2,r2,2047
    55e0:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
    55e4:	e0bffb17 	ldw	r2,-20(fp)
    55e8:	10c00b17 	ldw	r3,44(r2)
    55ec:	e0bffe17 	ldw	r2,-8(fp)
    55f0:	18801426 	beq	r3,r2,5644 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    55f4:	e0bffc17 	ldw	r2,-16(fp)
    55f8:	10800037 	ldwio	r2,0(r2)
    55fc:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
    5600:	e0bff917 	ldw	r2,-28(fp)
    5604:	10a0000c 	andi	r2,r2,32768
    5608:	10001026 	beq	r2,zero,564c <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    560c:	e0bffb17 	ldw	r2,-20(fp)
    5610:	10800a17 	ldw	r2,40(r2)
    5614:	e0fff917 	ldw	r3,-28(fp)
    5618:	e13ffb17 	ldw	r4,-20(fp)
    561c:	2085883a 	add	r2,r4,r2
    5620:	10800e04 	addi	r2,r2,56
    5624:	10c00005 	stb	r3,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    5628:	e0bffb17 	ldw	r2,-20(fp)
    562c:	10800a17 	ldw	r2,40(r2)
    5630:	10800044 	addi	r2,r2,1
    5634:	10c1ffcc 	andi	r3,r2,2047
    5638:	e0bffb17 	ldw	r2,-20(fp)
    563c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
    5640:	003fe306 	br	55d0 <altera_avalon_jtag_uart_irq+0x5c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
    5644:	0001883a 	nop
    5648:	00000106 	br	5650 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
    564c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
    5650:	e0bff917 	ldw	r2,-28(fp)
    5654:	10bfffec 	andhi	r2,r2,65535
    5658:	10000e26 	beq	r2,zero,5694 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    565c:	e0bffb17 	ldw	r2,-20(fp)
    5660:	10c00817 	ldw	r3,32(r2)
    5664:	00bfff84 	movi	r2,-2
    5668:	1886703a 	and	r3,r3,r2
    566c:	e0bffb17 	ldw	r2,-20(fp)
    5670:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
    5674:	e0bffc17 	ldw	r2,-16(fp)
    5678:	10800104 	addi	r2,r2,4
    567c:	e0fffb17 	ldw	r3,-20(fp)
    5680:	18c00817 	ldw	r3,32(r3)
    5684:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    5688:	e0bffc17 	ldw	r2,-16(fp)
    568c:	10800104 	addi	r2,r2,4
    5690:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    5694:	e0bffd17 	ldw	r2,-12(fp)
    5698:	1080800c 	andi	r2,r2,512
    569c:	103fbf26 	beq	r2,zero,559c <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
    56a0:	e0bffd17 	ldw	r2,-12(fp)
    56a4:	1004d43a 	srli	r2,r2,16
    56a8:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
    56ac:	00001406 	br	5700 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
    56b0:	e0bffc17 	ldw	r2,-16(fp)
    56b4:	e0fffb17 	ldw	r3,-20(fp)
    56b8:	18c00d17 	ldw	r3,52(r3)
    56bc:	e13ffb17 	ldw	r4,-20(fp)
    56c0:	20c7883a 	add	r3,r4,r3
    56c4:	18c20e04 	addi	r3,r3,2104
    56c8:	18c00003 	ldbu	r3,0(r3)
    56cc:	18c03fcc 	andi	r3,r3,255
    56d0:	18c0201c 	xori	r3,r3,128
    56d4:	18ffe004 	addi	r3,r3,-128
    56d8:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    56dc:	e0bffb17 	ldw	r2,-20(fp)
    56e0:	10800d17 	ldw	r2,52(r2)
    56e4:	10800044 	addi	r2,r2,1
    56e8:	10c1ffcc 	andi	r3,r2,2047
    56ec:	e0bffb17 	ldw	r2,-20(fp)
    56f0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
    56f4:	e0bffa17 	ldw	r2,-24(fp)
    56f8:	10bfffc4 	addi	r2,r2,-1
    56fc:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
    5700:	e0bffa17 	ldw	r2,-24(fp)
    5704:	10000526 	beq	r2,zero,571c <altera_avalon_jtag_uart_irq+0x1a8>
    5708:	e0bffb17 	ldw	r2,-20(fp)
    570c:	10c00d17 	ldw	r3,52(r2)
    5710:	e0bffb17 	ldw	r2,-20(fp)
    5714:	10800c17 	ldw	r2,48(r2)
    5718:	18bfe51e 	bne	r3,r2,56b0 <altera_avalon_jtag_uart_irq+0x13c>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
    571c:	e0bffa17 	ldw	r2,-24(fp)
    5720:	103f9e26 	beq	r2,zero,559c <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    5724:	e0bffb17 	ldw	r2,-20(fp)
    5728:	10c00817 	ldw	r3,32(r2)
    572c:	00bfff44 	movi	r2,-3
    5730:	1886703a 	and	r3,r3,r2
    5734:	e0bffb17 	ldw	r2,-20(fp)
    5738:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    573c:	e0bffb17 	ldw	r2,-20(fp)
    5740:	10800017 	ldw	r2,0(r2)
    5744:	10800104 	addi	r2,r2,4
    5748:	e0fffb17 	ldw	r3,-20(fp)
    574c:	18c00817 	ldw	r3,32(r3)
    5750:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    5754:	e0bffc17 	ldw	r2,-16(fp)
    5758:	10800104 	addi	r2,r2,4
    575c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
    5760:	003f8e06 	br	559c <altera_avalon_jtag_uart_irq+0x28>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
    5764:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
    5768:	e037883a 	mov	sp,fp
    576c:	df000017 	ldw	fp,0(sp)
    5770:	dec00104 	addi	sp,sp,4
    5774:	f800283a 	ret

00005778 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
    5778:	defffc04 	addi	sp,sp,-16
    577c:	df000315 	stw	fp,12(sp)
    5780:	df000304 	addi	fp,sp,12
    5784:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
    5788:	e0bfff17 	ldw	r2,-4(fp)
    578c:	e0bffd15 	stw	r2,-12(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
    5790:	e0bffd17 	ldw	r2,-12(fp)
    5794:	10800017 	ldw	r2,0(r2)
    5798:	10800104 	addi	r2,r2,4
    579c:	10800037 	ldwio	r2,0(r2)
    57a0:	e0bffe15 	stw	r2,-8(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
    57a4:	e0bffe17 	ldw	r2,-8(fp)
    57a8:	1081000c 	andi	r2,r2,1024
    57ac:	10000a26 	beq	r2,zero,57d8 <altera_avalon_jtag_uart_timeout+0x60>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    57b0:	e0bffd17 	ldw	r2,-12(fp)
    57b4:	10800017 	ldw	r2,0(r2)
    57b8:	10800104 	addi	r2,r2,4
    57bc:	e0fffd17 	ldw	r3,-12(fp)
    57c0:	18c00817 	ldw	r3,32(r3)
    57c4:	18c10014 	ori	r3,r3,1024
    57c8:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
    57cc:	e0bffd17 	ldw	r2,-12(fp)
    57d0:	10000915 	stw	zero,36(r2)
    57d4:	00000a06 	br	5800 <altera_avalon_jtag_uart_timeout+0x88>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
    57d8:	e0bffd17 	ldw	r2,-12(fp)
    57dc:	10800917 	ldw	r2,36(r2)
    57e0:	00e00034 	movhi	r3,32768
    57e4:	18ffff04 	addi	r3,r3,-4
    57e8:	18800536 	bltu	r3,r2,5800 <altera_avalon_jtag_uart_timeout+0x88>
    sp->host_inactive++;
    57ec:	e0bffd17 	ldw	r2,-12(fp)
    57f0:	10800917 	ldw	r2,36(r2)
    57f4:	10c00044 	addi	r3,r2,1
    57f8:	e0bffd17 	ldw	r2,-12(fp)
    57fc:	10c00915 	stw	r3,36(r2)
    5800:	00800074 	movhi	r2,1
    5804:	10b9b904 	addi	r2,r2,-6428
    5808:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
    580c:	e037883a 	mov	sp,fp
    5810:	df000017 	ldw	fp,0(sp)
    5814:	dec00104 	addi	sp,sp,4
    5818:	f800283a 	ret

0000581c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
    581c:	defffd04 	addi	sp,sp,-12
    5820:	df000215 	stw	fp,8(sp)
    5824:	df000204 	addi	fp,sp,8
    5828:	e13ffe15 	stw	r4,-8(fp)
    582c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    5830:	00000506 	br	5848 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    5834:	e0bfff17 	ldw	r2,-4(fp)
    5838:	1090000c 	andi	r2,r2,16384
    583c:	10000226 	beq	r2,zero,5848 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
    5840:	00bffd44 	movi	r2,-11
    5844:	00000b06 	br	5874 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    5848:	e0bffe17 	ldw	r2,-8(fp)
    584c:	10c00d17 	ldw	r3,52(r2)
    5850:	e0bffe17 	ldw	r2,-8(fp)
    5854:	10800c17 	ldw	r2,48(r2)
    5858:	18800526 	beq	r3,r2,5870 <altera_avalon_jtag_uart_close+0x54>
    585c:	e0bffe17 	ldw	r2,-8(fp)
    5860:	10c00917 	ldw	r3,36(r2)
    5864:	e0bffe17 	ldw	r2,-8(fp)
    5868:	10800117 	ldw	r2,4(r2)
    586c:	18bff136 	bltu	r3,r2,5834 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    5870:	0005883a 	mov	r2,zero
}
    5874:	e037883a 	mov	sp,fp
    5878:	df000017 	ldw	fp,0(sp)
    587c:	dec00104 	addi	sp,sp,4
    5880:	f800283a 	ret

00005884 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
    5884:	defffa04 	addi	sp,sp,-24
    5888:	df000515 	stw	fp,20(sp)
    588c:	df000504 	addi	fp,sp,20
    5890:	e13ffd15 	stw	r4,-12(fp)
    5894:	e17ffe15 	stw	r5,-8(fp)
    5898:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
    589c:	00bff9c4 	movi	r2,-25
    58a0:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
    58a4:	e0bffe17 	ldw	r2,-8(fp)
    58a8:	10da8060 	cmpeqi	r3,r2,27137
    58ac:	1800031e 	bne	r3,zero,58bc <altera_avalon_jtag_uart_ioctl+0x38>
    58b0:	109a80a0 	cmpeqi	r2,r2,27138
    58b4:	1000181e 	bne	r2,zero,5918 <altera_avalon_jtag_uart_ioctl+0x94>
    58b8:	00002606 	br	5954 <altera_avalon_jtag_uart_ioctl+0xd0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    58bc:	e0bffd17 	ldw	r2,-12(fp)
    58c0:	10c00117 	ldw	r3,4(r2)
    58c4:	00a00034 	movhi	r2,32768
    58c8:	10bfffc4 	addi	r2,r2,-1
    58cc:	18802226 	beq	r3,r2,5958 <altera_avalon_jtag_uart_ioctl+0xd4>
    {
      int timeout = *((int *)arg);
    58d0:	e0bfff17 	ldw	r2,-4(fp)
    58d4:	10800017 	ldw	r2,0(r2)
    58d8:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    58dc:	e0bffc17 	ldw	r2,-16(fp)
    58e0:	10800090 	cmplti	r2,r2,2
    58e4:	1000061e 	bne	r2,zero,5900 <altera_avalon_jtag_uart_ioctl+0x7c>
    58e8:	e0fffc17 	ldw	r3,-16(fp)
    58ec:	00a00034 	movhi	r2,32768
    58f0:	10bfffc4 	addi	r2,r2,-1
    58f4:	18800226 	beq	r3,r2,5900 <altera_avalon_jtag_uart_ioctl+0x7c>
    58f8:	e0bffc17 	ldw	r2,-16(fp)
    58fc:	00000206 	br	5908 <altera_avalon_jtag_uart_ioctl+0x84>
    5900:	00a00034 	movhi	r2,32768
    5904:	10bfff84 	addi	r2,r2,-2
    5908:	e0fffd17 	ldw	r3,-12(fp)
    590c:	18800115 	stw	r2,4(r3)
      rc = 0;
    5910:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    5914:	00001006 	br	5958 <altera_avalon_jtag_uart_ioctl+0xd4>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    5918:	e0bffd17 	ldw	r2,-12(fp)
    591c:	10c00117 	ldw	r3,4(r2)
    5920:	00a00034 	movhi	r2,32768
    5924:	10bfffc4 	addi	r2,r2,-1
    5928:	18800d26 	beq	r3,r2,5960 <altera_avalon_jtag_uart_ioctl+0xdc>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    592c:	e0bffd17 	ldw	r2,-12(fp)
    5930:	10c00917 	ldw	r3,36(r2)
    5934:	e0bffd17 	ldw	r2,-12(fp)
    5938:	10800117 	ldw	r2,4(r2)
    593c:	1885803a 	cmpltu	r2,r3,r2
    5940:	10c03fcc 	andi	r3,r2,255
    5944:	e0bfff17 	ldw	r2,-4(fp)
    5948:	10c00015 	stw	r3,0(r2)
      rc = 0;
    594c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    5950:	00000306 	br	5960 <altera_avalon_jtag_uart_ioctl+0xdc>

  default:
    break;
    5954:	00000306 	br	5964 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
    5958:	0001883a 	nop
    595c:	00000106 	br	5964 <altera_avalon_jtag_uart_ioctl+0xe0>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
    5960:	0001883a 	nop

  default:
    break;
  }

  return rc;
    5964:	e0bffb17 	ldw	r2,-20(fp)
}
    5968:	e037883a 	mov	sp,fp
    596c:	df000017 	ldw	fp,0(sp)
    5970:	dec00104 	addi	sp,sp,4
    5974:	f800283a 	ret

00005978 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    5978:	defff204 	addi	sp,sp,-56
    597c:	dfc00d15 	stw	ra,52(sp)
    5980:	df000c15 	stw	fp,48(sp)
    5984:	df000c04 	addi	fp,sp,48
    5988:	e13ffc15 	stw	r4,-16(fp)
    598c:	e17ffd15 	stw	r5,-12(fp)
    5990:	e1bffe15 	stw	r6,-8(fp)
    5994:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
    5998:	e0bffd17 	ldw	r2,-12(fp)
    599c:	e0bff415 	stw	r2,-48(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    59a0:	00004706 	br	5ac0 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    59a4:	e0bffc17 	ldw	r2,-16(fp)
    59a8:	10800a17 	ldw	r2,40(r2)
    59ac:	e0bff615 	stw	r2,-40(fp)
      out = sp->rx_out;
    59b0:	e0bffc17 	ldw	r2,-16(fp)
    59b4:	10800b17 	ldw	r2,44(r2)
    59b8:	e0bff715 	stw	r2,-36(fp)

      if (in >= out)
    59bc:	e0fff617 	ldw	r3,-40(fp)
    59c0:	e0bff717 	ldw	r2,-36(fp)
    59c4:	18800536 	bltu	r3,r2,59dc <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    59c8:	e0fff617 	ldw	r3,-40(fp)
    59cc:	e0bff717 	ldw	r2,-36(fp)
    59d0:	1885c83a 	sub	r2,r3,r2
    59d4:	e0bff515 	stw	r2,-44(fp)
    59d8:	00000406 	br	59ec <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    59dc:	00c20004 	movi	r3,2048
    59e0:	e0bff717 	ldw	r2,-36(fp)
    59e4:	1885c83a 	sub	r2,r3,r2
    59e8:	e0bff515 	stw	r2,-44(fp)

      if (n == 0)
    59ec:	e0bff517 	ldw	r2,-44(fp)
    59f0:	10001e26 	beq	r2,zero,5a6c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
    59f4:	e0fffe17 	ldw	r3,-8(fp)
    59f8:	e0bff517 	ldw	r2,-44(fp)
    59fc:	1880022e 	bgeu	r3,r2,5a08 <altera_avalon_jtag_uart_read+0x90>
        n = space;
    5a00:	e0bffe17 	ldw	r2,-8(fp)
    5a04:	e0bff515 	stw	r2,-44(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    5a08:	e0bff717 	ldw	r2,-36(fp)
    5a0c:	10800e04 	addi	r2,r2,56
    5a10:	e0fffc17 	ldw	r3,-16(fp)
    5a14:	1885883a 	add	r2,r3,r2
    5a18:	e13ff417 	ldw	r4,-48(fp)
    5a1c:	100b883a 	mov	r5,r2
    5a20:	e1bff517 	ldw	r6,-44(fp)
    5a24:	0000f540 	call	f54 <memcpy>
      ptr   += n;
    5a28:	e0fff417 	ldw	r3,-48(fp)
    5a2c:	e0bff517 	ldw	r2,-44(fp)
    5a30:	1885883a 	add	r2,r3,r2
    5a34:	e0bff415 	stw	r2,-48(fp)
      space -= n;
    5a38:	e0fffe17 	ldw	r3,-8(fp)
    5a3c:	e0bff517 	ldw	r2,-44(fp)
    5a40:	1885c83a 	sub	r2,r3,r2
    5a44:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    5a48:	e0fff717 	ldw	r3,-36(fp)
    5a4c:	e0bff517 	ldw	r2,-44(fp)
    5a50:	1885883a 	add	r2,r3,r2
    5a54:	10c1ffcc 	andi	r3,r2,2047
    5a58:	e0bffc17 	ldw	r2,-16(fp)
    5a5c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    5a60:	e0bffe17 	ldw	r2,-8(fp)
    5a64:	00bfcf16 	blt	zero,r2,59a4 <altera_avalon_jtag_uart_read+0x2c>
    5a68:	00000106 	br	5a70 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
    5a6c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
    5a70:	e0fff417 	ldw	r3,-48(fp)
    5a74:	e0bffd17 	ldw	r2,-12(fp)
    5a78:	1880141e 	bne	r3,r2,5acc <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    5a7c:	e0bfff17 	ldw	r2,-4(fp)
    5a80:	1090000c 	andi	r2,r2,16384
    5a84:	1000131e 	bne	r2,zero,5ad4 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    5a88:	0001883a 	nop
    5a8c:	e0bffc17 	ldw	r2,-16(fp)
    5a90:	10c00a17 	ldw	r3,40(r2)
    5a94:	e0bff617 	ldw	r2,-40(fp)
    5a98:	1880051e 	bne	r3,r2,5ab0 <altera_avalon_jtag_uart_read+0x138>
    5a9c:	e0bffc17 	ldw	r2,-16(fp)
    5aa0:	10c00917 	ldw	r3,36(r2)
    5aa4:	e0bffc17 	ldw	r2,-16(fp)
    5aa8:	10800117 	ldw	r2,4(r2)
    5aac:	18bff736 	bltu	r3,r2,5a8c <altera_avalon_jtag_uart_read+0x114>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    5ab0:	e0bffc17 	ldw	r2,-16(fp)
    5ab4:	10c00a17 	ldw	r3,40(r2)
    5ab8:	e0bff617 	ldw	r2,-40(fp)
    5abc:	18800726 	beq	r3,r2,5adc <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    5ac0:	e0bffe17 	ldw	r2,-8(fp)
    5ac4:	00bfb716 	blt	zero,r2,59a4 <altera_avalon_jtag_uart_read+0x2c>
    5ac8:	00000506 	br	5ae0 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
    5acc:	0001883a 	nop
    5ad0:	00000306 	br	5ae0 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
    5ad4:	0001883a 	nop
    5ad8:	00000106 	br	5ae0 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
    5adc:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    5ae0:	e0fff417 	ldw	r3,-48(fp)
    5ae4:	e0bffd17 	ldw	r2,-12(fp)
    5ae8:	18802226 	beq	r3,r2,5b74 <altera_avalon_jtag_uart_read+0x1fc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    5aec:	0005303a 	rdctl	r2,status
    5af0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    5af4:	e0fff917 	ldw	r3,-28(fp)
    5af8:	00bfff84 	movi	r2,-2
    5afc:	1884703a 	and	r2,r3,r2
    5b00:	1001703a 	wrctl	status,r2
  
  return context;
    5b04:	e0bff917 	ldw	r2,-28(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    5b08:	e0bff815 	stw	r2,-32(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    5b0c:	e0bffc17 	ldw	r2,-16(fp)
    5b10:	10800817 	ldw	r2,32(r2)
    5b14:	10c00054 	ori	r3,r2,1
    5b18:	e0bffc17 	ldw	r2,-16(fp)
    5b1c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    5b20:	e0bffc17 	ldw	r2,-16(fp)
    5b24:	10800017 	ldw	r2,0(r2)
    5b28:	10800104 	addi	r2,r2,4
    5b2c:	e0fffc17 	ldw	r3,-16(fp)
    5b30:	18c00817 	ldw	r3,32(r3)
    5b34:	10c00035 	stwio	r3,0(r2)
    5b38:	e0bff817 	ldw	r2,-32(fp)
    5b3c:	e0bffa15 	stw	r2,-24(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    5b40:	0005303a 	rdctl	r2,status
    5b44:	e0bffb15 	stw	r2,-20(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    5b48:	e0fffb17 	ldw	r3,-20(fp)
    5b4c:	00bfff84 	movi	r2,-2
    5b50:	1884703a 	and	r2,r3,r2
    5b54:	e0bffb15 	stw	r2,-20(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    5b58:	e0bffa17 	ldw	r2,-24(fp)
    5b5c:	1080004c 	andi	r2,r2,1
    5b60:	e0fffb17 	ldw	r3,-20(fp)
    5b64:	1884b03a 	or	r2,r3,r2
    5b68:	e0bffb15 	stw	r2,-20(fp)
  
  NIOS2_WRITE_STATUS (status);
    5b6c:	e0bffb17 	ldw	r2,-20(fp)
    5b70:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    5b74:	e0fff417 	ldw	r3,-48(fp)
    5b78:	e0bffd17 	ldw	r2,-12(fp)
    5b7c:	18800426 	beq	r3,r2,5b90 <altera_avalon_jtag_uart_read+0x218>
    return ptr - buffer;
    5b80:	e0fff417 	ldw	r3,-48(fp)
    5b84:	e0bffd17 	ldw	r2,-12(fp)
    5b88:	1885c83a 	sub	r2,r3,r2
    5b8c:	00000606 	br	5ba8 <altera_avalon_jtag_uart_read+0x230>
  else if (flags & O_NONBLOCK)
    5b90:	e0bfff17 	ldw	r2,-4(fp)
    5b94:	1090000c 	andi	r2,r2,16384
    5b98:	10000226 	beq	r2,zero,5ba4 <altera_avalon_jtag_uart_read+0x22c>
    return -EWOULDBLOCK;
    5b9c:	00bffd44 	movi	r2,-11
    5ba0:	00000106 	br	5ba8 <altera_avalon_jtag_uart_read+0x230>
  else
    return -EIO;
    5ba4:	00bffec4 	movi	r2,-5
}
    5ba8:	e037883a 	mov	sp,fp
    5bac:	dfc00117 	ldw	ra,4(sp)
    5bb0:	df000017 	ldw	fp,0(sp)
    5bb4:	dec00204 	addi	sp,sp,8
    5bb8:	f800283a 	ret

00005bbc <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    5bbc:	defff204 	addi	sp,sp,-56
    5bc0:	dfc00d15 	stw	ra,52(sp)
    5bc4:	df000c15 	stw	fp,48(sp)
    5bc8:	df000c04 	addi	fp,sp,48
    5bcc:	e13ffc15 	stw	r4,-16(fp)
    5bd0:	e17ffd15 	stw	r5,-12(fp)
    5bd4:	e1bffe15 	stw	r6,-8(fp)
    5bd8:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    5bdc:	e03ff415 	stw	zero,-48(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    5be0:	e0bffd17 	ldw	r2,-12(fp)
    5be4:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    5be8:	00003706 	br	5cc8 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    5bec:	e0bffc17 	ldw	r2,-16(fp)
    5bf0:	10800c17 	ldw	r2,48(r2)
    5bf4:	e0bff715 	stw	r2,-36(fp)
      out = sp->tx_out;
    5bf8:	e0bffc17 	ldw	r2,-16(fp)
    5bfc:	10800d17 	ldw	r2,52(r2)
    5c00:	e0bff415 	stw	r2,-48(fp)

      if (in < out)
    5c04:	e0fff717 	ldw	r3,-36(fp)
    5c08:	e0bff417 	ldw	r2,-48(fp)
    5c0c:	1880062e 	bgeu	r3,r2,5c28 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    5c10:	e0fff417 	ldw	r3,-48(fp)
    5c14:	e0bff717 	ldw	r2,-36(fp)
    5c18:	1885c83a 	sub	r2,r3,r2
    5c1c:	10bfffc4 	addi	r2,r2,-1
    5c20:	e0bff515 	stw	r2,-44(fp)
    5c24:	00000b06 	br	5c54 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
    5c28:	e0bff417 	ldw	r2,-48(fp)
    5c2c:	10000526 	beq	r2,zero,5c44 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    5c30:	00c20004 	movi	r3,2048
    5c34:	e0bff717 	ldw	r2,-36(fp)
    5c38:	1885c83a 	sub	r2,r3,r2
    5c3c:	e0bff515 	stw	r2,-44(fp)
    5c40:	00000406 	br	5c54 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    5c44:	00c1ffc4 	movi	r3,2047
    5c48:	e0bff717 	ldw	r2,-36(fp)
    5c4c:	1885c83a 	sub	r2,r3,r2
    5c50:	e0bff515 	stw	r2,-44(fp)

      if (n == 0)
    5c54:	e0bff517 	ldw	r2,-44(fp)
    5c58:	10001e26 	beq	r2,zero,5cd4 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
    5c5c:	e0fffe17 	ldw	r3,-8(fp)
    5c60:	e0bff517 	ldw	r2,-44(fp)
    5c64:	1880022e 	bgeu	r3,r2,5c70 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
    5c68:	e0bffe17 	ldw	r2,-8(fp)
    5c6c:	e0bff515 	stw	r2,-44(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    5c70:	e0bff717 	ldw	r2,-36(fp)
    5c74:	10820e04 	addi	r2,r2,2104
    5c78:	e0fffc17 	ldw	r3,-16(fp)
    5c7c:	1885883a 	add	r2,r3,r2
    5c80:	1009883a 	mov	r4,r2
    5c84:	e17ffd17 	ldw	r5,-12(fp)
    5c88:	e1bff517 	ldw	r6,-44(fp)
    5c8c:	0000f540 	call	f54 <memcpy>
      ptr   += n;
    5c90:	e0fffd17 	ldw	r3,-12(fp)
    5c94:	e0bff517 	ldw	r2,-44(fp)
    5c98:	1885883a 	add	r2,r3,r2
    5c9c:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
    5ca0:	e0fffe17 	ldw	r3,-8(fp)
    5ca4:	e0bff517 	ldw	r2,-44(fp)
    5ca8:	1885c83a 	sub	r2,r3,r2
    5cac:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    5cb0:	e0fff717 	ldw	r3,-36(fp)
    5cb4:	e0bff517 	ldw	r2,-44(fp)
    5cb8:	1885883a 	add	r2,r3,r2
    5cbc:	10c1ffcc 	andi	r3,r2,2047
    5cc0:	e0bffc17 	ldw	r2,-16(fp)
    5cc4:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    5cc8:	e0bffe17 	ldw	r2,-8(fp)
    5ccc:	00bfc716 	blt	zero,r2,5bec <altera_avalon_jtag_uart_write+0x30>
    5cd0:	00000106 	br	5cd8 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
    5cd4:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    5cd8:	0005303a 	rdctl	r2,status
    5cdc:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    5ce0:	e0fff917 	ldw	r3,-28(fp)
    5ce4:	00bfff84 	movi	r2,-2
    5ce8:	1884703a 	and	r2,r3,r2
    5cec:	1001703a 	wrctl	status,r2
  
  return context;
    5cf0:	e0bff917 	ldw	r2,-28(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    5cf4:	e0bff815 	stw	r2,-32(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    5cf8:	e0bffc17 	ldw	r2,-16(fp)
    5cfc:	10800817 	ldw	r2,32(r2)
    5d00:	10c00094 	ori	r3,r2,2
    5d04:	e0bffc17 	ldw	r2,-16(fp)
    5d08:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    5d0c:	e0bffc17 	ldw	r2,-16(fp)
    5d10:	10800017 	ldw	r2,0(r2)
    5d14:	10800104 	addi	r2,r2,4
    5d18:	e0fffc17 	ldw	r3,-16(fp)
    5d1c:	18c00817 	ldw	r3,32(r3)
    5d20:	10c00035 	stwio	r3,0(r2)
    5d24:	e0bff817 	ldw	r2,-32(fp)
    5d28:	e0bffa15 	stw	r2,-24(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    5d2c:	0005303a 	rdctl	r2,status
    5d30:	e0bffb15 	stw	r2,-20(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    5d34:	e0fffb17 	ldw	r3,-20(fp)
    5d38:	00bfff84 	movi	r2,-2
    5d3c:	1884703a 	and	r2,r3,r2
    5d40:	e0bffb15 	stw	r2,-20(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    5d44:	e0bffa17 	ldw	r2,-24(fp)
    5d48:	1080004c 	andi	r2,r2,1
    5d4c:	e0fffb17 	ldw	r3,-20(fp)
    5d50:	1884b03a 	or	r2,r3,r2
    5d54:	e0bffb15 	stw	r2,-20(fp)
  
  NIOS2_WRITE_STATUS (status);
    5d58:	e0bffb17 	ldw	r2,-20(fp)
    5d5c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    5d60:	e0bffe17 	ldw	r2,-8(fp)
    5d64:	0080110e 	bge	zero,r2,5dac <altera_avalon_jtag_uart_write+0x1f0>
    {
      if (flags & O_NONBLOCK)
    5d68:	e0bfff17 	ldw	r2,-4(fp)
    5d6c:	1090000c 	andi	r2,r2,16384
    5d70:	1000111e 	bne	r2,zero,5db8 <altera_avalon_jtag_uart_write+0x1fc>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    5d74:	0001883a 	nop
    5d78:	e0bffc17 	ldw	r2,-16(fp)
    5d7c:	10c00d17 	ldw	r3,52(r2)
    5d80:	e0bff417 	ldw	r2,-48(fp)
    5d84:	1880051e 	bne	r3,r2,5d9c <altera_avalon_jtag_uart_write+0x1e0>
    5d88:	e0bffc17 	ldw	r2,-16(fp)
    5d8c:	10c00917 	ldw	r3,36(r2)
    5d90:	e0bffc17 	ldw	r2,-16(fp)
    5d94:	10800117 	ldw	r2,4(r2)
    5d98:	18bff736 	bltu	r3,r2,5d78 <altera_avalon_jtag_uart_write+0x1bc>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
    5d9c:	e0bffc17 	ldw	r2,-16(fp)
    5da0:	10c00d17 	ldw	r3,52(r2)
    5da4:	e0bff417 	ldw	r2,-48(fp)
    5da8:	18800526 	beq	r3,r2,5dc0 <altera_avalon_jtag_uart_write+0x204>
         break;
    }
  }
  while (count > 0);
    5dac:	e0bffe17 	ldw	r2,-8(fp)
    5db0:	00bfc516 	blt	zero,r2,5cc8 <altera_avalon_jtag_uart_write+0x10c>
    5db4:	00000306 	br	5dc4 <altera_avalon_jtag_uart_write+0x208>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
    5db8:	0001883a 	nop
    5dbc:	00000106 	br	5dc4 <altera_avalon_jtag_uart_write+0x208>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
         break;
    5dc0:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    5dc4:	e0fffd17 	ldw	r3,-12(fp)
    5dc8:	e0bff617 	ldw	r2,-40(fp)
    5dcc:	18800426 	beq	r3,r2,5de0 <altera_avalon_jtag_uart_write+0x224>
    return ptr - start;
    5dd0:	e0fffd17 	ldw	r3,-12(fp)
    5dd4:	e0bff617 	ldw	r2,-40(fp)
    5dd8:	1885c83a 	sub	r2,r3,r2
    5ddc:	00000606 	br	5df8 <altera_avalon_jtag_uart_write+0x23c>
  else if (flags & O_NONBLOCK)
    5de0:	e0bfff17 	ldw	r2,-4(fp)
    5de4:	1090000c 	andi	r2,r2,16384
    5de8:	10000226 	beq	r2,zero,5df4 <altera_avalon_jtag_uart_write+0x238>
    return -EWOULDBLOCK;
    5dec:	00bffd44 	movi	r2,-11
    5df0:	00000106 	br	5df8 <altera_avalon_jtag_uart_write+0x23c>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    5df4:	00bffec4 	movi	r2,-5
}
    5df8:	e037883a 	mov	sp,fp
    5dfc:	dfc00117 	ldw	ra,4(sp)
    5e00:	df000017 	ldw	fp,0(sp)
    5e04:	dec00204 	addi	sp,sp,8
    5e08:	f800283a 	ret

00005e0c <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
    5e0c:	defffa04 	addi	sp,sp,-24
    5e10:	dfc00515 	stw	ra,20(sp)
    5e14:	df000415 	stw	fp,16(sp)
    5e18:	df000404 	addi	fp,sp,16
    5e1c:	e13ffe15 	stw	r4,-8(fp)
    5e20:	2805883a 	mov	r2,r5
    5e24:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
    5e28:	e0bffe17 	ldw	r2,-8(fp)
    5e2c:	10800017 	ldw	r2,0(r2)
    5e30:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
    5e34:	008003f4 	movhi	r2,15
    5e38:	10909004 	addi	r2,r2,16960
    5e3c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    5e40:	e0bffe17 	ldw	r2,-8(fp)
    5e44:	10800803 	ldbu	r2,32(r2)
    5e48:	10803fcc 	andi	r2,r2,255
    5e4c:	1080201c 	xori	r2,r2,128
    5e50:	10bfe004 	addi	r2,r2,-128
    5e54:	10000a26 	beq	r2,zero,5e80 <lcd_write_command+0x74>
    return;
    5e58:	00001406 	br	5eac <lcd_write_command+0xa0>

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    if (--i == 0)
    5e5c:	e0bffc17 	ldw	r2,-16(fp)
    5e60:	10bfffc4 	addi	r2,r2,-1
    5e64:	e0bffc15 	stw	r2,-16(fp)
    5e68:	e0bffc17 	ldw	r2,-16(fp)
    5e6c:	1000051e 	bne	r2,zero,5e84 <lcd_write_command+0x78>
    {
      sp->broken = 1;
    5e70:	e0bffe17 	ldw	r2,-8(fp)
    5e74:	00c00044 	movi	r3,1
    5e78:	10c00805 	stb	r3,32(r2)
      return;
    5e7c:	00000b06 	br	5eac <lcd_write_command+0xa0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    5e80:	0001883a 	nop
    5e84:	e0bffd17 	ldw	r2,-12(fp)
    5e88:	10800104 	addi	r2,r2,4
    5e8c:	10800037 	ldwio	r2,0(r2)
    5e90:	1080200c 	andi	r2,r2,128
    5e94:	103ff11e 	bne	r2,zero,5e5c <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
    5e98:	01001904 	movi	r4,100
    5e9c:	00094280 	call	9428 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
    5ea0:	e0bffd17 	ldw	r2,-12(fp)
    5ea4:	e0ffff03 	ldbu	r3,-4(fp)
    5ea8:	10c00035 	stwio	r3,0(r2)
}
    5eac:	e037883a 	mov	sp,fp
    5eb0:	dfc00117 	ldw	ra,4(sp)
    5eb4:	df000017 	ldw	fp,0(sp)
    5eb8:	dec00204 	addi	sp,sp,8
    5ebc:	f800283a 	ret

00005ec0 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
    5ec0:	defffa04 	addi	sp,sp,-24
    5ec4:	dfc00515 	stw	ra,20(sp)
    5ec8:	df000415 	stw	fp,16(sp)
    5ecc:	df000404 	addi	fp,sp,16
    5ed0:	e13ffe15 	stw	r4,-8(fp)
    5ed4:	2805883a 	mov	r2,r5
    5ed8:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
    5edc:	e0bffe17 	ldw	r2,-8(fp)
    5ee0:	10800017 	ldw	r2,0(r2)
    5ee4:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
    5ee8:	008003f4 	movhi	r2,15
    5eec:	10909004 	addi	r2,r2,16960
    5ef0:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    5ef4:	e0bffe17 	ldw	r2,-8(fp)
    5ef8:	10800803 	ldbu	r2,32(r2)
    5efc:	10803fcc 	andi	r2,r2,255
    5f00:	1080201c 	xori	r2,r2,128
    5f04:	10bfe004 	addi	r2,r2,-128
    5f08:	10000a26 	beq	r2,zero,5f34 <lcd_write_data+0x74>
    return;
    5f0c:	00001b06 	br	5f7c <lcd_write_data+0xbc>

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    if (--i == 0)
    5f10:	e0bffc17 	ldw	r2,-16(fp)
    5f14:	10bfffc4 	addi	r2,r2,-1
    5f18:	e0bffc15 	stw	r2,-16(fp)
    5f1c:	e0bffc17 	ldw	r2,-16(fp)
    5f20:	1000051e 	bne	r2,zero,5f38 <lcd_write_data+0x78>
    {
      sp->broken = 1;
    5f24:	e0bffe17 	ldw	r2,-8(fp)
    5f28:	00c00044 	movi	r3,1
    5f2c:	10c00805 	stb	r3,32(r2)
      return;
    5f30:	00001206 	br	5f7c <lcd_write_data+0xbc>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
    5f34:	0001883a 	nop
    5f38:	e0bffd17 	ldw	r2,-12(fp)
    5f3c:	10800104 	addi	r2,r2,4
    5f40:	10800037 	ldwio	r2,0(r2)
    5f44:	1080200c 	andi	r2,r2,128
    5f48:	103ff11e 	bne	r2,zero,5f10 <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
    5f4c:	01001904 	movi	r4,100
    5f50:	00094280 	call	9428 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
    5f54:	e0bffd17 	ldw	r2,-12(fp)
    5f58:	10800204 	addi	r2,r2,8
    5f5c:	e0ffff03 	ldbu	r3,-4(fp)
    5f60:	10c00035 	stwio	r3,0(r2)

  sp->address++;
    5f64:	e0bffe17 	ldw	r2,-8(fp)
    5f68:	108008c3 	ldbu	r2,35(r2)
    5f6c:	10800044 	addi	r2,r2,1
    5f70:	1007883a 	mov	r3,r2
    5f74:	e0bffe17 	ldw	r2,-8(fp)
    5f78:	10c008c5 	stb	r3,35(r2)
}
    5f7c:	e037883a 	mov	sp,fp
    5f80:	dfc00117 	ldw	ra,4(sp)
    5f84:	df000017 	ldw	fp,0(sp)
    5f88:	dec00204 	addi	sp,sp,8
    5f8c:	f800283a 	ret

00005f90 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
    5f90:	defffc04 	addi	sp,sp,-16
    5f94:	dfc00315 	stw	ra,12(sp)
    5f98:	df000215 	stw	fp,8(sp)
    5f9c:	df000204 	addi	fp,sp,8
    5fa0:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
    5fa4:	e13fff17 	ldw	r4,-4(fp)
    5fa8:	01400044 	movi	r5,1
    5fac:	0005e0c0 	call	5e0c <lcd_write_command>

  sp->x = 0;
    5fb0:	e0bfff17 	ldw	r2,-4(fp)
    5fb4:	10000845 	stb	zero,33(r2)
  sp->y = 0;
    5fb8:	e0bfff17 	ldw	r2,-4(fp)
    5fbc:	10000885 	stb	zero,34(r2)
  sp->address = 0;
    5fc0:	e0bfff17 	ldw	r2,-4(fp)
    5fc4:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    5fc8:	e03ffe15 	stw	zero,-8(fp)
    5fcc:	00001b06 	br	603c <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    5fd0:	e0bffe17 	ldw	r2,-8(fp)
    5fd4:	108018e4 	muli	r2,r2,99
    5fd8:	10801004 	addi	r2,r2,64
    5fdc:	e0ffff17 	ldw	r3,-4(fp)
    5fe0:	1885883a 	add	r2,r3,r2
    5fe4:	1009883a 	mov	r4,r2
    5fe8:	01400804 	movi	r5,32
    5fec:	01801444 	movi	r6,81
    5ff0:	000254c0 	call	254c <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    5ff4:	e0bffe17 	ldw	r2,-8(fp)
    5ff8:	108018e4 	muli	r2,r2,99
    5ffc:	10800c04 	addi	r2,r2,48
    6000:	e0ffff17 	ldw	r3,-4(fp)
    6004:	1885883a 	add	r2,r3,r2
    6008:	1009883a 	mov	r4,r2
    600c:	01400804 	movi	r5,32
    6010:	01800404 	movi	r6,16
    6014:	000254c0 	call	254c <memset>
    sp->line[y].width = 0;
    6018:	e0ffff17 	ldw	r3,-4(fp)
    601c:	e0bffe17 	ldw	r2,-8(fp)
    6020:	108018e4 	muli	r2,r2,99
    6024:	1885883a 	add	r2,r3,r2
    6028:	10802404 	addi	r2,r2,144
    602c:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    6030:	e0bffe17 	ldw	r2,-8(fp)
    6034:	10800044 	addi	r2,r2,1
    6038:	e0bffe15 	stw	r2,-8(fp)
    603c:	e0bffe17 	ldw	r2,-8(fp)
    6040:	10800090 	cmplti	r2,r2,2
    6044:	103fe21e 	bne	r2,zero,5fd0 <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
    6048:	e037883a 	mov	sp,fp
    604c:	dfc00117 	ldw	ra,4(sp)
    6050:	df000017 	ldw	fp,0(sp)
    6054:	dec00204 	addi	sp,sp,8
    6058:	f800283a 	ret

0000605c <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
    605c:	defff704 	addi	sp,sp,-36
    6060:	dfc00815 	stw	ra,32(sp)
    6064:	df000715 	stw	fp,28(sp)
    6068:	df000704 	addi	fp,sp,28
    606c:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
    6070:	e0bfff17 	ldw	r2,-4(fp)
    6074:	10800943 	ldbu	r2,37(r2)
    6078:	10803fcc 	andi	r2,r2,255
    607c:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    6080:	e03ff915 	stw	zero,-28(fp)
    6084:	00006806 	br	6228 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
    6088:	e0ffff17 	ldw	r3,-4(fp)
    608c:	e0bff917 	ldw	r2,-28(fp)
    6090:	108018e4 	muli	r2,r2,99
    6094:	1885883a 	add	r2,r3,r2
    6098:	10802404 	addi	r2,r2,144
    609c:	10800043 	ldbu	r2,1(r2)
    60a0:	10803fcc 	andi	r2,r2,255
    60a4:	1080201c 	xori	r2,r2,128
    60a8:	10bfe004 	addi	r2,r2,-128
    60ac:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    60b0:	e0ffff17 	ldw	r3,-4(fp)
    60b4:	e0bff917 	ldw	r2,-28(fp)
    60b8:	108018e4 	muli	r2,r2,99
    60bc:	1885883a 	add	r2,r3,r2
    60c0:	10802404 	addi	r2,r2,144
    60c4:	10800083 	ldbu	r2,2(r2)
    60c8:	10c03fcc 	andi	r3,r2,255
    60cc:	e0bffc17 	ldw	r2,-16(fp)
    60d0:	1885383a 	mul	r2,r3,r2
    60d4:	1005d23a 	srai	r2,r2,8
    60d8:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
    60dc:	e0fffb17 	ldw	r3,-20(fp)
    60e0:	e0bffd17 	ldw	r2,-12(fp)
    60e4:	18800116 	blt	r3,r2,60ec <lcd_repaint_screen+0x90>
      offset = 0;
    60e8:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
    60ec:	e03ffa15 	stw	zero,-24(fp)
    60f0:	00004706 	br	6210 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
    60f4:	e0fffa17 	ldw	r3,-24(fp)
    60f8:	e0bffb17 	ldw	r2,-20(fp)
    60fc:	1885883a 	add	r2,r3,r2
    6100:	e0fffd17 	ldw	r3,-12(fp)
    6104:	10c9283a 	div	r4,r2,r3
    6108:	e0fffd17 	ldw	r3,-12(fp)
    610c:	20c7383a 	mul	r3,r4,r3
    6110:	10c5c83a 	sub	r2,r2,r3
    6114:	e13fff17 	ldw	r4,-4(fp)
    6118:	e0fff917 	ldw	r3,-28(fp)
    611c:	18c018e4 	muli	r3,r3,99
    6120:	20c7883a 	add	r3,r4,r3
    6124:	1885883a 	add	r2,r3,r2
    6128:	10801004 	addi	r2,r2,64
    612c:	10800003 	ldbu	r2,0(r2)
    6130:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
    6134:	e0ffff17 	ldw	r3,-4(fp)
    6138:	e0bff917 	ldw	r2,-28(fp)
    613c:	108018e4 	muli	r2,r2,99
    6140:	1887883a 	add	r3,r3,r2
    6144:	e0bffa17 	ldw	r2,-24(fp)
    6148:	1885883a 	add	r2,r3,r2
    614c:	10800c04 	addi	r2,r2,48
    6150:	10800003 	ldbu	r2,0(r2)
    6154:	10c03fcc 	andi	r3,r2,255
    6158:	18c0201c 	xori	r3,r3,128
    615c:	18ffe004 	addi	r3,r3,-128
    6160:	e0bffe07 	ldb	r2,-8(fp)
    6164:	18802726 	beq	r3,r2,6204 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
    6168:	e0fff917 	ldw	r3,-28(fp)
    616c:	d0a00b04 	addi	r2,gp,-32724
    6170:	1885883a 	add	r2,r3,r2
    6174:	10800003 	ldbu	r2,0(r2)
    6178:	1007883a 	mov	r3,r2
    617c:	e0bffa17 	ldw	r2,-24(fp)
    6180:	1885883a 	add	r2,r3,r2
    6184:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
    6188:	e0fffe43 	ldbu	r3,-7(fp)
    618c:	e0bfff17 	ldw	r2,-4(fp)
    6190:	108008c3 	ldbu	r2,35(r2)
    6194:	10803fcc 	andi	r2,r2,255
    6198:	1080201c 	xori	r2,r2,128
    619c:	10bfe004 	addi	r2,r2,-128
    61a0:	18800a26 	beq	r3,r2,61cc <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
    61a4:	e0fffe43 	ldbu	r3,-7(fp)
    61a8:	00bfe004 	movi	r2,-128
    61ac:	1884b03a 	or	r2,r3,r2
    61b0:	10803fcc 	andi	r2,r2,255
    61b4:	e13fff17 	ldw	r4,-4(fp)
    61b8:	100b883a 	mov	r5,r2
    61bc:	0005e0c0 	call	5e0c <lcd_write_command>
          sp->address = address;
    61c0:	e0fffe43 	ldbu	r3,-7(fp)
    61c4:	e0bfff17 	ldw	r2,-4(fp)
    61c8:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
    61cc:	e0bffe03 	ldbu	r2,-8(fp)
    61d0:	10803fcc 	andi	r2,r2,255
    61d4:	e13fff17 	ldw	r4,-4(fp)
    61d8:	100b883a 	mov	r5,r2
    61dc:	0005ec00 	call	5ec0 <lcd_write_data>
        sp->line[y].visible[x] = c;
    61e0:	e0ffff17 	ldw	r3,-4(fp)
    61e4:	e0bff917 	ldw	r2,-28(fp)
    61e8:	108018e4 	muli	r2,r2,99
    61ec:	1887883a 	add	r3,r3,r2
    61f0:	e0bffa17 	ldw	r2,-24(fp)
    61f4:	1885883a 	add	r2,r3,r2
    61f8:	10800c04 	addi	r2,r2,48
    61fc:	e0fffe03 	ldbu	r3,-8(fp)
    6200:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
    6204:	e0bffa17 	ldw	r2,-24(fp)
    6208:	10800044 	addi	r2,r2,1
    620c:	e0bffa15 	stw	r2,-24(fp)
    6210:	e0bffa17 	ldw	r2,-24(fp)
    6214:	10800410 	cmplti	r2,r2,16
    6218:	103fb61e 	bne	r2,zero,60f4 <lcd_repaint_screen+0x98>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    621c:	e0bff917 	ldw	r2,-28(fp)
    6220:	10800044 	addi	r2,r2,1
    6224:	e0bff915 	stw	r2,-28(fp)
    6228:	e0bff917 	ldw	r2,-28(fp)
    622c:	10800090 	cmplti	r2,r2,2
    6230:	103f951e 	bne	r2,zero,6088 <lcd_repaint_screen+0x2c>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
    6234:	e037883a 	mov	sp,fp
    6238:	dfc00117 	ldw	ra,4(sp)
    623c:	df000017 	ldw	fp,0(sp)
    6240:	dec00204 	addi	sp,sp,8
    6244:	f800283a 	ret

00006248 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
    6248:	defffc04 	addi	sp,sp,-16
    624c:	dfc00315 	stw	ra,12(sp)
    6250:	df000215 	stw	fp,8(sp)
    6254:	df000204 	addi	fp,sp,8
    6258:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    625c:	e03ffe15 	stw	zero,-8(fp)
    6260:	00001e06 	br	62dc <lcd_scroll_up+0x94>
  {
    if (y < ALT_LCD_HEIGHT-1)
    6264:	e0bffe17 	ldw	r2,-8(fp)
    6268:	00801016 	blt	zero,r2,62ac <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    626c:	e0bffe17 	ldw	r2,-8(fp)
    6270:	108018e4 	muli	r2,r2,99
    6274:	10801004 	addi	r2,r2,64
    6278:	e0ffff17 	ldw	r3,-4(fp)
    627c:	1887883a 	add	r3,r3,r2
    6280:	e0bffe17 	ldw	r2,-8(fp)
    6284:	10800044 	addi	r2,r2,1
    6288:	108018e4 	muli	r2,r2,99
    628c:	10801004 	addi	r2,r2,64
    6290:	e13fff17 	ldw	r4,-4(fp)
    6294:	2085883a 	add	r2,r4,r2
    6298:	1809883a 	mov	r4,r3
    629c:	100b883a 	mov	r5,r2
    62a0:	01801404 	movi	r6,80
    62a4:	0000f540 	call	f54 <memcpy>
    62a8:	00000906 	br	62d0 <lcd_scroll_up+0x88>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
    62ac:	e0bffe17 	ldw	r2,-8(fp)
    62b0:	108018e4 	muli	r2,r2,99
    62b4:	10801004 	addi	r2,r2,64
    62b8:	e0ffff17 	ldw	r3,-4(fp)
    62bc:	1885883a 	add	r2,r3,r2
    62c0:	1009883a 	mov	r4,r2
    62c4:	01400804 	movi	r5,32
    62c8:	01801404 	movi	r6,80
    62cc:	000254c0 	call	254c <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    62d0:	e0bffe17 	ldw	r2,-8(fp)
    62d4:	10800044 	addi	r2,r2,1
    62d8:	e0bffe15 	stw	r2,-8(fp)
    62dc:	e0bffe17 	ldw	r2,-8(fp)
    62e0:	10800090 	cmplti	r2,r2,2
    62e4:	103fdf1e 	bne	r2,zero,6264 <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
    62e8:	e0bfff17 	ldw	r2,-4(fp)
    62ec:	10800883 	ldbu	r2,34(r2)
    62f0:	10bfffc4 	addi	r2,r2,-1
    62f4:	1007883a 	mov	r3,r2
    62f8:	e0bfff17 	ldw	r2,-4(fp)
    62fc:	10c00885 	stb	r3,34(r2)
}
    6300:	e037883a 	mov	sp,fp
    6304:	dfc00117 	ldw	ra,4(sp)
    6308:	df000017 	ldw	fp,0(sp)
    630c:	dec00204 	addi	sp,sp,8
    6310:	f800283a 	ret

00006314 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
    6314:	defff904 	addi	sp,sp,-28
    6318:	dfc00615 	stw	ra,24(sp)
    631c:	df000515 	stw	fp,20(sp)
    6320:	df000504 	addi	fp,sp,20
    6324:	e13ffe15 	stw	r4,-8(fp)
    6328:	2805883a 	mov	r2,r5
    632c:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
    6330:	e03ffb15 	stw	zero,-20(fp)
    6334:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
    6338:	e0bffe17 	ldw	r2,-8(fp)
    633c:	10800a03 	ldbu	r2,40(r2)
    6340:	10803fcc 	andi	r2,r2,255
    6344:	1080201c 	xori	r2,r2,128
    6348:	10bfe004 	addi	r2,r2,-128
    634c:	108016d8 	cmpnei	r2,r2,91
    6350:	1000441e 	bne	r2,zero,6464 <lcd_handle_escape+0x150>
  {
    char * ptr = sp->escape+1;
    6354:	e0bffe17 	ldw	r2,-8(fp)
    6358:	10800a44 	addi	r2,r2,41
    635c:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
    6360:	00000d06 	br	6398 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
    6364:	e0bffb17 	ldw	r2,-20(fp)
    6368:	10c002a4 	muli	r3,r2,10
    636c:	e0bffd17 	ldw	r2,-12(fp)
    6370:	10800003 	ldbu	r2,0(r2)
    6374:	10803fcc 	andi	r2,r2,255
    6378:	1080201c 	xori	r2,r2,128
    637c:	10bfe004 	addi	r2,r2,-128
    6380:	10bff404 	addi	r2,r2,-48
    6384:	1885883a 	add	r2,r3,r2
    6388:	e0bffb15 	stw	r2,-20(fp)
    638c:	e0bffd17 	ldw	r2,-12(fp)
    6390:	10800044 	addi	r2,r2,1
    6394:	e0bffd15 	stw	r2,-12(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
    6398:	00800074 	movhi	r2,1
    639c:	10b1c904 	addi	r2,r2,-14556
    63a0:	10c00017 	ldw	r3,0(r2)
    63a4:	e0bffd17 	ldw	r2,-12(fp)
    63a8:	10800003 	ldbu	r2,0(r2)
    63ac:	10803fcc 	andi	r2,r2,255
    63b0:	1080201c 	xori	r2,r2,128
    63b4:	10bfe004 	addi	r2,r2,-128
    63b8:	1885883a 	add	r2,r3,r2
    63bc:	10800003 	ldbu	r2,0(r2)
    63c0:	10803fcc 	andi	r2,r2,255
    63c4:	1080010c 	andi	r2,r2,4
    63c8:	103fe61e 	bne	r2,zero,6364 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    63cc:	e0bffd17 	ldw	r2,-12(fp)
    63d0:	10800003 	ldbu	r2,0(r2)
    63d4:	10803fcc 	andi	r2,r2,255
    63d8:	1080201c 	xori	r2,r2,128
    63dc:	10bfe004 	addi	r2,r2,-128
    63e0:	10800ed8 	cmpnei	r2,r2,59
    63e4:	1000211e 	bne	r2,zero,646c <lcd_handle_escape+0x158>
    {
      ptr++;
    63e8:	e0bffd17 	ldw	r2,-12(fp)
    63ec:	10800044 	addi	r2,r2,1
    63f0:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
    63f4:	00000d06 	br	642c <lcd_handle_escape+0x118>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    63f8:	e0bffc17 	ldw	r2,-16(fp)
    63fc:	10c002a4 	muli	r3,r2,10
    6400:	e0bffd17 	ldw	r2,-12(fp)
    6404:	10800003 	ldbu	r2,0(r2)
    6408:	10803fcc 	andi	r2,r2,255
    640c:	1080201c 	xori	r2,r2,128
    6410:	10bfe004 	addi	r2,r2,-128
    6414:	10bff404 	addi	r2,r2,-48
    6418:	1885883a 	add	r2,r3,r2
    641c:	e0bffc15 	stw	r2,-16(fp)
    6420:	e0bffd17 	ldw	r2,-12(fp)
    6424:	10800044 	addi	r2,r2,1
    6428:	e0bffd15 	stw	r2,-12(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
    642c:	00800074 	movhi	r2,1
    6430:	10b1c904 	addi	r2,r2,-14556
    6434:	10c00017 	ldw	r3,0(r2)
    6438:	e0bffd17 	ldw	r2,-12(fp)
    643c:	10800003 	ldbu	r2,0(r2)
    6440:	10803fcc 	andi	r2,r2,255
    6444:	1080201c 	xori	r2,r2,128
    6448:	10bfe004 	addi	r2,r2,-128
    644c:	1885883a 	add	r2,r3,r2
    6450:	10800003 	ldbu	r2,0(r2)
    6454:	10803fcc 	andi	r2,r2,255
    6458:	1080010c 	andi	r2,r2,4
    645c:	103fe61e 	bne	r2,zero,63f8 <lcd_handle_escape+0xe4>
    6460:	00000206 	br	646c <lcd_handle_escape+0x158>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
    6464:	00bfffc4 	movi	r2,-1
    6468:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
    646c:	e0bfff07 	ldb	r2,-4(fp)
    6470:	10c012a0 	cmpeqi	r3,r2,74
    6474:	18002a1e 	bne	r3,zero,6520 <lcd_handle_escape+0x20c>
    6478:	10c012c8 	cmpgei	r3,r2,75
    647c:	1800031e 	bne	r3,zero,648c <lcd_handle_escape+0x178>
    6480:	10801220 	cmpeqi	r2,r2,72
    6484:	1000051e 	bne	r2,zero,649c <lcd_handle_escape+0x188>
    6488:	00004c06 	br	65bc <lcd_handle_escape+0x2a8>
    648c:	10c012e0 	cmpeqi	r3,r2,75
    6490:	1800291e 	bne	r3,zero,6538 <lcd_handle_escape+0x224>
    6494:	108019a0 	cmpeqi	r2,r2,102
    6498:	10004826 	beq	r2,zero,65bc <lcd_handle_escape+0x2a8>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
    649c:	e0bffc17 	ldw	r2,-16(fp)
    64a0:	0080050e 	bge	zero,r2,64b8 <lcd_handle_escape+0x1a4>
      sp->x = parm2 - 1;
    64a4:	e0bffc17 	ldw	r2,-16(fp)
    64a8:	10bfffc4 	addi	r2,r2,-1
    64ac:	1007883a 	mov	r3,r2
    64b0:	e0bffe17 	ldw	r2,-8(fp)
    64b4:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
    64b8:	e0bffb17 	ldw	r2,-20(fp)
    64bc:	00803a0e 	bge	zero,r2,65a8 <lcd_handle_escape+0x294>
    {
      sp->y = parm1 - 1;
    64c0:	e0bffb17 	ldw	r2,-20(fp)
    64c4:	10bfffc4 	addi	r2,r2,-1
    64c8:	1007883a 	mov	r3,r2
    64cc:	e0bffe17 	ldw	r2,-8(fp)
    64d0:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
    64d4:	e0bffe17 	ldw	r2,-8(fp)
    64d8:	10800883 	ldbu	r2,34(r2)
    64dc:	10803fcc 	andi	r2,r2,255
    64e0:	10800170 	cmpltui	r2,r2,5
    64e4:	1000071e 	bne	r2,zero,6504 <lcd_handle_escape+0x1f0>
        sp->y = ALT_LCD_HEIGHT * 2;
    64e8:	e0bffe17 	ldw	r2,-8(fp)
    64ec:	00c00104 	movi	r3,4
    64f0:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
    64f4:	00000306 	br	6504 <lcd_handle_escape+0x1f0>
        lcd_scroll_up(sp);
    64f8:	e13ffe17 	ldw	r4,-8(fp)
    64fc:	00062480 	call	6248 <lcd_scroll_up>
    6500:	00000106 	br	6508 <lcd_handle_escape+0x1f4>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
    6504:	0001883a 	nop
    6508:	e0bffe17 	ldw	r2,-8(fp)
    650c:	10800883 	ldbu	r2,34(r2)
    6510:	10803fcc 	andi	r2,r2,255
    6514:	108000e8 	cmpgeui	r2,r2,3
    6518:	103ff71e 	bne	r2,zero,64f8 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
    }
    break;
    651c:	00002206 	br	65a8 <lcd_handle_escape+0x294>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
    6520:	e0bffb17 	ldw	r2,-20(fp)
    6524:	10800098 	cmpnei	r2,r2,2
    6528:	1000211e 	bne	r2,zero,65b0 <lcd_handle_escape+0x29c>
      lcd_clear_screen(sp);
    652c:	e13ffe17 	ldw	r4,-8(fp)
    6530:	0005f900 	call	5f90 <lcd_clear_screen>
    break;
    6534:	00001e06 	br	65b0 <lcd_handle_escape+0x29c>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
    6538:	e0bffb17 	ldw	r2,-20(fp)
    653c:	00801e16 	blt	zero,r2,65b8 <lcd_handle_escape+0x2a4>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
    6540:	e0bffe17 	ldw	r2,-8(fp)
    6544:	10800843 	ldbu	r2,33(r2)
    6548:	10803fcc 	andi	r2,r2,255
    654c:	10801428 	cmpgeui	r2,r2,80
    6550:	1000191e 	bne	r2,zero,65b8 <lcd_handle_escape+0x2a4>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    6554:	e0bffe17 	ldw	r2,-8(fp)
    6558:	10800883 	ldbu	r2,34(r2)
    655c:	10803fcc 	andi	r2,r2,255
    6560:	108018e4 	muli	r2,r2,99
    6564:	10801004 	addi	r2,r2,64
    6568:	e0fffe17 	ldw	r3,-8(fp)
    656c:	1887883a 	add	r3,r3,r2
    6570:	e0bffe17 	ldw	r2,-8(fp)
    6574:	10800843 	ldbu	r2,33(r2)
    6578:	10803fcc 	andi	r2,r2,255
    657c:	1887883a 	add	r3,r3,r2
    6580:	e0bffe17 	ldw	r2,-8(fp)
    6584:	10800843 	ldbu	r2,33(r2)
    6588:	10803fcc 	andi	r2,r2,255
    658c:	01001404 	movi	r4,80
    6590:	2085c83a 	sub	r2,r4,r2
    6594:	1809883a 	mov	r4,r3
    6598:	01400804 	movi	r5,32
    659c:	100d883a 	mov	r6,r2
    65a0:	000254c0 	call	254c <memset>
    }
    break;
    65a4:	00000406 	br	65b8 <lcd_handle_escape+0x2a4>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
    65a8:	0001883a 	nop
    65ac:	00000306 	br	65bc <lcd_handle_escape+0x2a8>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
    65b0:	0001883a 	nop
    65b4:	00000106 	br	65bc <lcd_handle_escape+0x2a8>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
    65b8:	0001883a 	nop
  }
}
    65bc:	e037883a 	mov	sp,fp
    65c0:	dfc00117 	ldw	ra,4(sp)
    65c4:	df000017 	ldw	fp,0(sp)
    65c8:	dec00204 	addi	sp,sp,8
    65cc:	f800283a 	ret

000065d0 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
    65d0:	defff304 	addi	sp,sp,-52
    65d4:	dfc00c15 	stw	ra,48(sp)
    65d8:	df000b15 	stw	fp,44(sp)
    65dc:	df000b04 	addi	fp,sp,44
    65e0:	e13ffc15 	stw	r4,-16(fp)
    65e4:	e17ffd15 	stw	r5,-12(fp)
    65e8:	e1bffe15 	stw	r6,-8(fp)
    65ec:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
    65f0:	e0bffe17 	ldw	r2,-8(fp)
    65f4:	e0fffd17 	ldw	r3,-12(fp)
    65f8:	1885883a 	add	r2,r3,r2
    65fc:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
    6600:	e0bffc17 	ldw	r2,-16(fp)
    6604:	00c00044 	movi	r3,1
    6608:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
    660c:	00009d06 	br	6884 <altera_avalon_lcd_16207_write+0x2b4>
  {
    char c = *ptr;
    6610:	e0bffd17 	ldw	r2,-12(fp)
    6614:	10800003 	ldbu	r2,0(r2)
    6618:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
    661c:	e0bffc17 	ldw	r2,-16(fp)
    6620:	10800903 	ldbu	r2,36(r2)
    6624:	10803fcc 	andi	r2,r2,255
    6628:	1080201c 	xori	r2,r2,128
    662c:	10bfe004 	addi	r2,r2,-128
    6630:	10003816 	blt	r2,zero,6714 <altera_avalon_lcd_16207_write+0x144>
    {
      unsigned int esccount = sp->esccount;
    6634:	e0bffc17 	ldw	r2,-16(fp)
    6638:	10800903 	ldbu	r2,36(r2)
    663c:	10803fcc 	andi	r2,r2,255
    6640:	1080201c 	xori	r2,r2,128
    6644:	10bfe004 	addi	r2,r2,-128
    6648:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
    664c:	e0bffa17 	ldw	r2,-24(fp)
    6650:	1000031e 	bne	r2,zero,6660 <altera_avalon_lcd_16207_write+0x90>
    6654:	e0bff907 	ldb	r2,-28(fp)
    6658:	108016d8 	cmpnei	r2,r2,91
    665c:	10000e1e 	bne	r2,zero,6698 <altera_avalon_lcd_16207_write+0xc8>
    6660:	e0bffa17 	ldw	r2,-24(fp)
    6664:	10001926 	beq	r2,zero,66cc <altera_avalon_lcd_16207_write+0xfc>
          (esccount > 0 && !isdigit(c) && c != ';'))
    6668:	00800074 	movhi	r2,1
    666c:	10b1c904 	addi	r2,r2,-14556
    6670:	10c00017 	ldw	r3,0(r2)
    6674:	e0bff907 	ldb	r2,-28(fp)
    6678:	1885883a 	add	r2,r3,r2
    667c:	10800003 	ldbu	r2,0(r2)
    6680:	10803fcc 	andi	r2,r2,255
    6684:	1080010c 	andi	r2,r2,4
    6688:	1000101e 	bne	r2,zero,66cc <altera_avalon_lcd_16207_write+0xfc>
    668c:	e0bff907 	ldb	r2,-28(fp)
    6690:	10800ee0 	cmpeqi	r2,r2,59
    6694:	10000d1e 	bne	r2,zero,66cc <altera_avalon_lcd_16207_write+0xfc>
      {
        sp->escape[esccount] = 0;
    6698:	e0fffc17 	ldw	r3,-16(fp)
    669c:	e0bffa17 	ldw	r2,-24(fp)
    66a0:	1885883a 	add	r2,r3,r2
    66a4:	10800a04 	addi	r2,r2,40
    66a8:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
    66ac:	e0bff907 	ldb	r2,-28(fp)
    66b0:	e13ffc17 	ldw	r4,-16(fp)
    66b4:	100b883a 	mov	r5,r2
    66b8:	00063140 	call	6314 <lcd_handle_escape>

        sp->esccount = -1;
    66bc:	e0bffc17 	ldw	r2,-16(fp)
    66c0:	00ffffc4 	movi	r3,-1
    66c4:	10c00905 	stb	r3,36(r2)
    66c8:	00006b06 	br	6878 <altera_avalon_lcd_16207_write+0x2a8>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
    66cc:	e0bffc17 	ldw	r2,-16(fp)
    66d0:	10800903 	ldbu	r2,36(r2)
    66d4:	10803fcc 	andi	r2,r2,255
    66d8:	108001e8 	cmpgeui	r2,r2,7
    66dc:	1000651e 	bne	r2,zero,6874 <altera_avalon_lcd_16207_write+0x2a4>
      {
        sp->escape[esccount] = c;
    66e0:	e0fffc17 	ldw	r3,-16(fp)
    66e4:	e0bffa17 	ldw	r2,-24(fp)
    66e8:	1885883a 	add	r2,r3,r2
    66ec:	10800a04 	addi	r2,r2,40
    66f0:	e0fff903 	ldbu	r3,-28(fp)
    66f4:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
    66f8:	e0bffc17 	ldw	r2,-16(fp)
    66fc:	10800903 	ldbu	r2,36(r2)
    6700:	10800044 	addi	r2,r2,1
    6704:	1007883a 	mov	r3,r2
    6708:	e0bffc17 	ldw	r2,-16(fp)
    670c:	10c00905 	stb	r3,36(r2)
    6710:	00005806 	br	6874 <altera_avalon_lcd_16207_write+0x2a4>
      }
    }
    else if (c == 27) /* ESC */
    6714:	e0bff907 	ldb	r2,-28(fp)
    6718:	108006d8 	cmpnei	r2,r2,27
    671c:	1000031e 	bne	r2,zero,672c <altera_avalon_lcd_16207_write+0x15c>
    {
      sp->esccount = 0;
    6720:	e0bffc17 	ldw	r2,-16(fp)
    6724:	10000905 	stb	zero,36(r2)
    6728:	00005306 	br	6878 <altera_avalon_lcd_16207_write+0x2a8>
    }
    else if (c == '\r')
    672c:	e0bff907 	ldb	r2,-28(fp)
    6730:	10800358 	cmpnei	r2,r2,13
    6734:	1000031e 	bne	r2,zero,6744 <altera_avalon_lcd_16207_write+0x174>
    {
      sp->x = 0;
    6738:	e0bffc17 	ldw	r2,-16(fp)
    673c:	10000845 	stb	zero,33(r2)
    6740:	00004d06 	br	6878 <altera_avalon_lcd_16207_write+0x2a8>
    }
    else if (c == '\n')
    6744:	e0bff907 	ldb	r2,-28(fp)
    6748:	10800298 	cmpnei	r2,r2,10
    674c:	1000101e 	bne	r2,zero,6790 <altera_avalon_lcd_16207_write+0x1c0>
    {
      sp->x = 0;
    6750:	e0bffc17 	ldw	r2,-16(fp)
    6754:	10000845 	stb	zero,33(r2)
      sp->y++;
    6758:	e0bffc17 	ldw	r2,-16(fp)
    675c:	10800883 	ldbu	r2,34(r2)
    6760:	10800044 	addi	r2,r2,1
    6764:	1007883a 	mov	r3,r2
    6768:	e0bffc17 	ldw	r2,-16(fp)
    676c:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
    6770:	e0bffc17 	ldw	r2,-16(fp)
    6774:	10800883 	ldbu	r2,34(r2)
    6778:	10803fcc 	andi	r2,r2,255
    677c:	108000f0 	cmpltui	r2,r2,3
    6780:	10003d1e 	bne	r2,zero,6878 <altera_avalon_lcd_16207_write+0x2a8>
        lcd_scroll_up(sp);
    6784:	e13ffc17 	ldw	r4,-16(fp)
    6788:	00062480 	call	6248 <lcd_scroll_up>
    678c:	00003a06 	br	6878 <altera_avalon_lcd_16207_write+0x2a8>
    }
    else if (c == '\b')
    6790:	e0bff907 	ldb	r2,-28(fp)
    6794:	10800218 	cmpnei	r2,r2,8
    6798:	10000b1e 	bne	r2,zero,67c8 <altera_avalon_lcd_16207_write+0x1f8>
    {
      if (sp->x > 0)
    679c:	e0bffc17 	ldw	r2,-16(fp)
    67a0:	10800843 	ldbu	r2,33(r2)
    67a4:	10803fcc 	andi	r2,r2,255
    67a8:	10003326 	beq	r2,zero,6878 <altera_avalon_lcd_16207_write+0x2a8>
        sp->x--;
    67ac:	e0bffc17 	ldw	r2,-16(fp)
    67b0:	10800843 	ldbu	r2,33(r2)
    67b4:	10bfffc4 	addi	r2,r2,-1
    67b8:	1007883a 	mov	r3,r2
    67bc:	e0bffc17 	ldw	r2,-16(fp)
    67c0:	10c00845 	stb	r3,33(r2)
    67c4:	00002c06 	br	6878 <altera_avalon_lcd_16207_write+0x2a8>
    }
    else if (isprint(c))
    67c8:	00800074 	movhi	r2,1
    67cc:	10b1c904 	addi	r2,r2,-14556
    67d0:	10c00017 	ldw	r3,0(r2)
    67d4:	e0bff907 	ldb	r2,-28(fp)
    67d8:	1885883a 	add	r2,r3,r2
    67dc:	10800003 	ldbu	r2,0(r2)
    67e0:	10803fcc 	andi	r2,r2,255
    67e4:	1080201c 	xori	r2,r2,128
    67e8:	10bfe004 	addi	r2,r2,-128
    67ec:	108025cc 	andi	r2,r2,151
    67f0:	10002126 	beq	r2,zero,6878 <altera_avalon_lcd_16207_write+0x2a8>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
    67f4:	e0bffc17 	ldw	r2,-16(fp)
    67f8:	10800883 	ldbu	r2,34(r2)
    67fc:	10803fcc 	andi	r2,r2,255
    6800:	108000b0 	cmpltui	r2,r2,2
    6804:	1000021e 	bne	r2,zero,6810 <altera_avalon_lcd_16207_write+0x240>
        lcd_scroll_up(sp);
    6808:	e13ffc17 	ldw	r4,-16(fp)
    680c:	00062480 	call	6248 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
    6810:	e0bffc17 	ldw	r2,-16(fp)
    6814:	10800843 	ldbu	r2,33(r2)
    6818:	10803fcc 	andi	r2,r2,255
    681c:	10801428 	cmpgeui	r2,r2,80
    6820:	10000d1e 	bne	r2,zero,6858 <altera_avalon_lcd_16207_write+0x288>
        sp->line[sp->y].data[sp->x] = c;
    6824:	e0bffc17 	ldw	r2,-16(fp)
    6828:	10800883 	ldbu	r2,34(r2)
    682c:	10c03fcc 	andi	r3,r2,255
    6830:	e0bffc17 	ldw	r2,-16(fp)
    6834:	10800843 	ldbu	r2,33(r2)
    6838:	10803fcc 	andi	r2,r2,255
    683c:	e13ffc17 	ldw	r4,-16(fp)
    6840:	18c018e4 	muli	r3,r3,99
    6844:	20c7883a 	add	r3,r4,r3
    6848:	1885883a 	add	r2,r3,r2
    684c:	10801004 	addi	r2,r2,64
    6850:	e0fff903 	ldbu	r3,-28(fp)
    6854:	10c00005 	stb	r3,0(r2)

      sp->x++;
    6858:	e0bffc17 	ldw	r2,-16(fp)
    685c:	10800843 	ldbu	r2,33(r2)
    6860:	10800044 	addi	r2,r2,1
    6864:	1007883a 	mov	r3,r2
    6868:	e0bffc17 	ldw	r2,-16(fp)
    686c:	10c00845 	stb	r3,33(r2)
    6870:	00000106 	br	6878 <altera_avalon_lcd_16207_write+0x2a8>
        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
      {
        sp->escape[esccount] = c;
        sp->esccount++;
    6874:	0001883a 	nop

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
    6878:	e0bffd17 	ldw	r2,-12(fp)
    687c:	10800044 	addi	r2,r2,1
    6880:	e0bffd15 	stw	r2,-12(fp)
    6884:	e0fffd17 	ldw	r3,-12(fp)
    6888:	e0bff817 	ldw	r2,-32(fp)
    688c:	18bf6036 	bltu	r3,r2,6610 <altera_avalon_lcd_16207_write+0x40>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
    6890:	00800404 	movi	r2,16
    6894:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    6898:	e03ff515 	stw	zero,-44(fp)
    689c:	00003706 	br	697c <altera_avalon_lcd_16207_write+0x3ac>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
    68a0:	00801404 	movi	r2,80
    68a4:	e0bff715 	stw	r2,-36(fp)
    68a8:	00001106 	br	68f0 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
    68ac:	e0bff717 	ldw	r2,-36(fp)
    68b0:	10bfffc4 	addi	r2,r2,-1
    68b4:	e13ffc17 	ldw	r4,-16(fp)
    68b8:	e0fff517 	ldw	r3,-44(fp)
    68bc:	18c018e4 	muli	r3,r3,99
    68c0:	20c7883a 	add	r3,r4,r3
    68c4:	1885883a 	add	r2,r3,r2
    68c8:	10801004 	addi	r2,r2,64
    68cc:	10800003 	ldbu	r2,0(r2)
    68d0:	10803fcc 	andi	r2,r2,255
    68d4:	1080201c 	xori	r2,r2,128
    68d8:	10bfe004 	addi	r2,r2,-128
    68dc:	10800820 	cmpeqi	r2,r2,32
    68e0:	10000626 	beq	r2,zero,68fc <altera_avalon_lcd_16207_write+0x32c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
    68e4:	e0bff717 	ldw	r2,-36(fp)
    68e8:	10bfffc4 	addi	r2,r2,-1
    68ec:	e0bff715 	stw	r2,-36(fp)
    68f0:	e0bff717 	ldw	r2,-36(fp)
    68f4:	00bfed16 	blt	zero,r2,68ac <altera_avalon_lcd_16207_write+0x2dc>
    68f8:	00000106 	br	6900 <altera_avalon_lcd_16207_write+0x330>
      if (sp->line[y].data[width-1] != ' ')
        break;
    68fc:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
    6900:	e0bff717 	ldw	r2,-36(fp)
    6904:	10800448 	cmpgei	r2,r2,17
    6908:	1000031e 	bne	r2,zero,6918 <altera_avalon_lcd_16207_write+0x348>
      width = ALT_LCD_WIDTH;
    690c:	00800404 	movi	r2,16
    6910:	e0bff715 	stw	r2,-36(fp)
    6914:	00000306 	br	6924 <altera_avalon_lcd_16207_write+0x354>
    else
      width++;
    6918:	e0bff717 	ldw	r2,-36(fp)
    691c:	10800044 	addi	r2,r2,1
    6920:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
    6924:	e0bff717 	ldw	r2,-36(fp)
    6928:	1007883a 	mov	r3,r2
    692c:	e13ffc17 	ldw	r4,-16(fp)
    6930:	e0bff517 	ldw	r2,-44(fp)
    6934:	108018e4 	muli	r2,r2,99
    6938:	2085883a 	add	r2,r4,r2
    693c:	10802404 	addi	r2,r2,144
    6940:	10c00045 	stb	r3,1(r2)
    if (widthmax < width)
    6944:	e0fff617 	ldw	r3,-40(fp)
    6948:	e0bff717 	ldw	r2,-36(fp)
    694c:	1880020e 	bge	r3,r2,6958 <altera_avalon_lcd_16207_write+0x388>
      widthmax = width;
    6950:	e0bff717 	ldw	r2,-36(fp)
    6954:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
    6958:	e0fffc17 	ldw	r3,-16(fp)
    695c:	e0bff517 	ldw	r2,-44(fp)
    6960:	108018e4 	muli	r2,r2,99
    6964:	1885883a 	add	r2,r3,r2
    6968:	10802404 	addi	r2,r2,144
    696c:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    6970:	e0bff517 	ldw	r2,-44(fp)
    6974:	10800044 	addi	r2,r2,1
    6978:	e0bff515 	stw	r2,-44(fp)
    697c:	e0bff517 	ldw	r2,-44(fp)
    6980:	10800090 	cmplti	r2,r2,2
    6984:	103fc61e 	bne	r2,zero,68a0 <altera_avalon_lcd_16207_write+0x2d0>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
    6988:	e0bff617 	ldw	r2,-40(fp)
    698c:	10800448 	cmpgei	r2,r2,17
    6990:	1000031e 	bne	r2,zero,69a0 <altera_avalon_lcd_16207_write+0x3d0>
    sp->scrollmax = 0;
    6994:	e0bffc17 	ldw	r2,-16(fp)
    6998:	10000985 	stb	zero,38(r2)
    699c:	00002d06 	br	6a54 <altera_avalon_lcd_16207_write+0x484>
  else
  {
    widthmax *= 2;
    69a0:	e0bff617 	ldw	r2,-40(fp)
    69a4:	1085883a 	add	r2,r2,r2
    69a8:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
    69ac:	e0bff617 	ldw	r2,-40(fp)
    69b0:	1007883a 	mov	r3,r2
    69b4:	e0bffc17 	ldw	r2,-16(fp)
    69b8:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    69bc:	e03ff515 	stw	zero,-44(fp)
    69c0:	00002106 	br	6a48 <altera_avalon_lcd_16207_write+0x478>
      if (sp->line[y].width > ALT_LCD_WIDTH)
    69c4:	e0fffc17 	ldw	r3,-16(fp)
    69c8:	e0bff517 	ldw	r2,-44(fp)
    69cc:	108018e4 	muli	r2,r2,99
    69d0:	1885883a 	add	r2,r3,r2
    69d4:	10802404 	addi	r2,r2,144
    69d8:	10800043 	ldbu	r2,1(r2)
    69dc:	10803fcc 	andi	r2,r2,255
    69e0:	1080201c 	xori	r2,r2,128
    69e4:	10bfe004 	addi	r2,r2,-128
    69e8:	10800450 	cmplti	r2,r2,17
    69ec:	1000131e 	bne	r2,zero,6a3c <altera_avalon_lcd_16207_write+0x46c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
    69f0:	e0fffc17 	ldw	r3,-16(fp)
    69f4:	e0bff517 	ldw	r2,-44(fp)
    69f8:	108018e4 	muli	r2,r2,99
    69fc:	1885883a 	add	r2,r3,r2
    6a00:	10802404 	addi	r2,r2,144
    6a04:	10800043 	ldbu	r2,1(r2)
    6a08:	10803fcc 	andi	r2,r2,255
    6a0c:	1080201c 	xori	r2,r2,128
    6a10:	10bfe004 	addi	r2,r2,-128
    6a14:	1006923a 	slli	r3,r2,8
    6a18:	e0bff617 	ldw	r2,-40(fp)
    6a1c:	1885283a 	div	r2,r3,r2
    6a20:	1007883a 	mov	r3,r2
    6a24:	e13ffc17 	ldw	r4,-16(fp)
    6a28:	e0bff517 	ldw	r2,-44(fp)
    6a2c:	108018e4 	muli	r2,r2,99
    6a30:	2085883a 	add	r2,r4,r2
    6a34:	10802404 	addi	r2,r2,144
    6a38:	10c00085 	stb	r3,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
    6a3c:	e0bff517 	ldw	r2,-44(fp)
    6a40:	10800044 	addi	r2,r2,1
    6a44:	e0bff515 	stw	r2,-44(fp)
    6a48:	e0bff517 	ldw	r2,-44(fp)
    6a4c:	10800090 	cmplti	r2,r2,2
    6a50:	103fdc1e 	bne	r2,zero,69c4 <altera_avalon_lcd_16207_write+0x3f4>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
    6a54:	e0bffc17 	ldw	r2,-16(fp)
    6a58:	10800943 	ldbu	r2,37(r2)
    6a5c:	10803fcc 	andi	r2,r2,255
    6a60:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
    6a64:	e13ffc17 	ldw	r4,-16(fp)
    6a68:	000605c0 	call	605c <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
    6a6c:	e0bffc17 	ldw	r2,-16(fp)
    6a70:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
    6a74:	e0bffc17 	ldw	r2,-16(fp)
    6a78:	10800943 	ldbu	r2,37(r2)
    6a7c:	10c03fcc 	andi	r3,r2,255
    6a80:	e0bffb17 	ldw	r2,-20(fp)
    6a84:	18800426 	beq	r3,r2,6a98 <altera_avalon_lcd_16207_write+0x4c8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
    6a88:	e0bffc17 	ldw	r2,-16(fp)
    6a8c:	00c00044 	movi	r3,1
    6a90:	10c009c5 	stb	r3,39(r2)
  }
    6a94:	003fef06 	br	6a54 <altera_avalon_lcd_16207_write+0x484>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
    6a98:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
    6a9c:	e0bffe17 	ldw	r2,-8(fp)
}
    6aa0:	e037883a 	mov	sp,fp
    6aa4:	dfc00117 	ldw	ra,4(sp)
    6aa8:	df000017 	ldw	fp,0(sp)
    6aac:	dec00204 	addi	sp,sp,8
    6ab0:	f800283a 	ret

00006ab4 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
    6ab4:	defffc04 	addi	sp,sp,-16
    6ab8:	dfc00315 	stw	ra,12(sp)
    6abc:	df000215 	stw	fp,8(sp)
    6ac0:	df000204 	addi	fp,sp,8
    6ac4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
    6ac8:	e0bfff17 	ldw	r2,-4(fp)
    6acc:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
    6ad0:	e0bffe17 	ldw	r2,-8(fp)
    6ad4:	10800943 	ldbu	r2,37(r2)
    6ad8:	10803fcc 	andi	r2,r2,255
    6adc:	10c00044 	addi	r3,r2,1
    6ae0:	e0bffe17 	ldw	r2,-8(fp)
    6ae4:	10800983 	ldbu	r2,38(r2)
    6ae8:	10803fcc 	andi	r2,r2,255
    6aec:	18800316 	blt	r3,r2,6afc <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
    6af0:	e0bffe17 	ldw	r2,-8(fp)
    6af4:	10000945 	stb	zero,37(r2)
    6af8:	00000606 	br	6b14 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
    6afc:	e0bffe17 	ldw	r2,-8(fp)
    6b00:	10800943 	ldbu	r2,37(r2)
    6b04:	10800044 	addi	r2,r2,1
    6b08:	1007883a 	mov	r3,r2
    6b0c:	e0bffe17 	ldw	r2,-8(fp)
    6b10:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
    6b14:	e0bffe17 	ldw	r2,-8(fp)
    6b18:	10800983 	ldbu	r2,38(r2)
    6b1c:	10803fcc 	andi	r2,r2,255
    6b20:	10000826 	beq	r2,zero,6b44 <alt_lcd_16207_timeout+0x90>
    6b24:	e0bffe17 	ldw	r2,-8(fp)
    6b28:	108009c3 	ldbu	r2,39(r2)
    6b2c:	10803fcc 	andi	r2,r2,255
    6b30:	1080201c 	xori	r2,r2,128
    6b34:	10bfe004 	addi	r2,r2,-128
    6b38:	1000021e 	bne	r2,zero,6b44 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
    6b3c:	e13ffe17 	ldw	r4,-8(fp)
    6b40:	000605c0 	call	605c <lcd_repaint_screen>

  return sp->period;
    6b44:	e0bffe17 	ldw	r2,-8(fp)
    6b48:	10800717 	ldw	r2,28(r2)
}
    6b4c:	e037883a 	mov	sp,fp
    6b50:	dfc00117 	ldw	ra,4(sp)
    6b54:	df000017 	ldw	fp,0(sp)
    6b58:	dec00204 	addi	sp,sp,8
    6b5c:	f800283a 	ret

00006b60 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
    6b60:	defffc04 	addi	sp,sp,-16
    6b64:	dfc00315 	stw	ra,12(sp)
    6b68:	df000215 	stw	fp,8(sp)
    6b6c:	df000204 	addi	fp,sp,8
    6b70:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
    6b74:	e0bfff17 	ldw	r2,-4(fp)
    6b78:	10800017 	ldw	r2,0(r2)
    6b7c:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
    6b80:	e0bfff17 	ldw	r2,-4(fp)
    6b84:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
    6b88:	010ea604 	movi	r4,15000
    6b8c:	00094280 	call	9428 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
    6b90:	e0bffe17 	ldw	r2,-8(fp)
    6b94:	00c00c04 	movi	r3,48
    6b98:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
    6b9c:	01040104 	movi	r4,4100
    6ba0:	00094280 	call	9428 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
    6ba4:	e0bffe17 	ldw	r2,-8(fp)
    6ba8:	00c00c04 	movi	r3,48
    6bac:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
    6bb0:	0100fa04 	movi	r4,1000
    6bb4:	00094280 	call	9428 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
    6bb8:	e0bffe17 	ldw	r2,-8(fp)
    6bbc:	00c00c04 	movi	r3,48
    6bc0:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
    6bc4:	e13fff17 	ldw	r4,-4(fp)
    6bc8:	01400e04 	movi	r5,56
    6bcc:	0005e0c0 	call	5e0c <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
    6bd0:	e13fff17 	ldw	r4,-4(fp)
    6bd4:	01400204 	movi	r5,8
    6bd8:	0005e0c0 	call	5e0c <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
    6bdc:	e13fff17 	ldw	r4,-4(fp)
    6be0:	0005f900 	call	5f90 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
    6be4:	e13fff17 	ldw	r4,-4(fp)
    6be8:	01400184 	movi	r5,6
    6bec:	0005e0c0 	call	5e0c <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
    6bf0:	e13fff17 	ldw	r4,-4(fp)
    6bf4:	01400304 	movi	r5,12
    6bf8:	0005e0c0 	call	5e0c <lcd_write_command>

  sp->esccount = -1;
    6bfc:	e0bfff17 	ldw	r2,-4(fp)
    6c00:	00ffffc4 	movi	r3,-1
    6c04:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
    6c08:	e0bfff17 	ldw	r2,-4(fp)
    6c0c:	10800a04 	addi	r2,r2,40
    6c10:	1009883a 	mov	r4,r2
    6c14:	000b883a 	mov	r5,zero
    6c18:	01800204 	movi	r6,8
    6c1c:	000254c0 	call	254c <memset>

  sp->scrollpos = 0;
    6c20:	e0bfff17 	ldw	r2,-4(fp)
    6c24:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
    6c28:	e0bfff17 	ldw	r2,-4(fp)
    6c2c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
    6c30:	e0bfff17 	ldw	r2,-4(fp)
    6c34:	100009c5 	stb	zero,39(r2)
    6c38:	00800074 	movhi	r2,1
    6c3c:	10b9b904 	addi	r2,r2,-6428
    6c40:	10800017 	ldw	r2,0(r2)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
    6c44:	1007883a 	mov	r3,r2
    6c48:	00800284 	movi	r2,10
    6c4c:	1885203a 	divu	r2,r3,r2
    6c50:	1007883a 	mov	r3,r2
    6c54:	e0bfff17 	ldw	r2,-4(fp)
    6c58:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
    6c5c:	e0bfff17 	ldw	r2,-4(fp)
    6c60:	10c00104 	addi	r3,r2,4
    6c64:	e0bfff17 	ldw	r2,-4(fp)
    6c68:	10800717 	ldw	r2,28(r2)
    6c6c:	1809883a 	mov	r4,r3
    6c70:	100b883a 	mov	r5,r2
    6c74:	01800034 	movhi	r6,0
    6c78:	319aad04 	addi	r6,r6,27316
    6c7c:	e1ffff17 	ldw	r7,-4(fp)
    6c80:	00089ac0 	call	89ac <alt_alarm_start>
}
    6c84:	e037883a 	mov	sp,fp
    6c88:	dfc00117 	ldw	ra,4(sp)
    6c8c:	df000017 	ldw	fp,0(sp)
    6c90:	dec00204 	addi	sp,sp,8
    6c94:	f800283a 	ret

00006c98 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
    6c98:	defffa04 	addi	sp,sp,-24
    6c9c:	dfc00515 	stw	ra,20(sp)
    6ca0:	df000415 	stw	fp,16(sp)
    6ca4:	df000404 	addi	fp,sp,16
    6ca8:	e13ffd15 	stw	r4,-12(fp)
    6cac:	e17ffe15 	stw	r5,-8(fp)
    6cb0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
    6cb4:	e0bffd17 	ldw	r2,-12(fp)
    6cb8:	10800017 	ldw	r2,0(r2)
    6cbc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
    6cc0:	e0bffc17 	ldw	r2,-16(fp)
    6cc4:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    6cc8:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
    6ccc:	10800217 	ldw	r2,8(r2)
    6cd0:	1809883a 	mov	r4,r3
    6cd4:	e17ffe17 	ldw	r5,-8(fp)
    6cd8:	e1bfff17 	ldw	r6,-4(fp)
    6cdc:	100f883a 	mov	r7,r2
    6ce0:	00065d00 	call	65d0 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
    6ce4:	e037883a 	mov	sp,fp
    6ce8:	dfc00117 	ldw	ra,4(sp)
    6cec:	df000017 	ldw	fp,0(sp)
    6cf0:	dec00204 	addi	sp,sp,8
    6cf4:	f800283a 	ret

00006cf8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    6cf8:	defffe04 	addi	sp,sp,-8
    6cfc:	dfc00115 	stw	ra,4(sp)
    6d00:	df000015 	stw	fp,0(sp)
    6d04:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    6d08:	00800074 	movhi	r2,1
    6d0c:	10b1c004 	addi	r2,r2,-14592
    6d10:	10800017 	ldw	r2,0(r2)
    6d14:	10000526 	beq	r2,zero,6d2c <alt_get_errno+0x34>
    6d18:	00800074 	movhi	r2,1
    6d1c:	10b1c004 	addi	r2,r2,-14592
    6d20:	10800017 	ldw	r2,0(r2)
    6d24:	103ee83a 	callr	r2
    6d28:	00000206 	br	6d34 <alt_get_errno+0x3c>
    6d2c:	00800074 	movhi	r2,1
    6d30:	10b9b404 	addi	r2,r2,-6448
}
    6d34:	e037883a 	mov	sp,fp
    6d38:	dfc00117 	ldw	ra,4(sp)
    6d3c:	df000017 	ldw	fp,0(sp)
    6d40:	dec00204 	addi	sp,sp,8
    6d44:	f800283a 	ret

00006d48 <alt_avalon_sgdma_do_async_transfer>:
 * - 0 for success, or various errors defined in <errno.h>
 */
int alt_avalon_sgdma_do_async_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
    6d48:	defffc04 	addi	sp,sp,-16
    6d4c:	df000315 	stw	fp,12(sp)
    6d50:	df000304 	addi	fp,sp,12
    6d54:	e13ffe15 	stw	r4,-8(fp)
    6d58:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  /* Return with error immediately if controller is busy */
  if( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
    6d5c:	e0bffe17 	ldw	r2,-8(fp)
    6d60:	10800317 	ldw	r2,12(r2)
    6d64:	10800037 	ldwio	r2,0(r2)
    6d68:	1080040c 	andi	r2,r2,16
    6d6c:	10000226 	beq	r2,zero,6d78 <alt_avalon_sgdma_do_async_transfer+0x30>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) ) {
    return -EBUSY;
    6d70:	00bffc04 	movi	r2,-16
    6d74:	00003906 	br	6e5c <alt_avalon_sgdma_do_async_transfer+0x114>
  }

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
    6d78:	e0bffe17 	ldw	r2,-8(fp)
    6d7c:	10800317 	ldw	r2,12(r2)
    6d80:	10800404 	addi	r2,r2,16
    6d84:	e0fffe17 	ldw	r3,-8(fp)
    6d88:	18c00317 	ldw	r3,12(r3)
    6d8c:	18c00404 	addi	r3,r3,16
    6d90:	19000037 	ldwio	r4,0(r3)
    6d94:	00fff7c4 	movi	r3,-33
    6d98:	20c6703a 	and	r3,r4,r3
    6d9c:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
    6da0:	e0bffe17 	ldw	r2,-8(fp)
    6da4:	10800317 	ldw	r2,12(r2)
    6da8:	00c03fc4 	movi	r3,255
    6dac:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
    6db0:	e0bffe17 	ldw	r2,-8(fp)
    6db4:	10800317 	ldw	r2,12(r2)
    6db8:	10800804 	addi	r2,r2,32
    6dbc:	e0ffff17 	ldw	r3,-4(fp)
    6dc0:	10c00035 	stwio	r3,0(r2)
   *  - Stop on an error with any particular descriptor
   *  - Include any control register bits registered with along with
   *    the callback routine (effectively, interrupts are controlled
   *    via the control bits set during callback-register time).
   */
  if(dev->callback) {
    6dc4:	e0bffe17 	ldw	r2,-8(fp)
    6dc8:	10800917 	ldw	r2,36(r2)
    6dcc:	10001126 	beq	r2,zero,6e14 <alt_avalon_sgdma_do_async_transfer+0xcc>
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
    6dd0:	e0bffe17 	ldw	r2,-8(fp)
    6dd4:	10800317 	ldw	r2,12(r2)
    6dd8:	10800404 	addi	r2,r2,16
    6ddc:	10800037 	ldwio	r2,0(r2)
    6de0:	e0bffd15 	stw	r2,-12(fp)

    control |= (dev->chain_control                          |
    6de4:	e0bffe17 	ldw	r2,-8(fp)
    6de8:	10c00b17 	ldw	r3,44(r2)
    6dec:	e0bffd17 	ldw	r2,-12(fp)
    6df0:	1884b03a 	or	r2,r3,r2
    6df4:	10801814 	ori	r2,r2,96
    6df8:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK  );

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
    6dfc:	e0bffe17 	ldw	r2,-8(fp)
    6e00:	10800317 	ldw	r2,12(r2)
    6e04:	10800404 	addi	r2,r2,16
    6e08:	e0fffd17 	ldw	r3,-12(fp)
    6e0c:	10c00035 	stwio	r3,0(r2)
    6e10:	00001106 	br	6e58 <alt_avalon_sgdma_do_async_transfer+0x110>
   *   - Run
   *   - Stop on an error with any particular descriptor
   *   - Disable interrupt generation
   */
  else {
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
    6e14:	e0bffe17 	ldw	r2,-8(fp)
    6e18:	10800317 	ldw	r2,12(r2)
    6e1c:	10800404 	addi	r2,r2,16
    6e20:	10800037 	ldwio	r2,0(r2)
    6e24:	e0bffd15 	stw	r2,-12(fp)

    control |= (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
    6e28:	e0bffd17 	ldw	r2,-12(fp)
    6e2c:	10801814 	ori	r2,r2,96
    6e30:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK );
    control &= ~ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK;
    6e34:	e0fffd17 	ldw	r3,-12(fp)
    6e38:	00bffbc4 	movi	r2,-17
    6e3c:	1884703a 	and	r2,r3,r2
    6e40:	e0bffd15 	stw	r2,-12(fp)

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
    6e44:	e0bffe17 	ldw	r2,-8(fp)
    6e48:	10800317 	ldw	r2,12(r2)
    6e4c:	10800404 	addi	r2,r2,16
    6e50:	e0fffd17 	ldw	r3,-12(fp)
    6e54:	10c00035 	stwio	r3,0(r2)

  /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
  return 0;
    6e58:	0005883a 	mov	r2,zero
}
    6e5c:	e037883a 	mov	sp,fp
    6e60:	df000017 	ldw	fp,0(sp)
    6e64:	dec00104 	addi	sp,sp,4
    6e68:	f800283a 	ret

00006e6c <alt_avalon_sgdma_do_sync_transfer>:
 * - status: Content of SGDMA status register.
 */
alt_u8 alt_avalon_sgdma_do_sync_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
    6e6c:	defffc04 	addi	sp,sp,-16
    6e70:	df000315 	stw	fp,12(sp)
    6e74:	df000304 	addi	fp,sp,12
    6e78:	e13ffe15 	stw	r4,-8(fp)
    6e7c:	e17fff15 	stw	r5,-4(fp)
  alt_u8 status;

  /* Wait for any pending transfers to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
    6e80:	0001883a 	nop
    6e84:	e0bffe17 	ldw	r2,-8(fp)
    6e88:	10800317 	ldw	r2,12(r2)
    6e8c:	10800037 	ldwio	r2,0(r2)
    6e90:	1080040c 	andi	r2,r2,16
    6e94:	103ffb1e 	bne	r2,zero,6e84 <alt_avalon_sgdma_do_sync_transfer+0x18>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );


  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
    6e98:	e0bffe17 	ldw	r2,-8(fp)
    6e9c:	10800317 	ldw	r2,12(r2)
    6ea0:	10800404 	addi	r2,r2,16
    6ea4:	e0fffe17 	ldw	r3,-8(fp)
    6ea8:	18c00317 	ldw	r3,12(r3)
    6eac:	18c00404 	addi	r3,r3,16
    6eb0:	19000037 	ldwio	r4,0(r3)
    6eb4:	00fff7c4 	movi	r3,-33
    6eb8:	20c6703a 	and	r3,r4,r3
    6ebc:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
    6ec0:	e0bffe17 	ldw	r2,-8(fp)
    6ec4:	10800317 	ldw	r2,12(r2)
    6ec8:	00c03fc4 	movi	r3,255
    6ecc:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
    6ed0:	e0bffe17 	ldw	r2,-8(fp)
    6ed4:	10800317 	ldw	r2,12(r2)
    6ed8:	10800804 	addi	r2,r2,32
    6edc:	e0ffff17 	ldw	r3,-4(fp)
    6ee0:	10c00035 	stwio	r3,0(r2)
   * Set up SGDMA controller to:
   * - Disable interrupt generation
   * - Run once a valid descriptor is written to controller
   * - Stop on an error with any particular descriptor
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
    6ee4:	e0bffe17 	ldw	r2,-8(fp)
    6ee8:	10800317 	ldw	r2,12(r2)
    6eec:	10800404 	addi	r2,r2,16
    6ef0:	e0fffe17 	ldw	r3,-8(fp)
    6ef4:	18c00317 	ldw	r3,12(r3)
    6ef8:	18c00404 	addi	r3,r3,16
    6efc:	18c00037 	ldwio	r3,0(r3)
    6f00:	18c01814 	ori	r3,r3,96
    6f04:	10c00035 	stwio	r3,0(r2)
    (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK |
     ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK | 
     IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base)) );

  /* Wait for the descriptor (chain) to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
    6f08:	0001883a 	nop
    6f0c:	e0bffe17 	ldw	r2,-8(fp)
    6f10:	10800317 	ldw	r2,12(r2)
    6f14:	10800037 	ldwio	r2,0(r2)
    6f18:	1080040c 	andi	r2,r2,16
    6f1c:	103ffb1e 	bne	r2,zero,6f0c <alt_avalon_sgdma_do_sync_transfer+0xa0>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
    6f20:	e0bffe17 	ldw	r2,-8(fp)
    6f24:	10800317 	ldw	r2,12(r2)
    6f28:	10800404 	addi	r2,r2,16
    6f2c:	e0fffe17 	ldw	r3,-8(fp)
    6f30:	18c00317 	ldw	r3,12(r3)
    6f34:	18c00404 	addi	r3,r3,16
    6f38:	19000037 	ldwio	r4,0(r3)
    6f3c:	00fff7c4 	movi	r3,-33
    6f40:	20c6703a 	and	r3,r4,r3
    6f44:	10c00035 	stwio	r3,0(r2)
    (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) &
     ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK) );

  /* Get & clear status register contents */
  status = IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base);
    6f48:	e0bffe17 	ldw	r2,-8(fp)
    6f4c:	10800317 	ldw	r2,12(r2)
    6f50:	10800037 	ldwio	r2,0(r2)
    6f54:	e0bffd05 	stb	r2,-12(fp)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
    6f58:	e0bffe17 	ldw	r2,-8(fp)
    6f5c:	10800317 	ldw	r2,12(r2)
    6f60:	00c03fc4 	movi	r3,255
    6f64:	10c00035 	stwio	r3,0(r2)

  return status;
    6f68:	e0bffd03 	ldbu	r2,-12(fp)
}
    6f6c:	e037883a 	mov	sp,fp
    6f70:	df000017 	ldw	fp,0(sp)
    6f74:	dec00104 	addi	sp,sp,4
    6f78:	f800283a 	ret

00006f7c <alt_avalon_sgdma_construct_mem_to_mem_desc>:
  alt_u32              *read_addr,
  alt_u32              *write_addr,
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed)
{
    6f7c:	defff404 	addi	sp,sp,-48
    6f80:	dfc00b15 	stw	ra,44(sp)
    6f84:	df000a15 	stw	fp,40(sp)
    6f88:	df000a04 	addi	fp,sp,40
    6f8c:	e13ffb15 	stw	r4,-20(fp)
    6f90:	e17ffc15 	stw	r5,-16(fp)
    6f94:	e1bffd15 	stw	r6,-12(fp)
    6f98:	e1fffe15 	stw	r7,-8(fp)
    6f9c:	e0800217 	ldw	r2,8(fp)
    6fa0:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_mem_desc_burst(desc, next, read_addr, 
    6fa4:	e0bfff0b 	ldhu	r2,-4(fp)
    6fa8:	d8800015 	stw	r2,0(sp)
    6fac:	e0800317 	ldw	r2,12(fp)
    6fb0:	d8800115 	stw	r2,4(sp)
    6fb4:	e0800417 	ldw	r2,16(fp)
    6fb8:	d8800215 	stw	r2,8(sp)
    6fbc:	d8000315 	stw	zero,12(sp)
    6fc0:	d8000415 	stw	zero,16(sp)
    6fc4:	e13ffb17 	ldw	r4,-20(fp)
    6fc8:	e17ffc17 	ldw	r5,-16(fp)
    6fcc:	e1bffd17 	ldw	r6,-12(fp)
    6fd0:	e1fffe17 	ldw	r7,-8(fp)
    6fd4:	0006fec0 	call	6fec <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>
    write_addr, length, read_fixed, write_fixed, 0, 0);
}
    6fd8:	e037883a 	mov	sp,fp
    6fdc:	dfc00117 	ldw	ra,4(sp)
    6fe0:	df000017 	ldw	fp,0(sp)
    6fe4:	dec00204 	addi	sp,sp,8
    6fe8:	f800283a 	ret

00006fec <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>:
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed,
  int                   read_burst,
  int                   write_burst)
{
    6fec:	defff204 	addi	sp,sp,-56
    6ff0:	dfc00d15 	stw	ra,52(sp)
    6ff4:	df000c15 	stw	fp,48(sp)
    6ff8:	df000c04 	addi	fp,sp,48
    6ffc:	e13ffb15 	stw	r4,-20(fp)
    7000:	e17ffc15 	stw	r5,-16(fp)
    7004:	e1bffd15 	stw	r6,-12(fp)
    7008:	e1fffe15 	stw	r7,-8(fp)
    700c:	e0800217 	ldw	r2,8(fp)
    7010:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
    7014:	e0bfff0b 	ldhu	r2,-4(fp)
    7018:	d8800015 	stw	r2,0(sp)
    701c:	d8000115 	stw	zero,4(sp)
    7020:	e0800317 	ldw	r2,12(fp)
    7024:	d8800215 	stw	r2,8(sp)
    7028:	e0800417 	ldw	r2,16(fp)
    702c:	d8800315 	stw	r2,12(sp)
    7030:	e0800517 	ldw	r2,20(fp)
    7034:	d8800415 	stw	r2,16(sp)
    7038:	e0800617 	ldw	r2,24(fp)
    703c:	d8800515 	stw	r2,20(sp)
    7040:	d8000615 	stw	zero,24(sp)
    7044:	e13ffb17 	ldw	r4,-20(fp)
    7048:	e17ffc17 	ldw	r5,-16(fp)
    704c:	e1bffd17 	ldw	r6,-12(fp)
    7050:	e1fffe17 	ldw	r7,-8(fp)
    7054:	00075580 	call	7558 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    write_fixed,
    read_burst,
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in mem-to-mem mode
}
    7058:	e037883a 	mov	sp,fp
    705c:	dfc00117 	ldw	ra,4(sp)
    7060:	df000017 	ldw	fp,0(sp)
    7064:	dec00204 	addi	sp,sp,8
    7068:	f800283a 	ret

0000706c <alt_avalon_sgdma_construct_stream_to_mem_desc>:
  alt_sgdma_descriptor *desc,
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed)
{
    706c:	defff804 	addi	sp,sp,-32
    7070:	dfc00715 	stw	ra,28(sp)
    7074:	df000615 	stw	fp,24(sp)
    7078:	df000604 	addi	fp,sp,24
    707c:	e13ffc15 	stw	r4,-16(fp)
    7080:	e17ffd15 	stw	r5,-12(fp)
    7084:	e1bffe15 	stw	r6,-8(fp)
    7088:	3805883a 	mov	r2,r7
    708c:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_stream_to_mem_desc_burst(desc, next, write_addr, 
    7090:	e0bfff0b 	ldhu	r2,-4(fp)
    7094:	e0c00217 	ldw	r3,8(fp)
    7098:	d8c00015 	stw	r3,0(sp)
    709c:	d8000115 	stw	zero,4(sp)
    70a0:	e13ffc17 	ldw	r4,-16(fp)
    70a4:	e17ffd17 	ldw	r5,-12(fp)
    70a8:	e1bffe17 	ldw	r6,-8(fp)
    70ac:	100f883a 	mov	r7,r2
    70b0:	00070c80 	call	70c8 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>
    length_or_eop, write_fixed, 0);
}
    70b4:	e037883a 	mov	sp,fp
    70b8:	dfc00117 	ldw	ra,4(sp)
    70bc:	df000017 	ldw	fp,0(sp)
    70c0:	dec00204 	addi	sp,sp,8
    70c4:	f800283a 	ret

000070c8 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>:
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed,
  int                   write_burst)
{
    70c8:	defff304 	addi	sp,sp,-52
    70cc:	dfc00c15 	stw	ra,48(sp)
    70d0:	df000b15 	stw	fp,44(sp)
    70d4:	df000b04 	addi	fp,sp,44
    70d8:	e13ffc15 	stw	r4,-16(fp)
    70dc:	e17ffd15 	stw	r5,-12(fp)
    70e0:	e1bffe15 	stw	r6,-8(fp)
    70e4:	3805883a 	mov	r2,r7
    70e8:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
    70ec:	e0bfff0b 	ldhu	r2,-4(fp)
    70f0:	d8800015 	stw	r2,0(sp)
    70f4:	d8000115 	stw	zero,4(sp)
    70f8:	d8000215 	stw	zero,8(sp)
    70fc:	e0800217 	ldw	r2,8(fp)
    7100:	d8800315 	stw	r2,12(sp)
    7104:	d8000415 	stw	zero,16(sp)
    7108:	e0800317 	ldw	r2,12(fp)
    710c:	d8800515 	stw	r2,20(sp)
    7110:	d8000615 	stw	zero,24(sp)
    7114:	e13ffc17 	ldw	r4,-16(fp)
    7118:	e17ffd17 	ldw	r5,-12(fp)
    711c:	000d883a 	mov	r6,zero
    7120:	e1fffe17 	ldw	r7,-8(fp)
    7124:	00075580 	call	7558 <alt_avalon_sgdma_construct_descriptor_burst>
    0x0,            // Read fixed: N/A in stream-to-mem mode
    write_fixed,
    0,              // Read_burst : N/A in stream-to-mem mode
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in stream-to-mem mode
}
    7128:	e037883a 	mov	sp,fp
    712c:	dfc00117 	ldw	ra,4(sp)
    7130:	df000017 	ldw	fp,0(sp)
    7134:	dec00204 	addi	sp,sp,8
    7138:	f800283a 	ret

0000713c <alt_avalon_sgdma_construct_mem_to_stream_desc>:
  alt_u16               length,
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  alt_u8                atlantic_channel)
{
    713c:	defff404 	addi	sp,sp,-48
    7140:	dfc00b15 	stw	ra,44(sp)
    7144:	df000a15 	stw	fp,40(sp)
    7148:	df000a04 	addi	fp,sp,40
    714c:	e13ffb15 	stw	r4,-20(fp)
    7150:	e17ffc15 	stw	r5,-16(fp)
    7154:	e1bffd15 	stw	r6,-12(fp)
    7158:	3805883a 	mov	r2,r7
    715c:	e0c00517 	ldw	r3,20(fp)
    7160:	e0bffe0d 	sth	r2,-8(fp)
    7164:	e0ffff05 	stb	r3,-4(fp)
  alt_avalon_sgdma_construct_mem_to_stream_desc_burst(desc, next, read_addr, 
    7168:	e0bffe0b 	ldhu	r2,-8(fp)
    716c:	e0ffff03 	ldbu	r3,-4(fp)
    7170:	e1000217 	ldw	r4,8(fp)
    7174:	d9000015 	stw	r4,0(sp)
    7178:	e1000317 	ldw	r4,12(fp)
    717c:	d9000115 	stw	r4,4(sp)
    7180:	e1000417 	ldw	r4,16(fp)
    7184:	d9000215 	stw	r4,8(sp)
    7188:	d8000315 	stw	zero,12(sp)
    718c:	d8c00415 	stw	r3,16(sp)
    7190:	e13ffb17 	ldw	r4,-20(fp)
    7194:	e17ffc17 	ldw	r5,-16(fp)
    7198:	e1bffd17 	ldw	r6,-12(fp)
    719c:	100f883a 	mov	r7,r2
    71a0:	00071b80 	call	71b8 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>
    length, read_fixed, generate_sop, generate_eop, 0, atlantic_channel);

}
    71a4:	e037883a 	mov	sp,fp
    71a8:	dfc00117 	ldw	ra,4(sp)
    71ac:	df000017 	ldw	fp,0(sp)
    71b0:	dec00204 	addi	sp,sp,8
    71b4:	f800283a 	ret

000071b8 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>:
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  int                   read_burst,
  alt_u8                atlantic_channel)
{
    71b8:	defff204 	addi	sp,sp,-56
    71bc:	dfc00d15 	stw	ra,52(sp)
    71c0:	df000c15 	stw	fp,48(sp)
    71c4:	df000c04 	addi	fp,sp,48
    71c8:	e13ffb15 	stw	r4,-20(fp)
    71cc:	e17ffc15 	stw	r5,-16(fp)
    71d0:	e1bffd15 	stw	r6,-12(fp)
    71d4:	3805883a 	mov	r2,r7
    71d8:	e0c00617 	ldw	r3,24(fp)
    71dc:	e0bffe0d 	sth	r2,-8(fp)
    71e0:	e0ffff05 	stb	r3,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
    71e4:	e0fffe0b 	ldhu	r3,-8(fp)
    71e8:	e0bfff03 	ldbu	r2,-4(fp)
    71ec:	d8c00015 	stw	r3,0(sp)
    71f0:	e0c00417 	ldw	r3,16(fp)
    71f4:	d8c00115 	stw	r3,4(sp)
    71f8:	e0c00217 	ldw	r3,8(fp)
    71fc:	d8c00215 	stw	r3,8(sp)
    7200:	e0c00317 	ldw	r3,12(fp)
    7204:	d8c00315 	stw	r3,12(sp)
    7208:	e0c00517 	ldw	r3,20(fp)
    720c:	d8c00415 	stw	r3,16(sp)
    7210:	d8000515 	stw	zero,20(sp)
    7214:	d8800615 	stw	r2,24(sp)
    7218:	e13ffb17 	ldw	r4,-20(fp)
    721c:	e17ffc17 	ldw	r5,-16(fp)
    7220:	e1bffd17 	ldw	r6,-12(fp)
    7224:	000f883a 	mov	r7,zero
    7228:	00075580 	call	7558 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    generate_sop,
    read_burst,
    0,                 // Write_burst : N/A in mem-to-stream mode
    atlantic_channel);
}
    722c:	e037883a 	mov	sp,fp
    7230:	dfc00117 	ldw	ra,4(sp)
    7234:	df000017 	ldw	fp,0(sp)
    7238:	dec00204 	addi	sp,sp,8
    723c:	f800283a 	ret

00007240 <alt_avalon_sgdma_register_callback>:
void alt_avalon_sgdma_register_callback(
  alt_sgdma_dev *dev,
  alt_avalon_sgdma_callback callback,
  alt_u32 chain_control,
  void *context)
{
    7240:	defffb04 	addi	sp,sp,-20
    7244:	df000415 	stw	fp,16(sp)
    7248:	df000404 	addi	fp,sp,16
    724c:	e13ffc15 	stw	r4,-16(fp)
    7250:	e17ffd15 	stw	r5,-12(fp)
    7254:	e1bffe15 	stw	r6,-8(fp)
    7258:	e1ffff15 	stw	r7,-4(fp)
  dev->callback         = callback;
    725c:	e0bffc17 	ldw	r2,-16(fp)
    7260:	e0fffd17 	ldw	r3,-12(fp)
    7264:	10c00915 	stw	r3,36(r2)
  dev->callback_context = context;
    7268:	e0bffc17 	ldw	r2,-16(fp)
    726c:	e0ffff17 	ldw	r3,-4(fp)
    7270:	10c00a15 	stw	r3,40(r2)
  dev->chain_control    = chain_control;
    7274:	e0bffc17 	ldw	r2,-16(fp)
    7278:	e0fffe17 	ldw	r3,-8(fp)
    727c:	10c00b15 	stw	r3,44(r2)
}
    7280:	e037883a 	mov	sp,fp
    7284:	df000017 	ldw	fp,0(sp)
    7288:	dec00104 	addi	sp,sp,4
    728c:	f800283a 	ret

00007290 <alt_avalon_sgdma_start>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct.
 */
void alt_avalon_sgdma_start(alt_sgdma_dev *dev)
{
    7290:	defffd04 	addi	sp,sp,-12
    7294:	df000215 	stw	fp,8(sp)
    7298:	df000204 	addi	fp,sp,8
    729c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
    72a0:	e0bfff17 	ldw	r2,-4(fp)
    72a4:	10800317 	ldw	r2,12(r2)
    72a8:	10800404 	addi	r2,r2,16
    72ac:	10800037 	ldwio	r2,0(r2)
    72b0:	e0bffe15 	stw	r2,-8(fp)
  control |= ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
    72b4:	e0bffe17 	ldw	r2,-8(fp)
    72b8:	10800814 	ori	r2,r2,32
    72bc:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
    72c0:	e0bfff17 	ldw	r2,-4(fp)
    72c4:	10800317 	ldw	r2,12(r2)
    72c8:	10800404 	addi	r2,r2,16
    72cc:	e0fffe17 	ldw	r3,-8(fp)
    72d0:	10c00035 	stwio	r3,0(r2)
}
    72d4:	e037883a 	mov	sp,fp
    72d8:	df000017 	ldw	fp,0(sp)
    72dc:	dec00104 	addi	sp,sp,4
    72e0:	f800283a 	ret

000072e4 <alt_avalon_sgdma_stop>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct
 */
void alt_avalon_sgdma_stop(alt_sgdma_dev *dev)
{
    72e4:	defffd04 	addi	sp,sp,-12
    72e8:	df000215 	stw	fp,8(sp)
    72ec:	df000204 	addi	fp,sp,8
    72f0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
    72f4:	e0bfff17 	ldw	r2,-4(fp)
    72f8:	10800317 	ldw	r2,12(r2)
    72fc:	10800404 	addi	r2,r2,16
    7300:	10800037 	ldwio	r2,0(r2)
    7304:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
    7308:	e0fffe17 	ldw	r3,-8(fp)
    730c:	00bff7c4 	movi	r2,-33
    7310:	1884703a 	and	r2,r3,r2
    7314:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
    7318:	e0bfff17 	ldw	r2,-4(fp)
    731c:	10800317 	ldw	r2,12(r2)
    7320:	10800404 	addi	r2,r2,16
    7324:	e0fffe17 	ldw	r3,-8(fp)
    7328:	10c00035 	stwio	r3,0(r2)
}
    732c:	e037883a 	mov	sp,fp
    7330:	df000017 	ldw	fp,0(sp)
    7334:	dec00104 	addi	sp,sp,4
    7338:	f800283a 	ret

0000733c <alt_avalon_sgdma_check_descriptor_status>:
 * - 0 if the descriptor is error-free, not "owned by hardware", or
 *   a previously requested transfer has appeared to have completed
 *   normally. Or, various error conditions defined in <errno.h>
 */
int alt_avalon_sgdma_check_descriptor_status(alt_sgdma_descriptor *desc)
{
    733c:	defffe04 	addi	sp,sp,-8
    7340:	df000115 	stw	fp,4(sp)
    7344:	df000104 	addi	fp,sp,4
    7348:	e13fff15 	stw	r4,-4(fp)
  /* Errors take precedence */
  if( IORD_8DIRECT(&desc->status, 0) &
    734c:	e0bfff17 	ldw	r2,-4(fp)
    7350:	10800784 	addi	r2,r2,30
    7354:	10800023 	ldbuio	r2,0(r2)
    7358:	10803fcc 	andi	r2,r2,255
    735c:	10801fcc 	andi	r2,r2,127
    7360:	10000226 	beq	r2,zero,736c <alt_avalon_sgdma_check_descriptor_status+0x30>
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK ) ) {
    return -EIO;
    7364:	00bffec4 	movi	r2,-5
    7368:	00000906 	br	7390 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

  if( IORD_8DIRECT(&desc->control, 0) &
    736c:	e0bfff17 	ldw	r2,-4(fp)
    7370:	108007c4 	addi	r2,r2,31
    7374:	10800023 	ldbuio	r2,0(r2)
    7378:	10803fcc 	andi	r2,r2,255
    737c:	1080200c 	andi	r2,r2,128
    7380:	10000226 	beq	r2,zero,738c <alt_avalon_sgdma_check_descriptor_status+0x50>
      ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK) {
    return -EINPROGRESS;
    7384:	00bfe244 	movi	r2,-119
    7388:	00000106 	br	7390 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

    return 0;
    738c:	0005883a 	mov	r2,zero
}
    7390:	e037883a 	mov	sp,fp
    7394:	df000017 	ldw	fp,0(sp)
    7398:	dec00104 	addi	sp,sp,4
    739c:	f800283a 	ret

000073a0 <alt_avalon_sgdma_open>:
 * Returns:
 * - Pointer to SGDMA device instance struct, or null if the device
 *   could not be opened.
 */
alt_sgdma_dev* alt_avalon_sgdma_open (const char* name)
{
    73a0:	defffc04 	addi	sp,sp,-16
    73a4:	dfc00315 	stw	ra,12(sp)
    73a8:	df000215 	stw	fp,8(sp)
    73ac:	df000204 	addi	fp,sp,8
    73b0:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev* dev;

  dev = (alt_sgdma_dev*) alt_find_dev (name, &alt_sgdma_list);
    73b4:	e13fff17 	ldw	r4,-4(fp)
    73b8:	d1600c04 	addi	r5,gp,-32720
    73bc:	0008d000 	call	8d00 <alt_find_dev>
    73c0:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev) {
    73c4:	e0bffe17 	ldw	r2,-8(fp)
    73c8:	1000031e 	bne	r2,zero,73d8 <alt_avalon_sgdma_open+0x38>
    ALT_ERRNO = ENODEV;
    73cc:	0006cf80 	call	6cf8 <alt_get_errno>
    73d0:	00c004c4 	movi	r3,19
    73d4:	10c00015 	stw	r3,0(r2)
  }

  return dev;
    73d8:	e0bffe17 	ldw	r2,-8(fp)
}
    73dc:	e037883a 	mov	sp,fp
    73e0:	dfc00117 	ldw	ra,4(sp)
    73e4:	df000017 	ldw	fp,0(sp)
    73e8:	dec00204 	addi	sp,sp,8
    73ec:	f800283a 	ret

000073f0 <alt_avalon_sgdma_construct_descriptor>:
  alt_u16               length_or_eop,
  int                   generate_eop,
  int                   read_fixed,
  int                   write_fixed_or_sop,
  alt_u8                atlantic_channel)
{
    73f0:	defff104 	addi	sp,sp,-60
    73f4:	dfc00e15 	stw	ra,56(sp)
    73f8:	df000d15 	stw	fp,52(sp)
    73fc:	df000d04 	addi	fp,sp,52
    7400:	e13ffa15 	stw	r4,-24(fp)
    7404:	e17ffb15 	stw	r5,-20(fp)
    7408:	e1bffc15 	stw	r6,-16(fp)
    740c:	e1fffd15 	stw	r7,-12(fp)
    7410:	e0c00217 	ldw	r3,8(fp)
    7414:	e0800617 	ldw	r2,24(fp)
    7418:	e0fffe0d 	sth	r3,-8(fp)
    741c:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(desc, next, read_addr, 
    7420:	e0fffe0b 	ldhu	r3,-8(fp)
    7424:	e0bfff03 	ldbu	r2,-4(fp)
    7428:	d8c00015 	stw	r3,0(sp)
    742c:	e0c00317 	ldw	r3,12(fp)
    7430:	d8c00115 	stw	r3,4(sp)
    7434:	e0c00417 	ldw	r3,16(fp)
    7438:	d8c00215 	stw	r3,8(sp)
    743c:	e0c00517 	ldw	r3,20(fp)
    7440:	d8c00315 	stw	r3,12(sp)
    7444:	d8000415 	stw	zero,16(sp)
    7448:	d8000515 	stw	zero,20(sp)
    744c:	d8800615 	stw	r2,24(sp)
    7450:	e13ffa17 	ldw	r4,-24(fp)
    7454:	e17ffb17 	ldw	r5,-20(fp)
    7458:	e1bffc17 	ldw	r6,-16(fp)
    745c:	e1fffd17 	ldw	r7,-12(fp)
    7460:	00075580 	call	7558 <alt_avalon_sgdma_construct_descriptor_burst>
    write_addr, length_or_eop, generate_eop, read_fixed, write_fixed_or_sop, 
    0, 0, atlantic_channel);
}
    7464:	e037883a 	mov	sp,fp
    7468:	dfc00117 	ldw	ra,4(sp)
    746c:	df000017 	ldw	fp,0(sp)
    7470:	dec00204 	addi	sp,sp,8
    7474:	f800283a 	ret

00007478 <alt_avalon_sgdma_enable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_enable_desc_poll(alt_sgdma_dev *dev, alt_u32 frequency)
{
    7478:	defffc04 	addi	sp,sp,-16
    747c:	df000315 	stw	fp,12(sp)
    7480:	df000304 	addi	fp,sp,12
    7484:	e13ffe15 	stw	r4,-8(fp)
    7488:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
    748c:	e0bffe17 	ldw	r2,-8(fp)
    7490:	10800317 	ldw	r2,12(r2)
    7494:	10800404 	addi	r2,r2,16
    7498:	10800037 	ldwio	r2,0(r2)
    749c:	e0bffd15 	stw	r2,-12(fp)
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
    74a0:	e0fffd17 	ldw	r3,-12(fp)
    74a4:	00a00434 	movhi	r2,32784
    74a8:	10bfffc4 	addi	r2,r2,-1
    74ac:	1884703a 	and	r2,r3,r2
    74b0:	e0bffd15 	stw	r2,-12(fp)
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
    74b4:	e0bfff17 	ldw	r2,-4(fp)
    74b8:	1004953a 	slli	r2,r2,20
    74bc:	10dffc2c 	andhi	r3,r2,32752

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
    74c0:	e0bffd17 	ldw	r2,-12(fp)
    74c4:	1884b03a 	or	r2,r3,r2
    74c8:	10800134 	orhi	r2,r2,4
    74cc:	e0bffd15 	stw	r2,-12(fp)
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
            ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
    74d0:	e0bffe17 	ldw	r2,-8(fp)
    74d4:	10800317 	ldw	r2,12(r2)
    74d8:	10800404 	addi	r2,r2,16
    74dc:	e0fffd17 	ldw	r3,-12(fp)
    74e0:	10c00035 	stwio	r3,0(r2)
  
  return;
    74e4:	0001883a 	nop
}
    74e8:	e037883a 	mov	sp,fp
    74ec:	df000017 	ldw	fp,0(sp)
    74f0:	dec00104 	addi	sp,sp,4
    74f4:	f800283a 	ret

000074f8 <alt_avalon_sgdma_disable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_disable_desc_poll(alt_sgdma_dev *dev)
{
    74f8:	defffd04 	addi	sp,sp,-12
    74fc:	df000215 	stw	fp,8(sp)
    7500:	df000204 	addi	fp,sp,8
    7504:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
    7508:	e0bfff17 	ldw	r2,-4(fp)
    750c:	10800317 	ldw	r2,12(r2)
    7510:	10800404 	addi	r2,r2,16
    7514:	10800037 	ldwio	r2,0(r2)
    7518:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK;
    751c:	e0fffe17 	ldw	r3,-8(fp)
    7520:	00bfff34 	movhi	r2,65532
    7524:	10bfffc4 	addi	r2,r2,-1
    7528:	1884703a 	and	r2,r3,r2
    752c:	e0bffe15 	stw	r2,-8(fp)

  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
    7530:	e0bfff17 	ldw	r2,-4(fp)
    7534:	10800317 	ldw	r2,12(r2)
    7538:	10800404 	addi	r2,r2,16
    753c:	e0fffe17 	ldw	r3,-8(fp)
    7540:	10c00035 	stwio	r3,0(r2)
  
  return;
    7544:	0001883a 	nop
}
    7548:	e037883a 	mov	sp,fp
    754c:	df000017 	ldw	fp,0(sp)
    7550:	dec00104 	addi	sp,sp,4
    7554:	f800283a 	ret

00007558 <alt_avalon_sgdma_construct_descriptor_burst>:
  int                   read_fixed,
  int                   write_fixed_or_sop,
  int                   read_burst,
  int                   write_burst,
  alt_u8                atlantic_channel)
{
    7558:	defff804 	addi	sp,sp,-32
    755c:	dfc00715 	stw	ra,28(sp)
    7560:	df000615 	stw	fp,24(sp)
    7564:	df000604 	addi	fp,sp,24
    7568:	e13ffa15 	stw	r4,-24(fp)
    756c:	e17ffb15 	stw	r5,-20(fp)
    7570:	e1bffc15 	stw	r6,-16(fp)
    7574:	e1fffd15 	stw	r7,-12(fp)
    7578:	e0c00217 	ldw	r3,8(fp)
    757c:	e0800817 	ldw	r2,32(fp)
    7580:	e0fffe0d 	sth	r3,-8(fp)
    7584:	e0bfff05 	stb	r2,-4(fp)
   * The SGDMA controller from continuing to process the chain. This is
   * done as a single IO write to bypass cache, without flushing
   * the entire descriptor, since only the 8-bit descriptor status must
   * be flushed.
   */
  IOWR_8DIRECT(&next->control, 0,
    7588:	e0bffb17 	ldw	r2,-20(fp)
    758c:	108007c4 	addi	r2,r2,31
    7590:	e0fffb17 	ldw	r3,-20(fp)
    7594:	18c007c3 	ldbu	r3,31(r3)
    7598:	19003fcc 	andi	r4,r3,255
    759c:	00ffdfc4 	movi	r3,-129
    75a0:	20c6703a 	and	r3,r4,r3
    75a4:	10c00025 	stbio	r3,0(r2)
    (next->control & ~ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK));

  desc->read_addr                = read_addr;
    75a8:	e0bffa17 	ldw	r2,-24(fp)
    75ac:	e0fffc17 	ldw	r3,-16(fp)
    75b0:	18c03fcc 	andi	r3,r3,255
    75b4:	11000003 	ldbu	r4,0(r2)
    75b8:	2008703a 	and	r4,r4,zero
    75bc:	20c6b03a 	or	r3,r4,r3
    75c0:	10c00005 	stb	r3,0(r2)
    75c4:	e0fffc17 	ldw	r3,-16(fp)
    75c8:	1806d23a 	srli	r3,r3,8
    75cc:	18c03fcc 	andi	r3,r3,255
    75d0:	11000043 	ldbu	r4,1(r2)
    75d4:	2008703a 	and	r4,r4,zero
    75d8:	20c6b03a 	or	r3,r4,r3
    75dc:	10c00045 	stb	r3,1(r2)
    75e0:	e0fffc17 	ldw	r3,-16(fp)
    75e4:	1806d43a 	srli	r3,r3,16
    75e8:	18c03fcc 	andi	r3,r3,255
    75ec:	11000083 	ldbu	r4,2(r2)
    75f0:	2008703a 	and	r4,r4,zero
    75f4:	20c6b03a 	or	r3,r4,r3
    75f8:	10c00085 	stb	r3,2(r2)
    75fc:	e0fffc17 	ldw	r3,-16(fp)
    7600:	1806d63a 	srli	r3,r3,24
    7604:	110000c3 	ldbu	r4,3(r2)
    7608:	2008703a 	and	r4,r4,zero
    760c:	20c6b03a 	or	r3,r4,r3
    7610:	10c000c5 	stb	r3,3(r2)
  desc->write_addr               = write_addr;
    7614:	e0bffa17 	ldw	r2,-24(fp)
    7618:	e0fffd17 	ldw	r3,-12(fp)
    761c:	18c03fcc 	andi	r3,r3,255
    7620:	11000203 	ldbu	r4,8(r2)
    7624:	2008703a 	and	r4,r4,zero
    7628:	20c6b03a 	or	r3,r4,r3
    762c:	10c00205 	stb	r3,8(r2)
    7630:	e0fffd17 	ldw	r3,-12(fp)
    7634:	1806d23a 	srli	r3,r3,8
    7638:	18c03fcc 	andi	r3,r3,255
    763c:	11000243 	ldbu	r4,9(r2)
    7640:	2008703a 	and	r4,r4,zero
    7644:	20c6b03a 	or	r3,r4,r3
    7648:	10c00245 	stb	r3,9(r2)
    764c:	e0fffd17 	ldw	r3,-12(fp)
    7650:	1806d43a 	srli	r3,r3,16
    7654:	18c03fcc 	andi	r3,r3,255
    7658:	11000283 	ldbu	r4,10(r2)
    765c:	2008703a 	and	r4,r4,zero
    7660:	20c6b03a 	or	r3,r4,r3
    7664:	10c00285 	stb	r3,10(r2)
    7668:	e0fffd17 	ldw	r3,-12(fp)
    766c:	1806d63a 	srli	r3,r3,24
    7670:	110002c3 	ldbu	r4,11(r2)
    7674:	2008703a 	and	r4,r4,zero
    7678:	20c6b03a 	or	r3,r4,r3
    767c:	10c002c5 	stb	r3,11(r2)
  desc->next                     = (alt_u32 *) next;
    7680:	e0bffa17 	ldw	r2,-24(fp)
    7684:	e0fffb17 	ldw	r3,-20(fp)
    7688:	18c03fcc 	andi	r3,r3,255
    768c:	11000403 	ldbu	r4,16(r2)
    7690:	2008703a 	and	r4,r4,zero
    7694:	20c6b03a 	or	r3,r4,r3
    7698:	10c00405 	stb	r3,16(r2)
    769c:	e0fffb17 	ldw	r3,-20(fp)
    76a0:	1806d23a 	srli	r3,r3,8
    76a4:	18c03fcc 	andi	r3,r3,255
    76a8:	11000443 	ldbu	r4,17(r2)
    76ac:	2008703a 	and	r4,r4,zero
    76b0:	20c6b03a 	or	r3,r4,r3
    76b4:	10c00445 	stb	r3,17(r2)
    76b8:	e0fffb17 	ldw	r3,-20(fp)
    76bc:	1806d43a 	srli	r3,r3,16
    76c0:	18c03fcc 	andi	r3,r3,255
    76c4:	11000483 	ldbu	r4,18(r2)
    76c8:	2008703a 	and	r4,r4,zero
    76cc:	20c6b03a 	or	r3,r4,r3
    76d0:	10c00485 	stb	r3,18(r2)
    76d4:	e0fffb17 	ldw	r3,-20(fp)
    76d8:	1806d63a 	srli	r3,r3,24
    76dc:	110004c3 	ldbu	r4,19(r2)
    76e0:	2008703a 	and	r4,r4,zero
    76e4:	20c6b03a 	or	r3,r4,r3
    76e8:	10c004c5 	stb	r3,19(r2)
  desc->read_addr_pad            = 0x0;
    76ec:	e0bffa17 	ldw	r2,-24(fp)
    76f0:	10c00103 	ldbu	r3,4(r2)
    76f4:	1806703a 	and	r3,r3,zero
    76f8:	10c00105 	stb	r3,4(r2)
    76fc:	10c00143 	ldbu	r3,5(r2)
    7700:	1806703a 	and	r3,r3,zero
    7704:	10c00145 	stb	r3,5(r2)
    7708:	10c00183 	ldbu	r3,6(r2)
    770c:	1806703a 	and	r3,r3,zero
    7710:	10c00185 	stb	r3,6(r2)
    7714:	10c001c3 	ldbu	r3,7(r2)
    7718:	1806703a 	and	r3,r3,zero
    771c:	10c001c5 	stb	r3,7(r2)
  desc->write_addr_pad           = 0x0;
    7720:	e0bffa17 	ldw	r2,-24(fp)
    7724:	10c00303 	ldbu	r3,12(r2)
    7728:	1806703a 	and	r3,r3,zero
    772c:	10c00305 	stb	r3,12(r2)
    7730:	10c00343 	ldbu	r3,13(r2)
    7734:	1806703a 	and	r3,r3,zero
    7738:	10c00345 	stb	r3,13(r2)
    773c:	10c00383 	ldbu	r3,14(r2)
    7740:	1806703a 	and	r3,r3,zero
    7744:	10c00385 	stb	r3,14(r2)
    7748:	10c003c3 	ldbu	r3,15(r2)
    774c:	1806703a 	and	r3,r3,zero
    7750:	10c003c5 	stb	r3,15(r2)
  desc->next_pad                 = 0x0;
    7754:	e0bffa17 	ldw	r2,-24(fp)
    7758:	10c00503 	ldbu	r3,20(r2)
    775c:	1806703a 	and	r3,r3,zero
    7760:	10c00505 	stb	r3,20(r2)
    7764:	10c00543 	ldbu	r3,21(r2)
    7768:	1806703a 	and	r3,r3,zero
    776c:	10c00545 	stb	r3,21(r2)
    7770:	10c00583 	ldbu	r3,22(r2)
    7774:	1806703a 	and	r3,r3,zero
    7778:	10c00585 	stb	r3,22(r2)
    777c:	10c005c3 	ldbu	r3,23(r2)
    7780:	1806703a 	and	r3,r3,zero
    7784:	10c005c5 	stb	r3,23(r2)
  desc->bytes_to_transfer        = length_or_eop;
    7788:	e0bffa17 	ldw	r2,-24(fp)
    778c:	e0fffe0b 	ldhu	r3,-8(fp)
    7790:	18c03fcc 	andi	r3,r3,255
    7794:	11000603 	ldbu	r4,24(r2)
    7798:	2008703a 	and	r4,r4,zero
    779c:	20c6b03a 	or	r3,r4,r3
    77a0:	10c00605 	stb	r3,24(r2)
    77a4:	e0fffe0b 	ldhu	r3,-8(fp)
    77a8:	1806d23a 	srli	r3,r3,8
    77ac:	18ffffcc 	andi	r3,r3,65535
    77b0:	11000643 	ldbu	r4,25(r2)
    77b4:	2008703a 	and	r4,r4,zero
    77b8:	20c6b03a 	or	r3,r4,r3
    77bc:	10c00645 	stb	r3,25(r2)
  desc->actual_bytes_transferred = 0;
    77c0:	e0bffa17 	ldw	r2,-24(fp)
    77c4:	10c00703 	ldbu	r3,28(r2)
    77c8:	1806703a 	and	r3,r3,zero
    77cc:	10c00705 	stb	r3,28(r2)
    77d0:	10c00743 	ldbu	r3,29(r2)
    77d4:	1806703a 	and	r3,r3,zero
    77d8:	10c00745 	stb	r3,29(r2)
  desc->status                   = 0x0;
    77dc:	e0bffa17 	ldw	r2,-24(fp)
    77e0:	10000785 	stb	zero,30(r2)

  /* SGDMA burst not currently supported */
  desc->read_burst               = read_burst;
    77e4:	e0800617 	ldw	r2,24(fp)
    77e8:	1007883a 	mov	r3,r2
    77ec:	e0bffa17 	ldw	r2,-24(fp)
    77f0:	10c00685 	stb	r3,26(r2)
  desc->write_burst              = write_burst;
    77f4:	e0800717 	ldw	r2,28(fp)
    77f8:	1007883a 	mov	r3,r2
    77fc:	e0bffa17 	ldw	r2,-24(fp)
    7800:	10c006c5 	stb	r3,27(r2)
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
    7804:	e0800317 	ldw	r2,12(fp)
    7808:	10000226 	beq	r2,zero,7814 <alt_avalon_sgdma_construct_descriptor_burst+0x2bc>
    780c:	00ffe044 	movi	r3,-127
    7810:	00000106 	br	7818 <alt_avalon_sgdma_construct_descriptor_burst+0x2c0>
    7814:	00ffe004 	movi	r3,-128
    7818:	e0800417 	ldw	r2,16(fp)
    781c:	10000226 	beq	r2,zero,7828 <alt_avalon_sgdma_construct_descriptor_burst+0x2d0>
    7820:	00800084 	movi	r2,2
    7824:	00000106 	br	782c <alt_avalon_sgdma_construct_descriptor_burst+0x2d4>
    7828:	0005883a 	mov	r2,zero
    782c:	1884b03a 	or	r2,r3,r2
    7830:	1007883a 	mov	r3,r2
    7834:	e0800517 	ldw	r2,20(fp)
    7838:	10000226 	beq	r2,zero,7844 <alt_avalon_sgdma_construct_descriptor_burst+0x2ec>
    783c:	00800104 	movi	r2,4
    7840:	00000106 	br	7848 <alt_avalon_sgdma_construct_descriptor_burst+0x2f0>
    7844:	0005883a 	mov	r2,zero
    7848:	1884b03a 	or	r2,r3,r2
    784c:	1007883a 	mov	r3,r2
    7850:	e0bfff03 	ldbu	r2,-4(fp)
    7854:	10000426 	beq	r2,zero,7868 <alt_avalon_sgdma_construct_descriptor_burst+0x310>
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK : 0x0)        |
    (read_fixed ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK : 0x0)  |
    (write_fixed_or_sop ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK : 0x0) |
    (atlantic_channel ? ( (atlantic_channel & 0x0F) << 3) : 0)
    7858:	e0bfff03 	ldbu	r2,-4(fp)
    785c:	108003cc 	andi	r2,r2,15
    7860:	100490fa 	slli	r2,r2,3
    7864:	00000106 	br	786c <alt_avalon_sgdma_construct_descriptor_burst+0x314>
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
    7868:	0005883a 	mov	r2,zero
    786c:	1884b03a 	or	r2,r3,r2
    7870:	1007883a 	mov	r3,r2
    7874:	e0bffa17 	ldw	r2,-24(fp)
    7878:	10c007c5 	stb	r3,31(r2)
  /*
   * Flush completed buffer out of cache. This is done rather than
   * individual cache-bypassed writes to take advantage of any
   * burst-capabilities in the memory we're writing to
   */
  alt_remap_uncached(desc, sizeof(alt_sgdma_descriptor));
    787c:	e13ffa17 	ldw	r4,-24(fp)
    7880:	01400804 	movi	r5,32
    7884:	00092200 	call	9220 <alt_remap_uncached>
}
    7888:	e037883a 	mov	sp,fp
    788c:	dfc00117 	ldw	ra,4(sp)
    7890:	df000017 	ldw	fp,0(sp)
    7894:	dec00204 	addi	sp,sp,8
    7898:	f800283a 	ret

0000789c <alt_avalon_sgdma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_sgdma_irq(void *context)
#else
static void alt_avalon_sgdma_irq(void *context, alt_u32 id)
#endif
{
    789c:	defff804 	addi	sp,sp,-32
    78a0:	dfc00715 	stw	ra,28(sp)
    78a4:	df000615 	stw	fp,24(sp)
    78a8:	df000604 	addi	fp,sp,24
    78ac:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev *dev = (alt_sgdma_dev *) context;
    78b0:	e0bfff17 	ldw	r2,-4(fp)
    78b4:	e0bffa15 	stw	r2,-24(fp)
   * Note: This is explicitly done before calling user interrupt-handling
   * code rather than after; if user ISR code initiates another SGDMA
   * transfer which completes quickly, reading the control register after
   * the callback routine may result in a lost interrupt.
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
    78b8:	e0bffa17 	ldw	r2,-24(fp)
    78bc:	10800317 	ldw	r2,12(r2)
    78c0:	10800404 	addi	r2,r2,16
    78c4:	e0fffa17 	ldw	r3,-24(fp)
    78c8:	18c00317 	ldw	r3,12(r3)
    78cc:	18c00404 	addi	r3,r3,16
    78d0:	18c00037 	ldwio	r3,0(r3)
    78d4:	18e00034 	orhi	r3,r3,32768
    78d8:	10c00035 	stwio	r3,0(r2)
    IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) | 0x80000000);
  
  /* Dummy read to ensure IRQ is negated before the ISR returns */
  IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
    78dc:	e0bffa17 	ldw	r2,-24(fp)
    78e0:	10800317 	ldw	r2,12(r2)
    78e4:	10800404 	addi	r2,r2,16
    78e8:	10800037 	ldwio	r2,0(r2)
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the driver to support 
   * interrupt preemption.
   */
  if(dev->callback) {
    78ec:	e0bffa17 	ldw	r2,-24(fp)
    78f0:	10800917 	ldw	r2,36(r2)
    78f4:	10001d26 	beq	r2,zero,796c <alt_avalon_sgdma_irq+0xd0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    78f8:	0005303a 	rdctl	r2,status
    78fc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    7900:	e0fffc17 	ldw	r3,-16(fp)
    7904:	00bfff84 	movi	r2,-2
    7908:	1884703a 	and	r2,r3,r2
    790c:	1001703a 	wrctl	status,r2
  
  return context;
    7910:	e0bffc17 	ldw	r2,-16(fp)
    cpu_sr = alt_irq_disable_all();
    7914:	e0bffb15 	stw	r2,-20(fp)
    (dev->callback)(dev->callback_context);
    7918:	e0bffa17 	ldw	r2,-24(fp)
    791c:	10c00917 	ldw	r3,36(r2)
    7920:	e0bffa17 	ldw	r2,-24(fp)
    7924:	10800a17 	ldw	r2,40(r2)
    7928:	1009883a 	mov	r4,r2
    792c:	183ee83a 	callr	r3
    7930:	e0bffb17 	ldw	r2,-20(fp)
    7934:	e0bffd15 	stw	r2,-12(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    7938:	0005303a 	rdctl	r2,status
    793c:	e0bffe15 	stw	r2,-8(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    7940:	e0fffe17 	ldw	r3,-8(fp)
    7944:	00bfff84 	movi	r2,-2
    7948:	1884703a 	and	r2,r3,r2
    794c:	e0bffe15 	stw	r2,-8(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    7950:	e0bffd17 	ldw	r2,-12(fp)
    7954:	1080004c 	andi	r2,r2,1
    7958:	e0fffe17 	ldw	r3,-8(fp)
    795c:	1884b03a 	or	r2,r3,r2
    7960:	e0bffe15 	stw	r2,-8(fp)
  
  NIOS2_WRITE_STATUS (status);
    7964:	e0bffe17 	ldw	r2,-8(fp)
    7968:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
    796c:	e037883a 	mov	sp,fp
    7970:	dfc00117 	ldw	ra,4(sp)
    7974:	df000017 	ldw	fp,0(sp)
    7978:	dec00204 	addi	sp,sp,8
    797c:	f800283a 	ret

00007980 <alt_avalon_sgdma_init>:
 * This routine disables interrupts, future descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_avalon_sgdma_init (alt_sgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
    7980:	defffa04 	addi	sp,sp,-24
    7984:	dfc00515 	stw	ra,20(sp)
    7988:	df000415 	stw	fp,16(sp)
    798c:	df000404 	addi	fp,sp,16
    7990:	e13ffd15 	stw	r4,-12(fp)
    7994:	e17ffe15 	stw	r5,-8(fp)
    7998:	e1bfff15 	stw	r6,-4(fp)

  /* 
   * Halt any current transactions (reset the device)
   * SW reset is written twice per SGDMA documentation 
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
    799c:	e0bffd17 	ldw	r2,-12(fp)
    79a0:	10800317 	ldw	r2,12(r2)
    79a4:	10800404 	addi	r2,r2,16
    79a8:	00c00074 	movhi	r3,1
    79ac:	10c00035 	stwio	r3,0(r2)
    ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
    79b0:	e0bffd17 	ldw	r2,-12(fp)
    79b4:	10800317 	ldw	r2,12(r2)
    79b8:	10800404 	addi	r2,r2,16
    79bc:	00c00074 	movhi	r3,1
    79c0:	10c00035 	stwio	r3,0(r2)

  /*
   * Disable interrupts, halt future descriptor processing,
   * and clear status register content
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 0x0);
    79c4:	e0bffd17 	ldw	r2,-12(fp)
    79c8:	10800317 	ldw	r2,12(r2)
    79cc:	10800404 	addi	r2,r2,16
    79d0:	0007883a 	mov	r3,zero
    79d4:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
    79d8:	e0bffd17 	ldw	r2,-12(fp)
    79dc:	10800317 	ldw	r2,12(r2)
    79e0:	00c03fc4 	movi	r3,255
    79e4:	10c00035 	stwio	r3,0(r2)

  /* Register this instance of the SGDMA controller with HAL */
  alt_dev_llist_insert((alt_dev_llist*) dev, &alt_sgdma_list);
    79e8:	e13ffd17 	ldw	r4,-12(fp)
    79ec:	d1600c04 	addi	r5,gp,-32720
    79f0:	0008ba80 	call	8ba8 <alt_dev_llist_insert>

  /* Install IRQ handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(ic_id, irq, alt_avalon_sgdma_irq, dev, 0x0);
    79f4:	d8000015 	stw	zero,0(sp)
    79f8:	e13ffe17 	ldw	r4,-8(fp)
    79fc:	e17fff17 	ldw	r5,-4(fp)
    7a00:	01800034 	movhi	r6,0
    7a04:	319e2704 	addi	r6,r6,30876
    7a08:	e1fffd17 	ldw	r7,-12(fp)
    7a0c:	00088540 	call	8854 <alt_ic_isr_register>
#else
  alt_irq_register(irq, dev, alt_avalon_sgdma_irq);
#endif  
}
    7a10:	e037883a 	mov	sp,fp
    7a14:	dfc00117 	ldw	ra,4(sp)
    7a18:	df000017 	ldw	fp,0(sp)
    7a1c:	dec00204 	addi	sp,sp,8
    7a20:	f800283a 	ret

00007a24 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    7a24:	defff904 	addi	sp,sp,-28
    7a28:	dfc00615 	stw	ra,24(sp)
    7a2c:	df000515 	stw	fp,20(sp)
    7a30:	df000504 	addi	fp,sp,20
    7a34:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    7a38:	0007883a 	mov	r3,zero
    7a3c:	e0bfff17 	ldw	r2,-4(fp)
    7a40:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    7a44:	e0bfff17 	ldw	r2,-4(fp)
    7a48:	10800104 	addi	r2,r2,4
    7a4c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    7a50:	0005303a 	rdctl	r2,status
    7a54:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    7a58:	e0fffc17 	ldw	r3,-16(fp)
    7a5c:	00bfff84 	movi	r2,-2
    7a60:	1884703a 	and	r2,r3,r2
    7a64:	1001703a 	wrctl	status,r2
  
  return context;
    7a68:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    7a6c:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
    7a70:	00093240 	call	9324 <alt_tick>
    7a74:	e0bffb17 	ldw	r2,-20(fp)
    7a78:	e0bffd15 	stw	r2,-12(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    7a7c:	0005303a 	rdctl	r2,status
    7a80:	e0bffe15 	stw	r2,-8(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    7a84:	e0fffe17 	ldw	r3,-8(fp)
    7a88:	00bfff84 	movi	r2,-2
    7a8c:	1884703a 	and	r2,r3,r2
    7a90:	e0bffe15 	stw	r2,-8(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    7a94:	e0bffd17 	ldw	r2,-12(fp)
    7a98:	1080004c 	andi	r2,r2,1
    7a9c:	e0fffe17 	ldw	r3,-8(fp)
    7aa0:	1884b03a 	or	r2,r3,r2
    7aa4:	e0bffe15 	stw	r2,-8(fp)
  
  NIOS2_WRITE_STATUS (status);
    7aa8:	e0bffe17 	ldw	r2,-8(fp)
    7aac:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    7ab0:	e037883a 	mov	sp,fp
    7ab4:	dfc00117 	ldw	ra,4(sp)
    7ab8:	df000017 	ldw	fp,0(sp)
    7abc:	dec00204 	addi	sp,sp,8
    7ac0:	f800283a 	ret

00007ac4 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    7ac4:	defff804 	addi	sp,sp,-32
    7ac8:	dfc00715 	stw	ra,28(sp)
    7acc:	df000615 	stw	fp,24(sp)
    7ad0:	df000604 	addi	fp,sp,24
    7ad4:	e13ffc15 	stw	r4,-16(fp)
    7ad8:	e17ffd15 	stw	r5,-12(fp)
    7adc:	e1bffe15 	stw	r6,-8(fp)
    7ae0:	e1ffff15 	stw	r7,-4(fp)
    7ae4:	e0bfff17 	ldw	r2,-4(fp)
    7ae8:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    7aec:	00800074 	movhi	r2,1
    7af0:	10b9b904 	addi	r2,r2,-6428
    7af4:	10800017 	ldw	r2,0(r2)
    7af8:	1000041e 	bne	r2,zero,7b0c <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
    7afc:	00800074 	movhi	r2,1
    7b00:	10b9b904 	addi	r2,r2,-6428
    7b04:	e0fffb17 	ldw	r3,-20(fp)
    7b08:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    7b0c:	e0bffc17 	ldw	r2,-16(fp)
    7b10:	10800104 	addi	r2,r2,4
    7b14:	00c001c4 	movi	r3,7
    7b18:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
    7b1c:	d8000015 	stw	zero,0(sp)
    7b20:	e13ffd17 	ldw	r4,-12(fp)
    7b24:	e17ffe17 	ldw	r5,-8(fp)
    7b28:	01800034 	movhi	r6,0
    7b2c:	319e8904 	addi	r6,r6,31268
    7b30:	e1fffc17 	ldw	r7,-16(fp)
    7b34:	00088540 	call	8854 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
    7b38:	e037883a 	mov	sp,fp
    7b3c:	dfc00117 	ldw	ra,4(sp)
    7b40:	df000017 	ldw	fp,0(sp)
    7b44:	dec00204 	addi	sp,sp,8
    7b48:	f800283a 	ret

00007b4c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    7b4c:	defffa04 	addi	sp,sp,-24
    7b50:	dfc00515 	stw	ra,20(sp)
    7b54:	df000415 	stw	fp,16(sp)
    7b58:	df000404 	addi	fp,sp,16
    7b5c:	e13ffd15 	stw	r4,-12(fp)
    7b60:	e17ffe15 	stw	r5,-8(fp)
    7b64:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    7b68:	e0bffd17 	ldw	r2,-12(fp)
    7b6c:	10800017 	ldw	r2,0(r2)
    7b70:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    7b74:	e0bffc17 	ldw	r2,-16(fp)
    7b78:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    7b7c:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
    7b80:	10800217 	ldw	r2,8(r2)
    7b84:	1809883a 	mov	r4,r3
    7b88:	e17ffe17 	ldw	r5,-8(fp)
    7b8c:	e1bfff17 	ldw	r6,-4(fp)
    7b90:	100f883a 	mov	r7,r2
    7b94:	00080540 	call	8054 <altera_avalon_uart_read>
      fd->fd_flags);
}
    7b98:	e037883a 	mov	sp,fp
    7b9c:	dfc00117 	ldw	ra,4(sp)
    7ba0:	df000017 	ldw	fp,0(sp)
    7ba4:	dec00204 	addi	sp,sp,8
    7ba8:	f800283a 	ret

00007bac <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    7bac:	defffa04 	addi	sp,sp,-24
    7bb0:	dfc00515 	stw	ra,20(sp)
    7bb4:	df000415 	stw	fp,16(sp)
    7bb8:	df000404 	addi	fp,sp,16
    7bbc:	e13ffd15 	stw	r4,-12(fp)
    7bc0:	e17ffe15 	stw	r5,-8(fp)
    7bc4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    7bc8:	e0bffd17 	ldw	r2,-12(fp)
    7bcc:	10800017 	ldw	r2,0(r2)
    7bd0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    7bd4:	e0bffc17 	ldw	r2,-16(fp)
    7bd8:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    7bdc:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
    7be0:	10800217 	ldw	r2,8(r2)
    7be4:	1809883a 	mov	r4,r3
    7be8:	e17ffe17 	ldw	r5,-8(fp)
    7bec:	e1bfff17 	ldw	r6,-4(fp)
    7bf0:	100f883a 	mov	r7,r2
    7bf4:	00083000 	call	8300 <altera_avalon_uart_write>
      fd->fd_flags);
}
    7bf8:	e037883a 	mov	sp,fp
    7bfc:	dfc00117 	ldw	ra,4(sp)
    7c00:	df000017 	ldw	fp,0(sp)
    7c04:	dec00204 	addi	sp,sp,8
    7c08:	f800283a 	ret

00007c0c <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    7c0c:	defffc04 	addi	sp,sp,-16
    7c10:	dfc00315 	stw	ra,12(sp)
    7c14:	df000215 	stw	fp,8(sp)
    7c18:	df000204 	addi	fp,sp,8
    7c1c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    7c20:	e0bfff17 	ldw	r2,-4(fp)
    7c24:	10800017 	ldw	r2,0(r2)
    7c28:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    7c2c:	e0bffe17 	ldw	r2,-8(fp)
    7c30:	10c00a04 	addi	r3,r2,40
    7c34:	e0bfff17 	ldw	r2,-4(fp)
    7c38:	10800217 	ldw	r2,8(r2)
    7c3c:	1809883a 	mov	r4,r3
    7c40:	100b883a 	mov	r5,r2
    7c44:	0007fb00 	call	7fb0 <altera_avalon_uart_close>
}
    7c48:	e037883a 	mov	sp,fp
    7c4c:	dfc00117 	ldw	ra,4(sp)
    7c50:	df000017 	ldw	fp,0(sp)
    7c54:	dec00204 	addi	sp,sp,8
    7c58:	f800283a 	ret

00007c5c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    7c5c:	defff804 	addi	sp,sp,-32
    7c60:	dfc00715 	stw	ra,28(sp)
    7c64:	df000615 	stw	fp,24(sp)
    7c68:	df000604 	addi	fp,sp,24
    7c6c:	e13ffd15 	stw	r4,-12(fp)
    7c70:	e17ffe15 	stw	r5,-8(fp)
    7c74:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
    7c78:	e0bffd17 	ldw	r2,-12(fp)
    7c7c:	10800017 	ldw	r2,0(r2)
    7c80:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
    7c84:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    7c88:	1000041e 	bne	r2,zero,7c9c <altera_avalon_uart_init+0x40>
    7c8c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    7c90:	1000021e 	bne	r2,zero,7c9c <altera_avalon_uart_init+0x40>
    7c94:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    7c98:	10000226 	beq	r2,zero,7ca4 <altera_avalon_uart_init+0x48>
    7c9c:	00800044 	movi	r2,1
    7ca0:	00000106 	br	7ca8 <altera_avalon_uart_init+0x4c>
    7ca4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    7ca8:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
    7cac:	e0bffc17 	ldw	r2,-16(fp)
    7cb0:	10000f1e 	bne	r2,zero,7cf0 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    7cb4:	e0bffd17 	ldw	r2,-12(fp)
    7cb8:	00c32004 	movi	r3,3200
    7cbc:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    7cc0:	e0bffb17 	ldw	r2,-20(fp)
    7cc4:	10800304 	addi	r2,r2,12
    7cc8:	e0fffd17 	ldw	r3,-12(fp)
    7ccc:	18c00117 	ldw	r3,4(r3)
    7cd0:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    7cd4:	d8000015 	stw	zero,0(sp)
    7cd8:	e13ffe17 	ldw	r4,-8(fp)
    7cdc:	e17fff17 	ldw	r5,-4(fp)
    7ce0:	01800034 	movhi	r6,0
    7ce4:	319f4104 	addi	r6,r6,32004
    7ce8:	e1fffd17 	ldw	r7,-12(fp)
    7cec:	00088540 	call	8854 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    7cf0:	e037883a 	mov	sp,fp
    7cf4:	dfc00117 	ldw	ra,4(sp)
    7cf8:	df000017 	ldw	fp,0(sp)
    7cfc:	dec00204 	addi	sp,sp,8
    7d00:	f800283a 	ret

00007d04 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
    7d04:	defffa04 	addi	sp,sp,-24
    7d08:	dfc00515 	stw	ra,20(sp)
    7d0c:	df000415 	stw	fp,16(sp)
    7d10:	df000404 	addi	fp,sp,16
    7d14:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
    7d18:	e0bfff17 	ldw	r2,-4(fp)
    7d1c:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
    7d20:	e0bffc17 	ldw	r2,-16(fp)
    7d24:	10800017 	ldw	r2,0(r2)
    7d28:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    7d2c:	e0bffd17 	ldw	r2,-12(fp)
    7d30:	10800204 	addi	r2,r2,8
    7d34:	10800037 	ldwio	r2,0(r2)
    7d38:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    7d3c:	e0bffd17 	ldw	r2,-12(fp)
    7d40:	10800204 	addi	r2,r2,8
    7d44:	0007883a 	mov	r3,zero
    7d48:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    7d4c:	e0bffd17 	ldw	r2,-12(fp)
    7d50:	10800204 	addi	r2,r2,8
    7d54:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    7d58:	e0bffe17 	ldw	r2,-8(fp)
    7d5c:	1080200c 	andi	r2,r2,128
    7d60:	10000326 	beq	r2,zero,7d70 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
    7d64:	e13ffc17 	ldw	r4,-16(fp)
    7d68:	e17ffe17 	ldw	r5,-8(fp)
    7d6c:	0007d9c0 	call	7d9c <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    7d70:	e0bffe17 	ldw	r2,-8(fp)
    7d74:	1081100c 	andi	r2,r2,1088
    7d78:	10000326 	beq	r2,zero,7d88 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
    7d7c:	e13ffc17 	ldw	r4,-16(fp)
    7d80:	e17ffe17 	ldw	r5,-8(fp)
    7d84:	0007e740 	call	7e74 <altera_avalon_uart_txirq>
  }
  

}
    7d88:	e037883a 	mov	sp,fp
    7d8c:	dfc00117 	ldw	ra,4(sp)
    7d90:	df000017 	ldw	fp,0(sp)
    7d94:	dec00204 	addi	sp,sp,8
    7d98:	f800283a 	ret

00007d9c <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    7d9c:	defffc04 	addi	sp,sp,-16
    7da0:	df000315 	stw	fp,12(sp)
    7da4:	df000304 	addi	fp,sp,12
    7da8:	e13ffe15 	stw	r4,-8(fp)
    7dac:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    7db0:	e0bfff17 	ldw	r2,-4(fp)
    7db4:	108000cc 	andi	r2,r2,3
    7db8:	1000291e 	bne	r2,zero,7e60 <altera_avalon_uart_rxirq+0xc4>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    7dbc:	e0bffe17 	ldw	r2,-8(fp)
    7dc0:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    7dc4:	e0bffe17 	ldw	r2,-8(fp)
    7dc8:	10800317 	ldw	r2,12(r2)
    7dcc:	10800044 	addi	r2,r2,1
    7dd0:	10800fcc 	andi	r2,r2,63
    7dd4:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    7dd8:	e0bffe17 	ldw	r2,-8(fp)
    7ddc:	10800317 	ldw	r2,12(r2)
    7de0:	e0fffe17 	ldw	r3,-8(fp)
    7de4:	18c00017 	ldw	r3,0(r3)
    7de8:	18c00037 	ldwio	r3,0(r3)
    7dec:	e13ffe17 	ldw	r4,-8(fp)
    7df0:	2085883a 	add	r2,r4,r2
    7df4:	10800704 	addi	r2,r2,28
    7df8:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
    7dfc:	e0bffe17 	ldw	r2,-8(fp)
    7e00:	e0fffd17 	ldw	r3,-12(fp)
    7e04:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    7e08:	e0bffe17 	ldw	r2,-8(fp)
    7e0c:	10800317 	ldw	r2,12(r2)
    7e10:	10800044 	addi	r2,r2,1
    7e14:	10800fcc 	andi	r2,r2,63
    7e18:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    7e1c:	e0bffe17 	ldw	r2,-8(fp)
    7e20:	10c00217 	ldw	r3,8(r2)
    7e24:	e0bffd17 	ldw	r2,-12(fp)
    7e28:	18800e1e 	bne	r3,r2,7e64 <altera_avalon_uart_rxirq+0xc8>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    7e2c:	e0bffe17 	ldw	r2,-8(fp)
    7e30:	10c00117 	ldw	r3,4(r2)
    7e34:	00bfdfc4 	movi	r2,-129
    7e38:	1886703a 	and	r3,r3,r2
    7e3c:	e0bffe17 	ldw	r2,-8(fp)
    7e40:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    7e44:	e0bffe17 	ldw	r2,-8(fp)
    7e48:	10800017 	ldw	r2,0(r2)
    7e4c:	10800304 	addi	r2,r2,12
    7e50:	e0fffe17 	ldw	r3,-8(fp)
    7e54:	18c00117 	ldw	r3,4(r3)
    7e58:	10c00035 	stwio	r3,0(r2)
    7e5c:	00000106 	br	7e64 <altera_avalon_uart_rxirq+0xc8>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
    7e60:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
    7e64:	e037883a 	mov	sp,fp
    7e68:	df000017 	ldw	fp,0(sp)
    7e6c:	dec00104 	addi	sp,sp,4
    7e70:	f800283a 	ret

00007e74 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    7e74:	defffd04 	addi	sp,sp,-12
    7e78:	df000215 	stw	fp,8(sp)
    7e7c:	df000204 	addi	fp,sp,8
    7e80:	e13ffe15 	stw	r4,-8(fp)
    7e84:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    7e88:	e0bffe17 	ldw	r2,-8(fp)
    7e8c:	10c00417 	ldw	r3,16(r2)
    7e90:	e0bffe17 	ldw	r2,-8(fp)
    7e94:	10800517 	ldw	r2,20(r2)
    7e98:	18803026 	beq	r3,r2,7f5c <altera_avalon_uart_txirq+0xe8>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    7e9c:	e0bffe17 	ldw	r2,-8(fp)
    7ea0:	10800617 	ldw	r2,24(r2)
    7ea4:	1080008c 	andi	r2,r2,2
    7ea8:	10000326 	beq	r2,zero,7eb8 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    7eac:	e0bfff17 	ldw	r2,-4(fp)
    7eb0:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    7eb4:	10001b26 	beq	r2,zero,7f24 <altera_avalon_uart_txirq+0xb0>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    7eb8:	e0bffe17 	ldw	r2,-8(fp)
    7ebc:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    7ec0:	e0bffe17 	ldw	r2,-8(fp)
    7ec4:	10800017 	ldw	r2,0(r2)
    7ec8:	10800104 	addi	r2,r2,4
    7ecc:	e0fffe17 	ldw	r3,-8(fp)
    7ed0:	18c00417 	ldw	r3,16(r3)
    7ed4:	e13ffe17 	ldw	r4,-8(fp)
    7ed8:	20c7883a 	add	r3,r4,r3
    7edc:	18c01704 	addi	r3,r3,92
    7ee0:	18c00003 	ldbu	r3,0(r3)
    7ee4:	18c03fcc 	andi	r3,r3,255
    7ee8:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    7eec:	e0bffe17 	ldw	r2,-8(fp)
    7ef0:	10800417 	ldw	r2,16(r2)
    7ef4:	10800044 	addi	r2,r2,1
    7ef8:	e0fffe17 	ldw	r3,-8(fp)
    7efc:	18800415 	stw	r2,16(r3)
    7f00:	10c00fcc 	andi	r3,r2,63
    7f04:	e0bffe17 	ldw	r2,-8(fp)
    7f08:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    7f0c:	e0bffe17 	ldw	r2,-8(fp)
    7f10:	10800117 	ldw	r2,4(r2)
    7f14:	10c01014 	ori	r3,r2,64
    7f18:	e0bffe17 	ldw	r2,-8(fp)
    7f1c:	10c00115 	stw	r3,4(r2)
    7f20:	00000e06 	br	7f5c <altera_avalon_uart_txirq+0xe8>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    7f24:	e0bffe17 	ldw	r2,-8(fp)
    7f28:	10800017 	ldw	r2,0(r2)
    7f2c:	10800204 	addi	r2,r2,8
    7f30:	10800037 	ldwio	r2,0(r2)
    7f34:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    7f38:	e0bfff17 	ldw	r2,-4(fp)
    7f3c:	1082000c 	andi	r2,r2,2048
    7f40:	1000061e 	bne	r2,zero,7f5c <altera_avalon_uart_txirq+0xe8>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    7f44:	e0bffe17 	ldw	r2,-8(fp)
    7f48:	10c00117 	ldw	r3,4(r2)
    7f4c:	00bfefc4 	movi	r2,-65
    7f50:	1886703a 	and	r3,r3,r2
    7f54:	e0bffe17 	ldw	r2,-8(fp)
    7f58:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    7f5c:	e0bffe17 	ldw	r2,-8(fp)
    7f60:	10c00417 	ldw	r3,16(r2)
    7f64:	e0bffe17 	ldw	r2,-8(fp)
    7f68:	10800517 	ldw	r2,20(r2)
    7f6c:	1880061e 	bne	r3,r2,7f88 <altera_avalon_uart_txirq+0x114>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    7f70:	e0bffe17 	ldw	r2,-8(fp)
    7f74:	10c00117 	ldw	r3,4(r2)
    7f78:	00beefc4 	movi	r2,-1089
    7f7c:	1886703a 	and	r3,r3,r2
    7f80:	e0bffe17 	ldw	r2,-8(fp)
    7f84:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    7f88:	e0bffe17 	ldw	r2,-8(fp)
    7f8c:	10800017 	ldw	r2,0(r2)
    7f90:	10800304 	addi	r2,r2,12
    7f94:	e0fffe17 	ldw	r3,-8(fp)
    7f98:	18c00117 	ldw	r3,4(r3)
    7f9c:	10c00035 	stwio	r3,0(r2)
}
    7fa0:	e037883a 	mov	sp,fp
    7fa4:	df000017 	ldw	fp,0(sp)
    7fa8:	dec00104 	addi	sp,sp,4
    7fac:	f800283a 	ret

00007fb0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    7fb0:	defffd04 	addi	sp,sp,-12
    7fb4:	df000215 	stw	fp,8(sp)
    7fb8:	df000204 	addi	fp,sp,8
    7fbc:	e13ffe15 	stw	r4,-8(fp)
    7fc0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    7fc4:	00000506 	br	7fdc <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    7fc8:	e0bfff17 	ldw	r2,-4(fp)
    7fcc:	1090000c 	andi	r2,r2,16384
    7fd0:	10000226 	beq	r2,zero,7fdc <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
    7fd4:	00bffd44 	movi	r2,-11
    7fd8:	00000606 	br	7ff4 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    7fdc:	e0bffe17 	ldw	r2,-8(fp)
    7fe0:	10c00417 	ldw	r3,16(r2)
    7fe4:	e0bffe17 	ldw	r2,-8(fp)
    7fe8:	10800517 	ldw	r2,20(r2)
    7fec:	18bff61e 	bne	r3,r2,7fc8 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    7ff0:	0005883a 	mov	r2,zero
}
    7ff4:	e037883a 	mov	sp,fp
    7ff8:	df000017 	ldw	fp,0(sp)
    7ffc:	dec00104 	addi	sp,sp,4
    8000:	f800283a 	ret

00008004 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    8004:	defffe04 	addi	sp,sp,-8
    8008:	dfc00115 	stw	ra,4(sp)
    800c:	df000015 	stw	fp,0(sp)
    8010:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    8014:	00800074 	movhi	r2,1
    8018:	10b1c004 	addi	r2,r2,-14592
    801c:	10800017 	ldw	r2,0(r2)
    8020:	10000526 	beq	r2,zero,8038 <alt_get_errno+0x34>
    8024:	00800074 	movhi	r2,1
    8028:	10b1c004 	addi	r2,r2,-14592
    802c:	10800017 	ldw	r2,0(r2)
    8030:	103ee83a 	callr	r2
    8034:	00000206 	br	8040 <alt_get_errno+0x3c>
    8038:	00800074 	movhi	r2,1
    803c:	10b9b404 	addi	r2,r2,-6448
}
    8040:	e037883a 	mov	sp,fp
    8044:	dfc00117 	ldw	ra,4(sp)
    8048:	df000017 	ldw	fp,0(sp)
    804c:	dec00204 	addi	sp,sp,8
    8050:	f800283a 	ret

00008054 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    8054:	deffef04 	addi	sp,sp,-68
    8058:	dfc01015 	stw	ra,64(sp)
    805c:	df000f15 	stw	fp,60(sp)
    8060:	df000f04 	addi	fp,sp,60
    8064:	e13ffc15 	stw	r4,-16(fp)
    8068:	e17ffd15 	stw	r5,-12(fp)
    806c:	e1bffe15 	stw	r6,-8(fp)
    8070:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
    8074:	e03ff105 	stb	zero,-60(fp)
  int             count = 0;
    8078:	e03ff215 	stw	zero,-56(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    807c:	e0bfff17 	ldw	r2,-4(fp)
    8080:	1090000c 	andi	r2,r2,16384
    8084:	1005003a 	cmpeq	r2,r2,zero
    8088:	10803fcc 	andi	r2,r2,255
    808c:	e0bff315 	stw	r2,-52(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
    8090:	e0bffc17 	ldw	r2,-16(fp)
    8094:	10800217 	ldw	r2,8(r2)
    8098:	10800044 	addi	r2,r2,1
    809c:	10800fcc 	andi	r2,r2,63
    80a0:	e0bff415 	stw	r2,-48(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    80a4:	00001906 	br	810c <altera_avalon_uart_read+0xb8>
    {
      count++;
    80a8:	e0bff217 	ldw	r2,-56(fp)
    80ac:	10800044 	addi	r2,r2,1
    80b0:	e0bff215 	stw	r2,-56(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
    80b4:	e0bffc17 	ldw	r2,-16(fp)
    80b8:	10800217 	ldw	r2,8(r2)
    80bc:	e0fffc17 	ldw	r3,-16(fp)
    80c0:	1885883a 	add	r2,r3,r2
    80c4:	10800704 	addi	r2,r2,28
    80c8:	10800003 	ldbu	r2,0(r2)
    80cc:	1007883a 	mov	r3,r2
    80d0:	e0bffd17 	ldw	r2,-12(fp)
    80d4:	10c00005 	stb	r3,0(r2)
    80d8:	e0bffd17 	ldw	r2,-12(fp)
    80dc:	10800044 	addi	r2,r2,1
    80e0:	e0bffd15 	stw	r2,-12(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
    80e4:	e0bffc17 	ldw	r2,-16(fp)
    80e8:	10800217 	ldw	r2,8(r2)
    80ec:	10c00044 	addi	r3,r2,1
    80f0:	e0bffc17 	ldw	r2,-16(fp)
    80f4:	10c00215 	stw	r3,8(r2)
    80f8:	e0bffc17 	ldw	r2,-16(fp)
    80fc:	10800217 	ldw	r2,8(r2)
    8100:	10c00fcc 	andi	r3,r2,63
    8104:	e0bffc17 	ldw	r2,-16(fp)
    8108:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    810c:	e0fff217 	ldw	r3,-56(fp)
    8110:	e0bffe17 	ldw	r2,-8(fp)
    8114:	1880050e 	bge	r3,r2,812c <altera_avalon_uart_read+0xd8>
    8118:	e0bffc17 	ldw	r2,-16(fp)
    811c:	10c00217 	ldw	r3,8(r2)
    8120:	e0bffc17 	ldw	r2,-16(fp)
    8124:	10800317 	ldw	r2,12(r2)
    8128:	18bfdf1e 	bne	r3,r2,80a8 <altera_avalon_uart_read+0x54>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    812c:	e0bff217 	ldw	r2,-56(fp)
    8130:	10002f1e 	bne	r2,zero,81f0 <altera_avalon_uart_read+0x19c>
    8134:	e0bffc17 	ldw	r2,-16(fp)
    8138:	10c00217 	ldw	r3,8(r2)
    813c:	e0bffc17 	ldw	r2,-16(fp)
    8140:	10800317 	ldw	r2,12(r2)
    8144:	18802a1e 	bne	r3,r2,81f0 <altera_avalon_uart_read+0x19c>
    {
      if (!block)
    8148:	e0bff317 	ldw	r2,-52(fp)
    814c:	1000061e 	bne	r2,zero,8168 <altera_avalon_uart_read+0x114>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    8150:	00080040 	call	8004 <alt_get_errno>
    8154:	00c002c4 	movi	r3,11
    8158:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
    815c:	00800044 	movi	r2,1
    8160:	e0bff105 	stb	r2,-60(fp)
        break;
    8164:	00002606 	br	8200 <altera_avalon_uart_read+0x1ac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    8168:	0005303a 	rdctl	r2,status
    816c:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    8170:	e0fff617 	ldw	r3,-40(fp)
    8174:	00bfff84 	movi	r2,-2
    8178:	1884703a 	and	r2,r3,r2
    817c:	1001703a 	wrctl	status,r2
  
  return context;
    8180:	e0bff617 	ldw	r2,-40(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
    8184:	e0bff515 	stw	r2,-44(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    8188:	e0bffc17 	ldw	r2,-16(fp)
    818c:	10800117 	ldw	r2,4(r2)
    8190:	10c02014 	ori	r3,r2,128
    8194:	e0bffc17 	ldw	r2,-16(fp)
    8198:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    819c:	e0bffc17 	ldw	r2,-16(fp)
    81a0:	10800017 	ldw	r2,0(r2)
    81a4:	10800304 	addi	r2,r2,12
    81a8:	e0fffc17 	ldw	r3,-16(fp)
    81ac:	18c00117 	ldw	r3,4(r3)
    81b0:	10c00035 	stwio	r3,0(r2)
    81b4:	e0bff517 	ldw	r2,-44(fp)
    81b8:	e0bff715 	stw	r2,-36(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    81bc:	0005303a 	rdctl	r2,status
    81c0:	e0bff815 	stw	r2,-32(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    81c4:	e0fff817 	ldw	r3,-32(fp)
    81c8:	00bfff84 	movi	r2,-2
    81cc:	1884703a 	and	r2,r3,r2
    81d0:	e0bff815 	stw	r2,-32(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    81d4:	e0bff717 	ldw	r2,-36(fp)
    81d8:	1080004c 	andi	r2,r2,1
    81dc:	e0fff817 	ldw	r3,-32(fp)
    81e0:	1884b03a 	or	r2,r3,r2
    81e4:	e0bff815 	stw	r2,-32(fp)
  
  NIOS2_WRITE_STATUS (status);
    81e8:	e0bff817 	ldw	r2,-32(fp)
    81ec:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    81f0:	e0bff217 	ldw	r2,-56(fp)
    81f4:	1000021e 	bne	r2,zero,8200 <altera_avalon_uart_read+0x1ac>
    81f8:	e0bffe17 	ldw	r2,-8(fp)
    81fc:	103fc31e 	bne	r2,zero,810c <altera_avalon_uart_read+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    8200:	0005303a 	rdctl	r2,status
    8204:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    8208:	e0fff917 	ldw	r3,-28(fp)
    820c:	00bfff84 	movi	r2,-2
    8210:	1884703a 	and	r2,r3,r2
    8214:	1001703a 	wrctl	status,r2
  
  return context;
    8218:	e0bff917 	ldw	r2,-28(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
    821c:	e0bff515 	stw	r2,-44(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    8220:	e0bffc17 	ldw	r2,-16(fp)
    8224:	10800117 	ldw	r2,4(r2)
    8228:	10c02014 	ori	r3,r2,128
    822c:	e0bffc17 	ldw	r2,-16(fp)
    8230:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    8234:	e0bffc17 	ldw	r2,-16(fp)
    8238:	10800017 	ldw	r2,0(r2)
    823c:	10800304 	addi	r2,r2,12
    8240:	e0fffc17 	ldw	r3,-16(fp)
    8244:	18c00117 	ldw	r3,4(r3)
    8248:	10c00035 	stwio	r3,0(r2)
    824c:	e0bff517 	ldw	r2,-44(fp)
    8250:	e0bffa15 	stw	r2,-24(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    8254:	0005303a 	rdctl	r2,status
    8258:	e0bffb15 	stw	r2,-20(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    825c:	e0fffb17 	ldw	r3,-20(fp)
    8260:	00bfff84 	movi	r2,-2
    8264:	1884703a 	and	r2,r3,r2
    8268:	e0bffb15 	stw	r2,-20(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    826c:	e0bffa17 	ldw	r2,-24(fp)
    8270:	1080004c 	andi	r2,r2,1
    8274:	e0fffb17 	ldw	r3,-20(fp)
    8278:	1884b03a 	or	r2,r3,r2
    827c:	e0bffb15 	stw	r2,-20(fp)
  
  NIOS2_WRITE_STATUS (status);
    8280:	e0bffb17 	ldw	r2,-20(fp)
    8284:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    8288:	e0bff103 	ldbu	r2,-60(fp)
    828c:	10000226 	beq	r2,zero,8298 <altera_avalon_uart_read+0x244>
    return -EWOULDBLOCK;
    8290:	00bffd44 	movi	r2,-11
    8294:	00000106 	br	829c <altera_avalon_uart_read+0x248>
  }
  else {
    return count;
    8298:	e0bff217 	ldw	r2,-56(fp)
  }
}
    829c:	e037883a 	mov	sp,fp
    82a0:	dfc00117 	ldw	ra,4(sp)
    82a4:	df000017 	ldw	fp,0(sp)
    82a8:	dec00204 	addi	sp,sp,8
    82ac:	f800283a 	ret

000082b0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    82b0:	defffe04 	addi	sp,sp,-8
    82b4:	dfc00115 	stw	ra,4(sp)
    82b8:	df000015 	stw	fp,0(sp)
    82bc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    82c0:	00800074 	movhi	r2,1
    82c4:	10b1c004 	addi	r2,r2,-14592
    82c8:	10800017 	ldw	r2,0(r2)
    82cc:	10000526 	beq	r2,zero,82e4 <alt_get_errno+0x34>
    82d0:	00800074 	movhi	r2,1
    82d4:	10b1c004 	addi	r2,r2,-14592
    82d8:	10800017 	ldw	r2,0(r2)
    82dc:	103ee83a 	callr	r2
    82e0:	00000206 	br	82ec <alt_get_errno+0x3c>
    82e4:	00800074 	movhi	r2,1
    82e8:	10b9b404 	addi	r2,r2,-6448
}
    82ec:	e037883a 	mov	sp,fp
    82f0:	dfc00117 	ldw	ra,4(sp)
    82f4:	df000017 	ldw	fp,0(sp)
    82f8:	dec00204 	addi	sp,sp,8
    82fc:	f800283a 	ret

00008300 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    8300:	defff004 	addi	sp,sp,-64
    8304:	dfc00f15 	stw	ra,60(sp)
    8308:	df000e15 	stw	fp,56(sp)
    830c:	df000e04 	addi	fp,sp,56
    8310:	e13ffc15 	stw	r4,-16(fp)
    8314:	e17ffd15 	stw	r5,-12(fp)
    8318:	e1bffe15 	stw	r6,-8(fp)
    831c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
    8320:	e0bffe17 	ldw	r2,-8(fp)
    8324:	e0bff215 	stw	r2,-56(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    8328:	e0bfff17 	ldw	r2,-4(fp)
    832c:	1090000c 	andi	r2,r2,16384
    8330:	e0bff315 	stw	r2,-52(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    8334:	00004606 	br	8450 <altera_avalon_uart_write+0x150>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    8338:	e0bffc17 	ldw	r2,-16(fp)
    833c:	10800517 	ldw	r2,20(r2)
    8340:	10800044 	addi	r2,r2,1
    8344:	10800fcc 	andi	r2,r2,63
    8348:	e0bff415 	stw	r2,-48(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    834c:	e0bffc17 	ldw	r2,-16(fp)
    8350:	10c00417 	ldw	r3,16(r2)
    8354:	e0bff417 	ldw	r2,-48(fp)
    8358:	18802c1e 	bne	r3,r2,840c <altera_avalon_uart_write+0x10c>
    {
      if (no_block)
    835c:	e0bff317 	ldw	r2,-52(fp)
    8360:	10000426 	beq	r2,zero,8374 <altera_avalon_uart_write+0x74>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    8364:	00082b00 	call	82b0 <alt_get_errno>
    8368:	00c002c4 	movi	r3,11
    836c:	10c00015 	stw	r3,0(r2)
        break;
    8370:	00003906 	br	8458 <altera_avalon_uart_write+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    8374:	0005303a 	rdctl	r2,status
    8378:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    837c:	e0fff617 	ldw	r3,-40(fp)
    8380:	00bfff84 	movi	r2,-2
    8384:	1884703a 	and	r2,r3,r2
    8388:	1001703a 	wrctl	status,r2
  
  return context;
    838c:	e0bff617 	ldw	r2,-40(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
    8390:	e0bff515 	stw	r2,-44(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    8394:	e0bffc17 	ldw	r2,-16(fp)
    8398:	10800117 	ldw	r2,4(r2)
    839c:	10c11014 	ori	r3,r2,1088
    83a0:	e0bffc17 	ldw	r2,-16(fp)
    83a4:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    83a8:	e0bffc17 	ldw	r2,-16(fp)
    83ac:	10800017 	ldw	r2,0(r2)
    83b0:	10800304 	addi	r2,r2,12
    83b4:	e0fffc17 	ldw	r3,-16(fp)
    83b8:	18c00117 	ldw	r3,4(r3)
    83bc:	10c00035 	stwio	r3,0(r2)
    83c0:	e0bff517 	ldw	r2,-44(fp)
    83c4:	e0bff715 	stw	r2,-36(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    83c8:	0005303a 	rdctl	r2,status
    83cc:	e0bff815 	stw	r2,-32(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    83d0:	e0fff817 	ldw	r3,-32(fp)
    83d4:	00bfff84 	movi	r2,-2
    83d8:	1884703a 	and	r2,r3,r2
    83dc:	e0bff815 	stw	r2,-32(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    83e0:	e0bff717 	ldw	r2,-36(fp)
    83e4:	1080004c 	andi	r2,r2,1
    83e8:	e0fff817 	ldw	r3,-32(fp)
    83ec:	1884b03a 	or	r2,r3,r2
    83f0:	e0bff815 	stw	r2,-32(fp)
  
  NIOS2_WRITE_STATUS (status);
    83f4:	e0bff817 	ldw	r2,-32(fp)
    83f8:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    83fc:	e0bffc17 	ldw	r2,-16(fp)
    8400:	10c00417 	ldw	r3,16(r2)
    8404:	e0bff417 	ldw	r2,-48(fp)
    8408:	18bffc26 	beq	r3,r2,83fc <altera_avalon_uart_write+0xfc>
      }
    }

    count--;
    840c:	e0bff217 	ldw	r2,-56(fp)
    8410:	10bfffc4 	addi	r2,r2,-1
    8414:	e0bff215 	stw	r2,-56(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    8418:	e0bffc17 	ldw	r2,-16(fp)
    841c:	10800517 	ldw	r2,20(r2)
    8420:	e0fffd17 	ldw	r3,-12(fp)
    8424:	18c00003 	ldbu	r3,0(r3)
    8428:	e13ffc17 	ldw	r4,-16(fp)
    842c:	2085883a 	add	r2,r4,r2
    8430:	10801704 	addi	r2,r2,92
    8434:	10c00005 	stb	r3,0(r2)
    8438:	e0bffd17 	ldw	r2,-12(fp)
    843c:	10800044 	addi	r2,r2,1
    8440:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
    8444:	e0bffc17 	ldw	r2,-16(fp)
    8448:	e0fff417 	ldw	r3,-48(fp)
    844c:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    8450:	e0bff217 	ldw	r2,-56(fp)
    8454:	103fb81e 	bne	r2,zero,8338 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    8458:	0005303a 	rdctl	r2,status
    845c:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    8460:	e0fff917 	ldw	r3,-28(fp)
    8464:	00bfff84 	movi	r2,-2
    8468:	1884703a 	and	r2,r3,r2
    846c:	1001703a 	wrctl	status,r2
  
  return context;
    8470:	e0bff917 	ldw	r2,-28(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
    8474:	e0bff515 	stw	r2,-44(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    8478:	e0bffc17 	ldw	r2,-16(fp)
    847c:	10800117 	ldw	r2,4(r2)
    8480:	10c11014 	ori	r3,r2,1088
    8484:	e0bffc17 	ldw	r2,-16(fp)
    8488:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    848c:	e0bffc17 	ldw	r2,-16(fp)
    8490:	10800017 	ldw	r2,0(r2)
    8494:	10800304 	addi	r2,r2,12
    8498:	e0fffc17 	ldw	r3,-16(fp)
    849c:	18c00117 	ldw	r3,4(r3)
    84a0:	10c00035 	stwio	r3,0(r2)
    84a4:	e0bff517 	ldw	r2,-44(fp)
    84a8:	e0bffa15 	stw	r2,-24(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    84ac:	0005303a 	rdctl	r2,status
    84b0:	e0bffb15 	stw	r2,-20(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    84b4:	e0fffb17 	ldw	r3,-20(fp)
    84b8:	00bfff84 	movi	r2,-2
    84bc:	1884703a 	and	r2,r3,r2
    84c0:	e0bffb15 	stw	r2,-20(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    84c4:	e0bffa17 	ldw	r2,-24(fp)
    84c8:	1080004c 	andi	r2,r2,1
    84cc:	e0fffb17 	ldw	r3,-20(fp)
    84d0:	1884b03a 	or	r2,r3,r2
    84d4:	e0bffb15 	stw	r2,-20(fp)
  
  NIOS2_WRITE_STATUS (status);
    84d8:	e0bffb17 	ldw	r2,-20(fp)
    84dc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
    84e0:	e0fffe17 	ldw	r3,-8(fp)
    84e4:	e0bff217 	ldw	r2,-56(fp)
    84e8:	1885c83a 	sub	r2,r3,r2
}
    84ec:	e037883a 	mov	sp,fp
    84f0:	dfc00117 	ldw	ra,4(sp)
    84f4:	df000017 	ldw	fp,0(sp)
    84f8:	dec00204 	addi	sp,sp,8
    84fc:	f800283a 	ret

00008500 <VIC_0_VECTOR_TABLE>:

    .section .text, "xa"
    .align 2
    .globl VIC_0_VECTOR_TABLE
VIC_0_VECTOR_TABLE:
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8500:	0030e03a 	nextpc	et
    8504:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8510:	0030e03a 	nextpc	et
    8514:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8520:	0030e03a 	nextpc	et
    8524:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8530:	0030e03a 	nextpc	et
    8534:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8540:	0030e03a 	nextpc	et
    8544:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8550:	0030e03a 	nextpc	et
    8554:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8560:	0030e03a 	nextpc	et
    8564:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8570:	0030e03a 	nextpc	et
    8574:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8580:	0030e03a 	nextpc	et
    8584:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8590:	0030e03a 	nextpc	et
    8594:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    85a0:	0030e03a 	nextpc	et
    85a4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    85b0:	0030e03a 	nextpc	et
    85b4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    85c0:	0030e03a 	nextpc	et
    85c4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    85d0:	0030e03a 	nextpc	et
    85d4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    85e0:	0030e03a 	nextpc	et
    85e4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    85f0:	0030e03a 	nextpc	et
    85f4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8600:	0030e03a 	nextpc	et
    8604:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8610:	0030e03a 	nextpc	et
    8614:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8620:	0030e03a 	nextpc	et
    8624:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8630:	0030e03a 	nextpc	et
    8634:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8640:	0030e03a 	nextpc	et
    8644:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8650:	0030e03a 	nextpc	et
    8654:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8660:	0030e03a 	nextpc	et
    8664:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8670:	0030e03a 	nextpc	et
    8674:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8680:	0030e03a 	nextpc	et
    8684:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    8690:	0030e03a 	nextpc	et
    8694:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    86a0:	0030e03a 	nextpc	et
    86a4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    86b0:	0030e03a 	nextpc	et
    86b4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    86c0:	0030e03a 	nextpc	et
    86c4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    86d0:	0030e03a 	nextpc	et
    86d4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    86e0:	0030e03a 	nextpc	et
    86e4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...
     ALT_SHADOW_NON_PREEMPTIVE_INTERRUPT    16
    86f0:	0030e03a 	nextpc	et
    86f4:	00087001 	jmpi	8700 <alt_shadow_non_preemptive_interrupt>
	...

00008700 <alt_shadow_non_preemptive_interrupt>:
    .section ALTERA_VIC_DRIVER_LINKER_SECTION
    .set nobreak
    .globl alt_shadow_non_preemptive_interrupt
alt_shadow_non_preemptive_interrupt:

    ldw r16, 4(et)               /* load ISR pointer */
    8700:	c4000117 	ldw	r16,4(et)

     /*
      * Get SP from previous register set.
      */

    rdprs sp, sp, 0
    8704:	dec00038 	rdprs	sp,sp,0
  /*
   * Notify the operating system that we are at interrupt level.
   */
    ALT_OS_INT_ENTER_ASM

    ldw r4, 8(et)               /* load isr_context */
    8708:	c1000217 	ldw	r4,8(et)
    callr r16                   /* call ISR */
    870c:	803ee83a 	callr	r16
    /*
     * Notify the operating system that interrupt processing is complete.
     */
    ALT_OS_INT_EXIT_ASM

    addi ea, ea, -4             /* instruction that caused exception */
    8710:	ef7fff04 	addi	ea,ea,-4
    eret
    8714:	ef80083a 	eret

00008718 <alt_vic_irq_init>:
  * @API Type:              Internal
  * @param pdev             pointer of type alt_vic_dev, main Device Structure.
  * @return                 None
  */
void alt_vic_irq_init (alt_vic_dev* pdev)
{
    8718:	defffd04 	addi	sp,sp,-12
    871c:	df000215 	stw	fp,8(sp)
    8720:	df000204 	addi	fp,sp,8
    8724:	e13fff15 	stw	r4,-4(fp)
    alt_u32 i;
    static const int VEC_SIZE_ARRAY[]={4, 8, 16, 32, 64, 128, 256, 512};

    /* Stores the VIC instance to list */
    alt_vic_dev_list[pdev->intr_controller_id] = pdev;
    8728:	e0bfff17 	ldw	r2,-4(fp)
    872c:	10800117 	ldw	r2,4(r2)
    8730:	1085883a 	add	r2,r2,r2
    8734:	1087883a 	add	r3,r2,r2
    8738:	d0a80104 	addi	r2,gp,-24572
    873c:	1885883a 	add	r2,r3,r2
    8740:	e0ffff17 	ldw	r3,-4(fp)
    8744:	10c00015 	stw	r3,0(r2)

    /* Disables all interrupts */
    IOWR_ALTERA_VIC_INT_ENABLE_CLR(pdev->base, 0xFFFFFFFF);
    8748:	e0bfff17 	ldw	r2,-4(fp)
    874c:	10800017 	ldw	r2,0(r2)
    8750:	10802204 	addi	r2,r2,136
    8754:	00ffffc4 	movi	r3,-1
    8758:	10c00035 	stwio	r3,0(r2)

    /* Initialize INT_CONFIG for all interrupts in this VIC */
    for(i = 0; i < pdev->num_of_intr_ports; i++)
    875c:	e03ffe15 	stw	zero,-8(fp)
    8760:	00001106 	br	87a8 <alt_vic_irq_init+0x90>
    {
        IOWR_ALTERA_VIC_INT_CONFIG(pdev->base, i, pdev->int_config[i]);
    8764:	e0bfff17 	ldw	r2,-4(fp)
    8768:	10c00017 	ldw	r3,0(r2)
    876c:	e0bffe17 	ldw	r2,-8(fp)
    8770:	1085883a 	add	r2,r2,r2
    8774:	1085883a 	add	r2,r2,r2
    8778:	1887883a 	add	r3,r3,r2
    877c:	e13fff17 	ldw	r4,-4(fp)
    8780:	e0bffe17 	ldw	r2,-8(fp)
    8784:	108001c4 	addi	r2,r2,7
    8788:	1085883a 	add	r2,r2,r2
    878c:	1085883a 	add	r2,r2,r2
    8790:	2085883a 	add	r2,r4,r2
    8794:	10800017 	ldw	r2,0(r2)
    8798:	18800035 	stwio	r2,0(r3)

    /* Disables all interrupts */
    IOWR_ALTERA_VIC_INT_ENABLE_CLR(pdev->base, 0xFFFFFFFF);

    /* Initialize INT_CONFIG for all interrupts in this VIC */
    for(i = 0; i < pdev->num_of_intr_ports; i++)
    879c:	e0bffe17 	ldw	r2,-8(fp)
    87a0:	10800044 	addi	r2,r2,1
    87a4:	e0bffe15 	stw	r2,-8(fp)
    87a8:	e0bfff17 	ldw	r2,-4(fp)
    87ac:	10800217 	ldw	r2,8(r2)
    87b0:	e0fffe17 	ldw	r3,-8(fp)
    87b4:	18bfeb36 	bltu	r3,r2,8764 <alt_vic_irq_init+0x4c>
    {
        IOWR_ALTERA_VIC_INT_CONFIG(pdev->base, i, pdev->int_config[i]);
    }

    /* Set vector size and disable/enable daisy-chained input */
    for(i = 0; i < sizeof(VEC_SIZE_ARRAY)/sizeof(VEC_SIZE_ARRAY[0]); i++)
    87b8:	e03ffe15 	stw	zero,-8(fp)
    87bc:	00001806 	br	8820 <alt_vic_irq_init+0x108>
    {
        if(VEC_SIZE_ARRAY[i] == pdev->vec_size)
    87c0:	00c00074 	movhi	r3,1
    87c4:	18e93a04 	addi	r3,r3,-23320
    87c8:	e0bffe17 	ldw	r2,-8(fp)
    87cc:	1085883a 	add	r2,r2,r2
    87d0:	1085883a 	add	r2,r2,r2
    87d4:	1885883a 	add	r2,r3,r2
    87d8:	10800017 	ldw	r2,0(r2)
    87dc:	1007883a 	mov	r3,r2
    87e0:	e0bfff17 	ldw	r2,-4(fp)
    87e4:	10800517 	ldw	r2,20(r2)
    87e8:	18800a1e 	bne	r3,r2,8814 <alt_vic_irq_init+0xfc>
        {
            IOWR_ALTERA_VIC_CONFIG(pdev->base,
    87ec:	e0bfff17 	ldw	r2,-4(fp)
    87f0:	10800017 	ldw	r2,0(r2)
    87f4:	10802804 	addi	r2,r2,160
    87f8:	e0ffff17 	ldw	r3,-4(fp)
    87fc:	18c00417 	ldw	r3,16(r3)
    8800:	180890fa 	slli	r4,r3,3
    8804:	e0fffe17 	ldw	r3,-8(fp)
    8808:	20c6b03a 	or	r3,r4,r3
    880c:	10c00035 	stwio	r3,0(r2)
                (i | (pdev->daisy_chain_present << ALTERA_VIC_CONFIG_DC_OFST)));
            break;
    8810:	00000606 	br	882c <alt_vic_irq_init+0x114>
    {
        IOWR_ALTERA_VIC_INT_CONFIG(pdev->base, i, pdev->int_config[i]);
    }

    /* Set vector size and disable/enable daisy-chained input */
    for(i = 0; i < sizeof(VEC_SIZE_ARRAY)/sizeof(VEC_SIZE_ARRAY[0]); i++)
    8814:	e0bffe17 	ldw	r2,-8(fp)
    8818:	10800044 	addi	r2,r2,1
    881c:	e0bffe15 	stw	r2,-8(fp)
    8820:	e0bffe17 	ldw	r2,-8(fp)
    8824:	10800230 	cmpltui	r2,r2,8
    8828:	103fe51e 	bne	r2,zero,87c0 <alt_vic_irq_init+0xa8>
            break;
        }
    }

    /* Set vector table base address */
    IOWR_ALTERA_VIC_VEC_TBL_BASE(pdev->base,((alt_u32)pdev->vec_addr));
    882c:	e0bfff17 	ldw	r2,-4(fp)
    8830:	10800017 	ldw	r2,0(r2)
    8834:	10802a04 	addi	r2,r2,168
    8838:	e0ffff17 	ldw	r3,-4(fp)
    883c:	18c00617 	ldw	r3,24(r3)
    8840:	10c00035 	stwio	r3,0(r2)
}
    8844:	e037883a 	mov	sp,fp
    8848:	df000017 	ldw	fp,0(sp)
    884c:	dec00104 	addi	sp,sp,4
    8850:	f800283a 	ret

00008854 <alt_ic_isr_register>:
int alt_ic_isr_register(alt_u32 ic_id,
                        alt_u32 irq,
                        alt_isr_func isr,
                        void *isr_context,
                        void* flags)
{
    8854:	defff504 	addi	sp,sp,-44
    8858:	df000a15 	stw	fp,40(sp)
    885c:	df000a04 	addi	fp,sp,40
    8860:	e13ffc15 	stw	r4,-16(fp)
    8864:	e17ffd15 	stw	r5,-12(fp)
    8868:	e1bffe15 	stw	r6,-8(fp)
    886c:	e1ffff15 	stw	r7,-4(fp)
    alt_vic_dev *pdev;
    alt_u32 *offset;
    alt_irq_context status;

    if(ic_id >= ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS)
    8870:	e0bffc17 	ldw	r2,-16(fp)
    8874:	10000226 	beq	r2,zero,8880 <alt_ic_isr_register+0x2c>
        return -1;
    8878:	00bfffc4 	movi	r2,-1
    887c:	00004706 	br	899c <alt_ic_isr_register+0x148>

    /* Get VIC handle */
    pdev = alt_vic_dev_list[ic_id];
    8880:	00c00074 	movhi	r3,1
    8884:	18f9b804 	addi	r3,r3,-6432
    8888:	e0bffc17 	ldw	r2,-16(fp)
    888c:	1085883a 	add	r2,r2,r2
    8890:	1085883a 	add	r2,r2,r2
    8894:	1885883a 	add	r2,r3,r2
    8898:	10800017 	ldw	r2,0(r2)
    889c:	e0bff615 	stw	r2,-40(fp)

    if(irq < pdev->num_of_intr_ports)
    88a0:	e0bff617 	ldw	r2,-40(fp)
    88a4:	10800217 	ldw	r2,8(r2)
    88a8:	e0fffd17 	ldw	r3,-12(fp)
    88ac:	18803a2e 	bgeu	r3,r2,8998 <alt_ic_isr_register+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    88b0:	0005303a 	rdctl	r2,status
    88b4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    88b8:	e0fff917 	ldw	r3,-28(fp)
    88bc:	00bfff84 	movi	r2,-2
    88c0:	1884703a 	and	r2,r3,r2
    88c4:	1001703a 	wrctl	status,r2
  
  return context;
    88c8:	e0bff917 	ldw	r2,-28(fp)
    {
        /* Disable all interrupts */
        status = alt_irq_disable_all ();
    88cc:	e0bff715 	stw	r2,-36(fp)

        /* Get table offset */
        offset = pdev->vec_addr + (irq * pdev->vec_size);
    88d0:	e0bff617 	ldw	r2,-40(fp)
    88d4:	10c00617 	ldw	r3,24(r2)
    88d8:	e0bff617 	ldw	r2,-40(fp)
    88dc:	11000517 	ldw	r4,20(r2)
    88e0:	e0bffd17 	ldw	r2,-12(fp)
    88e4:	2085383a 	mul	r2,r4,r2
    88e8:	1885883a 	add	r2,r3,r2
    88ec:	e0bff815 	stw	r2,-32(fp)

        /* Write ISR and ISR context to vector table */
        ALT_VECTOR_TABLE_WRITE(offset+2, isr);
    88f0:	e0bff817 	ldw	r2,-32(fp)
    88f4:	10800204 	addi	r2,r2,8
    88f8:	e0fffe17 	ldw	r3,-8(fp)
    88fc:	10c00015 	stw	r3,0(r2)
        ALT_VECTOR_TABLE_WRITE(offset+3, isr_context);
    8900:	e0bff817 	ldw	r2,-32(fp)
    8904:	10800304 	addi	r2,r2,12
    8908:	e0ffff17 	ldw	r3,-4(fp)
    890c:	10c00015 	stw	r3,0(r2)

        if(isr)
    8910:	e0bffe17 	ldw	r2,-8(fp)
    8914:	10000826 	beq	r2,zero,8938 <alt_ic_isr_register+0xe4>
        {
            /* Enable this IRQ on the VIC */
            IOWR_ALTERA_VIC_INT_ENABLE_SET(pdev->base, 1 << irq);
    8918:	e0bff617 	ldw	r2,-40(fp)
    891c:	10800017 	ldw	r2,0(r2)
    8920:	10802104 	addi	r2,r2,132
    8924:	e0fffd17 	ldw	r3,-12(fp)
    8928:	01000044 	movi	r4,1
    892c:	20c6983a 	sll	r3,r4,r3
    8930:	10c00035 	stwio	r3,0(r2)
    8934:	00000706 	br	8954 <alt_ic_isr_register+0x100>
        }
        else
        {
            /* Disable this IRQ on the VIC */
            IOWR_ALTERA_VIC_INT_ENABLE_CLR(pdev->base, 1 << irq);
    8938:	e0bff617 	ldw	r2,-40(fp)
    893c:	10800017 	ldw	r2,0(r2)
    8940:	10802204 	addi	r2,r2,136
    8944:	e0fffd17 	ldw	r3,-12(fp)
    8948:	01000044 	movi	r4,1
    894c:	20c6983a 	sll	r3,r4,r3
    8950:	10c00035 	stwio	r3,0(r2)
    8954:	e0bff717 	ldw	r2,-36(fp)
    8958:	e0bffa15 	stw	r2,-24(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    895c:	0005303a 	rdctl	r2,status
    8960:	e0bffb15 	stw	r2,-20(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    8964:	e0fffb17 	ldw	r3,-20(fp)
    8968:	00bfff84 	movi	r2,-2
    896c:	1884703a 	and	r2,r3,r2
    8970:	e0bffb15 	stw	r2,-20(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    8974:	e0bffa17 	ldw	r2,-24(fp)
    8978:	1080004c 	andi	r2,r2,1
    897c:	e0fffb17 	ldw	r3,-20(fp)
    8980:	1884b03a 	or	r2,r3,r2
    8984:	e0bffb15 	stw	r2,-20(fp)
  
  NIOS2_WRITE_STATUS (status);
    8988:	e0bffb17 	ldw	r2,-20(fp)
    898c:	1001703a 	wrctl	status,r2
        }

        /* Re-enable all interrupts */
        alt_irq_enable_all(status);

        return 0;
    8990:	0005883a 	mov	r2,zero
    8994:	00000106 	br	899c <alt_ic_isr_register+0x148>
    }

    return -1;
    8998:	00bfffc4 	movi	r2,-1
}
    899c:	e037883a 	mov	sp,fp
    89a0:	df000017 	ldw	fp,0(sp)
    89a4:	dec00104 	addi	sp,sp,4
    89a8:	f800283a 	ret

000089ac <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    89ac:	defff404 	addi	sp,sp,-48
    89b0:	df000b15 	stw	fp,44(sp)
    89b4:	df000b04 	addi	fp,sp,44
    89b8:	e13ffc15 	stw	r4,-16(fp)
    89bc:	e17ffd15 	stw	r5,-12(fp)
    89c0:	e1bffe15 	stw	r6,-8(fp)
    89c4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    89c8:	e03ff515 	stw	zero,-44(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    89cc:	00800074 	movhi	r2,1
    89d0:	10b9b904 	addi	r2,r2,-6428
    89d4:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    89d8:	10004a26 	beq	r2,zero,8b04 <alt_alarm_start+0x158>
  {
    if (alarm)
    89dc:	e0bffc17 	ldw	r2,-16(fp)
    89e0:	10004626 	beq	r2,zero,8afc <alt_alarm_start+0x150>
    {
      alarm->callback = callback;
    89e4:	e0bffc17 	ldw	r2,-16(fp)
    89e8:	e0fffe17 	ldw	r3,-8(fp)
    89ec:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
    89f0:	e0bffc17 	ldw	r2,-16(fp)
    89f4:	e0ffff17 	ldw	r3,-4(fp)
    89f8:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    89fc:	0005303a 	rdctl	r2,status
    8a00:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    8a04:	e0fff717 	ldw	r3,-36(fp)
    8a08:	00bfff84 	movi	r2,-2
    8a0c:	1884703a 	and	r2,r3,r2
    8a10:	1001703a 	wrctl	status,r2
  
  return context;
    8a14:	e0bff717 	ldw	r2,-36(fp)
 
      irq_context = alt_irq_disable_all ();
    8a18:	e0bff615 	stw	r2,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    8a1c:	00800074 	movhi	r2,1
    8a20:	10b9ba04 	addi	r2,r2,-6424
    8a24:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    8a28:	e0bff515 	stw	r2,-44(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    8a2c:	e0fffd17 	ldw	r3,-12(fp)
    8a30:	e0bff517 	ldw	r2,-44(fp)
    8a34:	1885883a 	add	r2,r3,r2
    8a38:	10c00044 	addi	r3,r2,1
    8a3c:	e0bffc17 	ldw	r2,-16(fp)
    8a40:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    8a44:	e0bffc17 	ldw	r2,-16(fp)
    8a48:	10c00217 	ldw	r3,8(r2)
    8a4c:	e0bff517 	ldw	r2,-44(fp)
    8a50:	1880042e 	bgeu	r3,r2,8a64 <alt_alarm_start+0xb8>
      {
        alarm->rollover = 1;
    8a54:	e0bffc17 	ldw	r2,-16(fp)
    8a58:	00c00044 	movi	r3,1
    8a5c:	10c00405 	stb	r3,16(r2)
    8a60:	00000206 	br	8a6c <alt_alarm_start+0xc0>
      }
      else
      {
        alarm->rollover = 0;
    8a64:	e0bffc17 	ldw	r2,-16(fp)
    8a68:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    8a6c:	e0bffc17 	ldw	r2,-16(fp)
    8a70:	00c00074 	movhi	r3,1
    8a74:	18f1c704 	addi	r3,r3,-14564
    8a78:	e0fff815 	stw	r3,-32(fp)
    8a7c:	e0bff915 	stw	r2,-28(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    8a80:	e0bff917 	ldw	r2,-28(fp)
    8a84:	e0fff817 	ldw	r3,-32(fp)
    8a88:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    8a8c:	e0bff817 	ldw	r2,-32(fp)
    8a90:	10c00017 	ldw	r3,0(r2)
    8a94:	e0bff917 	ldw	r2,-28(fp)
    8a98:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    8a9c:	e0bff817 	ldw	r2,-32(fp)
    8aa0:	10800017 	ldw	r2,0(r2)
    8aa4:	e0fff917 	ldw	r3,-28(fp)
    8aa8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    8aac:	e0bff817 	ldw	r2,-32(fp)
    8ab0:	e0fff917 	ldw	r3,-28(fp)
    8ab4:	10c00015 	stw	r3,0(r2)
    8ab8:	e0bff617 	ldw	r2,-40(fp)
    8abc:	e0bffa15 	stw	r2,-24(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    8ac0:	0005303a 	rdctl	r2,status
    8ac4:	e0bffb15 	stw	r2,-20(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    8ac8:	e0fffb17 	ldw	r3,-20(fp)
    8acc:	00bfff84 	movi	r2,-2
    8ad0:	1884703a 	and	r2,r3,r2
    8ad4:	e0bffb15 	stw	r2,-20(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    8ad8:	e0bffa17 	ldw	r2,-24(fp)
    8adc:	1080004c 	andi	r2,r2,1
    8ae0:	e0fffb17 	ldw	r3,-20(fp)
    8ae4:	1884b03a 	or	r2,r3,r2
    8ae8:	e0bffb15 	stw	r2,-20(fp)
  
  NIOS2_WRITE_STATUS (status);
    8aec:	e0bffb17 	ldw	r2,-20(fp)
    8af0:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    8af4:	0005883a 	mov	r2,zero
    8af8:	00000306 	br	8b08 <alt_alarm_start+0x15c>
    }
    else
    {
      return -EINVAL;
    8afc:	00bffa84 	movi	r2,-22
    8b00:	00000106 	br	8b08 <alt_alarm_start+0x15c>
    }
  }
  else
  {
    return -ENOTSUP;
    8b04:	00bfde84 	movi	r2,-134
  }
}
    8b08:	e037883a 	mov	sp,fp
    8b0c:	df000017 	ldw	fp,0(sp)
    8b10:	dec00104 	addi	sp,sp,4
    8b14:	f800283a 	ret

00008b18 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
    8b18:	defffd04 	addi	sp,sp,-12
    8b1c:	df000215 	stw	fp,8(sp)
    8b20:	df000204 	addi	fp,sp,8
    8b24:	e13ffe15 	stw	r4,-8(fp)
    8b28:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    8b2c:	e037883a 	mov	sp,fp
    8b30:	df000017 	ldw	fp,0(sp)
    8b34:	dec00104 	addi	sp,sp,4
    8b38:	f800283a 	ret

00008b3c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    8b3c:	deffff04 	addi	sp,sp,-4
    8b40:	df000015 	stw	fp,0(sp)
    8b44:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    8b48:	e037883a 	mov	sp,fp
    8b4c:	df000017 	ldw	fp,0(sp)
    8b50:	dec00104 	addi	sp,sp,4
    8b54:	f800283a 	ret

00008b58 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    8b58:	defffe04 	addi	sp,sp,-8
    8b5c:	dfc00115 	stw	ra,4(sp)
    8b60:	df000015 	stw	fp,0(sp)
    8b64:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    8b68:	00800074 	movhi	r2,1
    8b6c:	10b1c004 	addi	r2,r2,-14592
    8b70:	10800017 	ldw	r2,0(r2)
    8b74:	10000526 	beq	r2,zero,8b8c <alt_get_errno+0x34>
    8b78:	00800074 	movhi	r2,1
    8b7c:	10b1c004 	addi	r2,r2,-14592
    8b80:	10800017 	ldw	r2,0(r2)
    8b84:	103ee83a 	callr	r2
    8b88:	00000206 	br	8b94 <alt_get_errno+0x3c>
    8b8c:	00800074 	movhi	r2,1
    8b90:	10b9b404 	addi	r2,r2,-6448
}
    8b94:	e037883a 	mov	sp,fp
    8b98:	dfc00117 	ldw	ra,4(sp)
    8b9c:	df000017 	ldw	fp,0(sp)
    8ba0:	dec00204 	addi	sp,sp,8
    8ba4:	f800283a 	ret

00008ba8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    8ba8:	defffa04 	addi	sp,sp,-24
    8bac:	dfc00515 	stw	ra,20(sp)
    8bb0:	df000415 	stw	fp,16(sp)
    8bb4:	df000404 	addi	fp,sp,16
    8bb8:	e13ffe15 	stw	r4,-8(fp)
    8bbc:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    8bc0:	e0bffe17 	ldw	r2,-8(fp)
    8bc4:	10000326 	beq	r2,zero,8bd4 <alt_dev_llist_insert+0x2c>
    8bc8:	e0bffe17 	ldw	r2,-8(fp)
    8bcc:	10800217 	ldw	r2,8(r2)
    8bd0:	1000051e 	bne	r2,zero,8be8 <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
    8bd4:	0008b580 	call	8b58 <alt_get_errno>
    8bd8:	00c00584 	movi	r3,22
    8bdc:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    8be0:	00bffa84 	movi	r2,-22
    8be4:	00001306 	br	8c34 <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    8be8:	e0bffe17 	ldw	r2,-8(fp)
    8bec:	e0ffff17 	ldw	r3,-4(fp)
    8bf0:	e0fffc15 	stw	r3,-16(fp)
    8bf4:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    8bf8:	e0bffd17 	ldw	r2,-12(fp)
    8bfc:	e0fffc17 	ldw	r3,-16(fp)
    8c00:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    8c04:	e0bffc17 	ldw	r2,-16(fp)
    8c08:	10c00017 	ldw	r3,0(r2)
    8c0c:	e0bffd17 	ldw	r2,-12(fp)
    8c10:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    8c14:	e0bffc17 	ldw	r2,-16(fp)
    8c18:	10800017 	ldw	r2,0(r2)
    8c1c:	e0fffd17 	ldw	r3,-12(fp)
    8c20:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    8c24:	e0bffc17 	ldw	r2,-16(fp)
    8c28:	e0fffd17 	ldw	r3,-12(fp)
    8c2c:	10c00015 	stw	r3,0(r2)

  return 0;  
    8c30:	0005883a 	mov	r2,zero
}
    8c34:	e037883a 	mov	sp,fp
    8c38:	dfc00117 	ldw	ra,4(sp)
    8c3c:	df000017 	ldw	fp,0(sp)
    8c40:	dec00204 	addi	sp,sp,8
    8c44:	f800283a 	ret

00008c48 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    8c48:	defffd04 	addi	sp,sp,-12
    8c4c:	dfc00215 	stw	ra,8(sp)
    8c50:	df000115 	stw	fp,4(sp)
    8c54:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    8c58:	00800074 	movhi	r2,1
    8c5c:	10a90f04 	addi	r2,r2,-23492
    8c60:	e0bfff15 	stw	r2,-4(fp)
    8c64:	00000606 	br	8c80 <_do_ctors+0x38>
        (*ctor) (); 
    8c68:	e0bfff17 	ldw	r2,-4(fp)
    8c6c:	10800017 	ldw	r2,0(r2)
    8c70:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    8c74:	e0bfff17 	ldw	r2,-4(fp)
    8c78:	10bfff04 	addi	r2,r2,-4
    8c7c:	e0bfff15 	stw	r2,-4(fp)
    8c80:	e0ffff17 	ldw	r3,-4(fp)
    8c84:	00800074 	movhi	r2,1
    8c88:	10a91004 	addi	r2,r2,-23488
    8c8c:	18bff62e 	bgeu	r3,r2,8c68 <_do_ctors+0x20>
        (*ctor) (); 
}
    8c90:	e037883a 	mov	sp,fp
    8c94:	dfc00117 	ldw	ra,4(sp)
    8c98:	df000017 	ldw	fp,0(sp)
    8c9c:	dec00204 	addi	sp,sp,8
    8ca0:	f800283a 	ret

00008ca4 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    8ca4:	defffd04 	addi	sp,sp,-12
    8ca8:	dfc00215 	stw	ra,8(sp)
    8cac:	df000115 	stw	fp,4(sp)
    8cb0:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    8cb4:	00800074 	movhi	r2,1
    8cb8:	10a90f04 	addi	r2,r2,-23492
    8cbc:	e0bfff15 	stw	r2,-4(fp)
    8cc0:	00000606 	br	8cdc <_do_dtors+0x38>
        (*dtor) (); 
    8cc4:	e0bfff17 	ldw	r2,-4(fp)
    8cc8:	10800017 	ldw	r2,0(r2)
    8ccc:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    8cd0:	e0bfff17 	ldw	r2,-4(fp)
    8cd4:	10bfff04 	addi	r2,r2,-4
    8cd8:	e0bfff15 	stw	r2,-4(fp)
    8cdc:	e0ffff17 	ldw	r3,-4(fp)
    8ce0:	00800074 	movhi	r2,1
    8ce4:	10a91004 	addi	r2,r2,-23488
    8ce8:	18bff62e 	bgeu	r3,r2,8cc4 <_do_dtors+0x20>
        (*dtor) (); 
}
    8cec:	e037883a 	mov	sp,fp
    8cf0:	dfc00117 	ldw	ra,4(sp)
    8cf4:	df000017 	ldw	fp,0(sp)
    8cf8:	dec00204 	addi	sp,sp,8
    8cfc:	f800283a 	ret

00008d00 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    8d00:	defffa04 	addi	sp,sp,-24
    8d04:	dfc00515 	stw	ra,20(sp)
    8d08:	df000415 	stw	fp,16(sp)
    8d0c:	df000404 	addi	fp,sp,16
    8d10:	e13ffe15 	stw	r4,-8(fp)
    8d14:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    8d18:	e0bfff17 	ldw	r2,-4(fp)
    8d1c:	10800017 	ldw	r2,0(r2)
    8d20:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    8d24:	e13ffe17 	ldw	r4,-8(fp)
    8d28:	00001680 	call	168 <strlen>
    8d2c:	10800044 	addi	r2,r2,1
    8d30:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    8d34:	00000d06 	br	8d6c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    8d38:	e0bffc17 	ldw	r2,-16(fp)
    8d3c:	10c00217 	ldw	r3,8(r2)
    8d40:	e0bffd17 	ldw	r2,-12(fp)
    8d44:	1809883a 	mov	r4,r3
    8d48:	e17ffe17 	ldw	r5,-8(fp)
    8d4c:	100d883a 	mov	r6,r2
    8d50:	000a0b80 	call	a0b8 <memcmp>
    8d54:	1000021e 	bne	r2,zero,8d60 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    8d58:	e0bffc17 	ldw	r2,-16(fp)
    8d5c:	00000706 	br	8d7c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    8d60:	e0bffc17 	ldw	r2,-16(fp)
    8d64:	10800017 	ldw	r2,0(r2)
    8d68:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    8d6c:	e0fffc17 	ldw	r3,-16(fp)
    8d70:	e0bfff17 	ldw	r2,-4(fp)
    8d74:	18bff01e 	bne	r3,r2,8d38 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    8d78:	0005883a 	mov	r2,zero
}
    8d7c:	e037883a 	mov	sp,fp
    8d80:	dfc00117 	ldw	ra,4(sp)
    8d84:	df000017 	ldw	fp,0(sp)
    8d88:	dec00204 	addi	sp,sp,8
    8d8c:	f800283a 	ret

00008d90 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
    8d90:	defffc04 	addi	sp,sp,-16
    8d94:	dfc00315 	stw	ra,12(sp)
    8d98:	df000215 	stw	fp,8(sp)
    8d9c:	df000204 	addi	fp,sp,8
    8da0:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
    8da4:	e13fff17 	ldw	r4,-4(fp)
    8da8:	d1600e04 	addi	r5,gp,-32712
    8dac:	0008d000 	call	8d00 <alt_find_dev>
    8db0:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
    8db4:	e0bffe17 	ldw	r2,-8(fp)
    8db8:	10000926 	beq	r2,zero,8de0 <alt_flash_open_dev+0x50>
    8dbc:	e0bffe17 	ldw	r2,-8(fp)
    8dc0:	10800317 	ldw	r2,12(r2)
    8dc4:	10000626 	beq	r2,zero,8de0 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
    8dc8:	e0bffe17 	ldw	r2,-8(fp)
    8dcc:	10800317 	ldw	r2,12(r2)
    8dd0:	e13ffe17 	ldw	r4,-8(fp)
    8dd4:	e17fff17 	ldw	r5,-4(fp)
    8dd8:	103ee83a 	callr	r2
    8ddc:	00000106 	br	8de4 <alt_flash_open_dev+0x54>
  }

  return dev;
    8de0:	e0bffe17 	ldw	r2,-8(fp)
}
    8de4:	e037883a 	mov	sp,fp
    8de8:	dfc00117 	ldw	ra,4(sp)
    8dec:	df000017 	ldw	fp,0(sp)
    8df0:	dec00204 	addi	sp,sp,8
    8df4:	f800283a 	ret

00008df8 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
    8df8:	defffd04 	addi	sp,sp,-12
    8dfc:	dfc00215 	stw	ra,8(sp)
    8e00:	df000115 	stw	fp,4(sp)
    8e04:	df000104 	addi	fp,sp,4
    8e08:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
    8e0c:	e0bfff17 	ldw	r2,-4(fp)
    8e10:	10000726 	beq	r2,zero,8e30 <alt_flash_close_dev+0x38>
    8e14:	e0bfff17 	ldw	r2,-4(fp)
    8e18:	10800417 	ldw	r2,16(r2)
    8e1c:	10000426 	beq	r2,zero,8e30 <alt_flash_close_dev+0x38>
  {
    fd->close(fd);
    8e20:	e0bfff17 	ldw	r2,-4(fp)
    8e24:	10800417 	ldw	r2,16(r2)
    8e28:	e13fff17 	ldw	r4,-4(fp)
    8e2c:	103ee83a 	callr	r2
  }
  return;
    8e30:	0001883a 	nop
}
    8e34:	e037883a 	mov	sp,fp
    8e38:	dfc00117 	ldw	ra,4(sp)
    8e3c:	df000017 	ldw	fp,0(sp)
    8e40:	dec00204 	addi	sp,sp,8
    8e44:	f800283a 	ret

00008e48 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    8e48:	defffe04 	addi	sp,sp,-8
    8e4c:	dfc00115 	stw	ra,4(sp)
    8e50:	df000015 	stw	fp,0(sp)
    8e54:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    8e58:	0009883a 	mov	r4,zero
    8e5c:	01440004 	movi	r5,4096
    8e60:	0009fe00 	call	9fe0 <alt_icache_flush>
#endif
}
    8e64:	e037883a 	mov	sp,fp
    8e68:	dfc00117 	ldw	ra,4(sp)
    8e6c:	df000017 	ldw	fp,0(sp)
    8e70:	dec00204 	addi	sp,sp,8
    8e74:	f800283a 	ret

00008e78 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    8e78:	defff904 	addi	sp,sp,-28
    8e7c:	dfc00615 	stw	ra,24(sp)
    8e80:	df000515 	stw	fp,20(sp)
    8e84:	df000504 	addi	fp,sp,20
    8e88:	e13ffc15 	stw	r4,-16(fp)
    8e8c:	e17ffd15 	stw	r5,-12(fp)
    8e90:	e1bffe15 	stw	r6,-8(fp)
    8e94:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    8e98:	e13ffd17 	ldw	r4,-12(fp)
    8e9c:	e17ffe17 	ldw	r5,-8(fp)
    8ea0:	e1bfff17 	ldw	r6,-4(fp)
    8ea4:	00090cc0 	call	90cc <open>
    8ea8:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    8eac:	e0bffb17 	ldw	r2,-20(fp)
    8eb0:	10001c16 	blt	r2,zero,8f24 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
    8eb4:	00c00074 	movhi	r3,1
    8eb8:	18ebef04 	addi	r3,r3,-20548
    8ebc:	e0bffb17 	ldw	r2,-20(fp)
    8ec0:	10800324 	muli	r2,r2,12
    8ec4:	1885883a 	add	r2,r3,r2
    8ec8:	10c00017 	ldw	r3,0(r2)
    8ecc:	e0bffc17 	ldw	r2,-16(fp)
    8ed0:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    8ed4:	00c00074 	movhi	r3,1
    8ed8:	18ebef04 	addi	r3,r3,-20548
    8edc:	e0bffb17 	ldw	r2,-20(fp)
    8ee0:	10800324 	muli	r2,r2,12
    8ee4:	1885883a 	add	r2,r3,r2
    8ee8:	10800104 	addi	r2,r2,4
    8eec:	10c00017 	ldw	r3,0(r2)
    8ef0:	e0bffc17 	ldw	r2,-16(fp)
    8ef4:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    8ef8:	00c00074 	movhi	r3,1
    8efc:	18ebef04 	addi	r3,r3,-20548
    8f00:	e0bffb17 	ldw	r2,-20(fp)
    8f04:	10800324 	muli	r2,r2,12
    8f08:	1885883a 	add	r2,r3,r2
    8f0c:	10800204 	addi	r2,r2,8
    8f10:	10c00017 	ldw	r3,0(r2)
    8f14:	e0bffc17 	ldw	r2,-16(fp)
    8f18:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    8f1c:	e13ffb17 	ldw	r4,-20(fp)
    8f20:	00032600 	call	3260 <alt_release_fd>
  }
} 
    8f24:	e037883a 	mov	sp,fp
    8f28:	dfc00117 	ldw	ra,4(sp)
    8f2c:	df000017 	ldw	fp,0(sp)
    8f30:	dec00204 	addi	sp,sp,8
    8f34:	f800283a 	ret

00008f38 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    8f38:	defffb04 	addi	sp,sp,-20
    8f3c:	dfc00415 	stw	ra,16(sp)
    8f40:	df000315 	stw	fp,12(sp)
    8f44:	df000304 	addi	fp,sp,12
    8f48:	e13ffd15 	stw	r4,-12(fp)
    8f4c:	e17ffe15 	stw	r5,-8(fp)
    8f50:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    8f54:	01000074 	movhi	r4,1
    8f58:	212bf204 	addi	r4,r4,-20536
    8f5c:	e17ffd17 	ldw	r5,-12(fp)
    8f60:	01800044 	movi	r6,1
    8f64:	01c07fc4 	movi	r7,511
    8f68:	0008e780 	call	8e78 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    8f6c:	01000074 	movhi	r4,1
    8f70:	212bef04 	addi	r4,r4,-20548
    8f74:	e17ffe17 	ldw	r5,-8(fp)
    8f78:	000d883a 	mov	r6,zero
    8f7c:	01c07fc4 	movi	r7,511
    8f80:	0008e780 	call	8e78 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    8f84:	01000074 	movhi	r4,1
    8f88:	212bf504 	addi	r4,r4,-20524
    8f8c:	e17fff17 	ldw	r5,-4(fp)
    8f90:	01800044 	movi	r6,1
    8f94:	01c07fc4 	movi	r7,511
    8f98:	0008e780 	call	8e78 <alt_open_fd>
}  
    8f9c:	e037883a 	mov	sp,fp
    8fa0:	dfc00117 	ldw	ra,4(sp)
    8fa4:	df000017 	ldw	fp,0(sp)
    8fa8:	dec00204 	addi	sp,sp,8
    8fac:	f800283a 	ret

00008fb0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    8fb0:	defffe04 	addi	sp,sp,-8
    8fb4:	dfc00115 	stw	ra,4(sp)
    8fb8:	df000015 	stw	fp,0(sp)
    8fbc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    8fc0:	00800074 	movhi	r2,1
    8fc4:	10b1c004 	addi	r2,r2,-14592
    8fc8:	10800017 	ldw	r2,0(r2)
    8fcc:	10000526 	beq	r2,zero,8fe4 <alt_get_errno+0x34>
    8fd0:	00800074 	movhi	r2,1
    8fd4:	10b1c004 	addi	r2,r2,-14592
    8fd8:	10800017 	ldw	r2,0(r2)
    8fdc:	103ee83a 	callr	r2
    8fe0:	00000206 	br	8fec <alt_get_errno+0x3c>
    8fe4:	00800074 	movhi	r2,1
    8fe8:	10b9b404 	addi	r2,r2,-6448
}
    8fec:	e037883a 	mov	sp,fp
    8ff0:	dfc00117 	ldw	ra,4(sp)
    8ff4:	df000017 	ldw	fp,0(sp)
    8ff8:	dec00204 	addi	sp,sp,8
    8ffc:	f800283a 	ret

00009000 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    9000:	defffd04 	addi	sp,sp,-12
    9004:	df000215 	stw	fp,8(sp)
    9008:	df000204 	addi	fp,sp,8
    900c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    9010:	e0bfff17 	ldw	r2,-4(fp)
    9014:	10800217 	ldw	r2,8(r2)
    9018:	10d00034 	orhi	r3,r2,16384
    901c:	e0bfff17 	ldw	r2,-4(fp)
    9020:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    9024:	e03ffe15 	stw	zero,-8(fp)
    9028:	00001d06 	br	90a0 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    902c:	00c00074 	movhi	r3,1
    9030:	18ebef04 	addi	r3,r3,-20548
    9034:	e0bffe17 	ldw	r2,-8(fp)
    9038:	10800324 	muli	r2,r2,12
    903c:	1885883a 	add	r2,r3,r2
    9040:	10c00017 	ldw	r3,0(r2)
    9044:	e0bfff17 	ldw	r2,-4(fp)
    9048:	10800017 	ldw	r2,0(r2)
    904c:	1880111e 	bne	r3,r2,9094 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    9050:	00c00074 	movhi	r3,1
    9054:	18ebef04 	addi	r3,r3,-20548
    9058:	e0bffe17 	ldw	r2,-8(fp)
    905c:	10800324 	muli	r2,r2,12
    9060:	1885883a 	add	r2,r3,r2
    9064:	10800204 	addi	r2,r2,8
    9068:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    906c:	1000090e 	bge	r2,zero,9094 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    9070:	e0bffe17 	ldw	r2,-8(fp)
    9074:	10c00324 	muli	r3,r2,12
    9078:	00800074 	movhi	r2,1
    907c:	10abef04 	addi	r2,r2,-20548
    9080:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    9084:	e0bfff17 	ldw	r2,-4(fp)
    9088:	18800226 	beq	r3,r2,9094 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    908c:	00bffcc4 	movi	r2,-13
    9090:	00000a06 	br	90bc <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    9094:	e0bffe17 	ldw	r2,-8(fp)
    9098:	10800044 	addi	r2,r2,1
    909c:	e0bffe15 	stw	r2,-8(fp)
    90a0:	00800074 	movhi	r2,1
    90a4:	10b1bf04 	addi	r2,r2,-14596
    90a8:	10800017 	ldw	r2,0(r2)
    90ac:	1007883a 	mov	r3,r2
    90b0:	e0bffe17 	ldw	r2,-8(fp)
    90b4:	18bfdd2e 	bgeu	r3,r2,902c <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    90b8:	0005883a 	mov	r2,zero
}
    90bc:	e037883a 	mov	sp,fp
    90c0:	df000017 	ldw	fp,0(sp)
    90c4:	dec00104 	addi	sp,sp,4
    90c8:	f800283a 	ret

000090cc <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    90cc:	defff604 	addi	sp,sp,-40
    90d0:	dfc00915 	stw	ra,36(sp)
    90d4:	df000815 	stw	fp,32(sp)
    90d8:	df000804 	addi	fp,sp,32
    90dc:	e13ffd15 	stw	r4,-12(fp)
    90e0:	e17ffe15 	stw	r5,-8(fp)
    90e4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    90e8:	00bfffc4 	movi	r2,-1
    90ec:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    90f0:	00bffb44 	movi	r2,-19
    90f4:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    90f8:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    90fc:	e13ffd17 	ldw	r4,-12(fp)
    9100:	01400074 	movhi	r5,1
    9104:	2971bd04 	addi	r5,r5,-14604
    9108:	0008d000 	call	8d00 <alt_find_dev>
    910c:	e0bff815 	stw	r2,-32(fp)
    9110:	e0bff817 	ldw	r2,-32(fp)
    9114:	1000051e 	bne	r2,zero,912c <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    9118:	e13ffd17 	ldw	r4,-12(fp)
    911c:	0009e180 	call	9e18 <alt_find_file>
    9120:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    9124:	00800044 	movi	r2,1
    9128:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    912c:	e0bff817 	ldw	r2,-32(fp)
    9130:	10002926 	beq	r2,zero,91d8 <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
    9134:	e13ff817 	ldw	r4,-32(fp)
    9138:	0009f2c0 	call	9f2c <alt_get_fd>
    913c:	e0bff915 	stw	r2,-28(fp)
    9140:	e0bff917 	ldw	r2,-28(fp)
    9144:	1000030e 	bge	r2,zero,9154 <open+0x88>
    {
      status = index;
    9148:	e0bff917 	ldw	r2,-28(fp)
    914c:	e0bffa15 	stw	r2,-24(fp)
    9150:	00002306 	br	91e0 <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
    9154:	e0bff917 	ldw	r2,-28(fp)
    9158:	10c00324 	muli	r3,r2,12
    915c:	00800074 	movhi	r2,1
    9160:	10abef04 	addi	r2,r2,-20548
    9164:	1885883a 	add	r2,r3,r2
    9168:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    916c:	e0fffe17 	ldw	r3,-8(fp)
    9170:	00900034 	movhi	r2,16384
    9174:	10bfffc4 	addi	r2,r2,-1
    9178:	1886703a 	and	r3,r3,r2
    917c:	e0bffc17 	ldw	r2,-16(fp)
    9180:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    9184:	e0bffb17 	ldw	r2,-20(fp)
    9188:	1000051e 	bne	r2,zero,91a0 <open+0xd4>
    918c:	e13ffc17 	ldw	r4,-16(fp)
    9190:	00090000 	call	9000 <alt_file_locked>
    9194:	e0bffa15 	stw	r2,-24(fp)
    9198:	e0bffa17 	ldw	r2,-24(fp)
    919c:	10001016 	blt	r2,zero,91e0 <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    91a0:	e0bff817 	ldw	r2,-32(fp)
    91a4:	10800317 	ldw	r2,12(r2)
    91a8:	10000826 	beq	r2,zero,91cc <open+0x100>
    91ac:	e0bff817 	ldw	r2,-32(fp)
    91b0:	10800317 	ldw	r2,12(r2)
    91b4:	e13ffc17 	ldw	r4,-16(fp)
    91b8:	e17ffd17 	ldw	r5,-12(fp)
    91bc:	e1bffe17 	ldw	r6,-8(fp)
    91c0:	e1ffff17 	ldw	r7,-4(fp)
    91c4:	103ee83a 	callr	r2
    91c8:	00000106 	br	91d0 <open+0x104>
    91cc:	0005883a 	mov	r2,zero
    91d0:	e0bffa15 	stw	r2,-24(fp)
    91d4:	00000206 	br	91e0 <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
    91d8:	00bffb44 	movi	r2,-19
    91dc:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    91e0:	e0bffa17 	ldw	r2,-24(fp)
    91e4:	1000080e 	bge	r2,zero,9208 <open+0x13c>
  {
    alt_release_fd (index);  
    91e8:	e13ff917 	ldw	r4,-28(fp)
    91ec:	00032600 	call	3260 <alt_release_fd>
    ALT_ERRNO = -status;
    91f0:	0008fb00 	call	8fb0 <alt_get_errno>
    91f4:	e0fffa17 	ldw	r3,-24(fp)
    91f8:	00c7c83a 	sub	r3,zero,r3
    91fc:	10c00015 	stw	r3,0(r2)
    return -1;
    9200:	00bfffc4 	movi	r2,-1
    9204:	00000106 	br	920c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
    9208:	e0bff917 	ldw	r2,-28(fp)
}
    920c:	e037883a 	mov	sp,fp
    9210:	dfc00117 	ldw	ra,4(sp)
    9214:	df000017 	ldw	fp,0(sp)
    9218:	dec00204 	addi	sp,sp,8
    921c:	f800283a 	ret

00009220 <alt_remap_uncached>:
 * Convert a pointer to a block of cached memory, into a block of
 * uncached memory.
 */

volatile void* alt_remap_uncached (void* ptr, alt_u32 len)
{
    9220:	defffc04 	addi	sp,sp,-16
    9224:	dfc00315 	stw	ra,12(sp)
    9228:	df000215 	stw	fp,8(sp)
    922c:	df000204 	addi	fp,sp,8
    9230:	e13ffe15 	stw	r4,-8(fp)
    9234:	e17fff15 	stw	r5,-4(fp)
  alt_dcache_flush (ptr, len);
    9238:	e13ffe17 	ldw	r4,-8(fp)
    923c:	e17fff17 	ldw	r5,-4(fp)
    9240:	0008b180 	call	8b18 <alt_dcache_flush>
  return (volatile void*) (((alt_u32) ptr) | BYPASS_DCACHE_MASK);
    9244:	e0bffe17 	ldw	r2,-8(fp)
    9248:	10a00034 	orhi	r2,r2,32768
}
    924c:	e037883a 	mov	sp,fp
    9250:	dfc00117 	ldw	ra,4(sp)
    9254:	df000017 	ldw	fp,0(sp)
    9258:	dec00204 	addi	sp,sp,8
    925c:	f800283a 	ret

00009260 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    9260:	defff904 	addi	sp,sp,-28
    9264:	df000615 	stw	fp,24(sp)
    9268:	df000604 	addi	fp,sp,24
    926c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    9270:	0005303a 	rdctl	r2,status
    9274:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    9278:	e0fffb17 	ldw	r3,-20(fp)
    927c:	00bfff84 	movi	r2,-2
    9280:	1884703a 	and	r2,r3,r2
    9284:	1001703a 	wrctl	status,r2
  
  return context;
    9288:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    928c:	e0bffa15 	stw	r2,-24(fp)
  alt_llist_remove (&alarm->llist);
    9290:	e0bfff17 	ldw	r2,-4(fp)
    9294:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    9298:	e0bffc17 	ldw	r2,-16(fp)
    929c:	10800017 	ldw	r2,0(r2)
    92a0:	e0fffc17 	ldw	r3,-16(fp)
    92a4:	18c00117 	ldw	r3,4(r3)
    92a8:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    92ac:	e0bffc17 	ldw	r2,-16(fp)
    92b0:	10800117 	ldw	r2,4(r2)
    92b4:	e0fffc17 	ldw	r3,-16(fp)
    92b8:	18c00017 	ldw	r3,0(r3)
    92bc:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    92c0:	e0bffc17 	ldw	r2,-16(fp)
    92c4:	e0fffc17 	ldw	r3,-16(fp)
    92c8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    92cc:	e0bffc17 	ldw	r2,-16(fp)
    92d0:	e0fffc17 	ldw	r3,-16(fp)
    92d4:	10c00015 	stw	r3,0(r2)
    92d8:	e0bffa17 	ldw	r2,-24(fp)
    92dc:	e0bffd15 	stw	r2,-12(fp)
{
#if (NIOS2_NUM_OF_SHADOW_REG_SETS > 0) || (defined NIOS2_EIC_PRESENT) || \
    (defined NIOS2_MMU_PRESENT) || (defined NIOS2_MPU_PRESENT)
  alt_irq_context status;
  
  NIOS2_READ_STATUS (status);
    92e0:	0005303a 	rdctl	r2,status
    92e4:	e0bffe15 	stw	r2,-8(fp)
  
  status &= ~NIOS2_STATUS_PIE_MSK;
    92e8:	e0fffe17 	ldw	r3,-8(fp)
    92ec:	00bfff84 	movi	r2,-2
    92f0:	1884703a 	and	r2,r3,r2
    92f4:	e0bffe15 	stw	r2,-8(fp)
  status |= (context & NIOS2_STATUS_PIE_MSK);
    92f8:	e0bffd17 	ldw	r2,-12(fp)
    92fc:	1080004c 	andi	r2,r2,1
    9300:	e0fffe17 	ldw	r3,-8(fp)
    9304:	1884b03a 	or	r2,r3,r2
    9308:	e0bffe15 	stw	r2,-8(fp)
  
  NIOS2_WRITE_STATUS (status);
    930c:	e0bffe17 	ldw	r2,-8(fp)
    9310:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    9314:	e037883a 	mov	sp,fp
    9318:	df000017 	ldw	fp,0(sp)
    931c:	dec00104 	addi	sp,sp,4
    9320:	f800283a 	ret

00009324 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    9324:	defffb04 	addi	sp,sp,-20
    9328:	dfc00415 	stw	ra,16(sp)
    932c:	df000315 	stw	fp,12(sp)
    9330:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    9334:	d0a01017 	ldw	r2,-32704(gp)
    9338:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    933c:	d0a80317 	ldw	r2,-24564(gp)
    9340:	10800044 	addi	r2,r2,1
    9344:	d0a80315 	stw	r2,-24564(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    9348:	00002e06 	br	9404 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    934c:	e0bffd17 	ldw	r2,-12(fp)
    9350:	10800017 	ldw	r2,0(r2)
    9354:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    9358:	e0bffd17 	ldw	r2,-12(fp)
    935c:	10800403 	ldbu	r2,16(r2)
    9360:	10803fcc 	andi	r2,r2,255
    9364:	10000426 	beq	r2,zero,9378 <alt_tick+0x54>
    9368:	d0a80317 	ldw	r2,-24564(gp)
    936c:	1000021e 	bne	r2,zero,9378 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    9370:	e0bffd17 	ldw	r2,-12(fp)
    9374:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    9378:	e0bffd17 	ldw	r2,-12(fp)
    937c:	10800217 	ldw	r2,8(r2)
    9380:	d0e80317 	ldw	r3,-24564(gp)
    9384:	18801d36 	bltu	r3,r2,93fc <alt_tick+0xd8>
    9388:	e0bffd17 	ldw	r2,-12(fp)
    938c:	10800403 	ldbu	r2,16(r2)
    9390:	10803fcc 	andi	r2,r2,255
    9394:	1000191e 	bne	r2,zero,93fc <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    9398:	e0bffd17 	ldw	r2,-12(fp)
    939c:	10c00317 	ldw	r3,12(r2)
    93a0:	e0bffd17 	ldw	r2,-12(fp)
    93a4:	10800517 	ldw	r2,20(r2)
    93a8:	1009883a 	mov	r4,r2
    93ac:	183ee83a 	callr	r3
    93b0:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    93b4:	e0bfff17 	ldw	r2,-4(fp)
    93b8:	1000031e 	bne	r2,zero,93c8 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    93bc:	e13ffd17 	ldw	r4,-12(fp)
    93c0:	00092600 	call	9260 <alt_alarm_stop>
    93c4:	00000d06 	br	93fc <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    93c8:	e0bffd17 	ldw	r2,-12(fp)
    93cc:	10c00217 	ldw	r3,8(r2)
    93d0:	e0bfff17 	ldw	r2,-4(fp)
    93d4:	1887883a 	add	r3,r3,r2
    93d8:	e0bffd17 	ldw	r2,-12(fp)
    93dc:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    93e0:	e0bffd17 	ldw	r2,-12(fp)
    93e4:	10c00217 	ldw	r3,8(r2)
    93e8:	d0a80317 	ldw	r2,-24564(gp)
    93ec:	1880032e 	bgeu	r3,r2,93fc <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    93f0:	e0bffd17 	ldw	r2,-12(fp)
    93f4:	00c00044 	movi	r3,1
    93f8:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    93fc:	e0bffe17 	ldw	r2,-8(fp)
    9400:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    9404:	e0fffd17 	ldw	r3,-12(fp)
    9408:	d0a01004 	addi	r2,gp,-32704
    940c:	18bfcf1e 	bne	r3,r2,934c <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    9410:	0001883a 	nop
}
    9414:	e037883a 	mov	sp,fp
    9418:	dfc00117 	ldw	ra,4(sp)
    941c:	df000017 	ldw	fp,0(sp)
    9420:	dec00204 	addi	sp,sp,8
    9424:	f800283a 	ret

00009428 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
    9428:	defffd04 	addi	sp,sp,-12
    942c:	dfc00215 	stw	ra,8(sp)
    9430:	df000115 	stw	fp,4(sp)
    9434:	df000104 	addi	fp,sp,4
    9438:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
    943c:	e13fff17 	ldw	r4,-4(fp)
    9440:	0009cf00 	call	9cf0 <alt_busy_sleep>
}
    9444:	e037883a 	mov	sp,fp
    9448:	dfc00117 	ldw	ra,4(sp)
    944c:	df000017 	ldw	fp,0(sp)
    9450:	dec00204 	addi	sp,sp,8
    9454:	f800283a 	ret

00009458 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
    9458:	defff704 	addi	sp,sp,-36
    945c:	dfc00815 	stw	ra,32(sp)
    9460:	df000715 	stw	fp,28(sp)
    9464:	df000704 	addi	fp,sp,28
    9468:	e13ffc15 	stw	r4,-16(fp)
    946c:	e17ffd15 	stw	r5,-12(fp)
    9470:	e1bffe15 	stw	r6,-8(fp)
    9474:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
    9478:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    947c:	e0bffc17 	ldw	r2,-16(fp)
    9480:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
    9484:	00800074 	movhi	r2,1
    9488:	10a5fb04 	addi	r2,r2,-26644
    948c:	d8800015 	stw	r2,0(sp)
    9490:	e13ffb17 	ldw	r4,-20(fp)
    9494:	e17ffe17 	ldw	r5,-8(fp)
    9498:	e1bfff17 	ldw	r6,-4(fp)
    949c:	e1c00217 	ldw	r7,8(fp)
    94a0:	0003c480 	call	3c48 <alt_flash_program_block>
    94a4:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
    94a8:	e0bffa17 	ldw	r2,-24(fp)
}
    94ac:	e037883a 	mov	sp,fp
    94b0:	dfc00117 	ldw	ra,4(sp)
    94b4:	df000017 	ldw	fp,0(sp)
    94b8:	dec00204 	addi	sp,sp,8
    94bc:	f800283a 	ret

000094c0 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
    94c0:	defff804 	addi	sp,sp,-32
    94c4:	dfc00715 	stw	ra,28(sp)
    94c8:	df000615 	stw	fp,24(sp)
    94cc:	df000604 	addi	fp,sp,24
    94d0:	e13ffe15 	stw	r4,-8(fp)
    94d4:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
    94d8:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    94dc:	e0bffe17 	ldw	r2,-8(fp)
    94e0:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
    94e4:	e0bffc17 	ldw	r2,-16(fp)
    94e8:	10c03317 	ldw	r3,204(r2)
    94ec:	e0bffc17 	ldw	r2,-16(fp)
    94f0:	10800a17 	ldw	r2,40(r2)
    94f4:	1009883a 	mov	r4,r2
    94f8:	01415544 	movi	r5,1365
    94fc:	01802a84 	movi	r6,170
    9500:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
    9504:	e0bffc17 	ldw	r2,-16(fp)
    9508:	10c03317 	ldw	r3,204(r2)
    950c:	e0bffc17 	ldw	r2,-16(fp)
    9510:	10800a17 	ldw	r2,40(r2)
    9514:	1009883a 	mov	r4,r2
    9518:	0140aa84 	movi	r5,682
    951c:	01801544 	movi	r6,85
    9520:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
    9524:	e0bffc17 	ldw	r2,-16(fp)
    9528:	10c03317 	ldw	r3,204(r2)
    952c:	e0bffc17 	ldw	r2,-16(fp)
    9530:	10800a17 	ldw	r2,40(r2)
    9534:	1009883a 	mov	r4,r2
    9538:	01415544 	movi	r5,1365
    953c:	01802004 	movi	r6,128
    9540:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
    9544:	e0bffc17 	ldw	r2,-16(fp)
    9548:	10c03317 	ldw	r3,204(r2)
    954c:	e0bffc17 	ldw	r2,-16(fp)
    9550:	10800a17 	ldw	r2,40(r2)
    9554:	1009883a 	mov	r4,r2
    9558:	01415544 	movi	r5,1365
    955c:	01802a84 	movi	r6,170
    9560:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
    9564:	e0bffc17 	ldw	r2,-16(fp)
    9568:	10c03317 	ldw	r3,204(r2)
    956c:	e0bffc17 	ldw	r2,-16(fp)
    9570:	10800a17 	ldw	r2,40(r2)
    9574:	1009883a 	mov	r4,r2
    9578:	0140aa84 	movi	r5,682
    957c:	01801544 	movi	r6,85
    9580:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
    9584:	e0bffc17 	ldw	r2,-16(fp)
    9588:	10c03517 	ldw	r3,212(r2)
    958c:	e0bffc17 	ldw	r2,-16(fp)
    9590:	11000a17 	ldw	r4,40(r2)
    9594:	e0bfff17 	ldw	r2,-4(fp)
    9598:	2085883a 	add	r2,r4,r2
    959c:	1009883a 	mov	r4,r2
    95a0:	01400c04 	movi	r5,48
    95a4:	183ee83a 	callr	r3

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
    95a8:	0109c404 	movi	r4,10000
    95ac:	00094280 	call	9428 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
    95b0:	00800c84 	movi	r2,50
    95b4:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    95b8:	e0bffc17 	ldw	r2,-16(fp)
    95bc:	10c00a17 	ldw	r3,40(r2)
    95c0:	e0bfff17 	ldw	r2,-4(fp)
    95c4:	1885883a 	add	r2,r3,r2
    95c8:	10800023 	ldbuio	r2,0(r2)
    95cc:	10803fcc 	andi	r2,r2,255
    95d0:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
    95d4:	0100fa04 	movi	r4,1000
    95d8:	00094280 	call	9428 <usleep>
    timeout--;
    95dc:	e0bffb17 	ldw	r2,-20(fp)
    95e0:	10bfffc4 	addi	r2,r2,-1
    95e4:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
    95e8:	e0bffd03 	ldbu	r2,-12(fp)
    95ec:	10803fcc 	andi	r2,r2,255
    95f0:	1080020c 	andi	r2,r2,8
    95f4:	1000021e 	bne	r2,zero,9600 <alt_erase_block_amd+0x140>
    95f8:	e0bffb17 	ldw	r2,-20(fp)
    95fc:	00bfee16 	blt	zero,r2,95b8 <alt_erase_block_amd+0xf8>


  timeout = flash->erase_timeout;
    9600:	e0bffc17 	ldw	r2,-16(fp)
    9604:	10803117 	ldw	r2,196(r2)
    9608:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
    960c:	00001506 	br	9664 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    9610:	e0bffc17 	ldw	r2,-16(fp)
    9614:	10c00a17 	ldw	r3,40(r2)
    9618:	e0bfff17 	ldw	r2,-4(fp)
    961c:	1885883a 	add	r2,r3,r2
    9620:	10800023 	ldbuio	r2,0(r2)
    9624:	10803fcc 	andi	r2,r2,255
    9628:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
    962c:	e0bffd03 	ldbu	r2,-12(fp)
    9630:	10803fcc 	andi	r2,r2,255
    9634:	1080201c 	xori	r2,r2,128
    9638:	10bfe004 	addi	r2,r2,-128
    963c:	10000b16 	blt	r2,zero,966c <alt_erase_block_amd+0x1ac>
    9640:	e0bffd03 	ldbu	r2,-12(fp)
    9644:	10803fcc 	andi	r2,r2,255
    9648:	1080080c 	andi	r2,r2,32
    964c:	1000071e 	bne	r2,zero,966c <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
    9650:	0100fa04 	movi	r4,1000
    9654:	00094280 	call	9428 <usleep>
    timeout -= 1000;
    9658:	e0bffb17 	ldw	r2,-20(fp)
    965c:	10bf0604 	addi	r2,r2,-1000
    9660:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
    9664:	e0bffb17 	ldw	r2,-20(fp)
    9668:	00bfe916 	blt	zero,r2,9610 <alt_erase_block_amd+0x150>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
    966c:	e0bffb17 	ldw	r2,-20(fp)
    9670:	00800316 	blt	zero,r2,9680 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
    9674:	00bfe304 	movi	r2,-116
    9678:	e0bffa15 	stw	r2,-24(fp)
    967c:	00000e06 	br	96b8 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
    9680:	e0bffc17 	ldw	r2,-16(fp)
    9684:	10c00a17 	ldw	r3,40(r2)
    9688:	e0bfff17 	ldw	r2,-4(fp)
    968c:	1885883a 	add	r2,r3,r2
    9690:	10800023 	ldbuio	r2,0(r2)
    9694:	10803fcc 	andi	r2,r2,255
    9698:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
    969c:	e0bffd03 	ldbu	r2,-12(fp)
    96a0:	10803fcc 	andi	r2,r2,255
    96a4:	1080201c 	xori	r2,r2,128
    96a8:	10bfe004 	addi	r2,r2,-128
    96ac:	10000216 	blt	r2,zero,96b8 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
    96b0:	00bffec4 	movi	r2,-5
    96b4:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
    96b8:	e0bffa17 	ldw	r2,-24(fp)
}
    96bc:	e037883a 	mov	sp,fp
    96c0:	dfc00117 	ldw	ra,4(sp)
    96c4:	df000017 	ldw	fp,0(sp)
    96c8:	dec00204 	addi	sp,sp,8
    96cc:	f800283a 	ret

000096d0 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
    96d0:	defff804 	addi	sp,sp,-32
    96d4:	dfc00715 	stw	ra,28(sp)
    96d8:	df000615 	stw	fp,24(sp)
    96dc:	df000604 	addi	fp,sp,24
    96e0:	e13ffd15 	stw	r4,-12(fp)
    96e4:	e17ffe15 	stw	r5,-8(fp)
    96e8:	3005883a 	mov	r2,r6
    96ec:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
    96f0:	e0bffd17 	ldw	r2,-12(fp)
    96f4:	10803017 	ldw	r2,192(r2)
    96f8:	10801924 	muli	r2,r2,100
    96fc:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
    9700:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
    9704:	e0bffd17 	ldw	r2,-12(fp)
    9708:	10c00a17 	ldw	r3,40(r2)
    970c:	e0bffe17 	ldw	r2,-8(fp)
    9710:	1885883a 	add	r2,r3,r2
    9714:	10800023 	ldbuio	r2,0(r2)
    9718:	10803fcc 	andi	r2,r2,255
    971c:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
    9720:	00001606 	br	977c <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
    9724:	e0bffc03 	ldbu	r2,-16(fp)
    9728:	10c03fcc 	andi	r3,r2,255
    972c:	e0bfff03 	ldbu	r2,-4(fp)
    9730:	1884f03a 	xor	r2,r3,r2
    9734:	1080200c 	andi	r2,r2,128
    9738:	10001226 	beq	r2,zero,9784 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    973c:	e0bffc03 	ldbu	r2,-16(fp)
    9740:	10803fcc 	andi	r2,r2,255
    9744:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
    9748:	10000e1e 	bne	r2,zero,9784 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
    974c:	01000044 	movi	r4,1
    9750:	00094280 	call	9428 <usleep>
    timeout--;
    9754:	e0bffa17 	ldw	r2,-24(fp)
    9758:	10bfffc4 	addi	r2,r2,-1
    975c:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
    9760:	e0bffd17 	ldw	r2,-12(fp)
    9764:	10c00a17 	ldw	r3,40(r2)
    9768:	e0bffe17 	ldw	r2,-8(fp)
    976c:	1885883a 	add	r2,r3,r2
    9770:	10800023 	ldbuio	r2,0(r2)
    9774:	10803fcc 	andi	r2,r2,255
    9778:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
    977c:	e0bffa17 	ldw	r2,-24(fp)
    9780:	00bfe816 	blt	zero,r2,9724 <alt_wait_for_command_to_complete_amd+0x54>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
    9784:	e0bffa17 	ldw	r2,-24(fp)
    9788:	1000031e 	bne	r2,zero,9798 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
    978c:	00bfe304 	movi	r2,-116
    9790:	e0bffb15 	stw	r2,-20(fp)
    9794:	00000f06 	br	97d4 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
    9798:	e0bffd17 	ldw	r2,-12(fp)
    979c:	10c00a17 	ldw	r3,40(r2)
    97a0:	e0bffe17 	ldw	r2,-8(fp)
    97a4:	1885883a 	add	r2,r3,r2
    97a8:	10800023 	ldbuio	r2,0(r2)
    97ac:	10803fcc 	andi	r2,r2,255
    97b0:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
    97b4:	e0bffc03 	ldbu	r2,-16(fp)
    97b8:	10c03fcc 	andi	r3,r2,255
    97bc:	e0bfff03 	ldbu	r2,-4(fp)
    97c0:	1884f03a 	xor	r2,r3,r2
    97c4:	1080200c 	andi	r2,r2,128
    97c8:	10000226 	beq	r2,zero,97d4 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
    97cc:	00bffec4 	movi	r2,-5
    97d0:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
    97d4:	e0bffb17 	ldw	r2,-20(fp)
}
    97d8:	e037883a 	mov	sp,fp
    97dc:	dfc00117 	ldw	ra,4(sp)
    97e0:	df000017 	ldw	fp,0(sp)
    97e4:	dec00204 	addi	sp,sp,8
    97e8:	f800283a 	ret

000097ec <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
    97ec:	defff904 	addi	sp,sp,-28
    97f0:	dfc00615 	stw	ra,24(sp)
    97f4:	df000515 	stw	fp,20(sp)
    97f8:	df000504 	addi	fp,sp,20
    97fc:	e13ffd15 	stw	r4,-12(fp)
    9800:	e17ffe15 	stw	r5,-8(fp)
    9804:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    9808:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
    980c:	e0bffd17 	ldw	r2,-12(fp)
    9810:	10c03317 	ldw	r3,204(r2)
    9814:	e0bffd17 	ldw	r2,-12(fp)
    9818:	10800a17 	ldw	r2,40(r2)
    981c:	1009883a 	mov	r4,r2
    9820:	01415544 	movi	r5,1365
    9824:	01802a84 	movi	r6,170
    9828:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
    982c:	e0bffd17 	ldw	r2,-12(fp)
    9830:	10c03317 	ldw	r3,204(r2)
    9834:	e0bffd17 	ldw	r2,-12(fp)
    9838:	10800a17 	ldw	r2,40(r2)
    983c:	1009883a 	mov	r4,r2
    9840:	0140aa84 	movi	r5,682
    9844:	01801544 	movi	r6,85
    9848:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
    984c:	e0bffd17 	ldw	r2,-12(fp)
    9850:	10c03317 	ldw	r3,204(r2)
    9854:	e0bffd17 	ldw	r2,-12(fp)
    9858:	10800a17 	ldw	r2,40(r2)
    985c:	1009883a 	mov	r4,r2
    9860:	01415544 	movi	r5,1365
    9864:	01802804 	movi	r6,160
    9868:	183ee83a 	callr	r3
  
  value = *src_addr;
    986c:	e0bfff17 	ldw	r2,-4(fp)
    9870:	10800003 	ldbu	r2,0(r2)
    9874:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
    9878:	e13ffd17 	ldw	r4,-12(fp)
    987c:	e17ffe17 	ldw	r5,-8(fp)
    9880:	e1bfff17 	ldw	r6,-4(fp)
    9884:	0003af00 	call	3af0 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
    9888:	e0bffc03 	ldbu	r2,-16(fp)
    988c:	e13ffd17 	ldw	r4,-12(fp)
    9890:	e17ffe17 	ldw	r5,-8(fp)
    9894:	100d883a 	mov	r6,r2
    9898:	00096d00 	call	96d0 <alt_wait_for_command_to_complete_amd>
    989c:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
    98a0:	e0bffb17 	ldw	r2,-20(fp)
  
}
    98a4:	e037883a 	mov	sp,fp
    98a8:	dfc00117 	ldw	ra,4(sp)
    98ac:	df000017 	ldw	fp,0(sp)
    98b0:	dec00204 	addi	sp,sp,8
    98b4:	f800283a 	ret

000098b8 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
    98b8:	defff704 	addi	sp,sp,-36
    98bc:	dfc00815 	stw	ra,32(sp)
    98c0:	df000715 	stw	fp,28(sp)
    98c4:	df000704 	addi	fp,sp,28
    98c8:	e13ffc15 	stw	r4,-16(fp)
    98cc:	e17ffd15 	stw	r5,-12(fp)
    98d0:	e1bffe15 	stw	r6,-8(fp)
    98d4:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
    98d8:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    98dc:	e0bffc17 	ldw	r2,-16(fp)
    98e0:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
    98e4:	e13ffb17 	ldw	r4,-20(fp)
    98e8:	e17ffd17 	ldw	r5,-12(fp)
    98ec:	0009aa00 	call	9aa0 <alt_unlock_block_intel>
    98f0:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
    98f4:	e0bffa17 	ldw	r2,-24(fp)
    98f8:	1000091e 	bne	r2,zero,9920 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
    98fc:	00800074 	movhi	r2,1
    9900:	10a70704 	addi	r2,r2,-25572
    9904:	d8800015 	stw	r2,0(sp)
    9908:	e13ffb17 	ldw	r4,-20(fp)
    990c:	e17ffe17 	ldw	r5,-8(fp)
    9910:	e1bfff17 	ldw	r6,-4(fp)
    9914:	e1c00217 	ldw	r7,8(fp)
    9918:	0003c480 	call	3c48 <alt_flash_program_block>
    991c:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
    9920:	e0bffa17 	ldw	r2,-24(fp)
}
    9924:	e037883a 	mov	sp,fp
    9928:	dfc00117 	ldw	ra,4(sp)
    992c:	df000017 	ldw	fp,0(sp)
    9930:	dec00204 	addi	sp,sp,8
    9934:	f800283a 	ret

00009938 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
    9938:	defff804 	addi	sp,sp,-32
    993c:	dfc00715 	stw	ra,28(sp)
    9940:	df000615 	stw	fp,24(sp)
    9944:	df000604 	addi	fp,sp,24
    9948:	e13ffe15 	stw	r4,-8(fp)
    994c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
    9950:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
    9954:	e0bffe17 	ldw	r2,-8(fp)
    9958:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
    995c:	e0bffc17 	ldw	r2,-16(fp)
    9960:	10803117 	ldw	r2,196(r2)
    9964:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
    9968:	e13ffc17 	ldw	r4,-16(fp)
    996c:	e17fff17 	ldw	r5,-4(fp)
    9970:	0009aa00 	call	9aa0 <alt_unlock_block_intel>
    9974:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
    9978:	e0bffa17 	ldw	r2,-24(fp)
    997c:	1000421e 	bne	r2,zero,9a88 <alt_erase_block_intel+0x150>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
    9980:	e0bffc17 	ldw	r2,-16(fp)
    9984:	10c03517 	ldw	r3,212(r2)
    9988:	e0bffc17 	ldw	r2,-16(fp)
    998c:	11000a17 	ldw	r4,40(r2)
    9990:	e0bfff17 	ldw	r2,-4(fp)
    9994:	2085883a 	add	r2,r4,r2
    9998:	1009883a 	mov	r4,r2
    999c:	01400804 	movi	r5,32
    99a0:	183ee83a 	callr	r3
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
    99a4:	e0bffc17 	ldw	r2,-16(fp)
    99a8:	10c03517 	ldw	r3,212(r2)
    99ac:	e0bffc17 	ldw	r2,-16(fp)
    99b0:	11000a17 	ldw	r4,40(r2)
    99b4:	e0bfff17 	ldw	r2,-4(fp)
    99b8:	2085883a 	add	r2,r4,r2
    99bc:	1009883a 	mov	r4,r2
    99c0:	01403404 	movi	r5,208
    99c4:	183ee83a 	callr	r3

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
    99c8:	e0bffc17 	ldw	r2,-16(fp)
    99cc:	10c00a17 	ldw	r3,40(r2)
    99d0:	e0bfff17 	ldw	r2,-4(fp)
    99d4:	1885883a 	add	r2,r3,r2
    99d8:	10800023 	ldbuio	r2,0(r2)
    99dc:	10803fcc 	andi	r2,r2,255
    99e0:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
    99e4:	e0bffd03 	ldbu	r2,-12(fp)
    99e8:	10803fcc 	andi	r2,r2,255
    99ec:	1080201c 	xori	r2,r2,128
    99f0:	10bfe004 	addi	r2,r2,-128
    99f4:	10000816 	blt	r2,zero,9a18 <alt_erase_block_intel+0xe0>
      {
        break;
      }
      usleep(1000);
    99f8:	0100fa04 	movi	r4,1000
    99fc:	00094280 	call	9428 <usleep>
      timeout -= 1000;
    9a00:	e0bffb17 	ldw	r2,-20(fp)
    9a04:	10bf0604 	addi	r2,r2,-1000
    9a08:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
    9a0c:	e0bffb17 	ldw	r2,-20(fp)
    9a10:	00bfed16 	blt	zero,r2,99c8 <alt_erase_block_intel+0x90>
    9a14:	00000106 	br	9a1c <alt_erase_block_intel+0xe4>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
    9a18:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
    9a1c:	e0bffb17 	ldw	r2,-20(fp)
    9a20:	00800316 	blt	zero,r2,9a30 <alt_erase_block_intel+0xf8>
    {
      ret_code = -ETIMEDOUT;
    9a24:	00bfe304 	movi	r2,-116
    9a28:	e0bffa15 	stw	r2,-24(fp)
    9a2c:	00000d06 	br	9a64 <alt_erase_block_intel+0x12c>
    }
    else if (status & 0x7f)
    9a30:	e0bffd03 	ldbu	r2,-12(fp)
    9a34:	10803fcc 	andi	r2,r2,255
    9a38:	10801fcc 	andi	r2,r2,127
    9a3c:	10000926 	beq	r2,zero,9a64 <alt_erase_block_intel+0x12c>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
    9a40:	00bffec4 	movi	r2,-5
    9a44:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
    9a48:	e0bffc17 	ldw	r2,-16(fp)
    9a4c:	10c00a17 	ldw	r3,40(r2)
    9a50:	e0bfff17 	ldw	r2,-4(fp)
    9a54:	1885883a 	add	r2,r3,r2
    9a58:	10800023 	ldbuio	r2,0(r2)
    9a5c:	10803fcc 	andi	r2,r2,255
    9a60:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
    9a64:	e0bffc17 	ldw	r2,-16(fp)
    9a68:	10c03517 	ldw	r3,212(r2)
    9a6c:	e0bffc17 	ldw	r2,-16(fp)
    9a70:	11000a17 	ldw	r4,40(r2)
    9a74:	e0bfff17 	ldw	r2,-4(fp)
    9a78:	2085883a 	add	r2,r4,r2
    9a7c:	1009883a 	mov	r4,r2
    9a80:	01403fc4 	movi	r5,255
    9a84:	183ee83a 	callr	r3
  }
  
  return ret_code;
    9a88:	e0bffa17 	ldw	r2,-24(fp)
}
    9a8c:	e037883a 	mov	sp,fp
    9a90:	dfc00117 	ldw	ra,4(sp)
    9a94:	df000017 	ldw	fp,0(sp)
    9a98:	dec00204 	addi	sp,sp,8
    9a9c:	f800283a 	ret

00009aa0 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
    9aa0:	defff904 	addi	sp,sp,-28
    9aa4:	dfc00615 	stw	ra,24(sp)
    9aa8:	df000515 	stw	fp,20(sp)
    9aac:	df000504 	addi	fp,sp,20
    9ab0:	e13ffe15 	stw	r4,-8(fp)
    9ab4:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
    9ab8:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
    9abc:	e0bffe17 	ldw	r2,-8(fp)
    9ac0:	10803017 	ldw	r2,192(r2)
    9ac4:	10801924 	muli	r2,r2,100
    9ac8:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
    9acc:	e0bffe17 	ldw	r2,-8(fp)
    9ad0:	10c03517 	ldw	r3,212(r2)
    9ad4:	e0bffe17 	ldw	r2,-8(fp)
    9ad8:	11000a17 	ldw	r4,40(r2)
    9adc:	e0bfff17 	ldw	r2,-4(fp)
    9ae0:	2085883a 	add	r2,r4,r2
    9ae4:	1009883a 	mov	r4,r2
    9ae8:	01402404 	movi	r5,144
    9aec:	183ee83a 	callr	r3
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
    9af0:	e0bffe17 	ldw	r2,-8(fp)
    9af4:	10c00a17 	ldw	r3,40(r2)
    9af8:	e0bfff17 	ldw	r2,-4(fp)
    9afc:	10800104 	addi	r2,r2,4
    9b00:	1885883a 	add	r2,r3,r2
    9b04:	10800023 	ldbuio	r2,0(r2)
    9b08:	10803fcc 	andi	r2,r2,255
    9b0c:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
    9b10:	e0bffd03 	ldbu	r2,-12(fp)
    9b14:	1080004c 	andi	r2,r2,1
    9b18:	10003126 	beq	r2,zero,9be0 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
    9b1c:	e0bffe17 	ldw	r2,-8(fp)
    9b20:	10c03517 	ldw	r3,212(r2)
    9b24:	e0bffe17 	ldw	r2,-8(fp)
    9b28:	11000a17 	ldw	r4,40(r2)
    9b2c:	e0bfff17 	ldw	r2,-4(fp)
    9b30:	2085883a 	add	r2,r4,r2
    9b34:	1009883a 	mov	r4,r2
    9b38:	01401804 	movi	r5,96
    9b3c:	183ee83a 	callr	r3
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
    9b40:	e0bffe17 	ldw	r2,-8(fp)
    9b44:	10c03517 	ldw	r3,212(r2)
    9b48:	e0bffe17 	ldw	r2,-8(fp)
    9b4c:	11000a17 	ldw	r4,40(r2)
    9b50:	e0bfff17 	ldw	r2,-4(fp)
    9b54:	2085883a 	add	r2,r4,r2
    9b58:	1009883a 	mov	r4,r2
    9b5c:	01403404 	movi	r5,208
    9b60:	183ee83a 	callr	r3

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
    9b64:	e0bffe17 	ldw	r2,-8(fp)
    9b68:	10c00a17 	ldw	r3,40(r2)
    9b6c:	e0bfff17 	ldw	r2,-4(fp)
    9b70:	1885883a 	add	r2,r3,r2
    9b74:	10800023 	ldbuio	r2,0(r2)
    9b78:	10803fcc 	andi	r2,r2,255
    9b7c:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
    9b80:	e0bffd43 	ldbu	r2,-11(fp)
    9b84:	10803fcc 	andi	r2,r2,255
    9b88:	1080201c 	xori	r2,r2,128
    9b8c:	10bfe004 	addi	r2,r2,-128
    9b90:	10000816 	blt	r2,zero,9bb4 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
    9b94:	e0bffc17 	ldw	r2,-16(fp)
    9b98:	10bfffc4 	addi	r2,r2,-1
    9b9c:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
    9ba0:	01000044 	movi	r4,1
    9ba4:	00094280 	call	9428 <usleep>
    }while(timeout > 0);
    9ba8:	e0bffc17 	ldw	r2,-16(fp)
    9bac:	00bfed16 	blt	zero,r2,9b64 <alt_unlock_block_intel+0xc4>
    9bb0:	00000106 	br	9bb8 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
    9bb4:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
    9bb8:	e0bffc17 	ldw	r2,-16(fp)
    9bbc:	1000031e 	bne	r2,zero,9bcc <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
    9bc0:	00bfe304 	movi	r2,-116
    9bc4:	e0bffb15 	stw	r2,-20(fp)
    9bc8:	00000506 	br	9be0 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
    9bcc:	e0bffd43 	ldbu	r2,-11(fp)
    9bd0:	10801fcc 	andi	r2,r2,127
    9bd4:	10000226 	beq	r2,zero,9be0 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
    9bd8:	00bffec4 	movi	r2,-5
    9bdc:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
    9be0:	e0bffe17 	ldw	r2,-8(fp)
    9be4:	10c03517 	ldw	r3,212(r2)
    9be8:	e0bffe17 	ldw	r2,-8(fp)
    9bec:	11000a17 	ldw	r4,40(r2)
    9bf0:	e0bfff17 	ldw	r2,-4(fp)
    9bf4:	2085883a 	add	r2,r4,r2
    9bf8:	1009883a 	mov	r4,r2
    9bfc:	01403fc4 	movi	r5,255
    9c00:	183ee83a 	callr	r3

  return ret_code;
    9c04:	e0bffb17 	ldw	r2,-20(fp)
}
    9c08:	e037883a 	mov	sp,fp
    9c0c:	dfc00117 	ldw	ra,4(sp)
    9c10:	df000017 	ldw	fp,0(sp)
    9c14:	dec00204 	addi	sp,sp,8
    9c18:	f800283a 	ret

00009c1c <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
    9c1c:	defff904 	addi	sp,sp,-28
    9c20:	dfc00615 	stw	ra,24(sp)
    9c24:	df000515 	stw	fp,20(sp)
    9c28:	df000504 	addi	fp,sp,20
    9c2c:	e13ffd15 	stw	r4,-12(fp)
    9c30:	e17ffe15 	stw	r5,-8(fp)
    9c34:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
    9c38:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
    9c3c:	e0bffd17 	ldw	r2,-12(fp)
    9c40:	10c03517 	ldw	r3,212(r2)
    9c44:	e0bffd17 	ldw	r2,-12(fp)
    9c48:	11000a17 	ldw	r4,40(r2)
    9c4c:	e0bffe17 	ldw	r2,-8(fp)
    9c50:	2085883a 	add	r2,r4,r2
    9c54:	1009883a 	mov	r4,r2
    9c58:	01401004 	movi	r5,64
    9c5c:	183ee83a 	callr	r3
  alt_write_value_to_flash(flash, offset, src_addr);
    9c60:	e13ffd17 	ldw	r4,-12(fp)
    9c64:	e17ffe17 	ldw	r5,-8(fp)
    9c68:	e1bfff17 	ldw	r6,-4(fp)
    9c6c:	0003af00 	call	3af0 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
    9c70:	e0bffd17 	ldw	r2,-12(fp)
    9c74:	10c00a17 	ldw	r3,40(r2)
    9c78:	e0bffe17 	ldw	r2,-8(fp)
    9c7c:	1885883a 	add	r2,r3,r2
    9c80:	10800023 	ldbuio	r2,0(r2)
    9c84:	10803fcc 	andi	r2,r2,255
    9c88:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
    9c8c:	e0bffc03 	ldbu	r2,-16(fp)
    9c90:	10803fcc 	andi	r2,r2,255
    9c94:	1080201c 	xori	r2,r2,128
    9c98:	10bfe004 	addi	r2,r2,-128
    9c9c:	103ff40e 	bge	r2,zero,9c70 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
    9ca0:	e0bffc03 	ldbu	r2,-16(fp)
    9ca4:	10801fcc 	andi	r2,r2,127
    9ca8:	10000226 	beq	r2,zero,9cb4 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
    9cac:	00bffec4 	movi	r2,-5
    9cb0:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
    9cb4:	e0bffd17 	ldw	r2,-12(fp)
    9cb8:	10c03517 	ldw	r3,212(r2)
    9cbc:	e0bffd17 	ldw	r2,-12(fp)
    9cc0:	11000a17 	ldw	r4,40(r2)
    9cc4:	e0bffe17 	ldw	r2,-8(fp)
    9cc8:	2085883a 	add	r2,r4,r2
    9ccc:	1009883a 	mov	r4,r2
    9cd0:	01403fc4 	movi	r5,255
    9cd4:	183ee83a 	callr	r3
  
  return ret_code;
    9cd8:	e0bffb17 	ldw	r2,-20(fp)
}
    9cdc:	e037883a 	mov	sp,fp
    9ce0:	dfc00117 	ldw	ra,4(sp)
    9ce4:	df000017 	ldw	fp,0(sp)
    9ce8:	dec00204 	addi	sp,sp,8
    9cec:	f800283a 	ret

00009cf0 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    9cf0:	defffb04 	addi	sp,sp,-20
    9cf4:	df000415 	stw	fp,16(sp)
    9cf8:	df000404 	addi	fp,sp,16
    9cfc:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
    9d00:	008000c4 	movi	r2,3
    9d04:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
    9d08:	e0fffd17 	ldw	r3,-12(fp)
    9d0c:	008003f4 	movhi	r2,15
    9d10:	10909004 	addi	r2,r2,16960
    9d14:	1885383a 	mul	r2,r3,r2
    9d18:	00c17db4 	movhi	r3,1526
    9d1c:	18f84004 	addi	r3,r3,-7936
    9d20:	1885203a 	divu	r2,r3,r2
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    9d24:	00e00034 	movhi	r3,32768
    9d28:	18ffffc4 	addi	r3,r3,-1
    9d2c:	1885203a 	divu	r2,r3,r2
    9d30:	e0ffff17 	ldw	r3,-4(fp)
    9d34:	1885203a 	divu	r2,r3,r2
    9d38:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    9d3c:	e0bffe17 	ldw	r2,-8(fp)
    9d40:	10002526 	beq	r2,zero,9dd8 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
    9d44:	e03ffc15 	stw	zero,-16(fp)
    9d48:	00001406 	br	9d9c <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    9d4c:	00a00034 	movhi	r2,32768
    9d50:	10bfffc4 	addi	r2,r2,-1
    9d54:	10bfffc4 	addi	r2,r2,-1
    9d58:	103ffe1e 	bne	r2,zero,9d54 <alt_busy_sleep+0x64>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
    9d5c:	e0fffd17 	ldw	r3,-12(fp)
    9d60:	008003f4 	movhi	r2,15
    9d64:	10909004 	addi	r2,r2,16960
    9d68:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    9d6c:	00c17db4 	movhi	r3,1526
    9d70:	18f84004 	addi	r3,r3,-7936
    9d74:	1885203a 	divu	r2,r3,r2
    9d78:	00e00034 	movhi	r3,32768
    9d7c:	18ffffc4 	addi	r3,r3,-1
    9d80:	1885203a 	divu	r2,r3,r2
    9d84:	e0ffff17 	ldw	r3,-4(fp)
    9d88:	1885c83a 	sub	r2,r3,r2
    9d8c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    9d90:	e0bffc17 	ldw	r2,-16(fp)
    9d94:	10800044 	addi	r2,r2,1
    9d98:	e0bffc15 	stw	r2,-16(fp)
    9d9c:	e0fffc17 	ldw	r3,-16(fp)
    9da0:	e0bffe17 	ldw	r2,-8(fp)
    9da4:	18bfe916 	blt	r3,r2,9d4c <alt_busy_sleep+0x5c>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    9da8:	e0fffd17 	ldw	r3,-12(fp)
    9dac:	008003f4 	movhi	r2,15
    9db0:	10909004 	addi	r2,r2,16960
    9db4:	1885383a 	mul	r2,r3,r2
    9db8:	00c17db4 	movhi	r3,1526
    9dbc:	18f84004 	addi	r3,r3,-7936
    9dc0:	1887203a 	divu	r3,r3,r2
    9dc4:	e0bfff17 	ldw	r2,-4(fp)
    9dc8:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    9dcc:	10bfffc4 	addi	r2,r2,-1
    9dd0:	103ffe1e 	bne	r2,zero,9dcc <alt_busy_sleep+0xdc>
    9dd4:	00000b06 	br	9e04 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    9dd8:	e0fffd17 	ldw	r3,-12(fp)
    9ddc:	008003f4 	movhi	r2,15
    9de0:	10909004 	addi	r2,r2,16960
    9de4:	1885383a 	mul	r2,r3,r2
    9de8:	00c17db4 	movhi	r3,1526
    9dec:	18f84004 	addi	r3,r3,-7936
    9df0:	1887203a 	divu	r3,r3,r2
    9df4:	e0bfff17 	ldw	r2,-4(fp)
    9df8:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    9dfc:	10bfffc4 	addi	r2,r2,-1
    9e00:	00bffe16 	blt	zero,r2,9dfc <alt_busy_sleep+0x10c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    9e04:	0005883a 	mov	r2,zero
}
    9e08:	e037883a 	mov	sp,fp
    9e0c:	df000017 	ldw	fp,0(sp)
    9e10:	dec00104 	addi	sp,sp,4
    9e14:	f800283a 	ret

00009e18 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    9e18:	defffb04 	addi	sp,sp,-20
    9e1c:	dfc00415 	stw	ra,16(sp)
    9e20:	df000315 	stw	fp,12(sp)
    9e24:	df000304 	addi	fp,sp,12
    9e28:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    9e2c:	00800074 	movhi	r2,1
    9e30:	10b1bb04 	addi	r2,r2,-14612
    9e34:	10800017 	ldw	r2,0(r2)
    9e38:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    9e3c:	00003106 	br	9f04 <alt_find_file+0xec>
  {
    len = strlen(next->name);
    9e40:	e0bffd17 	ldw	r2,-12(fp)
    9e44:	10800217 	ldw	r2,8(r2)
    9e48:	1009883a 	mov	r4,r2
    9e4c:	00001680 	call	168 <strlen>
    9e50:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    9e54:	e0bffd17 	ldw	r2,-12(fp)
    9e58:	10c00217 	ldw	r3,8(r2)
    9e5c:	e0bffe17 	ldw	r2,-8(fp)
    9e60:	10bfffc4 	addi	r2,r2,-1
    9e64:	1885883a 	add	r2,r3,r2
    9e68:	10800003 	ldbu	r2,0(r2)
    9e6c:	10803fcc 	andi	r2,r2,255
    9e70:	1080201c 	xori	r2,r2,128
    9e74:	10bfe004 	addi	r2,r2,-128
    9e78:	10800bd8 	cmpnei	r2,r2,47
    9e7c:	1000031e 	bne	r2,zero,9e8c <alt_find_file+0x74>
    {
      len -= 1;
    9e80:	e0bffe17 	ldw	r2,-8(fp)
    9e84:	10bfffc4 	addi	r2,r2,-1
    9e88:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    9e8c:	e0bffe17 	ldw	r2,-8(fp)
    9e90:	e0ffff17 	ldw	r3,-4(fp)
    9e94:	1885883a 	add	r2,r3,r2
    9e98:	10800003 	ldbu	r2,0(r2)
    9e9c:	10803fcc 	andi	r2,r2,255
    9ea0:	1080201c 	xori	r2,r2,128
    9ea4:	10bfe004 	addi	r2,r2,-128
    9ea8:	10800be0 	cmpeqi	r2,r2,47
    9eac:	1000081e 	bne	r2,zero,9ed0 <alt_find_file+0xb8>
    9eb0:	e0bffe17 	ldw	r2,-8(fp)
    9eb4:	e0ffff17 	ldw	r3,-4(fp)
    9eb8:	1885883a 	add	r2,r3,r2
    9ebc:	10800003 	ldbu	r2,0(r2)
    9ec0:	10803fcc 	andi	r2,r2,255
    9ec4:	1080201c 	xori	r2,r2,128
    9ec8:	10bfe004 	addi	r2,r2,-128
    9ecc:	10000a1e 	bne	r2,zero,9ef8 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    9ed0:	e0bffd17 	ldw	r2,-12(fp)
    9ed4:	10c00217 	ldw	r3,8(r2)
    9ed8:	e0bffe17 	ldw	r2,-8(fp)
    9edc:	1809883a 	mov	r4,r3
    9ee0:	e17fff17 	ldw	r5,-4(fp)
    9ee4:	100d883a 	mov	r6,r2
    9ee8:	000a0b80 	call	a0b8 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    9eec:	1000021e 	bne	r2,zero,9ef8 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    9ef0:	e0bffd17 	ldw	r2,-12(fp)
    9ef4:	00000806 	br	9f18 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    9ef8:	e0bffd17 	ldw	r2,-12(fp)
    9efc:	10800017 	ldw	r2,0(r2)
    9f00:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    9f04:	e0fffd17 	ldw	r3,-12(fp)
    9f08:	00800074 	movhi	r2,1
    9f0c:	10b1bb04 	addi	r2,r2,-14612
    9f10:	18bfcb1e 	bne	r3,r2,9e40 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    9f14:	0005883a 	mov	r2,zero
}
    9f18:	e037883a 	mov	sp,fp
    9f1c:	dfc00117 	ldw	ra,4(sp)
    9f20:	df000017 	ldw	fp,0(sp)
    9f24:	dec00204 	addi	sp,sp,8
    9f28:	f800283a 	ret

00009f2c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    9f2c:	defffc04 	addi	sp,sp,-16
    9f30:	df000315 	stw	fp,12(sp)
    9f34:	df000304 	addi	fp,sp,12
    9f38:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    9f3c:	00bffa04 	movi	r2,-24
    9f40:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    9f44:	e03ffd15 	stw	zero,-12(fp)
    9f48:	00001d06 	br	9fc0 <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
    9f4c:	00c00074 	movhi	r3,1
    9f50:	18ebef04 	addi	r3,r3,-20548
    9f54:	e0bffd17 	ldw	r2,-12(fp)
    9f58:	10800324 	muli	r2,r2,12
    9f5c:	1885883a 	add	r2,r3,r2
    9f60:	10800017 	ldw	r2,0(r2)
    9f64:	1000131e 	bne	r2,zero,9fb4 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
    9f68:	00c00074 	movhi	r3,1
    9f6c:	18ebef04 	addi	r3,r3,-20548
    9f70:	e0bffd17 	ldw	r2,-12(fp)
    9f74:	10800324 	muli	r2,r2,12
    9f78:	1885883a 	add	r2,r3,r2
    9f7c:	e0ffff17 	ldw	r3,-4(fp)
    9f80:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    9f84:	00800074 	movhi	r2,1
    9f88:	10b1bf04 	addi	r2,r2,-14596
    9f8c:	10c00017 	ldw	r3,0(r2)
    9f90:	e0bffd17 	ldw	r2,-12(fp)
    9f94:	1880040e 	bge	r3,r2,9fa8 <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
    9f98:	00800074 	movhi	r2,1
    9f9c:	10b1bf04 	addi	r2,r2,-14596
    9fa0:	e0fffd17 	ldw	r3,-12(fp)
    9fa4:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    9fa8:	e0bffd17 	ldw	r2,-12(fp)
    9fac:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
    9fb0:	00000606 	br	9fcc <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    9fb4:	e0bffd17 	ldw	r2,-12(fp)
    9fb8:	10800044 	addi	r2,r2,1
    9fbc:	e0bffd15 	stw	r2,-12(fp)
    9fc0:	e0bffd17 	ldw	r2,-12(fp)
    9fc4:	10800810 	cmplti	r2,r2,32
    9fc8:	103fe01e 	bne	r2,zero,9f4c <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    9fcc:	e0bffe17 	ldw	r2,-8(fp)
}
    9fd0:	e037883a 	mov	sp,fp
    9fd4:	df000017 	ldw	fp,0(sp)
    9fd8:	dec00104 	addi	sp,sp,4
    9fdc:	f800283a 	ret

00009fe0 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    9fe0:	defffb04 	addi	sp,sp,-20
    9fe4:	df000415 	stw	fp,16(sp)
    9fe8:	df000404 	addi	fp,sp,16
    9fec:	e13ffe15 	stw	r4,-8(fp)
    9ff0:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    9ff4:	e0bfff17 	ldw	r2,-4(fp)
    9ff8:	10840070 	cmpltui	r2,r2,4097
    9ffc:	1000021e 	bne	r2,zero,a008 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    a000:	00840004 	movi	r2,4096
    a004:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    a008:	e0fffe17 	ldw	r3,-8(fp)
    a00c:	e0bfff17 	ldw	r2,-4(fp)
    a010:	1885883a 	add	r2,r3,r2
    a014:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    a018:	e0bffe17 	ldw	r2,-8(fp)
    a01c:	e0bffc15 	stw	r2,-16(fp)
    a020:	00000506 	br	a038 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    a024:	e0bffc17 	ldw	r2,-16(fp)
    a028:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    a02c:	e0bffc17 	ldw	r2,-16(fp)
    a030:	10800804 	addi	r2,r2,32
    a034:	e0bffc15 	stw	r2,-16(fp)
    a038:	e0fffc17 	ldw	r3,-16(fp)
    a03c:	e0bffd17 	ldw	r2,-12(fp)
    a040:	18bff836 	bltu	r3,r2,a024 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    a044:	e0bffe17 	ldw	r2,-8(fp)
    a048:	108007cc 	andi	r2,r2,31
    a04c:	10000226 	beq	r2,zero,a058 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    a050:	e0bffc17 	ldw	r2,-16(fp)
    a054:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    a058:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    a05c:	e037883a 	mov	sp,fp
    a060:	df000017 	ldw	fp,0(sp)
    a064:	dec00104 	addi	sp,sp,4
    a068:	f800283a 	ret

0000a06c <atexit>:
    a06c:	200b883a 	mov	r5,r4
    a070:	000d883a 	mov	r6,zero
    a074:	0009883a 	mov	r4,zero
    a078:	000f883a 	mov	r7,zero
    a07c:	000a1341 	jmpi	a134 <__register_exitproc>

0000a080 <exit>:
    a080:	defffe04 	addi	sp,sp,-8
    a084:	000b883a 	mov	r5,zero
    a088:	dc000015 	stw	r16,0(sp)
    a08c:	dfc00115 	stw	ra,4(sp)
    a090:	2021883a 	mov	r16,r4
    a094:	000a2640 	call	a264 <__call_exitprocs>
    a098:	00800074 	movhi	r2,1
    a09c:	10b1b704 	addi	r2,r2,-14628
    a0a0:	11000017 	ldw	r4,0(r2)
    a0a4:	20800f17 	ldw	r2,60(r4)
    a0a8:	10000126 	beq	r2,zero,a0b0 <exit+0x30>
    a0ac:	103ee83a 	callr	r2
    a0b0:	8009883a 	mov	r4,r16
    a0b4:	000a4040 	call	a404 <_exit>

0000a0b8 <memcmp>:
    a0b8:	01c000c4 	movi	r7,3
    a0bc:	3980192e 	bgeu	r7,r6,a124 <memcmp+0x6c>
    a0c0:	2904b03a 	or	r2,r5,r4
    a0c4:	11c4703a 	and	r2,r2,r7
    a0c8:	10000f26 	beq	r2,zero,a108 <memcmp+0x50>
    a0cc:	20c00003 	ldbu	r3,0(r4)
    a0d0:	28800003 	ldbu	r2,0(r5)
    a0d4:	1880151e 	bne	r3,r2,a12c <memcmp+0x74>
    a0d8:	31bfff84 	addi	r6,r6,-2
    a0dc:	01ffffc4 	movi	r7,-1
    a0e0:	00000406 	br	a0f4 <memcmp+0x3c>
    a0e4:	20c00003 	ldbu	r3,0(r4)
    a0e8:	28800003 	ldbu	r2,0(r5)
    a0ec:	31bfffc4 	addi	r6,r6,-1
    a0f0:	18800e1e 	bne	r3,r2,a12c <memcmp+0x74>
    a0f4:	21000044 	addi	r4,r4,1
    a0f8:	29400044 	addi	r5,r5,1
    a0fc:	31fff91e 	bne	r6,r7,a0e4 <memcmp+0x2c>
    a100:	0005883a 	mov	r2,zero
    a104:	f800283a 	ret
    a108:	20c00017 	ldw	r3,0(r4)
    a10c:	28800017 	ldw	r2,0(r5)
    a110:	1880041e 	bne	r3,r2,a124 <memcmp+0x6c>
    a114:	31bfff04 	addi	r6,r6,-4
    a118:	21000104 	addi	r4,r4,4
    a11c:	29400104 	addi	r5,r5,4
    a120:	39bff936 	bltu	r7,r6,a108 <memcmp+0x50>
    a124:	303fe91e 	bne	r6,zero,a0cc <memcmp+0x14>
    a128:	003ff506 	br	a100 <memcmp+0x48>
    a12c:	1885c83a 	sub	r2,r3,r2
    a130:	f800283a 	ret

0000a134 <__register_exitproc>:
    a134:	defffa04 	addi	sp,sp,-24
    a138:	00800074 	movhi	r2,1
    a13c:	10b1b704 	addi	r2,r2,-14628
    a140:	dc000315 	stw	r16,12(sp)
    a144:	14000017 	ldw	r16,0(r2)
    a148:	dc400415 	stw	r17,16(sp)
    a14c:	dfc00515 	stw	ra,20(sp)
    a150:	80805217 	ldw	r2,328(r16)
    a154:	2023883a 	mov	r17,r4
    a158:	10003e26 	beq	r2,zero,a254 <__register_exitproc+0x120>
    a15c:	10c00117 	ldw	r3,4(r2)
    a160:	020007c4 	movi	r8,31
    a164:	40c0180e 	bge	r8,r3,a1c8 <__register_exitproc+0x94>
    a168:	00800034 	movhi	r2,0
    a16c:	10800004 	addi	r2,r2,0
    a170:	1000061e 	bne	r2,zero,a18c <__register_exitproc+0x58>
    a174:	00bfffc4 	movi	r2,-1
    a178:	dfc00517 	ldw	ra,20(sp)
    a17c:	dc400417 	ldw	r17,16(sp)
    a180:	dc000317 	ldw	r16,12(sp)
    a184:	dec00604 	addi	sp,sp,24
    a188:	f800283a 	ret
    a18c:	01006404 	movi	r4,400
    a190:	d9400015 	stw	r5,0(sp)
    a194:	d9800115 	stw	r6,4(sp)
    a198:	d9c00215 	stw	r7,8(sp)
    a19c:	00000000 	call	0 <__alt_mem_sdram>
    a1a0:	d9400017 	ldw	r5,0(sp)
    a1a4:	d9800117 	ldw	r6,4(sp)
    a1a8:	d9c00217 	ldw	r7,8(sp)
    a1ac:	103ff126 	beq	r2,zero,a174 <__register_exitproc+0x40>
    a1b0:	80c05217 	ldw	r3,328(r16)
    a1b4:	10000115 	stw	zero,4(r2)
    a1b8:	10c00015 	stw	r3,0(r2)
    a1bc:	80805215 	stw	r2,328(r16)
    a1c0:	10006215 	stw	zero,392(r2)
    a1c4:	10006315 	stw	zero,396(r2)
    a1c8:	10c00117 	ldw	r3,4(r2)
    a1cc:	88000d1e 	bne	r17,zero,a204 <__register_exitproc+0xd0>
    a1d0:	19000084 	addi	r4,r3,2
    a1d4:	2109883a 	add	r4,r4,r4
    a1d8:	18c00044 	addi	r3,r3,1
    a1dc:	2109883a 	add	r4,r4,r4
    a1e0:	1109883a 	add	r4,r2,r4
    a1e4:	10c00115 	stw	r3,4(r2)
    a1e8:	0005883a 	mov	r2,zero
    a1ec:	21400015 	stw	r5,0(r4)
    a1f0:	dfc00517 	ldw	ra,20(sp)
    a1f4:	dc400417 	ldw	r17,16(sp)
    a1f8:	dc000317 	ldw	r16,12(sp)
    a1fc:	dec00604 	addi	sp,sp,24
    a200:	f800283a 	ret
    a204:	02400044 	movi	r9,1
    a208:	12806217 	ldw	r10,392(r2)
    a20c:	48d2983a 	sll	r9,r9,r3
    a210:	19000804 	addi	r4,r3,32
    a214:	18d1883a 	add	r8,r3,r3
    a218:	2109883a 	add	r4,r4,r4
    a21c:	4211883a 	add	r8,r8,r8
    a220:	2109883a 	add	r4,r4,r4
    a224:	1109883a 	add	r4,r2,r4
    a228:	1211883a 	add	r8,r2,r8
    a22c:	5254b03a 	or	r10,r10,r9
    a230:	21c02215 	stw	r7,136(r4)
    a234:	41802215 	stw	r6,136(r8)
    a238:	12806215 	stw	r10,392(r2)
    a23c:	01000084 	movi	r4,2
    a240:	893fe31e 	bne	r17,r4,a1d0 <__register_exitproc+0x9c>
    a244:	11006317 	ldw	r4,396(r2)
    a248:	2252b03a 	or	r9,r4,r9
    a24c:	12406315 	stw	r9,396(r2)
    a250:	003fdf06 	br	a1d0 <__register_exitproc+0x9c>
    a254:	00800074 	movhi	r2,1
    a258:	10b9c504 	addi	r2,r2,-6380
    a25c:	80805215 	stw	r2,328(r16)
    a260:	003fbe06 	br	a15c <__register_exitproc+0x28>

0000a264 <__call_exitprocs>:
    a264:	00800074 	movhi	r2,1
    a268:	10b1b704 	addi	r2,r2,-14628
    a26c:	10800017 	ldw	r2,0(r2)
    a270:	defff304 	addi	sp,sp,-52
    a274:	df000b15 	stw	fp,44(sp)
    a278:	d8800015 	stw	r2,0(sp)
    a27c:	10805204 	addi	r2,r2,328
    a280:	dd400815 	stw	r21,32(sp)
    a284:	dfc00c15 	stw	ra,48(sp)
    a288:	ddc00a15 	stw	r23,40(sp)
    a28c:	dd800915 	stw	r22,36(sp)
    a290:	dd000715 	stw	r20,28(sp)
    a294:	dcc00615 	stw	r19,24(sp)
    a298:	dc800515 	stw	r18,20(sp)
    a29c:	dc400415 	stw	r17,16(sp)
    a2a0:	dc000315 	stw	r16,12(sp)
    a2a4:	d9000115 	stw	r4,4(sp)
    a2a8:	2839883a 	mov	fp,r5
    a2ac:	d8800215 	stw	r2,8(sp)
    a2b0:	057fffc4 	movi	r21,-1
    a2b4:	d8800017 	ldw	r2,0(sp)
    a2b8:	ddc00217 	ldw	r23,8(sp)
    a2bc:	14805217 	ldw	r18,328(r2)
    a2c0:	90001726 	beq	r18,zero,a320 <__call_exitprocs+0xbc>
    a2c4:	94400117 	ldw	r17,4(r18)
    a2c8:	8c3fffc4 	addi	r16,r17,-1
    a2cc:	80001116 	blt	r16,zero,a314 <__call_exitprocs+0xb0>
    a2d0:	8c400044 	addi	r17,r17,1
    a2d4:	8427883a 	add	r19,r16,r16
    a2d8:	8c63883a 	add	r17,r17,r17
    a2dc:	95802204 	addi	r22,r18,136
    a2e0:	9ce7883a 	add	r19,r19,r19
    a2e4:	8c63883a 	add	r17,r17,r17
    a2e8:	b4e7883a 	add	r19,r22,r19
    a2ec:	9463883a 	add	r17,r18,r17
    a2f0:	e0001726 	beq	fp,zero,a350 <__call_exitprocs+0xec>
    a2f4:	8c87c83a 	sub	r3,r17,r18
    a2f8:	b0c7883a 	add	r3,r22,r3
    a2fc:	18c01e17 	ldw	r3,120(r3)
    a300:	1f001326 	beq	r3,fp,a350 <__call_exitprocs+0xec>
    a304:	843fffc4 	addi	r16,r16,-1
    a308:	9cffff04 	addi	r19,r19,-4
    a30c:	8c7fff04 	addi	r17,r17,-4
    a310:	857ff71e 	bne	r16,r21,a2f0 <__call_exitprocs+0x8c>
    a314:	00800034 	movhi	r2,0
    a318:	10800004 	addi	r2,r2,0
    a31c:	10002a1e 	bne	r2,zero,a3c8 <__call_exitprocs+0x164>
    a320:	dfc00c17 	ldw	ra,48(sp)
    a324:	df000b17 	ldw	fp,44(sp)
    a328:	ddc00a17 	ldw	r23,40(sp)
    a32c:	dd800917 	ldw	r22,36(sp)
    a330:	dd400817 	ldw	r21,32(sp)
    a334:	dd000717 	ldw	r20,28(sp)
    a338:	dcc00617 	ldw	r19,24(sp)
    a33c:	dc800517 	ldw	r18,20(sp)
    a340:	dc400417 	ldw	r17,16(sp)
    a344:	dc000317 	ldw	r16,12(sp)
    a348:	dec00d04 	addi	sp,sp,52
    a34c:	f800283a 	ret
    a350:	91000117 	ldw	r4,4(r18)
    a354:	88c00017 	ldw	r3,0(r17)
    a358:	213fffc4 	addi	r4,r4,-1
    a35c:	24001526 	beq	r4,r16,a3b4 <__call_exitprocs+0x150>
    a360:	88000015 	stw	zero,0(r17)
    a364:	183fe726 	beq	r3,zero,a304 <__call_exitprocs+0xa0>
    a368:	00800044 	movi	r2,1
    a36c:	1408983a 	sll	r4,r2,r16
    a370:	91406217 	ldw	r5,392(r18)
    a374:	95000117 	ldw	r20,4(r18)
    a378:	214a703a 	and	r5,r4,r5
    a37c:	28000b26 	beq	r5,zero,a3ac <__call_exitprocs+0x148>
    a380:	91406317 	ldw	r5,396(r18)
    a384:	2148703a 	and	r4,r4,r5
    a388:	20000c1e 	bne	r4,zero,a3bc <__call_exitprocs+0x158>
    a38c:	99400017 	ldw	r5,0(r19)
    a390:	d9000117 	ldw	r4,4(sp)
    a394:	183ee83a 	callr	r3
    a398:	90c00117 	ldw	r3,4(r18)
    a39c:	1d3fc51e 	bne	r3,r20,a2b4 <__call_exitprocs+0x50>
    a3a0:	b8c00017 	ldw	r3,0(r23)
    a3a4:	1cbfd726 	beq	r3,r18,a304 <__call_exitprocs+0xa0>
    a3a8:	003fc206 	br	a2b4 <__call_exitprocs+0x50>
    a3ac:	183ee83a 	callr	r3
    a3b0:	003ff906 	br	a398 <__call_exitprocs+0x134>
    a3b4:	94000115 	stw	r16,4(r18)
    a3b8:	003fea06 	br	a364 <__call_exitprocs+0x100>
    a3bc:	99000017 	ldw	r4,0(r19)
    a3c0:	183ee83a 	callr	r3
    a3c4:	003ff406 	br	a398 <__call_exitprocs+0x134>
    a3c8:	90c00117 	ldw	r3,4(r18)
    a3cc:	1800071e 	bne	r3,zero,a3ec <__call_exitprocs+0x188>
    a3d0:	90c00017 	ldw	r3,0(r18)
    a3d4:	18000926 	beq	r3,zero,a3fc <__call_exitprocs+0x198>
    a3d8:	9009883a 	mov	r4,r18
    a3dc:	b8c00015 	stw	r3,0(r23)
    a3e0:	00000000 	call	0 <__alt_mem_sdram>
    a3e4:	bc800017 	ldw	r18,0(r23)
    a3e8:	003fb506 	br	a2c0 <__call_exitprocs+0x5c>
    a3ec:	90c00017 	ldw	r3,0(r18)
    a3f0:	902f883a 	mov	r23,r18
    a3f4:	1825883a 	mov	r18,r3
    a3f8:	003fb106 	br	a2c0 <__call_exitprocs+0x5c>
    a3fc:	0007883a 	mov	r3,zero
    a400:	003ffb06 	br	a3f0 <__call_exitprocs+0x18c>

0000a404 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    a404:	defffc04 	addi	sp,sp,-16
    a408:	df000315 	stw	fp,12(sp)
    a40c:	df000304 	addi	fp,sp,12
    a410:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    a414:	0001883a 	nop
    a418:	e0bfff17 	ldw	r2,-4(fp)
    a41c:	e0bffd15 	stw	r2,-12(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  int r2 = exit_code;
    a420:	e0bffd17 	ldw	r2,-12(fp)
    a424:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    a428:	e0bffe17 	ldw	r2,-8(fp)
    a42c:	10000226 	beq	r2,zero,a438 <_exit+0x34>
    ALT_SIM_FAIL();
    a430:	002af070 	cmpltui	zero,zero,43969
    a434:	00000106 	br	a43c <_exit+0x38>
  } else {
    ALT_SIM_PASS();
    a438:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    a43c:	003fff06 	br	a43c <_exit+0x38>
