// Seed: 2119430784
module module_0;
  id_2(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(1'b0), .id_4()
  );
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wand id_2,
    input wire id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    output wand id_8,
    output tri0 id_9,
    input tri0 id_10,
    output supply0 id_11,
    output tri1 id_12,
    input wor id_13,
    output tri id_14,
    input wire id_15,
    output uwire id_16,
    output uwire id_17,
    input tri0 id_18,
    output tri id_19,
    output wor id_20,
    input supply1 id_21,
    output logic id_22
);
  wire id_24;
  module_0();
  always if (id_5 * 1) @(posedge id_2) id_22 <= 1;
  wire id_25;
  always_ff @(*) id_19 = 1;
endmodule
