Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon May 20 17:01:28 2024
| Host         : DESKTOP-8K477JS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.368        0.000                      0                   89        0.265        0.000                      0                   89        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.368        0.000                      0                   89        0.265        0.000                      0                   89        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.733ns (42.846%)  route 2.312ns (57.154%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.818     9.370    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    15.023    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.524    14.738    B2PWM/A2Pulse/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.733ns (42.846%)  route 2.312ns (57.154%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.818     9.370    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    15.023    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.524    14.738    B2PWM/A2Pulse/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.733ns (42.846%)  route 2.312ns (57.154%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.818     9.370    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    15.023    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.524    14.738    B2PWM/A2Pulse/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.733ns (42.846%)  route 2.312ns (57.154%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.818     9.370    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.600    15.023    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.524    14.738    B2PWM/A2Pulse/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.733ns (44.330%)  route 2.176ns (55.670%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.683     9.235    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.605    15.028    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[28]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    B2PWM/A2Pulse/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.733ns (44.330%)  route 2.176ns (55.670%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.683     9.235    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.605    15.028    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[29]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    B2PWM/A2Pulse/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.733ns (44.330%)  route 2.176ns (55.670%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.683     9.235    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.605    15.028    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[30]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    B2PWM/A2Pulse/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.733ns (44.330%)  route 2.176ns (55.670%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.683     9.235    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.605    15.028    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[31]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    B2PWM/A2Pulse/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.733ns (44.393%)  route 2.171ns (55.607%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.677     9.230    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y87          FDRE                                         r  B2PWM/A2Pulse/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  B2PWM/A2Pulse/count_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    14.739    B2PWM/A2Pulse/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 B2PWM/A2Pulse/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.733ns (44.393%)  route 2.171ns (55.607%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.723     5.326    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  B2PWM/A2Pulse/count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.918    B2PWM/A2Pulse/count_reg[15]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     7.042 r  B2PWM/A2Pulse/count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.042    B2PWM/A2Pulse/count0_carry__0_i_3_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  B2PWM/A2Pulse/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.592    B2PWM/A2Pulse/count0_carry__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.820 r  B2PWM/A2Pulse/count0_carry__1/CO[2]
                         net (fo=2, routed)           0.420     8.239    B2PWM/PeriodPulse/CO[0]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.313     8.552 r  B2PWM/PeriodPulse/count[0]_i_1/O
                         net (fo=32, routed)          0.677     9.230    B2PWM/A2Pulse/pulse_reg_0
    SLICE_X2Y87          FDRE                                         r  B2PWM/A2Pulse/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.601    15.024    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  B2PWM/A2Pulse/count_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    14.739    B2PWM/A2Pulse/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  B2PWM/A2Pulse/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.811    B2PWM/A2Pulse/count_reg[14]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  B2PWM/A2Pulse/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    B2PWM/A2Pulse/count_reg[12]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.875     2.040    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    B2PWM/A2Pulse/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  B2PWM/A2Pulse/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  B2PWM/A2Pulse/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.811    B2PWM/A2Pulse/count_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  B2PWM/A2Pulse/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    B2PWM/A2Pulse/count_reg[8]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  B2PWM/A2Pulse/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.875     2.040    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  B2PWM/A2Pulse/count_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    B2PWM/A2Pulse/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.601     1.520    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  B2PWM/A2Pulse/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  B2PWM/A2Pulse/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.811    B2PWM/A2Pulse/count_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  B2PWM/A2Pulse/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    B2PWM/A2Pulse/count_reg[4]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  B2PWM/A2Pulse/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.873     2.038    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  B2PWM/A2Pulse/count_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    B2PWM/A2Pulse/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  B2PWM/A2Pulse/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  B2PWM/A2Pulse/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.813    B2PWM/A2Pulse/count_reg[18]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  B2PWM/A2Pulse/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    B2PWM/A2Pulse/count_reg[16]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  B2PWM/A2Pulse/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  B2PWM/A2Pulse/count_reg[18]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    B2PWM/A2Pulse/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.600     1.519    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  B2PWM/A2Pulse/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.810    B2PWM/A2Pulse/count_reg[2]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  B2PWM/A2Pulse/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.920    B2PWM/A2Pulse/count_reg[0]_i_2_n_5
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.872     2.037    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  B2PWM/A2Pulse/count_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    B2PWM/A2Pulse/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  B2PWM/A2Pulse/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  B2PWM/A2Pulse/count_reg[22]/Q
                         net (fo=2, routed)           0.127     1.813    B2PWM/A2Pulse/count_reg[22]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  B2PWM/A2Pulse/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    B2PWM/A2Pulse/count_reg[20]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  B2PWM/A2Pulse/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  B2PWM/A2Pulse/count_reg[22]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    B2PWM/A2Pulse/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.603     1.522    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  B2PWM/A2Pulse/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  B2PWM/A2Pulse/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.813    B2PWM/A2Pulse/count_reg[26]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  B2PWM/A2Pulse/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    B2PWM/A2Pulse/count_reg[24]_i_1_n_5
    SLICE_X2Y92          FDRE                                         r  B2PWM/A2Pulse/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.876     2.041    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  B2PWM/A2Pulse/count_reg[26]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.656    B2PWM/A2Pulse/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.604     1.523    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  B2PWM/A2Pulse/count_reg[30]/Q
                         net (fo=2, routed)           0.127     1.814    B2PWM/A2Pulse/count_reg[30]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  B2PWM/A2Pulse/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    B2PWM/A2Pulse/count_reg[28]_i_1_n_5
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.877     2.042    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  B2PWM/A2Pulse/count_reg[30]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     1.657    B2PWM/A2Pulse/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  B2PWM/A2Pulse/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.811    B2PWM/A2Pulse/count_reg[14]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.957 r  B2PWM/A2Pulse/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    B2PWM/A2Pulse/count_reg[12]_i_1_n_4
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.875     2.040    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  B2PWM/A2Pulse/count_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    B2PWM/A2Pulse/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 B2PWM/A2Pulse/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2PWM/A2Pulse/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.602     1.521    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  B2PWM/A2Pulse/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  B2PWM/A2Pulse/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.811    B2PWM/A2Pulse/count_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.957 r  B2PWM/A2Pulse/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    B2PWM/A2Pulse/count_reg[8]_i_1_n_4
    SLICE_X2Y88          FDRE                                         r  B2PWM/A2Pulse/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.875     2.040    B2PWM/A2Pulse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  B2PWM/A2Pulse/count_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    B2PWM/A2Pulse/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     B2PWM/A2Pulse/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     B2PWM/A2Pulse/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     B2PWM/A2Pulse/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     B2PWM/A2Pulse/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     B2PWM/A2Pulse/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     B2PWM/A2Pulse/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     B2PWM/A2Pulse/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     B2PWM/A2Pulse/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     B2PWM/A2Pulse/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     B2PWM/A2Pulse/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     B2PWM/A2Pulse/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     B2PWM/A2Pulse/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     B2PWM/A2Pulse/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     B2PWM/A2Pulse/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     B2PWM/A2Pulse/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     B2PWM/A2Pulse/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     B2PWM/A2Pulse/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     B2PWM/A2Pulse/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     B2PWM/A2Pulse/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     B2PWM/PeriodPulse/sig_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     B2PWM/PeriodPulse/sig_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     B2PWM/PeriodPulse/sig_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     B2PWM/PeriodPulse/sig_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     B2PWM/A2Pulse/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     B2PWM/A2Pulse/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     B2PWM/A2Pulse/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     B2PWM/A2Pulse/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     B2PWM/A2Pulse/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     B2PWM/A2Pulse/count_reg[11]/C



