[{"name": "\u4e8e\u6cbb\u5e73", "email": "cpyu@ntut.edu.tw", "latestUpdate": "2019-03-11 23:29:01", "objective": "\u672c\u8ab2\u7a0b\u7531\u8001\u5e2b\u6307\u5c0e\u6280\u512a\u5b78\u751f\u9078\u5b9a\u7814\u7a76\u984c\u76ee\uff0c\u57f9\u990a\u5be6\u52d9\u80fd\u529b\uff0c\u9032\u884c\u554f\u984c\u5b9a\u7fa9\u3001\u5206\u6790\u3001\u8a2d\u8a08\u8207\u88fd\u4f5c\u3002\u5c08\u984c\u5b8c\u6210\u5f8c\u9700\u64b0\u5beb\u66f8\u9762\u5831\u544a\u4e26\u516c\u958b\u5c55\u793a\u6210\u54c1\u3002", "schedule": "\u65e5\u671f\t\u8a72\u9031\u5167\u5bb9\t\u6559\u5e2b\t\u4e0a\u8ab2\u6642\u9593\t\u6559\u5ba4\r\n108.03.13:\u6578\u4f4d\u7cfb\u7d71(1)\t\u5b8b\u570b\u660e\t\u9031\u4e09B\u3001C\u3001D\t\u7d9c\u79d1216B\r\n108.03.16:HDL Compiler Tool\u4ecb\u7d39 \u696d\u754c\u5c08\u5bb6\t\u9031\u516d2\u30013\u30014\t\u7d9c\u79d1414\r\n108.03.20:\u6578\u4f4d\u7cfb\u7d71(2)\t\u5b8b\u570b\u660e\t\u9031\u4e09B\u3001C\u3001D\t\u7d9c\u79d1216B\r\n108.03.30:DE2-70 LCM\u4ecb\u7d39\t\u696d\u754c\u5c08\u5bb6\t\u9031\u516d2\u30013\u30014\t\u7d9c\u79d1414\r\n108.04.03:\u6578\u4f4d\u7cfb\u7d71(3)\t\u5b8b\u570b\u660e\t\u9031\u4e09B\u3001C\u3001D\t\u7d9c\u79d1216B\r\n108.04.27:DE2-70 LCM\u5be6\u505a\t\u696d\u754c\u5c08\u5bb6\t\u9031\u516d2\u30013\u30014\t\u7d9c\u79d1414\r\n108.05.01:FPGA(1)\t\u5b8b\u570b\u660e\t\u9031\u4e09B\u3001C\u3001D\t\u7d9c\u79d1216B\r\n108.05.11:DE2-70 LCD\u4ecb\u7d39\t\u696d\u754c\u5c08\u5bb6\t\u9031\u516d2\u30013\u30014\t\u7d9c\u79d1414\r\n108.05.15:FPGA(2)\t\u5b8b\u570b\u660e\t\u9031\u4e09B\u3001C\u3001D\t\u7d9c\u79d1216B\r\n108.05.25:DE2-70 LCD\u5be6\u505a(1)\t\u696d\u754c\u5c08\u5bb6\t\u9031\u516d2\u30013\u30014\t\u7d9c\u79d1414\r\n108.06.01:DE2-70 LCD\u5be6\u505a(2)\t\u696d\u754c\u5c08\u5bb6\t\u9031\u516d2\u30013\u30014\t\u7d9c\u79d1414\r\n108.06.05:FPGA(3)\t\u5b8b\u570b\u660e\t\u9031\u4e09B\u3001C\u3001D\t\u7d9c\u79d1216B", "scorePolicy": "\u51fa\u5e2d20%\r\n\u671f\u672b\u5831\u544a20%\r\n\u5be6\u4f5c\u53ca\u6210\u54c160%", "materials": "\u81ea\u7de8\u6559\u6750", "foreignLanguageTextbooks": false}]