Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7a212e96605d4e02a6ec90a3a8cebd3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memmux
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_gen_0_dpram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.InstructionReg
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.RFaddrmux
Compiling module xil_defaultlib.RFdatamux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.A
Compiling module xil_defaultlib.B
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Shift_left_1
Compiling module xil_defaultlib.ALUAmux
Compiling module xil_defaultlib.ALUBmux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.ALUout
Compiling module xil_defaultlib.Shift_left_2
Compiling module xil_defaultlib.PCmux
Compiling module xil_defaultlib.Outputs_Control
Compiling module xil_defaultlib.Multicycles_CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
