.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111110000000010100000000
000000000000000000000000000111001111100000010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000011100000000011111111001001010100000100
100000000000000101000000001111101110000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000010111111011110001000000100000000
001000000000000000000110000011111101101000000000000100
101000000000000101000011100011101101000000010100000000
100000000000000000100100001111011000010000100000000000
000000000000000000000000000011001111001000000100000000
001000000000000000000000001011011100101000000000000001
000000000000010000000110000101100000010110100000000000
001000000000100000000011100000100000010110100000000000
000000000100000001000000000111011111001000000100000000
001000000000010000100010111011101100101000000000000100
000010100000001000000010000011101101000000010100000110
001001000000000101000000001111011001010000100000000000
000000000000000000000000010101111101000000000000000000
001000000000000000000010101001111011000100000000000000
110000000000001000000000010011011100000000010100000000
101000000000001011000011001001101111010000100000000000

.logic_tile 8 4
010000000000001000000111110011011100000100000000000000
001000000000000001000110000101111100000000000000000000
101000000001010001100000001011101001001000000100000000
100000000000100000000000000111111010010100000000000000
000000000000001101100000000111001011001000010000000000
001000000000001101000000000000101010001000010000000100
000000000000001111100000000000001010000011110000000000
001000000000000001100000000000000000000011110000000000
000000000000000001100010100001100000101001010000000001
001000000000000101000000000001000000000000000010000001
000000000000001000000110000011101110000000000000000000
001000000000000101000110000011011001000010000000000000
000000000000000000000110001000000000010110100000000000
001000000000000000000110011111000000101001010000000000
110000000000000000000110000111000000010110100000000000
101000000000001101000100000000100000010110100000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000001000000110000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000011000011000001100110000000000
001000000000000000000010100011010000110011000000000000
000000000000000000000110010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000011101101010010000000110000000
001000000000000000000010000001111101110000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
001000000000000000000000000011000000101001010000000000
110000000000000000000000001001111010000000100110000000
101000000000000000000000001101011011000000110000000010

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
100000000100000000
000100000100000000
000000000100000001
000000000100000001
000000000100000000
000000000100000000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
100000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
001000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000001000000000010101001101000000100000000000
000000000000001001000010010101101010000000000000000000
000000000000001001100010000101100001100000010010000000
001000000000001001000000000101101001000000000000000011
000000000000001000000000000000000000000000000000000000
001000000000001001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000001000000010110100010000000
001000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
001000000000000000000000000000000000010110100000000010

.logic_tile 7 5
010000000000000001100000000001100000000000001000000000
001000000000000000100000000000100000000000000000001000
000000000000000000000111100000000000000000001000000000
000000000000000000000011110000001101000000000000000000
000000100000000101000000000011101000001100111000100000
001000000000000000000000000000100000110011000000000000
000000000000000000000010100101101000001100111000000000
001000000000000000000011100000100000110011000000000000
000000000000000000000011100001001000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000000000000010000101001000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000001000000000000000000001001001100111000000000
001000000000000000000000000000001001110011000010000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001011110011000000100000

.logic_tile 8 5
010000000001000000000010100111100000000000001000000000
001000000000000000000000000000000000000000000000001000
000001000000000000000011100000000001000000001000000000
000010100000000000000010100000001011000000000000000000
000000000000000000000011100000000001000000001000000000
001000000000000000000000000000001011000000000000000000
000000000000000000000010110000000000000000001000000000
001000000000000000000010010000001101000000000000000000
000000000000000000000110000011100000000000001000000000
001000000000000000000100000000001011000000000000000000
000000000000000101100000000000000000000000001000000000
001000000010000000000000000000001001000000000000000000
000000000000000000000000000111100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000001000000000010001100001000000001000000000
001000000000000101000010100000101001000000000000000000

.logic_tile 9 5
010000000000000000000111001001001110010000000100000001
001000000000000000000000000001111010110000000000000000
101000000001001111000010101101111000000000010100000001
100000000000001011100000000001001111100000010001000000
000010100000000111000000001111011001000000010110000001
001001000001010000000000000001101101100000010000000000
000000000000000111000111000001111010001000000100000001
001000000000000000000100001111011001010100000000000000
000000000000000001100000000001100000010110100000000000
001000000000000000100000000000100000010110100000000000
000000000000001000000110000000000000010110100000000000
001000000000000111000010000011000000101001010000000000
000000000000000000000000010011100000010110100000000000
001000000000000000000010010000100000010110100000000000
110000000000000000000000000011111000001001010110000000
101000000000000000000000001111001001000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000101000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001101100000000101000001000000001000000000
000000000000000101000000000000001110000000000000000000

.logic_tile 2 6
000000000000000001000000001111111100000000010110000000
000000000000000000000000000011011100100000010010000000
101010000000000000000000000000001010000011110000000000
100001000000000000000000000000010000000011110000000000
000000000000000000000111101011101111001000000100000000
000000000000000000000000001101101100010100000000000001
000000000000000000000110001111011100010000100110000000
000000000000000000000000001011101110000000100000000100
000000000000000000000110000001000000010110100000000000
000000000000000111000000000000000000010110100000000000
000000000000000000000011100000000000010110100000000000
000000000000000111000100001111000000101001010000000000
000000000000100000000110010000001100000011110000000000
000000000000000111000010000000010000000011110000000000
110000000000000000000000000000000000001100110000000000
100000000000001001000000001111001101110011000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000001111000000000000
000000000000000000000011110000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000100
000000001000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001000000010110100000000000
000000000000000101000000000000100000010110100000000000

.logic_tile 5 6
000000000010000000000010100000000001001111000000000000
000000000000000000000100000000001111001111000000000000
101000000000000000000000000111100000000000000100000000
100000000000000000000000001001001101010000100000000000
000000000000000000000000001101101100000000000100000000
000000000000000000000000000111110000101000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000010110000010000000011110000000000
000000000000001000000010111011001110000000000100000000
000000000000000101000010100111110000101000000000000001
000000000000000000000110101000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000010111100000010110100000000000
000000000000000000000011010000000000010110100000000000
110000000000000101000010100011000000010110100000000000
100000000000100101000000000000000000010110100000000000

.logic_tile 6 6
000000000000000000000110000000011000000000010100000000
000000000000000000000000001101001101000000100000000000
101000000000000101000000000001111011000000000000000000
100000000000001101100000001101011100001000000000000000
000000000000000000000010110001011000000001010100000000
000000000000000000000110101101100000000000000000000000
000000000000000000000010100000000001001100110000000000
000000000000000000000100001111001101110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001100110001101011110000000000110000000
000000000000000000000000000001100000101000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000101000000001101000001000000000100000000
100000000000000000100000000001101101001001000000000000

.logic_tile 7 6
000000000000101000000111100001101000001100111000000000
000000000001001011000100000000100000110011000001010000
000000000000001000000111100101001000001100111000000000
000000000000000111000100000000000000110011000001000000
000000000000001111100000000000001001001100111000000000
000000000000000011100000000000001111110011000000000000
000000000000000000000000000001001000001100111000100000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000010
000000000000000001000000000000001000001100111010000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000000000010100001101000001100111000000000
000000000000000000000000000000000000110011000010000000

.logic_tile 8 6
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000011100000000000000000001000000000
000010000000000000000100000000001111000000000000000000
000000001110000000000111110000000000000000001000000000
000000000000000000000011000000001111000000000000000000
000010100000000000000000010001100000000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000110100101100001000000001000000000
000000000100000101000011100000101011000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000000000010100000101011000000000000000000

.logic_tile 9 6
000000000001010000000000000101000000010110100000000000
000000000000100000000010100000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000101000010100000000000010110100000000000
000000001110000101000000001001000000101001010000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000010100101000000010110100000000000
000000000000000000000100000000100000010110100000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000011010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000001111000000000
001100001000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000001000000001000000000
000000000000000000000011000000001110000000000000010000
000000000000000000000010100011100000000000001000000000
000000000000001101000110110000100000000000000000000000
000000000000000001100000000000000001000000001000000000
000000000000000000100011000000001000000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000110110001100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000101100000000101000000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 2 7
000001000000000000000000001011001010000100000000000000
000000000000001111000000000001001010000000000000000100
000000000000000000000000000101100000010110100000000000
000000000000001101000010110000000000010110100000000000
000000000000000101000010101000000000010110100000000000
000000000000001101100100001001000000101001010000000000
000000000000000101000010100101000000010110100000000000
000000000000000000100100000000000000010110100000000000
000000000000000011100000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000001000000010100000000001000000001000000000
000000000000001001000000000000001010000000000000001000
000000000000000000000010110101000000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000101000100000000001011000000000000000000
000000000000000001100110000000000000000000001000000000
000000000000000000100100000000001010000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 5 7
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001011000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001101000000000101001000001100111000000000
000000000000001001000010100000000000110011000000000000
000010000000000001100110000101001000001100111000000000
000001000000000000100100000000000000110011000000000000
000000000010000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001110110011000000000000

.logic_tile 6 7
000000000000000101000000000011100000000000000100000000
000000000000000101000000001111001011010000100000000001
101000000000001001000110100001011010000010000000000000
100000000000000101100000001101011100000000000000000000
000000000000000001100110000111111100000001010100000000
000000000000000000000010101101000000000000000000000000
000000000000000111100010101101111100000001010000000000
000000000000000000100000000001000000010100000000000100
000000000000001001100000000011111000010000000100000000
000000000000000001100000000000011011010000000000000000
000000000000001001100000000111001010101000000000000100
000000000000000101000000000001000000000000000000000000
000000000000000011100010100000000000001111000000000000
000000000000000000100100000000001100001111000000100000
110000000000000000000000001101011000000000000100000000
100000000000001101000000000011100000101000000000000000

.logic_tile 7 7
000000000000000000000000000000001001001100111000000000
000000000000000111000000000000001101110011000000010000
101000000000000011100111000000001001001100111000000000
100000000000000000100000000000001001110011000000100000
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000001101100110001000011101001000000000100000
000000000000000001000000001001011110000100000000000000
000000000000000000000000001111011011101000010100000100
000000000000000000000000001111001010000100000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000001011111000011110100000000000
000000000000000111000000001101101000001001010000000000
000000000000001000000011110111100001001001000100000000
000000000000000101000110000000101111001001000000100100

.logic_tile 8 7
000000000000001000000000000011100001000000001000000000
000010000000000011000010000000101100000000000000010000
101000000000000000000000000111100001000000001000000000
100000000000000000000000000000101110000000000000000000
000000000000001011100000010000000000000000001000000000
000000000000000101000010100000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000000010
000000000000000000000000000101011010001001010100000000
000000000000000000000000000101101001000000000000000000
000100000000000000000011100001000000010110100000000000
000000000000000001000000000000000000010110100000000000
000000000000000000000110110101011010000000010100000000
000000000000000000000010011001001010100000010000000000
110000000000000000000011101101001000000000010100000000
100000000000001101000000000101011111100000010000000100

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001100000010110100000000000
000010000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000010000000000010
000110110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000100000
000010000000000000
000100010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000100
000000001000000100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101101000000000000010000
000000000000000000000010100101000000000000001000000000
000000000000000000000110110000001111000000000000000000
000000000000000101000010100000000001000000001000000000
000000000000001101100100000000001100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000010101000000010110100000000000
000000000000001011000011000000000000010110100000000000
000000000000001000000000000000001100000011110000000000
000000000001010011000000000000000000000011110000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000011000000001001001111000000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 2 8
000000000000000111000000001001001111010000000100000000
000000000000000000000010110011011011110000000000000010
101000000000000000000000000001111100000000010100000000
100000000000000000000010110001101111100000010000000000
000000000000000000000010101011001100000100000000000001
000000000000000000000100001111011111000000000000000000
000000000000000101000010100011011100000000010100000000
000000000000000000100100000001101111100000010000000001
000000000000000011100010111001001111010000000100000000
000000000000000111100111000011011010110000000000000000
000000000000000000000000000101011100000000010110000000
000000000000001101000000000001101111100000010000000000
000000000000000000000110000001001111001000000110000000
000000000000000000000010111001011100010100000000000000
110000000000000000000110000011011100001001010100000000
100000000000000000000000001111001000000000000000000100

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001101000000000000010000
000000000000001000000000010111100000000000001000000000
000000000000001011000011110000100000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000010000000000010100000000000000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000100000001000000010100101000001000000001000000000
000000000000000011000011110000101110000000000000000000

.logic_tile 5 8
000000000000001000000000010000001000001100111000000000
000000000000001001000010010000001111110011000000010000
000001000000011000000000000000001000001100111000000000
000010100000100111000000000000001100110011000000000000
000000100000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000010100000000000110011000000100000
000000000000000001000110100000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101100000000001101000001100111000000000
000000000000000000000000000000000000110011000010000000

.logic_tile 6 8
000000000000000101100010110001000001001001000100000000
000000000000000000000010100011101010000000000000000000
101000000000000000000000010000011010000000010100000000
100000000000000000000010101001001000000000100000000000
000000000000001111000000000101011010001000000000000000
000000000000000101000010101011111010000000000000000000
000000000000000101000000010101100000000000000100000000
000000000000000000000010001001001010010000100000000000
000000000000000000000000010101100000010110100010000000
000000000000001101000010100000100000010110100000000000
000000000000000000000000000101101000000000000100000000
000010000000000000000000001001010000010100000000000000
000000000000000000000000001000001001010000000100000000
000000000000000000000000000101011001100000000000000000
110000000000000000000000000000000000001111000000000000
100000000000000000000000000000001011001111000001000000

.logic_tile 7 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000000001000000011110000000000
100000000000000000000000000000010000000011110001000000
000000000000000000000000000011100001000000000100000000
000000000000000000000000001111001101010000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000001100000011011101110000000000110000000
000000000000000001100011100011010000101000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000010000001000010
000110010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.logic_tile 1 9
000000000000000101000010100111011010001001010100000000
000000000000001101100000001011101010000000000000000010
101000000000001101000000000000001010000011110000000000
100000000000001011100010110000010000000011110000000000
000000000000000111100010100001011011001000010000000000
000000000000000111000100000000111000001000010000000010
000000000000001001100000001101001101001000000100000000
000000000000000001000011110111011010010100000000000000
000000000000000000000000010001000001100000010000000000
000000000000000001000010000011001010000000000010000010
000000000000000101000000011011111000000000000000000000
000000000000000000000010000001111010010000000000000000
000000000000000000000000000011111010001001010100000000
000000000000000000000010101011001010000000000000000000
110000000000000000000000000001000000010110100000000000
100000000000000101000000000000000000010110100000000000

.logic_tile 2 9
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001011000000000000001000
000000000000000011100000000000000000000000001000000000
000000000000000101100000000000001010000000000000000000
000000000000000101000111000101101000001100111000000000
000000001000000001000000000000100000110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000010
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000111100101000000000000001000000000
000000000000000000000100000000101010000000000000010000
000000000000001111000010100101000001000000001000000000
000000000000000001100100000000001000000000000000000000
000000000000000111000000010000000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000111100110000000001000111100001010000000
000000000000000000100000000000000000111100000000000000
000000000000000000000000000001011111000010000000000000
000000000000000000000011101011111100000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000111000000000000001001001111000000000001
000000000000000000000000011000000001100000010010000000
000000000000000000000010100101001000010000100001100000
000000000000000000000000000000000000001111000000000000
000000000000000000000010000000001111001111000000000000

.logic_tile 5 9
000000000000000001100110010101001000001100111000000000
000000000000000000100110000000000000110011000000010000
101000000000000001100000000111101000001100111010000000
100000000010000000100000000000100000110011000000000000
000000000000001000000000011111001000000000000100000000
000000000000001001000010011011101001000100100000000000
000000000000000001100000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000010000001011100000000000000000
000000000000000000000010101011011010010000000000000010
000011000000000000000000000111101000000001010000000000
000011000000000000000010000101110000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000010000000100000010110100000000000
110000000000000000000111000000000000010110100000000000
100000000000000000000100000001000000101001010000000000

.logic_tile 6 9
000000000100000000000000000001111100101000000001000000
000000000000000000000000000000110000101000000000000000
101000000000000101000010100000000000010110100000000000
100000000000001101000100000101000000101001010001000000
000000000000000101000010100011011000000010000000000000
000000000000000101000000000101001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101111000001010000000000
000000000000000000000010101101011111000010000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001010000000011000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110001000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000110000101
000000000000000000000000000000001101001111000000000100

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000001000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000010
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000100000
000001110000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000111100101101000000000010100000000
000000001000100000000110101001011100010000100000000000
101000000000000000000110000101000001001001000000000000
100000000000000000000000000111101001000000000000000000
000000000000000000000110000000011000000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000111001001001000000100000000
000000000000000101000000001001011010101000000000000000
000000000000000000000000000101101000000000010100000000
000000000000000101000010101111011001010000100000100010
000000000000000000000000011001011110001000000100000000
000000000000000000000010100101111001101000000000000010
000000000000001101000110101101101000000000010100000000
000000000000000001000000001011011001010000100000000010
110000000000000000000110100001001101001000000100000000
100000000000000000000000001001111010101000000000000000

.logic_tile 2 10
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000110000
000000000001010101100000010000001001001100111000100000
000000000000100000000010100000001101110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000011000000000010000001001001100111000000000
000000000000100101000011000000001010110011000000000000
000000000000000000000110000011001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001001000000000000001001110011000000000000
000000000001010000000000010000001001001100111000000000
000000000000100000000010010000001000110011000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000001100000000110000000011
000000000000000000000000000000001101000000110011000011
101000000000000000000000010000000000000000000100000000
100000000000000000000010001101000000000010000000000000
000000000000000000000000011000011100010100000100000000
000000001000000000000010001001010000101000000001000000
000000000000000000000000000000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000011000000001001000010000000000000000000000000000000
000000000000000000000000001101011011011110100000000000
000000000000000000000000000011111101000110100000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000010

.logic_tile 5 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000100000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000110000100
000000000000000000000000000000001100001111000001100101
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000110001000011101001000000010000000
000000000000000000000000001011011000000100000000000000
101000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001111000000000000001101000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101100000010110000000001
000000000000000000000000000000001001000010110000100000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000011111101011100010110100000000000
000000100000000000000111111011111100011001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000001001000100000000
000000000000000000000000001101001101000110000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000001000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000010000110011000000000001
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101000010100011101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101000110100000001000001100111000000000
000000000000001001000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000101100000000111101000001100110000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 2 11
000000000000001111100110010111001000001100111000000000
000000000000000111100011110000000000110011000000010000
101000000000000101000000000111001000001100111000000000
100000000000000000100000000000100000110011000000000000
010000000000000101000110100011101000001100110000000000
010000000000001101100000000000100000110011000000000000
000000000000001000000110100101101100011111100000000000
000000000000000001000000000101101000101111100000000000
000000000000000000000010100001011000100000010000000000
000000000000000111000100000011001010111101010000000000
000000000000000000000110000111101100010111100110000001
000000000000000000000100001001101000101001010000000000
000000000000001000000110000000011110010100000000000010
000000000000001001000100000001000000101000000010000100
000000000000000000000010100011001011110000010100000010
000000000000000001000100001011011010110110010010000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000010000000000000000000000000000
001000000000100000000000000000000000000000

.logic_tile 4 11
000000000000000101000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000001001111010100000000000000000
000000000000001101000000001101001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111111100000100010000000000
000000000010000001000011101111001110010001000000000000
000000000000000000000010100001011111100010000000000000
000000000000000001000000001111101101001000100000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000

.logic_tile 5 11
000000000000000101100000000111011010101010100000000000
000000000000000000000000000000010000101010100000000000
101000000000001001100110000000000000000000000000000000
100000000000000001000010110000000000000000000000000000
000000000110001101100000011001011001000110100000000000
000000000000000001000010000001001100001111110000000000
000000000100000000000000011111111000010100000000000000
000000000000001101000010000111010000000001010000000000
000000000000000000000000000001111111110100010100000001
000000000000001101000000000101001100101000010010000000
000000000110001011100000000111001101001000000000000000
000000000000001011100000000101101001000000000000000000
000000000000001000000110000101011010000001010100000000
000000000000000011000000000000110000000001010000000000
000000000000001111000000001000000001011001100000000000
000000000000000001000000000101001100100110010000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101110000000000000000000
000000000000000000000000000111011100000000010000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000111000001001100110000000000
000000000000010101000000000000101100110011000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001000000000100000010000000001
000000000000000000000010101111001101010000100000000000

.logic_tile 7 11
000000000000000000000000001001101010010000000100000000
000000000000000000000000000001101101110000000000000000
101000000000000000000110101001111100010000000100000000
100000000000001101000000001001001010110000000000000000
000000000000000000000000001101011001001001010100000000
000000000000001101000000001011011000000000000000000000
000000000000000101100110100001111011001000000100000000
000000000000000000000000000101001001010100000000000000
000000000000000000000000011111101011001000000100000000
000000000000000000000010100001001011101000000000000100
000000000000001000000000010111111001000000000100000001
000000000000000101000010100101001001000110100000000000
000000000000000000000110100101011001001001010100000000
000000000000000000000000001111011000000000000000000000
110000000000000001100110100111111001001001010100000000
100000000000010101000000000101101001000000000000000000

.logic_tile 8 11
000000000000000101100110100001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101100110110000000000000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000001000000000010101001000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001101110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000001111000110010
000000001000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000001111000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
000110000100000000
000001110100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000011000000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000011001000001100111000000000
001000000000000000000000000000101110110011000000000000
000001000000000001100110000101101000001100111000000000
001010100000000000100100000000101101110011000000000000
000000000000001101000111000011101000001100111000000000
001000000000001011000000000000001100110011000000000000
000000000000000101100000000111001000001100111000000000
001000000000000000000010100000101101110011000000000000
000000000000001101100110100111001000001100111000000000
001000000000000101000000000000001100110011000000000000
000000000000000000000000000101101000001100110000000000
001000000000000000000000000000001101110011000000000000

.logic_tile 2 12
010000000000000000000000001101101111111001000110000000
001000000000000000000010111011111110110101000000000000
101000000000011101000111110011011000101000100100000000
100000000000100001000010001011101011111100010010000010
110000000000000000000000011001111001011101010000000000
111000000000000000000010100111011001101100000000000000
000000000000001101100010110000011000000011110000000000
001000000000000101000010100000010000000011110000000000
000000000000000000000111011111111001011100010000000000
001000000000000000000110011101111110011100100000000000
000000000000000001100000011111111111101001110100000000
001000000000000000100010010111101010101000100000000001
000000000000000000000011011011011100100110110100000001
001000000000000000000010000101101001100000110010000000
000000000000001011100110001101111000101001110000000000
001000000000001001000010001001111101000110010000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000001111100110010011111000100010000000000000
001000000000000111100010000111011001001000100000000000
101000000000000000000010111101011000110011000000000000
100000000000000000000110010101011111000000000000000000
010000000000000111100010011101001001111000000100000001
111000000000000001000110001011011011111010100000000001
000000000000001111100110010011011110110001110000000000
001000000000001111000011110101011100100010010000000000
000000000000000001000000000011111010000100010000000000
001000000000000101000011100111111101100010000000000000
000010100000000101100110110101100000000110000000000001
001000000000000000000010000000001000000110000001100000
000000000000000101100000000000001010001100110000000000
001000000000000000000010000001011100110011000000000000
000000000000000000000011100000001100001100110000000000
001000000000000000000000001101000000110011000000000000

.logic_tile 5 12
010000000000000000000110000101100000000000001000000000
001000001100000000000010100000100000000000000000001000
101010000000001000000110000101011000000001011100000000
100000000000010001000010101101010000010100000000000000
000000000000010001100000000000001000001000011110000000
001000000000100000000010101001001101000100100000000000
000000000000000001100000000000001000001000011100000000
001000000000000000000010101101001001000100100000000000
000000000000000000000000010000001001001000011100000000
001000000000000000000010001001001000000100100000000000
000000000001010000000000010101101000000001011100000000
001000001000000000000010001101000000010100000000000000
000000000000000000000000000000001001001000011100000000
001000000000000000000000001001001101000100100000000000
000000000000000000000000001000001000010000010100000000
001000000000000000000000001001001011100000100000000000

.logic_tile 6 12
010000000000000001100110000101100000010110100000000000
001000000000000000100100000000100000010110100000000000
000000000000000001100110000000011110000011110000000000
000000000000000000100100000000010000000011110000000000
000000000000001000000000010000011000000011110000000000
001000000000001001000010010000010000000011110000000000
000000000000000000000000010000000000010110100000000000
001000000000000000000010011101000000101001010000000000
000000000000000000000000000000011000000011110000000000
001000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000010110100000000000
001000000000000000000000000001000000101001010000000000
000000000000000000000000000001000000010110100000000000
001000000000000000000000000000100000010110100000000000
000000000000000000000110100000000000010110100000000000
001000000000000000000000000101000000101001010000000000

.logic_tile 7 12
010000000000001111100000000001001111011000000000000000
001000000000000001100010110000011000011000000000000010
101000000000001101000010100011011111000000100000000000
100010000000000011100000001101111001000000000000000000
000000000000000001000110000101111100000000010100000000
001000000000000000000010100001011110010000100000000000
000000000010001001100000001011001011001000000100000000
001000000000000001100010101011001010101000000000000000
000000000000001001100000010000001101100000000000000000
001000000000000101000010001001001110010000000000100000
000000000000000101000110001011101111000000000000000000
001000000000000001000110000001011100001000000000000000
000000000000000101100010100111111011000010000000000000
001000000000000000000011101101011101000000000000000000
110000000000000001100110001001011011001000000100000000
101000000000000101000000001011001010101000000000000000

.logic_tile 8 12
010000000000000000000110110001001000001100111000000000
001000000000000000000010100000100000110011000000010000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000010100000001001001100111000000000
001000000000000000000100000000001010110011000000000000
000000000000000101000000000000001001001100111000000000
001000000000001101100000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001100110011000000000000
000000000000101101000000000000001001001100111000000000
001000000001011001100000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000001101000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001110110011000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000010011000100010
000000011000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010011111000001100110000000000
000000000000000000000011010011110000110011000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000101000000010110100000000000
001000000000000000000000000000000000010110100000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000101100111011101000001010000100000000000
001000000000000101000111101001001000110110110000000001
101000000000001111000111011111101111000010100110100000
100000000000000111100111111101001001000111010000000000
010000000000000101000010001001111010000101010000000000
011000000000000101000000000101111000101101010000000000
000000000000000101000110000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000001001100000001001000000000000
001000000000000000000000001001001011101111010000000101
000000000000000000000000000101101110101011100100000000
001000000000000000000000000001111001101001000000000011
000000001110000001100010000000000001001111000000000000
001000000000000000000000000000001110001111000000100000
000000000000000001100000001111001011001001100000000000
001000000000000000000000001001001011010110110000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000110000101101011011000000000000000
100000000000001101000010111101111111101000000000000000
110000000000000000000011111101111111101010000100000001
111000000000000000000010001001011101101011010001000000
000000000000001101000010111101001111010001010000000000
001000000000000001100110001011101001111001010000000000
000000000000000000000000000111111000001001010000000000
001000000000000000000000001101011110100110110000000000
000000000000000001100110100111001011110100000000000000
001000000000000101000010101101011011110101010000000000
000000000000000001000011101001011111101001110100000000
001000000000000000000000000001111100101000100000000010
000000000000001101000000001101111111101101010100000000
001000000000000101000010000011001111011000100000000010

.logic_tile 5 13
010000000000001101100010100101101111001011100100100000
001000000000001011000010100001001000000010100000100000
101000000000000000000010111101111110000000000000000000
100000000000000111000110100111111001001100110000000000
110000000000000000000010110000001010000011110000000000
011000000000000000000110100000010000000011110000000000
000000000000000011100010100000000001001111000000000000
001000000000000001000000000000001110001111000000000000
000000000000000000000111001001011001010010100100000000
001000001100000000000111100101011000010110100001000000
000000000000000001100000000001111001101001110000000000
001000000000000000000000001011011010001001100000000000
000000000000001001100010100011000000001001000000000000
001000000000000001000100000111101001010000100000100000
000000000000001000000110001111001011110010110100000101
001000000000010001000000000101111100010001100000000000

.logic_tile 6 13
010000000000000101000010100101100000000000001000000000
001000000000000000000010100000000000000000000000001000
000000000000000101000111000001100000000000001000000000
000000000000000000000110100000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000101000000000000001011000000000000000000
000000000000000000000010100000000000000000001000000000
001000000000000101000000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000011100001000001000000001000000000
001000000000000000000100000000101001000000000000000000

.logic_tile 7 13
010000000000000000000010100001111011000000010100000000
001000000000000101000010100001101011010000100000000010
101000000000000000000111001001001101001000000100000000
100000000000000000000000000101011001101000000000000000
000000000000001001100000000111111100001000000000000000
001000000000000011000000000000111010001000000000000000
000000000000000001100110000000001000000011110000000000
001000000000000101100100000000010000000011110000000000
000000001100000000000110110001000000010110100000000000
001000000000000000000010100000100000010110100000000000
000000000000000000000110101001011011001000000100000000
001000000000000000000000000101001001101000000000000000
000000000000000000000000000101000000010110100000000000
001000000000000000000000000000000000010110100000000000
110000000000000000000000010000000000010110100000000000
101000000000000000000010101011000000101001010000000000

.logic_tile 8 13
010000000000001101100000000111101000001100111000000000
001000000000000001000010100000100000110011000000010000
101000000000000000000000000000001001001100111000000000
100000000000000000000010100000001101110011000000000000
000000000000000001100010110001001000001100110000000000
001000000000000000000011110000000000110011000000000000
000000000000000000000000000011111000010000000100000000
001000000000000000000000001101011110110000000000000000
000000000000000000000000001101001110010000000100000000
001000000000000000000000000011101011110000000000000000
000000001100001000000110000001011100000000010100000000
001000000000001001000000001101101110100000010000000000
000000000000001000000000001101001110010000000100000100
001000000000001001000000000011101000110000000000000000
110000000000000000000000010011101010001000000100000000
101000000000000000000010000111001011010100000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000010000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000010
000100000000000000
000000011000000000
000000001000000001
000000000000010010
000000000000110000
001110000000000000
000010010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 14
000000000000001000000000000101011111011111100100000000
000000000000000001000000000011001000101100111000000000
101000000000001001100000000011011101001001110100000000
100000000000001001000000000101001100110101101000000000
000000000000001000000000000000000000001111000000000000
000001000000001001000000000000001000001111000000000000
000000000000001000000000000000000001001111000000000000
000000000000000001000000000000001010001111000000000000
000000000001001000000000001101001111010010100100000000
000000000000000101000000000001001100111101111000000000
000000000000001001000000000001101101000111110100000000
000000000000000101000000000101001110111110110000000000
000000000000001000000000000000011000000011110000000000
000000000000000101000000000000000000000011110000000000
110000000000001101100000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000001000011111110010100000000000
000000000000000000000000001101011010110001010000000000
000000000000000111100111100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000101000000000001111110010110100000000000
000000000000000101000000000101110000101010100000000101
000000000000000001000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111110010110100000000000
000000000000000000000000001111010000101010100000000000
000000000000001000000000000011111000100000000000000000
000000000000000001000000000101001110000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000110010101000000000000001000000000
000000000000001101000110010000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000001000000000000000001000001100111000000000
000000000000001001000000000000001000110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000001000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101000000000000001000001100110000000000
000000000000000000000000001001000000110011000000000000

.logic_tile 5 14
000000000000000000000010100101000000000000001000000000
000000000000000000000010100000000000000000000000001000
000001000000100011100011100101100001000000001000000000
000000000000000000100100000000101000000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000101000000000000101100110011000000000000
000000000000000101000011100101101001001100111000000000
000010100000000000100100000000001001110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000001101000000000000101101110011000000000000
000000000000000000000000010111101001001100111000000000
000000000000000000000010010000101001110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000010000000000110000000001001001100110000000000
000000000000000000000100001001001001110011000000000000

.logic_tile 6 14
000000000000000000000110010101100000000000001000000000
000000000000100000000111110000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000001000000110010011100000000000001000000000
000000000000001001000110010000000000000000000000000000
000000000000000101100000010101100000000000001000000000
000000000000000000000010100000101001000000000000000000
000000000001011000000110100011000000000000001000000000
000000000000100101000000000000100000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 7 14
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000001111000000000000
000000000000001001000000000000001010001111000000000000
000000000000000000000000000000011000000011110000000000
000000000000000101000000000000000000000011110000000000
000000000000000001100110000000000000010110100000000000
000000000000000000100100000001000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000110
000000000000000000000000000000000000000000000001100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000001111101011100000000000000000
000000000000000000000000001111011110000000000001100010
101000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000010011001000000101001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001101011111010011010100000000
000000000000000000000000001111101110101011111000000000
110000000000001101100110100000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000010011011010011110100100000000
000000000000000101000011110111001000101101001010000000
101000000100000111100111000000000000000000000000000000
100000000000000101000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000101000011100001011000011001110100000000
000000000000000101000100000101001100100111111010000000
000000000000000001000010001011000001001001000000000000
000000000000000000000000001101101101011111100000000000
000000000000000000000000011111000000100110010000000000
000000000000000000000010110001101101101001010000000000
000000000000000001000010000011011010011101100100000000
000000000000000000000000000111001000100101111000000010
010000000000000000000000000001000001001001000000000000
110000000000000000000000001011101001101111010000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000001001111000000000000
000000000000000000000010100000001010001111000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
110000000000000001000010010000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001101101000101111010100000000
000000000000000000000000000011111011000001010001100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110100111111111010100010000000000
000000000000000000000110000101011111111100010000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000001100000000111100001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000001000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000001100110000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001011100110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111011011000110100000000
000000000000000001000000000001011010111110001000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
010000000000000001100000001011111011011011000100000000
110000000000000000000000000101011000101111111000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000101000010101101111011000111110100000000
000000000000000101000000000101101100111101110010000000
000000000000000000000000001001111101000001110100000000
000000000000000000000000000001101010111111111000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111001000111110100000000
000000000000000000000000000001001011101001011010000000
110000000000001001000000001001111011000101100100000000
110000000000000001100000000001011100111110111010000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000011110000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000110000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000010010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000010000000000

.io_tile 3 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000000010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 17
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000011000100010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000011000010010
000000001000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 5 17
000000000000000010
000100000000000000
000010000000000000
000010010000000001
000000011000000010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 17
000010000000000010
000110010000000000
000000011000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000011010000000000

.io_tile 12 17
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000001111000000010
000000000000000000

.sym 4 i_clk$SB_IO_IN_$glb_clk
.sym 7 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 410 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 699 $PACKER_VCC_NET
.sym 710 i_Switch_1_SB_LUT4_I3_I1
.sym 715 i_clk$SB_IO_IN
.sym 749 i_Switch_1_SB_LUT4_I2_I1
.sym 750 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 751 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 752 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 753 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 777 $PACKER_VCC_NET
.sym 830 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O
.sym 836 i_clk$SB_IO_IN
.sym 849 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O
.sym 860 it_but_1.cnt_cks[10]
.sym 861 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 862 i_Switch_1_SB_LUT4_I2_O
.sym 863 it_but_1.cnt_cks[12]
.sym 864 i_Switch_1_SB_LUT4_I3_I0
.sym 865 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 866 it_but_1.cnt_cks[13]
.sym 867 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 904 it_but_1.cnt_cks[3]
.sym 926 it_but_1.cnt_cks[2]
.sym 932 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O
.sym 944 i_clk$SB_IO_IN
.sym 972 i_clk$SB_IO_IN
.sym 974 it_but_1.cnt_cks[16]
.sym 975 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 976 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 977 it_but_1.cnt_cks[17]
.sym 978 it_but_1.cnt_cks[11]
.sym 979 it_but_1.cnt_cks[15]
.sym 980 it_but_1.cnt_cks[14]
.sym 981 it_but_1.cnt_cks[18]
.sym 1089 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 1090 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_3_I2
.sym 1091 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I2
.sym 1092 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 1093 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 1094 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 1095 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 1164 i_Switch_1_SB_LUT4_I3_I1
.sym 1204 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_3_I3
.sym 1205 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 1206 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_1_I3
.sym 1207 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 1208 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 1209 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I1
.sym 1246 lim_tiks_up[7]
.sym 1289 o_Segment2_F$SB_IO_OUT
.sym 1306 o_Segment2_F$SB_IO_OUT
.sym 1317 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 1319 o_Segment1_B$SB_IO_OUT
.sym 1380 o_Segment2_F$SB_IO_OUT
.sym 1403 o_Segment1_B$SB_IO_OUT
.sym 1408 o_Segment1_A$SB_IO_OUT
.sym 1424 o_Segment1_A$SB_IO_OUT
.sym 1425 o_Segment1_B$SB_IO_OUT
.sym 1430 w_Segment1_A
.sym 1431 w_Segment1_B
.sym 1432 o_Segment1_A$SB_IO_OUT
.sym 1433 o_Segment1_F$SB_IO_OUT
.sym 1434 w_Segment1_F
.sym 1435 w_Segment1_G
.sym 1436 o_Segment1_G$SB_IO_OUT
.sym 1517 o_Segment1_G$SB_IO_OUT
.sym 1522 o_Segment1_F$SB_IO_OUT
.sym 1531 o_Segment1_F$SB_IO_OUT
.sym 1534 o_Segment1_G$SB_IO_OUT
.sym 1544 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 1546 o_Segment2_F$SB_IO_OUT
.sym 1550 w_Segment2_F
.sym 1660 o_Segment2_A$SB_IO_OUT
.sym 1663 w_Segment2_B
.sym 1664 o_Segment2_B$SB_IO_OUT
.sym 1665 w_Segment2_A
.sym 1704 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 1708 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 2573 it_but_1.cnt_cks[4]
.sym 2623 it_but_1.cnt_cks[4]
.sym 2639 it_but_1.cnt_cks[4]
.sym 2640 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 2641 it_but_1.cnt_cks[1]
.sym 2642 it_but_1.cnt_cks[0]
.sym 2643 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 2644 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 2645 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 2646 it_but_1.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 2697 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 2701 $PACKER_VCC_NET
.sym 2709 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 2710 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 2712 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 2714 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 2719 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 2720 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 2721 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 2724 $nextpnr_ICESTORM_LC_9$O
.sym 2727 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 2730 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[2]
.sym 2732 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 2736 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[3]
.sym 2739 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 2742 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 2745 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 2748 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[5]
.sym 2750 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 2751 $PACKER_VCC_NET
.sym 2754 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[6]
.sym 2756 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 2760 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[7]
.sym 2763 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 2766 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 2768 $PACKER_VCC_NET
.sym 2769 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 2774 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 2775 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 2776 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 2777 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 2778 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 2779 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 2780 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2781 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 2789 it_but_1.cnt_cks[0]
.sym 2793 it_but_1.cnt_cks[4]
.sym 2798 it_but_1.cnt_cks[10]
.sym 2800 it_but_1.cnt_cks[0]
.sym 2802 i_Switch_1_SB_LUT4_I2_O
.sym 2803 i_Switch_1_SB_LUT4_I3_I1
.sym 2806 i_Switch_1_SB_LUT4_I3_I0
.sym 2807 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 2810 w_Switch_1
.sym 2813 $PACKER_VCC_NET
.sym 2814 it_but_1.cnt_cks[4]
.sym 2815 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 2819 it_but_1.cnt_cks[11]
.sym 2822 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 2829 $PACKER_VCC_NET
.sym 2831 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 2833 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 2834 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 2836 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 2837 $PACKER_VCC_NET
.sym 2840 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 2849 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2850 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 2856 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 2859 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[9]
.sym 2862 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 2865 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[10]
.sym 2867 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2871 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[11]
.sym 2874 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 2877 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[12]
.sym 2879 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 2883 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[13]
.sym 2885 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 2886 $PACKER_VCC_NET
.sym 2889 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[14]
.sym 2891 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 2895 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[15]
.sym 2897 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 2898 $PACKER_VCC_NET
.sym 2901 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[16]
.sym 2903 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 2904 $PACKER_VCC_NET
.sym 2909 it_but_1.cnt_cks[7]
.sym 2910 it_but_1.cnt_cks[6]
.sym 2911 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 2912 it_but_1.cnt_cks[9]
.sym 2913 it_but_1.cnt_cks[5]
.sym 2914 it_but_1.cnt_cks[3]
.sym 2915 it_but_1.cnt_cks[2]
.sym 2916 it_but_1.cnt_cks[8]
.sym 2934 it_but_1.cnt_cks[4]
.sym 2936 it_but_1.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 2940 it_but_1.cnt_cks[8]
.sym 2941 it_but_1.cnt_cks[11]
.sym 2943 it_but_1.cnt_cks[15]
.sym 2957 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[16]
.sym 2968 it_but_1.cnt_cks[13]
.sym 2969 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 2970 it_but_1.cnt_cks[10]
.sym 2971 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 2973 it_but_1.cnt_cks[12]
.sym 2978 it_but_1.cnt_cks[11]
.sym 2980 $PACKER_VCC_NET
.sym 2982 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 2988 $PACKER_VCC_NET
.sym 2994 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[17]
.sym 2996 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 2997 $PACKER_VCC_NET
.sym 3000 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[18]
.sym 3002 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 3003 $PACKER_VCC_NET
.sym 3006 $nextpnr_ICESTORM_LC_10$I3
.sym 3009 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 3016 $nextpnr_ICESTORM_LC_10$I3
.sym 3020 it_but_1.cnt_cks[10]
.sym 3028 it_but_1.cnt_cks[11]
.sym 3033 it_but_1.cnt_cks[13]
.sym 3038 it_but_1.cnt_cks[12]
.sym 3046 it_but_1.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 3047 it_but_1.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 3048 it_but_1.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 3049 it_but_1.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 3050 it_but_1.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 3051 it_but_1.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 3056 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O
.sym 3069 it_but_1.cnt_cks[14]
.sym 3072 it_but_1.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 3097 it_but_1.cnt_cks[16]
.sym 3098 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 3100 i_Switch_1_SB_LUT4_I2_I1
.sym 3101 w_Switch_1
.sym 3102 it_but_1.cnt_cks[15]
.sym 3103 it_but_1.cnt_cks[14]
.sym 3105 it_but_1.cnt_cks[4]
.sym 3106 i_Switch_1_SB_LUT4_I3_I1
.sym 3108 it_but_1.cnt_cks[17]
.sym 3109 i_Switch_1_SB_LUT4_I3_I0
.sym 3110 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 3111 i_Switch_1$SB_IO_IN
.sym 3113 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 3115 i_Switch_1_SB_LUT4_I2_O
.sym 3118 it_but_1.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 3119 it_but_1.cnt_cks[13]
.sym 3123 it_but_1.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 3125 it_but_1.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 3130 i_Switch_1_SB_LUT4_I2_O
.sym 3131 it_but_1.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 3132 i_Switch_1_SB_LUT4_I3_I1
.sym 3133 i_Switch_1_SB_LUT4_I3_I0
.sym 3139 it_but_1.cnt_cks[17]
.sym 3143 i_Switch_1_SB_LUT4_I2_I1
.sym 3144 w_Switch_1
.sym 3145 i_Switch_1$SB_IO_IN
.sym 3148 it_but_1.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 3149 i_Switch_1_SB_LUT4_I3_I1
.sym 3150 i_Switch_1_SB_LUT4_I3_I0
.sym 3151 i_Switch_1_SB_LUT4_I2_O
.sym 3154 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 3155 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 3156 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 3160 it_but_1.cnt_cks[15]
.sym 3161 it_but_1.cnt_cks[13]
.sym 3162 it_but_1.cnt_cks[4]
.sym 3163 it_but_1.cnt_cks[14]
.sym 3166 i_Switch_1_SB_LUT4_I2_O
.sym 3167 it_but_1.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 3168 i_Switch_1_SB_LUT4_I3_I1
.sym 3169 i_Switch_1_SB_LUT4_I3_I0
.sym 3173 it_but_1.cnt_cks[16]
.sym 3177 i_clk$SB_IO_IN_$glb_clk
.sym 3178 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 3179 it_but_1.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 3180 it_but_1.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 3181 it_but_1.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 3182 it_but_1.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 3183 it_but_1.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 3184 it_but_1.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 3185 it_but_1.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 3186 it_but_1.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 3199 i_Switch_1$SB_IO_IN
.sym 3201 i_Switch_1_SB_LUT4_I3_I0
.sym 3202 i_Switch_1_SB_LUT4_I3_I1
.sym 3234 i_Switch_1_SB_LUT4_I2_O
.sym 3235 i_Switch_1_SB_LUT4_I3_I1
.sym 3239 it_but_1.cnt_cks[18]
.sym 3243 it_but_1.cnt_cks[17]
.sym 3244 i_Switch_1_SB_LUT4_I3_I0
.sym 3248 it_but_1.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 3250 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 3254 it_but_1.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 3256 it_but_1.cnt_cks[16]
.sym 3257 it_but_1.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 3259 it_but_1.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 3263 it_but_1.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 3265 i_Switch_1_SB_LUT4_I2_O
.sym 3266 i_Switch_1_SB_LUT4_I3_I0
.sym 3267 it_but_1.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 3268 i_Switch_1_SB_LUT4_I3_I1
.sym 3271 it_but_1.cnt_cks[16]
.sym 3272 it_but_1.cnt_cks[17]
.sym 3273 it_but_1.cnt_cks[18]
.sym 3280 it_but_1.cnt_cks[18]
.sym 3283 i_Switch_1_SB_LUT4_I3_I1
.sym 3284 it_but_1.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 3285 i_Switch_1_SB_LUT4_I3_I0
.sym 3286 i_Switch_1_SB_LUT4_I2_O
.sym 3289 it_but_1.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 3290 i_Switch_1_SB_LUT4_I3_I0
.sym 3291 i_Switch_1_SB_LUT4_I2_O
.sym 3292 i_Switch_1_SB_LUT4_I3_I1
.sym 3295 i_Switch_1_SB_LUT4_I3_I0
.sym 3296 i_Switch_1_SB_LUT4_I2_O
.sym 3297 i_Switch_1_SB_LUT4_I3_I1
.sym 3298 it_but_1.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 3301 it_but_1.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 3302 i_Switch_1_SB_LUT4_I3_I0
.sym 3303 i_Switch_1_SB_LUT4_I2_O
.sym 3304 i_Switch_1_SB_LUT4_I3_I1
.sym 3307 i_Switch_1_SB_LUT4_I3_I1
.sym 3308 i_Switch_1_SB_LUT4_I2_O
.sym 3309 i_Switch_1_SB_LUT4_I3_I0
.sym 3310 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 3312 i_clk$SB_IO_IN_$glb_clk
.sym 3313 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 3314 it_but_1.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 3315 it_but_1.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 3316 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 3317 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I0
.sym 3318 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 3319 lim_tiks_up[7]
.sym 3320 lim_tiks_up_SB_DFFE_Q_E
.sym 3321 lim_tiks_up[3]
.sym 3327 w_Switch_1
.sym 3330 $PACKER_VCC_NET
.sym 3341 lim_tiks_up[0]
.sym 3343 lim_tiks_up_SB_DFFE_Q_E
.sym 3348 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 3352 $PACKER_VCC_NET
.sym 3359 $PACKER_VCC_NET
.sym 3369 lim_tiks_up[0]
.sym 3383 lim_tiks_up[6]
.sym 3384 lim_tiks_up[2]
.sym 3386 lim_tiks_up[5]
.sym 3387 lim_tiks_up[1]
.sym 3388 lim_tiks_up[4]
.sym 3390 lim_tiks_up[3]
.sym 3396 lim_tiks_up[7]
.sym 3399 $nextpnr_ICESTORM_LC_6$O
.sym 3402 lim_tiks_up[0]
.sym 3405 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3407 lim_tiks_up[1]
.sym 3409 lim_tiks_up[0]
.sym 3411 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 3413 lim_tiks_up[2]
.sym 3415 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3417 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 3420 lim_tiks_up[3]
.sym 3421 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 3423 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 3425 lim_tiks_up[4]
.sym 3427 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 3429 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 3432 lim_tiks_up[5]
.sym 3433 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 3435 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 3438 lim_tiks_up[6]
.sym 3439 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 3443 lim_tiks_up[7]
.sym 3445 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 3449 lim_tiks_up[6]
.sym 3450 lim_tiks_up[2]
.sym 3451 lim_tiks_up_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 3452 lim_tiks_up[5]
.sym 3453 lim_tiks_up_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 3454 lim_tiks_up[4]
.sym 3455 lim_tiks_up_SB_LUT4_O_I3
.sym 3456 lim_tiks_up_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 3462 lim_tiks_up_SB_DFFE_Q_E
.sym 3466 lim_tiks_up[3]
.sym 3467 r_Switch_1_SB_LUT4_I3_O
.sym 3470 lim_tiks_up_SB_DFFE_Q_E
.sym 3473 lim_tiks_up[1]
.sym 3476 r_Switch_1_SB_LUT4_I3_O
.sym 3477 o_LED_1$SB_IO_OUT
.sym 3483 o_LED_1$SB_IO_OUT
.sym 3515 lim_tiks_up[7]
.sym 3517 lim_tiks_up[3]
.sym 3518 $PACKER_VCC_NET
.sym 3519 lim_tiks_up[0]
.sym 3521 $PACKER_VCC_NET
.sym 3523 lim_tiks_up[4]
.sym 3524 lim_tiks_up[1]
.sym 3526 lim_tiks_up[6]
.sym 3527 lim_tiks_up[2]
.sym 3529 lim_tiks_up[5]
.sym 3534 $nextpnr_ICESTORM_LC_7$O
.sym 3536 lim_tiks_up[0]
.sym 3540 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 3542 lim_tiks_up[1]
.sym 3543 $PACKER_VCC_NET
.sym 3546 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 3548 $PACKER_VCC_NET
.sym 3549 lim_tiks_up[2]
.sym 3550 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 3552 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 3554 lim_tiks_up[3]
.sym 3555 $PACKER_VCC_NET
.sym 3556 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 3558 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 3560 lim_tiks_up[4]
.sym 3561 $PACKER_VCC_NET
.sym 3562 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 3564 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 3566 lim_tiks_up[5]
.sym 3567 $PACKER_VCC_NET
.sym 3568 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 3570 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 3572 lim_tiks_up[6]
.sym 3573 $PACKER_VCC_NET
.sym 3574 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 3578 lim_tiks_up[7]
.sym 3579 $PACKER_VCC_NET
.sym 3580 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 3584 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3585 lim_tiks_up[0]
.sym 3586 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 3588 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3589 lim_tiks_up_SB_LUT4_O_1_I3
.sym 3590 lim_tiks_up[1]
.sym 3591 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 3597 lim_tiks_up_SB_LUT4_O_I3
.sym 3600 r_Switch_1_SB_LUT4_I3_O
.sym 3603 lim_tiks_up[6]
.sym 3605 lim_tiks_down_SB_DFFE_Q_E
.sym 3608 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 3609 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3624 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 3628 o_Segment2_F$SB_IO_OUT
.sym 3643 $PACKER_VCC_NET
.sym 3646 w_Segment1_B
.sym 3654 lim_tiks_up[0]
.sym 3659 lim_tiks_up[1]
.sym 3676 lim_tiks_up[0]
.sym 3677 lim_tiks_up[1]
.sym 3679 $PACKER_VCC_NET
.sym 3689 w_Segment1_B
.sym 3719 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3721 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3723 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3724 disp_0.o_Segment_G_SB_DFFSR_Q_R
.sym 3732 mul_clock_SB_LUT4_I3_I2
.sym 3734 o_LED_2$SB_IO_OUT
.sym 3740 lim_tiks_up[0]
.sym 3746 lim_tiks_up[2]
.sym 3772 w_Segment1_A
.sym 3776 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3777 w_Segment1_G
.sym 3780 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3784 w_Segment1_F
.sym 3788 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3792 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3793 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3796 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3800 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3801 disp_0.o_Segment_G_SB_DFFSR_Q_R
.sym 3805 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3806 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3807 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3808 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3811 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3812 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3813 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3814 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3819 w_Segment1_A
.sym 3825 w_Segment1_F
.sym 3829 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3830 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3831 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3832 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3835 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3836 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3837 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3838 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3844 w_Segment1_G
.sym 3852 i_clk$SB_IO_IN_$glb_clk
.sym 3853 disp_0.o_Segment_G_SB_DFFSR_Q_R
.sym 3854 w_Segment1_E
.sym 3857 w_Segment1_C
.sym 3858 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3859 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3860 w_Segment1_D
.sym 3861 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3866 lim_tiks_down[4]
.sym 3868 lim_tiks_down[0]
.sym 3870 lim_tiks_down[5]
.sym 3871 $PACKER_VCC_NET
.sym 3878 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3913 w_Segment2_F
.sym 3917 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3927 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 3935 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3936 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3938 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3940 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3941 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3942 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3943 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3952 w_Segment2_F
.sym 3976 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 3977 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 3978 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 3979 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 3987 i_clk$SB_IO_IN_$glb_clk
.sym 3988 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 3991 o_Segment2_C$SB_IO_OUT
.sym 3992 w_Segment2_G
.sym 3993 w_Segment2_C
.sym 3995 w_Segment2_E
.sym 3996 w_Segment2_D
.sym 4001 lim_tiks_down[1]
.sym 4010 lim_tiks_down_SB_LUT4_O_3_I3
.sym 4047 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 4049 w_Segment2_A
.sym 4054 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 4055 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 4057 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 4062 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 4071 w_Segment2_B
.sym 4090 w_Segment2_A
.sym 4105 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 4106 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 4107 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 4108 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 4113 w_Segment2_B
.sym 4117 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 4118 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 4119 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 4120 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 4122 i_clk$SB_IO_IN_$glb_clk
.sym 4123 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 4145 w_Segment2_E
.sym 4149 w_Segment2_D
.sym 4184 o_Segment2_A$SB_IO_OUT
.sym 4201 o_Segment2_A$SB_IO_OUT
.sym 4904 lim_tiks_up_SB_DFFE_Q_E
.sym 4917 it_but_1.cnt_cks[7]
.sym 4935 it_but_1.cnt_cks[7]
.sym 4945 it_but_1.cnt_cks[15]
.sym 4949 it_but_1.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 4950 i_Switch_1_SB_LUT4_I2_O
.sym 4953 it_but_1.cnt_cks[0]
.sym 4954 i_Switch_1_SB_LUT4_I3_I0
.sym 4957 i_Switch_1_SB_LUT4_I3_I1
.sym 4958 i_Switch_1_SB_LUT4_I2_O
.sym 4960 it_but_1.cnt_cks[1]
.sym 4961 it_but_1.cnt_cks[0]
.sym 4962 it_but_1.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 4967 i_Switch_1_SB_LUT4_I3_I0
.sym 4968 it_but_1.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 4969 i_Switch_1_SB_LUT4_I2_O
.sym 4970 i_Switch_1_SB_LUT4_I3_I1
.sym 4976 it_but_1.cnt_cks[15]
.sym 4979 it_but_1.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 4980 i_Switch_1_SB_LUT4_I3_I1
.sym 4981 i_Switch_1_SB_LUT4_I3_I0
.sym 4982 i_Switch_1_SB_LUT4_I2_O
.sym 4985 i_Switch_1_SB_LUT4_I3_I1
.sym 4986 it_but_1.cnt_cks[0]
.sym 4987 i_Switch_1_SB_LUT4_I2_O
.sym 4988 i_Switch_1_SB_LUT4_I3_I0
.sym 4992 it_but_1.cnt_cks[7]
.sym 4997 it_but_1.cnt_cks[1]
.sym 5006 it_but_1.cnt_cks[0]
.sym 5009 it_but_1.cnt_cks[1]
.sym 5011 it_but_1.cnt_cks[0]
.sym 5014 i_clk$SB_IO_IN_$glb_clk
.sym 5015 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 5026 lim_tiks_up[3]
.sym 5028 it_but_1.cnt_cks[4]
.sym 5031 it_but_1.cnt_cks[15]
.sym 5041 it_but_1.cnt_cks[1]
.sym 5048 it_but_1.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 5049 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 5057 it_but_1.cnt_cks[14]
.sym 5061 it_but_1.cnt_cks[5]
.sym 5063 it_but_1.cnt_cks[2]
.sym 5065 it_but_1.cnt_cks[7]
.sym 5066 it_but_1.cnt_cks[6]
.sym 5068 it_but_1.cnt_cks[9]
.sym 5070 it_but_1.cnt_cks[3]
.sym 5072 it_but_1.cnt_cks[8]
.sym 5074 it_but_1.cnt_cks[10]
.sym 5090 it_but_1.cnt_cks[5]
.sym 5091 it_but_1.cnt_cks[10]
.sym 5092 it_but_1.cnt_cks[6]
.sym 5093 it_but_1.cnt_cks[7]
.sym 5097 it_but_1.cnt_cks[3]
.sym 5102 it_but_1.cnt_cks[2]
.sym 5109 it_but_1.cnt_cks[6]
.sym 5116 it_but_1.cnt_cks[5]
.sym 5121 it_but_1.cnt_cks[8]
.sym 5126 it_but_1.cnt_cks[9]
.sym 5133 it_but_1.cnt_cks[14]
.sym 5151 it_but_1.cnt_cks[14]
.sym 5181 i_Switch_1_SB_LUT4_I3_I1
.sym 5182 it_but_1.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 5186 it_but_1.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 5191 it_but_1.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 5193 it_but_1.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 5195 it_but_1.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 5196 it_but_1.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 5197 it_but_1.cnt_cks[11]
.sym 5198 it_but_1.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 5199 it_but_1.cnt_cks[12]
.sym 5200 i_Switch_1_SB_LUT4_I3_I0
.sym 5206 i_Switch_1_SB_LUT4_I2_O
.sym 5207 it_but_1.cnt_cks[9]
.sym 5211 it_but_1.cnt_cks[8]
.sym 5213 i_Switch_1_SB_LUT4_I3_I0
.sym 5214 i_Switch_1_SB_LUT4_I3_I1
.sym 5215 it_but_1.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 5216 i_Switch_1_SB_LUT4_I2_O
.sym 5219 i_Switch_1_SB_LUT4_I3_I1
.sym 5220 it_but_1.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 5221 i_Switch_1_SB_LUT4_I2_O
.sym 5222 i_Switch_1_SB_LUT4_I3_I0
.sym 5225 it_but_1.cnt_cks[8]
.sym 5226 it_but_1.cnt_cks[11]
.sym 5227 it_but_1.cnt_cks[9]
.sym 5228 it_but_1.cnt_cks[12]
.sym 5231 i_Switch_1_SB_LUT4_I3_I1
.sym 5232 it_but_1.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 5233 i_Switch_1_SB_LUT4_I2_O
.sym 5234 i_Switch_1_SB_LUT4_I3_I0
.sym 5237 i_Switch_1_SB_LUT4_I3_I0
.sym 5238 i_Switch_1_SB_LUT4_I3_I1
.sym 5239 it_but_1.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 5240 i_Switch_1_SB_LUT4_I2_O
.sym 5243 i_Switch_1_SB_LUT4_I3_I1
.sym 5244 it_but_1.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 5245 i_Switch_1_SB_LUT4_I2_O
.sym 5246 i_Switch_1_SB_LUT4_I3_I0
.sym 5249 it_but_1.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 5250 i_Switch_1_SB_LUT4_I3_I1
.sym 5251 i_Switch_1_SB_LUT4_I3_I0
.sym 5252 i_Switch_1_SB_LUT4_I2_O
.sym 5255 i_Switch_1_SB_LUT4_I2_O
.sym 5256 it_but_1.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 5257 i_Switch_1_SB_LUT4_I3_I1
.sym 5258 i_Switch_1_SB_LUT4_I3_I0
.sym 5260 i_clk$SB_IO_IN_$glb_clk
.sym 5261 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 5282 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 5289 it_but_1.cnt_cks[9]
.sym 5303 it_but_1.cnt_cks[7]
.sym 5307 it_but_1.cnt_cks[5]
.sym 5308 it_but_1.cnt_cks[4]
.sym 5311 it_but_1.cnt_cks[1]
.sym 5312 it_but_1.cnt_cks[6]
.sym 5314 it_but_1.cnt_cks[0]
.sym 5316 it_but_1.cnt_cks[3]
.sym 5317 it_but_1.cnt_cks[2]
.sym 5335 $nextpnr_ICESTORM_LC_0$O
.sym 5338 it_but_1.cnt_cks[0]
.sym 5341 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 5344 it_but_1.cnt_cks[1]
.sym 5347 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5349 it_but_1.cnt_cks[2]
.sym 5351 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 5353 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 5355 it_but_1.cnt_cks[3]
.sym 5357 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5359 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 5361 it_but_1.cnt_cks[4]
.sym 5363 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 5365 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 5367 it_but_1.cnt_cks[5]
.sym 5369 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 5371 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 5374 it_but_1.cnt_cks[6]
.sym 5375 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 5377 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 5379 it_but_1.cnt_cks[7]
.sym 5381 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 5393 cicles_up_SB_DFFE_Q_E
.sym 5403 i_Switch_1_SB_LUT4_I3_I1
.sym 5411 lim_tiks_up[2]
.sym 5417 o_LED_2$SB_IO_OUT
.sym 5421 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 5431 it_but_1.cnt_cks[15]
.sym 5432 it_but_1.cnt_cks[14]
.sym 5438 it_but_1.cnt_cks[11]
.sym 5440 it_but_1.cnt_cks[8]
.sym 5445 it_but_1.cnt_cks[12]
.sym 5449 it_but_1.cnt_cks[9]
.sym 5450 it_but_1.cnt_cks[10]
.sym 5456 it_but_1.cnt_cks[13]
.sym 5458 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 5460 it_but_1.cnt_cks[8]
.sym 5462 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 5464 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 5467 it_but_1.cnt_cks[9]
.sym 5468 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 5470 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 5472 it_but_1.cnt_cks[10]
.sym 5474 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 5476 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 5479 it_but_1.cnt_cks[11]
.sym 5480 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 5482 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 5484 it_but_1.cnt_cks[12]
.sym 5486 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 5488 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 5491 it_but_1.cnt_cks[13]
.sym 5492 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 5494 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 5497 it_but_1.cnt_cks[14]
.sym 5498 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 5500 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 5503 it_but_1.cnt_cks[15]
.sym 5504 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 5527 o_LED_1$SB_IO_OUT
.sym 5530 r_Switch_1_SB_LUT4_I3_O
.sym 5534 lim_tiks_up[7]
.sym 5542 lim_tiks_up_SB_LUT4_O_1_I3
.sym 5544 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 5549 r_Switch_2_SB_LUT4_I3_O
.sym 5550 r_Switch_1_SB_LUT4_I3_O
.sym 5551 lim_tiks_up_SB_DFFE_Q_E
.sym 5552 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I0
.sym 5554 lim_tiks_up[4]
.sym 5557 lim_tiks_up[6]
.sym 5558 lim_tiks_up[2]
.sym 5560 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I2
.sym 5561 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 5564 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 5565 o_LED_1$SB_IO_OUT
.sym 5568 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 5572 it_but_1.cnt_cks[18]
.sym 5573 it_but_1.cnt_cks[16]
.sym 5576 it_but_1.cnt_cks[17]
.sym 5577 o_LED_2$SB_IO_OUT
.sym 5580 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I1
.sym 5581 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 5583 it_but_1.cnt_cks[16]
.sym 5585 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 5587 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 5589 it_but_1.cnt_cks[17]
.sym 5591 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 5595 it_but_1.cnt_cks[18]
.sym 5597 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 5600 lim_tiks_up[6]
.sym 5601 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 5602 r_Switch_1_SB_LUT4_I3_O
.sym 5603 o_LED_1$SB_IO_OUT
.sym 5606 o_LED_1$SB_IO_OUT
.sym 5607 r_Switch_1_SB_LUT4_I3_O
.sym 5608 lim_tiks_up[2]
.sym 5609 lim_tiks_up[4]
.sym 5612 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I0
.sym 5613 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I1
.sym 5614 r_Switch_1_SB_LUT4_I3_O
.sym 5615 o_LED_1$SB_IO_OUT
.sym 5618 r_Switch_2_SB_LUT4_I3_O
.sym 5621 o_LED_2$SB_IO_OUT
.sym 5624 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 5625 o_LED_1$SB_IO_OUT
.sym 5626 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 5627 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I2
.sym 5628 lim_tiks_up_SB_DFFE_Q_E
.sym 5629 i_clk$SB_IO_IN_$glb_clk
.sym 5653 r_Switch_2_SB_LUT4_I3_O
.sym 5659 lim_tiks_up_SB_LUT4_O_I3
.sym 5662 o_LED_1$SB_IO_OUT
.sym 5674 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 5676 lim_tiks_up_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 5677 lim_tiks_up[7]
.sym 5678 lim_tiks_up_SB_LUT4_O_I3
.sym 5679 r_Switch_1_SB_LUT4_I3_O
.sym 5682 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_3_I3
.sym 5684 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_1_I3
.sym 5685 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5686 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5687 lim_tiks_up[3]
.sym 5690 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_3_I2
.sym 5691 o_LED_1$SB_IO_OUT
.sym 5693 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 5694 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 5698 lim_tiks_up_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5699 lim_tiks_up_SB_DFFE_Q_E
.sym 5700 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 5701 o_LED_1$SB_IO_OUT
.sym 5702 lim_tiks_up_SB_LUT4_O_1_I3
.sym 5703 lim_tiks_up_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 5705 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 5706 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5707 o_LED_1$SB_IO_OUT
.sym 5708 lim_tiks_up_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5711 o_LED_1$SB_IO_OUT
.sym 5712 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_3_I2
.sym 5713 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_3_I3
.sym 5714 lim_tiks_up_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 5717 o_LED_1$SB_IO_OUT
.sym 5718 lim_tiks_up[7]
.sym 5719 lim_tiks_up_SB_LUT4_O_I3
.sym 5720 r_Switch_1_SB_LUT4_I3_O
.sym 5726 lim_tiks_up_SB_LUT4_O_I3
.sym 5729 lim_tiks_up[3]
.sym 5730 lim_tiks_up_SB_LUT4_O_1_I3
.sym 5731 o_LED_1$SB_IO_OUT
.sym 5732 r_Switch_1_SB_LUT4_I3_O
.sym 5735 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 5736 lim_tiks_up_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 5737 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_1_I3
.sym 5738 o_LED_1$SB_IO_OUT
.sym 5741 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5742 o_LED_1$SB_IO_OUT
.sym 5743 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 5744 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 5747 r_Switch_1_SB_LUT4_I3_O
.sym 5748 lim_tiks_up[3]
.sym 5749 o_LED_1$SB_IO_OUT
.sym 5750 lim_tiks_up_SB_LUT4_O_I3
.sym 5751 lim_tiks_up_SB_DFFE_Q_E
.sym 5752 i_clk$SB_IO_IN_$glb_clk
.sym 5770 lim_tiks_up[2]
.sym 5785 lim_tiks_up[4]
.sym 5786 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 5788 o_LED_2$SB_IO_OUT
.sym 5795 lim_tiks_up[6]
.sym 5796 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5797 lim_tiks_up_SB_DFFE_Q_E
.sym 5798 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 5799 mul_clock_SB_LUT4_I3_I2
.sym 5800 lim_tiks_down_SB_LUT4_O_I3
.sym 5801 o_LED_2$SB_IO_OUT
.sym 5802 r_Switch_1_SB_LUT4_I3_O
.sym 5803 lim_tiks_up[6]
.sym 5804 lim_tiks_up[2]
.sym 5806 lim_tiks_up[7]
.sym 5808 lim_tiks_up[4]
.sym 5809 o_LED_1$SB_IO_OUT
.sym 5810 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 5820 lim_tiks_up[0]
.sym 5822 o_LED_1$SB_IO_OUT
.sym 5824 lim_tiks_up_SB_LUT4_O_1_I3
.sym 5828 o_LED_2$SB_IO_OUT
.sym 5829 lim_tiks_up[6]
.sym 5830 mul_clock_SB_LUT4_I3_I2
.sym 5834 o_LED_1$SB_IO_OUT
.sym 5835 lim_tiks_up_SB_LUT4_O_1_I3
.sym 5836 r_Switch_1_SB_LUT4_I3_O
.sym 5837 lim_tiks_up[0]
.sym 5840 lim_tiks_up[4]
.sym 5841 r_Switch_1_SB_LUT4_I3_O
.sym 5842 lim_tiks_up[6]
.sym 5843 o_LED_1$SB_IO_OUT
.sym 5852 o_LED_2$SB_IO_OUT
.sym 5853 lim_tiks_down_SB_LUT4_O_I3
.sym 5854 lim_tiks_up[7]
.sym 5858 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5859 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 5860 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 5861 o_LED_1$SB_IO_OUT
.sym 5866 lim_tiks_up_SB_LUT4_O_1_I3
.sym 5870 r_Switch_1_SB_LUT4_I3_O
.sym 5871 lim_tiks_up[0]
.sym 5872 o_LED_1$SB_IO_OUT
.sym 5873 lim_tiks_up[2]
.sym 5874 lim_tiks_up_SB_DFFE_Q_E
.sym 5875 i_clk$SB_IO_IN_$glb_clk
.sym 5891 lim_tiks_up_SB_DFFE_Q_E
.sym 5896 lim_tiks_down_SB_LUT4_O_I3
.sym 5902 w_Segment1_D
.sym 5906 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 5908 lim_tiks_up_SB_LUT4_O_1_I3
.sym 5922 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 5923 lim_tiks_down[4]
.sym 5925 lim_tiks_down[0]
.sym 5926 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 5927 lim_tiks_up[0]
.sym 5931 lim_tiks_up_SB_LUT4_O_I3
.sym 5933 lim_tiks_down[5]
.sym 5938 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 5942 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 5945 lim_tiks_up[4]
.sym 5948 o_LED_2$SB_IO_OUT
.sym 5951 lim_tiks_down[5]
.sym 5953 lim_tiks_up_SB_LUT4_O_I3
.sym 5954 o_LED_2$SB_IO_OUT
.sym 5963 lim_tiks_up[0]
.sym 5964 lim_tiks_down[0]
.sym 5966 o_LED_2$SB_IO_OUT
.sym 5975 lim_tiks_up[4]
.sym 5976 lim_tiks_down[4]
.sym 5978 o_LED_2$SB_IO_OUT
.sym 5981 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 5982 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 5983 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 5984 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6025 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6041 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6043 lim_tiks_down_SB_LUT4_O_3_I3
.sym 6045 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6046 lim_tiks_down[1]
.sym 6048 lim_tiks_up[2]
.sym 6049 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6053 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6054 disp_0.o_Segment_G_SB_DFFSR_Q_R
.sym 6056 lim_tiks_down_SB_LUT4_O_2_I3
.sym 6058 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6060 o_LED_2$SB_IO_OUT
.sym 6063 lim_tiks_up[3]
.sym 6066 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6068 lim_tiks_up_SB_LUT4_O_1_I3
.sym 6074 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6075 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6076 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6077 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6092 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6093 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6094 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6095 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6098 lim_tiks_down_SB_LUT4_O_2_I3
.sym 6099 o_LED_2$SB_IO_OUT
.sym 6100 lim_tiks_up[3]
.sym 6104 lim_tiks_down[1]
.sym 6105 lim_tiks_up_SB_LUT4_O_1_I3
.sym 6106 o_LED_2$SB_IO_OUT
.sym 6110 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6111 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6112 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6113 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6116 o_LED_2$SB_IO_OUT
.sym 6117 lim_tiks_down_SB_LUT4_O_3_I3
.sym 6118 lim_tiks_up[2]
.sym 6121 i_clk$SB_IO_IN_$glb_clk
.sym 6122 disp_0.o_Segment_G_SB_DFFSR_Q_R
.sym 6135 w_Segment1_E
.sym 6143 w_Segment1_C
.sym 6144 lim_tiks_down_SB_LUT4_O_2_I3
.sym 6168 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6169 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6171 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6176 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6177 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6179 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6185 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6192 w_Segment2_C
.sym 6193 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 6212 w_Segment2_C
.sym 6215 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6216 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6217 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6218 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6221 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6222 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6223 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6224 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6233 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6234 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6235 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6236 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6239 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 6240 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 6241 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 6242 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 6244 i_clk$SB_IO_IN_$glb_clk
.sym 6245 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 6262 w_Segment2_G
.sym 6275 disp1.o_Segment_G_SB_DFFSR_Q_R
.sym 6294 o_Segment2_B$SB_IO_OUT
.sym 6314 o_Segment2_B$SB_IO_OUT
.sym 6866 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6868 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 6869 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6873 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7022 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 7124 i_Switch_1_SB_LUT4_I3_I1
.sym 7129 $PACKER_VCC_NET
.sym 7175 i_Switch_2_SB_LUT4_I2_1_I1
.sym 7176 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 7177 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O
.sym 7178 i_Switch_1_SB_LUT4_I3_I1
.sym 7179 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_I1
.sym 7217 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 7274 r_Switch_1_SB_LUT4_I3_O
.sym 7275 r_Switch_1
.sym 7276 w_Switch_1
.sym 7280 i_Switch_1_SB_LUT4_I3_O
.sym 7281 rdy_but_1
.sym 7319 i_Switch_2_SB_LUT4_I2_1_I1
.sym 7324 it_but_1.cnt_cks[1]
.sym 7326 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 7334 it_but_1.cnt_cks[3]
.sym 7336 it_but_1.cnt_cks[2]
.sym 7339 lim_tiks_down_SB_DFFE_Q_E
.sym 7377 mul_clock_SB_LUT4_I2_I3
.sym 7381 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 7382 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 7418 o_LED_1$SB_IO_OUT
.sym 7423 rdy_but_1
.sym 7478 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 7479 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 7480 lim_tiks_down[1]
.sym 7481 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 7482 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 7483 lim_tiks_down_SB_DFFE_Q_E
.sym 7484 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 7485 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I2
.sym 7523 o_LED_2$SB_IO_OUT
.sym 7528 lim_tiks_up[4]
.sym 7539 r_Switch_1_SB_LUT4_I3_O
.sym 7581 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 7582 mul_clock_SB_LUT4_I3_I2
.sym 7583 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 7584 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 7585 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 7586 lim_tiks_down[4]
.sym 7587 lim_tiks_down[5]
.sym 7622 r_Switch_2_SB_LUT4_I3_O
.sym 7625 lim_tiks_up_SB_LUT4_O_1_I3
.sym 7628 o_LED_2$SB_IO_OUT
.sym 7633 lim_tiks_up[2]
.sym 7640 lim_tiks_up[7]
.sym 7645 lim_tiks_down_SB_LUT4_O_3_I3
.sym 7684 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 7685 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 7686 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 7687 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 7688 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 7689 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 7743 lim_tiks_down_SB_DFFE_Q_E
.sym 7784 lim_tiks_down[2]
.sym 7789 lim_tiks_down_SB_LUT4_O_3_I3
.sym 7791 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 7889 o_Segment2_G$SB_IO_OUT
.sym 7891 o_Segment2_D$SB_IO_OUT
.sym 8034 w_Segment1_D
.sym 8066 o_Segment2_C$SB_IO_OUT
.sym 8082 o_Segment2_C$SB_IO_OUT
.sym 8774 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 8775 it_but_2.cnt_cks[3]
.sym 8776 it_but_2.cnt_cks[6]
.sym 8777 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8778 it_but_2.cnt_cks[13]
.sym 8779 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[1]
.sym 8780 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 8781 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8786 it_but_4.cnt_cks[10]
.sym 8790 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 8800 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 8809 it_but_2.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 8817 it_but_2.cnt_cks[5]
.sym 8833 it_but_2.cnt_cks[6]
.sym 8840 it_but_2.cnt_cks[3]
.sym 8843 it_but_2.cnt_cks[13]
.sym 8850 it_but_2.cnt_cks[3]
.sym 8861 it_but_2.cnt_cks[13]
.sym 8867 it_but_2.cnt_cks[6]
.sym 8891 it_but_2.cnt_cks[5]
.sym 8899 it_but_2.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 8900 it_but_2.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 8901 it_but_2.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 8902 it_but_2.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I1
.sym 8903 it_but_2.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.sym 8904 it_but_2.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 8908 r_Switch_1_SB_LUT4_I3_O
.sym 8913 it_but_2.cnt_cks[5]
.sym 8915 $PACKER_VCC_NET
.sym 8938 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 8941 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 8944 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 8945 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 8946 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 8949 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8951 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[1]
.sym 8953 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8955 $PACKER_VCC_NET
.sym 8970 $nextpnr_ICESTORM_LC_11$O
.sym 8973 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[1]
.sym 8976 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[2]
.sym 8978 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8982 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[3]
.sym 8985 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8988 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[4]
.sym 8991 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 8994 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[5]
.sym 8996 $PACKER_VCC_NET
.sym 8997 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 9000 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[6]
.sym 9003 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 9006 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[7]
.sym 9008 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9012 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[8]
.sym 9014 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9015 $PACKER_VCC_NET
.sym 9020 it_but_2.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.sym 9021 it_but_2.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 9022 it_but_2.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 9023 it_but_2.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 9024 it_but_2.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.sym 9025 it_but_2.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 9026 it_but_2.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 9027 it_but_2.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 9044 r_Switch_1_SB_LUT4_I3_O
.sym 9053 o_LED_1$SB_IO_OUT
.sym 9054 it_but_1.cnt_cks[0]
.sym 9055 times_two_SB_DFFE_Q_E
.sym 9056 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[8]
.sym 9061 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 9065 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 9067 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 9072 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 9083 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9088 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 9089 $PACKER_VCC_NET
.sym 9091 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 9092 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9093 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[9]
.sym 9096 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9099 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[10]
.sym 9101 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9105 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[11]
.sym 9108 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 9111 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[12]
.sym 9114 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 9117 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[13]
.sym 9119 $PACKER_VCC_NET
.sym 9120 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 9123 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[14]
.sym 9125 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 9129 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[15]
.sym 9131 $PACKER_VCC_NET
.sym 9132 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 9135 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[16]
.sym 9137 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 9138 $PACKER_VCC_NET
.sym 9143 it_but_2.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 9144 it_but_2.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 9145 it_but_2.cnt_cks[18]
.sym 9146 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 9147 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 9148 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9149 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9150 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9155 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 9156 it_but_2.cnt_cks[15]
.sym 9160 it_but_2.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 9169 i_Switch_1$SB_IO_IN
.sym 9170 rdy_but_1
.sym 9172 r_Switch_1_SB_LUT4_I3_O
.sym 9179 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[16]
.sym 9187 it_but_1.cnt_cks[1]
.sym 9188 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 9189 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 9191 rdy_but_1
.sym 9193 $PACKER_VCC_NET
.sym 9194 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 9197 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 9199 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_I1
.sym 9202 it_but_1.cnt_cks[3]
.sym 9204 it_but_1.cnt_cks[2]
.sym 9210 it_but_2.cnt_cks[18]
.sym 9214 it_but_1.cnt_cks[0]
.sym 9216 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[17]
.sym 9218 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 9219 $PACKER_VCC_NET
.sym 9222 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[18]
.sym 9224 $PACKER_VCC_NET
.sym 9225 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 9228 $nextpnr_ICESTORM_LC_12$I3
.sym 9231 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_I1
.sym 9238 $nextpnr_ICESTORM_LC_12$I3
.sym 9241 it_but_1.cnt_cks[3]
.sym 9242 it_but_1.cnt_cks[1]
.sym 9243 it_but_1.cnt_cks[2]
.sym 9244 it_but_1.cnt_cks[0]
.sym 9249 rdy_but_1
.sym 9253 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 9255 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 9261 it_but_2.cnt_cks[18]
.sym 9270 o_LED_1$SB_IO_OUT
.sym 9280 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 9285 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 9287 it_but_2.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 9290 lim_tiks_up_SB_LUT4_O_I3
.sym 9291 o_LED_1$SB_IO_OUT
.sym 9293 it_but_2.cnt_cks[17]
.sym 9294 lim_tiks_up[6]
.sym 9297 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O
.sym 9298 r_Switch_1_SB_LUT4_I3_O
.sym 9313 i_Switch_1_SB_LUT4_I3_O
.sym 9317 w_Switch_1
.sym 9319 $PACKER_VCC_NET
.sym 9321 i_Switch_1_SB_LUT4_I3_I1
.sym 9324 r_Switch_1
.sym 9325 w_Switch_1
.sym 9327 i_Switch_1_SB_LUT4_I3_I0
.sym 9329 i_Switch_1$SB_IO_IN
.sym 9330 rdy_but_1
.sym 9342 w_Switch_1
.sym 9343 r_Switch_1
.sym 9346 w_Switch_1
.sym 9352 i_Switch_1_SB_LUT4_I3_O
.sym 9355 rdy_but_1
.sym 9376 i_Switch_1_SB_LUT4_I3_I0
.sym 9377 w_Switch_1
.sym 9378 i_Switch_1$SB_IO_IN
.sym 9379 i_Switch_1_SB_LUT4_I3_I1
.sym 9382 $PACKER_VCC_NET
.sym 9387 i_clk$SB_IO_IN_$glb_clk
.sym 9389 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 9391 mul_clock_SB_LUT4_I2_1_O
.sym 9392 mul_clock_SB_LUT4_I3_O
.sym 9393 io_PMOD_4$SB_IO_OUT
.sym 9394 mul_clock_SB_LUT4_I2_I1
.sym 9395 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 9396 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 9401 r_Switch_1_SB_LUT4_I3_O
.sym 9407 $PACKER_VCC_NET
.sym 9413 i_Switch_1_SB_LUT4_I3_I0
.sym 9414 lim_tiks_down[0]
.sym 9417 o_LED_1$SB_IO_OUT
.sym 9419 lim_tiks_up[0]
.sym 9420 o_LED_2$SB_IO_OUT
.sym 9422 lim_tiks_down[1]
.sym 9431 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 9433 lim_tiks_up[4]
.sym 9434 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 9443 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 9444 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 9450 lim_tiks_up_SB_LUT4_O_I3
.sym 9452 lim_tiks_up[3]
.sym 9454 lim_tiks_up[6]
.sym 9457 tik_count[3]
.sym 9458 tik_count[4]
.sym 9459 tik_count[5]
.sym 9460 tik_count[6]
.sym 9469 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 9470 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 9471 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 9472 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 9493 tik_count[6]
.sym 9494 tik_count[5]
.sym 9495 lim_tiks_up[6]
.sym 9496 lim_tiks_up_SB_LUT4_O_I3
.sym 9499 tik_count[3]
.sym 9500 lim_tiks_up[4]
.sym 9501 lim_tiks_up[3]
.sym 9502 tik_count[4]
.sym 9513 tik_count[1]
.sym 9514 tik_count[2]
.sym 9515 tik_count[3]
.sym 9516 tik_count[4]
.sym 9517 tik_count[5]
.sym 9518 tik_count[6]
.sym 9519 tik_count[7]
.sym 9536 mul_clock_SB_LUT4_I2_I0
.sym 9537 lim_tiks_down[4]
.sym 9538 lim_tiks_down_SB_DFFE_Q_E
.sym 9539 lim_tiks_down[5]
.sym 9540 lim_tiks_down[0]
.sym 9541 o_LED_1$SB_IO_OUT
.sym 9544 r_Switch_1_SB_LUT4_I3_O
.sym 9545 mul_clock_SB_LUT4_I3_I2
.sym 9546 o_LED_1$SB_IO_OUT
.sym 9553 $PACKER_VCC_NET
.sym 9554 o_LED_2$SB_IO_OUT
.sym 9555 lim_tiks_down[1]
.sym 9556 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 9559 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 9560 lim_tiks_down[5]
.sym 9561 o_LED_1$SB_IO_OUT
.sym 9562 tik_count[2]
.sym 9563 lim_tiks_down[1]
.sym 9564 lim_tiks_down_SB_DFFE_Q_E
.sym 9565 lim_tiks_up[2]
.sym 9566 r_Switch_2_SB_LUT4_I3_O
.sym 9567 lim_tiks_up_SB_LUT4_O_1_I3
.sym 9568 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I2
.sym 9569 lim_tiks_down[0]
.sym 9570 r_Switch_1_SB_LUT4_I3_O
.sym 9571 lim_tiks_up[7]
.sym 9574 tik_count[5]
.sym 9575 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 9576 tik_count[7]
.sym 9578 tik_count[1]
.sym 9579 lim_tiks_up[0]
.sym 9584 lim_tiks_down_SB_LUT4_O_3_I3
.sym 9586 tik_count[1]
.sym 9587 tik_count[5]
.sym 9588 lim_tiks_down[1]
.sym 9589 lim_tiks_down[5]
.sym 9592 lim_tiks_up[2]
.sym 9593 tik_count[2]
.sym 9594 lim_tiks_up[0]
.sym 9595 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 9598 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 9599 o_LED_1$SB_IO_OUT
.sym 9600 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I2
.sym 9601 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 9604 o_LED_1$SB_IO_OUT
.sym 9605 lim_tiks_down[0]
.sym 9606 r_Switch_1_SB_LUT4_I3_O
.sym 9607 lim_tiks_down_SB_LUT4_O_3_I3
.sym 9610 tik_count[1]
.sym 9611 tik_count[7]
.sym 9612 lim_tiks_up[7]
.sym 9613 lim_tiks_up_SB_LUT4_O_1_I3
.sym 9617 r_Switch_2_SB_LUT4_I3_O
.sym 9618 o_LED_2$SB_IO_OUT
.sym 9622 $PACKER_VCC_NET
.sym 9624 lim_tiks_down[0]
.sym 9625 lim_tiks_down[1]
.sym 9628 lim_tiks_down[1]
.sym 9631 lim_tiks_down[0]
.sym 9632 lim_tiks_down_SB_DFFE_Q_E
.sym 9633 i_clk$SB_IO_IN_$glb_clk
.sym 9635 lim_tiks_down[0]
.sym 9636 mul_clock_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 9637 lim_tiks_down[6]
.sym 9638 lim_tiks_down[7]
.sym 9639 lim_tiks_down_SB_LUT4_O_I3
.sym 9640 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 9641 mul_clock_SB_LUT4_I2_I0
.sym 9642 lim_tiks_down_SB_LUT4_O_2_I3
.sym 9657 $PACKER_VCC_NET
.sym 9658 tik_count[2]
.sym 9660 lim_tiks_down[1]
.sym 9669 lim_tiks_down_SB_LUT4_O_3_I3
.sym 9679 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 9680 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 9682 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 9683 lim_tiks_down[5]
.sym 9686 mul_clock_SB_LUT4_I3_I2
.sym 9687 r_Switch_1_SB_LUT4_I3_O
.sym 9688 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 9689 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 9690 lim_tiks_down[4]
.sym 9691 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9696 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I3
.sym 9697 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 9698 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9699 lim_tiks_down_SB_LUT4_O_2_I3
.sym 9701 o_LED_1$SB_IO_OUT
.sym 9703 lim_tiks_down_SB_DFFE_Q_E
.sym 9704 lim_tiks_down_SB_LUT4_O_I3
.sym 9705 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9706 o_LED_1$SB_IO_OUT
.sym 9715 mul_clock_SB_LUT4_I3_I2
.sym 9716 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9717 o_LED_1$SB_IO_OUT
.sym 9718 r_Switch_1_SB_LUT4_I3_O
.sym 9721 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 9722 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 9723 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9724 o_LED_1$SB_IO_OUT
.sym 9727 lim_tiks_down_SB_LUT4_O_2_I3
.sym 9728 r_Switch_1_SB_LUT4_I3_O
.sym 9729 lim_tiks_down[5]
.sym 9730 o_LED_1$SB_IO_OUT
.sym 9733 r_Switch_1_SB_LUT4_I3_O
.sym 9734 lim_tiks_down_SB_LUT4_O_I3
.sym 9735 o_LED_1$SB_IO_OUT
.sym 9736 lim_tiks_down[5]
.sym 9739 mul_clock_SB_LUT4_I3_I2
.sym 9740 o_LED_1$SB_IO_OUT
.sym 9741 lim_tiks_down[4]
.sym 9742 r_Switch_1_SB_LUT4_I3_O
.sym 9745 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 9746 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 9747 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I3
.sym 9748 o_LED_1$SB_IO_OUT
.sym 9751 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 9752 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 9753 o_LED_1$SB_IO_OUT
.sym 9754 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9755 lim_tiks_down_SB_DFFE_Q_E
.sym 9756 i_clk$SB_IO_IN_$glb_clk
.sym 9760 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9761 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9762 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I3
.sym 9763 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9764 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9765 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 9779 $PACKER_VCC_NET
.sym 9783 o_LED_1$SB_IO_OUT
.sym 9788 lim_tiks_down_SB_DFFE_Q_E
.sym 9791 o_LED_1$SB_IO_OUT
.sym 9792 lim_tiks_down_SB_LUT4_O_2_I3
.sym 9799 lim_tiks_down[2]
.sym 9801 lim_tiks_down[6]
.sym 9802 lim_tiks_down[7]
.sym 9805 lim_tiks_down[4]
.sym 9807 lim_tiks_down[0]
.sym 9814 lim_tiks_down[5]
.sym 9820 lim_tiks_down[1]
.sym 9828 lim_tiks_down[3]
.sym 9831 $nextpnr_ICESTORM_LC_4$O
.sym 9833 lim_tiks_down[0]
.sym 9837 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9840 lim_tiks_down[1]
.sym 9843 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 9846 lim_tiks_down[2]
.sym 9847 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 9849 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 9851 lim_tiks_down[3]
.sym 9853 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 9855 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 9858 lim_tiks_down[4]
.sym 9859 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 9861 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 9863 lim_tiks_down[5]
.sym 9865 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 9867 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 9870 lim_tiks_down[6]
.sym 9871 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 9874 lim_tiks_down[7]
.sym 9877 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 9886 lim_tiks_down[3]
.sym 9924 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 9930 lim_tiks_down[1]
.sym 9932 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9933 lim_tiks_down_SB_DFFE_Q_E
.sym 9935 lim_tiks_down_SB_LUT4_O_3_I3
.sym 9937 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 9943 o_LED_1$SB_IO_OUT
.sym 9951 o_LED_1$SB_IO_OUT
.sym 9952 lim_tiks_down_SB_LUT4_O_2_I3
.sym 9953 r_Switch_1_SB_LUT4_I3_O
.sym 9957 lim_tiks_down_SB_LUT4_O_3_I3
.sym 9985 o_LED_1$SB_IO_OUT
.sym 9986 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 9987 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9988 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 9997 lim_tiks_down[1]
.sym 9998 o_LED_1$SB_IO_OUT
.sym 9999 lim_tiks_down_SB_LUT4_O_2_I3
.sym 10000 r_Switch_1_SB_LUT4_I3_O
.sym 10001 lim_tiks_down_SB_DFFE_Q_E
.sym 10002 i_clk$SB_IO_IN_$glb_clk
.sym 10006 o_Segment2_E$SB_IO_OUT
.sym 10007 o_Segment1_E$SB_IO_OUT
.sym 10009 o_Segment1_C$SB_IO_OUT
.sym 10067 w_Segment2_G
.sym 10075 w_Segment2_D
.sym 10099 w_Segment2_G
.sym 10110 w_Segment2_D
.sym 10172 o_Segment2_G$SB_IO_OUT
.sym 10175 o_Segment2_D$SB_IO_OUT
.sym 10186 o_Segment2_D$SB_IO_OUT
.sym 10192 o_Segment2_G$SB_IO_OUT
.sym 10760 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 10761 i_Switch_4_SB_LUT4_I3_I0
.sym 10764 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 10766 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 10882 it_but_2.cnt_cks[2]
.sym 10883 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 10884 it_but_2.cnt_cks[1]
.sym 10885 it_but_2.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 10887 it_but_2.cnt_cks[5]
.sym 10889 it_but_2.cnt_cks[0]
.sym 10905 i_Switch_4_SB_LUT4_I3_I0
.sym 10906 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 10926 it_but_2.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 10937 it_but_2.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.sym 10939 it_but_2.cnt_cks[2]
.sym 10941 it_but_2.cnt_cks[1]
.sym 10942 i_Switch_2_SB_LUT4_I2_1_O
.sym 10946 it_but_2.cnt_cks[0]
.sym 10949 it_but_2.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 10951 it_but_2.cnt_cks[7]
.sym 10952 i_Switch_2_SB_LUT4_I2_I1
.sym 10954 it_but_2.cnt_cks[4]
.sym 10958 it_but_2.cnt_cks[4]
.sym 10962 it_but_2.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 10963 i_Switch_2_SB_LUT4_I2_I1
.sym 10964 i_Switch_2_SB_LUT4_I2_1_O
.sym 10968 i_Switch_2_SB_LUT4_I2_I1
.sym 10969 it_but_2.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.sym 10971 i_Switch_2_SB_LUT4_I2_1_O
.sym 10977 it_but_2.cnt_cks[1]
.sym 10980 i_Switch_2_SB_LUT4_I2_I1
.sym 10981 i_Switch_2_SB_LUT4_I2_1_O
.sym 10983 it_but_2.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 10986 it_but_2.cnt_cks[0]
.sym 10993 it_but_2.cnt_cks[7]
.sym 10999 it_but_2.cnt_cks[2]
.sym 11003 i_clk$SB_IO_IN_$glb_clk
.sym 11004 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 11005 it_but_2.cnt_cks[11]
.sym 11006 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 11007 it_but_2.cnt_cks[12]
.sym 11008 i_Switch_2_SB_LUT4_I2_1_O
.sym 11009 it_but_2.cnt_cks[7]
.sym 11010 i_Switch_2_SB_LUT4_I2_I1
.sym 11011 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 11012 it_but_2.cnt_cks[4]
.sym 11018 o_LED_1$SB_IO_OUT
.sym 11019 it_but_4.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 11021 it_but_4.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 11027 it_but_4.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 11034 it_but_2.cnt_cks[13]
.sym 11037 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11048 it_but_2.cnt_cks[1]
.sym 11054 it_but_2.cnt_cks[2]
.sym 11055 it_but_2.cnt_cks[3]
.sym 11056 it_but_2.cnt_cks[6]
.sym 11059 it_but_2.cnt_cks[5]
.sym 11061 it_but_2.cnt_cks[0]
.sym 11069 it_but_2.cnt_cks[4]
.sym 11074 it_but_2.cnt_cks[7]
.sym 11078 $nextpnr_ICESTORM_LC_1$O
.sym 11081 it_but_2.cnt_cks[0]
.sym 11084 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11086 it_but_2.cnt_cks[1]
.sym 11090 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11092 it_but_2.cnt_cks[2]
.sym 11094 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11096 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 11098 it_but_2.cnt_cks[3]
.sym 11100 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11102 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 11104 it_but_2.cnt_cks[4]
.sym 11106 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 11108 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 11110 it_but_2.cnt_cks[5]
.sym 11112 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 11114 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 11116 it_but_2.cnt_cks[6]
.sym 11118 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 11120 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11123 it_but_2.cnt_cks[7]
.sym 11124 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 11128 it_but_2.cnt_cks[16]
.sym 11129 it_but_2.cnt_cks[9]
.sym 11130 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11131 it_but_2.cnt_cks[8]
.sym 11132 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 11133 it_but_2.cnt_cks[10]
.sym 11134 it_but_2.cnt_cks[14]
.sym 11135 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 11145 i_Switch_1$SB_IO_IN
.sym 11149 rdy_but_1
.sym 11150 i_Switch_2$SB_IO_IN
.sym 11154 i_Switch_2_SB_LUT4_I2_1_O
.sym 11158 i_Switch_2_SB_LUT4_I2_I1
.sym 11164 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11169 it_but_2.cnt_cks[11]
.sym 11171 it_but_2.cnt_cks[12]
.sym 11173 it_but_2.cnt_cks[15]
.sym 11186 it_but_2.cnt_cks[9]
.sym 11191 it_but_2.cnt_cks[14]
.sym 11194 it_but_2.cnt_cks[13]
.sym 11196 it_but_2.cnt_cks[8]
.sym 11198 it_but_2.cnt_cks[10]
.sym 11201 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 11204 it_but_2.cnt_cks[8]
.sym 11205 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11207 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 11210 it_but_2.cnt_cks[9]
.sym 11211 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 11213 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 11216 it_but_2.cnt_cks[10]
.sym 11217 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 11219 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 11221 it_but_2.cnt_cks[11]
.sym 11223 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 11225 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 11228 it_but_2.cnt_cks[12]
.sym 11229 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 11231 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 11233 it_but_2.cnt_cks[13]
.sym 11235 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 11237 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 11240 it_but_2.cnt_cks[14]
.sym 11241 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 11243 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11245 it_but_2.cnt_cks[15]
.sym 11247 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 11251 cicles_up_SB_DFFE_Q_E
.sym 11252 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 11253 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11254 r_Switch_4
.sym 11258 r_Switch_4_SB_LUT4_I1_O
.sym 11265 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 11267 it_but_2.cnt_cks[17]
.sym 11277 r_Switch_2_SB_LUT4_I3_O
.sym 11287 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11293 it_but_2.cnt_cks[9]
.sym 11294 it_but_2.cnt_cks[18]
.sym 11295 it_but_2.cnt_cks[8]
.sym 11297 it_but_2.cnt_cks[10]
.sym 11300 it_but_2.cnt_cks[16]
.sym 11302 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11305 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11310 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11314 i_Switch_2_SB_LUT4_I2_1_O
.sym 11318 i_Switch_2_SB_LUT4_I2_I1
.sym 11323 it_but_2.cnt_cks[17]
.sym 11324 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11326 it_but_2.cnt_cks[16]
.sym 11328 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11330 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11332 it_but_2.cnt_cks[17]
.sym 11334 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11337 i_Switch_2_SB_LUT4_I2_1_O
.sym 11338 i_Switch_2_SB_LUT4_I2_I1
.sym 11339 it_but_2.cnt_cks[18]
.sym 11340 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11343 it_but_2.cnt_cks[10]
.sym 11349 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11351 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11352 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11355 it_but_2.cnt_cks[16]
.sym 11356 it_but_2.cnt_cks[17]
.sym 11358 it_but_2.cnt_cks[18]
.sym 11362 it_but_2.cnt_cks[8]
.sym 11367 it_but_2.cnt_cks[9]
.sym 11372 i_clk$SB_IO_IN_$glb_clk
.sym 11373 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 11374 times_two_SB_DFFE_Q_E
.sym 11377 r_Switch_2
.sym 11378 r_Switch_3
.sym 11381 r_Switch_2_SB_LUT4_I3_O
.sym 11391 i_Switch_1$SB_IO_IN
.sym 11394 o_LED_2$SB_IO_OUT
.sym 11417 times_two_SB_DFFE_Q_E
.sym 11435 o_LED_1$SB_IO_OUT
.sym 11474 o_LED_1$SB_IO_OUT
.sym 11494 times_two_SB_DFFE_Q_E
.sym 11495 i_clk$SB_IO_IN_$glb_clk
.sym 11500 i_Switch_3_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 11502 it_but_3.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 11504 i_Switch_3_SB_LUT4_I3_I1
.sym 11512 $PACKER_VCC_NET
.sym 11516 times_two_SB_DFFE_Q_E
.sym 11521 io_PMOD_4$SB_IO_OUT
.sym 11526 o_LED_1$SB_IO_OUT
.sym 11539 mul_clock_SB_LUT4_I2_I3
.sym 11542 io_PMOD_4$SB_IO_OUT
.sym 11543 mul_clock_SB_LUT4_I2_I1
.sym 11544 tik_count[6]
.sym 11545 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 11546 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 11547 mul_clock_SB_LUT4_I2_I3
.sym 11548 mul_clock_SB_LUT4_I2_1_O
.sym 11550 tik_count[4]
.sym 11552 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 11554 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 11558 mul_clock_SB_LUT4_I2_I0
.sym 11559 lim_tiks_down[4]
.sym 11562 lim_tiks_down[0]
.sym 11565 mul_clock_SB_LUT4_I3_O
.sym 11566 io_PMOD_4$SB_IO_OUT
.sym 11567 mul_clock_SB_LUT4_I3_I2
.sym 11572 lim_tiks_down[0]
.sym 11574 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 11583 io_PMOD_4$SB_IO_OUT
.sym 11584 mul_clock_SB_LUT4_I2_I3
.sym 11585 mul_clock_SB_LUT4_I2_I0
.sym 11586 mul_clock_SB_LUT4_I2_I1
.sym 11589 io_PMOD_4$SB_IO_OUT
.sym 11590 mul_clock_SB_LUT4_I3_I2
.sym 11592 tik_count[6]
.sym 11595 mul_clock_SB_LUT4_I2_I3
.sym 11596 mul_clock_SB_LUT4_I2_I1
.sym 11597 mul_clock_SB_LUT4_I2_I0
.sym 11598 io_PMOD_4$SB_IO_OUT
.sym 11601 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 11602 mul_clock_SB_LUT4_I3_O
.sym 11603 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 11604 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 11608 mul_clock_SB_LUT4_I2_1_O
.sym 11610 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 11613 tik_count[4]
.sym 11615 lim_tiks_down[4]
.sym 11618 i_clk$SB_IO_IN_$glb_clk
.sym 11620 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 11621 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11622 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11623 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11624 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 11625 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11626 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 11627 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 11638 lim_tiks_up_SB_DFFE_Q_E
.sym 11642 io_PMOD_4$SB_IO_OUT
.sym 11647 $PACKER_VCC_NET
.sym 11663 mul_clock_SB_LUT4_I2_1_O
.sym 11664 tik_count[3]
.sym 11665 tik_count[4]
.sym 11667 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 11668 tik_count[7]
.sym 11670 tik_count[1]
.sym 11671 mul_clock_SB_LUT4_I2_1_O
.sym 11674 tik_count[5]
.sym 11675 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 11679 tik_count[2]
.sym 11683 tik_count[6]
.sym 11693 $nextpnr_ICESTORM_LC_8$O
.sym 11695 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 11699 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[2]
.sym 11700 mul_clock_SB_LUT4_I2_1_O
.sym 11701 tik_count[1]
.sym 11703 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 11705 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[3]
.sym 11706 mul_clock_SB_LUT4_I2_1_O
.sym 11708 tik_count[2]
.sym 11709 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[2]
.sym 11711 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[4]
.sym 11712 mul_clock_SB_LUT4_I2_1_O
.sym 11714 tik_count[3]
.sym 11715 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[3]
.sym 11717 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[5]
.sym 11718 mul_clock_SB_LUT4_I2_1_O
.sym 11720 tik_count[4]
.sym 11721 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[4]
.sym 11723 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[6]
.sym 11724 mul_clock_SB_LUT4_I2_1_O
.sym 11725 tik_count[5]
.sym 11727 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[5]
.sym 11729 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[7]
.sym 11730 mul_clock_SB_LUT4_I2_1_O
.sym 11732 tik_count[6]
.sym 11733 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[6]
.sym 11736 tik_count[7]
.sym 11738 mul_clock_SB_LUT4_I2_1_O
.sym 11739 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[7]
.sym 11741 i_clk$SB_IO_IN_$glb_clk
.sym 11773 lim_tiks_down_SB_LUT4_O_2_I3
.sym 11784 lim_tiks_down[1]
.sym 11785 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 11786 tik_count[2]
.sym 11787 tik_count[3]
.sym 11788 r_Switch_1_SB_LUT4_I3_O
.sym 11790 lim_tiks_down[4]
.sym 11791 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 11794 mul_clock_SB_LUT4_I3_I2
.sym 11795 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11796 o_LED_1$SB_IO_OUT
.sym 11797 o_LED_1$SB_IO_OUT
.sym 11799 tik_count[7]
.sym 11802 lim_tiks_down_SB_DFFE_Q_E
.sym 11803 lim_tiks_down_SB_LUT4_O_3_I3
.sym 11805 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 11808 lim_tiks_down[0]
.sym 11809 mul_clock_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 11811 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 11812 lim_tiks_down_SB_LUT4_O_I3
.sym 11815 lim_tiks_down_SB_LUT4_O_2_I3
.sym 11817 lim_tiks_down[1]
.sym 11818 o_LED_1$SB_IO_OUT
.sym 11819 r_Switch_1_SB_LUT4_I3_O
.sym 11820 lim_tiks_down[0]
.sym 11823 lim_tiks_down_SB_LUT4_O_I3
.sym 11824 tik_count[7]
.sym 11825 tik_count[3]
.sym 11826 lim_tiks_down_SB_LUT4_O_2_I3
.sym 11832 mul_clock_SB_LUT4_I3_I2
.sym 11837 lim_tiks_down_SB_LUT4_O_I3
.sym 11841 o_LED_1$SB_IO_OUT
.sym 11842 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 11843 r_Switch_1_SB_LUT4_I3_O
.sym 11844 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 11847 lim_tiks_down_SB_LUT4_O_3_I3
.sym 11848 r_Switch_1_SB_LUT4_I3_O
.sym 11849 o_LED_1$SB_IO_OUT
.sym 11850 lim_tiks_down[4]
.sym 11853 mul_clock_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 11854 lim_tiks_down_SB_LUT4_O_3_I3
.sym 11855 tik_count[2]
.sym 11859 o_LED_1$SB_IO_OUT
.sym 11860 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 11861 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 11862 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 11863 lim_tiks_down_SB_DFFE_Q_E
.sym 11864 i_clk$SB_IO_IN_$glb_clk
.sym 11909 lim_tiks_down[6]
.sym 11910 lim_tiks_down[7]
.sym 11912 lim_tiks_down[1]
.sym 11914 $PACKER_VCC_NET
.sym 11915 lim_tiks_down[0]
.sym 11920 lim_tiks_down[3]
.sym 11922 $PACKER_VCC_NET
.sym 11923 lim_tiks_down[2]
.sym 11929 lim_tiks_down[4]
.sym 11938 lim_tiks_down[5]
.sym 11939 $nextpnr_ICESTORM_LC_5$O
.sym 11941 lim_tiks_down[0]
.sym 11945 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 11947 $PACKER_VCC_NET
.sym 11948 lim_tiks_down[1]
.sym 11951 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 11953 $PACKER_VCC_NET
.sym 11954 lim_tiks_down[2]
.sym 11955 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 11957 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 11959 lim_tiks_down[3]
.sym 11960 $PACKER_VCC_NET
.sym 11961 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 11963 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 11965 $PACKER_VCC_NET
.sym 11966 lim_tiks_down[4]
.sym 11967 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 11969 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 11971 lim_tiks_down[5]
.sym 11972 $PACKER_VCC_NET
.sym 11973 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 11975 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 11977 $PACKER_VCC_NET
.sym 11978 lim_tiks_down[6]
.sym 11979 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 11982 lim_tiks_down[7]
.sym 11984 $PACKER_VCC_NET
.sym 11985 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 11992 i_Switch_3_SB_LUT4_I2_I1
.sym 12010 $PACKER_VCC_NET
.sym 12045 lim_tiks_down_SB_LUT4_O_2_I3
.sym 12094 lim_tiks_down_SB_LUT4_O_2_I3
.sym 12112 o_Segment1_D$SB_IO_OUT
.sym 12145 $PACKER_VCC_NET
.sym 12157 w_Segment2_E
.sym 12177 w_Segment1_E
.sym 12183 w_Segment1_C
.sym 12200 w_Segment2_E
.sym 12204 w_Segment1_E
.sym 12216 w_Segment1_C
.sym 12249 w_Segment2_E
.sym 12259 w_Segment1_E
.sym 12265 w_Segment1_C
.sym 12280 o_Segment2_E$SB_IO_OUT
.sym 12283 o_Segment1_C$SB_IO_OUT
.sym 12291 o_Segment2_E$SB_IO_OUT
.sym 12294 o_Segment1_C$SB_IO_OUT
.sym 12625 it_but_4.cnt_cks[2]
.sym 12629 it_but_4.cnt_cks[7]
.sym 12648 it_but_4.cnt_cks[13]
.sym 12650 i_Switch_4_SB_LUT4_I3_I0
.sym 12651 it_but_4.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 12656 it_but_4.cnt_cks[6]
.sym 12745 it_but_4.cnt_cks[11]
.sym 12746 it_but_4.cnt_cks[5]
.sym 12747 it_but_4.cnt_cks[12]
.sym 12748 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12749 it_but_4.cnt_cks[14]
.sym 12750 it_but_4.cnt_cks[17]
.sym 12751 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 12752 it_but_4.cnt_cks[3]
.sym 12770 it_but_4.cnt_cks[14]
.sym 12771 it_but_4.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 12772 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 12776 it_but_4.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 12778 it_but_4.cnt_cks[11]
.sym 12779 it_but_4.cnt_cks[7]
.sym 12870 it_but_4.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 12871 it_but_4.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 12872 it_but_4.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 12873 it_but_4.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 12874 it_but_4.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 12875 it_but_4.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 12892 it_but_4.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 12898 it_but_4.cnt_cks[17]
.sym 12899 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 12909 it_but_4.cnt_cks[11]
.sym 12913 it_but_4.cnt_cks[14]
.sym 12915 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 12917 it_but_4.cnt_cks[11]
.sym 12918 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 12920 it_but_4.cnt_cks[13]
.sym 12921 it_but_4.cnt_cks[14]
.sym 12923 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 12925 it_but_4.cnt_cks[10]
.sym 12948 it_but_4.cnt_cks[11]
.sym 12949 it_but_4.cnt_cks[13]
.sym 12950 it_but_4.cnt_cks[14]
.sym 12951 it_but_4.cnt_cks[10]
.sym 12954 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 12955 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 12956 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 12973 it_but_4.cnt_cks[11]
.sym 12985 it_but_4.cnt_cks[14]
.sym 12991 it_but_4.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 12992 it_but_4.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 12993 it_but_4.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 12994 it_but_4.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 12995 it_but_4.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 12996 it_but_4.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 12997 it_but_4.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 12998 it_but_4.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 13004 it_but_4.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 13007 it_but_4.cnt_cks[0]
.sym 13016 i_Switch_4_SB_LUT4_I3_I0
.sym 13017 w_Switch_4
.sym 13019 i_Switch_4$SB_IO_IN
.sym 13021 it_but_4.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 13022 it_but_4.cnt_cks[1]
.sym 13035 it_but_2.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 13036 it_but_2.cnt_cks[7]
.sym 13037 i_Switch_2_SB_LUT4_I2_I1
.sym 13042 it_but_2.cnt_cks[6]
.sym 13043 i_Switch_2_SB_LUT4_I2_1_O
.sym 13047 it_but_2.cnt_cks[4]
.sym 13050 it_but_2.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 13053 it_but_2.cnt_cks[5]
.sym 13055 it_but_2.cnt_cks[0]
.sym 13058 it_but_2.cnt_cks[1]
.sym 13061 it_but_2.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I1
.sym 13065 i_Switch_2_SB_LUT4_I2_1_O
.sym 13067 it_but_2.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 13068 i_Switch_2_SB_LUT4_I2_I1
.sym 13071 it_but_2.cnt_cks[6]
.sym 13072 it_but_2.cnt_cks[7]
.sym 13073 it_but_2.cnt_cks[5]
.sym 13074 it_but_2.cnt_cks[4]
.sym 13077 i_Switch_2_SB_LUT4_I2_1_O
.sym 13078 it_but_2.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 13080 i_Switch_2_SB_LUT4_I2_I1
.sym 13083 it_but_2.cnt_cks[1]
.sym 13085 it_but_2.cnt_cks[0]
.sym 13095 i_Switch_2_SB_LUT4_I2_I1
.sym 13096 i_Switch_2_SB_LUT4_I2_1_O
.sym 13098 it_but_2.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I1
.sym 13107 i_Switch_2_SB_LUT4_I2_I1
.sym 13108 i_Switch_2_SB_LUT4_I2_1_O
.sym 13109 it_but_2.cnt_cks[0]
.sym 13112 i_clk$SB_IO_IN_$glb_clk
.sym 13113 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 13114 it_but_4.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 13115 it_but_4.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 13116 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 13117 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 13118 w_Switch_2
.sym 13120 i_Switch_4_SB_LUT4_I3_O
.sym 13121 w_Switch_4
.sym 13127 it_but_4.cnt_cks[15]
.sym 13128 it_but_4.cnt_cks[8]
.sym 13131 it_but_4.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 13132 it_but_4.cnt_cks[9]
.sym 13134 it_but_4.cnt_cks[13]
.sym 13142 i_Switch_2_SB_LUT4_I2_1_I1
.sym 13145 w_Switch_4
.sym 13146 it_but_2.cnt_cks[11]
.sym 13155 it_but_2.cnt_cks[2]
.sym 13156 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 13159 it_but_2.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 13160 i_Switch_2_SB_LUT4_I2_1_I1
.sym 13162 it_but_2.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 13164 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 13165 it_but_2.cnt_cks[1]
.sym 13166 i_Switch_2_SB_LUT4_I2_1_O
.sym 13168 i_Switch_2$SB_IO_IN
.sym 13170 it_but_2.cnt_cks[0]
.sym 13171 it_but_2.cnt_cks[11]
.sym 13172 it_but_2.cnt_cks[3]
.sym 13175 w_Switch_2
.sym 13176 i_Switch_2_SB_LUT4_I2_I1
.sym 13180 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 13182 it_but_2.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 13183 it_but_2.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.sym 13188 it_but_2.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 13189 i_Switch_2_SB_LUT4_I2_I1
.sym 13190 i_Switch_2_SB_LUT4_I2_1_O
.sym 13194 it_but_2.cnt_cks[1]
.sym 13195 it_but_2.cnt_cks[2]
.sym 13196 it_but_2.cnt_cks[3]
.sym 13197 it_but_2.cnt_cks[0]
.sym 13200 i_Switch_2_SB_LUT4_I2_1_O
.sym 13201 it_but_2.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.sym 13203 i_Switch_2_SB_LUT4_I2_I1
.sym 13206 i_Switch_2_SB_LUT4_I2_1_I1
.sym 13207 i_Switch_2$SB_IO_IN
.sym 13209 w_Switch_2
.sym 13213 i_Switch_2_SB_LUT4_I2_I1
.sym 13214 i_Switch_2_SB_LUT4_I2_1_O
.sym 13215 it_but_2.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 13218 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 13219 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 13221 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 13226 it_but_2.cnt_cks[11]
.sym 13230 i_Switch_2_SB_LUT4_I2_I1
.sym 13231 i_Switch_2_SB_LUT4_I2_1_O
.sym 13233 it_but_2.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 13235 i_clk$SB_IO_IN_$glb_clk
.sym 13236 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 13238 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 13239 it_but_2.cnt_cks[15]
.sym 13241 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 13242 it_but_2.cnt_cks[17]
.sym 13265 w_Switch_2
.sym 13279 it_but_2.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 13280 it_but_2.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 13281 i_Switch_2_SB_LUT4_I2_1_O
.sym 13284 it_but_2.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 13286 it_but_2.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.sym 13287 it_but_2.cnt_cks[13]
.sym 13288 it_but_2.cnt_cks[12]
.sym 13291 i_Switch_2_SB_LUT4_I2_I1
.sym 13292 it_but_2.cnt_cks[14]
.sym 13294 it_but_2.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 13296 it_but_2.cnt_cks[15]
.sym 13311 it_but_2.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 13312 i_Switch_2_SB_LUT4_I2_1_O
.sym 13313 i_Switch_2_SB_LUT4_I2_I1
.sym 13317 i_Switch_2_SB_LUT4_I2_1_O
.sym 13319 it_but_2.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 13320 i_Switch_2_SB_LUT4_I2_I1
.sym 13323 it_but_2.cnt_cks[15]
.sym 13324 it_but_2.cnt_cks[12]
.sym 13325 it_but_2.cnt_cks[13]
.sym 13326 it_but_2.cnt_cks[14]
.sym 13329 i_Switch_2_SB_LUT4_I2_1_O
.sym 13330 i_Switch_2_SB_LUT4_I2_I1
.sym 13331 it_but_2.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.sym 13336 it_but_2.cnt_cks[14]
.sym 13341 i_Switch_2_SB_LUT4_I2_1_O
.sym 13342 i_Switch_2_SB_LUT4_I2_I1
.sym 13344 it_but_2.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 13347 i_Switch_2_SB_LUT4_I2_I1
.sym 13349 it_but_2.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 13350 i_Switch_2_SB_LUT4_I2_1_O
.sym 13355 it_but_2.cnt_cks[12]
.sym 13358 i_clk$SB_IO_IN_$glb_clk
.sym 13359 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 13364 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 13367 o_LED_2$SB_IO_OUT
.sym 13391 o_LED_2$SB_IO_OUT
.sym 13405 r_Switch_3
.sym 13406 it_but_2.cnt_cks[10]
.sym 13408 r_Switch_2_SB_LUT4_I3_O
.sym 13409 it_but_2.cnt_cks[16]
.sym 13410 it_but_2.cnt_cks[9]
.sym 13412 it_but_2.cnt_cks[8]
.sym 13415 w_Switch_4
.sym 13418 it_but_2.cnt_cks[11]
.sym 13424 r_Switch_4_SB_LUT4_I1_O
.sym 13428 r_Switch_4
.sym 13431 w_Switch_3
.sym 13435 r_Switch_2_SB_LUT4_I3_O
.sym 13437 r_Switch_4_SB_LUT4_I1_O
.sym 13440 it_but_2.cnt_cks[16]
.sym 13446 it_but_2.cnt_cks[9]
.sym 13447 it_but_2.cnt_cks[11]
.sym 13448 it_but_2.cnt_cks[8]
.sym 13449 it_but_2.cnt_cks[10]
.sym 13454 w_Switch_4
.sym 13476 w_Switch_4
.sym 13477 r_Switch_3
.sym 13478 w_Switch_3
.sym 13479 r_Switch_4
.sym 13481 i_clk$SB_IO_IN_$glb_clk
.sym 13485 i_Switch_3_SB_LUT4_I3_O
.sym 13489 w_Switch_3
.sym 13496 io_PMOD_4$SB_IO_OUT
.sym 13512 w_Switch_3
.sym 13513 r_Switch_2_SB_LUT4_I3_O
.sym 13516 i_Switch_3_SB_LUT4_I3_I0
.sym 13517 o_LED_2$SB_IO_OUT
.sym 13527 r_Switch_2
.sym 13528 r_Switch_3
.sym 13537 w_Switch_2
.sym 13540 r_Switch_1_SB_LUT4_I3_O
.sym 13546 w_Switch_3
.sym 13547 r_Switch_2_SB_LUT4_I3_O
.sym 13557 w_Switch_3
.sym 13559 r_Switch_3
.sym 13560 r_Switch_2_SB_LUT4_I3_O
.sym 13578 w_Switch_2
.sym 13583 w_Switch_3
.sym 13600 w_Switch_2
.sym 13601 r_Switch_2
.sym 13602 r_Switch_1_SB_LUT4_I3_O
.sym 13604 i_clk$SB_IO_IN_$glb_clk
.sym 13606 it_but_3.cnt_cks[2]
.sym 13607 it_but_3.cnt_cks[4]
.sym 13608 it_but_3.cnt_cks[6]
.sym 13609 it_but_3.cnt_cks[1]
.sym 13610 it_but_3.cnt_cks[12]
.sym 13611 it_but_3.cnt_cks[0]
.sym 13612 it_but_3.cnt_cks[3]
.sym 13613 it_but_3.cnt_cks[7]
.sym 13627 i_Switch_3$SB_IO_IN
.sym 13631 it_but_3.cnt_cks[12]
.sym 13636 i_Switch_3_SB_LUT4_I3_I1
.sym 13664 it_but_3.cnt_cks[4]
.sym 13666 i_Switch_3_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 13667 it_but_3.cnt_cks[12]
.sym 13668 it_but_3.cnt_cks[0]
.sym 13671 it_but_3.cnt_cks[2]
.sym 13674 it_but_3.cnt_cks[1]
.sym 13677 i_Switch_3_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 13698 it_but_3.cnt_cks[2]
.sym 13699 it_but_3.cnt_cks[12]
.sym 13700 it_but_3.cnt_cks[4]
.sym 13701 it_but_3.cnt_cks[1]
.sym 13711 it_but_3.cnt_cks[1]
.sym 13712 it_but_3.cnt_cks[0]
.sym 13722 i_Switch_3_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 13724 i_Switch_3_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 13729 i_Switch_3_SB_LUT4_I2_O
.sym 13730 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 13731 it_but_3.cnt_cks[9]
.sym 13732 it_but_3.cnt_cks[8]
.sym 13733 i_Switch_3_SB_LUT4_I3_I0
.sym 13734 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 13735 i_Switch_3_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 13736 it_but_3.cnt_cks[5]
.sym 13771 it_but_3.cnt_cks[4]
.sym 13773 it_but_3.cnt_cks[1]
.sym 13775 it_but_3.cnt_cks[0]
.sym 13777 it_but_3.cnt_cks[7]
.sym 13778 it_but_3.cnt_cks[2]
.sym 13780 it_but_3.cnt_cks[6]
.sym 13784 it_but_3.cnt_cks[3]
.sym 13801 it_but_3.cnt_cks[5]
.sym 13804 it_but_3.cnt_cks[3]
.sym 13812 it_but_3.cnt_cks[5]
.sym 13818 it_but_3.cnt_cks[7]
.sym 13821 it_but_3.cnt_cks[6]
.sym 13830 it_but_3.cnt_cks[0]
.sym 13833 it_but_3.cnt_cks[4]
.sym 13840 it_but_3.cnt_cks[1]
.sym 13845 it_but_3.cnt_cks[2]
.sym 13852 it_but_3.cnt_cks[15]
.sym 13853 it_but_3.cnt_cks[18]
.sym 13854 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 13855 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13856 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13857 it_but_3.cnt_cks[13]
.sym 13858 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 13859 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 13870 i_Switch_3$SB_IO_IN
.sym 13882 i_Switch_3_SB_LUT4_I2_I1
.sym 13894 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13895 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13896 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13898 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13899 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 13900 $PACKER_VCC_NET
.sym 13901 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13905 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 13908 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13924 $PACKER_VCC_NET
.sym 13925 $nextpnr_ICESTORM_LC_13$O
.sym 13927 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 13931 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[2]
.sym 13933 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 13937 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[3]
.sym 13940 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13943 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 13946 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13949 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[5]
.sym 13951 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 13952 $PACKER_VCC_NET
.sym 13955 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[6]
.sym 13958 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13961 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[7]
.sym 13963 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13967 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 13969 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13970 $PACKER_VCC_NET
.sym 13976 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 13977 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 13978 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 13979 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 13980 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 13982 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 14011 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 14018 $PACKER_VCC_NET
.sym 14019 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14026 $PACKER_VCC_NET
.sym 14028 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14030 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 14031 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 14033 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 14034 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 14036 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 14039 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 14048 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[9]
.sym 14050 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14054 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[10]
.sym 14057 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14060 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[11]
.sym 14062 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 14066 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[12]
.sym 14068 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 14072 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[13]
.sym 14074 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 14075 $PACKER_VCC_NET
.sym 14078 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[14]
.sym 14080 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 14084 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[15]
.sym 14086 $PACKER_VCC_NET
.sym 14087 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 14090 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[16]
.sym 14092 $PACKER_VCC_NET
.sym 14093 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 14099 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 14114 $PACKER_VCC_NET
.sym 14134 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[16]
.sym 14144 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 14150 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 14156 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 14168 $PACKER_VCC_NET
.sym 14171 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[17]
.sym 14173 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 14174 $PACKER_VCC_NET
.sym 14177 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[18]
.sym 14179 $PACKER_VCC_NET
.sym 14180 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 14183 $nextpnr_ICESTORM_LC_14$I3
.sym 14186 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 14193 $nextpnr_ICESTORM_LC_14$I3
.sym 14289 w_Segment1_D
.sym 14295 w_Segment1_D
.sym 14389 o_Segment1_D$SB_IO_OUT
.sym 14392 o_Segment1_E$SB_IO_OUT
.sym 14398 o_Segment1_D$SB_IO_OUT
.sym 14401 o_Segment1_E$SB_IO_OUT
.sym 14461 it_but_4.cnt_cks[17]
.sym 14758 it_but_4.cnt_cks[15]
.sym 14792 it_but_4.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 14794 it_but_4.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 14798 i_Switch_4_SB_LUT4_I2_O
.sym 14800 i_Switch_4_SB_LUT4_I3_I1
.sym 14801 i_Switch_4_SB_LUT4_I3_I0
.sym 14823 i_Switch_4_SB_LUT4_I3_I1
.sym 14824 it_but_4.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 14825 i_Switch_4_SB_LUT4_I2_O
.sym 14826 i_Switch_4_SB_LUT4_I3_I0
.sym 14847 i_Switch_4_SB_LUT4_I2_O
.sym 14848 it_but_4.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 14849 i_Switch_4_SB_LUT4_I3_I1
.sym 14850 i_Switch_4_SB_LUT4_I3_I0
.sym 14852 i_clk$SB_IO_IN_$glb_clk
.sym 14853 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 14854 i_Switch_4_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 14855 it_but_4.cnt_cks[4]
.sym 14856 i_Switch_4_SB_LUT4_I2_O
.sym 14857 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 14858 i_Switch_4_SB_LUT4_I3_I1
.sym 14859 i_Switch_4_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 14860 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14861 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14881 it_but_4.cnt_cks[2]
.sym 14885 $PACKER_VCC_NET
.sym 14886 it_but_4.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 14889 $PACKER_VCC_NET
.sym 14897 it_but_4.cnt_cks[12]
.sym 14898 it_but_4.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 14900 it_but_4.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 14902 it_but_4.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 14909 it_but_4.cnt_cks[6]
.sym 14910 it_but_4.cnt_cks[3]
.sym 14912 it_but_4.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 14913 i_Switch_4_SB_LUT4_I3_I0
.sym 14915 i_Switch_4_SB_LUT4_I3_I1
.sym 14918 it_but_4.cnt_cks[15]
.sym 14921 i_Switch_4_SB_LUT4_I2_O
.sym 14923 it_but_4.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 14925 it_but_4.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 14928 i_Switch_4_SB_LUT4_I3_I1
.sym 14929 i_Switch_4_SB_LUT4_I2_O
.sym 14930 i_Switch_4_SB_LUT4_I3_I0
.sym 14931 it_but_4.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 14934 i_Switch_4_SB_LUT4_I2_O
.sym 14935 i_Switch_4_SB_LUT4_I3_I1
.sym 14936 it_but_4.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 14937 i_Switch_4_SB_LUT4_I3_I0
.sym 14940 i_Switch_4_SB_LUT4_I3_I0
.sym 14941 it_but_4.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 14942 i_Switch_4_SB_LUT4_I3_I1
.sym 14943 i_Switch_4_SB_LUT4_I2_O
.sym 14947 it_but_4.cnt_cks[3]
.sym 14952 i_Switch_4_SB_LUT4_I3_I0
.sym 14953 i_Switch_4_SB_LUT4_I2_O
.sym 14954 i_Switch_4_SB_LUT4_I3_I1
.sym 14955 it_but_4.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 14958 i_Switch_4_SB_LUT4_I2_O
.sym 14959 i_Switch_4_SB_LUT4_I3_I1
.sym 14960 it_but_4.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 14961 i_Switch_4_SB_LUT4_I3_I0
.sym 14964 it_but_4.cnt_cks[12]
.sym 14965 it_but_4.cnt_cks[6]
.sym 14966 it_but_4.cnt_cks[3]
.sym 14967 it_but_4.cnt_cks[15]
.sym 14970 it_but_4.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 14971 i_Switch_4_SB_LUT4_I3_I0
.sym 14972 i_Switch_4_SB_LUT4_I2_O
.sym 14973 i_Switch_4_SB_LUT4_I3_I1
.sym 14975 i_clk$SB_IO_IN_$glb_clk
.sym 14976 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 14989 it_but_4.cnt_cks[1]
.sym 14996 i_Switch_4$SB_IO_IN
.sym 14997 it_but_4.cnt_cks[0]
.sym 14998 it_but_4.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 14999 w_Switch_4
.sym 15001 i_Switch_4_SB_LUT4_I2_O
.sym 15002 it_but_4.cnt_cks[12]
.sym 15019 it_but_4.cnt_cks[4]
.sym 15024 it_but_4.cnt_cks[6]
.sym 15025 it_but_4.cnt_cks[0]
.sym 15027 it_but_4.cnt_cks[5]
.sym 15032 it_but_4.cnt_cks[7]
.sym 15033 it_but_4.cnt_cks[3]
.sym 15037 it_but_4.cnt_cks[1]
.sym 15041 it_but_4.cnt_cks[2]
.sym 15050 $nextpnr_ICESTORM_LC_3$O
.sym 15052 it_but_4.cnt_cks[0]
.sym 15056 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15059 it_but_4.cnt_cks[1]
.sym 15062 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15064 it_but_4.cnt_cks[2]
.sym 15066 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15068 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 15070 it_but_4.cnt_cks[3]
.sym 15072 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15074 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 15076 it_but_4.cnt_cks[4]
.sym 15078 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 15080 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 15082 it_but_4.cnt_cks[5]
.sym 15084 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 15086 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 15089 it_but_4.cnt_cks[6]
.sym 15090 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 15092 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 15095 it_but_4.cnt_cks[7]
.sym 15096 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 15114 it_but_4.cnt_cks[13]
.sym 15120 it_but_4.cnt_cks[6]
.sym 15127 i_Switch_4_SB_LUT4_I3_I1
.sym 15136 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 15141 it_but_4.cnt_cks[11]
.sym 15144 it_but_4.cnt_cks[13]
.sym 15145 it_but_4.cnt_cks[15]
.sym 15148 it_but_4.cnt_cks[8]
.sym 15149 it_but_4.cnt_cks[14]
.sym 15150 it_but_4.cnt_cks[9]
.sym 15162 it_but_4.cnt_cks[12]
.sym 15172 it_but_4.cnt_cks[10]
.sym 15173 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 15175 it_but_4.cnt_cks[8]
.sym 15177 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 15179 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 15181 it_but_4.cnt_cks[9]
.sym 15183 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 15185 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 15188 it_but_4.cnt_cks[10]
.sym 15189 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 15191 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 15193 it_but_4.cnt_cks[11]
.sym 15195 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 15197 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 15199 it_but_4.cnt_cks[12]
.sym 15201 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 15203 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 15206 it_but_4.cnt_cks[13]
.sym 15207 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 15209 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 15211 it_but_4.cnt_cks[14]
.sym 15213 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 15215 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 15217 it_but_4.cnt_cks[15]
.sym 15219 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 15226 i_Switch_4_SB_LUT4_I2_I1
.sym 15227 it_but_4.cnt_cks[18]
.sym 15228 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 15229 it_but_4.cnt_cks[16]
.sym 15230 it_but_4.cnt_cks[10]
.sym 15239 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 15247 it_but_2.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 15253 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 15254 it_but_4.cnt_cks[10]
.sym 15259 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 15264 i_Switch_4$SB_IO_IN
.sym 15269 i_Switch_4_SB_LUT4_I3_I0
.sym 15271 it_but_4.cnt_cks[17]
.sym 15276 w_Switch_2
.sym 15277 i_Switch_2_SB_LUT4_I2_I1
.sym 15279 w_Switch_4
.sym 15286 it_but_4.cnt_cks[16]
.sym 15287 i_Switch_4_SB_LUT4_I3_I1
.sym 15288 i_Switch_2$SB_IO_IN
.sym 15292 it_but_4.cnt_cks[18]
.sym 15294 i_Switch_4_SB_LUT4_I3_O
.sym 15295 rdy_but_1
.sym 15296 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 15299 it_but_4.cnt_cks[16]
.sym 15300 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 15302 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 15305 it_but_4.cnt_cks[17]
.sym 15306 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 15310 it_but_4.cnt_cks[18]
.sym 15312 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 15315 it_but_4.cnt_cks[17]
.sym 15317 it_but_4.cnt_cks[18]
.sym 15318 it_but_4.cnt_cks[16]
.sym 15321 rdy_but_1
.sym 15322 i_Switch_2$SB_IO_IN
.sym 15323 i_Switch_2_SB_LUT4_I2_I1
.sym 15324 w_Switch_2
.sym 15333 w_Switch_4
.sym 15334 i_Switch_4_SB_LUT4_I3_I1
.sym 15335 i_Switch_4$SB_IO_IN
.sym 15336 i_Switch_4_SB_LUT4_I3_I0
.sym 15340 rdy_but_1
.sym 15341 i_Switch_4_SB_LUT4_I3_O
.sym 15344 i_clk$SB_IO_IN_$glb_clk
.sym 15346 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 15381 $PACKER_VCC_NET
.sym 15389 it_but_2.cnt_cks[15]
.sym 15407 it_but_2.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 15408 i_Switch_2_SB_LUT4_I2_I1
.sym 15409 it_but_2.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 15413 it_but_4.cnt_cks[17]
.sym 15414 i_Switch_2_SB_LUT4_I2_1_O
.sym 15429 it_but_2.cnt_cks[15]
.sym 15432 i_Switch_2_SB_LUT4_I2_1_O
.sym 15433 i_Switch_2_SB_LUT4_I2_I1
.sym 15434 it_but_2.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 15445 it_but_4.cnt_cks[17]
.sym 15450 i_Switch_2_SB_LUT4_I2_I1
.sym 15451 it_but_2.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 15453 i_Switch_2_SB_LUT4_I2_1_O
.sym 15467 i_clk$SB_IO_IN_$glb_clk
.sym 15468 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 15499 o_LED_2$SB_IO_OUT
.sym 15515 it_but_2.cnt_cks[17]
.sym 15521 cicles_up_SB_DFFE_Q_E
.sym 15533 o_LED_2$SB_IO_OUT
.sym 15570 it_but_2.cnt_cks[17]
.sym 15587 o_LED_2$SB_IO_OUT
.sym 15589 cicles_up_SB_DFFE_Q_E
.sym 15590 i_clk$SB_IO_IN_$glb_clk
.sym 15616 i_Switch_3_SB_LUT4_I2_O
.sym 15643 i_Switch_3$SB_IO_IN
.sym 15644 rdy_but_1
.sym 15649 i_Switch_3_SB_LUT4_I3_I0
.sym 15651 i_Switch_3_SB_LUT4_I3_O
.sym 15655 w_Switch_3
.sym 15656 i_Switch_3_SB_LUT4_I3_I1
.sym 15678 w_Switch_3
.sym 15679 i_Switch_3$SB_IO_IN
.sym 15680 i_Switch_3_SB_LUT4_I3_I0
.sym 15681 i_Switch_3_SB_LUT4_I3_I1
.sym 15702 rdy_but_1
.sym 15704 i_Switch_3_SB_LUT4_I3_O
.sym 15713 i_clk$SB_IO_IN_$glb_clk
.sym 15717 it_but_3.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 15718 it_but_3.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 15719 it_but_3.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 15720 it_but_3.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 15721 it_but_3.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 15722 it_but_3.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 15732 rdy_but_1
.sym 15739 it_but_3.cnt_cks[15]
.sym 15741 it_but_3.cnt_cks[0]
.sym 15760 i_Switch_3_SB_LUT4_I3_I0
.sym 15763 i_Switch_3_SB_LUT4_I3_I1
.sym 15764 i_Switch_3_SB_LUT4_I2_O
.sym 15769 it_but_3.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 15771 i_Switch_3_SB_LUT4_I3_I1
.sym 15774 it_but_3.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 15776 it_but_3.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 15778 it_but_3.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 15783 it_but_3.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 15784 it_but_3.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 15785 it_but_3.cnt_cks[0]
.sym 15787 it_but_3.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 15789 i_Switch_3_SB_LUT4_I3_I0
.sym 15790 i_Switch_3_SB_LUT4_I3_I1
.sym 15791 it_but_3.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 15792 i_Switch_3_SB_LUT4_I2_O
.sym 15795 i_Switch_3_SB_LUT4_I3_I1
.sym 15796 i_Switch_3_SB_LUT4_I3_I0
.sym 15797 i_Switch_3_SB_LUT4_I2_O
.sym 15798 it_but_3.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 15801 it_but_3.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 15802 i_Switch_3_SB_LUT4_I2_O
.sym 15803 i_Switch_3_SB_LUT4_I3_I0
.sym 15804 i_Switch_3_SB_LUT4_I3_I1
.sym 15807 i_Switch_3_SB_LUT4_I2_O
.sym 15808 i_Switch_3_SB_LUT4_I3_I0
.sym 15809 i_Switch_3_SB_LUT4_I3_I1
.sym 15810 it_but_3.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 15813 i_Switch_3_SB_LUT4_I3_I0
.sym 15814 it_but_3.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 15815 i_Switch_3_SB_LUT4_I3_I1
.sym 15816 i_Switch_3_SB_LUT4_I2_O
.sym 15819 i_Switch_3_SB_LUT4_I2_O
.sym 15820 it_but_3.cnt_cks[0]
.sym 15821 i_Switch_3_SB_LUT4_I3_I1
.sym 15822 i_Switch_3_SB_LUT4_I3_I0
.sym 15825 it_but_3.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 15826 i_Switch_3_SB_LUT4_I2_O
.sym 15827 i_Switch_3_SB_LUT4_I3_I0
.sym 15828 i_Switch_3_SB_LUT4_I3_I1
.sym 15831 i_Switch_3_SB_LUT4_I2_O
.sym 15832 it_but_3.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 15833 i_Switch_3_SB_LUT4_I3_I1
.sym 15834 i_Switch_3_SB_LUT4_I3_I0
.sym 15836 i_clk$SB_IO_IN_$glb_clk
.sym 15837 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 15838 it_but_3.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 15839 it_but_3.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 15840 it_but_3.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 15841 it_but_3.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 15842 it_but_3.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 15843 it_but_3.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 15844 it_but_3.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 15845 it_but_3.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 15873 $PACKER_VCC_NET
.sym 15879 i_Switch_3_SB_LUT4_I2_O
.sym 15880 i_Switch_3$SB_IO_IN
.sym 15881 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 15883 w_Switch_3
.sym 15884 it_but_3.cnt_cks[13]
.sym 15886 it_but_3.cnt_cks[7]
.sym 15888 i_Switch_3_SB_LUT4_I2_O
.sym 15889 it_but_3.cnt_cks[6]
.sym 15890 it_but_3.cnt_cks[8]
.sym 15891 i_Switch_3_SB_LUT4_I3_I0
.sym 15892 it_but_3.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 15893 it_but_3.cnt_cks[3]
.sym 15895 it_but_3.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 15896 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 15897 it_but_3.cnt_cks[9]
.sym 15899 it_but_3.cnt_cks[15]
.sym 15900 it_but_3.cnt_cks[10]
.sym 15901 it_but_3.cnt_cks[0]
.sym 15902 i_Switch_3_SB_LUT4_I3_I1
.sym 15904 it_but_3.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 15905 i_Switch_3_SB_LUT4_I2_I1
.sym 15906 it_but_3.cnt_cks[14]
.sym 15907 it_but_3.cnt_cks[11]
.sym 15908 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 15910 it_but_3.cnt_cks[5]
.sym 15913 i_Switch_3$SB_IO_IN
.sym 15914 w_Switch_3
.sym 15915 i_Switch_3_SB_LUT4_I2_I1
.sym 15918 it_but_3.cnt_cks[6]
.sym 15919 it_but_3.cnt_cks[9]
.sym 15920 it_but_3.cnt_cks[7]
.sym 15921 it_but_3.cnt_cks[5]
.sym 15924 i_Switch_3_SB_LUT4_I2_O
.sym 15925 i_Switch_3_SB_LUT4_I3_I0
.sym 15926 it_but_3.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 15927 i_Switch_3_SB_LUT4_I3_I1
.sym 15930 i_Switch_3_SB_LUT4_I3_I1
.sym 15931 it_but_3.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 15932 i_Switch_3_SB_LUT4_I3_I0
.sym 15933 i_Switch_3_SB_LUT4_I2_O
.sym 15936 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 15938 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 15939 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 15942 it_but_3.cnt_cks[13]
.sym 15943 it_but_3.cnt_cks[15]
.sym 15944 it_but_3.cnt_cks[10]
.sym 15945 it_but_3.cnt_cks[14]
.sym 15948 it_but_3.cnt_cks[8]
.sym 15949 it_but_3.cnt_cks[11]
.sym 15950 it_but_3.cnt_cks[0]
.sym 15951 it_but_3.cnt_cks[3]
.sym 15954 i_Switch_3_SB_LUT4_I3_I1
.sym 15955 i_Switch_3_SB_LUT4_I2_O
.sym 15956 i_Switch_3_SB_LUT4_I3_I0
.sym 15957 it_but_3.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 15959 i_clk$SB_IO_IN_$glb_clk
.sym 15960 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 15961 it_but_3.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 15962 it_but_3.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 15963 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 15964 it_but_3.cnt_cks[14]
.sym 15965 it_but_3.cnt_cks[11]
.sym 15966 it_but_3.cnt_cks[10]
.sym 15967 it_but_3.cnt_cks[16]
.sym 15968 it_but_3.cnt_cks[17]
.sym 16002 i_Switch_3_SB_LUT4_I2_O
.sym 16004 it_but_3.cnt_cks[9]
.sym 16005 it_but_3.cnt_cks[8]
.sym 16009 i_Switch_3_SB_LUT4_I3_I1
.sym 16010 it_but_3.cnt_cks[12]
.sym 16011 it_but_3.cnt_cks[18]
.sym 16014 i_Switch_3_SB_LUT4_I3_I0
.sym 16015 it_but_3.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 16017 it_but_3.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 16020 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16021 it_but_3.cnt_cks[14]
.sym 16025 it_but_3.cnt_cks[17]
.sym 16032 it_but_3.cnt_cks[16]
.sym 16035 i_Switch_3_SB_LUT4_I2_O
.sym 16036 i_Switch_3_SB_LUT4_I3_I1
.sym 16037 it_but_3.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 16038 i_Switch_3_SB_LUT4_I3_I0
.sym 16041 i_Switch_3_SB_LUT4_I3_I0
.sym 16042 i_Switch_3_SB_LUT4_I2_O
.sym 16043 i_Switch_3_SB_LUT4_I3_I1
.sym 16044 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16048 it_but_3.cnt_cks[16]
.sym 16049 it_but_3.cnt_cks[18]
.sym 16050 it_but_3.cnt_cks[17]
.sym 16056 it_but_3.cnt_cks[9]
.sym 16060 it_but_3.cnt_cks[8]
.sym 16065 i_Switch_3_SB_LUT4_I3_I0
.sym 16066 i_Switch_3_SB_LUT4_I2_O
.sym 16067 i_Switch_3_SB_LUT4_I3_I1
.sym 16068 it_but_3.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 16072 it_but_3.cnt_cks[12]
.sym 16077 it_but_3.cnt_cks[14]
.sym 16082 i_clk$SB_IO_IN_$glb_clk
.sym 16083 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 16089 $PACKER_VCC_NET
.sym 16105 i_Switch_3_SB_LUT4_I3_I1
.sym 16111 $PACKER_VCC_NET
.sym 16116 it_but_3.cnt_cks[16]
.sym 16126 it_but_3.cnt_cks[18]
.sym 16129 it_but_3.cnt_cks[11]
.sym 16130 it_but_3.cnt_cks[13]
.sym 16133 it_but_3.cnt_cks[15]
.sym 16138 it_but_3.cnt_cks[10]
.sym 16140 it_but_3.cnt_cks[17]
.sym 16166 it_but_3.cnt_cks[15]
.sym 16173 it_but_3.cnt_cks[13]
.sym 16176 it_but_3.cnt_cks[18]
.sym 16182 it_but_3.cnt_cks[11]
.sym 16189 it_but_3.cnt_cks[17]
.sym 16203 it_but_3.cnt_cks[10]
.sym 16237 $PACKER_VCC_NET
.sym 16276 it_but_3.cnt_cks[16]
.sym 16289 it_but_3.cnt_cks[16]
.sym 16866 i_Switch_4_SB_LUT4_I3_I0
.sym 16965 it_but_4.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 16967 it_but_4.cnt_cks[1]
.sym 16969 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 16970 it_but_4.cnt_cks[0]
.sym 16987 i_Switch_4_SB_LUT4_I3_I1
.sym 16990 it_but_4.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 16992 it_but_4.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 16996 it_but_4.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 17004 i_Switch_4_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 17006 i_Switch_4_SB_LUT4_I2_O
.sym 17007 it_but_4.cnt_cks[0]
.sym 17009 i_Switch_4_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 17012 i_Switch_4$SB_IO_IN
.sym 17013 it_but_4.cnt_cks[5]
.sym 17016 i_Switch_4_SB_LUT4_I3_I1
.sym 17017 w_Switch_4
.sym 17020 it_but_4.cnt_cks[9]
.sym 17021 it_but_4.cnt_cks[4]
.sym 17023 it_but_4.cnt_cks[8]
.sym 17024 it_but_4.cnt_cks[1]
.sym 17026 i_Switch_4_SB_LUT4_I3_I0
.sym 17027 it_but_4.cnt_cks[7]
.sym 17030 i_Switch_4_SB_LUT4_I2_I1
.sym 17031 it_but_4.cnt_cks[2]
.sym 17032 it_but_4.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 17035 it_but_4.cnt_cks[7]
.sym 17037 it_but_4.cnt_cks[5]
.sym 17038 it_but_4.cnt_cks[8]
.sym 17039 it_but_4.cnt_cks[9]
.sym 17040 it_but_4.cnt_cks[7]
.sym 17043 it_but_4.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 17044 i_Switch_4_SB_LUT4_I3_I0
.sym 17045 i_Switch_4_SB_LUT4_I3_I1
.sym 17046 i_Switch_4_SB_LUT4_I2_O
.sym 17050 i_Switch_4_SB_LUT4_I2_I1
.sym 17051 w_Switch_4
.sym 17052 i_Switch_4$SB_IO_IN
.sym 17058 it_but_4.cnt_cks[5]
.sym 17061 i_Switch_4_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 17062 i_Switch_4_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 17067 it_but_4.cnt_cks[4]
.sym 17068 it_but_4.cnt_cks[1]
.sym 17069 it_but_4.cnt_cks[0]
.sym 17070 it_but_4.cnt_cks[2]
.sym 17073 it_but_4.cnt_cks[7]
.sym 17080 it_but_4.cnt_cks[2]
.sym 17084 i_clk$SB_IO_IN_$glb_clk
.sym 17085 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 17086 it_but_4.cnt_cks[9]
.sym 17087 it_but_4.cnt_cks[13]
.sym 17088 it_but_4.cnt_cks[15]
.sym 17089 it_but_4.cnt_cks[8]
.sym 17090 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 17091 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 17092 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17093 it_but_4.cnt_cks[6]
.sym 17094 i_Switch_4$SB_IO_IN
.sym 17108 i_Switch_4_SB_LUT4_I3_I1
.sym 17112 i_Switch_2$SB_IO_IN
.sym 17115 i_Switch_4_SB_LUT4_I3_I1
.sym 17116 i_Switch_4_SB_LUT4_I2_I1
.sym 17130 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 17133 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17134 $PACKER_VCC_NET
.sym 17138 $PACKER_VCC_NET
.sym 17141 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 17142 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 17146 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17148 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 17155 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 17157 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17159 $nextpnr_ICESTORM_LC_15$O
.sym 17161 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 17165 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[2]
.sym 17168 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 17171 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[3]
.sym 17174 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 17177 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 17180 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17183 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[5]
.sym 17185 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 17186 $PACKER_VCC_NET
.sym 17189 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[6]
.sym 17192 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 17195 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[7]
.sym 17197 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17201 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 17203 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17204 $PACKER_VCC_NET
.sym 17209 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17211 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 17212 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 17215 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 17216 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17232 it_but_4.cnt_cks[15]
.sym 17233 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 17245 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 17255 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 17261 $PACKER_VCC_NET
.sym 17264 $PACKER_VCC_NET
.sym 17265 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 17268 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 17273 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17274 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17276 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 17277 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 17280 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 17282 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[9]
.sym 17284 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17288 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[10]
.sym 17291 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17294 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[11]
.sym 17297 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 17300 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[12]
.sym 17303 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 17306 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[13]
.sym 17308 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 17309 $PACKER_VCC_NET
.sym 17312 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[14]
.sym 17315 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 17318 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[15]
.sym 17320 $PACKER_VCC_NET
.sym 17321 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 17324 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[16]
.sym 17326 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 17327 $PACKER_VCC_NET
.sym 17335 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 17349 $PACKER_VCC_NET
.sym 17359 i_Switch_4_SB_LUT4_I3_I0
.sym 17368 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[16]
.sym 17373 it_but_4.cnt_cks[12]
.sym 17375 i_Switch_4_SB_LUT4_I3_I0
.sym 17381 it_but_4.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 17382 i_Switch_4_SB_LUT4_I2_O
.sym 17383 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 17385 i_Switch_4_SB_LUT4_I3_I1
.sym 17393 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 17396 $PACKER_VCC_NET
.sym 17399 it_but_4.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 17400 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 17401 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 17404 $PACKER_VCC_NET
.sym 17405 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[17]
.sym 17407 $PACKER_VCC_NET
.sym 17408 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 17411 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[18]
.sym 17413 $PACKER_VCC_NET
.sym 17414 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 17417 $nextpnr_ICESTORM_LC_16$I3
.sym 17420 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 17427 $nextpnr_ICESTORM_LC_16$I3
.sym 17430 i_Switch_4_SB_LUT4_I2_O
.sym 17431 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 17432 i_Switch_4_SB_LUT4_I3_I0
.sym 17433 i_Switch_4_SB_LUT4_I3_I1
.sym 17437 it_but_4.cnt_cks[12]
.sym 17442 i_Switch_4_SB_LUT4_I3_I0
.sym 17443 it_but_4.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 17444 i_Switch_4_SB_LUT4_I2_O
.sym 17445 i_Switch_4_SB_LUT4_I3_I1
.sym 17448 i_Switch_4_SB_LUT4_I3_I1
.sym 17449 i_Switch_4_SB_LUT4_I2_O
.sym 17450 it_but_4.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 17451 i_Switch_4_SB_LUT4_I3_I0
.sym 17453 i_clk$SB_IO_IN_$glb_clk
.sym 17454 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 17465 $PACKER_VCC_NET
.sym 17467 o_LED_2$SB_IO_OUT
.sym 17510 it_but_4.cnt_cks[16]
.sym 17530 it_but_4.cnt_cks[16]
.sym 17866 it_but_3.cnt_cks[4]
.sym 17868 it_but_3.cnt_cks[1]
.sym 17870 it_but_3.cnt_cks[0]
.sym 17871 it_but_3.cnt_cks[3]
.sym 17872 it_but_3.cnt_cks[7]
.sym 17873 it_but_3.cnt_cks[2]
.sym 17875 it_but_3.cnt_cks[6]
.sym 17888 it_but_3.cnt_cks[5]
.sym 17897 $nextpnr_ICESTORM_LC_2$O
.sym 17899 it_but_3.cnt_cks[0]
.sym 17903 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17906 it_but_3.cnt_cks[1]
.sym 17909 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17911 it_but_3.cnt_cks[2]
.sym 17913 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17915 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 17917 it_but_3.cnt_cks[3]
.sym 17919 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17921 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 17923 it_but_3.cnt_cks[4]
.sym 17925 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 17927 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 17930 it_but_3.cnt_cks[5]
.sym 17931 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 17933 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 17935 it_but_3.cnt_cks[6]
.sym 17937 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 17939 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 17942 it_but_3.cnt_cks[7]
.sym 17943 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 17981 $PACKER_VCC_NET
.sym 17983 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 17990 it_but_3.cnt_cks[9]
.sym 17991 it_but_3.cnt_cks[8]
.sym 17999 it_but_3.cnt_cks[14]
.sym 18000 it_but_3.cnt_cks[11]
.sym 18001 it_but_3.cnt_cks[10]
.sym 18008 it_but_3.cnt_cks[12]
.sym 18009 it_but_3.cnt_cks[13]
.sym 18012 it_but_3.cnt_cks[15]
.sym 18020 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 18022 it_but_3.cnt_cks[8]
.sym 18024 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 18026 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 18028 it_but_3.cnt_cks[9]
.sym 18030 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 18032 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 18035 it_but_3.cnt_cks[10]
.sym 18036 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 18038 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 18041 it_but_3.cnt_cks[11]
.sym 18042 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 18044 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 18047 it_but_3.cnt_cks[12]
.sym 18048 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 18050 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 18053 it_but_3.cnt_cks[13]
.sym 18054 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 18056 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 18059 it_but_3.cnt_cks[14]
.sym 18060 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 18062 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 18065 it_but_3.cnt_cks[15]
.sym 18066 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 18106 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 18111 it_but_3.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 18112 it_but_3.cnt_cks[18]
.sym 18113 it_but_3.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 18117 it_but_3.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 18120 it_but_3.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 18121 i_Switch_3_SB_LUT4_I3_I1
.sym 18122 it_but_3.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 18131 i_Switch_3_SB_LUT4_I3_I0
.sym 18134 it_but_3.cnt_cks[17]
.sym 18135 i_Switch_3_SB_LUT4_I2_O
.sym 18141 it_but_3.cnt_cks[16]
.sym 18143 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 18145 it_but_3.cnt_cks[16]
.sym 18147 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 18149 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 18152 it_but_3.cnt_cks[17]
.sym 18153 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 18157 it_but_3.cnt_cks[18]
.sym 18159 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 18162 i_Switch_3_SB_LUT4_I3_I1
.sym 18163 i_Switch_3_SB_LUT4_I3_I0
.sym 18164 i_Switch_3_SB_LUT4_I2_O
.sym 18165 it_but_3.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 18168 i_Switch_3_SB_LUT4_I3_I0
.sym 18169 i_Switch_3_SB_LUT4_I3_I1
.sym 18170 it_but_3.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 18171 i_Switch_3_SB_LUT4_I2_O
.sym 18174 i_Switch_3_SB_LUT4_I3_I1
.sym 18175 it_but_3.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 18176 i_Switch_3_SB_LUT4_I2_O
.sym 18177 i_Switch_3_SB_LUT4_I3_I0
.sym 18180 i_Switch_3_SB_LUT4_I3_I0
.sym 18181 i_Switch_3_SB_LUT4_I3_I1
.sym 18182 it_but_3.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 18183 i_Switch_3_SB_LUT4_I2_O
.sym 18186 i_Switch_3_SB_LUT4_I2_O
.sym 18187 i_Switch_3_SB_LUT4_I3_I0
.sym 18188 i_Switch_3_SB_LUT4_I3_I1
.sym 18189 it_but_3.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 18191 i_clk$SB_IO_IN_$glb_clk
.sym 18192 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 18975 it_but_4.cnt_cks[0]
.sym 19094 i_Switch_2$SB_IO_IN
.sym 19097 it_but_4.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 19100 it_but_4.cnt_cks[9]
.sym 19102 it_but_4.cnt_cks[13]
.sym 19104 it_but_4.cnt_cks[15]
.sym 19106 it_but_4.cnt_cks[8]
.sym 19116 i_Switch_4_SB_LUT4_I3_I1
.sym 19119 it_but_4.cnt_cks[0]
.sym 19122 i_Switch_4_SB_LUT4_I2_O
.sym 19126 i_Switch_4_SB_LUT4_I3_I0
.sym 19127 it_but_4.cnt_cks[0]
.sym 19130 it_but_4.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 19132 it_but_4.cnt_cks[1]
.sym 19157 it_but_4.cnt_cks[1]
.sym 19160 it_but_4.cnt_cks[0]
.sym 19169 i_Switch_4_SB_LUT4_I3_I1
.sym 19170 i_Switch_4_SB_LUT4_I3_I0
.sym 19171 it_but_4.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 19172 i_Switch_4_SB_LUT4_I2_O
.sym 19181 it_but_4.cnt_cks[1]
.sym 19187 i_Switch_4_SB_LUT4_I3_I0
.sym 19188 i_Switch_4_SB_LUT4_I3_I1
.sym 19189 i_Switch_4_SB_LUT4_I2_O
.sym 19190 it_but_4.cnt_cks[0]
.sym 19192 i_clk$SB_IO_IN_$glb_clk
.sym 19193 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 19238 i_Switch_4_SB_LUT4_I3_I0
.sym 19239 i_Switch_4_SB_LUT4_I3_I1
.sym 19240 i_Switch_4_SB_LUT4_I3_I0
.sym 19242 it_but_4.cnt_cks[0]
.sym 19244 it_but_4.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 19248 it_but_4.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 19250 it_but_4.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 19252 it_but_4.cnt_cks[4]
.sym 19255 it_but_4.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 19257 it_but_4.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 19258 it_but_4.cnt_cks[6]
.sym 19261 i_Switch_4_SB_LUT4_I2_O
.sym 19268 i_Switch_4_SB_LUT4_I3_I1
.sym 19269 i_Switch_4_SB_LUT4_I3_I0
.sym 19270 it_but_4.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 19271 i_Switch_4_SB_LUT4_I2_O
.sym 19274 i_Switch_4_SB_LUT4_I3_I0
.sym 19275 it_but_4.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 19276 i_Switch_4_SB_LUT4_I2_O
.sym 19277 i_Switch_4_SB_LUT4_I3_I1
.sym 19280 i_Switch_4_SB_LUT4_I3_I1
.sym 19281 i_Switch_4_SB_LUT4_I2_O
.sym 19282 it_but_4.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 19283 i_Switch_4_SB_LUT4_I3_I0
.sym 19286 i_Switch_4_SB_LUT4_I2_O
.sym 19287 i_Switch_4_SB_LUT4_I3_I1
.sym 19288 i_Switch_4_SB_LUT4_I3_I0
.sym 19289 it_but_4.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 19293 it_but_4.cnt_cks[0]
.sym 19298 it_but_4.cnt_cks[4]
.sym 19305 it_but_4.cnt_cks[6]
.sym 19310 i_Switch_4_SB_LUT4_I2_O
.sym 19311 it_but_4.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 19312 i_Switch_4_SB_LUT4_I3_I0
.sym 19313 i_Switch_4_SB_LUT4_I3_I1
.sym 19315 i_clk$SB_IO_IN_$glb_clk
.sym 19316 it_but_1.rg_dbn_rdy_SB_LUT4_I3_O_$glb_sr
.sym 19336 i_Switch_4_SB_LUT4_I3_I0
.sym 19360 it_but_4.cnt_cks[15]
.sym 19366 it_but_4.cnt_cks[9]
.sym 19367 it_but_4.cnt_cks[13]
.sym 19369 it_but_4.cnt_cks[8]
.sym 19389 it_but_4.cnt_cks[10]
.sym 19392 it_but_4.cnt_cks[9]
.sym 19403 it_but_4.cnt_cks[15]
.sym 19412 it_but_4.cnt_cks[10]
.sym 19427 it_but_4.cnt_cks[13]
.sym 19434 it_but_4.cnt_cks[8]
.sym 19458 o_LED_1$SB_IO_OUT
.sym 19485 it_but_4.cnt_cks[18]
.sym 19533 it_but_4.cnt_cks[18]
.sym 19575 i_Switch_1$SB_IO_IN
.sym 19590 i_Switch_3$SB_IO_IN
.sym 19821 i_Switch_1$SB_IO_IN
.sym 19966 $PACKER_GND_NET
.sym 20077 io_PMOD_4$SB_IO_OUT
.sym 20458 $PACKER_GND_NET
.sym 21444 i_Switch_3$SB_IO_IN
.sym 21599 $PACKER_GND_NET
.sym 21741 io_PMOD_4$SB_IO_OUT
.sym 21743 $PACKER_GND_NET
.sym 22047 i_Switch_3$SB_IO_IN
.sym 22490 $PACKER_GND_NET
.sym 22499 $PACKER_GND_NET
.sym 23094 i_Switch_4$SB_IO_IN
.sym 23444 $PACKER_GND_NET
.sym 23577 $PACKER_GND_NET
.sym 23717 $PACKER_GND_NET
.sym 24209 $PACKER_GND_NET
.sym 24599 $PACKER_GND_NET
.sym 24619 $PACKER_GND_NET
.sym 24936 i_Switch_2$SB_IO_IN
.sym 25089 i_Switch_4$SB_IO_IN
.sym 25091 i_Switch_1$SB_IO_IN
.sym 25399 i_Switch_3$SB_IO_IN
.sym 25727 o_LED_2$SB_IO_OUT
.sym 25809 $PACKER_GND_NET
.sym 25815 $PACKER_GND_NET
.sym 27179 $PACKER_GND_NET
.sym 27189 $PACKER_GND_NET
.sym 27192 $PACKER_GND_NET
.sym 27205 $PACKER_GND_NET
.sym 27213 $PACKER_GND_NET
.sym 27247 i_Switch_1$SB_IO_IN
.sym 27307 i_Switch_1$SB_IO_IN
.sym 27335 i_Switch_3$SB_IO_IN
.sym 27365 io_PMOD_4$SB_IO_OUT
.sym 27367 i_Switch_1$SB_IO_IN
.sym 27373 o_LED_1$SB_IO_OUT
.sym 27380 o_LED_1$SB_IO_OUT
.sym 27400 o_LED_2$SB_IO_OUT
.sym 27403 $PACKER_GND_NET
.sym 27409 o_LED_2$SB_IO_OUT
.sym 27417 $PACKER_GND_NET
.sym 27430 $PACKER_GND_NET
.sym 27433 io_PMOD_4$SB_IO_OUT
.sym 27439 $PACKER_GND_NET
.sym 27451 io_PMOD_4$SB_IO_OUT
.sym 27455 i_Switch_3$SB_IO_IN
.sym 27460 io_PMOD_4$SB_IO_OUT
.sym 27478 io_PMOD_4$SB_IO_OUT
.sym 27519 io_PMOD_4$SB_IO_OUT
.sym 27522 io_PMOD_4$SB_IO_OUT
.sym 27533 io_PMOD_4$SB_IO_OUT
.sym 27541 io_PMOD_4$SB_IO_OUT
.sym 27833 it_but_1.cnt_cks[4]
.sym 27843 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 27848 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 27852 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 27856 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 27859 $PACKER_VCC_NET
.sym 27860 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 27864 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 27868 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 27871 $PACKER_VCC_NET
.sym 27872 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 27876 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27880 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27884 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 27888 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 27891 $PACKER_VCC_NET
.sym 27892 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 27896 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 27899 $PACKER_VCC_NET
.sym 27900 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 27903 $PACKER_VCC_NET
.sym 27904 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 27907 $PACKER_VCC_NET
.sym 27908 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 27911 $PACKER_VCC_NET
.sym 27912 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 27916 i_Switch_1_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 27921 $nextpnr_ICESTORM_LC_10$I3
.sym 27925 it_but_1.cnt_cks[10]
.sym 27929 it_but_1.cnt_cks[11]
.sym 27933 it_but_1.cnt_cks[13]
.sym 27937 it_but_1.cnt_cks[12]
.sym 27938 it_but_1.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 27939 i_Switch_1_SB_LUT4_I2_O
.sym 27940 i_Switch_1_SB_LUT4_I3_I1
.sym 27941 i_Switch_1_SB_LUT4_I3_I0
.sym 27945 it_but_1.cnt_cks[17]
.sym 27947 i_Switch_1_SB_LUT4_I2_I1
.sym 27948 i_Switch_1$SB_IO_IN
.sym 27949 w_Switch_1
.sym 27950 it_but_1.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 27951 i_Switch_1_SB_LUT4_I2_O
.sym 27952 i_Switch_1_SB_LUT4_I3_I1
.sym 27953 i_Switch_1_SB_LUT4_I3_I0
.sym 27955 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 27956 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 27957 i_Switch_1_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 27958 it_but_1.cnt_cks[4]
.sym 27959 it_but_1.cnt_cks[15]
.sym 27960 it_but_1.cnt_cks[14]
.sym 27961 it_but_1.cnt_cks[13]
.sym 27962 it_but_1.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 27963 i_Switch_1_SB_LUT4_I2_O
.sym 27964 i_Switch_1_SB_LUT4_I3_I1
.sym 27965 i_Switch_1_SB_LUT4_I3_I0
.sym 27969 it_but_1.cnt_cks[16]
.sym 27970 it_but_1.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 27971 i_Switch_1_SB_LUT4_I2_O
.sym 27972 i_Switch_1_SB_LUT4_I3_I1
.sym 27973 i_Switch_1_SB_LUT4_I3_I0
.sym 27975 it_but_1.cnt_cks[16]
.sym 27976 it_but_1.cnt_cks[17]
.sym 27977 it_but_1.cnt_cks[18]
.sym 27981 it_but_1.cnt_cks[18]
.sym 27982 it_but_1.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 27983 i_Switch_1_SB_LUT4_I2_O
.sym 27984 i_Switch_1_SB_LUT4_I3_I1
.sym 27985 i_Switch_1_SB_LUT4_I3_I0
.sym 27986 it_but_1.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 27987 i_Switch_1_SB_LUT4_I2_O
.sym 27988 i_Switch_1_SB_LUT4_I3_I1
.sym 27989 i_Switch_1_SB_LUT4_I3_I0
.sym 27990 it_but_1.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 27991 i_Switch_1_SB_LUT4_I2_O
.sym 27992 i_Switch_1_SB_LUT4_I3_I1
.sym 27993 i_Switch_1_SB_LUT4_I3_I0
.sym 27994 it_but_1.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 27995 i_Switch_1_SB_LUT4_I2_O
.sym 27996 i_Switch_1_SB_LUT4_I3_I1
.sym 27997 i_Switch_1_SB_LUT4_I3_I0
.sym 27998 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 27999 i_Switch_1_SB_LUT4_I2_O
.sym 28000 i_Switch_1_SB_LUT4_I3_I1
.sym 28001 i_Switch_1_SB_LUT4_I3_I0
.sym 28003 lim_tiks_up[0]
.sym 28008 lim_tiks_up[1]
.sym 28009 lim_tiks_up[0]
.sym 28012 lim_tiks_up[2]
.sym 28013 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28016 lim_tiks_up[3]
.sym 28017 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 28020 lim_tiks_up[4]
.sym 28021 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 28024 lim_tiks_up[5]
.sym 28025 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 28028 lim_tiks_up[6]
.sym 28029 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 28032 lim_tiks_up[7]
.sym 28033 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 28035 lim_tiks_up[0]
.sym 28039 lim_tiks_up[1]
.sym 28040 $PACKER_VCC_NET
.sym 28043 lim_tiks_up[2]
.sym 28044 $PACKER_VCC_NET
.sym 28045 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 28047 lim_tiks_up[3]
.sym 28048 $PACKER_VCC_NET
.sym 28049 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 28051 lim_tiks_up[4]
.sym 28052 $PACKER_VCC_NET
.sym 28053 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 28055 lim_tiks_up[5]
.sym 28056 $PACKER_VCC_NET
.sym 28057 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 28059 lim_tiks_up[6]
.sym 28060 $PACKER_VCC_NET
.sym 28061 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 28063 lim_tiks_up[7]
.sym 28064 $PACKER_VCC_NET
.sym 28065 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 28071 lim_tiks_up[1]
.sym 28072 $PACKER_VCC_NET
.sym 28073 lim_tiks_up[0]
.sym 28081 w_Segment1_B
.sym 28098 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28099 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28100 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28101 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28102 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28103 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28104 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28105 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28109 w_Segment1_A
.sym 28113 w_Segment1_F
.sym 28114 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28115 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28116 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28117 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28118 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28119 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28120 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28121 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28125 w_Segment1_G
.sym 28130 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28131 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28132 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28133 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28141 w_Segment2_F
.sym 28154 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28155 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28156 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28157 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28173 w_Segment2_A
.sym 28182 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28183 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28184 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28185 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28189 w_Segment2_B
.sym 28190 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28191 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28192 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28193 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28354 it_but_1.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 28355 i_Switch_1_SB_LUT4_I2_O
.sym 28356 i_Switch_1_SB_LUT4_I3_I1
.sym 28357 i_Switch_1_SB_LUT4_I3_I0
.sym 28361 it_but_1.cnt_cks[15]
.sym 28362 it_but_1.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 28363 i_Switch_1_SB_LUT4_I2_O
.sym 28364 i_Switch_1_SB_LUT4_I3_I1
.sym 28365 i_Switch_1_SB_LUT4_I3_I0
.sym 28366 i_Switch_1_SB_LUT4_I2_O
.sym 28367 it_but_1.cnt_cks[0]
.sym 28368 i_Switch_1_SB_LUT4_I3_I1
.sym 28369 i_Switch_1_SB_LUT4_I3_I0
.sym 28373 it_but_1.cnt_cks[7]
.sym 28377 it_but_1.cnt_cks[1]
.sym 28381 it_but_1.cnt_cks[0]
.sym 28384 it_but_1.cnt_cks[1]
.sym 28385 it_but_1.cnt_cks[0]
.sym 28386 it_but_1.cnt_cks[7]
.sym 28387 it_but_1.cnt_cks[10]
.sym 28388 it_but_1.cnt_cks[6]
.sym 28389 it_but_1.cnt_cks[5]
.sym 28393 it_but_1.cnt_cks[3]
.sym 28397 it_but_1.cnt_cks[2]
.sym 28401 it_but_1.cnt_cks[6]
.sym 28405 it_but_1.cnt_cks[5]
.sym 28409 it_but_1.cnt_cks[8]
.sym 28413 it_but_1.cnt_cks[9]
.sym 28417 it_but_1.cnt_cks[14]
.sym 28418 it_but_1.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 28419 i_Switch_1_SB_LUT4_I2_O
.sym 28420 i_Switch_1_SB_LUT4_I3_I1
.sym 28421 i_Switch_1_SB_LUT4_I3_I0
.sym 28422 it_but_1.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 28423 i_Switch_1_SB_LUT4_I2_O
.sym 28424 i_Switch_1_SB_LUT4_I3_I1
.sym 28425 i_Switch_1_SB_LUT4_I3_I0
.sym 28426 it_but_1.cnt_cks[12]
.sym 28427 it_but_1.cnt_cks[11]
.sym 28428 it_but_1.cnt_cks[9]
.sym 28429 it_but_1.cnt_cks[8]
.sym 28430 it_but_1.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 28431 i_Switch_1_SB_LUT4_I2_O
.sym 28432 i_Switch_1_SB_LUT4_I3_I1
.sym 28433 i_Switch_1_SB_LUT4_I3_I0
.sym 28434 it_but_1.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 28435 i_Switch_1_SB_LUT4_I2_O
.sym 28436 i_Switch_1_SB_LUT4_I3_I1
.sym 28437 i_Switch_1_SB_LUT4_I3_I0
.sym 28438 it_but_1.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 28439 i_Switch_1_SB_LUT4_I2_O
.sym 28440 i_Switch_1_SB_LUT4_I3_I1
.sym 28441 i_Switch_1_SB_LUT4_I3_I0
.sym 28442 it_but_1.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 28443 i_Switch_1_SB_LUT4_I2_O
.sym 28444 i_Switch_1_SB_LUT4_I3_I1
.sym 28445 i_Switch_1_SB_LUT4_I3_I0
.sym 28446 it_but_1.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 28447 i_Switch_1_SB_LUT4_I2_O
.sym 28448 i_Switch_1_SB_LUT4_I3_I1
.sym 28449 i_Switch_1_SB_LUT4_I3_I0
.sym 28451 it_but_1.cnt_cks[0]
.sym 28456 it_but_1.cnt_cks[1]
.sym 28460 it_but_1.cnt_cks[2]
.sym 28461 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28464 it_but_1.cnt_cks[3]
.sym 28465 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28468 it_but_1.cnt_cks[4]
.sym 28469 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 28472 it_but_1.cnt_cks[5]
.sym 28473 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 28476 it_but_1.cnt_cks[6]
.sym 28477 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 28480 it_but_1.cnt_cks[7]
.sym 28481 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 28484 it_but_1.cnt_cks[8]
.sym 28485 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 28488 it_but_1.cnt_cks[9]
.sym 28489 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 28492 it_but_1.cnt_cks[10]
.sym 28493 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 28496 it_but_1.cnt_cks[11]
.sym 28497 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 28500 it_but_1.cnt_cks[12]
.sym 28501 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 28504 it_but_1.cnt_cks[13]
.sym 28505 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 28508 it_but_1.cnt_cks[14]
.sym 28509 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 28512 it_but_1.cnt_cks[15]
.sym 28513 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 28516 it_but_1.cnt_cks[16]
.sym 28517 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 28520 it_but_1.cnt_cks[17]
.sym 28521 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 28524 it_but_1.cnt_cks[18]
.sym 28525 it_but_1.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 28526 r_Switch_1_SB_LUT4_I3_O
.sym 28527 o_LED_1$SB_IO_OUT
.sym 28528 lim_tiks_up[6]
.sym 28529 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 28530 r_Switch_1_SB_LUT4_I3_O
.sym 28531 o_LED_1$SB_IO_OUT
.sym 28532 lim_tiks_up[2]
.sym 28533 lim_tiks_up[4]
.sym 28534 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I0
.sym 28535 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_4_I1
.sym 28536 o_LED_1$SB_IO_OUT
.sym 28537 r_Switch_1_SB_LUT4_I3_O
.sym 28540 o_LED_2$SB_IO_OUT
.sym 28541 r_Switch_2_SB_LUT4_I3_O
.sym 28542 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 28543 o_LED_1$SB_IO_OUT
.sym 28544 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I2
.sym 28545 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 28546 lim_tiks_up_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 28547 o_LED_1$SB_IO_OUT
.sym 28548 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 28549 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 28550 lim_tiks_up_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 28551 o_LED_1$SB_IO_OUT
.sym 28552 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_3_I2
.sym 28553 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_3_I3
.sym 28554 r_Switch_1_SB_LUT4_I3_O
.sym 28555 o_LED_1$SB_IO_OUT
.sym 28556 lim_tiks_up_SB_LUT4_O_I3
.sym 28557 lim_tiks_up[7]
.sym 28561 lim_tiks_up_SB_LUT4_O_I3
.sym 28562 r_Switch_1_SB_LUT4_I3_O
.sym 28563 o_LED_1$SB_IO_OUT
.sym 28564 lim_tiks_up_SB_LUT4_O_1_I3
.sym 28565 lim_tiks_up[3]
.sym 28566 lim_tiks_up_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28567 o_LED_1$SB_IO_OUT
.sym 28568 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 28569 lim_tiks_up_SB_DFFE_Q_D_SB_LUT4_O_1_I3
.sym 28570 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 28571 o_LED_1$SB_IO_OUT
.sym 28572 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 28573 lim_tiks_up_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 28574 r_Switch_1_SB_LUT4_I3_O
.sym 28575 o_LED_1$SB_IO_OUT
.sym 28576 lim_tiks_up[3]
.sym 28577 lim_tiks_up_SB_LUT4_O_I3
.sym 28579 o_LED_2$SB_IO_OUT
.sym 28580 mul_clock_SB_LUT4_I3_I2
.sym 28581 lim_tiks_up[6]
.sym 28582 o_LED_1$SB_IO_OUT
.sym 28583 lim_tiks_up[0]
.sym 28584 r_Switch_1_SB_LUT4_I3_O
.sym 28585 lim_tiks_up_SB_LUT4_O_1_I3
.sym 28586 r_Switch_1_SB_LUT4_I3_O
.sym 28587 o_LED_1$SB_IO_OUT
.sym 28588 lim_tiks_up[4]
.sym 28589 lim_tiks_up[6]
.sym 28595 o_LED_2$SB_IO_OUT
.sym 28596 lim_tiks_down_SB_LUT4_O_I3
.sym 28597 lim_tiks_up[7]
.sym 28598 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 28599 o_LED_1$SB_IO_OUT
.sym 28600 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 28601 lim_tiks_up_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 28605 lim_tiks_up_SB_LUT4_O_1_I3
.sym 28606 r_Switch_1_SB_LUT4_I3_O
.sym 28607 o_LED_1$SB_IO_OUT
.sym 28608 lim_tiks_up[0]
.sym 28609 lim_tiks_up[2]
.sym 28611 o_LED_2$SB_IO_OUT
.sym 28612 lim_tiks_up_SB_LUT4_O_I3
.sym 28613 lim_tiks_down[5]
.sym 28619 o_LED_2$SB_IO_OUT
.sym 28620 lim_tiks_up[0]
.sym 28621 lim_tiks_down[0]
.sym 28627 o_LED_2$SB_IO_OUT
.sym 28628 lim_tiks_up[4]
.sym 28629 lim_tiks_down[4]
.sym 28630 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28631 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28632 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28633 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28642 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28643 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28644 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28645 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28654 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28655 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28656 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28657 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28659 o_LED_2$SB_IO_OUT
.sym 28660 lim_tiks_down_SB_LUT4_O_2_I3
.sym 28661 lim_tiks_up[3]
.sym 28663 o_LED_2$SB_IO_OUT
.sym 28664 lim_tiks_up_SB_LUT4_O_1_I3
.sym 28665 lim_tiks_down[1]
.sym 28666 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28667 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28668 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28669 disp_0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28671 o_LED_2$SB_IO_OUT
.sym 28672 lim_tiks_down_SB_LUT4_O_3_I3
.sym 28673 lim_tiks_up[2]
.sym 28685 w_Segment2_C
.sym 28686 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28687 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28688 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28689 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28690 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28691 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28692 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28693 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28698 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28699 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28700 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28701 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28702 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 28703 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 28704 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 28705 disp1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 28869 it_but_2.cnt_cks[3]
.sym 28877 it_but_2.cnt_cks[13]
.sym 28881 it_but_2.cnt_cks[6]
.sym 28897 it_but_2.cnt_cks[5]
.sym 28899 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI[1]
.sym 28904 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 28908 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 28912 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 28915 $PACKER_VCC_NET
.sym 28916 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 28920 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 28924 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 28927 $PACKER_VCC_NET
.sym 28928 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 28932 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 28936 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28940 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 28944 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 28947 $PACKER_VCC_NET
.sym 28948 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 28952 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 28955 $PACKER_VCC_NET
.sym 28956 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 28959 $PACKER_VCC_NET
.sym 28960 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 28963 $PACKER_VCC_NET
.sym 28964 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 28967 $PACKER_VCC_NET
.sym 28968 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 28972 i_Switch_2_SB_LUT4_I2_1_I1_SB_CARRY_CO_I1
.sym 28977 $nextpnr_ICESTORM_LC_12$I3
.sym 28978 it_but_1.cnt_cks[3]
.sym 28979 it_but_1.cnt_cks[2]
.sym 28980 it_but_1.cnt_cks[1]
.sym 28981 it_but_1.cnt_cks[0]
.sym 28985 rdy_but_1
.sym 28988 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 28989 i_Switch_1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 28993 it_but_2.cnt_cks[18]
.sym 28996 w_Switch_1
.sym 28997 r_Switch_1
.sym 28998 w_Switch_1
.sym 29004 rdy_but_1
.sym 29005 i_Switch_1_SB_LUT4_I3_O
.sym 29018 i_Switch_1_SB_LUT4_I3_I0
.sym 29019 i_Switch_1_SB_LUT4_I3_I1
.sym 29020 w_Switch_1
.sym 29021 i_Switch_1$SB_IO_IN
.sym 29022 $PACKER_VCC_NET
.sym 29030 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 29031 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 29032 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I2
.sym 29033 mul_clock_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 29046 tik_count[5]
.sym 29047 tik_count[6]
.sym 29048 lim_tiks_up[6]
.sym 29049 lim_tiks_up_SB_LUT4_O_I3
.sym 29050 tik_count[4]
.sym 29051 lim_tiks_up[4]
.sym 29052 tik_count[3]
.sym 29053 lim_tiks_up[3]
.sym 29058 tik_count[5]
.sym 29059 lim_tiks_down[5]
.sym 29060 tik_count[1]
.sym 29061 lim_tiks_down[1]
.sym 29062 tik_count[2]
.sym 29063 lim_tiks_up[2]
.sym 29064 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 29065 lim_tiks_up[0]
.sym 29066 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 29067 o_LED_1$SB_IO_OUT
.sym 29068 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I2
.sym 29069 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_2_I3
.sym 29070 r_Switch_1_SB_LUT4_I3_O
.sym 29071 o_LED_1$SB_IO_OUT
.sym 29072 lim_tiks_down[0]
.sym 29073 lim_tiks_down_SB_LUT4_O_3_I3
.sym 29074 tik_count[1]
.sym 29075 tik_count[7]
.sym 29076 lim_tiks_up[7]
.sym 29077 lim_tiks_up_SB_LUT4_O_1_I3
.sym 29080 o_LED_2$SB_IO_OUT
.sym 29081 r_Switch_2_SB_LUT4_I3_O
.sym 29083 lim_tiks_down[1]
.sym 29084 $PACKER_VCC_NET
.sym 29085 lim_tiks_down[0]
.sym 29088 lim_tiks_down[1]
.sym 29089 lim_tiks_down[0]
.sym 29094 r_Switch_1_SB_LUT4_I3_O
.sym 29095 o_LED_1$SB_IO_OUT
.sym 29096 mul_clock_SB_LUT4_I3_I2
.sym 29097 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29098 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 29099 o_LED_1$SB_IO_OUT
.sym 29100 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 29101 mul_clock_SB_LUT4_I3_I2_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 29102 r_Switch_1_SB_LUT4_I3_O
.sym 29103 o_LED_1$SB_IO_OUT
.sym 29104 lim_tiks_down_SB_LUT4_O_2_I3
.sym 29105 lim_tiks_down[5]
.sym 29106 r_Switch_1_SB_LUT4_I3_O
.sym 29107 o_LED_1$SB_IO_OUT
.sym 29108 lim_tiks_down[5]
.sym 29109 lim_tiks_down_SB_LUT4_O_I3
.sym 29110 r_Switch_1_SB_LUT4_I3_O
.sym 29111 o_LED_1$SB_IO_OUT
.sym 29112 lim_tiks_down[4]
.sym 29113 mul_clock_SB_LUT4_I3_I2
.sym 29114 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29115 o_LED_1$SB_IO_OUT
.sym 29116 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I2
.sym 29117 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_1_I3
.sym 29118 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 29119 o_LED_1$SB_IO_OUT
.sym 29120 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 29121 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 29123 lim_tiks_down[0]
.sym 29128 lim_tiks_down[1]
.sym 29132 lim_tiks_down[2]
.sym 29133 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 29136 lim_tiks_down[3]
.sym 29137 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 29140 lim_tiks_down[4]
.sym 29141 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 29144 lim_tiks_down[5]
.sym 29145 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 29148 lim_tiks_down[6]
.sym 29149 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 29152 lim_tiks_down[7]
.sym 29153 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 29157 lim_tiks_down_SB_LUT4_O_3_I3
.sym 29174 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 29175 o_LED_1$SB_IO_OUT
.sym 29176 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 29177 lim_tiks_down_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 29182 r_Switch_1_SB_LUT4_I3_O
.sym 29183 o_LED_1$SB_IO_OUT
.sym 29184 lim_tiks_down[1]
.sym 29185 lim_tiks_down_SB_LUT4_O_2_I3
.sym 29201 w_Segment2_G
.sym 29209 w_Segment2_D
.sym 29381 it_but_2.cnt_cks[4]
.sym 29383 it_but_2.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 29384 i_Switch_2_SB_LUT4_I2_1_O
.sym 29385 i_Switch_2_SB_LUT4_I2_I1
.sym 29387 it_but_2.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I1
.sym 29388 i_Switch_2_SB_LUT4_I2_1_O
.sym 29389 i_Switch_2_SB_LUT4_I2_I1
.sym 29393 it_but_2.cnt_cks[1]
.sym 29395 it_but_2.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 29396 i_Switch_2_SB_LUT4_I2_1_O
.sym 29397 i_Switch_2_SB_LUT4_I2_I1
.sym 29401 it_but_2.cnt_cks[0]
.sym 29405 it_but_2.cnt_cks[7]
.sym 29409 it_but_2.cnt_cks[2]
.sym 29411 it_but_2.cnt_cks[0]
.sym 29416 it_but_2.cnt_cks[1]
.sym 29420 it_but_2.cnt_cks[2]
.sym 29421 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29424 it_but_2.cnt_cks[3]
.sym 29425 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29428 it_but_2.cnt_cks[4]
.sym 29429 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 29432 it_but_2.cnt_cks[5]
.sym 29433 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 29436 it_but_2.cnt_cks[6]
.sym 29437 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 29440 it_but_2.cnt_cks[7]
.sym 29441 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 29444 it_but_2.cnt_cks[8]
.sym 29445 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 29448 it_but_2.cnt_cks[9]
.sym 29449 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 29452 it_but_2.cnt_cks[10]
.sym 29453 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 29456 it_but_2.cnt_cks[11]
.sym 29457 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 29460 it_but_2.cnt_cks[12]
.sym 29461 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 29464 it_but_2.cnt_cks[13]
.sym 29465 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 29468 it_but_2.cnt_cks[14]
.sym 29469 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 29472 it_but_2.cnt_cks[15]
.sym 29473 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 29476 it_but_2.cnt_cks[16]
.sym 29477 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 29480 it_but_2.cnt_cks[17]
.sym 29481 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 29482 i_Switch_2_SB_LUT4_I2_1_O
.sym 29483 i_Switch_2_SB_LUT4_I2_I1
.sym 29484 it_but_2.cnt_cks[18]
.sym 29485 it_but_2.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 29489 it_but_2.cnt_cks[10]
.sym 29491 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 29492 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29493 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29495 it_but_2.cnt_cks[16]
.sym 29496 it_but_2.cnt_cks[17]
.sym 29497 it_but_2.cnt_cks[18]
.sym 29501 it_but_2.cnt_cks[8]
.sym 29505 it_but_2.cnt_cks[9]
.sym 29525 o_LED_1$SB_IO_OUT
.sym 29540 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 29541 lim_tiks_down[0]
.sym 29546 mul_clock_SB_LUT4_I2_I0
.sym 29547 mul_clock_SB_LUT4_I2_I1
.sym 29548 io_PMOD_4$SB_IO_OUT
.sym 29549 mul_clock_SB_LUT4_I2_I3
.sym 29551 tik_count[6]
.sym 29552 mul_clock_SB_LUT4_I3_I2
.sym 29553 io_PMOD_4$SB_IO_OUT
.sym 29554 mul_clock_SB_LUT4_I2_I0
.sym 29555 mul_clock_SB_LUT4_I2_I1
.sym 29556 io_PMOD_4$SB_IO_OUT
.sym 29557 mul_clock_SB_LUT4_I2_I3
.sym 29558 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 29559 mul_clock_SB_LUT4_I3_O
.sym 29560 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 29561 mul_clock_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 29564 mul_clock_SB_LUT4_I2_1_O
.sym 29565 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 29568 tik_count[4]
.sym 29569 lim_tiks_down[4]
.sym 29571 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 29574 mul_clock_SB_LUT4_I2_1_O
.sym 29576 tik_count[1]
.sym 29577 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[1]
.sym 29578 mul_clock_SB_LUT4_I2_1_O
.sym 29580 tik_count[2]
.sym 29581 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[2]
.sym 29582 mul_clock_SB_LUT4_I2_1_O
.sym 29584 tik_count[3]
.sym 29585 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[3]
.sym 29586 mul_clock_SB_LUT4_I2_1_O
.sym 29588 tik_count[4]
.sym 29589 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[4]
.sym 29590 mul_clock_SB_LUT4_I2_1_O
.sym 29592 tik_count[5]
.sym 29593 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[5]
.sym 29594 mul_clock_SB_LUT4_I2_1_O
.sym 29596 tik_count[6]
.sym 29597 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[6]
.sym 29599 mul_clock_SB_LUT4_I2_1_O
.sym 29600 tik_count[7]
.sym 29601 mul_clock_SB_LUT4_I2_1_O_SB_LUT4_I0_I3[7]
.sym 29602 o_LED_1$SB_IO_OUT
.sym 29603 lim_tiks_down[0]
.sym 29604 lim_tiks_down[1]
.sym 29605 r_Switch_1_SB_LUT4_I3_O
.sym 29606 tik_count[3]
.sym 29607 tik_count[7]
.sym 29608 lim_tiks_down_SB_LUT4_O_I3
.sym 29609 lim_tiks_down_SB_LUT4_O_2_I3
.sym 29613 mul_clock_SB_LUT4_I3_I2
.sym 29617 lim_tiks_down_SB_LUT4_O_I3
.sym 29618 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 29619 lim_tiks_down_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 29620 o_LED_1$SB_IO_OUT
.sym 29621 r_Switch_1_SB_LUT4_I3_O
.sym 29622 r_Switch_1_SB_LUT4_I3_O
.sym 29623 o_LED_1$SB_IO_OUT
.sym 29624 lim_tiks_down_SB_LUT4_O_3_I3
.sym 29625 lim_tiks_down[4]
.sym 29627 mul_clock_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 29628 tik_count[2]
.sym 29629 lim_tiks_down_SB_LUT4_O_3_I3
.sym 29630 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 29631 o_LED_1$SB_IO_OUT
.sym 29632 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 29633 lim_tiks_down_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 29635 lim_tiks_down[0]
.sym 29639 lim_tiks_down[1]
.sym 29640 $PACKER_VCC_NET
.sym 29643 lim_tiks_down[2]
.sym 29644 $PACKER_VCC_NET
.sym 29645 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 29647 lim_tiks_down[3]
.sym 29648 $PACKER_VCC_NET
.sym 29649 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 29651 lim_tiks_down[4]
.sym 29652 $PACKER_VCC_NET
.sym 29653 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 29655 lim_tiks_down[5]
.sym 29656 $PACKER_VCC_NET
.sym 29657 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 29659 lim_tiks_down[6]
.sym 29660 $PACKER_VCC_NET
.sym 29661 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 29663 lim_tiks_down[7]
.sym 29664 $PACKER_VCC_NET
.sym 29665 lim_tiks_down_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 29689 lim_tiks_down_SB_LUT4_O_2_I3
.sym 29709 w_Segment2_E
.sym 29713 w_Segment1_E
.sym 29721 w_Segment1_C
.sym 29862 it_but_4.cnt_cks[14]
.sym 29863 it_but_4.cnt_cks[13]
.sym 29864 it_but_4.cnt_cks[11]
.sym 29865 it_but_4.cnt_cks[10]
.sym 29867 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 29868 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 29869 i_Switch_4_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 29881 it_but_4.cnt_cks[11]
.sym 29889 it_but_4.cnt_cks[14]
.sym 29891 it_but_2.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 29892 i_Switch_2_SB_LUT4_I2_1_O
.sym 29893 i_Switch_2_SB_LUT4_I2_I1
.sym 29894 it_but_2.cnt_cks[7]
.sym 29895 it_but_2.cnt_cks[4]
.sym 29896 it_but_2.cnt_cks[6]
.sym 29897 it_but_2.cnt_cks[5]
.sym 29899 it_but_2.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 29900 i_Switch_2_SB_LUT4_I2_1_O
.sym 29901 i_Switch_2_SB_LUT4_I2_I1
.sym 29904 it_but_2.cnt_cks[1]
.sym 29905 it_but_2.cnt_cks[0]
.sym 29911 it_but_2.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I1
.sym 29912 i_Switch_2_SB_LUT4_I2_1_O
.sym 29913 i_Switch_2_SB_LUT4_I2_I1
.sym 29919 i_Switch_2_SB_LUT4_I2_1_O
.sym 29920 it_but_2.cnt_cks[0]
.sym 29921 i_Switch_2_SB_LUT4_I2_I1
.sym 29923 it_but_2.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 29924 i_Switch_2_SB_LUT4_I2_1_O
.sym 29925 i_Switch_2_SB_LUT4_I2_I1
.sym 29926 it_but_2.cnt_cks[3]
.sym 29927 it_but_2.cnt_cks[2]
.sym 29928 it_but_2.cnt_cks[1]
.sym 29929 it_but_2.cnt_cks[0]
.sym 29931 it_but_2.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.sym 29932 i_Switch_2_SB_LUT4_I2_1_O
.sym 29933 i_Switch_2_SB_LUT4_I2_I1
.sym 29935 i_Switch_2_SB_LUT4_I2_1_I1
.sym 29936 i_Switch_2$SB_IO_IN
.sym 29937 w_Switch_2
.sym 29939 it_but_2.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 29940 i_Switch_2_SB_LUT4_I2_1_O
.sym 29941 i_Switch_2_SB_LUT4_I2_I1
.sym 29943 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 29944 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 29945 i_Switch_2_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 29949 it_but_2.cnt_cks[11]
.sym 29951 it_but_2.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 29952 i_Switch_2_SB_LUT4_I2_1_O
.sym 29953 i_Switch_2_SB_LUT4_I2_I1
.sym 29955 it_but_2.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 29956 i_Switch_2_SB_LUT4_I2_1_O
.sym 29957 i_Switch_2_SB_LUT4_I2_I1
.sym 29959 it_but_2.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I1
.sym 29960 i_Switch_2_SB_LUT4_I2_1_O
.sym 29961 i_Switch_2_SB_LUT4_I2_I1
.sym 29962 it_but_2.cnt_cks[15]
.sym 29963 it_but_2.cnt_cks[14]
.sym 29964 it_but_2.cnt_cks[12]
.sym 29965 it_but_2.cnt_cks[13]
.sym 29967 it_but_2.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I1
.sym 29968 i_Switch_2_SB_LUT4_I2_1_O
.sym 29969 i_Switch_2_SB_LUT4_I2_I1
.sym 29973 it_but_2.cnt_cks[14]
.sym 29975 it_but_2.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 29976 i_Switch_2_SB_LUT4_I2_1_O
.sym 29977 i_Switch_2_SB_LUT4_I2_I1
.sym 29979 it_but_2.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 29980 i_Switch_2_SB_LUT4_I2_1_O
.sym 29981 i_Switch_2_SB_LUT4_I2_I1
.sym 29985 it_but_2.cnt_cks[12]
.sym 29988 r_Switch_4_SB_LUT4_I1_O
.sym 29989 r_Switch_2_SB_LUT4_I3_O
.sym 29993 it_but_2.cnt_cks[16]
.sym 29994 it_but_2.cnt_cks[11]
.sym 29995 it_but_2.cnt_cks[10]
.sym 29996 it_but_2.cnt_cks[9]
.sym 29997 it_but_2.cnt_cks[8]
.sym 29998 w_Switch_4
.sym 30014 w_Switch_4
.sym 30015 r_Switch_4
.sym 30016 w_Switch_3
.sym 30017 r_Switch_3
.sym 30019 r_Switch_2_SB_LUT4_I3_O
.sym 30020 w_Switch_3
.sym 30021 r_Switch_3
.sym 30030 w_Switch_2
.sym 30034 w_Switch_3
.sym 30047 r_Switch_1_SB_LUT4_I3_O
.sym 30048 w_Switch_2
.sym 30049 r_Switch_2
.sym 30062 it_but_3.cnt_cks[4]
.sym 30063 it_but_3.cnt_cks[12]
.sym 30064 it_but_3.cnt_cks[2]
.sym 30065 it_but_3.cnt_cks[1]
.sym 30072 it_but_3.cnt_cks[1]
.sym 30073 it_but_3.cnt_cks[0]
.sym 30080 i_Switch_3_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 30081 i_Switch_3_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 30085 it_but_3.cnt_cks[3]
.sym 30089 it_but_3.cnt_cks[5]
.sym 30093 it_but_3.cnt_cks[7]
.sym 30097 it_but_3.cnt_cks[6]
.sym 30101 it_but_3.cnt_cks[0]
.sym 30105 it_but_3.cnt_cks[4]
.sym 30109 it_but_3.cnt_cks[1]
.sym 30113 it_but_3.cnt_cks[2]
.sym 30115 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 30120 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 30124 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 30128 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 30131 $PACKER_VCC_NET
.sym 30132 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 30136 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 30140 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 30143 $PACKER_VCC_NET
.sym 30144 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 30148 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 30152 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30156 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 30160 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 30163 $PACKER_VCC_NET
.sym 30164 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 30168 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 30171 $PACKER_VCC_NET
.sym 30172 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 30175 $PACKER_VCC_NET
.sym 30176 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 30179 $PACKER_VCC_NET
.sym 30180 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 30183 $PACKER_VCC_NET
.sym 30184 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30188 i_Switch_3_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 30193 $nextpnr_ICESTORM_LC_14$I3
.sym 30213 w_Segment1_D
.sym 30318 it_but_4.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 30319 i_Switch_4_SB_LUT4_I2_O
.sym 30320 i_Switch_4_SB_LUT4_I3_I1
.sym 30321 i_Switch_4_SB_LUT4_I3_I0
.sym 30334 it_but_4.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 30335 i_Switch_4_SB_LUT4_I2_O
.sym 30336 i_Switch_4_SB_LUT4_I3_I1
.sym 30337 i_Switch_4_SB_LUT4_I3_I0
.sym 30338 it_but_4.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 30339 i_Switch_4_SB_LUT4_I2_O
.sym 30340 i_Switch_4_SB_LUT4_I3_I1
.sym 30341 i_Switch_4_SB_LUT4_I3_I0
.sym 30342 it_but_4.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 30343 i_Switch_4_SB_LUT4_I2_O
.sym 30344 i_Switch_4_SB_LUT4_I3_I1
.sym 30345 i_Switch_4_SB_LUT4_I3_I0
.sym 30346 it_but_4.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 30347 i_Switch_4_SB_LUT4_I2_O
.sym 30348 i_Switch_4_SB_LUT4_I3_I1
.sym 30349 i_Switch_4_SB_LUT4_I3_I0
.sym 30353 it_but_4.cnt_cks[3]
.sym 30354 it_but_4.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 30355 i_Switch_4_SB_LUT4_I2_O
.sym 30356 i_Switch_4_SB_LUT4_I3_I1
.sym 30357 i_Switch_4_SB_LUT4_I3_I0
.sym 30358 it_but_4.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 30359 i_Switch_4_SB_LUT4_I2_O
.sym 30360 i_Switch_4_SB_LUT4_I3_I1
.sym 30361 i_Switch_4_SB_LUT4_I3_I0
.sym 30362 it_but_4.cnt_cks[12]
.sym 30363 it_but_4.cnt_cks[15]
.sym 30364 it_but_4.cnt_cks[6]
.sym 30365 it_but_4.cnt_cks[3]
.sym 30366 it_but_4.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 30367 i_Switch_4_SB_LUT4_I2_O
.sym 30368 i_Switch_4_SB_LUT4_I3_I1
.sym 30369 i_Switch_4_SB_LUT4_I3_I0
.sym 30371 it_but_4.cnt_cks[0]
.sym 30376 it_but_4.cnt_cks[1]
.sym 30380 it_but_4.cnt_cks[2]
.sym 30381 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30384 it_but_4.cnt_cks[3]
.sym 30385 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30388 it_but_4.cnt_cks[4]
.sym 30389 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 30392 it_but_4.cnt_cks[5]
.sym 30393 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 30396 it_but_4.cnt_cks[6]
.sym 30397 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 30400 it_but_4.cnt_cks[7]
.sym 30401 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 30404 it_but_4.cnt_cks[8]
.sym 30405 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 30408 it_but_4.cnt_cks[9]
.sym 30409 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 30412 it_but_4.cnt_cks[10]
.sym 30413 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 30416 it_but_4.cnt_cks[11]
.sym 30417 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 30420 it_but_4.cnt_cks[12]
.sym 30421 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 30424 it_but_4.cnt_cks[13]
.sym 30425 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 30428 it_but_4.cnt_cks[14]
.sym 30429 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 30432 it_but_4.cnt_cks[15]
.sym 30433 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 30436 it_but_4.cnt_cks[16]
.sym 30437 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 30440 it_but_4.cnt_cks[17]
.sym 30441 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 30444 it_but_4.cnt_cks[18]
.sym 30445 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 30447 it_but_4.cnt_cks[16]
.sym 30448 it_but_4.cnt_cks[17]
.sym 30449 it_but_4.cnt_cks[18]
.sym 30450 rdy_but_1
.sym 30451 i_Switch_2_SB_LUT4_I2_I1
.sym 30452 i_Switch_2$SB_IO_IN
.sym 30453 w_Switch_2
.sym 30458 i_Switch_4_SB_LUT4_I3_I0
.sym 30459 i_Switch_4_SB_LUT4_I3_I1
.sym 30460 w_Switch_4
.sym 30461 i_Switch_4$SB_IO_IN
.sym 30464 rdy_but_1
.sym 30465 i_Switch_4_SB_LUT4_I3_O
.sym 30473 it_but_2.cnt_cks[15]
.sym 30475 it_but_2.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 30476 i_Switch_2_SB_LUT4_I2_1_O
.sym 30477 i_Switch_2_SB_LUT4_I2_I1
.sym 30485 it_but_4.cnt_cks[17]
.sym 30487 it_but_2.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 30488 i_Switch_2_SB_LUT4_I2_1_O
.sym 30489 i_Switch_2_SB_LUT4_I2_I1
.sym 30517 it_but_2.cnt_cks[17]
.sym 30529 o_LED_2$SB_IO_OUT
.sym 30538 i_Switch_3_SB_LUT4_I3_I0
.sym 30539 i_Switch_3_SB_LUT4_I3_I1
.sym 30540 w_Switch_3
.sym 30541 i_Switch_3$SB_IO_IN
.sym 30556 rdy_but_1
.sym 30557 i_Switch_3_SB_LUT4_I3_O
.sym 30562 it_but_3.cnt_cks_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 30563 i_Switch_3_SB_LUT4_I2_O
.sym 30564 i_Switch_3_SB_LUT4_I3_I1
.sym 30565 i_Switch_3_SB_LUT4_I3_I0
.sym 30566 it_but_3.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 30567 i_Switch_3_SB_LUT4_I2_O
.sym 30568 i_Switch_3_SB_LUT4_I3_I1
.sym 30569 i_Switch_3_SB_LUT4_I3_I0
.sym 30570 it_but_3.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 30571 i_Switch_3_SB_LUT4_I2_O
.sym 30572 i_Switch_3_SB_LUT4_I3_I1
.sym 30573 i_Switch_3_SB_LUT4_I3_I0
.sym 30574 it_but_3.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 30575 i_Switch_3_SB_LUT4_I2_O
.sym 30576 i_Switch_3_SB_LUT4_I3_I1
.sym 30577 i_Switch_3_SB_LUT4_I3_I0
.sym 30578 it_but_3.cnt_cks_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 30579 i_Switch_3_SB_LUT4_I2_O
.sym 30580 i_Switch_3_SB_LUT4_I3_I1
.sym 30581 i_Switch_3_SB_LUT4_I3_I0
.sym 30582 i_Switch_3_SB_LUT4_I2_O
.sym 30583 it_but_3.cnt_cks[0]
.sym 30584 i_Switch_3_SB_LUT4_I3_I1
.sym 30585 i_Switch_3_SB_LUT4_I3_I0
.sym 30586 it_but_3.cnt_cks_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 30587 i_Switch_3_SB_LUT4_I2_O
.sym 30588 i_Switch_3_SB_LUT4_I3_I1
.sym 30589 i_Switch_3_SB_LUT4_I3_I0
.sym 30590 it_but_3.cnt_cks_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 30591 i_Switch_3_SB_LUT4_I2_O
.sym 30592 i_Switch_3_SB_LUT4_I3_I1
.sym 30593 i_Switch_3_SB_LUT4_I3_I0
.sym 30595 i_Switch_3_SB_LUT4_I2_I1
.sym 30596 i_Switch_3$SB_IO_IN
.sym 30597 w_Switch_3
.sym 30598 it_but_3.cnt_cks[7]
.sym 30599 it_but_3.cnt_cks[9]
.sym 30600 it_but_3.cnt_cks[6]
.sym 30601 it_but_3.cnt_cks[5]
.sym 30602 it_but_3.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 30603 i_Switch_3_SB_LUT4_I2_O
.sym 30604 i_Switch_3_SB_LUT4_I3_I1
.sym 30605 i_Switch_3_SB_LUT4_I3_I0
.sym 30606 it_but_3.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 30607 i_Switch_3_SB_LUT4_I2_O
.sym 30608 i_Switch_3_SB_LUT4_I3_I1
.sym 30609 i_Switch_3_SB_LUT4_I3_I0
.sym 30611 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 30612 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 30613 i_Switch_3_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 30614 it_but_3.cnt_cks[15]
.sym 30615 it_but_3.cnt_cks[14]
.sym 30616 it_but_3.cnt_cks[13]
.sym 30617 it_but_3.cnt_cks[10]
.sym 30618 it_but_3.cnt_cks[11]
.sym 30619 it_but_3.cnt_cks[8]
.sym 30620 it_but_3.cnt_cks[3]
.sym 30621 it_but_3.cnt_cks[0]
.sym 30622 it_but_3.cnt_cks_SB_DFFSR_Q_13_D_SB_LUT4_O_I0
.sym 30623 i_Switch_3_SB_LUT4_I2_O
.sym 30624 i_Switch_3_SB_LUT4_I3_I1
.sym 30625 i_Switch_3_SB_LUT4_I3_I0
.sym 30626 it_but_3.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 30627 i_Switch_3_SB_LUT4_I2_O
.sym 30628 i_Switch_3_SB_LUT4_I3_I1
.sym 30629 i_Switch_3_SB_LUT4_I3_I0
.sym 30630 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 30631 i_Switch_3_SB_LUT4_I2_O
.sym 30632 i_Switch_3_SB_LUT4_I3_I1
.sym 30633 i_Switch_3_SB_LUT4_I3_I0
.sym 30635 it_but_3.cnt_cks[16]
.sym 30636 it_but_3.cnt_cks[17]
.sym 30637 it_but_3.cnt_cks[18]
.sym 30641 it_but_3.cnt_cks[9]
.sym 30645 it_but_3.cnt_cks[8]
.sym 30646 it_but_3.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 30647 i_Switch_3_SB_LUT4_I2_O
.sym 30648 i_Switch_3_SB_LUT4_I3_I1
.sym 30649 i_Switch_3_SB_LUT4_I3_I0
.sym 30653 it_but_3.cnt_cks[12]
.sym 30657 it_but_3.cnt_cks[14]
.sym 30665 it_but_3.cnt_cks[15]
.sym 30669 it_but_3.cnt_cks[13]
.sym 30673 it_but_3.cnt_cks[18]
.sym 30677 it_but_3.cnt_cks[11]
.sym 30681 it_but_3.cnt_cks[17]
.sym 30689 it_but_3.cnt_cks[10]
.sym 30697 it_but_3.cnt_cks[16]
.sym 30850 it_but_4.cnt_cks[7]
.sym 30851 it_but_4.cnt_cks[9]
.sym 30852 it_but_4.cnt_cks[8]
.sym 30853 it_but_4.cnt_cks[5]
.sym 30854 it_but_4.cnt_cks_SB_DFFSR_Q_14_D_SB_LUT4_O_I0
.sym 30855 i_Switch_4_SB_LUT4_I2_O
.sym 30856 i_Switch_4_SB_LUT4_I3_I1
.sym 30857 i_Switch_4_SB_LUT4_I3_I0
.sym 30859 i_Switch_4_SB_LUT4_I2_I1
.sym 30860 i_Switch_4$SB_IO_IN
.sym 30861 w_Switch_4
.sym 30865 it_but_4.cnt_cks[5]
.sym 30868 i_Switch_4_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 30869 i_Switch_4_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 30870 it_but_4.cnt_cks[4]
.sym 30871 it_but_4.cnt_cks[2]
.sym 30872 it_but_4.cnt_cks[1]
.sym 30873 it_but_4.cnt_cks[0]
.sym 30877 it_but_4.cnt_cks[7]
.sym 30881 it_but_4.cnt_cks[2]
.sym 30883 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI[1]
.sym 30888 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 30892 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 30896 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 30899 $PACKER_VCC_NET
.sym 30900 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 30904 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 30908 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 30911 $PACKER_VCC_NET
.sym 30912 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 30916 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 30920 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30924 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 30928 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 30931 $PACKER_VCC_NET
.sym 30932 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 30936 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 30939 $PACKER_VCC_NET
.sym 30940 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 30943 $PACKER_VCC_NET
.sym 30944 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 30947 $PACKER_VCC_NET
.sym 30948 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 30951 $PACKER_VCC_NET
.sym 30952 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30956 i_Switch_4_SB_LUT4_I2_I1_SB_CARRY_CO_I1
.sym 30961 $nextpnr_ICESTORM_LC_16$I3
.sym 30962 it_but_4.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 30963 i_Switch_4_SB_LUT4_I2_O
.sym 30964 i_Switch_4_SB_LUT4_I3_I1
.sym 30965 i_Switch_4_SB_LUT4_I3_I0
.sym 30969 it_but_4.cnt_cks[12]
.sym 30970 it_but_4.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 30971 i_Switch_4_SB_LUT4_I2_O
.sym 30972 i_Switch_4_SB_LUT4_I3_I1
.sym 30973 i_Switch_4_SB_LUT4_I3_I0
.sym 30974 it_but_4.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 30975 i_Switch_4_SB_LUT4_I2_O
.sym 30976 i_Switch_4_SB_LUT4_I3_I1
.sym 30977 i_Switch_4_SB_LUT4_I3_I0
.sym 30981 it_but_4.cnt_cks[16]
.sym 31075 it_but_3.cnt_cks[0]
.sym 31080 it_but_3.cnt_cks[1]
.sym 31084 it_but_3.cnt_cks[2]
.sym 31085 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31088 it_but_3.cnt_cks[3]
.sym 31089 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31092 it_but_3.cnt_cks[4]
.sym 31093 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 31096 it_but_3.cnt_cks[5]
.sym 31097 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 31100 it_but_3.cnt_cks[6]
.sym 31101 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 31104 it_but_3.cnt_cks[7]
.sym 31105 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 31108 it_but_3.cnt_cks[8]
.sym 31109 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 31112 it_but_3.cnt_cks[9]
.sym 31113 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 31116 it_but_3.cnt_cks[10]
.sym 31117 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[10]
.sym 31120 it_but_3.cnt_cks[11]
.sym 31121 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[11]
.sym 31124 it_but_3.cnt_cks[12]
.sym 31125 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[12]
.sym 31128 it_but_3.cnt_cks[13]
.sym 31129 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[13]
.sym 31132 it_but_3.cnt_cks[14]
.sym 31133 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[14]
.sym 31136 it_but_3.cnt_cks[15]
.sym 31137 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[15]
.sym 31140 it_but_3.cnt_cks[16]
.sym 31141 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[16]
.sym 31144 it_but_3.cnt_cks[17]
.sym 31145 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[17]
.sym 31148 it_but_3.cnt_cks[18]
.sym 31149 it_but_3.cnt_cks_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[18]
.sym 31150 it_but_3.cnt_cks_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 31151 i_Switch_3_SB_LUT4_I2_O
.sym 31152 i_Switch_3_SB_LUT4_I3_I1
.sym 31153 i_Switch_3_SB_LUT4_I3_I0
.sym 31154 it_but_3.cnt_cks_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 31155 i_Switch_3_SB_LUT4_I2_O
.sym 31156 i_Switch_3_SB_LUT4_I3_I1
.sym 31157 i_Switch_3_SB_LUT4_I3_I0
.sym 31158 it_but_3.cnt_cks_SB_DFFSR_Q_8_D_SB_LUT4_O_I0
.sym 31159 i_Switch_3_SB_LUT4_I2_O
.sym 31160 i_Switch_3_SB_LUT4_I3_I1
.sym 31161 i_Switch_3_SB_LUT4_I3_I0
.sym 31162 it_but_3.cnt_cks_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 31163 i_Switch_3_SB_LUT4_I2_O
.sym 31164 i_Switch_3_SB_LUT4_I3_I1
.sym 31165 i_Switch_3_SB_LUT4_I3_I0
.sym 31166 it_but_3.cnt_cks_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 31167 i_Switch_3_SB_LUT4_I2_O
.sym 31168 i_Switch_3_SB_LUT4_I3_I1
.sym 31169 i_Switch_3_SB_LUT4_I3_I0
.sym 31372 it_but_4.cnt_cks[1]
.sym 31373 it_but_4.cnt_cks[0]
.sym 31378 it_but_4.cnt_cks_SB_DFFSR_Q_17_D_SB_LUT4_O_I0
.sym 31379 i_Switch_4_SB_LUT4_I2_O
.sym 31380 i_Switch_4_SB_LUT4_I3_I1
.sym 31381 i_Switch_4_SB_LUT4_I3_I0
.sym 31389 it_but_4.cnt_cks[1]
.sym 31390 i_Switch_4_SB_LUT4_I2_O
.sym 31391 it_but_4.cnt_cks[0]
.sym 31392 i_Switch_4_SB_LUT4_I3_I1
.sym 31393 i_Switch_4_SB_LUT4_I3_I0
.sym 31394 it_but_4.cnt_cks_SB_DFFSR_Q_9_D_SB_LUT4_O_I0
.sym 31395 i_Switch_4_SB_LUT4_I2_O
.sym 31396 i_Switch_4_SB_LUT4_I3_I1
.sym 31397 i_Switch_4_SB_LUT4_I3_I0
.sym 31398 it_but_4.cnt_cks_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 31399 i_Switch_4_SB_LUT4_I2_O
.sym 31400 i_Switch_4_SB_LUT4_I3_I1
.sym 31401 i_Switch_4_SB_LUT4_I3_I0
.sym 31402 it_but_4.cnt_cks_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 31403 i_Switch_4_SB_LUT4_I2_O
.sym 31404 i_Switch_4_SB_LUT4_I3_I1
.sym 31405 i_Switch_4_SB_LUT4_I3_I0
.sym 31406 it_but_4.cnt_cks_SB_DFFSR_Q_10_D_SB_LUT4_O_I0
.sym 31407 i_Switch_4_SB_LUT4_I2_O
.sym 31408 i_Switch_4_SB_LUT4_I3_I1
.sym 31409 i_Switch_4_SB_LUT4_I3_I0
.sym 31413 it_but_4.cnt_cks[0]
.sym 31417 it_but_4.cnt_cks[4]
.sym 31421 it_but_4.cnt_cks[6]
.sym 31422 it_but_4.cnt_cks_SB_DFFSR_Q_12_D_SB_LUT4_O_I0
.sym 31423 i_Switch_4_SB_LUT4_I2_O
.sym 31424 i_Switch_4_SB_LUT4_I3_I1
.sym 31425 i_Switch_4_SB_LUT4_I3_I0
.sym 31429 it_but_4.cnt_cks[9]
.sym 31437 it_but_4.cnt_cks[15]
.sym 31441 it_but_4.cnt_cks[10]
.sym 31453 it_but_4.cnt_cks[13]
.sym 31457 it_but_4.cnt_cks[8]
.sym 31473 it_but_4.cnt_cks[18]
.sym 32517 $PACKER_GND_NET
