[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ForeachForeach/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ForeachForeach/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<100> s<99> l<1:1> el<1:0>
n<> u<2> t<Package> p<97> s<3> l<1:1> el<1:8>
n<uvm> u<3> t<StringConst> p<97> s<24> l<1:9> el<1:12>
n<uvm_phase> u<4> t<StringConst> p<22> s<19> l<3:7> el<3:16>
n<> u<5> t<IntVec_TypeBit> p<6> l<4:3> el<4:6>
n<> u<6> t<Data_type> p<16> c<5> s<15> l<4:3> el<4:6>
n<m_predecessors> u<7> t<StringConst> p<14> s<13> l<4:8> el<4:22>
n<uvm_phase> u<8> t<StringConst> p<9> l<4:23> el<4:32>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:23> el<4:32>
n<> u<10> t<Constant_primary> p<11> c<9> l<4:23> el<4:32>
n<> u<11> t<Constant_expression> p<12> c<10> l<4:23> el<4:32>
n<> u<12> t<Unpacked_dimension> p<13> c<11> l<4:22> el<4:33>
n<> u<13> t<Variable_dimension> p<14> c<12> l<4:22> el<4:33>
n<> u<14> t<Variable_decl_assignment> p<15> c<7> l<4:8> el<4:33>
n<> u<15> t<List_of_variable_decl_assignments> p<16> c<14> l<4:8> el<4:33>
n<> u<16> t<Variable_declaration> p<17> c<6> l<4:3> el<4:34>
n<> u<17> t<Data_declaration> p<18> c<16> l<4:3> el<4:34>
n<> u<18> t<Class_property> p<19> c<17> l<4:3> el<4:34>
n<> u<19> t<Class_item> p<22> c<18> s<21> l<4:3> el<4:34>
n<> u<20> t<Class> p<22> s<4> l<3:1> el<3:6>
n<> u<21> t<Endclass> p<22> l<5:1> el<5:9>
n<> u<22> t<Class_declaration> p<23> c<20> l<3:1> el<5:9>
n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<3:1> el<5:9>
n<> u<24> t<Package_item> p<97> c<23> s<95> l<3:1> el<5:9>
n<> u<25> t<Function_data_type> p<26> l<8:12> el<8:16>
n<> u<26> t<Function_data_type_or_implicit> p<92> c<25> s<29> l<8:12> el<8:16>
n<uvm_phase> u<27> t<StringConst> p<28> l<8:17> el<8:26>
n<> u<28> t<Class_type> p<29> c<27> l<8:17> el<8:26>
n<> u<29> t<Class_scope> p<92> c<28> s<30> l<8:17> el<8:28>
n<get_adjacent_predecessor_nodes> u<30> t<StringConst> p<92> s<44> l<8:28> el<8:58>
n<> u<31> t<IntVec_TypeBit> p<32> l<11:6> el<11:9>
n<> u<32> t<Data_type> p<42> c<31> s<41> l<11:6> el<11:9>
n<predecessors> u<33> t<StringConst> p<40> s<39> l<11:10> el<11:22>
n<uvm_phase> u<34> t<StringConst> p<35> l<11:23> el<11:32>
n<> u<35> t<Primary_literal> p<36> c<34> l<11:23> el<11:32>
n<> u<36> t<Constant_primary> p<37> c<35> l<11:23> el<11:32>
n<> u<37> t<Constant_expression> p<38> c<36> l<11:23> el<11:32>
n<> u<38> t<Unpacked_dimension> p<39> c<37> l<11:22> el<11:33>
n<> u<39> t<Variable_dimension> p<40> c<38> l<11:22> el<11:33>
n<> u<40> t<Variable_decl_assignment> p<41> c<33> l<11:10> el<11:33>
n<> u<41> t<List_of_variable_decl_assignments> p<42> c<40> l<11:10> el<11:33>
n<> u<42> t<Variable_declaration> p<43> c<32> l<11:6> el<11:34>
n<> u<43> t<Data_declaration> p<44> c<42> l<11:6> el<11:34>
n<> u<44> t<Block_item_declaration> p<92> c<43> s<90> l<11:6> el<11:34>
n<predecessors> u<45> t<StringConst> p<46> l<13:15> el<13:27>
n<> u<46> t<Ps_or_hierarchical_array_identifier> p<87> c<45> s<48> l<13:15> el<13:27>
n<p> u<47> t<StringConst> p<48> l<13:28> el<13:29>
n<> u<48> t<Loop_variables> p<87> c<47> s<85> l<13:28> el<13:29>
n<p> u<49> t<StringConst> p<51> s<50> l<14:21> el<14:22>
n<m_predecessors> u<50> t<StringConst> p<51> l<14:23> el<14:37>
n<> u<51> t<Ps_or_hierarchical_array_identifier> p<78> c<49> s<53> l<14:21> el<14:37>
n<next_p> u<52> t<StringConst> p<53> l<14:38> el<14:44>
n<> u<53> t<Loop_variables> p<78> c<52> s<76> l<14:38> el<14:44>
n<predecessors> u<54> t<StringConst> p<55> l<15:14> el<15:26>
n<> u<55> t<Ps_or_hierarchical_identifier> p<62> c<54> s<61> l<15:14> el<15:26>
n<next_p> u<56> t<StringConst> p<57> l<15:27> el<15:33>
n<> u<57> t<Primary_literal> p<58> c<56> l<15:27> el<15:33>
n<> u<58> t<Primary> p<59> c<57> l<15:27> el<15:33>
n<> u<59> t<Expression> p<60> c<58> l<15:27> el<15:33>
n<> u<60> t<Bit_select> p<61> c<59> l<15:26> el<15:34>
n<> u<61> t<Select> p<62> c<60> l<15:26> el<15:34>
n<> u<62> t<Variable_lvalue> p<68> c<55> s<63> l<15:14> el<15:34>
n<> u<63> t<AssignOp_Assign> p<68> s<67> l<15:35> el<15:36>
n<1> u<64> t<IntConst> p<65> l<15:37> el<15:38>
n<> u<65> t<Primary_literal> p<66> c<64> l<15:37> el<15:38>
n<> u<66> t<Primary> p<67> c<65> l<15:37> el<15:38>
n<> u<67> t<Expression> p<68> c<66> l<15:37> el<15:38>
n<> u<68> t<Operator_assignment> p<69> c<62> l<15:14> el<15:38>
n<> u<69> t<Blocking_assignment> p<70> c<68> l<15:14> el<15:38>
n<> u<70> t<Statement_item> p<71> c<69> l<15:14> el<15:39>
n<> u<71> t<Statement> p<72> c<70> l<15:14> el<15:39>
n<> u<72> t<Statement_or_null> p<74> c<71> s<73> l<15:14> el<15:39>
n<> u<73> t<End> p<74> l<16:12> el<16:15>
n<> u<74> t<Seq_block> p<75> c<72> l<14:47> el<16:15>
n<> u<75> t<Statement_item> p<76> c<74> l<14:47> el<16:15>
n<> u<76> t<Statement> p<78> c<75> l<14:47> el<16:15>
n<> u<77> t<Foreach> p<78> s<51> l<14:12> el<14:19>
n<> u<78> t<Loop_statement> p<79> c<77> l<14:12> el<16:15>
n<> u<79> t<Statement_item> p<80> c<78> l<14:12> el<16:15>
n<> u<80> t<Statement> p<81> c<79> l<14:12> el<16:15>
n<> u<81> t<Statement_or_null> p<83> c<80> s<82> l<14:12> el<16:15>
n<> u<82> t<End> p<83> l<17:6> el<17:9>
n<> u<83> t<Seq_block> p<84> c<81> l<13:32> el<17:9>
n<> u<84> t<Statement_item> p<85> c<83> l<13:32> el<17:9>
n<> u<85> t<Statement> p<87> c<84> l<13:32> el<17:9>
n<> u<86> t<Foreach> p<87> s<46> l<13:6> el<13:13>
n<> u<87> t<Loop_statement> p<88> c<86> l<13:6> el<17:9>
n<> u<88> t<Statement_item> p<89> c<87> l<13:6> el<17:9>
n<> u<89> t<Statement> p<90> c<88> l<13:6> el<17:9>
n<> u<90> t<Function_statement_or_null> p<92> c<89> s<91> l<13:6> el<17:9>
n<> u<91> t<Endfunction> p<92> l<20:3> el<20:14>
n<> u<92> t<Function_body_declaration> p<93> c<26> l<8:12> el<20:14>
n<> u<93> t<Function_declaration> p<94> c<92> l<8:3> el<20:14>
n<> u<94> t<Package_or_generate_item_declaration> p<95> c<93> l<8:3> el<20:14>
n<> u<95> t<Package_item> p<97> c<94> s<96> l<8:3> el<20:14>
n<> u<96> t<Endpackage> p<97> l<23:1> el<23:11>
n<> u<97> t<Package_declaration> p<98> c<2> l<1:1> el<23:11>
n<> u<98> t<Description> p<99> c<97> l<1:1> el<23:11>
n<> u<99> t<Source_text> p<100> c<98> l<1:1> el<23:11>
n<> u<100> t<Top_level_rule> c<1> l<1:1> el<24:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ForeachForeach/dut.sv:1:1: No timescale set for "uvm".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ForeachForeach/dut.sv:1:1: Compile package "uvm".

[INF:CP0302] ${SURELOG_DIR}/tests/ForeachForeach/dut.sv:3:1: Compile class "uvm::uvm_phase".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         3
array_var                                              3
assignment                                             2
begin                                                  6
bit_select                                             2
bit_typespec                                           3
bit_var                                                3
class_defn                                             1
class_typespec                                         3
class_var                                              2
constant                                              11
design                                                 1
foreach_stmt                                           4
function                                               2
hier_path                                              3
module_inst                                            4
package                                                2
range                                                  6
ref_obj                                               13
ref_typespec                                          23
ref_var                                                6
unsupported_typespec                                   6
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         3
array_var                                              8
assignment                                             4
begin                                                 12
bit_select                                             4
bit_typespec                                           3
bit_var                                               10
class_defn                                             1
class_typespec                                         3
class_var                                              4
constant                                              11
design                                                 1
foreach_stmt                                           8
function                                               4
hier_path                                              5
module_inst                                            4
package                                                2
range                                                  6
ref_obj                                               19
ref_typespec                                          41
ref_var                                               10
unsupported_typespec                                   6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForeachForeach/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ForeachForeach/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ForeachForeach/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:uvm
  |vpiFullName:uvm::
  |vpiDefName:uvm
  |vpiTaskFunc:
  \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
    |vpiParent:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
    |vpiName:uvm_phase::get_adjacent_predecessor_nodes
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
    |vpiVariables:
    \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
      |vpiParent:
      \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
      |vpiTypespec:
      \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
        |vpiParent:
        \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
        |vpiActual:
        \_array_typespec: , line:11:10
      |vpiName:predecessors
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
      |vpiArrayType:3
      |vpiReg:
      \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
        |vpiParent:
        \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
        |vpiTypespec:
        \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
          |vpiParent:
          \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
          |vpiActual:
          \_bit_typespec: , line:11:6, endln:11:9
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
    |vpiVisibility:1
    |vpiStmt:
    \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
      |vpiParent:
      \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
      |vpiVariables:
      \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:11:10, endln:11:22
        |vpiParent:
        \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
        |vpiTypespec:
        \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
          |vpiParent:
          \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:11:10, endln:11:22
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiActual:
          \_bit_typespec: , line:11:6, endln:11:9
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
      |vpiVariables:
      \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
        |vpiParent:
        \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
        |vpiTypespec:
        \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
          |vpiParent:
          \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
          |vpiActual:
          \_array_typespec: , line:11:10
        |vpiName:predecessors
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
        |vpiArrayType:3
        |vpiReg:
        \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiParent:
          \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiTypespec:
          \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
            |vpiParent:
            \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
            |vpiActual:
            \_bit_typespec: , line:11:6, endln:11:9
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
      |vpiStmt:
      \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
        |vpiParent:
        \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiVariables:
        \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:13:15, endln:13:27
          |vpiParent:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
          |vpiTypespec:
          \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
            |vpiParent:
            \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:13:15, endln:13:27
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
            |vpiActual:
            \_unsupported_typespec: (predecessors), line:13:15, endln:13:27
          |vpiName:predecessors
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
          |vpiActual:
          \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
        |vpiLoopVars:
        \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
          |vpiParent:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
          |vpiTypespec:
          \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p)
            |vpiParent:
            \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
            |vpiActual:
            \_unsupported_typespec: (p), line:13:28, endln:13:29
          |vpiName:p
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
          |vpiActual:
          \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
        |vpiStmt:
        \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
          |vpiParent:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiStmt:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
            |vpiParent:
            \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
            |vpiVariables:
            \_hier_path: (p.m_predecessors)
              |vpiParent:
              \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
              |vpiFullName:p.m_predecessors
              |vpiActual:
              \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:14:21, endln:14:22
                |vpiParent:
                \_hier_path: (p.m_predecessors)
                |vpiName:p
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
                |vpiActual:
                \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
              |vpiActual:
              \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors)
                |vpiParent:
                \_hier_path: (p.m_predecessors)
                |vpiName:m_predecessors
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors
            |vpiLoopVars:
            \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
              |vpiParent:
              \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
              |vpiTypespec:
              \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p)
                |vpiParent:
                \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
                |vpiActual:
                \_unsupported_typespec: (next_p), line:14:38, endln:14:44
              |vpiName:next_p
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
              |vpiActual:
              \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
            |vpiStmt:
            \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
              |vpiParent:
              \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
              |vpiStmt:
              \_assignment: , line:15:14, endln:15:38
                |vpiParent:
                \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:15:37, endln:15:38
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiLhs:
                \_bit_select: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:14, endln:15:34
                  |vpiParent:
                  \_assignment: , line:15:14, endln:15:38
                  |vpiName:predecessors
                  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
                  |vpiActual:
                  \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
                  |vpiIndex:
                  \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:15:27, endln:15:33
                    |vpiParent:
                    \_bit_select: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:14, endln:15:34
                    |vpiName:next_p
                    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
                    |vpiActual:
                    \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
    |vpiInstance:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
|uhdmtopPackages:
\_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:uvm
  |vpiFullName:uvm::
  |vpiDefName:uvm
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
    |vpiParent:
    \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
    |vpiName:uvm_phase
    |vpiFullName:uvm::uvm_phase
    |vpiVariables:
    \_array_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
      |vpiParent:
      \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
      |vpiSize:1
      |vpiTypespec:
      \_ref_typespec: (uvm::uvm_phase::m_predecessors)
        |vpiParent:
        \_array_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
        |vpiFullName:uvm::uvm_phase::m_predecessors
        |vpiActual:
        \_array_typespec: 
      |vpiName:m_predecessors
      |vpiFullName:uvm::uvm_phase::m_predecessors
      |vpiAutomatic:1
      |vpiRandType:1
      |vpiVisibility:1
      |vpiArrayType:3
      |vpiReg:
      \_bit_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
        |vpiParent:
        \_array_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
        |vpiTypespec:
        \_ref_typespec: (uvm::uvm_phase::m_predecessors)
          |vpiParent:
          \_bit_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
          |vpiFullName:uvm::uvm_phase::m_predecessors
          |vpiActual:
          \_bit_typespec: , line:4:3, endln:4:6
        |vpiFullName:uvm::uvm_phase::m_predecessors
    |vpiMethod:
    \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
      |vpiParent:
      \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
      |vpiName:get_adjacent_predecessor_nodes
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
      |vpiVariables:
      \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
        |vpiParent:
        \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
        |vpiTypespec:
        \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
          |vpiParent:
          \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
          |vpiActual:
          \_array_typespec: , line:11:10
        |vpiName:predecessors
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
        |vpiArrayType:3
        |vpiReg:
        \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiParent:
          \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiTypespec:
          \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
            |vpiParent:
            \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
            |vpiActual:
            \_bit_typespec: , line:11:6, endln:11:9
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
      |vpiVisibility:1
      |vpiStmt:
      \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
        |vpiParent:
        \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiVariables:
        \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:11:10, endln:11:22
          |vpiParent:
          \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
          |vpiTypespec:
          \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes)
            |vpiParent:
            \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:11:10, endln:11:22
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
            |vpiActual:
            \_bit_typespec: , line:11:6, endln:11:9
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiVariables:
        \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiParent:
          \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
          |vpiTypespec:
          \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
            |vpiParent:
            \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
            |vpiActual:
            \_array_typespec: , line:11:10
          |vpiName:predecessors
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
          |vpiArrayType:3
          |vpiReg:
          \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
            |vpiParent:
            \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
            |vpiTypespec:
            \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
              |vpiParent:
              \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
              |vpiActual:
              \_bit_typespec: , line:11:6, endln:11:9
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
        |vpiStmt:
        \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
          |vpiParent:
          \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiVariables:
          \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:13:15, endln:13:27
            |vpiParent:
            \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
            |vpiTypespec:
            \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
              |vpiParent:
              \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:13:15, endln:13:27
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
              |vpiActual:
              \_array_typespec: , line:11:10
            |vpiName:predecessors
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
            |vpiActual:
            \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
          |vpiLoopVars:
          \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
            |vpiParent:
            \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
            |vpiTypespec:
            \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p)
              |vpiParent:
              \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
              |vpiActual:
              \_class_typespec: (uvm_phase), line:11:23, endln:11:32
            |vpiName:p
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
          |vpiStmt:
          \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
            |vpiParent:
            \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
            |vpiStmt:
            \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
              |vpiParent:
              \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
              |vpiVariables:
              \_hier_path: (p.m_predecessors)
                |vpiParent:
                \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
                |vpiFullName:p.m_predecessors
                |vpiActual:
                \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:14:21, endln:14:22
                  |vpiParent:
                  \_hier_path: (p.m_predecessors)
                  |vpiName:p
                  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
                  |vpiActual:
                  \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
                |vpiActual:
                \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors)
                  |vpiParent:
                  \_hier_path: (p.m_predecessors)
                  |vpiName:m_predecessors
                  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors
                  |vpiActual:
                  \_array_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
              |vpiLoopVars:
              \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
                |vpiParent:
                \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
                |vpiTypespec:
                \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p)
                  |vpiParent:
                  \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
                  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
                  |vpiActual:
                  \_class_typespec: (uvm_phase), line:4:23, endln:4:32
                |vpiName:next_p
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
              |vpiStmt:
              \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
                |vpiParent:
                \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
                |vpiStmt:
                \_assignment: , line:15:14, endln:15:38
                  |vpiParent:
                  \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_constant: , line:15:37, endln:15:38
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                  |vpiLhs:
                  \_bit_select: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:14, endln:15:34
                    |vpiParent:
                    \_assignment: , line:15:14, endln:15:38
                    |vpiName:predecessors
                    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
                    |vpiActual:
                    \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
                    |vpiIndex:
                    \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:15:27, endln:15:33
                      |vpiParent:
                      \_bit_select: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:14, endln:15:34
                      |vpiName:next_p
                      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
                      |vpiActual:
                      \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
      |vpiInstance:
      \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
\_weaklyReferenced:
\_class_typespec: (uvm_phase), line:11:23, endln:11:32
  |vpiName:uvm_phase
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
  |vpiClassDefn:
  \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
\_bit_typespec: , line:11:6, endln:11:9
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
\_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
  |vpiParent:
  \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
  |vpiTypespec:
  \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
    |vpiParent:
    \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
    |vpiActual:
    \_array_typespec: , line:11:10
  |vpiName:predecessors
  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
  |vpiArrayType:3
  |vpiReg:
  \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
    |vpiParent:
    \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
    |vpiTypespec:
    \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
      |vpiParent:
      \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
      |vpiActual:
      \_bit_typespec: , line:11:6, endln:11:9
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
\_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
  |vpiParent:
  \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
  |vpiVariables:
  \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
  |vpiVariables:
  \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
  |vpiStmt:
  \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
    |vpiParent:
    \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
    |vpiVariables:
    \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:13:15, endln:13:27
      |vpiParent:
      \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
      |vpiTypespec:
      \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
        |vpiParent:
        \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:13:15, endln:13:27
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
        |vpiActual:
        \_array_typespec: , line:11:10
      |vpiName:predecessors
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
    |vpiLoopVars:
    \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
      |vpiParent:
      \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
      |vpiTypespec:
      \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p)
        |vpiParent:
        \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
        |vpiActual:
        \_class_typespec: (uvm_phase), line:11:23, endln:11:32
      |vpiName:p
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
    |vpiStmt:
    \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
      |vpiParent:
      \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
      |vpiStmt:
      \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
        |vpiParent:
        \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiVariables:
        \_hier_path: (p.m_predecessors)
          |vpiParent:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
          |vpiFullName:p.m_predecessors
          |vpiActual:
          \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:14:21, endln:14:22
            |vpiParent:
            \_hier_path: (p.m_predecessors)
            |vpiName:p
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
          |vpiActual:
          \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors)
            |vpiParent:
            \_hier_path: (p.m_predecessors)
            |vpiName:m_predecessors
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors
        |vpiLoopVars:
        \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
          |vpiParent:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
          |vpiTypespec:
          \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p)
            |vpiParent:
            \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
            |vpiActual:
            \_class_typespec: (uvm_phase), line:4:23, endln:4:32
          |vpiName:next_p
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
        |vpiStmt:
        \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
          |vpiParent:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiStmt:
          \_assignment: , line:15:14, endln:15:38
            |vpiParent:
            \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:15:37, endln:15:38
            |vpiLhs:
            \_bit_select: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:14, endln:15:34
              |vpiParent:
              \_assignment: , line:15:14, endln:15:38
              |vpiName:predecessors
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
              |vpiIndex:
              \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:15:27, endln:15:33
                |vpiParent:
                \_bit_select: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:14, endln:15:34
                |vpiName:next_p
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
                |vpiActual:
                \_class_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
\_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
  |vpiParent:
  \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
  |vpiName:get_adjacent_predecessor_nodes
  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
  |vpiVariables:
  \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
  |vpiVisibility:1
  |vpiStmt:
  \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
\_array_typespec: , line:11:10
  |vpiRange:
  \_range: 
    |vpiParent:
    \_array_typespec: , line:11:10
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |vpiDecompile:associative
      |STRING:associative
      |vpiTypespec:
      \_ref_typespec: 
        |vpiParent:
        \_constant: 
        |vpiActual:
        \_class_typespec: (uvm_phase), line:11:23, endln:11:32
      |vpiConstType:6
  |vpiIndexTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_array_typespec: , line:11:10
    |vpiActual:
    \_class_typespec: (uvm_phase), line:11:23, endln:11:32
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_array_typespec: , line:11:10
    |vpiActual:
    \_bit_typespec: , line:11:6, endln:11:9
\_bit_typespec: , line:11:6, endln:11:9
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
\_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
  |vpiParent:
  \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
  |vpiTypespec:
  \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
    |vpiParent:
    \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
    |vpiActual:
    \_array_typespec: , line:11:10
  |vpiName:predecessors
  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
  |vpiArrayType:3
  |vpiReg:
  \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
    |vpiParent:
    \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
    |vpiTypespec:
    \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
      |vpiParent:
      \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
      |vpiActual:
      \_bit_typespec: , line:11:6, endln:11:9
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
\_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
  |vpiParent:
  \_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
  |vpiVariables:
  \_bit_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
  |vpiVariables:
  \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
  |vpiStmt:
  \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
    |vpiParent:
    \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
    |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
    |vpiVariables:
    \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:13:15, endln:13:27
      |vpiParent:
      \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
      |vpiTypespec:
      \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors)
        |vpiParent:
        \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:13:15, endln:13:27
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
        |vpiActual:
        \_unsupported_typespec: (predecessors), line:13:15, endln:13:27
      |vpiName:predecessors
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
    |vpiLoopVars:
    \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
      |vpiParent:
      \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
      |vpiTypespec:
      \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p)
        |vpiParent:
        \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
        |vpiActual:
        \_unsupported_typespec: (p), line:13:28, endln:13:29
      |vpiName:p
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
    |vpiStmt:
    \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
      |vpiParent:
      \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:13:13
      |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
      |vpiStmt:
      \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
        |vpiParent:
        \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:32, endln:17:9
        |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
        |vpiVariables:
        \_hier_path: (p.m_predecessors)
          |vpiParent:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
          |vpiFullName:p.m_predecessors
          |vpiActual:
          \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:14:21, endln:14:22
            |vpiParent:
            \_hier_path: (p.m_predecessors)
            |vpiName:p
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::p
            |vpiActual:
            \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
          |vpiActual:
          \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors)
            |vpiParent:
            \_hier_path: (p.m_predecessors)
            |vpiName:m_predecessors
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::m_predecessors
        |vpiLoopVars:
        \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
          |vpiParent:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
          |vpiTypespec:
          \_ref_typespec: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p)
            |vpiParent:
            \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
            |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
            |vpiActual:
            \_unsupported_typespec: (next_p), line:14:38, endln:14:44
          |vpiName:next_p
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
        |vpiStmt:
        \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
          |vpiParent:
          \_foreach_stmt: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:12, endln:14:19
          |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
          |vpiStmt:
          \_assignment: , line:15:14, endln:15:38
            |vpiParent:
            \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:14:47, endln:16:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:15:37, endln:15:38
            |vpiLhs:
            \_bit_select: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:14, endln:15:34
              |vpiParent:
              \_assignment: , line:15:14, endln:15:38
              |vpiName:predecessors
              |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors
              |vpiActual:
              \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
              |vpiIndex:
              \_ref_obj: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:15:27, endln:15:33
                |vpiParent:
                \_bit_select: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:15:14, endln:15:34
                |vpiName:next_p
                |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p
                |vpiActual:
                \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
\_function: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:8:3, endln:20:14
  |vpiParent:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
  |vpiName:uvm_phase::get_adjacent_predecessor_nodes
  |vpiFullName:uvm::uvm_phase::get_adjacent_predecessor_nodes
  |vpiVariables:
  \_array_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::predecessors), line:11:10, endln:11:22
  |vpiVisibility:1
  |vpiStmt:
  \_begin: (uvm::uvm_phase::get_adjacent_predecessor_nodes), line:13:6, endln:17:9
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
\_array_typespec: , line:11:10
  |vpiRange:
  \_range: 
    |vpiParent:
    \_array_typespec: , line:11:10
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |vpiDecompile:associative
      |STRING:associative
      |vpiTypespec:
      \_ref_typespec: 
        |vpiParent:
        \_constant: 
        |vpiActual:
        \_class_typespec: (uvm_phase), line:11:23, endln:11:32
      |vpiConstType:6
  |vpiIndexTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_array_typespec: , line:11:10
    |vpiActual:
    \_class_typespec: (uvm_phase), line:11:23, endln:11:32
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_array_typespec: , line:11:10
    |vpiActual:
    \_bit_typespec: , line:11:6, endln:11:9
\_class_typespec: (uvm_phase), line:11:23, endln:11:32
  |vpiName:uvm_phase
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
  |vpiClassDefn:
  \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
\_unsupported_typespec: (predecessors), line:13:15, endln:13:27
  |vpiName:predecessors
  |vpiInstance:
  \_package: uvm (uvm::), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:1:1, endln:23:11
\_unsupported_typespec: (p), line:13:28, endln:13:29
  |vpiParent:
  \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::p), line:13:28, endln:13:29
  |vpiName:p
\_unsupported_typespec: (next_p), line:14:38, endln:14:44
  |vpiParent:
  \_ref_var: (uvm::uvm_phase::get_adjacent_predecessor_nodes::next_p), line:14:38, endln:14:44
  |vpiName:next_p
\_class_typespec: (uvm_phase), line:4:23, endln:4:32
  |vpiName:uvm_phase
  |vpiClassDefn:
  \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
\_bit_typespec: , line:4:3, endln:4:6
  |vpiParent:
  \_bit_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
\_bit_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
  |vpiParent:
  \_array_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
  |vpiTypespec:
  \_ref_typespec: (uvm::uvm_phase::m_predecessors)
    |vpiParent:
    \_bit_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
    |vpiFullName:uvm::uvm_phase::m_predecessors
    |vpiActual:
    \_bit_typespec: , line:4:3, endln:4:6
  |vpiFullName:uvm::uvm_phase::m_predecessors
\_array_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
  |vpiParent:
  \_class_defn: (uvm::uvm_phase), file:${SURELOG_DIR}/tests/ForeachForeach/dut.sv, line:3:1, endln:5:9
  |vpiSize:1
  |vpiTypespec:
  \_ref_typespec: (uvm::uvm_phase::m_predecessors)
    |vpiParent:
    \_array_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
    |vpiFullName:uvm::uvm_phase::m_predecessors
    |vpiActual:
    \_array_typespec: 
  |vpiName:m_predecessors
  |vpiFullName:uvm::uvm_phase::m_predecessors
  |vpiAutomatic:1
  |vpiRandType:1
  |vpiVisibility:1
  |vpiArrayType:3
  |vpiReg:
  \_bit_var: (uvm::uvm_phase::m_predecessors), line:4:8, endln:4:22
\_array_typespec: 
  |vpiIndexTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_array_typespec: 
    |vpiActual:
    \_class_typespec: (uvm_phase), line:4:23, endln:4:32
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ForeachForeach/dut.sv | ${SURELOG_DIR}/build/regression/ForeachForeach/roundtrip/dut_000.sv | 7 | 23 |