
****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source get_cs_ip.tcl
# set_param chipscope.flow 0
# set part xc7a100tfgg484-2
# set ip_vlnv xilinx.com:ip:ila:6.2
# set ip_module_name u_ila_0_CV
# set params {{{PARAM_VALUE.ALL_PROBE_SAME_MU} {true} {PARAM_VALUE.ALL_PROBE_SAME_MU_CNT} {1} {PARAM_VALUE.C_ADV_TRIGGER} {false} {PARAM_VALUE.C_DATA_DEPTH} {1024} {PARAM_VALUE.C_EN_STRG_QUAL} {false} {PARAM_VALUE.C_INPUT_PIPE_STAGES} {0} {PARAM_VALUE.C_NUM_OF_PROBES} {4} {PARAM_VALUE.C_PROBE0_TYPE} {0} {PARAM_VALUE.C_PROBE0_WIDTH} {64} {PARAM_VALUE.C_PROBE1_TYPE} {0} {PARAM_VALUE.C_PROBE1_WIDTH} {1} {PARAM_VALUE.C_PROBE2_TYPE} {0} {PARAM_VALUE.C_PROBE2_WIDTH} {1} {PARAM_VALUE.C_PROBE3_TYPE} {0} {PARAM_VALUE.C_PROBE3_WIDTH} {1} {PARAM_VALUE.C_TRIGIN_EN} {0} {PARAM_VALUE.C_TRIGOUT_EN} {0}}}
# set output_xci e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/impl_1/.Xil/Vivado-14472-Msy-PC/u_ila_0_CV.0/out/result.xci
# set output_dcp e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/impl_1/.Xil/Vivado-14472-Msy-PC/u_ila_0_CV.0/out/result.dcp
# set output_dir e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/impl_1/.Xil/Vivado-14472-Msy-PC/u_ila_0_CV.0/out
# set ip_repo_paths {}
# set ip_output_repo E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.cache/ip
# set ip_cache_permissions {read write}
# set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set synth_opts {}
# set xdc_files {}
# source {C:/Xilinx/Vivado/2017.1/scripts/ip/ipxchipscope.tcl}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/impl_1/.Xil/Vivado-14472-Msy-PC/u_ila_0_CV.0/run'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'u_ila_0_CV'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'u_ila_0_CV'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/impl_1/.Xil/Vivado-14472-Msy-PC/u_ila_0_CV.0/run/prj_ip_0.srcs/sources_1/ip/u_ila_0_CV/u_ila_0_CV_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'u_ila_0_CV'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'u_ila_0_CV'...
synth_opts = 
Running: synth_ip -dont_touch_constr -verbose [get_ips u_ila_0_CV]
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
# generate_target all [get_files e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/impl_1/.Xil/Vivado-14472-Msy-PC/u_ila_0_CV.0/run/prj_ip_0.srcs/sources_1/ip/u_ila_0_CV/u_ila_0_CV.xci]
create_project -in_memory generateNetlistIP -part xc7a100tfgg484-2
read_ip e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/impl_1/.Xil/Vivado-14472-Msy-PC/u_ila_0_CV.0/run/prj_ip_0.srcs/sources_1/ip/u_ila_0_CV/u_ila_0_CV.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
read_xdc e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/impl_1/.Xil/Vivado-14472-Msy-PC/u_ila_0_CV.0/run/prj_ip_0.srcs/sources_1/ip/u_ila_0_CV/dont_touch.xdc

set_property used_in_implementation false [get_files e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/impl_1/.Xil/Vivado-14472-Msy-PC/u_ila_0_CV.0/run/prj_ip_0.srcs/sources_1/ip/u_ila_0_CV/dont_touch.xdc]

# synth_design -top u_ila_0_CV -part xc7a100tfgg484-2 -mode out_of_context
Command: synth_design -top u_ila_0_CV -part xc7a100tfgg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
