// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16-bit wide.  
 * The chip facilitates read and write operations, as follows:
 *     Read:  out(t) = RAM4K[address(t)](t)
 *     Write: If load(t-1) then RAM4K[address(t-1)](t) = in(t-1)
 * In words: the chip always outputs the value stored at the memory 
 * location specified by address. If load == 1, the in value is loaded 
 * into the memory location specified by address.  This value becomes 
 * available through the out output starting from the next time step.
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    Foo2(in=address,x=x,y=y);

    DMux8Way16(in=in,sel=x,a=a,b=b,c=c,d=d,e=e,f=f,g=g,h=h);
    DMux8Way(in=load,sel=x,a=la,b=lb,c=lc,d=ld,e=le,f=lf,g=lg,h=lh);

    RAM4K(in=a,load=la,address=y,out=outa);
    RAM4K(in=b,load=lb,address=y,out=outb);
    RAM4K(in=c,load=lc,address=y,out=outc);
    RAM4K(in=d,load=ld,address=y,out=outd);
    RAM4K(in=e,load=le,address=y,out=oute);
    RAM4K(in=f,load=lf,address=y,out=outf);
    RAM4K(in=g,load=lg,address=y,out=outg);
    RAM4K(in=h,load=lh,address=y,out=outh);

    Mux8Way16(a=outa,b=outb,c=outc,d=outd,e=oute,f=outf,g=outg,h=outh,sel=x,out=out);
}
