#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun Feb 23 22:01:15 2020
# Process ID: 5992
# Current directory: C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/impl_1
# Command line: vivado.exe -log SDC_CLL_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source SDC_CLL_wrapper.tcl -notrace
# Log file: C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/impl_1/SDC_CLL_wrapper.vdi
# Journal file: C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source SDC_CLL_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3880 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0_board.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0_board.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1081.875 ; gain = 514.609
Finished Parsing XDC File [c:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/sources_1/bd/SDC_CLL/ip/SDC_CLL_clk_wiz_0_0/SDC_CLL_clk_wiz_0_0.xdc] for cell 'SDC_CLL_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led2[2]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[1]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[0]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3[2]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3[1]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3[0]'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_02'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_1'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_2'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB_3'. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1081.898 ; gain = 849.664
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1081.898 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1af0a5f97

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 183eb85b2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1081.898 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 447 cells.
Phase 2 Constant Propagation | Checksum: 13d00bc19

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1081.898 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 15644 unconnected nets.
INFO: [Opt 31-11] Eliminated 2580 unconnected cells.
Phase 3 Sweep | Checksum: 121da487d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1081.898 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 1081.898 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 121da487d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1081.898 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 121da487d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1081.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:55 . Memory (MB): peak = 1081.898 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1081.898 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1081.898 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/David/Desktop/Hardware/Cargas/28_11/SDC_CLL/SDC_CLL.runs/impl_1/SDC_CLL_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1081.898 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1081.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1081.898 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: b783f855

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 1081.898 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: b783f855

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1082.699 ; gain = 0.801

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: b783f855

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1082.699 ; gain = 0.801

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: de548006

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1082.699 ; gain = 0.801
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 184e27ea5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1082.699 ; gain = 0.801

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 20434ecc5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1108.828 ; gain = 26.930
Phase 1.2.1 Place Init Design | Checksum: 1d51a72ed

Time (s): cpu = 00:01:21 ; elapsed = 00:01:05 . Memory (MB): peak = 1166.664 ; gain = 84.766
Phase 1.2 Build Placer Netlist Model | Checksum: 1d51a72ed

Time (s): cpu = 00:01:21 ; elapsed = 00:01:05 . Memory (MB): peak = 1166.664 ; gain = 84.766

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d51a72ed

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 1166.664 ; gain = 84.766
Phase 1 Placer Initialization | Checksum: 1d51a72ed

Time (s): cpu = 00:01:21 ; elapsed = 00:01:06 . Memory (MB): peak = 1166.664 ; gain = 84.766

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 26367ac4a

Time (s): cpu = 00:03:22 ; elapsed = 00:02:36 . Memory (MB): peak = 1166.664 ; gain = 84.766

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26367ac4a

Time (s): cpu = 00:03:24 ; elapsed = 00:02:37 . Memory (MB): peak = 1166.664 ; gain = 84.766

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c9e42b91

Time (s): cpu = 00:04:03 ; elapsed = 00:03:11 . Memory (MB): peak = 1166.664 ; gain = 84.766

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2193ab2e6

Time (s): cpu = 00:04:04 ; elapsed = 00:03:12 . Memory (MB): peak = 1166.664 ; gain = 84.766

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 2193ab2e6

Time (s): cpu = 00:04:04 ; elapsed = 00:03:12 . Memory (MB): peak = 1166.664 ; gain = 84.766

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 27b692d4c

Time (s): cpu = 00:04:10 ; elapsed = 00:03:16 . Memory (MB): peak = 1166.664 ; gain = 84.766

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e7052e93

Time (s): cpu = 00:04:23 ; elapsed = 00:03:31 . Memory (MB): peak = 1166.664 ; gain = 84.766

Phase 3.7 Small Shape Detail Placement
