// Seed: 3231808429
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  logic [-1 'b0 : -1] id_3;
  ;
  assign module_1.id_3 = 0;
  assign id_3 = -1;
  wire  id_4;
  logic id_5;
  wire id_6 = id_6, id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output supply0 id_7
    , id_15,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    input wor id_11,
    output supply1 id_12,
    output wor id_13
);
  wire [1 : -1] id_16;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
