

================================================================
== Vivado HLS Report for 'cnn_2d_conv_d4x4_k3x3'
================================================================
* Date:           Wed Mar 17 22:48:26 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_2d_conv_d4x4_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   42|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 4  |   24|   24|        10|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 8 }
  Pipeline-3: II = 1, D = 10, States = { 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (exitcond_flatten)
	8  / (!exitcond_flatten)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	20  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	10  / true
20 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_21 (25)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_8), !map !62

ST_1: StgValue_22 (26)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_7), !map !68

ST_1: StgValue_23 (27)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_6), !map !74

ST_1: StgValue_24 (28)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_5), !map !80

ST_1: StgValue_25 (29)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_4), !map !86

ST_1: StgValue_26 (30)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_3), !map !92

ST_1: StgValue_27 (31)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_2), !map !98

ST_1: StgValue_28 (32)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_1), !map !104

ST_1: StgValue_29 (33)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernelData_0), !map !110

ST_1: StgValue_30 (34)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !116

ST_1: StgValue_31 (35)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !120

ST_1: StgValue_32 (36)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !124

ST_1: StgValue_33 (37)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !128

ST_1: StgValue_34 (38)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !132

ST_1: StgValue_35 (39)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !136

ST_1: StgValue_36 (40)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !140

ST_1: StgValue_37 (41)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !144

ST_1: StgValue_38 (42)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !148

ST_1: StgValue_39 (43)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !152

ST_1: StgValue_40 (44)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !156

ST_1: StgValue_41 (45)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !160

ST_1: StgValue_42 (46)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !164

ST_1: StgValue_43 (47)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !168

ST_1: StgValue_44 (48)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !172

ST_1: StgValue_45 (49)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @cnn_2d_conv_d4x4_k3x) nounwind

ST_1: StgValue_46 (50)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:88
:25  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_47 (51)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:89
:26  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_48 (52)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:90
:27  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_49 (53)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %kernelData_0, i32* %kernelData_1, i32* %kernelData_2, i32* %kernelData_3, i32* %kernelData_4, i32* %kernelData_5, i32* %kernelData_6, i32* %kernelData_7, i32* %kernelData_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_50 (54)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:92
:29  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_51 (55)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
:30  br label %1


 <State 2>: 2.99ns
ST_2: lineBuffer_0_3 (57)  [1/1] 0.00ns
:0  %lineBuffer_0_3 = phi i32 [ undef, %0 ], [ %lineBuffer_0_3_1, %_ifconv ]

ST_2: lineBuffer_0_2 (58)  [1/1] 0.00ns
:1  %lineBuffer_0_2 = phi i32 [ undef, %0 ], [ %lineBuffer_0_3_4, %_ifconv ]

ST_2: x (59)  [1/1] 0.00ns
:2  %x = phi i3 [ 2, %0 ], [ %x_1, %_ifconv ]

ST_2: exitcond1 (60)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
:3  %exitcond1 = icmp eq i3 %x, -4

ST_2: StgValue_56 (61)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
:4  br i1 %exitcond1, label %.preheader86.0.preheader, label %_ifconv

ST_2: empty_5 (66)  [2/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:106
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: tmp_2 (68)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
_ifconv:5  %tmp_2 = trunc i3 %x to i2

ST_2: cond (69)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:107
_ifconv:6  %cond = icmp eq i2 %tmp_2, -2

ST_2: x_1 (73)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
_ifconv:10  %x_1 = add i3 1, %x


 <State 3>: 1.37ns
ST_3: empty (63)  [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp (64)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
_ifconv:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_63 (65)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:105
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (66)  [1/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:106
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V_2 (67)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:106
_ifconv:4  %tmp_data_V_2 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_3_1 (70)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:107
_ifconv:7  %lineBuffer_0_3_1 = select i1 %cond, i32 %lineBuffer_0_3, i32 %tmp_data_V_2

ST_3: lineBuffer_0_3_4 (71)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:107
_ifconv:8  %lineBuffer_0_3_4 = select i1 %cond, i32 %tmp_data_V_2, i32 %lineBuffer_0_2

ST_3: empty_6 (72)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:108
_ifconv:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

ST_3: StgValue_69 (74)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:104
_ifconv:11  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_70 (76)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 2.99ns
ST_5: lineBuffer_1_3 (78)  [1/1] 0.00ns
.preheader86.0:0  %lineBuffer_1_3 = phi i32 [ %lineBuffer_1_3_2, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_2 (79)  [1/1] 0.00ns
.preheader86.0:1  %lineBuffer_1_2 = phi i32 [ %lineBuffer_1_3_4, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_3_5 (80)  [1/1] 0.00ns
.preheader86.0:2  %lineBuffer_1_3_5 = phi i32 [ %lineBuffer_1_3_7, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: lineBuffer_1_3_8 (81)  [1/1] 0.00ns
.preheader86.0:3  %lineBuffer_1_3_8 = phi i32 [ %lineBuffer_1_3_9, %_ifconv5 ], [ undef, %.preheader86.0.preheader ]

ST_5: x1 (82)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0:4  %x1 = phi i3 [ %x_2, %_ifconv5 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (83)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0:5  %exitcond4 = icmp eq i3 %x1, -4

ST_5: x_2 (84)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0:6  %x_2 = add i3 %x1, 1

ST_5: StgValue_78 (85)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
.preheader86.0:7  br i1 %exitcond4, label %.preheader84.preheader, label %_ifconv5

ST_5: empty_8 (90)  [2/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:114
_ifconv5:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_5: tmp_3 (92)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:5  %tmp_3 = trunc i3 %x1 to i2


 <State 6>: 4.10ns
ST_6: empty_7 (87)  [1/1] 0.00ns
_ifconv5:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: tmp_1 (88)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_83 (89)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:113
_ifconv5:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (90)  [1/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:114
_ifconv5:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_3 (91)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:114
_ifconv5:4  %tmp_data_V_3 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: sel_tmp (93)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:6  %sel_tmp = icmp eq i2 %tmp_3, -2

ST_6: sel_tmp7 (94)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:7  %sel_tmp7 = icmp eq i2 %tmp_3, 1

ST_6: sel_tmp9 (95)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:8  %sel_tmp9 = icmp eq i2 %tmp_3, 0

ST_6: or_cond (96)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:9  %or_cond = or i1 %sel_tmp9, %sel_tmp7

ST_6: newSel (97)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (grouped into LUT with out node lineBuffer_1_3_2)
_ifconv5:10  %newSel = select i1 %sel_tmp, i32 %lineBuffer_1_3, i32 %tmp_data_V_3

ST_6: lineBuffer_1_3_2 (98)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (out node of the LUT)
_ifconv5:11  %lineBuffer_1_3_2 = select i1 %or_cond, i32 %lineBuffer_1_3, i32 %newSel

ST_6: newSel2 (99)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (grouped into LUT with out node lineBuffer_1_3_4)
_ifconv5:12  %newSel2 = select i1 %sel_tmp, i32 %tmp_data_V_3, i32 %lineBuffer_1_2

ST_6: lineBuffer_1_3_4 (100)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (out node of the LUT)
_ifconv5:13  %lineBuffer_1_3_4 = select i1 %or_cond, i32 %lineBuffer_1_2, i32 %newSel2

ST_6: lineBuffer_1_3_6 (101)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (grouped into LUT with out node lineBuffer_1_3_7)
_ifconv5:14  %lineBuffer_1_3_6 = select i1 %sel_tmp7, i32 %tmp_data_V_3, i32 %lineBuffer_1_3_5

ST_6: lineBuffer_1_3_7 (102)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112 (out node of the LUT)
_ifconv5:15  %lineBuffer_1_3_7 = select i1 %sel_tmp9, i32 %lineBuffer_1_3_5, i32 %lineBuffer_1_3_6

ST_6: lineBuffer_1_3_9 (103)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:16  %lineBuffer_1_3_9 = select i1 %sel_tmp9, i32 %tmp_data_V_3, i32 %lineBuffer_1_3_8

ST_6: empty_9 (104)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:116
_ifconv5:17  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

ST_6: StgValue_98 (105)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:112
_ifconv5:18  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: window_2_2_2 (107)  [1/1] 0.00ns
.preheader84.preheader:0  %window_2_2_2 = alloca i32

ST_7: StgValue_100 (108)  [1/1] 1.57ns
.preheader84.preheader:1  br label %.preheader84


 <State 8>: 8.20ns
ST_8: indvar_flatten (110)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (111)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader84:1  %y3 = phi i2 [ %y3_mid2, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_2_1_1 (112)  [1/1] 0.00ns
.preheader84:2  %window_2_1_1 = phi i32 [ %window_2_2_6, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_2_1 (113)  [1/1] 0.00ns
.preheader84:3  %window_1_2_1 = phi i32 [ %window_2_2_7, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (114)  [1/1] 0.00ns
.preheader84:4  %window_1_1_1 = phi i32 [ %window_2_2_8, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (115)  [1/1] 0.00ns
.preheader84:5  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (116)  [1/1] 1.62ns
.preheader84:6  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (117)  [1/1] 0.80ns
.preheader84:7  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_109 (118)  [1/1] 0.00ns
.preheader84:8  br i1 %exitcond_flatten, label %.preheader82.preheader, label %.preheader85

ST_8: window_2_2_2_load_1 (120)  [1/1] 0.00ns
.preheader85:0  %window_2_2_2_load_1 = load i32* %window_2_2_2

ST_8: empty_10 (121)  [1/1] 0.00ns
.preheader85:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_8: exitcond (122)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:2  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (123)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:3  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: cond1_mid1 (124)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:4  %cond1_mid1 = icmp eq i2 %y3, 0

ST_8: cond1 (125)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:5  %cond1 = icmp eq i2 %y3, 1

ST_8: cond1_mid2 (126)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:6  %cond1_mid2 = select i1 %exitcond, i1 %cond1_mid1, i1 %cond1

ST_8: y9 (127)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:123
.preheader85:7  %y9 = add i2 %y3, 1

ST_8: y3_mid2 (128)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:8  %y3_mid2 = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_5 (129)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:9  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_8: StgValue_120 (130)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:125
.preheader85:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_8: x_3 (131)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:11  %x_3 = add i2 %x4_mid2, 1

ST_8: cond2 (132)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:12  %cond2 = icmp eq i2 %x4_mid2, 1

ST_8: lineBuffer_load37_ph (133)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_1_1_2)
.preheader85:13  %lineBuffer_load37_ph = select i1 %cond2, i32 %lineBuffer_0_2, i32 %lineBuffer_0_3

ST_8: lineBuffer_load38_ph (134)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:14  %lineBuffer_load38_ph = select i1 %cond2, i32 %lineBuffer_1_2, i32 %lineBuffer_1_3

ST_8: window_1_1_2 (135)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:15  %window_1_1_2 = select i1 %cond1_mid2, i32 %lineBuffer_load37_ph, i32 %lineBuffer_load38_ph

ST_8: window_2_2 (136)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_2_2_7)
.preheader85:16  %window_2_2 = select i1 %cond2, i32 %window_1_2_1, i32 %window_1_1_2

ST_8: window_2_2_1 (137)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_2_2_8)
.preheader85:17  %window_2_2_1 = select i1 %cond2, i32 %window_1_1_2, i32 %window_1_1_1

ST_8: window_2_2_3 (138)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_2_2_5)
.preheader85:18  %window_2_2_3 = select i1 %cond2, i32 %window_2_2_2_load_1, i32 %window_1_1_2

ST_8: window_2_2_4 (139)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (grouped into LUT with out node window_2_2_6)
.preheader85:19  %window_2_2_4 = select i1 %cond2, i32 %window_1_1_2, i32 %window_2_1_1

ST_8: window_2_2_5 (140)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:20  %window_2_2_5 = select i1 %cond1_mid2, i32 %window_2_2_2_load_1, i32 %window_2_2_3

ST_8: window_2_2_6 (141)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:21  %window_2_2_6 = select i1 %cond1_mid2, i32 %window_2_1_1, i32 %window_2_2_4

ST_8: window_2_2_7 (142)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:22  %window_2_2_7 = select i1 %cond1_mid2, i32 %window_2_2, i32 %window_1_2_1

ST_8: window_2_2_8 (143)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126 (out node of the LUT)
.preheader85:23  %window_2_2_8 = select i1 %cond1_mid2, i32 %window_2_2_1, i32 %window_1_1_1

ST_8: empty_11 (144)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:127
.preheader85:24  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)

ST_8: StgValue_135 (145)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader85:25  store i32 %window_2_2_5, i32* %window_2_2_2

ST_8: StgValue_136 (146)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:124
.preheader85:26  br label %.preheader84


 <State 9>: 1.57ns
ST_9: window_0_0_read_as (148)  [1/1] 0.00ns
.preheader82.preheader:0  %window_0_0_read_as = alloca i32

ST_9: window_0_0 (149)  [1/1] 0.00ns
.preheader82.preheader:1  %window_0_0 = alloca i32

ST_9: window_0_1 (150)  [1/1] 0.00ns
.preheader82.preheader:2  %window_0_1 = alloca i32

ST_9: window_1_0_read_as (151)  [1/1] 0.00ns
.preheader82.preheader:3  %window_1_0_read_as = alloca i32

ST_9: window_2_0_read_as (152)  [1/1] 0.00ns
.preheader82.preheader:4  %window_2_0_read_as = alloca i32

ST_9: lineBuffer_0_3_5 (153)  [1/1] 0.00ns
.preheader82.preheader:5  %lineBuffer_0_3_5 = alloca i32

ST_9: lineBuffer_0_3_8 (154)  [1/1] 0.00ns
.preheader82.preheader:6  %lineBuffer_0_3_8 = alloca i32

ST_9: window_2_2_2_load (155)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader82.preheader:7  %window_2_2_2_load = load i32* %window_2_2_2

ST_9: window_2_1 (156)  [1/1] 0.00ns
.preheader82.preheader:8  %window_2_1 = alloca i32

ST_9: writeCount_1 (157)  [1/1] 0.00ns
.preheader82.preheader:9  %writeCount_1 = alloca i32

ST_9: readCount_1 (158)  [1/1] 0.00ns
.preheader82.preheader:10  %readCount_1 = alloca i32

ST_9: StgValue_148 (159)  [1/1] 1.57ns
.preheader82.preheader:11  store i32 6, i32* %readCount_1

ST_9: StgValue_149 (160)  [1/1] 1.57ns
.preheader82.preheader:12  store i32 0, i32* %writeCount_1

ST_9: StgValue_150 (161)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:126
.preheader82.preheader:13  store i32 %window_2_2_2_load, i32* %window_2_1

ST_9: StgValue_151 (162)  [1/1] 1.57ns
.preheader82.preheader:14  br label %.preheader82


 <State 10>: 5.20ns
ST_10: indvar_flatten6 (164)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i5 [ %indvar_flatten_next7, %._crit_edge88_ifconv ], [ 0, %.preheader82.preheader ]

ST_10: exitcond_flatten8 (182)  [1/1] 1.91ns
.preheader82:18  %exitcond_flatten8 = icmp eq i5 %indvar_flatten6, -16

ST_10: indvar_flatten_next7 (183)  [1/1] 1.72ns
.preheader82:19  %indvar_flatten_next7 = add i5 %indvar_flatten6, 1

ST_10: readCount_1_load (246)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:161
._crit_edge_ifconv:2  %readCount_1_load = load i32* %readCount_1

ST_10: tmp_7 (261)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:161
._crit_edge_ifconv:17  %tmp_7 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %readCount_1_load, i32 4, i32 31)

ST_10: icmp (262)  [1/1] 2.46ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:161
._crit_edge_ifconv:18  %icmp = icmp slt i28 %tmp_7, 1

ST_10: StgValue_158 (266)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:161
._crit_edge_ifconv:22  br i1 %icmp, label %3, label %._crit_edge88_ifconv

ST_10: empty_12 (268)  [2/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:162
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_10: readCount (270)  [1/1] 2.44ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:163
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_10: StgValue_161 (271)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:163
:3  store i32 %readCount, i32* %readCount_1


 <State 11>: 7.35ns
ST_11: y_assign (165)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader82:1  %y_assign = phi i3 [ %y_assign_mid2, %._crit_edge88_ifconv ], [ 0, %.preheader82.preheader ]

ST_11: x_assign (175)  [1/1] 0.00ns
.preheader82:11  %x_assign = phi i3 [ %x_4, %._crit_edge88_ifconv ], [ 0, %.preheader82.preheader ]

ST_11: window_2_1_2 (181)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:17  %window_2_1_2 = load i32* %window_2_1

ST_11: empty_14 (190)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_11: exitcond2 (191)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader83:1  %exitcond2 = icmp eq i3 %x_assign, -4

ST_11: x_assign_mid2 (192)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i3 0, i3 %x_assign

ST_11: y_s (193)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:131
.preheader83:3  %y_s = add i3 %y_assign, 1

ST_11: tmp_i_mid1 (194)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:4  %tmp_i_mid1 = icmp eq i3 %y_s, 0

ST_11: tmp_i (195)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:5  %tmp_i = icmp eq i3 %y_assign, 0

ST_11: tmp_i_mid2 (196)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (grouped into LUT with out node tmp1)
.preheader83:6  %tmp_i_mid2 = select i1 %exitcond2, i1 %tmp_i_mid1, i1 %tmp_i

ST_11: tmp_2_i_mid1 (197)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:7  %tmp_2_i_mid1 = icmp ugt i3 %y_s, 2

ST_11: tmp_2_i (198)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:8  %tmp_2_i = icmp ugt i3 %y_assign, 2

ST_11: tmp_2_i_mid2 (199)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (grouped into LUT with out node p_i)
.preheader83:9  %tmp_2_i_mid2 = select i1 %exitcond2, i1 %tmp_2_i_mid1, i1 %tmp_2_i

ST_11: y_assign_mid2 (200)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader83:10  %y_assign_mid2 = select i1 %exitcond2, i3 %y_s, i3 %y_assign

ST_11: tmp_4 (201)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader83:11  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_177 (202)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:133
.preheader83:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp_i_15 (203)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:13  %tmp_i_15 = icmp eq i3 %x_assign_mid2, 0

ST_11: tmp_1_i (204)  [1/1] 1.62ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:14  %tmp_1_i = icmp ugt i3 %x_assign_mid2, 2

ST_11: tmp1 (205)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (out node of the LUT)
.preheader83:15  %tmp1 = or i1 %tmp_i_15, %tmp_i_mid2

ST_11: tmp2 (206)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (grouped into LUT with out node p_i)
.preheader83:16  %tmp2 = or i1 %tmp_1_i, %tmp_2_i_mid2

ST_11: p_i (207)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136 (out node of the LUT)
.preheader83:17  %p_i = or i1 %tmp2, %tmp1

ST_11: StgValue_183 (208)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:136
.preheader83:18  br i1 %p_i, label %._crit_edge_ifconv, label %2

ST_11: tmp_6 (247)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:3  %tmp_6 = trunc i3 %x_assign_mid2 to i2

ST_11: empty_12 (268)  [1/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:162
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: tmp_data_V_4 (269)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:162
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_11: StgValue_187 (272)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:162
:4  store i32 %tmp_data_V_4, i32* %window_2_1

ST_11: StgValue_188 (273)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:164
:5  br label %._crit_edge88_ifconv

ST_11: x_4 (284)  [1/1] 0.80ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge88_ifconv:9  %x_4 = add i3 %x_assign_mid2, 1


 <State 12>: 7.08ns
ST_12: lineBuffer_1_3_3 (166)  [1/1] 0.00ns
.preheader82:2  %lineBuffer_1_3_3 = phi i32 [ %lineBuffer_1_3_10, %._crit_edge88_ifconv ], [ %lineBuffer_1_3, %.preheader82.preheader ]

ST_12: lineBuffer_1_2_3 (167)  [1/1] 0.00ns
.preheader82:3  %lineBuffer_1_2_3 = phi i32 [ %lineBuffer_1_3_11, %._crit_edge88_ifconv ], [ %lineBuffer_1_2, %.preheader82.preheader ]

ST_12: lineBuffer_1_3_17 (168)  [1/1] 0.00ns
.preheader82:4  %lineBuffer_1_3_17 = phi i32 [ %lineBuffer_1_3_19, %._crit_edge88_ifconv ], [ %lineBuffer_1_3_5, %.preheader82.preheader ]

ST_12: lineBuffer_1_3_1 (169)  [1/1] 0.00ns
.preheader82:5  %lineBuffer_1_3_1 = phi i32 [ %lineBuffer_1_3_20, %._crit_edge88_ifconv ], [ %lineBuffer_1_3_8, %.preheader82.preheader ]

ST_12: lineBuffer_0_3_3 (170)  [1/1] 0.00ns
.preheader82:6  %lineBuffer_0_3_3 = phi i32 [ %lineBuffer_0_3_6, %._crit_edge88_ifconv ], [ %lineBuffer_0_3, %.preheader82.preheader ]

ST_12: lineBuffer_0_2_s (171)  [1/1] 0.00ns
.preheader82:7  %lineBuffer_0_2_s = phi i32 [ %lineBuffer_0_3_7, %._crit_edge88_ifconv ], [ %lineBuffer_0_2, %.preheader82.preheader ]

ST_12: window_2_0 (172)  [1/1] 0.00ns
.preheader82:8  %window_2_0 = phi i32 [ %window_2_1_2, %._crit_edge88_ifconv ], [ %window_2_1_1, %.preheader82.preheader ]

ST_12: window_1_1 (173)  [1/1] 0.00ns
.preheader82:9  %window_1_1 = phi i32 [ %lineBuffer_0_3_15, %._crit_edge88_ifconv ], [ %window_1_2_1, %.preheader82.preheader ]

ST_12: window_1_0 (174)  [1/1] 0.00ns
.preheader82:10  %window_1_0 = phi i32 [ %window_1_1, %._crit_edge88_ifconv ], [ %window_1_1_1, %.preheader82.preheader ]

ST_12: window_0_0_read_as_1 (176)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:12  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (177)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:13  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load_1 (178)  [1/1] 0.00ns
.preheader82:14  %window_0_1_load_1 = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (179)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:15  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: window_2_0_read_as_1 (180)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:16  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

ST_12: StgValue_204 (184)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:20  store i32 %window_2_0, i32* %window_2_0_read_as

ST_12: StgValue_205 (185)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
.preheader82:21  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_206 (186)  [1/1] 0.00ns
.preheader82:22  store i32 %window_0_1_load_1, i32* %window_0_0

ST_12: StgValue_207 (187)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
.preheader82:23  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_208 (188)  [1/1] 0.00ns
.preheader82:24  br i1 %exitcond_flatten8, label %4, label %.preheader83

ST_12: window_0_1_load (210)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:0  %window_0_1_load = load i32* %window_0_1

ST_12: kernelData_0_read (213)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:3  %kernelData_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_0)

ST_12: kernelData_1_read (214)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:4  %kernelData_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_1)

ST_12: kernelData_2_read (215)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:5  %kernelData_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_2)

ST_12: kernelData_3_read (216)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:6  %kernelData_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_3)

ST_12: kernelData_4_read (217)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:7  %kernelData_4_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_4)

ST_12: kernelData_5_read (218)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:8  %kernelData_5_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_5)

ST_12: kernelData_6_read (219)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:9  %kernelData_6_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_6)

ST_12: kernelData_7_read (220)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:10  %kernelData_7_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_7)

ST_12: kernelData_8_read (221)  [1/1] 1.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:142
:11  %kernelData_8_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernelData_8)

ST_12: tmp_8_i (222)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_12: tmp_8_0_1_i (223)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_12: tmp_8_0_2_i (224)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_12: tmp_8_1_i (225)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_12: tmp_8_1_1_i (226)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_12: tmp_8_1_2_i (227)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_12: tmp_8_2_i (228)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_12: tmp_8_2_1_i (229)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_12: tmp_8_2_2_i (230)  [6/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2

ST_12: lineBuffer_0_3_5_l (244)  [1/1] 0.00ns
._crit_edge_ifconv:0  %lineBuffer_0_3_5_l = load i32* %lineBuffer_0_3_5

ST_12: lineBuffer_0_3_8_l (245)  [1/1] 0.00ns
._crit_edge_ifconv:1  %lineBuffer_0_3_8_l = load i32* %lineBuffer_0_3_8

ST_12: windowRightCol_0 (248)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:4  %windowRightCol_0 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %lineBuffer_0_3_5_l, i32 %lineBuffer_0_3_8_l, i32 %lineBuffer_0_2_s, i32 %lineBuffer_0_3_3, i2 %tmp_6)

ST_12: lineBuffer_0_3_15 (249)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:5  %lineBuffer_0_3_15 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %lineBuffer_1_3_1, i32 %lineBuffer_1_3_17, i32 %lineBuffer_1_2_3, i32 %lineBuffer_1_3_3, i2 %tmp_6)

ST_12: sel_tmp2 (250)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:6  %sel_tmp2 = icmp eq i2 %tmp_6, -2

ST_12: sel_tmp3 (251)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:7  %sel_tmp3 = icmp eq i2 %tmp_6, 1

ST_12: sel_tmp4 (252)  [1/1] 1.36ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:8  %sel_tmp4 = icmp eq i2 %tmp_6, 0

ST_12: or_cond2 (253)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:9  %or_cond2 = or i1 %sel_tmp4, %sel_tmp3

ST_12: newSel4 (254)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_0_3_6)
._crit_edge_ifconv:10  %newSel4 = select i1 %sel_tmp2, i32 %lineBuffer_0_3_3, i32 %lineBuffer_0_3_15

ST_12: lineBuffer_0_3_6 (255)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge_ifconv:11  %lineBuffer_0_3_6 = select i1 %or_cond2, i32 %lineBuffer_0_3_3, i32 %newSel4

ST_12: newSel6 (256)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_0_3_7)
._crit_edge_ifconv:12  %newSel6 = select i1 %sel_tmp2, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_2_s

ST_12: lineBuffer_0_3_7 (257)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge_ifconv:13  %lineBuffer_0_3_7 = select i1 %or_cond2, i32 %lineBuffer_0_2_s, i32 %newSel6

ST_12: lineBuffer_0_3_9 (258)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_0_3_13)
._crit_edge_ifconv:14  %lineBuffer_0_3_9 = select i1 %sel_tmp3, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_3_8_l

ST_12: lineBuffer_0_3_13 (259)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge_ifconv:15  %lineBuffer_0_3_13 = select i1 %sel_tmp4, i32 %lineBuffer_0_3_8_l, i32 %lineBuffer_0_3_9

ST_12: lineBuffer_0_3_14 (260)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:16  %lineBuffer_0_3_14 = select i1 %sel_tmp4, i32 %lineBuffer_0_3_15, i32 %lineBuffer_0_3_5_l

ST_12: StgValue_243 (263)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:19  store i32 %lineBuffer_0_3_13, i32* %lineBuffer_0_3_8

ST_12: StgValue_244 (264)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:20  store i32 %lineBuffer_0_3_14, i32* %lineBuffer_0_3_5

ST_12: StgValue_245 (265)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge_ifconv:21  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: lineBuffer_1_3_21 (275)  [1/1] 0.00ns
._crit_edge88_ifconv:0  %lineBuffer_1_3_21 = load i32* %window_2_1

ST_12: newSel8 (276)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_1_3_10)
._crit_edge88_ifconv:1  %newSel8 = select i1 %sel_tmp2, i32 %lineBuffer_1_3_3, i32 %lineBuffer_1_3_21

ST_12: lineBuffer_1_3_10 (277)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge88_ifconv:2  %lineBuffer_1_3_10 = select i1 %or_cond2, i32 %lineBuffer_1_3_3, i32 %newSel8

ST_12: newSel1 (278)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_1_3_11)
._crit_edge88_ifconv:3  %newSel1 = select i1 %sel_tmp2, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_2_3

ST_12: lineBuffer_1_3_11 (279)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge88_ifconv:4  %lineBuffer_1_3_11 = select i1 %or_cond2, i32 %lineBuffer_1_2_3, i32 %newSel1

ST_12: lineBuffer_1_3_18 (280)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (grouped into LUT with out node lineBuffer_1_3_19)
._crit_edge88_ifconv:5  %lineBuffer_1_3_18 = select i1 %sel_tmp3, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_3_17

ST_12: lineBuffer_1_3_19 (281)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132 (out node of the LUT)
._crit_edge88_ifconv:6  %lineBuffer_1_3_19 = select i1 %sel_tmp4, i32 %lineBuffer_1_3_17, i32 %lineBuffer_1_3_18

ST_12: lineBuffer_1_3_20 (282)  [1/1] 1.37ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge88_ifconv:7  %lineBuffer_1_3_20 = select i1 %sel_tmp4, i32 %lineBuffer_1_3_21, i32 %lineBuffer_1_3_1

ST_12: empty_13 (283)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:178
._crit_edge88_ifconv:8  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4)

ST_12: StgValue_255 (285)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:132
._crit_edge88_ifconv:10  br label %.preheader82


 <State 13>: 6.08ns
ST_13: tmp_8_i (222)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_13: tmp_8_0_1_i (223)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_13: tmp_8_0_2_i (224)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_13: tmp_8_1_i (225)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_13: tmp_8_1_1_i (226)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_13: tmp_8_1_2_i (227)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_13: tmp_8_2_i (228)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_13: tmp_8_2_1_i (229)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_13: tmp_8_2_2_i (230)  [5/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2


 <State 14>: 6.08ns
ST_14: tmp_8_i (222)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_14: tmp_8_0_1_i (223)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_14: tmp_8_0_2_i (224)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_14: tmp_8_1_i (225)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_14: tmp_8_1_1_i (226)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_14: tmp_8_1_2_i (227)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_14: tmp_8_2_i (228)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_14: tmp_8_2_1_i (229)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_14: tmp_8_2_2_i (230)  [4/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2


 <State 15>: 6.08ns
ST_15: tmp_8_i (222)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_15: tmp_8_0_1_i (223)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_15: tmp_8_0_2_i (224)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_15: tmp_8_1_i (225)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_15: tmp_8_1_1_i (226)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_15: tmp_8_1_2_i (227)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_15: tmp_8_2_i (228)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_15: tmp_8_2_1_i (229)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_15: tmp_8_2_2_i (230)  [3/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2


 <State 16>: 6.08ns
ST_16: tmp_8_i (222)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_16: tmp_8_0_1_i (223)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_16: tmp_8_0_2_i (224)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_16: tmp_8_1_i (225)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_16: tmp_8_1_1_i (226)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_16: tmp_8_1_2_i (227)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_16: tmp_8_2_i (228)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_16: tmp_8_2_1_i (229)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_16: tmp_8_2_2_i (230)  [2/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2


 <State 17>: 8.52ns
ST_17: tmp_8_i (222)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:12  %tmp_8_i = mul i32 %kernelData_0_read, %window_0_0_read_as_1

ST_17: tmp_8_0_1_i (223)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:13  %tmp_8_0_1_i = mul i32 %kernelData_1_read, %window_0_0_load

ST_17: tmp_8_0_2_i (224)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:14  %tmp_8_0_2_i = mul i32 %kernelData_2_read, %window_0_1_load

ST_17: tmp_8_1_i (225)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:15  %tmp_8_1_i = mul i32 %kernelData_3_read, %window_1_0_read_as_1

ST_17: tmp_8_1_1_i (226)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:16  %tmp_8_1_1_i = mul i32 %kernelData_4_read, %window_1_0

ST_17: tmp_8_1_2_i (227)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:17  %tmp_8_1_2_i = mul i32 %kernelData_5_read, %window_1_1

ST_17: tmp_8_2_i (228)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:18  %tmp_8_2_i = mul i32 %kernelData_6_read, %window_2_0_read_as_1

ST_17: tmp_8_2_1_i (229)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:19  %tmp_8_2_1_i = mul i32 %kernelData_7_read, %window_2_0

ST_17: tmp_8_2_2_i (230)  [1/6] 6.08ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:20  %tmp_8_2_2_i = mul i32 %kernelData_8_read, %window_2_1_2

ST_17: tmp3 (231)  [1/1] 2.44ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:21  %tmp3 = add i32 %tmp_8_0_1_i, %tmp_8_i

ST_17: tmp4 (232)  [1/1] 2.44ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:22  %tmp4 = add i32 %tmp_8_0_2_i, %tmp_8_1_i


 <State 18>: 7.88ns
ST_18: writeCount_1_load (211)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:140
:1  %writeCount_1_load = load i32* %writeCount_1

ST_18: writeCount (212)  [1/1] 2.44ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:140
:2  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_18: tmp5 (233)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:23  %tmp5 = add i32 %tmp4, %tmp3

ST_18: tmp6 (234)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:24  %tmp6 = add i32 %tmp_8_1_1_i, %tmp_8_1_2_i

ST_18: tmp7 (235)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:25  %tmp7 = add i32 %tmp_8_2_1_i, %tmp_8_2_2_i

ST_18: tmp8 (236)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:26  %tmp8 = add i32 %tmp7, %tmp_8_2_i

ST_18: tmp9 (237)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:27  %tmp9 = add i32 %tmp8, %tmp6

ST_18: tmp_data_V (238)  [1/1] 1.97ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142
:28  %tmp_data_V = add i32 %tmp9, %tmp5

ST_18: tmp_last_V (239)  [1/1] 2.52ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:75->cnn_2d_conv_d4x4_k3x3/core.cpp:148
:29  %tmp_last_V = icmp eq i32 %writeCount, 4

ST_18: StgValue_312 (240)  [2/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:150
:30  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_18: StgValue_313 (241)  [1/1] 1.57ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:74->cnn_2d_conv_d4x4_k3x3/core.cpp:148
:31  store i32 %writeCount, i32* %writeCount_1


 <State 19>: 0.00ns
ST_19: StgValue_314 (240)  [1/2] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:150
:30  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_19: StgValue_315 (242)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:151
:32  br label %._crit_edge_ifconv


 <State 20>: 0.00ns
ST_20: StgValue_316 (287)  [1/1] 0.00ns  loc: cnn_2d_conv_d4x4_k3x3/core.cpp:180
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('lineBuffer[0][3]') with incoming values : ('lineBuffer[0][3]', cnn_2d_conv_d4x4_k3x3/core.cpp:107) [57]  (1.57 ns)

 <State 2>: 2.99ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', cnn_2d_conv_d4x4_k3x3/core.cpp:104) [60]  (1.62 ns)
	blocking operation 1.37 ns on control path)

 <State 3>: 1.37ns
The critical path consists of the following:
	axis read on port 'inStream_V_data_V' (cnn_2d_conv_d4x4_k3x3/core.cpp:106) [66]  (0 ns)
	'select' operation ('lineBuffer[0][3]', cnn_2d_conv_d4x4_k3x3/core.cpp:107) [70]  (1.37 ns)

 <State 4>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('lineBuffer[1][3]') with incoming values : ('lineBuffer[1][3]', cnn_2d_conv_d4x4_k3x3/core.cpp:112) [78]  (1.57 ns)

 <State 5>: 2.99ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', cnn_2d_conv_d4x4_k3x3/core.cpp:112) [83]  (1.62 ns)
	blocking operation 1.37 ns on control path)

 <State 6>: 4.1ns
The critical path consists of the following:
	'icmp' operation ('sel_tmp7', cnn_2d_conv_d4x4_k3x3/core.cpp:112) [94]  (1.36 ns)
	'or' operation ('or_cond', cnn_2d_conv_d4x4_k3x3/core.cpp:112) [96]  (1.37 ns)
	'select' operation ('lineBuffer[1][3]', cnn_2d_conv_d4x4_k3x3/core.cpp:112) [98]  (1.37 ns)

 <State 7>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [110]  (1.57 ns)

 <State 8>: 8.2ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', cnn_2d_conv_d4x4_k3x3/core.cpp:126) [115]  (0 ns)
	'icmp' operation ('exitcond', cnn_2d_conv_d4x4_k3x3/core.cpp:124) [122]  (1.36 ns)
	'select' operation ('x4_mid2', cnn_2d_conv_d4x4_k3x3/core.cpp:124) [123]  (1.37 ns)
	'icmp' operation ('cond2', cnn_2d_conv_d4x4_k3x3/core.cpp:126) [132]  (1.36 ns)
	'select' operation ('lineBuffer_load38_ph', cnn_2d_conv_d4x4_k3x3/core.cpp:126) [134]  (1.37 ns)
	'select' operation ('window[1][1]', cnn_2d_conv_d4x4_k3x3/core.cpp:126) [135]  (1.37 ns)
	'select' operation ('window[2][2]', cnn_2d_conv_d4x4_k3x3/core.cpp:126) [138]  (0 ns)
	'select' operation ('window[2][2]', cnn_2d_conv_d4x4_k3x3/core.cpp:126) [140]  (1.37 ns)
	'store' operation (cnn_2d_conv_d4x4_k3x3/core.cpp:126) of variable 'window[2][2]', cnn_2d_conv_d4x4_k3x3/core.cpp:126 on local variable 'window[2][2]' [145]  (0 ns)

 <State 9>: 1.57ns
The critical path consists of the following:
	'load' operation ('window_2_2_2_load', cnn_2d_conv_d4x4_k3x3/core.cpp:126) on local variable 'window[2][2]' [155]  (0 ns)
	'store' operation (cnn_2d_conv_d4x4_k3x3/core.cpp:126) of variable 'window_2_2_2_load', cnn_2d_conv_d4x4_k3x3/core.cpp:126 on local variable 'window[2][1]' [161]  (1.57 ns)

 <State 10>: 5.2ns
The critical path consists of the following:
	'icmp' operation ('icmp', cnn_2d_conv_d4x4_k3x3/core.cpp:161) [262]  (2.46 ns)
	blocking operation 2.74 ns on control path)

 <State 11>: 7.35ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', cnn_2d_conv_d4x4_k3x3/core.cpp:132) [175]  (0 ns)
	'icmp' operation ('exitcond2', cnn_2d_conv_d4x4_k3x3/core.cpp:132) [191]  (1.62 ns)
	'select' operation ('x_assign_mid2', cnn_2d_conv_d4x4_k3x3/core.cpp:132) [192]  (1.37 ns)
	'icmp' operation ('tmp_i_15', cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136) [203]  (1.62 ns)
	'or' operation ('tmp1', cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136) [205]  (1.37 ns)
	'or' operation ('p_i', cnn_2d_conv_d4x4_k3x3/core.cpp:51->cnn_2d_conv_d4x4_k3x3/core.cpp:136) [207]  (1.37 ns)

 <State 12>: 7.08ns
The critical path consists of the following:
	s_axi read on port 'kernelData_0' (cnn_2d_conv_d4x4_k3x3/core.cpp:142) [213]  (1 ns)
	'mul' operation ('tmp_8_i', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [222]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_8_i', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [222]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_8_i', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [222]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_8_i', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [222]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_8_i', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [222]  (6.08 ns)

 <State 17>: 8.52ns
The critical path consists of the following:
	'mul' operation ('tmp_8_i', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [222]  (6.08 ns)
	'add' operation ('tmp3', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [231]  (2.44 ns)

 <State 18>: 7.88ns
The critical path consists of the following:
	'add' operation ('tmp7', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [235]  (1.97 ns)
	'add' operation ('tmp8', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [236]  (1.97 ns)
	'add' operation ('tmp9', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [237]  (1.97 ns)
	'add' operation ('val', cnn_2d_conv_d4x4_k3x3/core.cpp:65->cnn_2d_conv_d4x4_k3x3/core.cpp:142) [238]  (1.97 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
